
---------- Begin Simulation Statistics ----------
final_tick                               1281242781000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60987                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702152                       # Number of bytes of host memory used
host_op_rate                                    61166                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23555.49                       # Real time elapsed on the host
host_tick_rate                               54392531                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436587669                       # Number of instructions simulated
sim_ops                                    1440791436                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.281243                       # Number of seconds simulated
sim_ticks                                1281242781000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.012860                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              181053982                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           205713099                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         17616320                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        278289224                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22402018                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23672805                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1270787                       # Number of indirect misses.
system.cpu0.branchPred.lookups              351844155                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188367                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100290                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10868628                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329545417                       # Number of branches committed
system.cpu0.commit.bw_lim_events             40127544                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309797                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       72541340                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316548390                       # Number of instructions committed
system.cpu0.commit.committedOps            1318651976                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2374617958                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.555311                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.331991                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1741722541     73.35%     73.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    369880657     15.58%     88.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    106457901      4.48%     93.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     77087394      3.25%     96.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22602796      0.95%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8970487      0.38%     97.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6071102      0.26%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1697536      0.07%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     40127544      1.69%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2374617958                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143327                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273920192                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405170922                       # Number of loads committed
system.cpu0.commit.membars                    4203751                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203757      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742061488     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271204     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151183860     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318651976                       # Class of committed instruction
system.cpu0.commit.refs                     558455088                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316548390                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318651976                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.938724                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.938724                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            502480945                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6751079                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           179618097                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1423081834                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               901297921                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                970276761                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10878155                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14472448                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6749207                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  351844155                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                237522422                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1477975508                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4182227                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1451936978                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          132                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               35251732                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137847                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         896081401                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         203456000                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.568846                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2391682989                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.607957                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.899878                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1369597951     57.27%     57.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               758432078     31.71%     88.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               138769660      5.80%     94.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               101850204      4.26%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13516073      0.57%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4954918      0.21%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  357723      0.01%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101344      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2103038      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2391682989                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      160740785                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10984442                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               338870939                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.540679                       # Inst execution rate
system.cpu0.iew.exec_refs                   595597325                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 159479084                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              379633406                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            436493520                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106630                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8481063                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           160182791                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1391124128                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            436118241                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4380081                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1380042169                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1638416                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             13604141                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10878155                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             17777357                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       303851                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        26063939                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        56166                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8627                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4749878                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     31322597                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6898625                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8627                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       750829                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10233613                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                641621568                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1368891514                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.829740                       # average fanout of values written-back
system.cpu0.iew.wb_producers                532378783                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.536310                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1369030076                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1694635625                       # number of integer regfile reads
system.cpu0.int_regfile_writes              880473526                       # number of integer regfile writes
system.cpu0.ipc                              0.515803                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.515803                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205650      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            768923548     55.54%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11847004      0.86%     56.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100421      0.15%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           439825438     31.77%     88.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          157520145     11.38%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1384422252                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 95                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                46                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3988667                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002881                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1269408     31.83%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     2      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     31.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2122899     53.22%     85.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               596355     14.95%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1384205220                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5164776281                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1368891468                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1463604362                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1384813520                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1384422252                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310608                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       72472145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           260218                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           811                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     23744102                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2391682989                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.578849                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.853406                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1422120759     59.46%     59.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          667864440     27.92%     87.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          219402479      9.17%     96.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           63917239      2.67%     99.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11781634      0.49%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2521660      0.11%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2576510      0.11%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1178903      0.05%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             319365      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2391682989                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.542395                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         20809236                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1620747                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           436493520                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          160182791                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1900                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2552423774                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10062035                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              413432712                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845195924                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              15184272                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               916635411                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              31058926                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                29325                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1734742223                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1412190696                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          915671048                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                960209501                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              43420811                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10878155                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             90365321                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                70475113                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1734742183                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        161889                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5877                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 34190154                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5874                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3725659511                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2799488444                       # The number of ROB writes
system.cpu0.timesIdled                       25273298                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1867                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.471820                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20979371                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23188846                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2796765                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31201878                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1075660                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1111387                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           35727                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35823011                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        53084                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100001                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1993760                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28114297                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4092317                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300685                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17156520                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120039279                       # Number of instructions committed
system.cpu1.commit.committedOps             122139460                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    488622251                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.249967                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.011717                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    439711893     89.99%     89.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24400543      4.99%     94.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7759301      1.59%     96.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7340300      1.50%     98.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2008583      0.41%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       785422      0.16%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2167807      0.44%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       356085      0.07%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4092317      0.84%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    488622251                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797285                       # Number of function calls committed.
system.cpu1.commit.int_insts                116577022                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30171814                       # Number of loads committed
system.cpu1.commit.membars                    4200119                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200119      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76650231     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32271815     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9017151      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122139460                       # Class of committed instruction
system.cpu1.commit.refs                      41288978                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120039279                       # Number of Instructions Simulated
system.cpu1.committedOps                    122139460                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.107335                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.107335                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            398145599                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               806103                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19883946                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146843447                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22060581                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 64705110                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1995363                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1362267                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5175821                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35823011                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21017870                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    466272283                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               402654                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     152305334                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5596736                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.072657                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23011822                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22055031                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.308910                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         492082474                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.313781                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.751958                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               394611793     80.19%     80.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62898356     12.78%     92.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17413388      3.54%     96.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                13274230      2.70%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2886616      0.59%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  677066      0.14%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  320894      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      15      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     116      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           492082474                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         959075                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2070207                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30688354                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.272189                       # Inst execution rate
system.cpu1.iew.exec_refs                    45829686                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11539930                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              322640753                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34540978                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100691                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2360295                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12007465                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139259666                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34289756                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1908130                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134200267                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1540790                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6826705                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1995363                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11009323                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       170192                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1000958                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        48970                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2158                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        18198                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4369164                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       890301                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2158                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       545326                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1524881                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 79540578                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132335998                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.828888                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65930228                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.268407                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132412163                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               170095396                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89111909                       # number of integer regfile writes
system.cpu1.ipc                              0.243467                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.243467                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200232      3.09%      3.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85578524     62.88%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   89      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36790057     27.03%     92.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9539436      7.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136108397                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3059731                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022480                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 662411     21.65%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1875322     61.29%     82.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               521995     17.06%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134967881                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         767600416                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132335986                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        156381492                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 132958753                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136108397                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300913                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17120205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           241444                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           228                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7398832                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    492082474                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.276597                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.771858                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          411364938     83.60%     83.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           48707504      9.90%     93.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19745301      4.01%     97.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5686269      1.16%     98.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4101250      0.83%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1082859      0.22%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             928464      0.19%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             265707      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             200182      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      492082474                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.276059                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13692364                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1320435                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34540978                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12007465                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    113                       # number of misc regfile reads
system.cpu1.numCycles                       493041549                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2069438488                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              349100449                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81672141                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14073339                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25316126                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4685053                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                53469                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            183467011                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             144312750                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97140125                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 64932736                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              30841022                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1995363                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             50720612                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15467984                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       183466999                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         17188                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               662                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30171728                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           662                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   623825485                       # The number of ROB reads
system.cpu1.rob.rob_writes                  282061010                       # The number of ROB writes
system.cpu1.timesIdled                          37337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10111754                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2462777                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13664105                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              51736                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2177811                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13003146                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      25965714                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       476555                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       111223                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64755449                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6262427                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    129512096                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6373650                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1281242781000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9488248                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3850857                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9111591                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              373                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            283                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3514004                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3513998                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9488248                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           354                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     38967956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               38967956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1078598592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1078598592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              564                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13003262                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13003262    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13003262                       # Request fanout histogram
system.membus.respLayer1.occupancy        67652385236                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         43980902413                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1281242781000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1281242781000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1281242781000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1281242781000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1281242781000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1281242781000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1281242781000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1281242781000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1281242781000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1281242781000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1006204000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1088710819.381460                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      1653500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2613206500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1276211761000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5031020000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1281242781000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    201552708                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       201552708                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    201552708                       # number of overall hits
system.cpu0.icache.overall_hits::total      201552708                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     35969714                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      35969714                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     35969714                       # number of overall misses
system.cpu0.icache.overall_misses::total     35969714                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 472239678999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 472239678999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 472239678999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 472239678999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    237522422                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    237522422                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    237522422                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    237522422                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151437                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151437                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151437                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151437                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13128.813840                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13128.813840                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13128.813840                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13128.813840                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2427                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.530612                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     32821547                       # number of writebacks
system.cpu0.icache.writebacks::total         32821547                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3148134                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3148134                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3148134                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3148134                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     32821580                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     32821580                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     32821580                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     32821580                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 409787870500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 409787870500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 409787870500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 409787870500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.138183                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.138183                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.138183                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.138183                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12485.318211                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12485.318211                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12485.318211                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12485.318211                       # average overall mshr miss latency
system.cpu0.icache.replacements              32821547                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    201552708                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      201552708                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     35969714                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     35969714                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 472239678999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 472239678999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    237522422                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    237522422                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151437                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151437                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13128.813840                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13128.813840                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3148134                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3148134                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     32821580                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     32821580                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 409787870500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 409787870500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.138183                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.138183                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12485.318211                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12485.318211                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1281242781000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999955                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          234374057                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         32821547                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.140860                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999955                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        507866423                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       507866423                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1281242781000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    509197752                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       509197752                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    509197752                       # number of overall hits
system.cpu0.dcache.overall_hits::total      509197752                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     46087248                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      46087248                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     46087248                       # number of overall misses
system.cpu0.dcache.overall_misses::total     46087248                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1893893009404                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1893893009404                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1893893009404                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1893893009404                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    555285000                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    555285000                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    555285000                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    555285000                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.082997                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.082997                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.082997                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.082997                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 41093.645023                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41093.645023                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 41093.645023                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41093.645023                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23742457                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       692789                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           334903                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6872                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    70.893533                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   100.813300                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     29264628                       # number of writebacks
system.cpu0.dcache.writebacks::total         29264628                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17733562                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17733562                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17733562                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17733562                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     28353686                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     28353686                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     28353686                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     28353686                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 615600229199                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 615600229199                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 615600229199                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 615600229199                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.051062                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.051062                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.051062                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.051062                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21711.470925                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21711.470925                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21711.470925                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21711.470925                       # average overall mshr miss latency
system.cpu0.dcache.replacements              29264628                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    368888015                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      368888015                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     35216992                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     35216992                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1100677952000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1100677952000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    404105007                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    404105007                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.087148                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.087148                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 31254.172758                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31254.172758                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10838455                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10838455                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     24378537                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     24378537                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 437019688500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 437019688500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.060327                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.060327                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17926.411601                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17926.411601                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140309737                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140309737                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10870256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10870256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 793215057404                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 793215057404                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151179993                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151179993                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.071903                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.071903                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72971.147819                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72971.147819                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6895107                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6895107                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3975149                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3975149                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 178580540699                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 178580540699                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.026294                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.026294                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 44924.238236                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44924.238236                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2111                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2111                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1844                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1844                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     13553500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     13553500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.466245                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.466245                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7350.054230                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7350.054230                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1830                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1830                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       534000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       534000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003540                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003540                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 38142.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38142.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3737                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3737                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       714000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       714000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3880                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3880                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.036856                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.036856                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4993.006993                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4993.006993                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       571000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       571000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.036856                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036856                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3993.006993                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3993.006993                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188459                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188459                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       911831                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       911831                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92512442500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92512442500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100290                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100290                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434145                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434145                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101457.882546                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101457.882546                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       911830                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       911830                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91600611500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91600611500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434145                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434145                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100457.992718                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100457.992718                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1281242781000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999349                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          539656264                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         29265239                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            18.440180                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999349                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1144051521                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1144051521                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1281242781000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            32710801                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            25747299                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               43778                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              306595                       # number of demand (read+write) hits
system.l2.demand_hits::total                 58808473                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           32710801                       # number of overall hits
system.l2.overall_hits::.cpu0.data           25747299                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              43778                       # number of overall hits
system.l2.overall_hits::.cpu1.data             306595                       # number of overall hits
system.l2.overall_hits::total                58808473                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            110774                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3516688                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6024                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2310602                       # number of demand (read+write) misses
system.l2.demand_misses::total                5944088                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           110774                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3516688                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6024                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2310602                       # number of overall misses
system.l2.overall_misses::total               5944088                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9359008996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 384710746442                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    556025500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 259025878504                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     653651659442                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9359008996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 384710746442                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    556025500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 259025878504                       # number of overall miss cycles
system.l2.overall_miss_latency::total    653651659442                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        32821575                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        29263987                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           49802                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2617197                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64752561                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       32821575                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       29263987                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          49802                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2617197                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64752561                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003375                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.120171                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.120959                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.882854                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.091797                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003375                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.120171                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.120959                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.882854                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.091797                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84487.415783                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109395.757156                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92301.709827                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112103.200163                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109966.686133                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84487.415783                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109395.757156                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92301.709827                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112103.200163                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109966.686133                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             321221                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     10367                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.984952                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7014282                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3850857                       # number of writebacks
system.l2.writebacks::total                   3850857                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         154983                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          12066                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              167140                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        154983                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         12066                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             167140                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       110740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3361705                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5967                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2298536                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5776948                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       110740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3361705                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5967                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2298536                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7298914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13075862                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8249320996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 339890091019                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    493335000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 235104083065                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 583736830080                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8249320996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 339890091019                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    493335000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 235104083065                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 712136874479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1295873704559                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003374                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.114875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.119814                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.878243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.089216                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003374                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.114875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.119814                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.878243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.201936                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74492.694564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101106.459674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82677.224736                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102284.272713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101045.886181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74492.694564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101106.459674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82677.224736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102284.272713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97567.511342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99104.265903                       # average overall mshr miss latency
system.l2.replacements                       19151124                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7714073                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7714073                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7714073                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7714073                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     56773126                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         56773126                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     56773126                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     56773126                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7298914                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7298914                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 712136874479                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 712136874479                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97567.511342                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97567.511342                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            62                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 71                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       662500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       662500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           68                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               78                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.911765                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.910256                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10685.483871                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9330.985915                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           62                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            71                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1235000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       179500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1414500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.911765                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.900000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.910256                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19919.354839                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19944.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19922.535211                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        98500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       386500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       485000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20342.105263                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20208.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2744232                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           109879                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2854111                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2141657                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1471295                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3612952                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 231262822270                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 164954783793                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  396217606063                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4885889                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1581174                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6467063                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.438335                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.930508                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.558670                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107983.128143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 112115.370332                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109665.892617                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        89751                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        10176                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            99927                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2051906                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1461119                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3513025                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 203373751002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 149527402836                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 352901153838                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.419966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.924072                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.543218                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99114.555444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 102337.593882                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100455.064748                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      32710801                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         43778                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           32754579                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       110774                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6024                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           116798                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9359008996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    556025500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9915034496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     32821575                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        49802                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       32871377                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003375                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.120959                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003553                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84487.415783                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92301.709827                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84890.447576                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            91                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       110740                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5967                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       116707                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8249320996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    493335000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8742655996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003374                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.119814                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003550                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74492.694564                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82677.224736                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74911.153538                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     23003067                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       196716                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          23199783                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1375031                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       839307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2214338                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 153447924172                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  94071094711                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 247519018883                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     24378098                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1036023                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25414121                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.056404                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.810124                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.087130                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111595.974325                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112081.866005                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111780.143268                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        65232                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1890                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        67122                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1309799                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       837417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2147216                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 136516340017                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  85576680229                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 222093020246                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.053729                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.808300                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.084489                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 104226.938650                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102191.238330                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103433.012909                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           58                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           17                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                75                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          382                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          132                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             514                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6198420                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3502455                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      9700875                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          440                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          149                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           589                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.868182                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.885906                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.872666                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16226.230366                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 26533.750000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18873.297665                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          103                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           57                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          160                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          279                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           75                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          354                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5714449                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1589977                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7304426                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.634091                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.503356                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.601019                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20481.896057                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21199.693333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20633.971751                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1281242781000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1281242781000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999925                       # Cycle average of tags in use
system.l2.tags.total_refs                   136268945                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19151359                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.115367                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.024012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.278905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.181868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.052256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.850858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.612027                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.594125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.051233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.127842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.212688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1053075039                       # Number of tag accesses
system.l2.tags.data_accesses               1053075039                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1281242781000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7087360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     215211712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        381888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     147119168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    462343616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          832143744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7087360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       381888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7469248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    246454848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       246454848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         110740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3362683                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2298737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7224119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13002246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3850857                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3850857                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5531629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        167971063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           298061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        114825363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    360855587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             649481703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5531629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       298061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5829690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192356087                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192356087                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192356087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5531629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       167971063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          298061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       114825363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    360855587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            841837791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3733703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    110740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3232116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2282623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7223714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006447968752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229453                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229453                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            22831295                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3514493                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13002246                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3850857                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13002246                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3850857                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 147086                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                117154                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            660764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            665201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            790188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2659467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            698191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            682975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            667460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            653480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            686373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            656204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           666504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           653553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           699843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           658582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           655688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           700687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            249360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           233281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233946                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 586433512363                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                64275800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            827467762363                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45618.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64368.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8921994                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1738151                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13002246                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3850857                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3032369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1956660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1001207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  901734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  735178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  614370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  545929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  507484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  461165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  427572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 457146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 861572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 430001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 277270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 239434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 201684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 149771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  51015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  79352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 185086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 210980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 223427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 222554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 221477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 221872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 224221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 227538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 231086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 228527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 230657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 227507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 222666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 221599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 223157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  14959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  14100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  13419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  12987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  12616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  12638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  13583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      9                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5928683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    179.075832                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.052409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.847168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4117440     69.45%     69.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       973416     16.42%     85.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       102110      1.72%     87.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        66422      1.12%     88.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        65195      1.10%     89.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        79858      1.35%     91.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        59692      1.01%     92.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        40431      0.68%     92.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       424119      7.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5928683                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.025203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.931603                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    506.248877                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       229447    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-118783            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229453                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.272104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.254221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.800808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           202043     88.05%     88.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2972      1.30%     89.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17363      7.57%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4740      2.07%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1545      0.67%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              514      0.22%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              200      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               52      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229453                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              822730240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9413504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238955712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               832143744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            246454848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       642.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    649.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1281242686000                       # Total gap between requests
system.mem_ctrls.avgGap                      76024.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7087360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    206855424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       381888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    146087872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    462317696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238955712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5531629.215868338943                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 161449045.463929146528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 298060.606204500422                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 114020444.966706112027                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 360835356.776929199696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186503069.943931251764                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       110740                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3362683                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5967                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2298737                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7224119                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3850857                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3669654596                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 201313080301                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    242706887                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 139871745992                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 482370574587                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31024063481178                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33137.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59866.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40674.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60847.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66772.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8056404.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20597150700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10947618660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         38394878760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9833801400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     101139626640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     299299148250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     239955840000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       720168064410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        562.085559                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 619141921682                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42783260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 619317599318                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21733753020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11551733325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         53390963640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9656023860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     101139626640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     446484312270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     116010438720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       759966851475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.148202                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 294975102554                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42783260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 943484418446                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                159                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     12929610450                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   61935991838.471146                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           76     95.00%     95.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.25%     96.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.25%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.25%     98.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.25%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        79500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 489278536000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   246873945000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1034368836000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1281242781000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20963171                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20963171                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20963171                       # number of overall hits
system.cpu1.icache.overall_hits::total       20963171                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        54699                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         54699                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        54699                       # number of overall misses
system.cpu1.icache.overall_misses::total        54699                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1263762500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1263762500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1263762500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1263762500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21017870                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21017870                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21017870                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21017870                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002602                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002602                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002602                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002602                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23103.941571                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23103.941571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23103.941571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23103.941571                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        49770                       # number of writebacks
system.cpu1.icache.writebacks::total            49770                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4897                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4897                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4897                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4897                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        49802                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        49802                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        49802                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        49802                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1122771500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1122771500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1122771500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1122771500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002370                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002370                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002370                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002370                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 22544.707040                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22544.707040                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 22544.707040                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22544.707040                       # average overall mshr miss latency
system.cpu1.icache.replacements                 49770                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20963171                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20963171                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        54699                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        54699                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1263762500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1263762500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21017870                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21017870                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002602                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002602                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23103.941571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23103.941571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4897                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4897                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        49802                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        49802                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1122771500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1122771500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 22544.707040                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22544.707040                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1281242781000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.223656                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20596128                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            49770                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           413.826160                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        353284500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.223656                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975739                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975739                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42085542                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42085542                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1281242781000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31777936                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31777936                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31777936                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31777936                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9849121                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9849121                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9849121                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9849121                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1006492448034                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1006492448034                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1006492448034                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1006492448034                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41627057                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41627057                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41627057                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41627057                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.236604                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.236604                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.236604                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.236604                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 102191.093808                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102191.093808                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 102191.093808                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102191.093808                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     13978189                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       545044                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           176958                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6556                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    78.991563                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.136669                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2617125                       # number of writebacks
system.cpu1.dcache.writebacks::total          2617125                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8005153                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8005153                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8005153                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8005153                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1843968                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1843968                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1843968                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1843968                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 190947680055                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 190947680055                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 190947680055                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 190947680055                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044297                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044297                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044297                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044297                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103552.599641                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103552.599641                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103552.599641                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103552.599641                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2617125                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     26953546                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       26953546                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5656800                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5656800                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 467476567500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 467476567500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32610346                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32610346                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.173466                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.173466                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82639.755250                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82639.755250                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4620427                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4620427                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1036373                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1036373                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  98414985500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  98414985500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031780                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031780                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94960.970133                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94960.970133                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4824390                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4824390                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4192321                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4192321                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 539015880534                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 539015880534                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9016711                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9016711                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.464950                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.464950                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 128572.187229                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 128572.187229                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3384726                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3384726                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       807595                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       807595                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  92532694555                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  92532694555                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.089566                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.089566                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 114578.092429                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 114578.092429                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5652500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5652500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.334677                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.334677                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34051.204819                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34051.204819                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          161                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          161                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        59000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        59000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.010081                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.010081                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        11800                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11800                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          309                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          309                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          140                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1112000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1112000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.311804                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.311804                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7942.857143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7942.857143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          140                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          140                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       972000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       972000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.311804                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.311804                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6942.857143                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6942.857143                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1325822                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1325822                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       774179                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       774179                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77416562500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77416562500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100001                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100001                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368656                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368656                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99998.272363                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99998.272363                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       774179                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       774179                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76642383500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76642383500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368656                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368656                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98998.272363                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98998.272363                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1281242781000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.730818                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35719906                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2618006                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.643936                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        353365000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.730818                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.929088                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.929088                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90074043                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90074043                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1281242781000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          58286288                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11564930                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     57038997                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15300267                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13522006                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             377                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           283                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            660                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6467812                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6467812                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      32871381                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25414907                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          589                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          589                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     98464701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     87794804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       149374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7852792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             194261671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4201159808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3745831360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6372608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    334996608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8288360384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        32675227                       # Total snoops (count)
system.tol2bus.snoopTraffic                 246553344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         97430798                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.071465                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.262020                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               90579654     92.97%     92.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6739522      6.92%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 111488      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    134      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           97430798                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       129510930864                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       43900663988                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       49237849516                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3927955643                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          74770365                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1281266975000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                             6844531616                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703344                       # Number of bytes of host memory used
host_op_rate                               6855868423                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.21                       # Real time elapsed on the host
host_tick_rate                              115068563                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436594155                       # Number of instructions simulated
sim_ops                                    1440797949                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000024                       # Number of seconds simulated
sim_ticks                                    24194000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            44.490644                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                   1070                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                2405                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect              449                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted             1965                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                39                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups            325                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses             286                       # Number of indirect misses.
system.cpu0.branchPred.lookups                   2688                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted          157                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                            27                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts              327                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                      1487                       # Number of branches committed
system.cpu0.commit.bw_lim_events                  112                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls            112                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts           3300                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts                6486                       # Number of instructions committed
system.cpu0.commit.committedOps                  6513                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples        20906                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.311537                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.951338                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        17494     83.68%     83.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         1996      9.55%     93.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2          750      3.59%     96.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          300      1.43%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          122      0.58%     98.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5           74      0.35%     99.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           43      0.21%     99.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           15      0.07%     99.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          112      0.54%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        20906                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls                 243                       # Number of function calls committed.
system.cpu0.commit.int_insts                     6416                       # Number of committed integer instructions.
system.cpu0.commit.loads                         1367                       # Number of loads committed
system.cpu0.commit.membars                         52                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass           52      0.80%      0.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu            4023     61.77%     62.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              1      0.02%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           1394     21.40%     83.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          1043     16.01%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total             6513                       # Class of committed instruction
system.cpu0.commit.refs                          2437                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                       6486                       # Number of Instructions Simulated
system.cpu0.committedOps                         6513                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.460376                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.460376                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles                 7167                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                  133                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved                1090                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts                 10574                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                    7361                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                     6608                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                   332                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                  166                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                   71                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                       2688                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                     1444                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                        10400                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                  184                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                         11778                       # Number of instructions fetch has processed
system.cpu0.fetch.SquashCycles                    908                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.055551                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles             10685                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches              1109                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.243407                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples             21539                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.549886                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.969570                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   13760     63.88%     63.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    5573     25.87%     89.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1201      5.58%     95.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     532      2.47%     97.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     268      1.24%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     116      0.54%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                      38      0.18%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                      15      0.07%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                      36      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               21539                       # Number of instructions fetched each cycle (Total)
system.cpu0.idleCycles                          26849                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts                 355                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                    1826                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.176717                       # Inst execution rate
system.cpu0.iew.exec_refs                        3164                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                      1206                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                    878                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts                 2262                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts               156                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts              180                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts                1372                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts               9804                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts                 1958                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              238                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts                 8551                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                     4                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                  261                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                   332                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                  268                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads              61                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads          896                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores          302                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect          273                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect            82                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                     3200                       # num instructions consuming a value
system.cpu0.iew.wb_count                         8336                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.825313                       # average fanout of values written-back
system.cpu0.iew.wb_producers                     2641                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.172274                       # insts written-back per cycle
system.cpu0.iew.wb_sent                          8394                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                   10505                       # number of integer regfile reads
system.cpu0.int_regfile_writes                   5554                       # number of integer regfile writes
system.cpu0.ipc                              0.134041                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.134041                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass               55      0.63%      0.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                 5488     62.46%     63.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   1      0.01%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     63.09% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                2047     23.30%     86.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               1196     13.61%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                  8787                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                         34                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003869                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      7     20.59%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                    25     73.53%     94.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    2      5.88%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses                  8766                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads             39157                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses         8336                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes            13107                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                      9527                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                     8787                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded                277                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined           3297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued                8                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           165                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined         1498                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples        21539                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.407958                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.799186                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              15572     72.30%     72.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               4135     19.20%     91.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               1189      5.52%     97.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3                390      1.81%     98.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4                189      0.88%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                 39      0.18%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                 23      0.11%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          21539                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.181595                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads              247                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores              51                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads                2262                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               1372                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                      3                       # number of misc regfile reads
system.cpu0.numCycles                           48388                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.rename.BlockCycles                   1172                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps                 4108                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                    15                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                    7645                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                    63                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.RenameLookups                12585                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts                 10270                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands               6853                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                     6387                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                     3                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                   332                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                  116                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                    2756                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.int_rename_lookups           12585                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles          5887                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts                62                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                      204                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts            61                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                       30581                       # The number of ROB reads
system.cpu0.rob.rob_writes                      20253                       # The number of ROB writes
system.cpu0.timesIdled                            288                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                    3                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed
system.cpu1.commit.branches                         0                       # Number of branches committed
system.cpu1.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu1.commit.committedInsts                   0                       # Number of instructions committed
system.cpu1.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                   0                       # Number of function calls committed.
system.cpu1.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu1.commit.loads                            0                       # Number of loads committed
system.cpu1.commit.membars                          0                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu1.commit.refs                             0                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                          0                       # Number of Instructions Simulated
system.cpu1.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu1.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu1.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                       0                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                         nan                       # Inst execution rate
system.cpu1.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                         0                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu1.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu1.iew.wb_producers                        0                       # num instructions producing a value
system.cpu1.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu1.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu1.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu1.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu1.iq.rate                               nan                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                           0                       # The number of ROB reads
system.cpu1.rob.rob_writes                          0                       # The number of ROB writes
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued               37                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 138                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           920                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           31                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           14                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          611                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          440                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1240                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            454                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     24194000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                456                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           74                       # Transaction distribution
system.membus.trans_dist::CleanEvict              372                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq                13                       # Transaction distribution
system.membus.trans_dist::ReadExResp               13                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           456                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        34752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   34752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               474                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     474    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 474                       # Request fanout histogram
system.membus.respLayer1.occupancy            2494250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             1336494                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON       24194000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED     24194000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED     24194000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED     24194000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED     24194000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON       24194000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED     24194000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED     24194000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED     24194000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED     24194000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.pwrStateResidencyTicks::ON       24194000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED     24194000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst         1049                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1049                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst         1049                       # number of overall hits
system.cpu0.icache.overall_hits::total           1049                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          395                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           395                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          395                       # number of overall misses
system.cpu0.icache.overall_misses::total          395                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     27137500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     27137500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     27137500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     27137500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst         1444                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         1444                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst         1444                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         1444                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.273546                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.273546                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.273546                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.273546                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 68702.531646                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68702.531646                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 68702.531646                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68702.531646                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          354                       # number of writebacks
system.cpu0.icache.writebacks::total              354                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst           41                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst           41                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          354                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          354                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     24289500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     24289500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     24289500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     24289500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.245152                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.245152                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.245152                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.245152                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68614.406780                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68614.406780                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68614.406780                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68614.406780                       # average overall mshr miss latency
system.cpu0.icache.replacements                   354                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst         1049                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1049                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          395                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          395                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     27137500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     27137500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst         1444                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         1444                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.273546                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.273546                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 68702.531646                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68702.531646                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst           41                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          354                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     24289500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     24289500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.245152                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.245152                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68614.406780                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68614.406780                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED     24194000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1633                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              386                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.230570                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             3242                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            3242                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED     24194000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data         2356                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            2356                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data         2356                       # number of overall hits
system.cpu0.dcache.overall_hits::total           2356                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data          440                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           440                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data          440                       # number of overall misses
system.cpu0.dcache.overall_misses::total          440                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data     27949500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     27949500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data     27949500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     27949500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data         2796                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         2796                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data         2796                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         2796                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.157368                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.157368                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.157368                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.157368                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 63521.590909                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 63521.590909                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 63521.590909                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 63521.590909                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          961                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          131                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.041667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          131                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          264                       # number of writebacks
system.cpu0.dcache.writebacks::total              264                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data          178                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          178                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data          178                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          178                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data          262                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          262                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data          262                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          262                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data     17908500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     17908500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data     17908500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     17908500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.093705                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.093705                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.093705                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.093705                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 68353.053435                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 68353.053435                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 68353.053435                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 68353.053435                       # average overall mshr miss latency
system.cpu0.dcache.replacements                   264                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data         1429                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           1429                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data          354                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          354                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data     24115500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     24115500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data         1783                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         1783                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.198542                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.198542                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 68122.881356                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68122.881356                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          123                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data          231                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          231                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data     16488500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     16488500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.129557                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.129557                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 71378.787879                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71378.787879                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data          927                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total           927                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data           86                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data      3834000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3834000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data         1013                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         1013                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.084896                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.084896                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 44581.395349                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44581.395349                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data           31                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           31                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data      1420000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1420000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030602                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030602                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45806.451613                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45806.451613                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data           26                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           12                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       580500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       580500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.315789                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.315789                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data        48375                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        48375                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data            7                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       253500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       253500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        50700                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        50700                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data           30                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_hits::.cpu0.data           27                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total             27                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_accesses::.cpu0.data           27                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total           27                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED     24194000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               4198                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              296                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.182432                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data           32                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses             6046                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses            6046                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     24194000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                  90                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                  73                       # number of demand (read+write) hits
system.l2.demand_hits::total                      163                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                 90                       # number of overall hits
system.l2.overall_hits::.cpu0.data                 73                       # number of overall hits
system.l2.overall_hits::total                     163                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               265                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data               190                       # number of demand (read+write) misses
system.l2.demand_misses::total                    455                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              265                       # number of overall misses
system.l2.overall_misses::.cpu0.data              190                       # number of overall misses
system.l2.overall_misses::total                   455                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     22667500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data     16780000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         39447500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     22667500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data     16780000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        39447500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             355                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data             263                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  618                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            355                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data            263                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 618                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.746479                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.722433                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.736246                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.746479                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.722433                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.736246                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85537.735849                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 88315.789474                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86697.802198                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85537.735849                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 88315.789474                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86697.802198                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        17                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                  75                       # number of writebacks
system.l2.writebacks::total                        75                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst          265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data          189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               454                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data          189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              472                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     20027500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data     14848500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     34876000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     20027500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data     14848500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      1004475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     35880475                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.746479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.718631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.734628                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.746479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.718631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.763754                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75575.471698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 78563.492063                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76819.383260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75575.471698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 78563.492063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 55804.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76017.955508                       # average overall mshr miss latency
system.l2.replacements                            898                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          117                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              117                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          117                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          117                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          482                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              482                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          482                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          482                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           18                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             18                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      1004475                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      1004475                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 55804.166667                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 55804.166667                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu0.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        30000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        30000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data               12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data             16                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  16                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data      1149500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1149500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data           28                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                28                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.571429                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.571429                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 71843.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71843.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data           15                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             15                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data       958000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       958000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.535714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.535714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 63866.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63866.666667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst            90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          265                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              265                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     22667500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     22667500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.746479                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.746479                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85537.735849                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85537.735849                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          265                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          265                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     20027500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20027500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.746479                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.746479                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75575.471698                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75575.471698                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data           61                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                61                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data          174                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             174                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     15630500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15630500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data          235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.740426                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.740426                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89830.459770                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89830.459770                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     13890500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     13890500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.740426                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.740426                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79830.459770                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79830.459770                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED     24194000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     24194000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                       30315                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       962                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     31.512474                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      49.624432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.645780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.582107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.544908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.146359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     4.456415                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.775382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.041340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.071595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.008514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.033537                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.069631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     10650                       # Number of tag accesses
system.l2.tags.data_accesses                    10650                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     24194000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         16896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data         11968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              30016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        16896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         16896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         4736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            4736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data            187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           74                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 74                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        698354964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        494668100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     47615111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1240638175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    698354964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        698354964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      195751013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            195751013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      195751013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       698354964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       494668100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     47615111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1436389187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        69.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples       172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000035614250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 947                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 62                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         469                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         74                       # Number of write requests accepted
system.mem_ctrls.readBursts                       469                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       74                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      8297515                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                16810015                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18276.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37026.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      313                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      53                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   469                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   74                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.945455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.154208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.552332                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           57     34.55%     34.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           58     35.15%     69.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           27     16.36%     86.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      5.45%     91.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            2      1.21%     92.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      2.42%     95.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.61%     95.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.21%     96.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            5      3.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          165                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean             94                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     89.630841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     36.359318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1     25.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.478137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev             1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  29056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   30016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1200.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       174.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1240.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    195.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      24162000                       # Total gap between requests
system.mem_ctrls.avgGap                      44497.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        16896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data        11008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher         1152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 698354964.040671229362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 454988840.208316147327                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 47615111.184591226280                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 174588741.010167807341                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data          187                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher           18                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           74                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst      9136500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data      7238005                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher       435510                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    551918500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34607.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38705.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     24195.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7458358.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               364140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               212520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1328040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              57420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         10732530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           252480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           15405690                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        636.756634                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       532250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     22621750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               735420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               413655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1913520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             287100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         10982190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy            42240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           16832685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        695.737993                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     23154000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean        24194000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value     24194000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     24194000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED     24194000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED     24194000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED     24194000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             416845                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               32                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         13026.406250                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED     24194000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED     24194000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           27.613251                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               2787                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               31                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            89.903226                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    27.613251                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.862914                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.862914                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     24194000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               590                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          192                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          501                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             823                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               30                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               28                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              28                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          236                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        45312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        33728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  79040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             930                       # Total snoops (count)
system.tol2bus.snoopTraffic                      4864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1550                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.317419                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.484645                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1072     69.16%     69.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    464     29.94%     99.10% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     14      0.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1550                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1238000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            397500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
