
Tx_M4_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004560  08100298  08100298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  081047f8  081047f8  000057f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08104818  08104818  00005818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08104820  08104820  00005820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08104824  08104824  00005824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000048  10000000  08104828  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000000c8  10000048  08104870  00006048  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  10000110  08104870  00006110  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00006048  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000ba8d  00000000  00000000  00006078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00001e34  00000000  00000000  00011b05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000ac0  00000000  00000000  00013940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000803  00000000  00000000  00014400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000399b1  00000000  00000000  00014c03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000d57c  00000000  00000000  0004e5b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017d1a7  00000000  00000000  0005bb30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001d8cd7  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002b6c  00000000  00000000  001d8d1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000004e  00000000  00000000  001db888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	@ (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	@ (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	@ (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	10000048 	.word	0x10000048
 81002b4:	00000000 	.word	0x00000000
 81002b8:	081047e0 	.word	0x081047e0

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	@ (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	@ (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	@ (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	1000004c 	.word	0x1000004c
 81002d4:	081047e0 	.word	0x081047e0

081002d8 <__aeabi_uldivmod>:
 81002d8:	b953      	cbnz	r3, 81002f0 <__aeabi_uldivmod+0x18>
 81002da:	b94a      	cbnz	r2, 81002f0 <__aeabi_uldivmod+0x18>
 81002dc:	2900      	cmp	r1, #0
 81002de:	bf08      	it	eq
 81002e0:	2800      	cmpeq	r0, #0
 81002e2:	bf1c      	itt	ne
 81002e4:	f04f 31ff 	movne.w	r1, #4294967295
 81002e8:	f04f 30ff 	movne.w	r0, #4294967295
 81002ec:	f000 b96a 	b.w	81005c4 <__aeabi_idiv0>
 81002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 81002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 81002f8:	f000 f806 	bl	8100308 <__udivmoddi4>
 81002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100304:	b004      	add	sp, #16
 8100306:	4770      	bx	lr

08100308 <__udivmoddi4>:
 8100308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810030c:	9d08      	ldr	r5, [sp, #32]
 810030e:	460c      	mov	r4, r1
 8100310:	2b00      	cmp	r3, #0
 8100312:	d14e      	bne.n	81003b2 <__udivmoddi4+0xaa>
 8100314:	4694      	mov	ip, r2
 8100316:	458c      	cmp	ip, r1
 8100318:	4686      	mov	lr, r0
 810031a:	fab2 f282 	clz	r2, r2
 810031e:	d962      	bls.n	81003e6 <__udivmoddi4+0xde>
 8100320:	b14a      	cbz	r2, 8100336 <__udivmoddi4+0x2e>
 8100322:	f1c2 0320 	rsb	r3, r2, #32
 8100326:	4091      	lsls	r1, r2
 8100328:	fa20 f303 	lsr.w	r3, r0, r3
 810032c:	fa0c fc02 	lsl.w	ip, ip, r2
 8100330:	4319      	orrs	r1, r3
 8100332:	fa00 fe02 	lsl.w	lr, r0, r2
 8100336:	ea4f 471c 	mov.w	r7, ip, lsr #16
 810033a:	fa1f f68c 	uxth.w	r6, ip
 810033e:	fbb1 f4f7 	udiv	r4, r1, r7
 8100342:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8100346:	fb07 1114 	mls	r1, r7, r4, r1
 810034a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 810034e:	fb04 f106 	mul.w	r1, r4, r6
 8100352:	4299      	cmp	r1, r3
 8100354:	d90a      	bls.n	810036c <__udivmoddi4+0x64>
 8100356:	eb1c 0303 	adds.w	r3, ip, r3
 810035a:	f104 30ff 	add.w	r0, r4, #4294967295
 810035e:	f080 8112 	bcs.w	8100586 <__udivmoddi4+0x27e>
 8100362:	4299      	cmp	r1, r3
 8100364:	f240 810f 	bls.w	8100586 <__udivmoddi4+0x27e>
 8100368:	3c02      	subs	r4, #2
 810036a:	4463      	add	r3, ip
 810036c:	1a59      	subs	r1, r3, r1
 810036e:	fa1f f38e 	uxth.w	r3, lr
 8100372:	fbb1 f0f7 	udiv	r0, r1, r7
 8100376:	fb07 1110 	mls	r1, r7, r0, r1
 810037a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 810037e:	fb00 f606 	mul.w	r6, r0, r6
 8100382:	429e      	cmp	r6, r3
 8100384:	d90a      	bls.n	810039c <__udivmoddi4+0x94>
 8100386:	eb1c 0303 	adds.w	r3, ip, r3
 810038a:	f100 31ff 	add.w	r1, r0, #4294967295
 810038e:	f080 80fc 	bcs.w	810058a <__udivmoddi4+0x282>
 8100392:	429e      	cmp	r6, r3
 8100394:	f240 80f9 	bls.w	810058a <__udivmoddi4+0x282>
 8100398:	4463      	add	r3, ip
 810039a:	3802      	subs	r0, #2
 810039c:	1b9b      	subs	r3, r3, r6
 810039e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 81003a2:	2100      	movs	r1, #0
 81003a4:	b11d      	cbz	r5, 81003ae <__udivmoddi4+0xa6>
 81003a6:	40d3      	lsrs	r3, r2
 81003a8:	2200      	movs	r2, #0
 81003aa:	e9c5 3200 	strd	r3, r2, [r5]
 81003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81003b2:	428b      	cmp	r3, r1
 81003b4:	d905      	bls.n	81003c2 <__udivmoddi4+0xba>
 81003b6:	b10d      	cbz	r5, 81003bc <__udivmoddi4+0xb4>
 81003b8:	e9c5 0100 	strd	r0, r1, [r5]
 81003bc:	2100      	movs	r1, #0
 81003be:	4608      	mov	r0, r1
 81003c0:	e7f5      	b.n	81003ae <__udivmoddi4+0xa6>
 81003c2:	fab3 f183 	clz	r1, r3
 81003c6:	2900      	cmp	r1, #0
 81003c8:	d146      	bne.n	8100458 <__udivmoddi4+0x150>
 81003ca:	42a3      	cmp	r3, r4
 81003cc:	d302      	bcc.n	81003d4 <__udivmoddi4+0xcc>
 81003ce:	4290      	cmp	r0, r2
 81003d0:	f0c0 80f0 	bcc.w	81005b4 <__udivmoddi4+0x2ac>
 81003d4:	1a86      	subs	r6, r0, r2
 81003d6:	eb64 0303 	sbc.w	r3, r4, r3
 81003da:	2001      	movs	r0, #1
 81003dc:	2d00      	cmp	r5, #0
 81003de:	d0e6      	beq.n	81003ae <__udivmoddi4+0xa6>
 81003e0:	e9c5 6300 	strd	r6, r3, [r5]
 81003e4:	e7e3      	b.n	81003ae <__udivmoddi4+0xa6>
 81003e6:	2a00      	cmp	r2, #0
 81003e8:	f040 8090 	bne.w	810050c <__udivmoddi4+0x204>
 81003ec:	eba1 040c 	sub.w	r4, r1, ip
 81003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 81003f4:	fa1f f78c 	uxth.w	r7, ip
 81003f8:	2101      	movs	r1, #1
 81003fa:	fbb4 f6f8 	udiv	r6, r4, r8
 81003fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8100402:	fb08 4416 	mls	r4, r8, r6, r4
 8100406:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 810040a:	fb07 f006 	mul.w	r0, r7, r6
 810040e:	4298      	cmp	r0, r3
 8100410:	d908      	bls.n	8100424 <__udivmoddi4+0x11c>
 8100412:	eb1c 0303 	adds.w	r3, ip, r3
 8100416:	f106 34ff 	add.w	r4, r6, #4294967295
 810041a:	d202      	bcs.n	8100422 <__udivmoddi4+0x11a>
 810041c:	4298      	cmp	r0, r3
 810041e:	f200 80cd 	bhi.w	81005bc <__udivmoddi4+0x2b4>
 8100422:	4626      	mov	r6, r4
 8100424:	1a1c      	subs	r4, r3, r0
 8100426:	fa1f f38e 	uxth.w	r3, lr
 810042a:	fbb4 f0f8 	udiv	r0, r4, r8
 810042e:	fb08 4410 	mls	r4, r8, r0, r4
 8100432:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8100436:	fb00 f707 	mul.w	r7, r0, r7
 810043a:	429f      	cmp	r7, r3
 810043c:	d908      	bls.n	8100450 <__udivmoddi4+0x148>
 810043e:	eb1c 0303 	adds.w	r3, ip, r3
 8100442:	f100 34ff 	add.w	r4, r0, #4294967295
 8100446:	d202      	bcs.n	810044e <__udivmoddi4+0x146>
 8100448:	429f      	cmp	r7, r3
 810044a:	f200 80b0 	bhi.w	81005ae <__udivmoddi4+0x2a6>
 810044e:	4620      	mov	r0, r4
 8100450:	1bdb      	subs	r3, r3, r7
 8100452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8100456:	e7a5      	b.n	81003a4 <__udivmoddi4+0x9c>
 8100458:	f1c1 0620 	rsb	r6, r1, #32
 810045c:	408b      	lsls	r3, r1
 810045e:	fa22 f706 	lsr.w	r7, r2, r6
 8100462:	431f      	orrs	r7, r3
 8100464:	fa20 fc06 	lsr.w	ip, r0, r6
 8100468:	fa04 f301 	lsl.w	r3, r4, r1
 810046c:	ea43 030c 	orr.w	r3, r3, ip
 8100470:	40f4      	lsrs	r4, r6
 8100472:	fa00 f801 	lsl.w	r8, r0, r1
 8100476:	0c38      	lsrs	r0, r7, #16
 8100478:	ea4f 4913 	mov.w	r9, r3, lsr #16
 810047c:	fbb4 fef0 	udiv	lr, r4, r0
 8100480:	fa1f fc87 	uxth.w	ip, r7
 8100484:	fb00 441e 	mls	r4, r0, lr, r4
 8100488:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 810048c:	fb0e f90c 	mul.w	r9, lr, ip
 8100490:	45a1      	cmp	r9, r4
 8100492:	fa02 f201 	lsl.w	r2, r2, r1
 8100496:	d90a      	bls.n	81004ae <__udivmoddi4+0x1a6>
 8100498:	193c      	adds	r4, r7, r4
 810049a:	f10e 3aff 	add.w	sl, lr, #4294967295
 810049e:	f080 8084 	bcs.w	81005aa <__udivmoddi4+0x2a2>
 81004a2:	45a1      	cmp	r9, r4
 81004a4:	f240 8081 	bls.w	81005aa <__udivmoddi4+0x2a2>
 81004a8:	f1ae 0e02 	sub.w	lr, lr, #2
 81004ac:	443c      	add	r4, r7
 81004ae:	eba4 0409 	sub.w	r4, r4, r9
 81004b2:	fa1f f983 	uxth.w	r9, r3
 81004b6:	fbb4 f3f0 	udiv	r3, r4, r0
 81004ba:	fb00 4413 	mls	r4, r0, r3, r4
 81004be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 81004c2:	fb03 fc0c 	mul.w	ip, r3, ip
 81004c6:	45a4      	cmp	ip, r4
 81004c8:	d907      	bls.n	81004da <__udivmoddi4+0x1d2>
 81004ca:	193c      	adds	r4, r7, r4
 81004cc:	f103 30ff 	add.w	r0, r3, #4294967295
 81004d0:	d267      	bcs.n	81005a2 <__udivmoddi4+0x29a>
 81004d2:	45a4      	cmp	ip, r4
 81004d4:	d965      	bls.n	81005a2 <__udivmoddi4+0x29a>
 81004d6:	3b02      	subs	r3, #2
 81004d8:	443c      	add	r4, r7
 81004da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 81004de:	fba0 9302 	umull	r9, r3, r0, r2
 81004e2:	eba4 040c 	sub.w	r4, r4, ip
 81004e6:	429c      	cmp	r4, r3
 81004e8:	46ce      	mov	lr, r9
 81004ea:	469c      	mov	ip, r3
 81004ec:	d351      	bcc.n	8100592 <__udivmoddi4+0x28a>
 81004ee:	d04e      	beq.n	810058e <__udivmoddi4+0x286>
 81004f0:	b155      	cbz	r5, 8100508 <__udivmoddi4+0x200>
 81004f2:	ebb8 030e 	subs.w	r3, r8, lr
 81004f6:	eb64 040c 	sbc.w	r4, r4, ip
 81004fa:	fa04 f606 	lsl.w	r6, r4, r6
 81004fe:	40cb      	lsrs	r3, r1
 8100500:	431e      	orrs	r6, r3
 8100502:	40cc      	lsrs	r4, r1
 8100504:	e9c5 6400 	strd	r6, r4, [r5]
 8100508:	2100      	movs	r1, #0
 810050a:	e750      	b.n	81003ae <__udivmoddi4+0xa6>
 810050c:	f1c2 0320 	rsb	r3, r2, #32
 8100510:	fa20 f103 	lsr.w	r1, r0, r3
 8100514:	fa0c fc02 	lsl.w	ip, ip, r2
 8100518:	fa24 f303 	lsr.w	r3, r4, r3
 810051c:	4094      	lsls	r4, r2
 810051e:	430c      	orrs	r4, r1
 8100520:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8100524:	fa00 fe02 	lsl.w	lr, r0, r2
 8100528:	fa1f f78c 	uxth.w	r7, ip
 810052c:	fbb3 f0f8 	udiv	r0, r3, r8
 8100530:	fb08 3110 	mls	r1, r8, r0, r3
 8100534:	0c23      	lsrs	r3, r4, #16
 8100536:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 810053a:	fb00 f107 	mul.w	r1, r0, r7
 810053e:	4299      	cmp	r1, r3
 8100540:	d908      	bls.n	8100554 <__udivmoddi4+0x24c>
 8100542:	eb1c 0303 	adds.w	r3, ip, r3
 8100546:	f100 36ff 	add.w	r6, r0, #4294967295
 810054a:	d22c      	bcs.n	81005a6 <__udivmoddi4+0x29e>
 810054c:	4299      	cmp	r1, r3
 810054e:	d92a      	bls.n	81005a6 <__udivmoddi4+0x29e>
 8100550:	3802      	subs	r0, #2
 8100552:	4463      	add	r3, ip
 8100554:	1a5b      	subs	r3, r3, r1
 8100556:	b2a4      	uxth	r4, r4
 8100558:	fbb3 f1f8 	udiv	r1, r3, r8
 810055c:	fb08 3311 	mls	r3, r8, r1, r3
 8100560:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8100564:	fb01 f307 	mul.w	r3, r1, r7
 8100568:	42a3      	cmp	r3, r4
 810056a:	d908      	bls.n	810057e <__udivmoddi4+0x276>
 810056c:	eb1c 0404 	adds.w	r4, ip, r4
 8100570:	f101 36ff 	add.w	r6, r1, #4294967295
 8100574:	d213      	bcs.n	810059e <__udivmoddi4+0x296>
 8100576:	42a3      	cmp	r3, r4
 8100578:	d911      	bls.n	810059e <__udivmoddi4+0x296>
 810057a:	3902      	subs	r1, #2
 810057c:	4464      	add	r4, ip
 810057e:	1ae4      	subs	r4, r4, r3
 8100580:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8100584:	e739      	b.n	81003fa <__udivmoddi4+0xf2>
 8100586:	4604      	mov	r4, r0
 8100588:	e6f0      	b.n	810036c <__udivmoddi4+0x64>
 810058a:	4608      	mov	r0, r1
 810058c:	e706      	b.n	810039c <__udivmoddi4+0x94>
 810058e:	45c8      	cmp	r8, r9
 8100590:	d2ae      	bcs.n	81004f0 <__udivmoddi4+0x1e8>
 8100592:	ebb9 0e02 	subs.w	lr, r9, r2
 8100596:	eb63 0c07 	sbc.w	ip, r3, r7
 810059a:	3801      	subs	r0, #1
 810059c:	e7a8      	b.n	81004f0 <__udivmoddi4+0x1e8>
 810059e:	4631      	mov	r1, r6
 81005a0:	e7ed      	b.n	810057e <__udivmoddi4+0x276>
 81005a2:	4603      	mov	r3, r0
 81005a4:	e799      	b.n	81004da <__udivmoddi4+0x1d2>
 81005a6:	4630      	mov	r0, r6
 81005a8:	e7d4      	b.n	8100554 <__udivmoddi4+0x24c>
 81005aa:	46d6      	mov	lr, sl
 81005ac:	e77f      	b.n	81004ae <__udivmoddi4+0x1a6>
 81005ae:	4463      	add	r3, ip
 81005b0:	3802      	subs	r0, #2
 81005b2:	e74d      	b.n	8100450 <__udivmoddi4+0x148>
 81005b4:	4606      	mov	r6, r0
 81005b6:	4623      	mov	r3, r4
 81005b8:	4608      	mov	r0, r1
 81005ba:	e70f      	b.n	81003dc <__udivmoddi4+0xd4>
 81005bc:	3e02      	subs	r6, #2
 81005be:	4463      	add	r3, ip
 81005c0:	e730      	b.n	8100424 <__udivmoddi4+0x11c>
 81005c2:	bf00      	nop

081005c4 <__aeabi_idiv0>:
 81005c4:	4770      	bx	lr
 81005c6:	bf00      	nop

081005c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81005c8:	b480      	push	{r7}
 81005ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81005cc:	4b09      	ldr	r3, [pc, #36]	@ (81005f4 <SystemInit+0x2c>)
 81005ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 81005d2:	4a08      	ldr	r2, [pc, #32]	@ (81005f4 <SystemInit+0x2c>)
 81005d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 81005d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81005dc:	4b05      	ldr	r3, [pc, #20]	@ (81005f4 <SystemInit+0x2c>)
 81005de:	691b      	ldr	r3, [r3, #16]
 81005e0:	4a04      	ldr	r2, [pc, #16]	@ (81005f4 <SystemInit+0x2c>)
 81005e2:	f043 0310 	orr.w	r3, r3, #16
 81005e6:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 81005e8:	bf00      	nop
 81005ea:	46bd      	mov	sp, r7
 81005ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 81005f0:	4770      	bx	lr
 81005f2:	bf00      	nop
 81005f4:	e000ed00 	.word	0xe000ed00

081005f8 <Tx_mode>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Tx_mode(uint8_t Adress[5]){
 81005f8:	b580      	push	{r7, lr}
 81005fa:	b084      	sub	sp, #16
 81005fc:	af02      	add	r7, sp, #8
 81005fe:	6078      	str	r0, [r7, #4]

	if(NRF_Init(&hspi1, GPIOG, GPIO_PIN_12, GPIOG, GPIO_PIN_14) != NRF_OK){
 8100600:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8100604:	9300      	str	r3, [sp, #0]
 8100606:	4b0b      	ldr	r3, [pc, #44]	@ (8100634 <Tx_mode+0x3c>)
 8100608:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 810060c:	4909      	ldr	r1, [pc, #36]	@ (8100634 <Tx_mode+0x3c>)
 810060e:	480a      	ldr	r0, [pc, #40]	@ (8100638 <Tx_mode+0x40>)
 8100610:	f000 fb9e 	bl	8100d50 <NRF_Init>
 8100614:	4603      	mov	r3, r0
 8100616:	2b00      	cmp	r3, #0
 8100618:	d001      	beq.n	810061e <Tx_mode+0x26>
		Error_Handler();
 810061a:	f000 f959 	bl	81008d0 <Error_Handler>
	}

	NRF_Reset();
 810061e:	f000 fbd3 	bl	8100dc8 <NRF_Reset>
	NRF_WriteRegister(NRF_REG_TX_ADDR,Adress,5);
 8100622:	2205      	movs	r2, #5
 8100624:	6879      	ldr	r1, [r7, #4]
 8100626:	2010      	movs	r0, #16
 8100628:	f000 fa5c 	bl	8100ae4 <NRF_WriteRegister>
	//Para enviar a mensagem usar função transmitandwait
}
 810062c:	bf00      	nop
 810062e:	3708      	adds	r7, #8
 8100630:	46bd      	mov	sp, r7
 8100632:	bd80      	pop	{r7, pc}
 8100634:	58021800 	.word	0x58021800
 8100638:	10000064 	.word	0x10000064

0810063c <changeAddress>:

void changeAddress(uint8_t n){
 810063c:	b580      	push	{r7, lr}
 810063e:	b082      	sub	sp, #8
 8100640:	af00      	add	r7, sp, #0
 8100642:	4603      	mov	r3, r0
 8100644:	71fb      	strb	r3, [r7, #7]

	if(n==0)
 8100646:	79fb      	ldrb	r3, [r7, #7]
 8100648:	2b00      	cmp	r3, #0
 810064a:	d104      	bne.n	8100656 <changeAddress+0x1a>
		NRF_WriteRegister(NRF_REG_TX_ADDR,TxAdress0,5);
 810064c:	2205      	movs	r2, #5
 810064e:	490c      	ldr	r1, [pc, #48]	@ (8100680 <changeAddress+0x44>)
 8100650:	2010      	movs	r0, #16
 8100652:	f000 fa47 	bl	8100ae4 <NRF_WriteRegister>
	if(n==1)
 8100656:	79fb      	ldrb	r3, [r7, #7]
 8100658:	2b01      	cmp	r3, #1
 810065a:	d104      	bne.n	8100666 <changeAddress+0x2a>
		NRF_WriteRegister(NRF_REG_TX_ADDR,TxAdress1,5);
 810065c:	2205      	movs	r2, #5
 810065e:	4909      	ldr	r1, [pc, #36]	@ (8100684 <changeAddress+0x48>)
 8100660:	2010      	movs	r0, #16
 8100662:	f000 fa3f 	bl	8100ae4 <NRF_WriteRegister>
	if(n==2)
 8100666:	79fb      	ldrb	r3, [r7, #7]
 8100668:	2b02      	cmp	r3, #2
 810066a:	d104      	bne.n	8100676 <changeAddress+0x3a>
		NRF_WriteRegister(NRF_REG_TX_ADDR,TxAdress2,5);
 810066c:	2205      	movs	r2, #5
 810066e:	4906      	ldr	r1, [pc, #24]	@ (8100688 <changeAddress+0x4c>)
 8100670:	2010      	movs	r0, #16
 8100672:	f000 fa37 	bl	8100ae4 <NRF_WriteRegister>
}
 8100676:	bf00      	nop
 8100678:	3708      	adds	r7, #8
 810067a:	46bd      	mov	sp, r7
 810067c:	bd80      	pop	{r7, pc}
 810067e:	bf00      	nop
 8100680:	10000008 	.word	0x10000008
 8100684:	10000010 	.word	0x10000010
 8100688:	10000018 	.word	0x10000018

0810068c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 810068c:	b580      	push	{r7, lr}
 810068e:	b082      	sub	sp, #8
 8100690:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8100692:	4b32      	ldr	r3, [pc, #200]	@ (810075c <main+0xd0>)
 8100694:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100698:	4a30      	ldr	r2, [pc, #192]	@ (810075c <main+0xd0>)
 810069a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 810069e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81006a2:	4b2e      	ldr	r3, [pc, #184]	@ (810075c <main+0xd0>)
 81006a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81006a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 81006ac:	603b      	str	r3, [r7, #0]
 81006ae:	683b      	ldr	r3, [r7, #0]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81006b0:	2001      	movs	r0, #1
 81006b2:	f001 f945 	bl	8101940 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 81006b6:	f001 f9cf 	bl	8101a58 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 81006ba:	2201      	movs	r2, #1
 81006bc:	2102      	movs	r1, #2
 81006be:	2000      	movs	r0, #0
 81006c0:	f001 f950 	bl	8101964 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81006c4:	4b26      	ldr	r3, [pc, #152]	@ (8100760 <main+0xd4>)
 81006c6:	681b      	ldr	r3, [r3, #0]
 81006c8:	091b      	lsrs	r3, r3, #4
 81006ca:	f003 030f 	and.w	r3, r3, #15
 81006ce:	2b07      	cmp	r3, #7
 81006d0:	d108      	bne.n	81006e4 <main+0x58>
 81006d2:	4b24      	ldr	r3, [pc, #144]	@ (8100764 <main+0xd8>)
 81006d4:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 81006d8:	4a22      	ldr	r2, [pc, #136]	@ (8100764 <main+0xd8>)
 81006da:	f043 0301 	orr.w	r3, r3, #1
 81006de:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 81006e2:	e007      	b.n	81006f4 <main+0x68>
 81006e4:	4b1f      	ldr	r3, [pc, #124]	@ (8100764 <main+0xd8>)
 81006e6:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 81006ea:	4a1e      	ldr	r2, [pc, #120]	@ (8100764 <main+0xd8>)
 81006ec:	f043 0301 	orr.w	r3, r3, #1
 81006f0:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 81006f4:	f000 fd70 	bl	81011d8 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 81006f8:	f000 f894 	bl	8100824 <MX_GPIO_Init>
  MX_SPI1_Init();
 81006fc:	f000 f83c 	bl	8100778 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  Tx_mode(TxAdress0);
 8100700:	4819      	ldr	r0, [pc, #100]	@ (8100768 <main+0xdc>)
 8100702:	f7ff ff79 	bl	81005f8 <Tx_mode>

  NRF_Status ret = NRF_OK;
 8100706:	2300      	movs	r3, #0
 8100708:	71bb      	strb	r3, [r7, #6]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	 for(uint8_t i=0; i<3;i++){
 810070a:	2300      	movs	r3, #0
 810070c:	71fb      	strb	r3, [r7, #7]
 810070e:	e01d      	b.n	810074c <main+0xc0>
		 changeAddress(i);
 8100710:	79fb      	ldrb	r3, [r7, #7]
 8100712:	4618      	mov	r0, r3
 8100714:	f7ff ff92 	bl	810063c <changeAddress>
		 ret = NRF_TransmitAndWait(TxData, 32);
 8100718:	2120      	movs	r1, #32
 810071a:	4814      	ldr	r0, [pc, #80]	@ (810076c <main+0xe0>)
 810071c:	f000 fc10 	bl	8100f40 <NRF_TransmitAndWait>
 8100720:	4603      	mov	r3, r0
 8100722:	71bb      	strb	r3, [r7, #6]
		 if(ret == NRF_OK){
 8100724:	79bb      	ldrb	r3, [r7, #6]
 8100726:	2b00      	cmp	r3, #0
 8100728:	d109      	bne.n	810073e <main+0xb2>
			 //Pino de confirmação
			 HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 810072a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 810072e:	4810      	ldr	r0, [pc, #64]	@ (8100770 <main+0xe4>)
 8100730:	f001 f8eb 	bl	810190a <HAL_GPIO_TogglePin>

			 //Lê o ACK payload e printa no serial
			 NRF_ReadPayload(RxData,1);
 8100734:	2101      	movs	r1, #1
 8100736:	480f      	ldr	r0, [pc, #60]	@ (8100774 <main+0xe8>)
 8100738:	f000 fbf1 	bl	8100f1e <NRF_ReadPayload>
 810073c:	e003      	b.n	8100746 <main+0xba>
		 } else {
			 HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 810073e:	2101      	movs	r1, #1
 8100740:	480b      	ldr	r0, [pc, #44]	@ (8100770 <main+0xe4>)
 8100742:	f001 f8e2 	bl	810190a <HAL_GPIO_TogglePin>
	 for(uint8_t i=0; i<3;i++){
 8100746:	79fb      	ldrb	r3, [r7, #7]
 8100748:	3301      	adds	r3, #1
 810074a:	71fb      	strb	r3, [r7, #7]
 810074c:	79fb      	ldrb	r3, [r7, #7]
 810074e:	2b02      	cmp	r3, #2
 8100750:	d9de      	bls.n	8100710 <main+0x84>
		 }
	 }
	  HAL_Delay(100);
 8100752:	2064      	movs	r0, #100	@ 0x64
 8100754:	f000 fdf4 	bl	8101340 <HAL_Delay>
	 for(uint8_t i=0; i<3;i++){
 8100758:	e7d7      	b.n	810070a <main+0x7e>
 810075a:	bf00      	nop
 810075c:	58024400 	.word	0x58024400
 8100760:	e000ed00 	.word	0xe000ed00
 8100764:	58026400 	.word	0x58026400
 8100768:	10000008 	.word	0x10000008
 810076c:	10000020 	.word	0x10000020
 8100770:	58020400 	.word	0x58020400
 8100774:	100000ec 	.word	0x100000ec

08100778 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8100778:	b580      	push	{r7, lr}
 810077a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 810077c:	4b27      	ldr	r3, [pc, #156]	@ (810081c <MX_SPI1_Init+0xa4>)
 810077e:	4a28      	ldr	r2, [pc, #160]	@ (8100820 <MX_SPI1_Init+0xa8>)
 8100780:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8100782:	4b26      	ldr	r3, [pc, #152]	@ (810081c <MX_SPI1_Init+0xa4>)
 8100784:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8100788:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 810078a:	4b24      	ldr	r3, [pc, #144]	@ (810081c <MX_SPI1_Init+0xa4>)
 810078c:	2200      	movs	r2, #0
 810078e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8100790:	4b22      	ldr	r3, [pc, #136]	@ (810081c <MX_SPI1_Init+0xa4>)
 8100792:	2207      	movs	r2, #7
 8100794:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8100796:	4b21      	ldr	r3, [pc, #132]	@ (810081c <MX_SPI1_Init+0xa4>)
 8100798:	2200      	movs	r2, #0
 810079a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 810079c:	4b1f      	ldr	r3, [pc, #124]	@ (810081c <MX_SPI1_Init+0xa4>)
 810079e:	2200      	movs	r2, #0
 81007a0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 81007a2:	4b1e      	ldr	r3, [pc, #120]	@ (810081c <MX_SPI1_Init+0xa4>)
 81007a4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 81007a8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 81007aa:	4b1c      	ldr	r3, [pc, #112]	@ (810081c <MX_SPI1_Init+0xa4>)
 81007ac:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 81007b0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 81007b2:	4b1a      	ldr	r3, [pc, #104]	@ (810081c <MX_SPI1_Init+0xa4>)
 81007b4:	2200      	movs	r2, #0
 81007b6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 81007b8:	4b18      	ldr	r3, [pc, #96]	@ (810081c <MX_SPI1_Init+0xa4>)
 81007ba:	2200      	movs	r2, #0
 81007bc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 81007be:	4b17      	ldr	r3, [pc, #92]	@ (810081c <MX_SPI1_Init+0xa4>)
 81007c0:	2200      	movs	r2, #0
 81007c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 81007c4:	4b15      	ldr	r3, [pc, #84]	@ (810081c <MX_SPI1_Init+0xa4>)
 81007c6:	2200      	movs	r2, #0
 81007c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 81007ca:	4b14      	ldr	r3, [pc, #80]	@ (810081c <MX_SPI1_Init+0xa4>)
 81007cc:	2200      	movs	r2, #0
 81007ce:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 81007d0:	4b12      	ldr	r3, [pc, #72]	@ (810081c <MX_SPI1_Init+0xa4>)
 81007d2:	2200      	movs	r2, #0
 81007d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 81007d6:	4b11      	ldr	r3, [pc, #68]	@ (810081c <MX_SPI1_Init+0xa4>)
 81007d8:	2200      	movs	r2, #0
 81007da:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 81007dc:	4b0f      	ldr	r3, [pc, #60]	@ (810081c <MX_SPI1_Init+0xa4>)
 81007de:	2200      	movs	r2, #0
 81007e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 81007e2:	4b0e      	ldr	r3, [pc, #56]	@ (810081c <MX_SPI1_Init+0xa4>)
 81007e4:	2200      	movs	r2, #0
 81007e6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 81007e8:	4b0c      	ldr	r3, [pc, #48]	@ (810081c <MX_SPI1_Init+0xa4>)
 81007ea:	2200      	movs	r2, #0
 81007ec:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 81007ee:	4b0b      	ldr	r3, [pc, #44]	@ (810081c <MX_SPI1_Init+0xa4>)
 81007f0:	2200      	movs	r2, #0
 81007f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 81007f4:	4b09      	ldr	r3, [pc, #36]	@ (810081c <MX_SPI1_Init+0xa4>)
 81007f6:	2200      	movs	r2, #0
 81007f8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_ENABLE;
 81007fa:	4b08      	ldr	r3, [pc, #32]	@ (810081c <MX_SPI1_Init+0xa4>)
 81007fc:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8100800:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8100802:	4b06      	ldr	r3, [pc, #24]	@ (810081c <MX_SPI1_Init+0xa4>)
 8100804:	2200      	movs	r2, #0
 8100806:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8100808:	4804      	ldr	r0, [pc, #16]	@ (810081c <MX_SPI1_Init+0xa4>)
 810080a:	f002 fe1b 	bl	8103444 <HAL_SPI_Init>
 810080e:	4603      	mov	r3, r0
 8100810:	2b00      	cmp	r3, #0
 8100812:	d001      	beq.n	8100818 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8100814:	f000 f85c 	bl	81008d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8100818:	bf00      	nop
 810081a:	bd80      	pop	{r7, pc}
 810081c:	10000064 	.word	0x10000064
 8100820:	40013000 	.word	0x40013000

08100824 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8100824:	b580      	push	{r7, lr}
 8100826:	b088      	sub	sp, #32
 8100828:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 810082a:	f107 030c 	add.w	r3, r7, #12
 810082e:	2200      	movs	r2, #0
 8100830:	601a      	str	r2, [r3, #0]
 8100832:	605a      	str	r2, [r3, #4]
 8100834:	609a      	str	r2, [r3, #8]
 8100836:	60da      	str	r2, [r3, #12]
 8100838:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 810083a:	4b23      	ldr	r3, [pc, #140]	@ (81008c8 <MX_GPIO_Init+0xa4>)
 810083c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100840:	4a21      	ldr	r2, [pc, #132]	@ (81008c8 <MX_GPIO_Init+0xa4>)
 8100842:	f043 0301 	orr.w	r3, r3, #1
 8100846:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810084a:	4b1f      	ldr	r3, [pc, #124]	@ (81008c8 <MX_GPIO_Init+0xa4>)
 810084c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100850:	f003 0301 	and.w	r3, r3, #1
 8100854:	60bb      	str	r3, [r7, #8]
 8100856:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8100858:	4b1b      	ldr	r3, [pc, #108]	@ (81008c8 <MX_GPIO_Init+0xa4>)
 810085a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810085e:	4a1a      	ldr	r2, [pc, #104]	@ (81008c8 <MX_GPIO_Init+0xa4>)
 8100860:	f043 0308 	orr.w	r3, r3, #8
 8100864:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100868:	4b17      	ldr	r3, [pc, #92]	@ (81008c8 <MX_GPIO_Init+0xa4>)
 810086a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810086e:	f003 0308 	and.w	r3, r3, #8
 8100872:	607b      	str	r3, [r7, #4]
 8100874:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8100876:	4b14      	ldr	r3, [pc, #80]	@ (81008c8 <MX_GPIO_Init+0xa4>)
 8100878:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810087c:	4a12      	ldr	r2, [pc, #72]	@ (81008c8 <MX_GPIO_Init+0xa4>)
 810087e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8100882:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100886:	4b10      	ldr	r3, [pc, #64]	@ (81008c8 <MX_GPIO_Init+0xa4>)
 8100888:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810088c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8100890:	603b      	str	r3, [r7, #0]
 8100892:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, CS_Pin|CE_Pin, GPIO_PIN_RESET);
 8100894:	2200      	movs	r2, #0
 8100896:	f44f 41a0 	mov.w	r1, #20480	@ 0x5000
 810089a:	480c      	ldr	r0, [pc, #48]	@ (81008cc <MX_GPIO_Init+0xa8>)
 810089c:	f001 f81c 	bl	81018d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CS_Pin CE_Pin */
  GPIO_InitStruct.Pin = CS_Pin|CE_Pin;
 81008a0:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 81008a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 81008a6:	2301      	movs	r3, #1
 81008a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81008aa:	2300      	movs	r3, #0
 81008ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81008ae:	2300      	movs	r3, #0
 81008b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 81008b2:	f107 030c 	add.w	r3, r7, #12
 81008b6:	4619      	mov	r1, r3
 81008b8:	4804      	ldr	r0, [pc, #16]	@ (81008cc <MX_GPIO_Init+0xa8>)
 81008ba:	f000 fe5d 	bl	8101578 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 81008be:	bf00      	nop
 81008c0:	3720      	adds	r7, #32
 81008c2:	46bd      	mov	sp, r7
 81008c4:	bd80      	pop	{r7, pc}
 81008c6:	bf00      	nop
 81008c8:	58024400 	.word	0x58024400
 81008cc:	58021800 	.word	0x58021800

081008d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 81008d0:	b480      	push	{r7}
 81008d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 81008d4:	b672      	cpsid	i
}
 81008d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 81008d8:	bf00      	nop
 81008da:	e7fd      	b.n	81008d8 <Error_Handler+0x8>

081008dc <csn_set>:
int current_mode = NRF_MODE_POWERDOWN; // Modo atual do NRF

/* Funções de Pinagem do NRF*/

//Pino CS em Alto (Dispositivo não está conversando com o uC)
void csn_set() {
 81008dc:	b580      	push	{r7, lr}
 81008de:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(NRF_CSN_Port, NRF_CSN_Pin, GPIO_PIN_SET);
 81008e0:	4b04      	ldr	r3, [pc, #16]	@ (81008f4 <csn_set+0x18>)
 81008e2:	681b      	ldr	r3, [r3, #0]
 81008e4:	4a04      	ldr	r2, [pc, #16]	@ (81008f8 <csn_set+0x1c>)
 81008e6:	8811      	ldrh	r1, [r2, #0]
 81008e8:	2201      	movs	r2, #1
 81008ea:	4618      	mov	r0, r3
 81008ec:	f000 fff4 	bl	81018d8 <HAL_GPIO_WritePin>
}
 81008f0:	bf00      	nop
 81008f2:	bd80      	pop	{r7, pc}
 81008f4:	100000f4 	.word	0x100000f4
 81008f8:	100000f8 	.word	0x100000f8

081008fc <csn_reset>:

//Pino CS em Baixo (Dispositivo  está conversando com o uC)
void csn_reset() {
 81008fc:	b580      	push	{r7, lr}
 81008fe:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(NRF_CSN_Port, NRF_CSN_Pin, GPIO_PIN_RESET);
 8100900:	4b04      	ldr	r3, [pc, #16]	@ (8100914 <csn_reset+0x18>)
 8100902:	681b      	ldr	r3, [r3, #0]
 8100904:	4a04      	ldr	r2, [pc, #16]	@ (8100918 <csn_reset+0x1c>)
 8100906:	8811      	ldrh	r1, [r2, #0]
 8100908:	2200      	movs	r2, #0
 810090a:	4618      	mov	r0, r3
 810090c:	f000 ffe4 	bl	81018d8 <HAL_GPIO_WritePin>
}
 8100910:	bf00      	nop
 8100912:	bd80      	pop	{r7, pc}
 8100914:	100000f4 	.word	0x100000f4
 8100918:	100000f8 	.word	0x100000f8

0810091c <ce_set>:

//Pino CE em Alto (Dispositivo está em funcionamento,Tx ou Rx)
void ce_set() {
 810091c:	b580      	push	{r7, lr}
 810091e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(NRF_CE_Port, NRF_CE_Pin, GPIO_PIN_SET);
 8100920:	4b04      	ldr	r3, [pc, #16]	@ (8100934 <ce_set+0x18>)
 8100922:	681b      	ldr	r3, [r3, #0]
 8100924:	4a04      	ldr	r2, [pc, #16]	@ (8100938 <ce_set+0x1c>)
 8100926:	8811      	ldrh	r1, [r2, #0]
 8100928:	2201      	movs	r2, #1
 810092a:	4618      	mov	r0, r3
 810092c:	f000 ffd4 	bl	81018d8 <HAL_GPIO_WritePin>
}
 8100930:	bf00      	nop
 8100932:	bd80      	pop	{r7, pc}
 8100934:	100000fc 	.word	0x100000fc
 8100938:	10000100 	.word	0x10000100

0810093c <ce_reset>:

//Pino CE em Baixo (Dispositivo está em standby)
void ce_reset() {
 810093c:	b580      	push	{r7, lr}
 810093e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(NRF_CE_Port, NRF_CE_Pin, GPIO_PIN_RESET);
 8100940:	4b04      	ldr	r3, [pc, #16]	@ (8100954 <ce_reset+0x18>)
 8100942:	681b      	ldr	r3, [r3, #0]
 8100944:	4a04      	ldr	r2, [pc, #16]	@ (8100958 <ce_reset+0x1c>)
 8100946:	8811      	ldrh	r1, [r2, #0]
 8100948:	2200      	movs	r2, #0
 810094a:	4618      	mov	r0, r3
 810094c:	f000 ffc4 	bl	81018d8 <HAL_GPIO_WritePin>
}
 8100950:	bf00      	nop
 8100952:	bd80      	pop	{r7, pc}
 8100954:	100000fc 	.word	0x100000fc
 8100958:	10000100 	.word	0x10000100

0810095c <wait>:
uint8_t read_ce() {
  return HAL_GPIO_ReadPin(NRF_CE_Port, NRF_CE_Pin);
}

//Função de "Esperar" em us
void wait(uint64_t us) {
 810095c:	b5b0      	push	{r4, r5, r7, lr}
 810095e:	b084      	sub	sp, #16
 8100960:	af00      	add	r7, sp, #0
 8100962:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t volatile cycles = CPU_Freq * us / 1000000; //Quantos ciclos de CPU deverão ser esperados para alcancar tal tempo
 8100966:	4915      	ldr	r1, [pc, #84]	@ (81009bc <wait+0x60>)
 8100968:	6809      	ldr	r1, [r1, #0]
 810096a:	2000      	movs	r0, #0
 810096c:	460a      	mov	r2, r1
 810096e:	4603      	mov	r3, r0
 8100970:	6839      	ldr	r1, [r7, #0]
 8100972:	fb03 f001 	mul.w	r0, r3, r1
 8100976:	6879      	ldr	r1, [r7, #4]
 8100978:	fb02 f101 	mul.w	r1, r2, r1
 810097c:	4401      	add	r1, r0
 810097e:	6838      	ldr	r0, [r7, #0]
 8100980:	fba0 4502 	umull	r4, r5, r0, r2
 8100984:	194b      	adds	r3, r1, r5
 8100986:	461d      	mov	r5, r3
 8100988:	4a0d      	ldr	r2, [pc, #52]	@ (81009c0 <wait+0x64>)
 810098a:	f04f 0300 	mov.w	r3, #0
 810098e:	4620      	mov	r0, r4
 8100990:	4629      	mov	r1, r5
 8100992:	f7ff fca1 	bl	81002d8 <__aeabi_uldivmod>
 8100996:	4602      	mov	r2, r0
 8100998:	460b      	mov	r3, r1
 810099a:	4613      	mov	r3, r2
 810099c:	60fb      	str	r3, [r7, #12]
  uint32_t volatile current = 0; //Quantos se passaram
 810099e:	2300      	movs	r3, #0
 81009a0:	60bb      	str	r3, [r7, #8]
  while (current <= cycles) {
 81009a2:	e002      	b.n	81009aa <wait+0x4e>
    current++;
 81009a4:	68bb      	ldr	r3, [r7, #8]
 81009a6:	3301      	adds	r3, #1
 81009a8:	60bb      	str	r3, [r7, #8]
  while (current <= cycles) {
 81009aa:	68ba      	ldr	r2, [r7, #8]
 81009ac:	68fb      	ldr	r3, [r7, #12]
 81009ae:	429a      	cmp	r2, r3
 81009b0:	d9f8      	bls.n	81009a4 <wait+0x48>
  }
}
 81009b2:	bf00      	nop
 81009b4:	bf00      	nop
 81009b6:	3710      	adds	r7, #16
 81009b8:	46bd      	mov	sp, r7
 81009ba:	bdb0      	pop	{r4, r5, r7, pc}
 81009bc:	10000104 	.word	0x10000104
 81009c0:	000f4240 	.word	0x000f4240

081009c4 <NRF_SendCommand>:

/* Funções Para enviar e receber do NRFL01 em "Baixo" Nível */

//Função para enviar um comando para o NRF
NRF_Status NRF_SendCommand(uint8_t cmd) {
 81009c4:	b580      	push	{r7, lr}
 81009c6:	b086      	sub	sp, #24
 81009c8:	af02      	add	r7, sp, #8
 81009ca:	4603      	mov	r3, r0
 81009cc:	71fb      	strb	r3, [r7, #7]
  NRF_Status ret = NRF_OK;
 81009ce:	2300      	movs	r3, #0
 81009d0:	73fb      	strb	r3, [r7, #15]
  uint8_t status;

  csn_reset(); //Seleciona o dispositivo
 81009d2:	f7ff ff93 	bl	81008fc <csn_reset>
  ret = (NRF_Status)HAL_SPI_TransmitReceive(HSPI, &cmd, &status, 1, NRF_SPI_TIMEOUT_DUR); //Envia o comando e retorna o status
 81009d6:	4b0c      	ldr	r3, [pc, #48]	@ (8100a08 <NRF_SendCommand+0x44>)
 81009d8:	6818      	ldr	r0, [r3, #0]
 81009da:	f107 020e 	add.w	r2, r7, #14
 81009de:	1df9      	adds	r1, r7, #7
 81009e0:	230a      	movs	r3, #10
 81009e2:	9300      	str	r3, [sp, #0]
 81009e4:	2301      	movs	r3, #1
 81009e6:	f003 faad 	bl	8103f44 <HAL_SPI_TransmitReceive>
 81009ea:	4603      	mov	r3, r0
 81009ec:	73fb      	strb	r3, [r7, #15]
  if (ret != NRF_OK) { //Verifica se o comando foi enviado corretamente
 81009ee:	7bfb      	ldrb	r3, [r7, #15]
 81009f0:	2b00      	cmp	r3, #0
 81009f2:	d001      	beq.n	81009f8 <NRF_SendCommand+0x34>
    return ret;
 81009f4:	7bfb      	ldrb	r3, [r7, #15]
 81009f6:	e002      	b.n	81009fe <NRF_SendCommand+0x3a>
  }
  csn_set(); //Desseleciona o dispositivo
 81009f8:	f7ff ff70 	bl	81008dc <csn_set>

  return ret;
 81009fc:	7bfb      	ldrb	r3, [r7, #15]
}
 81009fe:	4618      	mov	r0, r3
 8100a00:	3710      	adds	r7, #16
 8100a02:	46bd      	mov	sp, r7
 8100a04:	bd80      	pop	{r7, pc}
 8100a06:	bf00      	nop
 8100a08:	100000f0 	.word	0x100000f0

08100a0c <NRF_SendWriteCommand>:

/* Função para enviar um comando de escrita*/
NRF_Status NRF_SendWriteCommand(uint8_t cmd, uint8_t *write, uint8_t length) {
 8100a0c:	b580      	push	{r7, lr}
 8100a0e:	b086      	sub	sp, #24
 8100a10:	af02      	add	r7, sp, #8
 8100a12:	4603      	mov	r3, r0
 8100a14:	6039      	str	r1, [r7, #0]
 8100a16:	71fb      	strb	r3, [r7, #7]
 8100a18:	4613      	mov	r3, r2
 8100a1a:	71bb      	strb	r3, [r7, #6]
  NRF_Status ret = NRF_OK;
 8100a1c:	2300      	movs	r3, #0
 8100a1e:	73fb      	strb	r3, [r7, #15]
  uint8_t status;

  csn_reset(); //Seleciona o dispositivo
 8100a20:	f7ff ff6c 	bl	81008fc <csn_reset>
  ret = (NRF_Status)HAL_SPI_TransmitReceive(HSPI, &cmd, &status, 1, NRF_SPI_TIMEOUT_DUR); //Manda pro NRF o comando de escrita
 8100a24:	4b13      	ldr	r3, [pc, #76]	@ (8100a74 <NRF_SendWriteCommand+0x68>)
 8100a26:	6818      	ldr	r0, [r3, #0]
 8100a28:	f107 020e 	add.w	r2, r7, #14
 8100a2c:	1df9      	adds	r1, r7, #7
 8100a2e:	230a      	movs	r3, #10
 8100a30:	9300      	str	r3, [sp, #0]
 8100a32:	2301      	movs	r3, #1
 8100a34:	f003 fa86 	bl	8103f44 <HAL_SPI_TransmitReceive>
 8100a38:	4603      	mov	r3, r0
 8100a3a:	73fb      	strb	r3, [r7, #15]
  if (ret != NRF_OK) { //Verifica se está ok para escrever
 8100a3c:	7bfb      	ldrb	r3, [r7, #15]
 8100a3e:	2b00      	cmp	r3, #0
 8100a40:	d001      	beq.n	8100a46 <NRF_SendWriteCommand+0x3a>
	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
    return ret;
 8100a42:	7bfb      	ldrb	r3, [r7, #15]
 8100a44:	e011      	b.n	8100a6a <NRF_SendWriteCommand+0x5e>
  }
  ret = (NRF_Status)HAL_SPI_Transmit(HSPI, write, length, NRF_SPI_TIMEOUT_DUR); //Manda  o que será escrito no registro
 8100a46:	4b0b      	ldr	r3, [pc, #44]	@ (8100a74 <NRF_SendWriteCommand+0x68>)
 8100a48:	6818      	ldr	r0, [r3, #0]
 8100a4a:	79bb      	ldrb	r3, [r7, #6]
 8100a4c:	b29a      	uxth	r2, r3
 8100a4e:	230a      	movs	r3, #10
 8100a50:	6839      	ldr	r1, [r7, #0]
 8100a52:	f002 fe1b 	bl	810368c <HAL_SPI_Transmit>
 8100a56:	4603      	mov	r3, r0
 8100a58:	73fb      	strb	r3, [r7, #15]
  if (ret != NRF_OK) {//Verifica se o processo foi um sucesso
 8100a5a:	7bfb      	ldrb	r3, [r7, #15]
 8100a5c:	2b00      	cmp	r3, #0
 8100a5e:	d001      	beq.n	8100a64 <NRF_SendWriteCommand+0x58>
    return ret;
 8100a60:	7bfb      	ldrb	r3, [r7, #15]
 8100a62:	e002      	b.n	8100a6a <NRF_SendWriteCommand+0x5e>
  }
  csn_set(); //Desseleciona o dispositivo
 8100a64:	f7ff ff3a 	bl	81008dc <csn_set>

  return ret; //Retorna o Resultado
 8100a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8100a6a:	4618      	mov	r0, r3
 8100a6c:	3710      	adds	r7, #16
 8100a6e:	46bd      	mov	sp, r7
 8100a70:	bd80      	pop	{r7, pc}
 8100a72:	bf00      	nop
 8100a74:	100000f0 	.word	0x100000f0

08100a78 <NRF_SendReadCommand>:

//Função para enviar um comando de leitura
NRF_Status NRF_SendReadCommand(uint8_t cmd, uint8_t *read, uint8_t length) {
 8100a78:	b580      	push	{r7, lr}
 8100a7a:	b086      	sub	sp, #24
 8100a7c:	af02      	add	r7, sp, #8
 8100a7e:	4603      	mov	r3, r0
 8100a80:	6039      	str	r1, [r7, #0]
 8100a82:	71fb      	strb	r3, [r7, #7]
 8100a84:	4613      	mov	r3, r2
 8100a86:	71bb      	strb	r3, [r7, #6]
  NRF_Status ret = NRF_OK;
 8100a88:	2300      	movs	r3, #0
 8100a8a:	73fb      	strb	r3, [r7, #15]
  uint8_t status;

  csn_reset(); //Seleciona o dispositivo
 8100a8c:	f7ff ff36 	bl	81008fc <csn_reset>
  ret = (NRF_Status)HAL_SPI_TransmitReceive(HSPI, &cmd, &status, 1, NRF_SPI_TIMEOUT_DUR);//Manda pro NRF o comando de Leitura
 8100a90:	4b13      	ldr	r3, [pc, #76]	@ (8100ae0 <NRF_SendReadCommand+0x68>)
 8100a92:	6818      	ldr	r0, [r3, #0]
 8100a94:	f107 020e 	add.w	r2, r7, #14
 8100a98:	1df9      	adds	r1, r7, #7
 8100a9a:	230a      	movs	r3, #10
 8100a9c:	9300      	str	r3, [sp, #0]
 8100a9e:	2301      	movs	r3, #1
 8100aa0:	f003 fa50 	bl	8103f44 <HAL_SPI_TransmitReceive>
 8100aa4:	4603      	mov	r3, r0
 8100aa6:	73fb      	strb	r3, [r7, #15]
  if(ret != NRF_OK) { //Verifica se o processo foi um sucesso
 8100aa8:	7bfb      	ldrb	r3, [r7, #15]
 8100aaa:	2b00      	cmp	r3, #0
 8100aac:	d001      	beq.n	8100ab2 <NRF_SendReadCommand+0x3a>
    return ret;
 8100aae:	7bfb      	ldrb	r3, [r7, #15]
 8100ab0:	e011      	b.n	8100ad6 <NRF_SendReadCommand+0x5e>
  }
  ret = (NRF_Status)HAL_SPI_Receive(HSPI, read, length, NRF_SPI_TIMEOUT_DUR);//Recebe o que se deseja ler do NRF
 8100ab2:	4b0b      	ldr	r3, [pc, #44]	@ (8100ae0 <NRF_SendReadCommand+0x68>)
 8100ab4:	6818      	ldr	r0, [r3, #0]
 8100ab6:	79bb      	ldrb	r3, [r7, #6]
 8100ab8:	b29a      	uxth	r2, r3
 8100aba:	230a      	movs	r3, #10
 8100abc:	6839      	ldr	r1, [r7, #0]
 8100abe:	f002 ffd0 	bl	8103a62 <HAL_SPI_Receive>
 8100ac2:	4603      	mov	r3, r0
 8100ac4:	73fb      	strb	r3, [r7, #15]
  if(ret != NRF_OK) {
 8100ac6:	7bfb      	ldrb	r3, [r7, #15]
 8100ac8:	2b00      	cmp	r3, #0
 8100aca:	d001      	beq.n	8100ad0 <NRF_SendReadCommand+0x58>
    return ret;
 8100acc:	7bfb      	ldrb	r3, [r7, #15]
 8100ace:	e002      	b.n	8100ad6 <NRF_SendReadCommand+0x5e>
  }
  csn_set();//Desseleciona o dispositvo
 8100ad0:	f7ff ff04 	bl	81008dc <csn_set>

  return ret;//Retorna o resultado
 8100ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8100ad6:	4618      	mov	r0, r3
 8100ad8:	3710      	adds	r7, #16
 8100ada:	46bd      	mov	sp, r7
 8100adc:	bd80      	pop	{r7, pc}
 8100ade:	bf00      	nop
 8100ae0:	100000f0 	.word	0x100000f0

08100ae4 <NRF_WriteRegister>:
/* Escreve no Registro do NRF
 * Param - Registro a ser escrito
 * Param - O que será escrito
 * Param - O tamanho (em bytes)
 *  							*/
NRF_Status NRF_WriteRegister(uint8_t reg, uint8_t *write, uint8_t length) {
 8100ae4:	b580      	push	{r7, lr}
 8100ae6:	b082      	sub	sp, #8
 8100ae8:	af00      	add	r7, sp, #0
 8100aea:	4603      	mov	r3, r0
 8100aec:	6039      	str	r1, [r7, #0]
 8100aee:	71fb      	strb	r3, [r7, #7]
 8100af0:	4613      	mov	r3, r2
 8100af2:	71bb      	strb	r3, [r7, #6]
  return NRF_SendWriteCommand(NRF_CMD_W_REGISTER | reg, write, length);
 8100af4:	79fb      	ldrb	r3, [r7, #7]
 8100af6:	f043 0320 	orr.w	r3, r3, #32
 8100afa:	b2db      	uxtb	r3, r3
 8100afc:	79ba      	ldrb	r2, [r7, #6]
 8100afe:	6839      	ldr	r1, [r7, #0]
 8100b00:	4618      	mov	r0, r3
 8100b02:	f7ff ff83 	bl	8100a0c <NRF_SendWriteCommand>
 8100b06:	4603      	mov	r3, r0
}
 8100b08:	4618      	mov	r0, r3
 8100b0a:	3708      	adds	r7, #8
 8100b0c:	46bd      	mov	sp, r7
 8100b0e:	bd80      	pop	{r7, pc}

08100b10 <NRF_WriteRegisterByte>:

/* Escreve em um byte da Memória do NRF
 * Param - Registro a ser escrito
 * Param - O que será escrito
 *  							*/
NRF_Status NRF_WriteRegisterByte(uint8_t reg, uint8_t byte) {
 8100b10:	b580      	push	{r7, lr}
 8100b12:	b084      	sub	sp, #16
 8100b14:	af00      	add	r7, sp, #0
 8100b16:	4603      	mov	r3, r0
 8100b18:	460a      	mov	r2, r1
 8100b1a:	71fb      	strb	r3, [r7, #7]
 8100b1c:	4613      	mov	r3, r2
 8100b1e:	71bb      	strb	r3, [r7, #6]
  uint8_t write = byte;
 8100b20:	79bb      	ldrb	r3, [r7, #6]
 8100b22:	73fb      	strb	r3, [r7, #15]
  return NRF_WriteRegister(reg, &write, 1);
 8100b24:	f107 010f 	add.w	r1, r7, #15
 8100b28:	79fb      	ldrb	r3, [r7, #7]
 8100b2a:	2201      	movs	r2, #1
 8100b2c:	4618      	mov	r0, r3
 8100b2e:	f7ff ffd9 	bl	8100ae4 <NRF_WriteRegister>
 8100b32:	4603      	mov	r3, r0
}
 8100b34:	4618      	mov	r0, r3
 8100b36:	3710      	adds	r7, #16
 8100b38:	46bd      	mov	sp, r7
 8100b3a:	bd80      	pop	{r7, pc}

08100b3c <NRF_ReadRegister>:
/* Lê no Registro do NRF
 * Param - Registro a ser lido
 * Param - Ponteiro para variável onde será salvo
 * Param - O tamanho (em bytes)
 *  							*/
NRF_Status NRF_ReadRegister(uint8_t reg, uint8_t *read, uint8_t length) {
 8100b3c:	b580      	push	{r7, lr}
 8100b3e:	b082      	sub	sp, #8
 8100b40:	af00      	add	r7, sp, #0
 8100b42:	4603      	mov	r3, r0
 8100b44:	6039      	str	r1, [r7, #0]
 8100b46:	71fb      	strb	r3, [r7, #7]
 8100b48:	4613      	mov	r3, r2
 8100b4a:	71bb      	strb	r3, [r7, #6]
  return NRF_SendReadCommand(NRF_CMD_R_REGISTER | reg, read, length);
 8100b4c:	79ba      	ldrb	r2, [r7, #6]
 8100b4e:	79fb      	ldrb	r3, [r7, #7]
 8100b50:	6839      	ldr	r1, [r7, #0]
 8100b52:	4618      	mov	r0, r3
 8100b54:	f7ff ff90 	bl	8100a78 <NRF_SendReadCommand>
 8100b58:	4603      	mov	r3, r0
}
 8100b5a:	4618      	mov	r0, r3
 8100b5c:	3708      	adds	r7, #8
 8100b5e:	46bd      	mov	sp, r7
 8100b60:	bd80      	pop	{r7, pc}
	...

08100b64 <NRF_ReadStatus>:
  NRF_SendReadCommand(NRF_CMD_R_REGISTER | reg, &read, 1);
  return read;
}

//Lê o Status do NRF
uint8_t NRF_ReadStatus() {
 8100b64:	b580      	push	{r7, lr}
 8100b66:	b084      	sub	sp, #16
 8100b68:	af02      	add	r7, sp, #8
  uint8_t status = 0x00;
 8100b6a:	2300      	movs	r3, #0
 8100b6c:	71fb      	strb	r3, [r7, #7]
  uint8_t cmd = NRF_CMD_NOP;
 8100b6e:	23ff      	movs	r3, #255	@ 0xff
 8100b70:	71bb      	strb	r3, [r7, #6]

  csn_reset();
 8100b72:	f7ff fec3 	bl	81008fc <csn_reset>
  HAL_SPI_TransmitReceive(HSPI, &cmd, &status, 1, NRF_SPI_TIMEOUT_DUR);
 8100b76:	4b08      	ldr	r3, [pc, #32]	@ (8100b98 <NRF_ReadStatus+0x34>)
 8100b78:	6818      	ldr	r0, [r3, #0]
 8100b7a:	1dfa      	adds	r2, r7, #7
 8100b7c:	1db9      	adds	r1, r7, #6
 8100b7e:	230a      	movs	r3, #10
 8100b80:	9300      	str	r3, [sp, #0]
 8100b82:	2301      	movs	r3, #1
 8100b84:	f003 f9de 	bl	8103f44 <HAL_SPI_TransmitReceive>
  csn_set();
 8100b88:	f7ff fea8 	bl	81008dc <csn_set>

  return status;
 8100b8c:	79fb      	ldrb	r3, [r7, #7]
}
 8100b8e:	4618      	mov	r0, r3
 8100b90:	3708      	adds	r7, #8
 8100b92:	46bd      	mov	sp, r7
 8100b94:	bd80      	pop	{r7, pc}
 8100b96:	bf00      	nop
 8100b98:	100000f0 	.word	0x100000f0

08100b9c <NRF_SetRegisterBit>:

/* Seta um Bit específico de um Registro para 1
 * Param - Registro a ser escrito
 * Param - Qual bit será alterado para 1
 *  											*/
NRF_Status NRF_SetRegisterBit(uint8_t reg, uint8_t bit) {
 8100b9c:	b580      	push	{r7, lr}
 8100b9e:	b084      	sub	sp, #16
 8100ba0:	af00      	add	r7, sp, #0
 8100ba2:	4603      	mov	r3, r0
 8100ba4:	460a      	mov	r2, r1
 8100ba6:	71fb      	strb	r3, [r7, #7]
 8100ba8:	4613      	mov	r3, r2
 8100baa:	71bb      	strb	r3, [r7, #6]
  NRF_Status ret = NRF_OK;
 8100bac:	2300      	movs	r3, #0
 8100bae:	73fb      	strb	r3, [r7, #15]
  uint8_t cfg = 0x00;
 8100bb0:	2300      	movs	r3, #0
 8100bb2:	73bb      	strb	r3, [r7, #14]

  ret = NRF_ReadRegister(reg, &cfg, 1); //Pega a informação do byte do registro
 8100bb4:	f107 010e 	add.w	r1, r7, #14
 8100bb8:	79fb      	ldrb	r3, [r7, #7]
 8100bba:	2201      	movs	r2, #1
 8100bbc:	4618      	mov	r0, r3
 8100bbe:	f7ff ffbd 	bl	8100b3c <NRF_ReadRegister>
 8100bc2:	4603      	mov	r3, r0
 8100bc4:	73fb      	strb	r3, [r7, #15]
  if (ret != NRF_OK) {
 8100bc6:	7bfb      	ldrb	r3, [r7, #15]
 8100bc8:	2b00      	cmp	r3, #0
 8100bca:	d001      	beq.n	8100bd0 <NRF_SetRegisterBit+0x34>
    return ret;
 8100bcc:	7bfb      	ldrb	r3, [r7, #15]
 8100bce:	e012      	b.n	8100bf6 <NRF_SetRegisterBit+0x5a>
  }

  cfg = cfg | (1 << bit); //Altera o bit por meio de um OU binário
 8100bd0:	79bb      	ldrb	r3, [r7, #6]
 8100bd2:	2201      	movs	r2, #1
 8100bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8100bd8:	b25a      	sxtb	r2, r3
 8100bda:	7bbb      	ldrb	r3, [r7, #14]
 8100bdc:	b25b      	sxtb	r3, r3
 8100bde:	4313      	orrs	r3, r2
 8100be0:	b25b      	sxtb	r3, r3
 8100be2:	b2db      	uxtb	r3, r3
 8100be4:	73bb      	strb	r3, [r7, #14]
  return NRF_WriteRegister(reg, &cfg, 1); //Escreve o registro de volta
 8100be6:	f107 010e 	add.w	r1, r7, #14
 8100bea:	79fb      	ldrb	r3, [r7, #7]
 8100bec:	2201      	movs	r2, #1
 8100bee:	4618      	mov	r0, r3
 8100bf0:	f7ff ff78 	bl	8100ae4 <NRF_WriteRegister>
 8100bf4:	4603      	mov	r3, r0
}
 8100bf6:	4618      	mov	r0, r3
 8100bf8:	3710      	adds	r7, #16
 8100bfa:	46bd      	mov	sp, r7
 8100bfc:	bd80      	pop	{r7, pc}

08100bfe <NRF_ResetRegisterBit>:

/* Seta um Bit específico de um Registro para 0
 * Param - Registro a ser escrito
 * Param - Qual bit será alterado para 1
 *  											*/
NRF_Status NRF_ResetRegisterBit(uint8_t reg, uint8_t bit) {
 8100bfe:	b580      	push	{r7, lr}
 8100c00:	b084      	sub	sp, #16
 8100c02:	af00      	add	r7, sp, #0
 8100c04:	4603      	mov	r3, r0
 8100c06:	460a      	mov	r2, r1
 8100c08:	71fb      	strb	r3, [r7, #7]
 8100c0a:	4613      	mov	r3, r2
 8100c0c:	71bb      	strb	r3, [r7, #6]
  NRF_Status ret = NRF_OK;
 8100c0e:	2300      	movs	r3, #0
 8100c10:	73fb      	strb	r3, [r7, #15]
  uint8_t cfg = 0x00;
 8100c12:	2300      	movs	r3, #0
 8100c14:	73bb      	strb	r3, [r7, #14]

  ret = NRF_ReadRegister(reg, &cfg, 1);//Pega a informação do byte do registro
 8100c16:	f107 010e 	add.w	r1, r7, #14
 8100c1a:	79fb      	ldrb	r3, [r7, #7]
 8100c1c:	2201      	movs	r2, #1
 8100c1e:	4618      	mov	r0, r3
 8100c20:	f7ff ff8c 	bl	8100b3c <NRF_ReadRegister>
 8100c24:	4603      	mov	r3, r0
 8100c26:	73fb      	strb	r3, [r7, #15]
  if (ret != NRF_OK) {
 8100c28:	7bfb      	ldrb	r3, [r7, #15]
 8100c2a:	2b00      	cmp	r3, #0
 8100c2c:	d001      	beq.n	8100c32 <NRF_ResetRegisterBit+0x34>
    return ret;
 8100c2e:	7bfb      	ldrb	r3, [r7, #15]
 8100c30:	e014      	b.n	8100c5c <NRF_ResetRegisterBit+0x5e>
  }

  cfg = cfg & ~(1 << bit);//Altera o bit por meio de um E binário
 8100c32:	79bb      	ldrb	r3, [r7, #6]
 8100c34:	2201      	movs	r2, #1
 8100c36:	fa02 f303 	lsl.w	r3, r2, r3
 8100c3a:	b25b      	sxtb	r3, r3
 8100c3c:	43db      	mvns	r3, r3
 8100c3e:	b25a      	sxtb	r2, r3
 8100c40:	7bbb      	ldrb	r3, [r7, #14]
 8100c42:	b25b      	sxtb	r3, r3
 8100c44:	4013      	ands	r3, r2
 8100c46:	b25b      	sxtb	r3, r3
 8100c48:	b2db      	uxtb	r3, r3
 8100c4a:	73bb      	strb	r3, [r7, #14]
  return NRF_WriteRegister(reg, &cfg, 1);//Escreve o registro de volta
 8100c4c:	f107 010e 	add.w	r1, r7, #14
 8100c50:	79fb      	ldrb	r3, [r7, #7]
 8100c52:	2201      	movs	r2, #1
 8100c54:	4618      	mov	r0, r3
 8100c56:	f7ff ff45 	bl	8100ae4 <NRF_WriteRegister>
 8100c5a:	4603      	mov	r3, r0
}
 8100c5c:	4618      	mov	r0, r3
 8100c5e:	3710      	adds	r7, #16
 8100c60:	46bd      	mov	sp, r7
 8100c62:	bd80      	pop	{r7, pc}

08100c64 <NRF_EnterMode>:
 * NRF_MODE_STANDBY1 - Standby
 * NRF_MODE_RX - Modo de Recepção
 * NRF_MODE_Tx - Modo de Transmissão
 * Retorno: Status
 *  								*/
NRF_Status NRF_EnterMode(uint8_t mode) {
 8100c64:	b580      	push	{r7, lr}
 8100c66:	b084      	sub	sp, #16
 8100c68:	af00      	add	r7, sp, #0
 8100c6a:	4603      	mov	r3, r0
 8100c6c:	71fb      	strb	r3, [r7, #7]
  NRF_Status ret = NRF_OK;
 8100c6e:	2300      	movs	r3, #0
 8100c70:	73fb      	strb	r3, [r7, #15]

  switch(mode) {
 8100c72:	79fb      	ldrb	r3, [r7, #7]
 8100c74:	2b03      	cmp	r3, #3
 8100c76:	d859      	bhi.n	8100d2c <NRF_EnterMode+0xc8>
 8100c78:	a201      	add	r2, pc, #4	@ (adr r2, 8100c80 <NRF_EnterMode+0x1c>)
 8100c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8100c7e:	bf00      	nop
 8100c80:	08100c91 	.word	0x08100c91
 8100c84:	08100ca7 	.word	0x08100ca7
 8100c88:	08100cf1 	.word	0x08100cf1
 8100c8c:	08100d0f 	.word	0x08100d0f
    case NRF_MODE_POWERDOWN:
      csn_set();
 8100c90:	f7ff fe24 	bl	81008dc <csn_set>
      ce_reset();
 8100c94:	f7ff fe52 	bl	810093c <ce_reset>
      ret = NRF_ResetRegisterBit(NRF_REG_CONFIG, CFG_BIT_PWR_UP); //Seta o bit de Power up em 0
 8100c98:	2101      	movs	r1, #1
 8100c9a:	2000      	movs	r0, #0
 8100c9c:	f7ff ffaf 	bl	8100bfe <NRF_ResetRegisterBit>
 8100ca0:	4603      	mov	r3, r0
 8100ca2:	73fb      	strb	r3, [r7, #15]
      break;
 8100ca4:	e046      	b.n	8100d34 <NRF_EnterMode+0xd0>
    case NRF_MODE_STANDBY1:
      if (current_mode == NRF_MODE_POWERDOWN) {
 8100ca6:	4b29      	ldr	r3, [pc, #164]	@ (8100d4c <NRF_EnterMode+0xe8>)
 8100ca8:	681b      	ldr	r3, [r3, #0]
 8100caa:	2b00      	cmp	r3, #0
 8100cac:	d10c      	bne.n	8100cc8 <NRF_EnterMode+0x64>
        ret = NRF_SetRegisterBit(NRF_REG_CONFIG, CFG_BIT_PWR_UP); //Seta o bit de Power up em 1
 8100cae:	2101      	movs	r1, #1
 8100cb0:	2000      	movs	r0, #0
 8100cb2:	f7ff ff73 	bl	8100b9c <NRF_SetRegisterBit>
 8100cb6:	4603      	mov	r3, r0
 8100cb8:	73fb      	strb	r3, [r7, #15]
        wait(1500);
 8100cba:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8100cbe:	f04f 0100 	mov.w	r1, #0
 8100cc2:	f7ff fe4b 	bl	810095c <wait>
        ret = NRF_ResetRegisterBit(NRF_REG_CONFIG, CFG_BIT_PRIM_RX);
        ce_reset();
      } else if (current_mode == NRF_MODE_TX) {
        ce_reset();
      }
      break;
 8100cc6:	e034      	b.n	8100d32 <NRF_EnterMode+0xce>
      } else if (current_mode == NRF_MODE_RX) {
 8100cc8:	4b20      	ldr	r3, [pc, #128]	@ (8100d4c <NRF_EnterMode+0xe8>)
 8100cca:	681b      	ldr	r3, [r3, #0]
 8100ccc:	2b02      	cmp	r3, #2
 8100cce:	d108      	bne.n	8100ce2 <NRF_EnterMode+0x7e>
        ret = NRF_ResetRegisterBit(NRF_REG_CONFIG, CFG_BIT_PRIM_RX);
 8100cd0:	2100      	movs	r1, #0
 8100cd2:	2000      	movs	r0, #0
 8100cd4:	f7ff ff93 	bl	8100bfe <NRF_ResetRegisterBit>
 8100cd8:	4603      	mov	r3, r0
 8100cda:	73fb      	strb	r3, [r7, #15]
        ce_reset();
 8100cdc:	f7ff fe2e 	bl	810093c <ce_reset>
      break;
 8100ce0:	e027      	b.n	8100d32 <NRF_EnterMode+0xce>
      } else if (current_mode == NRF_MODE_TX) {
 8100ce2:	4b1a      	ldr	r3, [pc, #104]	@ (8100d4c <NRF_EnterMode+0xe8>)
 8100ce4:	681b      	ldr	r3, [r3, #0]
 8100ce6:	2b03      	cmp	r3, #3
 8100ce8:	d123      	bne.n	8100d32 <NRF_EnterMode+0xce>
        ce_reset();
 8100cea:	f7ff fe27 	bl	810093c <ce_reset>
      break;
 8100cee:	e020      	b.n	8100d32 <NRF_EnterMode+0xce>
    case NRF_MODE_RX:
      if (current_mode != NRF_MODE_STANDBY1) { //O dispositivo deve estar em standby para passar para o modo Rx
 8100cf0:	4b16      	ldr	r3, [pc, #88]	@ (8100d4c <NRF_EnterMode+0xe8>)
 8100cf2:	681b      	ldr	r3, [r3, #0]
 8100cf4:	2b01      	cmp	r3, #1
 8100cf6:	d001      	beq.n	8100cfc <NRF_EnterMode+0x98>
        return NRF_BAD_TRANSITION;
 8100cf8:	2306      	movs	r3, #6
 8100cfa:	e022      	b.n	8100d42 <NRF_EnterMode+0xde>
      }
      ret = NRF_SetRegisterBit(NRF_REG_CONFIG, CFG_BIT_PRIM_RX); // 1 = Rx
 8100cfc:	2100      	movs	r1, #0
 8100cfe:	2000      	movs	r0, #0
 8100d00:	f7ff ff4c 	bl	8100b9c <NRF_SetRegisterBit>
 8100d04:	4603      	mov	r3, r0
 8100d06:	73fb      	strb	r3, [r7, #15]
      ce_set();
 8100d08:	f7ff fe08 	bl	810091c <ce_set>
      break;
 8100d0c:	e012      	b.n	8100d34 <NRF_EnterMode+0xd0>
    case NRF_MODE_TX:
      if (current_mode != NRF_MODE_STANDBY1) {
 8100d0e:	4b0f      	ldr	r3, [pc, #60]	@ (8100d4c <NRF_EnterMode+0xe8>)
 8100d10:	681b      	ldr	r3, [r3, #0]
 8100d12:	2b01      	cmp	r3, #1
 8100d14:	d001      	beq.n	8100d1a <NRF_EnterMode+0xb6>
        return NRF_BAD_TRANSITION;
 8100d16:	2306      	movs	r3, #6
 8100d18:	e013      	b.n	8100d42 <NRF_EnterMode+0xde>
      }
      ret = NRF_ResetRegisterBit(NRF_REG_CONFIG, CFG_BIT_PRIM_RX); // 0 = Tx
 8100d1a:	2100      	movs	r1, #0
 8100d1c:	2000      	movs	r0, #0
 8100d1e:	f7ff ff6e 	bl	8100bfe <NRF_ResetRegisterBit>
 8100d22:	4603      	mov	r3, r0
 8100d24:	73fb      	strb	r3, [r7, #15]
      ce_set();
 8100d26:	f7ff fdf9 	bl	810091c <ce_set>
      break;
 8100d2a:	e003      	b.n	8100d34 <NRF_EnterMode+0xd0>
    default:
      ret = NRF_ERROR;
 8100d2c:	2304      	movs	r3, #4
 8100d2e:	73fb      	strb	r3, [r7, #15]
      break;
 8100d30:	e000      	b.n	8100d34 <NRF_EnterMode+0xd0>
      break;
 8100d32:	bf00      	nop
  }

  if (ret == NRF_OK) {
 8100d34:	7bfb      	ldrb	r3, [r7, #15]
 8100d36:	2b00      	cmp	r3, #0
 8100d38:	d102      	bne.n	8100d40 <NRF_EnterMode+0xdc>
    current_mode = mode;
 8100d3a:	79fb      	ldrb	r3, [r7, #7]
 8100d3c:	4a03      	ldr	r2, [pc, #12]	@ (8100d4c <NRF_EnterMode+0xe8>)
 8100d3e:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8100d40:	7bfb      	ldrb	r3, [r7, #15]
}
 8100d42:	4618      	mov	r0, r3
 8100d44:	3710      	adds	r7, #16
 8100d46:	46bd      	mov	sp, r7
 8100d48:	bd80      	pop	{r7, pc}
 8100d4a:	bf00      	nop
 8100d4c:	10000108 	.word	0x10000108

08100d50 <NRF_Init>:
 * Param - Pino Chip Select
 * Param - Porta Chip Enable
 * Param - Pino Chip Enable
 * Retorno: Status
 *  								*/
NRF_Status NRF_Init(SPI_HandleTypeDef *handle, GPIO_TypeDef *PortCSN, uint16_t PinCSN, GPIO_TypeDef *PortCE, uint16_t PinCE) {
 8100d50:	b580      	push	{r7, lr}
 8100d52:	b084      	sub	sp, #16
 8100d54:	af00      	add	r7, sp, #0
 8100d56:	60f8      	str	r0, [r7, #12]
 8100d58:	60b9      	str	r1, [r7, #8]
 8100d5a:	603b      	str	r3, [r7, #0]
 8100d5c:	4613      	mov	r3, r2
 8100d5e:	80fb      	strh	r3, [r7, #6]
  HSPI = handle;
 8100d60:	4a13      	ldr	r2, [pc, #76]	@ (8100db0 <NRF_Init+0x60>)
 8100d62:	68fb      	ldr	r3, [r7, #12]
 8100d64:	6013      	str	r3, [r2, #0]
  NRF_CSN_Port = PortCSN;
 8100d66:	4a13      	ldr	r2, [pc, #76]	@ (8100db4 <NRF_Init+0x64>)
 8100d68:	68bb      	ldr	r3, [r7, #8]
 8100d6a:	6013      	str	r3, [r2, #0]
  NRF_CSN_Pin = PinCSN;
 8100d6c:	4a12      	ldr	r2, [pc, #72]	@ (8100db8 <NRF_Init+0x68>)
 8100d6e:	88fb      	ldrh	r3, [r7, #6]
 8100d70:	8013      	strh	r3, [r2, #0]
  NRF_CE_Port = PortCE;
 8100d72:	4a12      	ldr	r2, [pc, #72]	@ (8100dbc <NRF_Init+0x6c>)
 8100d74:	683b      	ldr	r3, [r7, #0]
 8100d76:	6013      	str	r3, [r2, #0]
  NRF_CE_Pin = PinCE;
 8100d78:	4a11      	ldr	r2, [pc, #68]	@ (8100dc0 <NRF_Init+0x70>)
 8100d7a:	8b3b      	ldrh	r3, [r7, #24]
 8100d7c:	8013      	strh	r3, [r2, #0]

  CPU_Freq = HAL_RCC_GetSysClockFreq();
 8100d7e:	f000 fe79 	bl	8101a74 <HAL_RCC_GetSysClockFreq>
 8100d82:	4603      	mov	r3, r0
 8100d84:	4a0f      	ldr	r2, [pc, #60]	@ (8100dc4 <NRF_Init+0x74>)
 8100d86:	6013      	str	r3, [r2, #0]
  if (CPU_Freq == 0x00) {
 8100d88:	4b0e      	ldr	r3, [pc, #56]	@ (8100dc4 <NRF_Init+0x74>)
 8100d8a:	681b      	ldr	r3, [r3, #0]
 8100d8c:	2b00      	cmp	r3, #0
 8100d8e:	d101      	bne.n	8100d94 <NRF_Init+0x44>
    return NRF_ERROR;
 8100d90:	2304      	movs	r3, #4
 8100d92:	e008      	b.n	8100da6 <NRF_Init+0x56>
  }

  // Make sure CSN is pulled high
  csn_set();
 8100d94:	f7ff fda2 	bl	81008dc <csn_set>

  // Takes ~100ms from power on to start up
  HAL_Delay(100);
 8100d98:	2064      	movs	r0, #100	@ 0x64
 8100d9a:	f000 fad1 	bl	8101340 <HAL_Delay>

  return NRF_EnterMode(NRF_MODE_STANDBY1);
 8100d9e:	2001      	movs	r0, #1
 8100da0:	f7ff ff60 	bl	8100c64 <NRF_EnterMode>
 8100da4:	4603      	mov	r3, r0
}
 8100da6:	4618      	mov	r0, r3
 8100da8:	3710      	adds	r7, #16
 8100daa:	46bd      	mov	sp, r7
 8100dac:	bd80      	pop	{r7, pc}
 8100dae:	bf00      	nop
 8100db0:	100000f0 	.word	0x100000f0
 8100db4:	100000f4 	.word	0x100000f4
 8100db8:	100000f8 	.word	0x100000f8
 8100dbc:	100000fc 	.word	0x100000fc
 8100dc0:	10000100 	.word	0x10000100
 8100dc4:	10000104 	.word	0x10000104

08100dc8 <NRF_Reset>:


//Reseta o NRF  o mantendo em stanby
void NRF_Reset() {
 8100dc8:	b580      	push	{r7, lr}
 8100dca:	b084      	sub	sp, #16
 8100dcc:	af00      	add	r7, sp, #0
  NRF_EnterMode(NRF_MODE_POWERDOWN);
 8100dce:	2000      	movs	r0, #0
 8100dd0:	f7ff ff48 	bl	8100c64 <NRF_EnterMode>
  NRF_EnterMode(NRF_MODE_STANDBY1);
 8100dd4:	2001      	movs	r0, #1
 8100dd6:	f7ff ff45 	bl	8100c64 <NRF_EnterMode>

  // Flush FIFOs
  NRF_EnterMode(NRF_MODE_TX);
 8100dda:	2003      	movs	r0, #3
 8100ddc:	f7ff ff42 	bl	8100c64 <NRF_EnterMode>
  NRF_SendCommand(NRF_CMD_FLUSH_TX);
 8100de0:	20e1      	movs	r0, #225	@ 0xe1
 8100de2:	f7ff fdef 	bl	81009c4 <NRF_SendCommand>
  NRF_EnterMode(NRF_MODE_STANDBY1);
 8100de6:	2001      	movs	r0, #1
 8100de8:	f7ff ff3c 	bl	8100c64 <NRF_EnterMode>
  NRF_EnterMode(NRF_MODE_RX);
 8100dec:	2002      	movs	r0, #2
 8100dee:	f7ff ff39 	bl	8100c64 <NRF_EnterMode>
  NRF_SendCommand(NRF_CMD_FLUSH_RX);
 8100df2:	20e2      	movs	r0, #226	@ 0xe2
 8100df4:	f7ff fde6 	bl	81009c4 <NRF_SendCommand>
  NRF_EnterMode(NRF_MODE_STANDBY1);
 8100df8:	2001      	movs	r0, #1
 8100dfa:	f7ff ff33 	bl	8100c64 <NRF_EnterMode>

  // Flush register -> LER DATASHEET!!!!!!!!!!!!!!
  NRF_WriteRegisterByte(NRF_REG_CONFIG,       0x0A);// 00001010
 8100dfe:	210a      	movs	r1, #10
 8100e00:	2000      	movs	r0, #0
 8100e02:	f7ff fe85 	bl	8100b10 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_EN_AA,        0x01);// 00000001 = AutoAcknologment ativado no primeiro PIPE
 8100e06:	2101      	movs	r1, #1
 8100e08:	2001      	movs	r0, #1
 8100e0a:	f7ff fe81 	bl	8100b10 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_EN_RXADDR,    0x03);//00000011 -> Pipes 0 e 1 no Rx
 8100e0e:	2103      	movs	r1, #3
 8100e10:	2002      	movs	r0, #2
 8100e12:	f7ff fe7d 	bl	8100b10 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_SETUP_AW,     0x03);//00000011 -> 5 bytes no adresss
 8100e16:	2103      	movs	r1, #3
 8100e18:	2003      	movs	r0, #3
 8100e1a:	f7ff fe79 	bl	8100b10 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_SETUP_RETR,   0x0F);//00001111 -> re-transmit habilitado. bits 7-4 -> delay de retransmit (250us). bits 3-0 qtd de retransmit (15).
 8100e1e:	210f      	movs	r1, #15
 8100e20:	2004      	movs	r0, #4
 8100e22:	f7ff fe75 	bl	8100b10 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_RF_CH,        0x02);//00000010 -> Canal 3
 8100e26:	2102      	movs	r1, #2
 8100e28:	2005      	movs	r0, #5
 8100e2a:	f7ff fe71 	bl	8100b10 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_RF_SETUP,     0x0e);//00001110 -> LNA desligado, 0dBm, 2MBs
 8100e2e:	210e      	movs	r1, #14
 8100e30:	2006      	movs	r0, #6
 8100e32:	f7ff fe6d 	bl	8100b10 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_STATUS,       0x70); // clear flags
 8100e36:	2170      	movs	r1, #112	@ 0x70
 8100e38:	2007      	movs	r0, #7
 8100e3a:	f7ff fe69 	bl	8100b10 <NRF_WriteRegisterByte>

  uint8_t address[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 8100e3e:	4a2d      	ldr	r2, [pc, #180]	@ (8100ef4 <NRF_Reset+0x12c>)
 8100e40:	f107 0308 	add.w	r3, r7, #8
 8100e44:	e892 0003 	ldmia.w	r2, {r0, r1}
 8100e48:	6018      	str	r0, [r3, #0]
 8100e4a:	3304      	adds	r3, #4
 8100e4c:	7019      	strb	r1, [r3, #0]
  uint8_t address2[5] = {0xC2, 0xC2, 0xC2, 0xC2, 0xC2};
 8100e4e:	4a2a      	ldr	r2, [pc, #168]	@ (8100ef8 <NRF_Reset+0x130>)
 8100e50:	463b      	mov	r3, r7
 8100e52:	e892 0003 	ldmia.w	r2, {r0, r1}
 8100e56:	6018      	str	r0, [r3, #0]
 8100e58:	3304      	adds	r3, #4
 8100e5a:	7019      	strb	r1, [r3, #0]
  NRF_WriteRegister(NRF_REG_RX_ADDR_P0, address, 5); //Adress do pipe 0
 8100e5c:	f107 0308 	add.w	r3, r7, #8
 8100e60:	2205      	movs	r2, #5
 8100e62:	4619      	mov	r1, r3
 8100e64:	200a      	movs	r0, #10
 8100e66:	f7ff fe3d 	bl	8100ae4 <NRF_WriteRegister>
  NRF_WriteRegister(NRF_REG_RX_ADDR_P1, address2, 5); //Adress pipe 1
 8100e6a:	463b      	mov	r3, r7
 8100e6c:	2205      	movs	r2, #5
 8100e6e:	4619      	mov	r1, r3
 8100e70:	200b      	movs	r0, #11
 8100e72:	f7ff fe37 	bl	8100ae4 <NRF_WriteRegister>
  NRF_WriteRegisterByte(NRF_REG_RX_ADDR_P2,   0xC3);
 8100e76:	21c3      	movs	r1, #195	@ 0xc3
 8100e78:	200c      	movs	r0, #12
 8100e7a:	f7ff fe49 	bl	8100b10 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_RX_ADDR_P3,   0xC4);
 8100e7e:	21c4      	movs	r1, #196	@ 0xc4
 8100e80:	200d      	movs	r0, #13
 8100e82:	f7ff fe45 	bl	8100b10 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_RX_ADDR_P4,   0xC5);
 8100e86:	21c5      	movs	r1, #197	@ 0xc5
 8100e88:	200e      	movs	r0, #14
 8100e8a:	f7ff fe41 	bl	8100b10 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_RX_ADDR_P5,   0xC6);
 8100e8e:	21c6      	movs	r1, #198	@ 0xc6
 8100e90:	200f      	movs	r0, #15
 8100e92:	f7ff fe3d 	bl	8100b10 <NRF_WriteRegisterByte>
  NRF_WriteRegister(NRF_REG_TX_ADDR, address, 5);
 8100e96:	f107 0308 	add.w	r3, r7, #8
 8100e9a:	2205      	movs	r2, #5
 8100e9c:	4619      	mov	r1, r3
 8100e9e:	2010      	movs	r0, #16
 8100ea0:	f7ff fe20 	bl	8100ae4 <NRF_WriteRegister>
  NRF_WriteRegisterByte(NRF_REG_RX_PW_P0,     0x00);
 8100ea4:	2100      	movs	r1, #0
 8100ea6:	2011      	movs	r0, #17
 8100ea8:	f7ff fe32 	bl	8100b10 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_RX_PW_P1,     0x00);
 8100eac:	2100      	movs	r1, #0
 8100eae:	2012      	movs	r0, #18
 8100eb0:	f7ff fe2e 	bl	8100b10 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_RX_PW_P2,     0x00);
 8100eb4:	2100      	movs	r1, #0
 8100eb6:	2013      	movs	r0, #19
 8100eb8:	f7ff fe2a 	bl	8100b10 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_RX_PW_P3,     0x00);
 8100ebc:	2100      	movs	r1, #0
 8100ebe:	2014      	movs	r0, #20
 8100ec0:	f7ff fe26 	bl	8100b10 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_RX_PW_P4,     0x00);
 8100ec4:	2100      	movs	r1, #0
 8100ec6:	2015      	movs	r0, #21
 8100ec8:	f7ff fe22 	bl	8100b10 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_RX_PW_P5,     0x00);
 8100ecc:	2100      	movs	r1, #0
 8100ece:	2016      	movs	r0, #22
 8100ed0:	f7ff fe1e 	bl	8100b10 <NRF_WriteRegisterByte>

  NRF_WriteRegisterByte(NRF_REG_FIFO_STATUS,  0x00);
 8100ed4:	2100      	movs	r1, #0
 8100ed6:	2017      	movs	r0, #23
 8100ed8:	f7ff fe1a 	bl	8100b10 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_DYNPD,        0x00);
 8100edc:	2100      	movs	r1, #0
 8100ede:	201c      	movs	r0, #28
 8100ee0:	f7ff fe16 	bl	8100b10 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_FEATURE,      0x00);
 8100ee4:	2100      	movs	r1, #0
 8100ee6:	201d      	movs	r0, #29
 8100ee8:	f7ff fe12 	bl	8100b10 <NRF_WriteRegisterByte>
}
 8100eec:	bf00      	nop
 8100eee:	3710      	adds	r7, #16
 8100ef0:	46bd      	mov	sp, r7
 8100ef2:	bd80      	pop	{r7, pc}
 8100ef4:	081047f8 	.word	0x081047f8
 8100ef8:	08104800 	.word	0x08104800

08100efc <NRF_WritePayload>:

NRF_Status NRF_WritePayload(uint8_t *payload, uint8_t length) {
 8100efc:	b580      	push	{r7, lr}
 8100efe:	b082      	sub	sp, #8
 8100f00:	af00      	add	r7, sp, #0
 8100f02:	6078      	str	r0, [r7, #4]
 8100f04:	460b      	mov	r3, r1
 8100f06:	70fb      	strb	r3, [r7, #3]
  return NRF_SendWriteCommand(NRF_CMD_W_TX_PAYLOAD, payload, length);
 8100f08:	78fb      	ldrb	r3, [r7, #3]
 8100f0a:	461a      	mov	r2, r3
 8100f0c:	6879      	ldr	r1, [r7, #4]
 8100f0e:	20a0      	movs	r0, #160	@ 0xa0
 8100f10:	f7ff fd7c 	bl	8100a0c <NRF_SendWriteCommand>
 8100f14:	4603      	mov	r3, r0
}
 8100f16:	4618      	mov	r0, r3
 8100f18:	3708      	adds	r7, #8
 8100f1a:	46bd      	mov	sp, r7
 8100f1c:	bd80      	pop	{r7, pc}

08100f1e <NRF_ReadPayload>:

NRF_Status NRF_WriteAckPayload(uint8_t pipe, uint8_t *payload, uint8_t length) {
  return NRF_SendWriteCommand(NRF_CMD_W_ACK_PAYLOAD | pipe, payload, length);
}

NRF_Status NRF_ReadPayload(uint8_t *read, uint8_t length) {
 8100f1e:	b580      	push	{r7, lr}
 8100f20:	b082      	sub	sp, #8
 8100f22:	af00      	add	r7, sp, #0
 8100f24:	6078      	str	r0, [r7, #4]
 8100f26:	460b      	mov	r3, r1
 8100f28:	70fb      	strb	r3, [r7, #3]
  return NRF_SendReadCommand(NRF_CMD_R_RX_PAYLOAD, read, length);
 8100f2a:	78fb      	ldrb	r3, [r7, #3]
 8100f2c:	461a      	mov	r2, r3
 8100f2e:	6879      	ldr	r1, [r7, #4]
 8100f30:	2061      	movs	r0, #97	@ 0x61
 8100f32:	f7ff fda1 	bl	8100a78 <NRF_SendReadCommand>
 8100f36:	4603      	mov	r3, r0
}
 8100f38:	4618      	mov	r0, r3
 8100f3a:	3708      	adds	r7, #8
 8100f3c:	46bd      	mov	sp, r7
 8100f3e:	bd80      	pop	{r7, pc}

08100f40 <NRF_TransmitAndWait>:
  ce_set();
  wait(10);
  ce_reset();
}

NRF_Status NRF_TransmitAndWait(uint8_t *payload, uint8_t length) {
 8100f40:	b580      	push	{r7, lr}
 8100f42:	b084      	sub	sp, #16
 8100f44:	af00      	add	r7, sp, #0
 8100f46:	6078      	str	r0, [r7, #4]
 8100f48:	460b      	mov	r3, r1
 8100f4a:	70fb      	strb	r3, [r7, #3]
  NRF_Status ret = NRF_OK;
 8100f4c:	2300      	movs	r3, #0
 8100f4e:	73fb      	strb	r3, [r7, #15]

  ret = NRF_WritePayload(payload, length);
 8100f50:	78fb      	ldrb	r3, [r7, #3]
 8100f52:	4619      	mov	r1, r3
 8100f54:	6878      	ldr	r0, [r7, #4]
 8100f56:	f7ff ffd1 	bl	8100efc <NRF_WritePayload>
 8100f5a:	4603      	mov	r3, r0
 8100f5c:	73fb      	strb	r3, [r7, #15]
  if (ret != NRF_OK) {
 8100f5e:	7bfb      	ldrb	r3, [r7, #15]
 8100f60:	2b00      	cmp	r3, #0
 8100f62:	d001      	beq.n	8100f68 <NRF_TransmitAndWait+0x28>

    return ret;
 8100f64:	7bfb      	ldrb	r3, [r7, #15]
 8100f66:	e01f      	b.n	8100fa8 <NRF_TransmitAndWait+0x68>
  }

  // Transmit
  ce_set();
 8100f68:	f7ff fcd8 	bl	810091c <ce_set>

  // Wait for status update
  uint8_t status;
  for (;;) {
    status = NRF_ReadStatus();
 8100f6c:	f7ff fdfa 	bl	8100b64 <NRF_ReadStatus>
 8100f70:	4603      	mov	r3, r0
 8100f72:	73bb      	strb	r3, [r7, #14]
    if (status & (1<<STATUS_BIT_TX_DS)) {
 8100f74:	7bbb      	ldrb	r3, [r7, #14]
 8100f76:	f003 0320 	and.w	r3, r3, #32
 8100f7a:	2b00      	cmp	r3, #0
 8100f7c:	d006      	beq.n	8100f8c <NRF_TransmitAndWait+0x4c>
      // Packet transmitted
      ret = NRF_SetRegisterBit(NRF_REG_STATUS, STATUS_BIT_TX_DS); // clear flag
 8100f7e:	2105      	movs	r1, #5
 8100f80:	2007      	movs	r0, #7
 8100f82:	f7ff fe0b 	bl	8100b9c <NRF_SetRegisterBit>
 8100f86:	4603      	mov	r3, r0
 8100f88:	73fb      	strb	r3, [r7, #15]
      break;
 8100f8a:	e00a      	b.n	8100fa2 <NRF_TransmitAndWait+0x62>
    } else if (status & (1<<STATUS_BIT_MAX_RT)) {
 8100f8c:	7bbb      	ldrb	r3, [r7, #14]
 8100f8e:	f003 0310 	and.w	r3, r3, #16
 8100f92:	2b00      	cmp	r3, #0
 8100f94:	d0ea      	beq.n	8100f6c <NRF_TransmitAndWait+0x2c>
      // Max retransmits reached
      NRF_SetRegisterBit(NRF_REG_STATUS, STATUS_BIT_MAX_RT); // clear flag
 8100f96:	2104      	movs	r1, #4
 8100f98:	2007      	movs	r0, #7
 8100f9a:	f7ff fdff 	bl	8100b9c <NRF_SetRegisterBit>
      ret = NRF_MAX_RT;
 8100f9e:	2305      	movs	r3, #5
 8100fa0:	73fb      	strb	r3, [r7, #15]
      break;
    }
  }
  ce_reset();
 8100fa2:	f7ff fccb 	bl	810093c <ce_reset>

  return ret;
 8100fa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8100fa8:	4618      	mov	r0, r3
 8100faa:	3710      	adds	r7, #16
 8100fac:	46bd      	mov	sp, r7
 8100fae:	bd80      	pop	{r7, pc}

08100fb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8100fb0:	b480      	push	{r7}
 8100fb2:	b083      	sub	sp, #12
 8100fb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8100fb6:	4b0a      	ldr	r3, [pc, #40]	@ (8100fe0 <HAL_MspInit+0x30>)
 8100fb8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8100fbc:	4a08      	ldr	r2, [pc, #32]	@ (8100fe0 <HAL_MspInit+0x30>)
 8100fbe:	f043 0302 	orr.w	r3, r3, #2
 8100fc2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8100fc6:	4b06      	ldr	r3, [pc, #24]	@ (8100fe0 <HAL_MspInit+0x30>)
 8100fc8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8100fcc:	f003 0302 	and.w	r3, r3, #2
 8100fd0:	607b      	str	r3, [r7, #4]
 8100fd2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8100fd4:	bf00      	nop
 8100fd6:	370c      	adds	r7, #12
 8100fd8:	46bd      	mov	sp, r7
 8100fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100fde:	4770      	bx	lr
 8100fe0:	58024400 	.word	0x58024400

08100fe4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8100fe4:	b580      	push	{r7, lr}
 8100fe6:	b0bc      	sub	sp, #240	@ 0xf0
 8100fe8:	af00      	add	r7, sp, #0
 8100fea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100fec:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8100ff0:	2200      	movs	r2, #0
 8100ff2:	601a      	str	r2, [r3, #0]
 8100ff4:	605a      	str	r2, [r3, #4]
 8100ff6:	609a      	str	r2, [r3, #8]
 8100ff8:	60da      	str	r2, [r3, #12]
 8100ffa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8100ffc:	f107 0318 	add.w	r3, r7, #24
 8101000:	22c0      	movs	r2, #192	@ 0xc0
 8101002:	2100      	movs	r1, #0
 8101004:	4618      	mov	r0, r3
 8101006:	f003 fbbe 	bl	8104786 <memset>
  if(hspi->Instance==SPI1)
 810100a:	687b      	ldr	r3, [r7, #4]
 810100c:	681b      	ldr	r3, [r3, #0]
 810100e:	4a41      	ldr	r2, [pc, #260]	@ (8101114 <HAL_SPI_MspInit+0x130>)
 8101010:	4293      	cmp	r3, r2
 8101012:	d17a      	bne.n	810110a <HAL_SPI_MspInit+0x126>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8101014:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8101018:	f04f 0300 	mov.w	r3, #0
 810101c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 8101020:	2304      	movs	r3, #4
 8101022:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 9;
 8101024:	2309      	movs	r3, #9
 8101026:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8101028:	2302      	movs	r3, #2
 810102a:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 810102c:	2302      	movs	r3, #2
 810102e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8101030:	2302      	movs	r3, #2
 8101032:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8101034:	23c0      	movs	r3, #192	@ 0xc0
 8101036:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8101038:	2320      	movs	r3, #32
 810103a:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 3072;
 810103c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8101040:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8101042:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8101046:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101048:	f107 0318 	add.w	r3, r7, #24
 810104c:	4618      	mov	r0, r3
 810104e:	f000 fe8b 	bl	8101d68 <HAL_RCCEx_PeriphCLKConfig>
 8101052:	4603      	mov	r3, r0
 8101054:	2b00      	cmp	r3, #0
 8101056:	d001      	beq.n	810105c <HAL_SPI_MspInit+0x78>
    {
      Error_Handler();
 8101058:	f7ff fc3a 	bl	81008d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 810105c:	4b2e      	ldr	r3, [pc, #184]	@ (8101118 <HAL_SPI_MspInit+0x134>)
 810105e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8101062:	4a2d      	ldr	r2, [pc, #180]	@ (8101118 <HAL_SPI_MspInit+0x134>)
 8101064:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8101068:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 810106c:	4b2a      	ldr	r3, [pc, #168]	@ (8101118 <HAL_SPI_MspInit+0x134>)
 810106e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8101072:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8101076:	617b      	str	r3, [r7, #20]
 8101078:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 810107a:	4b27      	ldr	r3, [pc, #156]	@ (8101118 <HAL_SPI_MspInit+0x134>)
 810107c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101080:	4a25      	ldr	r2, [pc, #148]	@ (8101118 <HAL_SPI_MspInit+0x134>)
 8101082:	f043 0301 	orr.w	r3, r3, #1
 8101086:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810108a:	4b23      	ldr	r3, [pc, #140]	@ (8101118 <HAL_SPI_MspInit+0x134>)
 810108c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101090:	f003 0301 	and.w	r3, r3, #1
 8101094:	613b      	str	r3, [r7, #16]
 8101096:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8101098:	4b1f      	ldr	r3, [pc, #124]	@ (8101118 <HAL_SPI_MspInit+0x134>)
 810109a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810109e:	4a1e      	ldr	r2, [pc, #120]	@ (8101118 <HAL_SPI_MspInit+0x134>)
 81010a0:	f043 0308 	orr.w	r3, r3, #8
 81010a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81010a8:	4b1b      	ldr	r3, [pc, #108]	@ (8101118 <HAL_SPI_MspInit+0x134>)
 81010aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81010ae:	f003 0308 	and.w	r3, r3, #8
 81010b2:	60fb      	str	r3, [r7, #12]
 81010b4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 81010b6:	2360      	movs	r3, #96	@ 0x60
 81010b8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81010bc:	2302      	movs	r3, #2
 81010be:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81010c2:	2300      	movs	r3, #0
 81010c4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81010c8:	2300      	movs	r3, #0
 81010ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 81010ce:	2305      	movs	r3, #5
 81010d0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 81010d4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 81010d8:	4619      	mov	r1, r3
 81010da:	4810      	ldr	r0, [pc, #64]	@ (810111c <HAL_SPI_MspInit+0x138>)
 81010dc:	f000 fa4c 	bl	8101578 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 81010e0:	2380      	movs	r3, #128	@ 0x80
 81010e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81010e6:	2302      	movs	r3, #2
 81010e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81010ec:	2300      	movs	r3, #0
 81010ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81010f2:	2300      	movs	r3, #0
 81010f4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 81010f8:	2305      	movs	r3, #5
 81010fa:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 81010fe:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8101102:	4619      	mov	r1, r3
 8101104:	4806      	ldr	r0, [pc, #24]	@ (8101120 <HAL_SPI_MspInit+0x13c>)
 8101106:	f000 fa37 	bl	8101578 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 810110a:	bf00      	nop
 810110c:	37f0      	adds	r7, #240	@ 0xf0
 810110e:	46bd      	mov	sp, r7
 8101110:	bd80      	pop	{r7, pc}
 8101112:	bf00      	nop
 8101114:	40013000 	.word	0x40013000
 8101118:	58024400 	.word	0x58024400
 810111c:	58020000 	.word	0x58020000
 8101120:	58020c00 	.word	0x58020c00

08101124 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8101124:	b480      	push	{r7}
 8101126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8101128:	bf00      	nop
 810112a:	e7fd      	b.n	8101128 <NMI_Handler+0x4>

0810112c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 810112c:	b480      	push	{r7}
 810112e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8101130:	bf00      	nop
 8101132:	e7fd      	b.n	8101130 <HardFault_Handler+0x4>

08101134 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8101134:	b480      	push	{r7}
 8101136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8101138:	bf00      	nop
 810113a:	e7fd      	b.n	8101138 <MemManage_Handler+0x4>

0810113c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 810113c:	b480      	push	{r7}
 810113e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8101140:	bf00      	nop
 8101142:	e7fd      	b.n	8101140 <BusFault_Handler+0x4>

08101144 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8101144:	b480      	push	{r7}
 8101146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8101148:	bf00      	nop
 810114a:	e7fd      	b.n	8101148 <UsageFault_Handler+0x4>

0810114c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 810114c:	b480      	push	{r7}
 810114e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8101150:	bf00      	nop
 8101152:	46bd      	mov	sp, r7
 8101154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101158:	4770      	bx	lr

0810115a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 810115a:	b480      	push	{r7}
 810115c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 810115e:	bf00      	nop
 8101160:	46bd      	mov	sp, r7
 8101162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101166:	4770      	bx	lr

08101168 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8101168:	b480      	push	{r7}
 810116a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 810116c:	bf00      	nop
 810116e:	46bd      	mov	sp, r7
 8101170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101174:	4770      	bx	lr

08101176 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8101176:	b580      	push	{r7, lr}
 8101178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 810117a:	f000 f8c1 	bl	8101300 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 810117e:	bf00      	nop
 8101180:	bd80      	pop	{r7, pc}
	...

08101184 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8101184:	f8df d034 	ldr.w	sp, [pc, #52]	@ 81011bc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8101188:	f7ff fa1e 	bl	81005c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 810118c:	480c      	ldr	r0, [pc, #48]	@ (81011c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 810118e:	490d      	ldr	r1, [pc, #52]	@ (81011c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8101190:	4a0d      	ldr	r2, [pc, #52]	@ (81011c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8101192:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8101194:	e002      	b.n	810119c <LoopCopyDataInit>

08101196 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8101196:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8101198:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 810119a:	3304      	adds	r3, #4

0810119c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 810119c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 810119e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 81011a0:	d3f9      	bcc.n	8101196 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 81011a2:	4a0a      	ldr	r2, [pc, #40]	@ (81011cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 81011a4:	4c0a      	ldr	r4, [pc, #40]	@ (81011d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 81011a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 81011a8:	e001      	b.n	81011ae <LoopFillZerobss>

081011aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 81011aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 81011ac:	3204      	adds	r2, #4

081011ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 81011ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 81011b0:	d3fb      	bcc.n	81011aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 81011b2:	f003 faf1 	bl	8104798 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 81011b6:	f7ff fa69 	bl	810068c <main>
  bx  lr
 81011ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 81011bc:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 81011c0:	10000000 	.word	0x10000000
  ldr r1, =_edata
 81011c4:	10000048 	.word	0x10000048
  ldr r2, =_sidata
 81011c8:	08104828 	.word	0x08104828
  ldr r2, =_sbss
 81011cc:	10000048 	.word	0x10000048
  ldr r4, =_ebss
 81011d0:	10000110 	.word	0x10000110

081011d4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 81011d4:	e7fe      	b.n	81011d4 <ADC3_IRQHandler>
	...

081011d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 81011d8:	b580      	push	{r7, lr}
 81011da:	b082      	sub	sp, #8
 81011dc:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81011de:	4b28      	ldr	r3, [pc, #160]	@ (8101280 <HAL_Init+0xa8>)
 81011e0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81011e4:	4a26      	ldr	r2, [pc, #152]	@ (8101280 <HAL_Init+0xa8>)
 81011e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 81011ea:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 81011ee:	4b24      	ldr	r3, [pc, #144]	@ (8101280 <HAL_Init+0xa8>)
 81011f0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81011f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 81011f8:	603b      	str	r3, [r7, #0]
 81011fa:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 81011fc:	4b21      	ldr	r3, [pc, #132]	@ (8101284 <HAL_Init+0xac>)
 81011fe:	681b      	ldr	r3, [r3, #0]
 8101200:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 8101204:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8101208:	4a1e      	ldr	r2, [pc, #120]	@ (8101284 <HAL_Init+0xac>)
 810120a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 810120e:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8101210:	4b1c      	ldr	r3, [pc, #112]	@ (8101284 <HAL_Init+0xac>)
 8101212:	681b      	ldr	r3, [r3, #0]
 8101214:	4a1b      	ldr	r2, [pc, #108]	@ (8101284 <HAL_Init+0xac>)
 8101216:	f043 0301 	orr.w	r3, r3, #1
 810121a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 810121c:	2003      	movs	r0, #3
 810121e:	f000 f965 	bl	81014ec <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8101222:	f000 fc27 	bl	8101a74 <HAL_RCC_GetSysClockFreq>
 8101226:	4602      	mov	r2, r0
 8101228:	4b15      	ldr	r3, [pc, #84]	@ (8101280 <HAL_Init+0xa8>)
 810122a:	699b      	ldr	r3, [r3, #24]
 810122c:	0a1b      	lsrs	r3, r3, #8
 810122e:	f003 030f 	and.w	r3, r3, #15
 8101232:	4915      	ldr	r1, [pc, #84]	@ (8101288 <HAL_Init+0xb0>)
 8101234:	5ccb      	ldrb	r3, [r1, r3]
 8101236:	f003 031f 	and.w	r3, r3, #31
 810123a:	fa22 f303 	lsr.w	r3, r2, r3
 810123e:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8101240:	4b0f      	ldr	r3, [pc, #60]	@ (8101280 <HAL_Init+0xa8>)
 8101242:	699b      	ldr	r3, [r3, #24]
 8101244:	f003 030f 	and.w	r3, r3, #15
 8101248:	4a0f      	ldr	r2, [pc, #60]	@ (8101288 <HAL_Init+0xb0>)
 810124a:	5cd3      	ldrb	r3, [r2, r3]
 810124c:	f003 031f 	and.w	r3, r3, #31
 8101250:	687a      	ldr	r2, [r7, #4]
 8101252:	fa22 f303 	lsr.w	r3, r2, r3
 8101256:	4a0d      	ldr	r2, [pc, #52]	@ (810128c <HAL_Init+0xb4>)
 8101258:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 810125a:	4b0c      	ldr	r3, [pc, #48]	@ (810128c <HAL_Init+0xb4>)
 810125c:	681b      	ldr	r3, [r3, #0]
 810125e:	4a0c      	ldr	r2, [pc, #48]	@ (8101290 <HAL_Init+0xb8>)
 8101260:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8101262:	2000      	movs	r0, #0
 8101264:	f000 f816 	bl	8101294 <HAL_InitTick>
 8101268:	4603      	mov	r3, r0
 810126a:	2b00      	cmp	r3, #0
 810126c:	d001      	beq.n	8101272 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 810126e:	2301      	movs	r3, #1
 8101270:	e002      	b.n	8101278 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8101272:	f7ff fe9d 	bl	8100fb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8101276:	2300      	movs	r3, #0
}
 8101278:	4618      	mov	r0, r3
 810127a:	3708      	adds	r7, #8
 810127c:	46bd      	mov	sp, r7
 810127e:	bd80      	pop	{r7, pc}
 8101280:	58024400 	.word	0x58024400
 8101284:	40024400 	.word	0x40024400
 8101288:	08104808 	.word	0x08104808
 810128c:	10000004 	.word	0x10000004
 8101290:	10000000 	.word	0x10000000

08101294 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8101294:	b580      	push	{r7, lr}
 8101296:	b082      	sub	sp, #8
 8101298:	af00      	add	r7, sp, #0
 810129a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 810129c:	4b15      	ldr	r3, [pc, #84]	@ (81012f4 <HAL_InitTick+0x60>)
 810129e:	781b      	ldrb	r3, [r3, #0]
 81012a0:	2b00      	cmp	r3, #0
 81012a2:	d101      	bne.n	81012a8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 81012a4:	2301      	movs	r3, #1
 81012a6:	e021      	b.n	81012ec <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 81012a8:	4b13      	ldr	r3, [pc, #76]	@ (81012f8 <HAL_InitTick+0x64>)
 81012aa:	681a      	ldr	r2, [r3, #0]
 81012ac:	4b11      	ldr	r3, [pc, #68]	@ (81012f4 <HAL_InitTick+0x60>)
 81012ae:	781b      	ldrb	r3, [r3, #0]
 81012b0:	4619      	mov	r1, r3
 81012b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 81012b6:	fbb3 f3f1 	udiv	r3, r3, r1
 81012ba:	fbb2 f3f3 	udiv	r3, r2, r3
 81012be:	4618      	mov	r0, r3
 81012c0:	f000 f939 	bl	8101536 <HAL_SYSTICK_Config>
 81012c4:	4603      	mov	r3, r0
 81012c6:	2b00      	cmp	r3, #0
 81012c8:	d001      	beq.n	81012ce <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 81012ca:	2301      	movs	r3, #1
 81012cc:	e00e      	b.n	81012ec <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81012ce:	687b      	ldr	r3, [r7, #4]
 81012d0:	2b0f      	cmp	r3, #15
 81012d2:	d80a      	bhi.n	81012ea <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 81012d4:	2200      	movs	r2, #0
 81012d6:	6879      	ldr	r1, [r7, #4]
 81012d8:	f04f 30ff 	mov.w	r0, #4294967295
 81012dc:	f000 f911 	bl	8101502 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 81012e0:	4a06      	ldr	r2, [pc, #24]	@ (81012fc <HAL_InitTick+0x68>)
 81012e2:	687b      	ldr	r3, [r7, #4]
 81012e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 81012e6:	2300      	movs	r3, #0
 81012e8:	e000      	b.n	81012ec <HAL_InitTick+0x58>
    return HAL_ERROR;
 81012ea:	2301      	movs	r3, #1
}
 81012ec:	4618      	mov	r0, r3
 81012ee:	3708      	adds	r7, #8
 81012f0:	46bd      	mov	sp, r7
 81012f2:	bd80      	pop	{r7, pc}
 81012f4:	10000044 	.word	0x10000044
 81012f8:	10000000 	.word	0x10000000
 81012fc:	10000040 	.word	0x10000040

08101300 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8101300:	b480      	push	{r7}
 8101302:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8101304:	4b06      	ldr	r3, [pc, #24]	@ (8101320 <HAL_IncTick+0x20>)
 8101306:	781b      	ldrb	r3, [r3, #0]
 8101308:	461a      	mov	r2, r3
 810130a:	4b06      	ldr	r3, [pc, #24]	@ (8101324 <HAL_IncTick+0x24>)
 810130c:	681b      	ldr	r3, [r3, #0]
 810130e:	4413      	add	r3, r2
 8101310:	4a04      	ldr	r2, [pc, #16]	@ (8101324 <HAL_IncTick+0x24>)
 8101312:	6013      	str	r3, [r2, #0]
}
 8101314:	bf00      	nop
 8101316:	46bd      	mov	sp, r7
 8101318:	f85d 7b04 	ldr.w	r7, [sp], #4
 810131c:	4770      	bx	lr
 810131e:	bf00      	nop
 8101320:	10000044 	.word	0x10000044
 8101324:	1000010c 	.word	0x1000010c

08101328 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8101328:	b480      	push	{r7}
 810132a:	af00      	add	r7, sp, #0
  return uwTick;
 810132c:	4b03      	ldr	r3, [pc, #12]	@ (810133c <HAL_GetTick+0x14>)
 810132e:	681b      	ldr	r3, [r3, #0]
}
 8101330:	4618      	mov	r0, r3
 8101332:	46bd      	mov	sp, r7
 8101334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101338:	4770      	bx	lr
 810133a:	bf00      	nop
 810133c:	1000010c 	.word	0x1000010c

08101340 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8101340:	b580      	push	{r7, lr}
 8101342:	b084      	sub	sp, #16
 8101344:	af00      	add	r7, sp, #0
 8101346:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8101348:	f7ff ffee 	bl	8101328 <HAL_GetTick>
 810134c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 810134e:	687b      	ldr	r3, [r7, #4]
 8101350:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8101352:	68fb      	ldr	r3, [r7, #12]
 8101354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8101358:	d005      	beq.n	8101366 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 810135a:	4b0a      	ldr	r3, [pc, #40]	@ (8101384 <HAL_Delay+0x44>)
 810135c:	781b      	ldrb	r3, [r3, #0]
 810135e:	461a      	mov	r2, r3
 8101360:	68fb      	ldr	r3, [r7, #12]
 8101362:	4413      	add	r3, r2
 8101364:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8101366:	bf00      	nop
 8101368:	f7ff ffde 	bl	8101328 <HAL_GetTick>
 810136c:	4602      	mov	r2, r0
 810136e:	68bb      	ldr	r3, [r7, #8]
 8101370:	1ad3      	subs	r3, r2, r3
 8101372:	68fa      	ldr	r2, [r7, #12]
 8101374:	429a      	cmp	r2, r3
 8101376:	d8f7      	bhi.n	8101368 <HAL_Delay+0x28>
  {
  }
}
 8101378:	bf00      	nop
 810137a:	bf00      	nop
 810137c:	3710      	adds	r7, #16
 810137e:	46bd      	mov	sp, r7
 8101380:	bd80      	pop	{r7, pc}
 8101382:	bf00      	nop
 8101384:	10000044 	.word	0x10000044

08101388 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101388:	b480      	push	{r7}
 810138a:	b085      	sub	sp, #20
 810138c:	af00      	add	r7, sp, #0
 810138e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8101390:	687b      	ldr	r3, [r7, #4]
 8101392:	f003 0307 	and.w	r3, r3, #7
 8101396:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8101398:	4b0c      	ldr	r3, [pc, #48]	@ (81013cc <__NVIC_SetPriorityGrouping+0x44>)
 810139a:	68db      	ldr	r3, [r3, #12]
 810139c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 810139e:	68ba      	ldr	r2, [r7, #8]
 81013a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 81013a4:	4013      	ands	r3, r2
 81013a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 81013a8:	68fb      	ldr	r3, [r7, #12]
 81013aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 81013ac:	68bb      	ldr	r3, [r7, #8]
 81013ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 81013b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 81013b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81013b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 81013ba:	4a04      	ldr	r2, [pc, #16]	@ (81013cc <__NVIC_SetPriorityGrouping+0x44>)
 81013bc:	68bb      	ldr	r3, [r7, #8]
 81013be:	60d3      	str	r3, [r2, #12]
}
 81013c0:	bf00      	nop
 81013c2:	3714      	adds	r7, #20
 81013c4:	46bd      	mov	sp, r7
 81013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81013ca:	4770      	bx	lr
 81013cc:	e000ed00 	.word	0xe000ed00

081013d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 81013d0:	b480      	push	{r7}
 81013d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81013d4:	4b04      	ldr	r3, [pc, #16]	@ (81013e8 <__NVIC_GetPriorityGrouping+0x18>)
 81013d6:	68db      	ldr	r3, [r3, #12]
 81013d8:	0a1b      	lsrs	r3, r3, #8
 81013da:	f003 0307 	and.w	r3, r3, #7
}
 81013de:	4618      	mov	r0, r3
 81013e0:	46bd      	mov	sp, r7
 81013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81013e6:	4770      	bx	lr
 81013e8:	e000ed00 	.word	0xe000ed00

081013ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 81013ec:	b480      	push	{r7}
 81013ee:	b083      	sub	sp, #12
 81013f0:	af00      	add	r7, sp, #0
 81013f2:	4603      	mov	r3, r0
 81013f4:	6039      	str	r1, [r7, #0]
 81013f6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81013f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81013fc:	2b00      	cmp	r3, #0
 81013fe:	db0a      	blt.n	8101416 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101400:	683b      	ldr	r3, [r7, #0]
 8101402:	b2da      	uxtb	r2, r3
 8101404:	490c      	ldr	r1, [pc, #48]	@ (8101438 <__NVIC_SetPriority+0x4c>)
 8101406:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810140a:	0112      	lsls	r2, r2, #4
 810140c:	b2d2      	uxtb	r2, r2
 810140e:	440b      	add	r3, r1
 8101410:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8101414:	e00a      	b.n	810142c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101416:	683b      	ldr	r3, [r7, #0]
 8101418:	b2da      	uxtb	r2, r3
 810141a:	4908      	ldr	r1, [pc, #32]	@ (810143c <__NVIC_SetPriority+0x50>)
 810141c:	88fb      	ldrh	r3, [r7, #6]
 810141e:	f003 030f 	and.w	r3, r3, #15
 8101422:	3b04      	subs	r3, #4
 8101424:	0112      	lsls	r2, r2, #4
 8101426:	b2d2      	uxtb	r2, r2
 8101428:	440b      	add	r3, r1
 810142a:	761a      	strb	r2, [r3, #24]
}
 810142c:	bf00      	nop
 810142e:	370c      	adds	r7, #12
 8101430:	46bd      	mov	sp, r7
 8101432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101436:	4770      	bx	lr
 8101438:	e000e100 	.word	0xe000e100
 810143c:	e000ed00 	.word	0xe000ed00

08101440 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101440:	b480      	push	{r7}
 8101442:	b089      	sub	sp, #36	@ 0x24
 8101444:	af00      	add	r7, sp, #0
 8101446:	60f8      	str	r0, [r7, #12]
 8101448:	60b9      	str	r1, [r7, #8]
 810144a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 810144c:	68fb      	ldr	r3, [r7, #12]
 810144e:	f003 0307 	and.w	r3, r3, #7
 8101452:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8101454:	69fb      	ldr	r3, [r7, #28]
 8101456:	f1c3 0307 	rsb	r3, r3, #7
 810145a:	2b04      	cmp	r3, #4
 810145c:	bf28      	it	cs
 810145e:	2304      	movcs	r3, #4
 8101460:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8101462:	69fb      	ldr	r3, [r7, #28]
 8101464:	3304      	adds	r3, #4
 8101466:	2b06      	cmp	r3, #6
 8101468:	d902      	bls.n	8101470 <NVIC_EncodePriority+0x30>
 810146a:	69fb      	ldr	r3, [r7, #28]
 810146c:	3b03      	subs	r3, #3
 810146e:	e000      	b.n	8101472 <NVIC_EncodePriority+0x32>
 8101470:	2300      	movs	r3, #0
 8101472:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101474:	f04f 32ff 	mov.w	r2, #4294967295
 8101478:	69bb      	ldr	r3, [r7, #24]
 810147a:	fa02 f303 	lsl.w	r3, r2, r3
 810147e:	43da      	mvns	r2, r3
 8101480:	68bb      	ldr	r3, [r7, #8]
 8101482:	401a      	ands	r2, r3
 8101484:	697b      	ldr	r3, [r7, #20]
 8101486:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8101488:	f04f 31ff 	mov.w	r1, #4294967295
 810148c:	697b      	ldr	r3, [r7, #20]
 810148e:	fa01 f303 	lsl.w	r3, r1, r3
 8101492:	43d9      	mvns	r1, r3
 8101494:	687b      	ldr	r3, [r7, #4]
 8101496:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101498:	4313      	orrs	r3, r2
         );
}
 810149a:	4618      	mov	r0, r3
 810149c:	3724      	adds	r7, #36	@ 0x24
 810149e:	46bd      	mov	sp, r7
 81014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81014a4:	4770      	bx	lr
	...

081014a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 81014a8:	b580      	push	{r7, lr}
 81014aa:	b082      	sub	sp, #8
 81014ac:	af00      	add	r7, sp, #0
 81014ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 81014b0:	687b      	ldr	r3, [r7, #4]
 81014b2:	3b01      	subs	r3, #1
 81014b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 81014b8:	d301      	bcc.n	81014be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 81014ba:	2301      	movs	r3, #1
 81014bc:	e00f      	b.n	81014de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 81014be:	4a0a      	ldr	r2, [pc, #40]	@ (81014e8 <SysTick_Config+0x40>)
 81014c0:	687b      	ldr	r3, [r7, #4]
 81014c2:	3b01      	subs	r3, #1
 81014c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 81014c6:	210f      	movs	r1, #15
 81014c8:	f04f 30ff 	mov.w	r0, #4294967295
 81014cc:	f7ff ff8e 	bl	81013ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 81014d0:	4b05      	ldr	r3, [pc, #20]	@ (81014e8 <SysTick_Config+0x40>)
 81014d2:	2200      	movs	r2, #0
 81014d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 81014d6:	4b04      	ldr	r3, [pc, #16]	@ (81014e8 <SysTick_Config+0x40>)
 81014d8:	2207      	movs	r2, #7
 81014da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 81014dc:	2300      	movs	r3, #0
}
 81014de:	4618      	mov	r0, r3
 81014e0:	3708      	adds	r7, #8
 81014e2:	46bd      	mov	sp, r7
 81014e4:	bd80      	pop	{r7, pc}
 81014e6:	bf00      	nop
 81014e8:	e000e010 	.word	0xe000e010

081014ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 81014ec:	b580      	push	{r7, lr}
 81014ee:	b082      	sub	sp, #8
 81014f0:	af00      	add	r7, sp, #0
 81014f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 81014f4:	6878      	ldr	r0, [r7, #4]
 81014f6:	f7ff ff47 	bl	8101388 <__NVIC_SetPriorityGrouping>
}
 81014fa:	bf00      	nop
 81014fc:	3708      	adds	r7, #8
 81014fe:	46bd      	mov	sp, r7
 8101500:	bd80      	pop	{r7, pc}

08101502 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101502:	b580      	push	{r7, lr}
 8101504:	b086      	sub	sp, #24
 8101506:	af00      	add	r7, sp, #0
 8101508:	4603      	mov	r3, r0
 810150a:	60b9      	str	r1, [r7, #8]
 810150c:	607a      	str	r2, [r7, #4]
 810150e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8101510:	f7ff ff5e 	bl	81013d0 <__NVIC_GetPriorityGrouping>
 8101514:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8101516:	687a      	ldr	r2, [r7, #4]
 8101518:	68b9      	ldr	r1, [r7, #8]
 810151a:	6978      	ldr	r0, [r7, #20]
 810151c:	f7ff ff90 	bl	8101440 <NVIC_EncodePriority>
 8101520:	4602      	mov	r2, r0
 8101522:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8101526:	4611      	mov	r1, r2
 8101528:	4618      	mov	r0, r3
 810152a:	f7ff ff5f 	bl	81013ec <__NVIC_SetPriority>
}
 810152e:	bf00      	nop
 8101530:	3718      	adds	r7, #24
 8101532:	46bd      	mov	sp, r7
 8101534:	bd80      	pop	{r7, pc}

08101536 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8101536:	b580      	push	{r7, lr}
 8101538:	b082      	sub	sp, #8
 810153a:	af00      	add	r7, sp, #0
 810153c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 810153e:	6878      	ldr	r0, [r7, #4]
 8101540:	f7ff ffb2 	bl	81014a8 <SysTick_Config>
 8101544:	4603      	mov	r3, r0
}
 8101546:	4618      	mov	r0, r3
 8101548:	3708      	adds	r7, #8
 810154a:	46bd      	mov	sp, r7
 810154c:	bd80      	pop	{r7, pc}
	...

08101550 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8101550:	b480      	push	{r7}
 8101552:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8101554:	4b07      	ldr	r3, [pc, #28]	@ (8101574 <HAL_GetCurrentCPUID+0x24>)
 8101556:	681b      	ldr	r3, [r3, #0]
 8101558:	091b      	lsrs	r3, r3, #4
 810155a:	f003 030f 	and.w	r3, r3, #15
 810155e:	2b07      	cmp	r3, #7
 8101560:	d101      	bne.n	8101566 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8101562:	2303      	movs	r3, #3
 8101564:	e000      	b.n	8101568 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8101566:	2301      	movs	r3, #1
  }
}
 8101568:	4618      	mov	r0, r3
 810156a:	46bd      	mov	sp, r7
 810156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101570:	4770      	bx	lr
 8101572:	bf00      	nop
 8101574:	e000ed00 	.word	0xe000ed00

08101578 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8101578:	b480      	push	{r7}
 810157a:	b089      	sub	sp, #36	@ 0x24
 810157c:	af00      	add	r7, sp, #0
 810157e:	6078      	str	r0, [r7, #4]
 8101580:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8101582:	2300      	movs	r3, #0
 8101584:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8101586:	4b89      	ldr	r3, [pc, #548]	@ (81017ac <HAL_GPIO_Init+0x234>)
 8101588:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 810158a:	e194      	b.n	81018b6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 810158c:	683b      	ldr	r3, [r7, #0]
 810158e:	681a      	ldr	r2, [r3, #0]
 8101590:	2101      	movs	r1, #1
 8101592:	69fb      	ldr	r3, [r7, #28]
 8101594:	fa01 f303 	lsl.w	r3, r1, r3
 8101598:	4013      	ands	r3, r2
 810159a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 810159c:	693b      	ldr	r3, [r7, #16]
 810159e:	2b00      	cmp	r3, #0
 81015a0:	f000 8186 	beq.w	81018b0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 81015a4:	683b      	ldr	r3, [r7, #0]
 81015a6:	685b      	ldr	r3, [r3, #4]
 81015a8:	f003 0303 	and.w	r3, r3, #3
 81015ac:	2b01      	cmp	r3, #1
 81015ae:	d005      	beq.n	81015bc <HAL_GPIO_Init+0x44>
 81015b0:	683b      	ldr	r3, [r7, #0]
 81015b2:	685b      	ldr	r3, [r3, #4]
 81015b4:	f003 0303 	and.w	r3, r3, #3
 81015b8:	2b02      	cmp	r3, #2
 81015ba:	d130      	bne.n	810161e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 81015bc:	687b      	ldr	r3, [r7, #4]
 81015be:	689b      	ldr	r3, [r3, #8]
 81015c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 81015c2:	69fb      	ldr	r3, [r7, #28]
 81015c4:	005b      	lsls	r3, r3, #1
 81015c6:	2203      	movs	r2, #3
 81015c8:	fa02 f303 	lsl.w	r3, r2, r3
 81015cc:	43db      	mvns	r3, r3
 81015ce:	69ba      	ldr	r2, [r7, #24]
 81015d0:	4013      	ands	r3, r2
 81015d2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 81015d4:	683b      	ldr	r3, [r7, #0]
 81015d6:	68da      	ldr	r2, [r3, #12]
 81015d8:	69fb      	ldr	r3, [r7, #28]
 81015da:	005b      	lsls	r3, r3, #1
 81015dc:	fa02 f303 	lsl.w	r3, r2, r3
 81015e0:	69ba      	ldr	r2, [r7, #24]
 81015e2:	4313      	orrs	r3, r2
 81015e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 81015e6:	687b      	ldr	r3, [r7, #4]
 81015e8:	69ba      	ldr	r2, [r7, #24]
 81015ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 81015ec:	687b      	ldr	r3, [r7, #4]
 81015ee:	685b      	ldr	r3, [r3, #4]
 81015f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 81015f2:	2201      	movs	r2, #1
 81015f4:	69fb      	ldr	r3, [r7, #28]
 81015f6:	fa02 f303 	lsl.w	r3, r2, r3
 81015fa:	43db      	mvns	r3, r3
 81015fc:	69ba      	ldr	r2, [r7, #24]
 81015fe:	4013      	ands	r3, r2
 8101600:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8101602:	683b      	ldr	r3, [r7, #0]
 8101604:	685b      	ldr	r3, [r3, #4]
 8101606:	091b      	lsrs	r3, r3, #4
 8101608:	f003 0201 	and.w	r2, r3, #1
 810160c:	69fb      	ldr	r3, [r7, #28]
 810160e:	fa02 f303 	lsl.w	r3, r2, r3
 8101612:	69ba      	ldr	r2, [r7, #24]
 8101614:	4313      	orrs	r3, r2
 8101616:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8101618:	687b      	ldr	r3, [r7, #4]
 810161a:	69ba      	ldr	r2, [r7, #24]
 810161c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 810161e:	683b      	ldr	r3, [r7, #0]
 8101620:	685b      	ldr	r3, [r3, #4]
 8101622:	f003 0303 	and.w	r3, r3, #3
 8101626:	2b03      	cmp	r3, #3
 8101628:	d017      	beq.n	810165a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 810162a:	687b      	ldr	r3, [r7, #4]
 810162c:	68db      	ldr	r3, [r3, #12]
 810162e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8101630:	69fb      	ldr	r3, [r7, #28]
 8101632:	005b      	lsls	r3, r3, #1
 8101634:	2203      	movs	r2, #3
 8101636:	fa02 f303 	lsl.w	r3, r2, r3
 810163a:	43db      	mvns	r3, r3
 810163c:	69ba      	ldr	r2, [r7, #24]
 810163e:	4013      	ands	r3, r2
 8101640:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8101642:	683b      	ldr	r3, [r7, #0]
 8101644:	689a      	ldr	r2, [r3, #8]
 8101646:	69fb      	ldr	r3, [r7, #28]
 8101648:	005b      	lsls	r3, r3, #1
 810164a:	fa02 f303 	lsl.w	r3, r2, r3
 810164e:	69ba      	ldr	r2, [r7, #24]
 8101650:	4313      	orrs	r3, r2
 8101652:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8101654:	687b      	ldr	r3, [r7, #4]
 8101656:	69ba      	ldr	r2, [r7, #24]
 8101658:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 810165a:	683b      	ldr	r3, [r7, #0]
 810165c:	685b      	ldr	r3, [r3, #4]
 810165e:	f003 0303 	and.w	r3, r3, #3
 8101662:	2b02      	cmp	r3, #2
 8101664:	d123      	bne.n	81016ae <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8101666:	69fb      	ldr	r3, [r7, #28]
 8101668:	08da      	lsrs	r2, r3, #3
 810166a:	687b      	ldr	r3, [r7, #4]
 810166c:	3208      	adds	r2, #8
 810166e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8101672:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8101674:	69fb      	ldr	r3, [r7, #28]
 8101676:	f003 0307 	and.w	r3, r3, #7
 810167a:	009b      	lsls	r3, r3, #2
 810167c:	220f      	movs	r2, #15
 810167e:	fa02 f303 	lsl.w	r3, r2, r3
 8101682:	43db      	mvns	r3, r3
 8101684:	69ba      	ldr	r2, [r7, #24]
 8101686:	4013      	ands	r3, r2
 8101688:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 810168a:	683b      	ldr	r3, [r7, #0]
 810168c:	691a      	ldr	r2, [r3, #16]
 810168e:	69fb      	ldr	r3, [r7, #28]
 8101690:	f003 0307 	and.w	r3, r3, #7
 8101694:	009b      	lsls	r3, r3, #2
 8101696:	fa02 f303 	lsl.w	r3, r2, r3
 810169a:	69ba      	ldr	r2, [r7, #24]
 810169c:	4313      	orrs	r3, r2
 810169e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 81016a0:	69fb      	ldr	r3, [r7, #28]
 81016a2:	08da      	lsrs	r2, r3, #3
 81016a4:	687b      	ldr	r3, [r7, #4]
 81016a6:	3208      	adds	r2, #8
 81016a8:	69b9      	ldr	r1, [r7, #24]
 81016aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 81016ae:	687b      	ldr	r3, [r7, #4]
 81016b0:	681b      	ldr	r3, [r3, #0]
 81016b2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 81016b4:	69fb      	ldr	r3, [r7, #28]
 81016b6:	005b      	lsls	r3, r3, #1
 81016b8:	2203      	movs	r2, #3
 81016ba:	fa02 f303 	lsl.w	r3, r2, r3
 81016be:	43db      	mvns	r3, r3
 81016c0:	69ba      	ldr	r2, [r7, #24]
 81016c2:	4013      	ands	r3, r2
 81016c4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 81016c6:	683b      	ldr	r3, [r7, #0]
 81016c8:	685b      	ldr	r3, [r3, #4]
 81016ca:	f003 0203 	and.w	r2, r3, #3
 81016ce:	69fb      	ldr	r3, [r7, #28]
 81016d0:	005b      	lsls	r3, r3, #1
 81016d2:	fa02 f303 	lsl.w	r3, r2, r3
 81016d6:	69ba      	ldr	r2, [r7, #24]
 81016d8:	4313      	orrs	r3, r2
 81016da:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 81016dc:	687b      	ldr	r3, [r7, #4]
 81016de:	69ba      	ldr	r2, [r7, #24]
 81016e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 81016e2:	683b      	ldr	r3, [r7, #0]
 81016e4:	685b      	ldr	r3, [r3, #4]
 81016e6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 81016ea:	2b00      	cmp	r3, #0
 81016ec:	f000 80e0 	beq.w	81018b0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 81016f0:	4b2f      	ldr	r3, [pc, #188]	@ (81017b0 <HAL_GPIO_Init+0x238>)
 81016f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 81016f6:	4a2e      	ldr	r2, [pc, #184]	@ (81017b0 <HAL_GPIO_Init+0x238>)
 81016f8:	f043 0302 	orr.w	r3, r3, #2
 81016fc:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8101700:	4b2b      	ldr	r3, [pc, #172]	@ (81017b0 <HAL_GPIO_Init+0x238>)
 8101702:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8101706:	f003 0302 	and.w	r3, r3, #2
 810170a:	60fb      	str	r3, [r7, #12]
 810170c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 810170e:	4a29      	ldr	r2, [pc, #164]	@ (81017b4 <HAL_GPIO_Init+0x23c>)
 8101710:	69fb      	ldr	r3, [r7, #28]
 8101712:	089b      	lsrs	r3, r3, #2
 8101714:	3302      	adds	r3, #2
 8101716:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 810171a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 810171c:	69fb      	ldr	r3, [r7, #28]
 810171e:	f003 0303 	and.w	r3, r3, #3
 8101722:	009b      	lsls	r3, r3, #2
 8101724:	220f      	movs	r2, #15
 8101726:	fa02 f303 	lsl.w	r3, r2, r3
 810172a:	43db      	mvns	r3, r3
 810172c:	69ba      	ldr	r2, [r7, #24]
 810172e:	4013      	ands	r3, r2
 8101730:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8101732:	687b      	ldr	r3, [r7, #4]
 8101734:	4a20      	ldr	r2, [pc, #128]	@ (81017b8 <HAL_GPIO_Init+0x240>)
 8101736:	4293      	cmp	r3, r2
 8101738:	d052      	beq.n	81017e0 <HAL_GPIO_Init+0x268>
 810173a:	687b      	ldr	r3, [r7, #4]
 810173c:	4a1f      	ldr	r2, [pc, #124]	@ (81017bc <HAL_GPIO_Init+0x244>)
 810173e:	4293      	cmp	r3, r2
 8101740:	d031      	beq.n	81017a6 <HAL_GPIO_Init+0x22e>
 8101742:	687b      	ldr	r3, [r7, #4]
 8101744:	4a1e      	ldr	r2, [pc, #120]	@ (81017c0 <HAL_GPIO_Init+0x248>)
 8101746:	4293      	cmp	r3, r2
 8101748:	d02b      	beq.n	81017a2 <HAL_GPIO_Init+0x22a>
 810174a:	687b      	ldr	r3, [r7, #4]
 810174c:	4a1d      	ldr	r2, [pc, #116]	@ (81017c4 <HAL_GPIO_Init+0x24c>)
 810174e:	4293      	cmp	r3, r2
 8101750:	d025      	beq.n	810179e <HAL_GPIO_Init+0x226>
 8101752:	687b      	ldr	r3, [r7, #4]
 8101754:	4a1c      	ldr	r2, [pc, #112]	@ (81017c8 <HAL_GPIO_Init+0x250>)
 8101756:	4293      	cmp	r3, r2
 8101758:	d01f      	beq.n	810179a <HAL_GPIO_Init+0x222>
 810175a:	687b      	ldr	r3, [r7, #4]
 810175c:	4a1b      	ldr	r2, [pc, #108]	@ (81017cc <HAL_GPIO_Init+0x254>)
 810175e:	4293      	cmp	r3, r2
 8101760:	d019      	beq.n	8101796 <HAL_GPIO_Init+0x21e>
 8101762:	687b      	ldr	r3, [r7, #4]
 8101764:	4a1a      	ldr	r2, [pc, #104]	@ (81017d0 <HAL_GPIO_Init+0x258>)
 8101766:	4293      	cmp	r3, r2
 8101768:	d013      	beq.n	8101792 <HAL_GPIO_Init+0x21a>
 810176a:	687b      	ldr	r3, [r7, #4]
 810176c:	4a19      	ldr	r2, [pc, #100]	@ (81017d4 <HAL_GPIO_Init+0x25c>)
 810176e:	4293      	cmp	r3, r2
 8101770:	d00d      	beq.n	810178e <HAL_GPIO_Init+0x216>
 8101772:	687b      	ldr	r3, [r7, #4]
 8101774:	4a18      	ldr	r2, [pc, #96]	@ (81017d8 <HAL_GPIO_Init+0x260>)
 8101776:	4293      	cmp	r3, r2
 8101778:	d007      	beq.n	810178a <HAL_GPIO_Init+0x212>
 810177a:	687b      	ldr	r3, [r7, #4]
 810177c:	4a17      	ldr	r2, [pc, #92]	@ (81017dc <HAL_GPIO_Init+0x264>)
 810177e:	4293      	cmp	r3, r2
 8101780:	d101      	bne.n	8101786 <HAL_GPIO_Init+0x20e>
 8101782:	2309      	movs	r3, #9
 8101784:	e02d      	b.n	81017e2 <HAL_GPIO_Init+0x26a>
 8101786:	230a      	movs	r3, #10
 8101788:	e02b      	b.n	81017e2 <HAL_GPIO_Init+0x26a>
 810178a:	2308      	movs	r3, #8
 810178c:	e029      	b.n	81017e2 <HAL_GPIO_Init+0x26a>
 810178e:	2307      	movs	r3, #7
 8101790:	e027      	b.n	81017e2 <HAL_GPIO_Init+0x26a>
 8101792:	2306      	movs	r3, #6
 8101794:	e025      	b.n	81017e2 <HAL_GPIO_Init+0x26a>
 8101796:	2305      	movs	r3, #5
 8101798:	e023      	b.n	81017e2 <HAL_GPIO_Init+0x26a>
 810179a:	2304      	movs	r3, #4
 810179c:	e021      	b.n	81017e2 <HAL_GPIO_Init+0x26a>
 810179e:	2303      	movs	r3, #3
 81017a0:	e01f      	b.n	81017e2 <HAL_GPIO_Init+0x26a>
 81017a2:	2302      	movs	r3, #2
 81017a4:	e01d      	b.n	81017e2 <HAL_GPIO_Init+0x26a>
 81017a6:	2301      	movs	r3, #1
 81017a8:	e01b      	b.n	81017e2 <HAL_GPIO_Init+0x26a>
 81017aa:	bf00      	nop
 81017ac:	580000c0 	.word	0x580000c0
 81017b0:	58024400 	.word	0x58024400
 81017b4:	58000400 	.word	0x58000400
 81017b8:	58020000 	.word	0x58020000
 81017bc:	58020400 	.word	0x58020400
 81017c0:	58020800 	.word	0x58020800
 81017c4:	58020c00 	.word	0x58020c00
 81017c8:	58021000 	.word	0x58021000
 81017cc:	58021400 	.word	0x58021400
 81017d0:	58021800 	.word	0x58021800
 81017d4:	58021c00 	.word	0x58021c00
 81017d8:	58022000 	.word	0x58022000
 81017dc:	58022400 	.word	0x58022400
 81017e0:	2300      	movs	r3, #0
 81017e2:	69fa      	ldr	r2, [r7, #28]
 81017e4:	f002 0203 	and.w	r2, r2, #3
 81017e8:	0092      	lsls	r2, r2, #2
 81017ea:	4093      	lsls	r3, r2
 81017ec:	69ba      	ldr	r2, [r7, #24]
 81017ee:	4313      	orrs	r3, r2
 81017f0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 81017f2:	4938      	ldr	r1, [pc, #224]	@ (81018d4 <HAL_GPIO_Init+0x35c>)
 81017f4:	69fb      	ldr	r3, [r7, #28]
 81017f6:	089b      	lsrs	r3, r3, #2
 81017f8:	3302      	adds	r3, #2
 81017fa:	69ba      	ldr	r2, [r7, #24]
 81017fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8101800:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8101804:	681b      	ldr	r3, [r3, #0]
 8101806:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101808:	693b      	ldr	r3, [r7, #16]
 810180a:	43db      	mvns	r3, r3
 810180c:	69ba      	ldr	r2, [r7, #24]
 810180e:	4013      	ands	r3, r2
 8101810:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8101812:	683b      	ldr	r3, [r7, #0]
 8101814:	685b      	ldr	r3, [r3, #4]
 8101816:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 810181a:	2b00      	cmp	r3, #0
 810181c:	d003      	beq.n	8101826 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 810181e:	69ba      	ldr	r2, [r7, #24]
 8101820:	693b      	ldr	r3, [r7, #16]
 8101822:	4313      	orrs	r3, r2
 8101824:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8101826:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 810182a:	69bb      	ldr	r3, [r7, #24]
 810182c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 810182e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8101832:	685b      	ldr	r3, [r3, #4]
 8101834:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101836:	693b      	ldr	r3, [r7, #16]
 8101838:	43db      	mvns	r3, r3
 810183a:	69ba      	ldr	r2, [r7, #24]
 810183c:	4013      	ands	r3, r2
 810183e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8101840:	683b      	ldr	r3, [r7, #0]
 8101842:	685b      	ldr	r3, [r3, #4]
 8101844:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8101848:	2b00      	cmp	r3, #0
 810184a:	d003      	beq.n	8101854 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 810184c:	69ba      	ldr	r2, [r7, #24]
 810184e:	693b      	ldr	r3, [r7, #16]
 8101850:	4313      	orrs	r3, r2
 8101852:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8101854:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8101858:	69bb      	ldr	r3, [r7, #24]
 810185a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 810185c:	697b      	ldr	r3, [r7, #20]
 810185e:	685b      	ldr	r3, [r3, #4]
 8101860:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101862:	693b      	ldr	r3, [r7, #16]
 8101864:	43db      	mvns	r3, r3
 8101866:	69ba      	ldr	r2, [r7, #24]
 8101868:	4013      	ands	r3, r2
 810186a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 810186c:	683b      	ldr	r3, [r7, #0]
 810186e:	685b      	ldr	r3, [r3, #4]
 8101870:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8101874:	2b00      	cmp	r3, #0
 8101876:	d003      	beq.n	8101880 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8101878:	69ba      	ldr	r2, [r7, #24]
 810187a:	693b      	ldr	r3, [r7, #16]
 810187c:	4313      	orrs	r3, r2
 810187e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8101880:	697b      	ldr	r3, [r7, #20]
 8101882:	69ba      	ldr	r2, [r7, #24]
 8101884:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8101886:	697b      	ldr	r3, [r7, #20]
 8101888:	681b      	ldr	r3, [r3, #0]
 810188a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810188c:	693b      	ldr	r3, [r7, #16]
 810188e:	43db      	mvns	r3, r3
 8101890:	69ba      	ldr	r2, [r7, #24]
 8101892:	4013      	ands	r3, r2
 8101894:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8101896:	683b      	ldr	r3, [r7, #0]
 8101898:	685b      	ldr	r3, [r3, #4]
 810189a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 810189e:	2b00      	cmp	r3, #0
 81018a0:	d003      	beq.n	81018aa <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 81018a2:	69ba      	ldr	r2, [r7, #24]
 81018a4:	693b      	ldr	r3, [r7, #16]
 81018a6:	4313      	orrs	r3, r2
 81018a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 81018aa:	697b      	ldr	r3, [r7, #20]
 81018ac:	69ba      	ldr	r2, [r7, #24]
 81018ae:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 81018b0:	69fb      	ldr	r3, [r7, #28]
 81018b2:	3301      	adds	r3, #1
 81018b4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81018b6:	683b      	ldr	r3, [r7, #0]
 81018b8:	681a      	ldr	r2, [r3, #0]
 81018ba:	69fb      	ldr	r3, [r7, #28]
 81018bc:	fa22 f303 	lsr.w	r3, r2, r3
 81018c0:	2b00      	cmp	r3, #0
 81018c2:	f47f ae63 	bne.w	810158c <HAL_GPIO_Init+0x14>
  }
}
 81018c6:	bf00      	nop
 81018c8:	bf00      	nop
 81018ca:	3724      	adds	r7, #36	@ 0x24
 81018cc:	46bd      	mov	sp, r7
 81018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81018d2:	4770      	bx	lr
 81018d4:	58000400 	.word	0x58000400

081018d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 81018d8:	b480      	push	{r7}
 81018da:	b083      	sub	sp, #12
 81018dc:	af00      	add	r7, sp, #0
 81018de:	6078      	str	r0, [r7, #4]
 81018e0:	460b      	mov	r3, r1
 81018e2:	807b      	strh	r3, [r7, #2]
 81018e4:	4613      	mov	r3, r2
 81018e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 81018e8:	787b      	ldrb	r3, [r7, #1]
 81018ea:	2b00      	cmp	r3, #0
 81018ec:	d003      	beq.n	81018f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 81018ee:	887a      	ldrh	r2, [r7, #2]
 81018f0:	687b      	ldr	r3, [r7, #4]
 81018f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 81018f4:	e003      	b.n	81018fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 81018f6:	887b      	ldrh	r3, [r7, #2]
 81018f8:	041a      	lsls	r2, r3, #16
 81018fa:	687b      	ldr	r3, [r7, #4]
 81018fc:	619a      	str	r2, [r3, #24]
}
 81018fe:	bf00      	nop
 8101900:	370c      	adds	r7, #12
 8101902:	46bd      	mov	sp, r7
 8101904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101908:	4770      	bx	lr

0810190a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 810190a:	b480      	push	{r7}
 810190c:	b085      	sub	sp, #20
 810190e:	af00      	add	r7, sp, #0
 8101910:	6078      	str	r0, [r7, #4]
 8101912:	460b      	mov	r3, r1
 8101914:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8101916:	687b      	ldr	r3, [r7, #4]
 8101918:	695b      	ldr	r3, [r3, #20]
 810191a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 810191c:	887a      	ldrh	r2, [r7, #2]
 810191e:	68fb      	ldr	r3, [r7, #12]
 8101920:	4013      	ands	r3, r2
 8101922:	041a      	lsls	r2, r3, #16
 8101924:	68fb      	ldr	r3, [r7, #12]
 8101926:	43d9      	mvns	r1, r3
 8101928:	887b      	ldrh	r3, [r7, #2]
 810192a:	400b      	ands	r3, r1
 810192c:	431a      	orrs	r2, r3
 810192e:	687b      	ldr	r3, [r7, #4]
 8101930:	619a      	str	r2, [r3, #24]
}
 8101932:	bf00      	nop
 8101934:	3714      	adds	r7, #20
 8101936:	46bd      	mov	sp, r7
 8101938:	f85d 7b04 	ldr.w	r7, [sp], #4
 810193c:	4770      	bx	lr
	...

08101940 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8101940:	b480      	push	{r7}
 8101942:	b083      	sub	sp, #12
 8101944:	af00      	add	r7, sp, #0
 8101946:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8101948:	4b05      	ldr	r3, [pc, #20]	@ (8101960 <HAL_HSEM_ActivateNotification+0x20>)
 810194a:	681a      	ldr	r2, [r3, #0]
 810194c:	4904      	ldr	r1, [pc, #16]	@ (8101960 <HAL_HSEM_ActivateNotification+0x20>)
 810194e:	687b      	ldr	r3, [r7, #4]
 8101950:	4313      	orrs	r3, r2
 8101952:	600b      	str	r3, [r1, #0]
#endif
}
 8101954:	bf00      	nop
 8101956:	370c      	adds	r7, #12
 8101958:	46bd      	mov	sp, r7
 810195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810195e:	4770      	bx	lr
 8101960:	58026510 	.word	0x58026510

08101964 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8101964:	b580      	push	{r7, lr}
 8101966:	b084      	sub	sp, #16
 8101968:	af00      	add	r7, sp, #0
 810196a:	60f8      	str	r0, [r7, #12]
 810196c:	460b      	mov	r3, r1
 810196e:	607a      	str	r2, [r7, #4]
 8101970:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8101972:	4b37      	ldr	r3, [pc, #220]	@ (8101a50 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101974:	681b      	ldr	r3, [r3, #0]
 8101976:	f023 0201 	bic.w	r2, r3, #1
 810197a:	4935      	ldr	r1, [pc, #212]	@ (8101a50 <HAL_PWREx_EnterSTOPMode+0xec>)
 810197c:	68fb      	ldr	r3, [r7, #12]
 810197e:	4313      	orrs	r3, r2
 8101980:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8101982:	687b      	ldr	r3, [r7, #4]
 8101984:	2b00      	cmp	r3, #0
 8101986:	d123      	bne.n	81019d0 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8101988:	f7ff fde2 	bl	8101550 <HAL_GetCurrentCPUID>
 810198c:	4603      	mov	r3, r0
 810198e:	2b03      	cmp	r3, #3
 8101990:	d158      	bne.n	8101a44 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8101992:	4b2f      	ldr	r3, [pc, #188]	@ (8101a50 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101994:	691b      	ldr	r3, [r3, #16]
 8101996:	4a2e      	ldr	r2, [pc, #184]	@ (8101a50 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101998:	f023 0301 	bic.w	r3, r3, #1
 810199c:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810199e:	4b2d      	ldr	r3, [pc, #180]	@ (8101a54 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81019a0:	691b      	ldr	r3, [r3, #16]
 81019a2:	4a2c      	ldr	r2, [pc, #176]	@ (8101a54 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81019a4:	f043 0304 	orr.w	r3, r3, #4
 81019a8:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 81019aa:	f3bf 8f4f 	dsb	sy
}
 81019ae:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 81019b0:	f3bf 8f6f 	isb	sy
}
 81019b4:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81019b6:	7afb      	ldrb	r3, [r7, #11]
 81019b8:	2b01      	cmp	r3, #1
 81019ba:	d101      	bne.n	81019c0 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81019bc:	bf30      	wfi
 81019be:	e000      	b.n	81019c2 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81019c0:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81019c2:	4b24      	ldr	r3, [pc, #144]	@ (8101a54 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81019c4:	691b      	ldr	r3, [r3, #16]
 81019c6:	4a23      	ldr	r2, [pc, #140]	@ (8101a54 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81019c8:	f023 0304 	bic.w	r3, r3, #4
 81019cc:	6113      	str	r3, [r2, #16]
 81019ce:	e03c      	b.n	8101a4a <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 81019d0:	687b      	ldr	r3, [r7, #4]
 81019d2:	2b01      	cmp	r3, #1
 81019d4:	d123      	bne.n	8101a1e <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 81019d6:	f7ff fdbb 	bl	8101550 <HAL_GetCurrentCPUID>
 81019da:	4603      	mov	r3, r0
 81019dc:	2b01      	cmp	r3, #1
 81019de:	d133      	bne.n	8101a48 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 81019e0:	4b1b      	ldr	r3, [pc, #108]	@ (8101a50 <HAL_PWREx_EnterSTOPMode+0xec>)
 81019e2:	695b      	ldr	r3, [r3, #20]
 81019e4:	4a1a      	ldr	r2, [pc, #104]	@ (8101a50 <HAL_PWREx_EnterSTOPMode+0xec>)
 81019e6:	f023 0302 	bic.w	r3, r3, #2
 81019ea:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81019ec:	4b19      	ldr	r3, [pc, #100]	@ (8101a54 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81019ee:	691b      	ldr	r3, [r3, #16]
 81019f0:	4a18      	ldr	r2, [pc, #96]	@ (8101a54 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81019f2:	f043 0304 	orr.w	r3, r3, #4
 81019f6:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 81019f8:	f3bf 8f4f 	dsb	sy
}
 81019fc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 81019fe:	f3bf 8f6f 	isb	sy
}
 8101a02:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8101a04:	7afb      	ldrb	r3, [r7, #11]
 8101a06:	2b01      	cmp	r3, #1
 8101a08:	d101      	bne.n	8101a0e <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8101a0a:	bf30      	wfi
 8101a0c:	e000      	b.n	8101a10 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8101a0e:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101a10:	4b10      	ldr	r3, [pc, #64]	@ (8101a54 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101a12:	691b      	ldr	r3, [r3, #16]
 8101a14:	4a0f      	ldr	r2, [pc, #60]	@ (8101a54 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101a16:	f023 0304 	bic.w	r3, r3, #4
 8101a1a:	6113      	str	r3, [r2, #16]
 8101a1c:	e015      	b.n	8101a4a <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8101a1e:	f7ff fd97 	bl	8101550 <HAL_GetCurrentCPUID>
 8101a22:	4603      	mov	r3, r0
 8101a24:	2b03      	cmp	r3, #3
 8101a26:	d106      	bne.n	8101a36 <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8101a28:	4b09      	ldr	r3, [pc, #36]	@ (8101a50 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101a2a:	691b      	ldr	r3, [r3, #16]
 8101a2c:	4a08      	ldr	r2, [pc, #32]	@ (8101a50 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101a2e:	f023 0304 	bic.w	r3, r3, #4
 8101a32:	6113      	str	r3, [r2, #16]
 8101a34:	e009      	b.n	8101a4a <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8101a36:	4b06      	ldr	r3, [pc, #24]	@ (8101a50 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101a38:	695b      	ldr	r3, [r3, #20]
 8101a3a:	4a05      	ldr	r2, [pc, #20]	@ (8101a50 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101a3c:	f023 0304 	bic.w	r3, r3, #4
 8101a40:	6153      	str	r3, [r2, #20]
 8101a42:	e002      	b.n	8101a4a <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8101a44:	bf00      	nop
 8101a46:	e000      	b.n	8101a4a <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8101a48:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8101a4a:	3710      	adds	r7, #16
 8101a4c:	46bd      	mov	sp, r7
 8101a4e:	bd80      	pop	{r7, pc}
 8101a50:	58024800 	.word	0x58024800
 8101a54:	e000ed00 	.word	0xe000ed00

08101a58 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8101a58:	b580      	push	{r7, lr}
 8101a5a:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8101a5c:	f7ff fd78 	bl	8101550 <HAL_GetCurrentCPUID>
 8101a60:	4603      	mov	r3, r0
 8101a62:	2b03      	cmp	r3, #3
 8101a64:	d101      	bne.n	8101a6a <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8101a66:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8101a68:	e001      	b.n	8101a6e <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8101a6a:	bf40      	sev
    __WFE ();
 8101a6c:	bf20      	wfe
}
 8101a6e:	bf00      	nop
 8101a70:	bd80      	pop	{r7, pc}
	...

08101a74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8101a74:	b480      	push	{r7}
 8101a76:	b089      	sub	sp, #36	@ 0x24
 8101a78:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8101a7a:	4bb3      	ldr	r3, [pc, #716]	@ (8101d48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101a7c:	691b      	ldr	r3, [r3, #16]
 8101a7e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8101a82:	2b18      	cmp	r3, #24
 8101a84:	f200 8155 	bhi.w	8101d32 <HAL_RCC_GetSysClockFreq+0x2be>
 8101a88:	a201      	add	r2, pc, #4	@ (adr r2, 8101a90 <HAL_RCC_GetSysClockFreq+0x1c>)
 8101a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101a8e:	bf00      	nop
 8101a90:	08101af5 	.word	0x08101af5
 8101a94:	08101d33 	.word	0x08101d33
 8101a98:	08101d33 	.word	0x08101d33
 8101a9c:	08101d33 	.word	0x08101d33
 8101aa0:	08101d33 	.word	0x08101d33
 8101aa4:	08101d33 	.word	0x08101d33
 8101aa8:	08101d33 	.word	0x08101d33
 8101aac:	08101d33 	.word	0x08101d33
 8101ab0:	08101b1b 	.word	0x08101b1b
 8101ab4:	08101d33 	.word	0x08101d33
 8101ab8:	08101d33 	.word	0x08101d33
 8101abc:	08101d33 	.word	0x08101d33
 8101ac0:	08101d33 	.word	0x08101d33
 8101ac4:	08101d33 	.word	0x08101d33
 8101ac8:	08101d33 	.word	0x08101d33
 8101acc:	08101d33 	.word	0x08101d33
 8101ad0:	08101b21 	.word	0x08101b21
 8101ad4:	08101d33 	.word	0x08101d33
 8101ad8:	08101d33 	.word	0x08101d33
 8101adc:	08101d33 	.word	0x08101d33
 8101ae0:	08101d33 	.word	0x08101d33
 8101ae4:	08101d33 	.word	0x08101d33
 8101ae8:	08101d33 	.word	0x08101d33
 8101aec:	08101d33 	.word	0x08101d33
 8101af0:	08101b27 	.word	0x08101b27
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8101af4:	4b94      	ldr	r3, [pc, #592]	@ (8101d48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101af6:	681b      	ldr	r3, [r3, #0]
 8101af8:	f003 0320 	and.w	r3, r3, #32
 8101afc:	2b00      	cmp	r3, #0
 8101afe:	d009      	beq.n	8101b14 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8101b00:	4b91      	ldr	r3, [pc, #580]	@ (8101d48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101b02:	681b      	ldr	r3, [r3, #0]
 8101b04:	08db      	lsrs	r3, r3, #3
 8101b06:	f003 0303 	and.w	r3, r3, #3
 8101b0a:	4a90      	ldr	r2, [pc, #576]	@ (8101d4c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101b0c:	fa22 f303 	lsr.w	r3, r2, r3
 8101b10:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8101b12:	e111      	b.n	8101d38 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8101b14:	4b8d      	ldr	r3, [pc, #564]	@ (8101d4c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101b16:	61bb      	str	r3, [r7, #24]
      break;
 8101b18:	e10e      	b.n	8101d38 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8101b1a:	4b8d      	ldr	r3, [pc, #564]	@ (8101d50 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8101b1c:	61bb      	str	r3, [r7, #24]
      break;
 8101b1e:	e10b      	b.n	8101d38 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8101b20:	4b8c      	ldr	r3, [pc, #560]	@ (8101d54 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8101b22:	61bb      	str	r3, [r7, #24]
      break;
 8101b24:	e108      	b.n	8101d38 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8101b26:	4b88      	ldr	r3, [pc, #544]	@ (8101d48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8101b2a:	f003 0303 	and.w	r3, r3, #3
 8101b2e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8101b30:	4b85      	ldr	r3, [pc, #532]	@ (8101d48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8101b34:	091b      	lsrs	r3, r3, #4
 8101b36:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8101b3a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8101b3c:	4b82      	ldr	r3, [pc, #520]	@ (8101d48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101b3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101b40:	f003 0301 	and.w	r3, r3, #1
 8101b44:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8101b46:	4b80      	ldr	r3, [pc, #512]	@ (8101d48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101b48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8101b4a:	08db      	lsrs	r3, r3, #3
 8101b4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8101b50:	68fa      	ldr	r2, [r7, #12]
 8101b52:	fb02 f303 	mul.w	r3, r2, r3
 8101b56:	ee07 3a90 	vmov	s15, r3
 8101b5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101b5e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8101b62:	693b      	ldr	r3, [r7, #16]
 8101b64:	2b00      	cmp	r3, #0
 8101b66:	f000 80e1 	beq.w	8101d2c <HAL_RCC_GetSysClockFreq+0x2b8>
 8101b6a:	697b      	ldr	r3, [r7, #20]
 8101b6c:	2b02      	cmp	r3, #2
 8101b6e:	f000 8083 	beq.w	8101c78 <HAL_RCC_GetSysClockFreq+0x204>
 8101b72:	697b      	ldr	r3, [r7, #20]
 8101b74:	2b02      	cmp	r3, #2
 8101b76:	f200 80a1 	bhi.w	8101cbc <HAL_RCC_GetSysClockFreq+0x248>
 8101b7a:	697b      	ldr	r3, [r7, #20]
 8101b7c:	2b00      	cmp	r3, #0
 8101b7e:	d003      	beq.n	8101b88 <HAL_RCC_GetSysClockFreq+0x114>
 8101b80:	697b      	ldr	r3, [r7, #20]
 8101b82:	2b01      	cmp	r3, #1
 8101b84:	d056      	beq.n	8101c34 <HAL_RCC_GetSysClockFreq+0x1c0>
 8101b86:	e099      	b.n	8101cbc <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8101b88:	4b6f      	ldr	r3, [pc, #444]	@ (8101d48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101b8a:	681b      	ldr	r3, [r3, #0]
 8101b8c:	f003 0320 	and.w	r3, r3, #32
 8101b90:	2b00      	cmp	r3, #0
 8101b92:	d02d      	beq.n	8101bf0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8101b94:	4b6c      	ldr	r3, [pc, #432]	@ (8101d48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101b96:	681b      	ldr	r3, [r3, #0]
 8101b98:	08db      	lsrs	r3, r3, #3
 8101b9a:	f003 0303 	and.w	r3, r3, #3
 8101b9e:	4a6b      	ldr	r2, [pc, #428]	@ (8101d4c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101ba0:	fa22 f303 	lsr.w	r3, r2, r3
 8101ba4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8101ba6:	687b      	ldr	r3, [r7, #4]
 8101ba8:	ee07 3a90 	vmov	s15, r3
 8101bac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101bb0:	693b      	ldr	r3, [r7, #16]
 8101bb2:	ee07 3a90 	vmov	s15, r3
 8101bb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101bba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101bbe:	4b62      	ldr	r3, [pc, #392]	@ (8101d48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101bc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101bc6:	ee07 3a90 	vmov	s15, r3
 8101bca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101bce:	ed97 6a02 	vldr	s12, [r7, #8]
 8101bd2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8101d58 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101bd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101bda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101bde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8101be2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101be6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101bea:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8101bee:	e087      	b.n	8101d00 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8101bf0:	693b      	ldr	r3, [r7, #16]
 8101bf2:	ee07 3a90 	vmov	s15, r3
 8101bf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101bfa:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8101d5c <HAL_RCC_GetSysClockFreq+0x2e8>
 8101bfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101c02:	4b51      	ldr	r3, [pc, #324]	@ (8101d48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101c06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101c0a:	ee07 3a90 	vmov	s15, r3
 8101c0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101c12:	ed97 6a02 	vldr	s12, [r7, #8]
 8101c16:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8101d58 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101c1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101c1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101c22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8101c26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101c2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101c2e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8101c32:	e065      	b.n	8101d00 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8101c34:	693b      	ldr	r3, [r7, #16]
 8101c36:	ee07 3a90 	vmov	s15, r3
 8101c3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101c3e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8101d60 <HAL_RCC_GetSysClockFreq+0x2ec>
 8101c42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101c46:	4b40      	ldr	r3, [pc, #256]	@ (8101d48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101c4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101c4e:	ee07 3a90 	vmov	s15, r3
 8101c52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101c56:	ed97 6a02 	vldr	s12, [r7, #8]
 8101c5a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8101d58 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101c5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101c62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101c66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8101c6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101c6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101c72:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8101c76:	e043      	b.n	8101d00 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8101c78:	693b      	ldr	r3, [r7, #16]
 8101c7a:	ee07 3a90 	vmov	s15, r3
 8101c7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101c82:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8101d64 <HAL_RCC_GetSysClockFreq+0x2f0>
 8101c86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101c8a:	4b2f      	ldr	r3, [pc, #188]	@ (8101d48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101c8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101c92:	ee07 3a90 	vmov	s15, r3
 8101c96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101c9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8101c9e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8101d58 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101ca2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101ca6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101caa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8101cae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101cb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101cb6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8101cba:	e021      	b.n	8101d00 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8101cbc:	693b      	ldr	r3, [r7, #16]
 8101cbe:	ee07 3a90 	vmov	s15, r3
 8101cc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101cc6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8101d60 <HAL_RCC_GetSysClockFreq+0x2ec>
 8101cca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101cce:	4b1e      	ldr	r3, [pc, #120]	@ (8101d48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101cd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101cd6:	ee07 3a90 	vmov	s15, r3
 8101cda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101cde:	ed97 6a02 	vldr	s12, [r7, #8]
 8101ce2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8101d58 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101ce6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101cea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101cee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8101cf2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101cf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101cfa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8101cfe:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8101d00:	4b11      	ldr	r3, [pc, #68]	@ (8101d48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101d02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101d04:	0a5b      	lsrs	r3, r3, #9
 8101d06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8101d0a:	3301      	adds	r3, #1
 8101d0c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8101d0e:	683b      	ldr	r3, [r7, #0]
 8101d10:	ee07 3a90 	vmov	s15, r3
 8101d14:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8101d18:	edd7 6a07 	vldr	s13, [r7, #28]
 8101d1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8101d20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8101d24:	ee17 3a90 	vmov	r3, s15
 8101d28:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8101d2a:	e005      	b.n	8101d38 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8101d2c:	2300      	movs	r3, #0
 8101d2e:	61bb      	str	r3, [r7, #24]
      break;
 8101d30:	e002      	b.n	8101d38 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8101d32:	4b07      	ldr	r3, [pc, #28]	@ (8101d50 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8101d34:	61bb      	str	r3, [r7, #24]
      break;
 8101d36:	bf00      	nop
  }

  return sysclockfreq;
 8101d38:	69bb      	ldr	r3, [r7, #24]
}
 8101d3a:	4618      	mov	r0, r3
 8101d3c:	3724      	adds	r7, #36	@ 0x24
 8101d3e:	46bd      	mov	sp, r7
 8101d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101d44:	4770      	bx	lr
 8101d46:	bf00      	nop
 8101d48:	58024400 	.word	0x58024400
 8101d4c:	03d09000 	.word	0x03d09000
 8101d50:	003d0900 	.word	0x003d0900
 8101d54:	017d7840 	.word	0x017d7840
 8101d58:	46000000 	.word	0x46000000
 8101d5c:	4c742400 	.word	0x4c742400
 8101d60:	4a742400 	.word	0x4a742400
 8101d64:	4bbebc20 	.word	0x4bbebc20

08101d68 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8101d68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8101d6c:	b0ca      	sub	sp, #296	@ 0x128
 8101d6e:	af00      	add	r7, sp, #0
 8101d70:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8101d74:	2300      	movs	r3, #0
 8101d76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8101d7a:	2300      	movs	r3, #0
 8101d7c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8101d80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101d88:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8101d8c:	2500      	movs	r5, #0
 8101d8e:	ea54 0305 	orrs.w	r3, r4, r5
 8101d92:	d049      	beq.n	8101e28 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8101d94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101d98:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8101d9a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8101d9e:	d02f      	beq.n	8101e00 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8101da0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8101da4:	d828      	bhi.n	8101df8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8101da6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8101daa:	d01a      	beq.n	8101de2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8101dac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8101db0:	d822      	bhi.n	8101df8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8101db2:	2b00      	cmp	r3, #0
 8101db4:	d003      	beq.n	8101dbe <HAL_RCCEx_PeriphCLKConfig+0x56>
 8101db6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8101dba:	d007      	beq.n	8101dcc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8101dbc:	e01c      	b.n	8101df8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101dbe:	4bb8      	ldr	r3, [pc, #736]	@ (81020a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101dc2:	4ab7      	ldr	r2, [pc, #732]	@ (81020a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101dc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101dc8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8101dca:	e01a      	b.n	8101e02 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8101dcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101dd0:	3308      	adds	r3, #8
 8101dd2:	2102      	movs	r1, #2
 8101dd4:	4618      	mov	r0, r3
 8101dd6:	f001 f9d1 	bl	810317c <RCCEx_PLL2_Config>
 8101dda:	4603      	mov	r3, r0
 8101ddc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8101de0:	e00f      	b.n	8101e02 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8101de2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101de6:	3328      	adds	r3, #40	@ 0x28
 8101de8:	2102      	movs	r1, #2
 8101dea:	4618      	mov	r0, r3
 8101dec:	f001 fa78 	bl	81032e0 <RCCEx_PLL3_Config>
 8101df0:	4603      	mov	r3, r0
 8101df2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8101df6:	e004      	b.n	8101e02 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8101df8:	2301      	movs	r3, #1
 8101dfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101dfe:	e000      	b.n	8101e02 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8101e00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101e02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101e06:	2b00      	cmp	r3, #0
 8101e08:	d10a      	bne.n	8101e20 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8101e0a:	4ba5      	ldr	r3, [pc, #660]	@ (81020a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101e0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8101e0e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8101e12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101e16:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8101e18:	4aa1      	ldr	r2, [pc, #644]	@ (81020a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101e1a:	430b      	orrs	r3, r1
 8101e1c:	6513      	str	r3, [r2, #80]	@ 0x50
 8101e1e:	e003      	b.n	8101e28 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101e20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101e24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8101e28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101e30:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8101e34:	f04f 0900 	mov.w	r9, #0
 8101e38:	ea58 0309 	orrs.w	r3, r8, r9
 8101e3c:	d047      	beq.n	8101ece <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8101e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101e42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101e44:	2b04      	cmp	r3, #4
 8101e46:	d82a      	bhi.n	8101e9e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8101e48:	a201      	add	r2, pc, #4	@ (adr r2, 8101e50 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8101e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101e4e:	bf00      	nop
 8101e50:	08101e65 	.word	0x08101e65
 8101e54:	08101e73 	.word	0x08101e73
 8101e58:	08101e89 	.word	0x08101e89
 8101e5c:	08101ea7 	.word	0x08101ea7
 8101e60:	08101ea7 	.word	0x08101ea7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101e64:	4b8e      	ldr	r3, [pc, #568]	@ (81020a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101e68:	4a8d      	ldr	r2, [pc, #564]	@ (81020a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101e6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101e6e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101e70:	e01a      	b.n	8101ea8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8101e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101e76:	3308      	adds	r3, #8
 8101e78:	2100      	movs	r1, #0
 8101e7a:	4618      	mov	r0, r3
 8101e7c:	f001 f97e 	bl	810317c <RCCEx_PLL2_Config>
 8101e80:	4603      	mov	r3, r0
 8101e82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101e86:	e00f      	b.n	8101ea8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8101e88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101e8c:	3328      	adds	r3, #40	@ 0x28
 8101e8e:	2100      	movs	r1, #0
 8101e90:	4618      	mov	r0, r3
 8101e92:	f001 fa25 	bl	81032e0 <RCCEx_PLL3_Config>
 8101e96:	4603      	mov	r3, r0
 8101e98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101e9c:	e004      	b.n	8101ea8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8101e9e:	2301      	movs	r3, #1
 8101ea0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101ea4:	e000      	b.n	8101ea8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8101ea6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101ea8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101eac:	2b00      	cmp	r3, #0
 8101eae:	d10a      	bne.n	8101ec6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8101eb0:	4b7b      	ldr	r3, [pc, #492]	@ (81020a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101eb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8101eb4:	f023 0107 	bic.w	r1, r3, #7
 8101eb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101ebc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101ebe:	4a78      	ldr	r2, [pc, #480]	@ (81020a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101ec0:	430b      	orrs	r3, r1
 8101ec2:	6513      	str	r3, [r2, #80]	@ 0x50
 8101ec4:	e003      	b.n	8101ece <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101ec6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101eca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8101ece:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101ed6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8101eda:	f04f 0b00 	mov.w	fp, #0
 8101ede:	ea5a 030b 	orrs.w	r3, sl, fp
 8101ee2:	d04c      	beq.n	8101f7e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8101ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101ee8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8101eea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8101eee:	d030      	beq.n	8101f52 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8101ef0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8101ef4:	d829      	bhi.n	8101f4a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8101ef6:	2bc0      	cmp	r3, #192	@ 0xc0
 8101ef8:	d02d      	beq.n	8101f56 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8101efa:	2bc0      	cmp	r3, #192	@ 0xc0
 8101efc:	d825      	bhi.n	8101f4a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8101efe:	2b80      	cmp	r3, #128	@ 0x80
 8101f00:	d018      	beq.n	8101f34 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8101f02:	2b80      	cmp	r3, #128	@ 0x80
 8101f04:	d821      	bhi.n	8101f4a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8101f06:	2b00      	cmp	r3, #0
 8101f08:	d002      	beq.n	8101f10 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8101f0a:	2b40      	cmp	r3, #64	@ 0x40
 8101f0c:	d007      	beq.n	8101f1e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8101f0e:	e01c      	b.n	8101f4a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101f10:	4b63      	ldr	r3, [pc, #396]	@ (81020a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101f14:	4a62      	ldr	r2, [pc, #392]	@ (81020a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101f16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101f1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8101f1c:	e01c      	b.n	8101f58 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8101f1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101f22:	3308      	adds	r3, #8
 8101f24:	2100      	movs	r1, #0
 8101f26:	4618      	mov	r0, r3
 8101f28:	f001 f928 	bl	810317c <RCCEx_PLL2_Config>
 8101f2c:	4603      	mov	r3, r0
 8101f2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8101f32:	e011      	b.n	8101f58 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8101f34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101f38:	3328      	adds	r3, #40	@ 0x28
 8101f3a:	2100      	movs	r1, #0
 8101f3c:	4618      	mov	r0, r3
 8101f3e:	f001 f9cf 	bl	81032e0 <RCCEx_PLL3_Config>
 8101f42:	4603      	mov	r3, r0
 8101f44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8101f48:	e006      	b.n	8101f58 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8101f4a:	2301      	movs	r3, #1
 8101f4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101f50:	e002      	b.n	8101f58 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8101f52:	bf00      	nop
 8101f54:	e000      	b.n	8101f58 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8101f56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101f58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101f5c:	2b00      	cmp	r3, #0
 8101f5e:	d10a      	bne.n	8101f76 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8101f60:	4b4f      	ldr	r3, [pc, #316]	@ (81020a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101f62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8101f64:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8101f68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101f6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8101f6e:	4a4c      	ldr	r2, [pc, #304]	@ (81020a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101f70:	430b      	orrs	r3, r1
 8101f72:	6513      	str	r3, [r2, #80]	@ 0x50
 8101f74:	e003      	b.n	8101f7e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101f76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101f7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8101f7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101f86:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8101f8a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8101f8e:	2300      	movs	r3, #0
 8101f90:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8101f94:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8101f98:	460b      	mov	r3, r1
 8101f9a:	4313      	orrs	r3, r2
 8101f9c:	d053      	beq.n	8102046 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8101f9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101fa2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8101fa6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8101faa:	d035      	beq.n	8102018 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8101fac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8101fb0:	d82e      	bhi.n	8102010 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8101fb2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8101fb6:	d031      	beq.n	810201c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8101fb8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8101fbc:	d828      	bhi.n	8102010 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8101fbe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8101fc2:	d01a      	beq.n	8101ffa <HAL_RCCEx_PeriphCLKConfig+0x292>
 8101fc4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8101fc8:	d822      	bhi.n	8102010 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8101fca:	2b00      	cmp	r3, #0
 8101fcc:	d003      	beq.n	8101fd6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8101fce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8101fd2:	d007      	beq.n	8101fe4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8101fd4:	e01c      	b.n	8102010 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101fd6:	4b32      	ldr	r3, [pc, #200]	@ (81020a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101fda:	4a31      	ldr	r2, [pc, #196]	@ (81020a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101fdc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101fe0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101fe2:	e01c      	b.n	810201e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8101fe4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101fe8:	3308      	adds	r3, #8
 8101fea:	2100      	movs	r1, #0
 8101fec:	4618      	mov	r0, r3
 8101fee:	f001 f8c5 	bl	810317c <RCCEx_PLL2_Config>
 8101ff2:	4603      	mov	r3, r0
 8101ff4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8101ff8:	e011      	b.n	810201e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8101ffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101ffe:	3328      	adds	r3, #40	@ 0x28
 8102000:	2100      	movs	r1, #0
 8102002:	4618      	mov	r0, r3
 8102004:	f001 f96c 	bl	81032e0 <RCCEx_PLL3_Config>
 8102008:	4603      	mov	r3, r0
 810200a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 810200e:	e006      	b.n	810201e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8102010:	2301      	movs	r3, #1
 8102012:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102016:	e002      	b.n	810201e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8102018:	bf00      	nop
 810201a:	e000      	b.n	810201e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 810201c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810201e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102022:	2b00      	cmp	r3, #0
 8102024:	d10b      	bne.n	810203e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8102026:	4b1e      	ldr	r3, [pc, #120]	@ (81020a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810202a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 810202e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102032:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8102036:	4a1a      	ldr	r2, [pc, #104]	@ (81020a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102038:	430b      	orrs	r3, r1
 810203a:	6593      	str	r3, [r2, #88]	@ 0x58
 810203c:	e003      	b.n	8102046 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810203e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102042:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8102046:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810204a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810204e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8102052:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8102056:	2300      	movs	r3, #0
 8102058:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 810205c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8102060:	460b      	mov	r3, r1
 8102062:	4313      	orrs	r3, r2
 8102064:	d056      	beq.n	8102114 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8102066:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810206a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 810206e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8102072:	d038      	beq.n	81020e6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8102074:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8102078:	d831      	bhi.n	81020de <HAL_RCCEx_PeriphCLKConfig+0x376>
 810207a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 810207e:	d034      	beq.n	81020ea <HAL_RCCEx_PeriphCLKConfig+0x382>
 8102080:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8102084:	d82b      	bhi.n	81020de <HAL_RCCEx_PeriphCLKConfig+0x376>
 8102086:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 810208a:	d01d      	beq.n	81020c8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 810208c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8102090:	d825      	bhi.n	81020de <HAL_RCCEx_PeriphCLKConfig+0x376>
 8102092:	2b00      	cmp	r3, #0
 8102094:	d006      	beq.n	81020a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8102096:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 810209a:	d00a      	beq.n	81020b2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 810209c:	e01f      	b.n	81020de <HAL_RCCEx_PeriphCLKConfig+0x376>
 810209e:	bf00      	nop
 81020a0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81020a4:	4ba2      	ldr	r3, [pc, #648]	@ (8102330 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81020a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81020a8:	4aa1      	ldr	r2, [pc, #644]	@ (8102330 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81020aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81020ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81020b0:	e01c      	b.n	81020ec <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81020b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81020b6:	3308      	adds	r3, #8
 81020b8:	2100      	movs	r1, #0
 81020ba:	4618      	mov	r0, r3
 81020bc:	f001 f85e 	bl	810317c <RCCEx_PLL2_Config>
 81020c0:	4603      	mov	r3, r0
 81020c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 81020c6:	e011      	b.n	81020ec <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81020c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81020cc:	3328      	adds	r3, #40	@ 0x28
 81020ce:	2100      	movs	r1, #0
 81020d0:	4618      	mov	r0, r3
 81020d2:	f001 f905 	bl	81032e0 <RCCEx_PLL3_Config>
 81020d6:	4603      	mov	r3, r0
 81020d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81020dc:	e006      	b.n	81020ec <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 81020de:	2301      	movs	r3, #1
 81020e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81020e4:	e002      	b.n	81020ec <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 81020e6:	bf00      	nop
 81020e8:	e000      	b.n	81020ec <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 81020ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 81020ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81020f0:	2b00      	cmp	r3, #0
 81020f2:	d10b      	bne.n	810210c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 81020f4:	4b8e      	ldr	r3, [pc, #568]	@ (8102330 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81020f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81020f8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 81020fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102100:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8102104:	4a8a      	ldr	r2, [pc, #552]	@ (8102330 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102106:	430b      	orrs	r3, r1
 8102108:	6593      	str	r3, [r2, #88]	@ 0x58
 810210a:	e003      	b.n	8102114 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810210c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102110:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8102114:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102118:	e9d3 2300 	ldrd	r2, r3, [r3]
 810211c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8102120:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8102124:	2300      	movs	r3, #0
 8102126:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 810212a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 810212e:	460b      	mov	r3, r1
 8102130:	4313      	orrs	r3, r2
 8102132:	d03a      	beq.n	81021aa <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8102134:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810213a:	2b30      	cmp	r3, #48	@ 0x30
 810213c:	d01f      	beq.n	810217e <HAL_RCCEx_PeriphCLKConfig+0x416>
 810213e:	2b30      	cmp	r3, #48	@ 0x30
 8102140:	d819      	bhi.n	8102176 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8102142:	2b20      	cmp	r3, #32
 8102144:	d00c      	beq.n	8102160 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8102146:	2b20      	cmp	r3, #32
 8102148:	d815      	bhi.n	8102176 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 810214a:	2b00      	cmp	r3, #0
 810214c:	d019      	beq.n	8102182 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 810214e:	2b10      	cmp	r3, #16
 8102150:	d111      	bne.n	8102176 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102152:	4b77      	ldr	r3, [pc, #476]	@ (8102330 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102156:	4a76      	ldr	r2, [pc, #472]	@ (8102330 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102158:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810215c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 810215e:	e011      	b.n	8102184 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8102160:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102164:	3308      	adds	r3, #8
 8102166:	2102      	movs	r1, #2
 8102168:	4618      	mov	r0, r3
 810216a:	f001 f807 	bl	810317c <RCCEx_PLL2_Config>
 810216e:	4603      	mov	r3, r0
 8102170:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8102174:	e006      	b.n	8102184 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8102176:	2301      	movs	r3, #1
 8102178:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810217c:	e002      	b.n	8102184 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 810217e:	bf00      	nop
 8102180:	e000      	b.n	8102184 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8102182:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102184:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102188:	2b00      	cmp	r3, #0
 810218a:	d10a      	bne.n	81021a2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 810218c:	4b68      	ldr	r3, [pc, #416]	@ (8102330 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810218e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8102190:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8102194:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102198:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810219a:	4a65      	ldr	r2, [pc, #404]	@ (8102330 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810219c:	430b      	orrs	r3, r1
 810219e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 81021a0:	e003      	b.n	81021aa <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81021a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81021a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 81021aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81021ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 81021b2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 81021b6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 81021ba:	2300      	movs	r3, #0
 81021bc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 81021c0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 81021c4:	460b      	mov	r3, r1
 81021c6:	4313      	orrs	r3, r2
 81021c8:	d051      	beq.n	810226e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 81021ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81021ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81021d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81021d4:	d035      	beq.n	8102242 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 81021d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81021da:	d82e      	bhi.n	810223a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 81021dc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 81021e0:	d031      	beq.n	8102246 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 81021e2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 81021e6:	d828      	bhi.n	810223a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 81021e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 81021ec:	d01a      	beq.n	8102224 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 81021ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 81021f2:	d822      	bhi.n	810223a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 81021f4:	2b00      	cmp	r3, #0
 81021f6:	d003      	beq.n	8102200 <HAL_RCCEx_PeriphCLKConfig+0x498>
 81021f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 81021fc:	d007      	beq.n	810220e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 81021fe:	e01c      	b.n	810223a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102200:	4b4b      	ldr	r3, [pc, #300]	@ (8102330 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102204:	4a4a      	ldr	r2, [pc, #296]	@ (8102330 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102206:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810220a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 810220c:	e01c      	b.n	8102248 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810220e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102212:	3308      	adds	r3, #8
 8102214:	2100      	movs	r1, #0
 8102216:	4618      	mov	r0, r3
 8102218:	f000 ffb0 	bl	810317c <RCCEx_PLL2_Config>
 810221c:	4603      	mov	r3, r0
 810221e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8102222:	e011      	b.n	8102248 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8102224:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102228:	3328      	adds	r3, #40	@ 0x28
 810222a:	2100      	movs	r1, #0
 810222c:	4618      	mov	r0, r3
 810222e:	f001 f857 	bl	81032e0 <RCCEx_PLL3_Config>
 8102232:	4603      	mov	r3, r0
 8102234:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8102238:	e006      	b.n	8102248 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810223a:	2301      	movs	r3, #1
 810223c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102240:	e002      	b.n	8102248 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8102242:	bf00      	nop
 8102244:	e000      	b.n	8102248 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8102246:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102248:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810224c:	2b00      	cmp	r3, #0
 810224e:	d10a      	bne.n	8102266 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8102250:	4b37      	ldr	r3, [pc, #220]	@ (8102330 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102252:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102254:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8102258:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810225c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 810225e:	4a34      	ldr	r2, [pc, #208]	@ (8102330 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102260:	430b      	orrs	r3, r1
 8102262:	6513      	str	r3, [r2, #80]	@ 0x50
 8102264:	e003      	b.n	810226e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102266:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810226a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 810226e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102276:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 810227a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 810227e:	2300      	movs	r3, #0
 8102280:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8102284:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8102288:	460b      	mov	r3, r1
 810228a:	4313      	orrs	r3, r2
 810228c:	d056      	beq.n	810233c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 810228e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102292:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8102294:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8102298:	d033      	beq.n	8102302 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 810229a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 810229e:	d82c      	bhi.n	81022fa <HAL_RCCEx_PeriphCLKConfig+0x592>
 81022a0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 81022a4:	d02f      	beq.n	8102306 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 81022a6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 81022aa:	d826      	bhi.n	81022fa <HAL_RCCEx_PeriphCLKConfig+0x592>
 81022ac:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 81022b0:	d02b      	beq.n	810230a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 81022b2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 81022b6:	d820      	bhi.n	81022fa <HAL_RCCEx_PeriphCLKConfig+0x592>
 81022b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81022bc:	d012      	beq.n	81022e4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 81022be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81022c2:	d81a      	bhi.n	81022fa <HAL_RCCEx_PeriphCLKConfig+0x592>
 81022c4:	2b00      	cmp	r3, #0
 81022c6:	d022      	beq.n	810230e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 81022c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81022cc:	d115      	bne.n	81022fa <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81022ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81022d2:	3308      	adds	r3, #8
 81022d4:	2101      	movs	r1, #1
 81022d6:	4618      	mov	r0, r3
 81022d8:	f000 ff50 	bl	810317c <RCCEx_PLL2_Config>
 81022dc:	4603      	mov	r3, r0
 81022de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 81022e2:	e015      	b.n	8102310 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81022e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81022e8:	3328      	adds	r3, #40	@ 0x28
 81022ea:	2101      	movs	r1, #1
 81022ec:	4618      	mov	r0, r3
 81022ee:	f000 fff7 	bl	81032e0 <RCCEx_PLL3_Config>
 81022f2:	4603      	mov	r3, r0
 81022f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 81022f8:	e00a      	b.n	8102310 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81022fa:	2301      	movs	r3, #1
 81022fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102300:	e006      	b.n	8102310 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8102302:	bf00      	nop
 8102304:	e004      	b.n	8102310 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8102306:	bf00      	nop
 8102308:	e002      	b.n	8102310 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 810230a:	bf00      	nop
 810230c:	e000      	b.n	8102310 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 810230e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102310:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102314:	2b00      	cmp	r3, #0
 8102316:	d10d      	bne.n	8102334 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8102318:	4b05      	ldr	r3, [pc, #20]	@ (8102330 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810231a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810231c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8102320:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102324:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8102326:	4a02      	ldr	r2, [pc, #8]	@ (8102330 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102328:	430b      	orrs	r3, r1
 810232a:	6513      	str	r3, [r2, #80]	@ 0x50
 810232c:	e006      	b.n	810233c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 810232e:	bf00      	nop
 8102330:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102334:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102338:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 810233c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102344:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8102348:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 810234c:	2300      	movs	r3, #0
 810234e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8102352:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8102356:	460b      	mov	r3, r1
 8102358:	4313      	orrs	r3, r2
 810235a:	d055      	beq.n	8102408 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 810235c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102360:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8102364:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8102368:	d033      	beq.n	81023d2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 810236a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 810236e:	d82c      	bhi.n	81023ca <HAL_RCCEx_PeriphCLKConfig+0x662>
 8102370:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8102374:	d02f      	beq.n	81023d6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8102376:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810237a:	d826      	bhi.n	81023ca <HAL_RCCEx_PeriphCLKConfig+0x662>
 810237c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8102380:	d02b      	beq.n	81023da <HAL_RCCEx_PeriphCLKConfig+0x672>
 8102382:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8102386:	d820      	bhi.n	81023ca <HAL_RCCEx_PeriphCLKConfig+0x662>
 8102388:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810238c:	d012      	beq.n	81023b4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 810238e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8102392:	d81a      	bhi.n	81023ca <HAL_RCCEx_PeriphCLKConfig+0x662>
 8102394:	2b00      	cmp	r3, #0
 8102396:	d022      	beq.n	81023de <HAL_RCCEx_PeriphCLKConfig+0x676>
 8102398:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810239c:	d115      	bne.n	81023ca <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810239e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81023a2:	3308      	adds	r3, #8
 81023a4:	2101      	movs	r1, #1
 81023a6:	4618      	mov	r0, r3
 81023a8:	f000 fee8 	bl	810317c <RCCEx_PLL2_Config>
 81023ac:	4603      	mov	r3, r0
 81023ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 81023b2:	e015      	b.n	81023e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81023b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81023b8:	3328      	adds	r3, #40	@ 0x28
 81023ba:	2101      	movs	r1, #1
 81023bc:	4618      	mov	r0, r3
 81023be:	f000 ff8f 	bl	81032e0 <RCCEx_PLL3_Config>
 81023c2:	4603      	mov	r3, r0
 81023c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 81023c8:	e00a      	b.n	81023e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 81023ca:	2301      	movs	r3, #1
 81023cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81023d0:	e006      	b.n	81023e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81023d2:	bf00      	nop
 81023d4:	e004      	b.n	81023e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81023d6:	bf00      	nop
 81023d8:	e002      	b.n	81023e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81023da:	bf00      	nop
 81023dc:	e000      	b.n	81023e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81023de:	bf00      	nop
    }

    if (ret == HAL_OK)
 81023e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81023e4:	2b00      	cmp	r3, #0
 81023e6:	d10b      	bne.n	8102400 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 81023e8:	4ba4      	ldr	r3, [pc, #656]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81023ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81023ec:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 81023f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81023f4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 81023f8:	4aa0      	ldr	r2, [pc, #640]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81023fa:	430b      	orrs	r3, r1
 81023fc:	6593      	str	r3, [r2, #88]	@ 0x58
 81023fe:	e003      	b.n	8102408 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102400:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102404:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8102408:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810240c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102410:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8102414:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8102418:	2300      	movs	r3, #0
 810241a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 810241e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8102422:	460b      	mov	r3, r1
 8102424:	4313      	orrs	r3, r2
 8102426:	d037      	beq.n	8102498 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8102428:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810242c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810242e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8102432:	d00e      	beq.n	8102452 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8102434:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8102438:	d816      	bhi.n	8102468 <HAL_RCCEx_PeriphCLKConfig+0x700>
 810243a:	2b00      	cmp	r3, #0
 810243c:	d018      	beq.n	8102470 <HAL_RCCEx_PeriphCLKConfig+0x708>
 810243e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8102442:	d111      	bne.n	8102468 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102444:	4b8d      	ldr	r3, [pc, #564]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102448:	4a8c      	ldr	r2, [pc, #560]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810244a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810244e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8102450:	e00f      	b.n	8102472 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8102452:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102456:	3308      	adds	r3, #8
 8102458:	2101      	movs	r1, #1
 810245a:	4618      	mov	r0, r3
 810245c:	f000 fe8e 	bl	810317c <RCCEx_PLL2_Config>
 8102460:	4603      	mov	r3, r0
 8102462:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8102466:	e004      	b.n	8102472 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102468:	2301      	movs	r3, #1
 810246a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810246e:	e000      	b.n	8102472 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8102470:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102472:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102476:	2b00      	cmp	r3, #0
 8102478:	d10a      	bne.n	8102490 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 810247a:	4b80      	ldr	r3, [pc, #512]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810247c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810247e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8102482:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102486:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8102488:	4a7c      	ldr	r2, [pc, #496]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810248a:	430b      	orrs	r3, r1
 810248c:	6513      	str	r3, [r2, #80]	@ 0x50
 810248e:	e003      	b.n	8102498 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102490:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102494:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8102498:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810249c:	e9d3 2300 	ldrd	r2, r3, [r3]
 81024a0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 81024a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 81024a8:	2300      	movs	r3, #0
 81024aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 81024ae:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 81024b2:	460b      	mov	r3, r1
 81024b4:	4313      	orrs	r3, r2
 81024b6:	d039      	beq.n	810252c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 81024b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81024bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 81024be:	2b03      	cmp	r3, #3
 81024c0:	d81c      	bhi.n	81024fc <HAL_RCCEx_PeriphCLKConfig+0x794>
 81024c2:	a201      	add	r2, pc, #4	@ (adr r2, 81024c8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 81024c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81024c8:	08102505 	.word	0x08102505
 81024cc:	081024d9 	.word	0x081024d9
 81024d0:	081024e7 	.word	0x081024e7
 81024d4:	08102505 	.word	0x08102505
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81024d8:	4b68      	ldr	r3, [pc, #416]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81024da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81024dc:	4a67      	ldr	r2, [pc, #412]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81024de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81024e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 81024e4:	e00f      	b.n	8102506 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81024e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81024ea:	3308      	adds	r3, #8
 81024ec:	2102      	movs	r1, #2
 81024ee:	4618      	mov	r0, r3
 81024f0:	f000 fe44 	bl	810317c <RCCEx_PLL2_Config>
 81024f4:	4603      	mov	r3, r0
 81024f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 81024fa:	e004      	b.n	8102506 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 81024fc:	2301      	movs	r3, #1
 81024fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102502:	e000      	b.n	8102506 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8102504:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102506:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810250a:	2b00      	cmp	r3, #0
 810250c:	d10a      	bne.n	8102524 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 810250e:	4b5b      	ldr	r3, [pc, #364]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102510:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8102512:	f023 0103 	bic.w	r1, r3, #3
 8102516:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810251a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 810251c:	4a57      	ldr	r2, [pc, #348]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810251e:	430b      	orrs	r3, r1
 8102520:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8102522:	e003      	b.n	810252c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102524:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102528:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 810252c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102534:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8102538:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 810253c:	2300      	movs	r3, #0
 810253e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8102542:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8102546:	460b      	mov	r3, r1
 8102548:	4313      	orrs	r3, r2
 810254a:	f000 809f 	beq.w	810268c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 810254e:	4b4c      	ldr	r3, [pc, #304]	@ (8102680 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8102550:	681b      	ldr	r3, [r3, #0]
 8102552:	4a4b      	ldr	r2, [pc, #300]	@ (8102680 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8102554:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8102558:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 810255a:	f7fe fee5 	bl	8101328 <HAL_GetTick>
 810255e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8102562:	e00b      	b.n	810257c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8102564:	f7fe fee0 	bl	8101328 <HAL_GetTick>
 8102568:	4602      	mov	r2, r0
 810256a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 810256e:	1ad3      	subs	r3, r2, r3
 8102570:	2b64      	cmp	r3, #100	@ 0x64
 8102572:	d903      	bls.n	810257c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8102574:	2303      	movs	r3, #3
 8102576:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810257a:	e005      	b.n	8102588 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 810257c:	4b40      	ldr	r3, [pc, #256]	@ (8102680 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 810257e:	681b      	ldr	r3, [r3, #0]
 8102580:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8102584:	2b00      	cmp	r3, #0
 8102586:	d0ed      	beq.n	8102564 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8102588:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810258c:	2b00      	cmp	r3, #0
 810258e:	d179      	bne.n	8102684 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8102590:	4b3a      	ldr	r3, [pc, #232]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102592:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8102594:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102598:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 810259c:	4053      	eors	r3, r2
 810259e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 81025a2:	2b00      	cmp	r3, #0
 81025a4:	d015      	beq.n	81025d2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 81025a6:	4b35      	ldr	r3, [pc, #212]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81025a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81025aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 81025ae:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 81025b2:	4b32      	ldr	r3, [pc, #200]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81025b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81025b6:	4a31      	ldr	r2, [pc, #196]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81025b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 81025bc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 81025be:	4b2f      	ldr	r3, [pc, #188]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81025c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81025c2:	4a2e      	ldr	r2, [pc, #184]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81025c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 81025c8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 81025ca:	4a2c      	ldr	r2, [pc, #176]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81025cc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81025d0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 81025d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81025d6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 81025da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81025de:	d118      	bne.n	8102612 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 81025e0:	f7fe fea2 	bl	8101328 <HAL_GetTick>
 81025e4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81025e8:	e00d      	b.n	8102606 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 81025ea:	f7fe fe9d 	bl	8101328 <HAL_GetTick>
 81025ee:	4602      	mov	r2, r0
 81025f0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 81025f4:	1ad2      	subs	r2, r2, r3
 81025f6:	f241 3388 	movw	r3, #5000	@ 0x1388
 81025fa:	429a      	cmp	r2, r3
 81025fc:	d903      	bls.n	8102606 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 81025fe:	2303      	movs	r3, #3
 8102600:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8102604:	e005      	b.n	8102612 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8102606:	4b1d      	ldr	r3, [pc, #116]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102608:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810260a:	f003 0302 	and.w	r3, r3, #2
 810260e:	2b00      	cmp	r3, #0
 8102610:	d0eb      	beq.n	81025ea <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8102612:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102616:	2b00      	cmp	r3, #0
 8102618:	d12b      	bne.n	8102672 <HAL_RCCEx_PeriphCLKConfig+0x90a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 810261a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810261e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8102622:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8102626:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 810262a:	d110      	bne.n	810264e <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 810262c:	4b13      	ldr	r3, [pc, #76]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810262e:	691b      	ldr	r3, [r3, #16]
 8102630:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8102634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102638:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 810263c:	091b      	lsrs	r3, r3, #4
 810263e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8102642:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8102646:	4a0d      	ldr	r2, [pc, #52]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102648:	430b      	orrs	r3, r1
 810264a:	6113      	str	r3, [r2, #16]
 810264c:	e005      	b.n	810265a <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 810264e:	4b0b      	ldr	r3, [pc, #44]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102650:	691b      	ldr	r3, [r3, #16]
 8102652:	4a0a      	ldr	r2, [pc, #40]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102654:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8102658:	6113      	str	r3, [r2, #16]
 810265a:	4b08      	ldr	r3, [pc, #32]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810265c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 810265e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102662:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8102666:	f3c3 030b 	ubfx	r3, r3, #0, #12
 810266a:	4a04      	ldr	r2, [pc, #16]	@ (810267c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810266c:	430b      	orrs	r3, r1
 810266e:	6713      	str	r3, [r2, #112]	@ 0x70
 8102670:	e00c      	b.n	810268c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8102672:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102676:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 810267a:	e007      	b.n	810268c <HAL_RCCEx_PeriphCLKConfig+0x924>
 810267c:	58024400 	.word	0x58024400
 8102680:	58024800 	.word	0x58024800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102684:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102688:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 810268c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102694:	f002 0301 	and.w	r3, r2, #1
 8102698:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 810269c:	2300      	movs	r3, #0
 810269e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 81026a2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 81026a6:	460b      	mov	r3, r1
 81026a8:	4313      	orrs	r3, r2
 81026aa:	f000 8089 	beq.w	81027c0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 81026ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81026b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 81026b4:	2b28      	cmp	r3, #40	@ 0x28
 81026b6:	d86b      	bhi.n	8102790 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 81026b8:	a201      	add	r2, pc, #4	@ (adr r2, 81026c0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 81026ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81026be:	bf00      	nop
 81026c0:	08102799 	.word	0x08102799
 81026c4:	08102791 	.word	0x08102791
 81026c8:	08102791 	.word	0x08102791
 81026cc:	08102791 	.word	0x08102791
 81026d0:	08102791 	.word	0x08102791
 81026d4:	08102791 	.word	0x08102791
 81026d8:	08102791 	.word	0x08102791
 81026dc:	08102791 	.word	0x08102791
 81026e0:	08102765 	.word	0x08102765
 81026e4:	08102791 	.word	0x08102791
 81026e8:	08102791 	.word	0x08102791
 81026ec:	08102791 	.word	0x08102791
 81026f0:	08102791 	.word	0x08102791
 81026f4:	08102791 	.word	0x08102791
 81026f8:	08102791 	.word	0x08102791
 81026fc:	08102791 	.word	0x08102791
 8102700:	0810277b 	.word	0x0810277b
 8102704:	08102791 	.word	0x08102791
 8102708:	08102791 	.word	0x08102791
 810270c:	08102791 	.word	0x08102791
 8102710:	08102791 	.word	0x08102791
 8102714:	08102791 	.word	0x08102791
 8102718:	08102791 	.word	0x08102791
 810271c:	08102791 	.word	0x08102791
 8102720:	08102799 	.word	0x08102799
 8102724:	08102791 	.word	0x08102791
 8102728:	08102791 	.word	0x08102791
 810272c:	08102791 	.word	0x08102791
 8102730:	08102791 	.word	0x08102791
 8102734:	08102791 	.word	0x08102791
 8102738:	08102791 	.word	0x08102791
 810273c:	08102791 	.word	0x08102791
 8102740:	08102799 	.word	0x08102799
 8102744:	08102791 	.word	0x08102791
 8102748:	08102791 	.word	0x08102791
 810274c:	08102791 	.word	0x08102791
 8102750:	08102791 	.word	0x08102791
 8102754:	08102791 	.word	0x08102791
 8102758:	08102791 	.word	0x08102791
 810275c:	08102791 	.word	0x08102791
 8102760:	08102799 	.word	0x08102799
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8102764:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102768:	3308      	adds	r3, #8
 810276a:	2101      	movs	r1, #1
 810276c:	4618      	mov	r0, r3
 810276e:	f000 fd05 	bl	810317c <RCCEx_PLL2_Config>
 8102772:	4603      	mov	r3, r0
 8102774:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8102778:	e00f      	b.n	810279a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810277a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810277e:	3328      	adds	r3, #40	@ 0x28
 8102780:	2101      	movs	r1, #1
 8102782:	4618      	mov	r0, r3
 8102784:	f000 fdac 	bl	81032e0 <RCCEx_PLL3_Config>
 8102788:	4603      	mov	r3, r0
 810278a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 810278e:	e004      	b.n	810279a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102790:	2301      	movs	r3, #1
 8102792:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102796:	e000      	b.n	810279a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8102798:	bf00      	nop
    }

    if (ret == HAL_OK)
 810279a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810279e:	2b00      	cmp	r3, #0
 81027a0:	d10a      	bne.n	81027b8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 81027a2:	4bbf      	ldr	r3, [pc, #764]	@ (8102aa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81027a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81027a6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 81027aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81027ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 81027b0:	4abb      	ldr	r2, [pc, #748]	@ (8102aa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81027b2:	430b      	orrs	r3, r1
 81027b4:	6553      	str	r3, [r2, #84]	@ 0x54
 81027b6:	e003      	b.n	81027c0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81027b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81027bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 81027c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81027c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81027c8:	f002 0302 	and.w	r3, r2, #2
 81027cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 81027d0:	2300      	movs	r3, #0
 81027d2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 81027d6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 81027da:	460b      	mov	r3, r1
 81027dc:	4313      	orrs	r3, r2
 81027de:	d041      	beq.n	8102864 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 81027e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81027e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 81027e6:	2b05      	cmp	r3, #5
 81027e8:	d824      	bhi.n	8102834 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 81027ea:	a201      	add	r2, pc, #4	@ (adr r2, 81027f0 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 81027ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81027f0:	0810283d 	.word	0x0810283d
 81027f4:	08102809 	.word	0x08102809
 81027f8:	0810281f 	.word	0x0810281f
 81027fc:	0810283d 	.word	0x0810283d
 8102800:	0810283d 	.word	0x0810283d
 8102804:	0810283d 	.word	0x0810283d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8102808:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810280c:	3308      	adds	r3, #8
 810280e:	2101      	movs	r1, #1
 8102810:	4618      	mov	r0, r3
 8102812:	f000 fcb3 	bl	810317c <RCCEx_PLL2_Config>
 8102816:	4603      	mov	r3, r0
 8102818:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 810281c:	e00f      	b.n	810283e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810281e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102822:	3328      	adds	r3, #40	@ 0x28
 8102824:	2101      	movs	r1, #1
 8102826:	4618      	mov	r0, r3
 8102828:	f000 fd5a 	bl	81032e0 <RCCEx_PLL3_Config>
 810282c:	4603      	mov	r3, r0
 810282e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8102832:	e004      	b.n	810283e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102834:	2301      	movs	r3, #1
 8102836:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810283a:	e000      	b.n	810283e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 810283c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810283e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102842:	2b00      	cmp	r3, #0
 8102844:	d10a      	bne.n	810285c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8102846:	4b96      	ldr	r3, [pc, #600]	@ (8102aa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102848:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810284a:	f023 0107 	bic.w	r1, r3, #7
 810284e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102852:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8102854:	4a92      	ldr	r2, [pc, #584]	@ (8102aa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102856:	430b      	orrs	r3, r1
 8102858:	6553      	str	r3, [r2, #84]	@ 0x54
 810285a:	e003      	b.n	8102864 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810285c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102860:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8102864:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102868:	e9d3 2300 	ldrd	r2, r3, [r3]
 810286c:	f002 0304 	and.w	r3, r2, #4
 8102870:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8102874:	2300      	movs	r3, #0
 8102876:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 810287a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 810287e:	460b      	mov	r3, r1
 8102880:	4313      	orrs	r3, r2
 8102882:	d044      	beq.n	810290e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8102884:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102888:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 810288c:	2b05      	cmp	r3, #5
 810288e:	d825      	bhi.n	81028dc <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8102890:	a201      	add	r2, pc, #4	@ (adr r2, 8102898 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8102892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102896:	bf00      	nop
 8102898:	081028e5 	.word	0x081028e5
 810289c:	081028b1 	.word	0x081028b1
 81028a0:	081028c7 	.word	0x081028c7
 81028a4:	081028e5 	.word	0x081028e5
 81028a8:	081028e5 	.word	0x081028e5
 81028ac:	081028e5 	.word	0x081028e5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81028b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81028b4:	3308      	adds	r3, #8
 81028b6:	2101      	movs	r1, #1
 81028b8:	4618      	mov	r0, r3
 81028ba:	f000 fc5f 	bl	810317c <RCCEx_PLL2_Config>
 81028be:	4603      	mov	r3, r0
 81028c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 81028c4:	e00f      	b.n	81028e6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81028c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81028ca:	3328      	adds	r3, #40	@ 0x28
 81028cc:	2101      	movs	r1, #1
 81028ce:	4618      	mov	r0, r3
 81028d0:	f000 fd06 	bl	81032e0 <RCCEx_PLL3_Config>
 81028d4:	4603      	mov	r3, r0
 81028d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 81028da:	e004      	b.n	81028e6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81028dc:	2301      	movs	r3, #1
 81028de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81028e2:	e000      	b.n	81028e6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 81028e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 81028e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81028ea:	2b00      	cmp	r3, #0
 81028ec:	d10b      	bne.n	8102906 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 81028ee:	4b6c      	ldr	r3, [pc, #432]	@ (8102aa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81028f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81028f2:	f023 0107 	bic.w	r1, r3, #7
 81028f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81028fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 81028fe:	4a68      	ldr	r2, [pc, #416]	@ (8102aa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102900:	430b      	orrs	r3, r1
 8102902:	6593      	str	r3, [r2, #88]	@ 0x58
 8102904:	e003      	b.n	810290e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102906:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810290a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 810290e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102916:	f002 0320 	and.w	r3, r2, #32
 810291a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 810291e:	2300      	movs	r3, #0
 8102920:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8102924:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8102928:	460b      	mov	r3, r1
 810292a:	4313      	orrs	r3, r2
 810292c:	d055      	beq.n	81029da <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 810292e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102932:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8102936:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 810293a:	d033      	beq.n	81029a4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 810293c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8102940:	d82c      	bhi.n	810299c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8102942:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8102946:	d02f      	beq.n	81029a8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8102948:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810294c:	d826      	bhi.n	810299c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 810294e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8102952:	d02b      	beq.n	81029ac <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8102954:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8102958:	d820      	bhi.n	810299c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 810295a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810295e:	d012      	beq.n	8102986 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8102960:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8102964:	d81a      	bhi.n	810299c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8102966:	2b00      	cmp	r3, #0
 8102968:	d022      	beq.n	81029b0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 810296a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810296e:	d115      	bne.n	810299c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102970:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102974:	3308      	adds	r3, #8
 8102976:	2100      	movs	r1, #0
 8102978:	4618      	mov	r0, r3
 810297a:	f000 fbff 	bl	810317c <RCCEx_PLL2_Config>
 810297e:	4603      	mov	r3, r0
 8102980:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8102984:	e015      	b.n	81029b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8102986:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810298a:	3328      	adds	r3, #40	@ 0x28
 810298c:	2102      	movs	r1, #2
 810298e:	4618      	mov	r0, r3
 8102990:	f000 fca6 	bl	81032e0 <RCCEx_PLL3_Config>
 8102994:	4603      	mov	r3, r0
 8102996:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 810299a:	e00a      	b.n	81029b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810299c:	2301      	movs	r3, #1
 810299e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81029a2:	e006      	b.n	81029b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 81029a4:	bf00      	nop
 81029a6:	e004      	b.n	81029b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 81029a8:	bf00      	nop
 81029aa:	e002      	b.n	81029b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 81029ac:	bf00      	nop
 81029ae:	e000      	b.n	81029b2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 81029b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 81029b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81029b6:	2b00      	cmp	r3, #0
 81029b8:	d10b      	bne.n	81029d2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 81029ba:	4b39      	ldr	r3, [pc, #228]	@ (8102aa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81029bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81029be:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 81029c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81029c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 81029ca:	4a35      	ldr	r2, [pc, #212]	@ (8102aa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81029cc:	430b      	orrs	r3, r1
 81029ce:	6553      	str	r3, [r2, #84]	@ 0x54
 81029d0:	e003      	b.n	81029da <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81029d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81029d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 81029da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81029de:	e9d3 2300 	ldrd	r2, r3, [r3]
 81029e2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 81029e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 81029ea:	2300      	movs	r3, #0
 81029ec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 81029f0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 81029f4:	460b      	mov	r3, r1
 81029f6:	4313      	orrs	r3, r2
 81029f8:	d058      	beq.n	8102aac <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 81029fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81029fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8102a02:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8102a06:	d033      	beq.n	8102a70 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8102a08:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8102a0c:	d82c      	bhi.n	8102a68 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8102a0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8102a12:	d02f      	beq.n	8102a74 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8102a14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8102a18:	d826      	bhi.n	8102a68 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8102a1a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8102a1e:	d02b      	beq.n	8102a78 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8102a20:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8102a24:	d820      	bhi.n	8102a68 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8102a26:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8102a2a:	d012      	beq.n	8102a52 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8102a2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8102a30:	d81a      	bhi.n	8102a68 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8102a32:	2b00      	cmp	r3, #0
 8102a34:	d022      	beq.n	8102a7c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8102a36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8102a3a:	d115      	bne.n	8102a68 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102a3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a40:	3308      	adds	r3, #8
 8102a42:	2100      	movs	r1, #0
 8102a44:	4618      	mov	r0, r3
 8102a46:	f000 fb99 	bl	810317c <RCCEx_PLL2_Config>
 8102a4a:	4603      	mov	r3, r0
 8102a4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8102a50:	e015      	b.n	8102a7e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8102a52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a56:	3328      	adds	r3, #40	@ 0x28
 8102a58:	2102      	movs	r1, #2
 8102a5a:	4618      	mov	r0, r3
 8102a5c:	f000 fc40 	bl	81032e0 <RCCEx_PLL3_Config>
 8102a60:	4603      	mov	r3, r0
 8102a62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8102a66:	e00a      	b.n	8102a7e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102a68:	2301      	movs	r3, #1
 8102a6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102a6e:	e006      	b.n	8102a7e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8102a70:	bf00      	nop
 8102a72:	e004      	b.n	8102a7e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8102a74:	bf00      	nop
 8102a76:	e002      	b.n	8102a7e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8102a78:	bf00      	nop
 8102a7a:	e000      	b.n	8102a7e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8102a7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102a7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102a82:	2b00      	cmp	r3, #0
 8102a84:	d10e      	bne.n	8102aa4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8102a86:	4b06      	ldr	r3, [pc, #24]	@ (8102aa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102a8a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8102a8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a92:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8102a96:	4a02      	ldr	r2, [pc, #8]	@ (8102aa0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102a98:	430b      	orrs	r3, r1
 8102a9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8102a9c:	e006      	b.n	8102aac <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8102a9e:	bf00      	nop
 8102aa0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102aa4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102aa8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8102aac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102ab4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8102ab8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8102abc:	2300      	movs	r3, #0
 8102abe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8102ac2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8102ac6:	460b      	mov	r3, r1
 8102ac8:	4313      	orrs	r3, r2
 8102aca:	d055      	beq.n	8102b78 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8102acc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ad0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8102ad4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8102ad8:	d033      	beq.n	8102b42 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8102ada:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8102ade:	d82c      	bhi.n	8102b3a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8102ae0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8102ae4:	d02f      	beq.n	8102b46 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8102ae6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8102aea:	d826      	bhi.n	8102b3a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8102aec:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8102af0:	d02b      	beq.n	8102b4a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8102af2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8102af6:	d820      	bhi.n	8102b3a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8102af8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8102afc:	d012      	beq.n	8102b24 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8102afe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8102b02:	d81a      	bhi.n	8102b3a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8102b04:	2b00      	cmp	r3, #0
 8102b06:	d022      	beq.n	8102b4e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8102b08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8102b0c:	d115      	bne.n	8102b3a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102b0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b12:	3308      	adds	r3, #8
 8102b14:	2100      	movs	r1, #0
 8102b16:	4618      	mov	r0, r3
 8102b18:	f000 fb30 	bl	810317c <RCCEx_PLL2_Config>
 8102b1c:	4603      	mov	r3, r0
 8102b1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8102b22:	e015      	b.n	8102b50 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8102b24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b28:	3328      	adds	r3, #40	@ 0x28
 8102b2a:	2102      	movs	r1, #2
 8102b2c:	4618      	mov	r0, r3
 8102b2e:	f000 fbd7 	bl	81032e0 <RCCEx_PLL3_Config>
 8102b32:	4603      	mov	r3, r0
 8102b34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8102b38:	e00a      	b.n	8102b50 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102b3a:	2301      	movs	r3, #1
 8102b3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102b40:	e006      	b.n	8102b50 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8102b42:	bf00      	nop
 8102b44:	e004      	b.n	8102b50 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8102b46:	bf00      	nop
 8102b48:	e002      	b.n	8102b50 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8102b4a:	bf00      	nop
 8102b4c:	e000      	b.n	8102b50 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8102b4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102b50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102b54:	2b00      	cmp	r3, #0
 8102b56:	d10b      	bne.n	8102b70 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8102b58:	4ba1      	ldr	r3, [pc, #644]	@ (8102de0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102b5c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8102b60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b64:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8102b68:	4a9d      	ldr	r2, [pc, #628]	@ (8102de0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102b6a:	430b      	orrs	r3, r1
 8102b6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8102b6e:	e003      	b.n	8102b78 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102b70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102b74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8102b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102b80:	f002 0308 	and.w	r3, r2, #8
 8102b84:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8102b88:	2300      	movs	r3, #0
 8102b8a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8102b8e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8102b92:	460b      	mov	r3, r1
 8102b94:	4313      	orrs	r3, r2
 8102b96:	d01e      	beq.n	8102bd6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8102b98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8102ba0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8102ba4:	d10c      	bne.n	8102bc0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8102ba6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102baa:	3328      	adds	r3, #40	@ 0x28
 8102bac:	2102      	movs	r1, #2
 8102bae:	4618      	mov	r0, r3
 8102bb0:	f000 fb96 	bl	81032e0 <RCCEx_PLL3_Config>
 8102bb4:	4603      	mov	r3, r0
 8102bb6:	2b00      	cmp	r3, #0
 8102bb8:	d002      	beq.n	8102bc0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8102bba:	2301      	movs	r3, #1
 8102bbc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8102bc0:	4b87      	ldr	r3, [pc, #540]	@ (8102de0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102bc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102bc4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8102bc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102bcc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8102bd0:	4a83      	ldr	r2, [pc, #524]	@ (8102de0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102bd2:	430b      	orrs	r3, r1
 8102bd4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8102bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102bde:	f002 0310 	and.w	r3, r2, #16
 8102be2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8102be6:	2300      	movs	r3, #0
 8102be8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8102bec:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8102bf0:	460b      	mov	r3, r1
 8102bf2:	4313      	orrs	r3, r2
 8102bf4:	d01e      	beq.n	8102c34 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8102bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102bfa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8102bfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8102c02:	d10c      	bne.n	8102c1e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8102c04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c08:	3328      	adds	r3, #40	@ 0x28
 8102c0a:	2102      	movs	r1, #2
 8102c0c:	4618      	mov	r0, r3
 8102c0e:	f000 fb67 	bl	81032e0 <RCCEx_PLL3_Config>
 8102c12:	4603      	mov	r3, r0
 8102c14:	2b00      	cmp	r3, #0
 8102c16:	d002      	beq.n	8102c1e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8102c18:	2301      	movs	r3, #1
 8102c1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8102c1e:	4b70      	ldr	r3, [pc, #448]	@ (8102de0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102c20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102c22:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8102c26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8102c2e:	4a6c      	ldr	r2, [pc, #432]	@ (8102de0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102c30:	430b      	orrs	r3, r1
 8102c32:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8102c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102c3c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8102c40:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8102c44:	2300      	movs	r3, #0
 8102c46:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8102c4a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8102c4e:	460b      	mov	r3, r1
 8102c50:	4313      	orrs	r3, r2
 8102c52:	d03e      	beq.n	8102cd2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8102c54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c58:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8102c5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8102c60:	d022      	beq.n	8102ca8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8102c62:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8102c66:	d81b      	bhi.n	8102ca0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8102c68:	2b00      	cmp	r3, #0
 8102c6a:	d003      	beq.n	8102c74 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8102c6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8102c70:	d00b      	beq.n	8102c8a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8102c72:	e015      	b.n	8102ca0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102c74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c78:	3308      	adds	r3, #8
 8102c7a:	2100      	movs	r1, #0
 8102c7c:	4618      	mov	r0, r3
 8102c7e:	f000 fa7d 	bl	810317c <RCCEx_PLL2_Config>
 8102c82:	4603      	mov	r3, r0
 8102c84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8102c88:	e00f      	b.n	8102caa <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8102c8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c8e:	3328      	adds	r3, #40	@ 0x28
 8102c90:	2102      	movs	r1, #2
 8102c92:	4618      	mov	r0, r3
 8102c94:	f000 fb24 	bl	81032e0 <RCCEx_PLL3_Config>
 8102c98:	4603      	mov	r3, r0
 8102c9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8102c9e:	e004      	b.n	8102caa <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102ca0:	2301      	movs	r3, #1
 8102ca2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102ca6:	e000      	b.n	8102caa <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8102ca8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102caa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102cae:	2b00      	cmp	r3, #0
 8102cb0:	d10b      	bne.n	8102cca <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8102cb2:	4b4b      	ldr	r3, [pc, #300]	@ (8102de0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102cb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102cb6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8102cba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102cbe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8102cc2:	4a47      	ldr	r2, [pc, #284]	@ (8102de0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102cc4:	430b      	orrs	r3, r1
 8102cc6:	6593      	str	r3, [r2, #88]	@ 0x58
 8102cc8:	e003      	b.n	8102cd2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102cca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102cce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8102cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102cda:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8102cde:	67bb      	str	r3, [r7, #120]	@ 0x78
 8102ce0:	2300      	movs	r3, #0
 8102ce2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8102ce4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8102ce8:	460b      	mov	r3, r1
 8102cea:	4313      	orrs	r3, r2
 8102cec:	d03b      	beq.n	8102d66 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8102cee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8102cf6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8102cfa:	d01f      	beq.n	8102d3c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8102cfc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8102d00:	d818      	bhi.n	8102d34 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8102d02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8102d06:	d003      	beq.n	8102d10 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8102d08:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8102d0c:	d007      	beq.n	8102d1e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8102d0e:	e011      	b.n	8102d34 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102d10:	4b33      	ldr	r3, [pc, #204]	@ (8102de0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102d14:	4a32      	ldr	r2, [pc, #200]	@ (8102de0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102d16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102d1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8102d1c:	e00f      	b.n	8102d3e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8102d1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102d22:	3328      	adds	r3, #40	@ 0x28
 8102d24:	2101      	movs	r1, #1
 8102d26:	4618      	mov	r0, r3
 8102d28:	f000 fada 	bl	81032e0 <RCCEx_PLL3_Config>
 8102d2c:	4603      	mov	r3, r0
 8102d2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8102d32:	e004      	b.n	8102d3e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102d34:	2301      	movs	r3, #1
 8102d36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102d3a:	e000      	b.n	8102d3e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8102d3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102d3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102d42:	2b00      	cmp	r3, #0
 8102d44:	d10b      	bne.n	8102d5e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8102d46:	4b26      	ldr	r3, [pc, #152]	@ (8102de0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102d48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102d4a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8102d4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8102d56:	4a22      	ldr	r2, [pc, #136]	@ (8102de0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102d58:	430b      	orrs	r3, r1
 8102d5a:	6553      	str	r3, [r2, #84]	@ 0x54
 8102d5c:	e003      	b.n	8102d66 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102d5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102d62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8102d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102d6e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8102d72:	673b      	str	r3, [r7, #112]	@ 0x70
 8102d74:	2300      	movs	r3, #0
 8102d76:	677b      	str	r3, [r7, #116]	@ 0x74
 8102d78:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8102d7c:	460b      	mov	r3, r1
 8102d7e:	4313      	orrs	r3, r2
 8102d80:	d034      	beq.n	8102dec <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8102d82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102d86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102d88:	2b00      	cmp	r3, #0
 8102d8a:	d003      	beq.n	8102d94 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8102d8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8102d90:	d007      	beq.n	8102da2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8102d92:	e011      	b.n	8102db8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102d94:	4b12      	ldr	r3, [pc, #72]	@ (8102de0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102d98:	4a11      	ldr	r2, [pc, #68]	@ (8102de0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102d9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102d9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8102da0:	e00e      	b.n	8102dc0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8102da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102da6:	3308      	adds	r3, #8
 8102da8:	2102      	movs	r1, #2
 8102daa:	4618      	mov	r0, r3
 8102dac:	f000 f9e6 	bl	810317c <RCCEx_PLL2_Config>
 8102db0:	4603      	mov	r3, r0
 8102db2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8102db6:	e003      	b.n	8102dc0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8102db8:	2301      	movs	r3, #1
 8102dba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102dbe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102dc0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102dc4:	2b00      	cmp	r3, #0
 8102dc6:	d10d      	bne.n	8102de4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8102dc8:	4b05      	ldr	r3, [pc, #20]	@ (8102de0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102dca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8102dcc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8102dd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102dd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102dd6:	4a02      	ldr	r2, [pc, #8]	@ (8102de0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102dd8:	430b      	orrs	r3, r1
 8102dda:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8102ddc:	e006      	b.n	8102dec <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8102dde:	bf00      	nop
 8102de0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102de4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102de8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8102dec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102df4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8102df8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8102dfa:	2300      	movs	r3, #0
 8102dfc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8102dfe:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8102e02:	460b      	mov	r3, r1
 8102e04:	4313      	orrs	r3, r2
 8102e06:	d00c      	beq.n	8102e22 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8102e08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102e0c:	3328      	adds	r3, #40	@ 0x28
 8102e0e:	2102      	movs	r1, #2
 8102e10:	4618      	mov	r0, r3
 8102e12:	f000 fa65 	bl	81032e0 <RCCEx_PLL3_Config>
 8102e16:	4603      	mov	r3, r0
 8102e18:	2b00      	cmp	r3, #0
 8102e1a:	d002      	beq.n	8102e22 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8102e1c:	2301      	movs	r3, #1
 8102e1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8102e22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102e2a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8102e2e:	663b      	str	r3, [r7, #96]	@ 0x60
 8102e30:	2300      	movs	r3, #0
 8102e32:	667b      	str	r3, [r7, #100]	@ 0x64
 8102e34:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8102e38:	460b      	mov	r3, r1
 8102e3a:	4313      	orrs	r3, r2
 8102e3c:	d038      	beq.n	8102eb0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8102e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102e42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8102e46:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8102e4a:	d018      	beq.n	8102e7e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8102e4c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8102e50:	d811      	bhi.n	8102e76 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8102e52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8102e56:	d014      	beq.n	8102e82 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8102e58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8102e5c:	d80b      	bhi.n	8102e76 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8102e5e:	2b00      	cmp	r3, #0
 8102e60:	d011      	beq.n	8102e86 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8102e62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8102e66:	d106      	bne.n	8102e76 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102e68:	4bc3      	ldr	r3, [pc, #780]	@ (8103178 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102e6c:	4ac2      	ldr	r2, [pc, #776]	@ (8103178 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102e6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102e72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8102e74:	e008      	b.n	8102e88 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102e76:	2301      	movs	r3, #1
 8102e78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102e7c:	e004      	b.n	8102e88 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8102e7e:	bf00      	nop
 8102e80:	e002      	b.n	8102e88 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8102e82:	bf00      	nop
 8102e84:	e000      	b.n	8102e88 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8102e86:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102e88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102e8c:	2b00      	cmp	r3, #0
 8102e8e:	d10b      	bne.n	8102ea8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8102e90:	4bb9      	ldr	r3, [pc, #740]	@ (8103178 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102e92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102e94:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8102e98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102e9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8102ea0:	4ab5      	ldr	r2, [pc, #724]	@ (8103178 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102ea2:	430b      	orrs	r3, r1
 8102ea4:	6553      	str	r3, [r2, #84]	@ 0x54
 8102ea6:	e003      	b.n	8102eb0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102ea8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102eac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8102eb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102eb8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8102ebc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8102ebe:	2300      	movs	r3, #0
 8102ec0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8102ec2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8102ec6:	460b      	mov	r3, r1
 8102ec8:	4313      	orrs	r3, r2
 8102eca:	d009      	beq.n	8102ee0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8102ecc:	4baa      	ldr	r3, [pc, #680]	@ (8103178 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102ece:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102ed0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8102ed4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ed8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8102eda:	4aa7      	ldr	r2, [pc, #668]	@ (8103178 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102edc:	430b      	orrs	r3, r1
 8102ede:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8102ee0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102ee8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8102eec:	653b      	str	r3, [r7, #80]	@ 0x50
 8102eee:	2300      	movs	r3, #0
 8102ef0:	657b      	str	r3, [r7, #84]	@ 0x54
 8102ef2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8102ef6:	460b      	mov	r3, r1
 8102ef8:	4313      	orrs	r3, r2
 8102efa:	d00a      	beq.n	8102f12 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8102efc:	4b9e      	ldr	r3, [pc, #632]	@ (8103178 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102efe:	691b      	ldr	r3, [r3, #16]
 8102f00:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8102f04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102f08:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8102f0c:	4a9a      	ldr	r2, [pc, #616]	@ (8103178 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102f0e:	430b      	orrs	r3, r1
 8102f10:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8102f12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102f1a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8102f1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8102f20:	2300      	movs	r3, #0
 8102f22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8102f24:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8102f28:	460b      	mov	r3, r1
 8102f2a:	4313      	orrs	r3, r2
 8102f2c:	d009      	beq.n	8102f42 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8102f2e:	4b92      	ldr	r3, [pc, #584]	@ (8103178 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102f30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102f32:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8102f36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102f3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8102f3c:	4a8e      	ldr	r2, [pc, #568]	@ (8103178 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102f3e:	430b      	orrs	r3, r1
 8102f40:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8102f42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102f4a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8102f4e:	643b      	str	r3, [r7, #64]	@ 0x40
 8102f50:	2300      	movs	r3, #0
 8102f52:	647b      	str	r3, [r7, #68]	@ 0x44
 8102f54:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8102f58:	460b      	mov	r3, r1
 8102f5a:	4313      	orrs	r3, r2
 8102f5c:	d00e      	beq.n	8102f7c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8102f5e:	4b86      	ldr	r3, [pc, #536]	@ (8103178 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102f60:	691b      	ldr	r3, [r3, #16]
 8102f62:	4a85      	ldr	r2, [pc, #532]	@ (8103178 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102f64:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8102f68:	6113      	str	r3, [r2, #16]
 8102f6a:	4b83      	ldr	r3, [pc, #524]	@ (8103178 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102f6c:	6919      	ldr	r1, [r3, #16]
 8102f6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102f72:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8102f76:	4a80      	ldr	r2, [pc, #512]	@ (8103178 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102f78:	430b      	orrs	r3, r1
 8102f7a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8102f7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102f84:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8102f88:	63bb      	str	r3, [r7, #56]	@ 0x38
 8102f8a:	2300      	movs	r3, #0
 8102f8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8102f8e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8102f92:	460b      	mov	r3, r1
 8102f94:	4313      	orrs	r3, r2
 8102f96:	d009      	beq.n	8102fac <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8102f98:	4b77      	ldr	r3, [pc, #476]	@ (8103178 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102f9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8102f9c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8102fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102fa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102fa6:	4a74      	ldr	r2, [pc, #464]	@ (8103178 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102fa8:	430b      	orrs	r3, r1
 8102faa:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8102fac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102fb4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8102fb8:	633b      	str	r3, [r7, #48]	@ 0x30
 8102fba:	2300      	movs	r3, #0
 8102fbc:	637b      	str	r3, [r7, #52]	@ 0x34
 8102fbe:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8102fc2:	460b      	mov	r3, r1
 8102fc4:	4313      	orrs	r3, r2
 8102fc6:	d00a      	beq.n	8102fde <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8102fc8:	4b6b      	ldr	r3, [pc, #428]	@ (8103178 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102fca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102fcc:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8102fd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102fd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8102fd8:	4a67      	ldr	r2, [pc, #412]	@ (8103178 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102fda:	430b      	orrs	r3, r1
 8102fdc:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8102fde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102fe6:	2100      	movs	r1, #0
 8102fe8:	62b9      	str	r1, [r7, #40]	@ 0x28
 8102fea:	f003 0301 	and.w	r3, r3, #1
 8102fee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8102ff0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8102ff4:	460b      	mov	r3, r1
 8102ff6:	4313      	orrs	r3, r2
 8102ff8:	d011      	beq.n	810301e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102ffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ffe:	3308      	adds	r3, #8
 8103000:	2100      	movs	r1, #0
 8103002:	4618      	mov	r0, r3
 8103004:	f000 f8ba 	bl	810317c <RCCEx_PLL2_Config>
 8103008:	4603      	mov	r3, r0
 810300a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 810300e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103012:	2b00      	cmp	r3, #0
 8103014:	d003      	beq.n	810301e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103016:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810301a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 810301e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103026:	2100      	movs	r1, #0
 8103028:	6239      	str	r1, [r7, #32]
 810302a:	f003 0302 	and.w	r3, r3, #2
 810302e:	627b      	str	r3, [r7, #36]	@ 0x24
 8103030:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8103034:	460b      	mov	r3, r1
 8103036:	4313      	orrs	r3, r2
 8103038:	d011      	beq.n	810305e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810303a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810303e:	3308      	adds	r3, #8
 8103040:	2101      	movs	r1, #1
 8103042:	4618      	mov	r0, r3
 8103044:	f000 f89a 	bl	810317c <RCCEx_PLL2_Config>
 8103048:	4603      	mov	r3, r0
 810304a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 810304e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103052:	2b00      	cmp	r3, #0
 8103054:	d003      	beq.n	810305e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103056:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810305a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 810305e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103066:	2100      	movs	r1, #0
 8103068:	61b9      	str	r1, [r7, #24]
 810306a:	f003 0304 	and.w	r3, r3, #4
 810306e:	61fb      	str	r3, [r7, #28]
 8103070:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8103074:	460b      	mov	r3, r1
 8103076:	4313      	orrs	r3, r2
 8103078:	d011      	beq.n	810309e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 810307a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810307e:	3308      	adds	r3, #8
 8103080:	2102      	movs	r1, #2
 8103082:	4618      	mov	r0, r3
 8103084:	f000 f87a 	bl	810317c <RCCEx_PLL2_Config>
 8103088:	4603      	mov	r3, r0
 810308a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 810308e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103092:	2b00      	cmp	r3, #0
 8103094:	d003      	beq.n	810309e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103096:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810309a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 810309e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81030a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81030a6:	2100      	movs	r1, #0
 81030a8:	6139      	str	r1, [r7, #16]
 81030aa:	f003 0308 	and.w	r3, r3, #8
 81030ae:	617b      	str	r3, [r7, #20]
 81030b0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 81030b4:	460b      	mov	r3, r1
 81030b6:	4313      	orrs	r3, r2
 81030b8:	d011      	beq.n	81030de <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81030ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81030be:	3328      	adds	r3, #40	@ 0x28
 81030c0:	2100      	movs	r1, #0
 81030c2:	4618      	mov	r0, r3
 81030c4:	f000 f90c 	bl	81032e0 <RCCEx_PLL3_Config>
 81030c8:	4603      	mov	r3, r0
 81030ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 81030ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81030d2:	2b00      	cmp	r3, #0
 81030d4:	d003      	beq.n	81030de <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81030d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81030da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 81030de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81030e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81030e6:	2100      	movs	r1, #0
 81030e8:	60b9      	str	r1, [r7, #8]
 81030ea:	f003 0310 	and.w	r3, r3, #16
 81030ee:	60fb      	str	r3, [r7, #12]
 81030f0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 81030f4:	460b      	mov	r3, r1
 81030f6:	4313      	orrs	r3, r2
 81030f8:	d011      	beq.n	810311e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81030fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81030fe:	3328      	adds	r3, #40	@ 0x28
 8103100:	2101      	movs	r1, #1
 8103102:	4618      	mov	r0, r3
 8103104:	f000 f8ec 	bl	81032e0 <RCCEx_PLL3_Config>
 8103108:	4603      	mov	r3, r0
 810310a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 810310e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103112:	2b00      	cmp	r3, #0
 8103114:	d003      	beq.n	810311e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103116:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810311a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 810311e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103126:	2100      	movs	r1, #0
 8103128:	6039      	str	r1, [r7, #0]
 810312a:	f003 0320 	and.w	r3, r3, #32
 810312e:	607b      	str	r3, [r7, #4]
 8103130:	e9d7 1200 	ldrd	r1, r2, [r7]
 8103134:	460b      	mov	r3, r1
 8103136:	4313      	orrs	r3, r2
 8103138:	d011      	beq.n	810315e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810313a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810313e:	3328      	adds	r3, #40	@ 0x28
 8103140:	2102      	movs	r1, #2
 8103142:	4618      	mov	r0, r3
 8103144:	f000 f8cc 	bl	81032e0 <RCCEx_PLL3_Config>
 8103148:	4603      	mov	r3, r0
 810314a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 810314e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103152:	2b00      	cmp	r3, #0
 8103154:	d003      	beq.n	810315e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103156:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810315a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 810315e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8103162:	2b00      	cmp	r3, #0
 8103164:	d101      	bne.n	810316a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8103166:	2300      	movs	r3, #0
 8103168:	e000      	b.n	810316c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 810316a:	2301      	movs	r3, #1
}
 810316c:	4618      	mov	r0, r3
 810316e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8103172:	46bd      	mov	sp, r7
 8103174:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8103178:	58024400 	.word	0x58024400

0810317c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 810317c:	b580      	push	{r7, lr}
 810317e:	b084      	sub	sp, #16
 8103180:	af00      	add	r7, sp, #0
 8103182:	6078      	str	r0, [r7, #4]
 8103184:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8103186:	2300      	movs	r3, #0
 8103188:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810318a:	4b54      	ldr	r3, [pc, #336]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 810318c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810318e:	f003 0303 	and.w	r3, r3, #3
 8103192:	2b03      	cmp	r3, #3
 8103194:	d101      	bne.n	810319a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8103196:	2301      	movs	r3, #1
 8103198:	e09b      	b.n	81032d2 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 810319a:	4b50      	ldr	r3, [pc, #320]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 810319c:	681b      	ldr	r3, [r3, #0]
 810319e:	4a4f      	ldr	r2, [pc, #316]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 81031a0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 81031a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81031a6:	f7fe f8bf 	bl	8101328 <HAL_GetTick>
 81031aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 81031ac:	e008      	b.n	81031c0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 81031ae:	f7fe f8bb 	bl	8101328 <HAL_GetTick>
 81031b2:	4602      	mov	r2, r0
 81031b4:	68bb      	ldr	r3, [r7, #8]
 81031b6:	1ad3      	subs	r3, r2, r3
 81031b8:	2b02      	cmp	r3, #2
 81031ba:	d901      	bls.n	81031c0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 81031bc:	2303      	movs	r3, #3
 81031be:	e088      	b.n	81032d2 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 81031c0:	4b46      	ldr	r3, [pc, #280]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 81031c2:	681b      	ldr	r3, [r3, #0]
 81031c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81031c8:	2b00      	cmp	r3, #0
 81031ca:	d1f0      	bne.n	81031ae <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 81031cc:	4b43      	ldr	r3, [pc, #268]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 81031ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81031d0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 81031d4:	687b      	ldr	r3, [r7, #4]
 81031d6:	681b      	ldr	r3, [r3, #0]
 81031d8:	031b      	lsls	r3, r3, #12
 81031da:	4940      	ldr	r1, [pc, #256]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 81031dc:	4313      	orrs	r3, r2
 81031de:	628b      	str	r3, [r1, #40]	@ 0x28
 81031e0:	687b      	ldr	r3, [r7, #4]
 81031e2:	685b      	ldr	r3, [r3, #4]
 81031e4:	3b01      	subs	r3, #1
 81031e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81031ea:	687b      	ldr	r3, [r7, #4]
 81031ec:	689b      	ldr	r3, [r3, #8]
 81031ee:	3b01      	subs	r3, #1
 81031f0:	025b      	lsls	r3, r3, #9
 81031f2:	b29b      	uxth	r3, r3
 81031f4:	431a      	orrs	r2, r3
 81031f6:	687b      	ldr	r3, [r7, #4]
 81031f8:	68db      	ldr	r3, [r3, #12]
 81031fa:	3b01      	subs	r3, #1
 81031fc:	041b      	lsls	r3, r3, #16
 81031fe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8103202:	431a      	orrs	r2, r3
 8103204:	687b      	ldr	r3, [r7, #4]
 8103206:	691b      	ldr	r3, [r3, #16]
 8103208:	3b01      	subs	r3, #1
 810320a:	061b      	lsls	r3, r3, #24
 810320c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8103210:	4932      	ldr	r1, [pc, #200]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 8103212:	4313      	orrs	r3, r2
 8103214:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8103216:	4b31      	ldr	r3, [pc, #196]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 8103218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810321a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 810321e:	687b      	ldr	r3, [r7, #4]
 8103220:	695b      	ldr	r3, [r3, #20]
 8103222:	492e      	ldr	r1, [pc, #184]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 8103224:	4313      	orrs	r3, r2
 8103226:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8103228:	4b2c      	ldr	r3, [pc, #176]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 810322a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810322c:	f023 0220 	bic.w	r2, r3, #32
 8103230:	687b      	ldr	r3, [r7, #4]
 8103232:	699b      	ldr	r3, [r3, #24]
 8103234:	4929      	ldr	r1, [pc, #164]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 8103236:	4313      	orrs	r3, r2
 8103238:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 810323a:	4b28      	ldr	r3, [pc, #160]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 810323c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810323e:	4a27      	ldr	r2, [pc, #156]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 8103240:	f023 0310 	bic.w	r3, r3, #16
 8103244:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8103246:	4b25      	ldr	r3, [pc, #148]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 8103248:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810324a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 810324e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8103252:	687a      	ldr	r2, [r7, #4]
 8103254:	69d2      	ldr	r2, [r2, #28]
 8103256:	00d2      	lsls	r2, r2, #3
 8103258:	4920      	ldr	r1, [pc, #128]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 810325a:	4313      	orrs	r3, r2
 810325c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 810325e:	4b1f      	ldr	r3, [pc, #124]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 8103260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103262:	4a1e      	ldr	r2, [pc, #120]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 8103264:	f043 0310 	orr.w	r3, r3, #16
 8103268:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 810326a:	683b      	ldr	r3, [r7, #0]
 810326c:	2b00      	cmp	r3, #0
 810326e:	d106      	bne.n	810327e <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8103270:	4b1a      	ldr	r3, [pc, #104]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 8103272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103274:	4a19      	ldr	r2, [pc, #100]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 8103276:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 810327a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 810327c:	e00f      	b.n	810329e <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 810327e:	683b      	ldr	r3, [r7, #0]
 8103280:	2b01      	cmp	r3, #1
 8103282:	d106      	bne.n	8103292 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8103284:	4b15      	ldr	r3, [pc, #84]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 8103286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103288:	4a14      	ldr	r2, [pc, #80]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 810328a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 810328e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8103290:	e005      	b.n	810329e <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8103292:	4b12      	ldr	r3, [pc, #72]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 8103294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103296:	4a11      	ldr	r2, [pc, #68]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 8103298:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 810329c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 810329e:	4b0f      	ldr	r3, [pc, #60]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 81032a0:	681b      	ldr	r3, [r3, #0]
 81032a2:	4a0e      	ldr	r2, [pc, #56]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 81032a4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 81032a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81032aa:	f7fe f83d 	bl	8101328 <HAL_GetTick>
 81032ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 81032b0:	e008      	b.n	81032c4 <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 81032b2:	f7fe f839 	bl	8101328 <HAL_GetTick>
 81032b6:	4602      	mov	r2, r0
 81032b8:	68bb      	ldr	r3, [r7, #8]
 81032ba:	1ad3      	subs	r3, r2, r3
 81032bc:	2b02      	cmp	r3, #2
 81032be:	d901      	bls.n	81032c4 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 81032c0:	2303      	movs	r3, #3
 81032c2:	e006      	b.n	81032d2 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 81032c4:	4b05      	ldr	r3, [pc, #20]	@ (81032dc <RCCEx_PLL2_Config+0x160>)
 81032c6:	681b      	ldr	r3, [r3, #0]
 81032c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81032cc:	2b00      	cmp	r3, #0
 81032ce:	d0f0      	beq.n	81032b2 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 81032d0:	7bfb      	ldrb	r3, [r7, #15]
}
 81032d2:	4618      	mov	r0, r3
 81032d4:	3710      	adds	r7, #16
 81032d6:	46bd      	mov	sp, r7
 81032d8:	bd80      	pop	{r7, pc}
 81032da:	bf00      	nop
 81032dc:	58024400 	.word	0x58024400

081032e0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 81032e0:	b580      	push	{r7, lr}
 81032e2:	b084      	sub	sp, #16
 81032e4:	af00      	add	r7, sp, #0
 81032e6:	6078      	str	r0, [r7, #4]
 81032e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 81032ea:	2300      	movs	r3, #0
 81032ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81032ee:	4b54      	ldr	r3, [pc, #336]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 81032f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81032f2:	f003 0303 	and.w	r3, r3, #3
 81032f6:	2b03      	cmp	r3, #3
 81032f8:	d101      	bne.n	81032fe <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 81032fa:	2301      	movs	r3, #1
 81032fc:	e09b      	b.n	8103436 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 81032fe:	4b50      	ldr	r3, [pc, #320]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 8103300:	681b      	ldr	r3, [r3, #0]
 8103302:	4a4f      	ldr	r2, [pc, #316]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 8103304:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8103308:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810330a:	f7fe f80d 	bl	8101328 <HAL_GetTick>
 810330e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8103310:	e008      	b.n	8103324 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8103312:	f7fe f809 	bl	8101328 <HAL_GetTick>
 8103316:	4602      	mov	r2, r0
 8103318:	68bb      	ldr	r3, [r7, #8]
 810331a:	1ad3      	subs	r3, r2, r3
 810331c:	2b02      	cmp	r3, #2
 810331e:	d901      	bls.n	8103324 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8103320:	2303      	movs	r3, #3
 8103322:	e088      	b.n	8103436 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8103324:	4b46      	ldr	r3, [pc, #280]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 8103326:	681b      	ldr	r3, [r3, #0]
 8103328:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 810332c:	2b00      	cmp	r3, #0
 810332e:	d1f0      	bne.n	8103312 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8103330:	4b43      	ldr	r3, [pc, #268]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 8103332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8103334:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8103338:	687b      	ldr	r3, [r7, #4]
 810333a:	681b      	ldr	r3, [r3, #0]
 810333c:	051b      	lsls	r3, r3, #20
 810333e:	4940      	ldr	r1, [pc, #256]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 8103340:	4313      	orrs	r3, r2
 8103342:	628b      	str	r3, [r1, #40]	@ 0x28
 8103344:	687b      	ldr	r3, [r7, #4]
 8103346:	685b      	ldr	r3, [r3, #4]
 8103348:	3b01      	subs	r3, #1
 810334a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810334e:	687b      	ldr	r3, [r7, #4]
 8103350:	689b      	ldr	r3, [r3, #8]
 8103352:	3b01      	subs	r3, #1
 8103354:	025b      	lsls	r3, r3, #9
 8103356:	b29b      	uxth	r3, r3
 8103358:	431a      	orrs	r2, r3
 810335a:	687b      	ldr	r3, [r7, #4]
 810335c:	68db      	ldr	r3, [r3, #12]
 810335e:	3b01      	subs	r3, #1
 8103360:	041b      	lsls	r3, r3, #16
 8103362:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8103366:	431a      	orrs	r2, r3
 8103368:	687b      	ldr	r3, [r7, #4]
 810336a:	691b      	ldr	r3, [r3, #16]
 810336c:	3b01      	subs	r3, #1
 810336e:	061b      	lsls	r3, r3, #24
 8103370:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8103374:	4932      	ldr	r1, [pc, #200]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 8103376:	4313      	orrs	r3, r2
 8103378:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 810337a:	4b31      	ldr	r3, [pc, #196]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 810337c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810337e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8103382:	687b      	ldr	r3, [r7, #4]
 8103384:	695b      	ldr	r3, [r3, #20]
 8103386:	492e      	ldr	r1, [pc, #184]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 8103388:	4313      	orrs	r3, r2
 810338a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 810338c:	4b2c      	ldr	r3, [pc, #176]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 810338e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103390:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8103394:	687b      	ldr	r3, [r7, #4]
 8103396:	699b      	ldr	r3, [r3, #24]
 8103398:	4929      	ldr	r1, [pc, #164]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 810339a:	4313      	orrs	r3, r2
 810339c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 810339e:	4b28      	ldr	r3, [pc, #160]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 81033a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81033a2:	4a27      	ldr	r2, [pc, #156]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 81033a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 81033a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 81033aa:	4b25      	ldr	r3, [pc, #148]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 81033ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81033ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 81033b2:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 81033b6:	687a      	ldr	r2, [r7, #4]
 81033b8:	69d2      	ldr	r2, [r2, #28]
 81033ba:	00d2      	lsls	r2, r2, #3
 81033bc:	4920      	ldr	r1, [pc, #128]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 81033be:	4313      	orrs	r3, r2
 81033c0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 81033c2:	4b1f      	ldr	r3, [pc, #124]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 81033c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81033c6:	4a1e      	ldr	r2, [pc, #120]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 81033c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 81033cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 81033ce:	683b      	ldr	r3, [r7, #0]
 81033d0:	2b00      	cmp	r3, #0
 81033d2:	d106      	bne.n	81033e2 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 81033d4:	4b1a      	ldr	r3, [pc, #104]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 81033d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81033d8:	4a19      	ldr	r2, [pc, #100]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 81033da:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 81033de:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81033e0:	e00f      	b.n	8103402 <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 81033e2:	683b      	ldr	r3, [r7, #0]
 81033e4:	2b01      	cmp	r3, #1
 81033e6:	d106      	bne.n	81033f6 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 81033e8:	4b15      	ldr	r3, [pc, #84]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 81033ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81033ec:	4a14      	ldr	r2, [pc, #80]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 81033ee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 81033f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81033f4:	e005      	b.n	8103402 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 81033f6:	4b12      	ldr	r3, [pc, #72]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 81033f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81033fa:	4a11      	ldr	r2, [pc, #68]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 81033fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8103400:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8103402:	4b0f      	ldr	r3, [pc, #60]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 8103404:	681b      	ldr	r3, [r3, #0]
 8103406:	4a0e      	ldr	r2, [pc, #56]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 8103408:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 810340c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810340e:	f7fd ff8b 	bl	8101328 <HAL_GetTick>
 8103412:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8103414:	e008      	b.n	8103428 <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8103416:	f7fd ff87 	bl	8101328 <HAL_GetTick>
 810341a:	4602      	mov	r2, r0
 810341c:	68bb      	ldr	r3, [r7, #8]
 810341e:	1ad3      	subs	r3, r2, r3
 8103420:	2b02      	cmp	r3, #2
 8103422:	d901      	bls.n	8103428 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8103424:	2303      	movs	r3, #3
 8103426:	e006      	b.n	8103436 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8103428:	4b05      	ldr	r3, [pc, #20]	@ (8103440 <RCCEx_PLL3_Config+0x160>)
 810342a:	681b      	ldr	r3, [r3, #0]
 810342c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8103430:	2b00      	cmp	r3, #0
 8103432:	d0f0      	beq.n	8103416 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8103434:	7bfb      	ldrb	r3, [r7, #15]
}
 8103436:	4618      	mov	r0, r3
 8103438:	3710      	adds	r7, #16
 810343a:	46bd      	mov	sp, r7
 810343c:	bd80      	pop	{r7, pc}
 810343e:	bf00      	nop
 8103440:	58024400 	.word	0x58024400

08103444 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8103444:	b580      	push	{r7, lr}
 8103446:	b084      	sub	sp, #16
 8103448:	af00      	add	r7, sp, #0
 810344a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 810344c:	687b      	ldr	r3, [r7, #4]
 810344e:	2b00      	cmp	r3, #0
 8103450:	d101      	bne.n	8103456 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8103452:	2301      	movs	r3, #1
 8103454:	e10f      	b.n	8103676 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8103456:	687b      	ldr	r3, [r7, #4]
 8103458:	2200      	movs	r2, #0
 810345a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 810345c:	687b      	ldr	r3, [r7, #4]
 810345e:	681b      	ldr	r3, [r3, #0]
 8103460:	4a87      	ldr	r2, [pc, #540]	@ (8103680 <HAL_SPI_Init+0x23c>)
 8103462:	4293      	cmp	r3, r2
 8103464:	d00f      	beq.n	8103486 <HAL_SPI_Init+0x42>
 8103466:	687b      	ldr	r3, [r7, #4]
 8103468:	681b      	ldr	r3, [r3, #0]
 810346a:	4a86      	ldr	r2, [pc, #536]	@ (8103684 <HAL_SPI_Init+0x240>)
 810346c:	4293      	cmp	r3, r2
 810346e:	d00a      	beq.n	8103486 <HAL_SPI_Init+0x42>
 8103470:	687b      	ldr	r3, [r7, #4]
 8103472:	681b      	ldr	r3, [r3, #0]
 8103474:	4a84      	ldr	r2, [pc, #528]	@ (8103688 <HAL_SPI_Init+0x244>)
 8103476:	4293      	cmp	r3, r2
 8103478:	d005      	beq.n	8103486 <HAL_SPI_Init+0x42>
 810347a:	687b      	ldr	r3, [r7, #4]
 810347c:	68db      	ldr	r3, [r3, #12]
 810347e:	2b0f      	cmp	r3, #15
 8103480:	d901      	bls.n	8103486 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8103482:	2301      	movs	r3, #1
 8103484:	e0f7      	b.n	8103676 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8103486:	6878      	ldr	r0, [r7, #4]
 8103488:	f001 f962 	bl	8104750 <SPI_GetPacketSize>
 810348c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 810348e:	687b      	ldr	r3, [r7, #4]
 8103490:	681b      	ldr	r3, [r3, #0]
 8103492:	4a7b      	ldr	r2, [pc, #492]	@ (8103680 <HAL_SPI_Init+0x23c>)
 8103494:	4293      	cmp	r3, r2
 8103496:	d00c      	beq.n	81034b2 <HAL_SPI_Init+0x6e>
 8103498:	687b      	ldr	r3, [r7, #4]
 810349a:	681b      	ldr	r3, [r3, #0]
 810349c:	4a79      	ldr	r2, [pc, #484]	@ (8103684 <HAL_SPI_Init+0x240>)
 810349e:	4293      	cmp	r3, r2
 81034a0:	d007      	beq.n	81034b2 <HAL_SPI_Init+0x6e>
 81034a2:	687b      	ldr	r3, [r7, #4]
 81034a4:	681b      	ldr	r3, [r3, #0]
 81034a6:	4a78      	ldr	r2, [pc, #480]	@ (8103688 <HAL_SPI_Init+0x244>)
 81034a8:	4293      	cmp	r3, r2
 81034aa:	d002      	beq.n	81034b2 <HAL_SPI_Init+0x6e>
 81034ac:	68fb      	ldr	r3, [r7, #12]
 81034ae:	2b08      	cmp	r3, #8
 81034b0:	d811      	bhi.n	81034d6 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 81034b2:	687b      	ldr	r3, [r7, #4]
 81034b4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 81034b6:	4a72      	ldr	r2, [pc, #456]	@ (8103680 <HAL_SPI_Init+0x23c>)
 81034b8:	4293      	cmp	r3, r2
 81034ba:	d009      	beq.n	81034d0 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 81034bc:	687b      	ldr	r3, [r7, #4]
 81034be:	681b      	ldr	r3, [r3, #0]
 81034c0:	4a70      	ldr	r2, [pc, #448]	@ (8103684 <HAL_SPI_Init+0x240>)
 81034c2:	4293      	cmp	r3, r2
 81034c4:	d004      	beq.n	81034d0 <HAL_SPI_Init+0x8c>
 81034c6:	687b      	ldr	r3, [r7, #4]
 81034c8:	681b      	ldr	r3, [r3, #0]
 81034ca:	4a6f      	ldr	r2, [pc, #444]	@ (8103688 <HAL_SPI_Init+0x244>)
 81034cc:	4293      	cmp	r3, r2
 81034ce:	d104      	bne.n	81034da <HAL_SPI_Init+0x96>
 81034d0:	68fb      	ldr	r3, [r7, #12]
 81034d2:	2b10      	cmp	r3, #16
 81034d4:	d901      	bls.n	81034da <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 81034d6:	2301      	movs	r3, #1
 81034d8:	e0cd      	b.n	8103676 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 81034da:	687b      	ldr	r3, [r7, #4]
 81034dc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 81034e0:	b2db      	uxtb	r3, r3
 81034e2:	2b00      	cmp	r3, #0
 81034e4:	d106      	bne.n	81034f4 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 81034e6:	687b      	ldr	r3, [r7, #4]
 81034e8:	2200      	movs	r2, #0
 81034ea:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 81034ee:	6878      	ldr	r0, [r7, #4]
 81034f0:	f7fd fd78 	bl	8100fe4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 81034f4:	687b      	ldr	r3, [r7, #4]
 81034f6:	2202      	movs	r2, #2
 81034f8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 81034fc:	687b      	ldr	r3, [r7, #4]
 81034fe:	681b      	ldr	r3, [r3, #0]
 8103500:	681a      	ldr	r2, [r3, #0]
 8103502:	687b      	ldr	r3, [r7, #4]
 8103504:	681b      	ldr	r3, [r3, #0]
 8103506:	f022 0201 	bic.w	r2, r2, #1
 810350a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 810350c:	687b      	ldr	r3, [r7, #4]
 810350e:	681b      	ldr	r3, [r3, #0]
 8103510:	689b      	ldr	r3, [r3, #8]
 8103512:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8103516:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8103518:	687b      	ldr	r3, [r7, #4]
 810351a:	699b      	ldr	r3, [r3, #24]
 810351c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8103520:	d119      	bne.n	8103556 <HAL_SPI_Init+0x112>
 8103522:	687b      	ldr	r3, [r7, #4]
 8103524:	685b      	ldr	r3, [r3, #4]
 8103526:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 810352a:	d103      	bne.n	8103534 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 810352c:	687b      	ldr	r3, [r7, #4]
 810352e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8103530:	2b00      	cmp	r3, #0
 8103532:	d008      	beq.n	8103546 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8103534:	687b      	ldr	r3, [r7, #4]
 8103536:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8103538:	2b00      	cmp	r3, #0
 810353a:	d10c      	bne.n	8103556 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 810353c:	687b      	ldr	r3, [r7, #4]
 810353e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8103540:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8103544:	d107      	bne.n	8103556 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8103546:	687b      	ldr	r3, [r7, #4]
 8103548:	681b      	ldr	r3, [r3, #0]
 810354a:	681a      	ldr	r2, [r3, #0]
 810354c:	687b      	ldr	r3, [r7, #4]
 810354e:	681b      	ldr	r3, [r3, #0]
 8103550:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8103554:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8103556:	687b      	ldr	r3, [r7, #4]
 8103558:	685b      	ldr	r3, [r3, #4]
 810355a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 810355e:	2b00      	cmp	r3, #0
 8103560:	d00f      	beq.n	8103582 <HAL_SPI_Init+0x13e>
 8103562:	687b      	ldr	r3, [r7, #4]
 8103564:	68db      	ldr	r3, [r3, #12]
 8103566:	2b06      	cmp	r3, #6
 8103568:	d90b      	bls.n	8103582 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 810356a:	687b      	ldr	r3, [r7, #4]
 810356c:	681b      	ldr	r3, [r3, #0]
 810356e:	681b      	ldr	r3, [r3, #0]
 8103570:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8103574:	687b      	ldr	r3, [r7, #4]
 8103576:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8103578:	687b      	ldr	r3, [r7, #4]
 810357a:	681b      	ldr	r3, [r3, #0]
 810357c:	430a      	orrs	r2, r1
 810357e:	601a      	str	r2, [r3, #0]
 8103580:	e007      	b.n	8103592 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8103582:	687b      	ldr	r3, [r7, #4]
 8103584:	681b      	ldr	r3, [r3, #0]
 8103586:	681a      	ldr	r2, [r3, #0]
 8103588:	687b      	ldr	r3, [r7, #4]
 810358a:	681b      	ldr	r3, [r3, #0]
 810358c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8103590:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8103592:	687b      	ldr	r3, [r7, #4]
 8103594:	69da      	ldr	r2, [r3, #28]
 8103596:	687b      	ldr	r3, [r7, #4]
 8103598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810359a:	431a      	orrs	r2, r3
 810359c:	68bb      	ldr	r3, [r7, #8]
 810359e:	431a      	orrs	r2, r3
 81035a0:	687b      	ldr	r3, [r7, #4]
 81035a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81035a4:	ea42 0103 	orr.w	r1, r2, r3
 81035a8:	687b      	ldr	r3, [r7, #4]
 81035aa:	68da      	ldr	r2, [r3, #12]
 81035ac:	687b      	ldr	r3, [r7, #4]
 81035ae:	681b      	ldr	r3, [r3, #0]
 81035b0:	430a      	orrs	r2, r1
 81035b2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 81035b4:	687b      	ldr	r3, [r7, #4]
 81035b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 81035b8:	687b      	ldr	r3, [r7, #4]
 81035ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81035bc:	431a      	orrs	r2, r3
 81035be:	687b      	ldr	r3, [r7, #4]
 81035c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81035c2:	431a      	orrs	r2, r3
 81035c4:	687b      	ldr	r3, [r7, #4]
 81035c6:	699b      	ldr	r3, [r3, #24]
 81035c8:	431a      	orrs	r2, r3
 81035ca:	687b      	ldr	r3, [r7, #4]
 81035cc:	691b      	ldr	r3, [r3, #16]
 81035ce:	431a      	orrs	r2, r3
 81035d0:	687b      	ldr	r3, [r7, #4]
 81035d2:	695b      	ldr	r3, [r3, #20]
 81035d4:	431a      	orrs	r2, r3
 81035d6:	687b      	ldr	r3, [r7, #4]
 81035d8:	6a1b      	ldr	r3, [r3, #32]
 81035da:	431a      	orrs	r2, r3
 81035dc:	687b      	ldr	r3, [r7, #4]
 81035de:	685b      	ldr	r3, [r3, #4]
 81035e0:	431a      	orrs	r2, r3
 81035e2:	687b      	ldr	r3, [r7, #4]
 81035e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81035e6:	431a      	orrs	r2, r3
 81035e8:	687b      	ldr	r3, [r7, #4]
 81035ea:	689b      	ldr	r3, [r3, #8]
 81035ec:	431a      	orrs	r2, r3
 81035ee:	687b      	ldr	r3, [r7, #4]
 81035f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 81035f2:	ea42 0103 	orr.w	r1, r2, r3
 81035f6:	687b      	ldr	r3, [r7, #4]
 81035f8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 81035fa:	687b      	ldr	r3, [r7, #4]
 81035fc:	681b      	ldr	r3, [r3, #0]
 81035fe:	430a      	orrs	r2, r1
 8103600:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8103602:	687b      	ldr	r3, [r7, #4]
 8103604:	685b      	ldr	r3, [r3, #4]
 8103606:	2b00      	cmp	r3, #0
 8103608:	d113      	bne.n	8103632 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 810360a:	687b      	ldr	r3, [r7, #4]
 810360c:	681b      	ldr	r3, [r3, #0]
 810360e:	689b      	ldr	r3, [r3, #8]
 8103610:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8103614:	687b      	ldr	r3, [r7, #4]
 8103616:	681b      	ldr	r3, [r3, #0]
 8103618:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 810361c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 810361e:	687b      	ldr	r3, [r7, #4]
 8103620:	681b      	ldr	r3, [r3, #0]
 8103622:	689b      	ldr	r3, [r3, #8]
 8103624:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8103628:	687b      	ldr	r3, [r7, #4]
 810362a:	681b      	ldr	r3, [r3, #0]
 810362c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8103630:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8103632:	687b      	ldr	r3, [r7, #4]
 8103634:	681b      	ldr	r3, [r3, #0]
 8103636:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8103638:	687b      	ldr	r3, [r7, #4]
 810363a:	681b      	ldr	r3, [r3, #0]
 810363c:	f022 0201 	bic.w	r2, r2, #1
 8103640:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8103642:	687b      	ldr	r3, [r7, #4]
 8103644:	685b      	ldr	r3, [r3, #4]
 8103646:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 810364a:	2b00      	cmp	r3, #0
 810364c:	d00a      	beq.n	8103664 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 810364e:	687b      	ldr	r3, [r7, #4]
 8103650:	681b      	ldr	r3, [r3, #0]
 8103652:	68db      	ldr	r3, [r3, #12]
 8103654:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8103658:	687b      	ldr	r3, [r7, #4]
 810365a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 810365c:	687b      	ldr	r3, [r7, #4]
 810365e:	681b      	ldr	r3, [r3, #0]
 8103660:	430a      	orrs	r2, r1
 8103662:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8103664:	687b      	ldr	r3, [r7, #4]
 8103666:	2200      	movs	r2, #0
 8103668:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 810366c:	687b      	ldr	r3, [r7, #4]
 810366e:	2201      	movs	r2, #1
 8103670:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8103674:	2300      	movs	r3, #0
}
 8103676:	4618      	mov	r0, r3
 8103678:	3710      	adds	r7, #16
 810367a:	46bd      	mov	sp, r7
 810367c:	bd80      	pop	{r7, pc}
 810367e:	bf00      	nop
 8103680:	40013000 	.word	0x40013000
 8103684:	40003800 	.word	0x40003800
 8103688:	40003c00 	.word	0x40003c00

0810368c <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 810368c:	b580      	push	{r7, lr}
 810368e:	b088      	sub	sp, #32
 8103690:	af02      	add	r7, sp, #8
 8103692:	60f8      	str	r0, [r7, #12]
 8103694:	60b9      	str	r1, [r7, #8]
 8103696:	603b      	str	r3, [r7, #0]
 8103698:	4613      	mov	r3, r2
 810369a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 810369c:	68fb      	ldr	r3, [r7, #12]
 810369e:	681b      	ldr	r3, [r3, #0]
 81036a0:	3320      	adds	r3, #32
 81036a2:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 81036a4:	f7fd fe40 	bl	8101328 <HAL_GetTick>
 81036a8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 81036aa:	68fb      	ldr	r3, [r7, #12]
 81036ac:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 81036b0:	b2db      	uxtb	r3, r3
 81036b2:	2b01      	cmp	r3, #1
 81036b4:	d001      	beq.n	81036ba <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 81036b6:	2302      	movs	r3, #2
 81036b8:	e1cf      	b.n	8103a5a <HAL_SPI_Transmit+0x3ce>
  }

  if ((pData == NULL) || (Size == 0UL))
 81036ba:	68bb      	ldr	r3, [r7, #8]
 81036bc:	2b00      	cmp	r3, #0
 81036be:	d002      	beq.n	81036c6 <HAL_SPI_Transmit+0x3a>
 81036c0:	88fb      	ldrh	r3, [r7, #6]
 81036c2:	2b00      	cmp	r3, #0
 81036c4:	d101      	bne.n	81036ca <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 81036c6:	2301      	movs	r3, #1
 81036c8:	e1c7      	b.n	8103a5a <HAL_SPI_Transmit+0x3ce>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 81036ca:	68fb      	ldr	r3, [r7, #12]
 81036cc:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 81036d0:	2b01      	cmp	r3, #1
 81036d2:	d101      	bne.n	81036d8 <HAL_SPI_Transmit+0x4c>
 81036d4:	2302      	movs	r3, #2
 81036d6:	e1c0      	b.n	8103a5a <HAL_SPI_Transmit+0x3ce>
 81036d8:	68fb      	ldr	r3, [r7, #12]
 81036da:	2201      	movs	r2, #1
 81036dc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 81036e0:	68fb      	ldr	r3, [r7, #12]
 81036e2:	2203      	movs	r2, #3
 81036e4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 81036e8:	68fb      	ldr	r3, [r7, #12]
 81036ea:	2200      	movs	r2, #0
 81036ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 81036f0:	68fb      	ldr	r3, [r7, #12]
 81036f2:	68ba      	ldr	r2, [r7, #8]
 81036f4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 81036f6:	68fb      	ldr	r3, [r7, #12]
 81036f8:	88fa      	ldrh	r2, [r7, #6]
 81036fa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 81036fe:	68fb      	ldr	r3, [r7, #12]
 8103700:	88fa      	ldrh	r2, [r7, #6]
 8103702:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8103706:	68fb      	ldr	r3, [r7, #12]
 8103708:	2200      	movs	r2, #0
 810370a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 810370c:	68fb      	ldr	r3, [r7, #12]
 810370e:	2200      	movs	r2, #0
 8103710:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8103714:	68fb      	ldr	r3, [r7, #12]
 8103716:	2200      	movs	r2, #0
 8103718:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 810371c:	68fb      	ldr	r3, [r7, #12]
 810371e:	2200      	movs	r2, #0
 8103720:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8103722:	68fb      	ldr	r3, [r7, #12]
 8103724:	2200      	movs	r2, #0
 8103726:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8103728:	68fb      	ldr	r3, [r7, #12]
 810372a:	689b      	ldr	r3, [r3, #8]
 810372c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8103730:	d108      	bne.n	8103744 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8103732:	68fb      	ldr	r3, [r7, #12]
 8103734:	681b      	ldr	r3, [r3, #0]
 8103736:	681a      	ldr	r2, [r3, #0]
 8103738:	68fb      	ldr	r3, [r7, #12]
 810373a:	681b      	ldr	r3, [r3, #0]
 810373c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8103740:	601a      	str	r2, [r3, #0]
 8103742:	e009      	b.n	8103758 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8103744:	68fb      	ldr	r3, [r7, #12]
 8103746:	681b      	ldr	r3, [r3, #0]
 8103748:	68db      	ldr	r3, [r3, #12]
 810374a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 810374e:	68fb      	ldr	r3, [r7, #12]
 8103750:	681b      	ldr	r3, [r3, #0]
 8103752:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8103756:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8103758:	68fb      	ldr	r3, [r7, #12]
 810375a:	681b      	ldr	r3, [r3, #0]
 810375c:	685b      	ldr	r3, [r3, #4]
 810375e:	0c1b      	lsrs	r3, r3, #16
 8103760:	041b      	lsls	r3, r3, #16
 8103762:	88f9      	ldrh	r1, [r7, #6]
 8103764:	68fa      	ldr	r2, [r7, #12]
 8103766:	6812      	ldr	r2, [r2, #0]
 8103768:	430b      	orrs	r3, r1
 810376a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 810376c:	68fb      	ldr	r3, [r7, #12]
 810376e:	681b      	ldr	r3, [r3, #0]
 8103770:	681a      	ldr	r2, [r3, #0]
 8103772:	68fb      	ldr	r3, [r7, #12]
 8103774:	681b      	ldr	r3, [r3, #0]
 8103776:	f042 0201 	orr.w	r2, r2, #1
 810377a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 810377c:	68fb      	ldr	r3, [r7, #12]
 810377e:	685b      	ldr	r3, [r3, #4]
 8103780:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8103784:	d107      	bne.n	8103796 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8103786:	68fb      	ldr	r3, [r7, #12]
 8103788:	681b      	ldr	r3, [r3, #0]
 810378a:	681a      	ldr	r2, [r3, #0]
 810378c:	68fb      	ldr	r3, [r7, #12]
 810378e:	681b      	ldr	r3, [r3, #0]
 8103790:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8103794:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8103796:	68fb      	ldr	r3, [r7, #12]
 8103798:	68db      	ldr	r3, [r3, #12]
 810379a:	2b0f      	cmp	r3, #15
 810379c:	d947      	bls.n	810382e <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 810379e:	e03f      	b.n	8103820 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 81037a0:	68fb      	ldr	r3, [r7, #12]
 81037a2:	681b      	ldr	r3, [r3, #0]
 81037a4:	695b      	ldr	r3, [r3, #20]
 81037a6:	f003 0302 	and.w	r3, r3, #2
 81037aa:	2b02      	cmp	r3, #2
 81037ac:	d114      	bne.n	81037d8 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 81037ae:	68fb      	ldr	r3, [r7, #12]
 81037b0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 81037b2:	68fb      	ldr	r3, [r7, #12]
 81037b4:	681b      	ldr	r3, [r3, #0]
 81037b6:	6812      	ldr	r2, [r2, #0]
 81037b8:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 81037ba:	68fb      	ldr	r3, [r7, #12]
 81037bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81037be:	1d1a      	adds	r2, r3, #4
 81037c0:	68fb      	ldr	r3, [r7, #12]
 81037c2:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 81037c4:	68fb      	ldr	r3, [r7, #12]
 81037c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 81037ca:	b29b      	uxth	r3, r3
 81037cc:	3b01      	subs	r3, #1
 81037ce:	b29a      	uxth	r2, r3
 81037d0:	68fb      	ldr	r3, [r7, #12]
 81037d2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 81037d6:	e023      	b.n	8103820 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81037d8:	f7fd fda6 	bl	8101328 <HAL_GetTick>
 81037dc:	4602      	mov	r2, r0
 81037de:	693b      	ldr	r3, [r7, #16]
 81037e0:	1ad3      	subs	r3, r2, r3
 81037e2:	683a      	ldr	r2, [r7, #0]
 81037e4:	429a      	cmp	r2, r3
 81037e6:	d803      	bhi.n	81037f0 <HAL_SPI_Transmit+0x164>
 81037e8:	683b      	ldr	r3, [r7, #0]
 81037ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 81037ee:	d102      	bne.n	81037f6 <HAL_SPI_Transmit+0x16a>
 81037f0:	683b      	ldr	r3, [r7, #0]
 81037f2:	2b00      	cmp	r3, #0
 81037f4:	d114      	bne.n	8103820 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 81037f6:	68f8      	ldr	r0, [r7, #12]
 81037f8:	f000 fedc 	bl	81045b4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81037fc:	68fb      	ldr	r3, [r7, #12]
 81037fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8103802:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8103806:	68fb      	ldr	r3, [r7, #12]
 8103808:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 810380c:	68fb      	ldr	r3, [r7, #12]
 810380e:	2201      	movs	r2, #1
 8103810:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8103814:	68fb      	ldr	r3, [r7, #12]
 8103816:	2200      	movs	r2, #0
 8103818:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 810381c:	2303      	movs	r3, #3
 810381e:	e11c      	b.n	8103a5a <HAL_SPI_Transmit+0x3ce>
    while (hspi->TxXferCount > 0UL)
 8103820:	68fb      	ldr	r3, [r7, #12]
 8103822:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8103826:	b29b      	uxth	r3, r3
 8103828:	2b00      	cmp	r3, #0
 810382a:	d1b9      	bne.n	81037a0 <HAL_SPI_Transmit+0x114>
 810382c:	e0ef      	b.n	8103a0e <HAL_SPI_Transmit+0x382>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 810382e:	68fb      	ldr	r3, [r7, #12]
 8103830:	68db      	ldr	r3, [r3, #12]
 8103832:	2b07      	cmp	r3, #7
 8103834:	f240 80e4 	bls.w	8103a00 <HAL_SPI_Transmit+0x374>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8103838:	e05d      	b.n	81038f6 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 810383a:	68fb      	ldr	r3, [r7, #12]
 810383c:	681b      	ldr	r3, [r3, #0]
 810383e:	695b      	ldr	r3, [r3, #20]
 8103840:	f003 0302 	and.w	r3, r3, #2
 8103844:	2b02      	cmp	r3, #2
 8103846:	d132      	bne.n	81038ae <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8103848:	68fb      	ldr	r3, [r7, #12]
 810384a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 810384e:	b29b      	uxth	r3, r3
 8103850:	2b01      	cmp	r3, #1
 8103852:	d918      	bls.n	8103886 <HAL_SPI_Transmit+0x1fa>
 8103854:	68fb      	ldr	r3, [r7, #12]
 8103856:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8103858:	2b00      	cmp	r3, #0
 810385a:	d014      	beq.n	8103886 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 810385c:	68fb      	ldr	r3, [r7, #12]
 810385e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8103860:	68fb      	ldr	r3, [r7, #12]
 8103862:	681b      	ldr	r3, [r3, #0]
 8103864:	6812      	ldr	r2, [r2, #0]
 8103866:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8103868:	68fb      	ldr	r3, [r7, #12]
 810386a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 810386c:	1d1a      	adds	r2, r3, #4
 810386e:	68fb      	ldr	r3, [r7, #12]
 8103870:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8103872:	68fb      	ldr	r3, [r7, #12]
 8103874:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8103878:	b29b      	uxth	r3, r3
 810387a:	3b02      	subs	r3, #2
 810387c:	b29a      	uxth	r2, r3
 810387e:	68fb      	ldr	r3, [r7, #12]
 8103880:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8103884:	e037      	b.n	81038f6 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8103886:	68fb      	ldr	r3, [r7, #12]
 8103888:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 810388a:	881a      	ldrh	r2, [r3, #0]
 810388c:	697b      	ldr	r3, [r7, #20]
 810388e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8103890:	68fb      	ldr	r3, [r7, #12]
 8103892:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103894:	1c9a      	adds	r2, r3, #2
 8103896:	68fb      	ldr	r3, [r7, #12]
 8103898:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 810389a:	68fb      	ldr	r3, [r7, #12]
 810389c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 81038a0:	b29b      	uxth	r3, r3
 81038a2:	3b01      	subs	r3, #1
 81038a4:	b29a      	uxth	r2, r3
 81038a6:	68fb      	ldr	r3, [r7, #12]
 81038a8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 81038ac:	e023      	b.n	81038f6 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81038ae:	f7fd fd3b 	bl	8101328 <HAL_GetTick>
 81038b2:	4602      	mov	r2, r0
 81038b4:	693b      	ldr	r3, [r7, #16]
 81038b6:	1ad3      	subs	r3, r2, r3
 81038b8:	683a      	ldr	r2, [r7, #0]
 81038ba:	429a      	cmp	r2, r3
 81038bc:	d803      	bhi.n	81038c6 <HAL_SPI_Transmit+0x23a>
 81038be:	683b      	ldr	r3, [r7, #0]
 81038c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 81038c4:	d102      	bne.n	81038cc <HAL_SPI_Transmit+0x240>
 81038c6:	683b      	ldr	r3, [r7, #0]
 81038c8:	2b00      	cmp	r3, #0
 81038ca:	d114      	bne.n	81038f6 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 81038cc:	68f8      	ldr	r0, [r7, #12]
 81038ce:	f000 fe71 	bl	81045b4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81038d2:	68fb      	ldr	r3, [r7, #12]
 81038d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81038d8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 81038dc:	68fb      	ldr	r3, [r7, #12]
 81038de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 81038e2:	68fb      	ldr	r3, [r7, #12]
 81038e4:	2201      	movs	r2, #1
 81038e6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 81038ea:	68fb      	ldr	r3, [r7, #12]
 81038ec:	2200      	movs	r2, #0
 81038ee:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 81038f2:	2303      	movs	r3, #3
 81038f4:	e0b1      	b.n	8103a5a <HAL_SPI_Transmit+0x3ce>
    while (hspi->TxXferCount > 0UL)
 81038f6:	68fb      	ldr	r3, [r7, #12]
 81038f8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 81038fc:	b29b      	uxth	r3, r3
 81038fe:	2b00      	cmp	r3, #0
 8103900:	d19b      	bne.n	810383a <HAL_SPI_Transmit+0x1ae>
 8103902:	e084      	b.n	8103a0e <HAL_SPI_Transmit+0x382>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8103904:	68fb      	ldr	r3, [r7, #12]
 8103906:	681b      	ldr	r3, [r3, #0]
 8103908:	695b      	ldr	r3, [r3, #20]
 810390a:	f003 0302 	and.w	r3, r3, #2
 810390e:	2b02      	cmp	r3, #2
 8103910:	d152      	bne.n	81039b8 <HAL_SPI_Transmit+0x32c>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8103912:	68fb      	ldr	r3, [r7, #12]
 8103914:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8103918:	b29b      	uxth	r3, r3
 810391a:	2b03      	cmp	r3, #3
 810391c:	d918      	bls.n	8103950 <HAL_SPI_Transmit+0x2c4>
 810391e:	68fb      	ldr	r3, [r7, #12]
 8103920:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8103922:	2b40      	cmp	r3, #64	@ 0x40
 8103924:	d914      	bls.n	8103950 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8103926:	68fb      	ldr	r3, [r7, #12]
 8103928:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 810392a:	68fb      	ldr	r3, [r7, #12]
 810392c:	681b      	ldr	r3, [r3, #0]
 810392e:	6812      	ldr	r2, [r2, #0]
 8103930:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8103932:	68fb      	ldr	r3, [r7, #12]
 8103934:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103936:	1d1a      	adds	r2, r3, #4
 8103938:	68fb      	ldr	r3, [r7, #12]
 810393a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 810393c:	68fb      	ldr	r3, [r7, #12]
 810393e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8103942:	b29b      	uxth	r3, r3
 8103944:	3b04      	subs	r3, #4
 8103946:	b29a      	uxth	r2, r3
 8103948:	68fb      	ldr	r3, [r7, #12]
 810394a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 810394e:	e057      	b.n	8103a00 <HAL_SPI_Transmit+0x374>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8103950:	68fb      	ldr	r3, [r7, #12]
 8103952:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8103956:	b29b      	uxth	r3, r3
 8103958:	2b01      	cmp	r3, #1
 810395a:	d917      	bls.n	810398c <HAL_SPI_Transmit+0x300>
 810395c:	68fb      	ldr	r3, [r7, #12]
 810395e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8103960:	2b00      	cmp	r3, #0
 8103962:	d013      	beq.n	810398c <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8103964:	68fb      	ldr	r3, [r7, #12]
 8103966:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103968:	881a      	ldrh	r2, [r3, #0]
 810396a:	697b      	ldr	r3, [r7, #20]
 810396c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 810396e:	68fb      	ldr	r3, [r7, #12]
 8103970:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103972:	1c9a      	adds	r2, r3, #2
 8103974:	68fb      	ldr	r3, [r7, #12]
 8103976:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8103978:	68fb      	ldr	r3, [r7, #12]
 810397a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 810397e:	b29b      	uxth	r3, r3
 8103980:	3b02      	subs	r3, #2
 8103982:	b29a      	uxth	r2, r3
 8103984:	68fb      	ldr	r3, [r7, #12]
 8103986:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 810398a:	e039      	b.n	8103a00 <HAL_SPI_Transmit+0x374>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 810398c:	68fb      	ldr	r3, [r7, #12]
 810398e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8103990:	68fb      	ldr	r3, [r7, #12]
 8103992:	681b      	ldr	r3, [r3, #0]
 8103994:	3320      	adds	r3, #32
 8103996:	7812      	ldrb	r2, [r2, #0]
 8103998:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 810399a:	68fb      	ldr	r3, [r7, #12]
 810399c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 810399e:	1c5a      	adds	r2, r3, #1
 81039a0:	68fb      	ldr	r3, [r7, #12]
 81039a2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 81039a4:	68fb      	ldr	r3, [r7, #12]
 81039a6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 81039aa:	b29b      	uxth	r3, r3
 81039ac:	3b01      	subs	r3, #1
 81039ae:	b29a      	uxth	r2, r3
 81039b0:	68fb      	ldr	r3, [r7, #12]
 81039b2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 81039b6:	e023      	b.n	8103a00 <HAL_SPI_Transmit+0x374>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81039b8:	f7fd fcb6 	bl	8101328 <HAL_GetTick>
 81039bc:	4602      	mov	r2, r0
 81039be:	693b      	ldr	r3, [r7, #16]
 81039c0:	1ad3      	subs	r3, r2, r3
 81039c2:	683a      	ldr	r2, [r7, #0]
 81039c4:	429a      	cmp	r2, r3
 81039c6:	d803      	bhi.n	81039d0 <HAL_SPI_Transmit+0x344>
 81039c8:	683b      	ldr	r3, [r7, #0]
 81039ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 81039ce:	d102      	bne.n	81039d6 <HAL_SPI_Transmit+0x34a>
 81039d0:	683b      	ldr	r3, [r7, #0]
 81039d2:	2b00      	cmp	r3, #0
 81039d4:	d114      	bne.n	8103a00 <HAL_SPI_Transmit+0x374>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 81039d6:	68f8      	ldr	r0, [r7, #12]
 81039d8:	f000 fdec 	bl	81045b4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81039dc:	68fb      	ldr	r3, [r7, #12]
 81039de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81039e2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 81039e6:	68fb      	ldr	r3, [r7, #12]
 81039e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 81039ec:	68fb      	ldr	r3, [r7, #12]
 81039ee:	2201      	movs	r2, #1
 81039f0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 81039f4:	68fb      	ldr	r3, [r7, #12]
 81039f6:	2200      	movs	r2, #0
 81039f8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 81039fc:	2303      	movs	r3, #3
 81039fe:	e02c      	b.n	8103a5a <HAL_SPI_Transmit+0x3ce>
    while (hspi->TxXferCount > 0UL)
 8103a00:	68fb      	ldr	r3, [r7, #12]
 8103a02:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8103a06:	b29b      	uxth	r3, r3
 8103a08:	2b00      	cmp	r3, #0
 8103a0a:	f47f af7b 	bne.w	8103904 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8103a0e:	693b      	ldr	r3, [r7, #16]
 8103a10:	9300      	str	r3, [sp, #0]
 8103a12:	683b      	ldr	r3, [r7, #0]
 8103a14:	2200      	movs	r2, #0
 8103a16:	2108      	movs	r1, #8
 8103a18:	68f8      	ldr	r0, [r7, #12]
 8103a1a:	f000 fe6b 	bl	81046f4 <SPI_WaitOnFlagUntilTimeout>
 8103a1e:	4603      	mov	r3, r0
 8103a20:	2b00      	cmp	r3, #0
 8103a22:	d007      	beq.n	8103a34 <HAL_SPI_Transmit+0x3a8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8103a24:	68fb      	ldr	r3, [r7, #12]
 8103a26:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8103a2a:	f043 0220 	orr.w	r2, r3, #32
 8103a2e:	68fb      	ldr	r3, [r7, #12]
 8103a30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8103a34:	68f8      	ldr	r0, [r7, #12]
 8103a36:	f000 fdbd 	bl	81045b4 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8103a3a:	68fb      	ldr	r3, [r7, #12]
 8103a3c:	2201      	movs	r2, #1
 8103a3e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8103a42:	68fb      	ldr	r3, [r7, #12]
 8103a44:	2200      	movs	r2, #0
 8103a46:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8103a4a:	68fb      	ldr	r3, [r7, #12]
 8103a4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8103a50:	2b00      	cmp	r3, #0
 8103a52:	d001      	beq.n	8103a58 <HAL_SPI_Transmit+0x3cc>
  {
    return HAL_ERROR;
 8103a54:	2301      	movs	r3, #1
 8103a56:	e000      	b.n	8103a5a <HAL_SPI_Transmit+0x3ce>
  }
  else
  {
    return HAL_OK;
 8103a58:	2300      	movs	r3, #0
  }
}
 8103a5a:	4618      	mov	r0, r3
 8103a5c:	3718      	adds	r7, #24
 8103a5e:	46bd      	mov	sp, r7
 8103a60:	bd80      	pop	{r7, pc}

08103a62 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8103a62:	b580      	push	{r7, lr}
 8103a64:	b088      	sub	sp, #32
 8103a66:	af00      	add	r7, sp, #0
 8103a68:	60f8      	str	r0, [r7, #12]
 8103a6a:	60b9      	str	r1, [r7, #8]
 8103a6c:	603b      	str	r3, [r7, #0]
 8103a6e:	4613      	mov	r3, r2
 8103a70:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8103a72:	68fb      	ldr	r3, [r7, #12]
 8103a74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8103a76:	095b      	lsrs	r3, r3, #5
 8103a78:	b29b      	uxth	r3, r3
 8103a7a:	3301      	adds	r3, #1
 8103a7c:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8103a7e:	68fb      	ldr	r3, [r7, #12]
 8103a80:	681b      	ldr	r3, [r3, #0]
 8103a82:	3330      	adds	r3, #48	@ 0x30
 8103a84:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8103a86:	f7fd fc4f 	bl	8101328 <HAL_GetTick>
 8103a8a:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8103a8c:	68fb      	ldr	r3, [r7, #12]
 8103a8e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8103a92:	b2db      	uxtb	r3, r3
 8103a94:	2b01      	cmp	r3, #1
 8103a96:	d001      	beq.n	8103a9c <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 8103a98:	2302      	movs	r3, #2
 8103a9a:	e24e      	b.n	8103f3a <HAL_SPI_Receive+0x4d8>
  }

  if ((pData == NULL) || (Size == 0UL))
 8103a9c:	68bb      	ldr	r3, [r7, #8]
 8103a9e:	2b00      	cmp	r3, #0
 8103aa0:	d002      	beq.n	8103aa8 <HAL_SPI_Receive+0x46>
 8103aa2:	88fb      	ldrh	r3, [r7, #6]
 8103aa4:	2b00      	cmp	r3, #0
 8103aa6:	d101      	bne.n	8103aac <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 8103aa8:	2301      	movs	r3, #1
 8103aaa:	e246      	b.n	8103f3a <HAL_SPI_Receive+0x4d8>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8103aac:	68fb      	ldr	r3, [r7, #12]
 8103aae:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8103ab2:	2b01      	cmp	r3, #1
 8103ab4:	d101      	bne.n	8103aba <HAL_SPI_Receive+0x58>
 8103ab6:	2302      	movs	r3, #2
 8103ab8:	e23f      	b.n	8103f3a <HAL_SPI_Receive+0x4d8>
 8103aba:	68fb      	ldr	r3, [r7, #12]
 8103abc:	2201      	movs	r2, #1
 8103abe:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8103ac2:	68fb      	ldr	r3, [r7, #12]
 8103ac4:	2204      	movs	r2, #4
 8103ac6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8103aca:	68fb      	ldr	r3, [r7, #12]
 8103acc:	2200      	movs	r2, #0
 8103ace:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8103ad2:	68fb      	ldr	r3, [r7, #12]
 8103ad4:	68ba      	ldr	r2, [r7, #8]
 8103ad6:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 8103ad8:	68fb      	ldr	r3, [r7, #12]
 8103ada:	88fa      	ldrh	r2, [r7, #6]
 8103adc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 8103ae0:	68fb      	ldr	r3, [r7, #12]
 8103ae2:	88fa      	ldrh	r2, [r7, #6]
 8103ae4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8103ae8:	68fb      	ldr	r3, [r7, #12]
 8103aea:	2200      	movs	r2, #0
 8103aec:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8103aee:	68fb      	ldr	r3, [r7, #12]
 8103af0:	2200      	movs	r2, #0
 8103af2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8103af6:	68fb      	ldr	r3, [r7, #12]
 8103af8:	2200      	movs	r2, #0
 8103afa:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 8103afe:	68fb      	ldr	r3, [r7, #12]
 8103b00:	2200      	movs	r2, #0
 8103b02:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8103b04:	68fb      	ldr	r3, [r7, #12]
 8103b06:	2200      	movs	r2, #0
 8103b08:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8103b0a:	68fb      	ldr	r3, [r7, #12]
 8103b0c:	689b      	ldr	r3, [r3, #8]
 8103b0e:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8103b12:	d108      	bne.n	8103b26 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 8103b14:	68fb      	ldr	r3, [r7, #12]
 8103b16:	681b      	ldr	r3, [r3, #0]
 8103b18:	681a      	ldr	r2, [r3, #0]
 8103b1a:	68fb      	ldr	r3, [r7, #12]
 8103b1c:	681b      	ldr	r3, [r3, #0]
 8103b1e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8103b22:	601a      	str	r2, [r3, #0]
 8103b24:	e009      	b.n	8103b3a <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8103b26:	68fb      	ldr	r3, [r7, #12]
 8103b28:	681b      	ldr	r3, [r3, #0]
 8103b2a:	68db      	ldr	r3, [r3, #12]
 8103b2c:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8103b30:	68fb      	ldr	r3, [r7, #12]
 8103b32:	681b      	ldr	r3, [r3, #0]
 8103b34:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8103b38:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8103b3a:	68fb      	ldr	r3, [r7, #12]
 8103b3c:	681b      	ldr	r3, [r3, #0]
 8103b3e:	685b      	ldr	r3, [r3, #4]
 8103b40:	0c1b      	lsrs	r3, r3, #16
 8103b42:	041b      	lsls	r3, r3, #16
 8103b44:	88f9      	ldrh	r1, [r7, #6]
 8103b46:	68fa      	ldr	r2, [r7, #12]
 8103b48:	6812      	ldr	r2, [r2, #0]
 8103b4a:	430b      	orrs	r3, r1
 8103b4c:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8103b4e:	68fb      	ldr	r3, [r7, #12]
 8103b50:	681b      	ldr	r3, [r3, #0]
 8103b52:	681a      	ldr	r2, [r3, #0]
 8103b54:	68fb      	ldr	r3, [r7, #12]
 8103b56:	681b      	ldr	r3, [r3, #0]
 8103b58:	f042 0201 	orr.w	r2, r2, #1
 8103b5c:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8103b5e:	68fb      	ldr	r3, [r7, #12]
 8103b60:	685b      	ldr	r3, [r3, #4]
 8103b62:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8103b66:	d107      	bne.n	8103b78 <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8103b68:	68fb      	ldr	r3, [r7, #12]
 8103b6a:	681b      	ldr	r3, [r3, #0]
 8103b6c:	681a      	ldr	r2, [r3, #0]
 8103b6e:	68fb      	ldr	r3, [r7, #12]
 8103b70:	681b      	ldr	r3, [r3, #0]
 8103b72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8103b76:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8103b78:	68fb      	ldr	r3, [r7, #12]
 8103b7a:	68db      	ldr	r3, [r3, #12]
 8103b7c:	2b0f      	cmp	r3, #15
 8103b7e:	d96c      	bls.n	8103c5a <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8103b80:	e064      	b.n	8103c4c <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8103b82:	68fb      	ldr	r3, [r7, #12]
 8103b84:	681b      	ldr	r3, [r3, #0]
 8103b86:	695b      	ldr	r3, [r3, #20]
 8103b88:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8103b8a:	68fb      	ldr	r3, [r7, #12]
 8103b8c:	681b      	ldr	r3, [r3, #0]
 8103b8e:	695b      	ldr	r3, [r3, #20]
 8103b90:	f003 0301 	and.w	r3, r3, #1
 8103b94:	2b01      	cmp	r3, #1
 8103b96:	d114      	bne.n	8103bc2 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8103b98:	68fb      	ldr	r3, [r7, #12]
 8103b9a:	681a      	ldr	r2, [r3, #0]
 8103b9c:	68fb      	ldr	r3, [r7, #12]
 8103b9e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103ba0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8103ba2:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8103ba4:	68fb      	ldr	r3, [r7, #12]
 8103ba6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103ba8:	1d1a      	adds	r2, r3, #4
 8103baa:	68fb      	ldr	r3, [r7, #12]
 8103bac:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8103bae:	68fb      	ldr	r3, [r7, #12]
 8103bb0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103bb4:	b29b      	uxth	r3, r3
 8103bb6:	3b01      	subs	r3, #1
 8103bb8:	b29a      	uxth	r2, r3
 8103bba:	68fb      	ldr	r3, [r7, #12]
 8103bbc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8103bc0:	e044      	b.n	8103c4c <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8103bc2:	68fb      	ldr	r3, [r7, #12]
 8103bc4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103bc8:	b29b      	uxth	r3, r3
 8103bca:	8bfa      	ldrh	r2, [r7, #30]
 8103bcc:	429a      	cmp	r2, r3
 8103bce:	d919      	bls.n	8103c04 <HAL_SPI_Receive+0x1a2>
 8103bd0:	693b      	ldr	r3, [r7, #16]
 8103bd2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8103bd6:	2b00      	cmp	r3, #0
 8103bd8:	d014      	beq.n	8103c04 <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8103bda:	68fb      	ldr	r3, [r7, #12]
 8103bdc:	681a      	ldr	r2, [r3, #0]
 8103bde:	68fb      	ldr	r3, [r7, #12]
 8103be0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103be2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8103be4:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8103be6:	68fb      	ldr	r3, [r7, #12]
 8103be8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103bea:	1d1a      	adds	r2, r3, #4
 8103bec:	68fb      	ldr	r3, [r7, #12]
 8103bee:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8103bf0:	68fb      	ldr	r3, [r7, #12]
 8103bf2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103bf6:	b29b      	uxth	r3, r3
 8103bf8:	3b01      	subs	r3, #1
 8103bfa:	b29a      	uxth	r2, r3
 8103bfc:	68fb      	ldr	r3, [r7, #12]
 8103bfe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8103c02:	e023      	b.n	8103c4c <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8103c04:	f7fd fb90 	bl	8101328 <HAL_GetTick>
 8103c08:	4602      	mov	r2, r0
 8103c0a:	697b      	ldr	r3, [r7, #20]
 8103c0c:	1ad3      	subs	r3, r2, r3
 8103c0e:	683a      	ldr	r2, [r7, #0]
 8103c10:	429a      	cmp	r2, r3
 8103c12:	d803      	bhi.n	8103c1c <HAL_SPI_Receive+0x1ba>
 8103c14:	683b      	ldr	r3, [r7, #0]
 8103c16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103c1a:	d102      	bne.n	8103c22 <HAL_SPI_Receive+0x1c0>
 8103c1c:	683b      	ldr	r3, [r7, #0]
 8103c1e:	2b00      	cmp	r3, #0
 8103c20:	d114      	bne.n	8103c4c <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8103c22:	68f8      	ldr	r0, [r7, #12]
 8103c24:	f000 fcc6 	bl	81045b4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8103c28:	68fb      	ldr	r3, [r7, #12]
 8103c2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8103c2e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8103c32:	68fb      	ldr	r3, [r7, #12]
 8103c34:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8103c38:	68fb      	ldr	r3, [r7, #12]
 8103c3a:	2201      	movs	r2, #1
 8103c3c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8103c40:	68fb      	ldr	r3, [r7, #12]
 8103c42:	2200      	movs	r2, #0
 8103c44:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8103c48:	2303      	movs	r3, #3
 8103c4a:	e176      	b.n	8103f3a <HAL_SPI_Receive+0x4d8>
    while (hspi->RxXferCount > 0UL)
 8103c4c:	68fb      	ldr	r3, [r7, #12]
 8103c4e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103c52:	b29b      	uxth	r3, r3
 8103c54:	2b00      	cmp	r3, #0
 8103c56:	d194      	bne.n	8103b82 <HAL_SPI_Receive+0x120>
 8103c58:	e15c      	b.n	8103f14 <HAL_SPI_Receive+0x4b2>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8103c5a:	68fb      	ldr	r3, [r7, #12]
 8103c5c:	68db      	ldr	r3, [r3, #12]
 8103c5e:	2b07      	cmp	r3, #7
 8103c60:	f240 8151 	bls.w	8103f06 <HAL_SPI_Receive+0x4a4>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8103c64:	e08f      	b.n	8103d86 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8103c66:	68fb      	ldr	r3, [r7, #12]
 8103c68:	681b      	ldr	r3, [r3, #0]
 8103c6a:	695b      	ldr	r3, [r3, #20]
 8103c6c:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8103c6e:	68fb      	ldr	r3, [r7, #12]
 8103c70:	681b      	ldr	r3, [r3, #0]
 8103c72:	695b      	ldr	r3, [r3, #20]
 8103c74:	f003 0301 	and.w	r3, r3, #1
 8103c78:	2b01      	cmp	r3, #1
 8103c7a:	d114      	bne.n	8103ca6 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8103c7c:	68fb      	ldr	r3, [r7, #12]
 8103c7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103c80:	69ba      	ldr	r2, [r7, #24]
 8103c82:	8812      	ldrh	r2, [r2, #0]
 8103c84:	b292      	uxth	r2, r2
 8103c86:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8103c88:	68fb      	ldr	r3, [r7, #12]
 8103c8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103c8c:	1c9a      	adds	r2, r3, #2
 8103c8e:	68fb      	ldr	r3, [r7, #12]
 8103c90:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8103c92:	68fb      	ldr	r3, [r7, #12]
 8103c94:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103c98:	b29b      	uxth	r3, r3
 8103c9a:	3b01      	subs	r3, #1
 8103c9c:	b29a      	uxth	r2, r3
 8103c9e:	68fb      	ldr	r3, [r7, #12]
 8103ca0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8103ca4:	e06f      	b.n	8103d86 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8103ca6:	68fb      	ldr	r3, [r7, #12]
 8103ca8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103cac:	b29b      	uxth	r3, r3
 8103cae:	8bfa      	ldrh	r2, [r7, #30]
 8103cb0:	429a      	cmp	r2, r3
 8103cb2:	d924      	bls.n	8103cfe <HAL_SPI_Receive+0x29c>
 8103cb4:	693b      	ldr	r3, [r7, #16]
 8103cb6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8103cba:	2b00      	cmp	r3, #0
 8103cbc:	d01f      	beq.n	8103cfe <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8103cbe:	68fb      	ldr	r3, [r7, #12]
 8103cc0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103cc2:	69ba      	ldr	r2, [r7, #24]
 8103cc4:	8812      	ldrh	r2, [r2, #0]
 8103cc6:	b292      	uxth	r2, r2
 8103cc8:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8103cca:	68fb      	ldr	r3, [r7, #12]
 8103ccc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103cce:	1c9a      	adds	r2, r3, #2
 8103cd0:	68fb      	ldr	r3, [r7, #12]
 8103cd2:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8103cd4:	68fb      	ldr	r3, [r7, #12]
 8103cd6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103cd8:	69ba      	ldr	r2, [r7, #24]
 8103cda:	8812      	ldrh	r2, [r2, #0]
 8103cdc:	b292      	uxth	r2, r2
 8103cde:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8103ce0:	68fb      	ldr	r3, [r7, #12]
 8103ce2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103ce4:	1c9a      	adds	r2, r3, #2
 8103ce6:	68fb      	ldr	r3, [r7, #12]
 8103ce8:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8103cea:	68fb      	ldr	r3, [r7, #12]
 8103cec:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103cf0:	b29b      	uxth	r3, r3
 8103cf2:	3b02      	subs	r3, #2
 8103cf4:	b29a      	uxth	r2, r3
 8103cf6:	68fb      	ldr	r3, [r7, #12]
 8103cf8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8103cfc:	e043      	b.n	8103d86 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8103cfe:	68fb      	ldr	r3, [r7, #12]
 8103d00:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103d04:	b29b      	uxth	r3, r3
 8103d06:	2b01      	cmp	r3, #1
 8103d08:	d119      	bne.n	8103d3e <HAL_SPI_Receive+0x2dc>
 8103d0a:	693b      	ldr	r3, [r7, #16]
 8103d0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8103d10:	2b00      	cmp	r3, #0
 8103d12:	d014      	beq.n	8103d3e <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8103d14:	68fb      	ldr	r3, [r7, #12]
 8103d16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103d18:	69ba      	ldr	r2, [r7, #24]
 8103d1a:	8812      	ldrh	r2, [r2, #0]
 8103d1c:	b292      	uxth	r2, r2
 8103d1e:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8103d20:	68fb      	ldr	r3, [r7, #12]
 8103d22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103d24:	1c9a      	adds	r2, r3, #2
 8103d26:	68fb      	ldr	r3, [r7, #12]
 8103d28:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8103d2a:	68fb      	ldr	r3, [r7, #12]
 8103d2c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103d30:	b29b      	uxth	r3, r3
 8103d32:	3b01      	subs	r3, #1
 8103d34:	b29a      	uxth	r2, r3
 8103d36:	68fb      	ldr	r3, [r7, #12]
 8103d38:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8103d3c:	e023      	b.n	8103d86 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8103d3e:	f7fd faf3 	bl	8101328 <HAL_GetTick>
 8103d42:	4602      	mov	r2, r0
 8103d44:	697b      	ldr	r3, [r7, #20]
 8103d46:	1ad3      	subs	r3, r2, r3
 8103d48:	683a      	ldr	r2, [r7, #0]
 8103d4a:	429a      	cmp	r2, r3
 8103d4c:	d803      	bhi.n	8103d56 <HAL_SPI_Receive+0x2f4>
 8103d4e:	683b      	ldr	r3, [r7, #0]
 8103d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103d54:	d102      	bne.n	8103d5c <HAL_SPI_Receive+0x2fa>
 8103d56:	683b      	ldr	r3, [r7, #0]
 8103d58:	2b00      	cmp	r3, #0
 8103d5a:	d114      	bne.n	8103d86 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8103d5c:	68f8      	ldr	r0, [r7, #12]
 8103d5e:	f000 fc29 	bl	81045b4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8103d62:	68fb      	ldr	r3, [r7, #12]
 8103d64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8103d68:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8103d6c:	68fb      	ldr	r3, [r7, #12]
 8103d6e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8103d72:	68fb      	ldr	r3, [r7, #12]
 8103d74:	2201      	movs	r2, #1
 8103d76:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8103d7a:	68fb      	ldr	r3, [r7, #12]
 8103d7c:	2200      	movs	r2, #0
 8103d7e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8103d82:	2303      	movs	r3, #3
 8103d84:	e0d9      	b.n	8103f3a <HAL_SPI_Receive+0x4d8>
    while (hspi->RxXferCount > 0UL)
 8103d86:	68fb      	ldr	r3, [r7, #12]
 8103d88:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103d8c:	b29b      	uxth	r3, r3
 8103d8e:	2b00      	cmp	r3, #0
 8103d90:	f47f af69 	bne.w	8103c66 <HAL_SPI_Receive+0x204>
 8103d94:	e0be      	b.n	8103f14 <HAL_SPI_Receive+0x4b2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8103d96:	68fb      	ldr	r3, [r7, #12]
 8103d98:	681b      	ldr	r3, [r3, #0]
 8103d9a:	695b      	ldr	r3, [r3, #20]
 8103d9c:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8103d9e:	68fb      	ldr	r3, [r7, #12]
 8103da0:	681b      	ldr	r3, [r3, #0]
 8103da2:	695b      	ldr	r3, [r3, #20]
 8103da4:	f003 0301 	and.w	r3, r3, #1
 8103da8:	2b01      	cmp	r3, #1
 8103daa:	d117      	bne.n	8103ddc <HAL_SPI_Receive+0x37a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8103dac:	68fb      	ldr	r3, [r7, #12]
 8103dae:	681b      	ldr	r3, [r3, #0]
 8103db0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8103db4:	68fb      	ldr	r3, [r7, #12]
 8103db6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103db8:	7812      	ldrb	r2, [r2, #0]
 8103dba:	b2d2      	uxtb	r2, r2
 8103dbc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8103dbe:	68fb      	ldr	r3, [r7, #12]
 8103dc0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103dc2:	1c5a      	adds	r2, r3, #1
 8103dc4:	68fb      	ldr	r3, [r7, #12]
 8103dc6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8103dc8:	68fb      	ldr	r3, [r7, #12]
 8103dca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103dce:	b29b      	uxth	r3, r3
 8103dd0:	3b01      	subs	r3, #1
 8103dd2:	b29a      	uxth	r2, r3
 8103dd4:	68fb      	ldr	r3, [r7, #12]
 8103dd6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8103dda:	e094      	b.n	8103f06 <HAL_SPI_Receive+0x4a4>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8103ddc:	68fb      	ldr	r3, [r7, #12]
 8103dde:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103de2:	b29b      	uxth	r3, r3
 8103de4:	8bfa      	ldrh	r2, [r7, #30]
 8103de6:	429a      	cmp	r2, r3
 8103de8:	d946      	bls.n	8103e78 <HAL_SPI_Receive+0x416>
 8103dea:	693b      	ldr	r3, [r7, #16]
 8103dec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8103df0:	2b00      	cmp	r3, #0
 8103df2:	d041      	beq.n	8103e78 <HAL_SPI_Receive+0x416>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8103df4:	68fb      	ldr	r3, [r7, #12]
 8103df6:	681b      	ldr	r3, [r3, #0]
 8103df8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8103dfc:	68fb      	ldr	r3, [r7, #12]
 8103dfe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103e00:	7812      	ldrb	r2, [r2, #0]
 8103e02:	b2d2      	uxtb	r2, r2
 8103e04:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8103e06:	68fb      	ldr	r3, [r7, #12]
 8103e08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103e0a:	1c5a      	adds	r2, r3, #1
 8103e0c:	68fb      	ldr	r3, [r7, #12]
 8103e0e:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8103e10:	68fb      	ldr	r3, [r7, #12]
 8103e12:	681b      	ldr	r3, [r3, #0]
 8103e14:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8103e18:	68fb      	ldr	r3, [r7, #12]
 8103e1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103e1c:	7812      	ldrb	r2, [r2, #0]
 8103e1e:	b2d2      	uxtb	r2, r2
 8103e20:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8103e22:	68fb      	ldr	r3, [r7, #12]
 8103e24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103e26:	1c5a      	adds	r2, r3, #1
 8103e28:	68fb      	ldr	r3, [r7, #12]
 8103e2a:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8103e2c:	68fb      	ldr	r3, [r7, #12]
 8103e2e:	681b      	ldr	r3, [r3, #0]
 8103e30:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8103e34:	68fb      	ldr	r3, [r7, #12]
 8103e36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103e38:	7812      	ldrb	r2, [r2, #0]
 8103e3a:	b2d2      	uxtb	r2, r2
 8103e3c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8103e3e:	68fb      	ldr	r3, [r7, #12]
 8103e40:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103e42:	1c5a      	adds	r2, r3, #1
 8103e44:	68fb      	ldr	r3, [r7, #12]
 8103e46:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8103e48:	68fb      	ldr	r3, [r7, #12]
 8103e4a:	681b      	ldr	r3, [r3, #0]
 8103e4c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8103e50:	68fb      	ldr	r3, [r7, #12]
 8103e52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103e54:	7812      	ldrb	r2, [r2, #0]
 8103e56:	b2d2      	uxtb	r2, r2
 8103e58:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8103e5a:	68fb      	ldr	r3, [r7, #12]
 8103e5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103e5e:	1c5a      	adds	r2, r3, #1
 8103e60:	68fb      	ldr	r3, [r7, #12]
 8103e62:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8103e64:	68fb      	ldr	r3, [r7, #12]
 8103e66:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103e6a:	b29b      	uxth	r3, r3
 8103e6c:	3b04      	subs	r3, #4
 8103e6e:	b29a      	uxth	r2, r3
 8103e70:	68fb      	ldr	r3, [r7, #12]
 8103e72:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8103e76:	e046      	b.n	8103f06 <HAL_SPI_Receive+0x4a4>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8103e78:	68fb      	ldr	r3, [r7, #12]
 8103e7a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103e7e:	b29b      	uxth	r3, r3
 8103e80:	2b03      	cmp	r3, #3
 8103e82:	d81c      	bhi.n	8103ebe <HAL_SPI_Receive+0x45c>
 8103e84:	693b      	ldr	r3, [r7, #16]
 8103e86:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8103e8a:	2b00      	cmp	r3, #0
 8103e8c:	d017      	beq.n	8103ebe <HAL_SPI_Receive+0x45c>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8103e8e:	68fb      	ldr	r3, [r7, #12]
 8103e90:	681b      	ldr	r3, [r3, #0]
 8103e92:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8103e96:	68fb      	ldr	r3, [r7, #12]
 8103e98:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103e9a:	7812      	ldrb	r2, [r2, #0]
 8103e9c:	b2d2      	uxtb	r2, r2
 8103e9e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8103ea0:	68fb      	ldr	r3, [r7, #12]
 8103ea2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103ea4:	1c5a      	adds	r2, r3, #1
 8103ea6:	68fb      	ldr	r3, [r7, #12]
 8103ea8:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8103eaa:	68fb      	ldr	r3, [r7, #12]
 8103eac:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103eb0:	b29b      	uxth	r3, r3
 8103eb2:	3b01      	subs	r3, #1
 8103eb4:	b29a      	uxth	r2, r3
 8103eb6:	68fb      	ldr	r3, [r7, #12]
 8103eb8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8103ebc:	e023      	b.n	8103f06 <HAL_SPI_Receive+0x4a4>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8103ebe:	f7fd fa33 	bl	8101328 <HAL_GetTick>
 8103ec2:	4602      	mov	r2, r0
 8103ec4:	697b      	ldr	r3, [r7, #20]
 8103ec6:	1ad3      	subs	r3, r2, r3
 8103ec8:	683a      	ldr	r2, [r7, #0]
 8103eca:	429a      	cmp	r2, r3
 8103ecc:	d803      	bhi.n	8103ed6 <HAL_SPI_Receive+0x474>
 8103ece:	683b      	ldr	r3, [r7, #0]
 8103ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103ed4:	d102      	bne.n	8103edc <HAL_SPI_Receive+0x47a>
 8103ed6:	683b      	ldr	r3, [r7, #0]
 8103ed8:	2b00      	cmp	r3, #0
 8103eda:	d114      	bne.n	8103f06 <HAL_SPI_Receive+0x4a4>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8103edc:	68f8      	ldr	r0, [r7, #12]
 8103ede:	f000 fb69 	bl	81045b4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8103ee2:	68fb      	ldr	r3, [r7, #12]
 8103ee4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8103ee8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8103eec:	68fb      	ldr	r3, [r7, #12]
 8103eee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8103ef2:	68fb      	ldr	r3, [r7, #12]
 8103ef4:	2201      	movs	r2, #1
 8103ef6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8103efa:	68fb      	ldr	r3, [r7, #12]
 8103efc:	2200      	movs	r2, #0
 8103efe:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8103f02:	2303      	movs	r3, #3
 8103f04:	e019      	b.n	8103f3a <HAL_SPI_Receive+0x4d8>
    while (hspi->RxXferCount > 0UL)
 8103f06:	68fb      	ldr	r3, [r7, #12]
 8103f08:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103f0c:	b29b      	uxth	r3, r3
 8103f0e:	2b00      	cmp	r3, #0
 8103f10:	f47f af41 	bne.w	8103d96 <HAL_SPI_Receive+0x334>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8103f14:	68f8      	ldr	r0, [r7, #12]
 8103f16:	f000 fb4d 	bl	81045b4 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8103f1a:	68fb      	ldr	r3, [r7, #12]
 8103f1c:	2201      	movs	r2, #1
 8103f1e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8103f22:	68fb      	ldr	r3, [r7, #12]
 8103f24:	2200      	movs	r2, #0
 8103f26:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8103f2a:	68fb      	ldr	r3, [r7, #12]
 8103f2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8103f30:	2b00      	cmp	r3, #0
 8103f32:	d001      	beq.n	8103f38 <HAL_SPI_Receive+0x4d6>
  {
    return HAL_ERROR;
 8103f34:	2301      	movs	r3, #1
 8103f36:	e000      	b.n	8103f3a <HAL_SPI_Receive+0x4d8>
  }
  else
  {
    return HAL_OK;
 8103f38:	2300      	movs	r3, #0
  }
}
 8103f3a:	4618      	mov	r0, r3
 8103f3c:	3720      	adds	r7, #32
 8103f3e:	46bd      	mov	sp, r7
 8103f40:	bd80      	pop	{r7, pc}
	...

08103f44 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8103f44:	b580      	push	{r7, lr}
 8103f46:	b08e      	sub	sp, #56	@ 0x38
 8103f48:	af02      	add	r7, sp, #8
 8103f4a:	60f8      	str	r0, [r7, #12]
 8103f4c:	60b9      	str	r1, [r7, #8]
 8103f4e:	607a      	str	r2, [r7, #4]
 8103f50:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8103f52:	68fb      	ldr	r3, [r7, #12]
 8103f54:	681b      	ldr	r3, [r3, #0]
 8103f56:	3320      	adds	r3, #32
 8103f58:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8103f5a:	68fb      	ldr	r3, [r7, #12]
 8103f5c:	681b      	ldr	r3, [r3, #0]
 8103f5e:	3330      	adds	r3, #48	@ 0x30
 8103f60:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8103f62:	68fb      	ldr	r3, [r7, #12]
 8103f64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8103f66:	095b      	lsrs	r3, r3, #5
 8103f68:	b29b      	uxth	r3, r3
 8103f6a:	3301      	adds	r3, #1
 8103f6c:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8103f6e:	f7fd f9db 	bl	8101328 <HAL_GetTick>
 8103f72:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8103f74:	887b      	ldrh	r3, [r7, #2]
 8103f76:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8103f78:	887b      	ldrh	r3, [r7, #2]
 8103f7a:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8103f7c:	68fb      	ldr	r3, [r7, #12]
 8103f7e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8103f82:	b2db      	uxtb	r3, r3
 8103f84:	2b01      	cmp	r3, #1
 8103f86:	d001      	beq.n	8103f8c <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8103f88:	2302      	movs	r3, #2
 8103f8a:	e30e      	b.n	81045aa <HAL_SPI_TransmitReceive+0x666>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8103f8c:	68bb      	ldr	r3, [r7, #8]
 8103f8e:	2b00      	cmp	r3, #0
 8103f90:	d005      	beq.n	8103f9e <HAL_SPI_TransmitReceive+0x5a>
 8103f92:	687b      	ldr	r3, [r7, #4]
 8103f94:	2b00      	cmp	r3, #0
 8103f96:	d002      	beq.n	8103f9e <HAL_SPI_TransmitReceive+0x5a>
 8103f98:	887b      	ldrh	r3, [r7, #2]
 8103f9a:	2b00      	cmp	r3, #0
 8103f9c:	d101      	bne.n	8103fa2 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 8103f9e:	2301      	movs	r3, #1
 8103fa0:	e303      	b.n	81045aa <HAL_SPI_TransmitReceive+0x666>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8103fa2:	68fb      	ldr	r3, [r7, #12]
 8103fa4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8103fa8:	2b01      	cmp	r3, #1
 8103faa:	d101      	bne.n	8103fb0 <HAL_SPI_TransmitReceive+0x6c>
 8103fac:	2302      	movs	r3, #2
 8103fae:	e2fc      	b.n	81045aa <HAL_SPI_TransmitReceive+0x666>
 8103fb0:	68fb      	ldr	r3, [r7, #12]
 8103fb2:	2201      	movs	r2, #1
 8103fb4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8103fb8:	68fb      	ldr	r3, [r7, #12]
 8103fba:	2205      	movs	r2, #5
 8103fbc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8103fc0:	68fb      	ldr	r3, [r7, #12]
 8103fc2:	2200      	movs	r2, #0
 8103fc4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8103fc8:	68fb      	ldr	r3, [r7, #12]
 8103fca:	687a      	ldr	r2, [r7, #4]
 8103fcc:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 8103fce:	68fb      	ldr	r3, [r7, #12]
 8103fd0:	887a      	ldrh	r2, [r7, #2]
 8103fd2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8103fd6:	68fb      	ldr	r3, [r7, #12]
 8103fd8:	887a      	ldrh	r2, [r7, #2]
 8103fda:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8103fde:	68fb      	ldr	r3, [r7, #12]
 8103fe0:	68ba      	ldr	r2, [r7, #8]
 8103fe2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8103fe4:	68fb      	ldr	r3, [r7, #12]
 8103fe6:	887a      	ldrh	r2, [r7, #2]
 8103fe8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8103fec:	68fb      	ldr	r3, [r7, #12]
 8103fee:	887a      	ldrh	r2, [r7, #2]
 8103ff0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8103ff4:	68fb      	ldr	r3, [r7, #12]
 8103ff6:	2200      	movs	r2, #0
 8103ff8:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8103ffa:	68fb      	ldr	r3, [r7, #12]
 8103ffc:	2200      	movs	r2, #0
 8103ffe:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8104000:	68fb      	ldr	r3, [r7, #12]
 8104002:	681b      	ldr	r3, [r3, #0]
 8104004:	68da      	ldr	r2, [r3, #12]
 8104006:	68fb      	ldr	r3, [r7, #12]
 8104008:	681b      	ldr	r3, [r3, #0]
 810400a:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 810400e:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 8104010:	68fb      	ldr	r3, [r7, #12]
 8104012:	681b      	ldr	r3, [r3, #0]
 8104014:	4a70      	ldr	r2, [pc, #448]	@ (81041d8 <HAL_SPI_TransmitReceive+0x294>)
 8104016:	4293      	cmp	r3, r2
 8104018:	d009      	beq.n	810402e <HAL_SPI_TransmitReceive+0xea>
 810401a:	68fb      	ldr	r3, [r7, #12]
 810401c:	681b      	ldr	r3, [r3, #0]
 810401e:	4a6f      	ldr	r2, [pc, #444]	@ (81041dc <HAL_SPI_TransmitReceive+0x298>)
 8104020:	4293      	cmp	r3, r2
 8104022:	d004      	beq.n	810402e <HAL_SPI_TransmitReceive+0xea>
 8104024:	68fb      	ldr	r3, [r7, #12]
 8104026:	681b      	ldr	r3, [r3, #0]
 8104028:	4a6d      	ldr	r2, [pc, #436]	@ (81041e0 <HAL_SPI_TransmitReceive+0x29c>)
 810402a:	4293      	cmp	r3, r2
 810402c:	d102      	bne.n	8104034 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 810402e:	2310      	movs	r3, #16
 8104030:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8104032:	e001      	b.n	8104038 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8104034:	2308      	movs	r3, #8
 8104036:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8104038:	68fb      	ldr	r3, [r7, #12]
 810403a:	681b      	ldr	r3, [r3, #0]
 810403c:	685b      	ldr	r3, [r3, #4]
 810403e:	0c1b      	lsrs	r3, r3, #16
 8104040:	041b      	lsls	r3, r3, #16
 8104042:	8879      	ldrh	r1, [r7, #2]
 8104044:	68fa      	ldr	r2, [r7, #12]
 8104046:	6812      	ldr	r2, [r2, #0]
 8104048:	430b      	orrs	r3, r1
 810404a:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 810404c:	68fb      	ldr	r3, [r7, #12]
 810404e:	681b      	ldr	r3, [r3, #0]
 8104050:	681a      	ldr	r2, [r3, #0]
 8104052:	68fb      	ldr	r3, [r7, #12]
 8104054:	681b      	ldr	r3, [r3, #0]
 8104056:	f042 0201 	orr.w	r2, r2, #1
 810405a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 810405c:	68fb      	ldr	r3, [r7, #12]
 810405e:	685b      	ldr	r3, [r3, #4]
 8104060:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8104064:	d107      	bne.n	8104076 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8104066:	68fb      	ldr	r3, [r7, #12]
 8104068:	681b      	ldr	r3, [r3, #0]
 810406a:	681a      	ldr	r2, [r3, #0]
 810406c:	68fb      	ldr	r3, [r7, #12]
 810406e:	681b      	ldr	r3, [r3, #0]
 8104070:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8104074:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8104076:	68fb      	ldr	r3, [r7, #12]
 8104078:	68db      	ldr	r3, [r3, #12]
 810407a:	2b0f      	cmp	r3, #15
 810407c:	f240 80a2 	bls.w	81041c4 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8104080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8104082:	089b      	lsrs	r3, r3, #2
 8104084:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8104086:	e094      	b.n	81041b2 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8104088:	68fb      	ldr	r3, [r7, #12]
 810408a:	681b      	ldr	r3, [r3, #0]
 810408c:	695b      	ldr	r3, [r3, #20]
 810408e:	f003 0302 	and.w	r3, r3, #2
 8104092:	2b02      	cmp	r3, #2
 8104094:	d120      	bne.n	81040d8 <HAL_SPI_TransmitReceive+0x194>
 8104096:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8104098:	2b00      	cmp	r3, #0
 810409a:	d01d      	beq.n	81040d8 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 810409c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 810409e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 81040a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 81040a2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 81040a4:	429a      	cmp	r2, r3
 81040a6:	d217      	bcs.n	81040d8 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 81040a8:	68fb      	ldr	r3, [r7, #12]
 81040aa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 81040ac:	68fb      	ldr	r3, [r7, #12]
 81040ae:	681b      	ldr	r3, [r3, #0]
 81040b0:	6812      	ldr	r2, [r2, #0]
 81040b2:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 81040b4:	68fb      	ldr	r3, [r7, #12]
 81040b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81040b8:	1d1a      	adds	r2, r3, #4
 81040ba:	68fb      	ldr	r3, [r7, #12]
 81040bc:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 81040be:	68fb      	ldr	r3, [r7, #12]
 81040c0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 81040c4:	b29b      	uxth	r3, r3
 81040c6:	3b01      	subs	r3, #1
 81040c8:	b29a      	uxth	r2, r3
 81040ca:	68fb      	ldr	r3, [r7, #12]
 81040cc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 81040d0:	68fb      	ldr	r3, [r7, #12]
 81040d2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 81040d6:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 81040d8:	68fb      	ldr	r3, [r7, #12]
 81040da:	681b      	ldr	r3, [r3, #0]
 81040dc:	695b      	ldr	r3, [r3, #20]
 81040de:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 81040e0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 81040e2:	2b00      	cmp	r3, #0
 81040e4:	d065      	beq.n	81041b2 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 81040e6:	68fb      	ldr	r3, [r7, #12]
 81040e8:	681b      	ldr	r3, [r3, #0]
 81040ea:	695b      	ldr	r3, [r3, #20]
 81040ec:	f003 0301 	and.w	r3, r3, #1
 81040f0:	2b01      	cmp	r3, #1
 81040f2:	d118      	bne.n	8104126 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 81040f4:	68fb      	ldr	r3, [r7, #12]
 81040f6:	681a      	ldr	r2, [r3, #0]
 81040f8:	68fb      	ldr	r3, [r7, #12]
 81040fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81040fc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 81040fe:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8104100:	68fb      	ldr	r3, [r7, #12]
 8104102:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104104:	1d1a      	adds	r2, r3, #4
 8104106:	68fb      	ldr	r3, [r7, #12]
 8104108:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 810410a:	68fb      	ldr	r3, [r7, #12]
 810410c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104110:	b29b      	uxth	r3, r3
 8104112:	3b01      	subs	r3, #1
 8104114:	b29a      	uxth	r2, r3
 8104116:	68fb      	ldr	r3, [r7, #12]
 8104118:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 810411c:	68fb      	ldr	r3, [r7, #12]
 810411e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104122:	853b      	strh	r3, [r7, #40]	@ 0x28
 8104124:	e045      	b.n	81041b2 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8104126:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8104128:	8bfb      	ldrh	r3, [r7, #30]
 810412a:	429a      	cmp	r2, r3
 810412c:	d21d      	bcs.n	810416a <HAL_SPI_TransmitReceive+0x226>
 810412e:	697b      	ldr	r3, [r7, #20]
 8104130:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8104134:	2b00      	cmp	r3, #0
 8104136:	d018      	beq.n	810416a <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8104138:	68fb      	ldr	r3, [r7, #12]
 810413a:	681a      	ldr	r2, [r3, #0]
 810413c:	68fb      	ldr	r3, [r7, #12]
 810413e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104140:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8104142:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8104144:	68fb      	ldr	r3, [r7, #12]
 8104146:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104148:	1d1a      	adds	r2, r3, #4
 810414a:	68fb      	ldr	r3, [r7, #12]
 810414c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 810414e:	68fb      	ldr	r3, [r7, #12]
 8104150:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104154:	b29b      	uxth	r3, r3
 8104156:	3b01      	subs	r3, #1
 8104158:	b29a      	uxth	r2, r3
 810415a:	68fb      	ldr	r3, [r7, #12]
 810415c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8104160:	68fb      	ldr	r3, [r7, #12]
 8104162:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104166:	853b      	strh	r3, [r7, #40]	@ 0x28
 8104168:	e023      	b.n	81041b2 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 810416a:	f7fd f8dd 	bl	8101328 <HAL_GetTick>
 810416e:	4602      	mov	r2, r0
 8104170:	69bb      	ldr	r3, [r7, #24]
 8104172:	1ad3      	subs	r3, r2, r3
 8104174:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8104176:	429a      	cmp	r2, r3
 8104178:	d803      	bhi.n	8104182 <HAL_SPI_TransmitReceive+0x23e>
 810417a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810417c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104180:	d102      	bne.n	8104188 <HAL_SPI_TransmitReceive+0x244>
 8104182:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104184:	2b00      	cmp	r3, #0
 8104186:	d114      	bne.n	81041b2 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8104188:	68f8      	ldr	r0, [r7, #12]
 810418a:	f000 fa13 	bl	81045b4 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 810418e:	68fb      	ldr	r3, [r7, #12]
 8104190:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8104194:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8104198:	68fb      	ldr	r3, [r7, #12]
 810419a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 810419e:	68fb      	ldr	r3, [r7, #12]
 81041a0:	2201      	movs	r2, #1
 81041a2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 81041a6:	68fb      	ldr	r3, [r7, #12]
 81041a8:	2200      	movs	r2, #0
 81041aa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 81041ae:	2303      	movs	r3, #3
 81041b0:	e1fb      	b.n	81045aa <HAL_SPI_TransmitReceive+0x666>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 81041b2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 81041b4:	2b00      	cmp	r3, #0
 81041b6:	f47f af67 	bne.w	8104088 <HAL_SPI_TransmitReceive+0x144>
 81041ba:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 81041bc:	2b00      	cmp	r3, #0
 81041be:	f47f af63 	bne.w	8104088 <HAL_SPI_TransmitReceive+0x144>
 81041c2:	e1cc      	b.n	810455e <HAL_SPI_TransmitReceive+0x61a>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 81041c4:	68fb      	ldr	r3, [r7, #12]
 81041c6:	68db      	ldr	r3, [r3, #12]
 81041c8:	2b07      	cmp	r3, #7
 81041ca:	f240 81c0 	bls.w	810454e <HAL_SPI_TransmitReceive+0x60a>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 81041ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 81041d0:	085b      	lsrs	r3, r3, #1
 81041d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 81041d4:	e0c7      	b.n	8104366 <HAL_SPI_TransmitReceive+0x422>
 81041d6:	bf00      	nop
 81041d8:	40013000 	.word	0x40013000
 81041dc:	40003800 	.word	0x40003800
 81041e0:	40003c00 	.word	0x40003c00
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 81041e4:	68fb      	ldr	r3, [r7, #12]
 81041e6:	681b      	ldr	r3, [r3, #0]
 81041e8:	695b      	ldr	r3, [r3, #20]
 81041ea:	f003 0302 	and.w	r3, r3, #2
 81041ee:	2b02      	cmp	r3, #2
 81041f0:	d11f      	bne.n	8104232 <HAL_SPI_TransmitReceive+0x2ee>
 81041f2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 81041f4:	2b00      	cmp	r3, #0
 81041f6:	d01c      	beq.n	8104232 <HAL_SPI_TransmitReceive+0x2ee>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 81041f8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 81041fa:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 81041fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 81041fe:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8104200:	429a      	cmp	r2, r3
 8104202:	d216      	bcs.n	8104232 <HAL_SPI_TransmitReceive+0x2ee>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8104204:	68fb      	ldr	r3, [r7, #12]
 8104206:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104208:	881a      	ldrh	r2, [r3, #0]
 810420a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810420c:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 810420e:	68fb      	ldr	r3, [r7, #12]
 8104210:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104212:	1c9a      	adds	r2, r3, #2
 8104214:	68fb      	ldr	r3, [r7, #12]
 8104216:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8104218:	68fb      	ldr	r3, [r7, #12]
 810421a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 810421e:	b29b      	uxth	r3, r3
 8104220:	3b01      	subs	r3, #1
 8104222:	b29a      	uxth	r2, r3
 8104224:	68fb      	ldr	r3, [r7, #12]
 8104226:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 810422a:	68fb      	ldr	r3, [r7, #12]
 810422c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8104230:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8104232:	68fb      	ldr	r3, [r7, #12]
 8104234:	681b      	ldr	r3, [r3, #0]
 8104236:	695b      	ldr	r3, [r3, #20]
 8104238:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 810423a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 810423c:	2b00      	cmp	r3, #0
 810423e:	f000 8092 	beq.w	8104366 <HAL_SPI_TransmitReceive+0x422>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8104242:	68fb      	ldr	r3, [r7, #12]
 8104244:	681b      	ldr	r3, [r3, #0]
 8104246:	695b      	ldr	r3, [r3, #20]
 8104248:	f003 0301 	and.w	r3, r3, #1
 810424c:	2b01      	cmp	r3, #1
 810424e:	d118      	bne.n	8104282 <HAL_SPI_TransmitReceive+0x33e>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8104250:	68fb      	ldr	r3, [r7, #12]
 8104252:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104254:	6a3a      	ldr	r2, [r7, #32]
 8104256:	8812      	ldrh	r2, [r2, #0]
 8104258:	b292      	uxth	r2, r2
 810425a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 810425c:	68fb      	ldr	r3, [r7, #12]
 810425e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104260:	1c9a      	adds	r2, r3, #2
 8104262:	68fb      	ldr	r3, [r7, #12]
 8104264:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8104266:	68fb      	ldr	r3, [r7, #12]
 8104268:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810426c:	b29b      	uxth	r3, r3
 810426e:	3b01      	subs	r3, #1
 8104270:	b29a      	uxth	r2, r3
 8104272:	68fb      	ldr	r3, [r7, #12]
 8104274:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8104278:	68fb      	ldr	r3, [r7, #12]
 810427a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810427e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8104280:	e071      	b.n	8104366 <HAL_SPI_TransmitReceive+0x422>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8104282:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8104284:	8bfb      	ldrh	r3, [r7, #30]
 8104286:	429a      	cmp	r2, r3
 8104288:	d228      	bcs.n	81042dc <HAL_SPI_TransmitReceive+0x398>
 810428a:	697b      	ldr	r3, [r7, #20]
 810428c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8104290:	2b00      	cmp	r3, #0
 8104292:	d023      	beq.n	81042dc <HAL_SPI_TransmitReceive+0x398>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8104294:	68fb      	ldr	r3, [r7, #12]
 8104296:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104298:	6a3a      	ldr	r2, [r7, #32]
 810429a:	8812      	ldrh	r2, [r2, #0]
 810429c:	b292      	uxth	r2, r2
 810429e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 81042a0:	68fb      	ldr	r3, [r7, #12]
 81042a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81042a4:	1c9a      	adds	r2, r3, #2
 81042a6:	68fb      	ldr	r3, [r7, #12]
 81042a8:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 81042aa:	68fb      	ldr	r3, [r7, #12]
 81042ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81042ae:	6a3a      	ldr	r2, [r7, #32]
 81042b0:	8812      	ldrh	r2, [r2, #0]
 81042b2:	b292      	uxth	r2, r2
 81042b4:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 81042b6:	68fb      	ldr	r3, [r7, #12]
 81042b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81042ba:	1c9a      	adds	r2, r3, #2
 81042bc:	68fb      	ldr	r3, [r7, #12]
 81042be:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 81042c0:	68fb      	ldr	r3, [r7, #12]
 81042c2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 81042c6:	b29b      	uxth	r3, r3
 81042c8:	3b02      	subs	r3, #2
 81042ca:	b29a      	uxth	r2, r3
 81042cc:	68fb      	ldr	r3, [r7, #12]
 81042ce:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 81042d2:	68fb      	ldr	r3, [r7, #12]
 81042d4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 81042d8:	853b      	strh	r3, [r7, #40]	@ 0x28
 81042da:	e044      	b.n	8104366 <HAL_SPI_TransmitReceive+0x422>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 81042dc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 81042de:	2b01      	cmp	r3, #1
 81042e0:	d11d      	bne.n	810431e <HAL_SPI_TransmitReceive+0x3da>
 81042e2:	697b      	ldr	r3, [r7, #20]
 81042e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 81042e8:	2b00      	cmp	r3, #0
 81042ea:	d018      	beq.n	810431e <HAL_SPI_TransmitReceive+0x3da>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 81042ec:	68fb      	ldr	r3, [r7, #12]
 81042ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81042f0:	6a3a      	ldr	r2, [r7, #32]
 81042f2:	8812      	ldrh	r2, [r2, #0]
 81042f4:	b292      	uxth	r2, r2
 81042f6:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 81042f8:	68fb      	ldr	r3, [r7, #12]
 81042fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81042fc:	1c9a      	adds	r2, r3, #2
 81042fe:	68fb      	ldr	r3, [r7, #12]
 8104300:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8104302:	68fb      	ldr	r3, [r7, #12]
 8104304:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104308:	b29b      	uxth	r3, r3
 810430a:	3b01      	subs	r3, #1
 810430c:	b29a      	uxth	r2, r3
 810430e:	68fb      	ldr	r3, [r7, #12]
 8104310:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8104314:	68fb      	ldr	r3, [r7, #12]
 8104316:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810431a:	853b      	strh	r3, [r7, #40]	@ 0x28
 810431c:	e023      	b.n	8104366 <HAL_SPI_TransmitReceive+0x422>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 810431e:	f7fd f803 	bl	8101328 <HAL_GetTick>
 8104322:	4602      	mov	r2, r0
 8104324:	69bb      	ldr	r3, [r7, #24]
 8104326:	1ad3      	subs	r3, r2, r3
 8104328:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 810432a:	429a      	cmp	r2, r3
 810432c:	d803      	bhi.n	8104336 <HAL_SPI_TransmitReceive+0x3f2>
 810432e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104334:	d102      	bne.n	810433c <HAL_SPI_TransmitReceive+0x3f8>
 8104336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104338:	2b00      	cmp	r3, #0
 810433a:	d114      	bne.n	8104366 <HAL_SPI_TransmitReceive+0x422>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 810433c:	68f8      	ldr	r0, [r7, #12]
 810433e:	f000 f939 	bl	81045b4 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8104342:	68fb      	ldr	r3, [r7, #12]
 8104344:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8104348:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 810434c:	68fb      	ldr	r3, [r7, #12]
 810434e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8104352:	68fb      	ldr	r3, [r7, #12]
 8104354:	2201      	movs	r2, #1
 8104356:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 810435a:	68fb      	ldr	r3, [r7, #12]
 810435c:	2200      	movs	r2, #0
 810435e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8104362:	2303      	movs	r3, #3
 8104364:	e121      	b.n	81045aa <HAL_SPI_TransmitReceive+0x666>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8104366:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8104368:	2b00      	cmp	r3, #0
 810436a:	f47f af3b 	bne.w	81041e4 <HAL_SPI_TransmitReceive+0x2a0>
 810436e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8104370:	2b00      	cmp	r3, #0
 8104372:	f47f af37 	bne.w	81041e4 <HAL_SPI_TransmitReceive+0x2a0>
 8104376:	e0f2      	b.n	810455e <HAL_SPI_TransmitReceive+0x61a>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8104378:	68fb      	ldr	r3, [r7, #12]
 810437a:	681b      	ldr	r3, [r3, #0]
 810437c:	695b      	ldr	r3, [r3, #20]
 810437e:	f003 0302 	and.w	r3, r3, #2
 8104382:	2b02      	cmp	r3, #2
 8104384:	d121      	bne.n	81043ca <HAL_SPI_TransmitReceive+0x486>
 8104386:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8104388:	2b00      	cmp	r3, #0
 810438a:	d01e      	beq.n	81043ca <HAL_SPI_TransmitReceive+0x486>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 810438c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 810438e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8104390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8104392:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8104394:	429a      	cmp	r2, r3
 8104396:	d218      	bcs.n	81043ca <HAL_SPI_TransmitReceive+0x486>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8104398:	68fb      	ldr	r3, [r7, #12]
 810439a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 810439c:	68fb      	ldr	r3, [r7, #12]
 810439e:	681b      	ldr	r3, [r3, #0]
 81043a0:	3320      	adds	r3, #32
 81043a2:	7812      	ldrb	r2, [r2, #0]
 81043a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 81043a6:	68fb      	ldr	r3, [r7, #12]
 81043a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81043aa:	1c5a      	adds	r2, r3, #1
 81043ac:	68fb      	ldr	r3, [r7, #12]
 81043ae:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 81043b0:	68fb      	ldr	r3, [r7, #12]
 81043b2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 81043b6:	b29b      	uxth	r3, r3
 81043b8:	3b01      	subs	r3, #1
 81043ba:	b29a      	uxth	r2, r3
 81043bc:	68fb      	ldr	r3, [r7, #12]
 81043be:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 81043c2:	68fb      	ldr	r3, [r7, #12]
 81043c4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 81043c8:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 81043ca:	68fb      	ldr	r3, [r7, #12]
 81043cc:	681b      	ldr	r3, [r3, #0]
 81043ce:	695b      	ldr	r3, [r3, #20]
 81043d0:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 81043d2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 81043d4:	2b00      	cmp	r3, #0
 81043d6:	f000 80ba 	beq.w	810454e <HAL_SPI_TransmitReceive+0x60a>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 81043da:	68fb      	ldr	r3, [r7, #12]
 81043dc:	681b      	ldr	r3, [r3, #0]
 81043de:	695b      	ldr	r3, [r3, #20]
 81043e0:	f003 0301 	and.w	r3, r3, #1
 81043e4:	2b01      	cmp	r3, #1
 81043e6:	d11b      	bne.n	8104420 <HAL_SPI_TransmitReceive+0x4dc>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 81043e8:	68fb      	ldr	r3, [r7, #12]
 81043ea:	681b      	ldr	r3, [r3, #0]
 81043ec:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 81043f0:	68fb      	ldr	r3, [r7, #12]
 81043f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81043f4:	7812      	ldrb	r2, [r2, #0]
 81043f6:	b2d2      	uxtb	r2, r2
 81043f8:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 81043fa:	68fb      	ldr	r3, [r7, #12]
 81043fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81043fe:	1c5a      	adds	r2, r3, #1
 8104400:	68fb      	ldr	r3, [r7, #12]
 8104402:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8104404:	68fb      	ldr	r3, [r7, #12]
 8104406:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810440a:	b29b      	uxth	r3, r3
 810440c:	3b01      	subs	r3, #1
 810440e:	b29a      	uxth	r2, r3
 8104410:	68fb      	ldr	r3, [r7, #12]
 8104412:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8104416:	68fb      	ldr	r3, [r7, #12]
 8104418:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810441c:	853b      	strh	r3, [r7, #40]	@ 0x28
 810441e:	e096      	b.n	810454e <HAL_SPI_TransmitReceive+0x60a>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8104420:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8104422:	8bfb      	ldrh	r3, [r7, #30]
 8104424:	429a      	cmp	r2, r3
 8104426:	d24a      	bcs.n	81044be <HAL_SPI_TransmitReceive+0x57a>
 8104428:	697b      	ldr	r3, [r7, #20]
 810442a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 810442e:	2b00      	cmp	r3, #0
 8104430:	d045      	beq.n	81044be <HAL_SPI_TransmitReceive+0x57a>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8104432:	68fb      	ldr	r3, [r7, #12]
 8104434:	681b      	ldr	r3, [r3, #0]
 8104436:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 810443a:	68fb      	ldr	r3, [r7, #12]
 810443c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810443e:	7812      	ldrb	r2, [r2, #0]
 8104440:	b2d2      	uxtb	r2, r2
 8104442:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8104444:	68fb      	ldr	r3, [r7, #12]
 8104446:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104448:	1c5a      	adds	r2, r3, #1
 810444a:	68fb      	ldr	r3, [r7, #12]
 810444c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 810444e:	68fb      	ldr	r3, [r7, #12]
 8104450:	681b      	ldr	r3, [r3, #0]
 8104452:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8104456:	68fb      	ldr	r3, [r7, #12]
 8104458:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810445a:	7812      	ldrb	r2, [r2, #0]
 810445c:	b2d2      	uxtb	r2, r2
 810445e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8104460:	68fb      	ldr	r3, [r7, #12]
 8104462:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104464:	1c5a      	adds	r2, r3, #1
 8104466:	68fb      	ldr	r3, [r7, #12]
 8104468:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 810446a:	68fb      	ldr	r3, [r7, #12]
 810446c:	681b      	ldr	r3, [r3, #0]
 810446e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8104472:	68fb      	ldr	r3, [r7, #12]
 8104474:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104476:	7812      	ldrb	r2, [r2, #0]
 8104478:	b2d2      	uxtb	r2, r2
 810447a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 810447c:	68fb      	ldr	r3, [r7, #12]
 810447e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104480:	1c5a      	adds	r2, r3, #1
 8104482:	68fb      	ldr	r3, [r7, #12]
 8104484:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8104486:	68fb      	ldr	r3, [r7, #12]
 8104488:	681b      	ldr	r3, [r3, #0]
 810448a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 810448e:	68fb      	ldr	r3, [r7, #12]
 8104490:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104492:	7812      	ldrb	r2, [r2, #0]
 8104494:	b2d2      	uxtb	r2, r2
 8104496:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8104498:	68fb      	ldr	r3, [r7, #12]
 810449a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810449c:	1c5a      	adds	r2, r3, #1
 810449e:	68fb      	ldr	r3, [r7, #12]
 81044a0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 81044a2:	68fb      	ldr	r3, [r7, #12]
 81044a4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 81044a8:	b29b      	uxth	r3, r3
 81044aa:	3b04      	subs	r3, #4
 81044ac:	b29a      	uxth	r2, r3
 81044ae:	68fb      	ldr	r3, [r7, #12]
 81044b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 81044b4:	68fb      	ldr	r3, [r7, #12]
 81044b6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 81044ba:	853b      	strh	r3, [r7, #40]	@ 0x28
 81044bc:	e047      	b.n	810454e <HAL_SPI_TransmitReceive+0x60a>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 81044be:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 81044c0:	2b03      	cmp	r3, #3
 81044c2:	d820      	bhi.n	8104506 <HAL_SPI_TransmitReceive+0x5c2>
 81044c4:	697b      	ldr	r3, [r7, #20]
 81044c6:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 81044ca:	2b00      	cmp	r3, #0
 81044cc:	d01b      	beq.n	8104506 <HAL_SPI_TransmitReceive+0x5c2>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 81044ce:	68fb      	ldr	r3, [r7, #12]
 81044d0:	681b      	ldr	r3, [r3, #0]
 81044d2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 81044d6:	68fb      	ldr	r3, [r7, #12]
 81044d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81044da:	7812      	ldrb	r2, [r2, #0]
 81044dc:	b2d2      	uxtb	r2, r2
 81044de:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 81044e0:	68fb      	ldr	r3, [r7, #12]
 81044e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81044e4:	1c5a      	adds	r2, r3, #1
 81044e6:	68fb      	ldr	r3, [r7, #12]
 81044e8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 81044ea:	68fb      	ldr	r3, [r7, #12]
 81044ec:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 81044f0:	b29b      	uxth	r3, r3
 81044f2:	3b01      	subs	r3, #1
 81044f4:	b29a      	uxth	r2, r3
 81044f6:	68fb      	ldr	r3, [r7, #12]
 81044f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 81044fc:	68fb      	ldr	r3, [r7, #12]
 81044fe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104502:	853b      	strh	r3, [r7, #40]	@ 0x28
 8104504:	e023      	b.n	810454e <HAL_SPI_TransmitReceive+0x60a>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8104506:	f7fc ff0f 	bl	8101328 <HAL_GetTick>
 810450a:	4602      	mov	r2, r0
 810450c:	69bb      	ldr	r3, [r7, #24]
 810450e:	1ad3      	subs	r3, r2, r3
 8104510:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8104512:	429a      	cmp	r2, r3
 8104514:	d803      	bhi.n	810451e <HAL_SPI_TransmitReceive+0x5da>
 8104516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104518:	f1b3 3fff 	cmp.w	r3, #4294967295
 810451c:	d102      	bne.n	8104524 <HAL_SPI_TransmitReceive+0x5e0>
 810451e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104520:	2b00      	cmp	r3, #0
 8104522:	d114      	bne.n	810454e <HAL_SPI_TransmitReceive+0x60a>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8104524:	68f8      	ldr	r0, [r7, #12]
 8104526:	f000 f845 	bl	81045b4 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 810452a:	68fb      	ldr	r3, [r7, #12]
 810452c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8104530:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8104534:	68fb      	ldr	r3, [r7, #12]
 8104536:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 810453a:	68fb      	ldr	r3, [r7, #12]
 810453c:	2201      	movs	r2, #1
 810453e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8104542:	68fb      	ldr	r3, [r7, #12]
 8104544:	2200      	movs	r2, #0
 8104546:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 810454a:	2303      	movs	r3, #3
 810454c:	e02d      	b.n	81045aa <HAL_SPI_TransmitReceive+0x666>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 810454e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8104550:	2b00      	cmp	r3, #0
 8104552:	f47f af11 	bne.w	8104378 <HAL_SPI_TransmitReceive+0x434>
 8104556:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8104558:	2b00      	cmp	r3, #0
 810455a:	f47f af0d 	bne.w	8104378 <HAL_SPI_TransmitReceive+0x434>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 810455e:	69bb      	ldr	r3, [r7, #24]
 8104560:	9300      	str	r3, [sp, #0]
 8104562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104564:	2200      	movs	r2, #0
 8104566:	2108      	movs	r1, #8
 8104568:	68f8      	ldr	r0, [r7, #12]
 810456a:	f000 f8c3 	bl	81046f4 <SPI_WaitOnFlagUntilTimeout>
 810456e:	4603      	mov	r3, r0
 8104570:	2b00      	cmp	r3, #0
 8104572:	d007      	beq.n	8104584 <HAL_SPI_TransmitReceive+0x640>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8104574:	68fb      	ldr	r3, [r7, #12]
 8104576:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 810457a:	f043 0220 	orr.w	r2, r3, #32
 810457e:	68fb      	ldr	r3, [r7, #12]
 8104580:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8104584:	68f8      	ldr	r0, [r7, #12]
 8104586:	f000 f815 	bl	81045b4 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 810458a:	68fb      	ldr	r3, [r7, #12]
 810458c:	2201      	movs	r2, #1
 810458e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8104592:	68fb      	ldr	r3, [r7, #12]
 8104594:	2200      	movs	r2, #0
 8104596:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 810459a:	68fb      	ldr	r3, [r7, #12]
 810459c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81045a0:	2b00      	cmp	r3, #0
 81045a2:	d001      	beq.n	81045a8 <HAL_SPI_TransmitReceive+0x664>
  {
    return HAL_ERROR;
 81045a4:	2301      	movs	r3, #1
 81045a6:	e000      	b.n	81045aa <HAL_SPI_TransmitReceive+0x666>
  }
  else
  {
    return HAL_OK;
 81045a8:	2300      	movs	r3, #0
  }
}
 81045aa:	4618      	mov	r0, r3
 81045ac:	3730      	adds	r7, #48	@ 0x30
 81045ae:	46bd      	mov	sp, r7
 81045b0:	bd80      	pop	{r7, pc}
 81045b2:	bf00      	nop

081045b4 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 81045b4:	b480      	push	{r7}
 81045b6:	b085      	sub	sp, #20
 81045b8:	af00      	add	r7, sp, #0
 81045ba:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 81045bc:	687b      	ldr	r3, [r7, #4]
 81045be:	681b      	ldr	r3, [r3, #0]
 81045c0:	695b      	ldr	r3, [r3, #20]
 81045c2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 81045c4:	687b      	ldr	r3, [r7, #4]
 81045c6:	681b      	ldr	r3, [r3, #0]
 81045c8:	699a      	ldr	r2, [r3, #24]
 81045ca:	687b      	ldr	r3, [r7, #4]
 81045cc:	681b      	ldr	r3, [r3, #0]
 81045ce:	f042 0208 	orr.w	r2, r2, #8
 81045d2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 81045d4:	687b      	ldr	r3, [r7, #4]
 81045d6:	681b      	ldr	r3, [r3, #0]
 81045d8:	699a      	ldr	r2, [r3, #24]
 81045da:	687b      	ldr	r3, [r7, #4]
 81045dc:	681b      	ldr	r3, [r3, #0]
 81045de:	f042 0210 	orr.w	r2, r2, #16
 81045e2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 81045e4:	687b      	ldr	r3, [r7, #4]
 81045e6:	681b      	ldr	r3, [r3, #0]
 81045e8:	681a      	ldr	r2, [r3, #0]
 81045ea:	687b      	ldr	r3, [r7, #4]
 81045ec:	681b      	ldr	r3, [r3, #0]
 81045ee:	f022 0201 	bic.w	r2, r2, #1
 81045f2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 81045f4:	687b      	ldr	r3, [r7, #4]
 81045f6:	681b      	ldr	r3, [r3, #0]
 81045f8:	691b      	ldr	r3, [r3, #16]
 81045fa:	687a      	ldr	r2, [r7, #4]
 81045fc:	6812      	ldr	r2, [r2, #0]
 81045fe:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 8104602:	f023 0303 	bic.w	r3, r3, #3
 8104606:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8104608:	687b      	ldr	r3, [r7, #4]
 810460a:	681b      	ldr	r3, [r3, #0]
 810460c:	689a      	ldr	r2, [r3, #8]
 810460e:	687b      	ldr	r3, [r7, #4]
 8104610:	681b      	ldr	r3, [r3, #0]
 8104612:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8104616:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8104618:	687b      	ldr	r3, [r7, #4]
 810461a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 810461e:	b2db      	uxtb	r3, r3
 8104620:	2b04      	cmp	r3, #4
 8104622:	d014      	beq.n	810464e <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8104624:	68fb      	ldr	r3, [r7, #12]
 8104626:	f003 0320 	and.w	r3, r3, #32
 810462a:	2b00      	cmp	r3, #0
 810462c:	d00f      	beq.n	810464e <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 810462e:	687b      	ldr	r3, [r7, #4]
 8104630:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8104634:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8104638:	687b      	ldr	r3, [r7, #4]
 810463a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 810463e:	687b      	ldr	r3, [r7, #4]
 8104640:	681b      	ldr	r3, [r3, #0]
 8104642:	699a      	ldr	r2, [r3, #24]
 8104644:	687b      	ldr	r3, [r7, #4]
 8104646:	681b      	ldr	r3, [r3, #0]
 8104648:	f042 0220 	orr.w	r2, r2, #32
 810464c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 810464e:	687b      	ldr	r3, [r7, #4]
 8104650:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8104654:	b2db      	uxtb	r3, r3
 8104656:	2b03      	cmp	r3, #3
 8104658:	d014      	beq.n	8104684 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 810465a:	68fb      	ldr	r3, [r7, #12]
 810465c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8104660:	2b00      	cmp	r3, #0
 8104662:	d00f      	beq.n	8104684 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8104664:	687b      	ldr	r3, [r7, #4]
 8104666:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 810466a:	f043 0204 	orr.w	r2, r3, #4
 810466e:	687b      	ldr	r3, [r7, #4]
 8104670:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8104674:	687b      	ldr	r3, [r7, #4]
 8104676:	681b      	ldr	r3, [r3, #0]
 8104678:	699a      	ldr	r2, [r3, #24]
 810467a:	687b      	ldr	r3, [r7, #4]
 810467c:	681b      	ldr	r3, [r3, #0]
 810467e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8104682:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8104684:	68fb      	ldr	r3, [r7, #12]
 8104686:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 810468a:	2b00      	cmp	r3, #0
 810468c:	d00f      	beq.n	81046ae <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 810468e:	687b      	ldr	r3, [r7, #4]
 8104690:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8104694:	f043 0201 	orr.w	r2, r3, #1
 8104698:	687b      	ldr	r3, [r7, #4]
 810469a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 810469e:	687b      	ldr	r3, [r7, #4]
 81046a0:	681b      	ldr	r3, [r3, #0]
 81046a2:	699a      	ldr	r2, [r3, #24]
 81046a4:	687b      	ldr	r3, [r7, #4]
 81046a6:	681b      	ldr	r3, [r3, #0]
 81046a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 81046ac:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 81046ae:	68fb      	ldr	r3, [r7, #12]
 81046b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81046b4:	2b00      	cmp	r3, #0
 81046b6:	d00f      	beq.n	81046d8 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 81046b8:	687b      	ldr	r3, [r7, #4]
 81046ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81046be:	f043 0208 	orr.w	r2, r3, #8
 81046c2:	687b      	ldr	r3, [r7, #4]
 81046c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 81046c8:	687b      	ldr	r3, [r7, #4]
 81046ca:	681b      	ldr	r3, [r3, #0]
 81046cc:	699a      	ldr	r2, [r3, #24]
 81046ce:	687b      	ldr	r3, [r7, #4]
 81046d0:	681b      	ldr	r3, [r3, #0]
 81046d2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 81046d6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 81046d8:	687b      	ldr	r3, [r7, #4]
 81046da:	2200      	movs	r2, #0
 81046dc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 81046e0:	687b      	ldr	r3, [r7, #4]
 81046e2:	2200      	movs	r2, #0
 81046e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 81046e8:	bf00      	nop
 81046ea:	3714      	adds	r7, #20
 81046ec:	46bd      	mov	sp, r7
 81046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 81046f2:	4770      	bx	lr

081046f4 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 81046f4:	b580      	push	{r7, lr}
 81046f6:	b084      	sub	sp, #16
 81046f8:	af00      	add	r7, sp, #0
 81046fa:	60f8      	str	r0, [r7, #12]
 81046fc:	60b9      	str	r1, [r7, #8]
 81046fe:	603b      	str	r3, [r7, #0]
 8104700:	4613      	mov	r3, r2
 8104702:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8104704:	e010      	b.n	8104728 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8104706:	f7fc fe0f 	bl	8101328 <HAL_GetTick>
 810470a:	4602      	mov	r2, r0
 810470c:	69bb      	ldr	r3, [r7, #24]
 810470e:	1ad3      	subs	r3, r2, r3
 8104710:	683a      	ldr	r2, [r7, #0]
 8104712:	429a      	cmp	r2, r3
 8104714:	d803      	bhi.n	810471e <SPI_WaitOnFlagUntilTimeout+0x2a>
 8104716:	683b      	ldr	r3, [r7, #0]
 8104718:	f1b3 3fff 	cmp.w	r3, #4294967295
 810471c:	d102      	bne.n	8104724 <SPI_WaitOnFlagUntilTimeout+0x30>
 810471e:	683b      	ldr	r3, [r7, #0]
 8104720:	2b00      	cmp	r3, #0
 8104722:	d101      	bne.n	8104728 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8104724:	2303      	movs	r3, #3
 8104726:	e00f      	b.n	8104748 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8104728:	68fb      	ldr	r3, [r7, #12]
 810472a:	681b      	ldr	r3, [r3, #0]
 810472c:	695a      	ldr	r2, [r3, #20]
 810472e:	68bb      	ldr	r3, [r7, #8]
 8104730:	4013      	ands	r3, r2
 8104732:	68ba      	ldr	r2, [r7, #8]
 8104734:	429a      	cmp	r2, r3
 8104736:	bf0c      	ite	eq
 8104738:	2301      	moveq	r3, #1
 810473a:	2300      	movne	r3, #0
 810473c:	b2db      	uxtb	r3, r3
 810473e:	461a      	mov	r2, r3
 8104740:	79fb      	ldrb	r3, [r7, #7]
 8104742:	429a      	cmp	r2, r3
 8104744:	d0df      	beq.n	8104706 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8104746:	2300      	movs	r3, #0
}
 8104748:	4618      	mov	r0, r3
 810474a:	3710      	adds	r7, #16
 810474c:	46bd      	mov	sp, r7
 810474e:	bd80      	pop	{r7, pc}

08104750 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8104750:	b480      	push	{r7}
 8104752:	b085      	sub	sp, #20
 8104754:	af00      	add	r7, sp, #0
 8104756:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8104758:	687b      	ldr	r3, [r7, #4]
 810475a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810475c:	095b      	lsrs	r3, r3, #5
 810475e:	3301      	adds	r3, #1
 8104760:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8104762:	687b      	ldr	r3, [r7, #4]
 8104764:	68db      	ldr	r3, [r3, #12]
 8104766:	3301      	adds	r3, #1
 8104768:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 810476a:	68bb      	ldr	r3, [r7, #8]
 810476c:	3307      	adds	r3, #7
 810476e:	08db      	lsrs	r3, r3, #3
 8104770:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8104772:	68bb      	ldr	r3, [r7, #8]
 8104774:	68fa      	ldr	r2, [r7, #12]
 8104776:	fb02 f303 	mul.w	r3, r2, r3
}
 810477a:	4618      	mov	r0, r3
 810477c:	3714      	adds	r7, #20
 810477e:	46bd      	mov	sp, r7
 8104780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104784:	4770      	bx	lr

08104786 <memset>:
 8104786:	4402      	add	r2, r0
 8104788:	4603      	mov	r3, r0
 810478a:	4293      	cmp	r3, r2
 810478c:	d100      	bne.n	8104790 <memset+0xa>
 810478e:	4770      	bx	lr
 8104790:	f803 1b01 	strb.w	r1, [r3], #1
 8104794:	e7f9      	b.n	810478a <memset+0x4>
	...

08104798 <__libc_init_array>:
 8104798:	b570      	push	{r4, r5, r6, lr}
 810479a:	4d0d      	ldr	r5, [pc, #52]	@ (81047d0 <__libc_init_array+0x38>)
 810479c:	4c0d      	ldr	r4, [pc, #52]	@ (81047d4 <__libc_init_array+0x3c>)
 810479e:	1b64      	subs	r4, r4, r5
 81047a0:	10a4      	asrs	r4, r4, #2
 81047a2:	2600      	movs	r6, #0
 81047a4:	42a6      	cmp	r6, r4
 81047a6:	d109      	bne.n	81047bc <__libc_init_array+0x24>
 81047a8:	4d0b      	ldr	r5, [pc, #44]	@ (81047d8 <__libc_init_array+0x40>)
 81047aa:	4c0c      	ldr	r4, [pc, #48]	@ (81047dc <__libc_init_array+0x44>)
 81047ac:	f000 f818 	bl	81047e0 <_init>
 81047b0:	1b64      	subs	r4, r4, r5
 81047b2:	10a4      	asrs	r4, r4, #2
 81047b4:	2600      	movs	r6, #0
 81047b6:	42a6      	cmp	r6, r4
 81047b8:	d105      	bne.n	81047c6 <__libc_init_array+0x2e>
 81047ba:	bd70      	pop	{r4, r5, r6, pc}
 81047bc:	f855 3b04 	ldr.w	r3, [r5], #4
 81047c0:	4798      	blx	r3
 81047c2:	3601      	adds	r6, #1
 81047c4:	e7ee      	b.n	81047a4 <__libc_init_array+0xc>
 81047c6:	f855 3b04 	ldr.w	r3, [r5], #4
 81047ca:	4798      	blx	r3
 81047cc:	3601      	adds	r6, #1
 81047ce:	e7f2      	b.n	81047b6 <__libc_init_array+0x1e>
 81047d0:	08104820 	.word	0x08104820
 81047d4:	08104820 	.word	0x08104820
 81047d8:	08104820 	.word	0x08104820
 81047dc:	08104824 	.word	0x08104824

081047e0 <_init>:
 81047e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81047e2:	bf00      	nop
 81047e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 81047e6:	bc08      	pop	{r3}
 81047e8:	469e      	mov	lr, r3
 81047ea:	4770      	bx	lr

081047ec <_fini>:
 81047ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81047ee:	bf00      	nop
 81047f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 81047f2:	bc08      	pop	{r3}
 81047f4:	469e      	mov	lr, r3
 81047f6:	4770      	bx	lr
