// soc_system_mm_interconnect_0.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 21.1 842

`timescale 1 ps / 1 ps
module soc_system_mm_interconnect_0 (
		input  wire [11:0] hps_0_h2f_lw_axi_master_awid,                                        //                                       hps_0_h2f_lw_axi_master.awid
		input  wire [20:0] hps_0_h2f_lw_axi_master_awaddr,                                      //                                                              .awaddr
		input  wire [3:0]  hps_0_h2f_lw_axi_master_awlen,                                       //                                                              .awlen
		input  wire [2:0]  hps_0_h2f_lw_axi_master_awsize,                                      //                                                              .awsize
		input  wire [1:0]  hps_0_h2f_lw_axi_master_awburst,                                     //                                                              .awburst
		input  wire [1:0]  hps_0_h2f_lw_axi_master_awlock,                                      //                                                              .awlock
		input  wire [3:0]  hps_0_h2f_lw_axi_master_awcache,                                     //                                                              .awcache
		input  wire [2:0]  hps_0_h2f_lw_axi_master_awprot,                                      //                                                              .awprot
		input  wire        hps_0_h2f_lw_axi_master_awvalid,                                     //                                                              .awvalid
		output wire        hps_0_h2f_lw_axi_master_awready,                                     //                                                              .awready
		input  wire [11:0] hps_0_h2f_lw_axi_master_wid,                                         //                                                              .wid
		input  wire [31:0] hps_0_h2f_lw_axi_master_wdata,                                       //                                                              .wdata
		input  wire [3:0]  hps_0_h2f_lw_axi_master_wstrb,                                       //                                                              .wstrb
		input  wire        hps_0_h2f_lw_axi_master_wlast,                                       //                                                              .wlast
		input  wire        hps_0_h2f_lw_axi_master_wvalid,                                      //                                                              .wvalid
		output wire        hps_0_h2f_lw_axi_master_wready,                                      //                                                              .wready
		output wire [11:0] hps_0_h2f_lw_axi_master_bid,                                         //                                                              .bid
		output wire [1:0]  hps_0_h2f_lw_axi_master_bresp,                                       //                                                              .bresp
		output wire        hps_0_h2f_lw_axi_master_bvalid,                                      //                                                              .bvalid
		input  wire        hps_0_h2f_lw_axi_master_bready,                                      //                                                              .bready
		input  wire [11:0] hps_0_h2f_lw_axi_master_arid,                                        //                                                              .arid
		input  wire [20:0] hps_0_h2f_lw_axi_master_araddr,                                      //                                                              .araddr
		input  wire [3:0]  hps_0_h2f_lw_axi_master_arlen,                                       //                                                              .arlen
		input  wire [2:0]  hps_0_h2f_lw_axi_master_arsize,                                      //                                                              .arsize
		input  wire [1:0]  hps_0_h2f_lw_axi_master_arburst,                                     //                                                              .arburst
		input  wire [1:0]  hps_0_h2f_lw_axi_master_arlock,                                      //                                                              .arlock
		input  wire [3:0]  hps_0_h2f_lw_axi_master_arcache,                                     //                                                              .arcache
		input  wire [2:0]  hps_0_h2f_lw_axi_master_arprot,                                      //                                                              .arprot
		input  wire        hps_0_h2f_lw_axi_master_arvalid,                                     //                                                              .arvalid
		output wire        hps_0_h2f_lw_axi_master_arready,                                     //                                                              .arready
		output wire [11:0] hps_0_h2f_lw_axi_master_rid,                                         //                                                              .rid
		output wire [31:0] hps_0_h2f_lw_axi_master_rdata,                                       //                                                              .rdata
		output wire [1:0]  hps_0_h2f_lw_axi_master_rresp,                                       //                                                              .rresp
		output wire        hps_0_h2f_lw_axi_master_rlast,                                       //                                                              .rlast
		output wire        hps_0_h2f_lw_axi_master_rvalid,                                      //                                                              .rvalid
		input  wire        hps_0_h2f_lw_axi_master_rready,                                      //                                                              .rready
		input  wire        clk_0_clk_clk,                                                       //                                                     clk_0_clk.clk
		input  wire        hps_0_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset, // hps_0_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset.reset
		input  wire        vga_ball_0_reset_reset_bridge_in_reset_reset,                        //                        vga_ball_0_reset_reset_bridge_in_reset.reset
		output wire [7:0]  bomb_s1_address,                                                     //                                                       bomb_s1.address
		output wire        bomb_s1_write,                                                       //                                                              .write
		input  wire [15:0] bomb_s1_readdata,                                                    //                                                              .readdata
		output wire [15:0] bomb_s1_writedata,                                                   //                                                              .writedata
		output wire [1:0]  bomb_s1_byteenable,                                                  //                                                              .byteenable
		output wire        bomb_s1_chipselect,                                                  //                                                              .chipselect
		output wire        bomb_s1_clken,                                                       //                                                              .clken
		output wire        bomb_s1_debugaccess,                                                 //                                                              .debugaccess
		output wire [13:0] explode_sound_s1_address,                                            //                                              explode_sound_s1.address
		output wire        explode_sound_s1_write,                                              //                                                              .write
		input  wire [15:0] explode_sound_s1_readdata,                                           //                                                              .readdata
		output wire [15:0] explode_sound_s1_writedata,                                          //                                                              .writedata
		output wire [1:0]  explode_sound_s1_byteenable,                                         //                                                              .byteenable
		output wire        explode_sound_s1_chipselect,                                         //                                                              .chipselect
		output wire        explode_sound_s1_clken,                                              //                                                              .clken
		output wire        explode_sound_s1_debugaccess,                                        //                                                              .debugaccess
		output wire [7:0]  firecenter_s1_address,                                               //                                                 firecenter_s1.address
		output wire        firecenter_s1_write,                                                 //                                                              .write
		input  wire [15:0] firecenter_s1_readdata,                                              //                                                              .readdata
		output wire [15:0] firecenter_s1_writedata,                                             //                                                              .writedata
		output wire [1:0]  firecenter_s1_byteenable,                                            //                                                              .byteenable
		output wire        firecenter_s1_chipselect,                                            //                                                              .chipselect
		output wire        firecenter_s1_clken,                                                 //                                                              .clken
		output wire        firecenter_s1_debugaccess,                                           //                                                              .debugaccess
		output wire [7:0]  firehori_s1_address,                                                 //                                                   firehori_s1.address
		output wire        firehori_s1_write,                                                   //                                                              .write
		input  wire [15:0] firehori_s1_readdata,                                                //                                                              .readdata
		output wire [15:0] firehori_s1_writedata,                                               //                                                              .writedata
		output wire [1:0]  firehori_s1_byteenable,                                              //                                                              .byteenable
		output wire        firehori_s1_chipselect,                                              //                                                              .chipselect
		output wire        firehori_s1_clken,                                                   //                                                              .clken
		output wire        firehori_s1_debugaccess,                                             //                                                              .debugaccess
		output wire [7:0]  fireverti_s1_address,                                                //                                                  fireverti_s1.address
		output wire        fireverti_s1_write,                                                  //                                                              .write
		input  wire [15:0] fireverti_s1_readdata,                                               //                                                              .readdata
		output wire [15:0] fireverti_s1_writedata,                                              //                                                              .writedata
		output wire [1:0]  fireverti_s1_byteenable,                                             //                                                              .byteenable
		output wire        fireverti_s1_chipselect,                                             //                                                              .chipselect
		output wire        fireverti_s1_clken,                                                  //                                                              .clken
		output wire        fireverti_s1_debugaccess,                                            //                                                              .debugaccess
		output wire [7:0]  fix_s1_address,                                                      //                                                        fix_s1.address
		output wire        fix_s1_write,                                                        //                                                              .write
		input  wire [15:0] fix_s1_readdata,                                                     //                                                              .readdata
		output wire [15:0] fix_s1_writedata,                                                    //                                                              .writedata
		output wire [1:0]  fix_s1_byteenable,                                                   //                                                              .byteenable
		output wire        fix_s1_chipselect,                                                   //                                                              .chipselect
		output wire        fix_s1_clken,                                                        //                                                              .clken
		output wire        fix_s1_debugaccess,                                                  //                                                              .debugaccess
		output wire [13:0] jingle_sound_s1_address,                                             //                                               jingle_sound_s1.address
		output wire        jingle_sound_s1_write,                                               //                                                              .write
		input  wire [15:0] jingle_sound_s1_readdata,                                            //                                                              .readdata
		output wire [15:0] jingle_sound_s1_writedata,                                           //                                                              .writedata
		output wire [1:0]  jingle_sound_s1_byteenable,                                          //                                                              .byteenable
		output wire        jingle_sound_s1_chipselect,                                          //                                                              .chipselect
		output wire        jingle_sound_s1_clken,                                               //                                                              .clken
		output wire        jingle_sound_s1_debugaccess,                                         //                                                              .debugaccess
		output wire [10:0] map_unit_s1_address,                                                 //                                                   map_unit_s1.address
		output wire        map_unit_s1_write,                                                   //                                                              .write
		input  wire [7:0]  map_unit_s1_readdata,                                                //                                                              .readdata
		output wire [7:0]  map_unit_s1_writedata,                                               //                                                              .writedata
		output wire        map_unit_s1_chipselect,                                              //                                                              .chipselect
		output wire        map_unit_s1_clken,                                                   //                                                              .clken
		output wire [7:0]  p1_die_s1_address,                                                   //                                                     p1_die_s1.address
		output wire        p1_die_s1_write,                                                     //                                                              .write
		input  wire [15:0] p1_die_s1_readdata,                                                  //                                                              .readdata
		output wire [15:0] p1_die_s1_writedata,                                                 //                                                              .writedata
		output wire [1:0]  p1_die_s1_byteenable,                                                //                                                              .byteenable
		output wire        p1_die_s1_chipselect,                                                //                                                              .chipselect
		output wire        p1_die_s1_clken,                                                     //                                                              .clken
		output wire        p1_die_s1_debugaccess,                                               //                                                              .debugaccess
		output wire [9:0]  p1_unit_s1_address,                                                  //                                                    p1_unit_s1.address
		output wire        p1_unit_s1_write,                                                    //                                                              .write
		input  wire [15:0] p1_unit_s1_readdata,                                                 //                                                              .readdata
		output wire [15:0] p1_unit_s1_writedata,                                                //                                                              .writedata
		output wire [1:0]  p1_unit_s1_byteenable,                                               //                                                              .byteenable
		output wire        p1_unit_s1_chipselect,                                               //                                                              .chipselect
		output wire        p1_unit_s1_clken,                                                    //                                                              .clken
		output wire        p1_unit_s1_debugaccess,                                              //                                                              .debugaccess
		output wire [10:0] p1_win_s1_address,                                                   //                                                     p1_win_s1.address
		output wire        p1_win_s1_write,                                                     //                                                              .write
		input  wire [15:0] p1_win_s1_readdata,                                                  //                                                              .readdata
		output wire [15:0] p1_win_s1_writedata,                                                 //                                                              .writedata
		output wire [1:0]  p1_win_s1_byteenable,                                                //                                                              .byteenable
		output wire        p1_win_s1_chipselect,                                                //                                                              .chipselect
		output wire        p1_win_s1_clken,                                                     //                                                              .clken
		output wire        p1_win_s1_debugaccess,                                               //                                                              .debugaccess
		output wire [7:0]  p2_die_s1_address,                                                   //                                                     p2_die_s1.address
		output wire        p2_die_s1_write,                                                     //                                                              .write
		input  wire [15:0] p2_die_s1_readdata,                                                  //                                                              .readdata
		output wire [15:0] p2_die_s1_writedata,                                                 //                                                              .writedata
		output wire [1:0]  p2_die_s1_byteenable,                                                //                                                              .byteenable
		output wire        p2_die_s1_chipselect,                                                //                                                              .chipselect
		output wire        p2_die_s1_clken,                                                     //                                                              .clken
		output wire        p2_die_s1_debugaccess,                                               //                                                              .debugaccess
		output wire [9:0]  p2_unit_s1_address,                                                  //                                                    p2_unit_s1.address
		output wire        p2_unit_s1_write,                                                    //                                                              .write
		input  wire [15:0] p2_unit_s1_readdata,                                                 //                                                              .readdata
		output wire [15:0] p2_unit_s1_writedata,                                                //                                                              .writedata
		output wire [1:0]  p2_unit_s1_byteenable,                                               //                                                              .byteenable
		output wire        p2_unit_s1_chipselect,                                               //                                                              .chipselect
		output wire        p2_unit_s1_clken,                                                    //                                                              .clken
		output wire        p2_unit_s1_debugaccess,                                              //                                                              .debugaccess
		output wire [10:0] p2_win_s1_address,                                                   //                                                     p2_win_s1.address
		output wire        p2_win_s1_write,                                                     //                                                              .write
		input  wire [15:0] p2_win_s1_readdata,                                                  //                                                              .readdata
		output wire [15:0] p2_win_s1_writedata,                                                 //                                                              .writedata
		output wire [1:0]  p2_win_s1_byteenable,                                                //                                                              .byteenable
		output wire        p2_win_s1_chipselect,                                                //                                                              .chipselect
		output wire        p2_win_s1_clken,                                                     //                                                              .clken
		output wire        p2_win_s1_debugaccess,                                               //                                                              .debugaccess
		output wire [11:0] start_s1_address,                                                    //                                                      start_s1.address
		output wire        start_s1_write,                                                      //                                                              .write
		input  wire [15:0] start_s1_readdata,                                                   //                                                              .readdata
		output wire [15:0] start_s1_writedata,                                                  //                                                              .writedata
		output wire [1:0]  start_s1_byteenable,                                                 //                                                              .byteenable
		output wire        start_s1_chipselect,                                                 //                                                              .chipselect
		output wire        start_s1_clken,                                                      //                                                              .clken
		output wire        start_s1_debugaccess,                                                //                                                              .debugaccess
		output wire [4:0]  vga_ball_0_avalon_slave_0_address,                                   //                                     vga_ball_0_avalon_slave_0.address
		output wire        vga_ball_0_avalon_slave_0_write,                                     //                                                              .write
		output wire [31:0] vga_ball_0_avalon_slave_0_writedata,                                 //                                                              .writedata
		output wire        vga_ball_0_avalon_slave_0_chipselect,                                //                                                              .chipselect
		output wire [7:0]  wall_s1_address,                                                     //                                                       wall_s1.address
		output wire        wall_s1_write,                                                       //                                                              .write
		input  wire [15:0] wall_s1_readdata,                                                    //                                                              .readdata
		output wire [15:0] wall_s1_writedata,                                                   //                                                              .writedata
		output wire [1:0]  wall_s1_byteenable,                                                  //                                                              .byteenable
		output wire        wall_s1_chipselect,                                                  //                                                              .chipselect
		output wire        wall_s1_clken,                                                       //                                                              .clken
		output wire        wall_s1_debugaccess                                                  //                                                              .debugaccess
	);

	wire   [31:0] vga_ball_0_avalon_slave_0_agent_m0_readdata;                   // vga_ball_0_avalon_slave_0_translator:uav_readdata -> vga_ball_0_avalon_slave_0_agent:m0_readdata
	wire          vga_ball_0_avalon_slave_0_agent_m0_waitrequest;                // vga_ball_0_avalon_slave_0_translator:uav_waitrequest -> vga_ball_0_avalon_slave_0_agent:m0_waitrequest
	wire          vga_ball_0_avalon_slave_0_agent_m0_debugaccess;                // vga_ball_0_avalon_slave_0_agent:m0_debugaccess -> vga_ball_0_avalon_slave_0_translator:uav_debugaccess
	wire   [20:0] vga_ball_0_avalon_slave_0_agent_m0_address;                    // vga_ball_0_avalon_slave_0_agent:m0_address -> vga_ball_0_avalon_slave_0_translator:uav_address
	wire    [3:0] vga_ball_0_avalon_slave_0_agent_m0_byteenable;                 // vga_ball_0_avalon_slave_0_agent:m0_byteenable -> vga_ball_0_avalon_slave_0_translator:uav_byteenable
	wire          vga_ball_0_avalon_slave_0_agent_m0_read;                       // vga_ball_0_avalon_slave_0_agent:m0_read -> vga_ball_0_avalon_slave_0_translator:uav_read
	wire          vga_ball_0_avalon_slave_0_agent_m0_readdatavalid;              // vga_ball_0_avalon_slave_0_translator:uav_readdatavalid -> vga_ball_0_avalon_slave_0_agent:m0_readdatavalid
	wire          vga_ball_0_avalon_slave_0_agent_m0_lock;                       // vga_ball_0_avalon_slave_0_agent:m0_lock -> vga_ball_0_avalon_slave_0_translator:uav_lock
	wire   [31:0] vga_ball_0_avalon_slave_0_agent_m0_writedata;                  // vga_ball_0_avalon_slave_0_agent:m0_writedata -> vga_ball_0_avalon_slave_0_translator:uav_writedata
	wire          vga_ball_0_avalon_slave_0_agent_m0_write;                      // vga_ball_0_avalon_slave_0_agent:m0_write -> vga_ball_0_avalon_slave_0_translator:uav_write
	wire    [2:0] vga_ball_0_avalon_slave_0_agent_m0_burstcount;                 // vga_ball_0_avalon_slave_0_agent:m0_burstcount -> vga_ball_0_avalon_slave_0_translator:uav_burstcount
	wire          vga_ball_0_avalon_slave_0_agent_rf_source_valid;               // vga_ball_0_avalon_slave_0_agent:rf_source_valid -> vga_ball_0_avalon_slave_0_agent_rsp_fifo:in_valid
	wire  [120:0] vga_ball_0_avalon_slave_0_agent_rf_source_data;                // vga_ball_0_avalon_slave_0_agent:rf_source_data -> vga_ball_0_avalon_slave_0_agent_rsp_fifo:in_data
	wire          vga_ball_0_avalon_slave_0_agent_rf_source_ready;               // vga_ball_0_avalon_slave_0_agent_rsp_fifo:in_ready -> vga_ball_0_avalon_slave_0_agent:rf_source_ready
	wire          vga_ball_0_avalon_slave_0_agent_rf_source_startofpacket;       // vga_ball_0_avalon_slave_0_agent:rf_source_startofpacket -> vga_ball_0_avalon_slave_0_agent_rsp_fifo:in_startofpacket
	wire          vga_ball_0_avalon_slave_0_agent_rf_source_endofpacket;         // vga_ball_0_avalon_slave_0_agent:rf_source_endofpacket -> vga_ball_0_avalon_slave_0_agent_rsp_fifo:in_endofpacket
	wire          vga_ball_0_avalon_slave_0_agent_rsp_fifo_out_valid;            // vga_ball_0_avalon_slave_0_agent_rsp_fifo:out_valid -> vga_ball_0_avalon_slave_0_agent:rf_sink_valid
	wire  [120:0] vga_ball_0_avalon_slave_0_agent_rsp_fifo_out_data;             // vga_ball_0_avalon_slave_0_agent_rsp_fifo:out_data -> vga_ball_0_avalon_slave_0_agent:rf_sink_data
	wire          vga_ball_0_avalon_slave_0_agent_rsp_fifo_out_ready;            // vga_ball_0_avalon_slave_0_agent:rf_sink_ready -> vga_ball_0_avalon_slave_0_agent_rsp_fifo:out_ready
	wire          vga_ball_0_avalon_slave_0_agent_rsp_fifo_out_startofpacket;    // vga_ball_0_avalon_slave_0_agent_rsp_fifo:out_startofpacket -> vga_ball_0_avalon_slave_0_agent:rf_sink_startofpacket
	wire          vga_ball_0_avalon_slave_0_agent_rsp_fifo_out_endofpacket;      // vga_ball_0_avalon_slave_0_agent_rsp_fifo:out_endofpacket -> vga_ball_0_avalon_slave_0_agent:rf_sink_endofpacket
	wire          vga_ball_0_avalon_slave_0_agent_rdata_fifo_src_valid;          // vga_ball_0_avalon_slave_0_agent:rdata_fifo_src_valid -> vga_ball_0_avalon_slave_0_agent_rdata_fifo:in_valid
	wire   [33:0] vga_ball_0_avalon_slave_0_agent_rdata_fifo_src_data;           // vga_ball_0_avalon_slave_0_agent:rdata_fifo_src_data -> vga_ball_0_avalon_slave_0_agent_rdata_fifo:in_data
	wire          vga_ball_0_avalon_slave_0_agent_rdata_fifo_src_ready;          // vga_ball_0_avalon_slave_0_agent_rdata_fifo:in_ready -> vga_ball_0_avalon_slave_0_agent:rdata_fifo_src_ready
	wire   [15:0] p1_unit_s1_agent_m0_readdata;                                  // p1_unit_s1_translator:uav_readdata -> p1_unit_s1_agent:m0_readdata
	wire          p1_unit_s1_agent_m0_waitrequest;                               // p1_unit_s1_translator:uav_waitrequest -> p1_unit_s1_agent:m0_waitrequest
	wire          p1_unit_s1_agent_m0_debugaccess;                               // p1_unit_s1_agent:m0_debugaccess -> p1_unit_s1_translator:uav_debugaccess
	wire   [20:0] p1_unit_s1_agent_m0_address;                                   // p1_unit_s1_agent:m0_address -> p1_unit_s1_translator:uav_address
	wire    [1:0] p1_unit_s1_agent_m0_byteenable;                                // p1_unit_s1_agent:m0_byteenable -> p1_unit_s1_translator:uav_byteenable
	wire          p1_unit_s1_agent_m0_read;                                      // p1_unit_s1_agent:m0_read -> p1_unit_s1_translator:uav_read
	wire          p1_unit_s1_agent_m0_readdatavalid;                             // p1_unit_s1_translator:uav_readdatavalid -> p1_unit_s1_agent:m0_readdatavalid
	wire          p1_unit_s1_agent_m0_lock;                                      // p1_unit_s1_agent:m0_lock -> p1_unit_s1_translator:uav_lock
	wire   [15:0] p1_unit_s1_agent_m0_writedata;                                 // p1_unit_s1_agent:m0_writedata -> p1_unit_s1_translator:uav_writedata
	wire          p1_unit_s1_agent_m0_write;                                     // p1_unit_s1_agent:m0_write -> p1_unit_s1_translator:uav_write
	wire    [1:0] p1_unit_s1_agent_m0_burstcount;                                // p1_unit_s1_agent:m0_burstcount -> p1_unit_s1_translator:uav_burstcount
	wire          p1_unit_s1_agent_rf_source_valid;                              // p1_unit_s1_agent:rf_source_valid -> p1_unit_s1_agent_rsp_fifo:in_valid
	wire  [102:0] p1_unit_s1_agent_rf_source_data;                               // p1_unit_s1_agent:rf_source_data -> p1_unit_s1_agent_rsp_fifo:in_data
	wire          p1_unit_s1_agent_rf_source_ready;                              // p1_unit_s1_agent_rsp_fifo:in_ready -> p1_unit_s1_agent:rf_source_ready
	wire          p1_unit_s1_agent_rf_source_startofpacket;                      // p1_unit_s1_agent:rf_source_startofpacket -> p1_unit_s1_agent_rsp_fifo:in_startofpacket
	wire          p1_unit_s1_agent_rf_source_endofpacket;                        // p1_unit_s1_agent:rf_source_endofpacket -> p1_unit_s1_agent_rsp_fifo:in_endofpacket
	wire          p1_unit_s1_agent_rsp_fifo_out_valid;                           // p1_unit_s1_agent_rsp_fifo:out_valid -> p1_unit_s1_agent:rf_sink_valid
	wire  [102:0] p1_unit_s1_agent_rsp_fifo_out_data;                            // p1_unit_s1_agent_rsp_fifo:out_data -> p1_unit_s1_agent:rf_sink_data
	wire          p1_unit_s1_agent_rsp_fifo_out_ready;                           // p1_unit_s1_agent:rf_sink_ready -> p1_unit_s1_agent_rsp_fifo:out_ready
	wire          p1_unit_s1_agent_rsp_fifo_out_startofpacket;                   // p1_unit_s1_agent_rsp_fifo:out_startofpacket -> p1_unit_s1_agent:rf_sink_startofpacket
	wire          p1_unit_s1_agent_rsp_fifo_out_endofpacket;                     // p1_unit_s1_agent_rsp_fifo:out_endofpacket -> p1_unit_s1_agent:rf_sink_endofpacket
	wire          p1_unit_s1_agent_rdata_fifo_src_valid;                         // p1_unit_s1_agent:rdata_fifo_src_valid -> p1_unit_s1_agent_rdata_fifo:in_valid
	wire   [17:0] p1_unit_s1_agent_rdata_fifo_src_data;                          // p1_unit_s1_agent:rdata_fifo_src_data -> p1_unit_s1_agent_rdata_fifo:in_data
	wire          p1_unit_s1_agent_rdata_fifo_src_ready;                         // p1_unit_s1_agent_rdata_fifo:in_ready -> p1_unit_s1_agent:rdata_fifo_src_ready
	wire   [15:0] p1_die_s1_agent_m0_readdata;                                   // p1_die_s1_translator:uav_readdata -> p1_die_s1_agent:m0_readdata
	wire          p1_die_s1_agent_m0_waitrequest;                                // p1_die_s1_translator:uav_waitrequest -> p1_die_s1_agent:m0_waitrequest
	wire          p1_die_s1_agent_m0_debugaccess;                                // p1_die_s1_agent:m0_debugaccess -> p1_die_s1_translator:uav_debugaccess
	wire   [20:0] p1_die_s1_agent_m0_address;                                    // p1_die_s1_agent:m0_address -> p1_die_s1_translator:uav_address
	wire    [1:0] p1_die_s1_agent_m0_byteenable;                                 // p1_die_s1_agent:m0_byteenable -> p1_die_s1_translator:uav_byteenable
	wire          p1_die_s1_agent_m0_read;                                       // p1_die_s1_agent:m0_read -> p1_die_s1_translator:uav_read
	wire          p1_die_s1_agent_m0_readdatavalid;                              // p1_die_s1_translator:uav_readdatavalid -> p1_die_s1_agent:m0_readdatavalid
	wire          p1_die_s1_agent_m0_lock;                                       // p1_die_s1_agent:m0_lock -> p1_die_s1_translator:uav_lock
	wire   [15:0] p1_die_s1_agent_m0_writedata;                                  // p1_die_s1_agent:m0_writedata -> p1_die_s1_translator:uav_writedata
	wire          p1_die_s1_agent_m0_write;                                      // p1_die_s1_agent:m0_write -> p1_die_s1_translator:uav_write
	wire    [1:0] p1_die_s1_agent_m0_burstcount;                                 // p1_die_s1_agent:m0_burstcount -> p1_die_s1_translator:uav_burstcount
	wire          p1_die_s1_agent_rf_source_valid;                               // p1_die_s1_agent:rf_source_valid -> p1_die_s1_agent_rsp_fifo:in_valid
	wire  [102:0] p1_die_s1_agent_rf_source_data;                                // p1_die_s1_agent:rf_source_data -> p1_die_s1_agent_rsp_fifo:in_data
	wire          p1_die_s1_agent_rf_source_ready;                               // p1_die_s1_agent_rsp_fifo:in_ready -> p1_die_s1_agent:rf_source_ready
	wire          p1_die_s1_agent_rf_source_startofpacket;                       // p1_die_s1_agent:rf_source_startofpacket -> p1_die_s1_agent_rsp_fifo:in_startofpacket
	wire          p1_die_s1_agent_rf_source_endofpacket;                         // p1_die_s1_agent:rf_source_endofpacket -> p1_die_s1_agent_rsp_fifo:in_endofpacket
	wire          p1_die_s1_agent_rsp_fifo_out_valid;                            // p1_die_s1_agent_rsp_fifo:out_valid -> p1_die_s1_agent:rf_sink_valid
	wire  [102:0] p1_die_s1_agent_rsp_fifo_out_data;                             // p1_die_s1_agent_rsp_fifo:out_data -> p1_die_s1_agent:rf_sink_data
	wire          p1_die_s1_agent_rsp_fifo_out_ready;                            // p1_die_s1_agent:rf_sink_ready -> p1_die_s1_agent_rsp_fifo:out_ready
	wire          p1_die_s1_agent_rsp_fifo_out_startofpacket;                    // p1_die_s1_agent_rsp_fifo:out_startofpacket -> p1_die_s1_agent:rf_sink_startofpacket
	wire          p1_die_s1_agent_rsp_fifo_out_endofpacket;                      // p1_die_s1_agent_rsp_fifo:out_endofpacket -> p1_die_s1_agent:rf_sink_endofpacket
	wire          p1_die_s1_agent_rdata_fifo_src_valid;                          // p1_die_s1_agent:rdata_fifo_src_valid -> p1_die_s1_agent_rdata_fifo:in_valid
	wire   [17:0] p1_die_s1_agent_rdata_fifo_src_data;                           // p1_die_s1_agent:rdata_fifo_src_data -> p1_die_s1_agent_rdata_fifo:in_data
	wire          p1_die_s1_agent_rdata_fifo_src_ready;                          // p1_die_s1_agent_rdata_fifo:in_ready -> p1_die_s1_agent:rdata_fifo_src_ready
	wire   [15:0] p2_unit_s1_agent_m0_readdata;                                  // p2_unit_s1_translator:uav_readdata -> p2_unit_s1_agent:m0_readdata
	wire          p2_unit_s1_agent_m0_waitrequest;                               // p2_unit_s1_translator:uav_waitrequest -> p2_unit_s1_agent:m0_waitrequest
	wire          p2_unit_s1_agent_m0_debugaccess;                               // p2_unit_s1_agent:m0_debugaccess -> p2_unit_s1_translator:uav_debugaccess
	wire   [20:0] p2_unit_s1_agent_m0_address;                                   // p2_unit_s1_agent:m0_address -> p2_unit_s1_translator:uav_address
	wire    [1:0] p2_unit_s1_agent_m0_byteenable;                                // p2_unit_s1_agent:m0_byteenable -> p2_unit_s1_translator:uav_byteenable
	wire          p2_unit_s1_agent_m0_read;                                      // p2_unit_s1_agent:m0_read -> p2_unit_s1_translator:uav_read
	wire          p2_unit_s1_agent_m0_readdatavalid;                             // p2_unit_s1_translator:uav_readdatavalid -> p2_unit_s1_agent:m0_readdatavalid
	wire          p2_unit_s1_agent_m0_lock;                                      // p2_unit_s1_agent:m0_lock -> p2_unit_s1_translator:uav_lock
	wire   [15:0] p2_unit_s1_agent_m0_writedata;                                 // p2_unit_s1_agent:m0_writedata -> p2_unit_s1_translator:uav_writedata
	wire          p2_unit_s1_agent_m0_write;                                     // p2_unit_s1_agent:m0_write -> p2_unit_s1_translator:uav_write
	wire    [1:0] p2_unit_s1_agent_m0_burstcount;                                // p2_unit_s1_agent:m0_burstcount -> p2_unit_s1_translator:uav_burstcount
	wire          p2_unit_s1_agent_rf_source_valid;                              // p2_unit_s1_agent:rf_source_valid -> p2_unit_s1_agent_rsp_fifo:in_valid
	wire  [102:0] p2_unit_s1_agent_rf_source_data;                               // p2_unit_s1_agent:rf_source_data -> p2_unit_s1_agent_rsp_fifo:in_data
	wire          p2_unit_s1_agent_rf_source_ready;                              // p2_unit_s1_agent_rsp_fifo:in_ready -> p2_unit_s1_agent:rf_source_ready
	wire          p2_unit_s1_agent_rf_source_startofpacket;                      // p2_unit_s1_agent:rf_source_startofpacket -> p2_unit_s1_agent_rsp_fifo:in_startofpacket
	wire          p2_unit_s1_agent_rf_source_endofpacket;                        // p2_unit_s1_agent:rf_source_endofpacket -> p2_unit_s1_agent_rsp_fifo:in_endofpacket
	wire          p2_unit_s1_agent_rsp_fifo_out_valid;                           // p2_unit_s1_agent_rsp_fifo:out_valid -> p2_unit_s1_agent:rf_sink_valid
	wire  [102:0] p2_unit_s1_agent_rsp_fifo_out_data;                            // p2_unit_s1_agent_rsp_fifo:out_data -> p2_unit_s1_agent:rf_sink_data
	wire          p2_unit_s1_agent_rsp_fifo_out_ready;                           // p2_unit_s1_agent:rf_sink_ready -> p2_unit_s1_agent_rsp_fifo:out_ready
	wire          p2_unit_s1_agent_rsp_fifo_out_startofpacket;                   // p2_unit_s1_agent_rsp_fifo:out_startofpacket -> p2_unit_s1_agent:rf_sink_startofpacket
	wire          p2_unit_s1_agent_rsp_fifo_out_endofpacket;                     // p2_unit_s1_agent_rsp_fifo:out_endofpacket -> p2_unit_s1_agent:rf_sink_endofpacket
	wire          p2_unit_s1_agent_rdata_fifo_src_valid;                         // p2_unit_s1_agent:rdata_fifo_src_valid -> p2_unit_s1_agent_rdata_fifo:in_valid
	wire   [17:0] p2_unit_s1_agent_rdata_fifo_src_data;                          // p2_unit_s1_agent:rdata_fifo_src_data -> p2_unit_s1_agent_rdata_fifo:in_data
	wire          p2_unit_s1_agent_rdata_fifo_src_ready;                         // p2_unit_s1_agent_rdata_fifo:in_ready -> p2_unit_s1_agent:rdata_fifo_src_ready
	wire   [15:0] fix_s1_agent_m0_readdata;                                      // fix_s1_translator:uav_readdata -> fix_s1_agent:m0_readdata
	wire          fix_s1_agent_m0_waitrequest;                                   // fix_s1_translator:uav_waitrequest -> fix_s1_agent:m0_waitrequest
	wire          fix_s1_agent_m0_debugaccess;                                   // fix_s1_agent:m0_debugaccess -> fix_s1_translator:uav_debugaccess
	wire   [20:0] fix_s1_agent_m0_address;                                       // fix_s1_agent:m0_address -> fix_s1_translator:uav_address
	wire    [1:0] fix_s1_agent_m0_byteenable;                                    // fix_s1_agent:m0_byteenable -> fix_s1_translator:uav_byteenable
	wire          fix_s1_agent_m0_read;                                          // fix_s1_agent:m0_read -> fix_s1_translator:uav_read
	wire          fix_s1_agent_m0_readdatavalid;                                 // fix_s1_translator:uav_readdatavalid -> fix_s1_agent:m0_readdatavalid
	wire          fix_s1_agent_m0_lock;                                          // fix_s1_agent:m0_lock -> fix_s1_translator:uav_lock
	wire   [15:0] fix_s1_agent_m0_writedata;                                     // fix_s1_agent:m0_writedata -> fix_s1_translator:uav_writedata
	wire          fix_s1_agent_m0_write;                                         // fix_s1_agent:m0_write -> fix_s1_translator:uav_write
	wire    [1:0] fix_s1_agent_m0_burstcount;                                    // fix_s1_agent:m0_burstcount -> fix_s1_translator:uav_burstcount
	wire          fix_s1_agent_rf_source_valid;                                  // fix_s1_agent:rf_source_valid -> fix_s1_agent_rsp_fifo:in_valid
	wire  [102:0] fix_s1_agent_rf_source_data;                                   // fix_s1_agent:rf_source_data -> fix_s1_agent_rsp_fifo:in_data
	wire          fix_s1_agent_rf_source_ready;                                  // fix_s1_agent_rsp_fifo:in_ready -> fix_s1_agent:rf_source_ready
	wire          fix_s1_agent_rf_source_startofpacket;                          // fix_s1_agent:rf_source_startofpacket -> fix_s1_agent_rsp_fifo:in_startofpacket
	wire          fix_s1_agent_rf_source_endofpacket;                            // fix_s1_agent:rf_source_endofpacket -> fix_s1_agent_rsp_fifo:in_endofpacket
	wire          fix_s1_agent_rsp_fifo_out_valid;                               // fix_s1_agent_rsp_fifo:out_valid -> fix_s1_agent:rf_sink_valid
	wire  [102:0] fix_s1_agent_rsp_fifo_out_data;                                // fix_s1_agent_rsp_fifo:out_data -> fix_s1_agent:rf_sink_data
	wire          fix_s1_agent_rsp_fifo_out_ready;                               // fix_s1_agent:rf_sink_ready -> fix_s1_agent_rsp_fifo:out_ready
	wire          fix_s1_agent_rsp_fifo_out_startofpacket;                       // fix_s1_agent_rsp_fifo:out_startofpacket -> fix_s1_agent:rf_sink_startofpacket
	wire          fix_s1_agent_rsp_fifo_out_endofpacket;                         // fix_s1_agent_rsp_fifo:out_endofpacket -> fix_s1_agent:rf_sink_endofpacket
	wire          fix_s1_agent_rdata_fifo_src_valid;                             // fix_s1_agent:rdata_fifo_src_valid -> fix_s1_agent_rdata_fifo:in_valid
	wire   [17:0] fix_s1_agent_rdata_fifo_src_data;                              // fix_s1_agent:rdata_fifo_src_data -> fix_s1_agent_rdata_fifo:in_data
	wire          fix_s1_agent_rdata_fifo_src_ready;                             // fix_s1_agent_rdata_fifo:in_ready -> fix_s1_agent:rdata_fifo_src_ready
	wire   [15:0] bomb_s1_agent_m0_readdata;                                     // bomb_s1_translator:uav_readdata -> bomb_s1_agent:m0_readdata
	wire          bomb_s1_agent_m0_waitrequest;                                  // bomb_s1_translator:uav_waitrequest -> bomb_s1_agent:m0_waitrequest
	wire          bomb_s1_agent_m0_debugaccess;                                  // bomb_s1_agent:m0_debugaccess -> bomb_s1_translator:uav_debugaccess
	wire   [20:0] bomb_s1_agent_m0_address;                                      // bomb_s1_agent:m0_address -> bomb_s1_translator:uav_address
	wire    [1:0] bomb_s1_agent_m0_byteenable;                                   // bomb_s1_agent:m0_byteenable -> bomb_s1_translator:uav_byteenable
	wire          bomb_s1_agent_m0_read;                                         // bomb_s1_agent:m0_read -> bomb_s1_translator:uav_read
	wire          bomb_s1_agent_m0_readdatavalid;                                // bomb_s1_translator:uav_readdatavalid -> bomb_s1_agent:m0_readdatavalid
	wire          bomb_s1_agent_m0_lock;                                         // bomb_s1_agent:m0_lock -> bomb_s1_translator:uav_lock
	wire   [15:0] bomb_s1_agent_m0_writedata;                                    // bomb_s1_agent:m0_writedata -> bomb_s1_translator:uav_writedata
	wire          bomb_s1_agent_m0_write;                                        // bomb_s1_agent:m0_write -> bomb_s1_translator:uav_write
	wire    [1:0] bomb_s1_agent_m0_burstcount;                                   // bomb_s1_agent:m0_burstcount -> bomb_s1_translator:uav_burstcount
	wire          bomb_s1_agent_rf_source_valid;                                 // bomb_s1_agent:rf_source_valid -> bomb_s1_agent_rsp_fifo:in_valid
	wire  [102:0] bomb_s1_agent_rf_source_data;                                  // bomb_s1_agent:rf_source_data -> bomb_s1_agent_rsp_fifo:in_data
	wire          bomb_s1_agent_rf_source_ready;                                 // bomb_s1_agent_rsp_fifo:in_ready -> bomb_s1_agent:rf_source_ready
	wire          bomb_s1_agent_rf_source_startofpacket;                         // bomb_s1_agent:rf_source_startofpacket -> bomb_s1_agent_rsp_fifo:in_startofpacket
	wire          bomb_s1_agent_rf_source_endofpacket;                           // bomb_s1_agent:rf_source_endofpacket -> bomb_s1_agent_rsp_fifo:in_endofpacket
	wire          bomb_s1_agent_rsp_fifo_out_valid;                              // bomb_s1_agent_rsp_fifo:out_valid -> bomb_s1_agent:rf_sink_valid
	wire  [102:0] bomb_s1_agent_rsp_fifo_out_data;                               // bomb_s1_agent_rsp_fifo:out_data -> bomb_s1_agent:rf_sink_data
	wire          bomb_s1_agent_rsp_fifo_out_ready;                              // bomb_s1_agent:rf_sink_ready -> bomb_s1_agent_rsp_fifo:out_ready
	wire          bomb_s1_agent_rsp_fifo_out_startofpacket;                      // bomb_s1_agent_rsp_fifo:out_startofpacket -> bomb_s1_agent:rf_sink_startofpacket
	wire          bomb_s1_agent_rsp_fifo_out_endofpacket;                        // bomb_s1_agent_rsp_fifo:out_endofpacket -> bomb_s1_agent:rf_sink_endofpacket
	wire          bomb_s1_agent_rdata_fifo_src_valid;                            // bomb_s1_agent:rdata_fifo_src_valid -> bomb_s1_agent_rdata_fifo:in_valid
	wire   [17:0] bomb_s1_agent_rdata_fifo_src_data;                             // bomb_s1_agent:rdata_fifo_src_data -> bomb_s1_agent_rdata_fifo:in_data
	wire          bomb_s1_agent_rdata_fifo_src_ready;                            // bomb_s1_agent_rdata_fifo:in_ready -> bomb_s1_agent:rdata_fifo_src_ready
	wire   [15:0] firecenter_s1_agent_m0_readdata;                               // firecenter_s1_translator:uav_readdata -> firecenter_s1_agent:m0_readdata
	wire          firecenter_s1_agent_m0_waitrequest;                            // firecenter_s1_translator:uav_waitrequest -> firecenter_s1_agent:m0_waitrequest
	wire          firecenter_s1_agent_m0_debugaccess;                            // firecenter_s1_agent:m0_debugaccess -> firecenter_s1_translator:uav_debugaccess
	wire   [20:0] firecenter_s1_agent_m0_address;                                // firecenter_s1_agent:m0_address -> firecenter_s1_translator:uav_address
	wire    [1:0] firecenter_s1_agent_m0_byteenable;                             // firecenter_s1_agent:m0_byteenable -> firecenter_s1_translator:uav_byteenable
	wire          firecenter_s1_agent_m0_read;                                   // firecenter_s1_agent:m0_read -> firecenter_s1_translator:uav_read
	wire          firecenter_s1_agent_m0_readdatavalid;                          // firecenter_s1_translator:uav_readdatavalid -> firecenter_s1_agent:m0_readdatavalid
	wire          firecenter_s1_agent_m0_lock;                                   // firecenter_s1_agent:m0_lock -> firecenter_s1_translator:uav_lock
	wire   [15:0] firecenter_s1_agent_m0_writedata;                              // firecenter_s1_agent:m0_writedata -> firecenter_s1_translator:uav_writedata
	wire          firecenter_s1_agent_m0_write;                                  // firecenter_s1_agent:m0_write -> firecenter_s1_translator:uav_write
	wire    [1:0] firecenter_s1_agent_m0_burstcount;                             // firecenter_s1_agent:m0_burstcount -> firecenter_s1_translator:uav_burstcount
	wire          firecenter_s1_agent_rf_source_valid;                           // firecenter_s1_agent:rf_source_valid -> firecenter_s1_agent_rsp_fifo:in_valid
	wire  [102:0] firecenter_s1_agent_rf_source_data;                            // firecenter_s1_agent:rf_source_data -> firecenter_s1_agent_rsp_fifo:in_data
	wire          firecenter_s1_agent_rf_source_ready;                           // firecenter_s1_agent_rsp_fifo:in_ready -> firecenter_s1_agent:rf_source_ready
	wire          firecenter_s1_agent_rf_source_startofpacket;                   // firecenter_s1_agent:rf_source_startofpacket -> firecenter_s1_agent_rsp_fifo:in_startofpacket
	wire          firecenter_s1_agent_rf_source_endofpacket;                     // firecenter_s1_agent:rf_source_endofpacket -> firecenter_s1_agent_rsp_fifo:in_endofpacket
	wire          firecenter_s1_agent_rsp_fifo_out_valid;                        // firecenter_s1_agent_rsp_fifo:out_valid -> firecenter_s1_agent:rf_sink_valid
	wire  [102:0] firecenter_s1_agent_rsp_fifo_out_data;                         // firecenter_s1_agent_rsp_fifo:out_data -> firecenter_s1_agent:rf_sink_data
	wire          firecenter_s1_agent_rsp_fifo_out_ready;                        // firecenter_s1_agent:rf_sink_ready -> firecenter_s1_agent_rsp_fifo:out_ready
	wire          firecenter_s1_agent_rsp_fifo_out_startofpacket;                // firecenter_s1_agent_rsp_fifo:out_startofpacket -> firecenter_s1_agent:rf_sink_startofpacket
	wire          firecenter_s1_agent_rsp_fifo_out_endofpacket;                  // firecenter_s1_agent_rsp_fifo:out_endofpacket -> firecenter_s1_agent:rf_sink_endofpacket
	wire          firecenter_s1_agent_rdata_fifo_src_valid;                      // firecenter_s1_agent:rdata_fifo_src_valid -> firecenter_s1_agent_rdata_fifo:in_valid
	wire   [17:0] firecenter_s1_agent_rdata_fifo_src_data;                       // firecenter_s1_agent:rdata_fifo_src_data -> firecenter_s1_agent_rdata_fifo:in_data
	wire          firecenter_s1_agent_rdata_fifo_src_ready;                      // firecenter_s1_agent_rdata_fifo:in_ready -> firecenter_s1_agent:rdata_fifo_src_ready
	wire   [15:0] firehori_s1_agent_m0_readdata;                                 // firehori_s1_translator:uav_readdata -> firehori_s1_agent:m0_readdata
	wire          firehori_s1_agent_m0_waitrequest;                              // firehori_s1_translator:uav_waitrequest -> firehori_s1_agent:m0_waitrequest
	wire          firehori_s1_agent_m0_debugaccess;                              // firehori_s1_agent:m0_debugaccess -> firehori_s1_translator:uav_debugaccess
	wire   [20:0] firehori_s1_agent_m0_address;                                  // firehori_s1_agent:m0_address -> firehori_s1_translator:uav_address
	wire    [1:0] firehori_s1_agent_m0_byteenable;                               // firehori_s1_agent:m0_byteenable -> firehori_s1_translator:uav_byteenable
	wire          firehori_s1_agent_m0_read;                                     // firehori_s1_agent:m0_read -> firehori_s1_translator:uav_read
	wire          firehori_s1_agent_m0_readdatavalid;                            // firehori_s1_translator:uav_readdatavalid -> firehori_s1_agent:m0_readdatavalid
	wire          firehori_s1_agent_m0_lock;                                     // firehori_s1_agent:m0_lock -> firehori_s1_translator:uav_lock
	wire   [15:0] firehori_s1_agent_m0_writedata;                                // firehori_s1_agent:m0_writedata -> firehori_s1_translator:uav_writedata
	wire          firehori_s1_agent_m0_write;                                    // firehori_s1_agent:m0_write -> firehori_s1_translator:uav_write
	wire    [1:0] firehori_s1_agent_m0_burstcount;                               // firehori_s1_agent:m0_burstcount -> firehori_s1_translator:uav_burstcount
	wire          firehori_s1_agent_rf_source_valid;                             // firehori_s1_agent:rf_source_valid -> firehori_s1_agent_rsp_fifo:in_valid
	wire  [102:0] firehori_s1_agent_rf_source_data;                              // firehori_s1_agent:rf_source_data -> firehori_s1_agent_rsp_fifo:in_data
	wire          firehori_s1_agent_rf_source_ready;                             // firehori_s1_agent_rsp_fifo:in_ready -> firehori_s1_agent:rf_source_ready
	wire          firehori_s1_agent_rf_source_startofpacket;                     // firehori_s1_agent:rf_source_startofpacket -> firehori_s1_agent_rsp_fifo:in_startofpacket
	wire          firehori_s1_agent_rf_source_endofpacket;                       // firehori_s1_agent:rf_source_endofpacket -> firehori_s1_agent_rsp_fifo:in_endofpacket
	wire          firehori_s1_agent_rsp_fifo_out_valid;                          // firehori_s1_agent_rsp_fifo:out_valid -> firehori_s1_agent:rf_sink_valid
	wire  [102:0] firehori_s1_agent_rsp_fifo_out_data;                           // firehori_s1_agent_rsp_fifo:out_data -> firehori_s1_agent:rf_sink_data
	wire          firehori_s1_agent_rsp_fifo_out_ready;                          // firehori_s1_agent:rf_sink_ready -> firehori_s1_agent_rsp_fifo:out_ready
	wire          firehori_s1_agent_rsp_fifo_out_startofpacket;                  // firehori_s1_agent_rsp_fifo:out_startofpacket -> firehori_s1_agent:rf_sink_startofpacket
	wire          firehori_s1_agent_rsp_fifo_out_endofpacket;                    // firehori_s1_agent_rsp_fifo:out_endofpacket -> firehori_s1_agent:rf_sink_endofpacket
	wire          firehori_s1_agent_rdata_fifo_src_valid;                        // firehori_s1_agent:rdata_fifo_src_valid -> firehori_s1_agent_rdata_fifo:in_valid
	wire   [17:0] firehori_s1_agent_rdata_fifo_src_data;                         // firehori_s1_agent:rdata_fifo_src_data -> firehori_s1_agent_rdata_fifo:in_data
	wire          firehori_s1_agent_rdata_fifo_src_ready;                        // firehori_s1_agent_rdata_fifo:in_ready -> firehori_s1_agent:rdata_fifo_src_ready
	wire   [15:0] fireverti_s1_agent_m0_readdata;                                // fireverti_s1_translator:uav_readdata -> fireverti_s1_agent:m0_readdata
	wire          fireverti_s1_agent_m0_waitrequest;                             // fireverti_s1_translator:uav_waitrequest -> fireverti_s1_agent:m0_waitrequest
	wire          fireverti_s1_agent_m0_debugaccess;                             // fireverti_s1_agent:m0_debugaccess -> fireverti_s1_translator:uav_debugaccess
	wire   [20:0] fireverti_s1_agent_m0_address;                                 // fireverti_s1_agent:m0_address -> fireverti_s1_translator:uav_address
	wire    [1:0] fireverti_s1_agent_m0_byteenable;                              // fireverti_s1_agent:m0_byteenable -> fireverti_s1_translator:uav_byteenable
	wire          fireverti_s1_agent_m0_read;                                    // fireverti_s1_agent:m0_read -> fireverti_s1_translator:uav_read
	wire          fireverti_s1_agent_m0_readdatavalid;                           // fireverti_s1_translator:uav_readdatavalid -> fireverti_s1_agent:m0_readdatavalid
	wire          fireverti_s1_agent_m0_lock;                                    // fireverti_s1_agent:m0_lock -> fireverti_s1_translator:uav_lock
	wire   [15:0] fireverti_s1_agent_m0_writedata;                               // fireverti_s1_agent:m0_writedata -> fireverti_s1_translator:uav_writedata
	wire          fireverti_s1_agent_m0_write;                                   // fireverti_s1_agent:m0_write -> fireverti_s1_translator:uav_write
	wire    [1:0] fireverti_s1_agent_m0_burstcount;                              // fireverti_s1_agent:m0_burstcount -> fireverti_s1_translator:uav_burstcount
	wire          fireverti_s1_agent_rf_source_valid;                            // fireverti_s1_agent:rf_source_valid -> fireverti_s1_agent_rsp_fifo:in_valid
	wire  [102:0] fireverti_s1_agent_rf_source_data;                             // fireverti_s1_agent:rf_source_data -> fireverti_s1_agent_rsp_fifo:in_data
	wire          fireverti_s1_agent_rf_source_ready;                            // fireverti_s1_agent_rsp_fifo:in_ready -> fireverti_s1_agent:rf_source_ready
	wire          fireverti_s1_agent_rf_source_startofpacket;                    // fireverti_s1_agent:rf_source_startofpacket -> fireverti_s1_agent_rsp_fifo:in_startofpacket
	wire          fireverti_s1_agent_rf_source_endofpacket;                      // fireverti_s1_agent:rf_source_endofpacket -> fireverti_s1_agent_rsp_fifo:in_endofpacket
	wire          fireverti_s1_agent_rsp_fifo_out_valid;                         // fireverti_s1_agent_rsp_fifo:out_valid -> fireverti_s1_agent:rf_sink_valid
	wire  [102:0] fireverti_s1_agent_rsp_fifo_out_data;                          // fireverti_s1_agent_rsp_fifo:out_data -> fireverti_s1_agent:rf_sink_data
	wire          fireverti_s1_agent_rsp_fifo_out_ready;                         // fireverti_s1_agent:rf_sink_ready -> fireverti_s1_agent_rsp_fifo:out_ready
	wire          fireverti_s1_agent_rsp_fifo_out_startofpacket;                 // fireverti_s1_agent_rsp_fifo:out_startofpacket -> fireverti_s1_agent:rf_sink_startofpacket
	wire          fireverti_s1_agent_rsp_fifo_out_endofpacket;                   // fireverti_s1_agent_rsp_fifo:out_endofpacket -> fireverti_s1_agent:rf_sink_endofpacket
	wire          fireverti_s1_agent_rdata_fifo_src_valid;                       // fireverti_s1_agent:rdata_fifo_src_valid -> fireverti_s1_agent_rdata_fifo:in_valid
	wire   [17:0] fireverti_s1_agent_rdata_fifo_src_data;                        // fireverti_s1_agent:rdata_fifo_src_data -> fireverti_s1_agent_rdata_fifo:in_data
	wire          fireverti_s1_agent_rdata_fifo_src_ready;                       // fireverti_s1_agent_rdata_fifo:in_ready -> fireverti_s1_agent:rdata_fifo_src_ready
	wire   [15:0] p2_die_s1_agent_m0_readdata;                                   // p2_die_s1_translator:uav_readdata -> p2_die_s1_agent:m0_readdata
	wire          p2_die_s1_agent_m0_waitrequest;                                // p2_die_s1_translator:uav_waitrequest -> p2_die_s1_agent:m0_waitrequest
	wire          p2_die_s1_agent_m0_debugaccess;                                // p2_die_s1_agent:m0_debugaccess -> p2_die_s1_translator:uav_debugaccess
	wire   [20:0] p2_die_s1_agent_m0_address;                                    // p2_die_s1_agent:m0_address -> p2_die_s1_translator:uav_address
	wire    [1:0] p2_die_s1_agent_m0_byteenable;                                 // p2_die_s1_agent:m0_byteenable -> p2_die_s1_translator:uav_byteenable
	wire          p2_die_s1_agent_m0_read;                                       // p2_die_s1_agent:m0_read -> p2_die_s1_translator:uav_read
	wire          p2_die_s1_agent_m0_readdatavalid;                              // p2_die_s1_translator:uav_readdatavalid -> p2_die_s1_agent:m0_readdatavalid
	wire          p2_die_s1_agent_m0_lock;                                       // p2_die_s1_agent:m0_lock -> p2_die_s1_translator:uav_lock
	wire   [15:0] p2_die_s1_agent_m0_writedata;                                  // p2_die_s1_agent:m0_writedata -> p2_die_s1_translator:uav_writedata
	wire          p2_die_s1_agent_m0_write;                                      // p2_die_s1_agent:m0_write -> p2_die_s1_translator:uav_write
	wire    [1:0] p2_die_s1_agent_m0_burstcount;                                 // p2_die_s1_agent:m0_burstcount -> p2_die_s1_translator:uav_burstcount
	wire          p2_die_s1_agent_rf_source_valid;                               // p2_die_s1_agent:rf_source_valid -> p2_die_s1_agent_rsp_fifo:in_valid
	wire  [102:0] p2_die_s1_agent_rf_source_data;                                // p2_die_s1_agent:rf_source_data -> p2_die_s1_agent_rsp_fifo:in_data
	wire          p2_die_s1_agent_rf_source_ready;                               // p2_die_s1_agent_rsp_fifo:in_ready -> p2_die_s1_agent:rf_source_ready
	wire          p2_die_s1_agent_rf_source_startofpacket;                       // p2_die_s1_agent:rf_source_startofpacket -> p2_die_s1_agent_rsp_fifo:in_startofpacket
	wire          p2_die_s1_agent_rf_source_endofpacket;                         // p2_die_s1_agent:rf_source_endofpacket -> p2_die_s1_agent_rsp_fifo:in_endofpacket
	wire          p2_die_s1_agent_rsp_fifo_out_valid;                            // p2_die_s1_agent_rsp_fifo:out_valid -> p2_die_s1_agent:rf_sink_valid
	wire  [102:0] p2_die_s1_agent_rsp_fifo_out_data;                             // p2_die_s1_agent_rsp_fifo:out_data -> p2_die_s1_agent:rf_sink_data
	wire          p2_die_s1_agent_rsp_fifo_out_ready;                            // p2_die_s1_agent:rf_sink_ready -> p2_die_s1_agent_rsp_fifo:out_ready
	wire          p2_die_s1_agent_rsp_fifo_out_startofpacket;                    // p2_die_s1_agent_rsp_fifo:out_startofpacket -> p2_die_s1_agent:rf_sink_startofpacket
	wire          p2_die_s1_agent_rsp_fifo_out_endofpacket;                      // p2_die_s1_agent_rsp_fifo:out_endofpacket -> p2_die_s1_agent:rf_sink_endofpacket
	wire          p2_die_s1_agent_rdata_fifo_src_valid;                          // p2_die_s1_agent:rdata_fifo_src_valid -> p2_die_s1_agent_rdata_fifo:in_valid
	wire   [17:0] p2_die_s1_agent_rdata_fifo_src_data;                           // p2_die_s1_agent:rdata_fifo_src_data -> p2_die_s1_agent_rdata_fifo:in_data
	wire          p2_die_s1_agent_rdata_fifo_src_ready;                          // p2_die_s1_agent_rdata_fifo:in_ready -> p2_die_s1_agent:rdata_fifo_src_ready
	wire    [7:0] map_unit_s1_agent_m0_readdata;                                 // map_unit_s1_translator:uav_readdata -> map_unit_s1_agent:m0_readdata
	wire          map_unit_s1_agent_m0_waitrequest;                              // map_unit_s1_translator:uav_waitrequest -> map_unit_s1_agent:m0_waitrequest
	wire          map_unit_s1_agent_m0_debugaccess;                              // map_unit_s1_agent:m0_debugaccess -> map_unit_s1_translator:uav_debugaccess
	wire   [20:0] map_unit_s1_agent_m0_address;                                  // map_unit_s1_agent:m0_address -> map_unit_s1_translator:uav_address
	wire    [0:0] map_unit_s1_agent_m0_byteenable;                               // map_unit_s1_agent:m0_byteenable -> map_unit_s1_translator:uav_byteenable
	wire          map_unit_s1_agent_m0_read;                                     // map_unit_s1_agent:m0_read -> map_unit_s1_translator:uav_read
	wire          map_unit_s1_agent_m0_readdatavalid;                            // map_unit_s1_translator:uav_readdatavalid -> map_unit_s1_agent:m0_readdatavalid
	wire          map_unit_s1_agent_m0_lock;                                     // map_unit_s1_agent:m0_lock -> map_unit_s1_translator:uav_lock
	wire    [7:0] map_unit_s1_agent_m0_writedata;                                // map_unit_s1_agent:m0_writedata -> map_unit_s1_translator:uav_writedata
	wire          map_unit_s1_agent_m0_write;                                    // map_unit_s1_agent:m0_write -> map_unit_s1_translator:uav_write
	wire    [0:0] map_unit_s1_agent_m0_burstcount;                               // map_unit_s1_agent:m0_burstcount -> map_unit_s1_translator:uav_burstcount
	wire          map_unit_s1_agent_rf_source_valid;                             // map_unit_s1_agent:rf_source_valid -> map_unit_s1_agent_rsp_fifo:in_valid
	wire   [93:0] map_unit_s1_agent_rf_source_data;                              // map_unit_s1_agent:rf_source_data -> map_unit_s1_agent_rsp_fifo:in_data
	wire          map_unit_s1_agent_rf_source_ready;                             // map_unit_s1_agent_rsp_fifo:in_ready -> map_unit_s1_agent:rf_source_ready
	wire          map_unit_s1_agent_rf_source_startofpacket;                     // map_unit_s1_agent:rf_source_startofpacket -> map_unit_s1_agent_rsp_fifo:in_startofpacket
	wire          map_unit_s1_agent_rf_source_endofpacket;                       // map_unit_s1_agent:rf_source_endofpacket -> map_unit_s1_agent_rsp_fifo:in_endofpacket
	wire          map_unit_s1_agent_rsp_fifo_out_valid;                          // map_unit_s1_agent_rsp_fifo:out_valid -> map_unit_s1_agent:rf_sink_valid
	wire   [93:0] map_unit_s1_agent_rsp_fifo_out_data;                           // map_unit_s1_agent_rsp_fifo:out_data -> map_unit_s1_agent:rf_sink_data
	wire          map_unit_s1_agent_rsp_fifo_out_ready;                          // map_unit_s1_agent:rf_sink_ready -> map_unit_s1_agent_rsp_fifo:out_ready
	wire          map_unit_s1_agent_rsp_fifo_out_startofpacket;                  // map_unit_s1_agent_rsp_fifo:out_startofpacket -> map_unit_s1_agent:rf_sink_startofpacket
	wire          map_unit_s1_agent_rsp_fifo_out_endofpacket;                    // map_unit_s1_agent_rsp_fifo:out_endofpacket -> map_unit_s1_agent:rf_sink_endofpacket
	wire          map_unit_s1_agent_rdata_fifo_src_valid;                        // map_unit_s1_agent:rdata_fifo_src_valid -> map_unit_s1_agent_rdata_fifo:in_valid
	wire    [9:0] map_unit_s1_agent_rdata_fifo_src_data;                         // map_unit_s1_agent:rdata_fifo_src_data -> map_unit_s1_agent_rdata_fifo:in_data
	wire          map_unit_s1_agent_rdata_fifo_src_ready;                        // map_unit_s1_agent_rdata_fifo:in_ready -> map_unit_s1_agent:rdata_fifo_src_ready
	wire   [15:0] explode_sound_s1_agent_m0_readdata;                            // explode_sound_s1_translator:uav_readdata -> explode_sound_s1_agent:m0_readdata
	wire          explode_sound_s1_agent_m0_waitrequest;                         // explode_sound_s1_translator:uav_waitrequest -> explode_sound_s1_agent:m0_waitrequest
	wire          explode_sound_s1_agent_m0_debugaccess;                         // explode_sound_s1_agent:m0_debugaccess -> explode_sound_s1_translator:uav_debugaccess
	wire   [20:0] explode_sound_s1_agent_m0_address;                             // explode_sound_s1_agent:m0_address -> explode_sound_s1_translator:uav_address
	wire    [1:0] explode_sound_s1_agent_m0_byteenable;                          // explode_sound_s1_agent:m0_byteenable -> explode_sound_s1_translator:uav_byteenable
	wire          explode_sound_s1_agent_m0_read;                                // explode_sound_s1_agent:m0_read -> explode_sound_s1_translator:uav_read
	wire          explode_sound_s1_agent_m0_readdatavalid;                       // explode_sound_s1_translator:uav_readdatavalid -> explode_sound_s1_agent:m0_readdatavalid
	wire          explode_sound_s1_agent_m0_lock;                                // explode_sound_s1_agent:m0_lock -> explode_sound_s1_translator:uav_lock
	wire   [15:0] explode_sound_s1_agent_m0_writedata;                           // explode_sound_s1_agent:m0_writedata -> explode_sound_s1_translator:uav_writedata
	wire          explode_sound_s1_agent_m0_write;                               // explode_sound_s1_agent:m0_write -> explode_sound_s1_translator:uav_write
	wire    [1:0] explode_sound_s1_agent_m0_burstcount;                          // explode_sound_s1_agent:m0_burstcount -> explode_sound_s1_translator:uav_burstcount
	wire          explode_sound_s1_agent_rf_source_valid;                        // explode_sound_s1_agent:rf_source_valid -> explode_sound_s1_agent_rsp_fifo:in_valid
	wire  [102:0] explode_sound_s1_agent_rf_source_data;                         // explode_sound_s1_agent:rf_source_data -> explode_sound_s1_agent_rsp_fifo:in_data
	wire          explode_sound_s1_agent_rf_source_ready;                        // explode_sound_s1_agent_rsp_fifo:in_ready -> explode_sound_s1_agent:rf_source_ready
	wire          explode_sound_s1_agent_rf_source_startofpacket;                // explode_sound_s1_agent:rf_source_startofpacket -> explode_sound_s1_agent_rsp_fifo:in_startofpacket
	wire          explode_sound_s1_agent_rf_source_endofpacket;                  // explode_sound_s1_agent:rf_source_endofpacket -> explode_sound_s1_agent_rsp_fifo:in_endofpacket
	wire          explode_sound_s1_agent_rsp_fifo_out_valid;                     // explode_sound_s1_agent_rsp_fifo:out_valid -> explode_sound_s1_agent:rf_sink_valid
	wire  [102:0] explode_sound_s1_agent_rsp_fifo_out_data;                      // explode_sound_s1_agent_rsp_fifo:out_data -> explode_sound_s1_agent:rf_sink_data
	wire          explode_sound_s1_agent_rsp_fifo_out_ready;                     // explode_sound_s1_agent:rf_sink_ready -> explode_sound_s1_agent_rsp_fifo:out_ready
	wire          explode_sound_s1_agent_rsp_fifo_out_startofpacket;             // explode_sound_s1_agent_rsp_fifo:out_startofpacket -> explode_sound_s1_agent:rf_sink_startofpacket
	wire          explode_sound_s1_agent_rsp_fifo_out_endofpacket;               // explode_sound_s1_agent_rsp_fifo:out_endofpacket -> explode_sound_s1_agent:rf_sink_endofpacket
	wire          explode_sound_s1_agent_rdata_fifo_src_valid;                   // explode_sound_s1_agent:rdata_fifo_src_valid -> explode_sound_s1_agent_rdata_fifo:in_valid
	wire   [17:0] explode_sound_s1_agent_rdata_fifo_src_data;                    // explode_sound_s1_agent:rdata_fifo_src_data -> explode_sound_s1_agent_rdata_fifo:in_data
	wire          explode_sound_s1_agent_rdata_fifo_src_ready;                   // explode_sound_s1_agent_rdata_fifo:in_ready -> explode_sound_s1_agent:rdata_fifo_src_ready
	wire   [15:0] p1_win_s1_agent_m0_readdata;                                   // p1_win_s1_translator:uav_readdata -> p1_win_s1_agent:m0_readdata
	wire          p1_win_s1_agent_m0_waitrequest;                                // p1_win_s1_translator:uav_waitrequest -> p1_win_s1_agent:m0_waitrequest
	wire          p1_win_s1_agent_m0_debugaccess;                                // p1_win_s1_agent:m0_debugaccess -> p1_win_s1_translator:uav_debugaccess
	wire   [20:0] p1_win_s1_agent_m0_address;                                    // p1_win_s1_agent:m0_address -> p1_win_s1_translator:uav_address
	wire    [1:0] p1_win_s1_agent_m0_byteenable;                                 // p1_win_s1_agent:m0_byteenable -> p1_win_s1_translator:uav_byteenable
	wire          p1_win_s1_agent_m0_read;                                       // p1_win_s1_agent:m0_read -> p1_win_s1_translator:uav_read
	wire          p1_win_s1_agent_m0_readdatavalid;                              // p1_win_s1_translator:uav_readdatavalid -> p1_win_s1_agent:m0_readdatavalid
	wire          p1_win_s1_agent_m0_lock;                                       // p1_win_s1_agent:m0_lock -> p1_win_s1_translator:uav_lock
	wire   [15:0] p1_win_s1_agent_m0_writedata;                                  // p1_win_s1_agent:m0_writedata -> p1_win_s1_translator:uav_writedata
	wire          p1_win_s1_agent_m0_write;                                      // p1_win_s1_agent:m0_write -> p1_win_s1_translator:uav_write
	wire    [1:0] p1_win_s1_agent_m0_burstcount;                                 // p1_win_s1_agent:m0_burstcount -> p1_win_s1_translator:uav_burstcount
	wire          p1_win_s1_agent_rf_source_valid;                               // p1_win_s1_agent:rf_source_valid -> p1_win_s1_agent_rsp_fifo:in_valid
	wire  [102:0] p1_win_s1_agent_rf_source_data;                                // p1_win_s1_agent:rf_source_data -> p1_win_s1_agent_rsp_fifo:in_data
	wire          p1_win_s1_agent_rf_source_ready;                               // p1_win_s1_agent_rsp_fifo:in_ready -> p1_win_s1_agent:rf_source_ready
	wire          p1_win_s1_agent_rf_source_startofpacket;                       // p1_win_s1_agent:rf_source_startofpacket -> p1_win_s1_agent_rsp_fifo:in_startofpacket
	wire          p1_win_s1_agent_rf_source_endofpacket;                         // p1_win_s1_agent:rf_source_endofpacket -> p1_win_s1_agent_rsp_fifo:in_endofpacket
	wire          p1_win_s1_agent_rsp_fifo_out_valid;                            // p1_win_s1_agent_rsp_fifo:out_valid -> p1_win_s1_agent:rf_sink_valid
	wire  [102:0] p1_win_s1_agent_rsp_fifo_out_data;                             // p1_win_s1_agent_rsp_fifo:out_data -> p1_win_s1_agent:rf_sink_data
	wire          p1_win_s1_agent_rsp_fifo_out_ready;                            // p1_win_s1_agent:rf_sink_ready -> p1_win_s1_agent_rsp_fifo:out_ready
	wire          p1_win_s1_agent_rsp_fifo_out_startofpacket;                    // p1_win_s1_agent_rsp_fifo:out_startofpacket -> p1_win_s1_agent:rf_sink_startofpacket
	wire          p1_win_s1_agent_rsp_fifo_out_endofpacket;                      // p1_win_s1_agent_rsp_fifo:out_endofpacket -> p1_win_s1_agent:rf_sink_endofpacket
	wire          p1_win_s1_agent_rdata_fifo_src_valid;                          // p1_win_s1_agent:rdata_fifo_src_valid -> p1_win_s1_agent_rdata_fifo:in_valid
	wire   [17:0] p1_win_s1_agent_rdata_fifo_src_data;                           // p1_win_s1_agent:rdata_fifo_src_data -> p1_win_s1_agent_rdata_fifo:in_data
	wire          p1_win_s1_agent_rdata_fifo_src_ready;                          // p1_win_s1_agent_rdata_fifo:in_ready -> p1_win_s1_agent:rdata_fifo_src_ready
	wire   [15:0] p2_win_s1_agent_m0_readdata;                                   // p2_win_s1_translator:uav_readdata -> p2_win_s1_agent:m0_readdata
	wire          p2_win_s1_agent_m0_waitrequest;                                // p2_win_s1_translator:uav_waitrequest -> p2_win_s1_agent:m0_waitrequest
	wire          p2_win_s1_agent_m0_debugaccess;                                // p2_win_s1_agent:m0_debugaccess -> p2_win_s1_translator:uav_debugaccess
	wire   [20:0] p2_win_s1_agent_m0_address;                                    // p2_win_s1_agent:m0_address -> p2_win_s1_translator:uav_address
	wire    [1:0] p2_win_s1_agent_m0_byteenable;                                 // p2_win_s1_agent:m0_byteenable -> p2_win_s1_translator:uav_byteenable
	wire          p2_win_s1_agent_m0_read;                                       // p2_win_s1_agent:m0_read -> p2_win_s1_translator:uav_read
	wire          p2_win_s1_agent_m0_readdatavalid;                              // p2_win_s1_translator:uav_readdatavalid -> p2_win_s1_agent:m0_readdatavalid
	wire          p2_win_s1_agent_m0_lock;                                       // p2_win_s1_agent:m0_lock -> p2_win_s1_translator:uav_lock
	wire   [15:0] p2_win_s1_agent_m0_writedata;                                  // p2_win_s1_agent:m0_writedata -> p2_win_s1_translator:uav_writedata
	wire          p2_win_s1_agent_m0_write;                                      // p2_win_s1_agent:m0_write -> p2_win_s1_translator:uav_write
	wire    [1:0] p2_win_s1_agent_m0_burstcount;                                 // p2_win_s1_agent:m0_burstcount -> p2_win_s1_translator:uav_burstcount
	wire          p2_win_s1_agent_rf_source_valid;                               // p2_win_s1_agent:rf_source_valid -> p2_win_s1_agent_rsp_fifo:in_valid
	wire  [102:0] p2_win_s1_agent_rf_source_data;                                // p2_win_s1_agent:rf_source_data -> p2_win_s1_agent_rsp_fifo:in_data
	wire          p2_win_s1_agent_rf_source_ready;                               // p2_win_s1_agent_rsp_fifo:in_ready -> p2_win_s1_agent:rf_source_ready
	wire          p2_win_s1_agent_rf_source_startofpacket;                       // p2_win_s1_agent:rf_source_startofpacket -> p2_win_s1_agent_rsp_fifo:in_startofpacket
	wire          p2_win_s1_agent_rf_source_endofpacket;                         // p2_win_s1_agent:rf_source_endofpacket -> p2_win_s1_agent_rsp_fifo:in_endofpacket
	wire          p2_win_s1_agent_rsp_fifo_out_valid;                            // p2_win_s1_agent_rsp_fifo:out_valid -> p2_win_s1_agent:rf_sink_valid
	wire  [102:0] p2_win_s1_agent_rsp_fifo_out_data;                             // p2_win_s1_agent_rsp_fifo:out_data -> p2_win_s1_agent:rf_sink_data
	wire          p2_win_s1_agent_rsp_fifo_out_ready;                            // p2_win_s1_agent:rf_sink_ready -> p2_win_s1_agent_rsp_fifo:out_ready
	wire          p2_win_s1_agent_rsp_fifo_out_startofpacket;                    // p2_win_s1_agent_rsp_fifo:out_startofpacket -> p2_win_s1_agent:rf_sink_startofpacket
	wire          p2_win_s1_agent_rsp_fifo_out_endofpacket;                      // p2_win_s1_agent_rsp_fifo:out_endofpacket -> p2_win_s1_agent:rf_sink_endofpacket
	wire          p2_win_s1_agent_rdata_fifo_src_valid;                          // p2_win_s1_agent:rdata_fifo_src_valid -> p2_win_s1_agent_rdata_fifo:in_valid
	wire   [17:0] p2_win_s1_agent_rdata_fifo_src_data;                           // p2_win_s1_agent:rdata_fifo_src_data -> p2_win_s1_agent_rdata_fifo:in_data
	wire          p2_win_s1_agent_rdata_fifo_src_ready;                          // p2_win_s1_agent_rdata_fifo:in_ready -> p2_win_s1_agent:rdata_fifo_src_ready
	wire   [15:0] start_s1_agent_m0_readdata;                                    // start_s1_translator:uav_readdata -> start_s1_agent:m0_readdata
	wire          start_s1_agent_m0_waitrequest;                                 // start_s1_translator:uav_waitrequest -> start_s1_agent:m0_waitrequest
	wire          start_s1_agent_m0_debugaccess;                                 // start_s1_agent:m0_debugaccess -> start_s1_translator:uav_debugaccess
	wire   [20:0] start_s1_agent_m0_address;                                     // start_s1_agent:m0_address -> start_s1_translator:uav_address
	wire    [1:0] start_s1_agent_m0_byteenable;                                  // start_s1_agent:m0_byteenable -> start_s1_translator:uav_byteenable
	wire          start_s1_agent_m0_read;                                        // start_s1_agent:m0_read -> start_s1_translator:uav_read
	wire          start_s1_agent_m0_readdatavalid;                               // start_s1_translator:uav_readdatavalid -> start_s1_agent:m0_readdatavalid
	wire          start_s1_agent_m0_lock;                                        // start_s1_agent:m0_lock -> start_s1_translator:uav_lock
	wire   [15:0] start_s1_agent_m0_writedata;                                   // start_s1_agent:m0_writedata -> start_s1_translator:uav_writedata
	wire          start_s1_agent_m0_write;                                       // start_s1_agent:m0_write -> start_s1_translator:uav_write
	wire    [1:0] start_s1_agent_m0_burstcount;                                  // start_s1_agent:m0_burstcount -> start_s1_translator:uav_burstcount
	wire          start_s1_agent_rf_source_valid;                                // start_s1_agent:rf_source_valid -> start_s1_agent_rsp_fifo:in_valid
	wire  [102:0] start_s1_agent_rf_source_data;                                 // start_s1_agent:rf_source_data -> start_s1_agent_rsp_fifo:in_data
	wire          start_s1_agent_rf_source_ready;                                // start_s1_agent_rsp_fifo:in_ready -> start_s1_agent:rf_source_ready
	wire          start_s1_agent_rf_source_startofpacket;                        // start_s1_agent:rf_source_startofpacket -> start_s1_agent_rsp_fifo:in_startofpacket
	wire          start_s1_agent_rf_source_endofpacket;                          // start_s1_agent:rf_source_endofpacket -> start_s1_agent_rsp_fifo:in_endofpacket
	wire          start_s1_agent_rsp_fifo_out_valid;                             // start_s1_agent_rsp_fifo:out_valid -> start_s1_agent:rf_sink_valid
	wire  [102:0] start_s1_agent_rsp_fifo_out_data;                              // start_s1_agent_rsp_fifo:out_data -> start_s1_agent:rf_sink_data
	wire          start_s1_agent_rsp_fifo_out_ready;                             // start_s1_agent:rf_sink_ready -> start_s1_agent_rsp_fifo:out_ready
	wire          start_s1_agent_rsp_fifo_out_startofpacket;                     // start_s1_agent_rsp_fifo:out_startofpacket -> start_s1_agent:rf_sink_startofpacket
	wire          start_s1_agent_rsp_fifo_out_endofpacket;                       // start_s1_agent_rsp_fifo:out_endofpacket -> start_s1_agent:rf_sink_endofpacket
	wire          start_s1_agent_rdata_fifo_src_valid;                           // start_s1_agent:rdata_fifo_src_valid -> start_s1_agent_rdata_fifo:in_valid
	wire   [17:0] start_s1_agent_rdata_fifo_src_data;                            // start_s1_agent:rdata_fifo_src_data -> start_s1_agent_rdata_fifo:in_data
	wire          start_s1_agent_rdata_fifo_src_ready;                           // start_s1_agent_rdata_fifo:in_ready -> start_s1_agent:rdata_fifo_src_ready
	wire   [15:0] jingle_sound_s1_agent_m0_readdata;                             // jingle_sound_s1_translator:uav_readdata -> jingle_sound_s1_agent:m0_readdata
	wire          jingle_sound_s1_agent_m0_waitrequest;                          // jingle_sound_s1_translator:uav_waitrequest -> jingle_sound_s1_agent:m0_waitrequest
	wire          jingle_sound_s1_agent_m0_debugaccess;                          // jingle_sound_s1_agent:m0_debugaccess -> jingle_sound_s1_translator:uav_debugaccess
	wire   [20:0] jingle_sound_s1_agent_m0_address;                              // jingle_sound_s1_agent:m0_address -> jingle_sound_s1_translator:uav_address
	wire    [1:0] jingle_sound_s1_agent_m0_byteenable;                           // jingle_sound_s1_agent:m0_byteenable -> jingle_sound_s1_translator:uav_byteenable
	wire          jingle_sound_s1_agent_m0_read;                                 // jingle_sound_s1_agent:m0_read -> jingle_sound_s1_translator:uav_read
	wire          jingle_sound_s1_agent_m0_readdatavalid;                        // jingle_sound_s1_translator:uav_readdatavalid -> jingle_sound_s1_agent:m0_readdatavalid
	wire          jingle_sound_s1_agent_m0_lock;                                 // jingle_sound_s1_agent:m0_lock -> jingle_sound_s1_translator:uav_lock
	wire   [15:0] jingle_sound_s1_agent_m0_writedata;                            // jingle_sound_s1_agent:m0_writedata -> jingle_sound_s1_translator:uav_writedata
	wire          jingle_sound_s1_agent_m0_write;                                // jingle_sound_s1_agent:m0_write -> jingle_sound_s1_translator:uav_write
	wire    [1:0] jingle_sound_s1_agent_m0_burstcount;                           // jingle_sound_s1_agent:m0_burstcount -> jingle_sound_s1_translator:uav_burstcount
	wire          jingle_sound_s1_agent_rf_source_valid;                         // jingle_sound_s1_agent:rf_source_valid -> jingle_sound_s1_agent_rsp_fifo:in_valid
	wire  [102:0] jingle_sound_s1_agent_rf_source_data;                          // jingle_sound_s1_agent:rf_source_data -> jingle_sound_s1_agent_rsp_fifo:in_data
	wire          jingle_sound_s1_agent_rf_source_ready;                         // jingle_sound_s1_agent_rsp_fifo:in_ready -> jingle_sound_s1_agent:rf_source_ready
	wire          jingle_sound_s1_agent_rf_source_startofpacket;                 // jingle_sound_s1_agent:rf_source_startofpacket -> jingle_sound_s1_agent_rsp_fifo:in_startofpacket
	wire          jingle_sound_s1_agent_rf_source_endofpacket;                   // jingle_sound_s1_agent:rf_source_endofpacket -> jingle_sound_s1_agent_rsp_fifo:in_endofpacket
	wire          jingle_sound_s1_agent_rsp_fifo_out_valid;                      // jingle_sound_s1_agent_rsp_fifo:out_valid -> jingle_sound_s1_agent:rf_sink_valid
	wire  [102:0] jingle_sound_s1_agent_rsp_fifo_out_data;                       // jingle_sound_s1_agent_rsp_fifo:out_data -> jingle_sound_s1_agent:rf_sink_data
	wire          jingle_sound_s1_agent_rsp_fifo_out_ready;                      // jingle_sound_s1_agent:rf_sink_ready -> jingle_sound_s1_agent_rsp_fifo:out_ready
	wire          jingle_sound_s1_agent_rsp_fifo_out_startofpacket;              // jingle_sound_s1_agent_rsp_fifo:out_startofpacket -> jingle_sound_s1_agent:rf_sink_startofpacket
	wire          jingle_sound_s1_agent_rsp_fifo_out_endofpacket;                // jingle_sound_s1_agent_rsp_fifo:out_endofpacket -> jingle_sound_s1_agent:rf_sink_endofpacket
	wire          jingle_sound_s1_agent_rdata_fifo_src_valid;                    // jingle_sound_s1_agent:rdata_fifo_src_valid -> jingle_sound_s1_agent_rdata_fifo:in_valid
	wire   [17:0] jingle_sound_s1_agent_rdata_fifo_src_data;                     // jingle_sound_s1_agent:rdata_fifo_src_data -> jingle_sound_s1_agent_rdata_fifo:in_data
	wire          jingle_sound_s1_agent_rdata_fifo_src_ready;                    // jingle_sound_s1_agent_rdata_fifo:in_ready -> jingle_sound_s1_agent:rdata_fifo_src_ready
	wire   [15:0] wall_s1_agent_m0_readdata;                                     // wall_s1_translator:uav_readdata -> wall_s1_agent:m0_readdata
	wire          wall_s1_agent_m0_waitrequest;                                  // wall_s1_translator:uav_waitrequest -> wall_s1_agent:m0_waitrequest
	wire          wall_s1_agent_m0_debugaccess;                                  // wall_s1_agent:m0_debugaccess -> wall_s1_translator:uav_debugaccess
	wire   [20:0] wall_s1_agent_m0_address;                                      // wall_s1_agent:m0_address -> wall_s1_translator:uav_address
	wire    [1:0] wall_s1_agent_m0_byteenable;                                   // wall_s1_agent:m0_byteenable -> wall_s1_translator:uav_byteenable
	wire          wall_s1_agent_m0_read;                                         // wall_s1_agent:m0_read -> wall_s1_translator:uav_read
	wire          wall_s1_agent_m0_readdatavalid;                                // wall_s1_translator:uav_readdatavalid -> wall_s1_agent:m0_readdatavalid
	wire          wall_s1_agent_m0_lock;                                         // wall_s1_agent:m0_lock -> wall_s1_translator:uav_lock
	wire   [15:0] wall_s1_agent_m0_writedata;                                    // wall_s1_agent:m0_writedata -> wall_s1_translator:uav_writedata
	wire          wall_s1_agent_m0_write;                                        // wall_s1_agent:m0_write -> wall_s1_translator:uav_write
	wire    [1:0] wall_s1_agent_m0_burstcount;                                   // wall_s1_agent:m0_burstcount -> wall_s1_translator:uav_burstcount
	wire          wall_s1_agent_rf_source_valid;                                 // wall_s1_agent:rf_source_valid -> wall_s1_agent_rsp_fifo:in_valid
	wire  [102:0] wall_s1_agent_rf_source_data;                                  // wall_s1_agent:rf_source_data -> wall_s1_agent_rsp_fifo:in_data
	wire          wall_s1_agent_rf_source_ready;                                 // wall_s1_agent_rsp_fifo:in_ready -> wall_s1_agent:rf_source_ready
	wire          wall_s1_agent_rf_source_startofpacket;                         // wall_s1_agent:rf_source_startofpacket -> wall_s1_agent_rsp_fifo:in_startofpacket
	wire          wall_s1_agent_rf_source_endofpacket;                           // wall_s1_agent:rf_source_endofpacket -> wall_s1_agent_rsp_fifo:in_endofpacket
	wire          wall_s1_agent_rsp_fifo_out_valid;                              // wall_s1_agent_rsp_fifo:out_valid -> wall_s1_agent:rf_sink_valid
	wire  [102:0] wall_s1_agent_rsp_fifo_out_data;                               // wall_s1_agent_rsp_fifo:out_data -> wall_s1_agent:rf_sink_data
	wire          wall_s1_agent_rsp_fifo_out_ready;                              // wall_s1_agent:rf_sink_ready -> wall_s1_agent_rsp_fifo:out_ready
	wire          wall_s1_agent_rsp_fifo_out_startofpacket;                      // wall_s1_agent_rsp_fifo:out_startofpacket -> wall_s1_agent:rf_sink_startofpacket
	wire          wall_s1_agent_rsp_fifo_out_endofpacket;                        // wall_s1_agent_rsp_fifo:out_endofpacket -> wall_s1_agent:rf_sink_endofpacket
	wire          wall_s1_agent_rdata_fifo_src_valid;                            // wall_s1_agent:rdata_fifo_src_valid -> wall_s1_agent_rdata_fifo:in_valid
	wire   [17:0] wall_s1_agent_rdata_fifo_src_data;                             // wall_s1_agent:rdata_fifo_src_data -> wall_s1_agent_rdata_fifo:in_data
	wire          wall_s1_agent_rdata_fifo_src_ready;                            // wall_s1_agent_rdata_fifo:in_ready -> wall_s1_agent:rdata_fifo_src_ready
	wire          hps_0_h2f_lw_axi_master_agent_write_cp_valid;                  // hps_0_h2f_lw_axi_master_agent:write_cp_valid -> router:sink_valid
	wire  [119:0] hps_0_h2f_lw_axi_master_agent_write_cp_data;                   // hps_0_h2f_lw_axi_master_agent:write_cp_data -> router:sink_data
	wire          hps_0_h2f_lw_axi_master_agent_write_cp_ready;                  // router:sink_ready -> hps_0_h2f_lw_axi_master_agent:write_cp_ready
	wire          hps_0_h2f_lw_axi_master_agent_write_cp_startofpacket;          // hps_0_h2f_lw_axi_master_agent:write_cp_startofpacket -> router:sink_startofpacket
	wire          hps_0_h2f_lw_axi_master_agent_write_cp_endofpacket;            // hps_0_h2f_lw_axi_master_agent:write_cp_endofpacket -> router:sink_endofpacket
	wire          hps_0_h2f_lw_axi_master_agent_read_cp_valid;                   // hps_0_h2f_lw_axi_master_agent:read_cp_valid -> router_001:sink_valid
	wire  [119:0] hps_0_h2f_lw_axi_master_agent_read_cp_data;                    // hps_0_h2f_lw_axi_master_agent:read_cp_data -> router_001:sink_data
	wire          hps_0_h2f_lw_axi_master_agent_read_cp_ready;                   // router_001:sink_ready -> hps_0_h2f_lw_axi_master_agent:read_cp_ready
	wire          hps_0_h2f_lw_axi_master_agent_read_cp_startofpacket;           // hps_0_h2f_lw_axi_master_agent:read_cp_startofpacket -> router_001:sink_startofpacket
	wire          hps_0_h2f_lw_axi_master_agent_read_cp_endofpacket;             // hps_0_h2f_lw_axi_master_agent:read_cp_endofpacket -> router_001:sink_endofpacket
	wire          vga_ball_0_avalon_slave_0_agent_rp_valid;                      // vga_ball_0_avalon_slave_0_agent:rp_valid -> router_002:sink_valid
	wire  [119:0] vga_ball_0_avalon_slave_0_agent_rp_data;                       // vga_ball_0_avalon_slave_0_agent:rp_data -> router_002:sink_data
	wire          vga_ball_0_avalon_slave_0_agent_rp_ready;                      // router_002:sink_ready -> vga_ball_0_avalon_slave_0_agent:rp_ready
	wire          vga_ball_0_avalon_slave_0_agent_rp_startofpacket;              // vga_ball_0_avalon_slave_0_agent:rp_startofpacket -> router_002:sink_startofpacket
	wire          vga_ball_0_avalon_slave_0_agent_rp_endofpacket;                // vga_ball_0_avalon_slave_0_agent:rp_endofpacket -> router_002:sink_endofpacket
	wire          router_002_src_valid;                                          // router_002:src_valid -> rsp_demux:sink_valid
	wire  [119:0] router_002_src_data;                                           // router_002:src_data -> rsp_demux:sink_data
	wire          router_002_src_ready;                                          // rsp_demux:sink_ready -> router_002:src_ready
	wire   [16:0] router_002_src_channel;                                        // router_002:src_channel -> rsp_demux:sink_channel
	wire          router_002_src_startofpacket;                                  // router_002:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_002_src_endofpacket;                                    // router_002:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          p1_unit_s1_agent_rp_valid;                                     // p1_unit_s1_agent:rp_valid -> router_003:sink_valid
	wire  [101:0] p1_unit_s1_agent_rp_data;                                      // p1_unit_s1_agent:rp_data -> router_003:sink_data
	wire          p1_unit_s1_agent_rp_ready;                                     // router_003:sink_ready -> p1_unit_s1_agent:rp_ready
	wire          p1_unit_s1_agent_rp_startofpacket;                             // p1_unit_s1_agent:rp_startofpacket -> router_003:sink_startofpacket
	wire          p1_unit_s1_agent_rp_endofpacket;                               // p1_unit_s1_agent:rp_endofpacket -> router_003:sink_endofpacket
	wire          p1_die_s1_agent_rp_valid;                                      // p1_die_s1_agent:rp_valid -> router_004:sink_valid
	wire  [101:0] p1_die_s1_agent_rp_data;                                       // p1_die_s1_agent:rp_data -> router_004:sink_data
	wire          p1_die_s1_agent_rp_ready;                                      // router_004:sink_ready -> p1_die_s1_agent:rp_ready
	wire          p1_die_s1_agent_rp_startofpacket;                              // p1_die_s1_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire          p1_die_s1_agent_rp_endofpacket;                                // p1_die_s1_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire          p2_unit_s1_agent_rp_valid;                                     // p2_unit_s1_agent:rp_valid -> router_005:sink_valid
	wire  [101:0] p2_unit_s1_agent_rp_data;                                      // p2_unit_s1_agent:rp_data -> router_005:sink_data
	wire          p2_unit_s1_agent_rp_ready;                                     // router_005:sink_ready -> p2_unit_s1_agent:rp_ready
	wire          p2_unit_s1_agent_rp_startofpacket;                             // p2_unit_s1_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire          p2_unit_s1_agent_rp_endofpacket;                               // p2_unit_s1_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire          fix_s1_agent_rp_valid;                                         // fix_s1_agent:rp_valid -> router_006:sink_valid
	wire  [101:0] fix_s1_agent_rp_data;                                          // fix_s1_agent:rp_data -> router_006:sink_data
	wire          fix_s1_agent_rp_ready;                                         // router_006:sink_ready -> fix_s1_agent:rp_ready
	wire          fix_s1_agent_rp_startofpacket;                                 // fix_s1_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire          fix_s1_agent_rp_endofpacket;                                   // fix_s1_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire          bomb_s1_agent_rp_valid;                                        // bomb_s1_agent:rp_valid -> router_007:sink_valid
	wire  [101:0] bomb_s1_agent_rp_data;                                         // bomb_s1_agent:rp_data -> router_007:sink_data
	wire          bomb_s1_agent_rp_ready;                                        // router_007:sink_ready -> bomb_s1_agent:rp_ready
	wire          bomb_s1_agent_rp_startofpacket;                                // bomb_s1_agent:rp_startofpacket -> router_007:sink_startofpacket
	wire          bomb_s1_agent_rp_endofpacket;                                  // bomb_s1_agent:rp_endofpacket -> router_007:sink_endofpacket
	wire          firecenter_s1_agent_rp_valid;                                  // firecenter_s1_agent:rp_valid -> router_008:sink_valid
	wire  [101:0] firecenter_s1_agent_rp_data;                                   // firecenter_s1_agent:rp_data -> router_008:sink_data
	wire          firecenter_s1_agent_rp_ready;                                  // router_008:sink_ready -> firecenter_s1_agent:rp_ready
	wire          firecenter_s1_agent_rp_startofpacket;                          // firecenter_s1_agent:rp_startofpacket -> router_008:sink_startofpacket
	wire          firecenter_s1_agent_rp_endofpacket;                            // firecenter_s1_agent:rp_endofpacket -> router_008:sink_endofpacket
	wire          firehori_s1_agent_rp_valid;                                    // firehori_s1_agent:rp_valid -> router_009:sink_valid
	wire  [101:0] firehori_s1_agent_rp_data;                                     // firehori_s1_agent:rp_data -> router_009:sink_data
	wire          firehori_s1_agent_rp_ready;                                    // router_009:sink_ready -> firehori_s1_agent:rp_ready
	wire          firehori_s1_agent_rp_startofpacket;                            // firehori_s1_agent:rp_startofpacket -> router_009:sink_startofpacket
	wire          firehori_s1_agent_rp_endofpacket;                              // firehori_s1_agent:rp_endofpacket -> router_009:sink_endofpacket
	wire          fireverti_s1_agent_rp_valid;                                   // fireverti_s1_agent:rp_valid -> router_010:sink_valid
	wire  [101:0] fireverti_s1_agent_rp_data;                                    // fireverti_s1_agent:rp_data -> router_010:sink_data
	wire          fireverti_s1_agent_rp_ready;                                   // router_010:sink_ready -> fireverti_s1_agent:rp_ready
	wire          fireverti_s1_agent_rp_startofpacket;                           // fireverti_s1_agent:rp_startofpacket -> router_010:sink_startofpacket
	wire          fireverti_s1_agent_rp_endofpacket;                             // fireverti_s1_agent:rp_endofpacket -> router_010:sink_endofpacket
	wire          p2_die_s1_agent_rp_valid;                                      // p2_die_s1_agent:rp_valid -> router_011:sink_valid
	wire  [101:0] p2_die_s1_agent_rp_data;                                       // p2_die_s1_agent:rp_data -> router_011:sink_data
	wire          p2_die_s1_agent_rp_ready;                                      // router_011:sink_ready -> p2_die_s1_agent:rp_ready
	wire          p2_die_s1_agent_rp_startofpacket;                              // p2_die_s1_agent:rp_startofpacket -> router_011:sink_startofpacket
	wire          p2_die_s1_agent_rp_endofpacket;                                // p2_die_s1_agent:rp_endofpacket -> router_011:sink_endofpacket
	wire          map_unit_s1_agent_rp_valid;                                    // map_unit_s1_agent:rp_valid -> router_012:sink_valid
	wire   [92:0] map_unit_s1_agent_rp_data;                                     // map_unit_s1_agent:rp_data -> router_012:sink_data
	wire          map_unit_s1_agent_rp_ready;                                    // router_012:sink_ready -> map_unit_s1_agent:rp_ready
	wire          map_unit_s1_agent_rp_startofpacket;                            // map_unit_s1_agent:rp_startofpacket -> router_012:sink_startofpacket
	wire          map_unit_s1_agent_rp_endofpacket;                              // map_unit_s1_agent:rp_endofpacket -> router_012:sink_endofpacket
	wire          explode_sound_s1_agent_rp_valid;                               // explode_sound_s1_agent:rp_valid -> router_013:sink_valid
	wire  [101:0] explode_sound_s1_agent_rp_data;                                // explode_sound_s1_agent:rp_data -> router_013:sink_data
	wire          explode_sound_s1_agent_rp_ready;                               // router_013:sink_ready -> explode_sound_s1_agent:rp_ready
	wire          explode_sound_s1_agent_rp_startofpacket;                       // explode_sound_s1_agent:rp_startofpacket -> router_013:sink_startofpacket
	wire          explode_sound_s1_agent_rp_endofpacket;                         // explode_sound_s1_agent:rp_endofpacket -> router_013:sink_endofpacket
	wire          p1_win_s1_agent_rp_valid;                                      // p1_win_s1_agent:rp_valid -> router_014:sink_valid
	wire  [101:0] p1_win_s1_agent_rp_data;                                       // p1_win_s1_agent:rp_data -> router_014:sink_data
	wire          p1_win_s1_agent_rp_ready;                                      // router_014:sink_ready -> p1_win_s1_agent:rp_ready
	wire          p1_win_s1_agent_rp_startofpacket;                              // p1_win_s1_agent:rp_startofpacket -> router_014:sink_startofpacket
	wire          p1_win_s1_agent_rp_endofpacket;                                // p1_win_s1_agent:rp_endofpacket -> router_014:sink_endofpacket
	wire          p2_win_s1_agent_rp_valid;                                      // p2_win_s1_agent:rp_valid -> router_015:sink_valid
	wire  [101:0] p2_win_s1_agent_rp_data;                                       // p2_win_s1_agent:rp_data -> router_015:sink_data
	wire          p2_win_s1_agent_rp_ready;                                      // router_015:sink_ready -> p2_win_s1_agent:rp_ready
	wire          p2_win_s1_agent_rp_startofpacket;                              // p2_win_s1_agent:rp_startofpacket -> router_015:sink_startofpacket
	wire          p2_win_s1_agent_rp_endofpacket;                                // p2_win_s1_agent:rp_endofpacket -> router_015:sink_endofpacket
	wire          start_s1_agent_rp_valid;                                       // start_s1_agent:rp_valid -> router_016:sink_valid
	wire  [101:0] start_s1_agent_rp_data;                                        // start_s1_agent:rp_data -> router_016:sink_data
	wire          start_s1_agent_rp_ready;                                       // router_016:sink_ready -> start_s1_agent:rp_ready
	wire          start_s1_agent_rp_startofpacket;                               // start_s1_agent:rp_startofpacket -> router_016:sink_startofpacket
	wire          start_s1_agent_rp_endofpacket;                                 // start_s1_agent:rp_endofpacket -> router_016:sink_endofpacket
	wire          jingle_sound_s1_agent_rp_valid;                                // jingle_sound_s1_agent:rp_valid -> router_017:sink_valid
	wire  [101:0] jingle_sound_s1_agent_rp_data;                                 // jingle_sound_s1_agent:rp_data -> router_017:sink_data
	wire          jingle_sound_s1_agent_rp_ready;                                // router_017:sink_ready -> jingle_sound_s1_agent:rp_ready
	wire          jingle_sound_s1_agent_rp_startofpacket;                        // jingle_sound_s1_agent:rp_startofpacket -> router_017:sink_startofpacket
	wire          jingle_sound_s1_agent_rp_endofpacket;                          // jingle_sound_s1_agent:rp_endofpacket -> router_017:sink_endofpacket
	wire          wall_s1_agent_rp_valid;                                        // wall_s1_agent:rp_valid -> router_018:sink_valid
	wire  [101:0] wall_s1_agent_rp_data;                                         // wall_s1_agent:rp_data -> router_018:sink_data
	wire          wall_s1_agent_rp_ready;                                        // router_018:sink_ready -> wall_s1_agent:rp_ready
	wire          wall_s1_agent_rp_startofpacket;                                // wall_s1_agent:rp_startofpacket -> router_018:sink_startofpacket
	wire          wall_s1_agent_rp_endofpacket;                                  // wall_s1_agent:rp_endofpacket -> router_018:sink_endofpacket
	wire          router_src_valid;                                              // router:src_valid -> hps_0_h2f_lw_axi_master_wr_limiter:cmd_sink_valid
	wire  [119:0] router_src_data;                                               // router:src_data -> hps_0_h2f_lw_axi_master_wr_limiter:cmd_sink_data
	wire          router_src_ready;                                              // hps_0_h2f_lw_axi_master_wr_limiter:cmd_sink_ready -> router:src_ready
	wire   [16:0] router_src_channel;                                            // router:src_channel -> hps_0_h2f_lw_axi_master_wr_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                      // router:src_startofpacket -> hps_0_h2f_lw_axi_master_wr_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                        // router:src_endofpacket -> hps_0_h2f_lw_axi_master_wr_limiter:cmd_sink_endofpacket
	wire  [119:0] hps_0_h2f_lw_axi_master_wr_limiter_cmd_src_data;               // hps_0_h2f_lw_axi_master_wr_limiter:cmd_src_data -> cmd_demux:sink_data
	wire          hps_0_h2f_lw_axi_master_wr_limiter_cmd_src_ready;              // cmd_demux:sink_ready -> hps_0_h2f_lw_axi_master_wr_limiter:cmd_src_ready
	wire   [16:0] hps_0_h2f_lw_axi_master_wr_limiter_cmd_src_channel;            // hps_0_h2f_lw_axi_master_wr_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire          hps_0_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket;      // hps_0_h2f_lw_axi_master_wr_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire          hps_0_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket;        // hps_0_h2f_lw_axi_master_wr_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                             // rsp_mux:src_valid -> hps_0_h2f_lw_axi_master_wr_limiter:rsp_sink_valid
	wire  [119:0] rsp_mux_src_data;                                              // rsp_mux:src_data -> hps_0_h2f_lw_axi_master_wr_limiter:rsp_sink_data
	wire          rsp_mux_src_ready;                                             // hps_0_h2f_lw_axi_master_wr_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire   [16:0] rsp_mux_src_channel;                                           // rsp_mux:src_channel -> hps_0_h2f_lw_axi_master_wr_limiter:rsp_sink_channel
	wire          rsp_mux_src_startofpacket;                                     // rsp_mux:src_startofpacket -> hps_0_h2f_lw_axi_master_wr_limiter:rsp_sink_startofpacket
	wire          rsp_mux_src_endofpacket;                                       // rsp_mux:src_endofpacket -> hps_0_h2f_lw_axi_master_wr_limiter:rsp_sink_endofpacket
	wire          hps_0_h2f_lw_axi_master_wr_limiter_rsp_src_valid;              // hps_0_h2f_lw_axi_master_wr_limiter:rsp_src_valid -> hps_0_h2f_lw_axi_master_agent:write_rp_valid
	wire  [119:0] hps_0_h2f_lw_axi_master_wr_limiter_rsp_src_data;               // hps_0_h2f_lw_axi_master_wr_limiter:rsp_src_data -> hps_0_h2f_lw_axi_master_agent:write_rp_data
	wire          hps_0_h2f_lw_axi_master_wr_limiter_rsp_src_ready;              // hps_0_h2f_lw_axi_master_agent:write_rp_ready -> hps_0_h2f_lw_axi_master_wr_limiter:rsp_src_ready
	wire   [16:0] hps_0_h2f_lw_axi_master_wr_limiter_rsp_src_channel;            // hps_0_h2f_lw_axi_master_wr_limiter:rsp_src_channel -> hps_0_h2f_lw_axi_master_agent:write_rp_channel
	wire          hps_0_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket;      // hps_0_h2f_lw_axi_master_wr_limiter:rsp_src_startofpacket -> hps_0_h2f_lw_axi_master_agent:write_rp_startofpacket
	wire          hps_0_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket;        // hps_0_h2f_lw_axi_master_wr_limiter:rsp_src_endofpacket -> hps_0_h2f_lw_axi_master_agent:write_rp_endofpacket
	wire          router_001_src_valid;                                          // router_001:src_valid -> hps_0_h2f_lw_axi_master_rd_limiter:cmd_sink_valid
	wire  [119:0] router_001_src_data;                                           // router_001:src_data -> hps_0_h2f_lw_axi_master_rd_limiter:cmd_sink_data
	wire          router_001_src_ready;                                          // hps_0_h2f_lw_axi_master_rd_limiter:cmd_sink_ready -> router_001:src_ready
	wire   [16:0] router_001_src_channel;                                        // router_001:src_channel -> hps_0_h2f_lw_axi_master_rd_limiter:cmd_sink_channel
	wire          router_001_src_startofpacket;                                  // router_001:src_startofpacket -> hps_0_h2f_lw_axi_master_rd_limiter:cmd_sink_startofpacket
	wire          router_001_src_endofpacket;                                    // router_001:src_endofpacket -> hps_0_h2f_lw_axi_master_rd_limiter:cmd_sink_endofpacket
	wire  [119:0] hps_0_h2f_lw_axi_master_rd_limiter_cmd_src_data;               // hps_0_h2f_lw_axi_master_rd_limiter:cmd_src_data -> cmd_demux_001:sink_data
	wire          hps_0_h2f_lw_axi_master_rd_limiter_cmd_src_ready;              // cmd_demux_001:sink_ready -> hps_0_h2f_lw_axi_master_rd_limiter:cmd_src_ready
	wire   [16:0] hps_0_h2f_lw_axi_master_rd_limiter_cmd_src_channel;            // hps_0_h2f_lw_axi_master_rd_limiter:cmd_src_channel -> cmd_demux_001:sink_channel
	wire          hps_0_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket;      // hps_0_h2f_lw_axi_master_rd_limiter:cmd_src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          hps_0_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket;        // hps_0_h2f_lw_axi_master_rd_limiter:cmd_src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          rsp_mux_001_src_valid;                                         // rsp_mux_001:src_valid -> hps_0_h2f_lw_axi_master_rd_limiter:rsp_sink_valid
	wire  [119:0] rsp_mux_001_src_data;                                          // rsp_mux_001:src_data -> hps_0_h2f_lw_axi_master_rd_limiter:rsp_sink_data
	wire          rsp_mux_001_src_ready;                                         // hps_0_h2f_lw_axi_master_rd_limiter:rsp_sink_ready -> rsp_mux_001:src_ready
	wire   [16:0] rsp_mux_001_src_channel;                                       // rsp_mux_001:src_channel -> hps_0_h2f_lw_axi_master_rd_limiter:rsp_sink_channel
	wire          rsp_mux_001_src_startofpacket;                                 // rsp_mux_001:src_startofpacket -> hps_0_h2f_lw_axi_master_rd_limiter:rsp_sink_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                   // rsp_mux_001:src_endofpacket -> hps_0_h2f_lw_axi_master_rd_limiter:rsp_sink_endofpacket
	wire          hps_0_h2f_lw_axi_master_rd_limiter_rsp_src_valid;              // hps_0_h2f_lw_axi_master_rd_limiter:rsp_src_valid -> hps_0_h2f_lw_axi_master_agent:read_rp_valid
	wire  [119:0] hps_0_h2f_lw_axi_master_rd_limiter_rsp_src_data;               // hps_0_h2f_lw_axi_master_rd_limiter:rsp_src_data -> hps_0_h2f_lw_axi_master_agent:read_rp_data
	wire          hps_0_h2f_lw_axi_master_rd_limiter_rsp_src_ready;              // hps_0_h2f_lw_axi_master_agent:read_rp_ready -> hps_0_h2f_lw_axi_master_rd_limiter:rsp_src_ready
	wire   [16:0] hps_0_h2f_lw_axi_master_rd_limiter_rsp_src_channel;            // hps_0_h2f_lw_axi_master_rd_limiter:rsp_src_channel -> hps_0_h2f_lw_axi_master_agent:read_rp_channel
	wire          hps_0_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket;      // hps_0_h2f_lw_axi_master_rd_limiter:rsp_src_startofpacket -> hps_0_h2f_lw_axi_master_agent:read_rp_startofpacket
	wire          hps_0_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket;        // hps_0_h2f_lw_axi_master_rd_limiter:rsp_src_endofpacket -> hps_0_h2f_lw_axi_master_agent:read_rp_endofpacket
	wire          cmd_mux_src_valid;                                             // cmd_mux:src_valid -> vga_ball_0_avalon_slave_0_burst_adapter:sink0_valid
	wire  [119:0] cmd_mux_src_data;                                              // cmd_mux:src_data -> vga_ball_0_avalon_slave_0_burst_adapter:sink0_data
	wire          cmd_mux_src_ready;                                             // vga_ball_0_avalon_slave_0_burst_adapter:sink0_ready -> cmd_mux:src_ready
	wire   [16:0] cmd_mux_src_channel;                                           // cmd_mux:src_channel -> vga_ball_0_avalon_slave_0_burst_adapter:sink0_channel
	wire          cmd_mux_src_startofpacket;                                     // cmd_mux:src_startofpacket -> vga_ball_0_avalon_slave_0_burst_adapter:sink0_startofpacket
	wire          cmd_mux_src_endofpacket;                                       // cmd_mux:src_endofpacket -> vga_ball_0_avalon_slave_0_burst_adapter:sink0_endofpacket
	wire          vga_ball_0_avalon_slave_0_burst_adapter_source0_valid;         // vga_ball_0_avalon_slave_0_burst_adapter:source0_valid -> vga_ball_0_avalon_slave_0_agent:cp_valid
	wire  [119:0] vga_ball_0_avalon_slave_0_burst_adapter_source0_data;          // vga_ball_0_avalon_slave_0_burst_adapter:source0_data -> vga_ball_0_avalon_slave_0_agent:cp_data
	wire          vga_ball_0_avalon_slave_0_burst_adapter_source0_ready;         // vga_ball_0_avalon_slave_0_agent:cp_ready -> vga_ball_0_avalon_slave_0_burst_adapter:source0_ready
	wire   [16:0] vga_ball_0_avalon_slave_0_burst_adapter_source0_channel;       // vga_ball_0_avalon_slave_0_burst_adapter:source0_channel -> vga_ball_0_avalon_slave_0_agent:cp_channel
	wire          vga_ball_0_avalon_slave_0_burst_adapter_source0_startofpacket; // vga_ball_0_avalon_slave_0_burst_adapter:source0_startofpacket -> vga_ball_0_avalon_slave_0_agent:cp_startofpacket
	wire          vga_ball_0_avalon_slave_0_burst_adapter_source0_endofpacket;   // vga_ball_0_avalon_slave_0_burst_adapter:source0_endofpacket -> vga_ball_0_avalon_slave_0_agent:cp_endofpacket
	wire          p1_unit_s1_burst_adapter_source0_valid;                        // p1_unit_s1_burst_adapter:source0_valid -> p1_unit_s1_agent:cp_valid
	wire  [101:0] p1_unit_s1_burst_adapter_source0_data;                         // p1_unit_s1_burst_adapter:source0_data -> p1_unit_s1_agent:cp_data
	wire          p1_unit_s1_burst_adapter_source0_ready;                        // p1_unit_s1_agent:cp_ready -> p1_unit_s1_burst_adapter:source0_ready
	wire   [16:0] p1_unit_s1_burst_adapter_source0_channel;                      // p1_unit_s1_burst_adapter:source0_channel -> p1_unit_s1_agent:cp_channel
	wire          p1_unit_s1_burst_adapter_source0_startofpacket;                // p1_unit_s1_burst_adapter:source0_startofpacket -> p1_unit_s1_agent:cp_startofpacket
	wire          p1_unit_s1_burst_adapter_source0_endofpacket;                  // p1_unit_s1_burst_adapter:source0_endofpacket -> p1_unit_s1_agent:cp_endofpacket
	wire          p1_die_s1_burst_adapter_source0_valid;                         // p1_die_s1_burst_adapter:source0_valid -> p1_die_s1_agent:cp_valid
	wire  [101:0] p1_die_s1_burst_adapter_source0_data;                          // p1_die_s1_burst_adapter:source0_data -> p1_die_s1_agent:cp_data
	wire          p1_die_s1_burst_adapter_source0_ready;                         // p1_die_s1_agent:cp_ready -> p1_die_s1_burst_adapter:source0_ready
	wire   [16:0] p1_die_s1_burst_adapter_source0_channel;                       // p1_die_s1_burst_adapter:source0_channel -> p1_die_s1_agent:cp_channel
	wire          p1_die_s1_burst_adapter_source0_startofpacket;                 // p1_die_s1_burst_adapter:source0_startofpacket -> p1_die_s1_agent:cp_startofpacket
	wire          p1_die_s1_burst_adapter_source0_endofpacket;                   // p1_die_s1_burst_adapter:source0_endofpacket -> p1_die_s1_agent:cp_endofpacket
	wire          p2_unit_s1_burst_adapter_source0_valid;                        // p2_unit_s1_burst_adapter:source0_valid -> p2_unit_s1_agent:cp_valid
	wire  [101:0] p2_unit_s1_burst_adapter_source0_data;                         // p2_unit_s1_burst_adapter:source0_data -> p2_unit_s1_agent:cp_data
	wire          p2_unit_s1_burst_adapter_source0_ready;                        // p2_unit_s1_agent:cp_ready -> p2_unit_s1_burst_adapter:source0_ready
	wire   [16:0] p2_unit_s1_burst_adapter_source0_channel;                      // p2_unit_s1_burst_adapter:source0_channel -> p2_unit_s1_agent:cp_channel
	wire          p2_unit_s1_burst_adapter_source0_startofpacket;                // p2_unit_s1_burst_adapter:source0_startofpacket -> p2_unit_s1_agent:cp_startofpacket
	wire          p2_unit_s1_burst_adapter_source0_endofpacket;                  // p2_unit_s1_burst_adapter:source0_endofpacket -> p2_unit_s1_agent:cp_endofpacket
	wire          fix_s1_burst_adapter_source0_valid;                            // fix_s1_burst_adapter:source0_valid -> fix_s1_agent:cp_valid
	wire  [101:0] fix_s1_burst_adapter_source0_data;                             // fix_s1_burst_adapter:source0_data -> fix_s1_agent:cp_data
	wire          fix_s1_burst_adapter_source0_ready;                            // fix_s1_agent:cp_ready -> fix_s1_burst_adapter:source0_ready
	wire   [16:0] fix_s1_burst_adapter_source0_channel;                          // fix_s1_burst_adapter:source0_channel -> fix_s1_agent:cp_channel
	wire          fix_s1_burst_adapter_source0_startofpacket;                    // fix_s1_burst_adapter:source0_startofpacket -> fix_s1_agent:cp_startofpacket
	wire          fix_s1_burst_adapter_source0_endofpacket;                      // fix_s1_burst_adapter:source0_endofpacket -> fix_s1_agent:cp_endofpacket
	wire          bomb_s1_burst_adapter_source0_valid;                           // bomb_s1_burst_adapter:source0_valid -> bomb_s1_agent:cp_valid
	wire  [101:0] bomb_s1_burst_adapter_source0_data;                            // bomb_s1_burst_adapter:source0_data -> bomb_s1_agent:cp_data
	wire          bomb_s1_burst_adapter_source0_ready;                           // bomb_s1_agent:cp_ready -> bomb_s1_burst_adapter:source0_ready
	wire   [16:0] bomb_s1_burst_adapter_source0_channel;                         // bomb_s1_burst_adapter:source0_channel -> bomb_s1_agent:cp_channel
	wire          bomb_s1_burst_adapter_source0_startofpacket;                   // bomb_s1_burst_adapter:source0_startofpacket -> bomb_s1_agent:cp_startofpacket
	wire          bomb_s1_burst_adapter_source0_endofpacket;                     // bomb_s1_burst_adapter:source0_endofpacket -> bomb_s1_agent:cp_endofpacket
	wire          firecenter_s1_burst_adapter_source0_valid;                     // firecenter_s1_burst_adapter:source0_valid -> firecenter_s1_agent:cp_valid
	wire  [101:0] firecenter_s1_burst_adapter_source0_data;                      // firecenter_s1_burst_adapter:source0_data -> firecenter_s1_agent:cp_data
	wire          firecenter_s1_burst_adapter_source0_ready;                     // firecenter_s1_agent:cp_ready -> firecenter_s1_burst_adapter:source0_ready
	wire   [16:0] firecenter_s1_burst_adapter_source0_channel;                   // firecenter_s1_burst_adapter:source0_channel -> firecenter_s1_agent:cp_channel
	wire          firecenter_s1_burst_adapter_source0_startofpacket;             // firecenter_s1_burst_adapter:source0_startofpacket -> firecenter_s1_agent:cp_startofpacket
	wire          firecenter_s1_burst_adapter_source0_endofpacket;               // firecenter_s1_burst_adapter:source0_endofpacket -> firecenter_s1_agent:cp_endofpacket
	wire          firehori_s1_burst_adapter_source0_valid;                       // firehori_s1_burst_adapter:source0_valid -> firehori_s1_agent:cp_valid
	wire  [101:0] firehori_s1_burst_adapter_source0_data;                        // firehori_s1_burst_adapter:source0_data -> firehori_s1_agent:cp_data
	wire          firehori_s1_burst_adapter_source0_ready;                       // firehori_s1_agent:cp_ready -> firehori_s1_burst_adapter:source0_ready
	wire   [16:0] firehori_s1_burst_adapter_source0_channel;                     // firehori_s1_burst_adapter:source0_channel -> firehori_s1_agent:cp_channel
	wire          firehori_s1_burst_adapter_source0_startofpacket;               // firehori_s1_burst_adapter:source0_startofpacket -> firehori_s1_agent:cp_startofpacket
	wire          firehori_s1_burst_adapter_source0_endofpacket;                 // firehori_s1_burst_adapter:source0_endofpacket -> firehori_s1_agent:cp_endofpacket
	wire          fireverti_s1_burst_adapter_source0_valid;                      // fireverti_s1_burst_adapter:source0_valid -> fireverti_s1_agent:cp_valid
	wire  [101:0] fireverti_s1_burst_adapter_source0_data;                       // fireverti_s1_burst_adapter:source0_data -> fireverti_s1_agent:cp_data
	wire          fireverti_s1_burst_adapter_source0_ready;                      // fireverti_s1_agent:cp_ready -> fireverti_s1_burst_adapter:source0_ready
	wire   [16:0] fireverti_s1_burst_adapter_source0_channel;                    // fireverti_s1_burst_adapter:source0_channel -> fireverti_s1_agent:cp_channel
	wire          fireverti_s1_burst_adapter_source0_startofpacket;              // fireverti_s1_burst_adapter:source0_startofpacket -> fireverti_s1_agent:cp_startofpacket
	wire          fireverti_s1_burst_adapter_source0_endofpacket;                // fireverti_s1_burst_adapter:source0_endofpacket -> fireverti_s1_agent:cp_endofpacket
	wire          p2_die_s1_burst_adapter_source0_valid;                         // p2_die_s1_burst_adapter:source0_valid -> p2_die_s1_agent:cp_valid
	wire  [101:0] p2_die_s1_burst_adapter_source0_data;                          // p2_die_s1_burst_adapter:source0_data -> p2_die_s1_agent:cp_data
	wire          p2_die_s1_burst_adapter_source0_ready;                         // p2_die_s1_agent:cp_ready -> p2_die_s1_burst_adapter:source0_ready
	wire   [16:0] p2_die_s1_burst_adapter_source0_channel;                       // p2_die_s1_burst_adapter:source0_channel -> p2_die_s1_agent:cp_channel
	wire          p2_die_s1_burst_adapter_source0_startofpacket;                 // p2_die_s1_burst_adapter:source0_startofpacket -> p2_die_s1_agent:cp_startofpacket
	wire          p2_die_s1_burst_adapter_source0_endofpacket;                   // p2_die_s1_burst_adapter:source0_endofpacket -> p2_die_s1_agent:cp_endofpacket
	wire          map_unit_s1_burst_adapter_source0_valid;                       // map_unit_s1_burst_adapter:source0_valid -> map_unit_s1_agent:cp_valid
	wire   [92:0] map_unit_s1_burst_adapter_source0_data;                        // map_unit_s1_burst_adapter:source0_data -> map_unit_s1_agent:cp_data
	wire          map_unit_s1_burst_adapter_source0_ready;                       // map_unit_s1_agent:cp_ready -> map_unit_s1_burst_adapter:source0_ready
	wire   [16:0] map_unit_s1_burst_adapter_source0_channel;                     // map_unit_s1_burst_adapter:source0_channel -> map_unit_s1_agent:cp_channel
	wire          map_unit_s1_burst_adapter_source0_startofpacket;               // map_unit_s1_burst_adapter:source0_startofpacket -> map_unit_s1_agent:cp_startofpacket
	wire          map_unit_s1_burst_adapter_source0_endofpacket;                 // map_unit_s1_burst_adapter:source0_endofpacket -> map_unit_s1_agent:cp_endofpacket
	wire          explode_sound_s1_burst_adapter_source0_valid;                  // explode_sound_s1_burst_adapter:source0_valid -> explode_sound_s1_agent:cp_valid
	wire  [101:0] explode_sound_s1_burst_adapter_source0_data;                   // explode_sound_s1_burst_adapter:source0_data -> explode_sound_s1_agent:cp_data
	wire          explode_sound_s1_burst_adapter_source0_ready;                  // explode_sound_s1_agent:cp_ready -> explode_sound_s1_burst_adapter:source0_ready
	wire   [16:0] explode_sound_s1_burst_adapter_source0_channel;                // explode_sound_s1_burst_adapter:source0_channel -> explode_sound_s1_agent:cp_channel
	wire          explode_sound_s1_burst_adapter_source0_startofpacket;          // explode_sound_s1_burst_adapter:source0_startofpacket -> explode_sound_s1_agent:cp_startofpacket
	wire          explode_sound_s1_burst_adapter_source0_endofpacket;            // explode_sound_s1_burst_adapter:source0_endofpacket -> explode_sound_s1_agent:cp_endofpacket
	wire          p1_win_s1_burst_adapter_source0_valid;                         // p1_win_s1_burst_adapter:source0_valid -> p1_win_s1_agent:cp_valid
	wire  [101:0] p1_win_s1_burst_adapter_source0_data;                          // p1_win_s1_burst_adapter:source0_data -> p1_win_s1_agent:cp_data
	wire          p1_win_s1_burst_adapter_source0_ready;                         // p1_win_s1_agent:cp_ready -> p1_win_s1_burst_adapter:source0_ready
	wire   [16:0] p1_win_s1_burst_adapter_source0_channel;                       // p1_win_s1_burst_adapter:source0_channel -> p1_win_s1_agent:cp_channel
	wire          p1_win_s1_burst_adapter_source0_startofpacket;                 // p1_win_s1_burst_adapter:source0_startofpacket -> p1_win_s1_agent:cp_startofpacket
	wire          p1_win_s1_burst_adapter_source0_endofpacket;                   // p1_win_s1_burst_adapter:source0_endofpacket -> p1_win_s1_agent:cp_endofpacket
	wire          p2_win_s1_burst_adapter_source0_valid;                         // p2_win_s1_burst_adapter:source0_valid -> p2_win_s1_agent:cp_valid
	wire  [101:0] p2_win_s1_burst_adapter_source0_data;                          // p2_win_s1_burst_adapter:source0_data -> p2_win_s1_agent:cp_data
	wire          p2_win_s1_burst_adapter_source0_ready;                         // p2_win_s1_agent:cp_ready -> p2_win_s1_burst_adapter:source0_ready
	wire   [16:0] p2_win_s1_burst_adapter_source0_channel;                       // p2_win_s1_burst_adapter:source0_channel -> p2_win_s1_agent:cp_channel
	wire          p2_win_s1_burst_adapter_source0_startofpacket;                 // p2_win_s1_burst_adapter:source0_startofpacket -> p2_win_s1_agent:cp_startofpacket
	wire          p2_win_s1_burst_adapter_source0_endofpacket;                   // p2_win_s1_burst_adapter:source0_endofpacket -> p2_win_s1_agent:cp_endofpacket
	wire          start_s1_burst_adapter_source0_valid;                          // start_s1_burst_adapter:source0_valid -> start_s1_agent:cp_valid
	wire  [101:0] start_s1_burst_adapter_source0_data;                           // start_s1_burst_adapter:source0_data -> start_s1_agent:cp_data
	wire          start_s1_burst_adapter_source0_ready;                          // start_s1_agent:cp_ready -> start_s1_burst_adapter:source0_ready
	wire   [16:0] start_s1_burst_adapter_source0_channel;                        // start_s1_burst_adapter:source0_channel -> start_s1_agent:cp_channel
	wire          start_s1_burst_adapter_source0_startofpacket;                  // start_s1_burst_adapter:source0_startofpacket -> start_s1_agent:cp_startofpacket
	wire          start_s1_burst_adapter_source0_endofpacket;                    // start_s1_burst_adapter:source0_endofpacket -> start_s1_agent:cp_endofpacket
	wire          jingle_sound_s1_burst_adapter_source0_valid;                   // jingle_sound_s1_burst_adapter:source0_valid -> jingle_sound_s1_agent:cp_valid
	wire  [101:0] jingle_sound_s1_burst_adapter_source0_data;                    // jingle_sound_s1_burst_adapter:source0_data -> jingle_sound_s1_agent:cp_data
	wire          jingle_sound_s1_burst_adapter_source0_ready;                   // jingle_sound_s1_agent:cp_ready -> jingle_sound_s1_burst_adapter:source0_ready
	wire   [16:0] jingle_sound_s1_burst_adapter_source0_channel;                 // jingle_sound_s1_burst_adapter:source0_channel -> jingle_sound_s1_agent:cp_channel
	wire          jingle_sound_s1_burst_adapter_source0_startofpacket;           // jingle_sound_s1_burst_adapter:source0_startofpacket -> jingle_sound_s1_agent:cp_startofpacket
	wire          jingle_sound_s1_burst_adapter_source0_endofpacket;             // jingle_sound_s1_burst_adapter:source0_endofpacket -> jingle_sound_s1_agent:cp_endofpacket
	wire          wall_s1_burst_adapter_source0_valid;                           // wall_s1_burst_adapter:source0_valid -> wall_s1_agent:cp_valid
	wire  [101:0] wall_s1_burst_adapter_source0_data;                            // wall_s1_burst_adapter:source0_data -> wall_s1_agent:cp_data
	wire          wall_s1_burst_adapter_source0_ready;                           // wall_s1_agent:cp_ready -> wall_s1_burst_adapter:source0_ready
	wire   [16:0] wall_s1_burst_adapter_source0_channel;                         // wall_s1_burst_adapter:source0_channel -> wall_s1_agent:cp_channel
	wire          wall_s1_burst_adapter_source0_startofpacket;                   // wall_s1_burst_adapter:source0_startofpacket -> wall_s1_agent:cp_startofpacket
	wire          wall_s1_burst_adapter_source0_endofpacket;                     // wall_s1_burst_adapter:source0_endofpacket -> wall_s1_agent:cp_endofpacket
	wire          cmd_demux_src0_valid;                                          // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [119:0] cmd_demux_src0_data;                                           // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                          // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire   [16:0] cmd_demux_src0_channel;                                        // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                  // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                    // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                          // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire  [119:0] cmd_demux_src1_data;                                           // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_src1_ready;                                          // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire   [16:0] cmd_demux_src1_channel;                                        // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_src1_startofpacket;                                  // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_src1_endofpacket;                                    // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_src2_valid;                                          // cmd_demux:src2_valid -> cmd_mux_002:sink0_valid
	wire  [119:0] cmd_demux_src2_data;                                           // cmd_demux:src2_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_src2_ready;                                          // cmd_mux_002:sink0_ready -> cmd_demux:src2_ready
	wire   [16:0] cmd_demux_src2_channel;                                        // cmd_demux:src2_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_src2_startofpacket;                                  // cmd_demux:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_src2_endofpacket;                                    // cmd_demux:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          cmd_demux_src3_valid;                                          // cmd_demux:src3_valid -> cmd_mux_003:sink0_valid
	wire  [119:0] cmd_demux_src3_data;                                           // cmd_demux:src3_data -> cmd_mux_003:sink0_data
	wire          cmd_demux_src3_ready;                                          // cmd_mux_003:sink0_ready -> cmd_demux:src3_ready
	wire   [16:0] cmd_demux_src3_channel;                                        // cmd_demux:src3_channel -> cmd_mux_003:sink0_channel
	wire          cmd_demux_src3_startofpacket;                                  // cmd_demux:src3_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          cmd_demux_src3_endofpacket;                                    // cmd_demux:src3_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          cmd_demux_src4_valid;                                          // cmd_demux:src4_valid -> cmd_mux_004:sink0_valid
	wire  [119:0] cmd_demux_src4_data;                                           // cmd_demux:src4_data -> cmd_mux_004:sink0_data
	wire          cmd_demux_src4_ready;                                          // cmd_mux_004:sink0_ready -> cmd_demux:src4_ready
	wire   [16:0] cmd_demux_src4_channel;                                        // cmd_demux:src4_channel -> cmd_mux_004:sink0_channel
	wire          cmd_demux_src4_startofpacket;                                  // cmd_demux:src4_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire          cmd_demux_src4_endofpacket;                                    // cmd_demux:src4_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire          cmd_demux_src5_valid;                                          // cmd_demux:src5_valid -> cmd_mux_005:sink0_valid
	wire  [119:0] cmd_demux_src5_data;                                           // cmd_demux:src5_data -> cmd_mux_005:sink0_data
	wire          cmd_demux_src5_ready;                                          // cmd_mux_005:sink0_ready -> cmd_demux:src5_ready
	wire   [16:0] cmd_demux_src5_channel;                                        // cmd_demux:src5_channel -> cmd_mux_005:sink0_channel
	wire          cmd_demux_src5_startofpacket;                                  // cmd_demux:src5_startofpacket -> cmd_mux_005:sink0_startofpacket
	wire          cmd_demux_src5_endofpacket;                                    // cmd_demux:src5_endofpacket -> cmd_mux_005:sink0_endofpacket
	wire          cmd_demux_src6_valid;                                          // cmd_demux:src6_valid -> cmd_mux_006:sink0_valid
	wire  [119:0] cmd_demux_src6_data;                                           // cmd_demux:src6_data -> cmd_mux_006:sink0_data
	wire          cmd_demux_src6_ready;                                          // cmd_mux_006:sink0_ready -> cmd_demux:src6_ready
	wire   [16:0] cmd_demux_src6_channel;                                        // cmd_demux:src6_channel -> cmd_mux_006:sink0_channel
	wire          cmd_demux_src6_startofpacket;                                  // cmd_demux:src6_startofpacket -> cmd_mux_006:sink0_startofpacket
	wire          cmd_demux_src6_endofpacket;                                    // cmd_demux:src6_endofpacket -> cmd_mux_006:sink0_endofpacket
	wire          cmd_demux_src7_valid;                                          // cmd_demux:src7_valid -> cmd_mux_007:sink0_valid
	wire  [119:0] cmd_demux_src7_data;                                           // cmd_demux:src7_data -> cmd_mux_007:sink0_data
	wire          cmd_demux_src7_ready;                                          // cmd_mux_007:sink0_ready -> cmd_demux:src7_ready
	wire   [16:0] cmd_demux_src7_channel;                                        // cmd_demux:src7_channel -> cmd_mux_007:sink0_channel
	wire          cmd_demux_src7_startofpacket;                                  // cmd_demux:src7_startofpacket -> cmd_mux_007:sink0_startofpacket
	wire          cmd_demux_src7_endofpacket;                                    // cmd_demux:src7_endofpacket -> cmd_mux_007:sink0_endofpacket
	wire          cmd_demux_src8_valid;                                          // cmd_demux:src8_valid -> cmd_mux_008:sink0_valid
	wire  [119:0] cmd_demux_src8_data;                                           // cmd_demux:src8_data -> cmd_mux_008:sink0_data
	wire          cmd_demux_src8_ready;                                          // cmd_mux_008:sink0_ready -> cmd_demux:src8_ready
	wire   [16:0] cmd_demux_src8_channel;                                        // cmd_demux:src8_channel -> cmd_mux_008:sink0_channel
	wire          cmd_demux_src8_startofpacket;                                  // cmd_demux:src8_startofpacket -> cmd_mux_008:sink0_startofpacket
	wire          cmd_demux_src8_endofpacket;                                    // cmd_demux:src8_endofpacket -> cmd_mux_008:sink0_endofpacket
	wire          cmd_demux_src9_valid;                                          // cmd_demux:src9_valid -> cmd_mux_009:sink0_valid
	wire  [119:0] cmd_demux_src9_data;                                           // cmd_demux:src9_data -> cmd_mux_009:sink0_data
	wire          cmd_demux_src9_ready;                                          // cmd_mux_009:sink0_ready -> cmd_demux:src9_ready
	wire   [16:0] cmd_demux_src9_channel;                                        // cmd_demux:src9_channel -> cmd_mux_009:sink0_channel
	wire          cmd_demux_src9_startofpacket;                                  // cmd_demux:src9_startofpacket -> cmd_mux_009:sink0_startofpacket
	wire          cmd_demux_src9_endofpacket;                                    // cmd_demux:src9_endofpacket -> cmd_mux_009:sink0_endofpacket
	wire          cmd_demux_src10_valid;                                         // cmd_demux:src10_valid -> cmd_mux_010:sink0_valid
	wire  [119:0] cmd_demux_src10_data;                                          // cmd_demux:src10_data -> cmd_mux_010:sink0_data
	wire          cmd_demux_src10_ready;                                         // cmd_mux_010:sink0_ready -> cmd_demux:src10_ready
	wire   [16:0] cmd_demux_src10_channel;                                       // cmd_demux:src10_channel -> cmd_mux_010:sink0_channel
	wire          cmd_demux_src10_startofpacket;                                 // cmd_demux:src10_startofpacket -> cmd_mux_010:sink0_startofpacket
	wire          cmd_demux_src10_endofpacket;                                   // cmd_demux:src10_endofpacket -> cmd_mux_010:sink0_endofpacket
	wire          cmd_demux_src11_valid;                                         // cmd_demux:src11_valid -> cmd_mux_011:sink0_valid
	wire  [119:0] cmd_demux_src11_data;                                          // cmd_demux:src11_data -> cmd_mux_011:sink0_data
	wire          cmd_demux_src11_ready;                                         // cmd_mux_011:sink0_ready -> cmd_demux:src11_ready
	wire   [16:0] cmd_demux_src11_channel;                                       // cmd_demux:src11_channel -> cmd_mux_011:sink0_channel
	wire          cmd_demux_src11_startofpacket;                                 // cmd_demux:src11_startofpacket -> cmd_mux_011:sink0_startofpacket
	wire          cmd_demux_src11_endofpacket;                                   // cmd_demux:src11_endofpacket -> cmd_mux_011:sink0_endofpacket
	wire          cmd_demux_src12_valid;                                         // cmd_demux:src12_valid -> cmd_mux_012:sink0_valid
	wire  [119:0] cmd_demux_src12_data;                                          // cmd_demux:src12_data -> cmd_mux_012:sink0_data
	wire          cmd_demux_src12_ready;                                         // cmd_mux_012:sink0_ready -> cmd_demux:src12_ready
	wire   [16:0] cmd_demux_src12_channel;                                       // cmd_demux:src12_channel -> cmd_mux_012:sink0_channel
	wire          cmd_demux_src12_startofpacket;                                 // cmd_demux:src12_startofpacket -> cmd_mux_012:sink0_startofpacket
	wire          cmd_demux_src12_endofpacket;                                   // cmd_demux:src12_endofpacket -> cmd_mux_012:sink0_endofpacket
	wire          cmd_demux_src13_valid;                                         // cmd_demux:src13_valid -> cmd_mux_013:sink0_valid
	wire  [119:0] cmd_demux_src13_data;                                          // cmd_demux:src13_data -> cmd_mux_013:sink0_data
	wire          cmd_demux_src13_ready;                                         // cmd_mux_013:sink0_ready -> cmd_demux:src13_ready
	wire   [16:0] cmd_demux_src13_channel;                                       // cmd_demux:src13_channel -> cmd_mux_013:sink0_channel
	wire          cmd_demux_src13_startofpacket;                                 // cmd_demux:src13_startofpacket -> cmd_mux_013:sink0_startofpacket
	wire          cmd_demux_src13_endofpacket;                                   // cmd_demux:src13_endofpacket -> cmd_mux_013:sink0_endofpacket
	wire          cmd_demux_src14_valid;                                         // cmd_demux:src14_valid -> cmd_mux_014:sink0_valid
	wire  [119:0] cmd_demux_src14_data;                                          // cmd_demux:src14_data -> cmd_mux_014:sink0_data
	wire          cmd_demux_src14_ready;                                         // cmd_mux_014:sink0_ready -> cmd_demux:src14_ready
	wire   [16:0] cmd_demux_src14_channel;                                       // cmd_demux:src14_channel -> cmd_mux_014:sink0_channel
	wire          cmd_demux_src14_startofpacket;                                 // cmd_demux:src14_startofpacket -> cmd_mux_014:sink0_startofpacket
	wire          cmd_demux_src14_endofpacket;                                   // cmd_demux:src14_endofpacket -> cmd_mux_014:sink0_endofpacket
	wire          cmd_demux_src15_valid;                                         // cmd_demux:src15_valid -> cmd_mux_015:sink0_valid
	wire  [119:0] cmd_demux_src15_data;                                          // cmd_demux:src15_data -> cmd_mux_015:sink0_data
	wire          cmd_demux_src15_ready;                                         // cmd_mux_015:sink0_ready -> cmd_demux:src15_ready
	wire   [16:0] cmd_demux_src15_channel;                                       // cmd_demux:src15_channel -> cmd_mux_015:sink0_channel
	wire          cmd_demux_src15_startofpacket;                                 // cmd_demux:src15_startofpacket -> cmd_mux_015:sink0_startofpacket
	wire          cmd_demux_src15_endofpacket;                                   // cmd_demux:src15_endofpacket -> cmd_mux_015:sink0_endofpacket
	wire          cmd_demux_src16_valid;                                         // cmd_demux:src16_valid -> cmd_mux_016:sink0_valid
	wire  [119:0] cmd_demux_src16_data;                                          // cmd_demux:src16_data -> cmd_mux_016:sink0_data
	wire          cmd_demux_src16_ready;                                         // cmd_mux_016:sink0_ready -> cmd_demux:src16_ready
	wire   [16:0] cmd_demux_src16_channel;                                       // cmd_demux:src16_channel -> cmd_mux_016:sink0_channel
	wire          cmd_demux_src16_startofpacket;                                 // cmd_demux:src16_startofpacket -> cmd_mux_016:sink0_startofpacket
	wire          cmd_demux_src16_endofpacket;                                   // cmd_demux:src16_endofpacket -> cmd_mux_016:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                      // cmd_demux_001:src0_valid -> cmd_mux:sink1_valid
	wire  [119:0] cmd_demux_001_src0_data;                                       // cmd_demux_001:src0_data -> cmd_mux:sink1_data
	wire          cmd_demux_001_src0_ready;                                      // cmd_mux:sink1_ready -> cmd_demux_001:src0_ready
	wire   [16:0] cmd_demux_001_src0_channel;                                    // cmd_demux_001:src0_channel -> cmd_mux:sink1_channel
	wire          cmd_demux_001_src0_startofpacket;                              // cmd_demux_001:src0_startofpacket -> cmd_mux:sink1_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                // cmd_demux_001:src0_endofpacket -> cmd_mux:sink1_endofpacket
	wire          cmd_demux_001_src1_valid;                                      // cmd_demux_001:src1_valid -> cmd_mux_001:sink1_valid
	wire  [119:0] cmd_demux_001_src1_data;                                       // cmd_demux_001:src1_data -> cmd_mux_001:sink1_data
	wire          cmd_demux_001_src1_ready;                                      // cmd_mux_001:sink1_ready -> cmd_demux_001:src1_ready
	wire   [16:0] cmd_demux_001_src1_channel;                                    // cmd_demux_001:src1_channel -> cmd_mux_001:sink1_channel
	wire          cmd_demux_001_src1_startofpacket;                              // cmd_demux_001:src1_startofpacket -> cmd_mux_001:sink1_startofpacket
	wire          cmd_demux_001_src1_endofpacket;                                // cmd_demux_001:src1_endofpacket -> cmd_mux_001:sink1_endofpacket
	wire          cmd_demux_001_src2_valid;                                      // cmd_demux_001:src2_valid -> cmd_mux_002:sink1_valid
	wire  [119:0] cmd_demux_001_src2_data;                                       // cmd_demux_001:src2_data -> cmd_mux_002:sink1_data
	wire          cmd_demux_001_src2_ready;                                      // cmd_mux_002:sink1_ready -> cmd_demux_001:src2_ready
	wire   [16:0] cmd_demux_001_src2_channel;                                    // cmd_demux_001:src2_channel -> cmd_mux_002:sink1_channel
	wire          cmd_demux_001_src2_startofpacket;                              // cmd_demux_001:src2_startofpacket -> cmd_mux_002:sink1_startofpacket
	wire          cmd_demux_001_src2_endofpacket;                                // cmd_demux_001:src2_endofpacket -> cmd_mux_002:sink1_endofpacket
	wire          cmd_demux_001_src3_valid;                                      // cmd_demux_001:src3_valid -> cmd_mux_003:sink1_valid
	wire  [119:0] cmd_demux_001_src3_data;                                       // cmd_demux_001:src3_data -> cmd_mux_003:sink1_data
	wire          cmd_demux_001_src3_ready;                                      // cmd_mux_003:sink1_ready -> cmd_demux_001:src3_ready
	wire   [16:0] cmd_demux_001_src3_channel;                                    // cmd_demux_001:src3_channel -> cmd_mux_003:sink1_channel
	wire          cmd_demux_001_src3_startofpacket;                              // cmd_demux_001:src3_startofpacket -> cmd_mux_003:sink1_startofpacket
	wire          cmd_demux_001_src3_endofpacket;                                // cmd_demux_001:src3_endofpacket -> cmd_mux_003:sink1_endofpacket
	wire          cmd_demux_001_src4_valid;                                      // cmd_demux_001:src4_valid -> cmd_mux_004:sink1_valid
	wire  [119:0] cmd_demux_001_src4_data;                                       // cmd_demux_001:src4_data -> cmd_mux_004:sink1_data
	wire          cmd_demux_001_src4_ready;                                      // cmd_mux_004:sink1_ready -> cmd_demux_001:src4_ready
	wire   [16:0] cmd_demux_001_src4_channel;                                    // cmd_demux_001:src4_channel -> cmd_mux_004:sink1_channel
	wire          cmd_demux_001_src4_startofpacket;                              // cmd_demux_001:src4_startofpacket -> cmd_mux_004:sink1_startofpacket
	wire          cmd_demux_001_src4_endofpacket;                                // cmd_demux_001:src4_endofpacket -> cmd_mux_004:sink1_endofpacket
	wire          cmd_demux_001_src5_valid;                                      // cmd_demux_001:src5_valid -> cmd_mux_005:sink1_valid
	wire  [119:0] cmd_demux_001_src5_data;                                       // cmd_demux_001:src5_data -> cmd_mux_005:sink1_data
	wire          cmd_demux_001_src5_ready;                                      // cmd_mux_005:sink1_ready -> cmd_demux_001:src5_ready
	wire   [16:0] cmd_demux_001_src5_channel;                                    // cmd_demux_001:src5_channel -> cmd_mux_005:sink1_channel
	wire          cmd_demux_001_src5_startofpacket;                              // cmd_demux_001:src5_startofpacket -> cmd_mux_005:sink1_startofpacket
	wire          cmd_demux_001_src5_endofpacket;                                // cmd_demux_001:src5_endofpacket -> cmd_mux_005:sink1_endofpacket
	wire          cmd_demux_001_src6_valid;                                      // cmd_demux_001:src6_valid -> cmd_mux_006:sink1_valid
	wire  [119:0] cmd_demux_001_src6_data;                                       // cmd_demux_001:src6_data -> cmd_mux_006:sink1_data
	wire          cmd_demux_001_src6_ready;                                      // cmd_mux_006:sink1_ready -> cmd_demux_001:src6_ready
	wire   [16:0] cmd_demux_001_src6_channel;                                    // cmd_demux_001:src6_channel -> cmd_mux_006:sink1_channel
	wire          cmd_demux_001_src6_startofpacket;                              // cmd_demux_001:src6_startofpacket -> cmd_mux_006:sink1_startofpacket
	wire          cmd_demux_001_src6_endofpacket;                                // cmd_demux_001:src6_endofpacket -> cmd_mux_006:sink1_endofpacket
	wire          cmd_demux_001_src7_valid;                                      // cmd_demux_001:src7_valid -> cmd_mux_007:sink1_valid
	wire  [119:0] cmd_demux_001_src7_data;                                       // cmd_demux_001:src7_data -> cmd_mux_007:sink1_data
	wire          cmd_demux_001_src7_ready;                                      // cmd_mux_007:sink1_ready -> cmd_demux_001:src7_ready
	wire   [16:0] cmd_demux_001_src7_channel;                                    // cmd_demux_001:src7_channel -> cmd_mux_007:sink1_channel
	wire          cmd_demux_001_src7_startofpacket;                              // cmd_demux_001:src7_startofpacket -> cmd_mux_007:sink1_startofpacket
	wire          cmd_demux_001_src7_endofpacket;                                // cmd_demux_001:src7_endofpacket -> cmd_mux_007:sink1_endofpacket
	wire          cmd_demux_001_src8_valid;                                      // cmd_demux_001:src8_valid -> cmd_mux_008:sink1_valid
	wire  [119:0] cmd_demux_001_src8_data;                                       // cmd_demux_001:src8_data -> cmd_mux_008:sink1_data
	wire          cmd_demux_001_src8_ready;                                      // cmd_mux_008:sink1_ready -> cmd_demux_001:src8_ready
	wire   [16:0] cmd_demux_001_src8_channel;                                    // cmd_demux_001:src8_channel -> cmd_mux_008:sink1_channel
	wire          cmd_demux_001_src8_startofpacket;                              // cmd_demux_001:src8_startofpacket -> cmd_mux_008:sink1_startofpacket
	wire          cmd_demux_001_src8_endofpacket;                                // cmd_demux_001:src8_endofpacket -> cmd_mux_008:sink1_endofpacket
	wire          cmd_demux_001_src9_valid;                                      // cmd_demux_001:src9_valid -> cmd_mux_009:sink1_valid
	wire  [119:0] cmd_demux_001_src9_data;                                       // cmd_demux_001:src9_data -> cmd_mux_009:sink1_data
	wire          cmd_demux_001_src9_ready;                                      // cmd_mux_009:sink1_ready -> cmd_demux_001:src9_ready
	wire   [16:0] cmd_demux_001_src9_channel;                                    // cmd_demux_001:src9_channel -> cmd_mux_009:sink1_channel
	wire          cmd_demux_001_src9_startofpacket;                              // cmd_demux_001:src9_startofpacket -> cmd_mux_009:sink1_startofpacket
	wire          cmd_demux_001_src9_endofpacket;                                // cmd_demux_001:src9_endofpacket -> cmd_mux_009:sink1_endofpacket
	wire          cmd_demux_001_src10_valid;                                     // cmd_demux_001:src10_valid -> cmd_mux_010:sink1_valid
	wire  [119:0] cmd_demux_001_src10_data;                                      // cmd_demux_001:src10_data -> cmd_mux_010:sink1_data
	wire          cmd_demux_001_src10_ready;                                     // cmd_mux_010:sink1_ready -> cmd_demux_001:src10_ready
	wire   [16:0] cmd_demux_001_src10_channel;                                   // cmd_demux_001:src10_channel -> cmd_mux_010:sink1_channel
	wire          cmd_demux_001_src10_startofpacket;                             // cmd_demux_001:src10_startofpacket -> cmd_mux_010:sink1_startofpacket
	wire          cmd_demux_001_src10_endofpacket;                               // cmd_demux_001:src10_endofpacket -> cmd_mux_010:sink1_endofpacket
	wire          cmd_demux_001_src11_valid;                                     // cmd_demux_001:src11_valid -> cmd_mux_011:sink1_valid
	wire  [119:0] cmd_demux_001_src11_data;                                      // cmd_demux_001:src11_data -> cmd_mux_011:sink1_data
	wire          cmd_demux_001_src11_ready;                                     // cmd_mux_011:sink1_ready -> cmd_demux_001:src11_ready
	wire   [16:0] cmd_demux_001_src11_channel;                                   // cmd_demux_001:src11_channel -> cmd_mux_011:sink1_channel
	wire          cmd_demux_001_src11_startofpacket;                             // cmd_demux_001:src11_startofpacket -> cmd_mux_011:sink1_startofpacket
	wire          cmd_demux_001_src11_endofpacket;                               // cmd_demux_001:src11_endofpacket -> cmd_mux_011:sink1_endofpacket
	wire          cmd_demux_001_src12_valid;                                     // cmd_demux_001:src12_valid -> cmd_mux_012:sink1_valid
	wire  [119:0] cmd_demux_001_src12_data;                                      // cmd_demux_001:src12_data -> cmd_mux_012:sink1_data
	wire          cmd_demux_001_src12_ready;                                     // cmd_mux_012:sink1_ready -> cmd_demux_001:src12_ready
	wire   [16:0] cmd_demux_001_src12_channel;                                   // cmd_demux_001:src12_channel -> cmd_mux_012:sink1_channel
	wire          cmd_demux_001_src12_startofpacket;                             // cmd_demux_001:src12_startofpacket -> cmd_mux_012:sink1_startofpacket
	wire          cmd_demux_001_src12_endofpacket;                               // cmd_demux_001:src12_endofpacket -> cmd_mux_012:sink1_endofpacket
	wire          cmd_demux_001_src13_valid;                                     // cmd_demux_001:src13_valid -> cmd_mux_013:sink1_valid
	wire  [119:0] cmd_demux_001_src13_data;                                      // cmd_demux_001:src13_data -> cmd_mux_013:sink1_data
	wire          cmd_demux_001_src13_ready;                                     // cmd_mux_013:sink1_ready -> cmd_demux_001:src13_ready
	wire   [16:0] cmd_demux_001_src13_channel;                                   // cmd_demux_001:src13_channel -> cmd_mux_013:sink1_channel
	wire          cmd_demux_001_src13_startofpacket;                             // cmd_demux_001:src13_startofpacket -> cmd_mux_013:sink1_startofpacket
	wire          cmd_demux_001_src13_endofpacket;                               // cmd_demux_001:src13_endofpacket -> cmd_mux_013:sink1_endofpacket
	wire          cmd_demux_001_src14_valid;                                     // cmd_demux_001:src14_valid -> cmd_mux_014:sink1_valid
	wire  [119:0] cmd_demux_001_src14_data;                                      // cmd_demux_001:src14_data -> cmd_mux_014:sink1_data
	wire          cmd_demux_001_src14_ready;                                     // cmd_mux_014:sink1_ready -> cmd_demux_001:src14_ready
	wire   [16:0] cmd_demux_001_src14_channel;                                   // cmd_demux_001:src14_channel -> cmd_mux_014:sink1_channel
	wire          cmd_demux_001_src14_startofpacket;                             // cmd_demux_001:src14_startofpacket -> cmd_mux_014:sink1_startofpacket
	wire          cmd_demux_001_src14_endofpacket;                               // cmd_demux_001:src14_endofpacket -> cmd_mux_014:sink1_endofpacket
	wire          cmd_demux_001_src15_valid;                                     // cmd_demux_001:src15_valid -> cmd_mux_015:sink1_valid
	wire  [119:0] cmd_demux_001_src15_data;                                      // cmd_demux_001:src15_data -> cmd_mux_015:sink1_data
	wire          cmd_demux_001_src15_ready;                                     // cmd_mux_015:sink1_ready -> cmd_demux_001:src15_ready
	wire   [16:0] cmd_demux_001_src15_channel;                                   // cmd_demux_001:src15_channel -> cmd_mux_015:sink1_channel
	wire          cmd_demux_001_src15_startofpacket;                             // cmd_demux_001:src15_startofpacket -> cmd_mux_015:sink1_startofpacket
	wire          cmd_demux_001_src15_endofpacket;                               // cmd_demux_001:src15_endofpacket -> cmd_mux_015:sink1_endofpacket
	wire          cmd_demux_001_src16_valid;                                     // cmd_demux_001:src16_valid -> cmd_mux_016:sink1_valid
	wire  [119:0] cmd_demux_001_src16_data;                                      // cmd_demux_001:src16_data -> cmd_mux_016:sink1_data
	wire          cmd_demux_001_src16_ready;                                     // cmd_mux_016:sink1_ready -> cmd_demux_001:src16_ready
	wire   [16:0] cmd_demux_001_src16_channel;                                   // cmd_demux_001:src16_channel -> cmd_mux_016:sink1_channel
	wire          cmd_demux_001_src16_startofpacket;                             // cmd_demux_001:src16_startofpacket -> cmd_mux_016:sink1_startofpacket
	wire          cmd_demux_001_src16_endofpacket;                               // cmd_demux_001:src16_endofpacket -> cmd_mux_016:sink1_endofpacket
	wire          rsp_demux_src0_valid;                                          // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [119:0] rsp_demux_src0_data;                                           // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                          // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire   [16:0] rsp_demux_src0_channel;                                        // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                  // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                    // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_src1_valid;                                          // rsp_demux:src1_valid -> rsp_mux_001:sink0_valid
	wire  [119:0] rsp_demux_src1_data;                                           // rsp_demux:src1_data -> rsp_mux_001:sink0_data
	wire          rsp_demux_src1_ready;                                          // rsp_mux_001:sink0_ready -> rsp_demux:src1_ready
	wire   [16:0] rsp_demux_src1_channel;                                        // rsp_demux:src1_channel -> rsp_mux_001:sink0_channel
	wire          rsp_demux_src1_startofpacket;                                  // rsp_demux:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          rsp_demux_src1_endofpacket;                                    // rsp_demux:src1_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                      // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire  [119:0] rsp_demux_001_src0_data;                                       // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire          rsp_demux_001_src0_ready;                                      // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire   [16:0] rsp_demux_001_src0_channel;                                    // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                              // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire          rsp_demux_001_src1_valid;                                      // rsp_demux_001:src1_valid -> rsp_mux_001:sink1_valid
	wire  [119:0] rsp_demux_001_src1_data;                                       // rsp_demux_001:src1_data -> rsp_mux_001:sink1_data
	wire          rsp_demux_001_src1_ready;                                      // rsp_mux_001:sink1_ready -> rsp_demux_001:src1_ready
	wire   [16:0] rsp_demux_001_src1_channel;                                    // rsp_demux_001:src1_channel -> rsp_mux_001:sink1_channel
	wire          rsp_demux_001_src1_startofpacket;                              // rsp_demux_001:src1_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire          rsp_demux_001_src1_endofpacket;                                // rsp_demux_001:src1_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire          rsp_demux_002_src0_valid;                                      // rsp_demux_002:src0_valid -> rsp_mux:sink2_valid
	wire  [119:0] rsp_demux_002_src0_data;                                       // rsp_demux_002:src0_data -> rsp_mux:sink2_data
	wire          rsp_demux_002_src0_ready;                                      // rsp_mux:sink2_ready -> rsp_demux_002:src0_ready
	wire   [16:0] rsp_demux_002_src0_channel;                                    // rsp_demux_002:src0_channel -> rsp_mux:sink2_channel
	wire          rsp_demux_002_src0_startofpacket;                              // rsp_demux_002:src0_startofpacket -> rsp_mux:sink2_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                // rsp_demux_002:src0_endofpacket -> rsp_mux:sink2_endofpacket
	wire          rsp_demux_002_src1_valid;                                      // rsp_demux_002:src1_valid -> rsp_mux_001:sink2_valid
	wire  [119:0] rsp_demux_002_src1_data;                                       // rsp_demux_002:src1_data -> rsp_mux_001:sink2_data
	wire          rsp_demux_002_src1_ready;                                      // rsp_mux_001:sink2_ready -> rsp_demux_002:src1_ready
	wire   [16:0] rsp_demux_002_src1_channel;                                    // rsp_demux_002:src1_channel -> rsp_mux_001:sink2_channel
	wire          rsp_demux_002_src1_startofpacket;                              // rsp_demux_002:src1_startofpacket -> rsp_mux_001:sink2_startofpacket
	wire          rsp_demux_002_src1_endofpacket;                                // rsp_demux_002:src1_endofpacket -> rsp_mux_001:sink2_endofpacket
	wire          rsp_demux_003_src0_valid;                                      // rsp_demux_003:src0_valid -> rsp_mux:sink3_valid
	wire  [119:0] rsp_demux_003_src0_data;                                       // rsp_demux_003:src0_data -> rsp_mux:sink3_data
	wire          rsp_demux_003_src0_ready;                                      // rsp_mux:sink3_ready -> rsp_demux_003:src0_ready
	wire   [16:0] rsp_demux_003_src0_channel;                                    // rsp_demux_003:src0_channel -> rsp_mux:sink3_channel
	wire          rsp_demux_003_src0_startofpacket;                              // rsp_demux_003:src0_startofpacket -> rsp_mux:sink3_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                                // rsp_demux_003:src0_endofpacket -> rsp_mux:sink3_endofpacket
	wire          rsp_demux_003_src1_valid;                                      // rsp_demux_003:src1_valid -> rsp_mux_001:sink3_valid
	wire  [119:0] rsp_demux_003_src1_data;                                       // rsp_demux_003:src1_data -> rsp_mux_001:sink3_data
	wire          rsp_demux_003_src1_ready;                                      // rsp_mux_001:sink3_ready -> rsp_demux_003:src1_ready
	wire   [16:0] rsp_demux_003_src1_channel;                                    // rsp_demux_003:src1_channel -> rsp_mux_001:sink3_channel
	wire          rsp_demux_003_src1_startofpacket;                              // rsp_demux_003:src1_startofpacket -> rsp_mux_001:sink3_startofpacket
	wire          rsp_demux_003_src1_endofpacket;                                // rsp_demux_003:src1_endofpacket -> rsp_mux_001:sink3_endofpacket
	wire          rsp_demux_004_src0_valid;                                      // rsp_demux_004:src0_valid -> rsp_mux:sink4_valid
	wire  [119:0] rsp_demux_004_src0_data;                                       // rsp_demux_004:src0_data -> rsp_mux:sink4_data
	wire          rsp_demux_004_src0_ready;                                      // rsp_mux:sink4_ready -> rsp_demux_004:src0_ready
	wire   [16:0] rsp_demux_004_src0_channel;                                    // rsp_demux_004:src0_channel -> rsp_mux:sink4_channel
	wire          rsp_demux_004_src0_startofpacket;                              // rsp_demux_004:src0_startofpacket -> rsp_mux:sink4_startofpacket
	wire          rsp_demux_004_src0_endofpacket;                                // rsp_demux_004:src0_endofpacket -> rsp_mux:sink4_endofpacket
	wire          rsp_demux_004_src1_valid;                                      // rsp_demux_004:src1_valid -> rsp_mux_001:sink4_valid
	wire  [119:0] rsp_demux_004_src1_data;                                       // rsp_demux_004:src1_data -> rsp_mux_001:sink4_data
	wire          rsp_demux_004_src1_ready;                                      // rsp_mux_001:sink4_ready -> rsp_demux_004:src1_ready
	wire   [16:0] rsp_demux_004_src1_channel;                                    // rsp_demux_004:src1_channel -> rsp_mux_001:sink4_channel
	wire          rsp_demux_004_src1_startofpacket;                              // rsp_demux_004:src1_startofpacket -> rsp_mux_001:sink4_startofpacket
	wire          rsp_demux_004_src1_endofpacket;                                // rsp_demux_004:src1_endofpacket -> rsp_mux_001:sink4_endofpacket
	wire          rsp_demux_005_src0_valid;                                      // rsp_demux_005:src0_valid -> rsp_mux:sink5_valid
	wire  [119:0] rsp_demux_005_src0_data;                                       // rsp_demux_005:src0_data -> rsp_mux:sink5_data
	wire          rsp_demux_005_src0_ready;                                      // rsp_mux:sink5_ready -> rsp_demux_005:src0_ready
	wire   [16:0] rsp_demux_005_src0_channel;                                    // rsp_demux_005:src0_channel -> rsp_mux:sink5_channel
	wire          rsp_demux_005_src0_startofpacket;                              // rsp_demux_005:src0_startofpacket -> rsp_mux:sink5_startofpacket
	wire          rsp_demux_005_src0_endofpacket;                                // rsp_demux_005:src0_endofpacket -> rsp_mux:sink5_endofpacket
	wire          rsp_demux_005_src1_valid;                                      // rsp_demux_005:src1_valid -> rsp_mux_001:sink5_valid
	wire  [119:0] rsp_demux_005_src1_data;                                       // rsp_demux_005:src1_data -> rsp_mux_001:sink5_data
	wire          rsp_demux_005_src1_ready;                                      // rsp_mux_001:sink5_ready -> rsp_demux_005:src1_ready
	wire   [16:0] rsp_demux_005_src1_channel;                                    // rsp_demux_005:src1_channel -> rsp_mux_001:sink5_channel
	wire          rsp_demux_005_src1_startofpacket;                              // rsp_demux_005:src1_startofpacket -> rsp_mux_001:sink5_startofpacket
	wire          rsp_demux_005_src1_endofpacket;                                // rsp_demux_005:src1_endofpacket -> rsp_mux_001:sink5_endofpacket
	wire          rsp_demux_006_src0_valid;                                      // rsp_demux_006:src0_valid -> rsp_mux:sink6_valid
	wire  [119:0] rsp_demux_006_src0_data;                                       // rsp_demux_006:src0_data -> rsp_mux:sink6_data
	wire          rsp_demux_006_src0_ready;                                      // rsp_mux:sink6_ready -> rsp_demux_006:src0_ready
	wire   [16:0] rsp_demux_006_src0_channel;                                    // rsp_demux_006:src0_channel -> rsp_mux:sink6_channel
	wire          rsp_demux_006_src0_startofpacket;                              // rsp_demux_006:src0_startofpacket -> rsp_mux:sink6_startofpacket
	wire          rsp_demux_006_src0_endofpacket;                                // rsp_demux_006:src0_endofpacket -> rsp_mux:sink6_endofpacket
	wire          rsp_demux_006_src1_valid;                                      // rsp_demux_006:src1_valid -> rsp_mux_001:sink6_valid
	wire  [119:0] rsp_demux_006_src1_data;                                       // rsp_demux_006:src1_data -> rsp_mux_001:sink6_data
	wire          rsp_demux_006_src1_ready;                                      // rsp_mux_001:sink6_ready -> rsp_demux_006:src1_ready
	wire   [16:0] rsp_demux_006_src1_channel;                                    // rsp_demux_006:src1_channel -> rsp_mux_001:sink6_channel
	wire          rsp_demux_006_src1_startofpacket;                              // rsp_demux_006:src1_startofpacket -> rsp_mux_001:sink6_startofpacket
	wire          rsp_demux_006_src1_endofpacket;                                // rsp_demux_006:src1_endofpacket -> rsp_mux_001:sink6_endofpacket
	wire          rsp_demux_007_src0_valid;                                      // rsp_demux_007:src0_valid -> rsp_mux:sink7_valid
	wire  [119:0] rsp_demux_007_src0_data;                                       // rsp_demux_007:src0_data -> rsp_mux:sink7_data
	wire          rsp_demux_007_src0_ready;                                      // rsp_mux:sink7_ready -> rsp_demux_007:src0_ready
	wire   [16:0] rsp_demux_007_src0_channel;                                    // rsp_demux_007:src0_channel -> rsp_mux:sink7_channel
	wire          rsp_demux_007_src0_startofpacket;                              // rsp_demux_007:src0_startofpacket -> rsp_mux:sink7_startofpacket
	wire          rsp_demux_007_src0_endofpacket;                                // rsp_demux_007:src0_endofpacket -> rsp_mux:sink7_endofpacket
	wire          rsp_demux_007_src1_valid;                                      // rsp_demux_007:src1_valid -> rsp_mux_001:sink7_valid
	wire  [119:0] rsp_demux_007_src1_data;                                       // rsp_demux_007:src1_data -> rsp_mux_001:sink7_data
	wire          rsp_demux_007_src1_ready;                                      // rsp_mux_001:sink7_ready -> rsp_demux_007:src1_ready
	wire   [16:0] rsp_demux_007_src1_channel;                                    // rsp_demux_007:src1_channel -> rsp_mux_001:sink7_channel
	wire          rsp_demux_007_src1_startofpacket;                              // rsp_demux_007:src1_startofpacket -> rsp_mux_001:sink7_startofpacket
	wire          rsp_demux_007_src1_endofpacket;                                // rsp_demux_007:src1_endofpacket -> rsp_mux_001:sink7_endofpacket
	wire          rsp_demux_008_src0_valid;                                      // rsp_demux_008:src0_valid -> rsp_mux:sink8_valid
	wire  [119:0] rsp_demux_008_src0_data;                                       // rsp_demux_008:src0_data -> rsp_mux:sink8_data
	wire          rsp_demux_008_src0_ready;                                      // rsp_mux:sink8_ready -> rsp_demux_008:src0_ready
	wire   [16:0] rsp_demux_008_src0_channel;                                    // rsp_demux_008:src0_channel -> rsp_mux:sink8_channel
	wire          rsp_demux_008_src0_startofpacket;                              // rsp_demux_008:src0_startofpacket -> rsp_mux:sink8_startofpacket
	wire          rsp_demux_008_src0_endofpacket;                                // rsp_demux_008:src0_endofpacket -> rsp_mux:sink8_endofpacket
	wire          rsp_demux_008_src1_valid;                                      // rsp_demux_008:src1_valid -> rsp_mux_001:sink8_valid
	wire  [119:0] rsp_demux_008_src1_data;                                       // rsp_demux_008:src1_data -> rsp_mux_001:sink8_data
	wire          rsp_demux_008_src1_ready;                                      // rsp_mux_001:sink8_ready -> rsp_demux_008:src1_ready
	wire   [16:0] rsp_demux_008_src1_channel;                                    // rsp_demux_008:src1_channel -> rsp_mux_001:sink8_channel
	wire          rsp_demux_008_src1_startofpacket;                              // rsp_demux_008:src1_startofpacket -> rsp_mux_001:sink8_startofpacket
	wire          rsp_demux_008_src1_endofpacket;                                // rsp_demux_008:src1_endofpacket -> rsp_mux_001:sink8_endofpacket
	wire          rsp_demux_009_src0_valid;                                      // rsp_demux_009:src0_valid -> rsp_mux:sink9_valid
	wire  [119:0] rsp_demux_009_src0_data;                                       // rsp_demux_009:src0_data -> rsp_mux:sink9_data
	wire          rsp_demux_009_src0_ready;                                      // rsp_mux:sink9_ready -> rsp_demux_009:src0_ready
	wire   [16:0] rsp_demux_009_src0_channel;                                    // rsp_demux_009:src0_channel -> rsp_mux:sink9_channel
	wire          rsp_demux_009_src0_startofpacket;                              // rsp_demux_009:src0_startofpacket -> rsp_mux:sink9_startofpacket
	wire          rsp_demux_009_src0_endofpacket;                                // rsp_demux_009:src0_endofpacket -> rsp_mux:sink9_endofpacket
	wire          rsp_demux_009_src1_valid;                                      // rsp_demux_009:src1_valid -> rsp_mux_001:sink9_valid
	wire  [119:0] rsp_demux_009_src1_data;                                       // rsp_demux_009:src1_data -> rsp_mux_001:sink9_data
	wire          rsp_demux_009_src1_ready;                                      // rsp_mux_001:sink9_ready -> rsp_demux_009:src1_ready
	wire   [16:0] rsp_demux_009_src1_channel;                                    // rsp_demux_009:src1_channel -> rsp_mux_001:sink9_channel
	wire          rsp_demux_009_src1_startofpacket;                              // rsp_demux_009:src1_startofpacket -> rsp_mux_001:sink9_startofpacket
	wire          rsp_demux_009_src1_endofpacket;                                // rsp_demux_009:src1_endofpacket -> rsp_mux_001:sink9_endofpacket
	wire          rsp_demux_010_src0_valid;                                      // rsp_demux_010:src0_valid -> rsp_mux:sink10_valid
	wire  [119:0] rsp_demux_010_src0_data;                                       // rsp_demux_010:src0_data -> rsp_mux:sink10_data
	wire          rsp_demux_010_src0_ready;                                      // rsp_mux:sink10_ready -> rsp_demux_010:src0_ready
	wire   [16:0] rsp_demux_010_src0_channel;                                    // rsp_demux_010:src0_channel -> rsp_mux:sink10_channel
	wire          rsp_demux_010_src0_startofpacket;                              // rsp_demux_010:src0_startofpacket -> rsp_mux:sink10_startofpacket
	wire          rsp_demux_010_src0_endofpacket;                                // rsp_demux_010:src0_endofpacket -> rsp_mux:sink10_endofpacket
	wire          rsp_demux_010_src1_valid;                                      // rsp_demux_010:src1_valid -> rsp_mux_001:sink10_valid
	wire  [119:0] rsp_demux_010_src1_data;                                       // rsp_demux_010:src1_data -> rsp_mux_001:sink10_data
	wire          rsp_demux_010_src1_ready;                                      // rsp_mux_001:sink10_ready -> rsp_demux_010:src1_ready
	wire   [16:0] rsp_demux_010_src1_channel;                                    // rsp_demux_010:src1_channel -> rsp_mux_001:sink10_channel
	wire          rsp_demux_010_src1_startofpacket;                              // rsp_demux_010:src1_startofpacket -> rsp_mux_001:sink10_startofpacket
	wire          rsp_demux_010_src1_endofpacket;                                // rsp_demux_010:src1_endofpacket -> rsp_mux_001:sink10_endofpacket
	wire          rsp_demux_011_src0_valid;                                      // rsp_demux_011:src0_valid -> rsp_mux:sink11_valid
	wire  [119:0] rsp_demux_011_src0_data;                                       // rsp_demux_011:src0_data -> rsp_mux:sink11_data
	wire          rsp_demux_011_src0_ready;                                      // rsp_mux:sink11_ready -> rsp_demux_011:src0_ready
	wire   [16:0] rsp_demux_011_src0_channel;                                    // rsp_demux_011:src0_channel -> rsp_mux:sink11_channel
	wire          rsp_demux_011_src0_startofpacket;                              // rsp_demux_011:src0_startofpacket -> rsp_mux:sink11_startofpacket
	wire          rsp_demux_011_src0_endofpacket;                                // rsp_demux_011:src0_endofpacket -> rsp_mux:sink11_endofpacket
	wire          rsp_demux_011_src1_valid;                                      // rsp_demux_011:src1_valid -> rsp_mux_001:sink11_valid
	wire  [119:0] rsp_demux_011_src1_data;                                       // rsp_demux_011:src1_data -> rsp_mux_001:sink11_data
	wire          rsp_demux_011_src1_ready;                                      // rsp_mux_001:sink11_ready -> rsp_demux_011:src1_ready
	wire   [16:0] rsp_demux_011_src1_channel;                                    // rsp_demux_011:src1_channel -> rsp_mux_001:sink11_channel
	wire          rsp_demux_011_src1_startofpacket;                              // rsp_demux_011:src1_startofpacket -> rsp_mux_001:sink11_startofpacket
	wire          rsp_demux_011_src1_endofpacket;                                // rsp_demux_011:src1_endofpacket -> rsp_mux_001:sink11_endofpacket
	wire          rsp_demux_012_src0_valid;                                      // rsp_demux_012:src0_valid -> rsp_mux:sink12_valid
	wire  [119:0] rsp_demux_012_src0_data;                                       // rsp_demux_012:src0_data -> rsp_mux:sink12_data
	wire          rsp_demux_012_src0_ready;                                      // rsp_mux:sink12_ready -> rsp_demux_012:src0_ready
	wire   [16:0] rsp_demux_012_src0_channel;                                    // rsp_demux_012:src0_channel -> rsp_mux:sink12_channel
	wire          rsp_demux_012_src0_startofpacket;                              // rsp_demux_012:src0_startofpacket -> rsp_mux:sink12_startofpacket
	wire          rsp_demux_012_src0_endofpacket;                                // rsp_demux_012:src0_endofpacket -> rsp_mux:sink12_endofpacket
	wire          rsp_demux_012_src1_valid;                                      // rsp_demux_012:src1_valid -> rsp_mux_001:sink12_valid
	wire  [119:0] rsp_demux_012_src1_data;                                       // rsp_demux_012:src1_data -> rsp_mux_001:sink12_data
	wire          rsp_demux_012_src1_ready;                                      // rsp_mux_001:sink12_ready -> rsp_demux_012:src1_ready
	wire   [16:0] rsp_demux_012_src1_channel;                                    // rsp_demux_012:src1_channel -> rsp_mux_001:sink12_channel
	wire          rsp_demux_012_src1_startofpacket;                              // rsp_demux_012:src1_startofpacket -> rsp_mux_001:sink12_startofpacket
	wire          rsp_demux_012_src1_endofpacket;                                // rsp_demux_012:src1_endofpacket -> rsp_mux_001:sink12_endofpacket
	wire          rsp_demux_013_src0_valid;                                      // rsp_demux_013:src0_valid -> rsp_mux:sink13_valid
	wire  [119:0] rsp_demux_013_src0_data;                                       // rsp_demux_013:src0_data -> rsp_mux:sink13_data
	wire          rsp_demux_013_src0_ready;                                      // rsp_mux:sink13_ready -> rsp_demux_013:src0_ready
	wire   [16:0] rsp_demux_013_src0_channel;                                    // rsp_demux_013:src0_channel -> rsp_mux:sink13_channel
	wire          rsp_demux_013_src0_startofpacket;                              // rsp_demux_013:src0_startofpacket -> rsp_mux:sink13_startofpacket
	wire          rsp_demux_013_src0_endofpacket;                                // rsp_demux_013:src0_endofpacket -> rsp_mux:sink13_endofpacket
	wire          rsp_demux_013_src1_valid;                                      // rsp_demux_013:src1_valid -> rsp_mux_001:sink13_valid
	wire  [119:0] rsp_demux_013_src1_data;                                       // rsp_demux_013:src1_data -> rsp_mux_001:sink13_data
	wire          rsp_demux_013_src1_ready;                                      // rsp_mux_001:sink13_ready -> rsp_demux_013:src1_ready
	wire   [16:0] rsp_demux_013_src1_channel;                                    // rsp_demux_013:src1_channel -> rsp_mux_001:sink13_channel
	wire          rsp_demux_013_src1_startofpacket;                              // rsp_demux_013:src1_startofpacket -> rsp_mux_001:sink13_startofpacket
	wire          rsp_demux_013_src1_endofpacket;                                // rsp_demux_013:src1_endofpacket -> rsp_mux_001:sink13_endofpacket
	wire          rsp_demux_014_src0_valid;                                      // rsp_demux_014:src0_valid -> rsp_mux:sink14_valid
	wire  [119:0] rsp_demux_014_src0_data;                                       // rsp_demux_014:src0_data -> rsp_mux:sink14_data
	wire          rsp_demux_014_src0_ready;                                      // rsp_mux:sink14_ready -> rsp_demux_014:src0_ready
	wire   [16:0] rsp_demux_014_src0_channel;                                    // rsp_demux_014:src0_channel -> rsp_mux:sink14_channel
	wire          rsp_demux_014_src0_startofpacket;                              // rsp_demux_014:src0_startofpacket -> rsp_mux:sink14_startofpacket
	wire          rsp_demux_014_src0_endofpacket;                                // rsp_demux_014:src0_endofpacket -> rsp_mux:sink14_endofpacket
	wire          rsp_demux_014_src1_valid;                                      // rsp_demux_014:src1_valid -> rsp_mux_001:sink14_valid
	wire  [119:0] rsp_demux_014_src1_data;                                       // rsp_demux_014:src1_data -> rsp_mux_001:sink14_data
	wire          rsp_demux_014_src1_ready;                                      // rsp_mux_001:sink14_ready -> rsp_demux_014:src1_ready
	wire   [16:0] rsp_demux_014_src1_channel;                                    // rsp_demux_014:src1_channel -> rsp_mux_001:sink14_channel
	wire          rsp_demux_014_src1_startofpacket;                              // rsp_demux_014:src1_startofpacket -> rsp_mux_001:sink14_startofpacket
	wire          rsp_demux_014_src1_endofpacket;                                // rsp_demux_014:src1_endofpacket -> rsp_mux_001:sink14_endofpacket
	wire          rsp_demux_015_src0_valid;                                      // rsp_demux_015:src0_valid -> rsp_mux:sink15_valid
	wire  [119:0] rsp_demux_015_src0_data;                                       // rsp_demux_015:src0_data -> rsp_mux:sink15_data
	wire          rsp_demux_015_src0_ready;                                      // rsp_mux:sink15_ready -> rsp_demux_015:src0_ready
	wire   [16:0] rsp_demux_015_src0_channel;                                    // rsp_demux_015:src0_channel -> rsp_mux:sink15_channel
	wire          rsp_demux_015_src0_startofpacket;                              // rsp_demux_015:src0_startofpacket -> rsp_mux:sink15_startofpacket
	wire          rsp_demux_015_src0_endofpacket;                                // rsp_demux_015:src0_endofpacket -> rsp_mux:sink15_endofpacket
	wire          rsp_demux_015_src1_valid;                                      // rsp_demux_015:src1_valid -> rsp_mux_001:sink15_valid
	wire  [119:0] rsp_demux_015_src1_data;                                       // rsp_demux_015:src1_data -> rsp_mux_001:sink15_data
	wire          rsp_demux_015_src1_ready;                                      // rsp_mux_001:sink15_ready -> rsp_demux_015:src1_ready
	wire   [16:0] rsp_demux_015_src1_channel;                                    // rsp_demux_015:src1_channel -> rsp_mux_001:sink15_channel
	wire          rsp_demux_015_src1_startofpacket;                              // rsp_demux_015:src1_startofpacket -> rsp_mux_001:sink15_startofpacket
	wire          rsp_demux_015_src1_endofpacket;                                // rsp_demux_015:src1_endofpacket -> rsp_mux_001:sink15_endofpacket
	wire          rsp_demux_016_src0_valid;                                      // rsp_demux_016:src0_valid -> rsp_mux:sink16_valid
	wire  [119:0] rsp_demux_016_src0_data;                                       // rsp_demux_016:src0_data -> rsp_mux:sink16_data
	wire          rsp_demux_016_src0_ready;                                      // rsp_mux:sink16_ready -> rsp_demux_016:src0_ready
	wire   [16:0] rsp_demux_016_src0_channel;                                    // rsp_demux_016:src0_channel -> rsp_mux:sink16_channel
	wire          rsp_demux_016_src0_startofpacket;                              // rsp_demux_016:src0_startofpacket -> rsp_mux:sink16_startofpacket
	wire          rsp_demux_016_src0_endofpacket;                                // rsp_demux_016:src0_endofpacket -> rsp_mux:sink16_endofpacket
	wire          rsp_demux_016_src1_valid;                                      // rsp_demux_016:src1_valid -> rsp_mux_001:sink16_valid
	wire  [119:0] rsp_demux_016_src1_data;                                       // rsp_demux_016:src1_data -> rsp_mux_001:sink16_data
	wire          rsp_demux_016_src1_ready;                                      // rsp_mux_001:sink16_ready -> rsp_demux_016:src1_ready
	wire   [16:0] rsp_demux_016_src1_channel;                                    // rsp_demux_016:src1_channel -> rsp_mux_001:sink16_channel
	wire          rsp_demux_016_src1_startofpacket;                              // rsp_demux_016:src1_startofpacket -> rsp_mux_001:sink16_startofpacket
	wire          rsp_demux_016_src1_endofpacket;                                // rsp_demux_016:src1_endofpacket -> rsp_mux_001:sink16_endofpacket
	wire          router_003_src_valid;                                          // router_003:src_valid -> p1_unit_s1_rsp_width_adapter:in_valid
	wire  [101:0] router_003_src_data;                                           // router_003:src_data -> p1_unit_s1_rsp_width_adapter:in_data
	wire          router_003_src_ready;                                          // p1_unit_s1_rsp_width_adapter:in_ready -> router_003:src_ready
	wire   [16:0] router_003_src_channel;                                        // router_003:src_channel -> p1_unit_s1_rsp_width_adapter:in_channel
	wire          router_003_src_startofpacket;                                  // router_003:src_startofpacket -> p1_unit_s1_rsp_width_adapter:in_startofpacket
	wire          router_003_src_endofpacket;                                    // router_003:src_endofpacket -> p1_unit_s1_rsp_width_adapter:in_endofpacket
	wire          p1_unit_s1_rsp_width_adapter_src_valid;                        // p1_unit_s1_rsp_width_adapter:out_valid -> rsp_demux_001:sink_valid
	wire  [119:0] p1_unit_s1_rsp_width_adapter_src_data;                         // p1_unit_s1_rsp_width_adapter:out_data -> rsp_demux_001:sink_data
	wire          p1_unit_s1_rsp_width_adapter_src_ready;                        // rsp_demux_001:sink_ready -> p1_unit_s1_rsp_width_adapter:out_ready
	wire   [16:0] p1_unit_s1_rsp_width_adapter_src_channel;                      // p1_unit_s1_rsp_width_adapter:out_channel -> rsp_demux_001:sink_channel
	wire          p1_unit_s1_rsp_width_adapter_src_startofpacket;                // p1_unit_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          p1_unit_s1_rsp_width_adapter_src_endofpacket;                  // p1_unit_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          router_004_src_valid;                                          // router_004:src_valid -> p1_die_s1_rsp_width_adapter:in_valid
	wire  [101:0] router_004_src_data;                                           // router_004:src_data -> p1_die_s1_rsp_width_adapter:in_data
	wire          router_004_src_ready;                                          // p1_die_s1_rsp_width_adapter:in_ready -> router_004:src_ready
	wire   [16:0] router_004_src_channel;                                        // router_004:src_channel -> p1_die_s1_rsp_width_adapter:in_channel
	wire          router_004_src_startofpacket;                                  // router_004:src_startofpacket -> p1_die_s1_rsp_width_adapter:in_startofpacket
	wire          router_004_src_endofpacket;                                    // router_004:src_endofpacket -> p1_die_s1_rsp_width_adapter:in_endofpacket
	wire          p1_die_s1_rsp_width_adapter_src_valid;                         // p1_die_s1_rsp_width_adapter:out_valid -> rsp_demux_002:sink_valid
	wire  [119:0] p1_die_s1_rsp_width_adapter_src_data;                          // p1_die_s1_rsp_width_adapter:out_data -> rsp_demux_002:sink_data
	wire          p1_die_s1_rsp_width_adapter_src_ready;                         // rsp_demux_002:sink_ready -> p1_die_s1_rsp_width_adapter:out_ready
	wire   [16:0] p1_die_s1_rsp_width_adapter_src_channel;                       // p1_die_s1_rsp_width_adapter:out_channel -> rsp_demux_002:sink_channel
	wire          p1_die_s1_rsp_width_adapter_src_startofpacket;                 // p1_die_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          p1_die_s1_rsp_width_adapter_src_endofpacket;                   // p1_die_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          router_005_src_valid;                                          // router_005:src_valid -> p2_unit_s1_rsp_width_adapter:in_valid
	wire  [101:0] router_005_src_data;                                           // router_005:src_data -> p2_unit_s1_rsp_width_adapter:in_data
	wire          router_005_src_ready;                                          // p2_unit_s1_rsp_width_adapter:in_ready -> router_005:src_ready
	wire   [16:0] router_005_src_channel;                                        // router_005:src_channel -> p2_unit_s1_rsp_width_adapter:in_channel
	wire          router_005_src_startofpacket;                                  // router_005:src_startofpacket -> p2_unit_s1_rsp_width_adapter:in_startofpacket
	wire          router_005_src_endofpacket;                                    // router_005:src_endofpacket -> p2_unit_s1_rsp_width_adapter:in_endofpacket
	wire          p2_unit_s1_rsp_width_adapter_src_valid;                        // p2_unit_s1_rsp_width_adapter:out_valid -> rsp_demux_003:sink_valid
	wire  [119:0] p2_unit_s1_rsp_width_adapter_src_data;                         // p2_unit_s1_rsp_width_adapter:out_data -> rsp_demux_003:sink_data
	wire          p2_unit_s1_rsp_width_adapter_src_ready;                        // rsp_demux_003:sink_ready -> p2_unit_s1_rsp_width_adapter:out_ready
	wire   [16:0] p2_unit_s1_rsp_width_adapter_src_channel;                      // p2_unit_s1_rsp_width_adapter:out_channel -> rsp_demux_003:sink_channel
	wire          p2_unit_s1_rsp_width_adapter_src_startofpacket;                // p2_unit_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          p2_unit_s1_rsp_width_adapter_src_endofpacket;                  // p2_unit_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          router_006_src_valid;                                          // router_006:src_valid -> fix_s1_rsp_width_adapter:in_valid
	wire  [101:0] router_006_src_data;                                           // router_006:src_data -> fix_s1_rsp_width_adapter:in_data
	wire          router_006_src_ready;                                          // fix_s1_rsp_width_adapter:in_ready -> router_006:src_ready
	wire   [16:0] router_006_src_channel;                                        // router_006:src_channel -> fix_s1_rsp_width_adapter:in_channel
	wire          router_006_src_startofpacket;                                  // router_006:src_startofpacket -> fix_s1_rsp_width_adapter:in_startofpacket
	wire          router_006_src_endofpacket;                                    // router_006:src_endofpacket -> fix_s1_rsp_width_adapter:in_endofpacket
	wire          fix_s1_rsp_width_adapter_src_valid;                            // fix_s1_rsp_width_adapter:out_valid -> rsp_demux_004:sink_valid
	wire  [119:0] fix_s1_rsp_width_adapter_src_data;                             // fix_s1_rsp_width_adapter:out_data -> rsp_demux_004:sink_data
	wire          fix_s1_rsp_width_adapter_src_ready;                            // rsp_demux_004:sink_ready -> fix_s1_rsp_width_adapter:out_ready
	wire   [16:0] fix_s1_rsp_width_adapter_src_channel;                          // fix_s1_rsp_width_adapter:out_channel -> rsp_demux_004:sink_channel
	wire          fix_s1_rsp_width_adapter_src_startofpacket;                    // fix_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_004:sink_startofpacket
	wire          fix_s1_rsp_width_adapter_src_endofpacket;                      // fix_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_004:sink_endofpacket
	wire          router_007_src_valid;                                          // router_007:src_valid -> bomb_s1_rsp_width_adapter:in_valid
	wire  [101:0] router_007_src_data;                                           // router_007:src_data -> bomb_s1_rsp_width_adapter:in_data
	wire          router_007_src_ready;                                          // bomb_s1_rsp_width_adapter:in_ready -> router_007:src_ready
	wire   [16:0] router_007_src_channel;                                        // router_007:src_channel -> bomb_s1_rsp_width_adapter:in_channel
	wire          router_007_src_startofpacket;                                  // router_007:src_startofpacket -> bomb_s1_rsp_width_adapter:in_startofpacket
	wire          router_007_src_endofpacket;                                    // router_007:src_endofpacket -> bomb_s1_rsp_width_adapter:in_endofpacket
	wire          bomb_s1_rsp_width_adapter_src_valid;                           // bomb_s1_rsp_width_adapter:out_valid -> rsp_demux_005:sink_valid
	wire  [119:0] bomb_s1_rsp_width_adapter_src_data;                            // bomb_s1_rsp_width_adapter:out_data -> rsp_demux_005:sink_data
	wire          bomb_s1_rsp_width_adapter_src_ready;                           // rsp_demux_005:sink_ready -> bomb_s1_rsp_width_adapter:out_ready
	wire   [16:0] bomb_s1_rsp_width_adapter_src_channel;                         // bomb_s1_rsp_width_adapter:out_channel -> rsp_demux_005:sink_channel
	wire          bomb_s1_rsp_width_adapter_src_startofpacket;                   // bomb_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_005:sink_startofpacket
	wire          bomb_s1_rsp_width_adapter_src_endofpacket;                     // bomb_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_005:sink_endofpacket
	wire          router_008_src_valid;                                          // router_008:src_valid -> firecenter_s1_rsp_width_adapter:in_valid
	wire  [101:0] router_008_src_data;                                           // router_008:src_data -> firecenter_s1_rsp_width_adapter:in_data
	wire          router_008_src_ready;                                          // firecenter_s1_rsp_width_adapter:in_ready -> router_008:src_ready
	wire   [16:0] router_008_src_channel;                                        // router_008:src_channel -> firecenter_s1_rsp_width_adapter:in_channel
	wire          router_008_src_startofpacket;                                  // router_008:src_startofpacket -> firecenter_s1_rsp_width_adapter:in_startofpacket
	wire          router_008_src_endofpacket;                                    // router_008:src_endofpacket -> firecenter_s1_rsp_width_adapter:in_endofpacket
	wire          firecenter_s1_rsp_width_adapter_src_valid;                     // firecenter_s1_rsp_width_adapter:out_valid -> rsp_demux_006:sink_valid
	wire  [119:0] firecenter_s1_rsp_width_adapter_src_data;                      // firecenter_s1_rsp_width_adapter:out_data -> rsp_demux_006:sink_data
	wire          firecenter_s1_rsp_width_adapter_src_ready;                     // rsp_demux_006:sink_ready -> firecenter_s1_rsp_width_adapter:out_ready
	wire   [16:0] firecenter_s1_rsp_width_adapter_src_channel;                   // firecenter_s1_rsp_width_adapter:out_channel -> rsp_demux_006:sink_channel
	wire          firecenter_s1_rsp_width_adapter_src_startofpacket;             // firecenter_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_006:sink_startofpacket
	wire          firecenter_s1_rsp_width_adapter_src_endofpacket;               // firecenter_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_006:sink_endofpacket
	wire          router_009_src_valid;                                          // router_009:src_valid -> firehori_s1_rsp_width_adapter:in_valid
	wire  [101:0] router_009_src_data;                                           // router_009:src_data -> firehori_s1_rsp_width_adapter:in_data
	wire          router_009_src_ready;                                          // firehori_s1_rsp_width_adapter:in_ready -> router_009:src_ready
	wire   [16:0] router_009_src_channel;                                        // router_009:src_channel -> firehori_s1_rsp_width_adapter:in_channel
	wire          router_009_src_startofpacket;                                  // router_009:src_startofpacket -> firehori_s1_rsp_width_adapter:in_startofpacket
	wire          router_009_src_endofpacket;                                    // router_009:src_endofpacket -> firehori_s1_rsp_width_adapter:in_endofpacket
	wire          firehori_s1_rsp_width_adapter_src_valid;                       // firehori_s1_rsp_width_adapter:out_valid -> rsp_demux_007:sink_valid
	wire  [119:0] firehori_s1_rsp_width_adapter_src_data;                        // firehori_s1_rsp_width_adapter:out_data -> rsp_demux_007:sink_data
	wire          firehori_s1_rsp_width_adapter_src_ready;                       // rsp_demux_007:sink_ready -> firehori_s1_rsp_width_adapter:out_ready
	wire   [16:0] firehori_s1_rsp_width_adapter_src_channel;                     // firehori_s1_rsp_width_adapter:out_channel -> rsp_demux_007:sink_channel
	wire          firehori_s1_rsp_width_adapter_src_startofpacket;               // firehori_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_007:sink_startofpacket
	wire          firehori_s1_rsp_width_adapter_src_endofpacket;                 // firehori_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_007:sink_endofpacket
	wire          router_010_src_valid;                                          // router_010:src_valid -> fireverti_s1_rsp_width_adapter:in_valid
	wire  [101:0] router_010_src_data;                                           // router_010:src_data -> fireverti_s1_rsp_width_adapter:in_data
	wire          router_010_src_ready;                                          // fireverti_s1_rsp_width_adapter:in_ready -> router_010:src_ready
	wire   [16:0] router_010_src_channel;                                        // router_010:src_channel -> fireverti_s1_rsp_width_adapter:in_channel
	wire          router_010_src_startofpacket;                                  // router_010:src_startofpacket -> fireverti_s1_rsp_width_adapter:in_startofpacket
	wire          router_010_src_endofpacket;                                    // router_010:src_endofpacket -> fireverti_s1_rsp_width_adapter:in_endofpacket
	wire          fireverti_s1_rsp_width_adapter_src_valid;                      // fireverti_s1_rsp_width_adapter:out_valid -> rsp_demux_008:sink_valid
	wire  [119:0] fireverti_s1_rsp_width_adapter_src_data;                       // fireverti_s1_rsp_width_adapter:out_data -> rsp_demux_008:sink_data
	wire          fireverti_s1_rsp_width_adapter_src_ready;                      // rsp_demux_008:sink_ready -> fireverti_s1_rsp_width_adapter:out_ready
	wire   [16:0] fireverti_s1_rsp_width_adapter_src_channel;                    // fireverti_s1_rsp_width_adapter:out_channel -> rsp_demux_008:sink_channel
	wire          fireverti_s1_rsp_width_adapter_src_startofpacket;              // fireverti_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_008:sink_startofpacket
	wire          fireverti_s1_rsp_width_adapter_src_endofpacket;                // fireverti_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_008:sink_endofpacket
	wire          router_011_src_valid;                                          // router_011:src_valid -> p2_die_s1_rsp_width_adapter:in_valid
	wire  [101:0] router_011_src_data;                                           // router_011:src_data -> p2_die_s1_rsp_width_adapter:in_data
	wire          router_011_src_ready;                                          // p2_die_s1_rsp_width_adapter:in_ready -> router_011:src_ready
	wire   [16:0] router_011_src_channel;                                        // router_011:src_channel -> p2_die_s1_rsp_width_adapter:in_channel
	wire          router_011_src_startofpacket;                                  // router_011:src_startofpacket -> p2_die_s1_rsp_width_adapter:in_startofpacket
	wire          router_011_src_endofpacket;                                    // router_011:src_endofpacket -> p2_die_s1_rsp_width_adapter:in_endofpacket
	wire          p2_die_s1_rsp_width_adapter_src_valid;                         // p2_die_s1_rsp_width_adapter:out_valid -> rsp_demux_009:sink_valid
	wire  [119:0] p2_die_s1_rsp_width_adapter_src_data;                          // p2_die_s1_rsp_width_adapter:out_data -> rsp_demux_009:sink_data
	wire          p2_die_s1_rsp_width_adapter_src_ready;                         // rsp_demux_009:sink_ready -> p2_die_s1_rsp_width_adapter:out_ready
	wire   [16:0] p2_die_s1_rsp_width_adapter_src_channel;                       // p2_die_s1_rsp_width_adapter:out_channel -> rsp_demux_009:sink_channel
	wire          p2_die_s1_rsp_width_adapter_src_startofpacket;                 // p2_die_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_009:sink_startofpacket
	wire          p2_die_s1_rsp_width_adapter_src_endofpacket;                   // p2_die_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_009:sink_endofpacket
	wire          router_012_src_valid;                                          // router_012:src_valid -> map_unit_s1_rsp_width_adapter:in_valid
	wire   [92:0] router_012_src_data;                                           // router_012:src_data -> map_unit_s1_rsp_width_adapter:in_data
	wire          router_012_src_ready;                                          // map_unit_s1_rsp_width_adapter:in_ready -> router_012:src_ready
	wire   [16:0] router_012_src_channel;                                        // router_012:src_channel -> map_unit_s1_rsp_width_adapter:in_channel
	wire          router_012_src_startofpacket;                                  // router_012:src_startofpacket -> map_unit_s1_rsp_width_adapter:in_startofpacket
	wire          router_012_src_endofpacket;                                    // router_012:src_endofpacket -> map_unit_s1_rsp_width_adapter:in_endofpacket
	wire          map_unit_s1_rsp_width_adapter_src_valid;                       // map_unit_s1_rsp_width_adapter:out_valid -> rsp_demux_010:sink_valid
	wire  [119:0] map_unit_s1_rsp_width_adapter_src_data;                        // map_unit_s1_rsp_width_adapter:out_data -> rsp_demux_010:sink_data
	wire          map_unit_s1_rsp_width_adapter_src_ready;                       // rsp_demux_010:sink_ready -> map_unit_s1_rsp_width_adapter:out_ready
	wire   [16:0] map_unit_s1_rsp_width_adapter_src_channel;                     // map_unit_s1_rsp_width_adapter:out_channel -> rsp_demux_010:sink_channel
	wire          map_unit_s1_rsp_width_adapter_src_startofpacket;               // map_unit_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_010:sink_startofpacket
	wire          map_unit_s1_rsp_width_adapter_src_endofpacket;                 // map_unit_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_010:sink_endofpacket
	wire          router_013_src_valid;                                          // router_013:src_valid -> explode_sound_s1_rsp_width_adapter:in_valid
	wire  [101:0] router_013_src_data;                                           // router_013:src_data -> explode_sound_s1_rsp_width_adapter:in_data
	wire          router_013_src_ready;                                          // explode_sound_s1_rsp_width_adapter:in_ready -> router_013:src_ready
	wire   [16:0] router_013_src_channel;                                        // router_013:src_channel -> explode_sound_s1_rsp_width_adapter:in_channel
	wire          router_013_src_startofpacket;                                  // router_013:src_startofpacket -> explode_sound_s1_rsp_width_adapter:in_startofpacket
	wire          router_013_src_endofpacket;                                    // router_013:src_endofpacket -> explode_sound_s1_rsp_width_adapter:in_endofpacket
	wire          explode_sound_s1_rsp_width_adapter_src_valid;                  // explode_sound_s1_rsp_width_adapter:out_valid -> rsp_demux_011:sink_valid
	wire  [119:0] explode_sound_s1_rsp_width_adapter_src_data;                   // explode_sound_s1_rsp_width_adapter:out_data -> rsp_demux_011:sink_data
	wire          explode_sound_s1_rsp_width_adapter_src_ready;                  // rsp_demux_011:sink_ready -> explode_sound_s1_rsp_width_adapter:out_ready
	wire   [16:0] explode_sound_s1_rsp_width_adapter_src_channel;                // explode_sound_s1_rsp_width_adapter:out_channel -> rsp_demux_011:sink_channel
	wire          explode_sound_s1_rsp_width_adapter_src_startofpacket;          // explode_sound_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_011:sink_startofpacket
	wire          explode_sound_s1_rsp_width_adapter_src_endofpacket;            // explode_sound_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_011:sink_endofpacket
	wire          router_014_src_valid;                                          // router_014:src_valid -> p1_win_s1_rsp_width_adapter:in_valid
	wire  [101:0] router_014_src_data;                                           // router_014:src_data -> p1_win_s1_rsp_width_adapter:in_data
	wire          router_014_src_ready;                                          // p1_win_s1_rsp_width_adapter:in_ready -> router_014:src_ready
	wire   [16:0] router_014_src_channel;                                        // router_014:src_channel -> p1_win_s1_rsp_width_adapter:in_channel
	wire          router_014_src_startofpacket;                                  // router_014:src_startofpacket -> p1_win_s1_rsp_width_adapter:in_startofpacket
	wire          router_014_src_endofpacket;                                    // router_014:src_endofpacket -> p1_win_s1_rsp_width_adapter:in_endofpacket
	wire          p1_win_s1_rsp_width_adapter_src_valid;                         // p1_win_s1_rsp_width_adapter:out_valid -> rsp_demux_012:sink_valid
	wire  [119:0] p1_win_s1_rsp_width_adapter_src_data;                          // p1_win_s1_rsp_width_adapter:out_data -> rsp_demux_012:sink_data
	wire          p1_win_s1_rsp_width_adapter_src_ready;                         // rsp_demux_012:sink_ready -> p1_win_s1_rsp_width_adapter:out_ready
	wire   [16:0] p1_win_s1_rsp_width_adapter_src_channel;                       // p1_win_s1_rsp_width_adapter:out_channel -> rsp_demux_012:sink_channel
	wire          p1_win_s1_rsp_width_adapter_src_startofpacket;                 // p1_win_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_012:sink_startofpacket
	wire          p1_win_s1_rsp_width_adapter_src_endofpacket;                   // p1_win_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_012:sink_endofpacket
	wire          router_015_src_valid;                                          // router_015:src_valid -> p2_win_s1_rsp_width_adapter:in_valid
	wire  [101:0] router_015_src_data;                                           // router_015:src_data -> p2_win_s1_rsp_width_adapter:in_data
	wire          router_015_src_ready;                                          // p2_win_s1_rsp_width_adapter:in_ready -> router_015:src_ready
	wire   [16:0] router_015_src_channel;                                        // router_015:src_channel -> p2_win_s1_rsp_width_adapter:in_channel
	wire          router_015_src_startofpacket;                                  // router_015:src_startofpacket -> p2_win_s1_rsp_width_adapter:in_startofpacket
	wire          router_015_src_endofpacket;                                    // router_015:src_endofpacket -> p2_win_s1_rsp_width_adapter:in_endofpacket
	wire          p2_win_s1_rsp_width_adapter_src_valid;                         // p2_win_s1_rsp_width_adapter:out_valid -> rsp_demux_013:sink_valid
	wire  [119:0] p2_win_s1_rsp_width_adapter_src_data;                          // p2_win_s1_rsp_width_adapter:out_data -> rsp_demux_013:sink_data
	wire          p2_win_s1_rsp_width_adapter_src_ready;                         // rsp_demux_013:sink_ready -> p2_win_s1_rsp_width_adapter:out_ready
	wire   [16:0] p2_win_s1_rsp_width_adapter_src_channel;                       // p2_win_s1_rsp_width_adapter:out_channel -> rsp_demux_013:sink_channel
	wire          p2_win_s1_rsp_width_adapter_src_startofpacket;                 // p2_win_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_013:sink_startofpacket
	wire          p2_win_s1_rsp_width_adapter_src_endofpacket;                   // p2_win_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_013:sink_endofpacket
	wire          router_016_src_valid;                                          // router_016:src_valid -> start_s1_rsp_width_adapter:in_valid
	wire  [101:0] router_016_src_data;                                           // router_016:src_data -> start_s1_rsp_width_adapter:in_data
	wire          router_016_src_ready;                                          // start_s1_rsp_width_adapter:in_ready -> router_016:src_ready
	wire   [16:0] router_016_src_channel;                                        // router_016:src_channel -> start_s1_rsp_width_adapter:in_channel
	wire          router_016_src_startofpacket;                                  // router_016:src_startofpacket -> start_s1_rsp_width_adapter:in_startofpacket
	wire          router_016_src_endofpacket;                                    // router_016:src_endofpacket -> start_s1_rsp_width_adapter:in_endofpacket
	wire          start_s1_rsp_width_adapter_src_valid;                          // start_s1_rsp_width_adapter:out_valid -> rsp_demux_014:sink_valid
	wire  [119:0] start_s1_rsp_width_adapter_src_data;                           // start_s1_rsp_width_adapter:out_data -> rsp_demux_014:sink_data
	wire          start_s1_rsp_width_adapter_src_ready;                          // rsp_demux_014:sink_ready -> start_s1_rsp_width_adapter:out_ready
	wire   [16:0] start_s1_rsp_width_adapter_src_channel;                        // start_s1_rsp_width_adapter:out_channel -> rsp_demux_014:sink_channel
	wire          start_s1_rsp_width_adapter_src_startofpacket;                  // start_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_014:sink_startofpacket
	wire          start_s1_rsp_width_adapter_src_endofpacket;                    // start_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_014:sink_endofpacket
	wire          router_017_src_valid;                                          // router_017:src_valid -> jingle_sound_s1_rsp_width_adapter:in_valid
	wire  [101:0] router_017_src_data;                                           // router_017:src_data -> jingle_sound_s1_rsp_width_adapter:in_data
	wire          router_017_src_ready;                                          // jingle_sound_s1_rsp_width_adapter:in_ready -> router_017:src_ready
	wire   [16:0] router_017_src_channel;                                        // router_017:src_channel -> jingle_sound_s1_rsp_width_adapter:in_channel
	wire          router_017_src_startofpacket;                                  // router_017:src_startofpacket -> jingle_sound_s1_rsp_width_adapter:in_startofpacket
	wire          router_017_src_endofpacket;                                    // router_017:src_endofpacket -> jingle_sound_s1_rsp_width_adapter:in_endofpacket
	wire          jingle_sound_s1_rsp_width_adapter_src_valid;                   // jingle_sound_s1_rsp_width_adapter:out_valid -> rsp_demux_015:sink_valid
	wire  [119:0] jingle_sound_s1_rsp_width_adapter_src_data;                    // jingle_sound_s1_rsp_width_adapter:out_data -> rsp_demux_015:sink_data
	wire          jingle_sound_s1_rsp_width_adapter_src_ready;                   // rsp_demux_015:sink_ready -> jingle_sound_s1_rsp_width_adapter:out_ready
	wire   [16:0] jingle_sound_s1_rsp_width_adapter_src_channel;                 // jingle_sound_s1_rsp_width_adapter:out_channel -> rsp_demux_015:sink_channel
	wire          jingle_sound_s1_rsp_width_adapter_src_startofpacket;           // jingle_sound_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_015:sink_startofpacket
	wire          jingle_sound_s1_rsp_width_adapter_src_endofpacket;             // jingle_sound_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_015:sink_endofpacket
	wire          router_018_src_valid;                                          // router_018:src_valid -> wall_s1_rsp_width_adapter:in_valid
	wire  [101:0] router_018_src_data;                                           // router_018:src_data -> wall_s1_rsp_width_adapter:in_data
	wire          router_018_src_ready;                                          // wall_s1_rsp_width_adapter:in_ready -> router_018:src_ready
	wire   [16:0] router_018_src_channel;                                        // router_018:src_channel -> wall_s1_rsp_width_adapter:in_channel
	wire          router_018_src_startofpacket;                                  // router_018:src_startofpacket -> wall_s1_rsp_width_adapter:in_startofpacket
	wire          router_018_src_endofpacket;                                    // router_018:src_endofpacket -> wall_s1_rsp_width_adapter:in_endofpacket
	wire          wall_s1_rsp_width_adapter_src_valid;                           // wall_s1_rsp_width_adapter:out_valid -> rsp_demux_016:sink_valid
	wire  [119:0] wall_s1_rsp_width_adapter_src_data;                            // wall_s1_rsp_width_adapter:out_data -> rsp_demux_016:sink_data
	wire          wall_s1_rsp_width_adapter_src_ready;                           // rsp_demux_016:sink_ready -> wall_s1_rsp_width_adapter:out_ready
	wire   [16:0] wall_s1_rsp_width_adapter_src_channel;                         // wall_s1_rsp_width_adapter:out_channel -> rsp_demux_016:sink_channel
	wire          wall_s1_rsp_width_adapter_src_startofpacket;                   // wall_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_016:sink_startofpacket
	wire          wall_s1_rsp_width_adapter_src_endofpacket;                     // wall_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_016:sink_endofpacket
	wire          cmd_mux_001_src_valid;                                         // cmd_mux_001:src_valid -> p1_unit_s1_cmd_width_adapter:in_valid
	wire  [119:0] cmd_mux_001_src_data;                                          // cmd_mux_001:src_data -> p1_unit_s1_cmd_width_adapter:in_data
	wire          cmd_mux_001_src_ready;                                         // p1_unit_s1_cmd_width_adapter:in_ready -> cmd_mux_001:src_ready
	wire   [16:0] cmd_mux_001_src_channel;                                       // cmd_mux_001:src_channel -> p1_unit_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_001_src_startofpacket;                                 // cmd_mux_001:src_startofpacket -> p1_unit_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                   // cmd_mux_001:src_endofpacket -> p1_unit_s1_cmd_width_adapter:in_endofpacket
	wire          p1_unit_s1_cmd_width_adapter_src_valid;                        // p1_unit_s1_cmd_width_adapter:out_valid -> p1_unit_s1_burst_adapter:sink0_valid
	wire  [101:0] p1_unit_s1_cmd_width_adapter_src_data;                         // p1_unit_s1_cmd_width_adapter:out_data -> p1_unit_s1_burst_adapter:sink0_data
	wire          p1_unit_s1_cmd_width_adapter_src_ready;                        // p1_unit_s1_burst_adapter:sink0_ready -> p1_unit_s1_cmd_width_adapter:out_ready
	wire   [16:0] p1_unit_s1_cmd_width_adapter_src_channel;                      // p1_unit_s1_cmd_width_adapter:out_channel -> p1_unit_s1_burst_adapter:sink0_channel
	wire          p1_unit_s1_cmd_width_adapter_src_startofpacket;                // p1_unit_s1_cmd_width_adapter:out_startofpacket -> p1_unit_s1_burst_adapter:sink0_startofpacket
	wire          p1_unit_s1_cmd_width_adapter_src_endofpacket;                  // p1_unit_s1_cmd_width_adapter:out_endofpacket -> p1_unit_s1_burst_adapter:sink0_endofpacket
	wire          cmd_mux_002_src_valid;                                         // cmd_mux_002:src_valid -> p1_die_s1_cmd_width_adapter:in_valid
	wire  [119:0] cmd_mux_002_src_data;                                          // cmd_mux_002:src_data -> p1_die_s1_cmd_width_adapter:in_data
	wire          cmd_mux_002_src_ready;                                         // p1_die_s1_cmd_width_adapter:in_ready -> cmd_mux_002:src_ready
	wire   [16:0] cmd_mux_002_src_channel;                                       // cmd_mux_002:src_channel -> p1_die_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_002_src_startofpacket;                                 // cmd_mux_002:src_startofpacket -> p1_die_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                   // cmd_mux_002:src_endofpacket -> p1_die_s1_cmd_width_adapter:in_endofpacket
	wire          p1_die_s1_cmd_width_adapter_src_valid;                         // p1_die_s1_cmd_width_adapter:out_valid -> p1_die_s1_burst_adapter:sink0_valid
	wire  [101:0] p1_die_s1_cmd_width_adapter_src_data;                          // p1_die_s1_cmd_width_adapter:out_data -> p1_die_s1_burst_adapter:sink0_data
	wire          p1_die_s1_cmd_width_adapter_src_ready;                         // p1_die_s1_burst_adapter:sink0_ready -> p1_die_s1_cmd_width_adapter:out_ready
	wire   [16:0] p1_die_s1_cmd_width_adapter_src_channel;                       // p1_die_s1_cmd_width_adapter:out_channel -> p1_die_s1_burst_adapter:sink0_channel
	wire          p1_die_s1_cmd_width_adapter_src_startofpacket;                 // p1_die_s1_cmd_width_adapter:out_startofpacket -> p1_die_s1_burst_adapter:sink0_startofpacket
	wire          p1_die_s1_cmd_width_adapter_src_endofpacket;                   // p1_die_s1_cmd_width_adapter:out_endofpacket -> p1_die_s1_burst_adapter:sink0_endofpacket
	wire          cmd_mux_003_src_valid;                                         // cmd_mux_003:src_valid -> p2_unit_s1_cmd_width_adapter:in_valid
	wire  [119:0] cmd_mux_003_src_data;                                          // cmd_mux_003:src_data -> p2_unit_s1_cmd_width_adapter:in_data
	wire          cmd_mux_003_src_ready;                                         // p2_unit_s1_cmd_width_adapter:in_ready -> cmd_mux_003:src_ready
	wire   [16:0] cmd_mux_003_src_channel;                                       // cmd_mux_003:src_channel -> p2_unit_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_003_src_startofpacket;                                 // cmd_mux_003:src_startofpacket -> p2_unit_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_003_src_endofpacket;                                   // cmd_mux_003:src_endofpacket -> p2_unit_s1_cmd_width_adapter:in_endofpacket
	wire          p2_unit_s1_cmd_width_adapter_src_valid;                        // p2_unit_s1_cmd_width_adapter:out_valid -> p2_unit_s1_burst_adapter:sink0_valid
	wire  [101:0] p2_unit_s1_cmd_width_adapter_src_data;                         // p2_unit_s1_cmd_width_adapter:out_data -> p2_unit_s1_burst_adapter:sink0_data
	wire          p2_unit_s1_cmd_width_adapter_src_ready;                        // p2_unit_s1_burst_adapter:sink0_ready -> p2_unit_s1_cmd_width_adapter:out_ready
	wire   [16:0] p2_unit_s1_cmd_width_adapter_src_channel;                      // p2_unit_s1_cmd_width_adapter:out_channel -> p2_unit_s1_burst_adapter:sink0_channel
	wire          p2_unit_s1_cmd_width_adapter_src_startofpacket;                // p2_unit_s1_cmd_width_adapter:out_startofpacket -> p2_unit_s1_burst_adapter:sink0_startofpacket
	wire          p2_unit_s1_cmd_width_adapter_src_endofpacket;                  // p2_unit_s1_cmd_width_adapter:out_endofpacket -> p2_unit_s1_burst_adapter:sink0_endofpacket
	wire          cmd_mux_004_src_valid;                                         // cmd_mux_004:src_valid -> fix_s1_cmd_width_adapter:in_valid
	wire  [119:0] cmd_mux_004_src_data;                                          // cmd_mux_004:src_data -> fix_s1_cmd_width_adapter:in_data
	wire          cmd_mux_004_src_ready;                                         // fix_s1_cmd_width_adapter:in_ready -> cmd_mux_004:src_ready
	wire   [16:0] cmd_mux_004_src_channel;                                       // cmd_mux_004:src_channel -> fix_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_004_src_startofpacket;                                 // cmd_mux_004:src_startofpacket -> fix_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_004_src_endofpacket;                                   // cmd_mux_004:src_endofpacket -> fix_s1_cmd_width_adapter:in_endofpacket
	wire          fix_s1_cmd_width_adapter_src_valid;                            // fix_s1_cmd_width_adapter:out_valid -> fix_s1_burst_adapter:sink0_valid
	wire  [101:0] fix_s1_cmd_width_adapter_src_data;                             // fix_s1_cmd_width_adapter:out_data -> fix_s1_burst_adapter:sink0_data
	wire          fix_s1_cmd_width_adapter_src_ready;                            // fix_s1_burst_adapter:sink0_ready -> fix_s1_cmd_width_adapter:out_ready
	wire   [16:0] fix_s1_cmd_width_adapter_src_channel;                          // fix_s1_cmd_width_adapter:out_channel -> fix_s1_burst_adapter:sink0_channel
	wire          fix_s1_cmd_width_adapter_src_startofpacket;                    // fix_s1_cmd_width_adapter:out_startofpacket -> fix_s1_burst_adapter:sink0_startofpacket
	wire          fix_s1_cmd_width_adapter_src_endofpacket;                      // fix_s1_cmd_width_adapter:out_endofpacket -> fix_s1_burst_adapter:sink0_endofpacket
	wire          cmd_mux_005_src_valid;                                         // cmd_mux_005:src_valid -> bomb_s1_cmd_width_adapter:in_valid
	wire  [119:0] cmd_mux_005_src_data;                                          // cmd_mux_005:src_data -> bomb_s1_cmd_width_adapter:in_data
	wire          cmd_mux_005_src_ready;                                         // bomb_s1_cmd_width_adapter:in_ready -> cmd_mux_005:src_ready
	wire   [16:0] cmd_mux_005_src_channel;                                       // cmd_mux_005:src_channel -> bomb_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_005_src_startofpacket;                                 // cmd_mux_005:src_startofpacket -> bomb_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_005_src_endofpacket;                                   // cmd_mux_005:src_endofpacket -> bomb_s1_cmd_width_adapter:in_endofpacket
	wire          bomb_s1_cmd_width_adapter_src_valid;                           // bomb_s1_cmd_width_adapter:out_valid -> bomb_s1_burst_adapter:sink0_valid
	wire  [101:0] bomb_s1_cmd_width_adapter_src_data;                            // bomb_s1_cmd_width_adapter:out_data -> bomb_s1_burst_adapter:sink0_data
	wire          bomb_s1_cmd_width_adapter_src_ready;                           // bomb_s1_burst_adapter:sink0_ready -> bomb_s1_cmd_width_adapter:out_ready
	wire   [16:0] bomb_s1_cmd_width_adapter_src_channel;                         // bomb_s1_cmd_width_adapter:out_channel -> bomb_s1_burst_adapter:sink0_channel
	wire          bomb_s1_cmd_width_adapter_src_startofpacket;                   // bomb_s1_cmd_width_adapter:out_startofpacket -> bomb_s1_burst_adapter:sink0_startofpacket
	wire          bomb_s1_cmd_width_adapter_src_endofpacket;                     // bomb_s1_cmd_width_adapter:out_endofpacket -> bomb_s1_burst_adapter:sink0_endofpacket
	wire          cmd_mux_006_src_valid;                                         // cmd_mux_006:src_valid -> firecenter_s1_cmd_width_adapter:in_valid
	wire  [119:0] cmd_mux_006_src_data;                                          // cmd_mux_006:src_data -> firecenter_s1_cmd_width_adapter:in_data
	wire          cmd_mux_006_src_ready;                                         // firecenter_s1_cmd_width_adapter:in_ready -> cmd_mux_006:src_ready
	wire   [16:0] cmd_mux_006_src_channel;                                       // cmd_mux_006:src_channel -> firecenter_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_006_src_startofpacket;                                 // cmd_mux_006:src_startofpacket -> firecenter_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_006_src_endofpacket;                                   // cmd_mux_006:src_endofpacket -> firecenter_s1_cmd_width_adapter:in_endofpacket
	wire          firecenter_s1_cmd_width_adapter_src_valid;                     // firecenter_s1_cmd_width_adapter:out_valid -> firecenter_s1_burst_adapter:sink0_valid
	wire  [101:0] firecenter_s1_cmd_width_adapter_src_data;                      // firecenter_s1_cmd_width_adapter:out_data -> firecenter_s1_burst_adapter:sink0_data
	wire          firecenter_s1_cmd_width_adapter_src_ready;                     // firecenter_s1_burst_adapter:sink0_ready -> firecenter_s1_cmd_width_adapter:out_ready
	wire   [16:0] firecenter_s1_cmd_width_adapter_src_channel;                   // firecenter_s1_cmd_width_adapter:out_channel -> firecenter_s1_burst_adapter:sink0_channel
	wire          firecenter_s1_cmd_width_adapter_src_startofpacket;             // firecenter_s1_cmd_width_adapter:out_startofpacket -> firecenter_s1_burst_adapter:sink0_startofpacket
	wire          firecenter_s1_cmd_width_adapter_src_endofpacket;               // firecenter_s1_cmd_width_adapter:out_endofpacket -> firecenter_s1_burst_adapter:sink0_endofpacket
	wire          cmd_mux_007_src_valid;                                         // cmd_mux_007:src_valid -> firehori_s1_cmd_width_adapter:in_valid
	wire  [119:0] cmd_mux_007_src_data;                                          // cmd_mux_007:src_data -> firehori_s1_cmd_width_adapter:in_data
	wire          cmd_mux_007_src_ready;                                         // firehori_s1_cmd_width_adapter:in_ready -> cmd_mux_007:src_ready
	wire   [16:0] cmd_mux_007_src_channel;                                       // cmd_mux_007:src_channel -> firehori_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_007_src_startofpacket;                                 // cmd_mux_007:src_startofpacket -> firehori_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_007_src_endofpacket;                                   // cmd_mux_007:src_endofpacket -> firehori_s1_cmd_width_adapter:in_endofpacket
	wire          firehori_s1_cmd_width_adapter_src_valid;                       // firehori_s1_cmd_width_adapter:out_valid -> firehori_s1_burst_adapter:sink0_valid
	wire  [101:0] firehori_s1_cmd_width_adapter_src_data;                        // firehori_s1_cmd_width_adapter:out_data -> firehori_s1_burst_adapter:sink0_data
	wire          firehori_s1_cmd_width_adapter_src_ready;                       // firehori_s1_burst_adapter:sink0_ready -> firehori_s1_cmd_width_adapter:out_ready
	wire   [16:0] firehori_s1_cmd_width_adapter_src_channel;                     // firehori_s1_cmd_width_adapter:out_channel -> firehori_s1_burst_adapter:sink0_channel
	wire          firehori_s1_cmd_width_adapter_src_startofpacket;               // firehori_s1_cmd_width_adapter:out_startofpacket -> firehori_s1_burst_adapter:sink0_startofpacket
	wire          firehori_s1_cmd_width_adapter_src_endofpacket;                 // firehori_s1_cmd_width_adapter:out_endofpacket -> firehori_s1_burst_adapter:sink0_endofpacket
	wire          cmd_mux_008_src_valid;                                         // cmd_mux_008:src_valid -> fireverti_s1_cmd_width_adapter:in_valid
	wire  [119:0] cmd_mux_008_src_data;                                          // cmd_mux_008:src_data -> fireverti_s1_cmd_width_adapter:in_data
	wire          cmd_mux_008_src_ready;                                         // fireverti_s1_cmd_width_adapter:in_ready -> cmd_mux_008:src_ready
	wire   [16:0] cmd_mux_008_src_channel;                                       // cmd_mux_008:src_channel -> fireverti_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_008_src_startofpacket;                                 // cmd_mux_008:src_startofpacket -> fireverti_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_008_src_endofpacket;                                   // cmd_mux_008:src_endofpacket -> fireverti_s1_cmd_width_adapter:in_endofpacket
	wire          fireverti_s1_cmd_width_adapter_src_valid;                      // fireverti_s1_cmd_width_adapter:out_valid -> fireverti_s1_burst_adapter:sink0_valid
	wire  [101:0] fireverti_s1_cmd_width_adapter_src_data;                       // fireverti_s1_cmd_width_adapter:out_data -> fireverti_s1_burst_adapter:sink0_data
	wire          fireverti_s1_cmd_width_adapter_src_ready;                      // fireverti_s1_burst_adapter:sink0_ready -> fireverti_s1_cmd_width_adapter:out_ready
	wire   [16:0] fireverti_s1_cmd_width_adapter_src_channel;                    // fireverti_s1_cmd_width_adapter:out_channel -> fireverti_s1_burst_adapter:sink0_channel
	wire          fireverti_s1_cmd_width_adapter_src_startofpacket;              // fireverti_s1_cmd_width_adapter:out_startofpacket -> fireverti_s1_burst_adapter:sink0_startofpacket
	wire          fireverti_s1_cmd_width_adapter_src_endofpacket;                // fireverti_s1_cmd_width_adapter:out_endofpacket -> fireverti_s1_burst_adapter:sink0_endofpacket
	wire          cmd_mux_009_src_valid;                                         // cmd_mux_009:src_valid -> p2_die_s1_cmd_width_adapter:in_valid
	wire  [119:0] cmd_mux_009_src_data;                                          // cmd_mux_009:src_data -> p2_die_s1_cmd_width_adapter:in_data
	wire          cmd_mux_009_src_ready;                                         // p2_die_s1_cmd_width_adapter:in_ready -> cmd_mux_009:src_ready
	wire   [16:0] cmd_mux_009_src_channel;                                       // cmd_mux_009:src_channel -> p2_die_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_009_src_startofpacket;                                 // cmd_mux_009:src_startofpacket -> p2_die_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_009_src_endofpacket;                                   // cmd_mux_009:src_endofpacket -> p2_die_s1_cmd_width_adapter:in_endofpacket
	wire          p2_die_s1_cmd_width_adapter_src_valid;                         // p2_die_s1_cmd_width_adapter:out_valid -> p2_die_s1_burst_adapter:sink0_valid
	wire  [101:0] p2_die_s1_cmd_width_adapter_src_data;                          // p2_die_s1_cmd_width_adapter:out_data -> p2_die_s1_burst_adapter:sink0_data
	wire          p2_die_s1_cmd_width_adapter_src_ready;                         // p2_die_s1_burst_adapter:sink0_ready -> p2_die_s1_cmd_width_adapter:out_ready
	wire   [16:0] p2_die_s1_cmd_width_adapter_src_channel;                       // p2_die_s1_cmd_width_adapter:out_channel -> p2_die_s1_burst_adapter:sink0_channel
	wire          p2_die_s1_cmd_width_adapter_src_startofpacket;                 // p2_die_s1_cmd_width_adapter:out_startofpacket -> p2_die_s1_burst_adapter:sink0_startofpacket
	wire          p2_die_s1_cmd_width_adapter_src_endofpacket;                   // p2_die_s1_cmd_width_adapter:out_endofpacket -> p2_die_s1_burst_adapter:sink0_endofpacket
	wire          cmd_mux_010_src_valid;                                         // cmd_mux_010:src_valid -> map_unit_s1_cmd_width_adapter:in_valid
	wire  [119:0] cmd_mux_010_src_data;                                          // cmd_mux_010:src_data -> map_unit_s1_cmd_width_adapter:in_data
	wire          cmd_mux_010_src_ready;                                         // map_unit_s1_cmd_width_adapter:in_ready -> cmd_mux_010:src_ready
	wire   [16:0] cmd_mux_010_src_channel;                                       // cmd_mux_010:src_channel -> map_unit_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_010_src_startofpacket;                                 // cmd_mux_010:src_startofpacket -> map_unit_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_010_src_endofpacket;                                   // cmd_mux_010:src_endofpacket -> map_unit_s1_cmd_width_adapter:in_endofpacket
	wire          map_unit_s1_cmd_width_adapter_src_valid;                       // map_unit_s1_cmd_width_adapter:out_valid -> map_unit_s1_burst_adapter:sink0_valid
	wire   [92:0] map_unit_s1_cmd_width_adapter_src_data;                        // map_unit_s1_cmd_width_adapter:out_data -> map_unit_s1_burst_adapter:sink0_data
	wire          map_unit_s1_cmd_width_adapter_src_ready;                       // map_unit_s1_burst_adapter:sink0_ready -> map_unit_s1_cmd_width_adapter:out_ready
	wire   [16:0] map_unit_s1_cmd_width_adapter_src_channel;                     // map_unit_s1_cmd_width_adapter:out_channel -> map_unit_s1_burst_adapter:sink0_channel
	wire          map_unit_s1_cmd_width_adapter_src_startofpacket;               // map_unit_s1_cmd_width_adapter:out_startofpacket -> map_unit_s1_burst_adapter:sink0_startofpacket
	wire          map_unit_s1_cmd_width_adapter_src_endofpacket;                 // map_unit_s1_cmd_width_adapter:out_endofpacket -> map_unit_s1_burst_adapter:sink0_endofpacket
	wire          cmd_mux_011_src_valid;                                         // cmd_mux_011:src_valid -> explode_sound_s1_cmd_width_adapter:in_valid
	wire  [119:0] cmd_mux_011_src_data;                                          // cmd_mux_011:src_data -> explode_sound_s1_cmd_width_adapter:in_data
	wire          cmd_mux_011_src_ready;                                         // explode_sound_s1_cmd_width_adapter:in_ready -> cmd_mux_011:src_ready
	wire   [16:0] cmd_mux_011_src_channel;                                       // cmd_mux_011:src_channel -> explode_sound_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_011_src_startofpacket;                                 // cmd_mux_011:src_startofpacket -> explode_sound_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_011_src_endofpacket;                                   // cmd_mux_011:src_endofpacket -> explode_sound_s1_cmd_width_adapter:in_endofpacket
	wire          explode_sound_s1_cmd_width_adapter_src_valid;                  // explode_sound_s1_cmd_width_adapter:out_valid -> explode_sound_s1_burst_adapter:sink0_valid
	wire  [101:0] explode_sound_s1_cmd_width_adapter_src_data;                   // explode_sound_s1_cmd_width_adapter:out_data -> explode_sound_s1_burst_adapter:sink0_data
	wire          explode_sound_s1_cmd_width_adapter_src_ready;                  // explode_sound_s1_burst_adapter:sink0_ready -> explode_sound_s1_cmd_width_adapter:out_ready
	wire   [16:0] explode_sound_s1_cmd_width_adapter_src_channel;                // explode_sound_s1_cmd_width_adapter:out_channel -> explode_sound_s1_burst_adapter:sink0_channel
	wire          explode_sound_s1_cmd_width_adapter_src_startofpacket;          // explode_sound_s1_cmd_width_adapter:out_startofpacket -> explode_sound_s1_burst_adapter:sink0_startofpacket
	wire          explode_sound_s1_cmd_width_adapter_src_endofpacket;            // explode_sound_s1_cmd_width_adapter:out_endofpacket -> explode_sound_s1_burst_adapter:sink0_endofpacket
	wire          cmd_mux_012_src_valid;                                         // cmd_mux_012:src_valid -> p1_win_s1_cmd_width_adapter:in_valid
	wire  [119:0] cmd_mux_012_src_data;                                          // cmd_mux_012:src_data -> p1_win_s1_cmd_width_adapter:in_data
	wire          cmd_mux_012_src_ready;                                         // p1_win_s1_cmd_width_adapter:in_ready -> cmd_mux_012:src_ready
	wire   [16:0] cmd_mux_012_src_channel;                                       // cmd_mux_012:src_channel -> p1_win_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_012_src_startofpacket;                                 // cmd_mux_012:src_startofpacket -> p1_win_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_012_src_endofpacket;                                   // cmd_mux_012:src_endofpacket -> p1_win_s1_cmd_width_adapter:in_endofpacket
	wire          p1_win_s1_cmd_width_adapter_src_valid;                         // p1_win_s1_cmd_width_adapter:out_valid -> p1_win_s1_burst_adapter:sink0_valid
	wire  [101:0] p1_win_s1_cmd_width_adapter_src_data;                          // p1_win_s1_cmd_width_adapter:out_data -> p1_win_s1_burst_adapter:sink0_data
	wire          p1_win_s1_cmd_width_adapter_src_ready;                         // p1_win_s1_burst_adapter:sink0_ready -> p1_win_s1_cmd_width_adapter:out_ready
	wire   [16:0] p1_win_s1_cmd_width_adapter_src_channel;                       // p1_win_s1_cmd_width_adapter:out_channel -> p1_win_s1_burst_adapter:sink0_channel
	wire          p1_win_s1_cmd_width_adapter_src_startofpacket;                 // p1_win_s1_cmd_width_adapter:out_startofpacket -> p1_win_s1_burst_adapter:sink0_startofpacket
	wire          p1_win_s1_cmd_width_adapter_src_endofpacket;                   // p1_win_s1_cmd_width_adapter:out_endofpacket -> p1_win_s1_burst_adapter:sink0_endofpacket
	wire          cmd_mux_013_src_valid;                                         // cmd_mux_013:src_valid -> p2_win_s1_cmd_width_adapter:in_valid
	wire  [119:0] cmd_mux_013_src_data;                                          // cmd_mux_013:src_data -> p2_win_s1_cmd_width_adapter:in_data
	wire          cmd_mux_013_src_ready;                                         // p2_win_s1_cmd_width_adapter:in_ready -> cmd_mux_013:src_ready
	wire   [16:0] cmd_mux_013_src_channel;                                       // cmd_mux_013:src_channel -> p2_win_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_013_src_startofpacket;                                 // cmd_mux_013:src_startofpacket -> p2_win_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_013_src_endofpacket;                                   // cmd_mux_013:src_endofpacket -> p2_win_s1_cmd_width_adapter:in_endofpacket
	wire          p2_win_s1_cmd_width_adapter_src_valid;                         // p2_win_s1_cmd_width_adapter:out_valid -> p2_win_s1_burst_adapter:sink0_valid
	wire  [101:0] p2_win_s1_cmd_width_adapter_src_data;                          // p2_win_s1_cmd_width_adapter:out_data -> p2_win_s1_burst_adapter:sink0_data
	wire          p2_win_s1_cmd_width_adapter_src_ready;                         // p2_win_s1_burst_adapter:sink0_ready -> p2_win_s1_cmd_width_adapter:out_ready
	wire   [16:0] p2_win_s1_cmd_width_adapter_src_channel;                       // p2_win_s1_cmd_width_adapter:out_channel -> p2_win_s1_burst_adapter:sink0_channel
	wire          p2_win_s1_cmd_width_adapter_src_startofpacket;                 // p2_win_s1_cmd_width_adapter:out_startofpacket -> p2_win_s1_burst_adapter:sink0_startofpacket
	wire          p2_win_s1_cmd_width_adapter_src_endofpacket;                   // p2_win_s1_cmd_width_adapter:out_endofpacket -> p2_win_s1_burst_adapter:sink0_endofpacket
	wire          cmd_mux_014_src_valid;                                         // cmd_mux_014:src_valid -> start_s1_cmd_width_adapter:in_valid
	wire  [119:0] cmd_mux_014_src_data;                                          // cmd_mux_014:src_data -> start_s1_cmd_width_adapter:in_data
	wire          cmd_mux_014_src_ready;                                         // start_s1_cmd_width_adapter:in_ready -> cmd_mux_014:src_ready
	wire   [16:0] cmd_mux_014_src_channel;                                       // cmd_mux_014:src_channel -> start_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_014_src_startofpacket;                                 // cmd_mux_014:src_startofpacket -> start_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_014_src_endofpacket;                                   // cmd_mux_014:src_endofpacket -> start_s1_cmd_width_adapter:in_endofpacket
	wire          start_s1_cmd_width_adapter_src_valid;                          // start_s1_cmd_width_adapter:out_valid -> start_s1_burst_adapter:sink0_valid
	wire  [101:0] start_s1_cmd_width_adapter_src_data;                           // start_s1_cmd_width_adapter:out_data -> start_s1_burst_adapter:sink0_data
	wire          start_s1_cmd_width_adapter_src_ready;                          // start_s1_burst_adapter:sink0_ready -> start_s1_cmd_width_adapter:out_ready
	wire   [16:0] start_s1_cmd_width_adapter_src_channel;                        // start_s1_cmd_width_adapter:out_channel -> start_s1_burst_adapter:sink0_channel
	wire          start_s1_cmd_width_adapter_src_startofpacket;                  // start_s1_cmd_width_adapter:out_startofpacket -> start_s1_burst_adapter:sink0_startofpacket
	wire          start_s1_cmd_width_adapter_src_endofpacket;                    // start_s1_cmd_width_adapter:out_endofpacket -> start_s1_burst_adapter:sink0_endofpacket
	wire          cmd_mux_015_src_valid;                                         // cmd_mux_015:src_valid -> jingle_sound_s1_cmd_width_adapter:in_valid
	wire  [119:0] cmd_mux_015_src_data;                                          // cmd_mux_015:src_data -> jingle_sound_s1_cmd_width_adapter:in_data
	wire          cmd_mux_015_src_ready;                                         // jingle_sound_s1_cmd_width_adapter:in_ready -> cmd_mux_015:src_ready
	wire   [16:0] cmd_mux_015_src_channel;                                       // cmd_mux_015:src_channel -> jingle_sound_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_015_src_startofpacket;                                 // cmd_mux_015:src_startofpacket -> jingle_sound_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_015_src_endofpacket;                                   // cmd_mux_015:src_endofpacket -> jingle_sound_s1_cmd_width_adapter:in_endofpacket
	wire          jingle_sound_s1_cmd_width_adapter_src_valid;                   // jingle_sound_s1_cmd_width_adapter:out_valid -> jingle_sound_s1_burst_adapter:sink0_valid
	wire  [101:0] jingle_sound_s1_cmd_width_adapter_src_data;                    // jingle_sound_s1_cmd_width_adapter:out_data -> jingle_sound_s1_burst_adapter:sink0_data
	wire          jingle_sound_s1_cmd_width_adapter_src_ready;                   // jingle_sound_s1_burst_adapter:sink0_ready -> jingle_sound_s1_cmd_width_adapter:out_ready
	wire   [16:0] jingle_sound_s1_cmd_width_adapter_src_channel;                 // jingle_sound_s1_cmd_width_adapter:out_channel -> jingle_sound_s1_burst_adapter:sink0_channel
	wire          jingle_sound_s1_cmd_width_adapter_src_startofpacket;           // jingle_sound_s1_cmd_width_adapter:out_startofpacket -> jingle_sound_s1_burst_adapter:sink0_startofpacket
	wire          jingle_sound_s1_cmd_width_adapter_src_endofpacket;             // jingle_sound_s1_cmd_width_adapter:out_endofpacket -> jingle_sound_s1_burst_adapter:sink0_endofpacket
	wire          cmd_mux_016_src_valid;                                         // cmd_mux_016:src_valid -> wall_s1_cmd_width_adapter:in_valid
	wire  [119:0] cmd_mux_016_src_data;                                          // cmd_mux_016:src_data -> wall_s1_cmd_width_adapter:in_data
	wire          cmd_mux_016_src_ready;                                         // wall_s1_cmd_width_adapter:in_ready -> cmd_mux_016:src_ready
	wire   [16:0] cmd_mux_016_src_channel;                                       // cmd_mux_016:src_channel -> wall_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_016_src_startofpacket;                                 // cmd_mux_016:src_startofpacket -> wall_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_016_src_endofpacket;                                   // cmd_mux_016:src_endofpacket -> wall_s1_cmd_width_adapter:in_endofpacket
	wire          wall_s1_cmd_width_adapter_src_valid;                           // wall_s1_cmd_width_adapter:out_valid -> wall_s1_burst_adapter:sink0_valid
	wire  [101:0] wall_s1_cmd_width_adapter_src_data;                            // wall_s1_cmd_width_adapter:out_data -> wall_s1_burst_adapter:sink0_data
	wire          wall_s1_cmd_width_adapter_src_ready;                           // wall_s1_burst_adapter:sink0_ready -> wall_s1_cmd_width_adapter:out_ready
	wire   [16:0] wall_s1_cmd_width_adapter_src_channel;                         // wall_s1_cmd_width_adapter:out_channel -> wall_s1_burst_adapter:sink0_channel
	wire          wall_s1_cmd_width_adapter_src_startofpacket;                   // wall_s1_cmd_width_adapter:out_startofpacket -> wall_s1_burst_adapter:sink0_startofpacket
	wire          wall_s1_cmd_width_adapter_src_endofpacket;                     // wall_s1_cmd_width_adapter:out_endofpacket -> wall_s1_burst_adapter:sink0_endofpacket
	wire   [16:0] hps_0_h2f_lw_axi_master_wr_limiter_cmd_valid_data;             // hps_0_h2f_lw_axi_master_wr_limiter:cmd_src_valid -> cmd_demux:sink_valid
	wire   [16:0] hps_0_h2f_lw_axi_master_rd_limiter_cmd_valid_data;             // hps_0_h2f_lw_axi_master_rd_limiter:cmd_src_valid -> cmd_demux_001:sink_valid
	wire          vga_ball_0_avalon_slave_0_agent_rdata_fifo_out_valid;          // vga_ball_0_avalon_slave_0_agent_rdata_fifo:out_valid -> avalon_st_adapter:in_0_valid
	wire   [33:0] vga_ball_0_avalon_slave_0_agent_rdata_fifo_out_data;           // vga_ball_0_avalon_slave_0_agent_rdata_fifo:out_data -> avalon_st_adapter:in_0_data
	wire          vga_ball_0_avalon_slave_0_agent_rdata_fifo_out_ready;          // avalon_st_adapter:in_0_ready -> vga_ball_0_avalon_slave_0_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_out_0_valid;                                 // avalon_st_adapter:out_0_valid -> vga_ball_0_avalon_slave_0_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_out_0_data;                                  // avalon_st_adapter:out_0_data -> vga_ball_0_avalon_slave_0_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_out_0_ready;                                 // vga_ball_0_avalon_slave_0_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire    [0:0] avalon_st_adapter_out_0_error;                                 // avalon_st_adapter:out_0_error -> vga_ball_0_avalon_slave_0_agent:rdata_fifo_sink_error
	wire          p1_unit_s1_agent_rdata_fifo_out_valid;                         // p1_unit_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_001:in_0_valid
	wire   [17:0] p1_unit_s1_agent_rdata_fifo_out_data;                          // p1_unit_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_001:in_0_data
	wire          p1_unit_s1_agent_rdata_fifo_out_ready;                         // avalon_st_adapter_001:in_0_ready -> p1_unit_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_001_out_0_valid;                             // avalon_st_adapter_001:out_0_valid -> p1_unit_s1_agent:rdata_fifo_sink_valid
	wire   [17:0] avalon_st_adapter_001_out_0_data;                              // avalon_st_adapter_001:out_0_data -> p1_unit_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_001_out_0_ready;                             // p1_unit_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_001:out_0_ready
	wire    [0:0] avalon_st_adapter_001_out_0_error;                             // avalon_st_adapter_001:out_0_error -> p1_unit_s1_agent:rdata_fifo_sink_error
	wire          p1_die_s1_agent_rdata_fifo_out_valid;                          // p1_die_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_002:in_0_valid
	wire   [17:0] p1_die_s1_agent_rdata_fifo_out_data;                           // p1_die_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_002:in_0_data
	wire          p1_die_s1_agent_rdata_fifo_out_ready;                          // avalon_st_adapter_002:in_0_ready -> p1_die_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_002_out_0_valid;                             // avalon_st_adapter_002:out_0_valid -> p1_die_s1_agent:rdata_fifo_sink_valid
	wire   [17:0] avalon_st_adapter_002_out_0_data;                              // avalon_st_adapter_002:out_0_data -> p1_die_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_002_out_0_ready;                             // p1_die_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_002:out_0_ready
	wire    [0:0] avalon_st_adapter_002_out_0_error;                             // avalon_st_adapter_002:out_0_error -> p1_die_s1_agent:rdata_fifo_sink_error
	wire          p2_unit_s1_agent_rdata_fifo_out_valid;                         // p2_unit_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_003:in_0_valid
	wire   [17:0] p2_unit_s1_agent_rdata_fifo_out_data;                          // p2_unit_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_003:in_0_data
	wire          p2_unit_s1_agent_rdata_fifo_out_ready;                         // avalon_st_adapter_003:in_0_ready -> p2_unit_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_003_out_0_valid;                             // avalon_st_adapter_003:out_0_valid -> p2_unit_s1_agent:rdata_fifo_sink_valid
	wire   [17:0] avalon_st_adapter_003_out_0_data;                              // avalon_st_adapter_003:out_0_data -> p2_unit_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_003_out_0_ready;                             // p2_unit_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_003:out_0_ready
	wire    [0:0] avalon_st_adapter_003_out_0_error;                             // avalon_st_adapter_003:out_0_error -> p2_unit_s1_agent:rdata_fifo_sink_error
	wire          fix_s1_agent_rdata_fifo_out_valid;                             // fix_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_004:in_0_valid
	wire   [17:0] fix_s1_agent_rdata_fifo_out_data;                              // fix_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_004:in_0_data
	wire          fix_s1_agent_rdata_fifo_out_ready;                             // avalon_st_adapter_004:in_0_ready -> fix_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_004_out_0_valid;                             // avalon_st_adapter_004:out_0_valid -> fix_s1_agent:rdata_fifo_sink_valid
	wire   [17:0] avalon_st_adapter_004_out_0_data;                              // avalon_st_adapter_004:out_0_data -> fix_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_004_out_0_ready;                             // fix_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_004:out_0_ready
	wire    [0:0] avalon_st_adapter_004_out_0_error;                             // avalon_st_adapter_004:out_0_error -> fix_s1_agent:rdata_fifo_sink_error
	wire          bomb_s1_agent_rdata_fifo_out_valid;                            // bomb_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_005:in_0_valid
	wire   [17:0] bomb_s1_agent_rdata_fifo_out_data;                             // bomb_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_005:in_0_data
	wire          bomb_s1_agent_rdata_fifo_out_ready;                            // avalon_st_adapter_005:in_0_ready -> bomb_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_005_out_0_valid;                             // avalon_st_adapter_005:out_0_valid -> bomb_s1_agent:rdata_fifo_sink_valid
	wire   [17:0] avalon_st_adapter_005_out_0_data;                              // avalon_st_adapter_005:out_0_data -> bomb_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_005_out_0_ready;                             // bomb_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_005:out_0_ready
	wire    [0:0] avalon_st_adapter_005_out_0_error;                             // avalon_st_adapter_005:out_0_error -> bomb_s1_agent:rdata_fifo_sink_error
	wire          firecenter_s1_agent_rdata_fifo_out_valid;                      // firecenter_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_006:in_0_valid
	wire   [17:0] firecenter_s1_agent_rdata_fifo_out_data;                       // firecenter_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_006:in_0_data
	wire          firecenter_s1_agent_rdata_fifo_out_ready;                      // avalon_st_adapter_006:in_0_ready -> firecenter_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_006_out_0_valid;                             // avalon_st_adapter_006:out_0_valid -> firecenter_s1_agent:rdata_fifo_sink_valid
	wire   [17:0] avalon_st_adapter_006_out_0_data;                              // avalon_st_adapter_006:out_0_data -> firecenter_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_006_out_0_ready;                             // firecenter_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_006:out_0_ready
	wire    [0:0] avalon_st_adapter_006_out_0_error;                             // avalon_st_adapter_006:out_0_error -> firecenter_s1_agent:rdata_fifo_sink_error
	wire          firehori_s1_agent_rdata_fifo_out_valid;                        // firehori_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_007:in_0_valid
	wire   [17:0] firehori_s1_agent_rdata_fifo_out_data;                         // firehori_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_007:in_0_data
	wire          firehori_s1_agent_rdata_fifo_out_ready;                        // avalon_st_adapter_007:in_0_ready -> firehori_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_007_out_0_valid;                             // avalon_st_adapter_007:out_0_valid -> firehori_s1_agent:rdata_fifo_sink_valid
	wire   [17:0] avalon_st_adapter_007_out_0_data;                              // avalon_st_adapter_007:out_0_data -> firehori_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_007_out_0_ready;                             // firehori_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_007:out_0_ready
	wire    [0:0] avalon_st_adapter_007_out_0_error;                             // avalon_st_adapter_007:out_0_error -> firehori_s1_agent:rdata_fifo_sink_error
	wire          fireverti_s1_agent_rdata_fifo_out_valid;                       // fireverti_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_008:in_0_valid
	wire   [17:0] fireverti_s1_agent_rdata_fifo_out_data;                        // fireverti_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_008:in_0_data
	wire          fireverti_s1_agent_rdata_fifo_out_ready;                       // avalon_st_adapter_008:in_0_ready -> fireverti_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_008_out_0_valid;                             // avalon_st_adapter_008:out_0_valid -> fireverti_s1_agent:rdata_fifo_sink_valid
	wire   [17:0] avalon_st_adapter_008_out_0_data;                              // avalon_st_adapter_008:out_0_data -> fireverti_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_008_out_0_ready;                             // fireverti_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_008:out_0_ready
	wire    [0:0] avalon_st_adapter_008_out_0_error;                             // avalon_st_adapter_008:out_0_error -> fireverti_s1_agent:rdata_fifo_sink_error
	wire          p2_die_s1_agent_rdata_fifo_out_valid;                          // p2_die_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_009:in_0_valid
	wire   [17:0] p2_die_s1_agent_rdata_fifo_out_data;                           // p2_die_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_009:in_0_data
	wire          p2_die_s1_agent_rdata_fifo_out_ready;                          // avalon_st_adapter_009:in_0_ready -> p2_die_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_009_out_0_valid;                             // avalon_st_adapter_009:out_0_valid -> p2_die_s1_agent:rdata_fifo_sink_valid
	wire   [17:0] avalon_st_adapter_009_out_0_data;                              // avalon_st_adapter_009:out_0_data -> p2_die_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_009_out_0_ready;                             // p2_die_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_009:out_0_ready
	wire    [0:0] avalon_st_adapter_009_out_0_error;                             // avalon_st_adapter_009:out_0_error -> p2_die_s1_agent:rdata_fifo_sink_error
	wire          map_unit_s1_agent_rdata_fifo_out_valid;                        // map_unit_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_010:in_0_valid
	wire    [9:0] map_unit_s1_agent_rdata_fifo_out_data;                         // map_unit_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_010:in_0_data
	wire          map_unit_s1_agent_rdata_fifo_out_ready;                        // avalon_st_adapter_010:in_0_ready -> map_unit_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_010_out_0_valid;                             // avalon_st_adapter_010:out_0_valid -> map_unit_s1_agent:rdata_fifo_sink_valid
	wire    [9:0] avalon_st_adapter_010_out_0_data;                              // avalon_st_adapter_010:out_0_data -> map_unit_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_010_out_0_ready;                             // map_unit_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_010:out_0_ready
	wire    [0:0] avalon_st_adapter_010_out_0_error;                             // avalon_st_adapter_010:out_0_error -> map_unit_s1_agent:rdata_fifo_sink_error
	wire          explode_sound_s1_agent_rdata_fifo_out_valid;                   // explode_sound_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_011:in_0_valid
	wire   [17:0] explode_sound_s1_agent_rdata_fifo_out_data;                    // explode_sound_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_011:in_0_data
	wire          explode_sound_s1_agent_rdata_fifo_out_ready;                   // avalon_st_adapter_011:in_0_ready -> explode_sound_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_011_out_0_valid;                             // avalon_st_adapter_011:out_0_valid -> explode_sound_s1_agent:rdata_fifo_sink_valid
	wire   [17:0] avalon_st_adapter_011_out_0_data;                              // avalon_st_adapter_011:out_0_data -> explode_sound_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_011_out_0_ready;                             // explode_sound_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_011:out_0_ready
	wire    [0:0] avalon_st_adapter_011_out_0_error;                             // avalon_st_adapter_011:out_0_error -> explode_sound_s1_agent:rdata_fifo_sink_error
	wire          p1_win_s1_agent_rdata_fifo_out_valid;                          // p1_win_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_012:in_0_valid
	wire   [17:0] p1_win_s1_agent_rdata_fifo_out_data;                           // p1_win_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_012:in_0_data
	wire          p1_win_s1_agent_rdata_fifo_out_ready;                          // avalon_st_adapter_012:in_0_ready -> p1_win_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_012_out_0_valid;                             // avalon_st_adapter_012:out_0_valid -> p1_win_s1_agent:rdata_fifo_sink_valid
	wire   [17:0] avalon_st_adapter_012_out_0_data;                              // avalon_st_adapter_012:out_0_data -> p1_win_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_012_out_0_ready;                             // p1_win_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_012:out_0_ready
	wire    [0:0] avalon_st_adapter_012_out_0_error;                             // avalon_st_adapter_012:out_0_error -> p1_win_s1_agent:rdata_fifo_sink_error
	wire          p2_win_s1_agent_rdata_fifo_out_valid;                          // p2_win_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_013:in_0_valid
	wire   [17:0] p2_win_s1_agent_rdata_fifo_out_data;                           // p2_win_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_013:in_0_data
	wire          p2_win_s1_agent_rdata_fifo_out_ready;                          // avalon_st_adapter_013:in_0_ready -> p2_win_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_013_out_0_valid;                             // avalon_st_adapter_013:out_0_valid -> p2_win_s1_agent:rdata_fifo_sink_valid
	wire   [17:0] avalon_st_adapter_013_out_0_data;                              // avalon_st_adapter_013:out_0_data -> p2_win_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_013_out_0_ready;                             // p2_win_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_013:out_0_ready
	wire    [0:0] avalon_st_adapter_013_out_0_error;                             // avalon_st_adapter_013:out_0_error -> p2_win_s1_agent:rdata_fifo_sink_error
	wire          start_s1_agent_rdata_fifo_out_valid;                           // start_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_014:in_0_valid
	wire   [17:0] start_s1_agent_rdata_fifo_out_data;                            // start_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_014:in_0_data
	wire          start_s1_agent_rdata_fifo_out_ready;                           // avalon_st_adapter_014:in_0_ready -> start_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_014_out_0_valid;                             // avalon_st_adapter_014:out_0_valid -> start_s1_agent:rdata_fifo_sink_valid
	wire   [17:0] avalon_st_adapter_014_out_0_data;                              // avalon_st_adapter_014:out_0_data -> start_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_014_out_0_ready;                             // start_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_014:out_0_ready
	wire    [0:0] avalon_st_adapter_014_out_0_error;                             // avalon_st_adapter_014:out_0_error -> start_s1_agent:rdata_fifo_sink_error
	wire          jingle_sound_s1_agent_rdata_fifo_out_valid;                    // jingle_sound_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_015:in_0_valid
	wire   [17:0] jingle_sound_s1_agent_rdata_fifo_out_data;                     // jingle_sound_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_015:in_0_data
	wire          jingle_sound_s1_agent_rdata_fifo_out_ready;                    // avalon_st_adapter_015:in_0_ready -> jingle_sound_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_015_out_0_valid;                             // avalon_st_adapter_015:out_0_valid -> jingle_sound_s1_agent:rdata_fifo_sink_valid
	wire   [17:0] avalon_st_adapter_015_out_0_data;                              // avalon_st_adapter_015:out_0_data -> jingle_sound_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_015_out_0_ready;                             // jingle_sound_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_015:out_0_ready
	wire    [0:0] avalon_st_adapter_015_out_0_error;                             // avalon_st_adapter_015:out_0_error -> jingle_sound_s1_agent:rdata_fifo_sink_error
	wire          wall_s1_agent_rdata_fifo_out_valid;                            // wall_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_016:in_0_valid
	wire   [17:0] wall_s1_agent_rdata_fifo_out_data;                             // wall_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_016:in_0_data
	wire          wall_s1_agent_rdata_fifo_out_ready;                            // avalon_st_adapter_016:in_0_ready -> wall_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_016_out_0_valid;                             // avalon_st_adapter_016:out_0_valid -> wall_s1_agent:rdata_fifo_sink_valid
	wire   [17:0] avalon_st_adapter_016_out_0_data;                              // avalon_st_adapter_016:out_0_data -> wall_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_016_out_0_ready;                             // wall_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_016:out_0_ready
	wire    [0:0] avalon_st_adapter_016_out_0_error;                             // avalon_st_adapter_016:out_0_error -> wall_s1_agent:rdata_fifo_sink_error

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (5),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) vga_ball_0_avalon_slave_0_translator (
		.clk                    (clk_0_clk_clk),                                    //                      clk.clk
		.reset                  (vga_ball_0_reset_reset_bridge_in_reset_reset),     //                    reset.reset
		.uav_address            (vga_ball_0_avalon_slave_0_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (vga_ball_0_avalon_slave_0_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (vga_ball_0_avalon_slave_0_agent_m0_read),          //                         .read
		.uav_write              (vga_ball_0_avalon_slave_0_agent_m0_write),         //                         .write
		.uav_waitrequest        (vga_ball_0_avalon_slave_0_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (vga_ball_0_avalon_slave_0_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (vga_ball_0_avalon_slave_0_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (vga_ball_0_avalon_slave_0_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (vga_ball_0_avalon_slave_0_agent_m0_writedata),     //                         .writedata
		.uav_lock               (vga_ball_0_avalon_slave_0_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (vga_ball_0_avalon_slave_0_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (vga_ball_0_avalon_slave_0_address),                //      avalon_anti_slave_0.address
		.av_write               (vga_ball_0_avalon_slave_0_write),                  //                         .write
		.av_writedata           (vga_ball_0_avalon_slave_0_writedata),              //                         .writedata
		.av_chipselect          (vga_ball_0_avalon_slave_0_chipselect),             //                         .chipselect
		.av_read                (),                                                 //              (terminated)
		.av_readdata            (32'b11011110101011011101111010101101),             //              (terminated)
		.av_begintransfer       (),                                                 //              (terminated)
		.av_beginbursttransfer  (),                                                 //              (terminated)
		.av_burstcount          (),                                                 //              (terminated)
		.av_byteenable          (),                                                 //              (terminated)
		.av_readdatavalid       (1'b0),                                             //              (terminated)
		.av_waitrequest         (1'b0),                                             //              (terminated)
		.av_writebyteenable     (),                                                 //              (terminated)
		.av_lock                (),                                                 //              (terminated)
		.av_clken               (),                                                 //              (terminated)
		.uav_clken              (1'b0),                                             //              (terminated)
		.av_debugaccess         (),                                                 //              (terminated)
		.av_outputenable        (),                                                 //              (terminated)
		.uav_response           (),                                                 //              (terminated)
		.av_response            (2'b00),                                            //              (terminated)
		.uav_writeresponsevalid (),                                                 //              (terminated)
		.av_writeresponsevalid  (1'b0)                                              //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (10),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (16),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (2),
		.UAV_BYTEENABLE_W               (2),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (2),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (2),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) p1_unit_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (vga_ball_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (p1_unit_s1_agent_m0_address),                  // avalon_universal_slave_0.address
		.uav_burstcount         (p1_unit_s1_agent_m0_burstcount),               //                         .burstcount
		.uav_read               (p1_unit_s1_agent_m0_read),                     //                         .read
		.uav_write              (p1_unit_s1_agent_m0_write),                    //                         .write
		.uav_waitrequest        (p1_unit_s1_agent_m0_waitrequest),              //                         .waitrequest
		.uav_readdatavalid      (p1_unit_s1_agent_m0_readdatavalid),            //                         .readdatavalid
		.uav_byteenable         (p1_unit_s1_agent_m0_byteenable),               //                         .byteenable
		.uav_readdata           (p1_unit_s1_agent_m0_readdata),                 //                         .readdata
		.uav_writedata          (p1_unit_s1_agent_m0_writedata),                //                         .writedata
		.uav_lock               (p1_unit_s1_agent_m0_lock),                     //                         .lock
		.uav_debugaccess        (p1_unit_s1_agent_m0_debugaccess),              //                         .debugaccess
		.av_address             (p1_unit_s1_address),                           //      avalon_anti_slave_0.address
		.av_write               (p1_unit_s1_write),                             //                         .write
		.av_readdata            (p1_unit_s1_readdata),                          //                         .readdata
		.av_writedata           (p1_unit_s1_writedata),                         //                         .writedata
		.av_byteenable          (p1_unit_s1_byteenable),                        //                         .byteenable
		.av_chipselect          (p1_unit_s1_chipselect),                        //                         .chipselect
		.av_clken               (p1_unit_s1_clken),                             //                         .clken
		.av_debugaccess         (p1_unit_s1_debugaccess),                       //                         .debugaccess
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (8),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (16),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (2),
		.UAV_BYTEENABLE_W               (2),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (2),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (2),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) p1_die_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (vga_ball_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (p1_die_s1_agent_m0_address),                   // avalon_universal_slave_0.address
		.uav_burstcount         (p1_die_s1_agent_m0_burstcount),                //                         .burstcount
		.uav_read               (p1_die_s1_agent_m0_read),                      //                         .read
		.uav_write              (p1_die_s1_agent_m0_write),                     //                         .write
		.uav_waitrequest        (p1_die_s1_agent_m0_waitrequest),               //                         .waitrequest
		.uav_readdatavalid      (p1_die_s1_agent_m0_readdatavalid),             //                         .readdatavalid
		.uav_byteenable         (p1_die_s1_agent_m0_byteenable),                //                         .byteenable
		.uav_readdata           (p1_die_s1_agent_m0_readdata),                  //                         .readdata
		.uav_writedata          (p1_die_s1_agent_m0_writedata),                 //                         .writedata
		.uav_lock               (p1_die_s1_agent_m0_lock),                      //                         .lock
		.uav_debugaccess        (p1_die_s1_agent_m0_debugaccess),               //                         .debugaccess
		.av_address             (p1_die_s1_address),                            //      avalon_anti_slave_0.address
		.av_write               (p1_die_s1_write),                              //                         .write
		.av_readdata            (p1_die_s1_readdata),                           //                         .readdata
		.av_writedata           (p1_die_s1_writedata),                          //                         .writedata
		.av_byteenable          (p1_die_s1_byteenable),                         //                         .byteenable
		.av_chipselect          (p1_die_s1_chipselect),                         //                         .chipselect
		.av_clken               (p1_die_s1_clken),                              //                         .clken
		.av_debugaccess         (p1_die_s1_debugaccess),                        //                         .debugaccess
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (10),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (16),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (2),
		.UAV_BYTEENABLE_W               (2),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (2),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (2),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) p2_unit_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (vga_ball_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (p2_unit_s1_agent_m0_address),                  // avalon_universal_slave_0.address
		.uav_burstcount         (p2_unit_s1_agent_m0_burstcount),               //                         .burstcount
		.uav_read               (p2_unit_s1_agent_m0_read),                     //                         .read
		.uav_write              (p2_unit_s1_agent_m0_write),                    //                         .write
		.uav_waitrequest        (p2_unit_s1_agent_m0_waitrequest),              //                         .waitrequest
		.uav_readdatavalid      (p2_unit_s1_agent_m0_readdatavalid),            //                         .readdatavalid
		.uav_byteenable         (p2_unit_s1_agent_m0_byteenable),               //                         .byteenable
		.uav_readdata           (p2_unit_s1_agent_m0_readdata),                 //                         .readdata
		.uav_writedata          (p2_unit_s1_agent_m0_writedata),                //                         .writedata
		.uav_lock               (p2_unit_s1_agent_m0_lock),                     //                         .lock
		.uav_debugaccess        (p2_unit_s1_agent_m0_debugaccess),              //                         .debugaccess
		.av_address             (p2_unit_s1_address),                           //      avalon_anti_slave_0.address
		.av_write               (p2_unit_s1_write),                             //                         .write
		.av_readdata            (p2_unit_s1_readdata),                          //                         .readdata
		.av_writedata           (p2_unit_s1_writedata),                         //                         .writedata
		.av_byteenable          (p2_unit_s1_byteenable),                        //                         .byteenable
		.av_chipselect          (p2_unit_s1_chipselect),                        //                         .chipselect
		.av_clken               (p2_unit_s1_clken),                             //                         .clken
		.av_debugaccess         (p2_unit_s1_debugaccess),                       //                         .debugaccess
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (8),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (16),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (2),
		.UAV_BYTEENABLE_W               (2),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (2),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (2),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) fix_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (vga_ball_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (fix_s1_agent_m0_address),                      // avalon_universal_slave_0.address
		.uav_burstcount         (fix_s1_agent_m0_burstcount),                   //                         .burstcount
		.uav_read               (fix_s1_agent_m0_read),                         //                         .read
		.uav_write              (fix_s1_agent_m0_write),                        //                         .write
		.uav_waitrequest        (fix_s1_agent_m0_waitrequest),                  //                         .waitrequest
		.uav_readdatavalid      (fix_s1_agent_m0_readdatavalid),                //                         .readdatavalid
		.uav_byteenable         (fix_s1_agent_m0_byteenable),                   //                         .byteenable
		.uav_readdata           (fix_s1_agent_m0_readdata),                     //                         .readdata
		.uav_writedata          (fix_s1_agent_m0_writedata),                    //                         .writedata
		.uav_lock               (fix_s1_agent_m0_lock),                         //                         .lock
		.uav_debugaccess        (fix_s1_agent_m0_debugaccess),                  //                         .debugaccess
		.av_address             (fix_s1_address),                               //      avalon_anti_slave_0.address
		.av_write               (fix_s1_write),                                 //                         .write
		.av_readdata            (fix_s1_readdata),                              //                         .readdata
		.av_writedata           (fix_s1_writedata),                             //                         .writedata
		.av_byteenable          (fix_s1_byteenable),                            //                         .byteenable
		.av_chipselect          (fix_s1_chipselect),                            //                         .chipselect
		.av_clken               (fix_s1_clken),                                 //                         .clken
		.av_debugaccess         (fix_s1_debugaccess),                           //                         .debugaccess
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (8),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (16),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (2),
		.UAV_BYTEENABLE_W               (2),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (2),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (2),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) bomb_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (vga_ball_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (bomb_s1_agent_m0_address),                     // avalon_universal_slave_0.address
		.uav_burstcount         (bomb_s1_agent_m0_burstcount),                  //                         .burstcount
		.uav_read               (bomb_s1_agent_m0_read),                        //                         .read
		.uav_write              (bomb_s1_agent_m0_write),                       //                         .write
		.uav_waitrequest        (bomb_s1_agent_m0_waitrequest),                 //                         .waitrequest
		.uav_readdatavalid      (bomb_s1_agent_m0_readdatavalid),               //                         .readdatavalid
		.uav_byteenable         (bomb_s1_agent_m0_byteenable),                  //                         .byteenable
		.uav_readdata           (bomb_s1_agent_m0_readdata),                    //                         .readdata
		.uav_writedata          (bomb_s1_agent_m0_writedata),                   //                         .writedata
		.uav_lock               (bomb_s1_agent_m0_lock),                        //                         .lock
		.uav_debugaccess        (bomb_s1_agent_m0_debugaccess),                 //                         .debugaccess
		.av_address             (bomb_s1_address),                              //      avalon_anti_slave_0.address
		.av_write               (bomb_s1_write),                                //                         .write
		.av_readdata            (bomb_s1_readdata),                             //                         .readdata
		.av_writedata           (bomb_s1_writedata),                            //                         .writedata
		.av_byteenable          (bomb_s1_byteenable),                           //                         .byteenable
		.av_chipselect          (bomb_s1_chipselect),                           //                         .chipselect
		.av_clken               (bomb_s1_clken),                                //                         .clken
		.av_debugaccess         (bomb_s1_debugaccess),                          //                         .debugaccess
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (8),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (16),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (2),
		.UAV_BYTEENABLE_W               (2),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (2),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (2),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) firecenter_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (vga_ball_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (firecenter_s1_agent_m0_address),               // avalon_universal_slave_0.address
		.uav_burstcount         (firecenter_s1_agent_m0_burstcount),            //                         .burstcount
		.uav_read               (firecenter_s1_agent_m0_read),                  //                         .read
		.uav_write              (firecenter_s1_agent_m0_write),                 //                         .write
		.uav_waitrequest        (firecenter_s1_agent_m0_waitrequest),           //                         .waitrequest
		.uav_readdatavalid      (firecenter_s1_agent_m0_readdatavalid),         //                         .readdatavalid
		.uav_byteenable         (firecenter_s1_agent_m0_byteenable),            //                         .byteenable
		.uav_readdata           (firecenter_s1_agent_m0_readdata),              //                         .readdata
		.uav_writedata          (firecenter_s1_agent_m0_writedata),             //                         .writedata
		.uav_lock               (firecenter_s1_agent_m0_lock),                  //                         .lock
		.uav_debugaccess        (firecenter_s1_agent_m0_debugaccess),           //                         .debugaccess
		.av_address             (firecenter_s1_address),                        //      avalon_anti_slave_0.address
		.av_write               (firecenter_s1_write),                          //                         .write
		.av_readdata            (firecenter_s1_readdata),                       //                         .readdata
		.av_writedata           (firecenter_s1_writedata),                      //                         .writedata
		.av_byteenable          (firecenter_s1_byteenable),                     //                         .byteenable
		.av_chipselect          (firecenter_s1_chipselect),                     //                         .chipselect
		.av_clken               (firecenter_s1_clken),                          //                         .clken
		.av_debugaccess         (firecenter_s1_debugaccess),                    //                         .debugaccess
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (8),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (16),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (2),
		.UAV_BYTEENABLE_W               (2),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (2),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (2),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) firehori_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (vga_ball_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (firehori_s1_agent_m0_address),                 // avalon_universal_slave_0.address
		.uav_burstcount         (firehori_s1_agent_m0_burstcount),              //                         .burstcount
		.uav_read               (firehori_s1_agent_m0_read),                    //                         .read
		.uav_write              (firehori_s1_agent_m0_write),                   //                         .write
		.uav_waitrequest        (firehori_s1_agent_m0_waitrequest),             //                         .waitrequest
		.uav_readdatavalid      (firehori_s1_agent_m0_readdatavalid),           //                         .readdatavalid
		.uav_byteenable         (firehori_s1_agent_m0_byteenable),              //                         .byteenable
		.uav_readdata           (firehori_s1_agent_m0_readdata),                //                         .readdata
		.uav_writedata          (firehori_s1_agent_m0_writedata),               //                         .writedata
		.uav_lock               (firehori_s1_agent_m0_lock),                    //                         .lock
		.uav_debugaccess        (firehori_s1_agent_m0_debugaccess),             //                         .debugaccess
		.av_address             (firehori_s1_address),                          //      avalon_anti_slave_0.address
		.av_write               (firehori_s1_write),                            //                         .write
		.av_readdata            (firehori_s1_readdata),                         //                         .readdata
		.av_writedata           (firehori_s1_writedata),                        //                         .writedata
		.av_byteenable          (firehori_s1_byteenable),                       //                         .byteenable
		.av_chipselect          (firehori_s1_chipselect),                       //                         .chipselect
		.av_clken               (firehori_s1_clken),                            //                         .clken
		.av_debugaccess         (firehori_s1_debugaccess),                      //                         .debugaccess
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (8),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (16),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (2),
		.UAV_BYTEENABLE_W               (2),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (2),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (2),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) fireverti_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (vga_ball_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (fireverti_s1_agent_m0_address),                // avalon_universal_slave_0.address
		.uav_burstcount         (fireverti_s1_agent_m0_burstcount),             //                         .burstcount
		.uav_read               (fireverti_s1_agent_m0_read),                   //                         .read
		.uav_write              (fireverti_s1_agent_m0_write),                  //                         .write
		.uav_waitrequest        (fireverti_s1_agent_m0_waitrequest),            //                         .waitrequest
		.uav_readdatavalid      (fireverti_s1_agent_m0_readdatavalid),          //                         .readdatavalid
		.uav_byteenable         (fireverti_s1_agent_m0_byteenable),             //                         .byteenable
		.uav_readdata           (fireverti_s1_agent_m0_readdata),               //                         .readdata
		.uav_writedata          (fireverti_s1_agent_m0_writedata),              //                         .writedata
		.uav_lock               (fireverti_s1_agent_m0_lock),                   //                         .lock
		.uav_debugaccess        (fireverti_s1_agent_m0_debugaccess),            //                         .debugaccess
		.av_address             (fireverti_s1_address),                         //      avalon_anti_slave_0.address
		.av_write               (fireverti_s1_write),                           //                         .write
		.av_readdata            (fireverti_s1_readdata),                        //                         .readdata
		.av_writedata           (fireverti_s1_writedata),                       //                         .writedata
		.av_byteenable          (fireverti_s1_byteenable),                      //                         .byteenable
		.av_chipselect          (fireverti_s1_chipselect),                      //                         .chipselect
		.av_clken               (fireverti_s1_clken),                           //                         .clken
		.av_debugaccess         (fireverti_s1_debugaccess),                     //                         .debugaccess
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (8),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (16),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (2),
		.UAV_BYTEENABLE_W               (2),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (2),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (2),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) p2_die_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (vga_ball_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (p2_die_s1_agent_m0_address),                   // avalon_universal_slave_0.address
		.uav_burstcount         (p2_die_s1_agent_m0_burstcount),                //                         .burstcount
		.uav_read               (p2_die_s1_agent_m0_read),                      //                         .read
		.uav_write              (p2_die_s1_agent_m0_write),                     //                         .write
		.uav_waitrequest        (p2_die_s1_agent_m0_waitrequest),               //                         .waitrequest
		.uav_readdatavalid      (p2_die_s1_agent_m0_readdatavalid),             //                         .readdatavalid
		.uav_byteenable         (p2_die_s1_agent_m0_byteenable),                //                         .byteenable
		.uav_readdata           (p2_die_s1_agent_m0_readdata),                  //                         .readdata
		.uav_writedata          (p2_die_s1_agent_m0_writedata),                 //                         .writedata
		.uav_lock               (p2_die_s1_agent_m0_lock),                      //                         .lock
		.uav_debugaccess        (p2_die_s1_agent_m0_debugaccess),               //                         .debugaccess
		.av_address             (p2_die_s1_address),                            //      avalon_anti_slave_0.address
		.av_write               (p2_die_s1_write),                              //                         .write
		.av_readdata            (p2_die_s1_readdata),                           //                         .readdata
		.av_writedata           (p2_die_s1_writedata),                          //                         .writedata
		.av_byteenable          (p2_die_s1_byteenable),                         //                         .byteenable
		.av_chipselect          (p2_die_s1_chipselect),                         //                         .chipselect
		.av_clken               (p2_die_s1_clken),                              //                         .clken
		.av_debugaccess         (p2_die_s1_debugaccess),                        //                         .debugaccess
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (11),
		.AV_DATA_W                      (8),
		.UAV_DATA_W                     (8),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (1),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (1),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (1),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) map_unit_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (vga_ball_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (map_unit_s1_agent_m0_address),                 // avalon_universal_slave_0.address
		.uav_burstcount         (map_unit_s1_agent_m0_burstcount),              //                         .burstcount
		.uav_read               (map_unit_s1_agent_m0_read),                    //                         .read
		.uav_write              (map_unit_s1_agent_m0_write),                   //                         .write
		.uav_waitrequest        (map_unit_s1_agent_m0_waitrequest),             //                         .waitrequest
		.uav_readdatavalid      (map_unit_s1_agent_m0_readdatavalid),           //                         .readdatavalid
		.uav_byteenable         (map_unit_s1_agent_m0_byteenable),              //                         .byteenable
		.uav_readdata           (map_unit_s1_agent_m0_readdata),                //                         .readdata
		.uav_writedata          (map_unit_s1_agent_m0_writedata),               //                         .writedata
		.uav_lock               (map_unit_s1_agent_m0_lock),                    //                         .lock
		.uav_debugaccess        (map_unit_s1_agent_m0_debugaccess),             //                         .debugaccess
		.av_address             (map_unit_s1_address),                          //      avalon_anti_slave_0.address
		.av_write               (map_unit_s1_write),                            //                         .write
		.av_readdata            (map_unit_s1_readdata),                         //                         .readdata
		.av_writedata           (map_unit_s1_writedata),                        //                         .writedata
		.av_chipselect          (map_unit_s1_chipselect),                       //                         .chipselect
		.av_clken               (map_unit_s1_clken),                            //                         .clken
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_byteenable          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_debugaccess         (),                                             //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (14),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (16),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (2),
		.UAV_BYTEENABLE_W               (2),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (2),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (2),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) explode_sound_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (vga_ball_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (explode_sound_s1_agent_m0_address),            // avalon_universal_slave_0.address
		.uav_burstcount         (explode_sound_s1_agent_m0_burstcount),         //                         .burstcount
		.uav_read               (explode_sound_s1_agent_m0_read),               //                         .read
		.uav_write              (explode_sound_s1_agent_m0_write),              //                         .write
		.uav_waitrequest        (explode_sound_s1_agent_m0_waitrequest),        //                         .waitrequest
		.uav_readdatavalid      (explode_sound_s1_agent_m0_readdatavalid),      //                         .readdatavalid
		.uav_byteenable         (explode_sound_s1_agent_m0_byteenable),         //                         .byteenable
		.uav_readdata           (explode_sound_s1_agent_m0_readdata),           //                         .readdata
		.uav_writedata          (explode_sound_s1_agent_m0_writedata),          //                         .writedata
		.uav_lock               (explode_sound_s1_agent_m0_lock),               //                         .lock
		.uav_debugaccess        (explode_sound_s1_agent_m0_debugaccess),        //                         .debugaccess
		.av_address             (explode_sound_s1_address),                     //      avalon_anti_slave_0.address
		.av_write               (explode_sound_s1_write),                       //                         .write
		.av_readdata            (explode_sound_s1_readdata),                    //                         .readdata
		.av_writedata           (explode_sound_s1_writedata),                   //                         .writedata
		.av_byteenable          (explode_sound_s1_byteenable),                  //                         .byteenable
		.av_chipselect          (explode_sound_s1_chipselect),                  //                         .chipselect
		.av_clken               (explode_sound_s1_clken),                       //                         .clken
		.av_debugaccess         (explode_sound_s1_debugaccess),                 //                         .debugaccess
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (11),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (16),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (2),
		.UAV_BYTEENABLE_W               (2),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (2),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (2),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) p1_win_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (vga_ball_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (p1_win_s1_agent_m0_address),                   // avalon_universal_slave_0.address
		.uav_burstcount         (p1_win_s1_agent_m0_burstcount),                //                         .burstcount
		.uav_read               (p1_win_s1_agent_m0_read),                      //                         .read
		.uav_write              (p1_win_s1_agent_m0_write),                     //                         .write
		.uav_waitrequest        (p1_win_s1_agent_m0_waitrequest),               //                         .waitrequest
		.uav_readdatavalid      (p1_win_s1_agent_m0_readdatavalid),             //                         .readdatavalid
		.uav_byteenable         (p1_win_s1_agent_m0_byteenable),                //                         .byteenable
		.uav_readdata           (p1_win_s1_agent_m0_readdata),                  //                         .readdata
		.uav_writedata          (p1_win_s1_agent_m0_writedata),                 //                         .writedata
		.uav_lock               (p1_win_s1_agent_m0_lock),                      //                         .lock
		.uav_debugaccess        (p1_win_s1_agent_m0_debugaccess),               //                         .debugaccess
		.av_address             (p1_win_s1_address),                            //      avalon_anti_slave_0.address
		.av_write               (p1_win_s1_write),                              //                         .write
		.av_readdata            (p1_win_s1_readdata),                           //                         .readdata
		.av_writedata           (p1_win_s1_writedata),                          //                         .writedata
		.av_byteenable          (p1_win_s1_byteenable),                         //                         .byteenable
		.av_chipselect          (p1_win_s1_chipselect),                         //                         .chipselect
		.av_clken               (p1_win_s1_clken),                              //                         .clken
		.av_debugaccess         (p1_win_s1_debugaccess),                        //                         .debugaccess
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (11),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (16),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (2),
		.UAV_BYTEENABLE_W               (2),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (2),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (2),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) p2_win_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (vga_ball_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (p2_win_s1_agent_m0_address),                   // avalon_universal_slave_0.address
		.uav_burstcount         (p2_win_s1_agent_m0_burstcount),                //                         .burstcount
		.uav_read               (p2_win_s1_agent_m0_read),                      //                         .read
		.uav_write              (p2_win_s1_agent_m0_write),                     //                         .write
		.uav_waitrequest        (p2_win_s1_agent_m0_waitrequest),               //                         .waitrequest
		.uav_readdatavalid      (p2_win_s1_agent_m0_readdatavalid),             //                         .readdatavalid
		.uav_byteenable         (p2_win_s1_agent_m0_byteenable),                //                         .byteenable
		.uav_readdata           (p2_win_s1_agent_m0_readdata),                  //                         .readdata
		.uav_writedata          (p2_win_s1_agent_m0_writedata),                 //                         .writedata
		.uav_lock               (p2_win_s1_agent_m0_lock),                      //                         .lock
		.uav_debugaccess        (p2_win_s1_agent_m0_debugaccess),               //                         .debugaccess
		.av_address             (p2_win_s1_address),                            //      avalon_anti_slave_0.address
		.av_write               (p2_win_s1_write),                              //                         .write
		.av_readdata            (p2_win_s1_readdata),                           //                         .readdata
		.av_writedata           (p2_win_s1_writedata),                          //                         .writedata
		.av_byteenable          (p2_win_s1_byteenable),                         //                         .byteenable
		.av_chipselect          (p2_win_s1_chipselect),                         //                         .chipselect
		.av_clken               (p2_win_s1_clken),                              //                         .clken
		.av_debugaccess         (p2_win_s1_debugaccess),                        //                         .debugaccess
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (12),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (16),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (2),
		.UAV_BYTEENABLE_W               (2),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (2),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (2),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) start_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (vga_ball_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (start_s1_agent_m0_address),                    // avalon_universal_slave_0.address
		.uav_burstcount         (start_s1_agent_m0_burstcount),                 //                         .burstcount
		.uav_read               (start_s1_agent_m0_read),                       //                         .read
		.uav_write              (start_s1_agent_m0_write),                      //                         .write
		.uav_waitrequest        (start_s1_agent_m0_waitrequest),                //                         .waitrequest
		.uav_readdatavalid      (start_s1_agent_m0_readdatavalid),              //                         .readdatavalid
		.uav_byteenable         (start_s1_agent_m0_byteenable),                 //                         .byteenable
		.uav_readdata           (start_s1_agent_m0_readdata),                   //                         .readdata
		.uav_writedata          (start_s1_agent_m0_writedata),                  //                         .writedata
		.uav_lock               (start_s1_agent_m0_lock),                       //                         .lock
		.uav_debugaccess        (start_s1_agent_m0_debugaccess),                //                         .debugaccess
		.av_address             (start_s1_address),                             //      avalon_anti_slave_0.address
		.av_write               (start_s1_write),                               //                         .write
		.av_readdata            (start_s1_readdata),                            //                         .readdata
		.av_writedata           (start_s1_writedata),                           //                         .writedata
		.av_byteenable          (start_s1_byteenable),                          //                         .byteenable
		.av_chipselect          (start_s1_chipselect),                          //                         .chipselect
		.av_clken               (start_s1_clken),                               //                         .clken
		.av_debugaccess         (start_s1_debugaccess),                         //                         .debugaccess
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (14),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (16),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (2),
		.UAV_BYTEENABLE_W               (2),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (2),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (2),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) jingle_sound_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (vga_ball_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (jingle_sound_s1_agent_m0_address),             // avalon_universal_slave_0.address
		.uav_burstcount         (jingle_sound_s1_agent_m0_burstcount),          //                         .burstcount
		.uav_read               (jingle_sound_s1_agent_m0_read),                //                         .read
		.uav_write              (jingle_sound_s1_agent_m0_write),               //                         .write
		.uav_waitrequest        (jingle_sound_s1_agent_m0_waitrequest),         //                         .waitrequest
		.uav_readdatavalid      (jingle_sound_s1_agent_m0_readdatavalid),       //                         .readdatavalid
		.uav_byteenable         (jingle_sound_s1_agent_m0_byteenable),          //                         .byteenable
		.uav_readdata           (jingle_sound_s1_agent_m0_readdata),            //                         .readdata
		.uav_writedata          (jingle_sound_s1_agent_m0_writedata),           //                         .writedata
		.uav_lock               (jingle_sound_s1_agent_m0_lock),                //                         .lock
		.uav_debugaccess        (jingle_sound_s1_agent_m0_debugaccess),         //                         .debugaccess
		.av_address             (jingle_sound_s1_address),                      //      avalon_anti_slave_0.address
		.av_write               (jingle_sound_s1_write),                        //                         .write
		.av_readdata            (jingle_sound_s1_readdata),                     //                         .readdata
		.av_writedata           (jingle_sound_s1_writedata),                    //                         .writedata
		.av_byteenable          (jingle_sound_s1_byteenable),                   //                         .byteenable
		.av_chipselect          (jingle_sound_s1_chipselect),                   //                         .chipselect
		.av_clken               (jingle_sound_s1_clken),                        //                         .clken
		.av_debugaccess         (jingle_sound_s1_debugaccess),                  //                         .debugaccess
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (8),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (16),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (2),
		.UAV_BYTEENABLE_W               (2),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (2),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (2),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) wall_s1_translator (
		.clk                    (clk_0_clk_clk),                                //                      clk.clk
		.reset                  (vga_ball_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (wall_s1_agent_m0_address),                     // avalon_universal_slave_0.address
		.uav_burstcount         (wall_s1_agent_m0_burstcount),                  //                         .burstcount
		.uav_read               (wall_s1_agent_m0_read),                        //                         .read
		.uav_write              (wall_s1_agent_m0_write),                       //                         .write
		.uav_waitrequest        (wall_s1_agent_m0_waitrequest),                 //                         .waitrequest
		.uav_readdatavalid      (wall_s1_agent_m0_readdatavalid),               //                         .readdatavalid
		.uav_byteenable         (wall_s1_agent_m0_byteenable),                  //                         .byteenable
		.uav_readdata           (wall_s1_agent_m0_readdata),                    //                         .readdata
		.uav_writedata          (wall_s1_agent_m0_writedata),                   //                         .writedata
		.uav_lock               (wall_s1_agent_m0_lock),                        //                         .lock
		.uav_debugaccess        (wall_s1_agent_m0_debugaccess),                 //                         .debugaccess
		.av_address             (wall_s1_address),                              //      avalon_anti_slave_0.address
		.av_write               (wall_s1_write),                                //                         .write
		.av_readdata            (wall_s1_readdata),                             //                         .readdata
		.av_writedata           (wall_s1_writedata),                            //                         .writedata
		.av_byteenable          (wall_s1_byteenable),                           //                         .byteenable
		.av_chipselect          (wall_s1_chipselect),                           //                         .chipselect
		.av_clken               (wall_s1_clken),                                //                         .clken
		.av_debugaccess         (wall_s1_debugaccess),                          //                         .debugaccess
		.av_read                (),                                             //              (terminated)
		.av_begintransfer       (),                                             //              (terminated)
		.av_beginbursttransfer  (),                                             //              (terminated)
		.av_burstcount          (),                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                         //              (terminated)
		.av_waitrequest         (1'b0),                                         //              (terminated)
		.av_writebyteenable     (),                                             //              (terminated)
		.av_lock                (),                                             //              (terminated)
		.uav_clken              (1'b0),                                         //              (terminated)
		.av_outputenable        (),                                             //              (terminated)
		.uav_response           (),                                             //              (terminated)
		.av_response            (2'b00),                                        //              (terminated)
		.uav_writeresponsevalid (),                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                          //              (terminated)
	);

	altera_merlin_axi_master_ni #(
		.ID_WIDTH                  (12),
		.ADDR_WIDTH                (21),
		.RDATA_WIDTH               (32),
		.WDATA_WIDTH               (32),
		.ADDR_USER_WIDTH           (1),
		.DATA_USER_WIDTH           (1),
		.AXI_BURST_LENGTH_WIDTH    (4),
		.AXI_LOCK_WIDTH            (2),
		.AXI_VERSION               ("AXI3"),
		.WRITE_ISSUING_CAPABILITY  (8),
		.READ_ISSUING_CAPABILITY   (8),
		.PKT_BEGIN_BURST           (84),
		.PKT_CACHE_H               (114),
		.PKT_CACHE_L               (111),
		.PKT_ADDR_SIDEBAND_H       (82),
		.PKT_ADDR_SIDEBAND_L       (82),
		.PKT_PROTECTION_H          (110),
		.PKT_PROTECTION_L          (108),
		.PKT_BURST_SIZE_H          (79),
		.PKT_BURST_SIZE_L          (77),
		.PKT_BURST_TYPE_H          (81),
		.PKT_BURST_TYPE_L          (80),
		.PKT_RESPONSE_STATUS_L     (115),
		.PKT_RESPONSE_STATUS_H     (116),
		.PKT_BURSTWRAP_H           (76),
		.PKT_BURSTWRAP_L           (70),
		.PKT_BYTE_CNT_H            (69),
		.PKT_BYTE_CNT_L            (63),
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_EXCLUSIVE       (62),
		.PKT_TRANS_LOCK            (61),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (90),
		.PKT_SRC_ID_L              (86),
		.PKT_DEST_ID_H             (95),
		.PKT_DEST_ID_L             (91),
		.PKT_THREAD_ID_H           (107),
		.PKT_THREAD_ID_L           (96),
		.PKT_QOS_L                 (85),
		.PKT_QOS_H                 (85),
		.PKT_ORI_BURST_SIZE_L      (117),
		.PKT_ORI_BURST_SIZE_H      (119),
		.PKT_DATA_SIDEBAND_H       (83),
		.PKT_DATA_SIDEBAND_L       (83),
		.ST_DATA_W                 (120),
		.ST_CHANNEL_W              (17),
		.ID                        (0)
	) hps_0_h2f_lw_axi_master_agent (
		.aclk                   (clk_0_clk_clk),                                                        //              clk.clk
		.aresetn                (~hps_0_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), //        clk_reset.reset_n
		.write_cp_valid         (hps_0_h2f_lw_axi_master_agent_write_cp_valid),                         //         write_cp.valid
		.write_cp_data          (hps_0_h2f_lw_axi_master_agent_write_cp_data),                          //                 .data
		.write_cp_startofpacket (hps_0_h2f_lw_axi_master_agent_write_cp_startofpacket),                 //                 .startofpacket
		.write_cp_endofpacket   (hps_0_h2f_lw_axi_master_agent_write_cp_endofpacket),                   //                 .endofpacket
		.write_cp_ready         (hps_0_h2f_lw_axi_master_agent_write_cp_ready),                         //                 .ready
		.write_rp_valid         (hps_0_h2f_lw_axi_master_wr_limiter_rsp_src_valid),                     //         write_rp.valid
		.write_rp_data          (hps_0_h2f_lw_axi_master_wr_limiter_rsp_src_data),                      //                 .data
		.write_rp_channel       (hps_0_h2f_lw_axi_master_wr_limiter_rsp_src_channel),                   //                 .channel
		.write_rp_startofpacket (hps_0_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket),             //                 .startofpacket
		.write_rp_endofpacket   (hps_0_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket),               //                 .endofpacket
		.write_rp_ready         (hps_0_h2f_lw_axi_master_wr_limiter_rsp_src_ready),                     //                 .ready
		.read_cp_valid          (hps_0_h2f_lw_axi_master_agent_read_cp_valid),                          //          read_cp.valid
		.read_cp_data           (hps_0_h2f_lw_axi_master_agent_read_cp_data),                           //                 .data
		.read_cp_startofpacket  (hps_0_h2f_lw_axi_master_agent_read_cp_startofpacket),                  //                 .startofpacket
		.read_cp_endofpacket    (hps_0_h2f_lw_axi_master_agent_read_cp_endofpacket),                    //                 .endofpacket
		.read_cp_ready          (hps_0_h2f_lw_axi_master_agent_read_cp_ready),                          //                 .ready
		.read_rp_valid          (hps_0_h2f_lw_axi_master_rd_limiter_rsp_src_valid),                     //          read_rp.valid
		.read_rp_data           (hps_0_h2f_lw_axi_master_rd_limiter_rsp_src_data),                      //                 .data
		.read_rp_channel        (hps_0_h2f_lw_axi_master_rd_limiter_rsp_src_channel),                   //                 .channel
		.read_rp_startofpacket  (hps_0_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket),             //                 .startofpacket
		.read_rp_endofpacket    (hps_0_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket),               //                 .endofpacket
		.read_rp_ready          (hps_0_h2f_lw_axi_master_rd_limiter_rsp_src_ready),                     //                 .ready
		.awid                   (hps_0_h2f_lw_axi_master_awid),                                         // altera_axi_slave.awid
		.awaddr                 (hps_0_h2f_lw_axi_master_awaddr),                                       //                 .awaddr
		.awlen                  (hps_0_h2f_lw_axi_master_awlen),                                        //                 .awlen
		.awsize                 (hps_0_h2f_lw_axi_master_awsize),                                       //                 .awsize
		.awburst                (hps_0_h2f_lw_axi_master_awburst),                                      //                 .awburst
		.awlock                 (hps_0_h2f_lw_axi_master_awlock),                                       //                 .awlock
		.awcache                (hps_0_h2f_lw_axi_master_awcache),                                      //                 .awcache
		.awprot                 (hps_0_h2f_lw_axi_master_awprot),                                       //                 .awprot
		.awvalid                (hps_0_h2f_lw_axi_master_awvalid),                                      //                 .awvalid
		.awready                (hps_0_h2f_lw_axi_master_awready),                                      //                 .awready
		.wid                    (hps_0_h2f_lw_axi_master_wid),                                          //                 .wid
		.wdata                  (hps_0_h2f_lw_axi_master_wdata),                                        //                 .wdata
		.wstrb                  (hps_0_h2f_lw_axi_master_wstrb),                                        //                 .wstrb
		.wlast                  (hps_0_h2f_lw_axi_master_wlast),                                        //                 .wlast
		.wvalid                 (hps_0_h2f_lw_axi_master_wvalid),                                       //                 .wvalid
		.wready                 (hps_0_h2f_lw_axi_master_wready),                                       //                 .wready
		.bid                    (hps_0_h2f_lw_axi_master_bid),                                          //                 .bid
		.bresp                  (hps_0_h2f_lw_axi_master_bresp),                                        //                 .bresp
		.bvalid                 (hps_0_h2f_lw_axi_master_bvalid),                                       //                 .bvalid
		.bready                 (hps_0_h2f_lw_axi_master_bready),                                       //                 .bready
		.arid                   (hps_0_h2f_lw_axi_master_arid),                                         //                 .arid
		.araddr                 (hps_0_h2f_lw_axi_master_araddr),                                       //                 .araddr
		.arlen                  (hps_0_h2f_lw_axi_master_arlen),                                        //                 .arlen
		.arsize                 (hps_0_h2f_lw_axi_master_arsize),                                       //                 .arsize
		.arburst                (hps_0_h2f_lw_axi_master_arburst),                                      //                 .arburst
		.arlock                 (hps_0_h2f_lw_axi_master_arlock),                                       //                 .arlock
		.arcache                (hps_0_h2f_lw_axi_master_arcache),                                      //                 .arcache
		.arprot                 (hps_0_h2f_lw_axi_master_arprot),                                       //                 .arprot
		.arvalid                (hps_0_h2f_lw_axi_master_arvalid),                                      //                 .arvalid
		.arready                (hps_0_h2f_lw_axi_master_arready),                                      //                 .arready
		.rid                    (hps_0_h2f_lw_axi_master_rid),                                          //                 .rid
		.rdata                  (hps_0_h2f_lw_axi_master_rdata),                                        //                 .rdata
		.rresp                  (hps_0_h2f_lw_axi_master_rresp),                                        //                 .rresp
		.rlast                  (hps_0_h2f_lw_axi_master_rlast),                                        //                 .rlast
		.rvalid                 (hps_0_h2f_lw_axi_master_rvalid),                                       //                 .rvalid
		.rready                 (hps_0_h2f_lw_axi_master_rready),                                       //                 .rready
		.awuser                 (1'b0),                                                                 //      (terminated)
		.aruser                 (1'b0),                                                                 //      (terminated)
		.awqos                  (4'b0000),                                                              //      (terminated)
		.arqos                  (4'b0000),                                                              //      (terminated)
		.awregion               (4'b0000),                                                              //      (terminated)
		.arregion               (4'b0000),                                                              //      (terminated)
		.wuser                  (1'b0),                                                                 //      (terminated)
		.ruser                  (),                                                                     //      (terminated)
		.buser                  ()                                                                      //      (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (119),
		.PKT_ORI_BURST_SIZE_L      (117),
		.PKT_RESPONSE_STATUS_H     (116),
		.PKT_RESPONSE_STATUS_L     (115),
		.PKT_BURST_SIZE_H          (79),
		.PKT_BURST_SIZE_L          (77),
		.PKT_TRANS_LOCK            (61),
		.PKT_BEGIN_BURST           (84),
		.PKT_PROTECTION_H          (110),
		.PKT_PROTECTION_L          (108),
		.PKT_BURSTWRAP_H           (76),
		.PKT_BURSTWRAP_L           (70),
		.PKT_BYTE_CNT_H            (69),
		.PKT_BYTE_CNT_L            (63),
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (90),
		.PKT_SRC_ID_L              (86),
		.PKT_DEST_ID_H             (95),
		.PKT_DEST_ID_L             (91),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (17),
		.ST_DATA_W                 (120),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) vga_ball_0_avalon_slave_0_agent (
		.clk                     (clk_0_clk_clk),                                                 //             clk.clk
		.reset                   (vga_ball_0_reset_reset_bridge_in_reset_reset),                  //       clk_reset.reset
		.m0_address              (vga_ball_0_avalon_slave_0_agent_m0_address),                    //              m0.address
		.m0_burstcount           (vga_ball_0_avalon_slave_0_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (vga_ball_0_avalon_slave_0_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (vga_ball_0_avalon_slave_0_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (vga_ball_0_avalon_slave_0_agent_m0_lock),                       //                .lock
		.m0_readdata             (vga_ball_0_avalon_slave_0_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (vga_ball_0_avalon_slave_0_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (vga_ball_0_avalon_slave_0_agent_m0_read),                       //                .read
		.m0_waitrequest          (vga_ball_0_avalon_slave_0_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (vga_ball_0_avalon_slave_0_agent_m0_writedata),                  //                .writedata
		.m0_write                (vga_ball_0_avalon_slave_0_agent_m0_write),                      //                .write
		.rp_endofpacket          (vga_ball_0_avalon_slave_0_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (vga_ball_0_avalon_slave_0_agent_rp_ready),                      //                .ready
		.rp_valid                (vga_ball_0_avalon_slave_0_agent_rp_valid),                      //                .valid
		.rp_data                 (vga_ball_0_avalon_slave_0_agent_rp_data),                       //                .data
		.rp_startofpacket        (vga_ball_0_avalon_slave_0_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (vga_ball_0_avalon_slave_0_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (vga_ball_0_avalon_slave_0_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (vga_ball_0_avalon_slave_0_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (vga_ball_0_avalon_slave_0_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (vga_ball_0_avalon_slave_0_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (vga_ball_0_avalon_slave_0_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (vga_ball_0_avalon_slave_0_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (vga_ball_0_avalon_slave_0_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (vga_ball_0_avalon_slave_0_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (vga_ball_0_avalon_slave_0_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (vga_ball_0_avalon_slave_0_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (vga_ball_0_avalon_slave_0_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (vga_ball_0_avalon_slave_0_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (vga_ball_0_avalon_slave_0_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (vga_ball_0_avalon_slave_0_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (vga_ball_0_avalon_slave_0_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                                 // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                                 //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                                  //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                                 //                .error
		.rdata_fifo_src_ready    (vga_ball_0_avalon_slave_0_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (vga_ball_0_avalon_slave_0_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (vga_ball_0_avalon_slave_0_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                         //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                           //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (121),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) vga_ball_0_avalon_slave_0_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                              //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset),               // clk_reset.reset
		.in_data           (vga_ball_0_avalon_slave_0_agent_rf_source_data),             //        in.data
		.in_valid          (vga_ball_0_avalon_slave_0_agent_rf_source_valid),            //          .valid
		.in_ready          (vga_ball_0_avalon_slave_0_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (vga_ball_0_avalon_slave_0_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (vga_ball_0_avalon_slave_0_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (vga_ball_0_avalon_slave_0_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (vga_ball_0_avalon_slave_0_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (vga_ball_0_avalon_slave_0_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (vga_ball_0_avalon_slave_0_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (vga_ball_0_avalon_slave_0_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                      // (terminated)
		.csr_read          (1'b0),                                                       // (terminated)
		.csr_write         (1'b0),                                                       // (terminated)
		.csr_readdata      (),                                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                       // (terminated)
		.almost_full_data  (),                                                           // (terminated)
		.almost_empty_data (),                                                           // (terminated)
		.in_empty          (1'b0),                                                       // (terminated)
		.out_empty         (),                                                           // (terminated)
		.in_error          (1'b0),                                                       // (terminated)
		.out_error         (),                                                           // (terminated)
		.in_channel        (1'b0),                                                       // (terminated)
		.out_channel       ()                                                            // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) vga_ball_0_avalon_slave_0_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                        //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.in_data           (vga_ball_0_avalon_slave_0_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (vga_ball_0_avalon_slave_0_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (vga_ball_0_avalon_slave_0_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (vga_ball_0_avalon_slave_0_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (vga_ball_0_avalon_slave_0_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (vga_ball_0_avalon_slave_0_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                                // (terminated)
		.csr_read          (1'b0),                                                 // (terminated)
		.csr_write         (1'b0),                                                 // (terminated)
		.csr_readdata      (),                                                     // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated)
		.almost_full_data  (),                                                     // (terminated)
		.almost_empty_data (),                                                     // (terminated)
		.in_startofpacket  (1'b0),                                                 // (terminated)
		.in_endofpacket    (1'b0),                                                 // (terminated)
		.out_startofpacket (),                                                     // (terminated)
		.out_endofpacket   (),                                                     // (terminated)
		.in_empty          (1'b0),                                                 // (terminated)
		.out_empty         (),                                                     // (terminated)
		.in_error          (1'b0),                                                 // (terminated)
		.out_error         (),                                                     // (terminated)
		.in_channel        (1'b0),                                                 // (terminated)
		.out_channel       ()                                                      // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (101),
		.PKT_ORI_BURST_SIZE_L      (99),
		.PKT_RESPONSE_STATUS_H     (98),
		.PKT_RESPONSE_STATUS_L     (97),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_TRANS_LOCK            (43),
		.PKT_BEGIN_BURST           (66),
		.PKT_PROTECTION_H          (92),
		.PKT_PROTECTION_L          (90),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_POSTED          (40),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.PKT_DATA_H                (15),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_SRC_ID_H              (72),
		.PKT_SRC_ID_L              (68),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (73),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (17),
		.ST_DATA_W                 (102),
		.AVS_BURSTCOUNT_W          (2),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) p1_unit_s1_agent (
		.clk                     (clk_0_clk_clk),                                  //             clk.clk
		.reset                   (vga_ball_0_reset_reset_bridge_in_reset_reset),   //       clk_reset.reset
		.m0_address              (p1_unit_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (p1_unit_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (p1_unit_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (p1_unit_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (p1_unit_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (p1_unit_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (p1_unit_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (p1_unit_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (p1_unit_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (p1_unit_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (p1_unit_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (p1_unit_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (p1_unit_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (p1_unit_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (p1_unit_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (p1_unit_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (p1_unit_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (p1_unit_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (p1_unit_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (p1_unit_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (p1_unit_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (p1_unit_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (p1_unit_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (p1_unit_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (p1_unit_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (p1_unit_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (p1_unit_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (p1_unit_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (p1_unit_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (p1_unit_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (p1_unit_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (p1_unit_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),              // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),              //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),               //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),              //                .error
		.rdata_fifo_src_ready    (p1_unit_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (p1_unit_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (p1_unit_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (103),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) p1_unit_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (p1_unit_s1_agent_rf_source_data),              //        in.data
		.in_valid          (p1_unit_s1_agent_rf_source_valid),             //          .valid
		.in_ready          (p1_unit_s1_agent_rf_source_ready),             //          .ready
		.in_startofpacket  (p1_unit_s1_agent_rf_source_startofpacket),     //          .startofpacket
		.in_endofpacket    (p1_unit_s1_agent_rf_source_endofpacket),       //          .endofpacket
		.out_data          (p1_unit_s1_agent_rsp_fifo_out_data),           //       out.data
		.out_valid         (p1_unit_s1_agent_rsp_fifo_out_valid),          //          .valid
		.out_ready         (p1_unit_s1_agent_rsp_fifo_out_ready),          //          .ready
		.out_startofpacket (p1_unit_s1_agent_rsp_fifo_out_startofpacket),  //          .startofpacket
		.out_endofpacket   (p1_unit_s1_agent_rsp_fifo_out_endofpacket),    //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (18),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) p1_unit_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (p1_unit_s1_agent_rdata_fifo_src_data),         //        in.data
		.in_valid          (p1_unit_s1_agent_rdata_fifo_src_valid),        //          .valid
		.in_ready          (p1_unit_s1_agent_rdata_fifo_src_ready),        //          .ready
		.out_data          (p1_unit_s1_agent_rdata_fifo_out_data),         //       out.data
		.out_valid         (p1_unit_s1_agent_rdata_fifo_out_valid),        //          .valid
		.out_ready         (p1_unit_s1_agent_rdata_fifo_out_ready),        //          .ready
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_startofpacket  (1'b0),                                         // (terminated)
		.in_endofpacket    (1'b0),                                         // (terminated)
		.out_startofpacket (),                                             // (terminated)
		.out_endofpacket   (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (101),
		.PKT_ORI_BURST_SIZE_L      (99),
		.PKT_RESPONSE_STATUS_H     (98),
		.PKT_RESPONSE_STATUS_L     (97),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_TRANS_LOCK            (43),
		.PKT_BEGIN_BURST           (66),
		.PKT_PROTECTION_H          (92),
		.PKT_PROTECTION_L          (90),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_POSTED          (40),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.PKT_DATA_H                (15),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_SRC_ID_H              (72),
		.PKT_SRC_ID_L              (68),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (73),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (17),
		.ST_DATA_W                 (102),
		.AVS_BURSTCOUNT_W          (2),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) p1_die_s1_agent (
		.clk                     (clk_0_clk_clk),                                 //             clk.clk
		.reset                   (vga_ball_0_reset_reset_bridge_in_reset_reset),  //       clk_reset.reset
		.m0_address              (p1_die_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (p1_die_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (p1_die_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (p1_die_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (p1_die_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (p1_die_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (p1_die_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (p1_die_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (p1_die_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (p1_die_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (p1_die_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (p1_die_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (p1_die_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (p1_die_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (p1_die_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (p1_die_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (p1_die_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (p1_die_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (p1_die_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (p1_die_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (p1_die_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (p1_die_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (p1_die_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (p1_die_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (p1_die_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (p1_die_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (p1_die_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (p1_die_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (p1_die_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (p1_die_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (p1_die_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (p1_die_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),             // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),             //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),              //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),             //                .error
		.rdata_fifo_src_ready    (p1_die_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (p1_die_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (p1_die_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                         //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                           //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (103),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) p1_die_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (p1_die_s1_agent_rf_source_data),               //        in.data
		.in_valid          (p1_die_s1_agent_rf_source_valid),              //          .valid
		.in_ready          (p1_die_s1_agent_rf_source_ready),              //          .ready
		.in_startofpacket  (p1_die_s1_agent_rf_source_startofpacket),      //          .startofpacket
		.in_endofpacket    (p1_die_s1_agent_rf_source_endofpacket),        //          .endofpacket
		.out_data          (p1_die_s1_agent_rsp_fifo_out_data),            //       out.data
		.out_valid         (p1_die_s1_agent_rsp_fifo_out_valid),           //          .valid
		.out_ready         (p1_die_s1_agent_rsp_fifo_out_ready),           //          .ready
		.out_startofpacket (p1_die_s1_agent_rsp_fifo_out_startofpacket),   //          .startofpacket
		.out_endofpacket   (p1_die_s1_agent_rsp_fifo_out_endofpacket),     //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (18),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) p1_die_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (p1_die_s1_agent_rdata_fifo_src_data),          //        in.data
		.in_valid          (p1_die_s1_agent_rdata_fifo_src_valid),         //          .valid
		.in_ready          (p1_die_s1_agent_rdata_fifo_src_ready),         //          .ready
		.out_data          (p1_die_s1_agent_rdata_fifo_out_data),          //       out.data
		.out_valid         (p1_die_s1_agent_rdata_fifo_out_valid),         //          .valid
		.out_ready         (p1_die_s1_agent_rdata_fifo_out_ready),         //          .ready
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_startofpacket  (1'b0),                                         // (terminated)
		.in_endofpacket    (1'b0),                                         // (terminated)
		.out_startofpacket (),                                             // (terminated)
		.out_endofpacket   (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (101),
		.PKT_ORI_BURST_SIZE_L      (99),
		.PKT_RESPONSE_STATUS_H     (98),
		.PKT_RESPONSE_STATUS_L     (97),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_TRANS_LOCK            (43),
		.PKT_BEGIN_BURST           (66),
		.PKT_PROTECTION_H          (92),
		.PKT_PROTECTION_L          (90),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_POSTED          (40),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.PKT_DATA_H                (15),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_SRC_ID_H              (72),
		.PKT_SRC_ID_L              (68),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (73),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (17),
		.ST_DATA_W                 (102),
		.AVS_BURSTCOUNT_W          (2),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) p2_unit_s1_agent (
		.clk                     (clk_0_clk_clk),                                  //             clk.clk
		.reset                   (vga_ball_0_reset_reset_bridge_in_reset_reset),   //       clk_reset.reset
		.m0_address              (p2_unit_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (p2_unit_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (p2_unit_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (p2_unit_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (p2_unit_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (p2_unit_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (p2_unit_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (p2_unit_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (p2_unit_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (p2_unit_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (p2_unit_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (p2_unit_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (p2_unit_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (p2_unit_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (p2_unit_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (p2_unit_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (p2_unit_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (p2_unit_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (p2_unit_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (p2_unit_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (p2_unit_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (p2_unit_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (p2_unit_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (p2_unit_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (p2_unit_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (p2_unit_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (p2_unit_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (p2_unit_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (p2_unit_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (p2_unit_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (p2_unit_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (p2_unit_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),              // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),              //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),               //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),              //                .error
		.rdata_fifo_src_ready    (p2_unit_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (p2_unit_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (p2_unit_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (103),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) p2_unit_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (p2_unit_s1_agent_rf_source_data),              //        in.data
		.in_valid          (p2_unit_s1_agent_rf_source_valid),             //          .valid
		.in_ready          (p2_unit_s1_agent_rf_source_ready),             //          .ready
		.in_startofpacket  (p2_unit_s1_agent_rf_source_startofpacket),     //          .startofpacket
		.in_endofpacket    (p2_unit_s1_agent_rf_source_endofpacket),       //          .endofpacket
		.out_data          (p2_unit_s1_agent_rsp_fifo_out_data),           //       out.data
		.out_valid         (p2_unit_s1_agent_rsp_fifo_out_valid),          //          .valid
		.out_ready         (p2_unit_s1_agent_rsp_fifo_out_ready),          //          .ready
		.out_startofpacket (p2_unit_s1_agent_rsp_fifo_out_startofpacket),  //          .startofpacket
		.out_endofpacket   (p2_unit_s1_agent_rsp_fifo_out_endofpacket),    //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (18),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) p2_unit_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (p2_unit_s1_agent_rdata_fifo_src_data),         //        in.data
		.in_valid          (p2_unit_s1_agent_rdata_fifo_src_valid),        //          .valid
		.in_ready          (p2_unit_s1_agent_rdata_fifo_src_ready),        //          .ready
		.out_data          (p2_unit_s1_agent_rdata_fifo_out_data),         //       out.data
		.out_valid         (p2_unit_s1_agent_rdata_fifo_out_valid),        //          .valid
		.out_ready         (p2_unit_s1_agent_rdata_fifo_out_ready),        //          .ready
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_startofpacket  (1'b0),                                         // (terminated)
		.in_endofpacket    (1'b0),                                         // (terminated)
		.out_startofpacket (),                                             // (terminated)
		.out_endofpacket   (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (101),
		.PKT_ORI_BURST_SIZE_L      (99),
		.PKT_RESPONSE_STATUS_H     (98),
		.PKT_RESPONSE_STATUS_L     (97),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_TRANS_LOCK            (43),
		.PKT_BEGIN_BURST           (66),
		.PKT_PROTECTION_H          (92),
		.PKT_PROTECTION_L          (90),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_POSTED          (40),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.PKT_DATA_H                (15),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_SRC_ID_H              (72),
		.PKT_SRC_ID_L              (68),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (73),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (17),
		.ST_DATA_W                 (102),
		.AVS_BURSTCOUNT_W          (2),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) fix_s1_agent (
		.clk                     (clk_0_clk_clk),                                //             clk.clk
		.reset                   (vga_ball_0_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (fix_s1_agent_m0_address),                      //              m0.address
		.m0_burstcount           (fix_s1_agent_m0_burstcount),                   //                .burstcount
		.m0_byteenable           (fix_s1_agent_m0_byteenable),                   //                .byteenable
		.m0_debugaccess          (fix_s1_agent_m0_debugaccess),                  //                .debugaccess
		.m0_lock                 (fix_s1_agent_m0_lock),                         //                .lock
		.m0_readdata             (fix_s1_agent_m0_readdata),                     //                .readdata
		.m0_readdatavalid        (fix_s1_agent_m0_readdatavalid),                //                .readdatavalid
		.m0_read                 (fix_s1_agent_m0_read),                         //                .read
		.m0_waitrequest          (fix_s1_agent_m0_waitrequest),                  //                .waitrequest
		.m0_writedata            (fix_s1_agent_m0_writedata),                    //                .writedata
		.m0_write                (fix_s1_agent_m0_write),                        //                .write
		.rp_endofpacket          (fix_s1_agent_rp_endofpacket),                  //              rp.endofpacket
		.rp_ready                (fix_s1_agent_rp_ready),                        //                .ready
		.rp_valid                (fix_s1_agent_rp_valid),                        //                .valid
		.rp_data                 (fix_s1_agent_rp_data),                         //                .data
		.rp_startofpacket        (fix_s1_agent_rp_startofpacket),                //                .startofpacket
		.cp_ready                (fix_s1_burst_adapter_source0_ready),           //              cp.ready
		.cp_valid                (fix_s1_burst_adapter_source0_valid),           //                .valid
		.cp_data                 (fix_s1_burst_adapter_source0_data),            //                .data
		.cp_startofpacket        (fix_s1_burst_adapter_source0_startofpacket),   //                .startofpacket
		.cp_endofpacket          (fix_s1_burst_adapter_source0_endofpacket),     //                .endofpacket
		.cp_channel              (fix_s1_burst_adapter_source0_channel),         //                .channel
		.rf_sink_ready           (fix_s1_agent_rsp_fifo_out_ready),              //         rf_sink.ready
		.rf_sink_valid           (fix_s1_agent_rsp_fifo_out_valid),              //                .valid
		.rf_sink_startofpacket   (fix_s1_agent_rsp_fifo_out_startofpacket),      //                .startofpacket
		.rf_sink_endofpacket     (fix_s1_agent_rsp_fifo_out_endofpacket),        //                .endofpacket
		.rf_sink_data            (fix_s1_agent_rsp_fifo_out_data),               //                .data
		.rf_source_ready         (fix_s1_agent_rf_source_ready),                 //       rf_source.ready
		.rf_source_valid         (fix_s1_agent_rf_source_valid),                 //                .valid
		.rf_source_startofpacket (fix_s1_agent_rf_source_startofpacket),         //                .startofpacket
		.rf_source_endofpacket   (fix_s1_agent_rf_source_endofpacket),           //                .endofpacket
		.rf_source_data          (fix_s1_agent_rf_source_data),                  //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_004_out_0_ready),            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_004_out_0_valid),            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_004_out_0_data),             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_004_out_0_error),            //                .error
		.rdata_fifo_src_ready    (fix_s1_agent_rdata_fifo_src_ready),            //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (fix_s1_agent_rdata_fifo_src_valid),            //                .valid
		.rdata_fifo_src_data     (fix_s1_agent_rdata_fifo_src_data),             //                .data
		.m0_response             (2'b00),                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (103),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) fix_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (fix_s1_agent_rf_source_data),                  //        in.data
		.in_valid          (fix_s1_agent_rf_source_valid),                 //          .valid
		.in_ready          (fix_s1_agent_rf_source_ready),                 //          .ready
		.in_startofpacket  (fix_s1_agent_rf_source_startofpacket),         //          .startofpacket
		.in_endofpacket    (fix_s1_agent_rf_source_endofpacket),           //          .endofpacket
		.out_data          (fix_s1_agent_rsp_fifo_out_data),               //       out.data
		.out_valid         (fix_s1_agent_rsp_fifo_out_valid),              //          .valid
		.out_ready         (fix_s1_agent_rsp_fifo_out_ready),              //          .ready
		.out_startofpacket (fix_s1_agent_rsp_fifo_out_startofpacket),      //          .startofpacket
		.out_endofpacket   (fix_s1_agent_rsp_fifo_out_endofpacket),        //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (18),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) fix_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (fix_s1_agent_rdata_fifo_src_data),             //        in.data
		.in_valid          (fix_s1_agent_rdata_fifo_src_valid),            //          .valid
		.in_ready          (fix_s1_agent_rdata_fifo_src_ready),            //          .ready
		.out_data          (fix_s1_agent_rdata_fifo_out_data),             //       out.data
		.out_valid         (fix_s1_agent_rdata_fifo_out_valid),            //          .valid
		.out_ready         (fix_s1_agent_rdata_fifo_out_ready),            //          .ready
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_startofpacket  (1'b0),                                         // (terminated)
		.in_endofpacket    (1'b0),                                         // (terminated)
		.out_startofpacket (),                                             // (terminated)
		.out_endofpacket   (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (101),
		.PKT_ORI_BURST_SIZE_L      (99),
		.PKT_RESPONSE_STATUS_H     (98),
		.PKT_RESPONSE_STATUS_L     (97),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_TRANS_LOCK            (43),
		.PKT_BEGIN_BURST           (66),
		.PKT_PROTECTION_H          (92),
		.PKT_PROTECTION_L          (90),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_POSTED          (40),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.PKT_DATA_H                (15),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_SRC_ID_H              (72),
		.PKT_SRC_ID_L              (68),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (73),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (17),
		.ST_DATA_W                 (102),
		.AVS_BURSTCOUNT_W          (2),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) bomb_s1_agent (
		.clk                     (clk_0_clk_clk),                                //             clk.clk
		.reset                   (vga_ball_0_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (bomb_s1_agent_m0_address),                     //              m0.address
		.m0_burstcount           (bomb_s1_agent_m0_burstcount),                  //                .burstcount
		.m0_byteenable           (bomb_s1_agent_m0_byteenable),                  //                .byteenable
		.m0_debugaccess          (bomb_s1_agent_m0_debugaccess),                 //                .debugaccess
		.m0_lock                 (bomb_s1_agent_m0_lock),                        //                .lock
		.m0_readdata             (bomb_s1_agent_m0_readdata),                    //                .readdata
		.m0_readdatavalid        (bomb_s1_agent_m0_readdatavalid),               //                .readdatavalid
		.m0_read                 (bomb_s1_agent_m0_read),                        //                .read
		.m0_waitrequest          (bomb_s1_agent_m0_waitrequest),                 //                .waitrequest
		.m0_writedata            (bomb_s1_agent_m0_writedata),                   //                .writedata
		.m0_write                (bomb_s1_agent_m0_write),                       //                .write
		.rp_endofpacket          (bomb_s1_agent_rp_endofpacket),                 //              rp.endofpacket
		.rp_ready                (bomb_s1_agent_rp_ready),                       //                .ready
		.rp_valid                (bomb_s1_agent_rp_valid),                       //                .valid
		.rp_data                 (bomb_s1_agent_rp_data),                        //                .data
		.rp_startofpacket        (bomb_s1_agent_rp_startofpacket),               //                .startofpacket
		.cp_ready                (bomb_s1_burst_adapter_source0_ready),          //              cp.ready
		.cp_valid                (bomb_s1_burst_adapter_source0_valid),          //                .valid
		.cp_data                 (bomb_s1_burst_adapter_source0_data),           //                .data
		.cp_startofpacket        (bomb_s1_burst_adapter_source0_startofpacket),  //                .startofpacket
		.cp_endofpacket          (bomb_s1_burst_adapter_source0_endofpacket),    //                .endofpacket
		.cp_channel              (bomb_s1_burst_adapter_source0_channel),        //                .channel
		.rf_sink_ready           (bomb_s1_agent_rsp_fifo_out_ready),             //         rf_sink.ready
		.rf_sink_valid           (bomb_s1_agent_rsp_fifo_out_valid),             //                .valid
		.rf_sink_startofpacket   (bomb_s1_agent_rsp_fifo_out_startofpacket),     //                .startofpacket
		.rf_sink_endofpacket     (bomb_s1_agent_rsp_fifo_out_endofpacket),       //                .endofpacket
		.rf_sink_data            (bomb_s1_agent_rsp_fifo_out_data),              //                .data
		.rf_source_ready         (bomb_s1_agent_rf_source_ready),                //       rf_source.ready
		.rf_source_valid         (bomb_s1_agent_rf_source_valid),                //                .valid
		.rf_source_startofpacket (bomb_s1_agent_rf_source_startofpacket),        //                .startofpacket
		.rf_source_endofpacket   (bomb_s1_agent_rf_source_endofpacket),          //                .endofpacket
		.rf_source_data          (bomb_s1_agent_rf_source_data),                 //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_005_out_0_ready),            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_005_out_0_valid),            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_005_out_0_data),             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_005_out_0_error),            //                .error
		.rdata_fifo_src_ready    (bomb_s1_agent_rdata_fifo_src_ready),           //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (bomb_s1_agent_rdata_fifo_src_valid),           //                .valid
		.rdata_fifo_src_data     (bomb_s1_agent_rdata_fifo_src_data),            //                .data
		.m0_response             (2'b00),                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (103),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) bomb_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (bomb_s1_agent_rf_source_data),                 //        in.data
		.in_valid          (bomb_s1_agent_rf_source_valid),                //          .valid
		.in_ready          (bomb_s1_agent_rf_source_ready),                //          .ready
		.in_startofpacket  (bomb_s1_agent_rf_source_startofpacket),        //          .startofpacket
		.in_endofpacket    (bomb_s1_agent_rf_source_endofpacket),          //          .endofpacket
		.out_data          (bomb_s1_agent_rsp_fifo_out_data),              //       out.data
		.out_valid         (bomb_s1_agent_rsp_fifo_out_valid),             //          .valid
		.out_ready         (bomb_s1_agent_rsp_fifo_out_ready),             //          .ready
		.out_startofpacket (bomb_s1_agent_rsp_fifo_out_startofpacket),     //          .startofpacket
		.out_endofpacket   (bomb_s1_agent_rsp_fifo_out_endofpacket),       //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (18),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) bomb_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (bomb_s1_agent_rdata_fifo_src_data),            //        in.data
		.in_valid          (bomb_s1_agent_rdata_fifo_src_valid),           //          .valid
		.in_ready          (bomb_s1_agent_rdata_fifo_src_ready),           //          .ready
		.out_data          (bomb_s1_agent_rdata_fifo_out_data),            //       out.data
		.out_valid         (bomb_s1_agent_rdata_fifo_out_valid),           //          .valid
		.out_ready         (bomb_s1_agent_rdata_fifo_out_ready),           //          .ready
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_startofpacket  (1'b0),                                         // (terminated)
		.in_endofpacket    (1'b0),                                         // (terminated)
		.out_startofpacket (),                                             // (terminated)
		.out_endofpacket   (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (101),
		.PKT_ORI_BURST_SIZE_L      (99),
		.PKT_RESPONSE_STATUS_H     (98),
		.PKT_RESPONSE_STATUS_L     (97),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_TRANS_LOCK            (43),
		.PKT_BEGIN_BURST           (66),
		.PKT_PROTECTION_H          (92),
		.PKT_PROTECTION_L          (90),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_POSTED          (40),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.PKT_DATA_H                (15),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_SRC_ID_H              (72),
		.PKT_SRC_ID_L              (68),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (73),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (17),
		.ST_DATA_W                 (102),
		.AVS_BURSTCOUNT_W          (2),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) firecenter_s1_agent (
		.clk                     (clk_0_clk_clk),                                     //             clk.clk
		.reset                   (vga_ball_0_reset_reset_bridge_in_reset_reset),      //       clk_reset.reset
		.m0_address              (firecenter_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (firecenter_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (firecenter_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (firecenter_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (firecenter_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (firecenter_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (firecenter_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (firecenter_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (firecenter_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (firecenter_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (firecenter_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (firecenter_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (firecenter_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (firecenter_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (firecenter_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (firecenter_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (firecenter_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (firecenter_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (firecenter_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (firecenter_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (firecenter_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (firecenter_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (firecenter_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (firecenter_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (firecenter_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (firecenter_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (firecenter_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (firecenter_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (firecenter_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (firecenter_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (firecenter_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (firecenter_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_006_out_0_ready),                 // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_006_out_0_valid),                 //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_006_out_0_data),                  //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_006_out_0_error),                 //                .error
		.rdata_fifo_src_ready    (firecenter_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (firecenter_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (firecenter_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                               //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (103),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) firecenter_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                  //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_data           (firecenter_s1_agent_rf_source_data),             //        in.data
		.in_valid          (firecenter_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (firecenter_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (firecenter_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (firecenter_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (firecenter_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (firecenter_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (firecenter_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (firecenter_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (firecenter_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (18),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) firecenter_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (firecenter_s1_agent_rdata_fifo_src_data),      //        in.data
		.in_valid          (firecenter_s1_agent_rdata_fifo_src_valid),     //          .valid
		.in_ready          (firecenter_s1_agent_rdata_fifo_src_ready),     //          .ready
		.out_data          (firecenter_s1_agent_rdata_fifo_out_data),      //       out.data
		.out_valid         (firecenter_s1_agent_rdata_fifo_out_valid),     //          .valid
		.out_ready         (firecenter_s1_agent_rdata_fifo_out_ready),     //          .ready
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_startofpacket  (1'b0),                                         // (terminated)
		.in_endofpacket    (1'b0),                                         // (terminated)
		.out_startofpacket (),                                             // (terminated)
		.out_endofpacket   (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (101),
		.PKT_ORI_BURST_SIZE_L      (99),
		.PKT_RESPONSE_STATUS_H     (98),
		.PKT_RESPONSE_STATUS_L     (97),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_TRANS_LOCK            (43),
		.PKT_BEGIN_BURST           (66),
		.PKT_PROTECTION_H          (92),
		.PKT_PROTECTION_L          (90),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_POSTED          (40),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.PKT_DATA_H                (15),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_SRC_ID_H              (72),
		.PKT_SRC_ID_L              (68),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (73),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (17),
		.ST_DATA_W                 (102),
		.AVS_BURSTCOUNT_W          (2),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) firehori_s1_agent (
		.clk                     (clk_0_clk_clk),                                   //             clk.clk
		.reset                   (vga_ball_0_reset_reset_bridge_in_reset_reset),    //       clk_reset.reset
		.m0_address              (firehori_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (firehori_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (firehori_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (firehori_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (firehori_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (firehori_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (firehori_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (firehori_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (firehori_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (firehori_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (firehori_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (firehori_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (firehori_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (firehori_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (firehori_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (firehori_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (firehori_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (firehori_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (firehori_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (firehori_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (firehori_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (firehori_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (firehori_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (firehori_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (firehori_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (firehori_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (firehori_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (firehori_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (firehori_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (firehori_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (firehori_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (firehori_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_007_out_0_ready),               // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_007_out_0_valid),               //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_007_out_0_data),                //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_007_out_0_error),               //                .error
		.rdata_fifo_src_ready    (firehori_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (firehori_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (firehori_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                           //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                             //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (103),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) firehori_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (firehori_s1_agent_rf_source_data),             //        in.data
		.in_valid          (firehori_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (firehori_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (firehori_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (firehori_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (firehori_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (firehori_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (firehori_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (firehori_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (firehori_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (18),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) firehori_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (firehori_s1_agent_rdata_fifo_src_data),        //        in.data
		.in_valid          (firehori_s1_agent_rdata_fifo_src_valid),       //          .valid
		.in_ready          (firehori_s1_agent_rdata_fifo_src_ready),       //          .ready
		.out_data          (firehori_s1_agent_rdata_fifo_out_data),        //       out.data
		.out_valid         (firehori_s1_agent_rdata_fifo_out_valid),       //          .valid
		.out_ready         (firehori_s1_agent_rdata_fifo_out_ready),       //          .ready
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_startofpacket  (1'b0),                                         // (terminated)
		.in_endofpacket    (1'b0),                                         // (terminated)
		.out_startofpacket (),                                             // (terminated)
		.out_endofpacket   (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (101),
		.PKT_ORI_BURST_SIZE_L      (99),
		.PKT_RESPONSE_STATUS_H     (98),
		.PKT_RESPONSE_STATUS_L     (97),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_TRANS_LOCK            (43),
		.PKT_BEGIN_BURST           (66),
		.PKT_PROTECTION_H          (92),
		.PKT_PROTECTION_L          (90),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_POSTED          (40),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.PKT_DATA_H                (15),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_SRC_ID_H              (72),
		.PKT_SRC_ID_L              (68),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (73),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (17),
		.ST_DATA_W                 (102),
		.AVS_BURSTCOUNT_W          (2),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) fireverti_s1_agent (
		.clk                     (clk_0_clk_clk),                                    //             clk.clk
		.reset                   (vga_ball_0_reset_reset_bridge_in_reset_reset),     //       clk_reset.reset
		.m0_address              (fireverti_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (fireverti_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (fireverti_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (fireverti_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (fireverti_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (fireverti_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (fireverti_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (fireverti_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (fireverti_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (fireverti_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (fireverti_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (fireverti_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (fireverti_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (fireverti_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (fireverti_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (fireverti_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (fireverti_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (fireverti_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (fireverti_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (fireverti_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (fireverti_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (fireverti_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (fireverti_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (fireverti_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (fireverti_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (fireverti_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (fireverti_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (fireverti_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (fireverti_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (fireverti_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (fireverti_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (fireverti_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_008_out_0_ready),                // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_008_out_0_valid),                //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_008_out_0_data),                 //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_008_out_0_error),                //                .error
		.rdata_fifo_src_ready    (fireverti_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (fireverti_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (fireverti_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                            //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                              //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (103),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) fireverti_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                 //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_data           (fireverti_s1_agent_rf_source_data),             //        in.data
		.in_valid          (fireverti_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (fireverti_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (fireverti_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (fireverti_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (fireverti_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (fireverti_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (fireverti_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (fireverti_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (fireverti_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                         // (terminated)
		.csr_read          (1'b0),                                          // (terminated)
		.csr_write         (1'b0),                                          // (terminated)
		.csr_readdata      (),                                              // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated)
		.almost_full_data  (),                                              // (terminated)
		.almost_empty_data (),                                              // (terminated)
		.in_empty          (1'b0),                                          // (terminated)
		.out_empty         (),                                              // (terminated)
		.in_error          (1'b0),                                          // (terminated)
		.out_error         (),                                              // (terminated)
		.in_channel        (1'b0),                                          // (terminated)
		.out_channel       ()                                               // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (18),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) fireverti_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (fireverti_s1_agent_rdata_fifo_src_data),       //        in.data
		.in_valid          (fireverti_s1_agent_rdata_fifo_src_valid),      //          .valid
		.in_ready          (fireverti_s1_agent_rdata_fifo_src_ready),      //          .ready
		.out_data          (fireverti_s1_agent_rdata_fifo_out_data),       //       out.data
		.out_valid         (fireverti_s1_agent_rdata_fifo_out_valid),      //          .valid
		.out_ready         (fireverti_s1_agent_rdata_fifo_out_ready),      //          .ready
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_startofpacket  (1'b0),                                         // (terminated)
		.in_endofpacket    (1'b0),                                         // (terminated)
		.out_startofpacket (),                                             // (terminated)
		.out_endofpacket   (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (101),
		.PKT_ORI_BURST_SIZE_L      (99),
		.PKT_RESPONSE_STATUS_H     (98),
		.PKT_RESPONSE_STATUS_L     (97),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_TRANS_LOCK            (43),
		.PKT_BEGIN_BURST           (66),
		.PKT_PROTECTION_H          (92),
		.PKT_PROTECTION_L          (90),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_POSTED          (40),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.PKT_DATA_H                (15),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_SRC_ID_H              (72),
		.PKT_SRC_ID_L              (68),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (73),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (17),
		.ST_DATA_W                 (102),
		.AVS_BURSTCOUNT_W          (2),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) p2_die_s1_agent (
		.clk                     (clk_0_clk_clk),                                 //             clk.clk
		.reset                   (vga_ball_0_reset_reset_bridge_in_reset_reset),  //       clk_reset.reset
		.m0_address              (p2_die_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (p2_die_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (p2_die_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (p2_die_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (p2_die_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (p2_die_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (p2_die_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (p2_die_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (p2_die_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (p2_die_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (p2_die_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (p2_die_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (p2_die_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (p2_die_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (p2_die_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (p2_die_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (p2_die_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (p2_die_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (p2_die_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (p2_die_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (p2_die_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (p2_die_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (p2_die_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (p2_die_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (p2_die_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (p2_die_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (p2_die_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (p2_die_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (p2_die_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (p2_die_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (p2_die_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (p2_die_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_009_out_0_ready),             // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_009_out_0_valid),             //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_009_out_0_data),              //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_009_out_0_error),             //                .error
		.rdata_fifo_src_ready    (p2_die_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (p2_die_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (p2_die_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                         //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                           //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (103),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) p2_die_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (p2_die_s1_agent_rf_source_data),               //        in.data
		.in_valid          (p2_die_s1_agent_rf_source_valid),              //          .valid
		.in_ready          (p2_die_s1_agent_rf_source_ready),              //          .ready
		.in_startofpacket  (p2_die_s1_agent_rf_source_startofpacket),      //          .startofpacket
		.in_endofpacket    (p2_die_s1_agent_rf_source_endofpacket),        //          .endofpacket
		.out_data          (p2_die_s1_agent_rsp_fifo_out_data),            //       out.data
		.out_valid         (p2_die_s1_agent_rsp_fifo_out_valid),           //          .valid
		.out_ready         (p2_die_s1_agent_rsp_fifo_out_ready),           //          .ready
		.out_startofpacket (p2_die_s1_agent_rsp_fifo_out_startofpacket),   //          .startofpacket
		.out_endofpacket   (p2_die_s1_agent_rsp_fifo_out_endofpacket),     //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (18),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) p2_die_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (p2_die_s1_agent_rdata_fifo_src_data),          //        in.data
		.in_valid          (p2_die_s1_agent_rdata_fifo_src_valid),         //          .valid
		.in_ready          (p2_die_s1_agent_rdata_fifo_src_ready),         //          .ready
		.out_data          (p2_die_s1_agent_rdata_fifo_out_data),          //       out.data
		.out_valid         (p2_die_s1_agent_rdata_fifo_out_valid),         //          .valid
		.out_ready         (p2_die_s1_agent_rdata_fifo_out_ready),         //          .ready
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_startofpacket  (1'b0),                                         // (terminated)
		.in_endofpacket    (1'b0),                                         // (terminated)
		.out_startofpacket (),                                             // (terminated)
		.out_endofpacket   (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (92),
		.PKT_ORI_BURST_SIZE_L      (90),
		.PKT_RESPONSE_STATUS_H     (89),
		.PKT_RESPONSE_STATUS_L     (88),
		.PKT_BURST_SIZE_H          (52),
		.PKT_BURST_SIZE_L          (50),
		.PKT_TRANS_LOCK            (34),
		.PKT_BEGIN_BURST           (57),
		.PKT_PROTECTION_H          (83),
		.PKT_PROTECTION_L          (81),
		.PKT_BURSTWRAP_H           (49),
		.PKT_BURSTWRAP_L           (43),
		.PKT_BYTE_CNT_H            (42),
		.PKT_BYTE_CNT_L            (36),
		.PKT_ADDR_H                (29),
		.PKT_ADDR_L                (9),
		.PKT_TRANS_COMPRESSED_READ (30),
		.PKT_TRANS_POSTED          (31),
		.PKT_TRANS_WRITE           (32),
		.PKT_TRANS_READ            (33),
		.PKT_DATA_H                (7),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_SRC_ID_H              (63),
		.PKT_SRC_ID_L              (59),
		.PKT_DEST_ID_H             (68),
		.PKT_DEST_ID_L             (64),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (17),
		.ST_DATA_W                 (93),
		.AVS_BURSTCOUNT_W          (1),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) map_unit_s1_agent (
		.clk                     (clk_0_clk_clk),                                   //             clk.clk
		.reset                   (vga_ball_0_reset_reset_bridge_in_reset_reset),    //       clk_reset.reset
		.m0_address              (map_unit_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (map_unit_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (map_unit_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (map_unit_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (map_unit_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (map_unit_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (map_unit_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (map_unit_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (map_unit_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (map_unit_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (map_unit_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (map_unit_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (map_unit_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (map_unit_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (map_unit_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (map_unit_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (map_unit_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (map_unit_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (map_unit_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (map_unit_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (map_unit_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (map_unit_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (map_unit_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (map_unit_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (map_unit_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (map_unit_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (map_unit_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (map_unit_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (map_unit_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (map_unit_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (map_unit_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (map_unit_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_010_out_0_ready),               // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_010_out_0_valid),               //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_010_out_0_data),                //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_010_out_0_error),               //                .error
		.rdata_fifo_src_ready    (map_unit_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (map_unit_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (map_unit_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                           //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                             //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (94),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) map_unit_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (map_unit_s1_agent_rf_source_data),             //        in.data
		.in_valid          (map_unit_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (map_unit_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (map_unit_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (map_unit_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (map_unit_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (map_unit_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (map_unit_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (map_unit_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (map_unit_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (10),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) map_unit_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (map_unit_s1_agent_rdata_fifo_src_data),        //        in.data
		.in_valid          (map_unit_s1_agent_rdata_fifo_src_valid),       //          .valid
		.in_ready          (map_unit_s1_agent_rdata_fifo_src_ready),       //          .ready
		.out_data          (map_unit_s1_agent_rdata_fifo_out_data),        //       out.data
		.out_valid         (map_unit_s1_agent_rdata_fifo_out_valid),       //          .valid
		.out_ready         (map_unit_s1_agent_rdata_fifo_out_ready),       //          .ready
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_startofpacket  (1'b0),                                         // (terminated)
		.in_endofpacket    (1'b0),                                         // (terminated)
		.out_startofpacket (),                                             // (terminated)
		.out_endofpacket   (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (101),
		.PKT_ORI_BURST_SIZE_L      (99),
		.PKT_RESPONSE_STATUS_H     (98),
		.PKT_RESPONSE_STATUS_L     (97),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_TRANS_LOCK            (43),
		.PKT_BEGIN_BURST           (66),
		.PKT_PROTECTION_H          (92),
		.PKT_PROTECTION_L          (90),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_POSTED          (40),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.PKT_DATA_H                (15),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_SRC_ID_H              (72),
		.PKT_SRC_ID_L              (68),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (73),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (17),
		.ST_DATA_W                 (102),
		.AVS_BURSTCOUNT_W          (2),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) explode_sound_s1_agent (
		.clk                     (clk_0_clk_clk),                                        //             clk.clk
		.reset                   (vga_ball_0_reset_reset_bridge_in_reset_reset),         //       clk_reset.reset
		.m0_address              (explode_sound_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (explode_sound_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (explode_sound_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (explode_sound_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (explode_sound_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (explode_sound_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (explode_sound_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (explode_sound_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (explode_sound_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (explode_sound_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (explode_sound_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (explode_sound_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (explode_sound_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (explode_sound_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (explode_sound_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (explode_sound_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (explode_sound_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (explode_sound_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (explode_sound_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (explode_sound_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (explode_sound_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (explode_sound_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (explode_sound_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (explode_sound_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (explode_sound_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (explode_sound_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (explode_sound_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (explode_sound_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (explode_sound_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (explode_sound_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (explode_sound_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (explode_sound_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_011_out_0_ready),                    // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_011_out_0_valid),                    //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_011_out_0_data),                     //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_011_out_0_error),                    //                .error
		.rdata_fifo_src_ready    (explode_sound_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (explode_sound_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (explode_sound_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                  //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (103),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) explode_sound_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                     //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.in_data           (explode_sound_s1_agent_rf_source_data),             //        in.data
		.in_valid          (explode_sound_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (explode_sound_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (explode_sound_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (explode_sound_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (explode_sound_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (explode_sound_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (explode_sound_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (explode_sound_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (explode_sound_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                             // (terminated)
		.csr_read          (1'b0),                                              // (terminated)
		.csr_write         (1'b0),                                              // (terminated)
		.csr_readdata      (),                                                  // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),              // (terminated)
		.almost_full_data  (),                                                  // (terminated)
		.almost_empty_data (),                                                  // (terminated)
		.in_empty          (1'b0),                                              // (terminated)
		.out_empty         (),                                                  // (terminated)
		.in_error          (1'b0),                                              // (terminated)
		.out_error         (),                                                  // (terminated)
		.in_channel        (1'b0),                                              // (terminated)
		.out_channel       ()                                                   // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (18),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) explode_sound_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (explode_sound_s1_agent_rdata_fifo_src_data),   //        in.data
		.in_valid          (explode_sound_s1_agent_rdata_fifo_src_valid),  //          .valid
		.in_ready          (explode_sound_s1_agent_rdata_fifo_src_ready),  //          .ready
		.out_data          (explode_sound_s1_agent_rdata_fifo_out_data),   //       out.data
		.out_valid         (explode_sound_s1_agent_rdata_fifo_out_valid),  //          .valid
		.out_ready         (explode_sound_s1_agent_rdata_fifo_out_ready),  //          .ready
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_startofpacket  (1'b0),                                         // (terminated)
		.in_endofpacket    (1'b0),                                         // (terminated)
		.out_startofpacket (),                                             // (terminated)
		.out_endofpacket   (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (101),
		.PKT_ORI_BURST_SIZE_L      (99),
		.PKT_RESPONSE_STATUS_H     (98),
		.PKT_RESPONSE_STATUS_L     (97),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_TRANS_LOCK            (43),
		.PKT_BEGIN_BURST           (66),
		.PKT_PROTECTION_H          (92),
		.PKT_PROTECTION_L          (90),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_POSTED          (40),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.PKT_DATA_H                (15),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_SRC_ID_H              (72),
		.PKT_SRC_ID_L              (68),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (73),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (17),
		.ST_DATA_W                 (102),
		.AVS_BURSTCOUNT_W          (2),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) p1_win_s1_agent (
		.clk                     (clk_0_clk_clk),                                 //             clk.clk
		.reset                   (vga_ball_0_reset_reset_bridge_in_reset_reset),  //       clk_reset.reset
		.m0_address              (p1_win_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (p1_win_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (p1_win_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (p1_win_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (p1_win_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (p1_win_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (p1_win_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (p1_win_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (p1_win_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (p1_win_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (p1_win_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (p1_win_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (p1_win_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (p1_win_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (p1_win_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (p1_win_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (p1_win_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (p1_win_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (p1_win_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (p1_win_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (p1_win_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (p1_win_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (p1_win_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (p1_win_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (p1_win_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (p1_win_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (p1_win_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (p1_win_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (p1_win_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (p1_win_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (p1_win_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (p1_win_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_012_out_0_ready),             // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_012_out_0_valid),             //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_012_out_0_data),              //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_012_out_0_error),             //                .error
		.rdata_fifo_src_ready    (p1_win_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (p1_win_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (p1_win_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                         //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                           //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (103),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) p1_win_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (p1_win_s1_agent_rf_source_data),               //        in.data
		.in_valid          (p1_win_s1_agent_rf_source_valid),              //          .valid
		.in_ready          (p1_win_s1_agent_rf_source_ready),              //          .ready
		.in_startofpacket  (p1_win_s1_agent_rf_source_startofpacket),      //          .startofpacket
		.in_endofpacket    (p1_win_s1_agent_rf_source_endofpacket),        //          .endofpacket
		.out_data          (p1_win_s1_agent_rsp_fifo_out_data),            //       out.data
		.out_valid         (p1_win_s1_agent_rsp_fifo_out_valid),           //          .valid
		.out_ready         (p1_win_s1_agent_rsp_fifo_out_ready),           //          .ready
		.out_startofpacket (p1_win_s1_agent_rsp_fifo_out_startofpacket),   //          .startofpacket
		.out_endofpacket   (p1_win_s1_agent_rsp_fifo_out_endofpacket),     //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (18),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) p1_win_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (p1_win_s1_agent_rdata_fifo_src_data),          //        in.data
		.in_valid          (p1_win_s1_agent_rdata_fifo_src_valid),         //          .valid
		.in_ready          (p1_win_s1_agent_rdata_fifo_src_ready),         //          .ready
		.out_data          (p1_win_s1_agent_rdata_fifo_out_data),          //       out.data
		.out_valid         (p1_win_s1_agent_rdata_fifo_out_valid),         //          .valid
		.out_ready         (p1_win_s1_agent_rdata_fifo_out_ready),         //          .ready
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_startofpacket  (1'b0),                                         // (terminated)
		.in_endofpacket    (1'b0),                                         // (terminated)
		.out_startofpacket (),                                             // (terminated)
		.out_endofpacket   (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (101),
		.PKT_ORI_BURST_SIZE_L      (99),
		.PKT_RESPONSE_STATUS_H     (98),
		.PKT_RESPONSE_STATUS_L     (97),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_TRANS_LOCK            (43),
		.PKT_BEGIN_BURST           (66),
		.PKT_PROTECTION_H          (92),
		.PKT_PROTECTION_L          (90),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_POSTED          (40),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.PKT_DATA_H                (15),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_SRC_ID_H              (72),
		.PKT_SRC_ID_L              (68),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (73),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (17),
		.ST_DATA_W                 (102),
		.AVS_BURSTCOUNT_W          (2),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) p2_win_s1_agent (
		.clk                     (clk_0_clk_clk),                                 //             clk.clk
		.reset                   (vga_ball_0_reset_reset_bridge_in_reset_reset),  //       clk_reset.reset
		.m0_address              (p2_win_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (p2_win_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (p2_win_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (p2_win_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (p2_win_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (p2_win_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (p2_win_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (p2_win_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (p2_win_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (p2_win_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (p2_win_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (p2_win_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (p2_win_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (p2_win_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (p2_win_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (p2_win_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (p2_win_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (p2_win_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (p2_win_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (p2_win_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (p2_win_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (p2_win_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (p2_win_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (p2_win_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (p2_win_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (p2_win_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (p2_win_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (p2_win_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (p2_win_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (p2_win_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (p2_win_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (p2_win_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_013_out_0_ready),             // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_013_out_0_valid),             //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_013_out_0_data),              //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_013_out_0_error),             //                .error
		.rdata_fifo_src_ready    (p2_win_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (p2_win_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (p2_win_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                         //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                           //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (103),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) p2_win_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (p2_win_s1_agent_rf_source_data),               //        in.data
		.in_valid          (p2_win_s1_agent_rf_source_valid),              //          .valid
		.in_ready          (p2_win_s1_agent_rf_source_ready),              //          .ready
		.in_startofpacket  (p2_win_s1_agent_rf_source_startofpacket),      //          .startofpacket
		.in_endofpacket    (p2_win_s1_agent_rf_source_endofpacket),        //          .endofpacket
		.out_data          (p2_win_s1_agent_rsp_fifo_out_data),            //       out.data
		.out_valid         (p2_win_s1_agent_rsp_fifo_out_valid),           //          .valid
		.out_ready         (p2_win_s1_agent_rsp_fifo_out_ready),           //          .ready
		.out_startofpacket (p2_win_s1_agent_rsp_fifo_out_startofpacket),   //          .startofpacket
		.out_endofpacket   (p2_win_s1_agent_rsp_fifo_out_endofpacket),     //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (18),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) p2_win_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (p2_win_s1_agent_rdata_fifo_src_data),          //        in.data
		.in_valid          (p2_win_s1_agent_rdata_fifo_src_valid),         //          .valid
		.in_ready          (p2_win_s1_agent_rdata_fifo_src_ready),         //          .ready
		.out_data          (p2_win_s1_agent_rdata_fifo_out_data),          //       out.data
		.out_valid         (p2_win_s1_agent_rdata_fifo_out_valid),         //          .valid
		.out_ready         (p2_win_s1_agent_rdata_fifo_out_ready),         //          .ready
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_startofpacket  (1'b0),                                         // (terminated)
		.in_endofpacket    (1'b0),                                         // (terminated)
		.out_startofpacket (),                                             // (terminated)
		.out_endofpacket   (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (101),
		.PKT_ORI_BURST_SIZE_L      (99),
		.PKT_RESPONSE_STATUS_H     (98),
		.PKT_RESPONSE_STATUS_L     (97),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_TRANS_LOCK            (43),
		.PKT_BEGIN_BURST           (66),
		.PKT_PROTECTION_H          (92),
		.PKT_PROTECTION_L          (90),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_POSTED          (40),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.PKT_DATA_H                (15),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_SRC_ID_H              (72),
		.PKT_SRC_ID_L              (68),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (73),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (17),
		.ST_DATA_W                 (102),
		.AVS_BURSTCOUNT_W          (2),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) start_s1_agent (
		.clk                     (clk_0_clk_clk),                                //             clk.clk
		.reset                   (vga_ball_0_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (start_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (start_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (start_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (start_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (start_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (start_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (start_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (start_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (start_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (start_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (start_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (start_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (start_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (start_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (start_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (start_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (start_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (start_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (start_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (start_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (start_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (start_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (start_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (start_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (start_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (start_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (start_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (start_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (start_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (start_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (start_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (start_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_014_out_0_ready),            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_014_out_0_valid),            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_014_out_0_data),             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_014_out_0_error),            //                .error
		.rdata_fifo_src_ready    (start_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (start_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (start_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (103),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) start_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (start_s1_agent_rf_source_data),                //        in.data
		.in_valid          (start_s1_agent_rf_source_valid),               //          .valid
		.in_ready          (start_s1_agent_rf_source_ready),               //          .ready
		.in_startofpacket  (start_s1_agent_rf_source_startofpacket),       //          .startofpacket
		.in_endofpacket    (start_s1_agent_rf_source_endofpacket),         //          .endofpacket
		.out_data          (start_s1_agent_rsp_fifo_out_data),             //       out.data
		.out_valid         (start_s1_agent_rsp_fifo_out_valid),            //          .valid
		.out_ready         (start_s1_agent_rsp_fifo_out_ready),            //          .ready
		.out_startofpacket (start_s1_agent_rsp_fifo_out_startofpacket),    //          .startofpacket
		.out_endofpacket   (start_s1_agent_rsp_fifo_out_endofpacket),      //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (18),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) start_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (start_s1_agent_rdata_fifo_src_data),           //        in.data
		.in_valid          (start_s1_agent_rdata_fifo_src_valid),          //          .valid
		.in_ready          (start_s1_agent_rdata_fifo_src_ready),          //          .ready
		.out_data          (start_s1_agent_rdata_fifo_out_data),           //       out.data
		.out_valid         (start_s1_agent_rdata_fifo_out_valid),          //          .valid
		.out_ready         (start_s1_agent_rdata_fifo_out_ready),          //          .ready
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_startofpacket  (1'b0),                                         // (terminated)
		.in_endofpacket    (1'b0),                                         // (terminated)
		.out_startofpacket (),                                             // (terminated)
		.out_endofpacket   (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (101),
		.PKT_ORI_BURST_SIZE_L      (99),
		.PKT_RESPONSE_STATUS_H     (98),
		.PKT_RESPONSE_STATUS_L     (97),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_TRANS_LOCK            (43),
		.PKT_BEGIN_BURST           (66),
		.PKT_PROTECTION_H          (92),
		.PKT_PROTECTION_L          (90),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_POSTED          (40),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.PKT_DATA_H                (15),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_SRC_ID_H              (72),
		.PKT_SRC_ID_L              (68),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (73),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (17),
		.ST_DATA_W                 (102),
		.AVS_BURSTCOUNT_W          (2),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) jingle_sound_s1_agent (
		.clk                     (clk_0_clk_clk),                                       //             clk.clk
		.reset                   (vga_ball_0_reset_reset_bridge_in_reset_reset),        //       clk_reset.reset
		.m0_address              (jingle_sound_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (jingle_sound_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (jingle_sound_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (jingle_sound_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (jingle_sound_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (jingle_sound_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (jingle_sound_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (jingle_sound_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (jingle_sound_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (jingle_sound_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (jingle_sound_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (jingle_sound_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (jingle_sound_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (jingle_sound_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (jingle_sound_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (jingle_sound_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (jingle_sound_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (jingle_sound_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (jingle_sound_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (jingle_sound_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (jingle_sound_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (jingle_sound_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (jingle_sound_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (jingle_sound_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (jingle_sound_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (jingle_sound_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (jingle_sound_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (jingle_sound_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (jingle_sound_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (jingle_sound_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (jingle_sound_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (jingle_sound_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_015_out_0_ready),                   // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_015_out_0_valid),                   //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_015_out_0_data),                    //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_015_out_0_error),                   //                .error
		.rdata_fifo_src_ready    (jingle_sound_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (jingle_sound_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (jingle_sound_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                               //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                 //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (103),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) jingle_sound_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                    //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_data           (jingle_sound_s1_agent_rf_source_data),             //        in.data
		.in_valid          (jingle_sound_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (jingle_sound_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (jingle_sound_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (jingle_sound_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (jingle_sound_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (jingle_sound_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (jingle_sound_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (jingle_sound_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (jingle_sound_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                            // (terminated)
		.csr_read          (1'b0),                                             // (terminated)
		.csr_write         (1'b0),                                             // (terminated)
		.csr_readdata      (),                                                 // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated)
		.almost_full_data  (),                                                 // (terminated)
		.almost_empty_data (),                                                 // (terminated)
		.in_empty          (1'b0),                                             // (terminated)
		.out_empty         (),                                                 // (terminated)
		.in_error          (1'b0),                                             // (terminated)
		.out_error         (),                                                 // (terminated)
		.in_channel        (1'b0),                                             // (terminated)
		.out_channel       ()                                                  // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (18),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) jingle_sound_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (jingle_sound_s1_agent_rdata_fifo_src_data),    //        in.data
		.in_valid          (jingle_sound_s1_agent_rdata_fifo_src_valid),   //          .valid
		.in_ready          (jingle_sound_s1_agent_rdata_fifo_src_ready),   //          .ready
		.out_data          (jingle_sound_s1_agent_rdata_fifo_out_data),    //       out.data
		.out_valid         (jingle_sound_s1_agent_rdata_fifo_out_valid),   //          .valid
		.out_ready         (jingle_sound_s1_agent_rdata_fifo_out_ready),   //          .ready
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_startofpacket  (1'b0),                                         // (terminated)
		.in_endofpacket    (1'b0),                                         // (terminated)
		.out_startofpacket (),                                             // (terminated)
		.out_endofpacket   (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (101),
		.PKT_ORI_BURST_SIZE_L      (99),
		.PKT_RESPONSE_STATUS_H     (98),
		.PKT_RESPONSE_STATUS_L     (97),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_TRANS_LOCK            (43),
		.PKT_BEGIN_BURST           (66),
		.PKT_PROTECTION_H          (92),
		.PKT_PROTECTION_L          (90),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_POSTED          (40),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.PKT_DATA_H                (15),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_SRC_ID_H              (72),
		.PKT_SRC_ID_L              (68),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (73),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (17),
		.ST_DATA_W                 (102),
		.AVS_BURSTCOUNT_W          (2),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) wall_s1_agent (
		.clk                     (clk_0_clk_clk),                                //             clk.clk
		.reset                   (vga_ball_0_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (wall_s1_agent_m0_address),                     //              m0.address
		.m0_burstcount           (wall_s1_agent_m0_burstcount),                  //                .burstcount
		.m0_byteenable           (wall_s1_agent_m0_byteenable),                  //                .byteenable
		.m0_debugaccess          (wall_s1_agent_m0_debugaccess),                 //                .debugaccess
		.m0_lock                 (wall_s1_agent_m0_lock),                        //                .lock
		.m0_readdata             (wall_s1_agent_m0_readdata),                    //                .readdata
		.m0_readdatavalid        (wall_s1_agent_m0_readdatavalid),               //                .readdatavalid
		.m0_read                 (wall_s1_agent_m0_read),                        //                .read
		.m0_waitrequest          (wall_s1_agent_m0_waitrequest),                 //                .waitrequest
		.m0_writedata            (wall_s1_agent_m0_writedata),                   //                .writedata
		.m0_write                (wall_s1_agent_m0_write),                       //                .write
		.rp_endofpacket          (wall_s1_agent_rp_endofpacket),                 //              rp.endofpacket
		.rp_ready                (wall_s1_agent_rp_ready),                       //                .ready
		.rp_valid                (wall_s1_agent_rp_valid),                       //                .valid
		.rp_data                 (wall_s1_agent_rp_data),                        //                .data
		.rp_startofpacket        (wall_s1_agent_rp_startofpacket),               //                .startofpacket
		.cp_ready                (wall_s1_burst_adapter_source0_ready),          //              cp.ready
		.cp_valid                (wall_s1_burst_adapter_source0_valid),          //                .valid
		.cp_data                 (wall_s1_burst_adapter_source0_data),           //                .data
		.cp_startofpacket        (wall_s1_burst_adapter_source0_startofpacket),  //                .startofpacket
		.cp_endofpacket          (wall_s1_burst_adapter_source0_endofpacket),    //                .endofpacket
		.cp_channel              (wall_s1_burst_adapter_source0_channel),        //                .channel
		.rf_sink_ready           (wall_s1_agent_rsp_fifo_out_ready),             //         rf_sink.ready
		.rf_sink_valid           (wall_s1_agent_rsp_fifo_out_valid),             //                .valid
		.rf_sink_startofpacket   (wall_s1_agent_rsp_fifo_out_startofpacket),     //                .startofpacket
		.rf_sink_endofpacket     (wall_s1_agent_rsp_fifo_out_endofpacket),       //                .endofpacket
		.rf_sink_data            (wall_s1_agent_rsp_fifo_out_data),              //                .data
		.rf_source_ready         (wall_s1_agent_rf_source_ready),                //       rf_source.ready
		.rf_source_valid         (wall_s1_agent_rf_source_valid),                //                .valid
		.rf_source_startofpacket (wall_s1_agent_rf_source_startofpacket),        //                .startofpacket
		.rf_source_endofpacket   (wall_s1_agent_rf_source_endofpacket),          //                .endofpacket
		.rf_source_data          (wall_s1_agent_rf_source_data),                 //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_016_out_0_ready),            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_016_out_0_valid),            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_016_out_0_data),             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_016_out_0_error),            //                .error
		.rdata_fifo_src_ready    (wall_s1_agent_rdata_fifo_src_ready),           //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (wall_s1_agent_rdata_fifo_src_valid),           //                .valid
		.rdata_fifo_src_data     (wall_s1_agent_rdata_fifo_src_data),            //                .data
		.m0_response             (2'b00),                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (103),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) wall_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (wall_s1_agent_rf_source_data),                 //        in.data
		.in_valid          (wall_s1_agent_rf_source_valid),                //          .valid
		.in_ready          (wall_s1_agent_rf_source_ready),                //          .ready
		.in_startofpacket  (wall_s1_agent_rf_source_startofpacket),        //          .startofpacket
		.in_endofpacket    (wall_s1_agent_rf_source_endofpacket),          //          .endofpacket
		.out_data          (wall_s1_agent_rsp_fifo_out_data),              //       out.data
		.out_valid         (wall_s1_agent_rsp_fifo_out_valid),             //          .valid
		.out_ready         (wall_s1_agent_rsp_fifo_out_ready),             //          .ready
		.out_startofpacket (wall_s1_agent_rsp_fifo_out_startofpacket),     //          .startofpacket
		.out_endofpacket   (wall_s1_agent_rsp_fifo_out_endofpacket),       //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (18),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) wall_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                //       clk.clk
		.reset             (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (wall_s1_agent_rdata_fifo_src_data),            //        in.data
		.in_valid          (wall_s1_agent_rdata_fifo_src_valid),           //          .valid
		.in_ready          (wall_s1_agent_rdata_fifo_src_ready),           //          .ready
		.out_data          (wall_s1_agent_rdata_fifo_out_data),            //       out.data
		.out_valid         (wall_s1_agent_rdata_fifo_out_valid),           //          .valid
		.out_ready         (wall_s1_agent_rdata_fifo_out_ready),           //          .ready
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_startofpacket  (1'b0),                                         // (terminated)
		.in_endofpacket    (1'b0),                                         // (terminated)
		.out_startofpacket (),                                             // (terminated)
		.out_endofpacket   (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	soc_system_mm_interconnect_0_router router (
		.sink_ready         (hps_0_h2f_lw_axi_master_agent_write_cp_ready),                        //      sink.ready
		.sink_valid         (hps_0_h2f_lw_axi_master_agent_write_cp_valid),                        //          .valid
		.sink_data          (hps_0_h2f_lw_axi_master_agent_write_cp_data),                         //          .data
		.sink_startofpacket (hps_0_h2f_lw_axi_master_agent_write_cp_startofpacket),                //          .startofpacket
		.sink_endofpacket   (hps_0_h2f_lw_axi_master_agent_write_cp_endofpacket),                  //          .endofpacket
		.clk                (clk_0_clk_clk),                                                       //       clk.clk
		.reset              (hps_0_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_src_ready),                                                    //       src.ready
		.src_valid          (router_src_valid),                                                    //          .valid
		.src_data           (router_src_data),                                                     //          .data
		.src_channel        (router_src_channel),                                                  //          .channel
		.src_startofpacket  (router_src_startofpacket),                                            //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                               //          .endofpacket
	);

	soc_system_mm_interconnect_0_router router_001 (
		.sink_ready         (hps_0_h2f_lw_axi_master_agent_read_cp_ready),                         //      sink.ready
		.sink_valid         (hps_0_h2f_lw_axi_master_agent_read_cp_valid),                         //          .valid
		.sink_data          (hps_0_h2f_lw_axi_master_agent_read_cp_data),                          //          .data
		.sink_startofpacket (hps_0_h2f_lw_axi_master_agent_read_cp_startofpacket),                 //          .startofpacket
		.sink_endofpacket   (hps_0_h2f_lw_axi_master_agent_read_cp_endofpacket),                   //          .endofpacket
		.clk                (clk_0_clk_clk),                                                       //       clk.clk
		.reset              (hps_0_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_001_src_ready),                                                //       src.ready
		.src_valid          (router_001_src_valid),                                                //          .valid
		.src_data           (router_001_src_data),                                                 //          .data
		.src_channel        (router_001_src_channel),                                              //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                                        //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                                           //          .endofpacket
	);

	soc_system_mm_interconnect_0_router_002 router_002 (
		.sink_ready         (vga_ball_0_avalon_slave_0_agent_rp_ready),         //      sink.ready
		.sink_valid         (vga_ball_0_avalon_slave_0_agent_rp_valid),         //          .valid
		.sink_data          (vga_ball_0_avalon_slave_0_agent_rp_data),          //          .data
		.sink_startofpacket (vga_ball_0_avalon_slave_0_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (vga_ball_0_avalon_slave_0_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                    //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.src_ready          (router_002_src_ready),                             //       src.ready
		.src_valid          (router_002_src_valid),                             //          .valid
		.src_data           (router_002_src_data),                              //          .data
		.src_channel        (router_002_src_channel),                           //          .channel
		.src_startofpacket  (router_002_src_startofpacket),                     //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                        //          .endofpacket
	);

	soc_system_mm_interconnect_0_router_003 router_003 (
		.sink_ready         (p1_unit_s1_agent_rp_ready),                    //      sink.ready
		.sink_valid         (p1_unit_s1_agent_rp_valid),                    //          .valid
		.sink_data          (p1_unit_s1_agent_rp_data),                     //          .data
		.sink_startofpacket (p1_unit_s1_agent_rp_startofpacket),            //          .startofpacket
		.sink_endofpacket   (p1_unit_s1_agent_rp_endofpacket),              //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_003_src_ready),                         //       src.ready
		.src_valid          (router_003_src_valid),                         //          .valid
		.src_data           (router_003_src_data),                          //          .data
		.src_channel        (router_003_src_channel),                       //          .channel
		.src_startofpacket  (router_003_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                    //          .endofpacket
	);

	soc_system_mm_interconnect_0_router_003 router_004 (
		.sink_ready         (p1_die_s1_agent_rp_ready),                     //      sink.ready
		.sink_valid         (p1_die_s1_agent_rp_valid),                     //          .valid
		.sink_data          (p1_die_s1_agent_rp_data),                      //          .data
		.sink_startofpacket (p1_die_s1_agent_rp_startofpacket),             //          .startofpacket
		.sink_endofpacket   (p1_die_s1_agent_rp_endofpacket),               //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_004_src_ready),                         //       src.ready
		.src_valid          (router_004_src_valid),                         //          .valid
		.src_data           (router_004_src_data),                          //          .data
		.src_channel        (router_004_src_channel),                       //          .channel
		.src_startofpacket  (router_004_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                    //          .endofpacket
	);

	soc_system_mm_interconnect_0_router_003 router_005 (
		.sink_ready         (p2_unit_s1_agent_rp_ready),                    //      sink.ready
		.sink_valid         (p2_unit_s1_agent_rp_valid),                    //          .valid
		.sink_data          (p2_unit_s1_agent_rp_data),                     //          .data
		.sink_startofpacket (p2_unit_s1_agent_rp_startofpacket),            //          .startofpacket
		.sink_endofpacket   (p2_unit_s1_agent_rp_endofpacket),              //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_005_src_ready),                         //       src.ready
		.src_valid          (router_005_src_valid),                         //          .valid
		.src_data           (router_005_src_data),                          //          .data
		.src_channel        (router_005_src_channel),                       //          .channel
		.src_startofpacket  (router_005_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                    //          .endofpacket
	);

	soc_system_mm_interconnect_0_router_003 router_006 (
		.sink_ready         (fix_s1_agent_rp_ready),                        //      sink.ready
		.sink_valid         (fix_s1_agent_rp_valid),                        //          .valid
		.sink_data          (fix_s1_agent_rp_data),                         //          .data
		.sink_startofpacket (fix_s1_agent_rp_startofpacket),                //          .startofpacket
		.sink_endofpacket   (fix_s1_agent_rp_endofpacket),                  //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_006_src_ready),                         //       src.ready
		.src_valid          (router_006_src_valid),                         //          .valid
		.src_data           (router_006_src_data),                          //          .data
		.src_channel        (router_006_src_channel),                       //          .channel
		.src_startofpacket  (router_006_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                    //          .endofpacket
	);

	soc_system_mm_interconnect_0_router_003 router_007 (
		.sink_ready         (bomb_s1_agent_rp_ready),                       //      sink.ready
		.sink_valid         (bomb_s1_agent_rp_valid),                       //          .valid
		.sink_data          (bomb_s1_agent_rp_data),                        //          .data
		.sink_startofpacket (bomb_s1_agent_rp_startofpacket),               //          .startofpacket
		.sink_endofpacket   (bomb_s1_agent_rp_endofpacket),                 //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_007_src_ready),                         //       src.ready
		.src_valid          (router_007_src_valid),                         //          .valid
		.src_data           (router_007_src_data),                          //          .data
		.src_channel        (router_007_src_channel),                       //          .channel
		.src_startofpacket  (router_007_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_007_src_endofpacket)                    //          .endofpacket
	);

	soc_system_mm_interconnect_0_router_003 router_008 (
		.sink_ready         (firecenter_s1_agent_rp_ready),                 //      sink.ready
		.sink_valid         (firecenter_s1_agent_rp_valid),                 //          .valid
		.sink_data          (firecenter_s1_agent_rp_data),                  //          .data
		.sink_startofpacket (firecenter_s1_agent_rp_startofpacket),         //          .startofpacket
		.sink_endofpacket   (firecenter_s1_agent_rp_endofpacket),           //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_008_src_ready),                         //       src.ready
		.src_valid          (router_008_src_valid),                         //          .valid
		.src_data           (router_008_src_data),                          //          .data
		.src_channel        (router_008_src_channel),                       //          .channel
		.src_startofpacket  (router_008_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_008_src_endofpacket)                    //          .endofpacket
	);

	soc_system_mm_interconnect_0_router_003 router_009 (
		.sink_ready         (firehori_s1_agent_rp_ready),                   //      sink.ready
		.sink_valid         (firehori_s1_agent_rp_valid),                   //          .valid
		.sink_data          (firehori_s1_agent_rp_data),                    //          .data
		.sink_startofpacket (firehori_s1_agent_rp_startofpacket),           //          .startofpacket
		.sink_endofpacket   (firehori_s1_agent_rp_endofpacket),             //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_009_src_ready),                         //       src.ready
		.src_valid          (router_009_src_valid),                         //          .valid
		.src_data           (router_009_src_data),                          //          .data
		.src_channel        (router_009_src_channel),                       //          .channel
		.src_startofpacket  (router_009_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_009_src_endofpacket)                    //          .endofpacket
	);

	soc_system_mm_interconnect_0_router_003 router_010 (
		.sink_ready         (fireverti_s1_agent_rp_ready),                  //      sink.ready
		.sink_valid         (fireverti_s1_agent_rp_valid),                  //          .valid
		.sink_data          (fireverti_s1_agent_rp_data),                   //          .data
		.sink_startofpacket (fireverti_s1_agent_rp_startofpacket),          //          .startofpacket
		.sink_endofpacket   (fireverti_s1_agent_rp_endofpacket),            //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_010_src_ready),                         //       src.ready
		.src_valid          (router_010_src_valid),                         //          .valid
		.src_data           (router_010_src_data),                          //          .data
		.src_channel        (router_010_src_channel),                       //          .channel
		.src_startofpacket  (router_010_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_010_src_endofpacket)                    //          .endofpacket
	);

	soc_system_mm_interconnect_0_router_003 router_011 (
		.sink_ready         (p2_die_s1_agent_rp_ready),                     //      sink.ready
		.sink_valid         (p2_die_s1_agent_rp_valid),                     //          .valid
		.sink_data          (p2_die_s1_agent_rp_data),                      //          .data
		.sink_startofpacket (p2_die_s1_agent_rp_startofpacket),             //          .startofpacket
		.sink_endofpacket   (p2_die_s1_agent_rp_endofpacket),               //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_011_src_ready),                         //       src.ready
		.src_valid          (router_011_src_valid),                         //          .valid
		.src_data           (router_011_src_data),                          //          .data
		.src_channel        (router_011_src_channel),                       //          .channel
		.src_startofpacket  (router_011_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_011_src_endofpacket)                    //          .endofpacket
	);

	soc_system_mm_interconnect_0_router_012 router_012 (
		.sink_ready         (map_unit_s1_agent_rp_ready),                   //      sink.ready
		.sink_valid         (map_unit_s1_agent_rp_valid),                   //          .valid
		.sink_data          (map_unit_s1_agent_rp_data),                    //          .data
		.sink_startofpacket (map_unit_s1_agent_rp_startofpacket),           //          .startofpacket
		.sink_endofpacket   (map_unit_s1_agent_rp_endofpacket),             //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_012_src_ready),                         //       src.ready
		.src_valid          (router_012_src_valid),                         //          .valid
		.src_data           (router_012_src_data),                          //          .data
		.src_channel        (router_012_src_channel),                       //          .channel
		.src_startofpacket  (router_012_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_012_src_endofpacket)                    //          .endofpacket
	);

	soc_system_mm_interconnect_0_router_003 router_013 (
		.sink_ready         (explode_sound_s1_agent_rp_ready),              //      sink.ready
		.sink_valid         (explode_sound_s1_agent_rp_valid),              //          .valid
		.sink_data          (explode_sound_s1_agent_rp_data),               //          .data
		.sink_startofpacket (explode_sound_s1_agent_rp_startofpacket),      //          .startofpacket
		.sink_endofpacket   (explode_sound_s1_agent_rp_endofpacket),        //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_013_src_ready),                         //       src.ready
		.src_valid          (router_013_src_valid),                         //          .valid
		.src_data           (router_013_src_data),                          //          .data
		.src_channel        (router_013_src_channel),                       //          .channel
		.src_startofpacket  (router_013_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_013_src_endofpacket)                    //          .endofpacket
	);

	soc_system_mm_interconnect_0_router_003 router_014 (
		.sink_ready         (p1_win_s1_agent_rp_ready),                     //      sink.ready
		.sink_valid         (p1_win_s1_agent_rp_valid),                     //          .valid
		.sink_data          (p1_win_s1_agent_rp_data),                      //          .data
		.sink_startofpacket (p1_win_s1_agent_rp_startofpacket),             //          .startofpacket
		.sink_endofpacket   (p1_win_s1_agent_rp_endofpacket),               //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_014_src_ready),                         //       src.ready
		.src_valid          (router_014_src_valid),                         //          .valid
		.src_data           (router_014_src_data),                          //          .data
		.src_channel        (router_014_src_channel),                       //          .channel
		.src_startofpacket  (router_014_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_014_src_endofpacket)                    //          .endofpacket
	);

	soc_system_mm_interconnect_0_router_003 router_015 (
		.sink_ready         (p2_win_s1_agent_rp_ready),                     //      sink.ready
		.sink_valid         (p2_win_s1_agent_rp_valid),                     //          .valid
		.sink_data          (p2_win_s1_agent_rp_data),                      //          .data
		.sink_startofpacket (p2_win_s1_agent_rp_startofpacket),             //          .startofpacket
		.sink_endofpacket   (p2_win_s1_agent_rp_endofpacket),               //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_015_src_ready),                         //       src.ready
		.src_valid          (router_015_src_valid),                         //          .valid
		.src_data           (router_015_src_data),                          //          .data
		.src_channel        (router_015_src_channel),                       //          .channel
		.src_startofpacket  (router_015_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_015_src_endofpacket)                    //          .endofpacket
	);

	soc_system_mm_interconnect_0_router_003 router_016 (
		.sink_ready         (start_s1_agent_rp_ready),                      //      sink.ready
		.sink_valid         (start_s1_agent_rp_valid),                      //          .valid
		.sink_data          (start_s1_agent_rp_data),                       //          .data
		.sink_startofpacket (start_s1_agent_rp_startofpacket),              //          .startofpacket
		.sink_endofpacket   (start_s1_agent_rp_endofpacket),                //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_016_src_ready),                         //       src.ready
		.src_valid          (router_016_src_valid),                         //          .valid
		.src_data           (router_016_src_data),                          //          .data
		.src_channel        (router_016_src_channel),                       //          .channel
		.src_startofpacket  (router_016_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_016_src_endofpacket)                    //          .endofpacket
	);

	soc_system_mm_interconnect_0_router_003 router_017 (
		.sink_ready         (jingle_sound_s1_agent_rp_ready),               //      sink.ready
		.sink_valid         (jingle_sound_s1_agent_rp_valid),               //          .valid
		.sink_data          (jingle_sound_s1_agent_rp_data),                //          .data
		.sink_startofpacket (jingle_sound_s1_agent_rp_startofpacket),       //          .startofpacket
		.sink_endofpacket   (jingle_sound_s1_agent_rp_endofpacket),         //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_017_src_ready),                         //       src.ready
		.src_valid          (router_017_src_valid),                         //          .valid
		.src_data           (router_017_src_data),                          //          .data
		.src_channel        (router_017_src_channel),                       //          .channel
		.src_startofpacket  (router_017_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_017_src_endofpacket)                    //          .endofpacket
	);

	soc_system_mm_interconnect_0_router_003 router_018 (
		.sink_ready         (wall_s1_agent_rp_ready),                       //      sink.ready
		.sink_valid         (wall_s1_agent_rp_valid),                       //          .valid
		.sink_data          (wall_s1_agent_rp_data),                        //          .data
		.sink_startofpacket (wall_s1_agent_rp_startofpacket),               //          .startofpacket
		.sink_endofpacket   (wall_s1_agent_rp_endofpacket),                 //          .endofpacket
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_018_src_ready),                         //       src.ready
		.src_valid          (router_018_src_valid),                         //          .valid
		.src_data           (router_018_src_data),                          //          .data
		.src_channel        (router_018_src_channel),                       //          .channel
		.src_startofpacket  (router_018_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_018_src_endofpacket)                    //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (95),
		.PKT_DEST_ID_L             (91),
		.PKT_SRC_ID_H              (90),
		.PKT_SRC_ID_L              (86),
		.PKT_BYTE_CNT_H            (69),
		.PKT_BYTE_CNT_L            (63),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.MAX_OUTSTANDING_RESPONSES (3),
		.PIPELINED                 (0),
		.ST_DATA_W                 (120),
		.ST_CHANNEL_W              (17),
		.VALID_WIDTH               (17),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) hps_0_h2f_lw_axi_master_wr_limiter (
		.clk                    (clk_0_clk_clk),                                                       //       clk.clk
		.reset                  (hps_0_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                                    //  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                                    //          .valid
		.cmd_sink_data          (router_src_data),                                                     //          .data
		.cmd_sink_channel       (router_src_channel),                                                  //          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                                            //          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                                              //          .endofpacket
		.cmd_src_ready          (hps_0_h2f_lw_axi_master_wr_limiter_cmd_src_ready),                    //   cmd_src.ready
		.cmd_src_data           (hps_0_h2f_lw_axi_master_wr_limiter_cmd_src_data),                     //          .data
		.cmd_src_channel        (hps_0_h2f_lw_axi_master_wr_limiter_cmd_src_channel),                  //          .channel
		.cmd_src_startofpacket  (hps_0_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket),            //          .startofpacket
		.cmd_src_endofpacket    (hps_0_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket),              //          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                                                   //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                                                   //          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                                                 //          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                                    //          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                                           //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                             //          .endofpacket
		.rsp_src_ready          (hps_0_h2f_lw_axi_master_wr_limiter_rsp_src_ready),                    //   rsp_src.ready
		.rsp_src_valid          (hps_0_h2f_lw_axi_master_wr_limiter_rsp_src_valid),                    //          .valid
		.rsp_src_data           (hps_0_h2f_lw_axi_master_wr_limiter_rsp_src_data),                     //          .data
		.rsp_src_channel        (hps_0_h2f_lw_axi_master_wr_limiter_rsp_src_channel),                  //          .channel
		.rsp_src_startofpacket  (hps_0_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket),            //          .startofpacket
		.rsp_src_endofpacket    (hps_0_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket),              //          .endofpacket
		.cmd_src_valid          (hps_0_h2f_lw_axi_master_wr_limiter_cmd_valid_data)                    // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (95),
		.PKT_DEST_ID_L             (91),
		.PKT_SRC_ID_H              (90),
		.PKT_SRC_ID_L              (86),
		.PKT_BYTE_CNT_H            (69),
		.PKT_BYTE_CNT_L            (63),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.MAX_OUTSTANDING_RESPONSES (3),
		.PIPELINED                 (0),
		.ST_DATA_W                 (120),
		.ST_CHANNEL_W              (17),
		.VALID_WIDTH               (17),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) hps_0_h2f_lw_axi_master_rd_limiter (
		.clk                    (clk_0_clk_clk),                                                       //       clk.clk
		.reset                  (hps_0_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.cmd_sink_ready         (router_001_src_ready),                                                //  cmd_sink.ready
		.cmd_sink_valid         (router_001_src_valid),                                                //          .valid
		.cmd_sink_data          (router_001_src_data),                                                 //          .data
		.cmd_sink_channel       (router_001_src_channel),                                              //          .channel
		.cmd_sink_startofpacket (router_001_src_startofpacket),                                        //          .startofpacket
		.cmd_sink_endofpacket   (router_001_src_endofpacket),                                          //          .endofpacket
		.cmd_src_ready          (hps_0_h2f_lw_axi_master_rd_limiter_cmd_src_ready),                    //   cmd_src.ready
		.cmd_src_data           (hps_0_h2f_lw_axi_master_rd_limiter_cmd_src_data),                     //          .data
		.cmd_src_channel        (hps_0_h2f_lw_axi_master_rd_limiter_cmd_src_channel),                  //          .channel
		.cmd_src_startofpacket  (hps_0_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket),            //          .startofpacket
		.cmd_src_endofpacket    (hps_0_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket),              //          .endofpacket
		.rsp_sink_ready         (rsp_mux_001_src_ready),                                               //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_001_src_valid),                                               //          .valid
		.rsp_sink_channel       (rsp_mux_001_src_channel),                                             //          .channel
		.rsp_sink_data          (rsp_mux_001_src_data),                                                //          .data
		.rsp_sink_startofpacket (rsp_mux_001_src_startofpacket),                                       //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_001_src_endofpacket),                                         //          .endofpacket
		.rsp_src_ready          (hps_0_h2f_lw_axi_master_rd_limiter_rsp_src_ready),                    //   rsp_src.ready
		.rsp_src_valid          (hps_0_h2f_lw_axi_master_rd_limiter_rsp_src_valid),                    //          .valid
		.rsp_src_data           (hps_0_h2f_lw_axi_master_rd_limiter_rsp_src_data),                     //          .data
		.rsp_src_channel        (hps_0_h2f_lw_axi_master_rd_limiter_rsp_src_channel),                  //          .channel
		.rsp_src_startofpacket  (hps_0_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket),            //          .startofpacket
		.rsp_src_endofpacket    (hps_0_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket),              //          .endofpacket
		.cmd_src_valid          (hps_0_h2f_lw_axi_master_rd_limiter_cmd_valid_data)                    // cmd_valid.data
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (84),
		.PKT_BYTE_CNT_H            (69),
		.PKT_BYTE_CNT_L            (63),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (79),
		.PKT_BURST_SIZE_L          (77),
		.PKT_BURST_TYPE_H          (81),
		.PKT_BURST_TYPE_L          (80),
		.PKT_BURSTWRAP_H           (76),
		.PKT_BURSTWRAP_L           (70),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (120),
		.ST_CHANNEL_W              (17),
		.OUT_BYTE_CNT_H            (65),
		.OUT_BURSTWRAP_H           (76),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) vga_ball_0_avalon_slave_0_burst_adapter (
		.clk                   (clk_0_clk_clk),                                                 //       cr0.clk
		.reset                 (vga_ball_0_reset_reset_bridge_in_reset_reset),                  // cr0_reset.reset
		.sink0_valid           (cmd_mux_src_valid),                                             //     sink0.valid
		.sink0_data            (cmd_mux_src_data),                                              //          .data
		.sink0_channel         (cmd_mux_src_channel),                                           //          .channel
		.sink0_startofpacket   (cmd_mux_src_startofpacket),                                     //          .startofpacket
		.sink0_endofpacket     (cmd_mux_src_endofpacket),                                       //          .endofpacket
		.sink0_ready           (cmd_mux_src_ready),                                             //          .ready
		.source0_valid         (vga_ball_0_avalon_slave_0_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (vga_ball_0_avalon_slave_0_burst_adapter_source0_data),          //          .data
		.source0_channel       (vga_ball_0_avalon_slave_0_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (vga_ball_0_avalon_slave_0_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (vga_ball_0_avalon_slave_0_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (vga_ball_0_avalon_slave_0_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_BEGIN_BURST           (66),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_BURST_TYPE_H          (63),
		.PKT_BURST_TYPE_L          (62),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (102),
		.ST_CHANNEL_W              (17),
		.OUT_BYTE_CNT_H            (46),
		.OUT_BURSTWRAP_H           (58),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) p1_unit_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                  //       cr0.clk
		.reset                 (vga_ball_0_reset_reset_bridge_in_reset_reset),   // cr0_reset.reset
		.sink0_valid           (p1_unit_s1_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (p1_unit_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (p1_unit_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (p1_unit_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (p1_unit_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (p1_unit_s1_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (p1_unit_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (p1_unit_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (p1_unit_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (p1_unit_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (p1_unit_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (p1_unit_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_BEGIN_BURST           (66),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_BURST_TYPE_H          (63),
		.PKT_BURST_TYPE_L          (62),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (102),
		.ST_CHANNEL_W              (17),
		.OUT_BYTE_CNT_H            (46),
		.OUT_BURSTWRAP_H           (58),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) p1_die_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                 //       cr0.clk
		.reset                 (vga_ball_0_reset_reset_bridge_in_reset_reset),  // cr0_reset.reset
		.sink0_valid           (p1_die_s1_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (p1_die_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (p1_die_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (p1_die_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (p1_die_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (p1_die_s1_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (p1_die_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (p1_die_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (p1_die_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (p1_die_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (p1_die_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (p1_die_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_BEGIN_BURST           (66),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_BURST_TYPE_H          (63),
		.PKT_BURST_TYPE_L          (62),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (102),
		.ST_CHANNEL_W              (17),
		.OUT_BYTE_CNT_H            (46),
		.OUT_BURSTWRAP_H           (58),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) p2_unit_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                  //       cr0.clk
		.reset                 (vga_ball_0_reset_reset_bridge_in_reset_reset),   // cr0_reset.reset
		.sink0_valid           (p2_unit_s1_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (p2_unit_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (p2_unit_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (p2_unit_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (p2_unit_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (p2_unit_s1_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (p2_unit_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (p2_unit_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (p2_unit_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (p2_unit_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (p2_unit_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (p2_unit_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_BEGIN_BURST           (66),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_BURST_TYPE_H          (63),
		.PKT_BURST_TYPE_L          (62),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (102),
		.ST_CHANNEL_W              (17),
		.OUT_BYTE_CNT_H            (46),
		.OUT_BURSTWRAP_H           (58),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) fix_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                //       cr0.clk
		.reset                 (vga_ball_0_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.sink0_valid           (fix_s1_cmd_width_adapter_src_valid),           //     sink0.valid
		.sink0_data            (fix_s1_cmd_width_adapter_src_data),            //          .data
		.sink0_channel         (fix_s1_cmd_width_adapter_src_channel),         //          .channel
		.sink0_startofpacket   (fix_s1_cmd_width_adapter_src_startofpacket),   //          .startofpacket
		.sink0_endofpacket     (fix_s1_cmd_width_adapter_src_endofpacket),     //          .endofpacket
		.sink0_ready           (fix_s1_cmd_width_adapter_src_ready),           //          .ready
		.source0_valid         (fix_s1_burst_adapter_source0_valid),           //   source0.valid
		.source0_data          (fix_s1_burst_adapter_source0_data),            //          .data
		.source0_channel       (fix_s1_burst_adapter_source0_channel),         //          .channel
		.source0_startofpacket (fix_s1_burst_adapter_source0_startofpacket),   //          .startofpacket
		.source0_endofpacket   (fix_s1_burst_adapter_source0_endofpacket),     //          .endofpacket
		.source0_ready         (fix_s1_burst_adapter_source0_ready)            //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_BEGIN_BURST           (66),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_BURST_TYPE_H          (63),
		.PKT_BURST_TYPE_L          (62),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (102),
		.ST_CHANNEL_W              (17),
		.OUT_BYTE_CNT_H            (46),
		.OUT_BURSTWRAP_H           (58),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) bomb_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                //       cr0.clk
		.reset                 (vga_ball_0_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.sink0_valid           (bomb_s1_cmd_width_adapter_src_valid),          //     sink0.valid
		.sink0_data            (bomb_s1_cmd_width_adapter_src_data),           //          .data
		.sink0_channel         (bomb_s1_cmd_width_adapter_src_channel),        //          .channel
		.sink0_startofpacket   (bomb_s1_cmd_width_adapter_src_startofpacket),  //          .startofpacket
		.sink0_endofpacket     (bomb_s1_cmd_width_adapter_src_endofpacket),    //          .endofpacket
		.sink0_ready           (bomb_s1_cmd_width_adapter_src_ready),          //          .ready
		.source0_valid         (bomb_s1_burst_adapter_source0_valid),          //   source0.valid
		.source0_data          (bomb_s1_burst_adapter_source0_data),           //          .data
		.source0_channel       (bomb_s1_burst_adapter_source0_channel),        //          .channel
		.source0_startofpacket (bomb_s1_burst_adapter_source0_startofpacket),  //          .startofpacket
		.source0_endofpacket   (bomb_s1_burst_adapter_source0_endofpacket),    //          .endofpacket
		.source0_ready         (bomb_s1_burst_adapter_source0_ready)           //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_BEGIN_BURST           (66),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_BURST_TYPE_H          (63),
		.PKT_BURST_TYPE_L          (62),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (102),
		.ST_CHANNEL_W              (17),
		.OUT_BYTE_CNT_H            (46),
		.OUT_BURSTWRAP_H           (58),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) firecenter_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                     //       cr0.clk
		.reset                 (vga_ball_0_reset_reset_bridge_in_reset_reset),      // cr0_reset.reset
		.sink0_valid           (firecenter_s1_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (firecenter_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (firecenter_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (firecenter_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (firecenter_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (firecenter_s1_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (firecenter_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (firecenter_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (firecenter_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (firecenter_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (firecenter_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (firecenter_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_BEGIN_BURST           (66),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_BURST_TYPE_H          (63),
		.PKT_BURST_TYPE_L          (62),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (102),
		.ST_CHANNEL_W              (17),
		.OUT_BYTE_CNT_H            (46),
		.OUT_BURSTWRAP_H           (58),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) firehori_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                   //       cr0.clk
		.reset                 (vga_ball_0_reset_reset_bridge_in_reset_reset),    // cr0_reset.reset
		.sink0_valid           (firehori_s1_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (firehori_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (firehori_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (firehori_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (firehori_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (firehori_s1_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (firehori_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (firehori_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (firehori_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (firehori_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (firehori_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (firehori_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_BEGIN_BURST           (66),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_BURST_TYPE_H          (63),
		.PKT_BURST_TYPE_L          (62),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (102),
		.ST_CHANNEL_W              (17),
		.OUT_BYTE_CNT_H            (46),
		.OUT_BURSTWRAP_H           (58),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) fireverti_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                    //       cr0.clk
		.reset                 (vga_ball_0_reset_reset_bridge_in_reset_reset),     // cr0_reset.reset
		.sink0_valid           (fireverti_s1_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (fireverti_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (fireverti_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (fireverti_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (fireverti_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (fireverti_s1_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (fireverti_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (fireverti_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (fireverti_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (fireverti_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (fireverti_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (fireverti_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_BEGIN_BURST           (66),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_BURST_TYPE_H          (63),
		.PKT_BURST_TYPE_L          (62),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (102),
		.ST_CHANNEL_W              (17),
		.OUT_BYTE_CNT_H            (46),
		.OUT_BURSTWRAP_H           (58),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) p2_die_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                 //       cr0.clk
		.reset                 (vga_ball_0_reset_reset_bridge_in_reset_reset),  // cr0_reset.reset
		.sink0_valid           (p2_die_s1_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (p2_die_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (p2_die_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (p2_die_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (p2_die_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (p2_die_s1_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (p2_die_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (p2_die_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (p2_die_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (p2_die_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (p2_die_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (p2_die_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (29),
		.PKT_ADDR_L                (9),
		.PKT_BEGIN_BURST           (57),
		.PKT_BYTE_CNT_H            (42),
		.PKT_BYTE_CNT_L            (36),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_BURST_SIZE_H          (52),
		.PKT_BURST_SIZE_L          (50),
		.PKT_BURST_TYPE_H          (54),
		.PKT_BURST_TYPE_L          (53),
		.PKT_BURSTWRAP_H           (49),
		.PKT_BURSTWRAP_L           (43),
		.PKT_TRANS_COMPRESSED_READ (30),
		.PKT_TRANS_WRITE           (32),
		.PKT_TRANS_READ            (33),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (93),
		.ST_CHANNEL_W              (17),
		.OUT_BYTE_CNT_H            (36),
		.OUT_BURSTWRAP_H           (49),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) map_unit_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                   //       cr0.clk
		.reset                 (vga_ball_0_reset_reset_bridge_in_reset_reset),    // cr0_reset.reset
		.sink0_valid           (map_unit_s1_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (map_unit_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (map_unit_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (map_unit_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (map_unit_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (map_unit_s1_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (map_unit_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (map_unit_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (map_unit_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (map_unit_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (map_unit_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (map_unit_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_BEGIN_BURST           (66),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_BURST_TYPE_H          (63),
		.PKT_BURST_TYPE_L          (62),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (102),
		.ST_CHANNEL_W              (17),
		.OUT_BYTE_CNT_H            (46),
		.OUT_BURSTWRAP_H           (58),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) explode_sound_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                        //       cr0.clk
		.reset                 (vga_ball_0_reset_reset_bridge_in_reset_reset),         // cr0_reset.reset
		.sink0_valid           (explode_sound_s1_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (explode_sound_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (explode_sound_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (explode_sound_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (explode_sound_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (explode_sound_s1_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (explode_sound_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (explode_sound_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (explode_sound_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (explode_sound_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (explode_sound_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (explode_sound_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_BEGIN_BURST           (66),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_BURST_TYPE_H          (63),
		.PKT_BURST_TYPE_L          (62),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (102),
		.ST_CHANNEL_W              (17),
		.OUT_BYTE_CNT_H            (46),
		.OUT_BURSTWRAP_H           (58),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) p1_win_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                 //       cr0.clk
		.reset                 (vga_ball_0_reset_reset_bridge_in_reset_reset),  // cr0_reset.reset
		.sink0_valid           (p1_win_s1_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (p1_win_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (p1_win_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (p1_win_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (p1_win_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (p1_win_s1_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (p1_win_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (p1_win_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (p1_win_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (p1_win_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (p1_win_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (p1_win_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_BEGIN_BURST           (66),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_BURST_TYPE_H          (63),
		.PKT_BURST_TYPE_L          (62),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (102),
		.ST_CHANNEL_W              (17),
		.OUT_BYTE_CNT_H            (46),
		.OUT_BURSTWRAP_H           (58),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) p2_win_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                 //       cr0.clk
		.reset                 (vga_ball_0_reset_reset_bridge_in_reset_reset),  // cr0_reset.reset
		.sink0_valid           (p2_win_s1_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (p2_win_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (p2_win_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (p2_win_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (p2_win_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (p2_win_s1_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (p2_win_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (p2_win_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (p2_win_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (p2_win_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (p2_win_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (p2_win_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_BEGIN_BURST           (66),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_BURST_TYPE_H          (63),
		.PKT_BURST_TYPE_L          (62),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (102),
		.ST_CHANNEL_W              (17),
		.OUT_BYTE_CNT_H            (46),
		.OUT_BURSTWRAP_H           (58),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) start_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                //       cr0.clk
		.reset                 (vga_ball_0_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.sink0_valid           (start_s1_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (start_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (start_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (start_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (start_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (start_s1_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (start_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (start_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (start_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (start_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (start_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (start_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_BEGIN_BURST           (66),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_BURST_TYPE_H          (63),
		.PKT_BURST_TYPE_L          (62),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (102),
		.ST_CHANNEL_W              (17),
		.OUT_BYTE_CNT_H            (46),
		.OUT_BURSTWRAP_H           (58),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) jingle_sound_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                       //       cr0.clk
		.reset                 (vga_ball_0_reset_reset_bridge_in_reset_reset),        // cr0_reset.reset
		.sink0_valid           (jingle_sound_s1_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (jingle_sound_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (jingle_sound_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (jingle_sound_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (jingle_sound_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (jingle_sound_s1_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (jingle_sound_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (jingle_sound_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (jingle_sound_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (jingle_sound_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (jingle_sound_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (jingle_sound_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_BEGIN_BURST           (66),
		.PKT_BYTE_CNT_H            (51),
		.PKT_BYTE_CNT_L            (45),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_BURST_TYPE_H          (63),
		.PKT_BURST_TYPE_L          (62),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (52),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (102),
		.ST_CHANNEL_W              (17),
		.OUT_BYTE_CNT_H            (46),
		.OUT_BURSTWRAP_H           (58),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) wall_s1_burst_adapter (
		.clk                   (clk_0_clk_clk),                                //       cr0.clk
		.reset                 (vga_ball_0_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.sink0_valid           (wall_s1_cmd_width_adapter_src_valid),          //     sink0.valid
		.sink0_data            (wall_s1_cmd_width_adapter_src_data),           //          .data
		.sink0_channel         (wall_s1_cmd_width_adapter_src_channel),        //          .channel
		.sink0_startofpacket   (wall_s1_cmd_width_adapter_src_startofpacket),  //          .startofpacket
		.sink0_endofpacket     (wall_s1_cmd_width_adapter_src_endofpacket),    //          .endofpacket
		.sink0_ready           (wall_s1_cmd_width_adapter_src_ready),          //          .ready
		.source0_valid         (wall_s1_burst_adapter_source0_valid),          //   source0.valid
		.source0_data          (wall_s1_burst_adapter_source0_data),           //          .data
		.source0_channel       (wall_s1_burst_adapter_source0_channel),        //          .channel
		.source0_startofpacket (wall_s1_burst_adapter_source0_startofpacket),  //          .startofpacket
		.source0_endofpacket   (wall_s1_burst_adapter_source0_endofpacket),    //          .endofpacket
		.source0_ready         (wall_s1_burst_adapter_source0_ready)           //          .ready
	);

	soc_system_mm_interconnect_0_cmd_demux cmd_demux (
		.clk                 (clk_0_clk_clk),                                                       //        clk.clk
		.reset               (hps_0_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), //  clk_reset.reset
		.sink_ready          (hps_0_h2f_lw_axi_master_wr_limiter_cmd_src_ready),                    //       sink.ready
		.sink_channel        (hps_0_h2f_lw_axi_master_wr_limiter_cmd_src_channel),                  //           .channel
		.sink_data           (hps_0_h2f_lw_axi_master_wr_limiter_cmd_src_data),                     //           .data
		.sink_startofpacket  (hps_0_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket),            //           .startofpacket
		.sink_endofpacket    (hps_0_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket),              //           .endofpacket
		.sink_valid          (hps_0_h2f_lw_axi_master_wr_limiter_cmd_valid_data),                   // sink_valid.data
		.src0_ready          (cmd_demux_src0_ready),                                                //       src0.ready
		.src0_valid          (cmd_demux_src0_valid),                                                //           .valid
		.src0_data           (cmd_demux_src0_data),                                                 //           .data
		.src0_channel        (cmd_demux_src0_channel),                                              //           .channel
		.src0_startofpacket  (cmd_demux_src0_startofpacket),                                        //           .startofpacket
		.src0_endofpacket    (cmd_demux_src0_endofpacket),                                          //           .endofpacket
		.src1_ready          (cmd_demux_src1_ready),                                                //       src1.ready
		.src1_valid          (cmd_demux_src1_valid),                                                //           .valid
		.src1_data           (cmd_demux_src1_data),                                                 //           .data
		.src1_channel        (cmd_demux_src1_channel),                                              //           .channel
		.src1_startofpacket  (cmd_demux_src1_startofpacket),                                        //           .startofpacket
		.src1_endofpacket    (cmd_demux_src1_endofpacket),                                          //           .endofpacket
		.src2_ready          (cmd_demux_src2_ready),                                                //       src2.ready
		.src2_valid          (cmd_demux_src2_valid),                                                //           .valid
		.src2_data           (cmd_demux_src2_data),                                                 //           .data
		.src2_channel        (cmd_demux_src2_channel),                                              //           .channel
		.src2_startofpacket  (cmd_demux_src2_startofpacket),                                        //           .startofpacket
		.src2_endofpacket    (cmd_demux_src2_endofpacket),                                          //           .endofpacket
		.src3_ready          (cmd_demux_src3_ready),                                                //       src3.ready
		.src3_valid          (cmd_demux_src3_valid),                                                //           .valid
		.src3_data           (cmd_demux_src3_data),                                                 //           .data
		.src3_channel        (cmd_demux_src3_channel),                                              //           .channel
		.src3_startofpacket  (cmd_demux_src3_startofpacket),                                        //           .startofpacket
		.src3_endofpacket    (cmd_demux_src3_endofpacket),                                          //           .endofpacket
		.src4_ready          (cmd_demux_src4_ready),                                                //       src4.ready
		.src4_valid          (cmd_demux_src4_valid),                                                //           .valid
		.src4_data           (cmd_demux_src4_data),                                                 //           .data
		.src4_channel        (cmd_demux_src4_channel),                                              //           .channel
		.src4_startofpacket  (cmd_demux_src4_startofpacket),                                        //           .startofpacket
		.src4_endofpacket    (cmd_demux_src4_endofpacket),                                          //           .endofpacket
		.src5_ready          (cmd_demux_src5_ready),                                                //       src5.ready
		.src5_valid          (cmd_demux_src5_valid),                                                //           .valid
		.src5_data           (cmd_demux_src5_data),                                                 //           .data
		.src5_channel        (cmd_demux_src5_channel),                                              //           .channel
		.src5_startofpacket  (cmd_demux_src5_startofpacket),                                        //           .startofpacket
		.src5_endofpacket    (cmd_demux_src5_endofpacket),                                          //           .endofpacket
		.src6_ready          (cmd_demux_src6_ready),                                                //       src6.ready
		.src6_valid          (cmd_demux_src6_valid),                                                //           .valid
		.src6_data           (cmd_demux_src6_data),                                                 //           .data
		.src6_channel        (cmd_demux_src6_channel),                                              //           .channel
		.src6_startofpacket  (cmd_demux_src6_startofpacket),                                        //           .startofpacket
		.src6_endofpacket    (cmd_demux_src6_endofpacket),                                          //           .endofpacket
		.src7_ready          (cmd_demux_src7_ready),                                                //       src7.ready
		.src7_valid          (cmd_demux_src7_valid),                                                //           .valid
		.src7_data           (cmd_demux_src7_data),                                                 //           .data
		.src7_channel        (cmd_demux_src7_channel),                                              //           .channel
		.src7_startofpacket  (cmd_demux_src7_startofpacket),                                        //           .startofpacket
		.src7_endofpacket    (cmd_demux_src7_endofpacket),                                          //           .endofpacket
		.src8_ready          (cmd_demux_src8_ready),                                                //       src8.ready
		.src8_valid          (cmd_demux_src8_valid),                                                //           .valid
		.src8_data           (cmd_demux_src8_data),                                                 //           .data
		.src8_channel        (cmd_demux_src8_channel),                                              //           .channel
		.src8_startofpacket  (cmd_demux_src8_startofpacket),                                        //           .startofpacket
		.src8_endofpacket    (cmd_demux_src8_endofpacket),                                          //           .endofpacket
		.src9_ready          (cmd_demux_src9_ready),                                                //       src9.ready
		.src9_valid          (cmd_demux_src9_valid),                                                //           .valid
		.src9_data           (cmd_demux_src9_data),                                                 //           .data
		.src9_channel        (cmd_demux_src9_channel),                                              //           .channel
		.src9_startofpacket  (cmd_demux_src9_startofpacket),                                        //           .startofpacket
		.src9_endofpacket    (cmd_demux_src9_endofpacket),                                          //           .endofpacket
		.src10_ready         (cmd_demux_src10_ready),                                               //      src10.ready
		.src10_valid         (cmd_demux_src10_valid),                                               //           .valid
		.src10_data          (cmd_demux_src10_data),                                                //           .data
		.src10_channel       (cmd_demux_src10_channel),                                             //           .channel
		.src10_startofpacket (cmd_demux_src10_startofpacket),                                       //           .startofpacket
		.src10_endofpacket   (cmd_demux_src10_endofpacket),                                         //           .endofpacket
		.src11_ready         (cmd_demux_src11_ready),                                               //      src11.ready
		.src11_valid         (cmd_demux_src11_valid),                                               //           .valid
		.src11_data          (cmd_demux_src11_data),                                                //           .data
		.src11_channel       (cmd_demux_src11_channel),                                             //           .channel
		.src11_startofpacket (cmd_demux_src11_startofpacket),                                       //           .startofpacket
		.src11_endofpacket   (cmd_demux_src11_endofpacket),                                         //           .endofpacket
		.src12_ready         (cmd_demux_src12_ready),                                               //      src12.ready
		.src12_valid         (cmd_demux_src12_valid),                                               //           .valid
		.src12_data          (cmd_demux_src12_data),                                                //           .data
		.src12_channel       (cmd_demux_src12_channel),                                             //           .channel
		.src12_startofpacket (cmd_demux_src12_startofpacket),                                       //           .startofpacket
		.src12_endofpacket   (cmd_demux_src12_endofpacket),                                         //           .endofpacket
		.src13_ready         (cmd_demux_src13_ready),                                               //      src13.ready
		.src13_valid         (cmd_demux_src13_valid),                                               //           .valid
		.src13_data          (cmd_demux_src13_data),                                                //           .data
		.src13_channel       (cmd_demux_src13_channel),                                             //           .channel
		.src13_startofpacket (cmd_demux_src13_startofpacket),                                       //           .startofpacket
		.src13_endofpacket   (cmd_demux_src13_endofpacket),                                         //           .endofpacket
		.src14_ready         (cmd_demux_src14_ready),                                               //      src14.ready
		.src14_valid         (cmd_demux_src14_valid),                                               //           .valid
		.src14_data          (cmd_demux_src14_data),                                                //           .data
		.src14_channel       (cmd_demux_src14_channel),                                             //           .channel
		.src14_startofpacket (cmd_demux_src14_startofpacket),                                       //           .startofpacket
		.src14_endofpacket   (cmd_demux_src14_endofpacket),                                         //           .endofpacket
		.src15_ready         (cmd_demux_src15_ready),                                               //      src15.ready
		.src15_valid         (cmd_demux_src15_valid),                                               //           .valid
		.src15_data          (cmd_demux_src15_data),                                                //           .data
		.src15_channel       (cmd_demux_src15_channel),                                             //           .channel
		.src15_startofpacket (cmd_demux_src15_startofpacket),                                       //           .startofpacket
		.src15_endofpacket   (cmd_demux_src15_endofpacket),                                         //           .endofpacket
		.src16_ready         (cmd_demux_src16_ready),                                               //      src16.ready
		.src16_valid         (cmd_demux_src16_valid),                                               //           .valid
		.src16_data          (cmd_demux_src16_data),                                                //           .data
		.src16_channel       (cmd_demux_src16_channel),                                             //           .channel
		.src16_startofpacket (cmd_demux_src16_startofpacket),                                       //           .startofpacket
		.src16_endofpacket   (cmd_demux_src16_endofpacket)                                          //           .endofpacket
	);

	soc_system_mm_interconnect_0_cmd_demux cmd_demux_001 (
		.clk                 (clk_0_clk_clk),                                                       //        clk.clk
		.reset               (hps_0_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), //  clk_reset.reset
		.sink_ready          (hps_0_h2f_lw_axi_master_rd_limiter_cmd_src_ready),                    //       sink.ready
		.sink_channel        (hps_0_h2f_lw_axi_master_rd_limiter_cmd_src_channel),                  //           .channel
		.sink_data           (hps_0_h2f_lw_axi_master_rd_limiter_cmd_src_data),                     //           .data
		.sink_startofpacket  (hps_0_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket),            //           .startofpacket
		.sink_endofpacket    (hps_0_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket),              //           .endofpacket
		.sink_valid          (hps_0_h2f_lw_axi_master_rd_limiter_cmd_valid_data),                   // sink_valid.data
		.src0_ready          (cmd_demux_001_src0_ready),                                            //       src0.ready
		.src0_valid          (cmd_demux_001_src0_valid),                                            //           .valid
		.src0_data           (cmd_demux_001_src0_data),                                             //           .data
		.src0_channel        (cmd_demux_001_src0_channel),                                          //           .channel
		.src0_startofpacket  (cmd_demux_001_src0_startofpacket),                                    //           .startofpacket
		.src0_endofpacket    (cmd_demux_001_src0_endofpacket),                                      //           .endofpacket
		.src1_ready          (cmd_demux_001_src1_ready),                                            //       src1.ready
		.src1_valid          (cmd_demux_001_src1_valid),                                            //           .valid
		.src1_data           (cmd_demux_001_src1_data),                                             //           .data
		.src1_channel        (cmd_demux_001_src1_channel),                                          //           .channel
		.src1_startofpacket  (cmd_demux_001_src1_startofpacket),                                    //           .startofpacket
		.src1_endofpacket    (cmd_demux_001_src1_endofpacket),                                      //           .endofpacket
		.src2_ready          (cmd_demux_001_src2_ready),                                            //       src2.ready
		.src2_valid          (cmd_demux_001_src2_valid),                                            //           .valid
		.src2_data           (cmd_demux_001_src2_data),                                             //           .data
		.src2_channel        (cmd_demux_001_src2_channel),                                          //           .channel
		.src2_startofpacket  (cmd_demux_001_src2_startofpacket),                                    //           .startofpacket
		.src2_endofpacket    (cmd_demux_001_src2_endofpacket),                                      //           .endofpacket
		.src3_ready          (cmd_demux_001_src3_ready),                                            //       src3.ready
		.src3_valid          (cmd_demux_001_src3_valid),                                            //           .valid
		.src3_data           (cmd_demux_001_src3_data),                                             //           .data
		.src3_channel        (cmd_demux_001_src3_channel),                                          //           .channel
		.src3_startofpacket  (cmd_demux_001_src3_startofpacket),                                    //           .startofpacket
		.src3_endofpacket    (cmd_demux_001_src3_endofpacket),                                      //           .endofpacket
		.src4_ready          (cmd_demux_001_src4_ready),                                            //       src4.ready
		.src4_valid          (cmd_demux_001_src4_valid),                                            //           .valid
		.src4_data           (cmd_demux_001_src4_data),                                             //           .data
		.src4_channel        (cmd_demux_001_src4_channel),                                          //           .channel
		.src4_startofpacket  (cmd_demux_001_src4_startofpacket),                                    //           .startofpacket
		.src4_endofpacket    (cmd_demux_001_src4_endofpacket),                                      //           .endofpacket
		.src5_ready          (cmd_demux_001_src5_ready),                                            //       src5.ready
		.src5_valid          (cmd_demux_001_src5_valid),                                            //           .valid
		.src5_data           (cmd_demux_001_src5_data),                                             //           .data
		.src5_channel        (cmd_demux_001_src5_channel),                                          //           .channel
		.src5_startofpacket  (cmd_demux_001_src5_startofpacket),                                    //           .startofpacket
		.src5_endofpacket    (cmd_demux_001_src5_endofpacket),                                      //           .endofpacket
		.src6_ready          (cmd_demux_001_src6_ready),                                            //       src6.ready
		.src6_valid          (cmd_demux_001_src6_valid),                                            //           .valid
		.src6_data           (cmd_demux_001_src6_data),                                             //           .data
		.src6_channel        (cmd_demux_001_src6_channel),                                          //           .channel
		.src6_startofpacket  (cmd_demux_001_src6_startofpacket),                                    //           .startofpacket
		.src6_endofpacket    (cmd_demux_001_src6_endofpacket),                                      //           .endofpacket
		.src7_ready          (cmd_demux_001_src7_ready),                                            //       src7.ready
		.src7_valid          (cmd_demux_001_src7_valid),                                            //           .valid
		.src7_data           (cmd_demux_001_src7_data),                                             //           .data
		.src7_channel        (cmd_demux_001_src7_channel),                                          //           .channel
		.src7_startofpacket  (cmd_demux_001_src7_startofpacket),                                    //           .startofpacket
		.src7_endofpacket    (cmd_demux_001_src7_endofpacket),                                      //           .endofpacket
		.src8_ready          (cmd_demux_001_src8_ready),                                            //       src8.ready
		.src8_valid          (cmd_demux_001_src8_valid),                                            //           .valid
		.src8_data           (cmd_demux_001_src8_data),                                             //           .data
		.src8_channel        (cmd_demux_001_src8_channel),                                          //           .channel
		.src8_startofpacket  (cmd_demux_001_src8_startofpacket),                                    //           .startofpacket
		.src8_endofpacket    (cmd_demux_001_src8_endofpacket),                                      //           .endofpacket
		.src9_ready          (cmd_demux_001_src9_ready),                                            //       src9.ready
		.src9_valid          (cmd_demux_001_src9_valid),                                            //           .valid
		.src9_data           (cmd_demux_001_src9_data),                                             //           .data
		.src9_channel        (cmd_demux_001_src9_channel),                                          //           .channel
		.src9_startofpacket  (cmd_demux_001_src9_startofpacket),                                    //           .startofpacket
		.src9_endofpacket    (cmd_demux_001_src9_endofpacket),                                      //           .endofpacket
		.src10_ready         (cmd_demux_001_src10_ready),                                           //      src10.ready
		.src10_valid         (cmd_demux_001_src10_valid),                                           //           .valid
		.src10_data          (cmd_demux_001_src10_data),                                            //           .data
		.src10_channel       (cmd_demux_001_src10_channel),                                         //           .channel
		.src10_startofpacket (cmd_demux_001_src10_startofpacket),                                   //           .startofpacket
		.src10_endofpacket   (cmd_demux_001_src10_endofpacket),                                     //           .endofpacket
		.src11_ready         (cmd_demux_001_src11_ready),                                           //      src11.ready
		.src11_valid         (cmd_demux_001_src11_valid),                                           //           .valid
		.src11_data          (cmd_demux_001_src11_data),                                            //           .data
		.src11_channel       (cmd_demux_001_src11_channel),                                         //           .channel
		.src11_startofpacket (cmd_demux_001_src11_startofpacket),                                   //           .startofpacket
		.src11_endofpacket   (cmd_demux_001_src11_endofpacket),                                     //           .endofpacket
		.src12_ready         (cmd_demux_001_src12_ready),                                           //      src12.ready
		.src12_valid         (cmd_demux_001_src12_valid),                                           //           .valid
		.src12_data          (cmd_demux_001_src12_data),                                            //           .data
		.src12_channel       (cmd_demux_001_src12_channel),                                         //           .channel
		.src12_startofpacket (cmd_demux_001_src12_startofpacket),                                   //           .startofpacket
		.src12_endofpacket   (cmd_demux_001_src12_endofpacket),                                     //           .endofpacket
		.src13_ready         (cmd_demux_001_src13_ready),                                           //      src13.ready
		.src13_valid         (cmd_demux_001_src13_valid),                                           //           .valid
		.src13_data          (cmd_demux_001_src13_data),                                            //           .data
		.src13_channel       (cmd_demux_001_src13_channel),                                         //           .channel
		.src13_startofpacket (cmd_demux_001_src13_startofpacket),                                   //           .startofpacket
		.src13_endofpacket   (cmd_demux_001_src13_endofpacket),                                     //           .endofpacket
		.src14_ready         (cmd_demux_001_src14_ready),                                           //      src14.ready
		.src14_valid         (cmd_demux_001_src14_valid),                                           //           .valid
		.src14_data          (cmd_demux_001_src14_data),                                            //           .data
		.src14_channel       (cmd_demux_001_src14_channel),                                         //           .channel
		.src14_startofpacket (cmd_demux_001_src14_startofpacket),                                   //           .startofpacket
		.src14_endofpacket   (cmd_demux_001_src14_endofpacket),                                     //           .endofpacket
		.src15_ready         (cmd_demux_001_src15_ready),                                           //      src15.ready
		.src15_valid         (cmd_demux_001_src15_valid),                                           //           .valid
		.src15_data          (cmd_demux_001_src15_data),                                            //           .data
		.src15_channel       (cmd_demux_001_src15_channel),                                         //           .channel
		.src15_startofpacket (cmd_demux_001_src15_startofpacket),                                   //           .startofpacket
		.src15_endofpacket   (cmd_demux_001_src15_endofpacket),                                     //           .endofpacket
		.src16_ready         (cmd_demux_001_src16_ready),                                           //      src16.ready
		.src16_valid         (cmd_demux_001_src16_valid),                                           //           .valid
		.src16_data          (cmd_demux_001_src16_data),                                            //           .data
		.src16_channel       (cmd_demux_001_src16_channel),                                         //           .channel
		.src16_startofpacket (cmd_demux_001_src16_startofpacket),                                   //           .startofpacket
		.src16_endofpacket   (cmd_demux_001_src16_endofpacket)                                      //           .endofpacket
	);

	soc_system_mm_interconnect_0_cmd_mux cmd_mux (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                            //       src.ready
		.src_valid           (cmd_mux_src_valid),                            //          .valid
		.src_data            (cmd_mux_src_data),                             //          .data
		.src_channel         (cmd_mux_src_channel),                          //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                    //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                      //          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                         //     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                         //          .valid
		.sink0_channel       (cmd_demux_src0_channel),                       //          .channel
		.sink0_data          (cmd_demux_src0_data),                          //          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                 //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket),                   //          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),                     //     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),                     //          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),                   //          .channel
		.sink1_data          (cmd_demux_001_src0_data),                      //          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),             //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket)                //          .endofpacket
	);

	soc_system_mm_interconnect_0_cmd_mux cmd_mux_001 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                        //          .valid
		.src_data            (cmd_mux_001_src_data),                         //          .data
		.src_channel         (cmd_mux_001_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                         //     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                         //          .valid
		.sink0_channel       (cmd_demux_src1_channel),                       //          .channel
		.sink0_data          (cmd_demux_src1_data),                          //          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),                 //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket),                   //          .endofpacket
		.sink1_ready         (cmd_demux_001_src1_ready),                     //     sink1.ready
		.sink1_valid         (cmd_demux_001_src1_valid),                     //          .valid
		.sink1_channel       (cmd_demux_001_src1_channel),                   //          .channel
		.sink1_data          (cmd_demux_001_src1_data),                      //          .data
		.sink1_startofpacket (cmd_demux_001_src1_startofpacket),             //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src1_endofpacket)                //          .endofpacket
	);

	soc_system_mm_interconnect_0_cmd_mux cmd_mux_002 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                        //          .valid
		.src_data            (cmd_mux_002_src_data),                         //          .data
		.src_channel         (cmd_mux_002_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_src2_ready),                         //     sink0.ready
		.sink0_valid         (cmd_demux_src2_valid),                         //          .valid
		.sink0_channel       (cmd_demux_src2_channel),                       //          .channel
		.sink0_data          (cmd_demux_src2_data),                          //          .data
		.sink0_startofpacket (cmd_demux_src2_startofpacket),                 //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src2_endofpacket),                   //          .endofpacket
		.sink1_ready         (cmd_demux_001_src2_ready),                     //     sink1.ready
		.sink1_valid         (cmd_demux_001_src2_valid),                     //          .valid
		.sink1_channel       (cmd_demux_001_src2_channel),                   //          .channel
		.sink1_data          (cmd_demux_001_src2_data),                      //          .data
		.sink1_startofpacket (cmd_demux_001_src2_startofpacket),             //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src2_endofpacket)                //          .endofpacket
	);

	soc_system_mm_interconnect_0_cmd_mux cmd_mux_003 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_003_src_valid),                        //          .valid
		.src_data            (cmd_mux_003_src_data),                         //          .data
		.src_channel         (cmd_mux_003_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_src3_ready),                         //     sink0.ready
		.sink0_valid         (cmd_demux_src3_valid),                         //          .valid
		.sink0_channel       (cmd_demux_src3_channel),                       //          .channel
		.sink0_data          (cmd_demux_src3_data),                          //          .data
		.sink0_startofpacket (cmd_demux_src3_startofpacket),                 //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src3_endofpacket),                   //          .endofpacket
		.sink1_ready         (cmd_demux_001_src3_ready),                     //     sink1.ready
		.sink1_valid         (cmd_demux_001_src3_valid),                     //          .valid
		.sink1_channel       (cmd_demux_001_src3_channel),                   //          .channel
		.sink1_data          (cmd_demux_001_src3_data),                      //          .data
		.sink1_startofpacket (cmd_demux_001_src3_startofpacket),             //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src3_endofpacket)                //          .endofpacket
	);

	soc_system_mm_interconnect_0_cmd_mux cmd_mux_004 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_004_src_valid),                        //          .valid
		.src_data            (cmd_mux_004_src_data),                         //          .data
		.src_channel         (cmd_mux_004_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_src4_ready),                         //     sink0.ready
		.sink0_valid         (cmd_demux_src4_valid),                         //          .valid
		.sink0_channel       (cmd_demux_src4_channel),                       //          .channel
		.sink0_data          (cmd_demux_src4_data),                          //          .data
		.sink0_startofpacket (cmd_demux_src4_startofpacket),                 //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src4_endofpacket),                   //          .endofpacket
		.sink1_ready         (cmd_demux_001_src4_ready),                     //     sink1.ready
		.sink1_valid         (cmd_demux_001_src4_valid),                     //          .valid
		.sink1_channel       (cmd_demux_001_src4_channel),                   //          .channel
		.sink1_data          (cmd_demux_001_src4_data),                      //          .data
		.sink1_startofpacket (cmd_demux_001_src4_startofpacket),             //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src4_endofpacket)                //          .endofpacket
	);

	soc_system_mm_interconnect_0_cmd_mux cmd_mux_005 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_005_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_005_src_valid),                        //          .valid
		.src_data            (cmd_mux_005_src_data),                         //          .data
		.src_channel         (cmd_mux_005_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_005_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_005_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_src5_ready),                         //     sink0.ready
		.sink0_valid         (cmd_demux_src5_valid),                         //          .valid
		.sink0_channel       (cmd_demux_src5_channel),                       //          .channel
		.sink0_data          (cmd_demux_src5_data),                          //          .data
		.sink0_startofpacket (cmd_demux_src5_startofpacket),                 //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src5_endofpacket),                   //          .endofpacket
		.sink1_ready         (cmd_demux_001_src5_ready),                     //     sink1.ready
		.sink1_valid         (cmd_demux_001_src5_valid),                     //          .valid
		.sink1_channel       (cmd_demux_001_src5_channel),                   //          .channel
		.sink1_data          (cmd_demux_001_src5_data),                      //          .data
		.sink1_startofpacket (cmd_demux_001_src5_startofpacket),             //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src5_endofpacket)                //          .endofpacket
	);

	soc_system_mm_interconnect_0_cmd_mux cmd_mux_006 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_006_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_006_src_valid),                        //          .valid
		.src_data            (cmd_mux_006_src_data),                         //          .data
		.src_channel         (cmd_mux_006_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_006_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_006_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_src6_ready),                         //     sink0.ready
		.sink0_valid         (cmd_demux_src6_valid),                         //          .valid
		.sink0_channel       (cmd_demux_src6_channel),                       //          .channel
		.sink0_data          (cmd_demux_src6_data),                          //          .data
		.sink0_startofpacket (cmd_demux_src6_startofpacket),                 //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src6_endofpacket),                   //          .endofpacket
		.sink1_ready         (cmd_demux_001_src6_ready),                     //     sink1.ready
		.sink1_valid         (cmd_demux_001_src6_valid),                     //          .valid
		.sink1_channel       (cmd_demux_001_src6_channel),                   //          .channel
		.sink1_data          (cmd_demux_001_src6_data),                      //          .data
		.sink1_startofpacket (cmd_demux_001_src6_startofpacket),             //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src6_endofpacket)                //          .endofpacket
	);

	soc_system_mm_interconnect_0_cmd_mux cmd_mux_007 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_007_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_007_src_valid),                        //          .valid
		.src_data            (cmd_mux_007_src_data),                         //          .data
		.src_channel         (cmd_mux_007_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_007_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_007_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_src7_ready),                         //     sink0.ready
		.sink0_valid         (cmd_demux_src7_valid),                         //          .valid
		.sink0_channel       (cmd_demux_src7_channel),                       //          .channel
		.sink0_data          (cmd_demux_src7_data),                          //          .data
		.sink0_startofpacket (cmd_demux_src7_startofpacket),                 //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src7_endofpacket),                   //          .endofpacket
		.sink1_ready         (cmd_demux_001_src7_ready),                     //     sink1.ready
		.sink1_valid         (cmd_demux_001_src7_valid),                     //          .valid
		.sink1_channel       (cmd_demux_001_src7_channel),                   //          .channel
		.sink1_data          (cmd_demux_001_src7_data),                      //          .data
		.sink1_startofpacket (cmd_demux_001_src7_startofpacket),             //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src7_endofpacket)                //          .endofpacket
	);

	soc_system_mm_interconnect_0_cmd_mux cmd_mux_008 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_008_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_008_src_valid),                        //          .valid
		.src_data            (cmd_mux_008_src_data),                         //          .data
		.src_channel         (cmd_mux_008_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_008_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_008_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_src8_ready),                         //     sink0.ready
		.sink0_valid         (cmd_demux_src8_valid),                         //          .valid
		.sink0_channel       (cmd_demux_src8_channel),                       //          .channel
		.sink0_data          (cmd_demux_src8_data),                          //          .data
		.sink0_startofpacket (cmd_demux_src8_startofpacket),                 //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src8_endofpacket),                   //          .endofpacket
		.sink1_ready         (cmd_demux_001_src8_ready),                     //     sink1.ready
		.sink1_valid         (cmd_demux_001_src8_valid),                     //          .valid
		.sink1_channel       (cmd_demux_001_src8_channel),                   //          .channel
		.sink1_data          (cmd_demux_001_src8_data),                      //          .data
		.sink1_startofpacket (cmd_demux_001_src8_startofpacket),             //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src8_endofpacket)                //          .endofpacket
	);

	soc_system_mm_interconnect_0_cmd_mux cmd_mux_009 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_009_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_009_src_valid),                        //          .valid
		.src_data            (cmd_mux_009_src_data),                         //          .data
		.src_channel         (cmd_mux_009_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_009_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_009_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_src9_ready),                         //     sink0.ready
		.sink0_valid         (cmd_demux_src9_valid),                         //          .valid
		.sink0_channel       (cmd_demux_src9_channel),                       //          .channel
		.sink0_data          (cmd_demux_src9_data),                          //          .data
		.sink0_startofpacket (cmd_demux_src9_startofpacket),                 //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src9_endofpacket),                   //          .endofpacket
		.sink1_ready         (cmd_demux_001_src9_ready),                     //     sink1.ready
		.sink1_valid         (cmd_demux_001_src9_valid),                     //          .valid
		.sink1_channel       (cmd_demux_001_src9_channel),                   //          .channel
		.sink1_data          (cmd_demux_001_src9_data),                      //          .data
		.sink1_startofpacket (cmd_demux_001_src9_startofpacket),             //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src9_endofpacket)                //          .endofpacket
	);

	soc_system_mm_interconnect_0_cmd_mux cmd_mux_010 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_010_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_010_src_valid),                        //          .valid
		.src_data            (cmd_mux_010_src_data),                         //          .data
		.src_channel         (cmd_mux_010_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_010_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_010_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_src10_ready),                        //     sink0.ready
		.sink0_valid         (cmd_demux_src10_valid),                        //          .valid
		.sink0_channel       (cmd_demux_src10_channel),                      //          .channel
		.sink0_data          (cmd_demux_src10_data),                         //          .data
		.sink0_startofpacket (cmd_demux_src10_startofpacket),                //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src10_endofpacket),                  //          .endofpacket
		.sink1_ready         (cmd_demux_001_src10_ready),                    //     sink1.ready
		.sink1_valid         (cmd_demux_001_src10_valid),                    //          .valid
		.sink1_channel       (cmd_demux_001_src10_channel),                  //          .channel
		.sink1_data          (cmd_demux_001_src10_data),                     //          .data
		.sink1_startofpacket (cmd_demux_001_src10_startofpacket),            //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src10_endofpacket)               //          .endofpacket
	);

	soc_system_mm_interconnect_0_cmd_mux cmd_mux_011 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_011_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_011_src_valid),                        //          .valid
		.src_data            (cmd_mux_011_src_data),                         //          .data
		.src_channel         (cmd_mux_011_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_011_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_011_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_src11_ready),                        //     sink0.ready
		.sink0_valid         (cmd_demux_src11_valid),                        //          .valid
		.sink0_channel       (cmd_demux_src11_channel),                      //          .channel
		.sink0_data          (cmd_demux_src11_data),                         //          .data
		.sink0_startofpacket (cmd_demux_src11_startofpacket),                //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src11_endofpacket),                  //          .endofpacket
		.sink1_ready         (cmd_demux_001_src11_ready),                    //     sink1.ready
		.sink1_valid         (cmd_demux_001_src11_valid),                    //          .valid
		.sink1_channel       (cmd_demux_001_src11_channel),                  //          .channel
		.sink1_data          (cmd_demux_001_src11_data),                     //          .data
		.sink1_startofpacket (cmd_demux_001_src11_startofpacket),            //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src11_endofpacket)               //          .endofpacket
	);

	soc_system_mm_interconnect_0_cmd_mux cmd_mux_012 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_012_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_012_src_valid),                        //          .valid
		.src_data            (cmd_mux_012_src_data),                         //          .data
		.src_channel         (cmd_mux_012_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_012_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_012_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_src12_ready),                        //     sink0.ready
		.sink0_valid         (cmd_demux_src12_valid),                        //          .valid
		.sink0_channel       (cmd_demux_src12_channel),                      //          .channel
		.sink0_data          (cmd_demux_src12_data),                         //          .data
		.sink0_startofpacket (cmd_demux_src12_startofpacket),                //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src12_endofpacket),                  //          .endofpacket
		.sink1_ready         (cmd_demux_001_src12_ready),                    //     sink1.ready
		.sink1_valid         (cmd_demux_001_src12_valid),                    //          .valid
		.sink1_channel       (cmd_demux_001_src12_channel),                  //          .channel
		.sink1_data          (cmd_demux_001_src12_data),                     //          .data
		.sink1_startofpacket (cmd_demux_001_src12_startofpacket),            //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src12_endofpacket)               //          .endofpacket
	);

	soc_system_mm_interconnect_0_cmd_mux cmd_mux_013 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_013_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_013_src_valid),                        //          .valid
		.src_data            (cmd_mux_013_src_data),                         //          .data
		.src_channel         (cmd_mux_013_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_013_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_013_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_src13_ready),                        //     sink0.ready
		.sink0_valid         (cmd_demux_src13_valid),                        //          .valid
		.sink0_channel       (cmd_demux_src13_channel),                      //          .channel
		.sink0_data          (cmd_demux_src13_data),                         //          .data
		.sink0_startofpacket (cmd_demux_src13_startofpacket),                //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src13_endofpacket),                  //          .endofpacket
		.sink1_ready         (cmd_demux_001_src13_ready),                    //     sink1.ready
		.sink1_valid         (cmd_demux_001_src13_valid),                    //          .valid
		.sink1_channel       (cmd_demux_001_src13_channel),                  //          .channel
		.sink1_data          (cmd_demux_001_src13_data),                     //          .data
		.sink1_startofpacket (cmd_demux_001_src13_startofpacket),            //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src13_endofpacket)               //          .endofpacket
	);

	soc_system_mm_interconnect_0_cmd_mux cmd_mux_014 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_014_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_014_src_valid),                        //          .valid
		.src_data            (cmd_mux_014_src_data),                         //          .data
		.src_channel         (cmd_mux_014_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_014_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_014_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_src14_ready),                        //     sink0.ready
		.sink0_valid         (cmd_demux_src14_valid),                        //          .valid
		.sink0_channel       (cmd_demux_src14_channel),                      //          .channel
		.sink0_data          (cmd_demux_src14_data),                         //          .data
		.sink0_startofpacket (cmd_demux_src14_startofpacket),                //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src14_endofpacket),                  //          .endofpacket
		.sink1_ready         (cmd_demux_001_src14_ready),                    //     sink1.ready
		.sink1_valid         (cmd_demux_001_src14_valid),                    //          .valid
		.sink1_channel       (cmd_demux_001_src14_channel),                  //          .channel
		.sink1_data          (cmd_demux_001_src14_data),                     //          .data
		.sink1_startofpacket (cmd_demux_001_src14_startofpacket),            //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src14_endofpacket)               //          .endofpacket
	);

	soc_system_mm_interconnect_0_cmd_mux cmd_mux_015 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_015_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_015_src_valid),                        //          .valid
		.src_data            (cmd_mux_015_src_data),                         //          .data
		.src_channel         (cmd_mux_015_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_015_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_015_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_src15_ready),                        //     sink0.ready
		.sink0_valid         (cmd_demux_src15_valid),                        //          .valid
		.sink0_channel       (cmd_demux_src15_channel),                      //          .channel
		.sink0_data          (cmd_demux_src15_data),                         //          .data
		.sink0_startofpacket (cmd_demux_src15_startofpacket),                //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src15_endofpacket),                  //          .endofpacket
		.sink1_ready         (cmd_demux_001_src15_ready),                    //     sink1.ready
		.sink1_valid         (cmd_demux_001_src15_valid),                    //          .valid
		.sink1_channel       (cmd_demux_001_src15_channel),                  //          .channel
		.sink1_data          (cmd_demux_001_src15_data),                     //          .data
		.sink1_startofpacket (cmd_demux_001_src15_startofpacket),            //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src15_endofpacket)               //          .endofpacket
	);

	soc_system_mm_interconnect_0_cmd_mux cmd_mux_016 (
		.clk                 (clk_0_clk_clk),                                //       clk.clk
		.reset               (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_016_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_016_src_valid),                        //          .valid
		.src_data            (cmd_mux_016_src_data),                         //          .data
		.src_channel         (cmd_mux_016_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_016_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_016_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_src16_ready),                        //     sink0.ready
		.sink0_valid         (cmd_demux_src16_valid),                        //          .valid
		.sink0_channel       (cmd_demux_src16_channel),                      //          .channel
		.sink0_data          (cmd_demux_src16_data),                         //          .data
		.sink0_startofpacket (cmd_demux_src16_startofpacket),                //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src16_endofpacket),                  //          .endofpacket
		.sink1_ready         (cmd_demux_001_src16_ready),                    //     sink1.ready
		.sink1_valid         (cmd_demux_001_src16_valid),                    //          .valid
		.sink1_channel       (cmd_demux_001_src16_channel),                  //          .channel
		.sink1_data          (cmd_demux_001_src16_data),                     //          .data
		.sink1_startofpacket (cmd_demux_001_src16_startofpacket),            //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src16_endofpacket)               //          .endofpacket
	);

	soc_system_mm_interconnect_0_rsp_demux rsp_demux (
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_002_src_ready),                         //      sink.ready
		.sink_channel       (router_002_src_channel),                       //          .channel
		.sink_data          (router_002_src_data),                          //          .data
		.sink_startofpacket (router_002_src_startofpacket),                 //          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                   //          .endofpacket
		.sink_valid         (router_002_src_valid),                         //          .valid
		.src0_ready         (rsp_demux_src0_ready),                         //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                         //          .valid
		.src0_data          (rsp_demux_src0_data),                          //          .data
		.src0_channel       (rsp_demux_src0_channel),                       //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                 //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                   //          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                         //      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                         //          .valid
		.src1_data          (rsp_demux_src1_data),                          //          .data
		.src1_channel       (rsp_demux_src1_channel),                       //          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),                 //          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket)                    //          .endofpacket
	);

	soc_system_mm_interconnect_0_rsp_demux rsp_demux_001 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.sink_ready         (p1_unit_s1_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (p1_unit_s1_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (p1_unit_s1_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (p1_unit_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (p1_unit_s1_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (p1_unit_s1_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_001_src0_data),                        //          .data
		.src0_channel       (rsp_demux_001_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket),                 //          .endofpacket
		.src1_ready         (rsp_demux_001_src1_ready),                       //      src1.ready
		.src1_valid         (rsp_demux_001_src1_valid),                       //          .valid
		.src1_data          (rsp_demux_001_src1_data),                        //          .data
		.src1_channel       (rsp_demux_001_src1_channel),                     //          .channel
		.src1_startofpacket (rsp_demux_001_src1_startofpacket),               //          .startofpacket
		.src1_endofpacket   (rsp_demux_001_src1_endofpacket)                  //          .endofpacket
	);

	soc_system_mm_interconnect_0_rsp_demux rsp_demux_002 (
		.clk                (clk_0_clk_clk),                                 //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.sink_ready         (p1_die_s1_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (p1_die_s1_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (p1_die_s1_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (p1_die_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (p1_die_s1_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (p1_die_s1_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                      //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                      //          .valid
		.src0_data          (rsp_demux_002_src0_data),                       //          .data
		.src0_channel       (rsp_demux_002_src0_channel),                    //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),              //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket),                //          .endofpacket
		.src1_ready         (rsp_demux_002_src1_ready),                      //      src1.ready
		.src1_valid         (rsp_demux_002_src1_valid),                      //          .valid
		.src1_data          (rsp_demux_002_src1_data),                       //          .data
		.src1_channel       (rsp_demux_002_src1_channel),                    //          .channel
		.src1_startofpacket (rsp_demux_002_src1_startofpacket),              //          .startofpacket
		.src1_endofpacket   (rsp_demux_002_src1_endofpacket)                 //          .endofpacket
	);

	soc_system_mm_interconnect_0_rsp_demux rsp_demux_003 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.sink_ready         (p2_unit_s1_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (p2_unit_s1_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (p2_unit_s1_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (p2_unit_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (p2_unit_s1_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (p2_unit_s1_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_003_src0_data),                        //          .data
		.src0_channel       (rsp_demux_003_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket),                 //          .endofpacket
		.src1_ready         (rsp_demux_003_src1_ready),                       //      src1.ready
		.src1_valid         (rsp_demux_003_src1_valid),                       //          .valid
		.src1_data          (rsp_demux_003_src1_data),                        //          .data
		.src1_channel       (rsp_demux_003_src1_channel),                     //          .channel
		.src1_startofpacket (rsp_demux_003_src1_startofpacket),               //          .startofpacket
		.src1_endofpacket   (rsp_demux_003_src1_endofpacket)                  //          .endofpacket
	);

	soc_system_mm_interconnect_0_rsp_demux rsp_demux_004 (
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (fix_s1_rsp_width_adapter_src_ready),           //      sink.ready
		.sink_channel       (fix_s1_rsp_width_adapter_src_channel),         //          .channel
		.sink_data          (fix_s1_rsp_width_adapter_src_data),            //          .data
		.sink_startofpacket (fix_s1_rsp_width_adapter_src_startofpacket),   //          .startofpacket
		.sink_endofpacket   (fix_s1_rsp_width_adapter_src_endofpacket),     //          .endofpacket
		.sink_valid         (fix_s1_rsp_width_adapter_src_valid),           //          .valid
		.src0_ready         (rsp_demux_004_src0_ready),                     //      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),                     //          .valid
		.src0_data          (rsp_demux_004_src0_data),                      //          .data
		.src0_channel       (rsp_demux_004_src0_channel),                   //          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),             //          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket),               //          .endofpacket
		.src1_ready         (rsp_demux_004_src1_ready),                     //      src1.ready
		.src1_valid         (rsp_demux_004_src1_valid),                     //          .valid
		.src1_data          (rsp_demux_004_src1_data),                      //          .data
		.src1_channel       (rsp_demux_004_src1_channel),                   //          .channel
		.src1_startofpacket (rsp_demux_004_src1_startofpacket),             //          .startofpacket
		.src1_endofpacket   (rsp_demux_004_src1_endofpacket)                //          .endofpacket
	);

	soc_system_mm_interconnect_0_rsp_demux rsp_demux_005 (
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (bomb_s1_rsp_width_adapter_src_ready),          //      sink.ready
		.sink_channel       (bomb_s1_rsp_width_adapter_src_channel),        //          .channel
		.sink_data          (bomb_s1_rsp_width_adapter_src_data),           //          .data
		.sink_startofpacket (bomb_s1_rsp_width_adapter_src_startofpacket),  //          .startofpacket
		.sink_endofpacket   (bomb_s1_rsp_width_adapter_src_endofpacket),    //          .endofpacket
		.sink_valid         (bomb_s1_rsp_width_adapter_src_valid),          //          .valid
		.src0_ready         (rsp_demux_005_src0_ready),                     //      src0.ready
		.src0_valid         (rsp_demux_005_src0_valid),                     //          .valid
		.src0_data          (rsp_demux_005_src0_data),                      //          .data
		.src0_channel       (rsp_demux_005_src0_channel),                   //          .channel
		.src0_startofpacket (rsp_demux_005_src0_startofpacket),             //          .startofpacket
		.src0_endofpacket   (rsp_demux_005_src0_endofpacket),               //          .endofpacket
		.src1_ready         (rsp_demux_005_src1_ready),                     //      src1.ready
		.src1_valid         (rsp_demux_005_src1_valid),                     //          .valid
		.src1_data          (rsp_demux_005_src1_data),                      //          .data
		.src1_channel       (rsp_demux_005_src1_channel),                   //          .channel
		.src1_startofpacket (rsp_demux_005_src1_startofpacket),             //          .startofpacket
		.src1_endofpacket   (rsp_demux_005_src1_endofpacket)                //          .endofpacket
	);

	soc_system_mm_interconnect_0_rsp_demux rsp_demux_006 (
		.clk                (clk_0_clk_clk),                                     //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.sink_ready         (firecenter_s1_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (firecenter_s1_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (firecenter_s1_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (firecenter_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (firecenter_s1_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (firecenter_s1_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_006_src0_ready),                          //      src0.ready
		.src0_valid         (rsp_demux_006_src0_valid),                          //          .valid
		.src0_data          (rsp_demux_006_src0_data),                           //          .data
		.src0_channel       (rsp_demux_006_src0_channel),                        //          .channel
		.src0_startofpacket (rsp_demux_006_src0_startofpacket),                  //          .startofpacket
		.src0_endofpacket   (rsp_demux_006_src0_endofpacket),                    //          .endofpacket
		.src1_ready         (rsp_demux_006_src1_ready),                          //      src1.ready
		.src1_valid         (rsp_demux_006_src1_valid),                          //          .valid
		.src1_data          (rsp_demux_006_src1_data),                           //          .data
		.src1_channel       (rsp_demux_006_src1_channel),                        //          .channel
		.src1_startofpacket (rsp_demux_006_src1_startofpacket),                  //          .startofpacket
		.src1_endofpacket   (rsp_demux_006_src1_endofpacket)                     //          .endofpacket
	);

	soc_system_mm_interconnect_0_rsp_demux rsp_demux_007 (
		.clk                (clk_0_clk_clk),                                   //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.sink_ready         (firehori_s1_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (firehori_s1_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (firehori_s1_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (firehori_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (firehori_s1_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (firehori_s1_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_007_src0_ready),                        //      src0.ready
		.src0_valid         (rsp_demux_007_src0_valid),                        //          .valid
		.src0_data          (rsp_demux_007_src0_data),                         //          .data
		.src0_channel       (rsp_demux_007_src0_channel),                      //          .channel
		.src0_startofpacket (rsp_demux_007_src0_startofpacket),                //          .startofpacket
		.src0_endofpacket   (rsp_demux_007_src0_endofpacket),                  //          .endofpacket
		.src1_ready         (rsp_demux_007_src1_ready),                        //      src1.ready
		.src1_valid         (rsp_demux_007_src1_valid),                        //          .valid
		.src1_data          (rsp_demux_007_src1_data),                         //          .data
		.src1_channel       (rsp_demux_007_src1_channel),                      //          .channel
		.src1_startofpacket (rsp_demux_007_src1_startofpacket),                //          .startofpacket
		.src1_endofpacket   (rsp_demux_007_src1_endofpacket)                   //          .endofpacket
	);

	soc_system_mm_interconnect_0_rsp_demux rsp_demux_008 (
		.clk                (clk_0_clk_clk),                                    //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.sink_ready         (fireverti_s1_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (fireverti_s1_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (fireverti_s1_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (fireverti_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (fireverti_s1_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (fireverti_s1_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_008_src0_ready),                         //      src0.ready
		.src0_valid         (rsp_demux_008_src0_valid),                         //          .valid
		.src0_data          (rsp_demux_008_src0_data),                          //          .data
		.src0_channel       (rsp_demux_008_src0_channel),                       //          .channel
		.src0_startofpacket (rsp_demux_008_src0_startofpacket),                 //          .startofpacket
		.src0_endofpacket   (rsp_demux_008_src0_endofpacket),                   //          .endofpacket
		.src1_ready         (rsp_demux_008_src1_ready),                         //      src1.ready
		.src1_valid         (rsp_demux_008_src1_valid),                         //          .valid
		.src1_data          (rsp_demux_008_src1_data),                          //          .data
		.src1_channel       (rsp_demux_008_src1_channel),                       //          .channel
		.src1_startofpacket (rsp_demux_008_src1_startofpacket),                 //          .startofpacket
		.src1_endofpacket   (rsp_demux_008_src1_endofpacket)                    //          .endofpacket
	);

	soc_system_mm_interconnect_0_rsp_demux rsp_demux_009 (
		.clk                (clk_0_clk_clk),                                 //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.sink_ready         (p2_die_s1_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (p2_die_s1_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (p2_die_s1_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (p2_die_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (p2_die_s1_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (p2_die_s1_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_009_src0_ready),                      //      src0.ready
		.src0_valid         (rsp_demux_009_src0_valid),                      //          .valid
		.src0_data          (rsp_demux_009_src0_data),                       //          .data
		.src0_channel       (rsp_demux_009_src0_channel),                    //          .channel
		.src0_startofpacket (rsp_demux_009_src0_startofpacket),              //          .startofpacket
		.src0_endofpacket   (rsp_demux_009_src0_endofpacket),                //          .endofpacket
		.src1_ready         (rsp_demux_009_src1_ready),                      //      src1.ready
		.src1_valid         (rsp_demux_009_src1_valid),                      //          .valid
		.src1_data          (rsp_demux_009_src1_data),                       //          .data
		.src1_channel       (rsp_demux_009_src1_channel),                    //          .channel
		.src1_startofpacket (rsp_demux_009_src1_startofpacket),              //          .startofpacket
		.src1_endofpacket   (rsp_demux_009_src1_endofpacket)                 //          .endofpacket
	);

	soc_system_mm_interconnect_0_rsp_demux rsp_demux_010 (
		.clk                (clk_0_clk_clk),                                   //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.sink_ready         (map_unit_s1_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (map_unit_s1_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (map_unit_s1_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (map_unit_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (map_unit_s1_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (map_unit_s1_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_010_src0_ready),                        //      src0.ready
		.src0_valid         (rsp_demux_010_src0_valid),                        //          .valid
		.src0_data          (rsp_demux_010_src0_data),                         //          .data
		.src0_channel       (rsp_demux_010_src0_channel),                      //          .channel
		.src0_startofpacket (rsp_demux_010_src0_startofpacket),                //          .startofpacket
		.src0_endofpacket   (rsp_demux_010_src0_endofpacket),                  //          .endofpacket
		.src1_ready         (rsp_demux_010_src1_ready),                        //      src1.ready
		.src1_valid         (rsp_demux_010_src1_valid),                        //          .valid
		.src1_data          (rsp_demux_010_src1_data),                         //          .data
		.src1_channel       (rsp_demux_010_src1_channel),                      //          .channel
		.src1_startofpacket (rsp_demux_010_src1_startofpacket),                //          .startofpacket
		.src1_endofpacket   (rsp_demux_010_src1_endofpacket)                   //          .endofpacket
	);

	soc_system_mm_interconnect_0_rsp_demux rsp_demux_011 (
		.clk                (clk_0_clk_clk),                                        //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.sink_ready         (explode_sound_s1_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (explode_sound_s1_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (explode_sound_s1_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (explode_sound_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (explode_sound_s1_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (explode_sound_s1_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_011_src0_ready),                             //      src0.ready
		.src0_valid         (rsp_demux_011_src0_valid),                             //          .valid
		.src0_data          (rsp_demux_011_src0_data),                              //          .data
		.src0_channel       (rsp_demux_011_src0_channel),                           //          .channel
		.src0_startofpacket (rsp_demux_011_src0_startofpacket),                     //          .startofpacket
		.src0_endofpacket   (rsp_demux_011_src0_endofpacket),                       //          .endofpacket
		.src1_ready         (rsp_demux_011_src1_ready),                             //      src1.ready
		.src1_valid         (rsp_demux_011_src1_valid),                             //          .valid
		.src1_data          (rsp_demux_011_src1_data),                              //          .data
		.src1_channel       (rsp_demux_011_src1_channel),                           //          .channel
		.src1_startofpacket (rsp_demux_011_src1_startofpacket),                     //          .startofpacket
		.src1_endofpacket   (rsp_demux_011_src1_endofpacket)                        //          .endofpacket
	);

	soc_system_mm_interconnect_0_rsp_demux rsp_demux_012 (
		.clk                (clk_0_clk_clk),                                 //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.sink_ready         (p1_win_s1_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (p1_win_s1_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (p1_win_s1_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (p1_win_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (p1_win_s1_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (p1_win_s1_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_012_src0_ready),                      //      src0.ready
		.src0_valid         (rsp_demux_012_src0_valid),                      //          .valid
		.src0_data          (rsp_demux_012_src0_data),                       //          .data
		.src0_channel       (rsp_demux_012_src0_channel),                    //          .channel
		.src0_startofpacket (rsp_demux_012_src0_startofpacket),              //          .startofpacket
		.src0_endofpacket   (rsp_demux_012_src0_endofpacket),                //          .endofpacket
		.src1_ready         (rsp_demux_012_src1_ready),                      //      src1.ready
		.src1_valid         (rsp_demux_012_src1_valid),                      //          .valid
		.src1_data          (rsp_demux_012_src1_data),                       //          .data
		.src1_channel       (rsp_demux_012_src1_channel),                    //          .channel
		.src1_startofpacket (rsp_demux_012_src1_startofpacket),              //          .startofpacket
		.src1_endofpacket   (rsp_demux_012_src1_endofpacket)                 //          .endofpacket
	);

	soc_system_mm_interconnect_0_rsp_demux rsp_demux_013 (
		.clk                (clk_0_clk_clk),                                 //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.sink_ready         (p2_win_s1_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (p2_win_s1_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (p2_win_s1_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (p2_win_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (p2_win_s1_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (p2_win_s1_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_013_src0_ready),                      //      src0.ready
		.src0_valid         (rsp_demux_013_src0_valid),                      //          .valid
		.src0_data          (rsp_demux_013_src0_data),                       //          .data
		.src0_channel       (rsp_demux_013_src0_channel),                    //          .channel
		.src0_startofpacket (rsp_demux_013_src0_startofpacket),              //          .startofpacket
		.src0_endofpacket   (rsp_demux_013_src0_endofpacket),                //          .endofpacket
		.src1_ready         (rsp_demux_013_src1_ready),                      //      src1.ready
		.src1_valid         (rsp_demux_013_src1_valid),                      //          .valid
		.src1_data          (rsp_demux_013_src1_data),                       //          .data
		.src1_channel       (rsp_demux_013_src1_channel),                    //          .channel
		.src1_startofpacket (rsp_demux_013_src1_startofpacket),              //          .startofpacket
		.src1_endofpacket   (rsp_demux_013_src1_endofpacket)                 //          .endofpacket
	);

	soc_system_mm_interconnect_0_rsp_demux rsp_demux_014 (
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (start_s1_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (start_s1_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (start_s1_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (start_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (start_s1_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (start_s1_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_014_src0_ready),                     //      src0.ready
		.src0_valid         (rsp_demux_014_src0_valid),                     //          .valid
		.src0_data          (rsp_demux_014_src0_data),                      //          .data
		.src0_channel       (rsp_demux_014_src0_channel),                   //          .channel
		.src0_startofpacket (rsp_demux_014_src0_startofpacket),             //          .startofpacket
		.src0_endofpacket   (rsp_demux_014_src0_endofpacket),               //          .endofpacket
		.src1_ready         (rsp_demux_014_src1_ready),                     //      src1.ready
		.src1_valid         (rsp_demux_014_src1_valid),                     //          .valid
		.src1_data          (rsp_demux_014_src1_data),                      //          .data
		.src1_channel       (rsp_demux_014_src1_channel),                   //          .channel
		.src1_startofpacket (rsp_demux_014_src1_startofpacket),             //          .startofpacket
		.src1_endofpacket   (rsp_demux_014_src1_endofpacket)                //          .endofpacket
	);

	soc_system_mm_interconnect_0_rsp_demux rsp_demux_015 (
		.clk                (clk_0_clk_clk),                                       //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.sink_ready         (jingle_sound_s1_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (jingle_sound_s1_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (jingle_sound_s1_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (jingle_sound_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (jingle_sound_s1_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (jingle_sound_s1_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_015_src0_ready),                            //      src0.ready
		.src0_valid         (rsp_demux_015_src0_valid),                            //          .valid
		.src0_data          (rsp_demux_015_src0_data),                             //          .data
		.src0_channel       (rsp_demux_015_src0_channel),                          //          .channel
		.src0_startofpacket (rsp_demux_015_src0_startofpacket),                    //          .startofpacket
		.src0_endofpacket   (rsp_demux_015_src0_endofpacket),                      //          .endofpacket
		.src1_ready         (rsp_demux_015_src1_ready),                            //      src1.ready
		.src1_valid         (rsp_demux_015_src1_valid),                            //          .valid
		.src1_data          (rsp_demux_015_src1_data),                             //          .data
		.src1_channel       (rsp_demux_015_src1_channel),                          //          .channel
		.src1_startofpacket (rsp_demux_015_src1_startofpacket),                    //          .startofpacket
		.src1_endofpacket   (rsp_demux_015_src1_endofpacket)                       //          .endofpacket
	);

	soc_system_mm_interconnect_0_rsp_demux rsp_demux_016 (
		.clk                (clk_0_clk_clk),                                //       clk.clk
		.reset              (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (wall_s1_rsp_width_adapter_src_ready),          //      sink.ready
		.sink_channel       (wall_s1_rsp_width_adapter_src_channel),        //          .channel
		.sink_data          (wall_s1_rsp_width_adapter_src_data),           //          .data
		.sink_startofpacket (wall_s1_rsp_width_adapter_src_startofpacket),  //          .startofpacket
		.sink_endofpacket   (wall_s1_rsp_width_adapter_src_endofpacket),    //          .endofpacket
		.sink_valid         (wall_s1_rsp_width_adapter_src_valid),          //          .valid
		.src0_ready         (rsp_demux_016_src0_ready),                     //      src0.ready
		.src0_valid         (rsp_demux_016_src0_valid),                     //          .valid
		.src0_data          (rsp_demux_016_src0_data),                      //          .data
		.src0_channel       (rsp_demux_016_src0_channel),                   //          .channel
		.src0_startofpacket (rsp_demux_016_src0_startofpacket),             //          .startofpacket
		.src0_endofpacket   (rsp_demux_016_src0_endofpacket),               //          .endofpacket
		.src1_ready         (rsp_demux_016_src1_ready),                     //      src1.ready
		.src1_valid         (rsp_demux_016_src1_valid),                     //          .valid
		.src1_data          (rsp_demux_016_src1_data),                      //          .data
		.src1_channel       (rsp_demux_016_src1_channel),                   //          .channel
		.src1_startofpacket (rsp_demux_016_src1_startofpacket),             //          .startofpacket
		.src1_endofpacket   (rsp_demux_016_src1_endofpacket)                //          .endofpacket
	);

	soc_system_mm_interconnect_0_rsp_mux rsp_mux (
		.clk                  (clk_0_clk_clk),                                                       //       clk.clk
		.reset                (hps_0_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready            (rsp_mux_src_ready),                                                   //       src.ready
		.src_valid            (rsp_mux_src_valid),                                                   //          .valid
		.src_data             (rsp_mux_src_data),                                                    //          .data
		.src_channel          (rsp_mux_src_channel),                                                 //          .channel
		.src_startofpacket    (rsp_mux_src_startofpacket),                                           //          .startofpacket
		.src_endofpacket      (rsp_mux_src_endofpacket),                                             //          .endofpacket
		.sink0_ready          (rsp_demux_src0_ready),                                                //     sink0.ready
		.sink0_valid          (rsp_demux_src0_valid),                                                //          .valid
		.sink0_channel        (rsp_demux_src0_channel),                                              //          .channel
		.sink0_data           (rsp_demux_src0_data),                                                 //          .data
		.sink0_startofpacket  (rsp_demux_src0_startofpacket),                                        //          .startofpacket
		.sink0_endofpacket    (rsp_demux_src0_endofpacket),                                          //          .endofpacket
		.sink1_ready          (rsp_demux_001_src0_ready),                                            //     sink1.ready
		.sink1_valid          (rsp_demux_001_src0_valid),                                            //          .valid
		.sink1_channel        (rsp_demux_001_src0_channel),                                          //          .channel
		.sink1_data           (rsp_demux_001_src0_data),                                             //          .data
		.sink1_startofpacket  (rsp_demux_001_src0_startofpacket),                                    //          .startofpacket
		.sink1_endofpacket    (rsp_demux_001_src0_endofpacket),                                      //          .endofpacket
		.sink2_ready          (rsp_demux_002_src0_ready),                                            //     sink2.ready
		.sink2_valid          (rsp_demux_002_src0_valid),                                            //          .valid
		.sink2_channel        (rsp_demux_002_src0_channel),                                          //          .channel
		.sink2_data           (rsp_demux_002_src0_data),                                             //          .data
		.sink2_startofpacket  (rsp_demux_002_src0_startofpacket),                                    //          .startofpacket
		.sink2_endofpacket    (rsp_demux_002_src0_endofpacket),                                      //          .endofpacket
		.sink3_ready          (rsp_demux_003_src0_ready),                                            //     sink3.ready
		.sink3_valid          (rsp_demux_003_src0_valid),                                            //          .valid
		.sink3_channel        (rsp_demux_003_src0_channel),                                          //          .channel
		.sink3_data           (rsp_demux_003_src0_data),                                             //          .data
		.sink3_startofpacket  (rsp_demux_003_src0_startofpacket),                                    //          .startofpacket
		.sink3_endofpacket    (rsp_demux_003_src0_endofpacket),                                      //          .endofpacket
		.sink4_ready          (rsp_demux_004_src0_ready),                                            //     sink4.ready
		.sink4_valid          (rsp_demux_004_src0_valid),                                            //          .valid
		.sink4_channel        (rsp_demux_004_src0_channel),                                          //          .channel
		.sink4_data           (rsp_demux_004_src0_data),                                             //          .data
		.sink4_startofpacket  (rsp_demux_004_src0_startofpacket),                                    //          .startofpacket
		.sink4_endofpacket    (rsp_demux_004_src0_endofpacket),                                      //          .endofpacket
		.sink5_ready          (rsp_demux_005_src0_ready),                                            //     sink5.ready
		.sink5_valid          (rsp_demux_005_src0_valid),                                            //          .valid
		.sink5_channel        (rsp_demux_005_src0_channel),                                          //          .channel
		.sink5_data           (rsp_demux_005_src0_data),                                             //          .data
		.sink5_startofpacket  (rsp_demux_005_src0_startofpacket),                                    //          .startofpacket
		.sink5_endofpacket    (rsp_demux_005_src0_endofpacket),                                      //          .endofpacket
		.sink6_ready          (rsp_demux_006_src0_ready),                                            //     sink6.ready
		.sink6_valid          (rsp_demux_006_src0_valid),                                            //          .valid
		.sink6_channel        (rsp_demux_006_src0_channel),                                          //          .channel
		.sink6_data           (rsp_demux_006_src0_data),                                             //          .data
		.sink6_startofpacket  (rsp_demux_006_src0_startofpacket),                                    //          .startofpacket
		.sink6_endofpacket    (rsp_demux_006_src0_endofpacket),                                      //          .endofpacket
		.sink7_ready          (rsp_demux_007_src0_ready),                                            //     sink7.ready
		.sink7_valid          (rsp_demux_007_src0_valid),                                            //          .valid
		.sink7_channel        (rsp_demux_007_src0_channel),                                          //          .channel
		.sink7_data           (rsp_demux_007_src0_data),                                             //          .data
		.sink7_startofpacket  (rsp_demux_007_src0_startofpacket),                                    //          .startofpacket
		.sink7_endofpacket    (rsp_demux_007_src0_endofpacket),                                      //          .endofpacket
		.sink8_ready          (rsp_demux_008_src0_ready),                                            //     sink8.ready
		.sink8_valid          (rsp_demux_008_src0_valid),                                            //          .valid
		.sink8_channel        (rsp_demux_008_src0_channel),                                          //          .channel
		.sink8_data           (rsp_demux_008_src0_data),                                             //          .data
		.sink8_startofpacket  (rsp_demux_008_src0_startofpacket),                                    //          .startofpacket
		.sink8_endofpacket    (rsp_demux_008_src0_endofpacket),                                      //          .endofpacket
		.sink9_ready          (rsp_demux_009_src0_ready),                                            //     sink9.ready
		.sink9_valid          (rsp_demux_009_src0_valid),                                            //          .valid
		.sink9_channel        (rsp_demux_009_src0_channel),                                          //          .channel
		.sink9_data           (rsp_demux_009_src0_data),                                             //          .data
		.sink9_startofpacket  (rsp_demux_009_src0_startofpacket),                                    //          .startofpacket
		.sink9_endofpacket    (rsp_demux_009_src0_endofpacket),                                      //          .endofpacket
		.sink10_ready         (rsp_demux_010_src0_ready),                                            //    sink10.ready
		.sink10_valid         (rsp_demux_010_src0_valid),                                            //          .valid
		.sink10_channel       (rsp_demux_010_src0_channel),                                          //          .channel
		.sink10_data          (rsp_demux_010_src0_data),                                             //          .data
		.sink10_startofpacket (rsp_demux_010_src0_startofpacket),                                    //          .startofpacket
		.sink10_endofpacket   (rsp_demux_010_src0_endofpacket),                                      //          .endofpacket
		.sink11_ready         (rsp_demux_011_src0_ready),                                            //    sink11.ready
		.sink11_valid         (rsp_demux_011_src0_valid),                                            //          .valid
		.sink11_channel       (rsp_demux_011_src0_channel),                                          //          .channel
		.sink11_data          (rsp_demux_011_src0_data),                                             //          .data
		.sink11_startofpacket (rsp_demux_011_src0_startofpacket),                                    //          .startofpacket
		.sink11_endofpacket   (rsp_demux_011_src0_endofpacket),                                      //          .endofpacket
		.sink12_ready         (rsp_demux_012_src0_ready),                                            //    sink12.ready
		.sink12_valid         (rsp_demux_012_src0_valid),                                            //          .valid
		.sink12_channel       (rsp_demux_012_src0_channel),                                          //          .channel
		.sink12_data          (rsp_demux_012_src0_data),                                             //          .data
		.sink12_startofpacket (rsp_demux_012_src0_startofpacket),                                    //          .startofpacket
		.sink12_endofpacket   (rsp_demux_012_src0_endofpacket),                                      //          .endofpacket
		.sink13_ready         (rsp_demux_013_src0_ready),                                            //    sink13.ready
		.sink13_valid         (rsp_demux_013_src0_valid),                                            //          .valid
		.sink13_channel       (rsp_demux_013_src0_channel),                                          //          .channel
		.sink13_data          (rsp_demux_013_src0_data),                                             //          .data
		.sink13_startofpacket (rsp_demux_013_src0_startofpacket),                                    //          .startofpacket
		.sink13_endofpacket   (rsp_demux_013_src0_endofpacket),                                      //          .endofpacket
		.sink14_ready         (rsp_demux_014_src0_ready),                                            //    sink14.ready
		.sink14_valid         (rsp_demux_014_src0_valid),                                            //          .valid
		.sink14_channel       (rsp_demux_014_src0_channel),                                          //          .channel
		.sink14_data          (rsp_demux_014_src0_data),                                             //          .data
		.sink14_startofpacket (rsp_demux_014_src0_startofpacket),                                    //          .startofpacket
		.sink14_endofpacket   (rsp_demux_014_src0_endofpacket),                                      //          .endofpacket
		.sink15_ready         (rsp_demux_015_src0_ready),                                            //    sink15.ready
		.sink15_valid         (rsp_demux_015_src0_valid),                                            //          .valid
		.sink15_channel       (rsp_demux_015_src0_channel),                                          //          .channel
		.sink15_data          (rsp_demux_015_src0_data),                                             //          .data
		.sink15_startofpacket (rsp_demux_015_src0_startofpacket),                                    //          .startofpacket
		.sink15_endofpacket   (rsp_demux_015_src0_endofpacket),                                      //          .endofpacket
		.sink16_ready         (rsp_demux_016_src0_ready),                                            //    sink16.ready
		.sink16_valid         (rsp_demux_016_src0_valid),                                            //          .valid
		.sink16_channel       (rsp_demux_016_src0_channel),                                          //          .channel
		.sink16_data          (rsp_demux_016_src0_data),                                             //          .data
		.sink16_startofpacket (rsp_demux_016_src0_startofpacket),                                    //          .startofpacket
		.sink16_endofpacket   (rsp_demux_016_src0_endofpacket)                                       //          .endofpacket
	);

	soc_system_mm_interconnect_0_rsp_mux rsp_mux_001 (
		.clk                  (clk_0_clk_clk),                                                       //       clk.clk
		.reset                (hps_0_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready            (rsp_mux_001_src_ready),                                               //       src.ready
		.src_valid            (rsp_mux_001_src_valid),                                               //          .valid
		.src_data             (rsp_mux_001_src_data),                                                //          .data
		.src_channel          (rsp_mux_001_src_channel),                                             //          .channel
		.src_startofpacket    (rsp_mux_001_src_startofpacket),                                       //          .startofpacket
		.src_endofpacket      (rsp_mux_001_src_endofpacket),                                         //          .endofpacket
		.sink0_ready          (rsp_demux_src1_ready),                                                //     sink0.ready
		.sink0_valid          (rsp_demux_src1_valid),                                                //          .valid
		.sink0_channel        (rsp_demux_src1_channel),                                              //          .channel
		.sink0_data           (rsp_demux_src1_data),                                                 //          .data
		.sink0_startofpacket  (rsp_demux_src1_startofpacket),                                        //          .startofpacket
		.sink0_endofpacket    (rsp_demux_src1_endofpacket),                                          //          .endofpacket
		.sink1_ready          (rsp_demux_001_src1_ready),                                            //     sink1.ready
		.sink1_valid          (rsp_demux_001_src1_valid),                                            //          .valid
		.sink1_channel        (rsp_demux_001_src1_channel),                                          //          .channel
		.sink1_data           (rsp_demux_001_src1_data),                                             //          .data
		.sink1_startofpacket  (rsp_demux_001_src1_startofpacket),                                    //          .startofpacket
		.sink1_endofpacket    (rsp_demux_001_src1_endofpacket),                                      //          .endofpacket
		.sink2_ready          (rsp_demux_002_src1_ready),                                            //     sink2.ready
		.sink2_valid          (rsp_demux_002_src1_valid),                                            //          .valid
		.sink2_channel        (rsp_demux_002_src1_channel),                                          //          .channel
		.sink2_data           (rsp_demux_002_src1_data),                                             //          .data
		.sink2_startofpacket  (rsp_demux_002_src1_startofpacket),                                    //          .startofpacket
		.sink2_endofpacket    (rsp_demux_002_src1_endofpacket),                                      //          .endofpacket
		.sink3_ready          (rsp_demux_003_src1_ready),                                            //     sink3.ready
		.sink3_valid          (rsp_demux_003_src1_valid),                                            //          .valid
		.sink3_channel        (rsp_demux_003_src1_channel),                                          //          .channel
		.sink3_data           (rsp_demux_003_src1_data),                                             //          .data
		.sink3_startofpacket  (rsp_demux_003_src1_startofpacket),                                    //          .startofpacket
		.sink3_endofpacket    (rsp_demux_003_src1_endofpacket),                                      //          .endofpacket
		.sink4_ready          (rsp_demux_004_src1_ready),                                            //     sink4.ready
		.sink4_valid          (rsp_demux_004_src1_valid),                                            //          .valid
		.sink4_channel        (rsp_demux_004_src1_channel),                                          //          .channel
		.sink4_data           (rsp_demux_004_src1_data),                                             //          .data
		.sink4_startofpacket  (rsp_demux_004_src1_startofpacket),                                    //          .startofpacket
		.sink4_endofpacket    (rsp_demux_004_src1_endofpacket),                                      //          .endofpacket
		.sink5_ready          (rsp_demux_005_src1_ready),                                            //     sink5.ready
		.sink5_valid          (rsp_demux_005_src1_valid),                                            //          .valid
		.sink5_channel        (rsp_demux_005_src1_channel),                                          //          .channel
		.sink5_data           (rsp_demux_005_src1_data),                                             //          .data
		.sink5_startofpacket  (rsp_demux_005_src1_startofpacket),                                    //          .startofpacket
		.sink5_endofpacket    (rsp_demux_005_src1_endofpacket),                                      //          .endofpacket
		.sink6_ready          (rsp_demux_006_src1_ready),                                            //     sink6.ready
		.sink6_valid          (rsp_demux_006_src1_valid),                                            //          .valid
		.sink6_channel        (rsp_demux_006_src1_channel),                                          //          .channel
		.sink6_data           (rsp_demux_006_src1_data),                                             //          .data
		.sink6_startofpacket  (rsp_demux_006_src1_startofpacket),                                    //          .startofpacket
		.sink6_endofpacket    (rsp_demux_006_src1_endofpacket),                                      //          .endofpacket
		.sink7_ready          (rsp_demux_007_src1_ready),                                            //     sink7.ready
		.sink7_valid          (rsp_demux_007_src1_valid),                                            //          .valid
		.sink7_channel        (rsp_demux_007_src1_channel),                                          //          .channel
		.sink7_data           (rsp_demux_007_src1_data),                                             //          .data
		.sink7_startofpacket  (rsp_demux_007_src1_startofpacket),                                    //          .startofpacket
		.sink7_endofpacket    (rsp_demux_007_src1_endofpacket),                                      //          .endofpacket
		.sink8_ready          (rsp_demux_008_src1_ready),                                            //     sink8.ready
		.sink8_valid          (rsp_demux_008_src1_valid),                                            //          .valid
		.sink8_channel        (rsp_demux_008_src1_channel),                                          //          .channel
		.sink8_data           (rsp_demux_008_src1_data),                                             //          .data
		.sink8_startofpacket  (rsp_demux_008_src1_startofpacket),                                    //          .startofpacket
		.sink8_endofpacket    (rsp_demux_008_src1_endofpacket),                                      //          .endofpacket
		.sink9_ready          (rsp_demux_009_src1_ready),                                            //     sink9.ready
		.sink9_valid          (rsp_demux_009_src1_valid),                                            //          .valid
		.sink9_channel        (rsp_demux_009_src1_channel),                                          //          .channel
		.sink9_data           (rsp_demux_009_src1_data),                                             //          .data
		.sink9_startofpacket  (rsp_demux_009_src1_startofpacket),                                    //          .startofpacket
		.sink9_endofpacket    (rsp_demux_009_src1_endofpacket),                                      //          .endofpacket
		.sink10_ready         (rsp_demux_010_src1_ready),                                            //    sink10.ready
		.sink10_valid         (rsp_demux_010_src1_valid),                                            //          .valid
		.sink10_channel       (rsp_demux_010_src1_channel),                                          //          .channel
		.sink10_data          (rsp_demux_010_src1_data),                                             //          .data
		.sink10_startofpacket (rsp_demux_010_src1_startofpacket),                                    //          .startofpacket
		.sink10_endofpacket   (rsp_demux_010_src1_endofpacket),                                      //          .endofpacket
		.sink11_ready         (rsp_demux_011_src1_ready),                                            //    sink11.ready
		.sink11_valid         (rsp_demux_011_src1_valid),                                            //          .valid
		.sink11_channel       (rsp_demux_011_src1_channel),                                          //          .channel
		.sink11_data          (rsp_demux_011_src1_data),                                             //          .data
		.sink11_startofpacket (rsp_demux_011_src1_startofpacket),                                    //          .startofpacket
		.sink11_endofpacket   (rsp_demux_011_src1_endofpacket),                                      //          .endofpacket
		.sink12_ready         (rsp_demux_012_src1_ready),                                            //    sink12.ready
		.sink12_valid         (rsp_demux_012_src1_valid),                                            //          .valid
		.sink12_channel       (rsp_demux_012_src1_channel),                                          //          .channel
		.sink12_data          (rsp_demux_012_src1_data),                                             //          .data
		.sink12_startofpacket (rsp_demux_012_src1_startofpacket),                                    //          .startofpacket
		.sink12_endofpacket   (rsp_demux_012_src1_endofpacket),                                      //          .endofpacket
		.sink13_ready         (rsp_demux_013_src1_ready),                                            //    sink13.ready
		.sink13_valid         (rsp_demux_013_src1_valid),                                            //          .valid
		.sink13_channel       (rsp_demux_013_src1_channel),                                          //          .channel
		.sink13_data          (rsp_demux_013_src1_data),                                             //          .data
		.sink13_startofpacket (rsp_demux_013_src1_startofpacket),                                    //          .startofpacket
		.sink13_endofpacket   (rsp_demux_013_src1_endofpacket),                                      //          .endofpacket
		.sink14_ready         (rsp_demux_014_src1_ready),                                            //    sink14.ready
		.sink14_valid         (rsp_demux_014_src1_valid),                                            //          .valid
		.sink14_channel       (rsp_demux_014_src1_channel),                                          //          .channel
		.sink14_data          (rsp_demux_014_src1_data),                                             //          .data
		.sink14_startofpacket (rsp_demux_014_src1_startofpacket),                                    //          .startofpacket
		.sink14_endofpacket   (rsp_demux_014_src1_endofpacket),                                      //          .endofpacket
		.sink15_ready         (rsp_demux_015_src1_ready),                                            //    sink15.ready
		.sink15_valid         (rsp_demux_015_src1_valid),                                            //          .valid
		.sink15_channel       (rsp_demux_015_src1_channel),                                          //          .channel
		.sink15_data          (rsp_demux_015_src1_data),                                             //          .data
		.sink15_startofpacket (rsp_demux_015_src1_startofpacket),                                    //          .startofpacket
		.sink15_endofpacket   (rsp_demux_015_src1_endofpacket),                                      //          .endofpacket
		.sink16_ready         (rsp_demux_016_src1_ready),                                            //    sink16.ready
		.sink16_valid         (rsp_demux_016_src1_valid),                                            //          .valid
		.sink16_channel       (rsp_demux_016_src1_channel),                                          //          .channel
		.sink16_data          (rsp_demux_016_src1_data),                                             //          .data
		.sink16_startofpacket (rsp_demux_016_src1_startofpacket),                                    //          .startofpacket
		.sink16_endofpacket   (rsp_demux_016_src1_endofpacket)                                       //          .endofpacket
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (38),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (51),
		.IN_PKT_BYTE_CNT_L             (45),
		.IN_PKT_TRANS_COMPRESSED_READ  (39),
		.IN_PKT_TRANS_WRITE            (41),
		.IN_PKT_BURSTWRAP_H            (58),
		.IN_PKT_BURSTWRAP_L            (52),
		.IN_PKT_BURST_SIZE_H           (61),
		.IN_PKT_BURST_SIZE_L           (59),
		.IN_PKT_RESPONSE_STATUS_H      (98),
		.IN_PKT_RESPONSE_STATUS_L      (97),
		.IN_PKT_TRANS_EXCLUSIVE        (44),
		.IN_PKT_BURST_TYPE_H           (63),
		.IN_PKT_BURST_TYPE_L           (62),
		.IN_PKT_ORI_BURST_SIZE_L       (99),
		.IN_PKT_ORI_BURST_SIZE_H       (101),
		.IN_ST_DATA_W                  (102),
		.OUT_PKT_ADDR_H                (56),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (69),
		.OUT_PKT_BYTE_CNT_L            (63),
		.OUT_PKT_TRANS_COMPRESSED_READ (57),
		.OUT_PKT_BURST_SIZE_H          (79),
		.OUT_PKT_BURST_SIZE_L          (77),
		.OUT_PKT_RESPONSE_STATUS_H     (116),
		.OUT_PKT_RESPONSE_STATUS_L     (115),
		.OUT_PKT_TRANS_EXCLUSIVE       (62),
		.OUT_PKT_BURST_TYPE_H          (81),
		.OUT_PKT_BURST_TYPE_L          (80),
		.OUT_PKT_ORI_BURST_SIZE_L      (117),
		.OUT_PKT_ORI_BURST_SIZE_H      (119),
		.OUT_ST_DATA_W                 (120),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) p1_unit_s1_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                  //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_valid             (router_003_src_valid),                           //      sink.valid
		.in_channel           (router_003_src_channel),                         //          .channel
		.in_startofpacket     (router_003_src_startofpacket),                   //          .startofpacket
		.in_endofpacket       (router_003_src_endofpacket),                     //          .endofpacket
		.in_ready             (router_003_src_ready),                           //          .ready
		.in_data              (router_003_src_data),                            //          .data
		.out_endofpacket      (p1_unit_s1_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (p1_unit_s1_rsp_width_adapter_src_data),          //          .data
		.out_channel          (p1_unit_s1_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (p1_unit_s1_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (p1_unit_s1_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (p1_unit_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                          // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (38),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (51),
		.IN_PKT_BYTE_CNT_L             (45),
		.IN_PKT_TRANS_COMPRESSED_READ  (39),
		.IN_PKT_TRANS_WRITE            (41),
		.IN_PKT_BURSTWRAP_H            (58),
		.IN_PKT_BURSTWRAP_L            (52),
		.IN_PKT_BURST_SIZE_H           (61),
		.IN_PKT_BURST_SIZE_L           (59),
		.IN_PKT_RESPONSE_STATUS_H      (98),
		.IN_PKT_RESPONSE_STATUS_L      (97),
		.IN_PKT_TRANS_EXCLUSIVE        (44),
		.IN_PKT_BURST_TYPE_H           (63),
		.IN_PKT_BURST_TYPE_L           (62),
		.IN_PKT_ORI_BURST_SIZE_L       (99),
		.IN_PKT_ORI_BURST_SIZE_H       (101),
		.IN_ST_DATA_W                  (102),
		.OUT_PKT_ADDR_H                (56),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (69),
		.OUT_PKT_BYTE_CNT_L            (63),
		.OUT_PKT_TRANS_COMPRESSED_READ (57),
		.OUT_PKT_BURST_SIZE_H          (79),
		.OUT_PKT_BURST_SIZE_L          (77),
		.OUT_PKT_RESPONSE_STATUS_H     (116),
		.OUT_PKT_RESPONSE_STATUS_L     (115),
		.OUT_PKT_TRANS_EXCLUSIVE       (62),
		.OUT_PKT_BURST_TYPE_H          (81),
		.OUT_PKT_BURST_TYPE_L          (80),
		.OUT_PKT_ORI_BURST_SIZE_L      (117),
		.OUT_PKT_ORI_BURST_SIZE_H      (119),
		.OUT_ST_DATA_W                 (120),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) p1_die_s1_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                 //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_valid             (router_004_src_valid),                          //      sink.valid
		.in_channel           (router_004_src_channel),                        //          .channel
		.in_startofpacket     (router_004_src_startofpacket),                  //          .startofpacket
		.in_endofpacket       (router_004_src_endofpacket),                    //          .endofpacket
		.in_ready             (router_004_src_ready),                          //          .ready
		.in_data              (router_004_src_data),                           //          .data
		.out_endofpacket      (p1_die_s1_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (p1_die_s1_rsp_width_adapter_src_data),          //          .data
		.out_channel          (p1_die_s1_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (p1_die_s1_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (p1_die_s1_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (p1_die_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                         // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (38),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (51),
		.IN_PKT_BYTE_CNT_L             (45),
		.IN_PKT_TRANS_COMPRESSED_READ  (39),
		.IN_PKT_TRANS_WRITE            (41),
		.IN_PKT_BURSTWRAP_H            (58),
		.IN_PKT_BURSTWRAP_L            (52),
		.IN_PKT_BURST_SIZE_H           (61),
		.IN_PKT_BURST_SIZE_L           (59),
		.IN_PKT_RESPONSE_STATUS_H      (98),
		.IN_PKT_RESPONSE_STATUS_L      (97),
		.IN_PKT_TRANS_EXCLUSIVE        (44),
		.IN_PKT_BURST_TYPE_H           (63),
		.IN_PKT_BURST_TYPE_L           (62),
		.IN_PKT_ORI_BURST_SIZE_L       (99),
		.IN_PKT_ORI_BURST_SIZE_H       (101),
		.IN_ST_DATA_W                  (102),
		.OUT_PKT_ADDR_H                (56),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (69),
		.OUT_PKT_BYTE_CNT_L            (63),
		.OUT_PKT_TRANS_COMPRESSED_READ (57),
		.OUT_PKT_BURST_SIZE_H          (79),
		.OUT_PKT_BURST_SIZE_L          (77),
		.OUT_PKT_RESPONSE_STATUS_H     (116),
		.OUT_PKT_RESPONSE_STATUS_L     (115),
		.OUT_PKT_TRANS_EXCLUSIVE       (62),
		.OUT_PKT_BURST_TYPE_H          (81),
		.OUT_PKT_BURST_TYPE_L          (80),
		.OUT_PKT_ORI_BURST_SIZE_L      (117),
		.OUT_PKT_ORI_BURST_SIZE_H      (119),
		.OUT_ST_DATA_W                 (120),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) p2_unit_s1_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                  //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_valid             (router_005_src_valid),                           //      sink.valid
		.in_channel           (router_005_src_channel),                         //          .channel
		.in_startofpacket     (router_005_src_startofpacket),                   //          .startofpacket
		.in_endofpacket       (router_005_src_endofpacket),                     //          .endofpacket
		.in_ready             (router_005_src_ready),                           //          .ready
		.in_data              (router_005_src_data),                            //          .data
		.out_endofpacket      (p2_unit_s1_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (p2_unit_s1_rsp_width_adapter_src_data),          //          .data
		.out_channel          (p2_unit_s1_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (p2_unit_s1_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (p2_unit_s1_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (p2_unit_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                          // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (38),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (51),
		.IN_PKT_BYTE_CNT_L             (45),
		.IN_PKT_TRANS_COMPRESSED_READ  (39),
		.IN_PKT_TRANS_WRITE            (41),
		.IN_PKT_BURSTWRAP_H            (58),
		.IN_PKT_BURSTWRAP_L            (52),
		.IN_PKT_BURST_SIZE_H           (61),
		.IN_PKT_BURST_SIZE_L           (59),
		.IN_PKT_RESPONSE_STATUS_H      (98),
		.IN_PKT_RESPONSE_STATUS_L      (97),
		.IN_PKT_TRANS_EXCLUSIVE        (44),
		.IN_PKT_BURST_TYPE_H           (63),
		.IN_PKT_BURST_TYPE_L           (62),
		.IN_PKT_ORI_BURST_SIZE_L       (99),
		.IN_PKT_ORI_BURST_SIZE_H       (101),
		.IN_ST_DATA_W                  (102),
		.OUT_PKT_ADDR_H                (56),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (69),
		.OUT_PKT_BYTE_CNT_L            (63),
		.OUT_PKT_TRANS_COMPRESSED_READ (57),
		.OUT_PKT_BURST_SIZE_H          (79),
		.OUT_PKT_BURST_SIZE_L          (77),
		.OUT_PKT_RESPONSE_STATUS_H     (116),
		.OUT_PKT_RESPONSE_STATUS_L     (115),
		.OUT_PKT_TRANS_EXCLUSIVE       (62),
		.OUT_PKT_BURST_TYPE_H          (81),
		.OUT_PKT_BURST_TYPE_L          (80),
		.OUT_PKT_ORI_BURST_SIZE_L      (117),
		.OUT_PKT_ORI_BURST_SIZE_H      (119),
		.OUT_ST_DATA_W                 (120),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) fix_s1_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_valid             (router_006_src_valid),                         //      sink.valid
		.in_channel           (router_006_src_channel),                       //          .channel
		.in_startofpacket     (router_006_src_startofpacket),                 //          .startofpacket
		.in_endofpacket       (router_006_src_endofpacket),                   //          .endofpacket
		.in_ready             (router_006_src_ready),                         //          .ready
		.in_data              (router_006_src_data),                          //          .data
		.out_endofpacket      (fix_s1_rsp_width_adapter_src_endofpacket),     //       src.endofpacket
		.out_data             (fix_s1_rsp_width_adapter_src_data),            //          .data
		.out_channel          (fix_s1_rsp_width_adapter_src_channel),         //          .channel
		.out_valid            (fix_s1_rsp_width_adapter_src_valid),           //          .valid
		.out_ready            (fix_s1_rsp_width_adapter_src_ready),           //          .ready
		.out_startofpacket    (fix_s1_rsp_width_adapter_src_startofpacket),   //          .startofpacket
		.in_command_size_data (3'b000)                                        // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (38),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (51),
		.IN_PKT_BYTE_CNT_L             (45),
		.IN_PKT_TRANS_COMPRESSED_READ  (39),
		.IN_PKT_TRANS_WRITE            (41),
		.IN_PKT_BURSTWRAP_H            (58),
		.IN_PKT_BURSTWRAP_L            (52),
		.IN_PKT_BURST_SIZE_H           (61),
		.IN_PKT_BURST_SIZE_L           (59),
		.IN_PKT_RESPONSE_STATUS_H      (98),
		.IN_PKT_RESPONSE_STATUS_L      (97),
		.IN_PKT_TRANS_EXCLUSIVE        (44),
		.IN_PKT_BURST_TYPE_H           (63),
		.IN_PKT_BURST_TYPE_L           (62),
		.IN_PKT_ORI_BURST_SIZE_L       (99),
		.IN_PKT_ORI_BURST_SIZE_H       (101),
		.IN_ST_DATA_W                  (102),
		.OUT_PKT_ADDR_H                (56),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (69),
		.OUT_PKT_BYTE_CNT_L            (63),
		.OUT_PKT_TRANS_COMPRESSED_READ (57),
		.OUT_PKT_BURST_SIZE_H          (79),
		.OUT_PKT_BURST_SIZE_L          (77),
		.OUT_PKT_RESPONSE_STATUS_H     (116),
		.OUT_PKT_RESPONSE_STATUS_L     (115),
		.OUT_PKT_TRANS_EXCLUSIVE       (62),
		.OUT_PKT_BURST_TYPE_H          (81),
		.OUT_PKT_BURST_TYPE_L          (80),
		.OUT_PKT_ORI_BURST_SIZE_L      (117),
		.OUT_PKT_ORI_BURST_SIZE_H      (119),
		.OUT_ST_DATA_W                 (120),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) bomb_s1_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_valid             (router_007_src_valid),                         //      sink.valid
		.in_channel           (router_007_src_channel),                       //          .channel
		.in_startofpacket     (router_007_src_startofpacket),                 //          .startofpacket
		.in_endofpacket       (router_007_src_endofpacket),                   //          .endofpacket
		.in_ready             (router_007_src_ready),                         //          .ready
		.in_data              (router_007_src_data),                          //          .data
		.out_endofpacket      (bomb_s1_rsp_width_adapter_src_endofpacket),    //       src.endofpacket
		.out_data             (bomb_s1_rsp_width_adapter_src_data),           //          .data
		.out_channel          (bomb_s1_rsp_width_adapter_src_channel),        //          .channel
		.out_valid            (bomb_s1_rsp_width_adapter_src_valid),          //          .valid
		.out_ready            (bomb_s1_rsp_width_adapter_src_ready),          //          .ready
		.out_startofpacket    (bomb_s1_rsp_width_adapter_src_startofpacket),  //          .startofpacket
		.in_command_size_data (3'b000)                                        // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (38),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (51),
		.IN_PKT_BYTE_CNT_L             (45),
		.IN_PKT_TRANS_COMPRESSED_READ  (39),
		.IN_PKT_TRANS_WRITE            (41),
		.IN_PKT_BURSTWRAP_H            (58),
		.IN_PKT_BURSTWRAP_L            (52),
		.IN_PKT_BURST_SIZE_H           (61),
		.IN_PKT_BURST_SIZE_L           (59),
		.IN_PKT_RESPONSE_STATUS_H      (98),
		.IN_PKT_RESPONSE_STATUS_L      (97),
		.IN_PKT_TRANS_EXCLUSIVE        (44),
		.IN_PKT_BURST_TYPE_H           (63),
		.IN_PKT_BURST_TYPE_L           (62),
		.IN_PKT_ORI_BURST_SIZE_L       (99),
		.IN_PKT_ORI_BURST_SIZE_H       (101),
		.IN_ST_DATA_W                  (102),
		.OUT_PKT_ADDR_H                (56),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (69),
		.OUT_PKT_BYTE_CNT_L            (63),
		.OUT_PKT_TRANS_COMPRESSED_READ (57),
		.OUT_PKT_BURST_SIZE_H          (79),
		.OUT_PKT_BURST_SIZE_L          (77),
		.OUT_PKT_RESPONSE_STATUS_H     (116),
		.OUT_PKT_RESPONSE_STATUS_L     (115),
		.OUT_PKT_TRANS_EXCLUSIVE       (62),
		.OUT_PKT_BURST_TYPE_H          (81),
		.OUT_PKT_BURST_TYPE_L          (80),
		.OUT_PKT_ORI_BURST_SIZE_L      (117),
		.OUT_PKT_ORI_BURST_SIZE_H      (119),
		.OUT_ST_DATA_W                 (120),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) firecenter_s1_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                     //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.in_valid             (router_008_src_valid),                              //      sink.valid
		.in_channel           (router_008_src_channel),                            //          .channel
		.in_startofpacket     (router_008_src_startofpacket),                      //          .startofpacket
		.in_endofpacket       (router_008_src_endofpacket),                        //          .endofpacket
		.in_ready             (router_008_src_ready),                              //          .ready
		.in_data              (router_008_src_data),                               //          .data
		.out_endofpacket      (firecenter_s1_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (firecenter_s1_rsp_width_adapter_src_data),          //          .data
		.out_channel          (firecenter_s1_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (firecenter_s1_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (firecenter_s1_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (firecenter_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                             // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (38),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (51),
		.IN_PKT_BYTE_CNT_L             (45),
		.IN_PKT_TRANS_COMPRESSED_READ  (39),
		.IN_PKT_TRANS_WRITE            (41),
		.IN_PKT_BURSTWRAP_H            (58),
		.IN_PKT_BURSTWRAP_L            (52),
		.IN_PKT_BURST_SIZE_H           (61),
		.IN_PKT_BURST_SIZE_L           (59),
		.IN_PKT_RESPONSE_STATUS_H      (98),
		.IN_PKT_RESPONSE_STATUS_L      (97),
		.IN_PKT_TRANS_EXCLUSIVE        (44),
		.IN_PKT_BURST_TYPE_H           (63),
		.IN_PKT_BURST_TYPE_L           (62),
		.IN_PKT_ORI_BURST_SIZE_L       (99),
		.IN_PKT_ORI_BURST_SIZE_H       (101),
		.IN_ST_DATA_W                  (102),
		.OUT_PKT_ADDR_H                (56),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (69),
		.OUT_PKT_BYTE_CNT_L            (63),
		.OUT_PKT_TRANS_COMPRESSED_READ (57),
		.OUT_PKT_BURST_SIZE_H          (79),
		.OUT_PKT_BURST_SIZE_L          (77),
		.OUT_PKT_RESPONSE_STATUS_H     (116),
		.OUT_PKT_RESPONSE_STATUS_L     (115),
		.OUT_PKT_TRANS_EXCLUSIVE       (62),
		.OUT_PKT_BURST_TYPE_H          (81),
		.OUT_PKT_BURST_TYPE_L          (80),
		.OUT_PKT_ORI_BURST_SIZE_L      (117),
		.OUT_PKT_ORI_BURST_SIZE_H      (119),
		.OUT_ST_DATA_W                 (120),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) firehori_s1_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                   //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_valid             (router_009_src_valid),                            //      sink.valid
		.in_channel           (router_009_src_channel),                          //          .channel
		.in_startofpacket     (router_009_src_startofpacket),                    //          .startofpacket
		.in_endofpacket       (router_009_src_endofpacket),                      //          .endofpacket
		.in_ready             (router_009_src_ready),                            //          .ready
		.in_data              (router_009_src_data),                             //          .data
		.out_endofpacket      (firehori_s1_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (firehori_s1_rsp_width_adapter_src_data),          //          .data
		.out_channel          (firehori_s1_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (firehori_s1_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (firehori_s1_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (firehori_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                           // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (38),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (51),
		.IN_PKT_BYTE_CNT_L             (45),
		.IN_PKT_TRANS_COMPRESSED_READ  (39),
		.IN_PKT_TRANS_WRITE            (41),
		.IN_PKT_BURSTWRAP_H            (58),
		.IN_PKT_BURSTWRAP_L            (52),
		.IN_PKT_BURST_SIZE_H           (61),
		.IN_PKT_BURST_SIZE_L           (59),
		.IN_PKT_RESPONSE_STATUS_H      (98),
		.IN_PKT_RESPONSE_STATUS_L      (97),
		.IN_PKT_TRANS_EXCLUSIVE        (44),
		.IN_PKT_BURST_TYPE_H           (63),
		.IN_PKT_BURST_TYPE_L           (62),
		.IN_PKT_ORI_BURST_SIZE_L       (99),
		.IN_PKT_ORI_BURST_SIZE_H       (101),
		.IN_ST_DATA_W                  (102),
		.OUT_PKT_ADDR_H                (56),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (69),
		.OUT_PKT_BYTE_CNT_L            (63),
		.OUT_PKT_TRANS_COMPRESSED_READ (57),
		.OUT_PKT_BURST_SIZE_H          (79),
		.OUT_PKT_BURST_SIZE_L          (77),
		.OUT_PKT_RESPONSE_STATUS_H     (116),
		.OUT_PKT_RESPONSE_STATUS_L     (115),
		.OUT_PKT_TRANS_EXCLUSIVE       (62),
		.OUT_PKT_BURST_TYPE_H          (81),
		.OUT_PKT_BURST_TYPE_L          (80),
		.OUT_PKT_ORI_BURST_SIZE_L      (117),
		.OUT_PKT_ORI_BURST_SIZE_H      (119),
		.OUT_ST_DATA_W                 (120),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) fireverti_s1_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                    //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_valid             (router_010_src_valid),                             //      sink.valid
		.in_channel           (router_010_src_channel),                           //          .channel
		.in_startofpacket     (router_010_src_startofpacket),                     //          .startofpacket
		.in_endofpacket       (router_010_src_endofpacket),                       //          .endofpacket
		.in_ready             (router_010_src_ready),                             //          .ready
		.in_data              (router_010_src_data),                              //          .data
		.out_endofpacket      (fireverti_s1_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (fireverti_s1_rsp_width_adapter_src_data),          //          .data
		.out_channel          (fireverti_s1_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (fireverti_s1_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (fireverti_s1_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (fireverti_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                            // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (38),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (51),
		.IN_PKT_BYTE_CNT_L             (45),
		.IN_PKT_TRANS_COMPRESSED_READ  (39),
		.IN_PKT_TRANS_WRITE            (41),
		.IN_PKT_BURSTWRAP_H            (58),
		.IN_PKT_BURSTWRAP_L            (52),
		.IN_PKT_BURST_SIZE_H           (61),
		.IN_PKT_BURST_SIZE_L           (59),
		.IN_PKT_RESPONSE_STATUS_H      (98),
		.IN_PKT_RESPONSE_STATUS_L      (97),
		.IN_PKT_TRANS_EXCLUSIVE        (44),
		.IN_PKT_BURST_TYPE_H           (63),
		.IN_PKT_BURST_TYPE_L           (62),
		.IN_PKT_ORI_BURST_SIZE_L       (99),
		.IN_PKT_ORI_BURST_SIZE_H       (101),
		.IN_ST_DATA_W                  (102),
		.OUT_PKT_ADDR_H                (56),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (69),
		.OUT_PKT_BYTE_CNT_L            (63),
		.OUT_PKT_TRANS_COMPRESSED_READ (57),
		.OUT_PKT_BURST_SIZE_H          (79),
		.OUT_PKT_BURST_SIZE_L          (77),
		.OUT_PKT_RESPONSE_STATUS_H     (116),
		.OUT_PKT_RESPONSE_STATUS_L     (115),
		.OUT_PKT_TRANS_EXCLUSIVE       (62),
		.OUT_PKT_BURST_TYPE_H          (81),
		.OUT_PKT_BURST_TYPE_L          (80),
		.OUT_PKT_ORI_BURST_SIZE_L      (117),
		.OUT_PKT_ORI_BURST_SIZE_H      (119),
		.OUT_ST_DATA_W                 (120),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) p2_die_s1_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                 //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_valid             (router_011_src_valid),                          //      sink.valid
		.in_channel           (router_011_src_channel),                        //          .channel
		.in_startofpacket     (router_011_src_startofpacket),                  //          .startofpacket
		.in_endofpacket       (router_011_src_endofpacket),                    //          .endofpacket
		.in_ready             (router_011_src_ready),                          //          .ready
		.in_data              (router_011_src_data),                           //          .data
		.out_endofpacket      (p2_die_s1_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (p2_die_s1_rsp_width_adapter_src_data),          //          .data
		.out_channel          (p2_die_s1_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (p2_die_s1_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (p2_die_s1_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (p2_die_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                         // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (29),
		.IN_PKT_ADDR_L                 (9),
		.IN_PKT_DATA_H                 (7),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (8),
		.IN_PKT_BYTEEN_L               (8),
		.IN_PKT_BYTE_CNT_H             (42),
		.IN_PKT_BYTE_CNT_L             (36),
		.IN_PKT_TRANS_COMPRESSED_READ  (30),
		.IN_PKT_TRANS_WRITE            (32),
		.IN_PKT_BURSTWRAP_H            (49),
		.IN_PKT_BURSTWRAP_L            (43),
		.IN_PKT_BURST_SIZE_H           (52),
		.IN_PKT_BURST_SIZE_L           (50),
		.IN_PKT_RESPONSE_STATUS_H      (89),
		.IN_PKT_RESPONSE_STATUS_L      (88),
		.IN_PKT_TRANS_EXCLUSIVE        (35),
		.IN_PKT_BURST_TYPE_H           (54),
		.IN_PKT_BURST_TYPE_L           (53),
		.IN_PKT_ORI_BURST_SIZE_L       (90),
		.IN_PKT_ORI_BURST_SIZE_H       (92),
		.IN_ST_DATA_W                  (93),
		.OUT_PKT_ADDR_H                (56),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (69),
		.OUT_PKT_BYTE_CNT_L            (63),
		.OUT_PKT_TRANS_COMPRESSED_READ (57),
		.OUT_PKT_BURST_SIZE_H          (79),
		.OUT_PKT_BURST_SIZE_L          (77),
		.OUT_PKT_RESPONSE_STATUS_H     (116),
		.OUT_PKT_RESPONSE_STATUS_L     (115),
		.OUT_PKT_TRANS_EXCLUSIVE       (62),
		.OUT_PKT_BURST_TYPE_H          (81),
		.OUT_PKT_BURST_TYPE_L          (80),
		.OUT_PKT_ORI_BURST_SIZE_L      (117),
		.OUT_PKT_ORI_BURST_SIZE_H      (119),
		.OUT_ST_DATA_W                 (120),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) map_unit_s1_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                   //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_valid             (router_012_src_valid),                            //      sink.valid
		.in_channel           (router_012_src_channel),                          //          .channel
		.in_startofpacket     (router_012_src_startofpacket),                    //          .startofpacket
		.in_endofpacket       (router_012_src_endofpacket),                      //          .endofpacket
		.in_ready             (router_012_src_ready),                            //          .ready
		.in_data              (router_012_src_data),                             //          .data
		.out_endofpacket      (map_unit_s1_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (map_unit_s1_rsp_width_adapter_src_data),          //          .data
		.out_channel          (map_unit_s1_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (map_unit_s1_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (map_unit_s1_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (map_unit_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                           // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (38),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (51),
		.IN_PKT_BYTE_CNT_L             (45),
		.IN_PKT_TRANS_COMPRESSED_READ  (39),
		.IN_PKT_TRANS_WRITE            (41),
		.IN_PKT_BURSTWRAP_H            (58),
		.IN_PKT_BURSTWRAP_L            (52),
		.IN_PKT_BURST_SIZE_H           (61),
		.IN_PKT_BURST_SIZE_L           (59),
		.IN_PKT_RESPONSE_STATUS_H      (98),
		.IN_PKT_RESPONSE_STATUS_L      (97),
		.IN_PKT_TRANS_EXCLUSIVE        (44),
		.IN_PKT_BURST_TYPE_H           (63),
		.IN_PKT_BURST_TYPE_L           (62),
		.IN_PKT_ORI_BURST_SIZE_L       (99),
		.IN_PKT_ORI_BURST_SIZE_H       (101),
		.IN_ST_DATA_W                  (102),
		.OUT_PKT_ADDR_H                (56),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (69),
		.OUT_PKT_BYTE_CNT_L            (63),
		.OUT_PKT_TRANS_COMPRESSED_READ (57),
		.OUT_PKT_BURST_SIZE_H          (79),
		.OUT_PKT_BURST_SIZE_L          (77),
		.OUT_PKT_RESPONSE_STATUS_H     (116),
		.OUT_PKT_RESPONSE_STATUS_L     (115),
		.OUT_PKT_TRANS_EXCLUSIVE       (62),
		.OUT_PKT_BURST_TYPE_H          (81),
		.OUT_PKT_BURST_TYPE_L          (80),
		.OUT_PKT_ORI_BURST_SIZE_L      (117),
		.OUT_PKT_ORI_BURST_SIZE_H      (119),
		.OUT_ST_DATA_W                 (120),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) explode_sound_s1_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                        //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.in_valid             (router_013_src_valid),                                 //      sink.valid
		.in_channel           (router_013_src_channel),                               //          .channel
		.in_startofpacket     (router_013_src_startofpacket),                         //          .startofpacket
		.in_endofpacket       (router_013_src_endofpacket),                           //          .endofpacket
		.in_ready             (router_013_src_ready),                                 //          .ready
		.in_data              (router_013_src_data),                                  //          .data
		.out_endofpacket      (explode_sound_s1_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (explode_sound_s1_rsp_width_adapter_src_data),          //          .data
		.out_channel          (explode_sound_s1_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (explode_sound_s1_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (explode_sound_s1_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (explode_sound_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (38),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (51),
		.IN_PKT_BYTE_CNT_L             (45),
		.IN_PKT_TRANS_COMPRESSED_READ  (39),
		.IN_PKT_TRANS_WRITE            (41),
		.IN_PKT_BURSTWRAP_H            (58),
		.IN_PKT_BURSTWRAP_L            (52),
		.IN_PKT_BURST_SIZE_H           (61),
		.IN_PKT_BURST_SIZE_L           (59),
		.IN_PKT_RESPONSE_STATUS_H      (98),
		.IN_PKT_RESPONSE_STATUS_L      (97),
		.IN_PKT_TRANS_EXCLUSIVE        (44),
		.IN_PKT_BURST_TYPE_H           (63),
		.IN_PKT_BURST_TYPE_L           (62),
		.IN_PKT_ORI_BURST_SIZE_L       (99),
		.IN_PKT_ORI_BURST_SIZE_H       (101),
		.IN_ST_DATA_W                  (102),
		.OUT_PKT_ADDR_H                (56),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (69),
		.OUT_PKT_BYTE_CNT_L            (63),
		.OUT_PKT_TRANS_COMPRESSED_READ (57),
		.OUT_PKT_BURST_SIZE_H          (79),
		.OUT_PKT_BURST_SIZE_L          (77),
		.OUT_PKT_RESPONSE_STATUS_H     (116),
		.OUT_PKT_RESPONSE_STATUS_L     (115),
		.OUT_PKT_TRANS_EXCLUSIVE       (62),
		.OUT_PKT_BURST_TYPE_H          (81),
		.OUT_PKT_BURST_TYPE_L          (80),
		.OUT_PKT_ORI_BURST_SIZE_L      (117),
		.OUT_PKT_ORI_BURST_SIZE_H      (119),
		.OUT_ST_DATA_W                 (120),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) p1_win_s1_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                 //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_valid             (router_014_src_valid),                          //      sink.valid
		.in_channel           (router_014_src_channel),                        //          .channel
		.in_startofpacket     (router_014_src_startofpacket),                  //          .startofpacket
		.in_endofpacket       (router_014_src_endofpacket),                    //          .endofpacket
		.in_ready             (router_014_src_ready),                          //          .ready
		.in_data              (router_014_src_data),                           //          .data
		.out_endofpacket      (p1_win_s1_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (p1_win_s1_rsp_width_adapter_src_data),          //          .data
		.out_channel          (p1_win_s1_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (p1_win_s1_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (p1_win_s1_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (p1_win_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                         // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (38),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (51),
		.IN_PKT_BYTE_CNT_L             (45),
		.IN_PKT_TRANS_COMPRESSED_READ  (39),
		.IN_PKT_TRANS_WRITE            (41),
		.IN_PKT_BURSTWRAP_H            (58),
		.IN_PKT_BURSTWRAP_L            (52),
		.IN_PKT_BURST_SIZE_H           (61),
		.IN_PKT_BURST_SIZE_L           (59),
		.IN_PKT_RESPONSE_STATUS_H      (98),
		.IN_PKT_RESPONSE_STATUS_L      (97),
		.IN_PKT_TRANS_EXCLUSIVE        (44),
		.IN_PKT_BURST_TYPE_H           (63),
		.IN_PKT_BURST_TYPE_L           (62),
		.IN_PKT_ORI_BURST_SIZE_L       (99),
		.IN_PKT_ORI_BURST_SIZE_H       (101),
		.IN_ST_DATA_W                  (102),
		.OUT_PKT_ADDR_H                (56),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (69),
		.OUT_PKT_BYTE_CNT_L            (63),
		.OUT_PKT_TRANS_COMPRESSED_READ (57),
		.OUT_PKT_BURST_SIZE_H          (79),
		.OUT_PKT_BURST_SIZE_L          (77),
		.OUT_PKT_RESPONSE_STATUS_H     (116),
		.OUT_PKT_RESPONSE_STATUS_L     (115),
		.OUT_PKT_TRANS_EXCLUSIVE       (62),
		.OUT_PKT_BURST_TYPE_H          (81),
		.OUT_PKT_BURST_TYPE_L          (80),
		.OUT_PKT_ORI_BURST_SIZE_L      (117),
		.OUT_PKT_ORI_BURST_SIZE_H      (119),
		.OUT_ST_DATA_W                 (120),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) p2_win_s1_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                 //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_valid             (router_015_src_valid),                          //      sink.valid
		.in_channel           (router_015_src_channel),                        //          .channel
		.in_startofpacket     (router_015_src_startofpacket),                  //          .startofpacket
		.in_endofpacket       (router_015_src_endofpacket),                    //          .endofpacket
		.in_ready             (router_015_src_ready),                          //          .ready
		.in_data              (router_015_src_data),                           //          .data
		.out_endofpacket      (p2_win_s1_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (p2_win_s1_rsp_width_adapter_src_data),          //          .data
		.out_channel          (p2_win_s1_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (p2_win_s1_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (p2_win_s1_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (p2_win_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                         // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (38),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (51),
		.IN_PKT_BYTE_CNT_L             (45),
		.IN_PKT_TRANS_COMPRESSED_READ  (39),
		.IN_PKT_TRANS_WRITE            (41),
		.IN_PKT_BURSTWRAP_H            (58),
		.IN_PKT_BURSTWRAP_L            (52),
		.IN_PKT_BURST_SIZE_H           (61),
		.IN_PKT_BURST_SIZE_L           (59),
		.IN_PKT_RESPONSE_STATUS_H      (98),
		.IN_PKT_RESPONSE_STATUS_L      (97),
		.IN_PKT_TRANS_EXCLUSIVE        (44),
		.IN_PKT_BURST_TYPE_H           (63),
		.IN_PKT_BURST_TYPE_L           (62),
		.IN_PKT_ORI_BURST_SIZE_L       (99),
		.IN_PKT_ORI_BURST_SIZE_H       (101),
		.IN_ST_DATA_W                  (102),
		.OUT_PKT_ADDR_H                (56),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (69),
		.OUT_PKT_BYTE_CNT_L            (63),
		.OUT_PKT_TRANS_COMPRESSED_READ (57),
		.OUT_PKT_BURST_SIZE_H          (79),
		.OUT_PKT_BURST_SIZE_L          (77),
		.OUT_PKT_RESPONSE_STATUS_H     (116),
		.OUT_PKT_RESPONSE_STATUS_L     (115),
		.OUT_PKT_TRANS_EXCLUSIVE       (62),
		.OUT_PKT_BURST_TYPE_H          (81),
		.OUT_PKT_BURST_TYPE_L          (80),
		.OUT_PKT_ORI_BURST_SIZE_L      (117),
		.OUT_PKT_ORI_BURST_SIZE_H      (119),
		.OUT_ST_DATA_W                 (120),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) start_s1_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_valid             (router_016_src_valid),                         //      sink.valid
		.in_channel           (router_016_src_channel),                       //          .channel
		.in_startofpacket     (router_016_src_startofpacket),                 //          .startofpacket
		.in_endofpacket       (router_016_src_endofpacket),                   //          .endofpacket
		.in_ready             (router_016_src_ready),                         //          .ready
		.in_data              (router_016_src_data),                          //          .data
		.out_endofpacket      (start_s1_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (start_s1_rsp_width_adapter_src_data),          //          .data
		.out_channel          (start_s1_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (start_s1_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (start_s1_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (start_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                        // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (38),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (51),
		.IN_PKT_BYTE_CNT_L             (45),
		.IN_PKT_TRANS_COMPRESSED_READ  (39),
		.IN_PKT_TRANS_WRITE            (41),
		.IN_PKT_BURSTWRAP_H            (58),
		.IN_PKT_BURSTWRAP_L            (52),
		.IN_PKT_BURST_SIZE_H           (61),
		.IN_PKT_BURST_SIZE_L           (59),
		.IN_PKT_RESPONSE_STATUS_H      (98),
		.IN_PKT_RESPONSE_STATUS_L      (97),
		.IN_PKT_TRANS_EXCLUSIVE        (44),
		.IN_PKT_BURST_TYPE_H           (63),
		.IN_PKT_BURST_TYPE_L           (62),
		.IN_PKT_ORI_BURST_SIZE_L       (99),
		.IN_PKT_ORI_BURST_SIZE_H       (101),
		.IN_ST_DATA_W                  (102),
		.OUT_PKT_ADDR_H                (56),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (69),
		.OUT_PKT_BYTE_CNT_L            (63),
		.OUT_PKT_TRANS_COMPRESSED_READ (57),
		.OUT_PKT_BURST_SIZE_H          (79),
		.OUT_PKT_BURST_SIZE_L          (77),
		.OUT_PKT_RESPONSE_STATUS_H     (116),
		.OUT_PKT_RESPONSE_STATUS_L     (115),
		.OUT_PKT_TRANS_EXCLUSIVE       (62),
		.OUT_PKT_BURST_TYPE_H          (81),
		.OUT_PKT_BURST_TYPE_L          (80),
		.OUT_PKT_ORI_BURST_SIZE_L      (117),
		.OUT_PKT_ORI_BURST_SIZE_H      (119),
		.OUT_ST_DATA_W                 (120),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) jingle_sound_s1_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                       //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.in_valid             (router_017_src_valid),                                //      sink.valid
		.in_channel           (router_017_src_channel),                              //          .channel
		.in_startofpacket     (router_017_src_startofpacket),                        //          .startofpacket
		.in_endofpacket       (router_017_src_endofpacket),                          //          .endofpacket
		.in_ready             (router_017_src_ready),                                //          .ready
		.in_data              (router_017_src_data),                                 //          .data
		.out_endofpacket      (jingle_sound_s1_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (jingle_sound_s1_rsp_width_adapter_src_data),          //          .data
		.out_channel          (jingle_sound_s1_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (jingle_sound_s1_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (jingle_sound_s1_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (jingle_sound_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                               // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (38),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (51),
		.IN_PKT_BYTE_CNT_L             (45),
		.IN_PKT_TRANS_COMPRESSED_READ  (39),
		.IN_PKT_TRANS_WRITE            (41),
		.IN_PKT_BURSTWRAP_H            (58),
		.IN_PKT_BURSTWRAP_L            (52),
		.IN_PKT_BURST_SIZE_H           (61),
		.IN_PKT_BURST_SIZE_L           (59),
		.IN_PKT_RESPONSE_STATUS_H      (98),
		.IN_PKT_RESPONSE_STATUS_L      (97),
		.IN_PKT_TRANS_EXCLUSIVE        (44),
		.IN_PKT_BURST_TYPE_H           (63),
		.IN_PKT_BURST_TYPE_L           (62),
		.IN_PKT_ORI_BURST_SIZE_L       (99),
		.IN_PKT_ORI_BURST_SIZE_H       (101),
		.IN_ST_DATA_W                  (102),
		.OUT_PKT_ADDR_H                (56),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (69),
		.OUT_PKT_BYTE_CNT_L            (63),
		.OUT_PKT_TRANS_COMPRESSED_READ (57),
		.OUT_PKT_BURST_SIZE_H          (79),
		.OUT_PKT_BURST_SIZE_L          (77),
		.OUT_PKT_RESPONSE_STATUS_H     (116),
		.OUT_PKT_RESPONSE_STATUS_L     (115),
		.OUT_PKT_TRANS_EXCLUSIVE       (62),
		.OUT_PKT_BURST_TYPE_H          (81),
		.OUT_PKT_BURST_TYPE_L          (80),
		.OUT_PKT_ORI_BURST_SIZE_L      (117),
		.OUT_PKT_ORI_BURST_SIZE_H      (119),
		.OUT_ST_DATA_W                 (120),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) wall_s1_rsp_width_adapter (
		.clk                  (clk_0_clk_clk),                                //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_valid             (router_018_src_valid),                         //      sink.valid
		.in_channel           (router_018_src_channel),                       //          .channel
		.in_startofpacket     (router_018_src_startofpacket),                 //          .startofpacket
		.in_endofpacket       (router_018_src_endofpacket),                   //          .endofpacket
		.in_ready             (router_018_src_ready),                         //          .ready
		.in_data              (router_018_src_data),                          //          .data
		.out_endofpacket      (wall_s1_rsp_width_adapter_src_endofpacket),    //       src.endofpacket
		.out_data             (wall_s1_rsp_width_adapter_src_data),           //          .data
		.out_channel          (wall_s1_rsp_width_adapter_src_channel),        //          .channel
		.out_valid            (wall_s1_rsp_width_adapter_src_valid),          //          .valid
		.out_ready            (wall_s1_rsp_width_adapter_src_ready),          //          .ready
		.out_startofpacket    (wall_s1_rsp_width_adapter_src_startofpacket),  //          .startofpacket
		.in_command_size_data (3'b000)                                        // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (56),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (69),
		.IN_PKT_BYTE_CNT_L             (63),
		.IN_PKT_TRANS_COMPRESSED_READ  (57),
		.IN_PKT_TRANS_WRITE            (59),
		.IN_PKT_BURSTWRAP_H            (76),
		.IN_PKT_BURSTWRAP_L            (70),
		.IN_PKT_BURST_SIZE_H           (79),
		.IN_PKT_BURST_SIZE_L           (77),
		.IN_PKT_RESPONSE_STATUS_H      (116),
		.IN_PKT_RESPONSE_STATUS_L      (115),
		.IN_PKT_TRANS_EXCLUSIVE        (62),
		.IN_PKT_BURST_TYPE_H           (81),
		.IN_PKT_BURST_TYPE_L           (80),
		.IN_PKT_ORI_BURST_SIZE_L       (117),
		.IN_PKT_ORI_BURST_SIZE_H       (119),
		.IN_ST_DATA_W                  (120),
		.OUT_PKT_ADDR_H                (38),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (51),
		.OUT_PKT_BYTE_CNT_L            (45),
		.OUT_PKT_TRANS_COMPRESSED_READ (39),
		.OUT_PKT_BURST_SIZE_H          (61),
		.OUT_PKT_BURST_SIZE_L          (59),
		.OUT_PKT_RESPONSE_STATUS_H     (98),
		.OUT_PKT_RESPONSE_STATUS_L     (97),
		.OUT_PKT_TRANS_EXCLUSIVE       (44),
		.OUT_PKT_BURST_TYPE_H          (63),
		.OUT_PKT_BURST_TYPE_L          (62),
		.OUT_PKT_ORI_BURST_SIZE_L      (99),
		.OUT_PKT_ORI_BURST_SIZE_H      (101),
		.OUT_ST_DATA_W                 (102),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) p1_unit_s1_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                  //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_valid             (cmd_mux_001_src_valid),                          //      sink.valid
		.in_channel           (cmd_mux_001_src_channel),                        //          .channel
		.in_startofpacket     (cmd_mux_001_src_startofpacket),                  //          .startofpacket
		.in_endofpacket       (cmd_mux_001_src_endofpacket),                    //          .endofpacket
		.in_ready             (cmd_mux_001_src_ready),                          //          .ready
		.in_data              (cmd_mux_001_src_data),                           //          .data
		.out_endofpacket      (p1_unit_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (p1_unit_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (p1_unit_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (p1_unit_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (p1_unit_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (p1_unit_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                          // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (56),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (69),
		.IN_PKT_BYTE_CNT_L             (63),
		.IN_PKT_TRANS_COMPRESSED_READ  (57),
		.IN_PKT_TRANS_WRITE            (59),
		.IN_PKT_BURSTWRAP_H            (76),
		.IN_PKT_BURSTWRAP_L            (70),
		.IN_PKT_BURST_SIZE_H           (79),
		.IN_PKT_BURST_SIZE_L           (77),
		.IN_PKT_RESPONSE_STATUS_H      (116),
		.IN_PKT_RESPONSE_STATUS_L      (115),
		.IN_PKT_TRANS_EXCLUSIVE        (62),
		.IN_PKT_BURST_TYPE_H           (81),
		.IN_PKT_BURST_TYPE_L           (80),
		.IN_PKT_ORI_BURST_SIZE_L       (117),
		.IN_PKT_ORI_BURST_SIZE_H       (119),
		.IN_ST_DATA_W                  (120),
		.OUT_PKT_ADDR_H                (38),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (51),
		.OUT_PKT_BYTE_CNT_L            (45),
		.OUT_PKT_TRANS_COMPRESSED_READ (39),
		.OUT_PKT_BURST_SIZE_H          (61),
		.OUT_PKT_BURST_SIZE_L          (59),
		.OUT_PKT_RESPONSE_STATUS_H     (98),
		.OUT_PKT_RESPONSE_STATUS_L     (97),
		.OUT_PKT_TRANS_EXCLUSIVE       (44),
		.OUT_PKT_BURST_TYPE_H          (63),
		.OUT_PKT_BURST_TYPE_L          (62),
		.OUT_PKT_ORI_BURST_SIZE_L      (99),
		.OUT_PKT_ORI_BURST_SIZE_H      (101),
		.OUT_ST_DATA_W                 (102),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) p1_die_s1_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                 //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_valid             (cmd_mux_002_src_valid),                         //      sink.valid
		.in_channel           (cmd_mux_002_src_channel),                       //          .channel
		.in_startofpacket     (cmd_mux_002_src_startofpacket),                 //          .startofpacket
		.in_endofpacket       (cmd_mux_002_src_endofpacket),                   //          .endofpacket
		.in_ready             (cmd_mux_002_src_ready),                         //          .ready
		.in_data              (cmd_mux_002_src_data),                          //          .data
		.out_endofpacket      (p1_die_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (p1_die_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (p1_die_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (p1_die_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (p1_die_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (p1_die_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                         // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (56),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (69),
		.IN_PKT_BYTE_CNT_L             (63),
		.IN_PKT_TRANS_COMPRESSED_READ  (57),
		.IN_PKT_TRANS_WRITE            (59),
		.IN_PKT_BURSTWRAP_H            (76),
		.IN_PKT_BURSTWRAP_L            (70),
		.IN_PKT_BURST_SIZE_H           (79),
		.IN_PKT_BURST_SIZE_L           (77),
		.IN_PKT_RESPONSE_STATUS_H      (116),
		.IN_PKT_RESPONSE_STATUS_L      (115),
		.IN_PKT_TRANS_EXCLUSIVE        (62),
		.IN_PKT_BURST_TYPE_H           (81),
		.IN_PKT_BURST_TYPE_L           (80),
		.IN_PKT_ORI_BURST_SIZE_L       (117),
		.IN_PKT_ORI_BURST_SIZE_H       (119),
		.IN_ST_DATA_W                  (120),
		.OUT_PKT_ADDR_H                (38),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (51),
		.OUT_PKT_BYTE_CNT_L            (45),
		.OUT_PKT_TRANS_COMPRESSED_READ (39),
		.OUT_PKT_BURST_SIZE_H          (61),
		.OUT_PKT_BURST_SIZE_L          (59),
		.OUT_PKT_RESPONSE_STATUS_H     (98),
		.OUT_PKT_RESPONSE_STATUS_L     (97),
		.OUT_PKT_TRANS_EXCLUSIVE       (44),
		.OUT_PKT_BURST_TYPE_H          (63),
		.OUT_PKT_BURST_TYPE_L          (62),
		.OUT_PKT_ORI_BURST_SIZE_L      (99),
		.OUT_PKT_ORI_BURST_SIZE_H      (101),
		.OUT_ST_DATA_W                 (102),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) p2_unit_s1_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                  //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_valid             (cmd_mux_003_src_valid),                          //      sink.valid
		.in_channel           (cmd_mux_003_src_channel),                        //          .channel
		.in_startofpacket     (cmd_mux_003_src_startofpacket),                  //          .startofpacket
		.in_endofpacket       (cmd_mux_003_src_endofpacket),                    //          .endofpacket
		.in_ready             (cmd_mux_003_src_ready),                          //          .ready
		.in_data              (cmd_mux_003_src_data),                           //          .data
		.out_endofpacket      (p2_unit_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (p2_unit_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (p2_unit_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (p2_unit_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (p2_unit_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (p2_unit_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                          // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (56),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (69),
		.IN_PKT_BYTE_CNT_L             (63),
		.IN_PKT_TRANS_COMPRESSED_READ  (57),
		.IN_PKT_TRANS_WRITE            (59),
		.IN_PKT_BURSTWRAP_H            (76),
		.IN_PKT_BURSTWRAP_L            (70),
		.IN_PKT_BURST_SIZE_H           (79),
		.IN_PKT_BURST_SIZE_L           (77),
		.IN_PKT_RESPONSE_STATUS_H      (116),
		.IN_PKT_RESPONSE_STATUS_L      (115),
		.IN_PKT_TRANS_EXCLUSIVE        (62),
		.IN_PKT_BURST_TYPE_H           (81),
		.IN_PKT_BURST_TYPE_L           (80),
		.IN_PKT_ORI_BURST_SIZE_L       (117),
		.IN_PKT_ORI_BURST_SIZE_H       (119),
		.IN_ST_DATA_W                  (120),
		.OUT_PKT_ADDR_H                (38),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (51),
		.OUT_PKT_BYTE_CNT_L            (45),
		.OUT_PKT_TRANS_COMPRESSED_READ (39),
		.OUT_PKT_BURST_SIZE_H          (61),
		.OUT_PKT_BURST_SIZE_L          (59),
		.OUT_PKT_RESPONSE_STATUS_H     (98),
		.OUT_PKT_RESPONSE_STATUS_L     (97),
		.OUT_PKT_TRANS_EXCLUSIVE       (44),
		.OUT_PKT_BURST_TYPE_H          (63),
		.OUT_PKT_BURST_TYPE_L          (62),
		.OUT_PKT_ORI_BURST_SIZE_L      (99),
		.OUT_PKT_ORI_BURST_SIZE_H      (101),
		.OUT_ST_DATA_W                 (102),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) fix_s1_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_valid             (cmd_mux_004_src_valid),                        //      sink.valid
		.in_channel           (cmd_mux_004_src_channel),                      //          .channel
		.in_startofpacket     (cmd_mux_004_src_startofpacket),                //          .startofpacket
		.in_endofpacket       (cmd_mux_004_src_endofpacket),                  //          .endofpacket
		.in_ready             (cmd_mux_004_src_ready),                        //          .ready
		.in_data              (cmd_mux_004_src_data),                         //          .data
		.out_endofpacket      (fix_s1_cmd_width_adapter_src_endofpacket),     //       src.endofpacket
		.out_data             (fix_s1_cmd_width_adapter_src_data),            //          .data
		.out_channel          (fix_s1_cmd_width_adapter_src_channel),         //          .channel
		.out_valid            (fix_s1_cmd_width_adapter_src_valid),           //          .valid
		.out_ready            (fix_s1_cmd_width_adapter_src_ready),           //          .ready
		.out_startofpacket    (fix_s1_cmd_width_adapter_src_startofpacket),   //          .startofpacket
		.in_command_size_data (3'b000)                                        // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (56),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (69),
		.IN_PKT_BYTE_CNT_L             (63),
		.IN_PKT_TRANS_COMPRESSED_READ  (57),
		.IN_PKT_TRANS_WRITE            (59),
		.IN_PKT_BURSTWRAP_H            (76),
		.IN_PKT_BURSTWRAP_L            (70),
		.IN_PKT_BURST_SIZE_H           (79),
		.IN_PKT_BURST_SIZE_L           (77),
		.IN_PKT_RESPONSE_STATUS_H      (116),
		.IN_PKT_RESPONSE_STATUS_L      (115),
		.IN_PKT_TRANS_EXCLUSIVE        (62),
		.IN_PKT_BURST_TYPE_H           (81),
		.IN_PKT_BURST_TYPE_L           (80),
		.IN_PKT_ORI_BURST_SIZE_L       (117),
		.IN_PKT_ORI_BURST_SIZE_H       (119),
		.IN_ST_DATA_W                  (120),
		.OUT_PKT_ADDR_H                (38),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (51),
		.OUT_PKT_BYTE_CNT_L            (45),
		.OUT_PKT_TRANS_COMPRESSED_READ (39),
		.OUT_PKT_BURST_SIZE_H          (61),
		.OUT_PKT_BURST_SIZE_L          (59),
		.OUT_PKT_RESPONSE_STATUS_H     (98),
		.OUT_PKT_RESPONSE_STATUS_L     (97),
		.OUT_PKT_TRANS_EXCLUSIVE       (44),
		.OUT_PKT_BURST_TYPE_H          (63),
		.OUT_PKT_BURST_TYPE_L          (62),
		.OUT_PKT_ORI_BURST_SIZE_L      (99),
		.OUT_PKT_ORI_BURST_SIZE_H      (101),
		.OUT_ST_DATA_W                 (102),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) bomb_s1_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_valid             (cmd_mux_005_src_valid),                        //      sink.valid
		.in_channel           (cmd_mux_005_src_channel),                      //          .channel
		.in_startofpacket     (cmd_mux_005_src_startofpacket),                //          .startofpacket
		.in_endofpacket       (cmd_mux_005_src_endofpacket),                  //          .endofpacket
		.in_ready             (cmd_mux_005_src_ready),                        //          .ready
		.in_data              (cmd_mux_005_src_data),                         //          .data
		.out_endofpacket      (bomb_s1_cmd_width_adapter_src_endofpacket),    //       src.endofpacket
		.out_data             (bomb_s1_cmd_width_adapter_src_data),           //          .data
		.out_channel          (bomb_s1_cmd_width_adapter_src_channel),        //          .channel
		.out_valid            (bomb_s1_cmd_width_adapter_src_valid),          //          .valid
		.out_ready            (bomb_s1_cmd_width_adapter_src_ready),          //          .ready
		.out_startofpacket    (bomb_s1_cmd_width_adapter_src_startofpacket),  //          .startofpacket
		.in_command_size_data (3'b000)                                        // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (56),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (69),
		.IN_PKT_BYTE_CNT_L             (63),
		.IN_PKT_TRANS_COMPRESSED_READ  (57),
		.IN_PKT_TRANS_WRITE            (59),
		.IN_PKT_BURSTWRAP_H            (76),
		.IN_PKT_BURSTWRAP_L            (70),
		.IN_PKT_BURST_SIZE_H           (79),
		.IN_PKT_BURST_SIZE_L           (77),
		.IN_PKT_RESPONSE_STATUS_H      (116),
		.IN_PKT_RESPONSE_STATUS_L      (115),
		.IN_PKT_TRANS_EXCLUSIVE        (62),
		.IN_PKT_BURST_TYPE_H           (81),
		.IN_PKT_BURST_TYPE_L           (80),
		.IN_PKT_ORI_BURST_SIZE_L       (117),
		.IN_PKT_ORI_BURST_SIZE_H       (119),
		.IN_ST_DATA_W                  (120),
		.OUT_PKT_ADDR_H                (38),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (51),
		.OUT_PKT_BYTE_CNT_L            (45),
		.OUT_PKT_TRANS_COMPRESSED_READ (39),
		.OUT_PKT_BURST_SIZE_H          (61),
		.OUT_PKT_BURST_SIZE_L          (59),
		.OUT_PKT_RESPONSE_STATUS_H     (98),
		.OUT_PKT_RESPONSE_STATUS_L     (97),
		.OUT_PKT_TRANS_EXCLUSIVE       (44),
		.OUT_PKT_BURST_TYPE_H          (63),
		.OUT_PKT_BURST_TYPE_L          (62),
		.OUT_PKT_ORI_BURST_SIZE_L      (99),
		.OUT_PKT_ORI_BURST_SIZE_H      (101),
		.OUT_ST_DATA_W                 (102),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) firecenter_s1_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                     //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.in_valid             (cmd_mux_006_src_valid),                             //      sink.valid
		.in_channel           (cmd_mux_006_src_channel),                           //          .channel
		.in_startofpacket     (cmd_mux_006_src_startofpacket),                     //          .startofpacket
		.in_endofpacket       (cmd_mux_006_src_endofpacket),                       //          .endofpacket
		.in_ready             (cmd_mux_006_src_ready),                             //          .ready
		.in_data              (cmd_mux_006_src_data),                              //          .data
		.out_endofpacket      (firecenter_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (firecenter_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (firecenter_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (firecenter_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (firecenter_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (firecenter_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                             // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (56),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (69),
		.IN_PKT_BYTE_CNT_L             (63),
		.IN_PKT_TRANS_COMPRESSED_READ  (57),
		.IN_PKT_TRANS_WRITE            (59),
		.IN_PKT_BURSTWRAP_H            (76),
		.IN_PKT_BURSTWRAP_L            (70),
		.IN_PKT_BURST_SIZE_H           (79),
		.IN_PKT_BURST_SIZE_L           (77),
		.IN_PKT_RESPONSE_STATUS_H      (116),
		.IN_PKT_RESPONSE_STATUS_L      (115),
		.IN_PKT_TRANS_EXCLUSIVE        (62),
		.IN_PKT_BURST_TYPE_H           (81),
		.IN_PKT_BURST_TYPE_L           (80),
		.IN_PKT_ORI_BURST_SIZE_L       (117),
		.IN_PKT_ORI_BURST_SIZE_H       (119),
		.IN_ST_DATA_W                  (120),
		.OUT_PKT_ADDR_H                (38),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (51),
		.OUT_PKT_BYTE_CNT_L            (45),
		.OUT_PKT_TRANS_COMPRESSED_READ (39),
		.OUT_PKT_BURST_SIZE_H          (61),
		.OUT_PKT_BURST_SIZE_L          (59),
		.OUT_PKT_RESPONSE_STATUS_H     (98),
		.OUT_PKT_RESPONSE_STATUS_L     (97),
		.OUT_PKT_TRANS_EXCLUSIVE       (44),
		.OUT_PKT_BURST_TYPE_H          (63),
		.OUT_PKT_BURST_TYPE_L          (62),
		.OUT_PKT_ORI_BURST_SIZE_L      (99),
		.OUT_PKT_ORI_BURST_SIZE_H      (101),
		.OUT_ST_DATA_W                 (102),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) firehori_s1_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                   //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_valid             (cmd_mux_007_src_valid),                           //      sink.valid
		.in_channel           (cmd_mux_007_src_channel),                         //          .channel
		.in_startofpacket     (cmd_mux_007_src_startofpacket),                   //          .startofpacket
		.in_endofpacket       (cmd_mux_007_src_endofpacket),                     //          .endofpacket
		.in_ready             (cmd_mux_007_src_ready),                           //          .ready
		.in_data              (cmd_mux_007_src_data),                            //          .data
		.out_endofpacket      (firehori_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (firehori_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (firehori_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (firehori_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (firehori_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (firehori_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                           // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (56),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (69),
		.IN_PKT_BYTE_CNT_L             (63),
		.IN_PKT_TRANS_COMPRESSED_READ  (57),
		.IN_PKT_TRANS_WRITE            (59),
		.IN_PKT_BURSTWRAP_H            (76),
		.IN_PKT_BURSTWRAP_L            (70),
		.IN_PKT_BURST_SIZE_H           (79),
		.IN_PKT_BURST_SIZE_L           (77),
		.IN_PKT_RESPONSE_STATUS_H      (116),
		.IN_PKT_RESPONSE_STATUS_L      (115),
		.IN_PKT_TRANS_EXCLUSIVE        (62),
		.IN_PKT_BURST_TYPE_H           (81),
		.IN_PKT_BURST_TYPE_L           (80),
		.IN_PKT_ORI_BURST_SIZE_L       (117),
		.IN_PKT_ORI_BURST_SIZE_H       (119),
		.IN_ST_DATA_W                  (120),
		.OUT_PKT_ADDR_H                (38),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (51),
		.OUT_PKT_BYTE_CNT_L            (45),
		.OUT_PKT_TRANS_COMPRESSED_READ (39),
		.OUT_PKT_BURST_SIZE_H          (61),
		.OUT_PKT_BURST_SIZE_L          (59),
		.OUT_PKT_RESPONSE_STATUS_H     (98),
		.OUT_PKT_RESPONSE_STATUS_L     (97),
		.OUT_PKT_TRANS_EXCLUSIVE       (44),
		.OUT_PKT_BURST_TYPE_H          (63),
		.OUT_PKT_BURST_TYPE_L          (62),
		.OUT_PKT_ORI_BURST_SIZE_L      (99),
		.OUT_PKT_ORI_BURST_SIZE_H      (101),
		.OUT_ST_DATA_W                 (102),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) fireverti_s1_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                    //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_valid             (cmd_mux_008_src_valid),                            //      sink.valid
		.in_channel           (cmd_mux_008_src_channel),                          //          .channel
		.in_startofpacket     (cmd_mux_008_src_startofpacket),                    //          .startofpacket
		.in_endofpacket       (cmd_mux_008_src_endofpacket),                      //          .endofpacket
		.in_ready             (cmd_mux_008_src_ready),                            //          .ready
		.in_data              (cmd_mux_008_src_data),                             //          .data
		.out_endofpacket      (fireverti_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (fireverti_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (fireverti_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (fireverti_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (fireverti_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (fireverti_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                            // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (56),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (69),
		.IN_PKT_BYTE_CNT_L             (63),
		.IN_PKT_TRANS_COMPRESSED_READ  (57),
		.IN_PKT_TRANS_WRITE            (59),
		.IN_PKT_BURSTWRAP_H            (76),
		.IN_PKT_BURSTWRAP_L            (70),
		.IN_PKT_BURST_SIZE_H           (79),
		.IN_PKT_BURST_SIZE_L           (77),
		.IN_PKT_RESPONSE_STATUS_H      (116),
		.IN_PKT_RESPONSE_STATUS_L      (115),
		.IN_PKT_TRANS_EXCLUSIVE        (62),
		.IN_PKT_BURST_TYPE_H           (81),
		.IN_PKT_BURST_TYPE_L           (80),
		.IN_PKT_ORI_BURST_SIZE_L       (117),
		.IN_PKT_ORI_BURST_SIZE_H       (119),
		.IN_ST_DATA_W                  (120),
		.OUT_PKT_ADDR_H                (38),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (51),
		.OUT_PKT_BYTE_CNT_L            (45),
		.OUT_PKT_TRANS_COMPRESSED_READ (39),
		.OUT_PKT_BURST_SIZE_H          (61),
		.OUT_PKT_BURST_SIZE_L          (59),
		.OUT_PKT_RESPONSE_STATUS_H     (98),
		.OUT_PKT_RESPONSE_STATUS_L     (97),
		.OUT_PKT_TRANS_EXCLUSIVE       (44),
		.OUT_PKT_BURST_TYPE_H          (63),
		.OUT_PKT_BURST_TYPE_L          (62),
		.OUT_PKT_ORI_BURST_SIZE_L      (99),
		.OUT_PKT_ORI_BURST_SIZE_H      (101),
		.OUT_ST_DATA_W                 (102),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) p2_die_s1_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                 //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_valid             (cmd_mux_009_src_valid),                         //      sink.valid
		.in_channel           (cmd_mux_009_src_channel),                       //          .channel
		.in_startofpacket     (cmd_mux_009_src_startofpacket),                 //          .startofpacket
		.in_endofpacket       (cmd_mux_009_src_endofpacket),                   //          .endofpacket
		.in_ready             (cmd_mux_009_src_ready),                         //          .ready
		.in_data              (cmd_mux_009_src_data),                          //          .data
		.out_endofpacket      (p2_die_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (p2_die_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (p2_die_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (p2_die_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (p2_die_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (p2_die_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                         // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (56),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (69),
		.IN_PKT_BYTE_CNT_L             (63),
		.IN_PKT_TRANS_COMPRESSED_READ  (57),
		.IN_PKT_TRANS_WRITE            (59),
		.IN_PKT_BURSTWRAP_H            (76),
		.IN_PKT_BURSTWRAP_L            (70),
		.IN_PKT_BURST_SIZE_H           (79),
		.IN_PKT_BURST_SIZE_L           (77),
		.IN_PKT_RESPONSE_STATUS_H      (116),
		.IN_PKT_RESPONSE_STATUS_L      (115),
		.IN_PKT_TRANS_EXCLUSIVE        (62),
		.IN_PKT_BURST_TYPE_H           (81),
		.IN_PKT_BURST_TYPE_L           (80),
		.IN_PKT_ORI_BURST_SIZE_L       (117),
		.IN_PKT_ORI_BURST_SIZE_H       (119),
		.IN_ST_DATA_W                  (120),
		.OUT_PKT_ADDR_H                (29),
		.OUT_PKT_ADDR_L                (9),
		.OUT_PKT_DATA_H                (7),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (8),
		.OUT_PKT_BYTEEN_L              (8),
		.OUT_PKT_BYTE_CNT_H            (42),
		.OUT_PKT_BYTE_CNT_L            (36),
		.OUT_PKT_TRANS_COMPRESSED_READ (30),
		.OUT_PKT_BURST_SIZE_H          (52),
		.OUT_PKT_BURST_SIZE_L          (50),
		.OUT_PKT_RESPONSE_STATUS_H     (89),
		.OUT_PKT_RESPONSE_STATUS_L     (88),
		.OUT_PKT_TRANS_EXCLUSIVE       (35),
		.OUT_PKT_BURST_TYPE_H          (54),
		.OUT_PKT_BURST_TYPE_L          (53),
		.OUT_PKT_ORI_BURST_SIZE_L      (90),
		.OUT_PKT_ORI_BURST_SIZE_H      (92),
		.OUT_ST_DATA_W                 (93),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) map_unit_s1_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                   //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_valid             (cmd_mux_010_src_valid),                           //      sink.valid
		.in_channel           (cmd_mux_010_src_channel),                         //          .channel
		.in_startofpacket     (cmd_mux_010_src_startofpacket),                   //          .startofpacket
		.in_endofpacket       (cmd_mux_010_src_endofpacket),                     //          .endofpacket
		.in_ready             (cmd_mux_010_src_ready),                           //          .ready
		.in_data              (cmd_mux_010_src_data),                            //          .data
		.out_endofpacket      (map_unit_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (map_unit_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (map_unit_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (map_unit_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (map_unit_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (map_unit_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                           // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (56),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (69),
		.IN_PKT_BYTE_CNT_L             (63),
		.IN_PKT_TRANS_COMPRESSED_READ  (57),
		.IN_PKT_TRANS_WRITE            (59),
		.IN_PKT_BURSTWRAP_H            (76),
		.IN_PKT_BURSTWRAP_L            (70),
		.IN_PKT_BURST_SIZE_H           (79),
		.IN_PKT_BURST_SIZE_L           (77),
		.IN_PKT_RESPONSE_STATUS_H      (116),
		.IN_PKT_RESPONSE_STATUS_L      (115),
		.IN_PKT_TRANS_EXCLUSIVE        (62),
		.IN_PKT_BURST_TYPE_H           (81),
		.IN_PKT_BURST_TYPE_L           (80),
		.IN_PKT_ORI_BURST_SIZE_L       (117),
		.IN_PKT_ORI_BURST_SIZE_H       (119),
		.IN_ST_DATA_W                  (120),
		.OUT_PKT_ADDR_H                (38),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (51),
		.OUT_PKT_BYTE_CNT_L            (45),
		.OUT_PKT_TRANS_COMPRESSED_READ (39),
		.OUT_PKT_BURST_SIZE_H          (61),
		.OUT_PKT_BURST_SIZE_L          (59),
		.OUT_PKT_RESPONSE_STATUS_H     (98),
		.OUT_PKT_RESPONSE_STATUS_L     (97),
		.OUT_PKT_TRANS_EXCLUSIVE       (44),
		.OUT_PKT_BURST_TYPE_H          (63),
		.OUT_PKT_BURST_TYPE_L          (62),
		.OUT_PKT_ORI_BURST_SIZE_L      (99),
		.OUT_PKT_ORI_BURST_SIZE_H      (101),
		.OUT_ST_DATA_W                 (102),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) explode_sound_s1_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                        //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.in_valid             (cmd_mux_011_src_valid),                                //      sink.valid
		.in_channel           (cmd_mux_011_src_channel),                              //          .channel
		.in_startofpacket     (cmd_mux_011_src_startofpacket),                        //          .startofpacket
		.in_endofpacket       (cmd_mux_011_src_endofpacket),                          //          .endofpacket
		.in_ready             (cmd_mux_011_src_ready),                                //          .ready
		.in_data              (cmd_mux_011_src_data),                                 //          .data
		.out_endofpacket      (explode_sound_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (explode_sound_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (explode_sound_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (explode_sound_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (explode_sound_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (explode_sound_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (56),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (69),
		.IN_PKT_BYTE_CNT_L             (63),
		.IN_PKT_TRANS_COMPRESSED_READ  (57),
		.IN_PKT_TRANS_WRITE            (59),
		.IN_PKT_BURSTWRAP_H            (76),
		.IN_PKT_BURSTWRAP_L            (70),
		.IN_PKT_BURST_SIZE_H           (79),
		.IN_PKT_BURST_SIZE_L           (77),
		.IN_PKT_RESPONSE_STATUS_H      (116),
		.IN_PKT_RESPONSE_STATUS_L      (115),
		.IN_PKT_TRANS_EXCLUSIVE        (62),
		.IN_PKT_BURST_TYPE_H           (81),
		.IN_PKT_BURST_TYPE_L           (80),
		.IN_PKT_ORI_BURST_SIZE_L       (117),
		.IN_PKT_ORI_BURST_SIZE_H       (119),
		.IN_ST_DATA_W                  (120),
		.OUT_PKT_ADDR_H                (38),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (51),
		.OUT_PKT_BYTE_CNT_L            (45),
		.OUT_PKT_TRANS_COMPRESSED_READ (39),
		.OUT_PKT_BURST_SIZE_H          (61),
		.OUT_PKT_BURST_SIZE_L          (59),
		.OUT_PKT_RESPONSE_STATUS_H     (98),
		.OUT_PKT_RESPONSE_STATUS_L     (97),
		.OUT_PKT_TRANS_EXCLUSIVE       (44),
		.OUT_PKT_BURST_TYPE_H          (63),
		.OUT_PKT_BURST_TYPE_L          (62),
		.OUT_PKT_ORI_BURST_SIZE_L      (99),
		.OUT_PKT_ORI_BURST_SIZE_H      (101),
		.OUT_ST_DATA_W                 (102),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) p1_win_s1_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                 //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_valid             (cmd_mux_012_src_valid),                         //      sink.valid
		.in_channel           (cmd_mux_012_src_channel),                       //          .channel
		.in_startofpacket     (cmd_mux_012_src_startofpacket),                 //          .startofpacket
		.in_endofpacket       (cmd_mux_012_src_endofpacket),                   //          .endofpacket
		.in_ready             (cmd_mux_012_src_ready),                         //          .ready
		.in_data              (cmd_mux_012_src_data),                          //          .data
		.out_endofpacket      (p1_win_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (p1_win_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (p1_win_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (p1_win_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (p1_win_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (p1_win_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                         // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (56),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (69),
		.IN_PKT_BYTE_CNT_L             (63),
		.IN_PKT_TRANS_COMPRESSED_READ  (57),
		.IN_PKT_TRANS_WRITE            (59),
		.IN_PKT_BURSTWRAP_H            (76),
		.IN_PKT_BURSTWRAP_L            (70),
		.IN_PKT_BURST_SIZE_H           (79),
		.IN_PKT_BURST_SIZE_L           (77),
		.IN_PKT_RESPONSE_STATUS_H      (116),
		.IN_PKT_RESPONSE_STATUS_L      (115),
		.IN_PKT_TRANS_EXCLUSIVE        (62),
		.IN_PKT_BURST_TYPE_H           (81),
		.IN_PKT_BURST_TYPE_L           (80),
		.IN_PKT_ORI_BURST_SIZE_L       (117),
		.IN_PKT_ORI_BURST_SIZE_H       (119),
		.IN_ST_DATA_W                  (120),
		.OUT_PKT_ADDR_H                (38),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (51),
		.OUT_PKT_BYTE_CNT_L            (45),
		.OUT_PKT_TRANS_COMPRESSED_READ (39),
		.OUT_PKT_BURST_SIZE_H          (61),
		.OUT_PKT_BURST_SIZE_L          (59),
		.OUT_PKT_RESPONSE_STATUS_H     (98),
		.OUT_PKT_RESPONSE_STATUS_L     (97),
		.OUT_PKT_TRANS_EXCLUSIVE       (44),
		.OUT_PKT_BURST_TYPE_H          (63),
		.OUT_PKT_BURST_TYPE_L          (62),
		.OUT_PKT_ORI_BURST_SIZE_L      (99),
		.OUT_PKT_ORI_BURST_SIZE_H      (101),
		.OUT_ST_DATA_W                 (102),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) p2_win_s1_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                 //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_valid             (cmd_mux_013_src_valid),                         //      sink.valid
		.in_channel           (cmd_mux_013_src_channel),                       //          .channel
		.in_startofpacket     (cmd_mux_013_src_startofpacket),                 //          .startofpacket
		.in_endofpacket       (cmd_mux_013_src_endofpacket),                   //          .endofpacket
		.in_ready             (cmd_mux_013_src_ready),                         //          .ready
		.in_data              (cmd_mux_013_src_data),                          //          .data
		.out_endofpacket      (p2_win_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (p2_win_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (p2_win_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (p2_win_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (p2_win_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (p2_win_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                         // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (56),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (69),
		.IN_PKT_BYTE_CNT_L             (63),
		.IN_PKT_TRANS_COMPRESSED_READ  (57),
		.IN_PKT_TRANS_WRITE            (59),
		.IN_PKT_BURSTWRAP_H            (76),
		.IN_PKT_BURSTWRAP_L            (70),
		.IN_PKT_BURST_SIZE_H           (79),
		.IN_PKT_BURST_SIZE_L           (77),
		.IN_PKT_RESPONSE_STATUS_H      (116),
		.IN_PKT_RESPONSE_STATUS_L      (115),
		.IN_PKT_TRANS_EXCLUSIVE        (62),
		.IN_PKT_BURST_TYPE_H           (81),
		.IN_PKT_BURST_TYPE_L           (80),
		.IN_PKT_ORI_BURST_SIZE_L       (117),
		.IN_PKT_ORI_BURST_SIZE_H       (119),
		.IN_ST_DATA_W                  (120),
		.OUT_PKT_ADDR_H                (38),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (51),
		.OUT_PKT_BYTE_CNT_L            (45),
		.OUT_PKT_TRANS_COMPRESSED_READ (39),
		.OUT_PKT_BURST_SIZE_H          (61),
		.OUT_PKT_BURST_SIZE_L          (59),
		.OUT_PKT_RESPONSE_STATUS_H     (98),
		.OUT_PKT_RESPONSE_STATUS_L     (97),
		.OUT_PKT_TRANS_EXCLUSIVE       (44),
		.OUT_PKT_BURST_TYPE_H          (63),
		.OUT_PKT_BURST_TYPE_L          (62),
		.OUT_PKT_ORI_BURST_SIZE_L      (99),
		.OUT_PKT_ORI_BURST_SIZE_H      (101),
		.OUT_ST_DATA_W                 (102),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) start_s1_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_valid             (cmd_mux_014_src_valid),                        //      sink.valid
		.in_channel           (cmd_mux_014_src_channel),                      //          .channel
		.in_startofpacket     (cmd_mux_014_src_startofpacket),                //          .startofpacket
		.in_endofpacket       (cmd_mux_014_src_endofpacket),                  //          .endofpacket
		.in_ready             (cmd_mux_014_src_ready),                        //          .ready
		.in_data              (cmd_mux_014_src_data),                         //          .data
		.out_endofpacket      (start_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (start_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (start_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (start_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (start_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (start_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                        // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (56),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (69),
		.IN_PKT_BYTE_CNT_L             (63),
		.IN_PKT_TRANS_COMPRESSED_READ  (57),
		.IN_PKT_TRANS_WRITE            (59),
		.IN_PKT_BURSTWRAP_H            (76),
		.IN_PKT_BURSTWRAP_L            (70),
		.IN_PKT_BURST_SIZE_H           (79),
		.IN_PKT_BURST_SIZE_L           (77),
		.IN_PKT_RESPONSE_STATUS_H      (116),
		.IN_PKT_RESPONSE_STATUS_L      (115),
		.IN_PKT_TRANS_EXCLUSIVE        (62),
		.IN_PKT_BURST_TYPE_H           (81),
		.IN_PKT_BURST_TYPE_L           (80),
		.IN_PKT_ORI_BURST_SIZE_L       (117),
		.IN_PKT_ORI_BURST_SIZE_H       (119),
		.IN_ST_DATA_W                  (120),
		.OUT_PKT_ADDR_H                (38),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (51),
		.OUT_PKT_BYTE_CNT_L            (45),
		.OUT_PKT_TRANS_COMPRESSED_READ (39),
		.OUT_PKT_BURST_SIZE_H          (61),
		.OUT_PKT_BURST_SIZE_L          (59),
		.OUT_PKT_RESPONSE_STATUS_H     (98),
		.OUT_PKT_RESPONSE_STATUS_L     (97),
		.OUT_PKT_TRANS_EXCLUSIVE       (44),
		.OUT_PKT_BURST_TYPE_H          (63),
		.OUT_PKT_BURST_TYPE_L          (62),
		.OUT_PKT_ORI_BURST_SIZE_L      (99),
		.OUT_PKT_ORI_BURST_SIZE_H      (101),
		.OUT_ST_DATA_W                 (102),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) jingle_sound_s1_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                       //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.in_valid             (cmd_mux_015_src_valid),                               //      sink.valid
		.in_channel           (cmd_mux_015_src_channel),                             //          .channel
		.in_startofpacket     (cmd_mux_015_src_startofpacket),                       //          .startofpacket
		.in_endofpacket       (cmd_mux_015_src_endofpacket),                         //          .endofpacket
		.in_ready             (cmd_mux_015_src_ready),                               //          .ready
		.in_data              (cmd_mux_015_src_data),                                //          .data
		.out_endofpacket      (jingle_sound_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (jingle_sound_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (jingle_sound_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (jingle_sound_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (jingle_sound_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (jingle_sound_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                               // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (56),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (69),
		.IN_PKT_BYTE_CNT_L             (63),
		.IN_PKT_TRANS_COMPRESSED_READ  (57),
		.IN_PKT_TRANS_WRITE            (59),
		.IN_PKT_BURSTWRAP_H            (76),
		.IN_PKT_BURSTWRAP_L            (70),
		.IN_PKT_BURST_SIZE_H           (79),
		.IN_PKT_BURST_SIZE_L           (77),
		.IN_PKT_RESPONSE_STATUS_H      (116),
		.IN_PKT_RESPONSE_STATUS_L      (115),
		.IN_PKT_TRANS_EXCLUSIVE        (62),
		.IN_PKT_BURST_TYPE_H           (81),
		.IN_PKT_BURST_TYPE_L           (80),
		.IN_PKT_ORI_BURST_SIZE_L       (117),
		.IN_PKT_ORI_BURST_SIZE_H       (119),
		.IN_ST_DATA_W                  (120),
		.OUT_PKT_ADDR_H                (38),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (51),
		.OUT_PKT_BYTE_CNT_L            (45),
		.OUT_PKT_TRANS_COMPRESSED_READ (39),
		.OUT_PKT_BURST_SIZE_H          (61),
		.OUT_PKT_BURST_SIZE_L          (59),
		.OUT_PKT_RESPONSE_STATUS_H     (98),
		.OUT_PKT_RESPONSE_STATUS_L     (97),
		.OUT_PKT_TRANS_EXCLUSIVE       (44),
		.OUT_PKT_BURST_TYPE_H          (63),
		.OUT_PKT_BURST_TYPE_L          (62),
		.OUT_PKT_ORI_BURST_SIZE_L      (99),
		.OUT_PKT_ORI_BURST_SIZE_H      (101),
		.OUT_ST_DATA_W                 (102),
		.ST_CHANNEL_W                  (17),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) wall_s1_cmd_width_adapter (
		.clk                  (clk_0_clk_clk),                                //       clk.clk
		.reset                (vga_ball_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_valid             (cmd_mux_016_src_valid),                        //      sink.valid
		.in_channel           (cmd_mux_016_src_channel),                      //          .channel
		.in_startofpacket     (cmd_mux_016_src_startofpacket),                //          .startofpacket
		.in_endofpacket       (cmd_mux_016_src_endofpacket),                  //          .endofpacket
		.in_ready             (cmd_mux_016_src_ready),                        //          .ready
		.in_data              (cmd_mux_016_src_data),                         //          .data
		.out_endofpacket      (wall_s1_cmd_width_adapter_src_endofpacket),    //       src.endofpacket
		.out_data             (wall_s1_cmd_width_adapter_src_data),           //          .data
		.out_channel          (wall_s1_cmd_width_adapter_src_channel),        //          .channel
		.out_valid            (wall_s1_cmd_width_adapter_src_valid),          //          .valid
		.out_ready            (wall_s1_cmd_width_adapter_src_ready),          //          .ready
		.out_startofpacket    (wall_s1_cmd_width_adapter_src_startofpacket),  //          .startofpacket
		.in_command_size_data (3'b000)                                        // (terminated)
	);

	soc_system_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (clk_0_clk_clk),                                        // in_clk_0.clk
		.in_rst_0_reset (vga_ball_0_reset_reset_bridge_in_reset_reset),         // in_rst_0.reset
		.in_0_data      (vga_ball_0_avalon_slave_0_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (vga_ball_0_avalon_slave_0_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (vga_ball_0_avalon_slave_0_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),                         //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),                        //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),                        //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)                         //         .error
	);

	soc_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (18),
		.inUsePackets    (0),
		.inDataWidth     (18),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (18),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_001 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (vga_ball_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (p1_unit_s1_agent_rdata_fifo_out_data),         //     in_0.data
		.in_0_valid     (p1_unit_s1_agent_rdata_fifo_out_valid),        //         .valid
		.in_0_ready     (p1_unit_s1_agent_rdata_fifo_out_ready),        //         .ready
		.out_0_data     (avalon_st_adapter_001_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_001_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_001_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_001_out_0_error)             //         .error
	);

	soc_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (18),
		.inUsePackets    (0),
		.inDataWidth     (18),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (18),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_002 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (vga_ball_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (p1_die_s1_agent_rdata_fifo_out_data),          //     in_0.data
		.in_0_valid     (p1_die_s1_agent_rdata_fifo_out_valid),         //         .valid
		.in_0_ready     (p1_die_s1_agent_rdata_fifo_out_ready),         //         .ready
		.out_0_data     (avalon_st_adapter_002_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_002_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_002_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_002_out_0_error)             //         .error
	);

	soc_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (18),
		.inUsePackets    (0),
		.inDataWidth     (18),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (18),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_003 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (vga_ball_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (p2_unit_s1_agent_rdata_fifo_out_data),         //     in_0.data
		.in_0_valid     (p2_unit_s1_agent_rdata_fifo_out_valid),        //         .valid
		.in_0_ready     (p2_unit_s1_agent_rdata_fifo_out_ready),        //         .ready
		.out_0_data     (avalon_st_adapter_003_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_003_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_003_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_003_out_0_error)             //         .error
	);

	soc_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (18),
		.inUsePackets    (0),
		.inDataWidth     (18),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (18),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_004 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (vga_ball_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (fix_s1_agent_rdata_fifo_out_data),             //     in_0.data
		.in_0_valid     (fix_s1_agent_rdata_fifo_out_valid),            //         .valid
		.in_0_ready     (fix_s1_agent_rdata_fifo_out_ready),            //         .ready
		.out_0_data     (avalon_st_adapter_004_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_004_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_004_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_004_out_0_error)             //         .error
	);

	soc_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (18),
		.inUsePackets    (0),
		.inDataWidth     (18),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (18),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_005 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (vga_ball_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (bomb_s1_agent_rdata_fifo_out_data),            //     in_0.data
		.in_0_valid     (bomb_s1_agent_rdata_fifo_out_valid),           //         .valid
		.in_0_ready     (bomb_s1_agent_rdata_fifo_out_ready),           //         .ready
		.out_0_data     (avalon_st_adapter_005_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_005_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_005_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_005_out_0_error)             //         .error
	);

	soc_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (18),
		.inUsePackets    (0),
		.inDataWidth     (18),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (18),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_006 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (vga_ball_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (firecenter_s1_agent_rdata_fifo_out_data),      //     in_0.data
		.in_0_valid     (firecenter_s1_agent_rdata_fifo_out_valid),     //         .valid
		.in_0_ready     (firecenter_s1_agent_rdata_fifo_out_ready),     //         .ready
		.out_0_data     (avalon_st_adapter_006_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_006_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_006_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_006_out_0_error)             //         .error
	);

	soc_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (18),
		.inUsePackets    (0),
		.inDataWidth     (18),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (18),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_007 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (vga_ball_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (firehori_s1_agent_rdata_fifo_out_data),        //     in_0.data
		.in_0_valid     (firehori_s1_agent_rdata_fifo_out_valid),       //         .valid
		.in_0_ready     (firehori_s1_agent_rdata_fifo_out_ready),       //         .ready
		.out_0_data     (avalon_st_adapter_007_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_007_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_007_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_007_out_0_error)             //         .error
	);

	soc_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (18),
		.inUsePackets    (0),
		.inDataWidth     (18),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (18),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_008 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (vga_ball_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (fireverti_s1_agent_rdata_fifo_out_data),       //     in_0.data
		.in_0_valid     (fireverti_s1_agent_rdata_fifo_out_valid),      //         .valid
		.in_0_ready     (fireverti_s1_agent_rdata_fifo_out_ready),      //         .ready
		.out_0_data     (avalon_st_adapter_008_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_008_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_008_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_008_out_0_error)             //         .error
	);

	soc_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (18),
		.inUsePackets    (0),
		.inDataWidth     (18),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (18),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_009 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (vga_ball_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (p2_die_s1_agent_rdata_fifo_out_data),          //     in_0.data
		.in_0_valid     (p2_die_s1_agent_rdata_fifo_out_valid),         //         .valid
		.in_0_ready     (p2_die_s1_agent_rdata_fifo_out_ready),         //         .ready
		.out_0_data     (avalon_st_adapter_009_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_009_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_009_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_009_out_0_error)             //         .error
	);

	soc_system_mm_interconnect_0_avalon_st_adapter_010 #(
		.inBitsPerSymbol (10),
		.inUsePackets    (0),
		.inDataWidth     (10),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (10),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_010 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (vga_ball_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (map_unit_s1_agent_rdata_fifo_out_data),        //     in_0.data
		.in_0_valid     (map_unit_s1_agent_rdata_fifo_out_valid),       //         .valid
		.in_0_ready     (map_unit_s1_agent_rdata_fifo_out_ready),       //         .ready
		.out_0_data     (avalon_st_adapter_010_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_010_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_010_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_010_out_0_error)             //         .error
	);

	soc_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (18),
		.inUsePackets    (0),
		.inDataWidth     (18),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (18),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_011 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (vga_ball_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (explode_sound_s1_agent_rdata_fifo_out_data),   //     in_0.data
		.in_0_valid     (explode_sound_s1_agent_rdata_fifo_out_valid),  //         .valid
		.in_0_ready     (explode_sound_s1_agent_rdata_fifo_out_ready),  //         .ready
		.out_0_data     (avalon_st_adapter_011_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_011_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_011_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_011_out_0_error)             //         .error
	);

	soc_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (18),
		.inUsePackets    (0),
		.inDataWidth     (18),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (18),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_012 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (vga_ball_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (p1_win_s1_agent_rdata_fifo_out_data),          //     in_0.data
		.in_0_valid     (p1_win_s1_agent_rdata_fifo_out_valid),         //         .valid
		.in_0_ready     (p1_win_s1_agent_rdata_fifo_out_ready),         //         .ready
		.out_0_data     (avalon_st_adapter_012_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_012_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_012_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_012_out_0_error)             //         .error
	);

	soc_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (18),
		.inUsePackets    (0),
		.inDataWidth     (18),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (18),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_013 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (vga_ball_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (p2_win_s1_agent_rdata_fifo_out_data),          //     in_0.data
		.in_0_valid     (p2_win_s1_agent_rdata_fifo_out_valid),         //         .valid
		.in_0_ready     (p2_win_s1_agent_rdata_fifo_out_ready),         //         .ready
		.out_0_data     (avalon_st_adapter_013_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_013_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_013_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_013_out_0_error)             //         .error
	);

	soc_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (18),
		.inUsePackets    (0),
		.inDataWidth     (18),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (18),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_014 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (vga_ball_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (start_s1_agent_rdata_fifo_out_data),           //     in_0.data
		.in_0_valid     (start_s1_agent_rdata_fifo_out_valid),          //         .valid
		.in_0_ready     (start_s1_agent_rdata_fifo_out_ready),          //         .ready
		.out_0_data     (avalon_st_adapter_014_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_014_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_014_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_014_out_0_error)             //         .error
	);

	soc_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (18),
		.inUsePackets    (0),
		.inDataWidth     (18),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (18),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_015 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (vga_ball_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (jingle_sound_s1_agent_rdata_fifo_out_data),    //     in_0.data
		.in_0_valid     (jingle_sound_s1_agent_rdata_fifo_out_valid),   //         .valid
		.in_0_ready     (jingle_sound_s1_agent_rdata_fifo_out_ready),   //         .ready
		.out_0_data     (avalon_st_adapter_015_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_015_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_015_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_015_out_0_error)             //         .error
	);

	soc_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (18),
		.inUsePackets    (0),
		.inDataWidth     (18),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (18),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_016 (
		.in_clk_0_clk   (clk_0_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (vga_ball_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (wall_s1_agent_rdata_fifo_out_data),            //     in_0.data
		.in_0_valid     (wall_s1_agent_rdata_fifo_out_valid),           //         .valid
		.in_0_ready     (wall_s1_agent_rdata_fifo_out_ready),           //         .ready
		.out_0_data     (avalon_st_adapter_016_out_0_data),             //    out_0.data
		.out_0_valid    (avalon_st_adapter_016_out_0_valid),            //         .valid
		.out_0_ready    (avalon_st_adapter_016_out_0_ready),            //         .ready
		.out_0_error    (avalon_st_adapter_016_out_0_error)             //         .error
	);

endmodule
