<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › mm › cache-sh4.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>cache-sh4.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/sh/mm/cache-sh4.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1999, 2000, 2002  Niibe Yutaka</span>
<span class="cm"> * Copyright (C) 2001 - 2009  Paul Mundt</span>
<span class="cm"> * Copyright (C) 2003  Richard Curnow</span>
<span class="cm"> * Copyright (c) 2007 STMicroelectronics (R&amp;D) Ltd.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/mutex.h&gt;</span>
<span class="cp">#include &lt;linux/fs.h&gt;</span>
<span class="cp">#include &lt;linux/highmem.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;asm/cache_insns.h&gt;</span>
<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * The maximum number of pages we support up to when doing ranged dcache</span>
<span class="cm"> * flushing. Anything exceeding this will simply flush the dcache in its</span>
<span class="cm"> * entirety.</span>
<span class="cm"> */</span>
<span class="cp">#define MAX_ICACHE_PAGES	32</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__flush_cache_one</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">phys</span><span class="p">,</span>
			       <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">exec_offset</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Write back the range of D-cache, and purge the I-cache.</span>
<span class="cm"> *</span>
<span class="cm"> * Called from kernel/module.c:sys_init_module and routine for a.out format,</span>
<span class="cm"> * signal handler code and kprobes code</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh4_flush_icache_range</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">args</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">flusher_data</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">args</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">v</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">start</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">addr1</span><span class="p">;</span>
	<span class="n">end</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">addr2</span><span class="p">;</span>

	<span class="cm">/* If there are too many pages then just blow away the caches */</span>
	<span class="k">if</span> <span class="p">(((</span><span class="n">end</span> <span class="o">-</span> <span class="n">start</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">MAX_ICACHE_PAGES</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">local_flush_cache_all</span><span class="p">(</span><span class="nb">NULL</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Selectively flush d-cache then invalidate the i-cache.</span>
<span class="cm">	 * This is inefficient, so only use this for small ranges.</span>
<span class="cm">	 */</span>
	<span class="n">start</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">L1_CACHE_BYTES</span><span class="o">-</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">end</span> <span class="o">+=</span> <span class="n">L1_CACHE_BYTES</span><span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">end</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">L1_CACHE_BYTES</span><span class="o">-</span><span class="mi">1</span><span class="p">);</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">jump_to_uncached</span><span class="p">();</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">v</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span> <span class="n">v</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">;</span> <span class="n">v</span> <span class="o">+=</span> <span class="n">L1_CACHE_BYTES</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">icacheaddr</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">j</span><span class="p">,</span> <span class="n">n</span><span class="p">;</span>

		<span class="n">__ocbwb</span><span class="p">(</span><span class="n">v</span><span class="p">);</span>

		<span class="n">icacheaddr</span> <span class="o">=</span> <span class="n">CACHE_IC_ADDRESS_ARRAY</span> <span class="o">|</span> <span class="p">(</span><span class="n">v</span> <span class="o">&amp;</span>
				<span class="n">cpu_data</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">entry_mask</span><span class="p">);</span>

		<span class="cm">/* Clear i-cache line valid-bit */</span>
		<span class="n">n</span> <span class="o">=</span> <span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">n_aliases</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">cpu_data</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">n</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span>
				<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">icacheaddr</span> <span class="o">+</span> <span class="p">(</span><span class="n">j</span> <span class="o">*</span> <span class="n">PAGE_SIZE</span><span class="p">));</span>
			<span class="n">icacheaddr</span> <span class="o">+=</span> <span class="n">cpu_data</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">way_incr</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">back_to_cached</span><span class="p">();</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">flush_cache_one</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">phys</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">exec_offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * All types of SH-4 require PC to be uncached to operate on the I-cache.</span>
<span class="cm">	 * Some types of SH-4 require PC to be uncached to operate on the D-cache.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CPU_HAS_P2_FLUSH_BUG</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="n">CACHE_OC_ADDRESS_ARRAY</span><span class="p">))</span>
		<span class="n">exec_offset</span> <span class="o">=</span> <span class="n">cached_to_uncached</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">__flush_cache_one</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">phys</span><span class="p">,</span> <span class="n">exec_offset</span><span class="p">);</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Write back &amp; invalidate the D-cache of the page.</span>
<span class="cm"> * (To avoid &quot;alias&quot; issues)</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh4_flush_dcache_page</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">page</span> <span class="o">=</span> <span class="n">arg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">page_address</span><span class="p">(</span><span class="n">page</span><span class="p">);</span>
<span class="cp">#ifndef CONFIG_SMP</span>
	<span class="k">struct</span> <span class="n">address_space</span> <span class="o">*</span><span class="n">mapping</span> <span class="o">=</span> <span class="n">page_mapping</span><span class="p">(</span><span class="n">page</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mapping</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">mapping_mapped</span><span class="p">(</span><span class="n">mapping</span><span class="p">))</span>
		<span class="n">clear_bit</span><span class="p">(</span><span class="n">PG_dcache_clean</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">page</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">);</span>
	<span class="k">else</span>
<span class="cp">#endif</span>
		<span class="n">flush_cache_one</span><span class="p">(</span><span class="n">CACHE_OC_ADDRESS_ARRAY</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="n">shm_align_mask</span><span class="p">),</span> <span class="n">page_to_phys</span><span class="p">(</span><span class="n">page</span><span class="p">));</span>

	<span class="n">wmb</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/* TODO: Selective icache invalidation through IC address array.. */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">flush_icache_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">ccr</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">jump_to_uncached</span><span class="p">();</span>

	<span class="cm">/* Flush I-cache */</span>
	<span class="n">ccr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">CCR</span><span class="p">);</span>
	<span class="n">ccr</span> <span class="o">|=</span> <span class="n">CCR_CACHE_ICI</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">ccr</span><span class="p">,</span> <span class="n">CCR</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * back_to_cached() will take care of the barrier for us, don&#39;t add</span>
<span class="cm">	 * another one!</span>
<span class="cm">	 */</span>

	<span class="n">back_to_cached</span><span class="p">();</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">flush_dcache_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="n">end_addr</span><span class="p">,</span> <span class="n">entry_offset</span><span class="p">;</span>

	<span class="n">end_addr</span> <span class="o">=</span> <span class="n">CACHE_OC_ADDRESS_ARRAY</span> <span class="o">+</span>
		<span class="p">(</span><span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">sets</span> <span class="o">&lt;&lt;</span>
		 <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">entry_shift</span><span class="p">)</span> <span class="o">*</span>
			<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span><span class="p">;</span>

	<span class="n">entry_offset</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">entry_shift</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="n">CACHE_OC_ADDRESS_ARRAY</span><span class="p">;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">end_addr</span><span class="p">;</span> <span class="p">)</span> <span class="p">{</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span> <span class="n">addr</span> <span class="o">+=</span> <span class="n">entry_offset</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span> <span class="n">addr</span> <span class="o">+=</span> <span class="n">entry_offset</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span> <span class="n">addr</span> <span class="o">+=</span> <span class="n">entry_offset</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span> <span class="n">addr</span> <span class="o">+=</span> <span class="n">entry_offset</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span> <span class="n">addr</span> <span class="o">+=</span> <span class="n">entry_offset</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span> <span class="n">addr</span> <span class="o">+=</span> <span class="n">entry_offset</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span> <span class="n">addr</span> <span class="o">+=</span> <span class="n">entry_offset</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span> <span class="n">addr</span> <span class="o">+=</span> <span class="n">entry_offset</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh4_flush_cache_all</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">unused</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">flush_dcache_all</span><span class="p">();</span>
	<span class="n">flush_icache_all</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Note : (RPC) since the caches are physically tagged, the only point</span>
<span class="cm"> * of flush_cache_mm for SH-4 is to get rid of aliases from the</span>
<span class="cm"> * D-cache.  The assumption elsewhere, e.g. flush_cache_range, is that</span>
<span class="cm"> * lines can stay resident so long as the virtual address they were</span>
<span class="cm"> * accessed with (hence cache set) is in accord with the physical</span>
<span class="cm"> * address (i.e. tag).  It&#39;s no different here.</span>
<span class="cm"> *</span>
<span class="cm"> * Caller takes mm-&gt;mmap_sem.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh4_flush_cache_mm</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span> <span class="o">=</span> <span class="n">arg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_context</span><span class="p">(</span><span class="n">smp_processor_id</span><span class="p">(),</span> <span class="n">mm</span><span class="p">)</span> <span class="o">==</span> <span class="n">NO_CONTEXT</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">flush_dcache_all</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Write back and invalidate I/D-caches for the page.</span>
<span class="cm"> *</span>
<span class="cm"> * ADDR: Virtual Address (U0 address)</span>
<span class="cm"> * PFN: Physical page number</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh4_flush_cache_page</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">args</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">flusher_data</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">args</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">page</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">address</span><span class="p">,</span> <span class="n">pfn</span><span class="p">,</span> <span class="n">phys</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">map_coherent</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">pgd_t</span> <span class="o">*</span><span class="n">pgd</span><span class="p">;</span>
	<span class="n">pud_t</span> <span class="o">*</span><span class="n">pud</span><span class="p">;</span>
	<span class="n">pmd_t</span> <span class="o">*</span><span class="n">pmd</span><span class="p">;</span>
	<span class="n">pte_t</span> <span class="o">*</span><span class="n">pte</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">vaddr</span><span class="p">;</span>

	<span class="n">vma</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">vma</span><span class="p">;</span>
	<span class="n">address</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">addr1</span> <span class="o">&amp;</span> <span class="n">PAGE_MASK</span><span class="p">;</span>
	<span class="n">pfn</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">addr2</span><span class="p">;</span>
	<span class="n">phys</span> <span class="o">=</span> <span class="n">pfn</span> <span class="o">&lt;&lt;</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>
	<span class="n">page</span> <span class="o">=</span> <span class="n">pfn_to_page</span><span class="p">(</span><span class="n">pfn</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_context</span><span class="p">(</span><span class="n">smp_processor_id</span><span class="p">(),</span> <span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span><span class="p">)</span> <span class="o">==</span> <span class="n">NO_CONTEXT</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">pgd</span> <span class="o">=</span> <span class="n">pgd_offset</span><span class="p">(</span><span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span><span class="p">,</span> <span class="n">address</span><span class="p">);</span>
	<span class="n">pud</span> <span class="o">=</span> <span class="n">pud_offset</span><span class="p">(</span><span class="n">pgd</span><span class="p">,</span> <span class="n">address</span><span class="p">);</span>
	<span class="n">pmd</span> <span class="o">=</span> <span class="n">pmd_offset</span><span class="p">(</span><span class="n">pud</span><span class="p">,</span> <span class="n">address</span><span class="p">);</span>
	<span class="n">pte</span> <span class="o">=</span> <span class="n">pte_offset_kernel</span><span class="p">(</span><span class="n">pmd</span><span class="p">,</span> <span class="n">address</span><span class="p">);</span>

	<span class="cm">/* If the page isn&#39;t present, there is nothing to do here. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">pte_val</span><span class="p">(</span><span class="o">*</span><span class="n">pte</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">_PAGE_PRESENT</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span> <span class="o">==</span> <span class="n">current</span><span class="o">-&gt;</span><span class="n">active_mm</span><span class="p">))</span>
		<span class="n">vaddr</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Use kmap_coherent or kmap_atomic to do flushes for</span>
<span class="cm">		 * another ASID than the current one.</span>
<span class="cm">		 */</span>
		<span class="n">map_coherent</span> <span class="o">=</span> <span class="p">(</span><span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">n_aliases</span> <span class="o">&amp;&amp;</span>
			<span class="n">test_bit</span><span class="p">(</span><span class="n">PG_dcache_clean</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">page</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			<span class="n">page_mapped</span><span class="p">(</span><span class="n">page</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">map_coherent</span><span class="p">)</span>
			<span class="n">vaddr</span> <span class="o">=</span> <span class="n">kmap_coherent</span><span class="p">(</span><span class="n">page</span><span class="p">,</span> <span class="n">address</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">vaddr</span> <span class="o">=</span> <span class="n">kmap_atomic</span><span class="p">(</span><span class="n">page</span><span class="p">);</span>

		<span class="n">address</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">vaddr</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">flush_cache_one</span><span class="p">(</span><span class="n">CACHE_OC_ADDRESS_ARRAY</span> <span class="o">|</span>
			<span class="p">(</span><span class="n">address</span> <span class="o">&amp;</span> <span class="n">shm_align_mask</span><span class="p">),</span> <span class="n">phys</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_flags</span> <span class="o">&amp;</span> <span class="n">VM_EXEC</span><span class="p">)</span>
		<span class="n">flush_icache_all</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vaddr</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">map_coherent</span><span class="p">)</span>
			<span class="n">kunmap_coherent</span><span class="p">(</span><span class="n">vaddr</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">kunmap_atomic</span><span class="p">(</span><span class="n">vaddr</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Write back and invalidate D-caches.</span>
<span class="cm"> *</span>
<span class="cm"> * START, END: Virtual Address (U0 address)</span>
<span class="cm"> *</span>
<span class="cm"> * NOTE: We need to flush the _physical_ page entry.</span>
<span class="cm"> * Flushing the cache lines for U0 only isn&#39;t enough.</span>
<span class="cm"> * We need to flush for P1 too, which may contain aliases.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh4_flush_cache_range</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">args</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">flusher_data</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">args</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">;</span>

	<span class="n">vma</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">vma</span><span class="p">;</span>
	<span class="n">start</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">addr1</span><span class="p">;</span>
	<span class="n">end</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">addr2</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_context</span><span class="p">(</span><span class="n">smp_processor_id</span><span class="p">(),</span> <span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span><span class="p">)</span> <span class="o">==</span> <span class="n">NO_CONTEXT</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * If cache is only 4k-per-way, there are never any &#39;aliases&#39;.  Since</span>
<span class="cm">	 * the cache is physically tagged, the data can just be left in there.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">n_aliases</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">flush_dcache_all</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_flags</span> <span class="o">&amp;</span> <span class="n">VM_EXEC</span><span class="p">)</span>
		<span class="n">flush_icache_all</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * __flush_cache_one</span>
<span class="cm"> *</span>
<span class="cm"> * @addr:  address in memory mapped cache array</span>
<span class="cm"> * @phys:  P1 address to flush (has to match tags if addr has &#39;A&#39; bit</span>
<span class="cm"> *         set i.e. associative write)</span>
<span class="cm"> * @exec_offset: set to 0x20000000 if flush has to be executed from P2</span>
<span class="cm"> *               region else 0x0</span>
<span class="cm"> *</span>
<span class="cm"> * The offset into the cache array implied by &#39;addr&#39; selects the</span>
<span class="cm"> * &#39;colour&#39; of the virtual address range that will be flushed.  The</span>
<span class="cm"> * operation (purge/write-back) is selected by the lower 2 bits of</span>
<span class="cm"> * &#39;phys&#39;.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">__flush_cache_one</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">phys</span><span class="p">,</span>
			       <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">exec_offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">way_count</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base_addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cache_info</span> <span class="o">*</span><span class="n">dcache</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">way_incr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">a</span><span class="p">,</span> <span class="n">ea</span><span class="p">,</span> <span class="n">p</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">temp_pc</span><span class="p">;</span>

	<span class="n">dcache</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">;</span>
	<span class="cm">/* Write this way for better assembly. */</span>
	<span class="n">way_count</span> <span class="o">=</span> <span class="n">dcache</span><span class="o">-&gt;</span><span class="n">ways</span><span class="p">;</span>
	<span class="n">way_incr</span> <span class="o">=</span> <span class="n">dcache</span><span class="o">-&gt;</span><span class="n">way_incr</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Apply exec_offset (i.e. branch to P2 if required.).</span>
<span class="cm">	 *</span>
<span class="cm">	 * FIXME:</span>
<span class="cm">	 *</span>
<span class="cm">	 *	If I write &quot;=r&quot; for the (temp_pc), it puts this in r6 hence</span>
<span class="cm">	 *	trashing exec_offset before it&#39;s been added on - why?  Hence</span>
<span class="cm">	 *	&quot;=&amp;r&quot; as a &#39;workaround&#39;</span>
<span class="cm">	 */</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mov.l 1f, %0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		     <span class="s">&quot;add   %1, %0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		     <span class="s">&quot;jmp   @%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		     <span class="s">&quot;nop</span><span class="se">\n\t</span><span class="s">&quot;</span>
		     <span class="s">&quot;.balign 4</span><span class="se">\n\t</span><span class="s">&quot;</span>
		     <span class="s">&quot;1:  .long 2f</span><span class="se">\n\t</span><span class="s">&quot;</span>
		     <span class="s">&quot;2:</span><span class="se">\n</span><span class="s">&quot;</span> <span class="o">:</span> <span class="s">&quot;=&amp;r&quot;</span> <span class="p">(</span><span class="n">temp_pc</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">exec_offset</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * We know there will be &gt;=1 iteration, so write as do-while to avoid</span>
<span class="cm">	 * pointless nead-of-loop check for 0 iterations.</span>
<span class="cm">	 */</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">ea</span> <span class="o">=</span> <span class="n">base_addr</span> <span class="o">+</span> <span class="n">PAGE_SIZE</span><span class="p">;</span>
		<span class="n">a</span> <span class="o">=</span> <span class="n">base_addr</span><span class="p">;</span>
		<span class="n">p</span> <span class="o">=</span> <span class="n">phys</span><span class="p">;</span>

		<span class="k">do</span> <span class="p">{</span>
			<span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span><span class="n">a</span> <span class="o">=</span> <span class="n">p</span><span class="p">;</span>
			<span class="cm">/*</span>
<span class="cm">			 * Next line: intentionally not p+32, saves an add, p</span>
<span class="cm">			 * will do since only the cache tag bits need to</span>
<span class="cm">			 * match.</span>
<span class="cm">			 */</span>
			<span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)(</span><span class="n">a</span><span class="o">+</span><span class="mi">32</span><span class="p">)</span> <span class="o">=</span> <span class="n">p</span><span class="p">;</span>
			<span class="n">a</span> <span class="o">+=</span> <span class="mi">64</span><span class="p">;</span>
			<span class="n">p</span> <span class="o">+=</span> <span class="mi">64</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">a</span> <span class="o">&lt;</span> <span class="n">ea</span><span class="p">);</span>

		<span class="n">base_addr</span> <span class="o">+=</span> <span class="n">way_incr</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">--</span><span class="n">way_count</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">__weak</span> <span class="n">sh4__flush_region_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * SH-4 has virtually indexed and physically tagged cache.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">sh4_cache_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;PVR=%08x CVR=%08x PRR=%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">__raw_readl</span><span class="p">(</span><span class="n">CCN_PVR</span><span class="p">),</span>
		<span class="n">__raw_readl</span><span class="p">(</span><span class="n">CCN_CVR</span><span class="p">),</span>
		<span class="n">__raw_readl</span><span class="p">(</span><span class="n">CCN_PRR</span><span class="p">));</span>

	<span class="n">local_flush_icache_range</span>	<span class="o">=</span> <span class="n">sh4_flush_icache_range</span><span class="p">;</span>
	<span class="n">local_flush_dcache_page</span>		<span class="o">=</span> <span class="n">sh4_flush_dcache_page</span><span class="p">;</span>
	<span class="n">local_flush_cache_all</span>		<span class="o">=</span> <span class="n">sh4_flush_cache_all</span><span class="p">;</span>
	<span class="n">local_flush_cache_mm</span>		<span class="o">=</span> <span class="n">sh4_flush_cache_mm</span><span class="p">;</span>
	<span class="n">local_flush_cache_dup_mm</span>	<span class="o">=</span> <span class="n">sh4_flush_cache_mm</span><span class="p">;</span>
	<span class="n">local_flush_cache_page</span>		<span class="o">=</span> <span class="n">sh4_flush_cache_page</span><span class="p">;</span>
	<span class="n">local_flush_cache_range</span>		<span class="o">=</span> <span class="n">sh4_flush_cache_range</span><span class="p">;</span>

	<span class="n">sh4__flush_region_init</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
