
ELEC3040_Lab9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000008b8  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a44  08000a44  00002044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000a44  08000a44  00002044  2**0
                  CONTENTS
  4 .ARM          00000000  08000a44  08000a44  00002044  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000a44  08000a44  00002044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a44  08000a44  00001a44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000a48  08000a48  00001a48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000044  20000000  08000a4c  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000044  20000044  08000a90  00002044  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000088  08000a90  00002088  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002044  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000207b  00000000  00000000  00002074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000676  00000000  00000000  000040ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000260  00000000  00000000  00004768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000001b2  00000000  00000000  000049c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d8bc  00000000  00000000  00004b7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002560  00000000  00000000  00022436  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b4f96  00000000  00000000  00024996  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d992c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000007cc  00000000  00000000  000d9970  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000da13c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000044 	.word	0x20000044
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08000a2c 	.word	0x08000a2c

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000048 	.word	0x20000048
 80001c8:	08000a2c 	.word	0x08000a2c

080001cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001cc:	b480      	push	{r7}
 80001ce:	b083      	sub	sp, #12
 80001d0:	af00      	add	r7, sp, #0
 80001d2:	4603      	mov	r3, r0
 80001d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001da:	2b00      	cmp	r3, #0
 80001dc:	db0b      	blt.n	80001f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001de:	79fb      	ldrb	r3, [r7, #7]
 80001e0:	f003 021f 	and.w	r2, r3, #31
 80001e4:	4907      	ldr	r1, [pc, #28]	@ (8000204 <__NVIC_EnableIRQ+0x38>)
 80001e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001ea:	095b      	lsrs	r3, r3, #5
 80001ec:	2001      	movs	r0, #1
 80001ee:	fa00 f202 	lsl.w	r2, r0, r2
 80001f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80001f6:	bf00      	nop
 80001f8:	370c      	adds	r7, #12
 80001fa:	46bd      	mov	sp, r7
 80001fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000200:	4770      	bx	lr
 8000202:	bf00      	nop
 8000204:	e000e100 	.word	0xe000e100

08000208 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8000208:	b480      	push	{r7}
 800020a:	b083      	sub	sp, #12
 800020c:	af00      	add	r7, sp, #0
 800020e:	4603      	mov	r3, r0
 8000210:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000216:	2b00      	cmp	r3, #0
 8000218:	db0c      	blt.n	8000234 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800021a:	79fb      	ldrb	r3, [r7, #7]
 800021c:	f003 021f 	and.w	r2, r3, #31
 8000220:	4907      	ldr	r1, [pc, #28]	@ (8000240 <__NVIC_ClearPendingIRQ+0x38>)
 8000222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000226:	095b      	lsrs	r3, r3, #5
 8000228:	2001      	movs	r0, #1
 800022a:	fa00 f202 	lsl.w	r2, r0, r2
 800022e:	3360      	adds	r3, #96	@ 0x60
 8000230:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000234:	bf00      	nop
 8000236:	370c      	adds	r7, #12
 8000238:	46bd      	mov	sp, r7
 800023a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800023e:	4770      	bx	lr
 8000240:	e000e100 	.word	0xe000e100

08000244 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000244:	b480      	push	{r7}
 8000246:	b083      	sub	sp, #12
 8000248:	af00      	add	r7, sp, #0
 800024a:	4603      	mov	r3, r0
 800024c:	6039      	str	r1, [r7, #0]
 800024e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000250:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000254:	2b00      	cmp	r3, #0
 8000256:	db0a      	blt.n	800026e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000258:	683b      	ldr	r3, [r7, #0]
 800025a:	b2da      	uxtb	r2, r3
 800025c:	490c      	ldr	r1, [pc, #48]	@ (8000290 <__NVIC_SetPriority+0x4c>)
 800025e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000262:	0112      	lsls	r2, r2, #4
 8000264:	b2d2      	uxtb	r2, r2
 8000266:	440b      	add	r3, r1
 8000268:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800026c:	e00a      	b.n	8000284 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800026e:	683b      	ldr	r3, [r7, #0]
 8000270:	b2da      	uxtb	r2, r3
 8000272:	4908      	ldr	r1, [pc, #32]	@ (8000294 <__NVIC_SetPriority+0x50>)
 8000274:	79fb      	ldrb	r3, [r7, #7]
 8000276:	f003 030f 	and.w	r3, r3, #15
 800027a:	3b04      	subs	r3, #4
 800027c:	0112      	lsls	r2, r2, #4
 800027e:	b2d2      	uxtb	r2, r2
 8000280:	440b      	add	r3, r1
 8000282:	761a      	strb	r2, [r3, #24]
}
 8000284:	bf00      	nop
 8000286:	370c      	adds	r7, #12
 8000288:	46bd      	mov	sp, r7
 800028a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028e:	4770      	bx	lr
 8000290:	e000e100 	.word	0xe000e100
 8000294:	e000ed00 	.word	0xe000ed00

08000298 <Setup>:
void TIM2_IRQHandler();
void PWM_Setup();
void ADC_Setup(void);
unsigned int ADC_Read(void);

void Setup() {
 8000298:	b480      	push	{r7}
 800029a:	af00      	add	r7, sp, #0
    RCC->AHB2ENR |= 0x03;                     // Enable GPIOA and GPIOB clocks
 800029c:	4b0c      	ldr	r3, [pc, #48]	@ (80002d0 <Setup+0x38>)
 800029e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80002a0:	4a0b      	ldr	r2, [pc, #44]	@ (80002d0 <Setup+0x38>)
 80002a2:	f043 0303 	orr.w	r3, r3, #3
 80002a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
    GPIOB->MODER &= (0xFFFFC03C);             // These set up GPIOB pins as inputs and outputs
 80002a8:	4b0a      	ldr	r3, [pc, #40]	@ (80002d4 <Setup+0x3c>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a09      	ldr	r2, [pc, #36]	@ (80002d4 <Setup+0x3c>)
 80002ae:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80002b2:	f023 0303 	bic.w	r3, r3, #3
 80002b6:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= (0x00001540);             // Configure output mode for display pins
 80002b8:	4b06      	ldr	r3, [pc, #24]	@ (80002d4 <Setup+0x3c>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	4a05      	ldr	r2, [pc, #20]	@ (80002d4 <Setup+0x3c>)
 80002be:	f443 53aa 	orr.w	r3, r3, #5440	@ 0x1540
 80002c2:	6013      	str	r3, [r2, #0]
}
 80002c4:	bf00      	nop
 80002c6:	46bd      	mov	sp, r7
 80002c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop
 80002d0:	40021000 	.word	0x40021000
 80002d4:	48000400 	.word	0x48000400

080002d8 <PinSetup1>:

void PinSetup1() {
 80002d8:	b580      	push	{r7, lr}
 80002da:	af00      	add	r7, sp, #0
    // Configure columns as outputs, rows as inputs with pull-ups
    Setup();
 80002dc:	f7ff ffdc 	bl	8000298 <Setup>
    GPIOA->MODER &= (0xFF00F00F);             // Clear mode bits for PA[11:8,5:2]
 80002e0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002ea:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 80002ee:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80002f2:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= (0x00550000);             // Set columns as outputs PA[11:8] = 01
 80002f4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002fe:	f443 03aa 	orr.w	r3, r3, #5570560	@ 0x550000
 8000302:	6013      	str	r3, [r2, #0]
    GPIOA->OTYPER &= ~(0xF00);                // Push-pull for columns
 8000304:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000308:	685b      	ldr	r3, [r3, #4]
 800030a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800030e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000312:	6053      	str	r3, [r2, #4]
    GPIOA->OSPEEDR &= (0xFF00FFFF);           // Low speed for columns
 8000314:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000318:	689b      	ldr	r3, [r3, #8]
 800031a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800031e:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8000322:	6093      	str	r3, [r2, #8]
    GPIOA->PUPDR &= (0xFFFFF00F);             // Clear pull config for rows
 8000324:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000328:	68db      	ldr	r3, [r3, #12]
 800032a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800032e:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8000332:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR |= (0x00000550);             // Pull-up for rows PA[5:2] = 01
 8000334:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000338:	68db      	ldr	r3, [r3, #12]
 800033a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800033e:	f443 63aa 	orr.w	r3, r3, #1360	@ 0x550
 8000342:	60d3      	str	r3, [r2, #12]
}
 8000344:	bf00      	nop
 8000346:	bd80      	pop	{r7, pc}

08000348 <PinSetup2>:

void PinSetup2() {
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
    // Configure rows as outputs, columns as inputs with pull-ups
    Setup();
 800034c:	f7ff ffa4 	bl	8000298 <Setup>
    GPIOA->MODER &= (0xFF00F00F);             // Clear mode bits for PA[11:8,5:2]
 8000350:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800035a:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 800035e:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8000362:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= (0x00000550);             // Set rows as outputs PA[5:2] = 01
 8000364:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800036e:	f443 63aa 	orr.w	r3, r3, #1360	@ 0x550
 8000372:	6013      	str	r3, [r2, #0]
    GPIOA->OTYPER &= ~(0x3C);                 // Push-pull for rows
 8000374:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000378:	685b      	ldr	r3, [r3, #4]
 800037a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800037e:	f023 033c 	bic.w	r3, r3, #60	@ 0x3c
 8000382:	6053      	str	r3, [r2, #4]
    GPIOA->OSPEEDR &= (0xFFFFF00F);           // Low speed for rows
 8000384:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000388:	689b      	ldr	r3, [r3, #8]
 800038a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800038e:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8000392:	6093      	str	r3, [r2, #8]
    GPIOA->PUPDR &= (0xFF00FFFF);             // Clear pull config for columns
 8000394:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000398:	68db      	ldr	r3, [r3, #12]
 800039a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800039e:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 80003a2:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR |= (0x00550000);             // Pull-up for columns PA[11:8] = 01
 80003a4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80003a8:	68db      	ldr	r3, [r3, #12]
 80003aa:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80003ae:	f443 03aa 	orr.w	r3, r3, #5570560	@ 0x550000
 80003b2:	60d3      	str	r3, [r2, #12]
}
 80003b4:	bf00      	nop
 80003b6:	bd80      	pop	{r7, pc}

080003b8 <InterruptSetup>:

// Configures external interrupts for button presses
void InterruptSetup() {
 80003b8:	b580      	push	{r7, lr}
 80003ba:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= 0x01;                     // Enable interrupt clock SYSCFG
 80003bc:	4b14      	ldr	r3, [pc, #80]	@ (8000410 <InterruptSetup+0x58>)
 80003be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80003c0:	4a13      	ldr	r2, [pc, #76]	@ (8000410 <InterruptSetup+0x58>)
 80003c2:	f043 0301 	orr.w	r3, r3, #1
 80003c6:	6613      	str	r3, [r2, #96]	@ 0x60
    SYSCFG->EXTICR[0] &= ~SYSCFG_EXTICR1_EXTI0; // Clear EXTI0 bit in config reg
 80003c8:	4b12      	ldr	r3, [pc, #72]	@ (8000414 <InterruptSetup+0x5c>)
 80003ca:	689b      	ldr	r3, [r3, #8]
 80003cc:	4a11      	ldr	r2, [pc, #68]	@ (8000414 <InterruptSetup+0x5c>)
 80003ce:	f023 0307 	bic.w	r3, r3, #7
 80003d2:	6093      	str	r3, [r2, #8]
    SYSCFG->EXTICR[0] |= SYSCFG_EXTICR1_EXTI0_PB; // PB0 configuration in EXTI0
 80003d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000414 <InterruptSetup+0x5c>)
 80003d6:	689b      	ldr	r3, [r3, #8]
 80003d8:	4a0e      	ldr	r2, [pc, #56]	@ (8000414 <InterruptSetup+0x5c>)
 80003da:	f043 0301 	orr.w	r3, r3, #1
 80003de:	6093      	str	r3, [r2, #8]
    EXTI->FTSR1 |= 0x0001;                    // Falling edge trigger enabled
 80003e0:	4b0d      	ldr	r3, [pc, #52]	@ (8000418 <InterruptSetup+0x60>)
 80003e2:	68db      	ldr	r3, [r3, #12]
 80003e4:	4a0c      	ldr	r2, [pc, #48]	@ (8000418 <InterruptSetup+0x60>)
 80003e6:	f043 0301 	orr.w	r3, r3, #1
 80003ea:	60d3      	str	r3, [r2, #12]
    EXTI->IMR1 |= 0x0001;                     // Enable (unmask) EXTI0
 80003ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000418 <InterruptSetup+0x60>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	4a09      	ldr	r2, [pc, #36]	@ (8000418 <InterruptSetup+0x60>)
 80003f2:	f043 0301 	orr.w	r3, r3, #1
 80003f6:	6013      	str	r3, [r2, #0]
    EXTI->PR1 = EXTI_PR1_PIF0;                // Clear pending flag
 80003f8:	4b07      	ldr	r3, [pc, #28]	@ (8000418 <InterruptSetup+0x60>)
 80003fa:	2201      	movs	r2, #1
 80003fc:	615a      	str	r2, [r3, #20]
    NVIC_ClearPendingIRQ(EXTI0_IRQn);         // Clear NVIC pending bit
 80003fe:	2006      	movs	r0, #6
 8000400:	f7ff ff02 	bl	8000208 <__NVIC_ClearPendingIRQ>
    NVIC_EnableIRQ(EXTI0_IRQn);               // Enable IRQ
 8000404:	2006      	movs	r0, #6
 8000406:	f7ff fee1 	bl	80001cc <__NVIC_EnableIRQ>
}
 800040a:	bf00      	nop
 800040c:	bd80      	pop	{r7, pc}
 800040e:	bf00      	nop
 8000410:	40021000 	.word	0x40021000
 8000414:	40010000 	.word	0x40010000
 8000418:	40010400 	.word	0x40010400

0800041c <TimerSetup>:

void TimerSetup() {
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0
    RCC->APB1ENR1 |= RCC_APB1ENR1_TIM2EN;   // Enable Timer 2 clock
 8000420:	4b19      	ldr	r3, [pc, #100]	@ (8000488 <TimerSetup+0x6c>)
 8000422:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000424:	4a18      	ldr	r2, [pc, #96]	@ (8000488 <TimerSetup+0x6c>)
 8000426:	f043 0301 	orr.w	r3, r3, #1
 800042a:	6593      	str	r3, [r2, #88]	@ 0x58
    TIM2->PSC = 0;
 800042c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000430:	2200      	movs	r2, #0
 8000432:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM2->ARR = 3999;
 8000434:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000438:	f640 729f 	movw	r2, #3999	@ 0xf9f
 800043c:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM2->CCR1 = 0;  // Initial duty cycle 0%
 800043e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000442:	2200      	movs	r2, #0
 8000444:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM2->CCMR1 |= TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2; // PWM mode 1
 8000446:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800044a:	699b      	ldr	r3, [r3, #24]
 800044c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000450:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000454:	6193      	str	r3, [r2, #24]
    TIM2->CCER |= TIM_CCER_CC1E; // Enable output
 8000456:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800045a:	6a1b      	ldr	r3, [r3, #32]
 800045c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000460:	f043 0301 	orr.w	r3, r3, #1
 8000464:	6213      	str	r3, [r2, #32]
    TIM2->CR1 |= TIM_CR1_CEN; // Enable timer
 8000466:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000470:	f043 0301 	orr.w	r3, r3, #1
 8000474:	6013      	str	r3, [r2, #0]
    NVIC_SetPriority(TIM2_IRQn, 1);         // Set priority (optional, lower is higher priority)
 8000476:	2101      	movs	r1, #1
 8000478:	201c      	movs	r0, #28
 800047a:	f7ff fee3 	bl	8000244 <__NVIC_SetPriority>
    NVIC_EnableIRQ(TIM2_IRQn);               // Enable Timer 2 interrupt
 800047e:	201c      	movs	r0, #28
 8000480:	f7ff fea4 	bl	80001cc <__NVIC_EnableIRQ>
}
 8000484:	bf00      	nop
 8000486:	bd80      	pop	{r7, pc}
 8000488:	40021000 	.word	0x40021000

0800048c <PWM_Setup>:

void PWM_Setup() {
 800048c:	b480      	push	{r7}
 800048e:	af00      	add	r7, sp, #0
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN; // Enable GPIOA clock
 8000490:	4b15      	ldr	r3, [pc, #84]	@ (80004e8 <PWM_Setup+0x5c>)
 8000492:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000494:	4a14      	ldr	r2, [pc, #80]	@ (80004e8 <PWM_Setup+0x5c>)
 8000496:	f043 0301 	orr.w	r3, r3, #1
 800049a:	64d3      	str	r3, [r2, #76]	@ 0x4c

    GPIOA->MODER &= ~(0x3);
 800049c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80004a6:	f023 0303 	bic.w	r3, r3, #3
 80004aa:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= 0x2; // Set PA0 to alternate function mode
 80004ac:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80004b6:	f043 0302 	orr.w	r3, r3, #2
 80004ba:	6013      	str	r3, [r2, #0]

    GPIOA->AFR[0] &= ~(0xF);
 80004bc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80004c0:	6a1b      	ldr	r3, [r3, #32]
 80004c2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80004c6:	f023 030f 	bic.w	r3, r3, #15
 80004ca:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |= 0x1; // AF1 for TIM2_CH1
 80004cc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80004d0:	6a1b      	ldr	r3, [r3, #32]
 80004d2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80004d6:	f043 0301 	orr.w	r3, r3, #1
 80004da:	6213      	str	r3, [r2, #32]

}
 80004dc:	bf00      	nop
 80004de:	46bd      	mov	sp, r7
 80004e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e4:	4770      	bx	lr
 80004e6:	bf00      	nop
 80004e8:	40021000 	.word	0x40021000

080004ec <Debounce>:

void Debounce() {
 80004ec:	b480      	push	{r7}
 80004ee:	b083      	sub	sp, #12
 80004f0:	af00      	add	r7, sp, #0
    for (volatile int i = 0; i < 20000; i++); // Simple delay for debouncing
 80004f2:	2300      	movs	r3, #0
 80004f4:	607b      	str	r3, [r7, #4]
 80004f6:	e002      	b.n	80004fe <Debounce+0x12>
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	3301      	adds	r3, #1
 80004fc:	607b      	str	r3, [r7, #4]
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000504:	4293      	cmp	r3, r2
 8000506:	ddf7      	ble.n	80004f8 <Debounce+0xc>
}
 8000508:	bf00      	nop
 800050a:	bf00      	nop
 800050c:	370c      	adds	r7, #12
 800050e:	46bd      	mov	sp, r7
 8000510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000514:	4770      	bx	lr

08000516 <setPWM>:

void setPWM(unsigned int duty) {
 8000516:	b480      	push	{r7}
 8000518:	b083      	sub	sp, #12
 800051a:	af00      	add	r7, sp, #0
 800051c:	6078      	str	r0, [r7, #4]
    if (duty > 100) duty = 100;
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	2b64      	cmp	r3, #100	@ 0x64
 8000522:	d901      	bls.n	8000528 <setPWM+0x12>
 8000524:	2364      	movs	r3, #100	@ 0x64
 8000526:	607b      	str	r3, [r7, #4]
    TIM2->CCR1 = (duty * 40);  // Set duty cycle
 8000528:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800052c:	687a      	ldr	r2, [r7, #4]
 800052e:	4613      	mov	r3, r2
 8000530:	009b      	lsls	r3, r3, #2
 8000532:	4413      	add	r3, r2
 8000534:	00db      	lsls	r3, r3, #3
 8000536:	634b      	str	r3, [r1, #52]	@ 0x34
}
 8000538:	bf00      	nop
 800053a:	370c      	adds	r7, #12
 800053c:	46bd      	mov	sp, r7
 800053e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000542:	4770      	bx	lr

08000544 <display>:

void display() {
 8000544:	b480      	push	{r7}
 8000546:	af00      	add	r7, sp, #0
    GPIOB->ODR &= 0xFF87;             // Clear previous value on PB[6:3]
 8000548:	4b0b      	ldr	r3, [pc, #44]	@ (8000578 <display+0x34>)
 800054a:	695a      	ldr	r2, [r3, #20]
 800054c:	490a      	ldr	r1, [pc, #40]	@ (8000578 <display+0x34>)
 800054e:	f64f 7387 	movw	r3, #65415	@ 0xff87
 8000552:	4013      	ands	r3, r2
 8000554:	614b      	str	r3, [r1, #20]
    GPIOB->ODR |= ((DutyCycle/10) << 3);// Display new value
 8000556:	4b08      	ldr	r3, [pc, #32]	@ (8000578 <display+0x34>)
 8000558:	695a      	ldr	r2, [r3, #20]
 800055a:	4b08      	ldr	r3, [pc, #32]	@ (800057c <display+0x38>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	4908      	ldr	r1, [pc, #32]	@ (8000580 <display+0x3c>)
 8000560:	fba1 1303 	umull	r1, r3, r1, r3
 8000564:	08db      	lsrs	r3, r3, #3
 8000566:	00db      	lsls	r3, r3, #3
 8000568:	4903      	ldr	r1, [pc, #12]	@ (8000578 <display+0x34>)
 800056a:	4313      	orrs	r3, r2
 800056c:	614b      	str	r3, [r1, #20]
}
 800056e:	bf00      	nop
 8000570:	46bd      	mov	sp, r7
 8000572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000576:	4770      	bx	lr
 8000578:	48000400 	.word	0x48000400
 800057c:	20000060 	.word	0x20000060
 8000580:	cccccccd 	.word	0xcccccccd

08000584 <handle_button>:

void handle_button() {
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
	if (ButtonValue <= 10) {
 8000588:	4b0a      	ldr	r3, [pc, #40]	@ (80005b4 <handle_button+0x30>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	2b0a      	cmp	r3, #10
 800058e:	d80f      	bhi.n	80005b0 <handle_button+0x2c>
	        DutyCycle = ButtonValue * 10;
 8000590:	4b08      	ldr	r3, [pc, #32]	@ (80005b4 <handle_button+0x30>)
 8000592:	681a      	ldr	r2, [r3, #0]
 8000594:	4613      	mov	r3, r2
 8000596:	009b      	lsls	r3, r3, #2
 8000598:	4413      	add	r3, r2
 800059a:	005b      	lsls	r3, r3, #1
 800059c:	461a      	mov	r2, r3
 800059e:	4b06      	ldr	r3, [pc, #24]	@ (80005b8 <handle_button+0x34>)
 80005a0:	601a      	str	r2, [r3, #0]
	        setPWM(DutyCycle);
 80005a2:	4b05      	ldr	r3, [pc, #20]	@ (80005b8 <handle_button+0x34>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	4618      	mov	r0, r3
 80005a8:	f7ff ffb5 	bl	8000516 <setPWM>
	        display();
 80005ac:	f7ff ffca 	bl	8000544 <display>
    }
}
 80005b0:	bf00      	nop
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	20000064 	.word	0x20000064
 80005b8:	20000060 	.word	0x20000060

080005bc <keypad>:

void keypad() {
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
    // Initialize variables
    ButtonValue = 0;
 80005c2:	4b67      	ldr	r3, [pc, #412]	@ (8000760 <keypad+0x1a4>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
    Row_Number = 0;
 80005c8:	4b66      	ldr	r3, [pc, #408]	@ (8000764 <keypad+0x1a8>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	601a      	str	r2, [r3, #0]
    Column_Number = 0;
 80005ce:	4b66      	ldr	r3, [pc, #408]	@ (8000768 <keypad+0x1ac>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	601a      	str	r2, [r3, #0]

    // Clear display pins
    GPIOB->ODR &= 0xFF87;                     // Mask PB[6:3] to 0
 80005d4:	4b65      	ldr	r3, [pc, #404]	@ (800076c <keypad+0x1b0>)
 80005d6:	695a      	ldr	r2, [r3, #20]
 80005d8:	4964      	ldr	r1, [pc, #400]	@ (800076c <keypad+0x1b0>)
 80005da:	f64f 7387 	movw	r3, #65415	@ 0xff87
 80005de:	4013      	ands	r3, r2
 80005e0:	614b      	str	r3, [r1, #20]

    // First phase: set columns as outputs (low) and read rows
    PinSetup1();
 80005e2:	f7ff fe79 	bl	80002d8 <PinSetup1>
    GPIOA->ODR &= (0xF0FF);                   // Set all columns low (PA[11:8] = 0)
 80005e6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80005ea:	695a      	ldr	r2, [r3, #20]
 80005ec:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 80005f0:	f24f 03ff 	movw	r3, #61695	@ 0xf0ff
 80005f4:	4013      	ands	r3, r2
 80005f6:	614b      	str	r3, [r1, #20]

    // Small delay for signals to stabilize
    for(k=0; k<100; k++) { n = k; }
 80005f8:	4b5d      	ldr	r3, [pc, #372]	@ (8000770 <keypad+0x1b4>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	601a      	str	r2, [r3, #0]
 80005fe:	e008      	b.n	8000612 <keypad+0x56>
 8000600:	4b5b      	ldr	r3, [pc, #364]	@ (8000770 <keypad+0x1b4>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a5b      	ldr	r2, [pc, #364]	@ (8000774 <keypad+0x1b8>)
 8000606:	6013      	str	r3, [r2, #0]
 8000608:	4b59      	ldr	r3, [pc, #356]	@ (8000770 <keypad+0x1b4>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	3301      	adds	r3, #1
 800060e:	4a58      	ldr	r2, [pc, #352]	@ (8000770 <keypad+0x1b4>)
 8000610:	6013      	str	r3, [r2, #0]
 8000612:	4b57      	ldr	r3, [pc, #348]	@ (8000770 <keypad+0x1b4>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	2b63      	cmp	r3, #99	@ 0x63
 8000618:	d9f2      	bls.n	8000600 <keypad+0x44>

    // Read rows and find which one is pressed
    Row = (~GPIOA->IDR & 0x003C);             // Get row inputs, active low (PA[5:2])
 800061a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800061e:	691b      	ldr	r3, [r3, #16]
 8000620:	43db      	mvns	r3, r3
 8000622:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8000626:	4a54      	ldr	r2, [pc, #336]	@ (8000778 <keypad+0x1bc>)
 8000628:	6013      	str	r3, [r2, #0]
    Row = Row >> 2;                           // Shift right by 2 to normalize
 800062a:	4b53      	ldr	r3, [pc, #332]	@ (8000778 <keypad+0x1bc>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	089b      	lsrs	r3, r3, #2
 8000630:	4a51      	ldr	r2, [pc, #324]	@ (8000778 <keypad+0x1bc>)
 8000632:	6013      	str	r3, [r2, #0]

    // If no row detected, return early
    if (Row == 0) {
 8000634:	4b50      	ldr	r3, [pc, #320]	@ (8000778 <keypad+0x1bc>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	2b00      	cmp	r3, #0
 800063a:	f000 8086 	beq.w	800074a <keypad+0x18e>
        return;
    }

    // Find which row is pressed
    Row_Number = 0;
 800063e:	4b49      	ldr	r3, [pc, #292]	@ (8000764 <keypad+0x1a8>)
 8000640:	2200      	movs	r2, #0
 8000642:	601a      	str	r2, [r3, #0]
    unsigned int temp_row = Row;
 8000644:	4b4c      	ldr	r3, [pc, #304]	@ (8000778 <keypad+0x1bc>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	607b      	str	r3, [r7, #4]
    while (temp_row) {
 800064a:	e00c      	b.n	8000666 <keypad+0xaa>
        if (temp_row & 0x01) {
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	f003 0301 	and.w	r3, r3, #1
 8000652:	2b00      	cmp	r3, #0
 8000654:	d10b      	bne.n	800066e <keypad+0xb2>
            break;  // Found the active row
        }
        temp_row = temp_row >> 1;
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	085b      	lsrs	r3, r3, #1
 800065a:	607b      	str	r3, [r7, #4]
        Row_Number++;
 800065c:	4b41      	ldr	r3, [pc, #260]	@ (8000764 <keypad+0x1a8>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	3301      	adds	r3, #1
 8000662:	4a40      	ldr	r2, [pc, #256]	@ (8000764 <keypad+0x1a8>)
 8000664:	6013      	str	r3, [r2, #0]
    while (temp_row) {
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	2b00      	cmp	r3, #0
 800066a:	d1ef      	bne.n	800064c <keypad+0x90>
 800066c:	e000      	b.n	8000670 <keypad+0xb4>
            break;  // Found the active row
 800066e:	bf00      	nop
    }

    if (Row_Number >= 4) {
 8000670:	4b3c      	ldr	r3, [pc, #240]	@ (8000764 <keypad+0x1a8>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	2b03      	cmp	r3, #3
 8000676:	d86a      	bhi.n	800074e <keypad+0x192>
        return;  // Invalid row, exit
    }

    // Second phase: set rows as outputs and read columns
    PinSetup2();
 8000678:	f7ff fe66 	bl	8000348 <PinSetup2>
    Debounce();
 800067c:	f7ff ff36 	bl	80004ec <Debounce>

    GPIOA->ODR &= (0xFFC3);                   // Set all rows low (PA[5:2] = 0)
 8000680:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000684:	695a      	ldr	r2, [r3, #20]
 8000686:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 800068a:	f64f 73c3 	movw	r3, #65475	@ 0xffc3
 800068e:	4013      	ands	r3, r2
 8000690:	614b      	str	r3, [r1, #20]

    // Small delay for signals to stabilize
    for(k=0; k<100; k++) { n = k; }
 8000692:	4b37      	ldr	r3, [pc, #220]	@ (8000770 <keypad+0x1b4>)
 8000694:	2200      	movs	r2, #0
 8000696:	601a      	str	r2, [r3, #0]
 8000698:	e008      	b.n	80006ac <keypad+0xf0>
 800069a:	4b35      	ldr	r3, [pc, #212]	@ (8000770 <keypad+0x1b4>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	4a35      	ldr	r2, [pc, #212]	@ (8000774 <keypad+0x1b8>)
 80006a0:	6013      	str	r3, [r2, #0]
 80006a2:	4b33      	ldr	r3, [pc, #204]	@ (8000770 <keypad+0x1b4>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	3301      	adds	r3, #1
 80006a8:	4a31      	ldr	r2, [pc, #196]	@ (8000770 <keypad+0x1b4>)
 80006aa:	6013      	str	r3, [r2, #0]
 80006ac:	4b30      	ldr	r3, [pc, #192]	@ (8000770 <keypad+0x1b4>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	2b63      	cmp	r3, #99	@ 0x63
 80006b2:	d9f2      	bls.n	800069a <keypad+0xde>

    // Read columns and find which one is pressed
    Column = (~GPIOA->IDR & 0x0F00);          // Get column inputs, active low (PA[11:8])
 80006b4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80006b8:	691b      	ldr	r3, [r3, #16]
 80006ba:	43db      	mvns	r3, r3
 80006bc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80006c0:	4a2e      	ldr	r2, [pc, #184]	@ (800077c <keypad+0x1c0>)
 80006c2:	6013      	str	r3, [r2, #0]
    Column = Column >> 8;                     // Shift right by 8 to normalize
 80006c4:	4b2d      	ldr	r3, [pc, #180]	@ (800077c <keypad+0x1c0>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	0a1b      	lsrs	r3, r3, #8
 80006ca:	4a2c      	ldr	r2, [pc, #176]	@ (800077c <keypad+0x1c0>)
 80006cc:	6013      	str	r3, [r2, #0]

    // If no column detected, return early
    if (Column == 0) {
 80006ce:	4b2b      	ldr	r3, [pc, #172]	@ (800077c <keypad+0x1c0>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d03d      	beq.n	8000752 <keypad+0x196>
        return;
    }

    // Find which column is pressed
    Column_Number = 0;
 80006d6:	4b24      	ldr	r3, [pc, #144]	@ (8000768 <keypad+0x1ac>)
 80006d8:	2200      	movs	r2, #0
 80006da:	601a      	str	r2, [r3, #0]
    unsigned int temp_col = Column;
 80006dc:	4b27      	ldr	r3, [pc, #156]	@ (800077c <keypad+0x1c0>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	603b      	str	r3, [r7, #0]
    while (temp_col) {
 80006e2:	e00c      	b.n	80006fe <keypad+0x142>
        if (temp_col & 0x01) {
 80006e4:	683b      	ldr	r3, [r7, #0]
 80006e6:	f003 0301 	and.w	r3, r3, #1
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d10b      	bne.n	8000706 <keypad+0x14a>
            break;  // Found the active column
        }
        temp_col = temp_col >> 1;
 80006ee:	683b      	ldr	r3, [r7, #0]
 80006f0:	085b      	lsrs	r3, r3, #1
 80006f2:	603b      	str	r3, [r7, #0]
        Column_Number++;
 80006f4:	4b1c      	ldr	r3, [pc, #112]	@ (8000768 <keypad+0x1ac>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	3301      	adds	r3, #1
 80006fa:	4a1b      	ldr	r2, [pc, #108]	@ (8000768 <keypad+0x1ac>)
 80006fc:	6013      	str	r3, [r2, #0]
    while (temp_col) {
 80006fe:	683b      	ldr	r3, [r7, #0]
 8000700:	2b00      	cmp	r3, #0
 8000702:	d1ef      	bne.n	80006e4 <keypad+0x128>
 8000704:	e000      	b.n	8000708 <keypad+0x14c>
            break;  // Found the active column
 8000706:	bf00      	nop
    }

    if (Column_Number >= 4) {
 8000708:	4b17      	ldr	r3, [pc, #92]	@ (8000768 <keypad+0x1ac>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	2b03      	cmp	r3, #3
 800070e:	d822      	bhi.n	8000756 <keypad+0x19a>
        return;  // Invalid column, exit
    }

    // Get the button value from the lookup table
    ButtonValue = Keypad_Assignment[Row_Number][Column_Number];
 8000710:	4b14      	ldr	r3, [pc, #80]	@ (8000764 <keypad+0x1a8>)
 8000712:	681a      	ldr	r2, [r3, #0]
 8000714:	4b14      	ldr	r3, [pc, #80]	@ (8000768 <keypad+0x1ac>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	4919      	ldr	r1, [pc, #100]	@ (8000780 <keypad+0x1c4>)
 800071a:	0092      	lsls	r2, r2, #2
 800071c:	4413      	add	r3, r2
 800071e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000722:	4a0f      	ldr	r2, [pc, #60]	@ (8000760 <keypad+0x1a4>)
 8000724:	6013      	str	r3, [r2, #0]

    // Display the button value
    GPIOB->ODR &= 0xFF87;                     // Clear display pins
 8000726:	4b11      	ldr	r3, [pc, #68]	@ (800076c <keypad+0x1b0>)
 8000728:	695a      	ldr	r2, [r3, #20]
 800072a:	4910      	ldr	r1, [pc, #64]	@ (800076c <keypad+0x1b0>)
 800072c:	f64f 7387 	movw	r3, #65415	@ 0xff87
 8000730:	4013      	ands	r3, r2
 8000732:	614b      	str	r3, [r1, #20]
    GPIOB->ODR |= (ButtonValue << 3);         // Output ButtonValue on PB[6:3]
 8000734:	4b0d      	ldr	r3, [pc, #52]	@ (800076c <keypad+0x1b0>)
 8000736:	695a      	ldr	r2, [r3, #20]
 8000738:	4b09      	ldr	r3, [pc, #36]	@ (8000760 <keypad+0x1a4>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	00db      	lsls	r3, r3, #3
 800073e:	490b      	ldr	r1, [pc, #44]	@ (800076c <keypad+0x1b0>)
 8000740:	4313      	orrs	r3, r2
 8000742:	614b      	str	r3, [r1, #20]

    handle_button(); // Process button press
 8000744:	f7ff ff1e 	bl	8000584 <handle_button>
 8000748:	e006      	b.n	8000758 <keypad+0x19c>
        return;
 800074a:	bf00      	nop
 800074c:	e004      	b.n	8000758 <keypad+0x19c>
        return;  // Invalid row, exit
 800074e:	bf00      	nop
 8000750:	e002      	b.n	8000758 <keypad+0x19c>
        return;
 8000752:	bf00      	nop
 8000754:	e000      	b.n	8000758 <keypad+0x19c>
        return;  // Invalid column, exit
 8000756:	bf00      	nop
}
 8000758:	3708      	adds	r7, #8
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	20000064 	.word	0x20000064
 8000764:	20000074 	.word	0x20000074
 8000768:	20000070 	.word	0x20000070
 800076c:	48000400 	.word	0x48000400
 8000770:	2000007c 	.word	0x2000007c
 8000774:	20000078 	.word	0x20000078
 8000778:	2000006c 	.word	0x2000006c
 800077c:	20000068 	.word	0x20000068
 8000780:	20000000 	.word	0x20000000

08000784 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler() {
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
    Debounce();                               // Debounce the interrupt
 8000788:	f7ff feb0 	bl	80004ec <Debounce>

    keypad();                                 // This is the keypad logic
 800078c:	f7ff ff16 	bl	80005bc <keypad>

    PinSetup1();                              // Reset pins to default state
 8000790:	f7ff fda2 	bl	80002d8 <PinSetup1>
    Debounce();
 8000794:	f7ff feaa 	bl	80004ec <Debounce>

    // Clear interrupt flags
    NVIC_ClearPendingIRQ(EXTI0_IRQn);         // Clear NVIC pending bit
 8000798:	2006      	movs	r0, #6
 800079a:	f7ff fd35 	bl	8000208 <__NVIC_ClearPendingIRQ>
    EXTI->PR1 |= 0x0001;                      // Clear EXTI0 pending bit
 800079e:	4b04      	ldr	r3, [pc, #16]	@ (80007b0 <EXTI0_IRQHandler+0x2c>)
 80007a0:	695b      	ldr	r3, [r3, #20]
 80007a2:	4a03      	ldr	r2, [pc, #12]	@ (80007b0 <EXTI0_IRQHandler+0x2c>)
 80007a4:	f043 0301 	orr.w	r3, r3, #1
 80007a8:	6153      	str	r3, [r2, #20]
}
 80007aa:	bf00      	nop
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	40010400 	.word	0x40010400

080007b4 <ADC_Setup>:

void ADC_Setup(void) {
 80007b4:	b480      	push	{r7}
 80007b6:	b083      	sub	sp, #12
 80007b8:	af00      	add	r7, sp, #0
    // 1. Enable GPIOA clock (already enabled in Setup()) and configure PA1 in analog mode.
    GPIOA->MODER &= ~(0x3 << (1 * 2));  // Clear mode for PA1
 80007ba:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80007c4:	f023 030c 	bic.w	r3, r3, #12
 80007c8:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (0x3 << (1 * 2));  // Set PA1 to analog mode
 80007ca:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80007d4:	f043 030c 	orr.w	r3, r3, #12
 80007d8:	6013      	str	r3, [r2, #0]

    // 2. Enable ADC clock. (Assuming ADC1 is used.)
    RCC->AHB2ENR |= RCC_AHB2ENR_ADCEN;
 80007da:	4b2e      	ldr	r3, [pc, #184]	@ (8000894 <ADC_Setup+0xe0>)
 80007dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007de:	4a2d      	ldr	r2, [pc, #180]	@ (8000894 <ADC_Setup+0xe0>)
 80007e0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80007e4:	64d3      	str	r3, [r2, #76]	@ 0x4c

    // 3. Select ADC clock source.
    // Here we assume the ADCSEL bits are at position 16 and we set them to 11 (system clock).
    RCC->CCIPR &= ~(0x3UL << 28);
 80007e6:	4b2b      	ldr	r3, [pc, #172]	@ (8000894 <ADC_Setup+0xe0>)
 80007e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007ec:	4a29      	ldr	r2, [pc, #164]	@ (8000894 <ADC_Setup+0xe0>)
 80007ee:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80007f2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    RCC->CCIPR |= (0x3UL << 28);
 80007f6:	4b27      	ldr	r3, [pc, #156]	@ (8000894 <ADC_Setup+0xe0>)
 80007f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007fc:	4a25      	ldr	r2, [pc, #148]	@ (8000894 <ADC_Setup+0xe0>)
 80007fe:	f043 5340 	orr.w	r3, r3, #805306368	@ 0x30000000
 8000802:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    // 4. Exit deep-power-down mode.
    ADC1->CR &= ~ADC_CR_DEEPPWD;
 8000806:	4b24      	ldr	r3, [pc, #144]	@ (8000898 <ADC_Setup+0xe4>)
 8000808:	689b      	ldr	r3, [r3, #8]
 800080a:	4a23      	ldr	r2, [pc, #140]	@ (8000898 <ADC_Setup+0xe4>)
 800080c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8000810:	6093      	str	r3, [r2, #8]

    // 5. Enable the ADC voltage regulator.
    ADC1->CR |= ADC_CR_ADVREGEN;
 8000812:	4b21      	ldr	r3, [pc, #132]	@ (8000898 <ADC_Setup+0xe4>)
 8000814:	689b      	ldr	r3, [r3, #8]
 8000816:	4a20      	ldr	r2, [pc, #128]	@ (8000898 <ADC_Setup+0xe4>)
 8000818:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800081c:	6093      	str	r3, [r2, #8]
    // Wait for regulator startup (~20 Âµs); adjust the loop count as necessary.
    for (volatile int h = 0; h < 1000; h++);
 800081e:	2300      	movs	r3, #0
 8000820:	607b      	str	r3, [r7, #4]
 8000822:	e002      	b.n	800082a <ADC_Setup+0x76>
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	3301      	adds	r3, #1
 8000828:	607b      	str	r3, [r7, #4]
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000830:	dbf8      	blt.n	8000824 <ADC_Setup+0x70>

    // 6. Configure ADC: continuous conversion mode and override mode.
    ADC1->CFGR |= ADC_CFGR_CONT | ADC_CFGR_OVRMOD;
 8000832:	4b19      	ldr	r3, [pc, #100]	@ (8000898 <ADC_Setup+0xe4>)
 8000834:	68db      	ldr	r3, [r3, #12]
 8000836:	4a18      	ldr	r2, [pc, #96]	@ (8000898 <ADC_Setup+0xe4>)
 8000838:	f443 5340 	orr.w	r3, r3, #12288	@ 0x3000
 800083c:	60d3      	str	r3, [r2, #12]

    // 7. Configure regular sequence: single conversion, channel 6 (for PA1, ADC1_IN6).
    ADC1->SQR1 &= ~ADC_SQR1_L;   // Set sequence length to 1 conversion (L = 0)
 800083e:	4b16      	ldr	r3, [pc, #88]	@ (8000898 <ADC_Setup+0xe4>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000842:	4a15      	ldr	r2, [pc, #84]	@ (8000898 <ADC_Setup+0xe4>)
 8000844:	f023 030f 	bic.w	r3, r3, #15
 8000848:	6313      	str	r3, [r2, #48]	@ 0x30
    ADC1->SQR1 &= ~ADC_SQR1_SQ1;  // Clear first conversion selection
 800084a:	4b13      	ldr	r3, [pc, #76]	@ (8000898 <ADC_Setup+0xe4>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084e:	4a12      	ldr	r2, [pc, #72]	@ (8000898 <ADC_Setup+0xe4>)
 8000850:	f423 63f8 	bic.w	r3, r3, #1984	@ 0x7c0
 8000854:	6313      	str	r3, [r2, #48]	@ 0x30
    ADC1->SQR1 |= (6 << ADC_SQR1_SQ1_Pos);  // Set channel 6 as first conversion
 8000856:	4b10      	ldr	r3, [pc, #64]	@ (8000898 <ADC_Setup+0xe4>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085a:	4a0f      	ldr	r2, [pc, #60]	@ (8000898 <ADC_Setup+0xe4>)
 800085c:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8000860:	6313      	str	r3, [r2, #48]	@ 0x30

    // 8. Enable the ADC.
    ADC1->CR |= ADC_CR_ADEN;
 8000862:	4b0d      	ldr	r3, [pc, #52]	@ (8000898 <ADC_Setup+0xe4>)
 8000864:	689b      	ldr	r3, [r3, #8]
 8000866:	4a0c      	ldr	r2, [pc, #48]	@ (8000898 <ADC_Setup+0xe4>)
 8000868:	f043 0301 	orr.w	r3, r3, #1
 800086c:	6093      	str	r3, [r2, #8]
    // Wait until ADC is ready.
    while (!(ADC1->ISR & ADC_ISR_ADRDY));
 800086e:	bf00      	nop
 8000870:	4b09      	ldr	r3, [pc, #36]	@ (8000898 <ADC_Setup+0xe4>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	f003 0301 	and.w	r3, r3, #1
 8000878:	2b00      	cmp	r3, #0
 800087a:	d0f9      	beq.n	8000870 <ADC_Setup+0xbc>

    // 9. Start ADC conversion.
    ADC1->CR |= ADC_CR_ADSTART;
 800087c:	4b06      	ldr	r3, [pc, #24]	@ (8000898 <ADC_Setup+0xe4>)
 800087e:	689b      	ldr	r3, [r3, #8]
 8000880:	4a05      	ldr	r2, [pc, #20]	@ (8000898 <ADC_Setup+0xe4>)
 8000882:	f043 0304 	orr.w	r3, r3, #4
 8000886:	6093      	str	r3, [r2, #8]
}
 8000888:	bf00      	nop
 800088a:	370c      	adds	r7, #12
 800088c:	46bd      	mov	sp, r7
 800088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000892:	4770      	bx	lr
 8000894:	40021000 	.word	0x40021000
 8000898:	50040000 	.word	0x50040000

0800089c <ADC_Read>:

unsigned int ADC_Read(void) {
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
    // Return the latest ADC conversion result.
    // Reading ADC1->DR clears the end-of-conversion flag.
    return ADC1->DR;
 80008a0:	4b03      	ldr	r3, [pc, #12]	@ (80008b0 <ADC_Read+0x14>)
 80008a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80008a4:	4618      	mov	r0, r3
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop
 80008b0:	50040000 	.word	0x50040000

080008b4 <main>:

int main(void) {
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
    Setup();
 80008b8:	f7ff fcee 	bl	8000298 <Setup>
    PinSetup1();
 80008bc:	f7ff fd0c 	bl	80002d8 <PinSetup1>
    InterruptSetup();
 80008c0:	f7ff fd7a 	bl	80003b8 <InterruptSetup>
    PWM_Setup();
 80008c4:	f7ff fde2 	bl	800048c <PWM_Setup>
    TimerSetup();
 80008c8:	f7ff fda8 	bl	800041c <TimerSetup>
    ADC_Setup();
 80008cc:	f7ff ff72 	bl	80007b4 <ADC_Setup>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80008d0:	b662      	cpsie	i
}
 80008d2:	bf00      	nop
    __enable_irq();
    while (1){
    	ADC_Value = ADC_Read();
 80008d4:	f7ff ffe2 	bl	800089c <ADC_Read>
 80008d8:	4603      	mov	r3, r0
 80008da:	4a01      	ldr	r2, [pc, #4]	@ (80008e0 <main+0x2c>)
 80008dc:	6013      	str	r3, [r2, #0]
 80008de:	e7f9      	b.n	80008d4 <main+0x20>
 80008e0:	20000080 	.word	0x20000080

080008e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008e8:	bf00      	nop
 80008ea:	e7fd      	b.n	80008e8 <NMI_Handler+0x4>

080008ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008f0:	bf00      	nop
 80008f2:	e7fd      	b.n	80008f0 <HardFault_Handler+0x4>

080008f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008f8:	bf00      	nop
 80008fa:	e7fd      	b.n	80008f8 <MemManage_Handler+0x4>

080008fc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000900:	bf00      	nop
 8000902:	e7fd      	b.n	8000900 <BusFault_Handler+0x4>

08000904 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000908:	bf00      	nop
 800090a:	e7fd      	b.n	8000908 <UsageFault_Handler+0x4>

0800090c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000910:	bf00      	nop
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr

0800091a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800091a:	b480      	push	{r7}
 800091c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800091e:	bf00      	nop
 8000920:	46bd      	mov	sp, r7
 8000922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000926:	4770      	bx	lr

08000928 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800092c:	bf00      	nop
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr

08000936 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000936:	b580      	push	{r7, lr}
 8000938:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800093a:	f000 f83f 	bl	80009bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800093e:	bf00      	nop
 8000940:	bd80      	pop	{r7, pc}
	...

08000944 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000948:	4b06      	ldr	r3, [pc, #24]	@ (8000964 <SystemInit+0x20>)
 800094a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800094e:	4a05      	ldr	r2, [pc, #20]	@ (8000964 <SystemInit+0x20>)
 8000950:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000954:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000958:	bf00      	nop
 800095a:	46bd      	mov	sp, r7
 800095c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000960:	4770      	bx	lr
 8000962:	bf00      	nop
 8000964:	e000ed00 	.word	0xe000ed00

08000968 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000968:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80009a0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800096c:	f7ff ffea 	bl	8000944 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000970:	480c      	ldr	r0, [pc, #48]	@ (80009a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000972:	490d      	ldr	r1, [pc, #52]	@ (80009a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000974:	4a0d      	ldr	r2, [pc, #52]	@ (80009ac <LoopForever+0xe>)
  movs r3, #0
 8000976:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000978:	e002      	b.n	8000980 <LoopCopyDataInit>

0800097a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800097a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800097c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800097e:	3304      	adds	r3, #4

08000980 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000980:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000982:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000984:	d3f9      	bcc.n	800097a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000986:	4a0a      	ldr	r2, [pc, #40]	@ (80009b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000988:	4c0a      	ldr	r4, [pc, #40]	@ (80009b4 <LoopForever+0x16>)
  movs r3, #0
 800098a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800098c:	e001      	b.n	8000992 <LoopFillZerobss>

0800098e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800098e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000990:	3204      	adds	r2, #4

08000992 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000992:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000994:	d3fb      	bcc.n	800098e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000996:	f000 f825 	bl	80009e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800099a:	f7ff ff8b 	bl	80008b4 <main>

0800099e <LoopForever>:

LoopForever:
    b LoopForever
 800099e:	e7fe      	b.n	800099e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80009a0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80009a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009a8:	20000044 	.word	0x20000044
  ldr r2, =_sidata
 80009ac:	08000a4c 	.word	0x08000a4c
  ldr r2, =_sbss
 80009b0:	20000044 	.word	0x20000044
  ldr r4, =_ebss
 80009b4:	20000088 	.word	0x20000088

080009b8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80009b8:	e7fe      	b.n	80009b8 <ADC1_IRQHandler>
	...

080009bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80009c0:	4b06      	ldr	r3, [pc, #24]	@ (80009dc <HAL_IncTick+0x20>)
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	461a      	mov	r2, r3
 80009c6:	4b06      	ldr	r3, [pc, #24]	@ (80009e0 <HAL_IncTick+0x24>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	4413      	add	r3, r2
 80009cc:	4a04      	ldr	r2, [pc, #16]	@ (80009e0 <HAL_IncTick+0x24>)
 80009ce:	6013      	str	r3, [r2, #0]
}
 80009d0:	bf00      	nop
 80009d2:	46bd      	mov	sp, r7
 80009d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	20000040 	.word	0x20000040
 80009e0:	20000084 	.word	0x20000084

080009e4 <__libc_init_array>:
 80009e4:	b570      	push	{r4, r5, r6, lr}
 80009e6:	4d0d      	ldr	r5, [pc, #52]	@ (8000a1c <__libc_init_array+0x38>)
 80009e8:	4c0d      	ldr	r4, [pc, #52]	@ (8000a20 <__libc_init_array+0x3c>)
 80009ea:	1b64      	subs	r4, r4, r5
 80009ec:	10a4      	asrs	r4, r4, #2
 80009ee:	2600      	movs	r6, #0
 80009f0:	42a6      	cmp	r6, r4
 80009f2:	d109      	bne.n	8000a08 <__libc_init_array+0x24>
 80009f4:	4d0b      	ldr	r5, [pc, #44]	@ (8000a24 <__libc_init_array+0x40>)
 80009f6:	4c0c      	ldr	r4, [pc, #48]	@ (8000a28 <__libc_init_array+0x44>)
 80009f8:	f000 f818 	bl	8000a2c <_init>
 80009fc:	1b64      	subs	r4, r4, r5
 80009fe:	10a4      	asrs	r4, r4, #2
 8000a00:	2600      	movs	r6, #0
 8000a02:	42a6      	cmp	r6, r4
 8000a04:	d105      	bne.n	8000a12 <__libc_init_array+0x2e>
 8000a06:	bd70      	pop	{r4, r5, r6, pc}
 8000a08:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a0c:	4798      	blx	r3
 8000a0e:	3601      	adds	r6, #1
 8000a10:	e7ee      	b.n	80009f0 <__libc_init_array+0xc>
 8000a12:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a16:	4798      	blx	r3
 8000a18:	3601      	adds	r6, #1
 8000a1a:	e7f2      	b.n	8000a02 <__libc_init_array+0x1e>
 8000a1c:	08000a44 	.word	0x08000a44
 8000a20:	08000a44 	.word	0x08000a44
 8000a24:	08000a44 	.word	0x08000a44
 8000a28:	08000a48 	.word	0x08000a48

08000a2c <_init>:
 8000a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a2e:	bf00      	nop
 8000a30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a32:	bc08      	pop	{r3}
 8000a34:	469e      	mov	lr, r3
 8000a36:	4770      	bx	lr

08000a38 <_fini>:
 8000a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a3a:	bf00      	nop
 8000a3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a3e:	bc08      	pop	{r3}
 8000a40:	469e      	mov	lr, r3
 8000a42:	4770      	bx	lr
