{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659053675533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659053675533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 28 21:14:35 2022 " "Processing started: Thu Jul 28 21:14:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659053675533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053675533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off central -c central " "Command: quartus_map --read_settings_files=on --write_settings_files=off central -c central" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053675533 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659053675821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659053675821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slave-behavioral " "Found design unit 1: slave-behavioral" {  } { { "slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053684637 ""} { "Info" "ISGN_ENTITY_NAME" "1 slave " "Found entity 1: slave" {  } { { "slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053684637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053684637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sete_segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sete_segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SETE_SEGMENTOS-Behavioral " "Found design unit 1: SETE_SEGMENTOS-Behavioral" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053684649 ""} { "Info" "ISGN_ENTITY_NAME" "1 SETE_SEGMENTOS " "Found entity 1: SETE_SEGMENTOS" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053684649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053684649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ser2par.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ser2par.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SER2PAR-Behavioral " "Found design unit 1: SER2PAR-Behavioral" {  } { { "SER2PAR.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SER2PAR.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053684652 ""} { "Info" "ISGN_ENTITY_NAME" "1 SER2PAR " "Found entity 1: SER2PAR" {  } { { "SER2PAR.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SER2PAR.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053684652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053684652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pa2se.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pa2se.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pa2Se-behavioral " "Found design unit 1: Pa2Se-behavioral" {  } { { "Pa2Se.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/Pa2Se.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053684653 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pa2Se " "Found entity 1: Pa2Se" {  } { { "Pa2Se.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/Pa2Se.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053684653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053684653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master-behavioral " "Found design unit 1: master-behavioral" {  } { { "MASTER.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/MASTER.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053684655 ""} { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "MASTER.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/MASTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053684655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053684655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DETECTOR-Behavioral " "Found design unit 1: DETECTOR-Behavioral" {  } { { "detector.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/detector.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053684656 ""} { "Info" "ISGN_ENTITY_NAME" "1 DETECTOR " "Found entity 1: DETECTOR" {  } { { "detector.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/detector.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053684656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053684656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER-Behavioral " "Found design unit 1: COUNTER-Behavioral" {  } { { "counter.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/counter.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053684658 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "counter.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/counter.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053684658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053684658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/PLL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053684660 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053684660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053684660 ""}
{ "Warning" "WSGN_SEARCH_FILE" "central.vhd 2 1 " "Using design file central.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 central-behavioral " "Found design unit 1: central-behavioral" {  } { { "central.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/central.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053684713 ""} { "Info" "ISGN_ENTITY_NAME" "1 central " "Found entity 1: central" {  } { { "central.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/central.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053684713 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1659053684713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "central " "Elaborating entity \"central\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659053684714 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_EDGE_DOWN central.vhd(103) " "Verilog HDL or VHDL warning at central.vhd(103): object \"w_EDGE_DOWN\" assigned a value but never read" {  } { { "central.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/central.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659053684718 "|central"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "central.vhd" "PLL_inst" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/central.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659053684724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/PLL.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659053685064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/PLL.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659053685076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659053685086 ""}  } { { "PLL.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/PLL.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659053685086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659053685323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053685323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659053685324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pa2Se Pa2Se:P2S " "Elaborating entity \"Pa2Se\" for hierarchy \"Pa2Se:P2S\"" {  } { { "central.vhd" "P2S" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/central.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659053685369 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_ND Pa2Se.vhd(25) " "Verilog HDL or VHDL warning at Pa2Se.vhd(25): object \"w_ND\" assigned a value but never read" {  } { { "Pa2Se.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/Pa2Se.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659053685374 "|central|Pa2Se:P2S"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER COUNTER:COUNTERA " "Elaborating entity \"COUNTER\" for hierarchy \"COUNTER:COUNTERA\"" {  } { { "central.vhd" "COUNTERA" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/central.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659053685374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DETECTOR DETECTOR:DETECT " "Elaborating entity \"DETECTOR\" for hierarchy \"DETECTOR:DETECT\"" {  } { { "central.vhd" "DETECT" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/central.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659053685377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master master:MASTERA " "Elaborating entity \"master\" for hierarchy \"master:MASTERA\"" {  } { { "central.vhd" "MASTERA" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/central.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659053685380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:slv " "Elaborating entity \"slave\" for hierarchy \"slave:slv\"" {  } { { "central.vhd" "slv" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/central.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659053685382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SER2PAR slave:slv\|SER2PAR:S2P " "Elaborating entity \"SER2PAR\" for hierarchy \"slave:slv\|SER2PAR:S2P\"" {  } { { "slave.vhd" "S2P" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659053685387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SETE_SEGMENTOS slave:slv\|SETE_SEGMENTOS:DISPLAY " "Elaborating entity \"SETE_SEGMENTOS\" for hierarchy \"slave:slv\|SETE_SEGMENTOS:DISPLAY\"" {  } { { "slave.vhd" "DISPLAY" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659053685390 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_ON SETE_SEGMENTOS.vhd(18) " "VHDL Signal Declaration warning at SETE_SEGMENTOS.vhd(18): used explicit default value for signal \"w_ON\" because signal was never assigned a value" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659053685392 "|central|slave:slv|SETE_SEGMENTOS:DISPLAY"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_OFF SETE_SEGMENTOS.vhd(19) " "VHDL Signal Declaration warning at SETE_SEGMENTOS.vhd(19): used explicit default value for signal \"w_OFF\" because signal was never assigned a value" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659053685392 "|central|slave:slv|SETE_SEGMENTOS:DISPLAY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_NUMERO SETE_SEGMENTOS.vhd(35) " "VHDL Process Statement warning at SETE_SEGMENTOS.vhd(35): signal \"i_NUMERO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659053685392 "|central|slave:slv|SETE_SEGMENTOS:DISPLAY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_DISPLAY SETE_SEGMENTOS.vhd(24) " "VHDL Process Statement warning at SETE_SEGMENTOS.vhd(24): inferring latch(es) for signal or variable \"o_DISPLAY\", which holds its previous value in one or more paths through the process" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659053685392 "|central|slave:slv|SETE_SEGMENTOS:DISPLAY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DISPLAY\[0\] SETE_SEGMENTOS.vhd(24) " "Inferred latch for \"o_DISPLAY\[0\]\" at SETE_SEGMENTOS.vhd(24)" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053685392 "|central|slave:slv|SETE_SEGMENTOS:DISPLAY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DISPLAY\[1\] SETE_SEGMENTOS.vhd(24) " "Inferred latch for \"o_DISPLAY\[1\]\" at SETE_SEGMENTOS.vhd(24)" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053685392 "|central|slave:slv|SETE_SEGMENTOS:DISPLAY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DISPLAY\[2\] SETE_SEGMENTOS.vhd(24) " "Inferred latch for \"o_DISPLAY\[2\]\" at SETE_SEGMENTOS.vhd(24)" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053685392 "|central|slave:slv|SETE_SEGMENTOS:DISPLAY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DISPLAY\[3\] SETE_SEGMENTOS.vhd(24) " "Inferred latch for \"o_DISPLAY\[3\]\" at SETE_SEGMENTOS.vhd(24)" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053685392 "|central|slave:slv|SETE_SEGMENTOS:DISPLAY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DISPLAY\[4\] SETE_SEGMENTOS.vhd(24) " "Inferred latch for \"o_DISPLAY\[4\]\" at SETE_SEGMENTOS.vhd(24)" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053685392 "|central|slave:slv|SETE_SEGMENTOS:DISPLAY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DISPLAY\[5\] SETE_SEGMENTOS.vhd(24) " "Inferred latch for \"o_DISPLAY\[5\]\" at SETE_SEGMENTOS.vhd(24)" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053685392 "|central|slave:slv|SETE_SEGMENTOS:DISPLAY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DISPLAY\[6\] SETE_SEGMENTOS.vhd(24) " "Inferred latch for \"o_DISPLAY\[6\]\" at SETE_SEGMENTOS.vhd(24)" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053685392 "|central|slave:slv|SETE_SEGMENTOS:DISPLAY"}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|central\|slave:slv\|w_state " "State machine \"\|central\|slave:slv\|w_state\" will be implemented as a safe state machine." {  } { { "slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd" 26 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1659053685622 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|central\|master:MASTERA\|w_state " "State machine \"\|central\|master:MASTERA\|w_state\" will be implemented as a safe state machine." {  } { { "MASTER.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/MASTER.vhd" 28 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1659053685622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slave:slv\|SETE_SEGMENTOS:DISPLAY\|o_DISPLAY\[0\] " "Latch slave:slv\|SETE_SEGMENTOS:DISPLAY\|o_DISPLAY\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slave:slv\|w_number_to_display\[1\] " "Ports D and ENA on the latch are fed by the same signal slave:slv\|w_number_to_display\[1\]" {  } { { "slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659053685790 ""}  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659053685790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slave:slv\|SETE_SEGMENTOS:DISPLAY\|o_DISPLAY\[1\] " "Latch slave:slv\|SETE_SEGMENTOS:DISPLAY\|o_DISPLAY\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slave:slv\|w_number_to_display\[2\] " "Ports D and ENA on the latch are fed by the same signal slave:slv\|w_number_to_display\[2\]" {  } { { "slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659053685790 ""}  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659053685790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slave:slv\|SETE_SEGMENTOS:DISPLAY\|o_DISPLAY\[2\] " "Latch slave:slv\|SETE_SEGMENTOS:DISPLAY\|o_DISPLAY\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slave:slv\|w_number_to_display\[2\] " "Ports D and ENA on the latch are fed by the same signal slave:slv\|w_number_to_display\[2\]" {  } { { "slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659053685790 ""}  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659053685790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slave:slv\|SETE_SEGMENTOS:DISPLAY\|o_DISPLAY\[3\] " "Latch slave:slv\|SETE_SEGMENTOS:DISPLAY\|o_DISPLAY\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slave:slv\|w_number_to_display\[1\] " "Ports D and ENA on the latch are fed by the same signal slave:slv\|w_number_to_display\[1\]" {  } { { "slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659053685790 ""}  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659053685790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slave:slv\|SETE_SEGMENTOS:DISPLAY\|o_DISPLAY\[4\] " "Latch slave:slv\|SETE_SEGMENTOS:DISPLAY\|o_DISPLAY\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slave:slv\|w_number_to_display\[2\] " "Ports D and ENA on the latch are fed by the same signal slave:slv\|w_number_to_display\[2\]" {  } { { "slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659053685790 ""}  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659053685790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slave:slv\|SETE_SEGMENTOS:DISPLAY\|o_DISPLAY\[5\] " "Latch slave:slv\|SETE_SEGMENTOS:DISPLAY\|o_DISPLAY\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slave:slv\|w_number_to_display\[1\] " "Ports D and ENA on the latch are fed by the same signal slave:slv\|w_number_to_display\[1\]" {  } { { "slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659053685791 ""}  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659053685791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slave:slv\|SETE_SEGMENTOS:DISPLAY\|o_DISPLAY\[6\] " "Latch slave:slv\|SETE_SEGMENTOS:DISPLAY\|o_DISPLAY\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA slave:slv\|w_number_to_display\[1\] " "Ports D and ENA on the latch are fed by the same signal slave:slv\|w_number_to_display\[1\]" {  } { { "slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659053685791 ""}  } { { "SETE_SEGMENTOS.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659053685791 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Pa2Se.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/Pa2Se.vhd" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1659053685792 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1659053685792 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1659053685944 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659053686528 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659053686528 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659053686554 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659053686554 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659053686554 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1659053686554 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659053686554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659053686567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 28 21:14:46 2022 " "Processing ended: Thu Jul 28 21:14:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659053686567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659053686567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659053686567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659053686567 ""}
