TimeQuest Timing Analyzer report for Uni_Projektas
Wed Apr 26 11:36:04 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CORR_BUFFER_UPDATE_CLK'
 13. Slow Model Setup: 'CLK'
 14. Slow Model Hold: 'CLK'
 15. Slow Model Hold: 'CORR_BUFFER_UPDATE_CLK'
 16. Slow Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK'
 17. Slow Model Minimum Pulse Width: 'PLL_CLK0'
 18. Slow Model Minimum Pulse Width: 'PLL_CLK2'
 19. Slow Model Minimum Pulse Width: 'PLL_CLK3'
 20. Slow Model Minimum Pulse Width: 'PLL_CLK5'
 21. Slow Model Minimum Pulse Width: 'PLL_CLK6'
 22. Slow Model Minimum Pulse Width: 'CLK'
 23. Slow Model Minimum Pulse Width: 'ADC_CLK'
 24. Slow Model Minimum Pulse Width: 'ADC_DCLKA'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Output Enable Times
 30. Minimum Output Enable Times
 31. Output Disable Times
 32. Minimum Output Disable Times
 33. Fast Model Setup Summary
 34. Fast Model Hold Summary
 35. Fast Model Recovery Summary
 36. Fast Model Removal Summary
 37. Fast Model Minimum Pulse Width Summary
 38. Fast Model Setup: 'CORR_BUFFER_UPDATE_CLK'
 39. Fast Model Setup: 'CLK'
 40. Fast Model Hold: 'CLK'
 41. Fast Model Hold: 'CORR_BUFFER_UPDATE_CLK'
 42. Fast Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK'
 43. Fast Model Minimum Pulse Width: 'PLL_CLK0'
 44. Fast Model Minimum Pulse Width: 'PLL_CLK2'
 45. Fast Model Minimum Pulse Width: 'PLL_CLK3'
 46. Fast Model Minimum Pulse Width: 'PLL_CLK5'
 47. Fast Model Minimum Pulse Width: 'PLL_CLK6'
 48. Fast Model Minimum Pulse Width: 'CLK'
 49. Fast Model Minimum Pulse Width: 'ADC_CLK'
 50. Fast Model Minimum Pulse Width: 'ADC_DCLKA'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Output Enable Times
 56. Minimum Output Enable Times
 57. Output Disable Times
 58. Minimum Output Disable Times
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Setup Transfers
 65. Hold Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Wed Apr 26 11:36:04 2023 ;
+-------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+------------------------+------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------+
; Clock Name             ; Type ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                             ;
+------------------------+------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------+
; ADC_CLK                ; Base ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_CLK }                                         ;
; ADC_DCLKA              ; Base ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_DCLKA }                                       ;
; CLK                    ; Base ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                             ;
; CORR_BUFFER_UPDATE_CLK ; Base ; 6.666  ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update~clkctrl|outclk }   ;
; PLL_CLK0               ; Base ; 6.666  ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update|clk }              ;
; PLL_CLK1               ; Base ; 6.666  ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update|datain }           ;
; PLL_CLK2               ; Base ; 6.666  ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update|regout }           ;
; PLL_CLK3               ; Base ; 6.666  ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] } ;
; PLL_CLK5               ; Base ; 6.666  ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update~feeder|combout }   ;
; PLL_CLK6               ; Base ; 6.666  ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update~feeder|datad }     ;
+------------------------+------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                       ;
+------------+-----------------+------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name             ; Note                                                  ;
+------------+-----------------+------------------------+-------------------------------------------------------+
; 135.65 MHz ; 135.65 MHz      ; CLK                    ;                                                       ;
; 249.13 MHz ; 163.03 MHz      ; CORR_BUFFER_UPDATE_CLK ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------+
; Slow Model Setup Summary                       ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; CORR_BUFFER_UPDATE_CLK ; 1.610 ; 0.000         ;
; CLK                    ; 5.351 ; 0.000         ;
+------------------------+-------+---------------+


+------------------------------------------------+
; Slow Model Hold Summary                        ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; CLK                    ; 0.499 ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK ; 0.748 ; 0.000         ;
+------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------+
; Slow Model Minimum Pulse Width Summary          ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; CORR_BUFFER_UPDATE_CLK ; 0.266  ; 0.000         ;
; PLL_CLK0               ; 2.091  ; 0.000         ;
; PLL_CLK2               ; 3.333  ; 0.000         ;
; PLL_CLK3               ; 3.333  ; 0.000         ;
; PLL_CLK5               ; 3.333  ; 0.000         ;
; PLL_CLK6               ; 3.333  ; 0.000         ;
; CLK                    ; 6.933  ; 0.000         ;
; ADC_CLK                ; 16.000 ; 0.000         ;
; ADC_DCLKA              ; 17.223 ; 0.000         ;
+------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CORR_BUFFER_UPDATE_CLK'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                     ; To Node                                                                                                                                     ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; 1.610 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                          ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -3.589     ; 1.507      ;
; 1.691 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                          ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -3.589     ; 1.426      ;
; 1.753 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[0]                                                                                          ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -3.589     ; 1.364      ;
; 1.753 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[0]                                                                                          ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -3.589     ; 1.364      ;
; 1.755 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[0]                                                                                          ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -3.589     ; 1.362      ;
; 1.760 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                          ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -3.589     ; 1.357      ;
; 1.760 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[0]                                                                                          ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -3.589     ; 1.357      ;
; 1.848 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                          ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -3.589     ; 1.269      ;
; 2.652 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 4.054      ;
; 2.652 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 4.054      ;
; 2.652 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 4.054      ;
; 2.652 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 4.054      ;
; 2.652 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 4.054      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a9  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a9  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.693 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 4.013      ;
; 2.693 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 4.013      ;
; 2.693 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 4.013      ;
; 2.693 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 4.013      ;
; 2.693 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 4.013      ;
; 2.824 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.882      ;
; 2.824 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.882      ;
; 2.824 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.882      ;
; 2.824 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.882      ;
; 2.824 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.882      ;
; 2.861 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.845      ;
; 2.861 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.845      ;
; 2.861 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.845      ;
; 2.861 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.845      ;
; 2.861 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.845      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                           ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.351  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[0]        ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.113      ; 4.802      ;
; 5.351  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[1]        ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.113      ; 4.802      ;
; 5.351  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[2]        ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.113      ; 4.802      ;
; 5.351  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[3]        ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.113      ; 4.802      ;
; 5.351  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[4]        ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.113      ; 4.802      ;
; 5.351  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[5]        ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.113      ; 4.802      ;
; 5.351  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[6]        ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.113      ; 4.802      ;
; 5.351  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[7]        ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.113      ; 4.802      ;
; 5.351  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[8]        ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.113      ; 4.802      ;
; 5.351  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[9]        ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.113      ; 4.802      ;
; 5.764  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]          ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.363      ;
; 5.764  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]          ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.363      ;
; 5.764  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]          ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.363      ;
; 5.764  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]          ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.363      ;
; 5.764  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]          ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.363      ;
; 5.764  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]          ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.363      ;
; 5.764  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]          ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.363      ;
; 5.764  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]          ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.363      ;
; 5.764  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]          ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.363      ;
; 5.764  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]          ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.363      ;
; 5.836  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA           ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.089      ; 4.293      ;
; 5.837  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|read_counter[0]           ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.089      ; 4.292      ;
; 5.937  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|read_counter[1]           ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.089      ; 4.192      ;
; 5.938  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|read_counter[2]           ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.089      ; 4.191      ;
; 5.971  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|last_state                ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.089      ; 4.158      ;
; 12.628 ; Setup_manager:this_setup_manager|config_command_counter[4]                                                                                                                                                          ; Setup_manager:this_setup_manager|ADC_SYNC                        ; CLK          ; CLK         ; 20.000       ; -0.006     ; 7.406      ;
; 12.669 ; Setup_manager:this_setup_manager|config_command_counter[7]                                                                                                                                                          ; Setup_manager:this_setup_manager|ADC_SYNC                        ; CLK          ; CLK         ; 20.000       ; -0.006     ; 7.365      ;
; 12.775 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|ADC_SYNC                        ; CLK          ; CLK         ; 20.000       ; -0.006     ; 7.259      ;
; 12.825 ; Setup_manager:this_setup_manager|config_command_counter[5]                                                                                                                                                          ; Setup_manager:this_setup_manager|ADC_SYNC                        ; CLK          ; CLK         ; 20.000       ; -0.006     ; 7.209      ;
; 12.868 ; Setup_manager:this_setup_manager|config_command_counter[1]                                                                                                                                                          ; Setup_manager:this_setup_manager|ADC_SYNC                        ; CLK          ; CLK         ; 20.000       ; -0.006     ; 7.166      ;
; 12.933 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                         ; Setup_manager:this_setup_manager|ADC_SYNC                        ; CLK          ; CLK         ; 20.000       ; -0.006     ; 7.101      ;
; 12.968 ; Setup_manager:this_setup_manager|config_command_counter[10]                                                                                                                                                         ; Setup_manager:this_setup_manager|ADC_SYNC                        ; CLK          ; CLK         ; 20.000       ; -0.006     ; 7.066      ;
; 13.048 ; Setup_manager:this_setup_manager|config_command_counter[2]                                                                                                                                                          ; Setup_manager:this_setup_manager|ADC_SYNC                        ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.986      ;
; 13.090 ; Setup_manager:this_setup_manager|config_command_counter[9]                                                                                                                                                          ; Setup_manager:this_setup_manager|ADC_SYNC                        ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.944      ;
; 13.249 ; Setup_manager:this_setup_manager|config_command_counter[14]                                                                                                                                                         ; Setup_manager:this_setup_manager|ADC_SYNC                        ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.785      ;
; 13.255 ; Setup_manager:this_setup_manager|config_command_counter[13]                                                                                                                                                         ; Setup_manager:this_setup_manager|ADC_SYNC                        ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.779      ;
; 13.274 ; Setup_manager:this_setup_manager|config_command_counter[6]                                                                                                                                                          ; Setup_manager:this_setup_manager|ADC_SYNC                        ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.760      ;
; 13.318 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|SPI_send_data[10]               ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.716      ;
; 13.331 ; Setup_manager:this_setup_manager|config_command_counter[15]                                                                                                                                                         ; Setup_manager:this_setup_manager|ADC_SYNC                        ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.703      ;
; 13.342 ; Setup_manager:this_setup_manager|config_command_counter[4]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[10]               ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.692      ;
; 13.383 ; Setup_manager:this_setup_manager|config_command_counter[7]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[10]               ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.651      ;
; 13.415 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|SPI_send_data[0]                ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.620      ;
; 13.417 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|SPI_send_data[11]               ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.618      ;
; 13.419 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|SPI_send_data[4]                ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.616      ;
; 13.424 ; Setup_manager:this_setup_manager|config_command_counter[12]                                                                                                                                                         ; Setup_manager:this_setup_manager|ADC_SYNC                        ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.610      ;
; 13.439 ; Setup_manager:this_setup_manager|config_command_counter[4]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[0]                ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.596      ;
; 13.441 ; Setup_manager:this_setup_manager|config_command_counter[4]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[11]               ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.594      ;
; 13.443 ; Setup_manager:this_setup_manager|config_command_counter[4]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[4]                ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.592      ;
; 13.474 ; Setup_manager:this_setup_manager|config_command_counter[8]                                                                                                                                                          ; Setup_manager:this_setup_manager|ADC_SYNC                        ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.560      ;
; 13.480 ; Setup_manager:this_setup_manager|config_command_counter[7]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[0]                ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.555      ;
; 13.482 ; Setup_manager:this_setup_manager|config_command_counter[7]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[11]               ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.553      ;
; 13.484 ; Setup_manager:this_setup_manager|config_command_counter[7]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[4]                ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.551      ;
; 13.530 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5] ; CLK          ; CLK         ; 20.000       ; -0.141     ; 6.369      ;
; 13.530 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5] ; CLK          ; CLK         ; 20.000       ; -0.141     ; 6.369      ;
; 13.530 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5] ; CLK          ; CLK         ; 20.000       ; -0.141     ; 6.369      ;
; 13.530 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5] ; CLK          ; CLK         ; 20.000       ; -0.141     ; 6.369      ;
; 13.539 ; Setup_manager:this_setup_manager|config_command_counter[5]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[10]               ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.495      ;
; 13.582 ; Setup_manager:this_setup_manager|config_command_counter[1]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[10]               ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.452      ;
; 13.633 ; Setup_manager:this_setup_manager|config_command_counter[9]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[10]               ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.401      ;
; 13.636 ; Setup_manager:this_setup_manager|config_command_counter[5]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[0]                ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.399      ;
; 13.638 ; Setup_manager:this_setup_manager|config_command_counter[5]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[11]               ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.397      ;
; 13.640 ; Setup_manager:this_setup_manager|config_command_counter[5]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[4]                ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.395      ;
; 13.647 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                         ; Setup_manager:this_setup_manager|SPI_send_data[10]               ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.387      ;
; 13.679 ; Setup_manager:this_setup_manager|config_command_counter[1]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[0]                ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.356      ;
; 13.681 ; Setup_manager:this_setup_manager|config_command_counter[1]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[11]               ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.354      ;
; 13.682 ; Setup_manager:this_setup_manager|config_command_counter[10]                                                                                                                                                         ; Setup_manager:this_setup_manager|SPI_send_data[10]               ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.352      ;
; 13.683 ; Setup_manager:this_setup_manager|config_command_counter[1]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[4]                ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.352      ;
; 13.730 ; Setup_manager:this_setup_manager|config_command_counter[9]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[0]                ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.305      ;
; 13.732 ; Setup_manager:this_setup_manager|config_command_counter[9]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[11]               ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.303      ;
; 13.734 ; Setup_manager:this_setup_manager|config_command_counter[9]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[4]                ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.301      ;
; 13.740 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|SPI_send_data[15]               ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.294      ;
; 13.744 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                         ; Setup_manager:this_setup_manager|SPI_send_data[0]                ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.291      ;
; 13.746 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                         ; Setup_manager:this_setup_manager|SPI_send_data[11]               ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.289      ;
; 13.748 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                         ; Setup_manager:this_setup_manager|SPI_send_data[4]                ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.287      ;
; 13.762 ; Setup_manager:this_setup_manager|config_command_counter[2]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[10]               ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.272      ;
; 13.764 ; Setup_manager:this_setup_manager|config_command_counter[4]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[15]               ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.270      ;
; 13.779 ; Setup_manager:this_setup_manager|config_command_counter[10]                                                                                                                                                         ; Setup_manager:this_setup_manager|SPI_send_data[0]                ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.256      ;
; 13.781 ; Setup_manager:this_setup_manager|config_command_counter[10]                                                                                                                                                         ; Setup_manager:this_setup_manager|SPI_send_data[11]               ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.254      ;
; 13.783 ; Setup_manager:this_setup_manager|config_command_counter[10]                                                                                                                                                         ; Setup_manager:this_setup_manager|SPI_send_data[4]                ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.252      ;
; 13.805 ; Setup_manager:this_setup_manager|config_command_counter[7]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[15]               ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.229      ;
; 13.817 ; Setup_manager:this_setup_manager|config_command_counter[6]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[10]               ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.217      ;
; 13.859 ; Setup_manager:this_setup_manager|config_command_counter[2]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[0]                ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.176      ;
; 13.861 ; Setup_manager:this_setup_manager|config_command_counter[2]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[11]               ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.174      ;
; 13.863 ; Setup_manager:this_setup_manager|config_command_counter[2]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[4]                ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.172      ;
; 13.914 ; Setup_manager:this_setup_manager|config_command_counter[3]                                                                                                                                                          ; Setup_manager:this_setup_manager|ADC_SYNC                        ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.120      ;
; 13.914 ; Setup_manager:this_setup_manager|config_command_counter[6]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[0]                ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.121      ;
; 13.916 ; Setup_manager:this_setup_manager|config_command_counter[6]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[11]               ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.119      ;
; 13.918 ; Setup_manager:this_setup_manager|config_command_counter[6]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[4]                ; CLK          ; CLK         ; 20.000       ; -0.005     ; 6.117      ;
; 13.961 ; Setup_manager:this_setup_manager|config_command_counter[5]                                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[15]               ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.073      ;
; 13.963 ; Setup_manager:this_setup_manager|config_command_counter[14]                                                                                                                                                         ; Setup_manager:this_setup_manager|SPI_send_data[10]               ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.071      ;
; 13.967 ; Setup_manager:this_setup_manager|config_command_counter[12]                                                                                                                                                         ; Setup_manager:this_setup_manager|SPI_send_data[10]               ; CLK          ; CLK         ; 20.000       ; -0.006     ; 6.067      ;
; 13.968 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[11]      ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.072      ;
; 13.968 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[12]      ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.072      ;
; 13.968 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[13]      ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.072      ;
; 13.968 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[14]      ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.072      ;
; 13.968 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[2]       ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.072      ;
; 13.968 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[7]       ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.072      ;
; 13.968 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[8]       ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.072      ;
; 13.968 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[15]      ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.072      ;
; 13.968 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[6]       ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.072      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                       ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                           ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                        ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                  ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                  ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.735 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.041      ;
; 0.736 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.042      ;
; 0.741 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[9]~reg0                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.047      ;
; 0.743 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.049      ;
; 0.750 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[8]~reg0                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.056      ;
; 0.751 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.057      ;
; 0.752 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[1]~reg0                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.058      ;
; 0.753 ; Read_adc_manager:this_read_adc_manager|address_counter[9]                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[9]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                        ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.756 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; Write_out_mram_manager:this_write_out_mram_manager|MRAM_READ_DATA                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.062      ;
; 0.756 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[0]~reg0                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.062      ;
; 0.759 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.065      ;
; 0.762 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|UART_DATA_IRQ                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.068      ;
; 0.762 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.068      ;
; 0.768 ; Read_adc_manager:this_read_adc_manager|address_counter[1]                                                                                                                                           ; MRAM_Controller:this_mram_controller|MRAM_A[1]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.074      ;
; 0.770 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.076      ;
; 0.770 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.076      ;
; 0.772 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.078      ;
; 0.774 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.080      ;
; 0.780 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.086      ;
; 0.780 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[0] ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.086      ;
; 0.788 ; Read_adc_manager:this_read_adc_manager|last_state                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.094      ;
; 0.788 ; Read_adc_manager:this_read_adc_manager|last_state                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.094      ;
; 0.789 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.095      ;
; 0.791 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.097      ;
; 0.793 ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                              ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.099      ;
; 0.794 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.100      ;
; 0.795 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.101      ;
; 0.796 ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                              ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.102      ;
; 0.801 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.107      ;
; 0.813 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.119      ;
; 0.835 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[3]                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.141      ;
; 0.846 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[10]                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.152      ;
; 0.906 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.212      ;
; 0.913 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.219      ;
; 0.913 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.219      ;
; 0.914 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.220      ;
; 0.915 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.221      ;
; 0.943 ; Read_adc_manager:this_read_adc_manager|address_counter[0]                                                                                                                                           ; MRAM_Controller:this_mram_controller|MRAM_A[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.249      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CORR_BUFFER_UPDATE_CLK'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                       ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.748 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.054      ;
; 0.901 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[11]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[12]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.207      ;
; 0.901 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[38]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[39]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.207      ;
; 0.905 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.211      ;
; 0.908 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[12]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.214      ;
; 0.913 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[37]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[38]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.219      ;
; 0.915 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[11]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[12]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.221      ;
; 0.918 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.224      ;
; 0.919 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.225      ;
; 0.920 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[36]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.226      ;
; 0.920 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.226      ;
; 0.921 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[37]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[38]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.227      ;
; 0.923 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[36]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.229      ;
; 0.956 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.101      ; 1.324      ;
; 0.970 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 1.275      ;
; 0.970 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg7  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.101      ; 1.338      ;
; 0.972 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.101      ; 1.340      ;
; 0.972 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.101      ; 1.340      ;
; 0.979 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.101      ; 1.347      ;
; 0.983 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 1.287      ;
; 1.009 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.088     ; 1.227      ;
; 1.027 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.085     ; 1.248      ;
; 1.027 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[46]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.085     ; 1.248      ;
; 1.052 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 1.356      ;
; 1.052 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[1]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[2]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 1.357      ;
; 1.060 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[1]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[2]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 1.365      ;
; 1.062 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[1]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[2]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 1.367      ;
; 1.063 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[1]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[2]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 1.368      ;
; 1.065 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 1.369      ;
; 1.077 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 1.381      ;
; 1.078 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 1.382      ;
; 1.084 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 1.388      ;
; 1.090 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[13]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.396      ;
; 1.091 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[13]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.397      ;
; 1.094 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[13]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.400      ;
; 1.108 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.088     ; 1.326      ;
; 1.109 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.088     ; 1.327      ;
; 1.114 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.088     ; 1.332      ;
; 1.114 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.085     ; 1.335      ;
; 1.114 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[46]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.085     ; 1.335      ;
; 1.116 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[46]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.085     ; 1.337      ;
; 1.118 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[46]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.085     ; 1.339      ;
; 1.120 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[46]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.085     ; 1.341      ;
; 1.136 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[36]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.442      ;
; 1.176 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.482      ;
; 1.180 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.486      ;
; 1.189 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[11]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[12]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.495      ;
; 1.190 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.496      ;
; 1.191 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.497      ;
; 1.203 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[36]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.509      ;
; 1.208 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 1.513      ;
; 1.209 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[38]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[39]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.515      ;
; 1.210 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[36]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.516      ;
; 1.213 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[38]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[39]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.519      ;
; 1.221 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 1.525      ;
; 1.223 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[38]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[39]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.529      ;
; 1.224 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 1.528      ;
; 1.233 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.539      ;
; 1.234 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.540      ;
; 1.234 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[48]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.004      ; 1.544      ;
; 1.236 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[11]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[12]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.542      ;
; 1.238 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[11]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[12]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.544      ;
; 1.238 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.544      ;
; 1.238 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.544      ;
; 1.239 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.545      ;
; 1.240 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[13]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.546      ;
; 1.241 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[48]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.004      ; 1.551      ;
; 1.242 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[48]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.004      ; 1.552      ;
; 1.247 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[13]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.553      ;
; 1.256 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.088     ; 1.474      ;
; 1.257 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[46]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.085     ; 1.478      ;
; 1.258 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[11]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[12]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.564      ;
; 1.258 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[11]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[12]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.564      ;
; 1.259 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.088     ; 1.477      ;
; 1.266 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[46]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.085     ; 1.487      ;
; 1.267 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[46]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.085     ; 1.488      ;
; 1.336 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg7  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.098      ; 1.701      ;
; 1.343 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg2  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.098      ; 1.708      ;
; 1.346 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg5  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.098      ; 1.711      ;
; 1.346 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.098      ; 1.711      ;
; 1.349 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg6  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.098      ; 1.714      ;
; 1.354 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg1  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.098      ; 1.719      ;
; 1.355 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.101      ; 1.723      ;
; 1.358 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg4  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.098      ; 1.723      ;
; 1.360 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.101      ; 1.728      ;
; 1.361 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg3  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.098      ; 1.726      ;
; 1.364 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.145      ; 1.776      ;
; 1.367 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.101      ; 1.735      ;
; 1.381 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[37]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[38]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.005     ; 1.682      ;
; 1.383 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.145      ; 1.795      ;
; 1.407 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.102      ; 1.776      ;
; 1.407 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.142      ; 1.816      ;
; 1.411 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg9  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.100      ; 1.778      ;
; 1.414 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.142      ; 1.823      ;
; 1.415 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.100      ; 1.782      ;
; 1.416 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.100      ; 1.783      ;
; 1.422 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg8  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.100      ; 1.789      ;
; 1.423 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.100      ; 1.790      ;
; 1.426 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.100      ; 1.793      ;
; 1.426 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.102      ; 1.795      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK'                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
+-------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_CLK0'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_CLK2'                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_CLK3'                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK3 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK3 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_CLK5'                                                                               ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK5 ; Rise       ; Corr_Main_1|corr_buffer_update|datain ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK5 ; Rise       ; Corr_Main_1|corr_buffer_update|datain ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_CLK6'                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK6 ; Rise       ; Corr_Main_1|corr_buffer_update~feeder|combout ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK6 ; Rise       ; Corr_Main_1|corr_buffer_update~feeder|combout ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_DCLKA'                                             ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_DCLKA ; Rise       ; ADC_DCLKA ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 7.399 ; 7.399 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; 7.287 ; 7.287 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; 7.308 ; 7.308 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 7.300 ; 7.300 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 7.284 ; 7.284 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 7.399 ; 7.399 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 7.258 ; 7.258 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 6.847 ; 6.847 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 6.971 ; 6.971 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 6.807 ; 6.807 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 6.734 ; 6.734 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 4.649 ; 4.649 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 8.266 ; 8.266 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 7.970 ; 7.970 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 7.658 ; 7.658 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 7.718 ; 7.718 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 7.296 ; 7.296 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 7.744 ; 7.744 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 7.686 ; 7.686 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 8.266 ; 8.266 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 8.086 ; 8.086 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -6.468 ; -6.468 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; -7.021 ; -7.021 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; -7.042 ; -7.042 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -7.034 ; -7.034 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -7.018 ; -7.018 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -7.133 ; -7.133 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -6.992 ; -6.992 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -6.581 ; -6.581 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -6.705 ; -6.705 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -6.541 ; -6.541 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -6.468 ; -6.468 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -3.763 ; -3.763 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -7.030 ; -7.030 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -7.704 ; -7.704 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -7.392 ; -7.392 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -7.452 ; -7.452 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -7.030 ; -7.030 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -7.478 ; -7.478 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -7.420 ; -7.420 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -8.000 ; -8.000 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -7.820 ; -7.820 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 6.302 ; 6.302 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 5.500 ; 5.500 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 4.833 ; 4.833 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 6.216 ; 6.216 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 7.160 ; 7.160 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 4.652 ; 4.652 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 4.657 ; 4.657 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 4.657 ; 4.657 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 4.657 ; 4.657 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 5.036 ; 5.036 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 6.706 ; 6.706 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 6.467 ; 6.467 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 6.403 ; 6.403 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 6.330 ; 6.330 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 7.160 ; 7.160 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 6.900 ; 6.900 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 5.791 ; 5.791 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 5.835 ; 5.835 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 5.794 ; 5.794 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 6.127 ; 6.127 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 6.138 ; 6.138 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 6.369 ; 6.369 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 6.567 ; 6.567 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 6.637 ; 6.637 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 6.181 ; 6.181 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 6.338 ; 6.338 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 6.014 ; 6.014 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 4.173 ; 4.173 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 6.900 ; 6.900 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 4.890 ; 4.890 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 4.127 ; 4.127 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 5.246 ; 5.246 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 5.027 ; 5.027 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 5.085 ; 5.085 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 4.440 ; 4.440 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 5.085 ; 5.085 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 6.135 ; 6.135 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 5.559 ; 5.559 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 6.302 ; 6.302 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 5.500 ; 5.500 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 4.833 ; 4.833 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 6.216 ; 6.216 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 4.652 ; 4.652 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 4.652 ; 4.652 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 4.657 ; 4.657 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 4.657 ; 4.657 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 4.657 ; 4.657 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 5.036 ; 5.036 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 6.706 ; 6.706 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 6.467 ; 6.467 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 6.403 ; 6.403 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 6.330 ; 6.330 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 7.160 ; 7.160 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 4.127 ; 4.127 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 5.791 ; 5.791 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 5.835 ; 5.835 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 5.794 ; 5.794 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 6.127 ; 6.127 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 6.138 ; 6.138 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 6.369 ; 6.369 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 6.567 ; 6.567 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 6.637 ; 6.637 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 6.181 ; 6.181 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 6.338 ; 6.338 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 6.014 ; 6.014 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 4.173 ; 4.173 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 6.900 ; 6.900 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 4.890 ; 4.890 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 4.127 ; 4.127 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 5.246 ; 5.246 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 5.027 ; 5.027 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 5.085 ; 5.085 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 4.440 ; 4.440 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 5.085 ; 5.085 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 6.135 ; 6.135 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 5.559 ; 5.559 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.136 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.580 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.586 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.580 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.584 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.906 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.922 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 5.308 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.715 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.707 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 6.586 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.552 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.136 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.580 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.586 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.580 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.584 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.906 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.922 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 5.308 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.715 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.707 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 6.586 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.552 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.136     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.580     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.586     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.580     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.584     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.906     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.922     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 5.308     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.715     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.707     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 6.586     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.552     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.136     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.580     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.586     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.580     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.584     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.906     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.922     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 5.308     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.715     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.707     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 6.586     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.552     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------------------+
; Fast Model Setup Summary                       ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; CORR_BUFFER_UPDATE_CLK ; 2.053 ; 0.000         ;
; CLK                    ; 7.904 ; 0.000         ;
+------------------------+-------+---------------+


+------------------------------------------------+
; Fast Model Hold Summary                        ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; CLK                    ; 0.215 ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK ; 0.242 ; 0.000         ;
+------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------+
; Fast Model Minimum Pulse Width Summary          ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; CORR_BUFFER_UPDATE_CLK ; 1.206  ; 0.000         ;
; PLL_CLK0               ; 2.333  ; 0.000         ;
; PLL_CLK2               ; 3.333  ; 0.000         ;
; PLL_CLK3               ; 3.333  ; 0.000         ;
; PLL_CLK5               ; 3.333  ; 0.000         ;
; PLL_CLK6               ; 3.333  ; 0.000         ;
; CLK                    ; 7.873  ; 0.000         ;
; ADC_CLK                ; 17.223 ; 0.000         ;
; ADC_DCLKA              ; 17.778 ; 0.000         ;
+------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CORR_BUFFER_UPDATE_CLK'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; 2.053 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                                            ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -4.087     ; 0.558      ;
; 2.060 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                                            ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -4.087     ; 0.551      ;
; 2.130 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[0]                                                                                                            ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -4.087     ; 0.481      ;
; 2.131 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[0]                                                                                                            ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -4.087     ; 0.480      ;
; 2.132 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[0]                                                                                                            ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -4.087     ; 0.479      ;
; 2.134 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[0]                                                                                                            ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -4.087     ; 0.477      ;
; 2.135 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                                            ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -4.087     ; 0.476      ;
; 2.147 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                            ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -4.087     ; 0.464      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg7  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg8  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg9  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a9~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg5  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg6  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg7  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a9                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a9                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.904  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[0]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.111     ; 2.017      ;
; 7.904  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[1]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.111     ; 2.017      ;
; 7.904  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[2]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.111     ; 2.017      ;
; 7.904  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[3]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.111     ; 2.017      ;
; 7.904  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[4]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.111     ; 2.017      ;
; 7.904  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[5]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.111     ; 2.017      ;
; 7.904  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[6]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.111     ; 2.017      ;
; 7.904  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[7]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.111     ; 2.017      ;
; 7.904  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[8]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.111     ; 2.017      ;
; 7.904  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[9]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.111     ; 2.017      ;
; 8.038  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.859      ;
; 8.038  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.859      ;
; 8.038  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.859      ;
; 8.038  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.859      ;
; 8.038  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.859      ;
; 8.038  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.859      ;
; 8.038  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.859      ;
; 8.038  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.859      ;
; 8.038  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.859      ;
; 8.038  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.859      ;
; 8.142  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                                                      ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.755      ;
; 8.143  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                                                      ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.754      ;
; 8.196  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|last_state                                                                                                                                                                           ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.701      ;
; 8.206  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                                                      ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.691      ;
; 8.206  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                                                      ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.691      ;
; 17.171 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.799      ;
; 17.171 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.799      ;
; 17.171 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.799      ;
; 17.171 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.799      ;
; 17.302 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.668      ;
; 17.302 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.668      ;
; 17.302 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.668      ;
; 17.302 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.668      ;
; 17.378 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.576      ;
; 17.378 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.576      ;
; 17.378 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.576      ;
; 17.378 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.576      ;
; 17.388 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.566      ;
; 17.388 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.566      ;
; 17.388 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.566      ;
; 17.388 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.566      ;
; 17.390 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.564      ;
; 17.390 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.564      ;
; 17.390 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.564      ;
; 17.390 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.078     ; 2.564      ;
; 17.417 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.548      ;
; 17.417 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.548      ;
; 17.417 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.548      ;
; 17.417 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.548      ;
; 17.419 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.546      ;
; 17.419 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.546      ;
; 17.419 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.546      ;
; 17.419 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.546      ;
; 17.532 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.433      ;
; 17.532 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.433      ;
; 17.532 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.433      ;
; 17.532 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.433      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.555 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.415      ;
; 17.555 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.415      ;
; 17.555 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.415      ;
; 17.555 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.415      ;
; 17.559 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.411      ;
; 17.559 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.411      ;
; 17.559 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.411      ;
; 17.559 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.411      ;
; 17.564 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.406      ;
; 17.564 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.406      ;
; 17.564 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.406      ;
; 17.564 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.406      ;
; 17.582 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.383      ;
; 17.582 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.383      ;
; 17.582 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.383      ;
; 17.582 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.383      ;
; 17.585 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.380      ;
; 17.585 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.380      ;
; 17.585 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.067     ; 2.380      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                       ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                           ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                        ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                  ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                  ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[9]~reg0                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.243 ; Read_adc_manager:this_read_adc_manager|address_counter[9]                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[9]                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                        ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[1]~reg0                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[8]~reg0                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[0]~reg0                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.248 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; Write_out_mram_manager:this_write_out_mram_manager|MRAM_READ_DATA                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|UART_DATA_IRQ                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.252 ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                   ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.452      ;
; 0.253 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; Read_adc_manager:this_read_adc_manager|address_counter[1]                                                                                                                                           ; MRAM_Controller:this_mram_controller|MRAM_A[1]                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.407      ;
; 0.257 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[0] ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.410      ;
; 0.262 ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.462      ;
; 0.262 ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.462      ;
; 0.263 ; Read_adc_manager:this_read_adc_manager|last_state                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.415      ;
; 0.263 ; Read_adc_manager:this_read_adc_manager|last_state                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.415      ;
; 0.264 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.416      ;
; 0.265 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.417      ;
; 0.265 ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                              ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.417      ;
; 0.268 ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                              ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.420      ;
; 0.268 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.420      ;
; 0.268 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.420      ;
; 0.269 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.421      ;
; 0.269 ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                   ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.469      ;
; 0.269 ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                   ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.469      ;
; 0.273 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.425      ;
; 0.281 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.482      ;
; 0.281 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.482      ;
; 0.284 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[3]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.436      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CORR_BUFFER_UPDATE_CLK'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                       ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.242 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.394      ;
; 0.256 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.060      ; 0.454      ;
; 0.262 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg7  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.060      ; 0.460      ;
; 0.263 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.060      ; 0.461      ;
; 0.263 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.060      ; 0.461      ;
; 0.265 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.060      ; 0.463      ;
; 0.317 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 0.468      ;
; 0.324 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 0.474      ;
; 0.324 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[1]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[2]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 0.475      ;
; 0.326 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[11]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[12]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[1]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[2]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 0.478      ;
; 0.327 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[38]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[39]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 0.478      ;
; 0.329 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[1]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[2]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 0.480      ;
; 0.329 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.481      ;
; 0.331 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[12]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 0.482      ;
; 0.332 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[37]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[38]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[1]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[2]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 0.484      ;
; 0.334 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[11]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[12]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.486      ;
; 0.336 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[36]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.488      ;
; 0.337 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.489      ;
; 0.338 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 0.488      ;
; 0.338 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[37]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[38]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.490      ;
; 0.338 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.490      ;
; 0.340 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[36]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.492      ;
; 0.341 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 0.491      ;
; 0.344 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[13]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.496      ;
; 0.344 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[13]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.496      ;
; 0.345 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 0.495      ;
; 0.347 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[13]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.499      ;
; 0.348 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.045     ; 0.455      ;
; 0.354 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.042     ; 0.464      ;
; 0.356 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[46]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.043     ; 0.465      ;
; 0.359 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.511      ;
; 0.363 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.045     ; 0.470      ;
; 0.364 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.045     ; 0.471      ;
; 0.366 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.042     ; 0.476      ;
; 0.367 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[46]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.043     ; 0.476      ;
; 0.368 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[46]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.043     ; 0.477      ;
; 0.368 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[46]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.043     ; 0.477      ;
; 0.369 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.045     ; 0.476      ;
; 0.371 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[46]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.043     ; 0.480      ;
; 0.375 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg7  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.057      ; 0.570      ;
; 0.375 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.527      ;
; 0.378 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg2  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.057      ; 0.574      ;
; 0.380 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg5  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.057      ; 0.575      ;
; 0.380 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg0  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.057      ; 0.575      ;
; 0.381 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg6  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.057      ; 0.576      ;
; 0.384 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg4  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.057      ; 0.579      ;
; 0.385 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg1  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.057      ; 0.580      ;
; 0.386 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.060      ; 0.584      ;
; 0.386 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.060      ; 0.584      ;
; 0.387 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg3  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.057      ; 0.582      ;
; 0.390 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.060      ; 0.588      ;
; 0.408 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[36]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.560      ;
; 0.408 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[36]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.560      ;
; 0.410 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 0.561      ;
; 0.410 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.065      ; 0.613      ;
; 0.412 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[36]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.564      ;
; 0.413 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[38]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[39]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.565      ;
; 0.414 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.061      ; 0.613      ;
; 0.414 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[38]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[39]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.566      ;
; 0.416 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.065      ; 0.619      ;
; 0.417 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg9  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.065      ; 0.620      ;
; 0.418 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.065      ; 0.621      ;
; 0.418 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.065      ; 0.621      ;
; 0.418 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[38]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[39]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.570      ;
; 0.419 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.065      ; 0.622      ;
; 0.421 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 0.571      ;
; 0.422 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 0.572      ;
; 0.422 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg8  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.065      ; 0.625      ;
; 0.422 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.061      ; 0.621      ;
; 0.423 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.065      ; 0.626      ;
; 0.424 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.065      ; 0.627      ;
; 0.424 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.065      ; 0.627      ;
; 0.425 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[48]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.002      ; 0.579      ;
; 0.428 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.580      ;
; 0.428 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[48]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.002      ; 0.582      ;
; 0.429 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[11]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[12]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.581      ;
; 0.430 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[11]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[12]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.582      ;
; 0.430 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[13]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.582      ;
; 0.430 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.582      ;
; 0.431 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.068      ; 0.637      ;
; 0.433 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.585      ;
; 0.433 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[48]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.002      ; 0.587      ;
; 0.435 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.064      ; 0.637      ;
; 0.436 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[13]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.588      ;
; 0.437 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.068      ; 0.643      ;
; 0.438 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.590      ;
; 0.439 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[11]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[12]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.591      ;
; 0.441 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg1 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.064      ; 0.643      ;
; 0.442 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[11]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[12]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.594      ;
; 0.442 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[11]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[12]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.594      ;
; 0.443 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[37]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[38]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.004     ; 0.591      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK'                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
+-------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_CLK0'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_CLK2'                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_CLK3'                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK3 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK3 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_CLK5'                                                                               ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK5 ; Rise       ; Corr_Main_1|corr_buffer_update|datain ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK5 ; Rise       ; Corr_Main_1|corr_buffer_update|datain ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_CLK6'                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK6 ; Rise       ; Corr_Main_1|corr_buffer_update~feeder|combout ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK6 ; Rise       ; Corr_Main_1|corr_buffer_update~feeder|combout ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_DCLKA'                                             ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 17.778 ; 20.000       ; 2.222          ; Port Rate ; ADC_DCLKA ; Rise       ; ADC_DCLKA ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 3.766 ; 3.766 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; 3.671 ; 3.671 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; 3.688 ; 3.688 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 3.687 ; 3.687 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 3.674 ; 3.674 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 3.766 ; 3.766 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 3.692 ; 3.692 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 3.559 ; 3.559 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 3.624 ; 3.624 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 3.515 ; 3.515 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 3.484 ; 3.484 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 2.096 ; 2.096 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 4.097 ; 4.097 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 3.920 ; 3.920 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 3.787 ; 3.787 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 3.820 ; 3.820 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 3.677 ; 3.677 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 3.840 ; 3.840 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 3.808 ; 3.808 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 4.097 ; 4.097 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 3.988 ; 3.988 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -3.364 ; -3.364 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; -3.551 ; -3.551 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; -3.568 ; -3.568 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -3.567 ; -3.567 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -3.554 ; -3.554 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -3.646 ; -3.646 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -3.572 ; -3.572 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -3.439 ; -3.439 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -3.504 ; -3.504 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -3.395 ; -3.395 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -3.364 ; -3.364 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -1.674 ; -1.674 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -3.557 ; -3.557 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -3.800 ; -3.800 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -3.667 ; -3.667 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -3.700 ; -3.700 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -3.557 ; -3.557 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -3.720 ; -3.720 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -3.688 ; -3.688 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -3.977 ; -3.977 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -3.868 ; -3.868 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 2.325 ; 2.325 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 2.139 ; 2.139 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 1.881 ; 1.881 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 2.427 ; 2.427 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 2.678 ; 2.678 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 1.927 ; 1.927 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 1.929 ; 1.929 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 1.930 ; 1.930 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 1.929 ; 1.929 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 2.047 ; 2.047 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 2.580 ; 2.580 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 2.472 ; 2.472 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 2.511 ; 2.511 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 2.473 ; 2.473 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 2.678 ; 2.678 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 2.586 ; 2.586 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 2.277 ; 2.277 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 2.301 ; 2.301 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 2.282 ; 2.282 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 2.370 ; 2.370 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 2.375 ; 2.375 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 2.518 ; 2.518 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 2.530 ; 2.530 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 2.573 ; 2.573 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 2.468 ; 2.468 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 2.566 ; 2.566 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 2.349 ; 2.349 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 1.698 ; 1.698 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 2.586 ; 2.586 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 1.916 ; 1.916 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 1.673 ; 1.673 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 2.008 ; 2.008 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 2.037 ; 2.037 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 2.053 ; 2.053 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 1.763 ; 1.763 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 2.053 ; 2.053 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 2.382 ; 2.382 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 2.114 ; 2.114 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 2.325 ; 2.325 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 2.139 ; 2.139 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 1.881 ; 1.881 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 2.427 ; 2.427 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 1.927 ; 1.927 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 1.927 ; 1.927 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 1.929 ; 1.929 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 1.930 ; 1.930 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 1.929 ; 1.929 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 2.047 ; 2.047 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 2.580 ; 2.580 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 2.472 ; 2.472 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 2.511 ; 2.511 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 2.473 ; 2.473 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 2.678 ; 2.678 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 1.673 ; 1.673 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 2.277 ; 2.277 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 2.301 ; 2.301 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 2.282 ; 2.282 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 2.370 ; 2.370 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 2.375 ; 2.375 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 2.518 ; 2.518 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 2.530 ; 2.530 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 2.573 ; 2.573 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 2.468 ; 2.468 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 2.566 ; 2.566 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 2.349 ; 2.349 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 1.698 ; 1.698 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 2.586 ; 2.586 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 1.916 ; 1.916 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 1.673 ; 1.673 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 2.008 ; 2.008 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 2.037 ; 2.037 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 2.053 ; 2.053 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 1.763 ; 1.763 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 2.053 ; 2.053 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 2.382 ; 2.382 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 2.114 ; 2.114 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 1.946 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.890 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.893 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.890 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.892 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.970 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.985 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.107 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.248 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.243 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.524 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.502 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 1.946 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.890 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.893 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.890 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.892 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.970 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.985 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.107 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.248 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.243 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.524 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.502 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 1.946     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.890     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.893     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.890     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.892     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.970     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.985     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.107     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.248     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.243     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.524     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.502     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 1.946     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.890     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.893     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.890     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.892     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.970     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.985     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.107     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.248     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.243     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.524     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.502     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                ;
+-------------------------+-------+-------+----------+---------+---------------------+
; Clock                   ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack        ; 1.610 ; 0.215 ; N/A      ; N/A     ; 0.266               ;
;  ADC_CLK                ; N/A   ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  ADC_DCLKA              ; N/A   ; N/A   ; N/A      ; N/A     ; 17.223              ;
;  CLK                    ; 5.351 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  CORR_BUFFER_UPDATE_CLK ; 1.610 ; 0.242 ; N/A      ; N/A     ; 0.266               ;
;  PLL_CLK0               ; N/A   ; N/A   ; N/A      ; N/A     ; 2.091               ;
;  PLL_CLK2               ; N/A   ; N/A   ; N/A      ; N/A     ; 3.333               ;
;  PLL_CLK3               ; N/A   ; N/A   ; N/A      ; N/A     ; 3.333               ;
;  PLL_CLK5               ; N/A   ; N/A   ; N/A      ; N/A     ; 3.333               ;
;  PLL_CLK6               ; N/A   ; N/A   ; N/A      ; N/A     ; 3.333               ;
; Design-wide TNS         ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ADC_CLK                ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ADC_DCLKA              ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLK                    ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  CORR_BUFFER_UPDATE_CLK ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_CLK0               ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_CLK2               ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_CLK3               ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_CLK5               ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_CLK6               ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-------------------------+-------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 7.399 ; 7.399 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; 7.287 ; 7.287 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; 7.308 ; 7.308 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 7.300 ; 7.300 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 7.284 ; 7.284 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 7.399 ; 7.399 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 7.258 ; 7.258 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 6.847 ; 6.847 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 6.971 ; 6.971 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 6.807 ; 6.807 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 6.734 ; 6.734 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 4.649 ; 4.649 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 8.266 ; 8.266 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 7.970 ; 7.970 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 7.658 ; 7.658 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 7.718 ; 7.718 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 7.296 ; 7.296 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 7.744 ; 7.744 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 7.686 ; 7.686 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 8.266 ; 8.266 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 8.086 ; 8.086 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -3.364 ; -3.364 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; -3.551 ; -3.551 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; -3.568 ; -3.568 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -3.567 ; -3.567 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -3.554 ; -3.554 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -3.646 ; -3.646 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -3.572 ; -3.572 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -3.439 ; -3.439 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -3.504 ; -3.504 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -3.395 ; -3.395 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -3.364 ; -3.364 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -1.674 ; -1.674 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -3.557 ; -3.557 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -3.800 ; -3.800 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -3.667 ; -3.667 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -3.700 ; -3.700 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -3.557 ; -3.557 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -3.720 ; -3.720 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -3.688 ; -3.688 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -3.977 ; -3.977 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -3.868 ; -3.868 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 6.302 ; 6.302 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 5.500 ; 5.500 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 4.833 ; 4.833 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 6.216 ; 6.216 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 7.160 ; 7.160 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 4.652 ; 4.652 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 4.657 ; 4.657 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 4.657 ; 4.657 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 4.657 ; 4.657 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 5.036 ; 5.036 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 6.706 ; 6.706 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 6.467 ; 6.467 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 6.403 ; 6.403 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 6.330 ; 6.330 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 7.160 ; 7.160 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 6.900 ; 6.900 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 5.791 ; 5.791 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 5.835 ; 5.835 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 5.794 ; 5.794 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 6.127 ; 6.127 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 6.138 ; 6.138 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 6.369 ; 6.369 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 6.567 ; 6.567 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 6.637 ; 6.637 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 6.181 ; 6.181 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 6.338 ; 6.338 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 6.014 ; 6.014 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 4.173 ; 4.173 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 6.900 ; 6.900 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 4.890 ; 4.890 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 4.127 ; 4.127 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 5.246 ; 5.246 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 5.027 ; 5.027 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 5.085 ; 5.085 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 4.440 ; 4.440 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 5.085 ; 5.085 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 6.135 ; 6.135 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 5.559 ; 5.559 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 2.325 ; 2.325 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 2.139 ; 2.139 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 1.881 ; 1.881 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 2.427 ; 2.427 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 1.927 ; 1.927 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 1.927 ; 1.927 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 1.929 ; 1.929 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 1.930 ; 1.930 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 1.929 ; 1.929 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 2.047 ; 2.047 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 2.580 ; 2.580 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 2.472 ; 2.472 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 2.511 ; 2.511 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 2.473 ; 2.473 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 2.678 ; 2.678 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 1.673 ; 1.673 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 2.277 ; 2.277 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 2.301 ; 2.301 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 2.282 ; 2.282 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 2.370 ; 2.370 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 2.375 ; 2.375 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 2.518 ; 2.518 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 2.530 ; 2.530 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 2.573 ; 2.573 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 2.468 ; 2.468 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 2.566 ; 2.566 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 2.349 ; 2.349 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 1.698 ; 1.698 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 2.586 ; 2.586 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 1.916 ; 1.916 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 1.673 ; 1.673 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 2.008 ; 2.008 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 2.037 ; 2.037 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 2.053 ; 2.053 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 1.763 ; 1.763 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 2.053 ; 2.053 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 2.382 ; 2.382 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 2.114 ; 2.114 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Setup Transfers                                                                             ;
+------------------------+------------------------+----------+----------+----------+----------+
; From Clock             ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------+------------------------+----------+----------+----------+----------+
; ADC_DCLKA              ; CLK                    ; 25       ; 25       ; 0        ; 0        ;
; CLK                    ; CLK                    ; 4237     ; 0        ; 0        ; 0        ;
; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 8        ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 330      ; 0        ; 0        ; 0        ;
+------------------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Hold Transfers                                                                              ;
+------------------------+------------------------+----------+----------+----------+----------+
; From Clock             ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------+------------------------+----------+----------+----------+----------+
; ADC_DCLKA              ; CLK                    ; 25       ; 25       ; 0        ; 0        ;
; CLK                    ; CLK                    ; 4237     ; 0        ; 0        ; 0        ;
; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 8        ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 330      ; 0        ; 0        ; 0        ;
+------------------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 19    ; 19   ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 49    ; 49   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Apr 26 11:36:03 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332060): Node: Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pl|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 1.610
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.610         0.000 CORR_BUFFER_UPDATE_CLK 
    Info (332119):     5.351         0.000 CLK 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK 
    Info (332119):     0.748         0.000 CORR_BUFFER_UPDATE_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.266
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.266         0.000 CORR_BUFFER_UPDATE_CLK 
    Info (332119):     2.091         0.000 PLL_CLK0 
    Info (332119):     3.333         0.000 PLL_CLK2 
    Info (332119):     3.333         0.000 PLL_CLK3 
    Info (332119):     3.333         0.000 PLL_CLK5 
    Info (332119):     3.333         0.000 PLL_CLK6 
    Info (332119):     6.933         0.000 CLK 
    Info (332119):    16.000         0.000 ADC_CLK 
    Info (332119):    17.223         0.000 ADC_DCLKA 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pl|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 2.053
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.053         0.000 CORR_BUFFER_UPDATE_CLK 
    Info (332119):     7.904         0.000 CLK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
    Info (332119):     0.242         0.000 CORR_BUFFER_UPDATE_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.206
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.206         0.000 CORR_BUFFER_UPDATE_CLK 
    Info (332119):     2.333         0.000 PLL_CLK0 
    Info (332119):     3.333         0.000 PLL_CLK2 
    Info (332119):     3.333         0.000 PLL_CLK3 
    Info (332119):     3.333         0.000 PLL_CLK5 
    Info (332119):     3.333         0.000 PLL_CLK6 
    Info (332119):     7.873         0.000 CLK 
    Info (332119):    17.223         0.000 ADC_CLK 
    Info (332119):    17.778         0.000 ADC_DCLKA 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4548 megabytes
    Info: Processing ended: Wed Apr 26 11:36:04 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


