INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:15:01 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 mulf1/operator/sticky_c2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 3.716ns (55.109%)  route 3.027ns (44.891%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1456, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X25Y49         FDRE                                         r  mulf1/operator/sticky_c2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf1/operator/sticky_c2_reg/Q
                         net (fo=5, routed)           0.426     1.132    mulf1/operator/SignificandMultiplication/tile_0_mult/sticky_c2
    SLICE_X23Y50         LUT6 (Prop_lut6_I4_O)        0.120     1.252 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_34/O
                         net (fo=1, routed)           0.088     1.340    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_34_n_0
    SLICE_X23Y50         LUT6 (Prop_lut6_I3_O)        0.043     1.383 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28__0/O
                         net (fo=1, routed)           0.279     1.662    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28__0_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I1_O)        0.043     1.705 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_25__0/O
                         net (fo=1, routed)           0.000     1.705    mulf1/operator/RoundingAdder/Mfull_c0_3[0]
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.943 r  mulf1/operator/RoundingAdder/Mfull_c0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     1.943    mulf1/operator/RoundingAdder/Mfull_c0_i_21__0_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.993 r  mulf1/operator/RoundingAdder/Mfull_c0_i_20__0/CO[3]
                         net (fo=1, routed)           0.001     1.993    mulf1/operator/RoundingAdder/Mfull_c0_i_20__0_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.043 r  mulf1/operator/RoundingAdder/Mfull_c0_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     2.043    mulf1/operator/RoundingAdder/Mfull_c0_i_19__0_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.093 r  mulf1/operator/RoundingAdder/Mfull_c0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.093    mulf1/operator/RoundingAdder/Mfull_c0_i_18__0_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.143 r  mulf1/operator/RoundingAdder/g0_b2__47_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.143    mulf1/operator/RoundingAdder/g0_b2__47_i_4_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.193 r  mulf1/operator/RoundingAdder/g0_b2__47_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.193    mulf1/operator/RoundingAdder/g0_b2__47_i_6_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.243 r  mulf1/operator/RoundingAdder/minusOp_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.243    mulf1/operator/RoundingAdder/minusOp_carry_i_9_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.293 r  mulf1/operator/RoundingAdder/minusOp_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.293    mulf1/operator/RoundingAdder/minusOp_carry_i_11_n_0
    SLICE_X22Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     2.395 f  mulf1/operator/RoundingAdder/minusOp_carry_i_10/O[0]
                         net (fo=22, routed)          0.457     2.853    mulf1/operator/RoundingAdder/p_0_in[32]
    SLICE_X21Y52         LUT4 (Prop_lut4_I2_O)        0.127     2.980 r  mulf1/operator/RoundingAdder/g0_b2__47_i_7/O
                         net (fo=34, routed)          0.561     3.540    mulf1/operator/RoundingAdder/g0_b2__47_i_7_n_0
    SLICE_X21Y55         LUT4 (Prop_lut4_I2_O)        0.129     3.669 r  mulf1/operator/RoundingAdder/g0_b2__47_i_5/O
                         net (fo=22, routed)          0.289     3.959    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/sfracX1__0
    SLICE_X21Y57         LUT6 (Prop_lut6_I1_O)        0.043     4.002 r  mulf1/operator/RoundingAdder/Mfull_c0_i_4__0/O
                         net (fo=1, routed)           0.309     4.311    mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_1[13]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_B[13]_P[24])
                                                      2.280     6.591 r  mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[24]
                         net (fo=2, routed)           0.617     7.208    mulf1/operator/RoundingAdder/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2][7]
    SLICE_X20Y54         LUT5 (Prop_lut5_I4_O)        0.043     7.251 r  mulf1/operator/RoundingAdder/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     7.251    mulf2/operator/SignificandMultiplication/D[0]
    SLICE_X20Y54         FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=1456, unset)         0.483     7.683    mulf2/operator/SignificandMultiplication/clk
    SLICE_X20Y54         FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[1]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X20Y54         FDRE (Setup_fdre_C_D)        0.064     7.711    mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.711    
                         arrival time                          -7.251    
  -------------------------------------------------------------------
                         slack                                  0.460    




