TEGRA_GMI_HOLD_WIDTH	,	F_20
ENOMEM	,	V_39
tegra_gmi_parse_dt	,	F_11
"nvidia,snor-rdy-active-before-data"	,	L_6
"invalid chip select: %d"	,	L_15
"nvidia,snor-hold-width"	,	L_17
dev	,	V_5
property	,	V_18
"failed to enable clock: %d\n"	,	L_1
"nvidia,snor-ce-width"	,	L_19
clk	,	V_4
"reg"	,	L_13
"nvidia,snor-adv-active-high"	,	L_8
TEGRA_GMI_ADV_WIDTH	,	F_21
TEGRA_GMI_OE_ACTIVE_HIGH	,	V_27
"failed to decode CS: no reg property found\n"	,	L_14
TEGRA_GMI_RDY_ACTIVE_HIGH	,	V_25
"failed to decode CS: invalid ranges length\n"	,	L_12
TEGRA_GMI_RDY_BEFORE_DATA	,	V_24
error_cs	,	V_30
reset_control_deassert	,	F_6
of_node	,	V_20
GFP_KERNEL	,	V_38
device	,	V_35
TEGRA_GMI_MAX_CHIP_SELECT	,	V_31
TEGRA_GMI_WAIT_WIDTH	,	F_25
"nvidia,snor-oe-width"	,	L_21
ENODEV	,	V_21
tegra_gmi_probe	,	F_27
gmi	,	V_2
TEGRA_GMI_TIMING0	,	V_9
TEGRA_GMI_CS_SELECT	,	F_18
usleep_range	,	F_5
TEGRA_GMI_TIMING1	,	V_11
device_node	,	V_16
tegra_gmi	,	V_1
of_property_read_u32	,	F_17
rst	,	V_6
"nvidia,snor-wait-width"	,	L_22
TEGRA_GMI_CONFIG	,	V_14
clk_prepare_enable	,	F_2
devm_ioremap_resource	,	F_30
err	,	V_3
"nvidia,snor-we-width"	,	L_20
"gmi"	,	L_23
EINVAL	,	V_32
of_get_child_count	,	F_13
"nvidia,snor-cs-active-high"	,	L_10
"only one child device is supported."	,	L_3
of_property_read_bool	,	F_15
TEGRA_GMI_MUXED_WIDTH	,	F_19
config	,	V_15
of_node_put	,	F_26
platform_device	,	V_33
"nvidia,snor-rdy-active-high"	,	L_7
"nvidia,snor-mux-mode"	,	L_5
tegra_gmi_remove	,	F_37
of_platform_depopulate	,	F_39
pdev	,	V_34
u32	,	T_1
"ranges"	,	L_11
"nvidia,snor-data-width-32bit"	,	L_4
reset_control_assert	,	F_4
"nvidia,snor-muxed-width"	,	L_16
res	,	V_37
TEGRA_GMI_MUX_MODE	,	V_23
resource	,	V_36
PTR_ERR	,	F_32
TEGRA_GMI_ADV_ACTIVE_HIGH	,	V_26
"no child nodes found\n"	,	L_2
TEGRA_GMI_OE_WIDTH	,	F_24
TEGRA_GMI_CONFIG_GO	,	V_13
platform_get_resource	,	F_29
TEGRA_GMI_WE_WIDTH	,	F_23
child	,	V_17
platform_set_drvdata	,	F_36
devm_kzalloc	,	F_28
snor_timing0	,	V_7
"nvidia,snor-adv-width"	,	L_18
snor_timing1	,	V_10
TEGRA_GMI_CE_WIDTH	,	F_22
platform_get_drvdata	,	F_38
ranges	,	V_19
tegra_gmi_enable	,	F_1
devm_reset_control_get	,	F_34
dev_err	,	F_3
snor_config	,	V_12
TEGRA_GMI_BUS_WIDTH_32BIT	,	V_22
of_property_read_u32_array	,	F_16
TEGRA_GMI_CS_ACTIVE_HIGH	,	V_28
tegra_gmi_disable	,	F_8
IORESOURCE_MEM	,	V_40
"fail to create devices.\n"	,	L_26
readl	,	F_9
devm_clk_get	,	F_33
writel	,	F_7
of_get_next_available_child	,	F_12
clk_disable_unprepare	,	F_10
dev_warn	,	F_14
of_platform_default_populate	,	F_35
EOVERFLOW	,	V_29
"can not get reset\n"	,	L_25
"can not get clock\n"	,	L_24
"nvidia,snor-oe-active-high"	,	L_9
base	,	V_8
IS_ERR	,	F_31
