;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DAT <0, #9
	ADD #276, <606
	JMP -7, @-20
	JMZ -7, @-20
	ADD <0, 902
	SUB @121, 103
	SUB <0, @2
	SUB <0, @2
	SUB @127, 105
	SUB @127, 105
	DJN -1, @-20
	ADD 210, 30
	DJN -1, @-20
	ADD 210, 30
	ADD -207, <-140
	JMN @12, #200
	JMN @12, #200
	SUB <0, @42
	SUB @121, 160
	MOV -4, <-20
	SUB @121, 160
	DJN -1, @-20
	SUB @121, 160
	MOV #72, @6
	SUB 300, 290
	SUB 300, 290
	SUB @121, 101
	ADD #270, <600
	MOV -4, <-20
	MOV -4, <-20
	ADD 812, @16
	CMP -207, <-120
	SUB @-127, 100
	MOV 12, @16
	MOV 12, @16
	SUB @121, 160
	ADD 210, 30
	MOV 12, @16
	MOV 12, @16
	MOV 12, @16
	SPL <121, 160
	MOV 12, @16
	ADD #270, <1
	MOV -4, <-20
	MOV 12, @16
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	ADD 0, 900
