-- VHDL for IBM SMS ALD page 45.50.12.1
-- Title: ERROR CONTROL LATCH
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 11/3/2020 3:05:32 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_45_50_12_1_ERROR_CONTROL_LATCH is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_PROGRAM_RESET_4:	 in STD_LOGIC;
		PS_CONS_PRINTER_NOT_BUSY:	 in STD_LOGIC;
		PS_CONS_CYCLE_LATCH_RESET:	 in STD_LOGIC;
		PS_CONS_PRINTER_END_OF_LINE:	 in STD_LOGIC;
		PS_CONS_BACK_SPACE_CONTROL:	 in STD_LOGIC;
		PS_CONSOLE_OUTPUT_ERROR:	 in STD_LOGIC;
		PS_CONS_CLOCK_3_POS:	 in STD_LOGIC;
		MS_CONS_CHAR_CONTROL:	 in STD_LOGIC;
		PS_CONS_CYCLE_LATCH_SET:	 in STD_LOGIC;
		PS_CONS_ERROR_CONTROL:	 out STD_LOGIC;
		MS_CONS_ERROR_CONTROL:	 out STD_LOGIC;
		MS_END_OF_CHAR_RESET:	 out STD_LOGIC;
		MS_END_OF_LINE_RESET:	 out STD_LOGIC);
end ALD_45_50_12_1_ERROR_CONTROL_LATCH;

architecture behavioral of ALD_45_50_12_1_ERROR_CONTROL_LATCH is 

	signal OUT_2B_D: STD_LOGIC;
	signal OUT_4C_F: STD_LOGIC;
	signal OUT_4C_F_Latch: STD_LOGIC;
	signal OUT_3C_NoPin: STD_LOGIC;
	signal OUT_3C_NoPin_Latch: STD_LOGIC;
	signal OUT_2C_E: STD_LOGIC;
	signal OUT_4D_P: STD_LOGIC;
	signal OUT_5E_B: STD_LOGIC;
	signal OUT_5F_G: STD_LOGIC;
	signal OUT_5G_G: STD_LOGIC;
	signal OUT_4G_K: STD_LOGIC;
	signal OUT_4H_C: STD_LOGIC;
	signal OUT_DOT_4C: STD_LOGIC;
	signal OUT_DOT_4G: STD_LOGIC;

begin

	OUT_2B_D <= NOT OUT_DOT_4C;
	OUT_4C_F_Latch <= NOT(MS_PROGRAM_RESET_4 AND OUT_3C_NoPin );
	OUT_3C_NoPin_Latch <= NOT(OUT_DOT_4C AND OUT_DOT_4G );
	OUT_2C_E <= NOT OUT_3C_NoPin;
	OUT_4D_P <= NOT(OUT_5E_B AND OUT_5F_G );
	OUT_5E_B <= NOT(PS_CONS_PRINTER_NOT_BUSY AND PS_CONS_CYCLE_LATCH_RESET );
	OUT_5F_G <= NOT(PS_CONS_PRINTER_END_OF_LINE AND PS_CONS_CYCLE_LATCH_RESET );
	OUT_5G_G <= NOT(PS_CONS_PRINTER_END_OF_LINE AND PS_CONS_CLOCK_3_POS );
	OUT_4G_K <= NOT(PS_CONS_BACK_SPACE_CONTROL AND PS_CONSOLE_OUTPUT_ERROR );
	OUT_4H_C <= NOT(MS_CONS_CHAR_CONTROL AND PS_CONS_CYCLE_LATCH_SET );
	OUT_DOT_4C <= OUT_4C_F OR OUT_4D_P;
	OUT_DOT_4G <= OUT_4G_K OR OUT_4H_C;

	PS_CONS_ERROR_CONTROL <= OUT_2B_D;
	MS_CONS_ERROR_CONTROL <= OUT_2C_E;
	MS_END_OF_CHAR_RESET <= OUT_5E_B;
	MS_END_OF_LINE_RESET <= OUT_5G_G;

	Latch_4C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4C_F_Latch,
		Q => OUT_4C_F,
		QBar => OPEN );

	Latch_3C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3C_NoPin_Latch,
		Q => OUT_3C_NoPin,
		QBar => OPEN );


end;
