// Seed: 2051249855
module module_0 (
    input wand void id_0,
    output wor id_1,
    output tri1 id_2,
    output tri1 id_3
);
  id_5(
      1
  );
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    output uwire id_3,
    output wand id_4,
    output uwire id_5,
    input supply1 id_6,
    output wand id_7,
    output wor id_8,
    input supply0 id_9,
    input wand id_10
);
  assign id_4 = id_2;
  id_12 :
  assert property (@(id_2 or 1) id_12 !=? 1) if (id_10);
  id_13(
      1, id_4, 1'b0
  );
  wor id_14;
  integer id_15 = 1'b0;
  assign id_4 = 1;
  module_0(
      id_6, id_12, id_4, id_4
  );
  tri id_16 = id_14 - id_15 - 1;
endmodule
