(function() {var implementors = {};
implementors["arduino_leonardo"] = [{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl Send for Pins","synthetic":true,"types":[]}];
implementors["arduino_mega2560"] = [{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl Send for Pins","synthetic":true,"types":[]}];
implementors["arduino_uno"] = [{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl Send for Pins","synthetic":true,"types":[]}];
implementors["atmega1280_hal"] = [{"text":"impl&lt;MODE&gt; Send for Pin&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PA0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PA1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PA2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PA3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PA4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PA5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PA6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PA7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PE0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PE1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PE2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PE3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PE4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PE5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PE6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PE7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PF0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PF1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PF2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PF3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PF4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PF5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PF6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PF7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PG0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PG1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PG2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PG3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PG4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PG5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PH0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PH1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PH2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PH3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PH4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PH5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PH6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PH7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PJ0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PJ1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PJ2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PJ3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PJ4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PJ5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PJ6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PJ7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PK0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PK1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PK2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PK3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PK4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PK5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PK6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PK7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PL0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PL1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PL2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PL3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PL4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PL5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PL6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PL7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Send for Usart0&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Send for ReadUsart0&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Send for WriteUsart0&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Send for Usart1&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Send for ReadUsart1&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Send for WriteUsart1&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Send for Usart2&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Send for ReadUsart2&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Send for WriteUsart2&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Send for Usart3&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Send for ReadUsart3&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Send for WriteUsart3&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, M&gt; Send for I2c&lt;CLOCK, M&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;M: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["atmega2560_hal"] = [{"text":"impl Send for Adc","synthetic":true,"types":[]},{"text":"impl Send for Vbg","synthetic":true,"types":[]},{"text":"impl Send for Gnd","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for Pin&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PA0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PA1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PA2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PA3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PA4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PA5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PA6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PA7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PE0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PE1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PE2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PE3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PE4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PE5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PE6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PE7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PF0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PF1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PF2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PF3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PF4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PF5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PF6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PF7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PG0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PG1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PG2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PG3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PG4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PG5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PH0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PH1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PH2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PH3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PH4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PH5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PH6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PH7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PJ0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PJ1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PJ2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PJ3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PJ4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PJ5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PJ6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PJ7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PK0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PK1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PK2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PK3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PK4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PK5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PK6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PK7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PL0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PL1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PL2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PL3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PL4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PL5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PL6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PL7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Spi","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Send for Usart0&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Send for ReadUsart0&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Send for WriteUsart0&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Send for Usart1&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Send for ReadUsart1&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Send for WriteUsart1&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Send for Usart2&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Send for ReadUsart2&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Send for WriteUsart2&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Send for Usart3&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Send for ReadUsart3&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Send for WriteUsart3&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, M&gt; Send for I2c&lt;CLOCK, M&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;M: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["atmega328p_hal"] = [{"text":"impl&lt;MODE&gt; Send for Pin&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Adc","synthetic":true,"types":[]},{"text":"impl Send for Vbg","synthetic":true,"types":[]},{"text":"impl Send for Gnd","synthetic":true,"types":[]},{"text":"impl Send for Temperature","synthetic":true,"types":[]},{"text":"impl Send for Timer0Pwm","synthetic":true,"types":[]},{"text":"impl Send for Timer1Pwm","synthetic":true,"types":[]},{"text":"impl Send for Timer2Pwm","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, M&gt; Send for I2c&lt;CLOCK, M&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;M: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Spi","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Send for Usart0&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Send for ReadUsart0&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Send for WriteUsart0&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["atmega32u4_hal"] = [{"text":"impl Send for Adc","synthetic":true,"types":[]},{"text":"impl Send for Vbg","synthetic":true,"types":[]},{"text":"impl Send for Gnd","synthetic":true,"types":[]},{"text":"impl Send for Temperature","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for Pin&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PE2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PE6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PF0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PF1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PF4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PF5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PF6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PF7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Timer0Pwm","synthetic":true,"types":[]},{"text":"impl Send for Timer1Pwm","synthetic":true,"types":[]},{"text":"impl Send for Timer3Pwm","synthetic":true,"types":[]},{"text":"impl Send for Timer4Pwm","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, M&gt; Send for I2c&lt;CLOCK, M&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;M: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Spi","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Send for Usart1&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Send for ReadUsart1&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Send for WriteUsart1&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["attiny85_hal"] = [{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["attiny88_hal"] = [{"text":"impl&lt;MODE&gt; Send for Pin&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PA0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PA1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PA2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PA3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PB7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PC7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Parts","synthetic":true,"types":[]},{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for PD7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Spi","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, M&gt; Send for I2c&lt;CLOCK, M&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;M: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["avr_device"] = [{"text":"impl&lt;U, T&gt; Send for R&lt;U, T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;U, REG&gt; Send for W&lt;U, REG&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;REG: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;U, T&gt; Send for Variant&lt;U, T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Peripherals","synthetic":true,"types":[]},{"text":"impl Send for Interrupt","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ACIS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADPS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MUX5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADTS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for REFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for REFS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC5D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC6D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC7D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC8D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC9D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC10D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC11D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC12D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC13D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC14D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC15D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPMEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGERS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGWRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLBSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RWWSRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SIGRD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RWWSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPMIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLKPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLKPCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CLKPS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR00_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR01_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR03_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR04_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR05_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR06_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR07_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IVCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IVSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for JTD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OSCCAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRADC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRUSART0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRSPI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTIM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTIM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTIM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTWI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRUSART1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRUSART2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRUSART3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTIM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTIM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTIM5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SRW0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SRW1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SRL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SRW0_A","synthetic":true,"types":[]},{"text":"impl Send for SRW1_A","synthetic":true,"types":[]},{"text":"impl Send for SRL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XMM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XMBK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for EEPM_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ISC0_A","synthetic":true,"types":[]},{"text":"impl Send for ISC1_A","synthetic":true,"types":[]},{"text":"impl Send for ISC2_A","synthetic":true,"types":[]},{"text":"impl Send for ISC3_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ISC4_A","synthetic":true,"types":[]},{"text":"impl Send for ISC5_A","synthetic":true,"types":[]},{"text":"impl Send for ISC6_A","synthetic":true,"types":[]},{"text":"impl Send for ISC7_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BOOTRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BOOTSZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for JTAGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for BOOTSZ_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for JTD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for LB_A","synthetic":true,"types":[]},{"text":"impl Send for BLB0_A","synthetic":true,"types":[]},{"text":"impl Send for BLB1_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DORD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SPR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPI2X_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CS0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICES1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICNC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CS1_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCN2UB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EXCLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PSRASY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CS2_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICES3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICNC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CS3_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICES4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICNC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CS4_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOV4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCF4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCF4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCF4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICIE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICES5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICNC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CS5_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOV5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCF5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCF5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCF5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICIE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWAM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWGCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWSTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWSTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWEA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for TWPS_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MPCM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for U2X0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXB80_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCSZ02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UDRIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCPOL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCSZ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USBS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UPM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UMSEL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for UCPOL0_A","synthetic":true,"types":[]},{"text":"impl Send for UCSZ0_A","synthetic":true,"types":[]},{"text":"impl Send for USBS0_A","synthetic":true,"types":[]},{"text":"impl Send for UPM0_A","synthetic":true,"types":[]},{"text":"impl Send for UMSEL0_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MPCM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for U2X1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXB81_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCSZ12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UDRIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXCIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXCIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCPOL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCSZ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USBS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UPM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UMSEL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for UCPOL1_A","synthetic":true,"types":[]},{"text":"impl Send for UCSZ1_A","synthetic":true,"types":[]},{"text":"impl Send for USBS1_A","synthetic":true,"types":[]},{"text":"impl Send for UPM1_A","synthetic":true,"types":[]},{"text":"impl Send for UMSEL1_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MPCM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for U2X2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXB82_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCSZ22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UDRIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXCIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXCIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCPOL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCSZ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USBS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UPM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UMSEL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for UCPOL2_A","synthetic":true,"types":[]},{"text":"impl Send for UCSZ2_A","synthetic":true,"types":[]},{"text":"impl Send for USBS2_A","synthetic":true,"types":[]},{"text":"impl Send for UPM2_A","synthetic":true,"types":[]},{"text":"impl Send for UMSEL2_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MPCM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for U2X3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXB83_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCSZ32_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXEN3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXEN3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UDRIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXCIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXCIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCPOL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCSZ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USBS3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UPM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UMSEL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for UCPOL3_A","synthetic":true,"types":[]},{"text":"impl Send for UCSZ3_A","synthetic":true,"types":[]},{"text":"impl Send for USBS3_A","synthetic":true,"types":[]},{"text":"impl Send for UPM3_A","synthetic":true,"types":[]},{"text":"impl Send for UMSEL3_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WDPL_A","synthetic":true,"types":[]},{"text":"impl Send for Peripherals","synthetic":true,"types":[]},{"text":"impl Send for Interrupt","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ACIS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADPS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MUX5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADTS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for REFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MUX_A","synthetic":true,"types":[]},{"text":"impl Send for REFS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC5D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC6D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC7D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC8D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC9D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC10D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC11D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC12D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC13D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC14D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC15D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPMEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGERS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGWRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLBSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RWWSRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SIGRD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RWWSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPMIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLKPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLKPCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CLKPS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR00_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR01_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR03_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR04_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR05_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR06_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR07_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IVCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IVSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for JTD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OSCCAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRADC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRUSART0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRSPI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTIM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTIM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTIM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTWI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRUSART1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRUSART2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRUSART3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTIM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTIM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTIM5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SRW0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SRW1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SRL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SRW0_A","synthetic":true,"types":[]},{"text":"impl Send for SRW1_A","synthetic":true,"types":[]},{"text":"impl Send for SRL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XMM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for XMBK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for EEPM_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ISC0_A","synthetic":true,"types":[]},{"text":"impl Send for ISC1_A","synthetic":true,"types":[]},{"text":"impl Send for ISC2_A","synthetic":true,"types":[]},{"text":"impl Send for ISC3_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ISC4_A","synthetic":true,"types":[]},{"text":"impl Send for ISC5_A","synthetic":true,"types":[]},{"text":"impl Send for ISC6_A","synthetic":true,"types":[]},{"text":"impl Send for ISC7_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BOOTRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BOOTSZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for JTAGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for BOOTSZ_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for JTD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for LB_A","synthetic":true,"types":[]},{"text":"impl Send for BLB0_A","synthetic":true,"types":[]},{"text":"impl Send for BLB1_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PG7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PH7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PJ7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PK7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PL7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DORD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SPR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPI2X_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WGM0_A","synthetic":true,"types":[]},{"text":"impl Send for COM0B_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CS0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for COM1C_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICES1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICNC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CS1_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCN2UB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EXCLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PSRASY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WGM2_A","synthetic":true,"types":[]},{"text":"impl Send for COM2B_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CS2_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for COM3C_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICES3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICNC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CS3_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for COM4C_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICES4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICNC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CS4_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOV4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCF4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCF4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCF4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICIE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for COM5C_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICES5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICNC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CS5_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOV5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCF5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCF5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCF5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICIE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWAM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWGCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWSTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWSTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWEA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for TWPS_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MPCM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for U2X0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXB80_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCSZ02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UDRIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCPOL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCSZ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USBS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UPM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UMSEL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for UCPOL0_A","synthetic":true,"types":[]},{"text":"impl Send for UCSZ0_A","synthetic":true,"types":[]},{"text":"impl Send for USBS0_A","synthetic":true,"types":[]},{"text":"impl Send for UPM0_A","synthetic":true,"types":[]},{"text":"impl Send for UMSEL0_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MPCM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for U2X1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXB81_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCSZ12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UDRIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXCIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXCIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCPOL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCSZ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USBS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UPM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UMSEL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for UCPOL1_A","synthetic":true,"types":[]},{"text":"impl Send for UCSZ1_A","synthetic":true,"types":[]},{"text":"impl Send for USBS1_A","synthetic":true,"types":[]},{"text":"impl Send for UPM1_A","synthetic":true,"types":[]},{"text":"impl Send for UMSEL1_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MPCM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for U2X2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXB82_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCSZ22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UDRIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXCIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXCIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCPOL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCSZ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USBS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UPM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UMSEL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for UCPOL2_A","synthetic":true,"types":[]},{"text":"impl Send for UCSZ2_A","synthetic":true,"types":[]},{"text":"impl Send for USBS2_A","synthetic":true,"types":[]},{"text":"impl Send for UPM2_A","synthetic":true,"types":[]},{"text":"impl Send for UMSEL2_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MPCM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for U2X3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXB83_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCSZ32_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXEN3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXEN3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UDRIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXCIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXCIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCPOL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCSZ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USBS3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UPM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UMSEL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for UCPOL3_A","synthetic":true,"types":[]},{"text":"impl Send for UCSZ3_A","synthetic":true,"types":[]},{"text":"impl Send for USBS3_A","synthetic":true,"types":[]},{"text":"impl Send for UPM3_A","synthetic":true,"types":[]},{"text":"impl Send for UMSEL3_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WDPL_A","synthetic":true,"types":[]},{"text":"impl Send for Peripherals","synthetic":true,"types":[]},{"text":"impl Send for Interrupt","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ACIS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADPS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADTS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for REFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MUX_A","synthetic":true,"types":[]},{"text":"impl Send for REFS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC5D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for CLKPS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IVCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IVSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BODSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BODS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EXTRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPMEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGERS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGWRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLBSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RWWSRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SIGRD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RWWSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPMIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for EEPM_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ISC0_A","synthetic":true,"types":[]},{"text":"impl Send for ISC1_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BOOTRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BOOTSZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RSTDISBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for BOOTSZ_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for LB_A","synthetic":true,"types":[]},{"text":"impl Send for BLB0_A","synthetic":true,"types":[]},{"text":"impl Send for BLB1_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DORD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SPR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPI2X_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WGM0_A","synthetic":true,"types":[]},{"text":"impl Send for COM0B_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CS0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for COM1B_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICES1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICNC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CS1_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TCN2UB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EXCLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PSRASY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WGM2_A","synthetic":true,"types":[]},{"text":"impl Send for COM2B_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CS2_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWAM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWGCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWSTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWSTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWEA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for TWPS_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MPCM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for U2X0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXB80_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCSZ02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UDRIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCPOL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCSZ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USBS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UPM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UMSEL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for UCPOL0_A","synthetic":true,"types":[]},{"text":"impl Send for UCSZ0_A","synthetic":true,"types":[]},{"text":"impl Send for USBS0_A","synthetic":true,"types":[]},{"text":"impl Send for UPM0_A","synthetic":true,"types":[]},{"text":"impl Send for UMSEL0_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WDPL_A","synthetic":true,"types":[]},{"text":"impl Send for Peripherals","synthetic":true,"types":[]},{"text":"impl Send for Interrupt","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ACIS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADPS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MUX5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADHSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADTS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for REFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for REFS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC5D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC6D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC7D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC8D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC9D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC10D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC11D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC12D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC13D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPMEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGERS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGWRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLBSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RWWSRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SIGRD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RWWSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPMIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLKPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLKPCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CLKPS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLKS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EXTE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EXSUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RCSUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EXCKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RCCKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR00_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR01_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR03_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR04_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR05_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR06_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR07_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for GPIOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IVCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IVSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for JTD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EXTRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for JTRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OSCCAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRADC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRUSART0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRSPI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTIM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTIM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTIM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTWI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRUSART1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTIM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTIM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRUSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RAMPZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RES_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RAMPZ_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RCFREQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SM_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for EEPM_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ISC0_A","synthetic":true,"types":[]},{"text":"impl Send for ISC1_A","synthetic":true,"types":[]},{"text":"impl Send for ISC2_A","synthetic":true,"types":[]},{"text":"impl Send for ISC3_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ISC4_A","synthetic":true,"types":[]},{"text":"impl Send for ISC5_A","synthetic":true,"types":[]},{"text":"impl Send for ISC6_A","synthetic":true,"types":[]},{"text":"impl Send for ISC7_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for HWBE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BOOTRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BOOTSZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for JTAGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for BOOTSZ_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for JTD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BLB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for LB_A","synthetic":true,"types":[]},{"text":"impl Send for BLB0_A","synthetic":true,"types":[]},{"text":"impl Send for BLB1_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PLLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PINDIV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PDIV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PLLTM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PLLUSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PINMUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PDIV_A","synthetic":true,"types":[]},{"text":"impl Send for PLLTM_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DORD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SPR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPI2X_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WGM0_A","synthetic":true,"types":[]},{"text":"impl Send for COM0B_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CS0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for COM1C_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICES1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICNC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CS1_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for COM3C_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICES3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICNC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CS3_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DT4L_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PWM4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PWM4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for COM4B_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTPS4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PSR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PWM4X_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CS4_A","synthetic":true,"types":[]},{"text":"impl Send for DTPS4_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PWM4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM4B0S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM4B1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM4A0S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM4A1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for COM4D_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FPF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FPAC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FPES4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FPNC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FPEN4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FPIE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WGM4_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OC4OE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ENHC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TLOCK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWAM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWGCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWSTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWSTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWEA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for TWPS_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MPCM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for U2X1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXB81_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCSZ12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UDRIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXCIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXCIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCPOL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UCSZ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USBS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UPM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UMSEL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for UCPOL1_A","synthetic":true,"types":[]},{"text":"impl Send for UCSZ1_A","synthetic":true,"types":[]},{"text":"impl Send for USBS1_A","synthetic":true,"types":[]},{"text":"impl Send for UPM1_A","synthetic":true,"types":[]},{"text":"impl Send for UMSEL1_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RTSEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CTSEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UADD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DETACH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RMWKUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RSTCPU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SUSPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SOFE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EORSTE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WAKEUPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EORSME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UPRSME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SUSPI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SOFI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EORSTI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WAKEUPI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EORSMI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UPRSMI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EPDIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EPTYPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ALLOC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EPBK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EPSIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EPEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RSTDT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STALLRQC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STALLRQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DAT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXINE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STALLEDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXOUTE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXSTPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NAKOUTE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NAKINE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FLERRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TXINI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for STALLEDI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXOUTI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RXSTPI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NAKOUTI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RWAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NAKINI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FIFOCON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EPRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for NBUSYBK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTSEQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UNDERFI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OVERFI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CFGOK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for UVREGE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VBUSTE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OTGPADE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FRZCLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USBE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for VBUSTI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WDPL_A","synthetic":true,"types":[]},{"text":"impl Send for Peripherals","synthetic":true,"types":[]},{"text":"impl Send for Interrupt","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ACIS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADPS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BIN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADTS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for REFS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for REFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MUX_A","synthetic":true,"types":[]},{"text":"impl Send for REFS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLKPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLKPCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CLKPS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BODS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BODSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EXTRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OSCCAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PLLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCKE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRADC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRUSI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTIM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTIM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for EEPM_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INTF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ISC0_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SELFPRGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RSTDISBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for LB_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PSR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WGM0_A","synthetic":true,"types":[]},{"text":"impl Send for COM0B_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CS0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOV0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCF0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCF0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTVL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTVH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTVL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTVH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DTPS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PSR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PWM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for COM1B_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PWM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CTC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CS1_A","synthetic":true,"types":[]},{"text":"impl Send for COM1A_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCF1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCF1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USITC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USICLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USICS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USIWM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USIOIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USISIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for USICS_A","synthetic":true,"types":[]},{"text":"impl Send for USIWM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USICNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USIPF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USIOIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USISIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WDPL_A","synthetic":true,"types":[]},{"text":"impl Send for Peripherals","synthetic":true,"types":[]},{"text":"impl Send for Interrupt","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ACIS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADPS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADTS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for REFS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MUX_A","synthetic":true,"types":[]},{"text":"impl Send for REFS0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC5D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC6D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC7D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLKPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLKPCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CLKPS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BODSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BODS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EXTRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OSCCAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PUDA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PUDB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PUDC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PUDD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BBMA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BBMB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BBMC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BBMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRADC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRSPI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTIM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTIM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTWI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SELFPRGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGERS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGWRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RFLB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CTPB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RWWSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for EEPM_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ISC0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SELFPRGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RSTDISBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for LB_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DORD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SPR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPI2X_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CTC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CS0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for COM1B_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICES1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICNC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CS1_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ICIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWAM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWGCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWSTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWSTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWEA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWHS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TWPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for TWPS_A","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WDPL_A","synthetic":true,"types":[]},{"text":"impl&lt;U:&nbsp;Send, REG&gt; Send for Reg&lt;U, REG&gt;","synthetic":false,"types":[]},{"text":"impl Send for AC","synthetic":false,"types":[]},{"text":"impl Send for ADC","synthetic":false,"types":[]},{"text":"impl Send for BOOT_LOAD","synthetic":false,"types":[]},{"text":"impl Send for CPU","synthetic":false,"types":[]},{"text":"impl Send for EEPROM","synthetic":false,"types":[]},{"text":"impl Send for EXINT","synthetic":false,"types":[]},{"text":"impl Send for FUSE","synthetic":false,"types":[]},{"text":"impl Send for JTAG","synthetic":false,"types":[]},{"text":"impl Send for LOCKBIT","synthetic":false,"types":[]},{"text":"impl Send for PORTA","synthetic":false,"types":[]},{"text":"impl Send for PORTB","synthetic":false,"types":[]},{"text":"impl Send for PORTC","synthetic":false,"types":[]},{"text":"impl Send for PORTD","synthetic":false,"types":[]},{"text":"impl Send for PORTE","synthetic":false,"types":[]},{"text":"impl Send for PORTF","synthetic":false,"types":[]},{"text":"impl Send for PORTG","synthetic":false,"types":[]},{"text":"impl Send for PORTH","synthetic":false,"types":[]},{"text":"impl Send for PORTJ","synthetic":false,"types":[]},{"text":"impl Send for PORTK","synthetic":false,"types":[]},{"text":"impl Send for PORTL","synthetic":false,"types":[]},{"text":"impl Send for SPI","synthetic":false,"types":[]},{"text":"impl Send for TC0","synthetic":false,"types":[]},{"text":"impl Send for TC1","synthetic":false,"types":[]},{"text":"impl Send for TC2","synthetic":false,"types":[]},{"text":"impl Send for TC3","synthetic":false,"types":[]},{"text":"impl Send for TC4","synthetic":false,"types":[]},{"text":"impl Send for TC5","synthetic":false,"types":[]},{"text":"impl Send for TWI","synthetic":false,"types":[]},{"text":"impl Send for USART0","synthetic":false,"types":[]},{"text":"impl Send for USART1","synthetic":false,"types":[]},{"text":"impl Send for USART2","synthetic":false,"types":[]},{"text":"impl Send for USART3","synthetic":false,"types":[]},{"text":"impl Send for WDT","synthetic":false,"types":[]},{"text":"impl Send for AC","synthetic":false,"types":[]},{"text":"impl Send for ADC","synthetic":false,"types":[]},{"text":"impl Send for BOOT_LOAD","synthetic":false,"types":[]},{"text":"impl Send for CPU","synthetic":false,"types":[]},{"text":"impl Send for EEPROM","synthetic":false,"types":[]},{"text":"impl Send for EXINT","synthetic":false,"types":[]},{"text":"impl Send for FUSE","synthetic":false,"types":[]},{"text":"impl Send for JTAG","synthetic":false,"types":[]},{"text":"impl Send for LOCKBIT","synthetic":false,"types":[]},{"text":"impl Send for PORTA","synthetic":false,"types":[]},{"text":"impl Send for PORTB","synthetic":false,"types":[]},{"text":"impl Send for PORTC","synthetic":false,"types":[]},{"text":"impl Send for PORTD","synthetic":false,"types":[]},{"text":"impl Send for PORTE","synthetic":false,"types":[]},{"text":"impl Send for PORTF","synthetic":false,"types":[]},{"text":"impl Send for PORTG","synthetic":false,"types":[]},{"text":"impl Send for PORTH","synthetic":false,"types":[]},{"text":"impl Send for PORTJ","synthetic":false,"types":[]},{"text":"impl Send for PORTK","synthetic":false,"types":[]},{"text":"impl Send for PORTL","synthetic":false,"types":[]},{"text":"impl Send for SPI","synthetic":false,"types":[]},{"text":"impl Send for TC0","synthetic":false,"types":[]},{"text":"impl Send for TC1","synthetic":false,"types":[]},{"text":"impl Send for TC2","synthetic":false,"types":[]},{"text":"impl Send for TC3","synthetic":false,"types":[]},{"text":"impl Send for TC4","synthetic":false,"types":[]},{"text":"impl Send for TC5","synthetic":false,"types":[]},{"text":"impl Send for TWI","synthetic":false,"types":[]},{"text":"impl Send for USART0","synthetic":false,"types":[]},{"text":"impl Send for USART1","synthetic":false,"types":[]},{"text":"impl Send for USART2","synthetic":false,"types":[]},{"text":"impl Send for USART3","synthetic":false,"types":[]},{"text":"impl Send for WDT","synthetic":false,"types":[]},{"text":"impl Send for AC","synthetic":false,"types":[]},{"text":"impl Send for ADC","synthetic":false,"types":[]},{"text":"impl Send for CPU","synthetic":false,"types":[]},{"text":"impl Send for EEPROM","synthetic":false,"types":[]},{"text":"impl Send for EXINT","synthetic":false,"types":[]},{"text":"impl Send for FUSE","synthetic":false,"types":[]},{"text":"impl Send for LOCKBIT","synthetic":false,"types":[]},{"text":"impl Send for PORTB","synthetic":false,"types":[]},{"text":"impl Send for PORTC","synthetic":false,"types":[]},{"text":"impl Send for PORTD","synthetic":false,"types":[]},{"text":"impl Send for SPI","synthetic":false,"types":[]},{"text":"impl Send for TC0","synthetic":false,"types":[]},{"text":"impl Send for TC1","synthetic":false,"types":[]},{"text":"impl Send for TC2","synthetic":false,"types":[]},{"text":"impl Send for TWI","synthetic":false,"types":[]},{"text":"impl Send for USART0","synthetic":false,"types":[]},{"text":"impl Send for WDT","synthetic":false,"types":[]},{"text":"impl Send for AC","synthetic":false,"types":[]},{"text":"impl Send for ADC","synthetic":false,"types":[]},{"text":"impl Send for BOOT_LOAD","synthetic":false,"types":[]},{"text":"impl Send for CPU","synthetic":false,"types":[]},{"text":"impl Send for EEPROM","synthetic":false,"types":[]},{"text":"impl Send for EXINT","synthetic":false,"types":[]},{"text":"impl Send for FUSE","synthetic":false,"types":[]},{"text":"impl Send for JTAG","synthetic":false,"types":[]},{"text":"impl Send for LOCKBIT","synthetic":false,"types":[]},{"text":"impl Send for PLL","synthetic":false,"types":[]},{"text":"impl Send for PORTB","synthetic":false,"types":[]},{"text":"impl Send for PORTC","synthetic":false,"types":[]},{"text":"impl Send for PORTD","synthetic":false,"types":[]},{"text":"impl Send for PORTE","synthetic":false,"types":[]},{"text":"impl Send for PORTF","synthetic":false,"types":[]},{"text":"impl Send for SPI","synthetic":false,"types":[]},{"text":"impl Send for TC0","synthetic":false,"types":[]},{"text":"impl Send for TC1","synthetic":false,"types":[]},{"text":"impl Send for TC3","synthetic":false,"types":[]},{"text":"impl Send for TC4","synthetic":false,"types":[]},{"text":"impl Send for TWI","synthetic":false,"types":[]},{"text":"impl Send for USART1","synthetic":false,"types":[]},{"text":"impl Send for USB_DEVICE","synthetic":false,"types":[]},{"text":"impl Send for WDT","synthetic":false,"types":[]},{"text":"impl Send for AC","synthetic":false,"types":[]},{"text":"impl Send for ADC","synthetic":false,"types":[]},{"text":"impl Send for BOOT_LOAD","synthetic":false,"types":[]},{"text":"impl Send for CPU","synthetic":false,"types":[]},{"text":"impl Send for EEPROM","synthetic":false,"types":[]},{"text":"impl Send for EXINT","synthetic":false,"types":[]},{"text":"impl Send for FUSE","synthetic":false,"types":[]},{"text":"impl Send for LOCKBIT","synthetic":false,"types":[]},{"text":"impl Send for PORTB","synthetic":false,"types":[]},{"text":"impl Send for TC0","synthetic":false,"types":[]},{"text":"impl Send for TC1","synthetic":false,"types":[]},{"text":"impl Send for USI","synthetic":false,"types":[]},{"text":"impl Send for WDT","synthetic":false,"types":[]},{"text":"impl Send for AC","synthetic":false,"types":[]},{"text":"impl Send for ADC","synthetic":false,"types":[]},{"text":"impl Send for CPU","synthetic":false,"types":[]},{"text":"impl Send for EEPROM","synthetic":false,"types":[]},{"text":"impl Send for EXINT","synthetic":false,"types":[]},{"text":"impl Send for FUSE","synthetic":false,"types":[]},{"text":"impl Send for LOCKBIT","synthetic":false,"types":[]},{"text":"impl Send for PORTA","synthetic":false,"types":[]},{"text":"impl Send for PORTB","synthetic":false,"types":[]},{"text":"impl Send for PORTC","synthetic":false,"types":[]},{"text":"impl Send for PORTD","synthetic":false,"types":[]},{"text":"impl Send for SPI","synthetic":false,"types":[]},{"text":"impl Send for TC0","synthetic":false,"types":[]},{"text":"impl Send for TC1","synthetic":false,"types":[]},{"text":"impl Send for TWI","synthetic":false,"types":[]},{"text":"impl Send for WDT","synthetic":false,"types":[]}];
implementors["avr_hal_generic"] = [{"text":"impl Send for MHz24","synthetic":true,"types":[]},{"text":"impl Send for MHz20","synthetic":true,"types":[]},{"text":"impl Send for MHz16","synthetic":true,"types":[]},{"text":"impl Send for MHz12","synthetic":true,"types":[]},{"text":"impl Send for MHz8","synthetic":true,"types":[]},{"text":"impl Send for MHz1","synthetic":true,"types":[]},{"text":"impl&lt;SPEED&gt; Send for Delay&lt;SPEED&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;SPEED: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Send for Input&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Output","synthetic":true,"types":[]},{"text":"impl Send for Analog","synthetic":true,"types":[]},{"text":"impl&lt;TIMER&gt; Send for Pwm&lt;TIMER&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;TIMER: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Floating","synthetic":true,"types":[]},{"text":"impl Send for PullUp","synthetic":true,"types":[]},{"text":"impl Send for Error","synthetic":true,"types":[]},{"text":"impl Send for Direction","synthetic":true,"types":[]},{"text":"impl Send for Settings","synthetic":true,"types":[]},{"text":"impl Send for SerialClockRate","synthetic":true,"types":[]},{"text":"impl Send for DataOrder","synthetic":true,"types":[]},{"text":"impl Send for AdcSettings","synthetic":true,"types":[]},{"text":"impl Send for ClockRateDivision","synthetic":true,"types":[]},{"text":"impl Send for ReferenceVoltage","synthetic":true,"types":[]},{"text":"impl Send for Prescaler","synthetic":true,"types":[]}];
implementors["bare_metal"] = [{"text":"impl&lt;T&gt; !Send for Peripheral&lt;T&gt;","synthetic":true,"types":[]},{"text":"impl Send for CriticalSection","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Send for Mutex&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["embedded_hal"] = [{"text":"impl Send for Direction","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Send for OldOutputPin&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Send for OldInputPin&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Mode","synthetic":true,"types":[]},{"text":"impl Send for Polarity","synthetic":true,"types":[]},{"text":"impl Send for Phase","synthetic":true,"types":[]}];
implementors["nb"] = [{"text":"impl&lt;E&gt; Send for Error&lt;E&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;E: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["proc_macro2"] = [{"text":"impl !Send for TokenStream","synthetic":true,"types":[]},{"text":"impl !Send for LexError","synthetic":true,"types":[]},{"text":"impl !Send for Span","synthetic":true,"types":[]},{"text":"impl !Send for Group","synthetic":true,"types":[]},{"text":"impl !Send for Punct","synthetic":true,"types":[]},{"text":"impl !Send for Ident","synthetic":true,"types":[]},{"text":"impl !Send for Literal","synthetic":true,"types":[]},{"text":"impl !Send for TokenTree","synthetic":true,"types":[]},{"text":"impl Send for Delimiter","synthetic":true,"types":[]},{"text":"impl Send for Spacing","synthetic":true,"types":[]},{"text":"impl !Send for IntoIter","synthetic":true,"types":[]}];
implementors["syn"] = [{"text":"impl !Send for Attribute","synthetic":true,"types":[]},{"text":"impl !Send for MetaList","synthetic":true,"types":[]},{"text":"impl !Send for MetaNameValue","synthetic":true,"types":[]},{"text":"impl !Send for Field","synthetic":true,"types":[]},{"text":"impl !Send for FieldsNamed","synthetic":true,"types":[]},{"text":"impl !Send for FieldsUnnamed","synthetic":true,"types":[]},{"text":"impl !Send for Variant","synthetic":true,"types":[]},{"text":"impl !Send for VisCrate","synthetic":true,"types":[]},{"text":"impl !Send for VisPublic","synthetic":true,"types":[]},{"text":"impl !Send for VisRestricted","synthetic":true,"types":[]},{"text":"impl !Send for Arm","synthetic":true,"types":[]},{"text":"impl !Send for FieldValue","synthetic":true,"types":[]},{"text":"impl !Send for Label","synthetic":true,"types":[]},{"text":"impl !Send for MethodTurbofish","synthetic":true,"types":[]},{"text":"impl !Send for ExprArray","synthetic":true,"types":[]},{"text":"impl !Send for ExprAssign","synthetic":true,"types":[]},{"text":"impl !Send for ExprAssignOp","synthetic":true,"types":[]},{"text":"impl !Send for ExprAsync","synthetic":true,"types":[]},{"text":"impl !Send for ExprAwait","synthetic":true,"types":[]},{"text":"impl !Send for ExprBinary","synthetic":true,"types":[]},{"text":"impl !Send for ExprBlock","synthetic":true,"types":[]},{"text":"impl !Send for ExprBox","synthetic":true,"types":[]},{"text":"impl !Send for ExprBreak","synthetic":true,"types":[]},{"text":"impl !Send for ExprCall","synthetic":true,"types":[]},{"text":"impl !Send for ExprCast","synthetic":true,"types":[]},{"text":"impl !Send for ExprClosure","synthetic":true,"types":[]},{"text":"impl !Send for ExprContinue","synthetic":true,"types":[]},{"text":"impl !Send for ExprField","synthetic":true,"types":[]},{"text":"impl !Send for ExprForLoop","synthetic":true,"types":[]},{"text":"impl !Send for ExprGroup","synthetic":true,"types":[]},{"text":"impl !Send for ExprIf","synthetic":true,"types":[]},{"text":"impl !Send for ExprIndex","synthetic":true,"types":[]},{"text":"impl !Send for ExprLet","synthetic":true,"types":[]},{"text":"impl !Send for ExprLit","synthetic":true,"types":[]},{"text":"impl !Send for ExprLoop","synthetic":true,"types":[]},{"text":"impl !Send for ExprMacro","synthetic":true,"types":[]},{"text":"impl !Send for ExprMatch","synthetic":true,"types":[]},{"text":"impl !Send for ExprMethodCall","synthetic":true,"types":[]},{"text":"impl !Send for ExprParen","synthetic":true,"types":[]},{"text":"impl !Send for ExprPath","synthetic":true,"types":[]},{"text":"impl !Send for ExprRange","synthetic":true,"types":[]},{"text":"impl !Send for ExprReference","synthetic":true,"types":[]},{"text":"impl !Send for ExprRepeat","synthetic":true,"types":[]},{"text":"impl !Send for ExprReturn","synthetic":true,"types":[]},{"text":"impl !Send for ExprStruct","synthetic":true,"types":[]},{"text":"impl !Send for ExprTry","synthetic":true,"types":[]},{"text":"impl !Send for ExprTryBlock","synthetic":true,"types":[]},{"text":"impl !Send for ExprTuple","synthetic":true,"types":[]},{"text":"impl !Send for ExprType","synthetic":true,"types":[]},{"text":"impl !Send for ExprUnary","synthetic":true,"types":[]},{"text":"impl !Send for ExprUnsafe","synthetic":true,"types":[]},{"text":"impl !Send for ExprWhile","synthetic":true,"types":[]},{"text":"impl !Send for ExprYield","synthetic":true,"types":[]},{"text":"impl !Send for Index","synthetic":true,"types":[]},{"text":"impl !Send for BoundLifetimes","synthetic":true,"types":[]},{"text":"impl !Send for ConstParam","synthetic":true,"types":[]},{"text":"impl !Send for Generics","synthetic":true,"types":[]},{"text":"impl !Send for LifetimeDef","synthetic":true,"types":[]},{"text":"impl !Send for PredicateEq","synthetic":true,"types":[]},{"text":"impl !Send for PredicateLifetime","synthetic":true,"types":[]},{"text":"impl !Send for PredicateType","synthetic":true,"types":[]},{"text":"impl !Send for TraitBound","synthetic":true,"types":[]},{"text":"impl !Send for TypeParam","synthetic":true,"types":[]},{"text":"impl !Send for WhereClause","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; !Send for ImplGenerics&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; !Send for Turbofish&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; !Send for TypeGenerics&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl !Send for ForeignItemFn","synthetic":true,"types":[]},{"text":"impl !Send for ForeignItemMacro","synthetic":true,"types":[]},{"text":"impl !Send for ForeignItemStatic","synthetic":true,"types":[]},{"text":"impl !Send for ForeignItemType","synthetic":true,"types":[]},{"text":"impl !Send for ImplItemConst","synthetic":true,"types":[]},{"text":"impl !Send for ImplItemMacro","synthetic":true,"types":[]},{"text":"impl !Send for ImplItemMethod","synthetic":true,"types":[]},{"text":"impl !Send for ImplItemType","synthetic":true,"types":[]},{"text":"impl !Send for ItemConst","synthetic":true,"types":[]},{"text":"impl !Send for ItemEnum","synthetic":true,"types":[]},{"text":"impl !Send for ItemExternCrate","synthetic":true,"types":[]},{"text":"impl !Send for ItemFn","synthetic":true,"types":[]},{"text":"impl !Send for ItemForeignMod","synthetic":true,"types":[]},{"text":"impl !Send for ItemImpl","synthetic":true,"types":[]},{"text":"impl !Send for ItemMacro","synthetic":true,"types":[]},{"text":"impl !Send for ItemMacro2","synthetic":true,"types":[]},{"text":"impl !Send for ItemMod","synthetic":true,"types":[]},{"text":"impl !Send for ItemStatic","synthetic":true,"types":[]},{"text":"impl !Send for ItemStruct","synthetic":true,"types":[]},{"text":"impl !Send for ItemTrait","synthetic":true,"types":[]},{"text":"impl !Send for ItemTraitAlias","synthetic":true,"types":[]},{"text":"impl !Send for ItemType","synthetic":true,"types":[]},{"text":"impl !Send for ItemUnion","synthetic":true,"types":[]},{"text":"impl !Send for ItemUse","synthetic":true,"types":[]},{"text":"impl !Send for Receiver","synthetic":true,"types":[]},{"text":"impl !Send for Signature","synthetic":true,"types":[]},{"text":"impl !Send for TraitItemConst","synthetic":true,"types":[]},{"text":"impl !Send for TraitItemMacro","synthetic":true,"types":[]},{"text":"impl !Send for TraitItemMethod","synthetic":true,"types":[]},{"text":"impl !Send for TraitItemType","synthetic":true,"types":[]},{"text":"impl !Send for UseGlob","synthetic":true,"types":[]},{"text":"impl !Send for UseGroup","synthetic":true,"types":[]},{"text":"impl !Send for UseName","synthetic":true,"types":[]},{"text":"impl !Send for UsePath","synthetic":true,"types":[]},{"text":"impl !Send for UseRename","synthetic":true,"types":[]},{"text":"impl !Send for File","synthetic":true,"types":[]},{"text":"impl !Send for Lifetime","synthetic":true,"types":[]},{"text":"impl !Send for LitBool","synthetic":true,"types":[]},{"text":"impl !Send for LitByte","synthetic":true,"types":[]},{"text":"impl !Send for LitByteStr","synthetic":true,"types":[]},{"text":"impl !Send for LitChar","synthetic":true,"types":[]},{"text":"impl !Send for LitFloat","synthetic":true,"types":[]},{"text":"impl !Send for LitInt","synthetic":true,"types":[]},{"text":"impl !Send for LitStr","synthetic":true,"types":[]},{"text":"impl !Send for Macro","synthetic":true,"types":[]},{"text":"impl !Send for DataEnum","synthetic":true,"types":[]},{"text":"impl !Send for DataStruct","synthetic":true,"types":[]},{"text":"impl !Send for DataUnion","synthetic":true,"types":[]},{"text":"impl !Send for DeriveInput","synthetic":true,"types":[]},{"text":"impl !Send for Block","synthetic":true,"types":[]},{"text":"impl !Send for Local","synthetic":true,"types":[]},{"text":"impl !Send for Abi","synthetic":true,"types":[]},{"text":"impl !Send for BareFnArg","synthetic":true,"types":[]},{"text":"impl !Send for TypeArray","synthetic":true,"types":[]},{"text":"impl !Send for TypeBareFn","synthetic":true,"types":[]},{"text":"impl !Send for TypeGroup","synthetic":true,"types":[]},{"text":"impl !Send for TypeImplTrait","synthetic":true,"types":[]},{"text":"impl !Send for TypeInfer","synthetic":true,"types":[]},{"text":"impl !Send for TypeMacro","synthetic":true,"types":[]},{"text":"impl !Send for TypeNever","synthetic":true,"types":[]},{"text":"impl !Send for TypeParen","synthetic":true,"types":[]},{"text":"impl !Send for TypePath","synthetic":true,"types":[]},{"text":"impl !Send for TypePtr","synthetic":true,"types":[]},{"text":"impl !Send for TypeReference","synthetic":true,"types":[]},{"text":"impl !Send for TypeSlice","synthetic":true,"types":[]},{"text":"impl !Send for TypeTraitObject","synthetic":true,"types":[]},{"text":"impl !Send for TypeTuple","synthetic":true,"types":[]},{"text":"impl !Send for Variadic","synthetic":true,"types":[]},{"text":"impl !Send for FieldPat","synthetic":true,"types":[]},{"text":"impl !Send for PatBox","synthetic":true,"types":[]},{"text":"impl !Send for PatIdent","synthetic":true,"types":[]},{"text":"impl !Send for PatLit","synthetic":true,"types":[]},{"text":"impl !Send for PatMacro","synthetic":true,"types":[]},{"text":"impl !Send for PatOr","synthetic":true,"types":[]},{"text":"impl !Send for PatPath","synthetic":true,"types":[]},{"text":"impl !Send for PatRange","synthetic":true,"types":[]},{"text":"impl !Send for PatReference","synthetic":true,"types":[]},{"text":"impl !Send for PatRest","synthetic":true,"types":[]},{"text":"impl !Send for PatSlice","synthetic":true,"types":[]},{"text":"impl !Send for PatStruct","synthetic":true,"types":[]},{"text":"impl !Send for PatTuple","synthetic":true,"types":[]},{"text":"impl !Send for PatTupleStruct","synthetic":true,"types":[]},{"text":"impl !Send for PatType","synthetic":true,"types":[]},{"text":"impl !Send for PatWild","synthetic":true,"types":[]},{"text":"impl !Send for AngleBracketedGenericArguments","synthetic":true,"types":[]},{"text":"impl !Send for Binding","synthetic":true,"types":[]},{"text":"impl !Send for Constraint","synthetic":true,"types":[]},{"text":"impl !Send for ParenthesizedGenericArguments","synthetic":true,"types":[]},{"text":"impl !Send for Path","synthetic":true,"types":[]},{"text":"impl !Send for PathSegment","synthetic":true,"types":[]},{"text":"impl !Send for QSelf","synthetic":true,"types":[]},{"text":"impl Send for Error","synthetic":true,"types":[]},{"text":"impl !Send for AttrStyle","synthetic":true,"types":[]},{"text":"impl !Send for Meta","synthetic":true,"types":[]},{"text":"impl !Send for NestedMeta","synthetic":true,"types":[]},{"text":"impl !Send for Fields","synthetic":true,"types":[]},{"text":"impl !Send for Visibility","synthetic":true,"types":[]},{"text":"impl !Send for GenericMethodArgument","synthetic":true,"types":[]},{"text":"impl !Send for RangeLimits","synthetic":true,"types":[]},{"text":"impl !Send for Expr","synthetic":true,"types":[]},{"text":"impl !Send for Member","synthetic":true,"types":[]},{"text":"impl !Send for GenericParam","synthetic":true,"types":[]},{"text":"impl !Send for TraitBoundModifier","synthetic":true,"types":[]},{"text":"impl !Send for TypeParamBound","synthetic":true,"types":[]},{"text":"impl !Send for WherePredicate","synthetic":true,"types":[]},{"text":"impl !Send for FnArg","synthetic":true,"types":[]},{"text":"impl !Send for ForeignItem","synthetic":true,"types":[]},{"text":"impl !Send for ImplItem","synthetic":true,"types":[]},{"text":"impl !Send for Item","synthetic":true,"types":[]},{"text":"impl !Send for TraitItem","synthetic":true,"types":[]},{"text":"impl !Send for UseTree","synthetic":true,"types":[]},{"text":"impl !Send for Lit","synthetic":true,"types":[]},{"text":"impl Send for StrStyle","synthetic":true,"types":[]},{"text":"impl !Send for MacroDelimiter","synthetic":true,"types":[]},{"text":"impl !Send for Data","synthetic":true,"types":[]},{"text":"impl !Send for BinOp","synthetic":true,"types":[]},{"text":"impl !Send for UnOp","synthetic":true,"types":[]},{"text":"impl !Send for Stmt","synthetic":true,"types":[]},{"text":"impl !Send for ReturnType","synthetic":true,"types":[]},{"text":"impl !Send for Type","synthetic":true,"types":[]},{"text":"impl !Send for Pat","synthetic":true,"types":[]},{"text":"impl !Send for GenericArgument","synthetic":true,"types":[]},{"text":"impl !Send for PathArguments","synthetic":true,"types":[]},{"text":"impl !Send for Underscore","synthetic":true,"types":[]},{"text":"impl !Send for Abstract","synthetic":true,"types":[]},{"text":"impl !Send for As","synthetic":true,"types":[]},{"text":"impl !Send for Async","synthetic":true,"types":[]},{"text":"impl !Send for Auto","synthetic":true,"types":[]},{"text":"impl !Send for Await","synthetic":true,"types":[]},{"text":"impl !Send for Become","synthetic":true,"types":[]},{"text":"impl !Send for Box","synthetic":true,"types":[]},{"text":"impl !Send for Break","synthetic":true,"types":[]},{"text":"impl !Send for Const","synthetic":true,"types":[]},{"text":"impl !Send for Continue","synthetic":true,"types":[]},{"text":"impl !Send for Crate","synthetic":true,"types":[]},{"text":"impl !Send for Default","synthetic":true,"types":[]},{"text":"impl !Send for Do","synthetic":true,"types":[]},{"text":"impl !Send for Dyn","synthetic":true,"types":[]},{"text":"impl !Send for Else","synthetic":true,"types":[]},{"text":"impl !Send for Enum","synthetic":true,"types":[]},{"text":"impl !Send for Extern","synthetic":true,"types":[]},{"text":"impl !Send for Final","synthetic":true,"types":[]},{"text":"impl !Send for Fn","synthetic":true,"types":[]},{"text":"impl !Send for For","synthetic":true,"types":[]},{"text":"impl !Send for If","synthetic":true,"types":[]},{"text":"impl !Send for Impl","synthetic":true,"types":[]},{"text":"impl !Send for In","synthetic":true,"types":[]},{"text":"impl !Send for Let","synthetic":true,"types":[]},{"text":"impl !Send for Loop","synthetic":true,"types":[]},{"text":"impl !Send for Macro","synthetic":true,"types":[]},{"text":"impl !Send for Match","synthetic":true,"types":[]},{"text":"impl !Send for Mod","synthetic":true,"types":[]},{"text":"impl !Send for Move","synthetic":true,"types":[]},{"text":"impl !Send for Mut","synthetic":true,"types":[]},{"text":"impl !Send for Override","synthetic":true,"types":[]},{"text":"impl !Send for Priv","synthetic":true,"types":[]},{"text":"impl !Send for Pub","synthetic":true,"types":[]},{"text":"impl !Send for Ref","synthetic":true,"types":[]},{"text":"impl !Send for Return","synthetic":true,"types":[]},{"text":"impl !Send for SelfType","synthetic":true,"types":[]},{"text":"impl !Send for SelfValue","synthetic":true,"types":[]},{"text":"impl !Send for Static","synthetic":true,"types":[]},{"text":"impl !Send for Struct","synthetic":true,"types":[]},{"text":"impl !Send for Super","synthetic":true,"types":[]},{"text":"impl !Send for Trait","synthetic":true,"types":[]},{"text":"impl !Send for Try","synthetic":true,"types":[]},{"text":"impl !Send for Type","synthetic":true,"types":[]},{"text":"impl !Send for Typeof","synthetic":true,"types":[]},{"text":"impl !Send for Union","synthetic":true,"types":[]},{"text":"impl !Send for Unsafe","synthetic":true,"types":[]},{"text":"impl !Send for Unsized","synthetic":true,"types":[]},{"text":"impl !Send for Use","synthetic":true,"types":[]},{"text":"impl !Send for Virtual","synthetic":true,"types":[]},{"text":"impl !Send for Where","synthetic":true,"types":[]},{"text":"impl !Send for While","synthetic":true,"types":[]},{"text":"impl !Send for Yield","synthetic":true,"types":[]},{"text":"impl !Send for Add","synthetic":true,"types":[]},{"text":"impl !Send for AddEq","synthetic":true,"types":[]},{"text":"impl !Send for And","synthetic":true,"types":[]},{"text":"impl !Send for AndAnd","synthetic":true,"types":[]},{"text":"impl !Send for AndEq","synthetic":true,"types":[]},{"text":"impl !Send for At","synthetic":true,"types":[]},{"text":"impl !Send for Bang","synthetic":true,"types":[]},{"text":"impl !Send for Caret","synthetic":true,"types":[]},{"text":"impl !Send for CaretEq","synthetic":true,"types":[]},{"text":"impl !Send for Colon","synthetic":true,"types":[]},{"text":"impl !Send for Colon2","synthetic":true,"types":[]},{"text":"impl !Send for Comma","synthetic":true,"types":[]},{"text":"impl !Send for Div","synthetic":true,"types":[]},{"text":"impl !Send for DivEq","synthetic":true,"types":[]},{"text":"impl !Send for Dollar","synthetic":true,"types":[]},{"text":"impl !Send for Dot","synthetic":true,"types":[]},{"text":"impl !Send for Dot2","synthetic":true,"types":[]},{"text":"impl !Send for Dot3","synthetic":true,"types":[]},{"text":"impl !Send for DotDotEq","synthetic":true,"types":[]},{"text":"impl !Send for Eq","synthetic":true,"types":[]},{"text":"impl !Send for EqEq","synthetic":true,"types":[]},{"text":"impl !Send for Ge","synthetic":true,"types":[]},{"text":"impl !Send for Gt","synthetic":true,"types":[]},{"text":"impl !Send for Le","synthetic":true,"types":[]},{"text":"impl !Send for Lt","synthetic":true,"types":[]},{"text":"impl !Send for MulEq","synthetic":true,"types":[]},{"text":"impl !Send for Ne","synthetic":true,"types":[]},{"text":"impl !Send for Or","synthetic":true,"types":[]},{"text":"impl !Send for OrEq","synthetic":true,"types":[]},{"text":"impl !Send for OrOr","synthetic":true,"types":[]},{"text":"impl !Send for Pound","synthetic":true,"types":[]},{"text":"impl !Send for Question","synthetic":true,"types":[]},{"text":"impl !Send for RArrow","synthetic":true,"types":[]},{"text":"impl !Send for LArrow","synthetic":true,"types":[]},{"text":"impl !Send for Rem","synthetic":true,"types":[]},{"text":"impl !Send for RemEq","synthetic":true,"types":[]},{"text":"impl !Send for FatArrow","synthetic":true,"types":[]},{"text":"impl !Send for Semi","synthetic":true,"types":[]},{"text":"impl !Send for Shl","synthetic":true,"types":[]},{"text":"impl !Send for ShlEq","synthetic":true,"types":[]},{"text":"impl !Send for Shr","synthetic":true,"types":[]},{"text":"impl !Send for ShrEq","synthetic":true,"types":[]},{"text":"impl !Send for Star","synthetic":true,"types":[]},{"text":"impl !Send for Sub","synthetic":true,"types":[]},{"text":"impl !Send for SubEq","synthetic":true,"types":[]},{"text":"impl !Send for Tilde","synthetic":true,"types":[]},{"text":"impl !Send for Brace","synthetic":true,"types":[]},{"text":"impl !Send for Bracket","synthetic":true,"types":[]},{"text":"impl !Send for Paren","synthetic":true,"types":[]},{"text":"impl !Send for Group","synthetic":true,"types":[]},{"text":"impl !Send for TokenBuffer","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; !Send for Cursor&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;T, P&gt; Send for Punctuated&lt;T, P&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;P: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a, T, P&gt; Send for Pairs&lt;'a, T, P&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;P: Sync,<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Sync,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a, T, P&gt; Send for PairsMut&lt;'a, T, P&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;P: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T, P&gt; Send for IntoPairs&lt;T, P&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;P: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Send for IntoIter&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a, T&gt; !Send for Iter&lt;'a, T&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a, T&gt; !Send for IterMut&lt;'a, T&gt;","synthetic":true,"types":[]},{"text":"impl&lt;T, P&gt; Send for Pair&lt;T, P&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;P: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; !Send for Lookahead1&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; !Send for ParseBuffer&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'c, 'a&gt; !Send for StepCursor&lt;'c, 'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for Nothing","synthetic":true,"types":[]}];
implementors["trinket"] = [{"text":"impl Send for DDR","synthetic":true,"types":[]},{"text":"impl Send for Pins","synthetic":true,"types":[]}];
implementors["ufmt"] = [{"text":"impl&lt;'f, 'w, W:&nbsp;?Sized&gt; Send for DebugList&lt;'f, 'w, W&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;W: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'f, 'w, W:&nbsp;?Sized&gt; Send for DebugMap&lt;'f, 'w, W&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;W: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'f, 'w, W:&nbsp;?Sized&gt; Send for DebugStruct&lt;'f, 'w, W&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;W: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'f, 'w, W:&nbsp;?Sized&gt; Send for DebugTuple&lt;'f, 'w, W&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;W: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'w, W:&nbsp;?Sized&gt; Send for Formatter&lt;'w, W&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;W: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["vcell"] = [{"text":"impl&lt;T&gt; Send for VolatileCell&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["void"] = [{"text":"impl Send for Void","synthetic":true,"types":[]}];
if (window.register_implementors) {window.register_implementors(implementors);} else {window.pending_implementors = implementors;}})()