

================================================================
== Vivado HLS Report for 'relu_R1'
================================================================
* Date:           Thu Mar 19 11:35:57 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn3_Accuracy
* Solution:       solution_data3208
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.719|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2356|  2356|  2356|  2356|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+------+------+----------+-----------+-----------+------+----------+
        |           |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+------+------+----------+-----------+-----------+------+----------+
        |- OFM_ROW  |  2354|  2354|        17|         14|          1|   168|    yes   |
        +-----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   2084|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    683|    -|
|Register         |        -|      -|     960|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     960|   2767|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln14_fu_944_p2         |     +    |      0|  0|  15|           8|           1|
    |add_ln203_22_fu_1161_p2    |     +    |      0|  0|  17|           3|          13|
    |add_ln203_23_fu_1172_p2    |     +    |      0|  0|  17|           3|          13|
    |add_ln203_24_fu_1259_p2    |     +    |      0|  0|  17|           3|          13|
    |add_ln203_25_fu_1270_p2    |     +    |      0|  0|  17|           3|          13|
    |add_ln203_26_fu_1325_p2    |     +    |      0|  0|  17|           4|          13|
    |add_ln203_27_fu_1336_p2    |     +    |      0|  0|  17|           4|          13|
    |add_ln203_28_fu_1391_p2    |     +    |      0|  0|  17|           4|          13|
    |add_ln203_29_fu_1402_p2    |     +    |      0|  0|  17|           4|          13|
    |add_ln203_30_fu_1457_p2    |     +    |      0|  0|  17|           4|          13|
    |add_ln203_31_fu_1468_p2    |     +    |      0|  0|  17|           4|          13|
    |add_ln203_32_fu_1523_p2    |     +    |      0|  0|  17|           4|          13|
    |add_ln203_33_fu_1534_p2    |     +    |      0|  0|  17|           4|          13|
    |add_ln203_34_fu_1589_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_35_fu_1600_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_36_fu_1655_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_37_fu_1666_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_38_fu_1721_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_39_fu_1732_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_40_fu_1787_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_41_fu_1798_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_42_fu_1853_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_43_fu_1864_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_44_fu_1924_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_45_fu_1935_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_46_fu_1183_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln203_47_fu_1347_p2    |     +    |      0|  0|  19|           3|          14|
    |add_ln203_48_fu_1357_p2    |     +    |      0|  0|  19|           3|          14|
    |add_ln203_49_fu_1413_p2    |     +    |      0|  0|  19|           3|          14|
    |add_ln203_50_fu_1423_p2    |     +    |      0|  0|  19|           3|          14|
    |add_ln203_51_fu_1479_p2    |     +    |      0|  0|  19|           4|          14|
    |add_ln203_52_fu_1489_p2    |     +    |      0|  0|  19|           4|          14|
    |add_ln203_53_fu_1545_p2    |     +    |      0|  0|  19|           4|          14|
    |add_ln203_54_fu_1555_p2    |     +    |      0|  0|  19|           4|          14|
    |add_ln203_55_fu_1611_p2    |     +    |      0|  0|  19|           4|          14|
    |add_ln203_56_fu_1621_p2    |     +    |      0|  0|  19|           4|          14|
    |add_ln203_57_fu_1677_p2    |     +    |      0|  0|  19|           4|          14|
    |add_ln203_58_fu_1687_p2    |     +    |      0|  0|  19|           4|          14|
    |add_ln203_59_fu_1743_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_60_fu_1753_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_61_fu_1809_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_62_fu_1819_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_63_fu_1875_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_64_fu_1885_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_65_fu_1946_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_66_fu_1956_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_67_fu_1990_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_68_fu_2000_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_69_fu_2034_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_70_fu_2044_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_fu_1027_p2       |     +    |      0|  0|  15|           9|           9|
    |ofm_fu_950_p2              |     +    |      0|  0|  12|           1|           3|
    |r_fu_1919_p2               |     +    |      0|  0|  15|           1|           5|
    |sub_ln203_1_fu_1014_p2     |     -    |      0|  0|  15|           8|           8|
    |sub_ln203_2_fu_1057_p2     |     -    |      0|  0|  17|          13|          13|
    |sub_ln203_3_fu_1213_p2     |     -    |      0|  0|  19|          14|          14|
    |sub_ln203_fu_1103_p2       |     -    |      0|  0|  15|           9|           9|
    |grp_fu_919_p2              |   icmp   |      0|  0|  18|          32|           1|
    |grp_fu_932_p2              |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln14_fu_938_p2        |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln15_fu_956_p2        |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |or_ln203_2_fu_1109_p2      |    or    |      0|  0|  13|          13|           2|
    |or_ln203_3_fu_1120_p2      |    or    |      0|  0|  13|          13|           2|
    |or_ln203_4_fu_1224_p2      |    or    |      0|  0|  14|          14|           1|
    |or_ln203_5_fu_1281_p2      |    or    |      0|  0|  14|          14|           2|
    |or_ln203_6_fu_1291_p2      |    or    |      0|  0|  14|          14|           2|
    |or_ln203_fu_1069_p2        |    or    |      0|  0|  13|          13|           1|
    |grp_fu_912_p3              |  select  |      0|  0|  32|           1|          32|
    |grp_fu_925_p3              |  select  |      0|  0|  32|           1|          32|
    |select_ln19_1_fu_970_p3    |  select  |      0|  0|   3|           1|           3|
    |select_ln19_fu_962_p3      |  select  |      0|  0|   5|           1|           1|
    |select_ln20_10_fu_1503_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln20_11_fu_1515_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln20_12_fu_1569_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln20_13_fu_1581_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln20_14_fu_1635_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln20_15_fu_1647_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln20_16_fu_1701_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln20_17_fu_1713_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln20_18_fu_1767_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln20_19_fu_1779_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln20_1_fu_1147_p3   |  select  |      0|  0|  31|           1|          31|
    |select_ln20_20_fu_1833_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln20_21_fu_1845_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln20_22_fu_1899_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln20_23_fu_1911_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln20_24_fu_1970_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln20_25_fu_1982_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln20_26_fu_2014_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln20_27_fu_2026_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln20_2_fu_1239_p3   |  select  |      0|  0|  31|           1|          31|
    |select_ln20_3_fu_1251_p3   |  select  |      0|  0|  31|           1|          31|
    |select_ln20_4_fu_1305_p3   |  select  |      0|  0|  31|           1|          31|
    |select_ln20_5_fu_1317_p3   |  select  |      0|  0|  31|           1|          31|
    |select_ln20_6_fu_1371_p3   |  select  |      0|  0|  31|           1|          31|
    |select_ln20_7_fu_1383_p3   |  select  |      0|  0|  31|           1|          31|
    |select_ln20_8_fu_1437_p3   |  select  |      0|  0|  31|           1|          31|
    |select_ln20_9_fu_1449_p3   |  select  |      0|  0|  31|           1|          31|
    |select_ln20_fu_1135_p3     |  select  |      0|  0|  31|           1|          31|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|2084|         473|        1683|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  85|         17|    1|         17|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_883_p4  |   9|          2|    8|         16|
    |ap_phi_mux_ofm_0_phi_fu_894_p4           |   9|          2|    3|          6|
    |ap_phi_mux_r_0_phi_fu_905_p4             |   9|          2|    5|         10|
    |grp_fu_912_p0                            |  15|          3|    1|          3|
    |grp_fu_925_p0                            |  15|          3|    1|          3|
    |in_0_V_address0                          |  62|         15|   12|        180|
    |in_0_V_address1                          |  62|         15|   12|        180|
    |in_1_V_address0                          |  62|         15|   12|        180|
    |in_1_V_address1                          |  62|         15|   12|        180|
    |indvar_flatten_reg_879                   |   9|          2|    8|         16|
    |ofm_0_reg_890                            |   9|          2|    3|          6|
    |out_V_address0                           |  62|         15|   13|        195|
    |out_V_address1                           |  62|         15|   13|        195|
    |out_V_d0                                 |  62|         15|   31|        465|
    |out_V_d1                                 |  62|         15|   31|        465|
    |r_0_reg_901                              |   9|          2|    5|         10|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 683|        159|  173|       2131|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln14_reg_2058                  |   8|   0|    8|          0|
    |ap_CS_fsm                          |  16|   0|   16|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |icmp_ln14_reg_2054                 |   1|   0|    1|          0|
    |icmp_ln14_reg_2054_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten_reg_879             |   8|   0|    8|          0|
    |ofm_0_reg_890                      |   3|   0|    3|          0|
    |r_0_reg_901                        |   5|   0|    5|          0|
    |r_reg_2534                         |   5|   0|    5|          0|
    |select_ln19_1_reg_2070             |   3|   0|    3|          0|
    |select_ln19_reg_2063               |   5|   0|    5|          0|
    |select_ln20_10_reg_2344            |  31|   0|   31|          0|
    |select_ln20_11_reg_2349            |  31|   0|   31|          0|
    |select_ln20_12_reg_2374            |  31|   0|   31|          0|
    |select_ln20_13_reg_2379            |  31|   0|   31|          0|
    |select_ln20_14_reg_2404            |  31|   0|   31|          0|
    |select_ln20_15_reg_2409            |  31|   0|   31|          0|
    |select_ln20_16_reg_2434            |  31|   0|   31|          0|
    |select_ln20_17_reg_2439            |  31|   0|   31|          0|
    |select_ln20_18_reg_2464            |  31|   0|   31|          0|
    |select_ln20_19_reg_2469            |  31|   0|   31|          0|
    |select_ln20_1_reg_2169             |  31|   0|   31|          0|
    |select_ln20_20_reg_2494            |  31|   0|   31|          0|
    |select_ln20_21_reg_2499            |  31|   0|   31|          0|
    |select_ln20_22_reg_2524            |  31|   0|   31|          0|
    |select_ln20_23_reg_2529            |  31|   0|   31|          0|
    |select_ln20_24_reg_2559            |  31|   0|   31|          0|
    |select_ln20_25_reg_2564            |  31|   0|   31|          0|
    |select_ln20_26_reg_2569            |  31|   0|   31|          0|
    |select_ln20_27_reg_2574            |  31|   0|   31|          0|
    |select_ln20_2_reg_2224             |  31|   0|   31|          0|
    |select_ln20_3_reg_2229             |  31|   0|   31|          0|
    |select_ln20_4_reg_2254             |  31|   0|   31|          0|
    |select_ln20_5_reg_2259             |  31|   0|   31|          0|
    |select_ln20_6_reg_2284             |  31|   0|   31|          0|
    |select_ln20_7_reg_2289             |  31|   0|   31|          0|
    |select_ln20_8_reg_2314             |  31|   0|   31|          0|
    |select_ln20_9_reg_2319             |  31|   0|   31|          0|
    |select_ln20_reg_2164               |  31|   0|   31|          0|
    |sub_ln203_2_reg_2089               |  11|   0|   13|          2|
    |sub_ln203_3_reg_2194               |  12|   0|   14|          2|
    |sub_ln203_reg_2139                 |   7|   0|    9|          2|
    |trunc_ln19_reg_2077                |   1|   0|    1|          0|
    |trunc_ln19_reg_2077_pp0_iter1_reg  |   1|   0|    1|          0|
    |zext_ln203_mid2_v_reg_2083         |   2|   0|    2|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 960|   0|  966|          6|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    relu_R1   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    relu_R1   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    relu_R1   | return value |
|ap_done          | out |    1| ap_ctrl_hs |    relu_R1   | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |    relu_R1   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    relu_R1   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    relu_R1   | return value |
|in_0_V_address0  | out |   12|  ap_memory |    in_0_V    |     array    |
|in_0_V_ce0       | out |    1|  ap_memory |    in_0_V    |     array    |
|in_0_V_q0        |  in |   32|  ap_memory |    in_0_V    |     array    |
|in_0_V_address1  | out |   12|  ap_memory |    in_0_V    |     array    |
|in_0_V_ce1       | out |    1|  ap_memory |    in_0_V    |     array    |
|in_0_V_q1        |  in |   32|  ap_memory |    in_0_V    |     array    |
|in_1_V_address0  | out |   12|  ap_memory |    in_1_V    |     array    |
|in_1_V_ce0       | out |    1|  ap_memory |    in_1_V    |     array    |
|in_1_V_q0        |  in |   32|  ap_memory |    in_1_V    |     array    |
|in_1_V_address1  | out |   12|  ap_memory |    in_1_V    |     array    |
|in_1_V_ce1       | out |    1|  ap_memory |    in_1_V    |     array    |
|in_1_V_q1        |  in |   32|  ap_memory |    in_1_V    |     array    |
|out_V_address0   | out |   13|  ap_memory |     out_V    |     array    |
|out_V_ce0        | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0        | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0         | out |   31|  ap_memory |     out_V    |     array    |
|out_V_address1   | out |   13|  ap_memory |     out_V    |     array    |
|out_V_ce1        | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we1        | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d1         | out |   31|  ap_memory |     out_V    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

