`timescale 1ns / 1ps
`include "def.vh"

module br_unit (
    input clk,
    input [31:0] rd1,  // beqè¦æ¯”è¾ƒçš„ä¸¤ä¸ªæ“ä½œæ•?
    input [31:0] rd2,
    input [`BR_OP_LEN - 1 : 0] mode,  // æ¯”è¾ƒç±»åž‹ï¼Œæˆ–è€…ç›´æŽ¥è·³è½¬ï¼Œæˆ–è?…ä¸è·³è½¬
    input [31:0] pcp4,  // pc + 4
    input [31:0] imm_ext,  // TODO jumpçš„targetï¼Œåº”è¯¥ä¼ jumpçš„åç§?
    output [31:0] pc_jump,  // å¦‚æžœè¦è·³è½?/åˆ†æ”¯ï¼Œåœ°å?åº”è¯¥æ˜¯å¤šå°?
    output jump  // è·³è½¬ä¸è·³
);
  wire conditionSatisfied;
  assign condtionSatisfied = ((mode == `BR_OP_GREATER && rd1 > rd2) ||
  (mode == `BR_OP_GREATER_EQ && rd1 >= rd2) || 
  (mode == `BR_OP_EQUAL && rd1 == rd2) || 
  (mode == `BR_OP_NOT_EQUAL && rd1 != rd2) || 
  (mode == `BR_OP_LESS && rd1 < rd2) || 
(mode == `BR_OP_LESS_EQ && rd1 <= rd2)) ? 1 : 0;

  assign jump = (mode == `BR_OP_DEFAULT) ? 0 : 
  (mode == `BR_OP_DIRECTJUMP || mode == `BR_OP_REG) ? 1 :
  (conditionSatisfied) ? 1 : 0;

  wire [31:0] imm_sl2;
  assign imm_sl2 = (mode == `BR_OP_REG) ? rd1 : {imm_ext[29 : 0], 2'b00};
  assign pc_jump = (mode == `BR_OP_DIRECTJUMP || mode == `BR_OP_REG) ? {pcp4[31 : 28], imm_sl2[27:0]} : 
  (conditionSatisfied) ? (pcp4 + imm_sl2) : 32'd0;
endmodule  // br_unit

