Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test"
Output Format                      : NGC
Target Device                      : xc6slx100-3-fgg676

---- Source Options
Top Module Name                    : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Administrator\Desktop\task\ISE\clkTest\clkTest\ipcore_dir\pll.v" into library work
Parsing module <pll>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\task\ISE\clkTest\clkTest\uart_tx.v" into library work
Parsing module <uart_tx>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\task\ISE\clkTest\clkTest\ipcore_dir\FIR.v" into library work
Parsing module <FIR>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\task\ISE\clkTest\clkTest\test.v" into library work
Parsing module <test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\Administrator\Desktop\task\ISE\clkTest\clkTest\test.v" Line 123: Port RX is not connected to this instance

Elaborating module <test>.
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\task\ISE\clkTest\clkTest\test.v" Line 29: Assignment to signel ignored, since the identifier is never used

Elaborating module <FIR>.

Elaborating module <pll>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=20,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=20,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=8,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKIN_PERIOD=50.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\task\ISE\clkTest\clkTest\ipcore_dir\pll.v" Line 118: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\task\ISE\clkTest\clkTest\ipcore_dir\pll.v" Line 119: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\task\ISE\clkTest\clkTest\ipcore_dir\pll.v" Line 120: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\task\ISE\clkTest\clkTest\ipcore_dir\pll.v" Line 121: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\task\ISE\clkTest\clkTest\ipcore_dir\pll.v" Line 122: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <uart_tx>.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\task\ISE\clkTest\clkTest\uart_tx.v" Line 67: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\task\ISE\clkTest\clkTest\test.v" Line 125: Size mismatch in connection of port <reset_n>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:552 - "C:\Users\Administrator\Desktop\task\ISE\clkTest\clkTest\test.v" Line 123: Input port RX is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test>.
    Related source file is "C:\Users\Administrator\Desktop\task\ISE\clkTest\clkTest\test.v".
WARNING:Xst:2898 - Port 'RX', unconnected in block instance 'i1', is tied to GND.
WARNING:Xst:647 - Input <DATA_25> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DATA_24> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RX1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\task\ISE\clkTest\clkTest\test.v" line 109: Output port <rfd> of the instance <fir1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\task\ISE\clkTest\clkTest\test.v" line 109: Output port <rdy> of the instance <fir1> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <count>.
    Found 4-bit register for signal <led>.
    Found 16-bit register for signal <dataINtoFir>.
    Found 16-bit register for signal <sendData>.
    Found 1-bit register for signal <sendSignle>.
    Found 8-bit register for signal <sendHalfData>.
    Found 8-bit register for signal <sendState>.
    Found finite state machine <FSM_0> for signal <sendState>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 9                                              |
    | Clock              | CLKOUT_n_25 (rising_edge)                      |
    | Reset              | _n0064 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Power Up State     | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <count[31]_GND_1_o_add_11_OUT> created at line 61.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  77 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <test> synthesized.

Synthesizing Unit <pll>.
    Related source file is "C:\Users\Administrator\Desktop\task\ISE\clkTest\clkTest\ipcore_dir\pll.v".
    Summary:
	no macro.
Unit <pll> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "C:\Users\Administrator\Desktop\task\ISE\clkTest\clkTest\uart_tx.v".
        BAUDRATE = 115200
        FREQ = 50000000
WARNING:Xst:647 - Input <RX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <DATA>.
    Found 32-bit register for signal <cnt_clk>.
    Found 4-bit register for signal <cnt_bit>.
    Found 1-bit register for signal <TX>.
    Found 1-bit register for signal <IDLE>.
    Found 32-bit adder for signal <cnt_clk[31]_GND_7_o_add_6_OUT> created at line 56.
    Found 4-bit adder for signal <cnt_bit[3]_GND_7_o_add_10_OUT> created at line 67.
    Found 3-bit subtractor for signal <GND_7_o_GND_7_o_sub_19_OUT<2:0>> created at line 93.
    Found 1-bit 8-to-1 multiplexer for signal <GND_7_o_DATA[7]_Mux_19_o> created at line 93.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <uart_tx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 3-bit subtractor                                      : 1
 32-bit adder                                          : 2
 4-bit adder                                           : 1
# Registers                                            : 11
 1-bit register                                        : 3
 16-bit register                                       : 2
 32-bit register                                       : 2
 4-bit register                                        : 2
 8-bit register                                        : 2
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/FIR.ngc>.
Loading core <FIR> for timing and area information for instance <fir1>.

Synthesizing (advanced) Unit <test>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <test> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <cnt_clk>: 1 register on signal <cnt_clk>.
The following registers are absorbed into counter <cnt_bit>: 1 register on signal <cnt_bit>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 3-bit subtractor                                      : 1
# Counters                                             : 3
 32-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Registers                                            : 55
 Flip-Flops                                            : 55
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <sendState[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 000
 00000001 | 001
 00000010 | 010
 00000011 | 011
 00000100 | 100
 00000101 | 101
----------------------
WARNING:Xst:2677 - Node <count_27> of sequential type is unconnected in block <test>.
WARNING:Xst:2677 - Node <count_28> of sequential type is unconnected in block <test>.
WARNING:Xst:2677 - Node <count_29> of sequential type is unconnected in block <test>.
WARNING:Xst:2677 - Node <count_30> of sequential type is unconnected in block <test>.
WARNING:Xst:2677 - Node <count_31> of sequential type is unconnected in block <test>.
INFO:Xst:1901 - Instance pll_base_inst in unit pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <pll> ...

Optimizing unit <test> ...

Optimizing unit <uart_tx> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 121
 Flip-Flops                                            : 121

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 280
#      GND                         : 4
#      INV                         : 4
#      LUT1                        : 57
#      LUT2                        : 5
#      LUT3                        : 29
#      LUT4                        : 35
#      LUT5                        : 8
#      LUT6                        : 14
#      MUXCY                       : 58
#      MUXCY_D                     : 2
#      VCC                         : 3
#      XORCY                       : 61
# FlipFlops/Latches                : 595
#      FD                          : 118
#      FDE                         : 65
#      FDR                         : 3
#      FDRE                        : 409
# Shift Registers                  : 117
#      SRLC32E                     : 117
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 16
#      IBUFG                       : 1
#      OBUF                        : 5
# DSPs                             : 128
#      DSP48A1                     : 128
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:             579  out of  126576     0%  
 Number of Slice LUTs:                  269  out of  63288     0%  
    Number used as Logic:               152  out of  63288     0%  
    Number used as Memory:              117  out of  15616     0%  
       Number used as SRL:              117

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    753
   Number with an unused Flip Flop:     174  out of    753    23%  
   Number with an unused LUT:           484  out of    753    64%  
   Number of fully used LUT-FF pairs:    95  out of    753    12%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                         108
 Number of bonded IOBs:                  22  out of    480     4%  
    IOB Flip Flops/Latches:              16

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                    128  out of    180    71%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLKOUT_n_25                        | BUFGP                  | 75    |
it/pll_base_inst/CLKOUT1           | BUFG                   | 46    |
it/pll_base_inst/CLKOUT0           | BUFG                   | 719   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.017ns (Maximum Frequency: 199.320MHz)
   Minimum input arrival time before clock: 1.903ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKOUT_n_25'
  Clock period: 2.937ns (frequency: 340.483MHz)
  Total number of paths / destination ports: 453 / 51
-------------------------------------------------------------------------
Delay:               2.937ns (Levels of Logic = 1)
  Source:            sendState_FSM_FFd2 (FF)
  Destination:       sendHalfData_0 (FF)
  Source Clock:      CLKOUT_n_25 rising
  Destination Clock: CLKOUT_n_25 rising

  Data Path: sendState_FSM_FFd2 to sendHalfData_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.447   1.161  sendState_FSM_FFd2 (sendState_FSM_FFd2)
     LUT5:I2->O            8   0.205   0.802  _n0103_inv1 (_n0103_inv)
     FDE:CE                    0.322          sendHalfData_0
    ----------------------------------------
    Total                      2.937ns (0.974ns logic, 1.963ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'it/pll_base_inst/CLKOUT1'
  Clock period: 5.017ns (frequency: 199.320MHz)
  Total number of paths / destination ports: 2059 / 46
-------------------------------------------------------------------------
Delay:               5.017ns (Levels of Logic = 4)
  Source:            i1/cnt_clk_27 (FF)
  Destination:       i1/cnt_clk_0 (FF)
  Source Clock:      it/pll_base_inst/CLKOUT1 rising
  Destination Clock: it/pll_base_inst/CLKOUT1 rising

  Data Path: i1/cnt_clk_27 to i1/cnt_clk_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   1.015  cnt_clk_27 (cnt_clk_27)
     LUT6:I0->O            2   0.203   0.864  cnt_clk[31]_GND_7_o_equal_16_o<31>14 (cnt_clk[31]_GND_7_o_equal_16_o<31>14)
     LUT5:I1->O            6   0.203   0.745  cnt_clk[31]_GND_7_o_equal_16_o<31>16 (cnt_clk[31]_GND_7_o_equal_16_o<31>1)
     LUT6:I5->O           17   0.205   1.028  _n00591 (_n0059)
     LUT4:I3->O            1   0.205   0.000  cnt_clk_0_rstpot (cnt_clk_0_rstpot)
     FD:D                      0.102          cnt_clk_0
    ----------------------------------------
    Total                      5.017ns (1.365ns logic, 3.652ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'it/pll_base_inst/CLKOUT0'
  Clock period: 3.362ns (frequency: 297.482MHz)
  Total number of paths / destination ports: 8893 / 8856
-------------------------------------------------------------------------
Delay:               3.362ns (Levels of Logic = 0)
  Source:            fir1/blk00000003/blk00000021 (FF)
  Destination:       fir1/blk00000003/blk000000ae (DSP)
  Source Clock:      it/pll_base_inst/CLKOUT0 rising
  Destination Clock: it/pll_base_inst/CLKOUT0 rising

  Data Path: fir1/blk00000003/blk00000021 to fir1/blk00000003/blk000000ae
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.683  blk00000021 (sig00000041)
     DSP48A1:B17               2.232          blk000000ae
    ----------------------------------------
    Total                      3.362ns (2.679ns logic, 0.683ns route)
                                       (79.7% logic, 20.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLKOUT_n_25'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            DATA_23<0> (PAD)
  Destination:       dataINtoFir_0 (FF)
  Destination Clock: CLKOUT_n_25 rising

  Data Path: DATA_23<0> to dataINtoFir_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  DATA_23_0_IBUF (DATA_23_0_IBUF)
     FD:D                      0.102          dataINtoFir_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLKOUT_n_25'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            led_3 (FF)
  Destination:       led<3> (PAD)
  Source Clock:      CLKOUT_n_25 rising

  Data Path: led_3 to led<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  led_3 (led_3)
     OBUF:I->O                 2.571          led_3_OBUF (led<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'it/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 2)
  Source:            i1/TX (FF)
  Destination:       TX1 (PAD)
  Source Clock:      it/pll_base_inst/CLKOUT1 rising

  Data Path: i1/TX to TX1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  TX (TX)
     end scope: 'i1:TX'
     OBUF:I->O                 2.571          TX1_OBUF (TX1)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLKOUT_n_25
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
CLKOUT_n_25             |    2.937|         |         |         |
it/pll_base_inst/CLKOUT0|    1.165|         |         |         |
it/pll_base_inst/CLKOUT1|    3.269|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock it/pll_base_inst/CLKOUT0
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
CLKOUT_n_25             |    1.128|         |         |         |
it/pll_base_inst/CLKOUT0|    3.362|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock it/pll_base_inst/CLKOUT1
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
CLKOUT_n_25             |    1.973|         |         |         |
it/pll_base_inst/CLKOUT1|    5.017|         |         |         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.10 secs
 
--> 

Total memory usage is 273116 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :    3 (   0 filtered)

