## Test Vectors

### in

```
[0]  0_00000001_00000000 0_00000000_00000000
[1]  0_00000000_00000000 0_00000000_00000000
[2]  0_00000001_00000000 0_00000000_00000000
[3]  0_00000000_00000000 0_00000000_00000000

[4]  0_00000011_00000000 0_00000000_00000000
[5]  0_00000010_00000000 0_00000100_00000000
[6]  0_00000001_00000000 0_00001000_00000000
[7]  0_00000010_00000000 0_00000010_00000000

[8]  0_00000001_00000000 0_00000000_00000000
[9]  0_00000010_00000000 0_00000100_00000000
[10] 0_00000001_00000000 0_00000000_00000000
[11] 0_00000000_00000000 0_00000000_00000000

[12] 0_00000001_00000000 0_00000000_00000000
[13] 0_00000001_00000000 0_00000000_00000000
[14] 0_00000001_00000000 0_00000000_00000000
[15] 0_00000001_00000000 0_00000000_00000000
```

### out

```
[0]  0_00010010_00000000 0_00010010_00000000
[4]  0_00001000_00000000 1_11110110_00000000
[8]  0_00000010_00000000 1_11111110_00000000
[12] 1_11111100_00000000 1_11111010_00000000

[1]  0_00000101_01101110 1_11110000_10111010
[5]  1_11110111_00110000 0_00000011_10010000
[9]  0_00000101_11100001 1_11111111_11110101
[13] 1_11111101_01111111 0_00000011_10111111

[2]  1_11110110_00000000 0_00000100_00111110
[6]  0_00000011_00101011 0_00000001_01101010
[10] 1_11110110_00000000 1_11111011_11000001
[14] 0_00001000_11010100 1_11111110_10010101

[3]  0_00000010_00001101 0_00001010_01011100
[7]  0_00000000_01101101 0_00000010_11100000
[11] 0_00001001_01000010 0_00000100_11110011
[15] 1_11110100_01000010 1_11110101_11001111

or

[0]  0_00010010_00000000 0_00010010_00000000
[1]  0_00000101_01101110 1_11110000_10111010
[2]  1_11110110_00000000 0_00000100_00111110
[3]  0_00000010_00001101 0_00001010_01011100

[4]  0_00001000_00000000 1_11110110_00000000
[5]  1_11110111_00110000 0_00000011_10010000
[6]  0_00000011_00101011 0_00000001_01101010
[7]  0_00000000_01101101 0_00000010_11100000

[8]  0_00000010_00000000 1_11111110_00000000
[9]  0_00000101_11100001 1_11111111_11110101
[10] 1_11110110_00000000 1_11111011_11000001
[11] 0_00001001_01000010 0_00000100_11110011

[12] 1_11111100_00000000 1_11111010_00000000
[13] 1_11111101_01111111 0_00000011_10111111
[14] 0_00001000_11010100 1_11111110_10010101
[15] 1_11110100_01000010 1_11110101_11001111
```

### temp1

```verilog
calc_in[135:102] = 34'b0 00000001 00000000 0 00000000 00000000;
calc_in[101:68]  = 34'b0 00000001 00000000 0 00000000 00000000;
calc_in[67:34]   = 34'b0 00000011 00000000 0 00000000 00000000;
calc_in[33:0]    = 34'b0 00000001 00000000 0 00000000 00000000;

rotation_factor1_real  = 8'b0 1111111;
rotation_factor1_imag  = 8'b0 0000000;
rotation_factor2_real  = 8'b0 1111111;
rotation_factor2_imag  = 8'b0 0000000;
rotation_factor3_real  = 8'b0 1111111;
rotation_factor3_imag  = 8'b0 0000000;

in_8bit_1_1    = 8'b0 1111111;
in_8bit_1_2    = 8'b0 1111111;
in_8bit_1_3    = 8'b0 1111111;
in_8bit_2_1    = 8'b0 1111111;
in_8bit_2_2    = 8'b0 1111111;
in_8bit_2_3    = 8'b0 1111111;
in_8bit_3_1    = 8'b0 1111111;
in_8bit_3_2    = 8'b0 1111111;
in_8bit_3_3    = 8'b0 1111111;

in_17bit_1_1   = 17'b0 00000011 00000000;
in_17bit_1_2   = 17'b0 00000000 00000000;
in_17bit_1_3   = 17'b0 00000011 00000000;
in_17bit_2_1   = 17'b0 00000001 00000000;
in_17bit_2_2   = 17'b0 00000000 00000000;
in_17bit_2_3   = 17'b0 00000001 00000000;
in_17bit_3_1   = 17'b0 00000001 00000000;
in_17bit_3_2   = 17'b0 00000000 00000000;
in_17bit_3_3   = 17'b0 00000001 00000000;

row1_1_real    = 17'b0 00000001 00000000;
row1_1_imag    = 17'b0 00000000 00000000;
row_1_2_real   = 17'b0 00000010 11111010;
row_1_2_imag   = 17'b0 00000000 00000000;
row_1_2_real_b = 17'b0 00000000 00000000;
row_1_2_imag_b = 17'b0 00000010 11111010;
comp_part_1    = 17'b0 00000010 11111010;
row_1_3_real   = 17'b0 00000000 11111110;
row_1_3_imag   = 17'b0 00000000 00000000;  // 0 00000001 11111100
row_1_3_real_b = 17'b0 00000000 00000000;
row_1_3_imag_b = 17'b0 00000000 11111110;  // 0 00000010 11111010
comp_part_2    = 17'b0 00000000 11111110;
row_1_4_real   = 17'b0 00000000 11111110;
row_1_4_imag   = 17'b0 00000000 00000000;
row_1_4_real_b = 17'b0 00000000 00000000;
row_1_4_imag_b = 17'b0 00000000 11111110;
comp_part_3    = 17'b0 00000000 11111110;

row2_1_real    = 17'b0 00000001 11111110;
row2_1_imag    = 17'b0 00000000 00000000;
row2_2_real    = 17'b0 00000000 00000010;
row2_2_imag    = 17'b0 00000000 00000000;
row2_3_real    = 17'b0 00000011 11111000;
row2_3_imag    = 17'b0 00000000 00000000;
row2_4_real    = 17'b0 00000001 11111100;
row2_4_imag    = 17'b0 00000000 00000000;

row3_1_real    = 17'b0 00000101 11110110;
row3_1_imag    = 17'b0 00000000 00000000

row3_2_real    = 17'b1 11111100 00000110;
row3_2_imag    = 17'b0 00000000 00000000;

row3_3_real    = 17'b0 00000000 00000010;
row3_3_imag    = 17'b0 00000001 11111100;

row3_4_real    = 17'b0 00000000 00000010;
row3_4_imag    = 17'b1 11111110 00000100;
```

