{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 04 18:24:10 2022 " "Info: Processing started: Sun Dec 04 18:24:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TA2_2 -c TA2_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TA2_2 -c TA2_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "OA:inst\|lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"OA:inst\|lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OA:inst\|lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"OA:inst\|lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OA:inst\|lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"OA:inst\|lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OA:inst\|lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"OA:inst\|lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "TA2_2.bdf" "" { Schematic "D:/FileSet/GitLabs/AT/TA2_TA_B/TA2_2.bdf" { { 144 8 176 160 "Clock" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "UA:inst2\|lpm_decode0:inst13\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\] " "Info: Detected gated clock \"UA:inst2\|lpm_decode0:inst13\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]\" as buffer" {  } { { "db/decode_p7f.tdf" "" { Text "D:/FileSet/GitLabs/AT/TA2_TA_B/db/decode_p7f.tdf" 31 12 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UA:inst2\|lpm_decode0:inst13\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UA:inst2\|inst3 " "Info: Detected ripple clock \"UA:inst2\|inst3\" as buffer" {  } { { "UA.bdf" "" { Schematic "D:/FileSet/GitLabs/AT/TA2_TA_B/UA.bdf" { { 256 616 680 336 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UA:inst2\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UA:inst2\|inst2 " "Info: Detected ripple clock \"UA:inst2\|inst2\" as buffer" {  } { { "UA.bdf" "" { Schematic "D:/FileSet/GitLabs/AT/TA2_TA_B/UA.bdf" { { 176 616 680 256 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UA:inst2\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register OA:inst\|lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[2\] register OA:inst\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 112.89 MHz 8.858 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 112.89 MHz between source register \"OA:inst\|lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[2\]\" and destination register \"OA:inst\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" (period= 8.858 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.832 ns + Longest register register " "Info: + Longest register to register delay is 0.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OA:inst\|lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[2\] 1 REG LCCOMB_X10_Y8_N24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y8_N24; Fanout = 2; REG Node = 'OA:inst\|lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.309 ns) 0.610 ns OA:inst\|lpm_add_sub0:inst11\|lpm_add_sub:lpm_add_sub_component\|add_sub_alh:auto_generated\|op_1~10 2 COMB LCCOMB_X10_Y8_N20 1 " "Info: 2: + IC(0.301 ns) + CELL(0.309 ns) = 0.610 ns; Loc. = LCCOMB_X10_Y8_N20; Fanout = 1; COMB Node = 'OA:inst\|lpm_add_sub0:inst11\|lpm_add_sub:lpm_add_sub_component\|add_sub_alh:auto_generated\|op_1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.610 ns" { OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2] OA:inst|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.735 ns OA:inst\|lpm_add_sub0:inst11\|lpm_add_sub:lpm_add_sub_component\|add_sub_alh:auto_generated\|op_1~13 3 COMB LCCOMB_X10_Y8_N22 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.735 ns; Loc. = LCCOMB_X10_Y8_N22; Fanout = 1; COMB Node = 'OA:inst\|lpm_add_sub0:inst11\|lpm_add_sub:lpm_add_sub_component\|add_sub_alh:auto_generated\|op_1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { OA:inst|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~10 OA:inst|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.832 ns OA:inst\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 4 REG LCFF_X10_Y8_N23 3 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.832 ns; Loc. = LCFF_X10_Y8_N23; Fanout = 3; REG Node = 'OA:inst\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { OA:inst|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~13 OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.531 ns ( 63.82 % ) " "Info: Total cell delay = 0.531 ns ( 63.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.301 ns ( 36.18 % ) " "Info: Total interconnect delay = 0.301 ns ( 36.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2] OA:inst|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~10 OA:inst|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~13 OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.832 ns" { OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2] {} OA:inst|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~10 {} OA:inst|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~13 {} OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.301ns 0.000ns 0.000ns } { 0.000ns 0.309ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.507 ns - Smallest " "Info: - Smallest clock skew is -3.507 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.481 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "TA2_2.bdf" "" { Schematic "D:/FileSet/GitLabs/AT/TA2_TA_B/TA2_2.bdf" { { 144 8 176 160 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "TA2_2.bdf" "" { Schematic "D:/FileSet/GitLabs/AT/TA2_TA_B/TA2_2.bdf" { { 144 8 176 160 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns OA:inst\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG LCFF_X10_Y8_N23 3 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X10_Y8_N23; Fanout = 3; REG Node = 'OA:inst\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { Clock~clkctrl OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { Clock Clock~clkctrl OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { Clock {} Clock~combout {} Clock~clkctrl {} OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 5.988 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 5.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "TA2_2.bdf" "" { Schematic "D:/FileSet/GitLabs/AT/TA2_TA_B/TA2_2.bdf" { { 144 8 176 160 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.712 ns) 2.649 ns UA:inst2\|inst2 2 REG LCFF_X10_Y8_N13 13 " "Info: 2: + IC(1.083 ns) + CELL(0.712 ns) = 2.649 ns; Loc. = LCFF_X10_Y8_N13; Fanout = 13; REG Node = 'UA:inst2\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { Clock UA:inst2|inst2 } "NODE_NAME" } } { "UA.bdf" "" { Schematic "D:/FileSet/GitLabs/AT/TA2_TA_B/UA.bdf" { { 176 616 680 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.225 ns) 3.094 ns UA:inst2\|lpm_decode0:inst13\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\] 3 COMB LCCOMB_X10_Y8_N6 4 " "Info: 3: + IC(0.220 ns) + CELL(0.225 ns) = 3.094 ns; Loc. = LCCOMB_X10_Y8_N6; Fanout = 4; COMB Node = 'UA:inst2\|lpm_decode0:inst13\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { UA:inst2|inst2 UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2] } "NODE_NAME" } } { "db/decode_p7f.tdf" "" { Text "D:/FileSet/GitLabs/AT/TA2_TA_B/db/decode_p7f.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.930 ns) + CELL(0.000 ns) 5.024 ns UA:inst2\|lpm_decode0:inst13\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]~clkctrl 4 COMB CLKCTRL_G5 4 " "Info: 4: + IC(1.930 ns) + CELL(0.000 ns) = 5.024 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'UA:inst2\|lpm_decode0:inst13\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2] UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~clkctrl } "NODE_NAME" } } { "db/decode_p7f.tdf" "" { Text "D:/FileSet/GitLabs/AT/TA2_TA_B/db/decode_p7f.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.053 ns) 5.988 ns OA:inst\|lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[2\] 5 REG LCCOMB_X10_Y8_N24 2 " "Info: 5: + IC(0.911 ns) + CELL(0.053 ns) = 5.988 ns; Loc. = LCCOMB_X10_Y8_N24; Fanout = 2; REG Node = 'OA:inst\|lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~clkctrl OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 30.79 % ) " "Info: Total cell delay = 1.844 ns ( 30.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.144 ns ( 69.21 % ) " "Info: Total interconnect delay = 4.144 ns ( 69.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.988 ns" { Clock UA:inst2|inst2 UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2] UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~clkctrl OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.988 ns" { Clock {} Clock~combout {} UA:inst2|inst2 {} UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2] {} UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~clkctrl {} OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.083ns 0.220ns 1.930ns 0.911ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { Clock Clock~clkctrl OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { Clock {} Clock~combout {} Clock~clkctrl {} OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.988 ns" { Clock UA:inst2|inst2 UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2] UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~clkctrl OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.988 ns" { Clock {} Clock~combout {} UA:inst2|inst2 {} UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2] {} UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~clkctrl {} OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.083ns 0.220ns 1.930ns 0.911ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2] OA:inst|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~10 OA:inst|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~13 OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.832 ns" { OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2] {} OA:inst|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~10 {} OA:inst|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~13 {} OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.301ns 0.000ns 0.000ns } { 0.000ns 0.309ns 0.125ns 0.097ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { Clock Clock~clkctrl OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { Clock {} Clock~combout {} Clock~clkctrl {} OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.988 ns" { Clock UA:inst2|inst2 UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2] UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~clkctrl OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.988 ns" { Clock {} Clock~combout {} UA:inst2|inst2 {} UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2] {} UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~clkctrl {} OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.083ns 0.220ns 1.930ns 0.911ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "UA:inst2\|inst3 Start Clock 4.113 ns register " "Info: tsu for register \"UA:inst2\|inst3\" (data pin = \"Start\", clock pin = \"Clock\") is 4.113 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.578 ns + Longest pin register " "Info: + Longest pin to register delay is 6.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns Start 1 PIN PIN_B9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B9; Fanout = 1; PIN Node = 'Start'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "TA2_2.bdf" "" { Schematic "D:/FileSet/GitLabs/AT/TA2_TA_B/TA2_2.bdf" { { 160 8 176 176 "Start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.946 ns) + CELL(0.234 ns) 5.989 ns UA:inst2\|inst10~0 2 COMB LCCOMB_X10_Y8_N8 1 " "Info: 2: + IC(4.946 ns) + CELL(0.234 ns) = 5.989 ns; Loc. = LCCOMB_X10_Y8_N8; Fanout = 1; COMB Node = 'UA:inst2\|inst10~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.180 ns" { Start UA:inst2|inst10~0 } "NODE_NAME" } } { "UA.bdf" "" { Schematic "D:/FileSet/GitLabs/AT/TA2_TA_B/UA.bdf" { { 256 472 536 304 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.225 ns) 6.423 ns UA:inst2\|inst3~0 3 COMB LCCOMB_X10_Y8_N26 1 " "Info: 3: + IC(0.209 ns) + CELL(0.225 ns) = 6.423 ns; Loc. = LCCOMB_X10_Y8_N26; Fanout = 1; COMB Node = 'UA:inst2\|inst3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { UA:inst2|inst10~0 UA:inst2|inst3~0 } "NODE_NAME" } } { "UA.bdf" "" { Schematic "D:/FileSet/GitLabs/AT/TA2_TA_B/UA.bdf" { { 256 616 680 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.578 ns UA:inst2\|inst3 4 REG LCFF_X10_Y8_N27 16 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.578 ns; Loc. = LCFF_X10_Y8_N27; Fanout = 16; REG Node = 'UA:inst2\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UA:inst2|inst3~0 UA:inst2|inst3 } "NODE_NAME" } } { "UA.bdf" "" { Schematic "D:/FileSet/GitLabs/AT/TA2_TA_B/UA.bdf" { { 256 616 680 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.423 ns ( 21.63 % ) " "Info: Total cell delay = 1.423 ns ( 21.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.155 ns ( 78.37 % ) " "Info: Total interconnect delay = 5.155 ns ( 78.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.578 ns" { Start UA:inst2|inst10~0 UA:inst2|inst3~0 UA:inst2|inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.578 ns" { Start {} Start~combout {} UA:inst2|inst10~0 {} UA:inst2|inst3~0 {} UA:inst2|inst3 {} } { 0.000ns 0.000ns 4.946ns 0.209ns 0.000ns } { 0.000ns 0.809ns 0.234ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UA.bdf" "" { Schematic "D:/FileSet/GitLabs/AT/TA2_TA_B/UA.bdf" { { 256 616 680 336 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.555 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "TA2_2.bdf" "" { Schematic "D:/FileSet/GitLabs/AT/TA2_TA_B/TA2_2.bdf" { { 144 8 176 160 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.618 ns) 2.555 ns UA:inst2\|inst3 2 REG LCFF_X10_Y8_N27 16 " "Info: 2: + IC(1.083 ns) + CELL(0.618 ns) = 2.555 ns; Loc. = LCFF_X10_Y8_N27; Fanout = 16; REG Node = 'UA:inst2\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { Clock UA:inst2|inst3 } "NODE_NAME" } } { "UA.bdf" "" { Schematic "D:/FileSet/GitLabs/AT/TA2_TA_B/UA.bdf" { { 256 616 680 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 57.61 % ) " "Info: Total cell delay = 1.472 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.083 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.083 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.555 ns" { Clock UA:inst2|inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.555 ns" { Clock {} Clock~combout {} UA:inst2|inst3 {} } { 0.000ns 0.000ns 1.083ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.578 ns" { Start UA:inst2|inst10~0 UA:inst2|inst3~0 UA:inst2|inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.578 ns" { Start {} Start~combout {} UA:inst2|inst10~0 {} UA:inst2|inst3~0 {} UA:inst2|inst3 {} } { 0.000ns 0.000ns 4.946ns 0.209ns 0.000ns } { 0.000ns 0.809ns 0.234ns 0.225ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.555 ns" { Clock UA:inst2|inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.555 ns" { Clock {} Clock~combout {} UA:inst2|inst3 {} } { 0.000ns 0.000ns 1.083ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Done UA:inst2\|inst3 8.046 ns register " "Info: tco from clock \"Clock\" to destination pin \"Done\" through register \"UA:inst2\|inst3\" is 8.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.555 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "TA2_2.bdf" "" { Schematic "D:/FileSet/GitLabs/AT/TA2_TA_B/TA2_2.bdf" { { 144 8 176 160 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.618 ns) 2.555 ns UA:inst2\|inst3 2 REG LCFF_X10_Y8_N27 16 " "Info: 2: + IC(1.083 ns) + CELL(0.618 ns) = 2.555 ns; Loc. = LCFF_X10_Y8_N27; Fanout = 16; REG Node = 'UA:inst2\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { Clock UA:inst2|inst3 } "NODE_NAME" } } { "UA.bdf" "" { Schematic "D:/FileSet/GitLabs/AT/TA2_TA_B/UA.bdf" { { 256 616 680 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 57.61 % ) " "Info: Total cell delay = 1.472 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.083 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.083 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.555 ns" { Clock UA:inst2|inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.555 ns" { Clock {} Clock~combout {} UA:inst2|inst3 {} } { 0.000ns 0.000ns 1.083ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "UA.bdf" "" { Schematic "D:/FileSet/GitLabs/AT/TA2_TA_B/UA.bdf" { { 256 616 680 336 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.397 ns + Longest register pin " "Info: + Longest register to pin delay is 5.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UA:inst2\|inst3 1 REG LCFF_X10_Y8_N27 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y8_N27; Fanout = 16; REG Node = 'UA:inst2\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UA:inst2|inst3 } "NODE_NAME" } } { "UA.bdf" "" { Schematic "D:/FileSet/GitLabs/AT/TA2_TA_B/UA.bdf" { { 256 616 680 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.459 ns) + CELL(0.228 ns) 1.687 ns UA:inst2\|inst15 2 COMB LCCOMB_X23_Y10_N6 1 " "Info: 2: + IC(1.459 ns) + CELL(0.228 ns) = 1.687 ns; Loc. = LCCOMB_X23_Y10_N6; Fanout = 1; COMB Node = 'UA:inst2\|inst15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { UA:inst2|inst3 UA:inst2|inst15 } "NODE_NAME" } } { "UA.bdf" "" { Schematic "D:/FileSet/GitLabs/AT/TA2_TA_B/UA.bdf" { { 184 344 408 232 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.712 ns) + CELL(1.998 ns) 5.397 ns Done 3 PIN PIN_C11 0 " "Info: 3: + IC(1.712 ns) + CELL(1.998 ns) = 5.397 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'Done'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.710 ns" { UA:inst2|inst15 Done } "NODE_NAME" } } { "TA2_2.bdf" "" { Schematic "D:/FileSet/GitLabs/AT/TA2_TA_B/TA2_2.bdf" { { 256 840 1016 272 "Done" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.226 ns ( 41.25 % ) " "Info: Total cell delay = 2.226 ns ( 41.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.171 ns ( 58.75 % ) " "Info: Total interconnect delay = 3.171 ns ( 58.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { UA:inst2|inst3 UA:inst2|inst15 Done } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.397 ns" { UA:inst2|inst3 {} UA:inst2|inst15 {} Done {} } { 0.000ns 1.459ns 1.712ns } { 0.000ns 0.228ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.555 ns" { Clock UA:inst2|inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.555 ns" { Clock {} Clock~combout {} UA:inst2|inst3 {} } { 0.000ns 0.000ns 1.083ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { UA:inst2|inst3 UA:inst2|inst15 Done } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.397 ns" { UA:inst2|inst3 {} UA:inst2|inst15 {} Done {} } { 0.000ns 1.459ns 1.712ns } { 0.000ns 0.228ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "OA:inst\|lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[0\] Ain\[0\] Clock 0.777 ns register " "Info: th for register \"OA:inst\|lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[0\]\" (data pin = \"Ain\[0\]\", clock pin = \"Clock\") is 0.777 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 5.990 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 5.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "TA2_2.bdf" "" { Schematic "D:/FileSet/GitLabs/AT/TA2_TA_B/TA2_2.bdf" { { 144 8 176 160 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.712 ns) 2.649 ns UA:inst2\|inst2 2 REG LCFF_X10_Y8_N13 13 " "Info: 2: + IC(1.083 ns) + CELL(0.712 ns) = 2.649 ns; Loc. = LCFF_X10_Y8_N13; Fanout = 13; REG Node = 'UA:inst2\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { Clock UA:inst2|inst2 } "NODE_NAME" } } { "UA.bdf" "" { Schematic "D:/FileSet/GitLabs/AT/TA2_TA_B/UA.bdf" { { 176 616 680 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.225 ns) 3.094 ns UA:inst2\|lpm_decode0:inst13\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\] 3 COMB LCCOMB_X10_Y8_N6 4 " "Info: 3: + IC(0.220 ns) + CELL(0.225 ns) = 3.094 ns; Loc. = LCCOMB_X10_Y8_N6; Fanout = 4; COMB Node = 'UA:inst2\|lpm_decode0:inst13\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { UA:inst2|inst2 UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2] } "NODE_NAME" } } { "db/decode_p7f.tdf" "" { Text "D:/FileSet/GitLabs/AT/TA2_TA_B/db/decode_p7f.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.930 ns) + CELL(0.000 ns) 5.024 ns UA:inst2\|lpm_decode0:inst13\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]~clkctrl 4 COMB CLKCTRL_G5 4 " "Info: 4: + IC(1.930 ns) + CELL(0.000 ns) = 5.024 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'UA:inst2\|lpm_decode0:inst13\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2] UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~clkctrl } "NODE_NAME" } } { "db/decode_p7f.tdf" "" { Text "D:/FileSet/GitLabs/AT/TA2_TA_B/db/decode_p7f.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 5.990 ns OA:inst\|lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[0\] 5 REG LCCOMB_X10_Y8_N14 2 " "Info: 5: + IC(0.913 ns) + CELL(0.053 ns) = 5.990 ns; Loc. = LCCOMB_X10_Y8_N14; Fanout = 2; REG Node = 'OA:inst\|lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~clkctrl OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 30.78 % ) " "Info: Total cell delay = 1.844 ns ( 30.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.146 ns ( 69.22 % ) " "Info: Total interconnect delay = 4.146 ns ( 69.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.990 ns" { Clock UA:inst2|inst2 UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2] UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~clkctrl OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.990 ns" { Clock {} Clock~combout {} UA:inst2|inst2 {} UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2] {} UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~clkctrl {} OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.083ns 0.220ns 1.930ns 0.913ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.213 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Ain\[0\] 1 PIN PIN_AA18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 1; PIN Node = 'Ain\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ain[0] } "NODE_NAME" } } { "TA2_2.bdf" "" { Schematic "D:/FileSet/GitLabs/AT/TA2_TA_B/TA2_2.bdf" { { 112 8 176 128 "Ain\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.128 ns) + CELL(0.228 ns) 5.213 ns OA:inst\|lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[0\] 2 REG LCCOMB_X10_Y8_N14 2 " "Info: 2: + IC(4.128 ns) + CELL(0.228 ns) = 5.213 ns; Loc. = LCCOMB_X10_Y8_N14; Fanout = 2; REG Node = 'OA:inst\|lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.356 ns" { Ain[0] OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.085 ns ( 20.81 % ) " "Info: Total cell delay = 1.085 ns ( 20.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.128 ns ( 79.19 % ) " "Info: Total interconnect delay = 4.128 ns ( 79.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.213 ns" { Ain[0] OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.213 ns" { Ain[0] {} Ain[0]~combout {} OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 4.128ns } { 0.000ns 0.857ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.990 ns" { Clock UA:inst2|inst2 UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2] UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~clkctrl OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.990 ns" { Clock {} Clock~combout {} UA:inst2|inst2 {} UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2] {} UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~clkctrl {} OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.083ns 0.220ns 1.930ns 0.913ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.213 ns" { Ain[0] OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.213 ns" { Ain[0] {} Ain[0]~combout {} OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 4.128ns } { 0.000ns 0.857ns 0.228ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 04 18:24:11 2022 " "Info: Processing ended: Sun Dec 04 18:24:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
