<?xml version="1.0"?>
<rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#"
         xmlns:xsd="http://www.w3.org/2001/XMLSchema#"
         xmlns:rdfs="http://www.w3.org/2000/01/rdf-schema#"
         xmlns:owl="http://www.w3.org/2002/07/owl#"
         xml:base="https://data.modm.io/stmicro"
         xmlns="https://data.modm.io/stmicro#">

<owl:Ontology rdf:about="https://data.modm.io/stmicro"/>

<owl:ObjectProperty rdf:about="#hasPin">
  <rdfs:domain rdf:resource="#Package"/>
  <rdfs:domain rdf:resource="#GpioPort"/>
  <rdfs:range rdf:resource="#Pin"/>
</owl:ObjectProperty>

<owl:ObjectProperty rdf:about="#hasPackage">
  <rdfs:domain rdf:resource="#Device"/>
  <rdfs:range rdf:resource="#Package"/>
</owl:ObjectProperty>

<owl:ObjectProperty rdf:about="#hasSignal">
  <rdfs:domain rdf:resource="#Pin"/>
  <rdfs:range rdf:resource="#Signal"/>
</owl:ObjectProperty>

<owl:ObjectProperty rdf:about="#hasInterruptVector">
  <rdfs:domain rdf:resource="#InterruptTable"/>
  <rdfs:range rdf:resource="#InterruptVector"/>
</owl:ObjectProperty>

<owl:DatatypeProperty rdf:about="#hasDescription">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#FunctionalProperty"/>
  <rdfs:domain rdf:resource="#InterruptVector"/>
  <rdfs:range rdf:resource="http://www.w3.org/2001/XMLSchema#string"/>
</owl:DatatypeProperty>

<owl:DatatypeProperty rdf:about="#hasPinType">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#FunctionalProperty"/>
  <rdfs:domain rdf:resource="#Pin"/>
  <rdfs:range rdf:resource="http://www.w3.org/2001/XMLSchema#string"/>
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">
- S: supply
- I: input
- O: output
- I/O: input/output
- RST: reset
- B: boot</rdfs:comment>
</owl:DatatypeProperty>

<owl:DatatypeProperty rdf:about="#hasPinStructure">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#FunctionalProperty"/>
  <rdfs:domain rdf:resource="#Pin"/>
  <rdfs:range rdf:resource="http://www.w3.org/2001/XMLSchema#string"/>
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">
- FT: 5V tolerant
- FTf: 5V tolerant, FM+ capable
- TC: 3.3V tolerant
- TTa: 3.3V tolerant, analog
- RST: reset
- B: boot</rdfs:comment>
</owl:DatatypeProperty>

<owl:AnnotationProperty rdf:about="#devices">
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">Contains the list of device identifiers that applies to the entity/relation.</rdfs:comment>
</owl:AnnotationProperty>

<owl:AnnotationProperty rdf:about="#alternateFunction">
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">The AF number attached to the [Pin, hasSignal, AlternateFunction] relation.</rdfs:comment>
</owl:AnnotationProperty>

<owl:AnnotationProperty rdf:about="#vectorPosition">
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">The AF number attached to the [InterruptTable, hasInterruptVector, AlternateFunction] relation.</rdfs:comment>
</owl:AnnotationProperty>

<owl:AnnotationProperty rdf:about="#pinPosition">
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">The pin position attached to the [Package, hasPin, Pin] relation.</rdfs:comment>
</owl:AnnotationProperty>

<owl:Class rdf:about="#Device">
  <rdfs:subClassOf rdf:resource="http://www.w3.org/2002/07/owl#Thing"/>
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">The unique identifier (part number) of the device.</rdfs:comment>
</owl:Class>

<owl:Class rdf:about="#DeviceFilter">
  <rdfs:subClassOf rdf:resource="http://www.w3.org/2002/07/owl#Thing"/>
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">A partial device identifier as a RegEx pattern.</rdfs:comment>
</owl:Class>

<owl:Class rdf:about="#InterruptTable">
  <rdfs:subClassOf rdf:resource="http://www.w3.org/2002/07/owl#Thing"/>
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">The interrupt table.</rdfs:comment>
</owl:Class>

<owl:Class rdf:about="#InterruptVector">
  <rdfs:subClassOf rdf:resource="http://www.w3.org/2002/07/owl#Thing"/>
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">Interrupt vector in the table.</rdfs:comment>
</owl:Class>

<owl:Class rdf:about="#GpioPort">
  <rdfs:subClassOf rdf:resource="http://www.w3.org/2002/07/owl#Thing"/>
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">GPIO port of a pin.</rdfs:comment>
</owl:Class>

<owl:Class rdf:about="#Pin">
  <rdfs:subClassOf rdf:resource="http://www.w3.org/2002/07/owl#Thing"/>
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">A device pin GPIO/electrical/analog/special.</rdfs:comment>
</owl:Class>

<owl:Class rdf:about="#Package">
  <rdfs:subClassOf rdf:resource="http://www.w3.org/2002/07/owl#Thing"/>
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">A device package identifier</rdfs:comment>
</owl:Class>

<owl:Class rdf:about="#Signal">
  <rdfs:subClassOf rdf:resource="http://www.w3.org/2002/07/owl#Thing"/>
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">Connects a pin with a peripheral function.</rdfs:comment>
</owl:Class>

<owl:Class rdf:about="#AlternateFunction">
  <rdfs:subClassOf rdf:resource="#Signal"/>
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">Connects to a digital peripheral function via multiplexer.</rdfs:comment>
</owl:Class>

<owl:Class rdf:about="#AdditionalFunction">
  <rdfs:subClassOf rdf:resource="#Signal"/>
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">Connects to an analog/special peripheral function.</rdfs:comment>
</owl:Class>

<DeviceFilter rdf:about="#stm32h742">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</DeviceFilter>

<DeviceFilter rdf:about="#stm32h743">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</DeviceFilter>

<DeviceFilter rdf:about="#stm32h750">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</DeviceFilter>

<DeviceFilter rdf:about="#stm32h753">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</DeviceFilter>

<InterruptTable rdf:about="stmicro/stm32h742#VectorTable">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#WWDG1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#PVD_PVM"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#EXTI4"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#OTG_FS_WKUP"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#OTG_FS"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DMAMUX1_OV"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#HRTIM1_MST"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#HRTIM1_TIMA"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#HRTIM_TIMB"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#HRTIM1_TIMC"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#HRTIM1_TIMD"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#HRTIM_TIME"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#HRTIM1_FLT"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DMA_STR0"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DFSDM1_FLT0"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DFSDM1_FLT1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DFSDM1_FLT2"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DFSDM1_FLT3"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#SAI3"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#SWPMI1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#TIM15"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#TIM16"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#TIM17"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#MDIOS_WKUP"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DMA_STR1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#MDIOS"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#JPEG"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#MDMA"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#SDMMC2"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#HSEM0"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#ADC3"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DMAMUX2_OVR"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#BDMA_CH0"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DMA_STR2"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#BDMA_CH1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#BDMA_CH2"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#BDMA_CH3"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#BDMA_CH4"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#BDMA_CH5"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#BDMA_CH6"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#BDMA_CH7"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#COMP"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#LPTIM2"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#LPTIM3"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DMA_STR3"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#LPTIM4"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#LPTIM5"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#LPUART"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#WWDG1_RST"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#CRS"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#RAMECC2"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#SAI4"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#WKUP"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DMA_STR4"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DMA_STR5"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DMA_STR6"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#ADC1_2"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#FDCAN1_IT0"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#RTC_TAMP_STAMP_CSS_LSE"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#FDCAN2_IT0"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#FDCAN1_IT1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#FDCAN2_IT1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#EXTI9_5"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#TIM1_BRK"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#TIM1_UP"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#TIM1_TRG_COM"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#TIM_CC"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#TIM2"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#TIM3"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#RTC_WKUP"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#TIM4"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#I2C1_EV"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#I2C1_ER"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#I2C2_EV"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#I2C2_ER"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#SPI1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#SPI2"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#USART1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#USART2"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#USART3"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#FLASH"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#EXTI15_10"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#RTC_ALARM"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#TIM8_BRK_TIM12"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#TIM8_UP_TIM13"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#TIM8_TRG_COM_TIM14"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#TIM8_CC"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DMA1_STR7"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#FMC"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#SDMMC1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#RCC"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#TIM5"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#SPI3"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#UART4"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#UART5"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#TIM6_DAC"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#TIM7"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DMA2_STR0"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DMA2_STR1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DMA2_STR2"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DMA2_STR3"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#EXTI0"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DMA2_STR4"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#ETH"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#ETH_WKUP"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#FDCAN_CAL"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DMA2_STR5"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DMA2_STR6"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#EXTI1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DMA2_STR7"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#USART6"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#I2C3_EV"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#I2C3_ER"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#OTG_HS_EP1_OUT"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#OTG_HS_EP1_IN"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#OTG_HS_WKUP"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#OTG_HS"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DCMI"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#CRYP"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#EXTI2"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#HASH_RNG"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#FPU"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#UART7"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#UART8"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#SPI4"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#SPI5"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#SPI6"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#SAI1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#LTDC"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#LTDC_ER"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#EXTI3"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#DMA2D"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#SAI2"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#QUADSPI"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#LPTIM1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#CEC"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#I2C4_EV"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#I2C4_ER"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#SPDIF"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#OTG_FS_EP1_OUT"/>
  <hasInterruptVector rdf:resource="stmicro/stm32h742#OTG_FS_EP1_IN"/>
</InterruptTable>

<InterruptVector rdf:about="stmicro/stm32h742#WWDG1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#PVD_PVM">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#EXTI4">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#OTG_FS_WKUP">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#OTG_FS">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DMAMUX1_OV">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#HRTIM1_MST">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#HRTIM1_TIMA">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#HRTIM_TIMB">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#HRTIM1_TIMC">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#HRTIM1_TIMD">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#HRTIM_TIME">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#HRTIM1_FLT">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DMA_STR0">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DFSDM1_FLT0">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DFSDM1_FLT1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DFSDM1_FLT2">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DFSDM1_FLT3">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#SAI3">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#SWPMI1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#TIM15">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#TIM16">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#TIM17">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#MDIOS_WKUP">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DMA_STR1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#MDIOS">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#JPEG">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#MDMA">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#SDMMC2">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#HSEM0">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#ADC3">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DMAMUX2_OVR">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#BDMA_CH0">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DMA_STR2">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#BDMA_CH1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#BDMA_CH2">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#BDMA_CH3">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#BDMA_CH4">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#BDMA_CH5">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#BDMA_CH6">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#BDMA_CH7">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#COMP">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#LPTIM2">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#LPTIM3">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DMA_STR3">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#LPTIM4">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#LPTIM5">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#LPUART">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#WWDG1_RST">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#CRS">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#RAMECC2">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#SAI4">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#WKUP">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DMA_STR4">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DMA_STR5">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DMA_STR6">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#ADC1_2">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#FDCAN1_IT0">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#RTC_TAMP_STAMP_CSS_LSE">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#FDCAN2_IT0">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#FDCAN1_IT1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#FDCAN2_IT1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#EXTI9_5">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#TIM1_BRK">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#TIM1_UP">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#TIM1_TRG_COM">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#TIM_CC">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#TIM2">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#TIM3">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#RTC_WKUP">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#TIM4">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#I2C1_EV">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#I2C1_ER">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#I2C2_EV">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#I2C2_ER">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#SPI1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#SPI2">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#USART1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#USART2">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#USART3">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#FLASH">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#EXTI15_10">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#RTC_ALARM">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#TIM8_BRK_TIM12">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#TIM8_UP_TIM13">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#TIM8_TRG_COM_TIM14">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#TIM8_CC">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DMA1_STR7">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#FMC">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#SDMMC1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#RCC">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#TIM5">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#SPI3">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#UART4">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#UART5">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#TIM6_DAC">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#TIM7">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DMA2_STR0">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DMA2_STR1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DMA2_STR2">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DMA2_STR3">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#EXTI0">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DMA2_STR4">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#ETH">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#ETH_WKUP">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#FDCAN_CAL">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DMA2_STR5">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DMA2_STR6">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#EXTI1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DMA2_STR7">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#USART6">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#I2C3_EV">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#I2C3_ER">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#OTG_HS_EP1_OUT">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#OTG_HS_EP1_IN">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#OTG_HS_WKUP">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#OTG_HS">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DCMI">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#CRYP">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#EXTI2">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#HASH_RNG">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#FPU">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#UART7">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#UART8">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#SPI4">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#SPI5">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#SPI6">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#SAI1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#LTDC">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#LTDC_ER">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#EXTI3">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#DMA2D">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#SAI2">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#QUADSPI">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#LPTIM1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#CEC">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#I2C4_EV">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#I2C4_ER">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#SPDIF">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#OTG_FS_EP1_OUT">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32h742#OTG_FS_EP1_IN">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#OTG_FS_EP1_IN"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">99</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#OTG_FS_EP1_OUT"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">98</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#SPDIF"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">97</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#I2C4_ER"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">96</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#I2C4_EV"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">95</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#CEC"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">94</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#LPTIM1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">93</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#QUADSPI"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">92</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#SAI2"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">91</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DMA2D"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">90</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#EXTI3"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">9</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#LTDC_ER"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">89</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#LTDC"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">88</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#SAI1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">87</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#SPI6"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">86</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#SPI5"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">85</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#SPI4"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">84</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#UART8"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">83</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#UART7"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">82</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#FPU"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">81</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#HASH_RNG"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">80</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#EXTI2"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">8</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#CRYP"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">79</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DCMI"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">78</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#OTG_HS"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">77</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#OTG_HS_WKUP"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">76</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#OTG_HS_EP1_IN"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">75</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#OTG_HS_EP1_OUT"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">74</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#I2C3_ER"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">73</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#I2C3_EV"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">72</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#USART6"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">71</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DMA2_STR7"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">70</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#EXTI1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">7</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DMA2_STR6"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">69</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DMA2_STR5"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">68</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#FDCAN_CAL"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">63</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#ETH_WKUP"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">62</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#ETH"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">61</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DMA2_STR4"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">60</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#EXTI0"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">6</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DMA2_STR3"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">59</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DMA2_STR2"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">58</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DMA2_STR1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">57</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DMA2_STR0"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">56</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#TIM7"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">55</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#TIM6_DAC"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">54</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#UART5"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">53</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#UART4"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">52</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#SPI3"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">51</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#TIM5"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">50</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#RCC"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">5</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#SDMMC1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">49</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#FMC"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">48</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DMA1_STR7"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">47</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#TIM8_CC"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">46</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#TIM8_TRG_COM_TIM14"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">45</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#TIM8_UP_TIM13"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">44</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#TIM8_BRK_TIM12"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">43</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#RTC_ALARM"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">41</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#EXTI15_10"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">40</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#FLASH"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">4</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#USART3"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">39</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#USART2"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">38</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#USART1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">37</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#SPI2"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">36</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#SPI1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">35</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#I2C2_ER"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">34</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#I2C2_EV"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">33</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#I2C1_ER"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">32</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#I2C1_EV"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">31</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#TIM4"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">30</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#RTC_WKUP"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">3</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#TIM3"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">29</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#TIM2"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">28</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#TIM_CC"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">27</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#TIM1_TRG_COM"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">26</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#TIM1_UP"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">25</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#TIM1_BRK"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">24</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#EXTI9_5"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">23</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#FDCAN2_IT1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">22</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#FDCAN1_IT1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">21</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#FDCAN2_IT0"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">20</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#RTC_TAMP_STAMP_CSS_LSE"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">2</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#FDCAN1_IT0"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">19</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#ADC1_2"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">18</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DMA_STR6"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">17</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DMA_STR5"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">16</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DMA_STR4"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">15</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#WKUP"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">149</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#SAI4"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">146</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#RAMECC2"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">145</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#CRS"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">144</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#WWDG1_RST"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">143</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#LPUART"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">142</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#LPTIM5"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">141</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#LPTIM4"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">140</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DMA_STR3"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">14</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#LPTIM3"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">139</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#LPTIM2"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">138</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#COMP"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">137</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#BDMA_CH7"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">136</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#BDMA_CH6"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">135</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#BDMA_CH5"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">134</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#BDMA_CH4"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">133</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#BDMA_CH3"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">132</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#BDMA_CH2"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">131</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#BDMA_CH1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">130</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DMA_STR2"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">13</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#BDMA_CH0"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">129</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DMAMUX2_OVR"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">128</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#ADC3"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">127</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#HSEM0"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">125</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#SDMMC2"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">124</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#MDMA"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">122</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#JPEG"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">121</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#MDIOS"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">120</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DMA_STR1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">12</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#MDIOS_WKUP"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">119</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#TIM17"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">118</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#TIM16"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">117</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#TIM15"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">116</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#SWPMI1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">115</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#SAI3"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">114</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DFSDM1_FLT3"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">113</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DFSDM1_FLT2"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">112</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DFSDM1_FLT1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">111</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DFSDM1_FLT0"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">110</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DMA_STR0"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">11</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#HRTIM1_FLT"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">109</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#HRTIM_TIME"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">108</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#HRTIM1_TIMD"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">107</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#HRTIM1_TIMC"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">106</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#HRTIM_TIMB"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">105</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#HRTIM1_TIMA"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">104</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#HRTIM1_MST"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">103</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#DMAMUX1_OV"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">102</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#OTG_FS"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">101</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#OTG_FS_WKUP"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">100</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#EXTI4"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">10</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#PVD_PVM"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">1</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedSource rdf:resource="stmicro/stm32h742#VectorTable"/>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32h742#WWDG1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">0</vectorPosition>
</owl:Axiom>


</rdf:RDF>
