// Seed: 3795972208
module module_0 ();
  wire id_2;
  id_3(
      1, id_1, 1, id_1
  );
  always force id_2 = 1;
  id_4(
      .id_0(id_5), .id_1(1'b0)
  );
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    input wor id_2,
    input uwire id_3,
    output tri0 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input logic id_9,
    output tri1 id_10
);
  wire id_12;
  tri1 id_13;
  module_0();
  always @(1 or negedge id_13) force id_12 = id_9;
endmodule
