#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Sep 16 18:15:32 2022
# Process ID: 217447
# Current directory: /home/elias/Desktop/Projects/simpleCPU/simpleCPU.runs/layout_romModule_0_0_synth_1
# Command line: vivado -log layout_romModule_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source layout_romModule_0_0.tcl
# Log file: /home/elias/Desktop/Projects/simpleCPU/simpleCPU.runs/layout_romModule_0_0_synth_1/layout_romModule_0_0.vds
# Journal file: /home/elias/Desktop/Projects/simpleCPU/simpleCPU.runs/layout_romModule_0_0_synth_1/vivado.jou
# Running On: elias-xps159570, OS: Linux, CPU Frequency: 2899.996 MHz, CPU Physical cores: 6, Host memory: 7960 MB
#-----------------------------------------------------------
Sourcing tcl script '/opt/Xilinx/Vivado/2022.1/scripts/Vivado_init.tcl'
source layout_romModule_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2607.426 ; gain = 5.961 ; free physical = 5371 ; free virtual = 5946
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top layout_romModule_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 217818
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/elias/Desktop/Projects/simpleCPU/simpleCPU.srcs/sources_1/new/memory.v:3]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/elias/Desktop/Projects/simpleCPU/simpleCPU.srcs/sources_1/new/memory.v:4]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2607.426 ; gain = 0.000 ; free physical = 137 ; free virtual = 1427
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'layout_romModule_0_0' [/home/elias/Desktop/Projects/simpleCPU/simpleCPU.gen/sources_1/bd/layout/ip/layout_romModule_0_0/synth/layout_romModule_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'romModule' [/home/elias/Desktop/Projects/simpleCPU/simpleCPU.srcs/sources_1/new/memory.v:6]
INFO: [Synth 8-6155] done synthesizing module 'romModule' (0#1) [/home/elias/Desktop/Projects/simpleCPU/simpleCPU.srcs/sources_1/new/memory.v:6]
INFO: [Synth 8-6155] done synthesizing module 'layout_romModule_0_0' (0#1) [/home/elias/Desktop/Projects/simpleCPU/simpleCPU.gen/sources_1/bd/layout/ip/layout_romModule_0_0/synth/layout_romModule_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2607.426 ; gain = 0.000 ; free physical = 3311 ; free virtual = 4539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2607.426 ; gain = 0.000 ; free physical = 3405 ; free virtual = 4655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2615.430 ; gain = 8.004 ; free physical = 3401 ; free virtual = 4652
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2615.430 ; gain = 8.004 ; free physical = 3379 ; free virtual = 4633
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   5 Input    8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design layout_romModule_0_0 has port data_out[7] driven by constant 0
INFO: [Synth 8-3917] design layout_romModule_0_0 has port data_out[6] driven by constant 0
INFO: [Synth 8-3917] design layout_romModule_0_0 has port data_out[5] driven by constant 0
INFO: [Synth 8-3917] design layout_romModule_0_0 has port data_out[4] driven by constant 0
WARNING: [Synth 8-7129] Port address[5] in module layout_romModule_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[4] in module layout_romModule_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[3] in module layout_romModule_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[2] in module layout_romModule_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2615.430 ; gain = 8.004 ; free physical = 1698 ; free virtual = 3282
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2615.430 ; gain = 8.004 ; free physical = 1683 ; free virtual = 3275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2615.430 ; gain = 8.004 ; free physical = 1667 ; free virtual = 3259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2615.430 ; gain = 8.004 ; free physical = 1431 ; free virtual = 3041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2615.430 ; gain = 8.004 ; free physical = 1431 ; free virtual = 3041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2615.430 ; gain = 8.004 ; free physical = 1430 ; free virtual = 3041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2615.430 ; gain = 8.004 ; free physical = 1430 ; free virtual = 3041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2615.430 ; gain = 8.004 ; free physical = 1430 ; free virtual = 3041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2615.430 ; gain = 8.004 ; free physical = 1430 ; free virtual = 3041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |FDRE |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |     6|
|2     |  inst   |romModule |     6|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2615.430 ; gain = 8.004 ; free physical = 1430 ; free virtual = 3041
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2615.430 ; gain = 8.004 ; free physical = 1436 ; free virtual = 3046
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2615.438 ; gain = 8.004 ; free physical = 1436 ; free virtual = 3046
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.438 ; gain = 0.000 ; free physical = 1513 ; free virtual = 3131
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2671.457 ; gain = 0.000 ; free physical = 1547 ; free virtual = 3180
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 36316661
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2671.457 ; gain = 64.031 ; free physical = 1825 ; free virtual = 3459
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/elias/Desktop/Projects/simpleCPU/simpleCPU.runs/layout_romModule_0_0_synth_1/layout_romModule_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2767.504 ; gain = 96.047 ; free physical = 910 ; free virtual = 2711
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP layout_romModule_0_0, cache-ID = 72c64f552b0f159a
INFO: [Common 17-1381] The checkpoint '/home/elias/Desktop/Projects/simpleCPU/simpleCPU.runs/layout_romModule_0_0_synth_1/layout_romModule_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file layout_romModule_0_0_utilization_synth.rpt -pb layout_romModule_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 16 18:16:26 2022...
