Loading plugins phase: Elapsed time ==> 0s.384ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Lukas Creutzburg\Documents\PSoC Creator\Workspace01\Volume_Control.cydsn\Volume_Control.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Lukas Creutzburg\Documents\PSoC Creator\Workspace01\Volume_Control.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.996ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.051ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Volume_Control.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\PSoC Creator\Workspace01\Volume_Control.cydsn\Volume_Control.cyprj -dcpsoc3 Volume_Control.v -verilog
======================================================================

======================================================================
Compiling:  Volume_Control.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\PSoC Creator\Workspace01\Volume_Control.cydsn\Volume_Control.cyprj -dcpsoc3 Volume_Control.v -verilog
======================================================================

======================================================================
Compiling:  Volume_Control.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\PSoC Creator\Workspace01\Volume_Control.cydsn\Volume_Control.cyprj -dcpsoc3 -verilog Volume_Control.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Jul 10 11:00:56 2016


======================================================================
Compiling:  Volume_Control.v
Program  :   vpp
Options  :    -yv2 -q10 Volume_Control.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Jul 10 11:00:57 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Volume_Control.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Volume_Control.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\PSoC Creator\Workspace01\Volume_Control.cydsn\Volume_Control.cyprj -dcpsoc3 -verilog Volume_Control.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Jul 10 11:00:57 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Lukas Creutzburg\Documents\PSoC Creator\Workspace01\Volume_Control.cydsn\codegentemp\Volume_Control.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Lukas Creutzburg\Documents\PSoC Creator\Workspace01\Volume_Control.cydsn\codegentemp\Volume_Control.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Volume_Control.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\PSoC Creator\Workspace01\Volume_Control.cydsn\Volume_Control.cyprj -dcpsoc3 -verilog Volume_Control.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Jul 10 11:00:58 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Lukas Creutzburg\Documents\PSoC Creator\Workspace01\Volume_Control.cydsn\codegentemp\Volume_Control.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Lukas Creutzburg\Documents\PSoC Creator\Workspace01\Volume_Control.cydsn\codegentemp\Volume_Control.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_Timer:Net_260\
	Net_185
	\ADC_Timer:TimerUDB:ctrl_ten\
	\ADC_Timer:TimerUDB:ctrl_cmode_0\
	\ADC_Timer:TimerUDB:ctrl_tmode_1\
	\ADC_Timer:TimerUDB:ctrl_tmode_0\
	\ADC_Timer:TimerUDB:ctrl_ic_1\
	\ADC_Timer:TimerUDB:ctrl_ic_0\
	Net_189
	\ADC_Timer:Net_102\
	\ADC_Timer:Net_266\
	\Volume_ADC:Net_268\
	\Volume_ADC:Net_270\
	Net_234
	Net_235
	Net_236
	Net_237
	Net_238
	Net_239


Deleted 19 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \ADC_Timer:TimerUDB:trigger_enable\ to one
Aliasing \ADC_Timer:TimerUDB:status_6\ to zero
Aliasing \ADC_Timer:TimerUDB:status_5\ to zero
Aliasing \ADC_Timer:TimerUDB:status_4\ to zero
Aliasing \ADC_Timer:TimerUDB:status_0\ to \ADC_Timer:TimerUDB:tc_i\
Aliasing Net_184 to zero
Aliasing \Volume_ADC:Net_482\ to zero
Aliasing \Volume_ADC:Net_252\ to zero
Aliasing tmpOE__Volume_Messung1_net_0 to one
Aliasing \Volume_Control:clk\ to zero
Aliasing \Volume_Control:rst\ to zero
Aliasing tmpOE__Volume_1_net_0 to one
Aliasing tmpOE__Volume_0_net_0 to one
Aliasing tmpOE__Volume_Messung2_net_0 to one
Aliasing \ADC_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \ADC_Timer:TimerUDB:hwEnable_reg\\D\ to \ADC_Timer:TimerUDB:run_mode\
Aliasing \ADC_Timer:TimerUDB:capture_out_reg_i\\D\ to \ADC_Timer:TimerUDB:capt_fifo_load_int\
Removing Rhs of wire Net_13[3] = \ADC_Timer:Net_53\[4]
Removing Rhs of wire Net_13[3] = \ADC_Timer:TimerUDB:tc_reg_i\[39]
Removing Lhs of wire \ADC_Timer:TimerUDB:ctrl_enable\[21] = \ADC_Timer:TimerUDB:control_7\[13]
Removing Lhs of wire \ADC_Timer:TimerUDB:ctrl_cmode_1\[23] = zero[12]
Removing Rhs of wire \ADC_Timer:TimerUDB:timer_enable\[32] = \ADC_Timer:TimerUDB:runmode_enable\[44]
Removing Rhs of wire \ADC_Timer:TimerUDB:run_mode\[33] = \ADC_Timer:TimerUDB:hwEnable\[34]
Removing Lhs of wire \ADC_Timer:TimerUDB:run_mode\[33] = \ADC_Timer:TimerUDB:control_7\[13]
Removing Lhs of wire \ADC_Timer:TimerUDB:trigger_enable\[36] = one[7]
Removing Lhs of wire \ADC_Timer:TimerUDB:tc_i\[38] = \ADC_Timer:TimerUDB:status_tc\[35]
Removing Lhs of wire \ADC_Timer:TimerUDB:capt_fifo_load_int\[43] = \ADC_Timer:TimerUDB:capt_fifo_load\[31]
Removing Lhs of wire \ADC_Timer:TimerUDB:status_6\[46] = zero[12]
Removing Lhs of wire \ADC_Timer:TimerUDB:status_5\[47] = zero[12]
Removing Lhs of wire \ADC_Timer:TimerUDB:status_4\[48] = zero[12]
Removing Lhs of wire \ADC_Timer:TimerUDB:status_0\[49] = \ADC_Timer:TimerUDB:status_tc\[35]
Removing Lhs of wire \ADC_Timer:TimerUDB:status_1\[50] = \ADC_Timer:TimerUDB:capt_fifo_load\[31]
Removing Rhs of wire \ADC_Timer:TimerUDB:status_2\[51] = \ADC_Timer:TimerUDB:fifo_full\[52]
Removing Rhs of wire \ADC_Timer:TimerUDB:status_3\[53] = \ADC_Timer:TimerUDB:fifo_nempty\[54]
Removing Lhs of wire Net_184[56] = zero[12]
Removing Lhs of wire \ADC_Timer:TimerUDB:cs_addr_2\[57] = zero[12]
Removing Lhs of wire \ADC_Timer:TimerUDB:cs_addr_1\[58] = \ADC_Timer:TimerUDB:trig_reg\[45]
Removing Lhs of wire \ADC_Timer:TimerUDB:cs_addr_0\[59] = \ADC_Timer:TimerUDB:per_zero\[37]
Removing Rhs of wire \Volume_ADC:Net_488\[101] = \Volume_ADC:Net_250\[138]
Removing Lhs of wire \Volume_ADC:Net_481\[104] = zero[12]
Removing Lhs of wire \Volume_ADC:Net_482\[105] = zero[12]
Removing Lhs of wire \Volume_ADC:Net_252\[140] = zero[12]
Removing Lhs of wire tmpOE__Volume_Messung1_net_0[145] = one[7]
Removing Lhs of wire \Volume_Control:clk\[150] = zero[12]
Removing Lhs of wire \Volume_Control:rst\[151] = zero[12]
Removing Rhs of wire Net_227[152] = \Volume_Control:control_out_0\[153]
Removing Rhs of wire Net_227[152] = \Volume_Control:control_0\[176]
Removing Rhs of wire Net_224[154] = \Volume_Control:control_out_1\[155]
Removing Rhs of wire Net_224[154] = \Volume_Control:control_1\[175]
Removing Lhs of wire tmpOE__Volume_1_net_0[178] = one[7]
Removing Lhs of wire tmpOE__Volume_0_net_0[184] = one[7]
Removing Lhs of wire tmpOE__Volume_Messung2_net_0[190] = one[7]
Removing Lhs of wire \ADC_Timer:TimerUDB:capture_last\\D\[195] = zero[12]
Removing Lhs of wire \ADC_Timer:TimerUDB:tc_reg_i\\D\[196] = \ADC_Timer:TimerUDB:status_tc\[35]
Removing Lhs of wire \ADC_Timer:TimerUDB:hwEnable_reg\\D\[197] = \ADC_Timer:TimerUDB:control_7\[13]
Removing Lhs of wire \ADC_Timer:TimerUDB:capture_out_reg_i\\D\[198] = \ADC_Timer:TimerUDB:capt_fifo_load\[31]

------------------------------------------------------
Aliased 0 equations, 39 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\ADC_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\ADC_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\ADC_Timer:TimerUDB:timer_enable\' (cost = 0):
\ADC_Timer:TimerUDB:timer_enable\ <= (\ADC_Timer:TimerUDB:control_7\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 4 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC_Timer:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \ADC_Timer:TimerUDB:capt_fifo_load\[31] = zero[12]
Removing Lhs of wire \ADC_Timer:TimerUDB:trig_reg\[45] = \ADC_Timer:TimerUDB:control_7\[13]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Lukas Creutzburg\Documents\PSoC Creator\Workspace01\Volume_Control.cydsn\Volume_Control.cyprj" -dcpsoc3 Volume_Control.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.896ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Sunday, 10 July 2016 11:00:59
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\PSoC Creator\Workspace01\Volume_Control.cydsn\Volume_Control.cyprj -d CY8C5888LTI-LP097 Volume_Control.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \ADC_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \ADC_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Volume_ADC_Ext_CP_Clk'. Fanout=1, Signal=\Volume_ADC:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'Volume_ADC_theACLK'. Fanout=1, Signal=\Volume_ADC:Net_488\
    Digital Clock 1: Automatic-assigning  clock 'ADC_Clock'. Fanout=2, Signal=Net_87
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \ADC_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ADC_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ADC_Clock, EnableOut: Constant 1
    UDB Clk/Enable \ADC_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ADC_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ADC_Clock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: Volume_0(0), Volume_1(0), Volume_Messung2(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Volume_Messung1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Volume_Messung1(0)__PA ,
            analog_term => Net_191 ,
            pad => Volume_Messung1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Volume_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Volume_1(0)__PA ,
            input => Net_224 ,
            pad => Volume_1(0)_PAD );

    Pin : Name = Volume_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Volume_0(0)__PA ,
            input => Net_227 ,
            pad => Volume_0(0)_PAD );

    Pin : Name = Volume_Messung2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Volume_Messung2(0)__PA ,
            analog_term => Net_192 ,
            pad => Volume_Messung2(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\ADC_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Timer:TimerUDB:control_7\ * \ADC_Timer:TimerUDB:per_zero\
        );
        Output = \ADC_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_13, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_87) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Timer:TimerUDB:control_7\ * \ADC_Timer:TimerUDB:per_zero\
        );
        Output = Net_13 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\ADC_Timer:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => Net_87 ,
            cs_addr_1 => \ADC_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \ADC_Timer:TimerUDB:per_zero\ ,
            z0_comb => \ADC_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \ADC_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \ADC_Timer:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\ADC_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_87 ,
            status_3 => \ADC_Timer:TimerUDB:status_3\ ,
            status_2 => \ADC_Timer:TimerUDB:status_2\ ,
            status_0 => \ADC_Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\ADC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_87 ,
            control_7 => \ADC_Timer:TimerUDB:control_7\ ,
            control_6 => \ADC_Timer:TimerUDB:control_6\ ,
            control_5 => \ADC_Timer:TimerUDB:control_5\ ,
            control_4 => \ADC_Timer:TimerUDB:control_4\ ,
            control_3 => \ADC_Timer:TimerUDB:control_3\ ,
            control_2 => \ADC_Timer:TimerUDB:control_2\ ,
            control_1 => \ADC_Timer:TimerUDB:control_1\ ,
            control_0 => \ADC_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Volume_Control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Volume_Control:control_7\ ,
            control_6 => \Volume_Control:control_6\ ,
            control_5 => \Volume_Control:control_5\ ,
            control_4 => \Volume_Control:control_4\ ,
            control_3 => \Volume_Control:control_3\ ,
            control_2 => \Volume_Control:control_2\ ,
            control_1 => Net_224 ,
            control_0 => Net_227 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\Volume_ADC:IRQ\
        PORT MAP (
            interrupt => Net_193 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :    7 :   41 :   48 : 14.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    2 :  190 :  192 :  1.04 %
  Unique P-terms              :    1 :  383 :  384 :  0.26 %
  Total P-terms               :    2 :      :      :        
  Datapath Cells              :    1 :   23 :   24 :  4.17 %
  Status Cells                :    1 :   23 :   24 :  4.17 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.036ms
Tech mapping phase: Elapsed time ==> 0s.112ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(0)][IoId=(4)] : Volume_Messung1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Volume_Messung2(0)
DSM[0]@[FFB(DSM,0)] : \Volume_ADC:DSM\
Log: apr.M0058: The analog placement iterative improvement is 34% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 84% done. (App=cydsfit)
Analog Placement Results:
IO_4@[IOP=(0)][IoId=(4)] : Volume_Messung1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Volume_Messung2(0)
DSM[0]@[FFB(DSM,0)] : \Volume_ADC:DSM\

Analog Placement phase: Elapsed time ==> 0s.643ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_191 {
    dsm_0_vplus
    agl4_x_dsm_0_vplus
    agl4
    agl4_x_p0_4
    p0_4
  }
  Net: Net_192 {
    dsm_0_vminus
    agl5_x_dsm_0_vminus
    agl5
    agl5_x_p0_5
    p0_5
  }
  Net: \Volume_ADC:Net_249\ {
  }
  Net: \Volume_ADC:Net_257\ {
  }
  Net: \Volume_ADC:Net_109\ {
  }
  Net: \Volume_ADC:Net_34\ {
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_191
  agl4_x_dsm_0_vplus                               -> Net_191
  agl4                                             -> Net_191
  agl4_x_p0_4                                      -> Net_191
  p0_4                                             -> Net_191
  dsm_0_vminus                                     -> Net_192
  agl5_x_dsm_0_vminus                              -> Net_192
  agl5                                             -> Net_192
  agl5_x_p0_5                                      -> Net_192
  p0_5                                             -> Net_192
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.432ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :   47 :   48 :   2.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.00
                   Pterms :            1.00
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 51, final cost is 51 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       1.00 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
controlcell: Name =\Volume_Control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Volume_Control:control_7\ ,
        control_6 => \Volume_Control:control_6\ ,
        control_5 => \Volume_Control:control_5\ ,
        control_4 => \Volume_Control:control_4\ ,
        control_3 => \Volume_Control:control_3\ ,
        control_2 => \Volume_Control:control_2\ ,
        control_1 => Net_224 ,
        control_0 => Net_227 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_13, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_87) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Timer:TimerUDB:control_7\ * \ADC_Timer:TimerUDB:per_zero\
        );
        Output = Net_13 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_Timer:TimerUDB:control_7\ * \ADC_Timer:TimerUDB:per_zero\
        );
        Output = \ADC_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ADC_Timer:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => Net_87 ,
        cs_addr_1 => \ADC_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \ADC_Timer:TimerUDB:per_zero\ ,
        z0_comb => \ADC_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \ADC_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \ADC_Timer:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\ADC_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_87 ,
        status_3 => \ADC_Timer:TimerUDB:status_3\ ,
        status_2 => \ADC_Timer:TimerUDB:status_2\ ,
        status_0 => \ADC_Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ADC_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_87 ,
        control_7 => \ADC_Timer:TimerUDB:control_7\ ,
        control_6 => \ADC_Timer:TimerUDB:control_6\ ,
        control_5 => \ADC_Timer:TimerUDB:control_5\ ,
        control_4 => \ADC_Timer:TimerUDB:control_4\ ,
        control_3 => \ADC_Timer:TimerUDB:control_3\ ,
        control_2 => \ADC_Timer:TimerUDB:control_2\ ,
        control_1 => \ADC_Timer:TimerUDB:control_1\ ,
        control_0 => \ADC_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\Volume_ADC:IRQ\
        PORT MAP (
            interrupt => Net_193 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Volume_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Volume_0(0)__PA ,
        input => Net_227 ,
        pad => Volume_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Volume_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Volume_1(0)__PA ,
        input => Net_224 ,
        pad => Volume_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Volume_Messung1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Volume_Messung1(0)__PA ,
        analog_term => Net_191 ,
        pad => Volume_Messung1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Volume_Messung2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Volume_Messung2(0)__PA ,
        analog_term => Net_192 ,
        pad => Volume_Messung2(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 is empty
Port 12 is empty
Port 15 is empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \Volume_ADC:Net_93\ ,
            dclk_0 => \Volume_ADC:Net_93_local\ ,
            aclk_glb_0 => \Volume_ADC:Net_488\ ,
            aclk_0 => \Volume_ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \Volume_ADC:Net_488_adig\ ,
            clk_a_dig_0 => \Volume_ADC:Net_488_adig_local\ ,
            dclk_glb_1 => Net_87 ,
            dclk_1 => Net_87_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\Volume_ADC:DSM\
        PORT MAP (
            aclock => \Volume_ADC:Net_488\ ,
            vplus => Net_191 ,
            vminus => Net_192 ,
            reset_dec => \Volume_ADC:mod_reset\ ,
            extclk_cp_udb => \Volume_ADC:Net_93_local\ ,
            ext_pin_1 => \Volume_ADC:Net_249\ ,
            ext_pin_2 => \Volume_ADC:Net_257\ ,
            ext_vssa => \Volume_ADC:Net_109\ ,
            qtz_ref => \Volume_ADC:Net_34\ ,
            dec_clock => \Volume_ADC:aclock\ ,
            mod_dat_3 => \Volume_ADC:mod_dat_3\ ,
            mod_dat_2 => \Volume_ADC:mod_dat_2\ ,
            mod_dat_1 => \Volume_ADC:mod_dat_1\ ,
            mod_dat_0 => \Volume_ADC:mod_dat_0\ ,
            dout_udb_7 => \Volume_ADC:Net_245_7\ ,
            dout_udb_6 => \Volume_ADC:Net_245_6\ ,
            dout_udb_5 => \Volume_ADC:Net_245_5\ ,
            dout_udb_4 => \Volume_ADC:Net_245_4\ ,
            dout_udb_3 => \Volume_ADC:Net_245_3\ ,
            dout_udb_2 => \Volume_ADC:Net_245_2\ ,
            dout_udb_1 => \Volume_ADC:Net_245_1\ ,
            dout_udb_0 => \Volume_ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 12
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\Volume_ADC:DEC\
        PORT MAP (
            aclock => \Volume_ADC:aclock\ ,
            mod_dat_3 => \Volume_ADC:mod_dat_3\ ,
            mod_dat_2 => \Volume_ADC:mod_dat_2\ ,
            mod_dat_1 => \Volume_ADC:mod_dat_1\ ,
            mod_dat_0 => \Volume_ADC:mod_dat_0\ ,
            ext_start => Net_13 ,
            modrst => \Volume_ADC:mod_reset\ ,
            interrupt => Net_193 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+----------------
   0 |   0 |       |      NONE |         CMOS_OUT |        Volume_0(0) | In(Net_227)
     |   1 |       |      NONE |         CMOS_OUT |        Volume_1(0) | In(Net_224)
     |   4 |     * |      NONE |      HI_Z_ANALOG | Volume_Messung1(0) | Analog(Net_191)
     |   5 |       |      NONE |      HI_Z_ANALOG | Volume_Messung2(0) | Analog(Net_192)
----------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.001ms
Digital Placement phase: Elapsed time ==> 1s.467ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.160ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.230ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.064ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Volume_Control_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.676ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.188ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.007ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.063ms
API generation phase: Elapsed time ==> 1s.224ms
Dependency generation phase: Elapsed time ==> 0s.024ms
Cleanup phase: Elapsed time ==> 0s.001ms
