Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: xtop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xtop.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "xtop"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : xtop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../../rtl/xprog_rom.v" in library work
Compiling verilog include file "../../../rtl/xdefs.vh"
Compiling verilog include file "../../../rtl/xctrldefs.vh"
Compiling verilog include file "../../../rtl/xprogdefs.vh"
Compiling verilog file "../../../rtl/xprog_ram.v" in library work
Compiling verilog include file "../../../rtl/xdefs.vh"
Compiling verilog include file "../../../rtl/xprogdefs.vh"
Compiling verilog include file "../../../rtl/xctrldefs.vh"
Module <xprog_rom> compiled
Compiling verilog file "../../../rtl/xseven_seg_display.v" in library work
Module <xprog_ram> compiled
Compiling verilog file "../../../rtl/xregf.v" in library work
Compiling verilog include file "../../../rtl/xdefs.vh"
Compiling verilog include file "../../../rtl/xregfdefs.vh"
Module <xseven_seg_display> compiled
Compiling verilog file "../../../rtl/xps2.v" in library work
Module <xregf> compiled
Compiling verilog file "../../../rtl/xprog.v" in library work
Compiling verilog include file "../../../rtl/xdefs.vh"
Compiling verilog include file "../../../rtl/xctrldefs.vh"
Compiling verilog include file "../../../rtl/xprogdefs.vh"
Module <xps2> compiled
Compiling verilog file "../../../rtl/xleds.v" in library work
Module <xprog> compiled
Compiling verilog file "../../../rtl/xctrl.v" in library work
Compiling verilog include file "../../../rtl/xdefs.vh"
Compiling verilog include file "../../../rtl/xctrldefs.vh"
Compiling verilog include file "../../../rtl/xprogdefs.vh"
Module <xleds> compiled
Compiling verilog file "../../../rtl/xtop.v" in library work
Compiling verilog include file "../../../rtl/xdefs.vh"
Compiling verilog include file "../../../rtl/xctrldefs.vh"
Compiling verilog include file "../../../rtl/xprogdefs.vh"
Compiling verilog include file "../../../rtl/xregfdefs.vh"
Module <xctrl> compiled
Module <xtop> compiled
No errors in compilation
Analysis of file <"xtop.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <xtop> in library <work>.

Analyzing hierarchy for module <xctrl> in library <work>.

Analyzing hierarchy for module <xprog> in library <work>.

Analyzing hierarchy for module <xps2> in library <work> with parameters.
	idle = "01"
	ready = "11"
	receive = "10"

Analyzing hierarchy for module <xseven_seg_display> in library <work>.

Analyzing hierarchy for module <xleds> in library <work>.

Analyzing hierarchy for module <xregf> in library <work>.

Analyzing hierarchy for module <xprog_rom> in library <work>.

Analyzing hierarchy for module <xprog_ram> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <xtop>.
Module <xtop> is correct for synthesis.
 
Analyzing module <xctrl> in library <work>.
Module <xctrl> is correct for synthesis.
 
Analyzing module <xprog> in library <work>.
Module <xprog> is correct for synthesis.
 
Analyzing module <xprog_rom> in library <work>.
INFO:Xst:2546 - "../../../rtl/xprog_rom.v" line 18: reading initialization file "./bootrom.hex".
Module <xprog_rom> is correct for synthesis.
 
Analyzing module <xprog_ram> in library <work>.
INFO:Xst:2546 - "../../../rtl/xprog_ram.v" line 72: reading initialization file "./program.hex".
Module <xprog_ram> is correct for synthesis.
 
Analyzing module <xps2> in library <work>.
	idle = 2'b01
	ready = 2'b11
	receive = 2'b10
Module <xps2> is correct for synthesis.
 
Analyzing module <xseven_seg_display> in library <work>.
Module <xseven_seg_display> is correct for synthesis.
 
Analyzing module <xleds> in library <work>.
Module <xleds> is correct for synthesis.
 
Analyzing module <xregf> in library <work>.
Module <xregf> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <datafetched> in unit <xps2> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <xctrl>.
    Related source file is "../../../rtl/xctrl.v".
    Found 9-bit register for signal <pc>.
    Found 1-bit register for signal <carry>.
    Found 10-bit adder for signal <data_addr$addsub0000>.
    Found 10-bit comparator greatequal for signal <data_sel$cmp_ge0000> created at line 223.
    Found 32-bit 4-to-1 multiplexer for signal <data_to_rd_int>.
    Found 1-bit register for signal <negative>.
    Found 9-bit adder for signal <old_pc_nxt_2$add0000> created at line 106.
    Found 1-bit register for signal <overflow>.
    Found 9-bit adder for signal <pc_nxt$share0000> created at line 108.
    Found 32-bit register for signal <regA>.
    Found 32-bit subtractor for signal <regA_nxt$addsub0000>.
    Found 32-bit xor2 for signal <regA_nxt$xor0000> created at line 166.
    Found 32-bit register for signal <regB>.
    Found 33-bit addsub for signal <temp_regA$addsub0000>.
    Found 32-bit adder carry out for signal <temp_regA$addsub0002> created at line 208.
    Summary:
	inferred  76 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <xctrl> synthesized.


Synthesizing Unit <xps2>.
    Related source file is "../../../rtl/xps2.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rxactive> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <opcode> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <finished> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dataready> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_out1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 01                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit register for signal <data_out>.
    Found 2-bit register for signal <clksr>.
    Found 8-bit register for signal <data_out_pre>.
    Found 2-bit register for signal <datasr>.
    Found 8-bit register for signal <rxdata>.
    Found 11-bit register for signal <rxregister>.
    Found 16-bit up counter for signal <rxtimeout>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  42 D-type flip-flop(s).
Unit <xps2> synthesized.


Synthesizing Unit <xseven_seg_display>.
    Related source file is "../../../rtl/xseven_seg_display.v".
WARNING:Xst:647 - Input <dp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <LED_activating_counter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 4x4-bit ROM for signal <Anode_Activate$mux0000> created at line 51.
    Found 16x7-bit ROM for signal <LED_out$mux0000> created at line 92.
    Found 4-bit register for signal <Anode_Activate>.
    Found 7-bit register for signal <LED_out>.
    Found 23-bit up counter for signal <cnt>.
    Found 16-bit register for signal <displayed_number1>.
    Found 4-bit register for signal <LED_BCD>.
    Found 4-bit 4-to-1 multiplexer for signal <LED_BCD$mux0000> created at line 51.
    Found 20-bit up counter for signal <refresh_counter>.
    Summary:
	inferred   2 ROM(s).
	inferred   2 Counter(s).
	inferred  31 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <xseven_seg_display> synthesized.


Synthesizing Unit <xleds>.
    Related source file is "../../../rtl/xleds.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <leds>.
    Found 8-bit register for signal <leds_buffer>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <xleds> synthesized.


Synthesizing Unit <xregf>.
    Related source file is "../../../rtl/xregf.v".
    Found 16x32-bit dual-port RAM <Mram_reg_1> for signal <reg_1>.
    Found 16x32-bit dual-port RAM <Mram_reg_2> for signal <reg_2>.
    Summary:
	inferred   2 RAM(s).
Unit <xregf> synthesized.


Synthesizing Unit <xprog_rom>.
    Related source file is "../../../rtl/xprog_rom.v".
WARNING:Xst:1781 - Signal <mem> is used but never assigned. Tied to default value.
    Found 16x32-bit ROM for signal <$varindex0000> created at line 23.
    Found 32-bit register for signal <instruction>.
    Summary:
	inferred   1 ROM(s).
	inferred  32 D-type flip-flop(s).
Unit <xprog_rom> synthesized.


Synthesizing Unit <xprog_ram>.
    Related source file is "../../../rtl/xprog_ram.v".
    Found 256x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <instruction>.
    Found 32-bit register for signal <data_out_int>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <xprog_ram> synthesized.


Synthesizing Unit <xprog>.
    Related source file is "../../../rtl/xprog.v".
WARNING:Xst:647 - Input <pc<8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <data_from_rom> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xprog> synthesized.


Synthesizing Unit <xtop>.
    Related source file is "../../../rtl/xtop.v".
WARNING:Xst:646 - Signal <ps2_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ps2_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ps2_done> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <par_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <par_in> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <led_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <led_input> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 16-bit latch for signal <displayed_number>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <xtop> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <rom> of the block <xprog_rom> are unconnected in block <xprog>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x32-bit dual-port RAM                               : 2
 256x32-bit dual-port RAM                              : 1
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 1
 32-bit adder carry out                                : 1
 32-bit subtractor                                     : 1
 33-bit addsub                                         : 1
 9-bit adder                                           : 2
# Counters                                             : 3
 16-bit up counter                                     : 1
 20-bit up counter                                     : 1
 23-bit up counter                                     : 1
# Registers                                            : 27
 1-bit register                                        : 11
 11-bit register                                       : 2
 16-bit register                                       : 1
 2-bit register                                        : 2
 32-bit register                                       : 4
 4-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 3
 9-bit register                                        : 1
# Latches                                              : 1
 16-bit latch                                          : 1
# Comparators                                          : 1
 10-bit comparator greatequal                          : 1
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ps2/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 01    | 00
 10    | 01
 11    | 11
-------------------
INFO:Xst:2261 - The FF/Latch <data_out_8> in Unit <ps2> is equivalent to the following 2 FFs/Latches, which will be removed : <data_out_9> <data_out_10> 
WARNING:Xst:1710 - FF/Latch <data_out_8> (without init value) has a constant value of 0 in block <ps2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <data_out<10:8>> (without init value) have a constant value of 0 in block <xps2>.

Synthesizing (advanced) Unit <xregf>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_reg_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     addrB          | connected to signal <ext_addr>      |          |
    |     doB            | connected to signal <ext_data_out>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_reg_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     addrB          | connected to signal <int_addr>      |          |
    |     doB            | connected to signal <int_data_out>  |          |
    -----------------------------------------------------------------------
Unit <xregf> synthesized (advanced).

Synthesizing (advanced) Unit <xseven_seg_display>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_LED_out_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_Anode_Activate_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <xseven_seg_display> synthesized (advanced).

Synthesizing (advanced) Unit <xtop>.
INFO:Xst:3226 - The RAM <prog/ram/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <prog/ram/data_out_int> <prog/ram/instruction>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <prog_sel>      | high     |
    |     weA            | connected to signal <data_we>       | high     |
    |     addrA          | connected to signal <data_addr>     |          |
    |     diA            | connected to signal <data_to_wr>    |          |
    |     doA            | connected to signal <prog_data_to_rd> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <pc>            |          |
    |     doB            | connected to signal <instruction>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <xtop> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x32-bit dual-port distributed RAM                   : 2
 256x32-bit dual-port block RAM                        : 1
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 1
 32-bit adder carry out                                : 1
 32-bit subtractor                                     : 1
 33-bit addsub                                         : 1
 9-bit adder                                           : 2
# Counters                                             : 3
 16-bit up counter                                     : 1
 20-bit up counter                                     : 1
 23-bit up counter                                     : 1
# Registers                                            : 164
 Flip-Flops                                            : 164
# Latches                                              : 1
 16-bit latch                                          : 1
# Comparators                                          : 1
 10-bit comparator greatequal                          : 1
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <controller/pc_8> of sequential type is unconnected in block <xtop>.
INFO:Xst:2261 - The FF/Latch <instruction_1> in Unit <xprog_rom> is equivalent to the following 4 FFs/Latches, which will be removed : <instruction_3> <instruction_5> <instruction_6> <instruction_7> 
INFO:Xst:2261 - The FF/Latch <instruction_2> in Unit <xprog_rom> is equivalent to the following 20 FFs/Latches, which will be removed : <instruction_8> <instruction_9> <instruction_10> <instruction_11> <instruction_12> <instruction_13> <instruction_14> <instruction_15> <instruction_16> <instruction_17> <instruction_18> <instruction_19> <instruction_20> <instruction_21> <instruction_22> <instruction_23> <instruction_24> <instruction_25> <instruction_26> <instruction_27> 
INFO:Xst:2261 - The FF/Latch <instruction_4> in Unit <xprog_rom> is equivalent to the following FF/Latch, which will be removed : <instruction_31> 

Optimizing unit <xtop> ...

Optimizing unit <xps2> ...

Optimizing unit <xseven_seg_display> ...

Optimizing unit <xleds> ...

Optimizing unit <xregf> ...

Optimizing unit <xprog_rom> ...
WARNING:Xst:2677 - Node <regf/Mram_reg_132> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_131> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_130> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_129> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_128> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_127> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_126> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_125> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_124> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_123> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_122> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_121> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_120> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_119> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_118> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_117> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_116> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_115> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_114> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_113> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_112> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_111> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_110> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_19> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_18> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_17> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_16> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_15> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_14> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_13> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_12> of sequential type is unconnected in block <xtop>.
WARNING:Xst:2677 - Node <regf/Mram_reg_11> of sequential type is unconnected in block <xtop>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block xtop, actual ratio is 46.

Final Macro Processing ...

Processing Unit <xtop> :
	Found 2-bit shift register for signal <ps2/datasr_1>.
	Found 2-bit shift register for signal <FPGA_leds/leds_7>.
	Found 2-bit shift register for signal <FPGA_leds/leds_6>.
	Found 2-bit shift register for signal <FPGA_leds/leds_5>.
	Found 2-bit shift register for signal <FPGA_leds/leds_4>.
	Found 2-bit shift register for signal <FPGA_leds/leds_3>.
	Found 2-bit shift register for signal <FPGA_leds/leds_2>.
	Found 2-bit shift register for signal <FPGA_leds/leds_1>.
	Found 2-bit shift register for signal <FPGA_leds/leds_0>.
Unit <xtop> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 204
 Flip-Flops                                            : 204
# Shift Registers                                      : 9
 2-bit shift register                                  : 9

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : xtop.ngr
Top Level Output File Name         : xtop
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 29

Cell Usage :
# BELS                             : 1226
#      GND                         : 1
#      INV                         : 39
#      LUT1                        : 64
#      LUT2                        : 97
#      LUT2_L                      : 1
#      LUT3                        : 126
#      LUT3_D                      : 7
#      LUT3_L                      : 3
#      LUT4                        : 414
#      LUT4_D                      : 23
#      LUT4_L                      : 41
#      MUXCY                       : 193
#      MUXF5                       : 34
#      VCC                         : 1
#      XORCY                       : 182
# FlipFlops/Latches                : 229
#      FD                          : 40
#      FDE                         : 59
#      FDR                         : 59
#      FDRS                        : 40
#      FDS                         : 4
#      FDSE                        : 11
#      LDE                         : 16
# RAMS                             : 33
#      RAM16X1D                    : 32
#      RAMB16_S36_S36              : 1
# Shift Registers                  : 9
#      SRL16                       : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 8
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      464  out of    960    48%  
 Number of Slice Flip Flops:            229  out of   1920    11%  
 Number of 4 input LUTs:                888  out of   1920    46%  
    Number used as logic:               815
    Number used as Shift registers:       9
    Number used as RAMs:                 64
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of     83    34%  
 Number of BRAMs:                         1  out of      4    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------+----------------------------+-------+
Clock Signal                                        | Clock buffer(FF name)      | Load  |
----------------------------------------------------+----------------------------+-------+
clk                                                 | BUFGP                      | 255   |
displayed_number_not0003(displayed_number_not0003:O)| NONE(*)(displayed_number_0)| 16    |
----------------------------------------------------+----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 20.481ns (Maximum Frequency: 48.826MHz)
   Minimum input arrival time before clock: 5.165ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 20.481ns (frequency: 48.826MHz)
  Total number of paths / destination ports: 797994 / 755
-------------------------------------------------------------------------
Delay:               20.481ns (Levels of Logic = 32)
  Source:            prog/ram/Mram_mem (RAM)
  Destination:       controller/carry (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: prog/ram/Mram_mem to controller/carry
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36_S36:CLKB->DOB0   28   2.800   1.340  prog/ram/Mram_mem (instruction<0>)
     LUT2:I1->O            1   0.704   0.000  controller/Madd_data_addr_addsub0000_lut<0> (controller/Madd_data_addr_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  controller/Madd_data_addr_addsub0000_cy<0> (controller/Madd_data_addr_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_data_addr_addsub0000_cy<1> (controller/Madd_data_addr_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_data_addr_addsub0000_cy<2> (controller/Madd_data_addr_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_data_addr_addsub0000_cy<3> (controller/Madd_data_addr_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_data_addr_addsub0000_cy<4> (controller/Madd_data_addr_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_data_addr_addsub0000_cy<5> (controller/Madd_data_addr_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_data_addr_addsub0000_cy<6> (controller/Madd_data_addr_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_data_addr_addsub0000_cy<7> (controller/Madd_data_addr_addsub0000_cy<7>)
     MUXCY:CI->O           0   0.059   0.000  controller/Madd_data_addr_addsub0000_cy<8> (controller/Madd_data_addr_addsub0000_cy<8>)
     XORCY:CI->O          25   0.804   1.295  controller/Madd_data_addr_addsub0000_xor<9> (controller/data_addr_addsub0000<9>)
     LUT3_D:I2->LO         1   0.704   0.104  controller/data_addr<9>1_1 (N405)
     LUT4:I3->O           23   0.704   1.237  controller/regB_we111 (N53)
     LUT3:I2->O           13   0.704   0.987  prog_sel_cmp_eq00001 (prog_sel_cmp_eq0000)
     LUT4:I3->O            1   0.704   0.424  controller/Mmux_data_to_rd_int14_SW0 (N40)
     LUT4:I3->O            4   0.704   0.666  controller/Mmux_data_to_rd_int14 (controller/data_to_rd_int<20>)
     LUT2:I1->O            1   0.704   0.000  controller/Madd_temp_regA_addsub0002_lut<20> (controller/Madd_temp_regA_addsub0002_lut<20>)
     MUXCY:S->O            1   0.464   0.000  controller/Madd_temp_regA_addsub0002_cy<20> (controller/Madd_temp_regA_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<21> (controller/Madd_temp_regA_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<22> (controller/Madd_temp_regA_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<23> (controller/Madd_temp_regA_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<24> (controller/Madd_temp_regA_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<25> (controller/Madd_temp_regA_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<26> (controller/Madd_temp_regA_addsub0002_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<27> (controller/Madd_temp_regA_addsub0002_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<28> (controller/Madd_temp_regA_addsub0002_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<29> (controller/Madd_temp_regA_addsub0002_cy<29>)
     MUXCY:CI->O           1   0.059   0.000  controller/Madd_temp_regA_addsub0002_cy<30> (controller/Madd_temp_regA_addsub0002_cy<30>)
     MUXCY:CI->O           1   0.459   0.499  controller/Madd_temp_regA_addsub0002_cy<31> (controller/Madd_temp_regA_index0000)
     LUT2_L:I1->LO         1   0.704   0.104  controller/carry_nxt15 (controller/carry_nxt15)
     LUT4:I3->O            1   0.704   0.424  controller/carry_nxt65_G (N256)
     LUT4:I3->O            1   0.704   0.000  controller/carry_nxt651 (controller/carry_nxt)
     FDE:D                     0.308          controller/carry
    ----------------------------------------
    Total                     20.481ns (13.401ns logic, 7.080ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'displayed_number_not0003'
  Clock period: 2.214ns (frequency: 451.671MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               2.214ns (Levels of Logic = 1)
  Source:            displayed_number_0 (LATCH)
  Destination:       displayed_number_0 (LATCH)
  Source Clock:      displayed_number_not0003 falling
  Destination Clock: displayed_number_not0003 falling

  Data Path: displayed_number_0 to displayed_number_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.526  displayed_number_0 (displayed_number_0)
     LUT3:I1->O            1   0.704   0.000  displayed_number_mux0000<0>1 (displayed_number_mux0000<0>)
     LDE:D                     0.308          displayed_number_0
    ----------------------------------------
    Total                      2.214ns (1.688ns logic, 0.526ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 429 / 269
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 3)
  Source:            par_we (PAD)
  Destination:       regf/Mram_reg_232 (RAM)
  Destination Clock: clk rising

  Data Path: par_we to regf/Mram_reg_232
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            38   1.218   1.268  par_we_IBUF (par_we_IBUF)
     LUT4:I3->O            1   0.704   0.000  regf/we361 (regf/we36)
     MUXF5:I1->O          32   0.321   1.262  regf/we36_f5 (regf/we)
     RAM16X1D:WE               0.392          regf/Mram_reg_21
    ----------------------------------------
    Total                      5.165ns (2.635ns logic, 2.530ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            seven_seg_display/Anode_Activate_3 (FF)
  Destination:       anodes<3> (PAD)
  Source Clock:      clk rising

  Data Path: seven_seg_display/Anode_Activate_3 to anodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.591   0.420  seven_seg_display/Anode_Activate_3 (seven_seg_display/Anode_Activate_3)
     OBUF:I->O                 3.272          anodes_3_OBUF (anodes<3>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.43 secs
 
--> 

Total memory usage is 283476 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   58 (   0 filtered)
Number of infos    :   14 (   0 filtered)

