Analysis & Elaboration report for rx_serial_7E2
Fri Sep 23 15:01:19 2022
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: rx_serial_fd:U2_FD|deslocador_n:U1
  5. Parameter Settings for User Entity Instance: rx_serial_fd:U2_FD|contador_m:U2
  6. Parameter Settings for User Entity Instance: rx_serial_fd:U2_FD|registrador_n:U4
  7. Parameter Settings for User Entity Instance: contador_m:U3_TICK
  8. Analysis & Elaboration Settings
  9. Port Connectivity Checks: "hex7seg:U5_HEX1"
 10. Port Connectivity Checks: "contador_m:U3_TICK"
 11. Port Connectivity Checks: "rx_serial_fd:U2_FD|testador_paridade:U3"
 12. Port Connectivity Checks: "rx_serial_fd:U2_FD|contador_m:U2"
 13. Port Connectivity Checks: "rx_serial_fd:U2_FD|deslocador_n:U1"
 14. Port Connectivity Checks: "rx_serial_fd:U2_FD"
 15. Port Connectivity Checks: "rx_serial_uc:U1_UC"
 16. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Fri Sep 23 15:01:18 2022       ;
; Quartus Prime Version         ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                 ; rx_serial_7E2                               ;
; Top-level Entity Name         ; rx_serial_7E2                               ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_serial_fd:U2_FD|deslocador_n:U1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; n              ; 12    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_serial_fd:U2_FD|contador_m:U2 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; m              ; 13    ; Signed Integer                                       ;
; n              ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_serial_fd:U2_FD|registrador_n:U4 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 7     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: contador_m:U3_TICK ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; m              ; 434   ; Signed Integer                         ;
; n              ; 9     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; rx_serial_7E2      ; rx_serial_7E2      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------+
; Port Connectivity Checks: "hex7seg:U5_HEX1" ;
+---------+-------+----------+----------------+
; Port    ; Type  ; Severity ; Details        ;
+---------+-------+----------+----------------+
; hexa[3] ; Input ; Info     ; Stuck at GND   ;
+---------+-------+----------+----------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "contador_m:U3_TICK"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fim  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_serial_fd:U2_FD|testador_paridade:U3"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; impar_ok ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_serial_fd:U2_FD|contador_m:U2"                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; meio ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_serial_fd:U2_FD|deslocador_n:U1"                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dados        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; saida[11..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; saida[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "rx_serial_fd:U2_FD" ;
+---------+-------+----------+-------------------+
; Port    ; Type  ; Severity ; Details           ;
+---------+-------+----------+-------------------+
; carrega ; Input ; Info     ; Stuck at GND      ;
+---------+-------+----------+-------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_serial_uc:U1_UC"                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; carrega ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Fri Sep 23 15:01:07 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rx_serial_7E2 -c rx_serial_7E2 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file testador_paridade.vhd
    Info (12022): Found design unit 1: testador_paridade-rtl File: D:/LabDigi/exp3/rx_serial_7E2/testador_paridade.vhd Line: 35
    Info (12023): Found entity 1: testador_paridade File: D:/LabDigi/exp3/rx_serial_7E2/testador_paridade.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file rx_serial_tb.vhd
    Info (12022): Found design unit 1: rx_serial_tb-tb File: D:/LabDigi/exp3/rx_serial_7E2/rx_serial_tb.vhd Line: 24
    Info (12023): Found entity 1: rx_serial_tb File: D:/LabDigi/exp3/rx_serial_7E2/rx_serial_tb.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file registrador_n.vhd
    Info (12022): Found design unit 1: registrador_n-registrador_n File: D:/LabDigi/exp3/rx_serial_7E2/registrador_n.vhd Line: 36
    Info (12023): Found entity 1: registrador_n File: D:/LabDigi/exp3/rx_serial_7E2/registrador_n.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file hex7seg.vhd
    Info (12022): Found design unit 1: hex7seg-comportamental File: D:/LabDigi/exp3/rx_serial_7E2/hex7seg.vhd Line: 27
    Info (12023): Found entity 1: hex7seg File: D:/LabDigi/exp3/rx_serial_7E2/hex7seg.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file deslocador_n.vhd
    Info (12022): Found design unit 1: deslocador_n-deslocador_n_arch File: D:/LabDigi/exp3/rx_serial_7E2/deslocador_n.vhd Line: 33
    Info (12023): Found entity 1: deslocador_n File: D:/LabDigi/exp3/rx_serial_7E2/deslocador_n.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file contador_m.vhd
    Info (12022): Found design unit 1: contador_m-contador_m_arch File: D:/LabDigi/exp3/rx_serial_7E2/contador_m.vhd Line: 38
    Info (12023): Found entity 1: contador_m File: D:/LabDigi/exp3/rx_serial_7E2/contador_m.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file rx_serial_7e2.vhd
    Info (12022): Found design unit 1: rx_serial_7E2-arch File: D:/LabDigi/exp3/rx_serial_7E2/rx_serial_7E2.vhd Line: 20
    Info (12023): Found entity 1: rx_serial_7E2 File: D:/LabDigi/exp3/rx_serial_7E2/rx_serial_7E2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rx_serial_uc.vhd
    Info (12022): Found design unit 1: rx_serial_uc-rx_serial_uc_arch File: D:/LabDigi/exp3/rx_serial_7E2/rx_serial_uc.vhd Line: 25
    Info (12023): Found entity 1: rx_serial_uc File: D:/LabDigi/exp3/rx_serial_7E2/rx_serial_uc.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rx_serial_fd.vhd
    Info (12022): Found design unit 1: rx_serial_fd-rx_serial_fd_arch File: D:/LabDigi/exp3/rx_serial_7E2/rx_serial_fd.vhd Line: 24
    Info (12023): Found entity 1: rx_serial_fd File: D:/LabDigi/exp3/rx_serial_7E2/rx_serial_fd.vhd Line: 5
Info (12127): Elaborating entity "rx_serial_7E2" for the top level hierarchy
Info (12128): Elaborating entity "rx_serial_uc" for hierarchy "rx_serial_uc:U1_UC" File: D:/LabDigi/exp3/rx_serial_7E2/rx_serial_7E2.vhd Line: 99
Warning (10541): VHDL Signal Declaration warning at rx_serial_uc.vhd(13): used implicit default value for signal "carrega" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/LabDigi/exp3/rx_serial_7E2/rx_serial_uc.vhd Line: 13
Info (12128): Elaborating entity "rx_serial_fd" for hierarchy "rx_serial_fd:U2_FD" File: D:/LabDigi/exp3/rx_serial_7E2/rx_serial_7E2.vhd Line: 119
Info (12128): Elaborating entity "deslocador_n" for hierarchy "rx_serial_fd:U2_FD|deslocador_n:U1" File: D:/LabDigi/exp3/rx_serial_7E2/rx_serial_fd.vhd Line: 85
Info (12128): Elaborating entity "contador_m" for hierarchy "rx_serial_fd:U2_FD|contador_m:U2" File: D:/LabDigi/exp3/rx_serial_7E2/rx_serial_fd.vhd Line: 99
Info (12128): Elaborating entity "testador_paridade" for hierarchy "rx_serial_fd:U2_FD|testador_paridade:U3" File: D:/LabDigi/exp3/rx_serial_7E2/rx_serial_fd.vhd Line: 112
Info (12128): Elaborating entity "registrador_n" for hierarchy "rx_serial_fd:U2_FD|registrador_n:U4" File: D:/LabDigi/exp3/rx_serial_7E2/rx_serial_fd.vhd Line: 120
Info (12128): Elaborating entity "contador_m" for hierarchy "contador_m:U3_TICK" File: D:/LabDigi/exp3/rx_serial_7E2/rx_serial_7E2.vhd Line: 140
Info (12128): Elaborating entity "hex7seg" for hierarchy "hex7seg:U4_HEX" File: D:/LabDigi/exp3/rx_serial_7E2/rx_serial_7E2.vhd Line: 154
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4836 megabytes
    Info: Processing ended: Fri Sep 23 15:01:19 2022
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:21


