Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 20 21:51:29 2024
| Host         : USCS-667 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AHBLITE_SYS_timing_summary_routed.rpt -pb AHBLITE_SYS_timing_summary_routed.pb -rpx AHBLITE_SYS_timing_summary_routed.rpx -warn_on_violation
| Design       : AHBLITE_SYS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        
SYNTH-10   Warning           Wide multiplier              3           
SYNTH-16   Warning           Address collision            9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1114)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2710)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1114)
---------------------------
 There are 1114 register/latch pins with no clock driven by root clock pin: clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2710)
---------------------------------------------------
 There are 2710 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.908        0.000                      0                    1        0.263        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.908        0.000                      0                    1        0.263        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.908ns  (required time - arrival time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    CLK_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clk_div_reg/Q
                         net (fo=2, routed)           0.505     6.189    clk_div
    SLICE_X53Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.313 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     6.313    clk_div_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    14.927    CLK_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_div_reg/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.029    15.221    clk_div_reg
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -6.313    
  -------------------------------------------------------------------
                         slack                                  8.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    CLK_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  clk_div_reg/Q
                         net (fo=2, routed)           0.168     1.793    clk_div
    SLICE_X53Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.838 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.838    clk_div_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    CLK_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_div_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_div_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2720 Endpoints
Min Delay          2720 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.299ns  (logic 9.401ns (31.028%)  route 20.898ns (68.972%))
  Logic Levels:           20  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/Q
                         net (fo=172, routed)         5.913     6.431    u_CORTEXM0INTEGRATION/u_logic/Dzvpw6
    SLICE_X81Y100        LUT4 (Prop_lut4_I1_O)        0.152     6.583 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122/O
                         net (fo=12, routed)          2.678     9.261    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122_n_0
    SLICE_X83Y89         LUT5 (Prop_lut5_I3_O)        0.326     9.587 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_64/O
                         net (fo=1, routed)           0.714    10.301    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_64_n_0
    SLICE_X82Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.425 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_32/O
                         net (fo=6, routed)           1.088    11.513    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_32_n_0
    SLICE_X77Y93         LUT2 (Prop_lut2_I1_O)        0.150    11.663 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_13/O
                         net (fo=2, routed)           0.704    12.367    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[6]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.238    16.605 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.607    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.125 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[3]
                         net (fo=2, routed)           1.357    19.482    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_102
    SLICE_X78Y96         LUT2 (Prop_lut2_I0_O)        0.124    19.606 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23/O
                         net (fo=1, routed)           0.000    19.606    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.119 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.119    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.236 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.236    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.559 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_9/O[1]
                         net (fo=1, routed)           1.472    22.031    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X63Y95         LUT6 (Prop_lut6_I2_O)        0.306    22.337 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11/O
                         net (fo=1, routed)           0.788    23.125    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11_n_0
    SLICE_X66Y90         LUT3 (Prop_lut3_I2_O)        0.124    23.249 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           0.850    24.100    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.124    24.224 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           0.627    24.851    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I1_O)        0.124    24.975 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_44/O
                         net (fo=1, routed)           0.615    25.590    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_44_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124    25.714 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36/O
                         net (fo=2, routed)           1.231    26.945    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36_n_0
    SLICE_X69Y89         LUT6 (Prop_lut6_I0_O)        0.124    27.069 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_31/O
                         net (fo=1, routed)           0.934    28.002    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_31_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I2_O)        0.124    28.126 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_16/O
                         net (fo=1, routed)           1.125    29.251    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_16_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124    29.375 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_5/O
                         net (fo=1, routed)           0.799    30.175    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_5_n_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I3_O)        0.124    30.299 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_1/O
                         net (fo=1, routed)           0.000    30.299    u_CORTEXM0INTEGRATION/u_logic/Oxohu6
    SLICE_X48Y84         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.100ns  (logic 9.401ns (31.232%)  route 20.699ns (68.768%))
  Logic Levels:           20  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/Q
                         net (fo=172, routed)         5.913     6.431    u_CORTEXM0INTEGRATION/u_logic/Dzvpw6
    SLICE_X81Y100        LUT4 (Prop_lut4_I1_O)        0.152     6.583 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122/O
                         net (fo=12, routed)          2.678     9.261    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122_n_0
    SLICE_X83Y89         LUT5 (Prop_lut5_I3_O)        0.326     9.587 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_64/O
                         net (fo=1, routed)           0.714    10.301    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_64_n_0
    SLICE_X82Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.425 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_32/O
                         net (fo=6, routed)           1.088    11.513    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_32_n_0
    SLICE_X77Y93         LUT2 (Prop_lut2_I1_O)        0.150    11.663 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_13/O
                         net (fo=2, routed)           0.704    12.367    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[6]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.238    16.605 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.607    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.125 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[3]
                         net (fo=2, routed)           1.357    19.482    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_102
    SLICE_X78Y96         LUT2 (Prop_lut2_I0_O)        0.124    19.606 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23/O
                         net (fo=1, routed)           0.000    19.606    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.119 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.119    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.236 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.236    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.559 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_9/O[1]
                         net (fo=1, routed)           1.472    22.031    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X63Y95         LUT6 (Prop_lut6_I2_O)        0.306    22.337 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11/O
                         net (fo=1, routed)           0.788    23.125    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11_n_0
    SLICE_X66Y90         LUT3 (Prop_lut3_I2_O)        0.124    23.249 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           0.850    24.100    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.124    24.224 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           0.627    24.851    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I1_O)        0.124    24.975 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_44/O
                         net (fo=1, routed)           0.615    25.590    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_44_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124    25.714 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36/O
                         net (fo=2, routed)           1.389    27.103    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36_n_0
    SLICE_X69Y89         LUT6 (Prop_lut6_I5_O)        0.124    27.227 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_14/O
                         net (fo=2, routed)           0.977    28.204    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_14_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I3_O)        0.124    28.328 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_8/O
                         net (fo=2, routed)           0.860    29.187    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_8_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.124    29.311 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4/O
                         net (fo=1, routed)           0.665    29.976    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I3_O)        0.124    30.100 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_1/O
                         net (fo=1, routed)           0.000    30.100    u_CORTEXM0INTEGRATION/u_logic/Buohu6
    SLICE_X49Y84         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.714ns  (logic 9.401ns (31.639%)  route 20.313ns (68.361%))
  Logic Levels:           20  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/Q
                         net (fo=172, routed)         5.913     6.431    u_CORTEXM0INTEGRATION/u_logic/Dzvpw6
    SLICE_X81Y100        LUT4 (Prop_lut4_I1_O)        0.152     6.583 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122/O
                         net (fo=12, routed)          2.678     9.261    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122_n_0
    SLICE_X83Y89         LUT5 (Prop_lut5_I3_O)        0.326     9.587 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_64/O
                         net (fo=1, routed)           0.714    10.301    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_64_n_0
    SLICE_X82Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.425 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_32/O
                         net (fo=6, routed)           1.088    11.513    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_32_n_0
    SLICE_X77Y93         LUT2 (Prop_lut2_I1_O)        0.150    11.663 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_13/O
                         net (fo=2, routed)           0.704    12.367    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[6]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.238    16.605 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.607    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.125 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[3]
                         net (fo=2, routed)           1.357    19.482    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_102
    SLICE_X78Y96         LUT2 (Prop_lut2_I0_O)        0.124    19.606 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23/O
                         net (fo=1, routed)           0.000    19.606    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.119 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.119    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.236 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.236    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.559 f  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_9/O[1]
                         net (fo=1, routed)           1.472    22.031    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X63Y95         LUT6 (Prop_lut6_I2_O)        0.306    22.337 f  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11/O
                         net (fo=1, routed)           0.788    23.125    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11_n_0
    SLICE_X66Y90         LUT3 (Prop_lut3_I2_O)        0.124    23.249 f  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           0.850    24.100    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.124    24.224 f  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           0.627    24.851    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I1_O)        0.124    24.975 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_44/O
                         net (fo=1, routed)           0.615    25.590    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_44_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124    25.714 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36/O
                         net (fo=2, routed)           1.389    27.103    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36_n_0
    SLICE_X69Y89         LUT6 (Prop_lut6_I5_O)        0.124    27.227 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_14/O
                         net (fo=2, routed)           0.980    28.207    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_14_n_0
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.124    28.331 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=1, routed)           0.455    28.786    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X60Y92         LUT4 (Prop_lut4_I2_O)        0.124    28.910 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_2/O
                         net (fo=1, routed)           0.680    29.590    u_CORTEXM0INTEGRATION/u_logic_n_120
    SLICE_X60Y92         LUT5 (Prop_lut5_I2_O)        0.124    29.714 r  u_CORTEXM0INTEGRATION/Bfjpw6_i_1/O
                         net (fo=1, routed)           0.000    29.714    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg_1
    SLICE_X60Y92         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/F1pax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.427ns  (logic 8.809ns (32.118%)  route 18.618ns (67.882%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/Q
                         net (fo=172, routed)         5.913     6.431    u_CORTEXM0INTEGRATION/u_logic/Dzvpw6
    SLICE_X81Y100        LUT4 (Prop_lut4_I1_O)        0.152     6.583 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122/O
                         net (fo=12, routed)          2.678     9.261    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122_n_0
    SLICE_X83Y89         LUT5 (Prop_lut5_I3_O)        0.326     9.587 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_64/O
                         net (fo=1, routed)           0.714    10.301    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_64_n_0
    SLICE_X82Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.425 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_32/O
                         net (fo=6, routed)           1.088    11.513    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_32_n_0
    SLICE_X77Y93         LUT2 (Prop_lut2_I1_O)        0.150    11.663 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_13/O
                         net (fo=2, routed)           0.704    12.367    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[6]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.238    16.605 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.607    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.125 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[3]
                         net (fo=2, routed)           1.357    19.482    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_102
    SLICE_X78Y96         LUT2 (Prop_lut2_I0_O)        0.124    19.606 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23/O
                         net (fo=1, routed)           0.000    19.606    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.119 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.119    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.236 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.236    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.559 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_9/O[1]
                         net (fo=1, routed)           1.472    22.031    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X63Y95         LUT6 (Prop_lut6_I2_O)        0.306    22.337 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11/O
                         net (fo=1, routed)           0.788    23.125    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11_n_0
    SLICE_X66Y90         LUT3 (Prop_lut3_I2_O)        0.124    23.249 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           0.850    24.100    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.124    24.224 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           1.127    25.351    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.152    25.503 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_1/O
                         net (fo=16, routed)          1.924    27.427    u_CORTEXM0INTEGRATION/u_logic/P4liu6
    SLICE_X77Y101        FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/F1pax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ejnpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.393ns  (logic 9.030ns (32.965%)  route 18.363ns (67.035%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/Q
                         net (fo=172, routed)         5.913     6.431    u_CORTEXM0INTEGRATION/u_logic/Dzvpw6
    SLICE_X81Y100        LUT4 (Prop_lut4_I1_O)        0.152     6.583 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122/O
                         net (fo=12, routed)          2.678     9.261    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122_n_0
    SLICE_X83Y89         LUT5 (Prop_lut5_I3_O)        0.326     9.587 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_64/O
                         net (fo=1, routed)           0.714    10.301    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_64_n_0
    SLICE_X82Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.425 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_32/O
                         net (fo=6, routed)           1.088    11.513    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_32_n_0
    SLICE_X77Y93         LUT2 (Prop_lut2_I1_O)        0.150    11.663 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_13/O
                         net (fo=2, routed)           0.704    12.367    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[6]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.238    16.605 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.607    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.125 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[3]
                         net (fo=2, routed)           1.357    19.482    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_102
    SLICE_X78Y96         LUT2 (Prop_lut2_I0_O)        0.124    19.606 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23/O
                         net (fo=1, routed)           0.000    19.606    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.119 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.119    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.236 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.236    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.551 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_9/O[3]
                         net (fo=1, routed)           1.199    21.751    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X62Y95         LUT6 (Prop_lut6_I2_O)        0.307    22.058 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_8/O
                         net (fo=1, routed)           0.897    22.954    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_8_n_0
    SLICE_X62Y95         LUT3 (Prop_lut3_I2_O)        0.150    23.104 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_5/O
                         net (fo=1, routed)           0.814    23.918    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_5_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I1_O)        0.328    24.246 f  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3/O
                         net (fo=4, routed)           0.709    24.954    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3_n_0
    SLICE_X62Y94         LUT2 (Prop_lut2_I1_O)        0.150    25.104 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_1/O
                         net (fo=16, routed)          2.289    27.393    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_1_n_0
    SLICE_X81Y102        FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ejnpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Izppw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.315ns  (logic 8.809ns (32.249%)  route 18.506ns (67.751%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/Q
                         net (fo=172, routed)         5.913     6.431    u_CORTEXM0INTEGRATION/u_logic/Dzvpw6
    SLICE_X81Y100        LUT4 (Prop_lut4_I1_O)        0.152     6.583 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122/O
                         net (fo=12, routed)          2.678     9.261    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122_n_0
    SLICE_X83Y89         LUT5 (Prop_lut5_I3_O)        0.326     9.587 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_64/O
                         net (fo=1, routed)           0.714    10.301    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_64_n_0
    SLICE_X82Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.425 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_32/O
                         net (fo=6, routed)           1.088    11.513    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_32_n_0
    SLICE_X77Y93         LUT2 (Prop_lut2_I1_O)        0.150    11.663 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_13/O
                         net (fo=2, routed)           0.704    12.367    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[6]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.238    16.605 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.607    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.125 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[3]
                         net (fo=2, routed)           1.357    19.482    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_102
    SLICE_X78Y96         LUT2 (Prop_lut2_I0_O)        0.124    19.606 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23/O
                         net (fo=1, routed)           0.000    19.606    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.119 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.119    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.236 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.236    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.559 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_9/O[1]
                         net (fo=1, routed)           1.472    22.031    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X63Y95         LUT6 (Prop_lut6_I2_O)        0.306    22.337 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11/O
                         net (fo=1, routed)           0.788    23.125    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11_n_0
    SLICE_X66Y90         LUT3 (Prop_lut3_I2_O)        0.124    23.249 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           0.850    24.100    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.124    24.224 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           1.127    25.351    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.152    25.503 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_1/O
                         net (fo=16, routed)          1.812    27.315    u_CORTEXM0INTEGRATION/u_logic/P4liu6
    SLICE_X76Y100        FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Izppw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ehnpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.259ns  (logic 9.030ns (33.127%)  route 18.229ns (66.873%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/Q
                         net (fo=172, routed)         5.913     6.431    u_CORTEXM0INTEGRATION/u_logic/Dzvpw6
    SLICE_X81Y100        LUT4 (Prop_lut4_I1_O)        0.152     6.583 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122/O
                         net (fo=12, routed)          2.678     9.261    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122_n_0
    SLICE_X83Y89         LUT5 (Prop_lut5_I3_O)        0.326     9.587 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_64/O
                         net (fo=1, routed)           0.714    10.301    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_64_n_0
    SLICE_X82Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.425 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_32/O
                         net (fo=6, routed)           1.088    11.513    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_32_n_0
    SLICE_X77Y93         LUT2 (Prop_lut2_I1_O)        0.150    11.663 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_13/O
                         net (fo=2, routed)           0.704    12.367    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[6]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.238    16.605 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.607    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.125 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[3]
                         net (fo=2, routed)           1.357    19.482    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_102
    SLICE_X78Y96         LUT2 (Prop_lut2_I0_O)        0.124    19.606 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23/O
                         net (fo=1, routed)           0.000    19.606    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.119 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.119    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.236 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.236    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.551 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_9/O[3]
                         net (fo=1, routed)           1.199    21.751    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X62Y95         LUT6 (Prop_lut6_I2_O)        0.307    22.058 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_8/O
                         net (fo=1, routed)           0.897    22.954    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_8_n_0
    SLICE_X62Y95         LUT3 (Prop_lut3_I2_O)        0.150    23.104 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_5/O
                         net (fo=1, routed)           0.814    23.918    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_5_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I1_O)        0.328    24.246 f  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3/O
                         net (fo=4, routed)           0.709    24.954    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3_n_0
    SLICE_X62Y94         LUT2 (Prop_lut2_I1_O)        0.150    25.104 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_1/O
                         net (fo=16, routed)          2.155    27.259    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_1_n_0
    SLICE_X81Y101        FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ehnpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Vkqax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.238ns  (logic 8.809ns (32.341%)  route 18.429ns (67.659%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/Q
                         net (fo=172, routed)         5.913     6.431    u_CORTEXM0INTEGRATION/u_logic/Dzvpw6
    SLICE_X81Y100        LUT4 (Prop_lut4_I1_O)        0.152     6.583 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122/O
                         net (fo=12, routed)          2.678     9.261    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122_n_0
    SLICE_X83Y89         LUT5 (Prop_lut5_I3_O)        0.326     9.587 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_64/O
                         net (fo=1, routed)           0.714    10.301    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_64_n_0
    SLICE_X82Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.425 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_32/O
                         net (fo=6, routed)           1.088    11.513    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_32_n_0
    SLICE_X77Y93         LUT2 (Prop_lut2_I1_O)        0.150    11.663 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_13/O
                         net (fo=2, routed)           0.704    12.367    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[6]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.238    16.605 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.607    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.125 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[3]
                         net (fo=2, routed)           1.357    19.482    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_102
    SLICE_X78Y96         LUT2 (Prop_lut2_I0_O)        0.124    19.606 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23/O
                         net (fo=1, routed)           0.000    19.606    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.119 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.119    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.236 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.236    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.559 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_9/O[1]
                         net (fo=1, routed)           1.472    22.031    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X63Y95         LUT6 (Prop_lut6_I2_O)        0.306    22.337 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11/O
                         net (fo=1, routed)           0.788    23.125    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11_n_0
    SLICE_X66Y90         LUT3 (Prop_lut3_I2_O)        0.124    23.249 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           0.850    24.100    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.124    24.224 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           1.127    25.351    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.152    25.503 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_1/O
                         net (fo=16, routed)          1.734    27.238    u_CORTEXM0INTEGRATION/u_logic/P4liu6
    SLICE_X76Y101        FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Vkqax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Vzxax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.160ns  (logic 9.030ns (33.247%)  route 18.130ns (66.753%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/Q
                         net (fo=172, routed)         5.913     6.431    u_CORTEXM0INTEGRATION/u_logic/Dzvpw6
    SLICE_X81Y100        LUT4 (Prop_lut4_I1_O)        0.152     6.583 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122/O
                         net (fo=12, routed)          2.678     9.261    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122_n_0
    SLICE_X83Y89         LUT5 (Prop_lut5_I3_O)        0.326     9.587 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_64/O
                         net (fo=1, routed)           0.714    10.301    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_64_n_0
    SLICE_X82Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.425 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_32/O
                         net (fo=6, routed)           1.088    11.513    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_32_n_0
    SLICE_X77Y93         LUT2 (Prop_lut2_I1_O)        0.150    11.663 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_13/O
                         net (fo=2, routed)           0.704    12.367    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[6]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.238    16.605 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.607    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.125 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[3]
                         net (fo=2, routed)           1.357    19.482    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_102
    SLICE_X78Y96         LUT2 (Prop_lut2_I0_O)        0.124    19.606 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23/O
                         net (fo=1, routed)           0.000    19.606    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.119 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.119    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.236 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.236    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.551 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_9/O[3]
                         net (fo=1, routed)           1.199    21.751    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X62Y95         LUT6 (Prop_lut6_I2_O)        0.307    22.058 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_8/O
                         net (fo=1, routed)           0.897    22.954    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_8_n_0
    SLICE_X62Y95         LUT3 (Prop_lut3_I2_O)        0.150    23.104 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_5/O
                         net (fo=1, routed)           0.814    23.918    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_5_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I1_O)        0.328    24.246 f  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3/O
                         net (fo=4, routed)           0.709    24.954    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3_n_0
    SLICE_X62Y94         LUT2 (Prop_lut2_I1_O)        0.150    25.104 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_1/O
                         net (fo=16, routed)          2.056    27.160    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_1_n_0
    SLICE_X82Y100        FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Vzxax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/A3qax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.120ns  (logic 9.030ns (33.296%)  route 18.090ns (66.704%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/C
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/Dzvpw6_reg/Q
                         net (fo=172, routed)         5.913     6.431    u_CORTEXM0INTEGRATION/u_logic/Dzvpw6
    SLICE_X81Y100        LUT4 (Prop_lut4_I1_O)        0.152     6.583 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122/O
                         net (fo=12, routed)          2.678     9.261    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122_n_0
    SLICE_X83Y89         LUT5 (Prop_lut5_I3_O)        0.326     9.587 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_64/O
                         net (fo=1, routed)           0.714    10.301    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_64_n_0
    SLICE_X82Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.425 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_32/O
                         net (fo=6, routed)           1.088    11.513    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_32_n_0
    SLICE_X77Y93         LUT2 (Prop_lut2_I1_O)        0.150    11.663 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_13/O
                         net (fo=2, routed)           0.704    12.367    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[6]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.238    16.605 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.607    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.125 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[3]
                         net (fo=2, routed)           1.357    19.482    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_102
    SLICE_X78Y96         LUT2 (Prop_lut2_I0_O)        0.124    19.606 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23/O
                         net (fo=1, routed)           0.000    19.606    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.119 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.119    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.236 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.236    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.551 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_9/O[3]
                         net (fo=1, routed)           1.199    21.751    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X62Y95         LUT6 (Prop_lut6_I2_O)        0.307    22.058 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_8/O
                         net (fo=1, routed)           0.897    22.954    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_8_n_0
    SLICE_X62Y95         LUT3 (Prop_lut3_I2_O)        0.150    23.104 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_5/O
                         net (fo=1, routed)           0.814    23.918    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_5_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I1_O)        0.328    24.246 f  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3/O
                         net (fo=4, routed)           0.709    24.954    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3_n_0
    SLICE_X62Y94         LUT2 (Prop_lut2_I1_O)        0.150    25.104 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_1/O
                         net (fo=16, routed)          2.016    27.120    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_1_n_0
    SLICE_X81Y100        FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/A3qax6_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
    SLICE_X74Y77         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.067     0.231    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X74Y77         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_sync_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reset_sync_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDCE                         0.000     0.000 r  reset_sync_reg_reg[0]/C
    SLICE_X38Y82         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  reset_sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.119     0.267    reset_sync_reg_reg_n_0_[0]
    SLICE_X38Y82         FDCE                                         r  reset_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uvga_console/pixel_x1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uvga_console/pixel_x2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE                         0.000     0.000 r  uAHBVGA/uvga_console/pixel_x1_reg[0]/C
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uAHBVGA/uvga_console/pixel_x1_reg[0]/Q
                         net (fo=1, routed)           0.110     0.274    uAHBVGA/uvga_console/pixel_x1[0]
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uvga_console/pixel_x2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (49.013%)  route 0.147ns (50.987%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y77         FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
    SLICE_X68Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=11, routed)          0.147     0.288    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X68Y76         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uvga_console/xn_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBVGA/uvga_console/xn_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.186ns (62.322%)  route 0.112ns (37.678%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y69         FDCE                         0.000     0.000 r  uAHBVGA/uvga_console/xn_reg[5]/C
    SLICE_X75Y69         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBVGA/uvga_console/xn_reg[5]/Q
                         net (fo=8, routed)           0.112     0.253    uAHBVGA/uvga_console/xn[5]
    SLICE_X74Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.298 r  uAHBVGA/uvga_console/xn[6]_i_1/O
                         net (fo=1, routed)           0.000     0.298    uAHBVGA/uvga_console/xn_next[6]
    SLICE_X74Y69         FDCE                                         r  uAHBVGA/uvga_console/xn_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/E6iax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Dxvpw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.186ns (61.659%)  route 0.116ns (38.341%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/E6iax6_reg/C
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/E6iax6_reg/Q
                         net (fo=2, routed)           0.116     0.257    u_CORTEXM0INTEGRATION/u_logic/E6iax6
    SLICE_X44Y88         LUT6 (Prop_lut6_I3_O)        0.045     0.302 r  u_CORTEXM0INTEGRATION/u_logic/Dxvpw6_i_1/O
                         net (fo=1, routed)           0.000     0.302    u_CORTEXM0INTEGRATION/u_logic/Gfvhu6
    SLICE_X44Y88         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/Dxvpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.148ns (49.026%)  route 0.154ns (50.974%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
    SLICE_X74Y77         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/Q
                         net (fo=11, routed)          0.154     0.302    uAHBVGA/uVGAInterface/HorzAddrCounter/TrigDiv
    SLICE_X72Y78         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Tyipw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/V0jpw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.481%)  route 0.117ns (38.519%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Tyipw6_reg/C
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Tyipw6_reg/Q
                         net (fo=2, routed)           0.117     0.258    u_CORTEXM0INTEGRATION/u_logic/Tyipw6
    SLICE_X48Y97         LUT6 (Prop_lut6_I2_O)        0.045     0.303 r  u_CORTEXM0INTEGRATION/u_logic/V0jpw6_i_1/O
                         net (fo=1, routed)           0.000     0.303    u_CORTEXM0INTEGRATION/u_logic/Rbuhu6
    SLICE_X48Y97         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/V0jpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.148ns (47.750%)  route 0.162ns (52.250%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
    SLICE_X74Y77         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/Q
                         net (fo=11, routed)          0.162     0.310    uAHBVGA/uVGAInterface/HorzAddrCounter/TrigDiv
    SLICE_X72Y77         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.148ns (47.750%)  route 0.162ns (52.250%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
    SLICE_X74Y77         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/Q
                         net (fo=11, routed)          0.162     0.310    uAHBVGA/uVGAInterface/HorzAddrCounter/TrigDiv
    SLICE_X72Y77         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------





