--- uboot.org/arch/arm/cpu/astcommon/eth_scu.c	2016-04-28 17:40:50.866806641 +0800
+++ uboot.new/arch/arm/cpu/astcommon/eth_scu.c	2016-04-28 15:00:37.474570414 +0800
@@ -0,0 +1,160 @@
+#include <common.h>
+#include <asm/processor.h>
+#include <asm/io.h>
+#include "regs-scu.h"
+
+#define AST_SCU_BASE 0x1e6e2000
+
+static u32 ast_scu_base = AST_SCU_BASE;
+
+static inline u32 
+ast_scu_read(u32 reg)
+{
+	u32 val;
+	val = readl(ast_scu_base + reg);
+	return val;
+}
+
+static inline void
+ast_scu_write(u32 val, u32 reg) 
+{
+	//unlock 
+	writel(SCU_PROTECT_UNLOCK, ast_scu_base);
+	writel(val, ast_scu_base + reg);
+	//lock
+	writel(0xaa,ast_scu_base);	
+}
+
+void
+ast_scu_init_eth(u8 num)
+{
+#if defined(CONFIG_AST3200)
+    int  skuid = 2; // the default is A1 demo board
+    u32  reg;       
+    
+    reg = 0x3082e45e;
+    ast_scu_write(reg, AST_SCU_HW_STRAP1);
+    ast_scu_write(~reg, AST_SCU_REVISION_ID);
+#endif
+
+	//AST2300 max clk to 125Mhz, AST2400 max clk to 198Mhz
+	if(ast_scu_read(AST_SCU_HW_STRAP1) && (SCU_HW_STRAP_MAC1_RGMII | SCU_HW_STRAP_MAC0_RGMII))	//RGMII --> H-PLL/6
+		ast_scu_write((ast_scu_read(AST_SCU_CLK_SEL) & ~SCU_CLK_MAC_MASK) | SCU_CLK_MAC_DIV(2), AST_SCU_CLK_SEL);
+	else	//RMII --> H-PLL/10
+		ast_scu_write((ast_scu_read(AST_SCU_CLK_SEL) & ~SCU_CLK_MAC_MASK) | SCU_CLK_MAC_DIV(4), AST_SCU_CLK_SEL);
+
+	//Set MAC delay Timing
+#if defined(CONFIG_AST3200)
+    if ( skuid == 0 )
+    {
+        // A0 demo board
+           ast_scu_write(0x0064f082, AST_SCU_MAC_CLK); 
+       writel( skuid, 0x1E6E2040 );
+    }
+       else if ( skuid == 1 )
+    {
+        // A0 demo 1 board
+        ast_scu_write(0x00652083, AST_SCU_MAC_CLK);
+        writel( skuid, 0x1E6E2040 );
+    }
+    else if ( skuid == 2 )
+    {
+        // A1 demo board
+        ast_scu_write(0x00145249, AST_SCU_MAC_CLK);            // 1G
+        ast_scu_write(0x00145249, AST_SCU_MAC_100M_TIMING);    // 100M 
+        ast_scu_write(0x00145249, AST_SCU_MAC_10M_TIMING);     // 10M  
+        writel( skuid, 0x1E6E2040 );   
+    }
+    else
+    {
+        printf("unknown sku\n");
+    }
+#else
+	ast_scu_write(0x64F082, AST_SCU_MAC_CLK);	
+#endif
+
+#if defined(CONFIG_AST2500EVB) || defined(CONFIG_AST2530EVB) || defined(CONFIG_AST3200EVB)
+	/* For some SOC, below reg setting is handled by ASPEED in platform.S. Please contact with ASPEED before try to set this reg in here */
+#else
+	//Set RGMII clock duty
+	ast_scu_write(0x6A6A00, AST_SCU_RGMII_CLK_DUTY_SEL);	
+#endif
+	
+
+	switch(num) {
+		case 0:
+			ast_scu_write(ast_scu_read(AST_SCU_RESET) | SCU_RESET_MAC0, 
+							AST_SCU_RESET);		
+			udelay(100);
+			ast_scu_write(ast_scu_read(AST_SCU_CLK_STOP) & ~SCU_MAC0CLK_STOP_EN, 
+							AST_SCU_CLK_STOP);		
+			udelay(1000);
+			ast_scu_write(ast_scu_read(AST_SCU_RESET) & ~SCU_RESET_MAC0, 
+							AST_SCU_RESET);		
+			
+			break;
+		case 1:
+			ast_scu_write(ast_scu_read(AST_SCU_RESET) | SCU_RESET_MAC1, 
+							AST_SCU_RESET);			
+			udelay(100);
+			ast_scu_write(ast_scu_read(AST_SCU_CLK_STOP) & ~SCU_MAC1CLK_STOP_EN, 
+							AST_SCU_CLK_STOP);		
+			udelay(1000);
+			ast_scu_write(ast_scu_read(AST_SCU_RESET) & ~SCU_RESET_MAC1, 
+							AST_SCU_RESET);			
+			break;
+			
+	}		
+}
+
+
+void
+ast_scu_multi_func_eth(u8 num)
+{
+	switch(num) {
+		case 0:
+			if(ast_scu_read(AST_SCU_HW_STRAP1) && SCU_HW_STRAP_MAC0_RGMII) {
+				ast_scu_write(ast_scu_read(AST_SCU_FUN_PIN_CTRL1) | 
+							SCU_FUN_PIN_MAC0_PHY_LINK, 
+					AST_SCU_FUN_PIN_CTRL1); 
+			} else {
+				ast_scu_write(ast_scu_read(AST_SCU_FUN_PIN_CTRL1) &
+							~SCU_FUN_PIN_MAC0_PHY_LINK, 
+					AST_SCU_FUN_PIN_CTRL1); 
+			}
+
+#ifdef AST_SOC_G5
+			ast_scu_write(ast_scu_read(AST_SCU_FUN_PIN_CTRL1) | 
+						SCU_FUN_PIN_MAC0_PHY_LINK, 
+				AST_SCU_FUN_PIN_CTRL1); 
+
+#endif
+			ast_scu_write(ast_scu_read(AST_SCU_FUN_PIN_CTRL3) | 
+						SCU_FUN_PIN_MAC0_MDIO |
+						SCU_FUN_PIN_MAC0_MDC, 
+				AST_SCU_FUN_PIN_CTRL3); 
+			
+			break;
+		case 1:
+			if(ast_scu_read(AST_SCU_HW_STRAP1) && SCU_HW_STRAP_MAC1_RGMII) {
+				ast_scu_write(ast_scu_read(AST_SCU_FUN_PIN_CTRL1) | 
+							SCU_FUN_PIN_MAC1_PHY_LINK, 
+					AST_SCU_FUN_PIN_CTRL1); 
+			} else {
+				ast_scu_write(ast_scu_read(AST_SCU_FUN_PIN_CTRL1) & 
+						~SCU_FUN_PIN_MAC1_PHY_LINK, 
+					AST_SCU_FUN_PIN_CTRL1); 
+			}
+		
+			ast_scu_write(ast_scu_read(AST_SCU_FUN_PIN_CTRL1) | 
+						SCU_FUN_PIN_MAC1_PHY_LINK, 
+				AST_SCU_FUN_PIN_CTRL1); 
+			
+			ast_scu_write(ast_scu_read(AST_SCU_FUN_PIN_CTRL5) | 
+						SCU_FUC_PIN_MAC1_MDIO,
+				AST_SCU_FUN_PIN_CTRL5); 
+
+			break;
+	}
+}
+
