Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Dec  5 20:30:34 2018
| Host         : pc-klas2-6.esat.kuleuven.be running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file rsa_project_wrapper_timing_summary_routed.rpt -rpx rsa_project_wrapper_timing_summary_routed.rpx
| Design       : rsa_project_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.233       -0.694                     12                51132        0.013        0.000                      0                51132        3.750        0.000                       0                 20743  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.233       -0.694                     12                51021        0.013        0.000                      0                51021        3.750        0.000                       0                 20743  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.580        0.000                      0                  111        0.309        0.000                      0                  111  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           12  Failing Endpoints,  Worst Slack       -0.233ns,  Total Violation       -0.694ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1027]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.928ns  (logic 6.488ns (65.350%)  route 3.440ns (34.650%))
  Logic Levels:           38  (CARRY4=34 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.656     2.964    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X27Y27         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/Q
                         net (fo=6, routed)           0.590     4.010    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[128]
    SLICE_X27Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.134 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     4.134    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.684 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.684    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.798    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.912 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.912    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.026    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.140 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.140    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.254 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.254    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.368 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.368    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.482 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.482    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.596 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.596    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.710 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.710    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.824 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.824    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.938 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.938    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.052 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.052    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.166 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.166    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.280 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.280    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.394 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.394    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.508 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.622 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.622    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.736 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.736    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.850    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.964    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.298 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2/O[1]
                         net (fo=2, routed)           0.750     8.048    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2_n_6
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     8.883 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.883    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.997    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.111    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.225    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X26Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.339    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.453    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X26Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.567    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.681    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.795    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.909    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.023    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.245 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           1.029    11.274    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X23Y70         LUT6 (Prop_lut6_I3_O)        0.299    11.573 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2/O
                         net (fo=128, routed)         0.668    12.241    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2_n_0
    SLICE_X23Y71         LUT6 (Prop_lut6_I2_O)        0.124    12.365 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1027]_i_2/O
                         net (fo=1, routed)           0.403    12.768    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1027]_i_2_n_0
    SLICE_X23Y70         LUT5 (Prop_lut5_I2_O)        0.124    12.892 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1027]_i_1/O
                         net (fo=1, routed)           0.000    12.892    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1027]_i_1_n_0
    SLICE_X23Y70         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1027]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.474    12.666    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X23Y70         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1027]/C
                         clock pessimism              0.116    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X23Y70         FDRE (Setup_fdre_C_D)        0.032    12.660    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1027]
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                         -12.892    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1026]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.900ns  (logic 6.484ns (65.498%)  route 3.416ns (34.502%))
  Logic Levels:           38  (CARRY4=34 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.656     2.964    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X27Y27         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/Q
                         net (fo=6, routed)           0.590     4.010    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[128]
    SLICE_X27Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.134 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     4.134    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.684 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.684    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.798    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.912 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.912    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.026    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.140 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.140    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.254 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.254    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.368 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.368    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.482 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.482    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.596 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.596    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.710 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.710    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.824 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.824    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.938 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.938    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.052 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.052    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.166 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.166    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.280 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.280    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.394 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.394    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.508 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.622 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.622    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.736 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.736    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.850    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.964    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.298 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2/O[1]
                         net (fo=2, routed)           0.750     8.048    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2_n_6
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     8.883 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.883    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.997    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.111    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.225    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X26Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.339    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.453    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X26Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.567    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.681    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.795    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.909    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.023    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.245 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.949    11.194    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X25Y72         LUT6 (Prop_lut6_I4_O)        0.299    11.493 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1025]_i_2/O
                         net (fo=128, routed)         0.863    12.357    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1025]_i_2_n_0
    SLICE_X21Y70         LUT6 (Prop_lut6_I4_O)        0.124    12.481 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_4/O
                         net (fo=1, routed)           0.263    12.744    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_4_n_0
    SLICE_X21Y70         LUT3 (Prop_lut3_I2_O)        0.120    12.864 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_1/O
                         net (fo=1, routed)           0.000    12.864    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[1026]
    SLICE_X21Y70         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1026]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.478    12.670    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X21Y70         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1026]/C
                         clock pessimism              0.116    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X21Y70         FDRE (Setup_fdre_C_D)        0.075    12.707    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1026]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -12.864    
  -------------------------------------------------------------------
                         slack                                 -0.157    

Slack (VIOLATED) :        -0.062ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1021]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.751ns  (logic 6.364ns (65.268%)  route 3.387ns (34.732%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.656     2.964    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X27Y27         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/Q
                         net (fo=6, routed)           0.590     4.010    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[128]
    SLICE_X27Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.134 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     4.134    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.684 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.684    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.798    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.912 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.912    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.026    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.140 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.140    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.254 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.254    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.368 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.368    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.482 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.482    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.596 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.596    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.710 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.710    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.824 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.824    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.938 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.938    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.052 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.052    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.166 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.166    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.280 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.280    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.394 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.394    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.508 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.622 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.622    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.736 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.736    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.850    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.964    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.298 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2/O[1]
                         net (fo=2, routed)           0.750     8.048    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2_n_6
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     8.883 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.883    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.997    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.111    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.225    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X26Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.339    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.453    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X26Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.567    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.681    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.795    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.909    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.023    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.245 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           1.029    11.274    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X23Y70         LUT6 (Prop_lut6_I3_O)        0.299    11.573 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2/O
                         net (fo=128, routed)         1.018    12.591    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2_n_0
    SLICE_X23Y74         LUT5 (Prop_lut5_I3_O)        0.124    12.715 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1021]_i_1/O
                         net (fo=1, routed)           0.000    12.715    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[1021]
    SLICE_X23Y74         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1021]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.468    12.660    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X23Y74         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1021]/C
                         clock pessimism              0.116    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X23Y74         FDRE (Setup_fdre_C_D)        0.031    12.653    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1021]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (VIOLATED) :        -0.060ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1023]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.750ns  (logic 6.364ns (65.274%)  route 3.386ns (34.726%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.656     2.964    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X27Y27         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/Q
                         net (fo=6, routed)           0.590     4.010    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[128]
    SLICE_X27Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.134 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     4.134    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.684 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.684    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.798    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.912 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.912    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.026    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.140 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.140    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.254 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.254    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.368 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.368    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.482 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.482    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.596 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.596    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.710 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.710    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.824 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.824    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.938 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.938    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.052 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.052    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.166 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.166    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.280 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.280    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.394 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.394    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.508 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.622 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.622    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.736 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.736    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.850    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.964    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.298 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2/O[1]
                         net (fo=2, routed)           0.750     8.048    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2_n_6
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     8.883 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.883    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.997    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.111    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.225    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X26Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.339    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.453    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X26Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.567    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.681    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.795    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.909    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.023    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.245 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           1.029    11.274    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X23Y70         LUT6 (Prop_lut6_I3_O)        0.299    11.573 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2/O
                         net (fo=128, routed)         1.017    12.590    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2_n_0
    SLICE_X23Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.714 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1023]_i_1/O
                         net (fo=1, routed)           0.000    12.714    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[1023]
    SLICE_X23Y74         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1023]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.468    12.660    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X23Y74         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1023]/C
                         clock pessimism              0.116    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X23Y74         FDRE (Setup_fdre_C_D)        0.032    12.654    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1023]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                         -12.714    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.042ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1018]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.776ns  (logic 6.364ns (65.096%)  route 3.412ns (34.904%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.656     2.964    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X27Y27         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/Q
                         net (fo=6, routed)           0.590     4.010    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[128]
    SLICE_X27Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.134 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     4.134    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.684 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.684    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.798    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.912 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.912    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.026    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.140 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.140    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.254 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.254    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.368 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.368    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.482 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.482    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.596 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.596    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.710 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.710    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.824 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.824    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.938 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.938    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.052 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.052    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.166 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.166    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.280 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.280    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.394 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.394    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.508 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.622 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.622    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.736 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.736    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.850    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.964    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.298 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2/O[1]
                         net (fo=2, routed)           0.750     8.048    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2_n_6
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     8.883 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.883    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.997    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.111    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.225    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X26Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.339    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.453    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X26Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.567    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.681    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.795    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.909    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.023    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.245 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           1.029    11.274    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X23Y70         LUT6 (Prop_lut6_I3_O)        0.299    11.573 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2/O
                         net (fo=128, routed)         1.043    12.616    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2_n_0
    SLICE_X24Y74         LUT5 (Prop_lut5_I3_O)        0.124    12.740 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1018]_i_1/O
                         net (fo=1, routed)           0.000    12.740    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[1018]
    SLICE_X24Y74         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1018]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.468    12.660    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X24Y74         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1018]/C
                         clock pessimism              0.116    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X24Y74         FDRE (Setup_fdre_C_D)        0.077    12.699    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1018]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -12.740    
  -------------------------------------------------------------------
                         slack                                 -0.042    

Slack (VIOLATED) :        -0.036ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[976]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.772ns  (logic 6.364ns (65.122%)  route 3.408ns (34.878%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.656     2.964    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X27Y27         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/Q
                         net (fo=6, routed)           0.590     4.010    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[128]
    SLICE_X27Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.134 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     4.134    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.684 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.684    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.798    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.912 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.912    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.026    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.140 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.140    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.254 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.254    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.368 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.368    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.482 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.482    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.596 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.596    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.710 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.710    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.824 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.824    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.938 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.938    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.052 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.052    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.166 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.166    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.280 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.280    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.394 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.394    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.508 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.622 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.622    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.736 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.736    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.850    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.964    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.298 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2/O[1]
                         net (fo=2, routed)           0.750     8.048    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2_n_6
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     8.883 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.883    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.997    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.111    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.225    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X26Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.339    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.453    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X26Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.567    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.681    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.795    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.909    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.023    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.245 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           1.029    11.274    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X23Y70         LUT6 (Prop_lut6_I3_O)        0.299    11.573 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2/O
                         net (fo=128, routed)         1.039    12.612    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2_n_0
    SLICE_X24Y74         LUT5 (Prop_lut5_I3_O)        0.124    12.736 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[976]_i_1/O
                         net (fo=1, routed)           0.000    12.736    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[976]
    SLICE_X24Y74         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[976]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.468    12.660    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X24Y74         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[976]/C
                         clock pessimism              0.116    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X24Y74         FDRE (Setup_fdre_C_D)        0.079    12.701    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[976]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                 -0.036    

Slack (VIOLATED) :        -0.035ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[965]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.773ns  (logic 6.364ns (65.116%)  route 3.409ns (34.884%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.656     2.964    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X27Y27         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/Q
                         net (fo=6, routed)           0.590     4.010    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[128]
    SLICE_X27Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.134 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     4.134    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.684 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.684    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.798    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.912 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.912    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.026    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.140 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.140    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.254 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.254    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.368 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.368    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.482 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.482    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.596 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.596    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.710 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.710    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.824 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.824    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.938 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.938    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.052 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.052    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.166 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.166    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.280 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.280    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.394 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.394    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.508 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.622 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.622    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.736 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.736    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.850    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.964    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.298 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2/O[1]
                         net (fo=2, routed)           0.750     8.048    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2_n_6
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     8.883 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.883    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.997    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.111    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.225    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X26Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.339    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.453    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X26Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.567    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.681    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.795    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.909    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.023    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.245 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           1.029    11.274    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X23Y70         LUT6 (Prop_lut6_I3_O)        0.299    11.573 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2/O
                         net (fo=128, routed)         1.040    12.613    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2_n_0
    SLICE_X24Y74         LUT5 (Prop_lut5_I3_O)        0.124    12.737 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[965]_i_1/O
                         net (fo=1, routed)           0.000    12.737    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[965]
    SLICE_X24Y74         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[965]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.468    12.660    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X24Y74         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[965]/C
                         clock pessimism              0.116    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X24Y74         FDRE (Setup_fdre_C_D)        0.081    12.703    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[965]
  -------------------------------------------------------------------
                         required time                         12.703    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (VIOLATED) :        -0.034ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[962]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.725ns  (logic 6.364ns (65.443%)  route 3.361ns (34.557%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.656     2.964    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X27Y27         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/Q
                         net (fo=6, routed)           0.590     4.010    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[128]
    SLICE_X27Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.134 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     4.134    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.684 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.684    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.798    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.912 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.912    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.026    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.140 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.140    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.254 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.254    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.368 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.368    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.482 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.482    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.596 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.596    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.710 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.710    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.824 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.824    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.938 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.938    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.052 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.052    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.166 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.166    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.280 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.280    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.394 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.394    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.508 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.622 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.622    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.736 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.736    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.850    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.964    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.298 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2/O[1]
                         net (fo=2, routed)           0.750     8.048    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2_n_6
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     8.883 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.883    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.997    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.111    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.225    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X26Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.339    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.453    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X26Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.567    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.681    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.795    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.909    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.023    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.245 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           1.029    11.274    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X23Y70         LUT6 (Prop_lut6_I3_O)        0.299    11.573 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2/O
                         net (fo=128, routed)         0.992    12.565    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2_n_0
    SLICE_X25Y73         LUT5 (Prop_lut5_I0_O)        0.124    12.689 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[962]_i_1/O
                         net (fo=1, routed)           0.000    12.689    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[962]
    SLICE_X25Y73         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[962]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.470    12.662    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X25Y73         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[962]/C
                         clock pessimism              0.116    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X25Y73         FDRE (Setup_fdre_C_D)        0.031    12.655    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[962]
  -------------------------------------------------------------------
                         required time                         12.655    
                         arrival time                         -12.689    
  -------------------------------------------------------------------
                         slack                                 -0.034    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[953]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.724ns  (logic 6.364ns (65.447%)  route 3.360ns (34.553%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.656     2.964    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X27Y27         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/Q
                         net (fo=6, routed)           0.590     4.010    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[128]
    SLICE_X27Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.134 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     4.134    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.684 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.684    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.798    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.912 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.912    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.026    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.140 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.140    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.254 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.254    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.368 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.368    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.482 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.482    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.596 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.596    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.710 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.710    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.824 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.824    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.938 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.938    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.052 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.052    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.166 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.166    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.280 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.280    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.394 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.394    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.508 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.622 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.622    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.736 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.736    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.850    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.964    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.298 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2/O[1]
                         net (fo=2, routed)           0.750     8.048    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2_n_6
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     8.883 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.883    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.997    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.111    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.225    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X26Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.339    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.453    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X26Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.567    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.681    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.795    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.909    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.023    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.245 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           1.029    11.274    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X23Y70         LUT6 (Prop_lut6_I3_O)        0.299    11.573 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2/O
                         net (fo=128, routed)         0.991    12.564    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2_n_0
    SLICE_X27Y70         LUT5 (Prop_lut5_I3_O)        0.124    12.688 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[953]_i_1/O
                         net (fo=1, routed)           0.000    12.688    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[953]
    SLICE_X27Y70         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[953]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.478    12.670    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X27Y70         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[953]/C
                         clock pessimism              0.116    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X27Y70         FDRE (Setup_fdre_C_D)        0.031    12.663    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[953]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -12.688    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.007ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[900]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.706ns  (logic 6.364ns (65.565%)  route 3.342ns (34.435%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.673 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.656     2.964    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X27Y27         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/Q
                         net (fo=6, routed)           0.590     4.010    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[128]
    SLICE_X27Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.134 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     4.134    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.684 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.684    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.798    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.912 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.912    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.026    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.140 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.140    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.254 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.254    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.368 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.368    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.482 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.482    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.596 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.596    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.710 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.710    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.824 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.824    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.938 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.938    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.052 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.052    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.166 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.166    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.280 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.280    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.394 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.394    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.508 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.622 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.622    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.736 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.736    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.850    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.964    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.298 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2/O[1]
                         net (fo=2, routed)           0.750     8.048    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2_n_6
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     8.883 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.883    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.997 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.997    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.111    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.225    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X26Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.339    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.453 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.453    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X26Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.567 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.567    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.681    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.795    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.909    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.023    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.245 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           1.029    11.274    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X23Y70         LUT6 (Prop_lut6_I3_O)        0.299    11.573 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2/O
                         net (fo=128, routed)         0.973    12.546    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2_n_0
    SLICE_X21Y67         LUT5 (Prop_lut5_I3_O)        0.124    12.670 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[900]_i_1/O
                         net (fo=1, routed)           0.000    12.670    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[900]
    SLICE_X21Y67         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[900]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.481    12.673    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X21Y67         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[900]/C
                         clock pessimism              0.116    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X21Y67         FDRE (Setup_fdre_C_D)        0.029    12.664    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[900]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -12.670    
  -------------------------------------------------------------------
                         slack                                 -0.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/x_reg[746]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[746]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.752%)  route 0.146ns (39.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.591     0.932    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X39Y49         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/x_reg[746]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.128     1.060 r  rsa_project_i/rsa_wrapper_0/inst/x_reg[746]/Q
                         net (fo=1, routed)           0.146     1.206    rsa_project_i/rsa_wrapper_0/inst/exp/mont/Q[746]
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.098     1.304 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/a[746]_i_1__1/O
                         net (fo=1, routed)           0.000     1.304    rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_mux__0[746]
    SLICE_X36Y50         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[746]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.859     1.229    rsa_project_i/rsa_wrapper_0/inst/exp/mont/clk
    SLICE_X36Y50         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[746]/C
                         clock pessimism             -0.029     1.200    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.091     1.291    rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[746]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/a_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.187ns (48.644%)  route 0.197ns (51.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.559     0.900    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X21Y9          FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y9          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  rsa_project_i/rsa_wrapper_0/inst/r_reg[15]/Q
                         net (fo=1, routed)           0.197     1.238    rsa_project_i/rsa_wrapper_0/inst/exp/mont/r_reg[1023][15]
    SLICE_X23Y9          LUT3 (Prop_lut3_I0_O)        0.046     1.284 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/a[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.284    rsa_project_i/rsa_wrapper_0/inst/exp/a_input[15]
    SLICE_X23Y9          FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/a_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.827     1.197    rsa_project_i/rsa_wrapper_0/inst/exp/clk
    SLICE_X23Y9          FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/a_reg[15]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y9          FDRE (Hold_fdre_C_D)         0.107     1.270    rsa_project_i/rsa_wrapper_0/inst/exp/a_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/out_data_reg[440]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[440]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.337%)  route 0.192ns (57.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.554     0.895    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X25Y86         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/out_data_reg[440]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  rsa_project_i/rsa_wrapper_0/inst/out_data_reg[440]/Q
                         net (fo=1, routed)           0.192     1.228    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[440]
    SLICE_X21Y84         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[440]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.823     1.193    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X21Y84         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[440]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X21Y84         FDRE (Hold_fdre_C_D)         0.047     1.206    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[440]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/result_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/out_data_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.245%)  route 0.218ns (60.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.548     0.889    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X21Y26         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/result_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  rsa_project_i/rsa_wrapper_0/inst/result_reg[45]/Q
                         net (fo=1, routed)           0.218     1.248    rsa_project_i/rsa_wrapper_0/inst/result_reg_n_0_[45]
    SLICE_X25Y28         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/out_data_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.816     1.186    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X25Y28         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/out_data_reg[45]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X25Y28         FDRE (Hold_fdre_C_D)         0.072     1.224    rsa_project_i/rsa_wrapper_0/inst/out_data_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.580     0.921    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y12          FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.062 r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.268    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X0Y12          RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.847     1.217    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X0Y12          RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.283     0.934    
    SLICE_X0Y12          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.243    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.580     0.921    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y12          FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.062 r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.268    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X0Y12          RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.847     1.217    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X0Y12          RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.283     0.934    
    SLICE_X0Y12          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.243    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.580     0.921    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y12          FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.062 r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.268    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X0Y12          RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.847     1.217    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X0Y12          RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.283     0.934    
    SLICE_X0Y12          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.243    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.580     0.921    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y12          FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.062 r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.268    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X0Y12          RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.847     1.217    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X0Y12          RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.283     0.934    
    SLICE_X0Y12          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.243    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.580     0.921    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y12          FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.062 r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.268    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X0Y12          RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.847     1.217    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X0Y12          RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.283     0.934    
    SLICE_X0Y12          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.243    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.580     0.921    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y12          FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.062 r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.268    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X0Y12          RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.847     1.217    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X0Y12          RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.283     0.934    
    SLICE_X0Y12          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.243    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X18Y2    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X18Y2    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X18Y1    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[23]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X18Y2    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X18Y1    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[32]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y0    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[33]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y0    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[34]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y0    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[35]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X18Y1    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[36]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y9     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y9     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y9     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y9     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y9     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y9     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y9     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y9     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y12    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y12    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y9     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y9     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y9     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y9     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y9     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y9     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y9     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y9     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y9     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y9     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.580ns (20.120%)  route 2.303ns (79.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.727     3.035    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y7           FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     3.491 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.225     4.716    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.124     4.840 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=245, routed)         1.078     5.918    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y6           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.551    12.743    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y6           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.267    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X2Y6           FDPE (Recov_fdpe_C_PRE)     -0.359    12.498    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.580ns (20.120%)  route 2.303ns (79.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.727     3.035    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y7           FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     3.491 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.225     4.716    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.124     4.840 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=245, routed)         1.078     5.918    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y6           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.551    12.743    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y6           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.267    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X2Y6           FDPE (Recov_fdpe_C_PRE)     -0.359    12.498    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.580ns (20.120%)  route 2.303ns (79.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.727     3.035    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y7           FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     3.491 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.225     4.716    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.124     4.840 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=245, routed)         1.078     5.918    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y6           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.551    12.743    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y6           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.267    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X2Y6           FDPE (Recov_fdpe_C_PRE)     -0.359    12.498    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.580ns (20.120%)  route 2.303ns (79.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.727     3.035    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y7           FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     3.491 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.225     4.716    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.124     4.840 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=245, routed)         1.078     5.918    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y6           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.551    12.743    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y6           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.267    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X2Y6           FDPE (Recov_fdpe_C_PRE)     -0.359    12.498    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.580ns (22.280%)  route 2.023ns (77.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.727     3.035    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y7           FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     3.491 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.225     4.716    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.124     4.840 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=245, routed)         0.798     5.638    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y7           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.550    12.742    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y7           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.270    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X2Y7           FDPE (Recov_fdpe_C_PRE)     -0.359    12.500    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.580ns (22.280%)  route 2.023ns (77.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.727     3.035    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y7           FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     3.491 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.225     4.716    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.124     4.840 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=245, routed)         0.798     5.638    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y7           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.550    12.742    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y7           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.270    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X2Y7           FDPE (Recov_fdpe_C_PRE)     -0.359    12.500    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.580ns (22.280%)  route 2.023ns (77.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.727     3.035    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y7           FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     3.491 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.225     4.716    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.124     4.840 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=245, routed)         0.798     5.638    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y7           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.550    12.742    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y7           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.270    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X2Y7           FDPE (Recov_fdpe_C_PRE)     -0.359    12.500    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.580ns (22.280%)  route 2.023ns (77.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.727     3.035    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y7           FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     3.491 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.225     4.716    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.124     4.840 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=245, routed)         0.798     5.638    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y7           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.550    12.742    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y7           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.270    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X2Y7           FDPE (Recov_fdpe_C_PRE)     -0.359    12.500    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.580ns (22.280%)  route 2.023ns (77.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.727     3.035    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y7           FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     3.491 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.225     4.716    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.124     4.840 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=245, routed)         0.798     5.638    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y7           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.550    12.742    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y7           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.270    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X2Y7           FDPE (Recov_fdpe_C_PRE)     -0.359    12.500    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.580ns (22.280%)  route 2.023ns (77.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.727     3.035    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y7           FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     3.491 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.225     4.716    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.124     4.840 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=245, routed)         0.798     5.638    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y7           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       1.550    12.742    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y7           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.270    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X2Y7           FDPE (Recov_fdpe_C_PRE)     -0.359    12.500    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                  6.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.325%)  route 0.134ns (48.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.584     0.925    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y8           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.134     1.199    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y8           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.850     1.220    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y8           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y8           FDCE (Remov_fdce_C_CLR)     -0.067     0.891    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.325%)  route 0.134ns (48.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.584     0.925    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y8           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.134     1.199    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y8           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.850     1.220    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y8           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y8           FDCE (Remov_fdce_C_CLR)     -0.067     0.891    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.325%)  route 0.134ns (48.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.584     0.925    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y8           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.134     1.199    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y8           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.850     1.220    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y8           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y8           FDCE (Remov_fdce_C_CLR)     -0.067     0.891    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.325%)  route 0.134ns (48.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.584     0.925    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y8           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.134     1.199    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y8           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.850     1.220    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y8           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y8           FDCE (Remov_fdce_C_CLR)     -0.067     0.891    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.325%)  route 0.134ns (48.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.584     0.925    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y8           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.134     1.199    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y8           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.850     1.220    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y8           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y8           FDCE (Remov_fdce_C_CLR)     -0.067     0.891    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.325%)  route 0.134ns (48.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.584     0.925    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y8           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.134     1.199    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y8           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.850     1.220    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y8           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y8           FDCE (Remov_fdce_C_CLR)     -0.067     0.891    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.325%)  route 0.134ns (48.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.584     0.925    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y8           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.134     1.199    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y8           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.850     1.220    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y8           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y8           FDCE (Remov_fdce_C_CLR)     -0.067     0.891    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.325%)  route 0.134ns (48.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.584     0.925    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y8           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.134     1.199    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y8           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.850     1.220    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y8           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y8           FDCE (Remov_fdce_C_CLR)     -0.067     0.891    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.760%)  route 0.174ns (55.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.581     0.922    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y10          FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDPE (Prop_fdpe_C_Q)         0.141     1.062 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.174     1.237    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[1]
    SLICE_X3Y9           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.852     1.222    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y9           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.262     0.960    
    SLICE_X3Y9           FDCE (Remov_fdce_C_CLR)     -0.092     0.868    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.760%)  route 0.174ns (55.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.581     0.922    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y10          FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDPE (Prop_fdpe_C_Q)         0.141     1.062 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.174     1.237    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[1]
    SLICE_X3Y9           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20744, routed)       0.852     1.222    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y9           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.262     0.960    
    SLICE_X3Y9           FDCE (Remov_fdce_C_CLR)     -0.092     0.868    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.369    





