<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RIOT OS: cpu/samd5x/include/periph_cpu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<!-- <script type="text/javascript" src="jquery.js"></script> -->
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<!-- <link href="/pagefind/pagefind-ui.css" rel="stylesheet"> -->
<script src="/pagefind/pagefind-ui.js"></script>
<script>
  // Check whether the PagefindUI class is available
  if (typeof PagefindUI === 'undefined') {
    console.error('PagefindUI class is not available | Dev Build');
  } else {
    // // Remove the "searchstub" element and initialize the PagefindUI class
    // document.getElementById("#searchstub").remove();
    // Initialize the PagefindUI class with the element id "search"
    window.addEventListener('DOMContentLoaded', (event) => {
        new PagefindUI({ element: "#search", showSubResults: true });
    });
  }
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="global.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <script>
    // Print the data within the NAVTREE variable from the navtreedata.js file
    var navtree = NAVTREE;
    console.log(navtree);
  </script>
<div class="flex flex-row gap-4 w-screen font-sans text-lg max-h-screen overscroll-contain justify-items-stretch bg-neutral-900">
  <!--Sidebar-->
  <div data-pagefind-ignore="all" class="w-1/3 max-w-md flex-auto h-screen bg-neutral-800 ring-2 ring-neutral-700 shadow-neutral-800 shadow-2xl rounded-xl p-3 ml-1 my-2 mr-3 flex flex-col justify-around">
    <div id="top" class="justify-self-center content-center items-center place-content-center">
      <img alt="Logo" src="riot-logo.svg"/>
      <div id="projectbrief">
        The friendly Operating System for the Internet of Things
      </div>
    </div>
    <div id="search" class="place-content-center" class="overflow-y-scroll max-h-64 bg-slate-400 ring-2 ring-white text-white" >
      <h1>Searchbar via Pagefind</h1>
      <!-- <div id="searchstub" class="flex items-center border border-gray-300 rounded-lg p-2 shadow-sm">
        <input type="text" placeholder="Search is only available in Production Build ..." class="flex-grow p-2 outline-none">
      </div> -->
    </div>
    <div id="navtree">
      <script>
        // The navtree variable is always a pair of two elements (key, value)
        // The key is the name we should display and the value is the link to the page
        // Generate the navtree from the navtreedata.js file and put it under the navtree div
        var navtree = NAVTREE[0][2];
        var navtreeHTML = "<h1>Navigation based on Doxygen</h1> <ul>";
        for (var i = 0; i < navtree.length; i++) {
          navtreeHTML += "<li><a href='" + navtree[i][1] + "'>" + navtree[i][0] + "</a></li>";
          if (i == 5) {
            navtreeHTML += '<li><h3 class="ring-2 ring-white"> Random Insert for Demonstration </h3></li>';
          }
        }
        navtreeHTML += "</ul>";
        document.getElementById("navtree").innerHTML = navtreeHTML;
      </script>
    </div>
    <ul>
      <li class="footer">
        Generated on Tue Sep 24 2024 11:16:25 by 
          <a href="http://www.doxygen.org/index.html">
            Doxygen
          </a> 
        1.12.0
      </li>
    </ul>
  </div>
  <!--Main Content-->
  <div class="hidden">
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('samd5x_2include_2periph__cpu_8h.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">periph_cpu.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__samd5x.html">Microchip SAMD5x/SAME5x</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>CPU specific definitions for internal peripheral handling.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CPU specific definitions for internal peripheral handling. </p>
<p>CPU specific definitions for internal peripheral handling</p>
<dl class="section author"><dt>Author</dt><dd>Benjamin Valentin <a href="#" onclick="location.href='mai'+'lto:'+'ben'+'ja'+'min'+'.v'+'ale'+'nt'+'in@'+'ml'+'-pa'+'.c'+'om'; return false;">benja<span class="obfuscator">.nosp@m.</span>min.<span class="obfuscator">.nosp@m.</span>valen<span class="obfuscator">.nosp@m.</span>tin@<span class="obfuscator">.nosp@m.</span>ml-pa<span class="obfuscator">.nosp@m.</span>.com</a> </dd></dl>

<p class="definition">Definition in file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>
</div><div class="textblock"><code>#include &lt;limits.h&gt;</code><br />
<code>#include &quot;<a class="el" href="units_8h_source.html">macros/units.h</a>&quot;</code><br />
<code>#include &quot;periph_cpu_common.h&quot;</code><br />
<code>#include &quot;<a class="el" href="candev__samd5x_8h_source.html">candev_samd5x.h</a>&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return dynsection.toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for periph_cpu.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="samd5x_2include_2periph__cpu_8h__incl.svg" width="578" height="131"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="samd5x_2include_2periph__cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsam0__aux__cfg__mapping.html">sam0_aux_cfg_mapping</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVM User Row Mapping - Dedicated Entries Config values will be applied at power-on.  <a href="structsam0__aux__cfg__mapping.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a292c9a0a5b03329a153ad28343ff2e09" id="r_a292c9a0a5b03329a153ad28343ff2e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a292c9a0a5b03329a153ad28343ff2e09">SPI_HWCS</a>(x)</td></tr>
<tr class="memdesc:a292c9a0a5b03329a153ad28343ff2e09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override SPI hardware chip select macro.  <br /></td></tr>
<tr class="separator:a292c9a0a5b03329a153ad28343ff2e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59201a381b7ecbc7a856d1d88724878e" id="r_a59201a381b7ecbc7a856d1d88724878e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a59201a381b7ecbc7a856d1d88724878e">DAC_RES_BITS</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="memdesc:a59201a381b7ecbc7a856d1d88724878e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MCU has a 12 bit DAC.  <br /></td></tr>
<tr class="separator:a59201a381b7ecbc7a856d1d88724878e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6ae6694d0a51952fb26d994de93d12" id="r_a2d6ae6694d0a51952fb26d994de93d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2d6ae6694d0a51952fb26d994de93d12">DAC_NUMOF</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:a2d6ae6694d0a51952fb26d994de93d12"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MCU has two DAC outputs.  <br /></td></tr>
<tr class="separator:a2d6ae6694d0a51952fb26d994de93d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a6c2dc25b440ee251d348a37961d67ede" id="r_a6c2dc25b440ee251d348a37961d67ede"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6c2dc25b440ee251d348a37961d67ede">sam0_adc_pins</a> [2][16]</td></tr>
<tr class="memdesc:a6c2dc25b440ee251d348a37961d67ede"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pins that can be used for ADC input.  <br /></td></tr>
<tr class="separator:a6c2dc25b440ee251d348a37961d67ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f3a64e7ba279722cb70ecbb34731df" id="r_ab7f3a64e7ba279722cb70ecbb34731df"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab7f3a64e7ba279722cb70ecbb34731df">rtc_tamper_pins</a> [RTC_NUM_OF_TAMPERS]</td></tr>
<tr class="memdesc:ab7f3a64e7ba279722cb70ecbb34731df"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC input pins that can be used for tamper detection and wake from Deep Sleep.  <br /></td></tr>
<tr class="separator:ab7f3a64e7ba279722cb70ecbb34731df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab86d38e9420ae5eba2b243c80b415748" id="r_ab86d38e9420ae5eba2b243c80b415748"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab86d38e9420ae5eba2b243c80b415748">gclk_io_pins</a> []</td></tr>
<tr class="memdesc:ab86d38e9420ae5eba2b243c80b415748"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pins that have peripheral function GCLK.  <br /></td></tr>
<tr class="separator:ab86d38e9420ae5eba2b243c80b415748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f4a21ec05a24d51982a473289e0738f" id="r_a9f4a21ec05a24d51982a473289e0738f"><td class="memItemLeft" align="right" valign="top">static const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9f4a21ec05a24d51982a473289e0738f">gclk_io_ids</a> []</td></tr>
<tr class="memdesc:a9f4a21ec05a24d51982a473289e0738f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCLK IDs of pins that have peripheral function GCLK - This maps directly to gclk_io_pins.  <br /></td></tr>
<tr class="separator:a9f4a21ec05a24d51982a473289e0738f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d52dd0144d38c033aa29d57351a0d0a" id="r_a3d52dd0144d38c033aa29d57351a0d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d52dd0144d38c033aa29d57351a0d0a">SAM0_DFLL_FREQ_HZ</a>&#160;&#160;&#160;<a class="el" href="units_8h.html#ab7b18750ddf0850461f926ae151ca7fa">MHZ</a>(48)</td></tr>
<tr class="memdesc:a3d52dd0144d38c033aa29d57351a0d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DFLL runs at at fixed frequency of 48 MHz.  <br /></td></tr>
<tr class="separator:a3d52dd0144d38c033aa29d57351a0d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a121c34ee69ce4a30751903b3da728672" id="r_a121c34ee69ce4a30751903b3da728672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a121c34ee69ce4a30751903b3da728672">SAM0_XOSC_FREQ_HZ</a>&#160;&#160;&#160;(XOSC0_FREQUENCY ? XOSC0_FREQUENCY : XOSC1_FREQUENCY)</td></tr>
<tr class="memdesc:a121c34ee69ce4a30751903b3da728672"><td class="mdescLeft">&#160;</td><td class="mdescRight">￼ *  <br /></td></tr>
<tr class="separator:a121c34ee69ce4a30751903b3da728672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec3ed7e3039ce8fb8f2de6e3d2c177ef" id="r_aec3ed7e3039ce8fb8f2de6e3d2c177ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aec3ed7e3039ce8fb8f2de6e3d2c177ef">SAM0_DPLL_FREQ_MIN_HZ</a>&#160;&#160;&#160;<a class="el" href="units_8h.html#ab7b18750ddf0850461f926ae151ca7fa">MHZ</a>(96)</td></tr>
<tr class="memdesc:aec3ed7e3039ce8fb8f2de6e3d2c177ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL must run with at least 96 MHz.  <br /></td></tr>
<tr class="separator:aec3ed7e3039ce8fb8f2de6e3d2c177ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c7545ee86bdfc88cca140ae2dc65dd6" id="r_a8c7545ee86bdfc88cca140ae2dc65dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8c7545ee86bdfc88cca140ae2dc65dd6">SAM0_DPLL_FREQ_MAX_HZ</a>&#160;&#160;&#160;<a class="el" href="units_8h.html#ab7b18750ddf0850461f926ae151ca7fa">MHZ</a>(200)</td></tr>
<tr class="memdesc:a8c7545ee86bdfc88cca140ae2dc65dd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL frequency must not exceed 200 MHz.  <br /></td></tr>
<tr class="separator:a8c7545ee86bdfc88cca140ae2dc65dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Power mode configuration</h2></td></tr>
<tr class="memitem:a3d1931627629f3c43bd898da0be6075b" id="r_a3d1931627629f3c43bd898da0be6075b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d1931627629f3c43bd898da0be6075b">PM_NUM_MODES</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:a3d1931627629f3c43bd898da0be6075b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Backup, Hibernate, Standby, Idle.  <br /></td></tr>
<tr class="separator:a3d1931627629f3c43bd898da0be6075b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a098384b0034af0daa7c9c5c82b563567" id="r_a098384b0034af0daa7c9c5c82b563567"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SAM0_PM_BACKUP</b> = 0
, <b>SAM0_PM_HIBERNATE</b> = 1
, <b>SAM0_PM_STANDBY</b> = 2
, <b>SAM0_PM_IDLE</b> = 3
 }</td></tr>
<tr class="memdesc:a098384b0034af0daa7c9c5c82b563567"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power modes.  <a href="#a098384b0034af0daa7c9c5c82b563567">More...</a><br /></td></tr>
<tr class="separator:a098384b0034af0daa7c9c5c82b563567"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SAMD5x GCLK definitions</h2></td></tr>
<tr class="memitem:a086ca6a9c92fc2673def07c2cb6b65c7" id="r_a086ca6a9c92fc2673def07c2cb6b65c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a086ca6a9c92fc2673def07c2cb6b65c7">SAM0_GCLK_MAIN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a086ca6a9c92fc2673def07c2cb6b65c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">120 MHz main clock <br  />
  <br /></td></tr>
<tr class="separator:a086ca6a9c92fc2673def07c2cb6b65c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9d06a6f20a03f665893bda3f2da72dc" id="r_ac9d06a6f20a03f665893bda3f2da72dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac9d06a6f20a03f665893bda3f2da72dc">SAM0_GCLK_32KHZ</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ac9d06a6f20a03f665893bda3f2da72dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">32 kHz clock <br  />
  <br /></td></tr>
<tr class="separator:ac9d06a6f20a03f665893bda3f2da72dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac220b5823064f21058b248b383787ed6" id="r_ac220b5823064f21058b248b383787ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac220b5823064f21058b248b383787ed6">SAM0_GCLK_TIMER</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ac220b5823064f21058b248b383787ed6"><td class="mdescLeft">&#160;</td><td class="mdescRight">4-8 MHz clock for xTimer  <br /></td></tr>
<tr class="separator:ac220b5823064f21058b248b383787ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add2e122edd6baa44d31f4911626301aa" id="r_add2e122edd6baa44d31f4911626301aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#add2e122edd6baa44d31f4911626301aa">SAM0_GCLK_PERIPH</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:add2e122edd6baa44d31f4911626301aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">12-48 MHz (DFLL) clock <br  />
  <br /></td></tr>
<tr class="separator:add2e122edd6baa44d31f4911626301aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c3f8f79513bcac77dd122f1fdfeab1" id="r_af9c3f8f79513bcac77dd122f1fdfeab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af9c3f8f79513bcac77dd122f1fdfeab1">SAM0_GCLK_100MHZ</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:af9c3f8f79513bcac77dd122f1fdfeab1"><td class="mdescLeft">&#160;</td><td class="mdescRight">100MHz FDPLL clock <br  />
  <br /></td></tr>
<tr class="separator:af9c3f8f79513bcac77dd122f1fdfeab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GCLK compatibility definitions</h2></td></tr>
<tr class="memitem:a00680b894a5a8b3129593d8f435250ac" id="r_a00680b894a5a8b3129593d8f435250ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a00680b894a5a8b3129593d8f435250ac">SAM0_GCLK_8MHZ</a>&#160;&#160;&#160;<a class="el" href="#ac220b5823064f21058b248b383787ed6">SAM0_GCLK_TIMER</a></td></tr>
<tr class="separator:a00680b894a5a8b3129593d8f435250ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ae6fb73122b20f3f54cbf69e5974d7d" id="r_a4ae6fb73122b20f3f54cbf69e5974d7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4ae6fb73122b20f3f54cbf69e5974d7d">SAM0_GCLK_48MHZ</a>&#160;&#160;&#160;<a class="el" href="#add2e122edd6baa44d31f4911626301aa">SAM0_GCLK_PERIPH</a></td></tr>
<tr class="separator:a4ae6fb73122b20f3f54cbf69e5974d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad90583a55b9b9ffad6ebb615ce5273cd" id="r_ad90583a55b9b9ffad6ebb615ce5273cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad90583a55b9b9ffad6ebb615ce5273cd">ADC0_INPUTCTRL_MUXPOS_PA02</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN0</td></tr>
<tr class="memdesc:ad90583a55b9b9ffad6ebb615ce5273cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC pin aliases.  <br /></td></tr>
<tr class="separator:ad90583a55b9b9ffad6ebb615ce5273cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb507c578415ab78454b86306adfcd99" id="r_abb507c578415ab78454b86306adfcd99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb507c578415ab78454b86306adfcd99">ADC0_INPUTCTRL_MUXPOS_PA03</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN1</td></tr>
<tr class="memdesc:abb507c578415ab78454b86306adfcd99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN1.  <br /></td></tr>
<tr class="separator:abb507c578415ab78454b86306adfcd99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e54800e6046127c830f44f8dda11f25" id="r_a7e54800e6046127c830f44f8dda11f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e54800e6046127c830f44f8dda11f25">ADC0_INPUTCTRL_MUXPOS_PB08</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN2</td></tr>
<tr class="memdesc:a7e54800e6046127c830f44f8dda11f25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN2.  <br /></td></tr>
<tr class="separator:a7e54800e6046127c830f44f8dda11f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe5ac3a27360fc06c181cdf3035f08ad" id="r_abe5ac3a27360fc06c181cdf3035f08ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abe5ac3a27360fc06c181cdf3035f08ad">ADC0_INPUTCTRL_MUXPOS_PB09</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN3</td></tr>
<tr class="memdesc:abe5ac3a27360fc06c181cdf3035f08ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN3.  <br /></td></tr>
<tr class="separator:abe5ac3a27360fc06c181cdf3035f08ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0915ee76e7f9b7534465716feff74311" id="r_a0915ee76e7f9b7534465716feff74311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0915ee76e7f9b7534465716feff74311">ADC0_INPUTCTRL_MUXPOS_PA04</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN4</td></tr>
<tr class="memdesc:a0915ee76e7f9b7534465716feff74311"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN4.  <br /></td></tr>
<tr class="separator:a0915ee76e7f9b7534465716feff74311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6263caa8f073082440be9bf5feff137f" id="r_a6263caa8f073082440be9bf5feff137f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6263caa8f073082440be9bf5feff137f">ADC0_INPUTCTRL_MUXPOS_PA05</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN5</td></tr>
<tr class="memdesc:a6263caa8f073082440be9bf5feff137f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN5.  <br /></td></tr>
<tr class="separator:a6263caa8f073082440be9bf5feff137f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac14334d6747f7d55e1a4032761f39c3a" id="r_ac14334d6747f7d55e1a4032761f39c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac14334d6747f7d55e1a4032761f39c3a">ADC0_INPUTCTRL_MUXPOS_PA06</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN6</td></tr>
<tr class="memdesc:ac14334d6747f7d55e1a4032761f39c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN6.  <br /></td></tr>
<tr class="separator:ac14334d6747f7d55e1a4032761f39c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15e550792049b2efb300d6c5b7c395c7" id="r_a15e550792049b2efb300d6c5b7c395c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a15e550792049b2efb300d6c5b7c395c7">ADC0_INPUTCTRL_MUXPOS_PA07</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN7</td></tr>
<tr class="memdesc:a15e550792049b2efb300d6c5b7c395c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN7.  <br /></td></tr>
<tr class="separator:a15e550792049b2efb300d6c5b7c395c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0abcbf09ca106677a1055c6dc258950" id="r_af0abcbf09ca106677a1055c6dc258950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af0abcbf09ca106677a1055c6dc258950">ADC0_INPUTCTRL_MUXPOS_PA08</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN8</td></tr>
<tr class="memdesc:af0abcbf09ca106677a1055c6dc258950"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN8.  <br /></td></tr>
<tr class="separator:af0abcbf09ca106677a1055c6dc258950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af706f4b8a66e085eb9acfae2d2d47039" id="r_af706f4b8a66e085eb9acfae2d2d47039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af706f4b8a66e085eb9acfae2d2d47039">ADC0_INPUTCTRL_MUXPOS_PA09</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN9</td></tr>
<tr class="memdesc:af706f4b8a66e085eb9acfae2d2d47039"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN9.  <br /></td></tr>
<tr class="separator:af706f4b8a66e085eb9acfae2d2d47039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a224a1d6ef183f79d4d36ba4ebe427941" id="r_a224a1d6ef183f79d4d36ba4ebe427941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a224a1d6ef183f79d4d36ba4ebe427941">ADC0_INPUTCTRL_MUXPOS_PA10</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN10</td></tr>
<tr class="memdesc:a224a1d6ef183f79d4d36ba4ebe427941"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN10.  <br /></td></tr>
<tr class="separator:a224a1d6ef183f79d4d36ba4ebe427941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c36abb64d34d92d2e455caf32a82bdb" id="r_a8c36abb64d34d92d2e455caf32a82bdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8c36abb64d34d92d2e455caf32a82bdb">ADC0_INPUTCTRL_MUXPOS_PA11</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN11</td></tr>
<tr class="memdesc:a8c36abb64d34d92d2e455caf32a82bdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN11.  <br /></td></tr>
<tr class="separator:a8c36abb64d34d92d2e455caf32a82bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99de7257271e9a62162810251a2a5fb5" id="r_a99de7257271e9a62162810251a2a5fb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a99de7257271e9a62162810251a2a5fb5">ADC0_INPUTCTRL_MUXPOS_PB00</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN12</td></tr>
<tr class="memdesc:a99de7257271e9a62162810251a2a5fb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN12.  <br /></td></tr>
<tr class="separator:a99de7257271e9a62162810251a2a5fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68eb0fed5b5be0ab2ff263cbd6c21fcb" id="r_a68eb0fed5b5be0ab2ff263cbd6c21fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68eb0fed5b5be0ab2ff263cbd6c21fcb">ADC0_INPUTCTRL_MUXPOS_PB01</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN13</td></tr>
<tr class="memdesc:a68eb0fed5b5be0ab2ff263cbd6c21fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN13.  <br /></td></tr>
<tr class="separator:a68eb0fed5b5be0ab2ff263cbd6c21fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b09dd2de2ef9ca84def7756513907ad" id="r_a1b09dd2de2ef9ca84def7756513907ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b09dd2de2ef9ca84def7756513907ad">ADC0_INPUTCTRL_MUXPOS_PB02</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN14</td></tr>
<tr class="memdesc:a1b09dd2de2ef9ca84def7756513907ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN14.  <br /></td></tr>
<tr class="separator:a1b09dd2de2ef9ca84def7756513907ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bf6ae46d3dc0613c56e8b26281fa000" id="r_a7bf6ae46d3dc0613c56e8b26281fa000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7bf6ae46d3dc0613c56e8b26281fa000">ADC0_INPUTCTRL_MUXPOS_PB03</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN15</td></tr>
<tr class="memdesc:a7bf6ae46d3dc0613c56e8b26281fa000"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN15.  <br /></td></tr>
<tr class="separator:a7bf6ae46d3dc0613c56e8b26281fa000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c86255fa98cb85faa45b69474d51468" id="r_a0c86255fa98cb85faa45b69474d51468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0c86255fa98cb85faa45b69474d51468">ADC1_INPUTCTRL_MUXPOS_PB08</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN0</td></tr>
<tr class="memdesc:a0c86255fa98cb85faa45b69474d51468"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN0.  <br /></td></tr>
<tr class="separator:a0c86255fa98cb85faa45b69474d51468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a019c5541be9e1bd22e32fc63d6e4b0ff" id="r_a019c5541be9e1bd22e32fc63d6e4b0ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a019c5541be9e1bd22e32fc63d6e4b0ff">ADC1_INPUTCTRL_MUXPOS_PB09</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN1</td></tr>
<tr class="memdesc:a019c5541be9e1bd22e32fc63d6e4b0ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN1.  <br /></td></tr>
<tr class="separator:a019c5541be9e1bd22e32fc63d6e4b0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95a36f94d7c435cdf98d861d4cc02a55" id="r_a95a36f94d7c435cdf98d861d4cc02a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a95a36f94d7c435cdf98d861d4cc02a55">ADC1_INPUTCTRL_MUXPOS_PA08</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN2</td></tr>
<tr class="memdesc:a95a36f94d7c435cdf98d861d4cc02a55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN2.  <br /></td></tr>
<tr class="separator:a95a36f94d7c435cdf98d861d4cc02a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa65e0abbd20718fa4cf0814e97ffa0e0" id="r_aa65e0abbd20718fa4cf0814e97ffa0e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa65e0abbd20718fa4cf0814e97ffa0e0">ADC1_INPUTCTRL_MUXPOS_PA09</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN3</td></tr>
<tr class="memdesc:aa65e0abbd20718fa4cf0814e97ffa0e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN3.  <br /></td></tr>
<tr class="separator:aa65e0abbd20718fa4cf0814e97ffa0e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c39fa0bdc5be2c98ec35525fa215d5a" id="r_a1c39fa0bdc5be2c98ec35525fa215d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1c39fa0bdc5be2c98ec35525fa215d5a">ADC1_INPUTCTRL_MUXPOS_PC02</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN4</td></tr>
<tr class="memdesc:a1c39fa0bdc5be2c98ec35525fa215d5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN4.  <br /></td></tr>
<tr class="separator:a1c39fa0bdc5be2c98ec35525fa215d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02504659122ab686ee8f1ff5b065b50c" id="r_a02504659122ab686ee8f1ff5b065b50c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a02504659122ab686ee8f1ff5b065b50c">ADC1_INPUTCTRL_MUXPOS_PC03</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN5</td></tr>
<tr class="memdesc:a02504659122ab686ee8f1ff5b065b50c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN5.  <br /></td></tr>
<tr class="separator:a02504659122ab686ee8f1ff5b065b50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d1c2a2b1e01500e6fafe4a422b02ccb" id="r_a5d1c2a2b1e01500e6fafe4a422b02ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5d1c2a2b1e01500e6fafe4a422b02ccb">ADC1_INPUTCTRL_MUXPOS_PB04</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN6</td></tr>
<tr class="memdesc:a5d1c2a2b1e01500e6fafe4a422b02ccb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN6.  <br /></td></tr>
<tr class="separator:a5d1c2a2b1e01500e6fafe4a422b02ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e358fee17d5cb19f0ff721320ee7de7" id="r_a4e358fee17d5cb19f0ff721320ee7de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4e358fee17d5cb19f0ff721320ee7de7">ADC1_INPUTCTRL_MUXPOS_PB05</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN7</td></tr>
<tr class="memdesc:a4e358fee17d5cb19f0ff721320ee7de7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN7.  <br /></td></tr>
<tr class="separator:a4e358fee17d5cb19f0ff721320ee7de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef7383183b2366b10098605ae4ac0f56" id="r_aef7383183b2366b10098605ae4ac0f56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aef7383183b2366b10098605ae4ac0f56">ADC1_INPUTCTRL_MUXPOS_PB06</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN8</td></tr>
<tr class="memdesc:aef7383183b2366b10098605ae4ac0f56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN8.  <br /></td></tr>
<tr class="separator:aef7383183b2366b10098605ae4ac0f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f4dabb8c0dc4904b03195b49b0f84b" id="r_aa5f4dabb8c0dc4904b03195b49b0f84b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa5f4dabb8c0dc4904b03195b49b0f84b">ADC1_INPUTCTRL_MUXPOS_PB07</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN9</td></tr>
<tr class="memdesc:aa5f4dabb8c0dc4904b03195b49b0f84b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN9.  <br /></td></tr>
<tr class="separator:aa5f4dabb8c0dc4904b03195b49b0f84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dc8facf481c3374313daf07b26b7ba3" id="r_a5dc8facf481c3374313daf07b26b7ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5dc8facf481c3374313daf07b26b7ba3">ADC1_INPUTCTRL_MUXPOS_PC00</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN10</td></tr>
<tr class="memdesc:a5dc8facf481c3374313daf07b26b7ba3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN10.  <br /></td></tr>
<tr class="separator:a5dc8facf481c3374313daf07b26b7ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7534bf27dd94bc0587f86405b5100cdd" id="r_a7534bf27dd94bc0587f86405b5100cdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7534bf27dd94bc0587f86405b5100cdd">ADC1_INPUTCTRL_MUXPOS_PC01</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN11</td></tr>
<tr class="memdesc:a7534bf27dd94bc0587f86405b5100cdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN11.  <br /></td></tr>
<tr class="separator:a7534bf27dd94bc0587f86405b5100cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7dd0fd5e7639cc17500333cbbdab5d5" id="r_ae7dd0fd5e7639cc17500333cbbdab5d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae7dd0fd5e7639cc17500333cbbdab5d5">ADC1_INPUTCTRL_MUXPOS_PC30</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN12</td></tr>
<tr class="memdesc:ae7dd0fd5e7639cc17500333cbbdab5d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN12.  <br /></td></tr>
<tr class="separator:ae7dd0fd5e7639cc17500333cbbdab5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a118dfcf2e22a399aff1d01522623b4a3" id="r_a118dfcf2e22a399aff1d01522623b4a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a118dfcf2e22a399aff1d01522623b4a3">ADC1_INPUTCTRL_MUXPOS_PC31</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN13</td></tr>
<tr class="memdesc:a118dfcf2e22a399aff1d01522623b4a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN13.  <br /></td></tr>
<tr class="separator:a118dfcf2e22a399aff1d01522623b4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a613da1d688656187e673e4768ae07398" id="r_a613da1d688656187e673e4768ae07398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a613da1d688656187e673e4768ae07398">ADC1_INPUTCTRL_MUXPOS_PD00</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN14</td></tr>
<tr class="memdesc:a613da1d688656187e673e4768ae07398"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN14.  <br /></td></tr>
<tr class="separator:a613da1d688656187e673e4768ae07398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab56d9aa42d1cd44201ff2f583cca1eef" id="r_ab56d9aa42d1cd44201ff2f583cca1eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab56d9aa42d1cd44201ff2f583cca1eef">ADC1_INPUTCTRL_MUXPOS_PD01</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN15</td></tr>
<tr class="memdesc:ab56d9aa42d1cd44201ff2f583cca1eef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN15.  <br /></td></tr>
<tr class="separator:ab56d9aa42d1cd44201ff2f583cca1eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac36bb3fba0b6fe05c82a339d9d23567" id="r_aac36bb3fba0b6fe05c82a339d9d23567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aac36bb3fba0b6fe05c82a339d9d23567">ADC0_INPUTCTRL_MUXNEG_PA02</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN0</td></tr>
<tr class="memdesc:aac36bb3fba0b6fe05c82a339d9d23567"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN0.  <br /></td></tr>
<tr class="separator:aac36bb3fba0b6fe05c82a339d9d23567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb433dd2a6b8dd9c00c433d9e98ab9f2" id="r_adb433dd2a6b8dd9c00c433d9e98ab9f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb433dd2a6b8dd9c00c433d9e98ab9f2">ADC0_INPUTCTRL_MUXNEG_PA03</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN1</td></tr>
<tr class="memdesc:adb433dd2a6b8dd9c00c433d9e98ab9f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN1.  <br /></td></tr>
<tr class="separator:adb433dd2a6b8dd9c00c433d9e98ab9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a003cb6e652b79e2d97a4a1b96aeca0ea" id="r_a003cb6e652b79e2d97a4a1b96aeca0ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a003cb6e652b79e2d97a4a1b96aeca0ea">ADC0_INPUTCTRL_MUXNEG_PB08</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN2</td></tr>
<tr class="memdesc:a003cb6e652b79e2d97a4a1b96aeca0ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN2.  <br /></td></tr>
<tr class="separator:a003cb6e652b79e2d97a4a1b96aeca0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9886ed7f4154017d5b9dfc32a87eaeef" id="r_a9886ed7f4154017d5b9dfc32a87eaeef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9886ed7f4154017d5b9dfc32a87eaeef">ADC0_INPUTCTRL_MUXNEG_PB09</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN3</td></tr>
<tr class="memdesc:a9886ed7f4154017d5b9dfc32a87eaeef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN3.  <br /></td></tr>
<tr class="separator:a9886ed7f4154017d5b9dfc32a87eaeef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfc0c00294d0ec6186258619c84a2be4" id="r_acfc0c00294d0ec6186258619c84a2be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acfc0c00294d0ec6186258619c84a2be4">ADC0_INPUTCTRL_MUXNEG_PA04</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN4</td></tr>
<tr class="memdesc:acfc0c00294d0ec6186258619c84a2be4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN4.  <br /></td></tr>
<tr class="separator:acfc0c00294d0ec6186258619c84a2be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97d66007f6950975fd1325ad9b94a6c3" id="r_a97d66007f6950975fd1325ad9b94a6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a97d66007f6950975fd1325ad9b94a6c3">ADC0_INPUTCTRL_MUXNEG_PA05</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN5</td></tr>
<tr class="memdesc:a97d66007f6950975fd1325ad9b94a6c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN5.  <br /></td></tr>
<tr class="separator:a97d66007f6950975fd1325ad9b94a6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1150d7d97771086feeb8c3250bb37a95" id="r_a1150d7d97771086feeb8c3250bb37a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1150d7d97771086feeb8c3250bb37a95">ADC0_INPUTCTRL_MUXNEG_PA06</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN6</td></tr>
<tr class="memdesc:a1150d7d97771086feeb8c3250bb37a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN6.  <br /></td></tr>
<tr class="separator:a1150d7d97771086feeb8c3250bb37a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc98f9ffeae713efb4d799360b465bc2" id="r_acc98f9ffeae713efb4d799360b465bc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acc98f9ffeae713efb4d799360b465bc2">ADC0_INPUTCTRL_MUXNEG_PA07</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN7</td></tr>
<tr class="memdesc:acc98f9ffeae713efb4d799360b465bc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN7.  <br /></td></tr>
<tr class="separator:acc98f9ffeae713efb4d799360b465bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5756d986ceea6ab3e2df6ecfb434be23" id="r_a5756d986ceea6ab3e2df6ecfb434be23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5756d986ceea6ab3e2df6ecfb434be23">ADC1_INPUTCTRL_MUXNEG_PB08</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN0</td></tr>
<tr class="memdesc:a5756d986ceea6ab3e2df6ecfb434be23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN0.  <br /></td></tr>
<tr class="separator:a5756d986ceea6ab3e2df6ecfb434be23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdd1cee35d309483d0652bfb603e1fba" id="r_afdd1cee35d309483d0652bfb603e1fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afdd1cee35d309483d0652bfb603e1fba">ADC1_INPUTCTRL_MUXNEG_PB09</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN1</td></tr>
<tr class="memdesc:afdd1cee35d309483d0652bfb603e1fba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN1.  <br /></td></tr>
<tr class="separator:afdd1cee35d309483d0652bfb603e1fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aea4d4a92817a18710f200dedb69b77" id="r_a2aea4d4a92817a18710f200dedb69b77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2aea4d4a92817a18710f200dedb69b77">ADC1_INPUTCTRL_MUXNEG_PA08</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN2</td></tr>
<tr class="memdesc:a2aea4d4a92817a18710f200dedb69b77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN2.  <br /></td></tr>
<tr class="separator:a2aea4d4a92817a18710f200dedb69b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a663437809e919f5440a958c1b82b8880" id="r_a663437809e919f5440a958c1b82b8880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a663437809e919f5440a958c1b82b8880">ADC1_INPUTCTRL_MUXNEG_PA09</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN3</td></tr>
<tr class="memdesc:a663437809e919f5440a958c1b82b8880"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN3.  <br /></td></tr>
<tr class="separator:a663437809e919f5440a958c1b82b8880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa38249c0a8b069ca9beb12f7e3cfbb4a" id="r_aa38249c0a8b069ca9beb12f7e3cfbb4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa38249c0a8b069ca9beb12f7e3cfbb4a">ADC1_INPUTCTRL_MUXNEG_PC02</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN4</td></tr>
<tr class="memdesc:aa38249c0a8b069ca9beb12f7e3cfbb4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN4.  <br /></td></tr>
<tr class="separator:aa38249c0a8b069ca9beb12f7e3cfbb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5f3a1292d1b45c3f379a195d0c02373" id="r_ad5f3a1292d1b45c3f379a195d0c02373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad5f3a1292d1b45c3f379a195d0c02373">ADC1_INPUTCTRL_MUXNEG_PC03</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN5</td></tr>
<tr class="memdesc:ad5f3a1292d1b45c3f379a195d0c02373"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN5.  <br /></td></tr>
<tr class="separator:ad5f3a1292d1b45c3f379a195d0c02373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab053525ed2a716b5306d210da724b0e2" id="r_ab053525ed2a716b5306d210da724b0e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab053525ed2a716b5306d210da724b0e2">ADC1_INPUTCTRL_MUXNEG_PB04</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN6</td></tr>
<tr class="memdesc:ab053525ed2a716b5306d210da724b0e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN6.  <br /></td></tr>
<tr class="separator:ab053525ed2a716b5306d210da724b0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2402005366e82004987034a09ccda21a" id="r_a2402005366e82004987034a09ccda21a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2402005366e82004987034a09ccda21a">ADC1_INPUTCTRL_MUXNEG_PB05</a>&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN7</td></tr>
<tr class="memdesc:a2402005366e82004987034a09ccda21a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for AIN7.  <br /></td></tr>
<tr class="separator:a2402005366e82004987034a09ccda21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Real time counter configuration</h2></td></tr>
<tr class="memitem:a57f384110fe2e8f4b3c4b9ba246517c6" id="r_a57f384110fe2e8f4b3c4b9ba246517c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a57f384110fe2e8f4b3c4b9ba246517c6">RTT_MAX_VALUE</a>&#160;&#160;&#160;(0xffffffff)</td></tr>
<tr class="separator:a57f384110fe2e8f4b3c4b9ba246517c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599739d7c50c77442f6c0fc8f50488d1" id="r_a599739d7c50c77442f6c0fc8f50488d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a599739d7c50c77442f6c0fc8f50488d1">RTT_CLOCK_FREQUENCY</a>&#160;&#160;&#160;(32768U)                      /* in Hz */</td></tr>
<tr class="separator:a599739d7c50c77442f6c0fc8f50488d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639ca831f0c64ac1e563dc2b8946d1b8" id="r_a639ca831f0c64ac1e563dc2b8946d1b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a639ca831f0c64ac1e563dc2b8946d1b8">RTT_MIN_FREQUENCY</a>&#160;&#160;&#160;(RTT_CLOCK_FREQUENCY / 1024U) /* in Hz */</td></tr>
<tr class="separator:a639ca831f0c64ac1e563dc2b8946d1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a062fc1b3bb06996dd08f8c5ab52912f1" id="r_a062fc1b3bb06996dd08f8c5ab52912f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a062fc1b3bb06996dd08f8c5ab52912f1">RTT_MAX_FREQUENCY</a>&#160;&#160;&#160;(RTT_CLOCK_FREQUENCY)         /* in Hz */</td></tr>
<tr class="separator:a062fc1b3bb06996dd08f8c5ab52912f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">QSPI pins are fixed</h2></td></tr>
<tr class="memitem:a4adb9b790efa144a5e4898beb61a5c62" id="r_a4adb9b790efa144a5e4898beb61a5c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4adb9b790efa144a5e4898beb61a5c62">SAM0_QSPI_PIN_CLK</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 10)</td></tr>
<tr class="memdesc:a4adb9b790efa144a5e4898beb61a5c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock <br  />
  <br /></td></tr>
<tr class="separator:a4adb9b790efa144a5e4898beb61a5c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a018ad968720754c43f6ca1b1e8a2be17" id="r_a018ad968720754c43f6ca1b1e8a2be17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a018ad968720754c43f6ca1b1e8a2be17">SAM0_QSPI_PIN_CS</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 11)</td></tr>
<tr class="memdesc:a018ad968720754c43f6ca1b1e8a2be17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip Select <br  />
  <br /></td></tr>
<tr class="separator:a018ad968720754c43f6ca1b1e8a2be17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f2e462484a8c9e72dca1064c3a3f866" id="r_a6f2e462484a8c9e72dca1064c3a3f866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6f2e462484a8c9e72dca1064c3a3f866">SAM0_QSPI_PIN_DATA_0</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>,  8)</td></tr>
<tr class="memdesc:a6f2e462484a8c9e72dca1064c3a3f866"><td class="mdescLeft">&#160;</td><td class="mdescRight">D0 / MOSI <br  />
  <br /></td></tr>
<tr class="separator:a6f2e462484a8c9e72dca1064c3a3f866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a610edba7ee92ddcb11224040982f67" id="r_a7a610edba7ee92ddcb11224040982f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7a610edba7ee92ddcb11224040982f67">SAM0_QSPI_PIN_DATA_1</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>,  9)</td></tr>
<tr class="memdesc:a7a610edba7ee92ddcb11224040982f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">D1 / MISO <br  />
  <br /></td></tr>
<tr class="separator:a7a610edba7ee92ddcb11224040982f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e5993f0be3d0ff5e774f627194464de" id="r_a3e5993f0be3d0ff5e774f627194464de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3e5993f0be3d0ff5e774f627194464de">SAM0_QSPI_PIN_DATA_2</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 10)</td></tr>
<tr class="memdesc:a3e5993f0be3d0ff5e774f627194464de"><td class="mdescLeft">&#160;</td><td class="mdescRight">D2 / WP <br  />
  <br /></td></tr>
<tr class="separator:a3e5993f0be3d0ff5e774f627194464de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599d40a755990885fdae6982f7fd0a02" id="r_a599d40a755990885fdae6982f7fd0a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a599d40a755990885fdae6982f7fd0a02">SAM0_QSPI_PIN_DATA_3</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 11)</td></tr>
<tr class="memdesc:a599d40a755990885fdae6982f7fd0a02"><td class="mdescLeft">&#160;</td><td class="mdescRight">D3 / HOLD <br  />
  <br /></td></tr>
<tr class="separator:a599d40a755990885fdae6982f7fd0a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa72515543db0f8274ce6107ebc356c03" id="r_aa72515543db0f8274ce6107ebc356c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa72515543db0f8274ce6107ebc356c03">SAM0_QSPI_MUX</a>&#160;&#160;&#160;<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a3bc25dbd31de692bc46ea6fe674656be">GPIO_MUX_H</a></td></tr>
<tr class="memdesc:aa72515543db0f8274ce6107ebc356c03"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI mux <br  />
  <br /></td></tr>
<tr class="separator:aa72515543db0f8274ce6107ebc356c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SDHC pins are fixed</h2></td></tr>
<tr class="memitem:a90b4694c4ab6430d4f2b0db0c6a58b58" id="r_a90b4694c4ab6430d4f2b0db0c6a58b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90b4694c4ab6430d4f2b0db0c6a58b58">SAM0_SDHC_MUX</a>&#160;&#160;&#160;<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a4ebaca328b1bd59841bcb8e9d98fa042">GPIO_MUX_I</a></td></tr>
<tr class="memdesc:a90b4694c4ab6430d4f2b0db0c6a58b58"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC function <br  />
  <br /></td></tr>
<tr class="separator:a90b4694c4ab6430d4f2b0db0c6a58b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8dc8a1748496e75be8afdc8e04e660" id="r_aac8dc8a1748496e75be8afdc8e04e660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aac8dc8a1748496e75be8afdc8e04e660">SAM0_SDHC0_PIN_SDCMD</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>,  8)</td></tr>
<tr class="memdesc:aac8dc8a1748496e75be8afdc8e04e660"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command <br  />
  <br /></td></tr>
<tr class="separator:aac8dc8a1748496e75be8afdc8e04e660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780f5e748b8df8ccc1c48e7d95ef308d" id="r_a780f5e748b8df8ccc1c48e7d95ef308d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a780f5e748b8df8ccc1c48e7d95ef308d">SAM0_SDHC0_PIN_SDDAT0</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>,  9)</td></tr>
<tr class="memdesc:a780f5e748b8df8ccc1c48e7d95ef308d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DATA0 <br  />
  <br /></td></tr>
<tr class="separator:a780f5e748b8df8ccc1c48e7d95ef308d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c68b074424d221ead88f5629a3e18c7" id="r_a1c68b074424d221ead88f5629a3e18c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1c68b074424d221ead88f5629a3e18c7">SAM0_SDHC0_PIN_SDDAT1</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 10)</td></tr>
<tr class="memdesc:a1c68b074424d221ead88f5629a3e18c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DATA1 <br  />
  <br /></td></tr>
<tr class="separator:a1c68b074424d221ead88f5629a3e18c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00a25e6b699130b4e5492895eb8f3d81" id="r_a00a25e6b699130b4e5492895eb8f3d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a00a25e6b699130b4e5492895eb8f3d81">SAM0_SDHC0_PIN_SDDAT2</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 11)</td></tr>
<tr class="memdesc:a00a25e6b699130b4e5492895eb8f3d81"><td class="mdescLeft">&#160;</td><td class="mdescRight">DATA2 <br  />
  <br /></td></tr>
<tr class="separator:a00a25e6b699130b4e5492895eb8f3d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3244fadead542c22ccd96711901b6542" id="r_a3244fadead542c22ccd96711901b6542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3244fadead542c22ccd96711901b6542">SAM0_SDHC0_PIN_SDDAT3</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 10)</td></tr>
<tr class="memdesc:a3244fadead542c22ccd96711901b6542"><td class="mdescLeft">&#160;</td><td class="mdescRight">DATA3 <br  />
  <br /></td></tr>
<tr class="separator:a3244fadead542c22ccd96711901b6542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a935390bb4525d343b186e79495ba1d94" id="r_a935390bb4525d343b186e79495ba1d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a935390bb4525d343b186e79495ba1d94">SAM0_SDHC0_PIN_SDCK</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 11)</td></tr>
<tr class="memdesc:a935390bb4525d343b186e79495ba1d94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock <br  />
  <br /></td></tr>
<tr class="separator:a935390bb4525d343b186e79495ba1d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d827696d806d0d7d57864a69f09db79" id="r_a6d827696d806d0d7d57864a69f09db79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d827696d806d0d7d57864a69f09db79">SAM0_SDHC1_PIN_SDCMD</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 20)</td></tr>
<tr class="memdesc:a6d827696d806d0d7d57864a69f09db79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command <br  />
  <br /></td></tr>
<tr class="separator:a6d827696d806d0d7d57864a69f09db79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60f4ff106542b702ac99de620263b0cb" id="r_a60f4ff106542b702ac99de620263b0cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a60f4ff106542b702ac99de620263b0cb">SAM0_SDHC1_PIN_SDDAT0</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 18)</td></tr>
<tr class="memdesc:a60f4ff106542b702ac99de620263b0cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DATA0 <br  />
  <br /></td></tr>
<tr class="separator:a60f4ff106542b702ac99de620263b0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3057d6e827a2736b25f290662ef0b5be" id="r_a3057d6e827a2736b25f290662ef0b5be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3057d6e827a2736b25f290662ef0b5be">SAM0_SDHC1_PIN_SDDAT1</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 19)</td></tr>
<tr class="memdesc:a3057d6e827a2736b25f290662ef0b5be"><td class="mdescLeft">&#160;</td><td class="mdescRight">DATA1 <br  />
  <br /></td></tr>
<tr class="separator:a3057d6e827a2736b25f290662ef0b5be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae655c871512ef20b3b5d0f75b6344c2b" id="r_ae655c871512ef20b3b5d0f75b6344c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae655c871512ef20b3b5d0f75b6344c2b">SAM0_SDHC1_PIN_SDDAT2</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 20)</td></tr>
<tr class="memdesc:ae655c871512ef20b3b5d0f75b6344c2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DATA2 <br  />
  <br /></td></tr>
<tr class="separator:ae655c871512ef20b3b5d0f75b6344c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27c4630080f6c9f2655e52f1ee5be987" id="r_a27c4630080f6c9f2655e52f1ee5be987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27c4630080f6c9f2655e52f1ee5be987">SAM0_SDHC1_PIN_SDDAT3</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 21)</td></tr>
<tr class="memdesc:a27c4630080f6c9f2655e52f1ee5be987"><td class="mdescLeft">&#160;</td><td class="mdescRight">DATA3 <br  />
  <br /></td></tr>
<tr class="separator:a27c4630080f6c9f2655e52f1ee5be987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fa8de8dc511c24267085c0e58e685e4" id="r_a1fa8de8dc511c24267085c0e58e685e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1fa8de8dc511c24267085c0e58e685e4">SAM0_SDHC1_PIN_SDCK</a>&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 21)</td></tr>
<tr class="memdesc:a1fa8de8dc511c24267085c0e58e685e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock <br  />
  <br /></td></tr>
<tr class="separator:a1fa8de8dc511c24267085c0e58e685e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aac36bb3fba0b6fe05c82a339d9d23567" name="aac36bb3fba0b6fe05c82a339d9d23567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac36bb3fba0b6fe05c82a339d9d23567">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXNEG_PA02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXNEG_PA02&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN0. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00160">160</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="adb433dd2a6b8dd9c00c433d9e98ab9f2" name="adb433dd2a6b8dd9c00c433d9e98ab9f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb433dd2a6b8dd9c00c433d9e98ab9f2">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXNEG_PA03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXNEG_PA03&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN1. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00161">161</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="acfc0c00294d0ec6186258619c84a2be4" name="acfc0c00294d0ec6186258619c84a2be4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfc0c00294d0ec6186258619c84a2be4">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXNEG_PA04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXNEG_PA04&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN4. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00164">164</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a97d66007f6950975fd1325ad9b94a6c3" name="a97d66007f6950975fd1325ad9b94a6c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97d66007f6950975fd1325ad9b94a6c3">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXNEG_PA05</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXNEG_PA05&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN5. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00165">165</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a1150d7d97771086feeb8c3250bb37a95" name="a1150d7d97771086feeb8c3250bb37a95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1150d7d97771086feeb8c3250bb37a95">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXNEG_PA06</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXNEG_PA06&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN6. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00166">166</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="acc98f9ffeae713efb4d799360b465bc2" name="acc98f9ffeae713efb4d799360b465bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc98f9ffeae713efb4d799360b465bc2">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXNEG_PA07</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXNEG_PA07&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN7. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00167">167</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a003cb6e652b79e2d97a4a1b96aeca0ea" name="a003cb6e652b79e2d97a4a1b96aeca0ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a003cb6e652b79e2d97a4a1b96aeca0ea">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXNEG_PB08</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXNEG_PB08&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN2. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00162">162</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a9886ed7f4154017d5b9dfc32a87eaeef" name="a9886ed7f4154017d5b9dfc32a87eaeef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9886ed7f4154017d5b9dfc32a87eaeef">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXNEG_PB09</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXNEG_PB09&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN3. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00163">163</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ad90583a55b9b9ffad6ebb615ce5273cd" name="ad90583a55b9b9ffad6ebb615ce5273cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad90583a55b9b9ffad6ebb615ce5273cd">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXPOS_PA02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXPOS_PA02&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC pin aliases. </p>
<p>Alias for AIN0 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00126">126</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="abb507c578415ab78454b86306adfcd99" name="abb507c578415ab78454b86306adfcd99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb507c578415ab78454b86306adfcd99">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXPOS_PA03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXPOS_PA03&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN1. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00127">127</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a0915ee76e7f9b7534465716feff74311" name="a0915ee76e7f9b7534465716feff74311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0915ee76e7f9b7534465716feff74311">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXPOS_PA04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXPOS_PA04&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN4. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00130">130</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a6263caa8f073082440be9bf5feff137f" name="a6263caa8f073082440be9bf5feff137f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6263caa8f073082440be9bf5feff137f">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXPOS_PA05</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXPOS_PA05&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN5. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00131">131</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ac14334d6747f7d55e1a4032761f39c3a" name="ac14334d6747f7d55e1a4032761f39c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac14334d6747f7d55e1a4032761f39c3a">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXPOS_PA06</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXPOS_PA06&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN6. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00132">132</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a15e550792049b2efb300d6c5b7c395c7" name="a15e550792049b2efb300d6c5b7c395c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15e550792049b2efb300d6c5b7c395c7">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXPOS_PA07</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXPOS_PA07&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN7. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00133">133</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="af0abcbf09ca106677a1055c6dc258950" name="af0abcbf09ca106677a1055c6dc258950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0abcbf09ca106677a1055c6dc258950">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXPOS_PA08</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXPOS_PA08&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN8. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00134">134</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="af706f4b8a66e085eb9acfae2d2d47039" name="af706f4b8a66e085eb9acfae2d2d47039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af706f4b8a66e085eb9acfae2d2d47039">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXPOS_PA09</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXPOS_PA09&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN9. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00135">135</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a224a1d6ef183f79d4d36ba4ebe427941" name="a224a1d6ef183f79d4d36ba4ebe427941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a224a1d6ef183f79d4d36ba4ebe427941">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXPOS_PA10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXPOS_PA10&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN10. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00136">136</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a8c36abb64d34d92d2e455caf32a82bdb" name="a8c36abb64d34d92d2e455caf32a82bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c36abb64d34d92d2e455caf32a82bdb">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXPOS_PA11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXPOS_PA11&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN11. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00137">137</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a99de7257271e9a62162810251a2a5fb5" name="a99de7257271e9a62162810251a2a5fb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99de7257271e9a62162810251a2a5fb5">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXPOS_PB00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXPOS_PB00&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN12. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00138">138</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a68eb0fed5b5be0ab2ff263cbd6c21fcb" name="a68eb0fed5b5be0ab2ff263cbd6c21fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68eb0fed5b5be0ab2ff263cbd6c21fcb">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXPOS_PB01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXPOS_PB01&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN13. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00139">139</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a1b09dd2de2ef9ca84def7756513907ad" name="a1b09dd2de2ef9ca84def7756513907ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b09dd2de2ef9ca84def7756513907ad">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXPOS_PB02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXPOS_PB02&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN14. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00140">140</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a7bf6ae46d3dc0613c56e8b26281fa000" name="a7bf6ae46d3dc0613c56e8b26281fa000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bf6ae46d3dc0613c56e8b26281fa000">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXPOS_PB03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXPOS_PB03&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN15. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00141">141</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a7e54800e6046127c830f44f8dda11f25" name="a7e54800e6046127c830f44f8dda11f25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e54800e6046127c830f44f8dda11f25">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXPOS_PB08</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXPOS_PB08&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN2. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00128">128</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="abe5ac3a27360fc06c181cdf3035f08ad" name="abe5ac3a27360fc06c181cdf3035f08ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe5ac3a27360fc06c181cdf3035f08ad">&#9670;&#160;</a></span>ADC0_INPUTCTRL_MUXPOS_PB09</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_INPUTCTRL_MUXPOS_PB09&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN3. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00129">129</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a2aea4d4a92817a18710f200dedb69b77" name="a2aea4d4a92817a18710f200dedb69b77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aea4d4a92817a18710f200dedb69b77">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXNEG_PA08</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXNEG_PA08&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN2. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00171">171</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a663437809e919f5440a958c1b82b8880" name="a663437809e919f5440a958c1b82b8880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a663437809e919f5440a958c1b82b8880">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXNEG_PA09</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXNEG_PA09&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN3. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00172">172</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ab053525ed2a716b5306d210da724b0e2" name="ab053525ed2a716b5306d210da724b0e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab053525ed2a716b5306d210da724b0e2">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXNEG_PB04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXNEG_PB04&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN6. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00175">175</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a2402005366e82004987034a09ccda21a" name="a2402005366e82004987034a09ccda21a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2402005366e82004987034a09ccda21a">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXNEG_PB05</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXNEG_PB05&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN7. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00176">176</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a5756d986ceea6ab3e2df6ecfb434be23" name="a5756d986ceea6ab3e2df6ecfb434be23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5756d986ceea6ab3e2df6ecfb434be23">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXNEG_PB08</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXNEG_PB08&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN0. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00169">169</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="afdd1cee35d309483d0652bfb603e1fba" name="afdd1cee35d309483d0652bfb603e1fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdd1cee35d309483d0652bfb603e1fba">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXNEG_PB09</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXNEG_PB09&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN1. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00170">170</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="aa38249c0a8b069ca9beb12f7e3cfbb4a" name="aa38249c0a8b069ca9beb12f7e3cfbb4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa38249c0a8b069ca9beb12f7e3cfbb4a">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXNEG_PC02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXNEG_PC02&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN4. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00173">173</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ad5f3a1292d1b45c3f379a195d0c02373" name="ad5f3a1292d1b45c3f379a195d0c02373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5f3a1292d1b45c3f379a195d0c02373">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXNEG_PC03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXNEG_PC03&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN5. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00174">174</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a95a36f94d7c435cdf98d861d4cc02a55" name="a95a36f94d7c435cdf98d861d4cc02a55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95a36f94d7c435cdf98d861d4cc02a55">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXPOS_PA08</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXPOS_PA08&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN2. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00145">145</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="aa65e0abbd20718fa4cf0814e97ffa0e0" name="aa65e0abbd20718fa4cf0814e97ffa0e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa65e0abbd20718fa4cf0814e97ffa0e0">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXPOS_PA09</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXPOS_PA09&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN3. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00146">146</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a5d1c2a2b1e01500e6fafe4a422b02ccb" name="a5d1c2a2b1e01500e6fafe4a422b02ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d1c2a2b1e01500e6fafe4a422b02ccb">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXPOS_PB04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXPOS_PB04&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN6. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00149">149</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a4e358fee17d5cb19f0ff721320ee7de7" name="a4e358fee17d5cb19f0ff721320ee7de7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e358fee17d5cb19f0ff721320ee7de7">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXPOS_PB05</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXPOS_PB05&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN7. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00150">150</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="aef7383183b2366b10098605ae4ac0f56" name="aef7383183b2366b10098605ae4ac0f56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef7383183b2366b10098605ae4ac0f56">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXPOS_PB06</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXPOS_PB06&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN8. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00151">151</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="aa5f4dabb8c0dc4904b03195b49b0f84b" name="aa5f4dabb8c0dc4904b03195b49b0f84b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5f4dabb8c0dc4904b03195b49b0f84b">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXPOS_PB07</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXPOS_PB07&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN9. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00152">152</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a0c86255fa98cb85faa45b69474d51468" name="a0c86255fa98cb85faa45b69474d51468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c86255fa98cb85faa45b69474d51468">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXPOS_PB08</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXPOS_PB08&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN0. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00143">143</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a019c5541be9e1bd22e32fc63d6e4b0ff" name="a019c5541be9e1bd22e32fc63d6e4b0ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a019c5541be9e1bd22e32fc63d6e4b0ff">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXPOS_PB09</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXPOS_PB09&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN1. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00144">144</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a5dc8facf481c3374313daf07b26b7ba3" name="a5dc8facf481c3374313daf07b26b7ba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dc8facf481c3374313daf07b26b7ba3">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXPOS_PC00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXPOS_PC00&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN10. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00153">153</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a7534bf27dd94bc0587f86405b5100cdd" name="a7534bf27dd94bc0587f86405b5100cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7534bf27dd94bc0587f86405b5100cdd">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXPOS_PC01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXPOS_PC01&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN11. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00154">154</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a1c39fa0bdc5be2c98ec35525fa215d5a" name="a1c39fa0bdc5be2c98ec35525fa215d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c39fa0bdc5be2c98ec35525fa215d5a">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXPOS_PC02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXPOS_PC02&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN4. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00147">147</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a02504659122ab686ee8f1ff5b065b50c" name="a02504659122ab686ee8f1ff5b065b50c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02504659122ab686ee8f1ff5b065b50c">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXPOS_PC03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXPOS_PC03&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN5. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00148">148</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ae7dd0fd5e7639cc17500333cbbdab5d5" name="ae7dd0fd5e7639cc17500333cbbdab5d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7dd0fd5e7639cc17500333cbbdab5d5">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXPOS_PC30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXPOS_PC30&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN12. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00155">155</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a118dfcf2e22a399aff1d01522623b4a3" name="a118dfcf2e22a399aff1d01522623b4a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a118dfcf2e22a399aff1d01522623b4a3">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXPOS_PC31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXPOS_PC31&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN13. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00156">156</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a613da1d688656187e673e4768ae07398" name="a613da1d688656187e673e4768ae07398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a613da1d688656187e673e4768ae07398">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXPOS_PD00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXPOS_PD00&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN14. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00157">157</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ab56d9aa42d1cd44201ff2f583cca1eef" name="ab56d9aa42d1cd44201ff2f583cca1eef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab56d9aa42d1cd44201ff2f583cca1eef">&#9670;&#160;</a></span>ADC1_INPUTCTRL_MUXPOS_PD01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_INPUTCTRL_MUXPOS_PD01&#160;&#160;&#160;ADC_INPUTCTRL_MUXPOS_AIN15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for AIN15. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00158">158</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a2d6ae6694d0a51952fb26d994de93d12" name="a2d6ae6694d0a51952fb26d994de93d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d6ae6694d0a51952fb26d994de93d12">&#9670;&#160;</a></span>DAC_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_NUMOF&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The MCU has two DAC outputs. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00187">187</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a59201a381b7ecbc7a856d1d88724878e" name="a59201a381b7ecbc7a856d1d88724878e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59201a381b7ecbc7a856d1d88724878e">&#9670;&#160;</a></span>DAC_RES_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_RES_BITS&#160;&#160;&#160;(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The MCU has a 12 bit DAC. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00182">182</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a3d1931627629f3c43bd898da0be6075b" name="a3d1931627629f3c43bd898da0be6075b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d1931627629f3c43bd898da0be6075b">&#9670;&#160;</a></span>PM_NUM_MODES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PM_NUM_MODES&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Backup, Hibernate, Standby, Idle. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00057">57</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a599739d7c50c77442f6c0fc8f50488d1" name="a599739d7c50c77442f6c0fc8f50488d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a599739d7c50c77442f6c0fc8f50488d1">&#9670;&#160;</a></span>RTT_CLOCK_FREQUENCY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_CLOCK_FREQUENCY&#160;&#160;&#160;(32768U)                      /* in Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00194">194</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a062fc1b3bb06996dd08f8c5ab52912f1" name="a062fc1b3bb06996dd08f8c5ab52912f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a062fc1b3bb06996dd08f8c5ab52912f1">&#9670;&#160;</a></span>RTT_MAX_FREQUENCY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_MAX_FREQUENCY&#160;&#160;&#160;(RTT_CLOCK_FREQUENCY)         /* in Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00196">196</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a57f384110fe2e8f4b3c4b9ba246517c6" name="a57f384110fe2e8f4b3c4b9ba246517c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57f384110fe2e8f4b3c4b9ba246517c6">&#9670;&#160;</a></span>RTT_MAX_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_MAX_VALUE&#160;&#160;&#160;(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00193">193</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a639ca831f0c64ac1e563dc2b8946d1b8" name="a639ca831f0c64ac1e563dc2b8946d1b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a639ca831f0c64ac1e563dc2b8946d1b8">&#9670;&#160;</a></span>RTT_MIN_FREQUENCY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_MIN_FREQUENCY&#160;&#160;&#160;(RTT_CLOCK_FREQUENCY / 1024U) /* in Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00195">195</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a3d52dd0144d38c033aa29d57351a0d0a" name="a3d52dd0144d38c033aa29d57351a0d0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d52dd0144d38c033aa29d57351a0d0a">&#9670;&#160;</a></span>SAM0_DFLL_FREQ_HZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_DFLL_FREQ_HZ&#160;&#160;&#160;<a class="el" href="units_8h.html#ab7b18750ddf0850461f926ae151ca7fa">MHZ</a>(48)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DFLL runs at at fixed frequency of 48 MHz. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00036">36</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a8c7545ee86bdfc88cca140ae2dc65dd6" name="a8c7545ee86bdfc88cca140ae2dc65dd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c7545ee86bdfc88cca140ae2dc65dd6">&#9670;&#160;</a></span>SAM0_DPLL_FREQ_MAX_HZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_DPLL_FREQ_MAX_HZ&#160;&#160;&#160;<a class="el" href="units_8h.html#ab7b18750ddf0850461f926ae151ca7fa">MHZ</a>(200)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DPLL frequency must not exceed 200 MHz. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00051">51</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="aec3ed7e3039ce8fb8f2de6e3d2c177ef" name="aec3ed7e3039ce8fb8f2de6e3d2c177ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec3ed7e3039ce8fb8f2de6e3d2c177ef">&#9670;&#160;</a></span>SAM0_DPLL_FREQ_MIN_HZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_DPLL_FREQ_MIN_HZ&#160;&#160;&#160;<a class="el" href="units_8h.html#ab7b18750ddf0850461f926ae151ca7fa">MHZ</a>(96)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DPLL must run with at least 96 MHz. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00046">46</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="af9c3f8f79513bcac77dd122f1fdfeab1" name="af9c3f8f79513bcac77dd122f1fdfeab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9c3f8f79513bcac77dd122f1fdfeab1">&#9670;&#160;</a></span>SAM0_GCLK_100MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_GCLK_100MHZ&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>100MHz FDPLL clock <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00085">85</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ac9d06a6f20a03f665893bda3f2da72dc" name="ac9d06a6f20a03f665893bda3f2da72dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9d06a6f20a03f665893bda3f2da72dc">&#9670;&#160;</a></span>SAM0_GCLK_32KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_GCLK_32KHZ&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>32 kHz clock <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00076">76</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a4ae6fb73122b20f3f54cbf69e5974d7d" name="a4ae6fb73122b20f3f54cbf69e5974d7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ae6fb73122b20f3f54cbf69e5974d7d">&#9670;&#160;</a></span>SAM0_GCLK_48MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_GCLK_48MHZ&#160;&#160;&#160;<a class="el" href="#add2e122edd6baa44d31f4911626301aa">SAM0_GCLK_PERIPH</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00094">94</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a00680b894a5a8b3129593d8f435250ac" name="a00680b894a5a8b3129593d8f435250ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00680b894a5a8b3129593d8f435250ac">&#9670;&#160;</a></span>SAM0_GCLK_8MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_GCLK_8MHZ&#160;&#160;&#160;<a class="el" href="#ac220b5823064f21058b248b383787ed6">SAM0_GCLK_TIMER</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00093">93</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a086ca6a9c92fc2673def07c2cb6b65c7" name="a086ca6a9c92fc2673def07c2cb6b65c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a086ca6a9c92fc2673def07c2cb6b65c7">&#9670;&#160;</a></span>SAM0_GCLK_MAIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_GCLK_MAIN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>120 MHz main clock <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00074">74</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="add2e122edd6baa44d31f4911626301aa" name="add2e122edd6baa44d31f4911626301aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add2e122edd6baa44d31f4911626301aa">&#9670;&#160;</a></span>SAM0_GCLK_PERIPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_GCLK_PERIPH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>12-48 MHz (DFLL) clock <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00082">82</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ac220b5823064f21058b248b383787ed6" name="ac220b5823064f21058b248b383787ed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac220b5823064f21058b248b383787ed6">&#9670;&#160;</a></span>SAM0_GCLK_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_GCLK_TIMER&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>4-8 MHz clock for xTimer </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00079">79</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="aa72515543db0f8274ce6107ebc356c03" name="aa72515543db0f8274ce6107ebc356c03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa72515543db0f8274ce6107ebc356c03">&#9670;&#160;</a></span>SAM0_QSPI_MUX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_QSPI_MUX&#160;&#160;&#160;<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a3bc25dbd31de692bc46ea6fe674656be">GPIO_MUX_H</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPI mux <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00275">275</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a4adb9b790efa144a5e4898beb61a5c62" name="a4adb9b790efa144a5e4898beb61a5c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4adb9b790efa144a5e4898beb61a5c62">&#9670;&#160;</a></span>SAM0_QSPI_PIN_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_QSPI_PIN_CLK&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00269">269</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a018ad968720754c43f6ca1b1e8a2be17" name="a018ad968720754c43f6ca1b1e8a2be17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a018ad968720754c43f6ca1b1e8a2be17">&#9670;&#160;</a></span>SAM0_QSPI_PIN_CS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_QSPI_PIN_CS&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Chip Select <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00270">270</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a6f2e462484a8c9e72dca1064c3a3f866" name="a6f2e462484a8c9e72dca1064c3a3f866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f2e462484a8c9e72dca1064c3a3f866">&#9670;&#160;</a></span>SAM0_QSPI_PIN_DATA_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_QSPI_PIN_DATA_0&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>,  8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>D0 / MOSI <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00271">271</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a7a610edba7ee92ddcb11224040982f67" name="a7a610edba7ee92ddcb11224040982f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a610edba7ee92ddcb11224040982f67">&#9670;&#160;</a></span>SAM0_QSPI_PIN_DATA_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_QSPI_PIN_DATA_1&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>,  9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>D1 / MISO <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00272">272</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a3e5993f0be3d0ff5e774f627194464de" name="a3e5993f0be3d0ff5e774f627194464de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e5993f0be3d0ff5e774f627194464de">&#9670;&#160;</a></span>SAM0_QSPI_PIN_DATA_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_QSPI_PIN_DATA_2&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>D2 / WP <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00273">273</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a599d40a755990885fdae6982f7fd0a02" name="a599d40a755990885fdae6982f7fd0a02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a599d40a755990885fdae6982f7fd0a02">&#9670;&#160;</a></span>SAM0_QSPI_PIN_DATA_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_QSPI_PIN_DATA_3&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>D3 / HOLD <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00274">274</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a935390bb4525d343b186e79495ba1d94" name="a935390bb4525d343b186e79495ba1d94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a935390bb4525d343b186e79495ba1d94">&#9670;&#160;</a></span>SAM0_SDHC0_PIN_SDCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_SDHC0_PIN_SDCK&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00289">289</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="aac8dc8a1748496e75be8afdc8e04e660" name="aac8dc8a1748496e75be8afdc8e04e660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac8dc8a1748496e75be8afdc8e04e660">&#9670;&#160;</a></span>SAM0_SDHC0_PIN_SDCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_SDHC0_PIN_SDCMD&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>,  8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Command <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00284">284</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a780f5e748b8df8ccc1c48e7d95ef308d" name="a780f5e748b8df8ccc1c48e7d95ef308d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a780f5e748b8df8ccc1c48e7d95ef308d">&#9670;&#160;</a></span>SAM0_SDHC0_PIN_SDDAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_SDHC0_PIN_SDDAT0&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>,  9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DATA0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00285">285</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a1c68b074424d221ead88f5629a3e18c7" name="a1c68b074424d221ead88f5629a3e18c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c68b074424d221ead88f5629a3e18c7">&#9670;&#160;</a></span>SAM0_SDHC0_PIN_SDDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_SDHC0_PIN_SDDAT1&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DATA1 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00286">286</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a00a25e6b699130b4e5492895eb8f3d81" name="a00a25e6b699130b4e5492895eb8f3d81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00a25e6b699130b4e5492895eb8f3d81">&#9670;&#160;</a></span>SAM0_SDHC0_PIN_SDDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_SDHC0_PIN_SDDAT2&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DATA2 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00287">287</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a3244fadead542c22ccd96711901b6542" name="a3244fadead542c22ccd96711901b6542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3244fadead542c22ccd96711901b6542">&#9670;&#160;</a></span>SAM0_SDHC0_PIN_SDDAT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_SDHC0_PIN_SDDAT3&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DATA3 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00288">288</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a1fa8de8dc511c24267085c0e58e685e4" name="a1fa8de8dc511c24267085c0e58e685e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fa8de8dc511c24267085c0e58e685e4">&#9670;&#160;</a></span>SAM0_SDHC1_PIN_SDCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_SDHC1_PIN_SDCK&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00296">296</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a6d827696d806d0d7d57864a69f09db79" name="a6d827696d806d0d7d57864a69f09db79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d827696d806d0d7d57864a69f09db79">&#9670;&#160;</a></span>SAM0_SDHC1_PIN_SDCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_SDHC1_PIN_SDCMD&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Command <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00291">291</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a60f4ff106542b702ac99de620263b0cb" name="a60f4ff106542b702ac99de620263b0cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60f4ff106542b702ac99de620263b0cb">&#9670;&#160;</a></span>SAM0_SDHC1_PIN_SDDAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_SDHC1_PIN_SDDAT0&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DATA0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00292">292</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a3057d6e827a2736b25f290662ef0b5be" name="a3057d6e827a2736b25f290662ef0b5be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3057d6e827a2736b25f290662ef0b5be">&#9670;&#160;</a></span>SAM0_SDHC1_PIN_SDDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_SDHC1_PIN_SDDAT1&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DATA1 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00293">293</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ae655c871512ef20b3b5d0f75b6344c2b" name="ae655c871512ef20b3b5d0f75b6344c2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae655c871512ef20b3b5d0f75b6344c2b">&#9670;&#160;</a></span>SAM0_SDHC1_PIN_SDDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_SDHC1_PIN_SDDAT2&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DATA2 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00294">294</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a27c4630080f6c9f2655e52f1ee5be987" name="a27c4630080f6c9f2655e52f1ee5be987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27c4630080f6c9f2655e52f1ee5be987">&#9670;&#160;</a></span>SAM0_SDHC1_PIN_SDDAT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_SDHC1_PIN_SDDAT3&#160;&#160;&#160;<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DATA3 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00295">295</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a90b4694c4ab6430d4f2b0db0c6a58b58" name="a90b4694c4ab6430d4f2b0db0c6a58b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90b4694c4ab6430d4f2b0db0c6a58b58">&#9670;&#160;</a></span>SAM0_SDHC_MUX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_SDHC_MUX&#160;&#160;&#160;<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a4ebaca328b1bd59841bcb8e9d98fa042">GPIO_MUX_I</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDHC function <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00282">282</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a121c34ee69ce4a30751903b3da728672" name="a121c34ee69ce4a30751903b3da728672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a121c34ee69ce4a30751903b3da728672">&#9670;&#160;</a></span>SAM0_XOSC_FREQ_HZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAM0_XOSC_FREQ_HZ&#160;&#160;&#160;(XOSC0_FREQUENCY ? XOSC0_FREQUENCY : XOSC1_FREQUENCY)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>￼ * </p>
<p>XOSC is used to generate a fixed frequency of 48 MHz ￼ </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00041">41</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a292c9a0a5b03329a153ad28343ff2e09" name="a292c9a0a5b03329a153ad28343ff2e09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a292c9a0a5b03329a153ad28343ff2e09">&#9670;&#160;</a></span>SPI_HWCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_HWCS</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(UINT_MAX - 1)</div>
</div><!-- fragment -->
<p>Override SPI hardware chip select macro. </p>
<p>As of now, we do not support HW CS, so we always set it to a fixed value </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00102">102</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a098384b0034af0daa7c9c5c82b563567" name="a098384b0034af0daa7c9c5c82b563567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a098384b0034af0daa7c9c5c82b563567">&#9670;&#160;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power modes. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00062">62</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a9f4a21ec05a24d51982a473289e0738f" name="a9f4a21ec05a24d51982a473289e0738f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f4a21ec05a24d51982a473289e0738f">&#9670;&#160;</a></span>gclk_io_ids</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t gclk_io_ids[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    4, 5, 0, 1, 2, 3, 1, 0, 4, 5, 6, 7, 0, 1, 2, 3, 4, 5, 6, 7, 0, 1</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>GCLK IDs of pins that have peripheral function GCLK - This maps directly to gclk_io_pins. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00226">226</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ab86d38e9420ae5eba2b243c80b415748" name="ab86d38e9420ae5eba2b243c80b415748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab86d38e9420ae5eba2b243c80b415748">&#9670;&#160;</a></span>gclk_io_pins</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> gclk_io_pins[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 10), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 11), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 14),</div>
<div class="line">    <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 15), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 16), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 17),</div>
<div class="line">    <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 27), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 30), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 10),</div>
<div class="line">    <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 11), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 12), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 13),</div>
<div class="line">    <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 14), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 15), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 16),</div>
<div class="line">    <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 17), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 18), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 19),</div>
<div class="line">    <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 20), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 21), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 22),</div>
<div class="line"> </div>
<div class="line">}</div>
<div class="ttc" id="aatmega1284p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro.</div><div class="ttdef"><b>Definition</b> <a href="atmega1284p_2include_2periph__cpu_8h_source.html#l00046">periph_cpu.h:46</a></div></div>
<div class="ttc" id="asam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a></div><div class="ttdeci">@ PB</div><div class="ttdoc">port B</div><div class="ttdef"><b>Definition</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00100">periph_cpu_common.h:100</a></div></div>
<div class="ttc" id="asam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a></div><div class="ttdeci">@ PA</div><div class="ttdoc">port A</div><div class="ttdef"><b>Definition</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00099">periph_cpu_common.h:99</a></div></div>
</div><!-- fragment -->
<p>Pins that have peripheral function GCLK. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00211">211</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ab7f3a64e7ba279722cb70ecbb34731df" name="ab7f3a64e7ba279722cb70ecbb34731df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7f3a64e7ba279722cb70ecbb34731df">&#9670;&#160;</a></span>rtc_tamper_pins</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> rtc_tamper_pins[RTC_NUM_OF_TAMPERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 0), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 2), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 2),</div>
<div class="line">    <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 0), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 1)</div>
<div class="line">}</div>
<div class="ttc" id="asam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a></div><div class="ttdeci">@ PC</div><div class="ttdoc">port C</div><div class="ttdef"><b>Definition</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00101">periph_cpu_common.h:101</a></div></div>
</div><!-- fragment -->
<p>RTC input pins that can be used for tamper detection and wake from Deep Sleep. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00203">203</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a6c2dc25b440ee251d348a37961d67ede" name="a6c2dc25b440ee251d348a37961d67ede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c2dc25b440ee251d348a37961d67ede">&#9670;&#160;</a></span>sam0_adc_pins</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> sam0_adc_pins[2][16]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    {   </div>
<div class="line">        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 2), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 3), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 8),  <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 9),</div>
<div class="line">        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 4), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 5), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 6),  <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 7),</div>
<div class="line">        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 8), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 9), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 10), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 11),</div>
<div class="line">        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 0), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 1), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 2),  <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 3)</div>
<div class="line">    },</div>
<div class="line">    {   </div>
<div class="line">        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 8),  <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 9),  <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 8), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 9),</div>
<div class="line">        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 2),  <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 3),  <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 4), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 5),</div>
<div class="line">        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 6),  <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 7),  <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 0), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 1),</div>
<div class="line">        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 30), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 31), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe">PD</a>, 0), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe">PD</a>, 1)</div>
<div class="line">    }</div>
<div class="line">}</div>
<div class="ttc" id="asam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe">PD</a></div><div class="ttdeci">@ PD</div><div class="ttdoc">port D</div><div class="ttdef"><b>Definition</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00102">periph_cpu_common.h:102</a></div></div>
</div><!-- fragment -->
<p>Pins that can be used for ADC input. </p>

<p class="definition">Definition at line <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html#l00107">107</a> of file <a class="el" href="samd5x_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->

    </div>
  </body>
</html>
