#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun 18 00:14:45 2019
# Process ID: 19788
# Current directory: C:/Users/david/Desktop/Rasla_Davide_505828/VHDL_project_TwoShift/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19500 C:\Users\david\Desktop\Rasla_Davide_505828\VHDL_project_TwoShift\vivado\CodeGenerator2Shift.xpr
# Log file: C:/Users/david/Desktop/Rasla_Davide_505828/VHDL_project_TwoShift/vivado/vivado.log
# Journal file: C:/Users/david/Desktop/Rasla_Davide_505828/VHDL_project_TwoShift/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/david/Desktop/Rasla_Davide_505828/VHDL_project_TwoShift/vivado/CodeGenerator2Shift.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/david/Desktop/MyProject/Progetto con modifica da file/VHDL_project_TwoShift/CodeGenerator2Shift' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Dati/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 707.195 ; gain = 127.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun 18 00:17:37 2019] Launched synth_1...
Run output will be captured here: C:/Users/david/Desktop/Rasla_Davide_505828/VHDL_project_TwoShift/vivado/CodeGenerator2Shift.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun 18 00:18:52 2019] Launched impl_1...
Run output will be captured here: C:/Users/david/Desktop/Rasla_Davide_505828/VHDL_project_TwoShift/vivado/CodeGenerator2Shift.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/david/Desktop/Rasla_Davide_505828/VHDL_project_TwoShift/vivado/CodeGenerator2Shift.srcs/constrs_1/new/genCon.xdc]
CRITICAL WARNING: [Constraints 18-948] create_clock: can't define clock 'clk125' with period '2.271' which is less than or equal to the delta '4' between waveform edges (0,4) [C:/Users/david/Desktop/Rasla_Davide_505828/VHDL_project_TwoShift/vivado/CodeGenerator2Shift.srcs/constrs_1/new/genCon.xdc:1]
Finished Parsing XDC File [C:/Users/david/Desktop/Rasla_Davide_505828/VHDL_project_TwoShift/vivado/CodeGenerator2Shift.srcs/constrs_1/new/genCon.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1049.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1209.355 ; gain = 436.316
close_design
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1757.027 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1757.027 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1757.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1802.555 ; gain = 144.742
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Jun 18 00:22:37 2019] Launched synth_1...
Run output will be captured here: C:/Users/david/Desktop/Rasla_Davide_505828/VHDL_project_TwoShift/vivado/CodeGenerator2Shift.runs/synth_1/runme.log
close_design
launch_runs impl_1 -jobs 8
[Tue Jun 18 00:23:49 2019] Launched impl_1...
Run output will be captured here: C:/Users/david/Desktop/Rasla_Davide_505828/VHDL_project_TwoShift/vivado/CodeGenerator2Shift.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2034.281 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2034.281 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2034.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2034.281 ; gain = 0.000
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2127.727 ; gain = 0.000
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
[Tue Jun 18 00:27:24 2019] Launched synth_1...
Run output will be captured here: C:/Users/david/Desktop/Rasla_Davide_505828/VHDL_project_TwoShift/vivado/CodeGenerator2Shift.runs/synth_1/runme.log
[Tue Jun 18 00:27:24 2019] Launched impl_1...
Run output will be captured here: C:/Users/david/Desktop/Rasla_Davide_505828/VHDL_project_TwoShift/vivado/CodeGenerator2Shift.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2127.727 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2127.727 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2127.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2127.727 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2192.895 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 18 00:48:40 2019...
