0.6
2016.4
Jan 23 2017
19:37:30
D:/Computer Architecture/My-CPU/Final/Final.sim/sim_1/impl/timing/top_tb_time_impl.v,1497630182,verilog,,,,LLbit_reg;RAM32M_HD23;RAM32M_HD24;RAM32M_HD25;RAM32M_HD26;RAM32M_HD27;RAM32M_HD28;RAM32M_HD29;RAM32M_HD30;RAM32M_HD31;RAM32M_HD32;RAM32M_HD33;RAM32M_UNIQ_BASE_;cp0_reg;ctrl;data_ram;div;ex;ex_mem;glbl;hilo_reg;id;id_ex;if_id;mem;mem_wb;openmips;openmips_min_sopc;pc_reg;regfile;seg7x16;top,,,,,,,,
D:/Computer Architecture/My-CPU/Final/Final.srcs/sources_1/new/top_tb.v,1497601478,verilog,,,,top_tb,,,,,,,,
