
*** Running vivado
    with args -log unidad_de_control_main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source unidad_de_control_main.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source unidad_de_control_main.tcl -notrace
Command: synth_design -top unidad_de_control_main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12676 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 537.426 ; gain = 237.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'unidad_de_control_main' [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/unidad_de_control_main.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplexor' [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/multiplexor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplexor' (1#1) [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/multiplexor.v:23]
INFO: [Synth 8-6157] synthesizing module 'registro' [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/registro.v:23]
INFO: [Synth 8-6155] done synthesizing module 'registro' (2#1) [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/registro.v:23]
INFO: [Synth 8-6157] synthesizing module 'restador' [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/restador.v:23]
INFO: [Synth 8-6155] done synthesizing module 'restador' (3#1) [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/restador.v:23]
INFO: [Synth 8-6157] synthesizing module 'comparador2' [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/comparador2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'comparador2' (4#1) [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/comparador2.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/control.v:23]
	Parameter INICIO bound to: 3'b001 
	Parameter SUMA bound to: 3'b010 
	Parameter FIB bound to: 3'b011 
	Parameter FIN bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/control.v:47]
WARNING: [Synth 8-567] referenced signal 'oper' should be on the sensitivity list [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/control.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/control.v:70]
WARNING: [Synth 8-567] referenced signal 'oper' should be on the sensitivity list [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/control.v:69]
INFO: [Synth 8-6155] done synthesizing module 'control' (5#1) [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6157] synthesizing module 'registroa' [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/registroa.v:23]
INFO: [Synth 8-6155] done synthesizing module 'registroa' (6#1) [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/registroa.v:23]
INFO: [Synth 8-6157] synthesizing module 'sumador' [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/sumador.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sumador' (7#1) [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/sumador.v:23]
INFO: [Synth 8-6157] synthesizing module 'comparador1' [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/comparador1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'comparador1' (8#1) [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/comparador1.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2x1' [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/mux2x1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1' (9#1) [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/mux2x1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'unidad_de_control_main' (10#1) [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/unidad_de_control_main.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 610.352 ; gain = 310.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 610.352 ; gain = 310.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 610.352 ; gain = 310.328
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-802] inferred FSM for state register 'estado_actual_reg' in module 'control'
WARNING: [Synth 8-327] inferring latch for variable 'selM1_reg' [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/control.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_estado_siguiente_reg' [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/control.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_estado_siguiente_reg' [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/control.v:50]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  INICIO |                               00 |                              001
                    SUMA |                               01 |                              010
                     FIB |                               10 |                              011
                     FIN |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_actual_reg' using encoding 'sequential' in module 'control'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_estado_siguiente_reg' [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/control.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'selM2_reg' [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/control.v:79]
WARNING: [Synth 8-327] inferring latch for variable 'set3_reg' [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/control.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'set4_reg' [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/control.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'enR1_reg' [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/control.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'enR2_reg' [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/control.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'enR5_reg' [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/control.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'finish_reg' [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/control.v:86]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 610.352 ; gain = 310.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 5     
+---Registers : 
	               10 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module multiplexor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module registro 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module restador 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module comparador2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 9     
Module registroa 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sumador 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module mux2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U5/set4_reg )
WARNING: [Synth 8-3332] Sequential element (U5/FSM_sequential_estado_siguiente_reg[1]) is unused and will be removed from module unidad_de_control_main.
WARNING: [Synth 8-3332] Sequential element (U5/FSM_sequential_estado_siguiente_reg[0]) is unused and will be removed from module unidad_de_control_main.
WARNING: [Synth 8-3332] Sequential element (U5/set4_reg) is unused and will be removed from module unidad_de_control_main.
WARNING: [Synth 8-3332] Sequential element (U5/finish_reg) is unused and will be removed from module unidad_de_control_main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 755.391 ; gain = 455.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 761.008 ; gain = 460.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 761.008 ; gain = 460.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 761.012 ; gain = 460.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 761.012 ; gain = 460.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 761.012 ; gain = 460.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 761.012 ; gain = 460.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 761.012 ; gain = 460.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 761.012 ; gain = 460.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     2|
|4     |LUT2   |    47|
|5     |LUT3   |    22|
|6     |LUT4   |     4|
|7     |LUT5   |     8|
|8     |LUT6   |    16|
|9     |FDRE   |    51|
|10    |FDSE   |     1|
|11    |LD     |     6|
|12    |IBUF   |     6|
|13    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   187|
|2     |  U12    |registro    |    31|
|3     |  U13    |sumador     |     3|
|4     |  U2     |registro_0  |    26|
|5     |  U5     |control     |    19|
|6     |  U6     |registroa   |    40|
|7     |  U7     |registroa_1 |    10|
|8     |  U8     |sumador_2   |     4|
|9     |  U9     |registro_3  |    34|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 761.012 ; gain = 460.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 761.012 ; gain = 460.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 761.012 ; gain = 460.988
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 773.133 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 871.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 871.320 ; gain = 571.297
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 871.320 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/A_working/VHDL/basys3/unidad de control/unidad de control.runs/synth_1/unidad_de_control_main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file unidad_de_control_main_utilization_synth.rpt -pb unidad_de_control_main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 17 04:00:49 2020...
