<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="PRU_ICSS_IEP" id="PRU_ICSS_IEP">
  
  
  <register acronym="PRU_ICSS_IEP_TMR_GLB_CFG" description="GLOBAL CONFIGURE" id="PRU_ICSS_IEP_TMR_GLB_CFG" offset="0x0" page="2" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Defines the increment value when compensation is active" end="8" id="CMP_INC" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="7" description=" Defines the default increment value" end="4" id="DEFAULT_INC" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description=" " end="1" id="RESERVED_2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="0" description=" Counter enable" end="0" id="CNT_ENABLE" rwaccess="RW" width="1">
    <bitenum description="Enables the counter" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables the counter. The counter maintains the current count." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_TMR_GLB_STS" description="GLOBAL STATUS" id="PRU_ICSS_IEP_TMR_GLB_STS" offset="0x4" page="2" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Counter overflow status." end="0" id="CNT_OVF" rwaccess="RW" width="1">
    <bitenum description="Overflow occurred" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No overflow" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_TMR_COMPEN" description="COMPENSATION" id="PRU_ICSS_IEP_TMR_COMPEN" offset="0x8" page="2" width="32">
    
  <bitfield begin="31" description=" " end="24" id="RESERVED_1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description=" Compensation counter.  Read returns the current compen_cnt value.  0: Compensation is disabled and counter will increment by DEFAULT_INC.  Compensation is enabled until COMPEN_CNT decrements to 0.  The COMPEN_CNT value decrements on every iep_clk cycle.  When COMPEN_CNT is greater than 0, then count value increments by CMP_INC.  " end="0" id="COMPEN_CNT" rwaccess="RW" width="24"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_TMR_CNT" description="COUNTER" id="PRU_ICSS_IEP_TMR_CNT" offset="0xC" page="2" width="32">
    
  <bitfield begin="31" description=" 32-bit count value.  Increments by (DEFAULT_INC or CMP_INC) on every positive edge of iep_clk (200MHz)." end="0" id="COUNT" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_TMR_CMP_CFG" description="COMPARE CONFIGURE" id="PRU_ICSS_IEP_TMR_CMP_CFG" offset="0x40" page="2" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Compare registers enable, where CMP_EN[0] maps to CMP[0]." end="1" id="CMP_EN" rwaccess="RW" width="8">
    <bitenum description="Enable the reset of the counter if a CMP0 event occurs" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Counter reset enable." end="0" id="CMP0_RST_CNT_EN" rwaccess="RW" width="1">
    <bitenum description="Enables event" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables event" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_TMR_CMP_STS" description="COMPARE STATUS" id="PRU_ICSS_IEP_TMR_CMP_STS" offset="0x44" page="2" width="32">
    
  <bitfield begin="31" description=" " end="8" id="RESERVED_1" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description=" Status bit for each of the compare registers, where CMP_HIT[n] maps to CMP[n].  &quot;Match&quot; indicates the current counter is greater than or equal to the compare value.  Note it is the firmware's responsibility to handle the IEP overflow. " end="0" id="CMP_HIT" rwaccess="RW" width="8">
    <bitenum description="Match occurred. The associated hardware event signal will assert and remain high until the status is cleared." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Match has not occurred." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_TMR_CMP0" description="COMPARE0" id="PRU_ICSS_IEP_TMR_CMP0" offset="0x48" page="2" width="32">
    
  <bitfield begin="31" description=" Compare 0 value" end="0" id="CMP0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_TMR_CMP1" description="COMPARE1" id="PRU_ICSS_IEP_TMR_CMP1" offset="0x4C" page="2" width="32">
    
  <bitfield begin="31" description=" Compare 1 value" end="0" id="CMP1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_TMR_CMP2" description="COMPARE2" id="PRU_ICSS_IEP_TMR_CMP2" offset="0x50" page="2" width="32">
    
  <bitfield begin="31" description=" Compare 2 value" end="0" id="CMP2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_TMR_CMP3" description="COMPARE3" id="PRU_ICSS_IEP_TMR_CMP3" offset="0x54" page="2" width="32">
    
  <bitfield begin="31" description=" Compare 3 value" end="0" id="CMP3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_TMR_CMP4" description="COMPARE4" id="PRU_ICSS_IEP_TMR_CMP4" offset="0x58" page="2" width="32">
    
  <bitfield begin="31" description=" Compare 4 value" end="0" id="CMP4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_TMR_CMP5" description="COMPARE5" id="PRU_ICSS_IEP_TMR_CMP5" offset="0x5C" page="2" width="32">
    
  <bitfield begin="31" description=" Compare 5 value" end="0" id="CMP5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_TMR_CMP6" description="COMPARE6" id="PRU_ICSS_IEP_TMR_CMP6" offset="0x60" page="2" width="32">
    
  <bitfield begin="31" description=" Compare 6 value" end="0" id="CMP6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_TMR_CMP7" description="COMPARE7" id="PRU_ICSS_IEP_TMR_CMP7" offset="0x64" page="2" width="32">
    
  <bitfield begin="31" description=" Compare 7 value" end="0" id="CMP7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_TMR_CMP8" description="COMPARE8" id="PRU_ICSS_IEP_TMR_CMP8" offset="0x88" page="2" width="32">
    
  <bitfield begin="31" description=" Compare 8 value" end="0" id="CMP8" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_TMR_CMP9" description="COMPARE9" id="PRU_ICSS_IEP_TMR_CMP9" offset="0x8C" page="2" width="32">
    
  <bitfield begin="31" description=" Compare 9 value" end="0" id="CMP9" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_TMR_CMP10" description="COMPARE10" id="PRU_ICSS_IEP_TMR_CMP10" offset="0x90" page="2" width="32">
    
  <bitfield begin="31" description=" Compare 10 value" end="0" id="CMP10" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_TMR_CMP11" description="COMPARE11" id="PRU_ICSS_IEP_TMR_CMP11" offset="0x94" page="2" width="32">
    
  <bitfield begin="31" description=" Compare 11 value" end="0" id="CMP11" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_TMR_CMP12" description="COMPARE12" id="PRU_ICSS_IEP_TMR_CMP12" offset="0x98" page="2" width="32">
    
  <bitfield begin="31" description=" Compare 12 value" end="0" id="CMP12" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_TMR_CMP13" description="COMPARE13" id="PRU_ICSS_IEP_TMR_CMP13" offset="0x9C" page="2" width="32">
    
  <bitfield begin="31" description=" Compare 13 value" end="0" id="CMP13" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_TMR_CMP14" description="COMPARE14" id="PRU_ICSS_IEP_TMR_CMP14" offset="0xA0" page="2" width="32">
    
  <bitfield begin="31" description=" Compare 14 value" end="0" id="CMP14" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_TMR_CMP15" description="COMPARE15" id="PRU_ICSS_IEP_TMR_CMP15" offset="0xA4" page="2" width="32">
    
  <bitfield begin="31" description=" Compare 15 value" end="0" id="CMP15" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_TMR_CNT_RST" description="COUNT RESET" id="PRU_ICSS_IEP_TMR_CNT_RST" offset="0xA8" page="2" width="32">
    
  <bitfield begin="31" description=" This enables SW to define the reset state of the Master counter when it gets reset due to the following 3 possible events (if enabled): CMP0 event  PWM0_SYNC_OUT event   PWM3_SYNC_OUT event  Note it should be in increments of the default_inc (default state is 5, or 0xA).  It should be in incremeants of the default_inc, default state is 5 For example, 0x0000_000A " end="0" id="RESET_VAL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_TMR_PWM" description="PWM" id="PRU_ICSS_IEP_TMR_PWM" offset="0xAC" page="2" width="32">
    
  <bitfield begin="31" description=" " end="4" id="RESERVED_1" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description=" Raw Status bit of pwm3_sync_out event." end="3" id="PWM3_HIT" rwaccess="RW" width="1">
    <bitenum description="Clear pwm0_sync_out event" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="pwm3_sync_out event occurred" id="en_1_0x1" token="en_1_0x1" value="0x1"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" Enable the reset of the counter by a pwm3_sync_out event." end="2" id="PWM3_RST_CNT_EN" rwaccess="RW" width="1">
    <bitenum description="Enable the reset of the counter if a pwm3_sync_out event occurs" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Raw Status bit of pwm0_sync_out event." end="1" id="PWM0_HIT" rwaccess="RW" width="1">
    <bitenum description="Clear pwm0_sync_out event" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="pwm0_sync_out event occurred" id="en_1_0x1" token="en_1_0x1" value="0x1"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Enable the reset of the counter by a pwm0_sync_out event." end="0" id="PWM0_RST_CNT_EN" rwaccess="RW" width="1">
    <bitenum description="Enable the reset of the counter if a pwm0_sync_out event occurs" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_DIGIO_CTRL" description="DIGITAL INPUT OUTPUT CONTROL" id="PRU_ICSS_IEP_DIGIO_CTRL" offset="0x300" page="2" width="32">
    
  <bitfield begin="31" description=" " end="5" id="RESERVED_1" rwaccess="R" width="27"></bitfield>
    
  <bitfield begin="4" description=" Enable pr1_edio_data_in [31:0] to be sampled by external pr1_edio_latch_in signal. " end="4" id="IN_MODE" rwaccess="RW" width="1">
    <bitenum description="Enable" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" " end="0" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_DIGIO_DATA_IN" description="DIGITAL DATA INPUT" id="PRU_ICSS_IEP_DIGIO_DATA_IN" offset="0x308" page="2" width="32">
    
  <bitfield begin="31" description=" Data input.  Sample time of digital inputs is controlled externally by using the pr1_edio_latch_in signal.  Must enable by setting DIGIO_CTRL[IN_MODE]." end="0" id="DATA_IN" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_DIGIO_DATA_IN_RAW" description="DIGITAL DATA INPUT DIRECT SAMPLE" id="PRU_ICSS_IEP_DIGIO_DATA_IN_RAW" offset="0x30C" page="2" width="32">
    
  <bitfield begin="31" description=" Raw data input.  Direct sample of pr1_edio_data_in[31:0]." end="0" id="DATA_IN_RAW" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_DIGIO_DATA_OUT" description="DIGITAL DATA OUTPUT" id="PRU_ICSS_IEP_DIGIO_DATA_OUT" offset="0x310" page="2" width="32">
    
  <bitfield begin="31" description=" Data output, pr1_edio_data_out[31:0]." end="0" id="DATA_OUT" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_DIGIO_DATA_OUT_EN" description="DIGITAL DATA OUT ENABLE" id="PRU_ICSS_IEP_DIGIO_DATA_OUT_EN" offset="0x314" page="2" width="32">
    
  <bitfield begin="31" description=" Enables tri-state control for pr1_edio_data_out[31:0]." end="0" id="DATA_OUT_EN" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PRU_ICSS_IEP_DIGIO_EXP" description="DIGIO EXPIRATION CONFIGURE" id="PRU_ICSS_IEP_DIGIO_EXP" offset="0x318" page="2" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" Enable software to control value of pr1_edio_data_out [31:0]. " end="1" id="OUTVALID_OVR_EN" rwaccess="RW" width="1">
    <bitenum description="Enable override" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable override" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Enable DIGIO_DATA_OUT to be driven out on pr1_edio_data_out.  Only valid if OUTVALID_OVR_EN = 1. " end="0" id="SW_DATA_OUT_UPDATE" rwaccess="RW" width="1">
    <bitenum description="Enable" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
</module>
