
*** Running vivado
    with args -log design_1_dis_floor_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_dis_floor_0_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_dis_floor_0_0.tcl -notrace
Command: synth_design -top design_1_dis_floor_0_0 -part xc7a35tcsg324-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2768 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 314.367 ; gain = 77.512
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_dis_floor_0_0' [e:/vivado project/kb/kb.srcs/sources_1/bd/design_1/ip/design_1_dis_floor_0_0/synth/design_1_dis_floor_0_0.vhd:67]
INFO: [Synth 8-3491] module 'dis_floor' declared at 'E:/vivado project/kb/kb.srcs/sources_1/new/dis_floor.vhd:35' bound to instance 'U0' of component 'dis_floor' [e:/vivado project/kb/kb.srcs/sources_1/bd/design_1/ip/design_1_dis_floor_0_0/synth/design_1_dis_floor_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'dis_floor' [E:/vivado project/kb/kb.srcs/sources_1/new/dis_floor.vhd:46]
WARNING: [Synth 8-614] signal 'c_floor_int' is read in the process but is not in the sensitivity list [E:/vivado project/kb/kb.srcs/sources_1/new/dis_floor.vhd:55]
WARNING: [Synth 8-614] signal 'c_floor' is read in the process but is not in the sensitivity list [E:/vivado project/kb/kb.srcs/sources_1/new/dis_floor.vhd:62]
WARNING: [Synth 8-614] signal 't_floor_int' is read in the process but is not in the sensitivity list [E:/vivado project/kb/kb.srcs/sources_1/new/dis_floor.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'dis_floor' (1#1) [E:/vivado project/kb/kb.srcs/sources_1/new/dis_floor.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'design_1_dis_floor_0_0' (2#1) [e:/vivado project/kb/kb.srcs/sources_1/bd/design_1/ip/design_1_dis_floor_0_0/synth/design_1_dis_floor_0_0.vhd:67]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 353.496 ; gain = 116.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 353.496 ; gain = 116.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 353.496 ; gain = 116.641
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 't_floor_int1_reg' [E:/vivado project/kb/kb.srcs/sources_1/new/dis_floor.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 't_floor_int2_reg' [E:/vivado project/kb/kb.srcs/sources_1/new/dis_floor.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 't_floor_int_reg' [E:/vivado project/kb/kb.srcs/sources_1/new/dis_floor.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 353.496 ; gain = 116.641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-3

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design design_1_dis_floor_0_0 has port floor_out0[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_dis_floor_0_0 has port floor_out0[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_dis_floor_0_0 has port floor_out2[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_dis_floor_0_0 has port floor_out2[2] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 489.895 ; gain = 253.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 489.895 ; gain = 253.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 489.895 ; gain = 253.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 489.895 ; gain = 253.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 489.895 ; gain = 253.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 489.895 ; gain = 253.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 489.895 ; gain = 253.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 489.895 ; gain = 253.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 489.895 ; gain = 253.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |LUT4 |     8|
|3     |LUT5 |     1|
|4     |LUT6 |     5|
|5     |LD   |    11|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |    27|
|2     |  U0     |dis_floor |    22|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 489.895 ; gain = 253.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 489.895 ; gain = 253.039
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 489.895 ; gain = 253.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  LD => LDCE: 11 instances

17 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 561.340 ; gain = 324.484
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'E:/vivado project/kb/kb.runs/design_1_dis_floor_0_0_synth_1/design_1_dis_floor_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1012.773 ; gain = 451.434
INFO: [Common 17-1381] The checkpoint 'E:/vivado project/kb/kb.runs/design_1_dis_floor_0_0_synth_1/design_1_dis_floor_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1012.773 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 22 16:14:51 2017...
