;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	MOV -7, <-20
	SUB @121, 103
	SUB @-121, -103
	ADD #270, <1
	ADD 212, 30
	ADD 212, 30
	DJN -1, @-20
	JMP -1, @-20
	JMP -1, @-20
	CMP #12, @10
	CMP #12, @10
	JMP -1, @-20
	SUB @121, 103
	DJN -1, @-20
	SUB <0, @2
	SUB -1, <20
	SUB @121, <103
	SUB #12, @200
	CMP 12, @10
	CMP @221, 103
	DJN 20, <12
	ADD @421, 100
	ADD @421, 100
	ADD @421, 100
	ADD #270, <1
	CMP <0, @2
	CMP <0, @2
	SUB @-127, 100
	CMP #12, @200
	SPL -100, -300
	JMN 0, <922
	JMN 0, <922
	SUB -207, <-120
	ADD #12, @200
	SPL 0, <922
	SUB @121, 103
	CMP <-60, @-2
	CMP <-60, @-2
	JMN -1, @20
	SUB #300, 90
	DJN -1, @-20
	CMP -207, <-120
	ADD @221, 103
	SUB <0, @2
	ADD 210, 30
	JMP -4, @-80
