-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Crypto_Crypto_Pipeline_WRITE_DATA_LOOP is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    DataRAM_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_ce0 : OUT STD_LOGIC;
    DataRAM_we0 : OUT STD_LOGIC;
    DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_1_ce0 : OUT STD_LOGIC;
    DataRAM_1_we0 : OUT STD_LOGIC;
    DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_2_ce0 : OUT STD_LOGIC;
    DataRAM_2_we0 : OUT STD_LOGIC;
    DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_3_ce0 : OUT STD_LOGIC;
    DataRAM_3_we0 : OUT STD_LOGIC;
    DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_4_ce0 : OUT STD_LOGIC;
    DataRAM_4_we0 : OUT STD_LOGIC;
    DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_5_ce0 : OUT STD_LOGIC;
    DataRAM_5_we0 : OUT STD_LOGIC;
    DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_6_ce0 : OUT STD_LOGIC;
    DataRAM_6_we0 : OUT STD_LOGIC;
    DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_7_ce0 : OUT STD_LOGIC;
    DataRAM_7_we0 : OUT STD_LOGIC;
    DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_8_ce0 : OUT STD_LOGIC;
    DataRAM_8_we0 : OUT STD_LOGIC;
    DataRAM_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_9_ce0 : OUT STD_LOGIC;
    DataRAM_9_we0 : OUT STD_LOGIC;
    DataRAM_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_10_ce0 : OUT STD_LOGIC;
    DataRAM_10_we0 : OUT STD_LOGIC;
    DataRAM_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_11_ce0 : OUT STD_LOGIC;
    DataRAM_11_we0 : OUT STD_LOGIC;
    DataRAM_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_12_ce0 : OUT STD_LOGIC;
    DataRAM_12_we0 : OUT STD_LOGIC;
    DataRAM_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_13_ce0 : OUT STD_LOGIC;
    DataRAM_13_we0 : OUT STD_LOGIC;
    DataRAM_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_14_ce0 : OUT STD_LOGIC;
    DataRAM_14_we0 : OUT STD_LOGIC;
    DataRAM_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_15_ce0 : OUT STD_LOGIC;
    DataRAM_15_we0 : OUT STD_LOGIC;
    DataRAM_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_16_ce0 : OUT STD_LOGIC;
    DataRAM_16_we0 : OUT STD_LOGIC;
    DataRAM_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_17_ce0 : OUT STD_LOGIC;
    DataRAM_17_we0 : OUT STD_LOGIC;
    DataRAM_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_18_ce0 : OUT STD_LOGIC;
    DataRAM_18_we0 : OUT STD_LOGIC;
    DataRAM_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_19_ce0 : OUT STD_LOGIC;
    DataRAM_19_we0 : OUT STD_LOGIC;
    DataRAM_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_20_ce0 : OUT STD_LOGIC;
    DataRAM_20_we0 : OUT STD_LOGIC;
    DataRAM_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_21_ce0 : OUT STD_LOGIC;
    DataRAM_21_we0 : OUT STD_LOGIC;
    DataRAM_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_22_ce0 : OUT STD_LOGIC;
    DataRAM_22_we0 : OUT STD_LOGIC;
    DataRAM_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_23_ce0 : OUT STD_LOGIC;
    DataRAM_23_we0 : OUT STD_LOGIC;
    DataRAM_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_24_ce0 : OUT STD_LOGIC;
    DataRAM_24_we0 : OUT STD_LOGIC;
    DataRAM_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_25_ce0 : OUT STD_LOGIC;
    DataRAM_25_we0 : OUT STD_LOGIC;
    DataRAM_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_26_ce0 : OUT STD_LOGIC;
    DataRAM_26_we0 : OUT STD_LOGIC;
    DataRAM_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_27_ce0 : OUT STD_LOGIC;
    DataRAM_27_we0 : OUT STD_LOGIC;
    DataRAM_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_28_ce0 : OUT STD_LOGIC;
    DataRAM_28_we0 : OUT STD_LOGIC;
    DataRAM_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_29_ce0 : OUT STD_LOGIC;
    DataRAM_29_we0 : OUT STD_LOGIC;
    DataRAM_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_30_ce0 : OUT STD_LOGIC;
    DataRAM_30_we0 : OUT STD_LOGIC;
    DataRAM_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_31_ce0 : OUT STD_LOGIC;
    DataRAM_31_we0 : OUT STD_LOGIC;
    DataRAM_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    DataIn_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    DataIn_ce0 : OUT STD_LOGIC;
    DataIn_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    RAMSel_cast : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of Crypto_Crypto_Pipeline_WRITE_DATA_LOOP is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln50_fu_593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal RAMSel_cast_read_reg_671 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal empty_fu_610_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_reg_679 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_reg_679_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_683 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln_reg_683_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal DataIn_load_reg_693 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_cast68_fu_605_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln50_fu_629_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_146 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln50_fu_599_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Crypto_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component Crypto_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln50_fu_593_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_146 <= add_ln50_fu_599_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_146 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                DataIn_load_reg_693 <= DataIn_q0;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                empty_reg_679_pp0_iter1_reg <= empty_reg_679;
                lshr_ln_reg_683_pp0_iter1_reg <= lshr_ln_reg_683;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln50_fu_593_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                empty_reg_679 <= empty_fu_610_p1;
                lshr_ln_reg_683 <= ap_sig_allocacmp_i_2(11 downto 4);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    DataIn_address0 <= i_cast68_fu_605_p1(12 - 1 downto 0);

    DataIn_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataIn_ce0 <= ap_const_logic_1;
        else 
            DataIn_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_10_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_10_ce0 <= ap_const_logic_1;
        else 
            DataRAM_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_10_d0 <= DataIn_load_reg_693;

    DataRAM_10_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_A) and (ap_const_lv1_0 = RAMSel_cast_read_reg_671) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_10_we0 <= ap_const_logic_1;
        else 
            DataRAM_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_11_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_11_ce0 <= ap_const_logic_1;
        else 
            DataRAM_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_11_d0 <= DataIn_load_reg_693;

    DataRAM_11_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_B) and (ap_const_lv1_0 = RAMSel_cast_read_reg_671) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_11_we0 <= ap_const_logic_1;
        else 
            DataRAM_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_12_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_12_ce0 <= ap_const_logic_1;
        else 
            DataRAM_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_12_d0 <= DataIn_load_reg_693;

    DataRAM_12_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_C) and (ap_const_lv1_0 = RAMSel_cast_read_reg_671) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_12_we0 <= ap_const_logic_1;
        else 
            DataRAM_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_13_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_13_ce0 <= ap_const_logic_1;
        else 
            DataRAM_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_13_d0 <= DataIn_load_reg_693;

    DataRAM_13_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_D) and (ap_const_lv1_0 = RAMSel_cast_read_reg_671) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_13_we0 <= ap_const_logic_1;
        else 
            DataRAM_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_14_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_14_ce0 <= ap_const_logic_1;
        else 
            DataRAM_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_14_d0 <= DataIn_load_reg_693;

    DataRAM_14_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_E) and (ap_const_lv1_0 = RAMSel_cast_read_reg_671) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_14_we0 <= ap_const_logic_1;
        else 
            DataRAM_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_15_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_15_ce0 <= ap_const_logic_1;
        else 
            DataRAM_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_15_d0 <= DataIn_load_reg_693;

    DataRAM_15_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_F) and (ap_const_lv1_0 = RAMSel_cast_read_reg_671) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_15_we0 <= ap_const_logic_1;
        else 
            DataRAM_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_16_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_16_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_16_ce0 <= ap_const_logic_1;
        else 
            DataRAM_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_16_d0 <= DataIn_load_reg_693;

    DataRAM_16_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_lv1_1 = RAMSel_cast_read_reg_671) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_16_we0 <= ap_const_logic_1;
        else 
            DataRAM_16_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_17_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_17_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_17_ce0 <= ap_const_logic_1;
        else 
            DataRAM_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_17_d0 <= DataIn_load_reg_693;

    DataRAM_17_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_lv1_1 = RAMSel_cast_read_reg_671) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_17_we0 <= ap_const_logic_1;
        else 
            DataRAM_17_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_18_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_18_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_18_ce0 <= ap_const_logic_1;
        else 
            DataRAM_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_18_d0 <= DataIn_load_reg_693;

    DataRAM_18_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_lv1_1 = RAMSel_cast_read_reg_671) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_18_we0 <= ap_const_logic_1;
        else 
            DataRAM_18_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_19_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_19_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_19_ce0 <= ap_const_logic_1;
        else 
            DataRAM_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_19_d0 <= DataIn_load_reg_693;

    DataRAM_19_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_lv1_1 = RAMSel_cast_read_reg_671) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_19_we0 <= ap_const_logic_1;
        else 
            DataRAM_19_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_1_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_1_ce0 <= ap_const_logic_1;
        else 
            DataRAM_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_1_d0 <= DataIn_load_reg_693;

    DataRAM_1_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_1) and (ap_const_lv1_0 = RAMSel_cast_read_reg_671) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_1_we0 <= ap_const_logic_1;
        else 
            DataRAM_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_20_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_20_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_20_ce0 <= ap_const_logic_1;
        else 
            DataRAM_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_20_d0 <= DataIn_load_reg_693;

    DataRAM_20_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_lv1_1 = RAMSel_cast_read_reg_671) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_20_we0 <= ap_const_logic_1;
        else 
            DataRAM_20_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_21_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_21_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_21_ce0 <= ap_const_logic_1;
        else 
            DataRAM_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_21_d0 <= DataIn_load_reg_693;

    DataRAM_21_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_lv1_1 = RAMSel_cast_read_reg_671) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_21_we0 <= ap_const_logic_1;
        else 
            DataRAM_21_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_22_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_22_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_22_ce0 <= ap_const_logic_1;
        else 
            DataRAM_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_22_d0 <= DataIn_load_reg_693;

    DataRAM_22_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_lv1_1 = RAMSel_cast_read_reg_671) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_22_we0 <= ap_const_logic_1;
        else 
            DataRAM_22_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_23_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_23_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_23_ce0 <= ap_const_logic_1;
        else 
            DataRAM_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_23_d0 <= DataIn_load_reg_693;

    DataRAM_23_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_lv1_1 = RAMSel_cast_read_reg_671) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_23_we0 <= ap_const_logic_1;
        else 
            DataRAM_23_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_24_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_24_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_24_ce0 <= ap_const_logic_1;
        else 
            DataRAM_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_24_d0 <= DataIn_load_reg_693;

    DataRAM_24_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_lv1_1 = RAMSel_cast_read_reg_671) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_24_we0 <= ap_const_logic_1;
        else 
            DataRAM_24_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_25_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_25_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_25_ce0 <= ap_const_logic_1;
        else 
            DataRAM_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_25_d0 <= DataIn_load_reg_693;

    DataRAM_25_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_lv1_1 = RAMSel_cast_read_reg_671) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_25_we0 <= ap_const_logic_1;
        else 
            DataRAM_25_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_26_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_26_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_26_ce0 <= ap_const_logic_1;
        else 
            DataRAM_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_26_d0 <= DataIn_load_reg_693;

    DataRAM_26_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_lv1_1 = RAMSel_cast_read_reg_671) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_26_we0 <= ap_const_logic_1;
        else 
            DataRAM_26_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_27_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_27_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_27_ce0 <= ap_const_logic_1;
        else 
            DataRAM_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_27_d0 <= DataIn_load_reg_693;

    DataRAM_27_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_lv1_1 = RAMSel_cast_read_reg_671) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_27_we0 <= ap_const_logic_1;
        else 
            DataRAM_27_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_28_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_28_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_28_ce0 <= ap_const_logic_1;
        else 
            DataRAM_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_28_d0 <= DataIn_load_reg_693;

    DataRAM_28_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_lv1_1 = RAMSel_cast_read_reg_671) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_28_we0 <= ap_const_logic_1;
        else 
            DataRAM_28_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_29_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_29_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_29_ce0 <= ap_const_logic_1;
        else 
            DataRAM_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_29_d0 <= DataIn_load_reg_693;

    DataRAM_29_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_lv1_1 = RAMSel_cast_read_reg_671) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_29_we0 <= ap_const_logic_1;
        else 
            DataRAM_29_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_2_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_2_ce0 <= ap_const_logic_1;
        else 
            DataRAM_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_2_d0 <= DataIn_load_reg_693;

    DataRAM_2_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_2) and (ap_const_lv1_0 = RAMSel_cast_read_reg_671) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_2_we0 <= ap_const_logic_1;
        else 
            DataRAM_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_30_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_30_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_30_ce0 <= ap_const_logic_1;
        else 
            DataRAM_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_30_d0 <= DataIn_load_reg_693;

    DataRAM_30_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_lv1_1 = RAMSel_cast_read_reg_671) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_30_we0 <= ap_const_logic_1;
        else 
            DataRAM_30_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_31_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_31_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_31_ce0 <= ap_const_logic_1;
        else 
            DataRAM_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_31_d0 <= DataIn_load_reg_693;

    DataRAM_31_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_lv1_1 = RAMSel_cast_read_reg_671) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_31_we0 <= ap_const_logic_1;
        else 
            DataRAM_31_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_3_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_3_ce0 <= ap_const_logic_1;
        else 
            DataRAM_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_3_d0 <= DataIn_load_reg_693;

    DataRAM_3_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_3) and (ap_const_lv1_0 = RAMSel_cast_read_reg_671) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_3_we0 <= ap_const_logic_1;
        else 
            DataRAM_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_4_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_4_ce0 <= ap_const_logic_1;
        else 
            DataRAM_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_4_d0 <= DataIn_load_reg_693;

    DataRAM_4_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_4) and (ap_const_lv1_0 = RAMSel_cast_read_reg_671) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_4_we0 <= ap_const_logic_1;
        else 
            DataRAM_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_5_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_5_ce0 <= ap_const_logic_1;
        else 
            DataRAM_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_5_d0 <= DataIn_load_reg_693;

    DataRAM_5_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_5) and (ap_const_lv1_0 = RAMSel_cast_read_reg_671) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_5_we0 <= ap_const_logic_1;
        else 
            DataRAM_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_6_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_6_ce0 <= ap_const_logic_1;
        else 
            DataRAM_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_6_d0 <= DataIn_load_reg_693;

    DataRAM_6_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_6) and (ap_const_lv1_0 = RAMSel_cast_read_reg_671) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_6_we0 <= ap_const_logic_1;
        else 
            DataRAM_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_7_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_7_ce0 <= ap_const_logic_1;
        else 
            DataRAM_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_7_d0 <= DataIn_load_reg_693;

    DataRAM_7_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_7) and (ap_const_lv1_0 = RAMSel_cast_read_reg_671) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_7_we0 <= ap_const_logic_1;
        else 
            DataRAM_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_8_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_8_ce0 <= ap_const_logic_1;
        else 
            DataRAM_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_8_d0 <= DataIn_load_reg_693;

    DataRAM_8_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_8) and (ap_const_lv1_0 = RAMSel_cast_read_reg_671) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_8_we0 <= ap_const_logic_1;
        else 
            DataRAM_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_9_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_9_ce0 <= ap_const_logic_1;
        else 
            DataRAM_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_9_d0 <= DataIn_load_reg_693;

    DataRAM_9_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_9) and (ap_const_lv1_0 = RAMSel_cast_read_reg_671) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_9_we0 <= ap_const_logic_1;
        else 
            DataRAM_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_address0 <= zext_ln50_fu_629_p1(8 - 1 downto 0);

    DataRAM_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_ce0 <= ap_const_logic_1;
        else 
            DataRAM_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_d0 <= DataIn_load_reg_693;

    DataRAM_we0_assign_proc : process(ap_enable_reg_pp0_iter2, RAMSel_cast_read_reg_671, ap_block_pp0_stage0_11001, empty_reg_679_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_reg_679_pp0_iter1_reg = ap_const_lv4_0) and (ap_const_lv1_0 = RAMSel_cast_read_reg_671) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            DataRAM_we0 <= ap_const_logic_1;
        else 
            DataRAM_we0 <= ap_const_logic_0;
        end if; 
    end process;

    RAMSel_cast_read_reg_671 <= RAMSel_cast;
    add_ln50_fu_599_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_2) + unsigned(ap_const_lv13_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln50_fu_593_p2)
    begin
        if (((icmp_ln50_fu_593_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_146, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_2 <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_i_2 <= i_fu_146;
        end if; 
    end process;

    empty_fu_610_p1 <= ap_sig_allocacmp_i_2(4 - 1 downto 0);
    i_cast68_fu_605_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_2),64));
    icmp_ln50_fu_593_p2 <= "1" when (ap_sig_allocacmp_i_2 = ap_const_lv13_1000) else "0";
    zext_ln50_fu_629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_683_pp0_iter1_reg),64));
end behav;
