	component NIOS2_Design is
		port (
			clk_clk                        : in    std_logic                     := 'X';             -- clk
			reset_reset_n                  : in    std_logic                     := 'X';             -- reset_n
			sdram_0_wire_addr              : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_0_wire_ba                : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_0_wire_cas_n             : out   std_logic;                                        -- cas_n
			sdram_0_wire_cke               : out   std_logic;                                        -- cke
			sdram_0_wire_cs_n              : out   std_logic;                                        -- cs_n
			sdram_0_wire_dq                : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_0_wire_dqm               : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_0_wire_ras_n             : out   std_logic;                                        -- ras_n
			sdram_0_wire_we_n              : out   std_logic;                                        -- we_n
			uart_0_external_connection_rxd : in    std_logic                     := 'X';             -- rxd
			uart_0_external_connection_txd : out   std_logic                                         -- txd
		);
	end component NIOS2_Design;

