Loading plugins phase: Elapsed time ==> 0s.150ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\Toast.cyprj -d CY8C5888LTI-LP097 -s C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.175ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.059ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Toast.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\Toast.cyprj -dcpsoc3 Toast.v -verilog
======================================================================

======================================================================
Compiling:  Toast.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\Toast.cyprj -dcpsoc3 Toast.v -verilog
======================================================================

======================================================================
Compiling:  Toast.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\Toast.cyprj -dcpsoc3 -verilog Toast.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Nov 03 18:15:43 2022


======================================================================
Compiling:  Toast.v
Program  :   vpp
Options  :    -yv2 -q10 Toast.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Nov 03 18:15:43 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Toast.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Toast.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\Toast.cyprj -dcpsoc3 -verilog Toast.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Nov 03 18:15:43 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\codegentemp\Toast.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\codegentemp\Toast.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Toast.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\Toast.cyprj -dcpsoc3 -verilog Toast.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Nov 03 18:15:45 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\codegentemp\Toast.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\codegentemp\Toast.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_MOTORS:PWMUDB:km_run\
	\PWM_MOTORS:PWMUDB:ctrl_enable\
	\PWM_MOTORS:PWMUDB:control_7\
	\PWM_MOTORS:PWMUDB:control_6\
	\PWM_MOTORS:PWMUDB:control_5\
	\PWM_MOTORS:PWMUDB:control_4\
	\PWM_MOTORS:PWMUDB:control_3\
	\PWM_MOTORS:PWMUDB:control_2\
	\PWM_MOTORS:PWMUDB:control_1\
	\PWM_MOTORS:PWMUDB:control_0\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode2_2\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode2_1\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode2_0\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode1_2\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode1_1\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode1_0\
	\PWM_MOTORS:PWMUDB:capt_rising\
	\PWM_MOTORS:PWMUDB:capt_falling\
	\PWM_MOTORS:PWMUDB:trig_rise\
	\PWM_MOTORS:PWMUDB:trig_fall\
	\PWM_MOTORS:PWMUDB:sc_kill\
	\PWM_MOTORS:PWMUDB:min_kill\
	\PWM_MOTORS:PWMUDB:km_tc\
	\PWM_MOTORS:PWMUDB:db_tc\
	\PWM_MOTORS:PWMUDB:dith_sel\
	\PWM_MOTORS:Net_101\
	\PWM_MOTORS:Net_96\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_31\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_30\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_29\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_28\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_27\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_26\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_25\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_24\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_23\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_22\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_21\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_20\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_19\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_18\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_17\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_16\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_15\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_14\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_13\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_12\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_11\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_10\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_9\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_8\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_7\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_6\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_5\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_4\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_3\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_2\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_1\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_0\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_10292
	Net_10286
	Net_10285
	\PWM_MOTORS:Net_113\
	\PWM_MOTORS:Net_107\
	\PWM_MOTORS:Net_114\
	Net_297
	Net_303
	Net_304
	Net_305
	Net_306
	Net_307
	Net_308
	Net_309
	Net_322
	Net_327
	\UART_RS485:BUART:reset_sr\
	Net_333
	\UART_RS485:BUART:rx_bitclk_pre16x\
	\UART_RS485:BUART:rx_count7_bit8_wire\
	Net_331
	\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_0\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:albi_1\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:agbi_1\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:lt_0\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:gt_0\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:lti_0\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:gti_0\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:albi_0\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:agbi_0\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:xeq\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:xlt\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:xlte\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:xgt\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:xgte\
	\UART_RS485:BUART:sRX:MODULE_3:lt\
	\UART_RS485:BUART:sRX:MODULE_3:eq\
	\UART_RS485:BUART:sRX:MODULE_3:gt\
	\UART_RS485:BUART:sRX:MODULE_3:gte\
	\UART_RS485:BUART:sRX:MODULE_3:lte\
	\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_0\
	Net_3874
	\SD:SPI0:BSPIM:mosi_after_ld\
	\SD:SPI0:BSPIM:so_send\
	\SD:SPI0:BSPIM:mosi_cpha_1\
	\SD:SPI0:BSPIM:pre_mosi\
	\SD:SPI0:BSPIM:dpcounter_zero\
	\SD:SPI0:BSPIM:control_7\
	\SD:SPI0:BSPIM:control_6\
	\SD:SPI0:BSPIM:control_5\
	\SD:SPI0:BSPIM:control_4\
	\SD:SPI0:BSPIM:control_3\
	\SD:SPI0:BSPIM:control_2\
	\SD:SPI0:BSPIM:control_1\
	\SD:SPI0:BSPIM:control_0\
	\SD:SPI0:Net_253\
	\SD:Net_2\
	\BLINK_05HZ:PWMUDB:km_run\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode2_2\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode2_1\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode2_0\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode1_2\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode1_1\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode1_0\
	\BLINK_05HZ:PWMUDB:capt_rising\
	\BLINK_05HZ:PWMUDB:capt_falling\
	\BLINK_05HZ:PWMUDB:trig_rise\
	\BLINK_05HZ:PWMUDB:trig_fall\
	\BLINK_05HZ:PWMUDB:sc_kill\
	\BLINK_05HZ:PWMUDB:min_kill\
	\BLINK_05HZ:PWMUDB:km_tc\
	\BLINK_05HZ:PWMUDB:db_tc\
	\BLINK_05HZ:PWMUDB:dith_sel\
	\BLINK_05HZ:PWMUDB:compare2\
	\BLINK_05HZ:Net_101\
	Net_8886
	Net_8887
	\BLINK_05HZ:PWMUDB:cmp2\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_31\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_30\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_29\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_28\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_27\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_26\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_25\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_24\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_23\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_22\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_21\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_20\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_19\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_18\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_17\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_16\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_15\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_14\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_13\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_12\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_11\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_10\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_9\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_8\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_7\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_6\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_5\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_4\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_3\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_2\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_1\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_0\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_31\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_30\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_29\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_28\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_27\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_26\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_25\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_24\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_31\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_30\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_29\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_28\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_27\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_26\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_25\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_24\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_23\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_22\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_21\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_20\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_19\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_18\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_17\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_16\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_15\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_14\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_13\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_12\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_11\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_10\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_9\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_8\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_7\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_6\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_5\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_4\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_3\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_2\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_1\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_0\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_31\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_30\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_29\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_28\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_27\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_26\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_25\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_24\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_23\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_22\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_21\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_20\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_19\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_18\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_17\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_16\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_15\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_14\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_13\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_12\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_11\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_10\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_9\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_8\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_7\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_6\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_5\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_4\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_3\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_2\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_8888
	Net_8885
	\BLINK_05HZ:Net_113\
	\BLINK_05HZ:Net_107\
	\BLINK_05HZ:Net_114\
	Net_7337
	Net_7338
	Net_7339
	Net_7340
	Net_7341
	Net_7342
	Net_7345
	Net_7346
	Net_7347
	Net_7348
	Net_7349
	Net_7350
	\BLINK_25HZ:PWMUDB:km_run\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode2_2\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode2_1\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode2_0\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode1_2\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode1_1\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode1_0\
	\BLINK_25HZ:PWMUDB:capt_rising\
	\BLINK_25HZ:PWMUDB:capt_falling\
	\BLINK_25HZ:PWMUDB:trig_rise\
	\BLINK_25HZ:PWMUDB:trig_fall\
	\BLINK_25HZ:PWMUDB:sc_kill\
	\BLINK_25HZ:PWMUDB:min_kill\
	\BLINK_25HZ:PWMUDB:km_tc\
	\BLINK_25HZ:PWMUDB:db_tc\
	\BLINK_25HZ:PWMUDB:dith_sel\
	\BLINK_25HZ:PWMUDB:compare2\
	\BLINK_25HZ:Net_101\
	Net_8896
	Net_8897
	\BLINK_25HZ:PWMUDB:cmp2\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_31\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_30\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_29\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_28\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_27\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_26\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_25\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_24\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_23\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_22\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_21\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_20\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_19\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_18\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_17\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_16\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_15\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_14\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_13\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_12\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_11\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_10\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_9\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_8\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_7\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_6\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_5\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_4\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_3\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_2\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_1\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_0\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_31\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_30\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_29\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_28\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_27\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_26\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_25\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_24\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_31\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_30\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_29\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_28\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_27\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_26\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_25\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_24\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_23\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_22\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_21\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_20\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_19\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_18\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_17\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_16\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_15\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_14\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_13\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_12\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_11\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_10\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_9\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_8\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_7\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_6\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_5\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_4\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_3\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_2\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_1\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_0\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_31\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_30\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_29\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_28\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_27\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_26\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_25\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_24\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_23\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_22\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_21\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_20\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_19\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_18\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_17\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_16\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_15\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_14\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_13\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_12\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_11\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_10\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_9\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_8\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_7\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_6\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_5\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_4\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_3\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_2\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_8898
	Net_8895
	\BLINK_25HZ:Net_113\
	\BLINK_25HZ:Net_107\
	\BLINK_25HZ:Net_114\
	Net_10370
	Net_10371
	Net_10372
	Net_10373
	Net_10374
	Net_10375
	Net_10376
	Net_8135
	Net_8136
	Net_8137
	Net_8139
	Net_8140
	Net_8141
	Net_8142
	\PWM_MOTORS_3:PWMUDB:km_run\
	\PWM_MOTORS_3:PWMUDB:ctrl_enable\
	\PWM_MOTORS_3:PWMUDB:control_7\
	\PWM_MOTORS_3:PWMUDB:control_6\
	\PWM_MOTORS_3:PWMUDB:control_5\
	\PWM_MOTORS_3:PWMUDB:control_4\
	\PWM_MOTORS_3:PWMUDB:control_3\
	\PWM_MOTORS_3:PWMUDB:control_2\
	\PWM_MOTORS_3:PWMUDB:control_1\
	\PWM_MOTORS_3:PWMUDB:control_0\
	\PWM_MOTORS_3:PWMUDB:ctrl_cmpmode2_2\
	\PWM_MOTORS_3:PWMUDB:ctrl_cmpmode2_1\
	\PWM_MOTORS_3:PWMUDB:ctrl_cmpmode2_0\
	\PWM_MOTORS_3:PWMUDB:ctrl_cmpmode1_2\
	\PWM_MOTORS_3:PWMUDB:ctrl_cmpmode1_1\
	\PWM_MOTORS_3:PWMUDB:ctrl_cmpmode1_0\
	\PWM_MOTORS_3:PWMUDB:capt_rising\
	\PWM_MOTORS_3:PWMUDB:capt_falling\
	\PWM_MOTORS_3:PWMUDB:trig_rise\
	\PWM_MOTORS_3:PWMUDB:trig_fall\
	\PWM_MOTORS_3:PWMUDB:sc_kill\
	\PWM_MOTORS_3:PWMUDB:min_kill\
	\PWM_MOTORS_3:PWMUDB:km_tc\
	\PWM_MOTORS_3:PWMUDB:db_tc\
	\PWM_MOTORS_3:PWMUDB:dith_sel\
	\PWM_MOTORS_3:Net_101\
	\PWM_MOTORS_3:Net_96\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_31\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_30\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_29\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_28\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_27\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_26\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_25\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_24\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_23\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_22\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_21\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_20\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_19\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_18\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_17\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_16\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_15\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_14\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_13\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_12\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_11\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_10\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_9\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_8\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_7\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_6\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_5\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_4\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_3\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_2\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_1\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:b_0\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_10424
	Net_10420
	Net_10425
	\PWM_MOTORS_3:Net_113\
	\PWM_MOTORS_3:Net_107\
	\PWM_MOTORS_3:Net_114\

    Synthesized names
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_2\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_31\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_30\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_29\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_28\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_27\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_26\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_25\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_24\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_23\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_22\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_21\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_20\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_19\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_18\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_17\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_16\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_15\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_14\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_13\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_12\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_11\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_10\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_9\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_8\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_7\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_6\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_5\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_4\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_3\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_2\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_31\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_30\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_29\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_28\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_27\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_26\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_25\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_24\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_23\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_22\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_21\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_20\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_19\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_18\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_17\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_16\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_15\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_14\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_13\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_12\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_11\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_10\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_9\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_8\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_7\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_6\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_5\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_4\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_3\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_2\

Deleted 631 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to Net_10437
Aliasing one to tmpOE__TOAST_1B_net_0
Aliasing tmpOE__FTDI_ENABLE_net_0 to tmpOE__TOAST_1B_net_0
Aliasing tmpOE__RS485_CTS_net_0 to tmpOE__TOAST_1B_net_0
Aliasing Net_9919 to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:hwCapture\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:trig_out\ to tmpOE__TOAST_1B_net_0
Aliasing \PWM_MOTORS:PWMUDB:runmode_enable\\S\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:ltch_kill_reg\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:ltch_kill_reg\\S\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:min_kill_reg\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:min_kill_reg\\S\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:final_kill\ to tmpOE__TOAST_1B_net_0
Aliasing \PWM_MOTORS:PWMUDB:dith_count_1\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:dith_count_1\\S\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:dith_count_0\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:dith_count_0\\S\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:cs_addr_0\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:pwm_temp\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_23\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_22\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_21\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_20\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_19\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_18\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_17\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_16\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_15\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_14\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_13\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_12\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_11\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_10\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_9\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_8\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_7\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_6\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_5\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_4\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_3\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_2\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__TOAST_1B_net_0
Aliasing tmpOE__TOAST_1A_net_0 to tmpOE__TOAST_1B_net_0
Aliasing \PACER_TIMER:Net_260\ to Net_10437
Aliasing Net_3249 to Net_10437
Aliasing \PACER_TIMER:Net_102\ to tmpOE__TOAST_1B_net_0
Aliasing \RESET_FF:clk\ to Net_10437
Aliasing \RESET_FF:rst\ to Net_10437
Aliasing \FF_STATUS:status_1\ to Net_10437
Aliasing \FF_STATUS:status_2\ to Net_10437
Aliasing \FF_STATUS:status_3\ to Net_10437
Aliasing \FF_STATUS:status_4\ to Net_10437
Aliasing \FF_STATUS:status_5\ to Net_10437
Aliasing \FF_STATUS:status_6\ to Net_10437
Aliasing \FF_STATUS:status_7\ to Net_10437
Aliasing \MY_TIMER:Net_260\ to Net_10437
Aliasing \MY_TIMER:Net_102\ to tmpOE__TOAST_1B_net_0
Aliasing Net_332 to Net_10437
Aliasing \UART_RS485:BUART:tx_hd_send_break\ to Net_10437
Aliasing \UART_RS485:BUART:HalfDuplexSend\ to Net_10437
Aliasing \UART_RS485:BUART:FinalParityType_1\ to Net_10437
Aliasing \UART_RS485:BUART:FinalParityType_0\ to Net_10437
Aliasing \UART_RS485:BUART:FinalAddrMode_2\ to Net_10437
Aliasing \UART_RS485:BUART:FinalAddrMode_1\ to Net_10437
Aliasing \UART_RS485:BUART:FinalAddrMode_0\ to Net_10437
Aliasing \UART_RS485:BUART:tx_ctrl_mark\ to Net_10437
Aliasing \UART_RS485:BUART:tx_status_6\ to Net_10437
Aliasing \UART_RS485:BUART:tx_status_5\ to Net_10437
Aliasing \UART_RS485:BUART:tx_status_4\ to Net_10437
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_6\ to Net_10437
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_5\ to Net_10437
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_4\ to Net_10437
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_6\ to Net_10437
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_5\ to Net_10437
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_4\ to Net_10437
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_3\ to Net_10437
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_2\ to tmpOE__TOAST_1B_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_1\ to Net_10437
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_0\ to tmpOE__TOAST_1B_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_0\ to tmpOE__TOAST_1B_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_6\ to Net_10437
Aliasing \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_5\ to Net_10437
Aliasing \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_4\ to Net_10437
Aliasing \UART_RS485:BUART:sRX:MODIN3_6\ to \UART_RS485:BUART:sRX:MODIN2_6\
Aliasing \UART_RS485:BUART:sRX:MODIN3_5\ to \UART_RS485:BUART:sRX:MODIN2_5\
Aliasing \UART_RS485:BUART:sRX:MODIN3_4\ to \UART_RS485:BUART:sRX:MODIN2_4\
Aliasing \UART_RS485:BUART:sRX:MODIN3_3\ to \UART_RS485:BUART:sRX:MODIN2_3\
Aliasing \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_6\ to Net_10437
Aliasing \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_5\ to Net_10437
Aliasing \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_4\ to Net_10437
Aliasing \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_3\ to Net_10437
Aliasing \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_2\ to Net_10437
Aliasing \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_1\ to Net_10437
Aliasing \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_0\ to tmpOE__TOAST_1B_net_0
Aliasing tmpOE__RS485_RX_net_0 to tmpOE__TOAST_1B_net_0
Aliasing tmpOE__RS485_TX_net_0 to tmpOE__TOAST_1B_net_0
Aliasing tmpOE__RS_485_EN_net_0 to tmpOE__TOAST_1B_net_0
Aliasing \CYCLES_TIMER:Net_260\ to Net_10437
Aliasing Net_3872 to Net_10437
Aliasing \CYCLES_TIMER:Net_102\ to tmpOE__TOAST_1B_net_0
Aliasing \SD:SPI0:BSPIM:pol_supprt\ to Net_10437
Aliasing \SD:SPI0:BSPIM:tx_status_3\ to \SD:SPI0:BSPIM:load_rx_data\
Aliasing \SD:SPI0:BSPIM:tx_status_6\ to Net_10437
Aliasing \SD:SPI0:BSPIM:tx_status_5\ to Net_10437
Aliasing \SD:SPI0:BSPIM:rx_status_3\ to Net_10437
Aliasing \SD:SPI0:BSPIM:rx_status_2\ to Net_10437
Aliasing \SD:SPI0:BSPIM:rx_status_1\ to Net_10437
Aliasing \SD:SPI0:BSPIM:rx_status_0\ to Net_10437
Aliasing \SD:SPI0:Net_274\ to Net_10437
Aliasing \SD:tmpOE__mosi0_net_0\ to tmpOE__TOAST_1B_net_0
Aliasing \SD:tmpOE__miso0_net_0\ to tmpOE__TOAST_1B_net_0
Aliasing \SD:tmpOE__sclk0_net_0\ to tmpOE__TOAST_1B_net_0
Aliasing \SD:tmpOE__SPI0_CS_net_0\ to tmpOE__TOAST_1B_net_0
Aliasing tmpOE__CS_RTC_net_0 to tmpOE__TOAST_1B_net_0
Aliasing tmpOE__CLK_RTC_net_0 to tmpOE__TOAST_1B_net_0
Aliasing tmpOE__MOSI_RTC_net_0 to tmpOE__TOAST_1B_net_0
Aliasing tmpOE__MISO_RTC_net_0 to tmpOE__TOAST_1B_net_0
Aliasing tmpOE__LED_RED_net_0 to tmpOE__TOAST_1B_net_0
Aliasing \BLINK_05HZ:PWMUDB:hwCapture\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:trig_out\ to tmpOE__TOAST_1B_net_0
Aliasing Net_7326 to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:runmode_enable\\S\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:ltch_kill_reg\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:ltch_kill_reg\\S\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:min_kill_reg\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:min_kill_reg\\S\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:final_kill\ to tmpOE__TOAST_1B_net_0
Aliasing \BLINK_05HZ:PWMUDB:dith_count_1\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:dith_count_1\\S\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:dith_count_0\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:dith_count_0\\S\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:cs_addr_0\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:pwm1_i\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:pwm2_i\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_23\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_22\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_21\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_20\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_19\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_18\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_17\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_16\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_15\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_14\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_13\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_12\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_11\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_10\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_9\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_8\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_7\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_6\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_5\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_4\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_3\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_2\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__TOAST_1B_net_0
Aliasing \LED_CTRL:clk\ to Net_10437
Aliasing \LED_CTRL:rst\ to Net_10437
Aliasing \BLINK_CTRL_EN:clk\ to Net_10437
Aliasing \BLINK_CTRL_EN:rst\ to Net_10437
Aliasing tmpOE__LED_GREEN_net_0 to tmpOE__TOAST_1B_net_0
Aliasing \BLINK_25HZ:PWMUDB:hwCapture\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:trig_out\ to tmpOE__TOAST_1B_net_0
Aliasing Net_7185 to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:runmode_enable\\S\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:ltch_kill_reg\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:ltch_kill_reg\\S\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:min_kill_reg\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:min_kill_reg\\S\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:final_kill\ to tmpOE__TOAST_1B_net_0
Aliasing \BLINK_25HZ:PWMUDB:dith_count_1\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:dith_count_1\\S\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:dith_count_0\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:dith_count_0\\S\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:cs_addr_0\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:pwm1_i\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:pwm2_i\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_23\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_22\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_21\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_20\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_19\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_18\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_17\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_16\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_15\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_14\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_13\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_12\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_11\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_10\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_9\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_8\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_7\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_6\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_5\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_4\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_3\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_2\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__TOAST_1B_net_0
Aliasing tmpOE__TOAST_2A_net_0 to tmpOE__TOAST_1B_net_0
Aliasing tmpOE__TOAST_2B_net_0 to tmpOE__TOAST_1B_net_0
Aliasing \MOTOR_ON_OFF_1:clk\ to Net_10437
Aliasing \MOTOR_ON_OFF_1:rst\ to Net_10437
Aliasing \MY_TIMER_REG:clk\ to Net_10437
Aliasing \MY_TIMER_REG:rst\ to Net_10437
Aliasing tmpOE__TOAST_3A_net_0 to tmpOE__TOAST_1B_net_0
Aliasing \PWM_MOTORS_3:PWMUDB:hwCapture\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:hwEnable\ to \PWM_MOTORS:PWMUDB:hwEnable\
Aliasing \PWM_MOTORS_3:PWMUDB:trig_out\ to tmpOE__TOAST_1B_net_0
Aliasing Net_10393 to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:runmode_enable\\S\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:ltch_kill_reg\\R\ to \PWM_MOTORS_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_3:PWMUDB:ltch_kill_reg\\S\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:min_kill_reg\\R\ to \PWM_MOTORS_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_3:PWMUDB:min_kill_reg\\S\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:final_kill\ to tmpOE__TOAST_1B_net_0
Aliasing \PWM_MOTORS_3:PWMUDB:dith_count_1\\R\ to \PWM_MOTORS_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_3:PWMUDB:dith_count_1\\S\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:dith_count_0\\R\ to \PWM_MOTORS_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_3:PWMUDB:dith_count_0\\S\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:cs_addr_0\ to \PWM_MOTORS_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS_3:PWMUDB:pwm_temp\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_23\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_22\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_21\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_20\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_19\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_18\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_17\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_16\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_15\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_14\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_13\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_12\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_11\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_10\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_9\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_8\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_7\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_6\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_5\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_4\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_3\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_2\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__TOAST_1B_net_0
Aliasing tmpOE__TOAST_3B_net_0 to tmpOE__TOAST_1B_net_0
Aliasing tmpOE__TOAST_4A_net_0 to tmpOE__TOAST_1B_net_0
Aliasing tmpOE__TOAST_4B_net_0 to tmpOE__TOAST_1B_net_0
Aliasing \PWM_MOTORS:PWMUDB:min_kill_reg\\D\ to tmpOE__TOAST_1B_net_0
Aliasing \PWM_MOTORS:PWMUDB:prevCapture\\D\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:trig_last\\D\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:ltch_kill_reg\\D\ to tmpOE__TOAST_1B_net_0
Aliasing \SD:SPI0:BSPIM:so_send_reg\\D\ to Net_10437
Aliasing \SD:SPI0:BSPIM:dpcounter_one_reg\\D\ to \SD:SPI0:BSPIM:load_rx_data\
Aliasing \BLINK_05HZ:PWMUDB:min_kill_reg\\D\ to tmpOE__TOAST_1B_net_0
Aliasing \BLINK_05HZ:PWMUDB:prevCapture\\D\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:trig_last\\D\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:ltch_kill_reg\\D\ to tmpOE__TOAST_1B_net_0
Aliasing \BLINK_25HZ:PWMUDB:min_kill_reg\\D\ to tmpOE__TOAST_1B_net_0
Aliasing \BLINK_25HZ:PWMUDB:prevCapture\\D\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:trig_last\\D\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:ltch_kill_reg\\D\ to tmpOE__TOAST_1B_net_0
Aliasing \PWM_MOTORS_3:PWMUDB:min_kill_reg\\D\ to tmpOE__TOAST_1B_net_0
Aliasing \PWM_MOTORS_3:PWMUDB:prevCapture\\D\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:trig_last\\D\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:ltch_kill_reg\\D\ to tmpOE__TOAST_1B_net_0
Removing Lhs of wire zero[6] = Net_10437[2]
Removing Lhs of wire one[7] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire tmpOE__FTDI_ENABLE_net_0[10] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire tmpOE__RS485_CTS_net_0[16] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire Net_9919[21] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:hwCapture\[46] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:hwEnable\[47] = Net_10289[48]
Removing Rhs of wire Net_10289[48] = \MOTOR_ON_OFF_1:control_out_0\[1636]
Removing Rhs of wire Net_10289[48] = \MOTOR_ON_OFF_1:control_0\[1659]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:trig_out\[52] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:runmode_enable\\R\[54] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:runmode_enable\\S\[55] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:final_enable\[56] = \PWM_MOTORS:PWMUDB:runmode_enable\[53]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:ltch_kill_reg\\R\[60] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:ltch_kill_reg\\S\[61] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:min_kill_reg\\R\[62] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:min_kill_reg\\S\[63] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:final_kill\[66] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_1\[70] = \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_1\[288]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_0\[72] = \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_0\[289]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_1\\R\[73] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_1\\S\[74] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_0\\R\[75] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_0\\S\[76] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:cs_addr_2\[78] = \PWM_MOTORS:PWMUDB:tc_i\[58]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:cs_addr_1\[79] = \PWM_MOTORS:PWMUDB:runmode_enable\[53]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:cs_addr_0\[80] = Net_10437[2]
Removing Rhs of wire Net_9969[125] = \PWM_MOTORS:PWMUDB:pwm1_i_reg\[118]
Removing Rhs of wire Net_10345[126] = \PWM_MOTORS:PWMUDB:pwm2_i_reg\[120]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm_temp\[127] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_23\[170] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_22\[171] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_21\[172] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_20\[173] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_19\[174] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_18\[175] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_17\[176] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_16\[177] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_15\[178] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_14\[179] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_13\[180] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_12\[181] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_11\[182] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_10\[183] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_9\[184] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_8\[185] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_7\[186] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_6\[187] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_5\[188] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_4\[189] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_3\[190] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_2\[191] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_1\[192] = \PWM_MOTORS:PWMUDB:MODIN1_1\[193]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODIN1_1\[193] = \PWM_MOTORS:PWMUDB:dith_count_1\[69]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_0\[194] = \PWM_MOTORS:PWMUDB:MODIN1_0\[195]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODIN1_0\[195] = \PWM_MOTORS:PWMUDB:dith_count_0\[71]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[327] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[328] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire tmpOE__TOAST_1A_net_0[337] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \PACER_TIMER:Net_260\[344] = Net_10437[2]
Removing Lhs of wire \PACER_TIMER:Net_266\[345] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire Net_3249[346] = Net_10437[2]
Removing Rhs of wire Net_3264[351] = \PACER_TIMER:Net_51\[347]
Removing Lhs of wire \PACER_TIMER:Net_102\[352] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire Net_3018[356] = cy_srff_1[354]
Removing Rhs of wire Net_3334[357] = \RESET_FF:control_out_0\[360]
Removing Rhs of wire Net_3334[357] = \RESET_FF:control_0\[383]
Removing Lhs of wire \RESET_FF:clk\[358] = Net_10437[2]
Removing Lhs of wire \RESET_FF:rst\[359] = Net_10437[2]
Removing Lhs of wire \FF_STATUS:status_0\[384] = cy_srff_1[354]
Removing Lhs of wire \FF_STATUS:status_1\[385] = Net_10437[2]
Removing Lhs of wire \FF_STATUS:status_2\[386] = Net_10437[2]
Removing Lhs of wire \FF_STATUS:status_3\[387] = Net_10437[2]
Removing Lhs of wire \FF_STATUS:status_4\[388] = Net_10437[2]
Removing Lhs of wire \FF_STATUS:status_5\[389] = Net_10437[2]
Removing Lhs of wire \FF_STATUS:status_6\[390] = Net_10437[2]
Removing Lhs of wire \FF_STATUS:status_7\[391] = Net_10437[2]
Removing Lhs of wire \MY_TIMER:Net_260\[395] = Net_10437[2]
Removing Lhs of wire \MY_TIMER:Net_266\[396] = tmpOE__TOAST_1B_net_0[1]
Removing Rhs of wire Net_4386[397] = \MY_TIMER_REG:control_out_0\[1662]
Removing Rhs of wire Net_4386[397] = \MY_TIMER_REG:control_0\[1685]
Removing Lhs of wire \MY_TIMER:Net_102\[403] = tmpOE__TOAST_1B_net_0[1]
Removing Rhs of wire Net_6117[407] = \UART_RS485:BUART:rx_interrupt_out\[428]
Removing Lhs of wire \UART_RS485:Net_61\[408] = Net_124[409]
Removing Lhs of wire Net_332[413] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:tx_hd_send_break\[414] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:HalfDuplexSend\[415] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:FinalParityType_1\[416] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:FinalParityType_0\[417] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_2\[418] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_1\[419] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_0\[420] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:tx_ctrl_mark\[421] = Net_10437[2]
Removing Rhs of wire \UART_RS485:BUART:tx_bitclk_enable_pre\[432] = \UART_RS485:BUART:tx_bitclk_dp\[468]
Removing Lhs of wire \UART_RS485:BUART:tx_counter_tc\[478] = \UART_RS485:BUART:tx_counter_dp\[469]
Removing Lhs of wire \UART_RS485:BUART:tx_status_6\[479] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:tx_status_5\[480] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:tx_status_4\[481] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:tx_status_1\[483] = \UART_RS485:BUART:tx_fifo_empty\[446]
Removing Lhs of wire \UART_RS485:BUART:tx_status_3\[485] = \UART_RS485:BUART:tx_fifo_notfull\[445]
Removing Lhs of wire \UART_RS485:BUART:rx_postpoll\[499] = Net_6196[548]
Removing Rhs of wire \UART_RS485:BUART:rx_status_1\[551] = \UART_RS485:BUART:rx_break_status\[552]
Removing Rhs of wire \UART_RS485:BUART:rx_status_2\[553] = \UART_RS485:BUART:rx_parity_error_status\[554]
Removing Rhs of wire \UART_RS485:BUART:rx_status_3\[555] = \UART_RS485:BUART:rx_stop_bit_error\[556]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_4\[565] = \UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_0\[692]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_2\[567] = \UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_0\[616]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_3\[571] = \UART_RS485:BUART:sRX:MODULE_3:g1:a0:xneq\[638]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_6\[572] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_5\[573] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_4\[574] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_3\[575] = \UART_RS485:BUART:sRX:MODIN2_6\[576]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_6\[576] = \UART_RS485:BUART:rx_count_6\[540]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_2\[577] = \UART_RS485:BUART:sRX:MODIN2_5\[578]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_5\[578] = \UART_RS485:BUART:rx_count_5\[541]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_1\[579] = \UART_RS485:BUART:sRX:MODIN2_4\[580]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_4\[580] = \UART_RS485:BUART:rx_count_4\[542]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_0\[581] = \UART_RS485:BUART:sRX:MODIN2_3\[582]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_3\[582] = \UART_RS485:BUART:rx_count_3\[543]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_6\[583] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_5\[584] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_4\[585] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_3\[586] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_2\[587] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_1\[588] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_0\[589] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:dataa_6\[590] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:dataa_5\[591] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:dataa_4\[592] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:dataa_3\[593] = \UART_RS485:BUART:rx_count_6\[540]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:dataa_2\[594] = \UART_RS485:BUART:rx_count_5\[541]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:dataa_1\[595] = \UART_RS485:BUART:rx_count_4\[542]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:dataa_0\[596] = \UART_RS485:BUART:rx_count_3\[543]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:datab_6\[597] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:datab_5\[598] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:datab_4\[599] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:datab_3\[600] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:datab_2\[601] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:datab_1\[602] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:datab_0\[603] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g1:a0:newa_0\[618] = Net_6196[548]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g1:a0:newb_0\[619] = \UART_RS485:BUART:rx_parity_bit\[570]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g1:a0:dataa_0\[620] = Net_6196[548]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g1:a0:datab_0\[621] = \UART_RS485:BUART:rx_parity_bit\[570]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:a_0\[622] = Net_6196[548]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:b_0\[623] = \UART_RS485:BUART:rx_parity_bit\[570]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_0\[625] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:eq_0\[626] = \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:xnor_array_0\[624]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:eqi_0\[627] = \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:xnor_array_0\[624]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_6\[648] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_5\[649] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_4\[650] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_3\[651] = \UART_RS485:BUART:rx_count_6\[540]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN3_6\[652] = \UART_RS485:BUART:rx_count_6\[540]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_2\[653] = \UART_RS485:BUART:rx_count_5\[541]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN3_5\[654] = \UART_RS485:BUART:rx_count_5\[541]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_1\[655] = \UART_RS485:BUART:rx_count_4\[542]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN3_4\[656] = \UART_RS485:BUART:rx_count_4\[542]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_0\[657] = \UART_RS485:BUART:rx_count_3\[543]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN3_3\[658] = \UART_RS485:BUART:rx_count_3\[543]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_6\[659] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_5\[660] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_4\[661] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_3\[662] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_2\[663] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_1\[664] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_0\[665] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:dataa_6\[666] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:dataa_5\[667] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:dataa_4\[668] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:dataa_3\[669] = \UART_RS485:BUART:rx_count_6\[540]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:dataa_2\[670] = \UART_RS485:BUART:rx_count_5\[541]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:dataa_1\[671] = \UART_RS485:BUART:rx_count_4\[542]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:dataa_0\[672] = \UART_RS485:BUART:rx_count_3\[543]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:datab_6\[673] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:datab_5\[674] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:datab_4\[675] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:datab_3\[676] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:datab_2\[677] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:datab_1\[678] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:datab_0\[679] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire tmpOE__RS485_RX_net_0[695] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire tmpOE__RS485_TX_net_0[700] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire tmpOE__RS_485_EN_net_0[706] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \CYCLES_TIMER:Net_260\[715] = Net_10437[2]
Removing Lhs of wire \CYCLES_TIMER:Net_266\[716] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire Net_3872[717] = Net_10437[2]
Removing Rhs of wire Net_345[722] = \CYCLES_TIMER:Net_51\[718]
Removing Lhs of wire \CYCLES_TIMER:Net_102\[723] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \SD:SPI0:Net_276\[726] = \SD:Net_19\[727]
Removing Rhs of wire \SD:SPI0:BSPIM:load_rx_data\[730] = \SD:SPI0:BSPIM:dpcounter_one\[731]
Removing Lhs of wire \SD:SPI0:BSPIM:pol_supprt\[732] = Net_10437[2]
Removing Lhs of wire \SD:SPI0:BSPIM:miso_to_dp\[733] = \SD:SPI0:Net_244\[734]
Removing Lhs of wire \SD:SPI0:Net_244\[734] = \SD:Net_16\[827]
Removing Rhs of wire \SD:Net_10\[738] = \SD:SPI0:BSPIM:mosi_fin\[739]
Removing Rhs of wire \SD:Net_10\[738] = \SD:SPI0:BSPIM:mosi_cpha_0\[740]
Removing Rhs of wire \SD:SPI0:BSPIM:tx_status_1\[761] = \SD:SPI0:BSPIM:dpMOSI_fifo_empty\[762]
Removing Rhs of wire \SD:SPI0:BSPIM:tx_status_2\[763] = \SD:SPI0:BSPIM:dpMOSI_fifo_not_full\[764]
Removing Lhs of wire \SD:SPI0:BSPIM:tx_status_3\[765] = \SD:SPI0:BSPIM:load_rx_data\[730]
Removing Rhs of wire \SD:SPI0:BSPIM:rx_status_4\[767] = \SD:SPI0:BSPIM:dpMISO_fifo_full\[768]
Removing Rhs of wire \SD:SPI0:BSPIM:rx_status_5\[769] = \SD:SPI0:BSPIM:dpMISO_fifo_not_empty\[770]
Removing Lhs of wire \SD:SPI0:BSPIM:tx_status_6\[772] = Net_10437[2]
Removing Lhs of wire \SD:SPI0:BSPIM:tx_status_5\[773] = Net_10437[2]
Removing Lhs of wire \SD:SPI0:BSPIM:rx_status_3\[774] = Net_10437[2]
Removing Lhs of wire \SD:SPI0:BSPIM:rx_status_2\[775] = Net_10437[2]
Removing Lhs of wire \SD:SPI0:BSPIM:rx_status_1\[776] = Net_10437[2]
Removing Lhs of wire \SD:SPI0:BSPIM:rx_status_0\[777] = Net_10437[2]
Removing Lhs of wire \SD:SPI0:Net_273\[787] = Net_10437[2]
Removing Lhs of wire \SD:SPI0:Net_274\[828] = Net_10437[2]
Removing Lhs of wire \SD:tmpOE__mosi0_net_0\[830] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \SD:tmpOE__miso0_net_0\[837] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \SD:tmpOE__sclk0_net_0\[843] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \SD:tmpOE__SPI0_CS_net_0\[849] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire tmpOE__CS_RTC_net_0[855] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire tmpOE__CLK_RTC_net_0[861] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire tmpOE__MOSI_RTC_net_0[867] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire tmpOE__MISO_RTC_net_0[873] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire tmpOE__LED_RED_net_0[879] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ctrl_enable\[899] = \BLINK_05HZ:PWMUDB:control_7\[891]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:hwCapture\[909] = Net_10437[2]
Removing Rhs of wire Net_3925[911] = \BLINK_CTRL_EN:control_out_0\[1277]
Removing Rhs of wire Net_3925[911] = \BLINK_CTRL_EN:control_0\[1300]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:trig_out\[915] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:runmode_enable\\R\[917] = Net_10437[2]
Removing Lhs of wire Net_7326[918] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:runmode_enable\\S\[919] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:final_enable\[920] = \BLINK_05HZ:PWMUDB:runmode_enable\[916]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ltch_kill_reg\\R\[924] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ltch_kill_reg\\S\[925] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:min_kill_reg\\R\[926] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:min_kill_reg\\S\[927] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:final_kill\[930] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_1\[934] = \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_1\[1200]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_0\[936] = \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_0\[1201]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_1\\R\[937] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_1\\S\[938] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_0\\R\[939] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_0\\S\[940] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:cs_addr_2\[942] = \BLINK_05HZ:PWMUDB:tc_i\[922]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:cs_addr_1\[943] = \BLINK_05HZ:PWMUDB:runmode_enable\[916]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:cs_addr_0\[944] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm1_i\[1031] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm2_i\[1033] = Net_10437[2]
Removing Rhs of wire \BLINK_05HZ:Net_96\[1036] = \BLINK_05HZ:PWMUDB:pwm_i_reg\[1028]
Removing Rhs of wire \BLINK_05HZ:PWMUDB:pwm_temp\[1039] = \BLINK_05HZ:PWMUDB:cmp1\[1040]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_23\[1082] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_22\[1083] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_21\[1084] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_20\[1085] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_19\[1086] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_18\[1087] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_17\[1088] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_16\[1089] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_15\[1090] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_14\[1091] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_13\[1092] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_12\[1093] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_11\[1094] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_10\[1095] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_9\[1096] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_8\[1097] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_7\[1098] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_6\[1099] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_5\[1100] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_4\[1101] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_3\[1102] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_2\[1103] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_1\[1104] = \BLINK_05HZ:PWMUDB:MODIN4_1\[1105]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODIN4_1\[1105] = \BLINK_05HZ:PWMUDB:dith_count_1\[933]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_0\[1106] = \BLINK_05HZ:PWMUDB:MODIN4_0\[1107]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODIN4_0\[1107] = \BLINK_05HZ:PWMUDB:dith_count_0\[935]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1239] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1240] = tmpOE__TOAST_1B_net_0[1]
Removing Rhs of wire Net_5579[1241] = \BLINK_05HZ:Net_96\[1036]
Removing Lhs of wire \LED_CTRL:clk\[1248] = Net_10437[2]
Removing Lhs of wire \LED_CTRL:rst\[1249] = Net_10437[2]
Removing Rhs of wire Net_7450[1250] = \LED_CTRL:control_out_0\[1251]
Removing Rhs of wire Net_7450[1250] = \LED_CTRL:control_0\[1274]
Removing Rhs of wire Net_7694[1252] = \LED_CTRL:control_out_1\[1253]
Removing Rhs of wire Net_7694[1252] = \LED_CTRL:control_1\[1273]
Removing Lhs of wire \BLINK_CTRL_EN:clk\[1275] = Net_10437[2]
Removing Lhs of wire \BLINK_CTRL_EN:rst\[1276] = Net_10437[2]
Removing Rhs of wire Net_5930[1278] = \BLINK_CTRL_EN:control_out_1\[1279]
Removing Rhs of wire Net_5930[1278] = \BLINK_CTRL_EN:control_1\[1299]
Removing Lhs of wire tmpOE__LED_GREEN_net_0[1302] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ctrl_enable\[1321] = \BLINK_25HZ:PWMUDB:control_7\[1313]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:hwCapture\[1331] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:trig_out\[1336] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:runmode_enable\\R\[1338] = Net_10437[2]
Removing Lhs of wire Net_7185[1339] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:runmode_enable\\S\[1340] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:final_enable\[1341] = \BLINK_25HZ:PWMUDB:runmode_enable\[1337]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ltch_kill_reg\\R\[1345] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ltch_kill_reg\\S\[1346] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:min_kill_reg\\R\[1347] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:min_kill_reg\\S\[1348] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:final_kill\[1351] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_1\[1355] = \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_1\[1573]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_0\[1357] = \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_0\[1574]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_1\\R\[1358] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_1\\S\[1359] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_0\\R\[1360] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_0\\S\[1361] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:cs_addr_2\[1363] = \BLINK_25HZ:PWMUDB:tc_i\[1343]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:cs_addr_1\[1364] = \BLINK_25HZ:PWMUDB:runmode_enable\[1337]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:cs_addr_0\[1365] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm1_i\[1404] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm2_i\[1406] = Net_10437[2]
Removing Rhs of wire \BLINK_25HZ:Net_96\[1409] = \BLINK_25HZ:PWMUDB:pwm_i_reg\[1401]
Removing Rhs of wire \BLINK_25HZ:PWMUDB:pwm_temp\[1412] = \BLINK_25HZ:PWMUDB:cmp1\[1413]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_23\[1455] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_22\[1456] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_21\[1457] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_20\[1458] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_19\[1459] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_18\[1460] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_17\[1461] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_16\[1462] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_15\[1463] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_14\[1464] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_13\[1465] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_12\[1466] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_11\[1467] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_10\[1468] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_9\[1469] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_8\[1470] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_7\[1471] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_6\[1472] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_5\[1473] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_4\[1474] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_3\[1475] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_2\[1476] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_1\[1477] = \BLINK_25HZ:PWMUDB:MODIN5_1\[1478]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODIN5_1\[1478] = \BLINK_25HZ:PWMUDB:dith_count_1\[1354]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_0\[1479] = \BLINK_25HZ:PWMUDB:MODIN5_0\[1480]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODIN5_0\[1480] = \BLINK_25HZ:PWMUDB:dith_count_0\[1356]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[1612] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[1613] = tmpOE__TOAST_1B_net_0[1]
Removing Rhs of wire Net_7667[1614] = \BLINK_25HZ:Net_96\[1409]
Removing Lhs of wire tmpOE__TOAST_2A_net_0[1623] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire tmpOE__TOAST_2B_net_0[1629] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \MOTOR_ON_OFF_1:clk\[1634] = Net_10437[2]
Removing Lhs of wire \MOTOR_ON_OFF_1:rst\[1635] = Net_10437[2]
Removing Lhs of wire \MY_TIMER_REG:clk\[1660] = Net_10437[2]
Removing Lhs of wire \MY_TIMER_REG:rst\[1661] = Net_10437[2]
Removing Lhs of wire tmpOE__TOAST_3A_net_0[1687] = tmpOE__TOAST_1B_net_0[1]
Removing Rhs of wire Net_10382[1688] = \PWM_MOTORS_3:PWMUDB:pwm1_i_reg\[1787]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:hwCapture\[1715] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:hwEnable\[1716] = Net_10289[48]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:trig_out\[1720] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:runmode_enable\\R\[1722] = Net_10437[2]
Removing Lhs of wire Net_10393[1723] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:runmode_enable\\S\[1724] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:final_enable\[1725] = \PWM_MOTORS_3:PWMUDB:runmode_enable\[1721]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:ltch_kill_reg\\R\[1729] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:ltch_kill_reg\\S\[1730] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:min_kill_reg\\R\[1731] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:min_kill_reg\\S\[1732] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:final_kill\[1735] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_1\[1739] = \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_1\[1956]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:add_vi_vv_MODGEN_7_0\[1741] = \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_0\[1957]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:dith_count_1\\R\[1742] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:dith_count_1\\S\[1743] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:dith_count_0\\R\[1744] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:dith_count_0\\S\[1745] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:cs_addr_2\[1747] = \PWM_MOTORS_3:PWMUDB:tc_i\[1727]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:cs_addr_1\[1748] = \PWM_MOTORS_3:PWMUDB:runmode_enable\[1721]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:cs_addr_0\[1749] = Net_10437[2]
Removing Rhs of wire Net_10392[1794] = \PWM_MOTORS_3:PWMUDB:pwm2_i_reg\[1789]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:pwm_temp\[1795] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_23\[1838] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_22\[1839] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_21\[1840] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_20\[1841] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_19\[1842] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_18\[1843] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_17\[1844] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_16\[1845] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_15\[1846] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_14\[1847] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_13\[1848] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_12\[1849] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_11\[1850] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_10\[1851] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_9\[1852] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_8\[1853] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_7\[1854] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_6\[1855] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_5\[1856] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_4\[1857] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_3\[1858] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_2\[1859] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_1\[1860] = \PWM_MOTORS_3:PWMUDB:MODIN6_1\[1861]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODIN6_1\[1861] = \PWM_MOTORS_3:PWMUDB:dith_count_1\[1738]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:a_0\[1862] = \PWM_MOTORS_3:PWMUDB:MODIN6_0\[1863]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODIN6_0\[1863] = \PWM_MOTORS_3:PWMUDB:dith_count_0\[1740]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1995] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1996] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire tmpOE__TOAST_3B_net_0[2005] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire tmpOE__TOAST_4A_net_0[2011] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire tmpOE__TOAST_4B_net_0[2017] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:min_kill_reg\\D\[2022] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:prevCapture\\D\[2023] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:trig_last\\D\[2024] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:ltch_kill_reg\\D\[2027] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm_i_reg\\D\[2030] = \PWM_MOTORS:PWMUDB:pwm_i\[117]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm1_i_reg\\D\[2031] = \PWM_MOTORS:PWMUDB:pwm1_i\[119]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm2_i_reg\\D\[2032] = \PWM_MOTORS:PWMUDB:pwm2_i\[121]
Removing Lhs of wire \UART_RS485:BUART:reset_reg\\D\[2035] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:rx_bitclk\\D\[2050] = \UART_RS485:BUART:rx_bitclk_pre\[534]
Removing Lhs of wire \UART_RS485:BUART:rx_parity_error_pre\\D\[2058] = \UART_RS485:BUART:rx_parity_error_pre\[564]
Removing Lhs of wire \SD:SPI0:BSPIM:so_send_reg\\D\[2063] = Net_10437[2]
Removing Lhs of wire \SD:SPI0:BSPIM:mosi_reg\\D\[2070] = \SD:SPI0:BSPIM:mosi_pre_reg\[754]
Removing Lhs of wire \SD:SPI0:BSPIM:dpcounter_one_reg\\D\[2072] = \SD:SPI0:BSPIM:load_rx_data\[730]
Removing Lhs of wire \SD:SPI0:BSPIM:mosi_from_dp_reg\\D\[2073] = \SD:SPI0:BSPIM:mosi_from_dp\[744]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:min_kill_reg\\D\[2077] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:prevCapture\\D\[2078] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:trig_last\\D\[2079] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ltch_kill_reg\\D\[2082] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm_i_reg\\D\[2085] = \BLINK_05HZ:PWMUDB:pwm_i\[1029]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm1_i_reg\\D\[2086] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm2_i_reg\\D\[2087] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:min_kill_reg\\D\[2089] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:prevCapture\\D\[2090] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:trig_last\\D\[2091] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ltch_kill_reg\\D\[2094] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm_i_reg\\D\[2097] = \BLINK_25HZ:PWMUDB:pwm_i\[1402]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm1_i_reg\\D\[2098] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm2_i_reg\\D\[2099] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:min_kill_reg\\D\[2101] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:prevCapture\\D\[2102] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:trig_last\\D\[2103] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:ltch_kill_reg\\D\[2106] = tmpOE__TOAST_1B_net_0[1]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:pwm_i_reg\\D\[2109] = \PWM_MOTORS_3:PWMUDB:pwm_i\[1786]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:pwm1_i_reg\\D\[2110] = \PWM_MOTORS_3:PWMUDB:pwm1_i\[1788]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:pwm2_i_reg\\D\[2111] = \PWM_MOTORS_3:PWMUDB:pwm2_i\[1790]

------------------------------------------------------
Aliased 0 equations, 435 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__TOAST_1B_net_0' (cost = 0):
tmpOE__TOAST_1B_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'Net_10437' (cost = 0):
Net_10437 <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:compare1\' (cost = 2):
\PWM_MOTORS:PWMUDB:compare1\ <= (\PWM_MOTORS:PWMUDB:cmp1_less\
	OR \PWM_MOTORS:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:compare2\' (cost = 2):
\PWM_MOTORS:PWMUDB:compare2\ <= (\PWM_MOTORS:PWMUDB:cmp2_less\
	OR \PWM_MOTORS:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:cmp1\' (cost = 2):
\PWM_MOTORS:PWMUDB:cmp1\ <= (\PWM_MOTORS:PWMUDB:cmp1_less\
	OR \PWM_MOTORS:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:cmp2\' (cost = 2):
\PWM_MOTORS:PWMUDB:cmp2\ <= (\PWM_MOTORS:PWMUDB:cmp2_less\
	OR \PWM_MOTORS:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_MOTORS:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_MOTORS:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_MOTORS:PWMUDB:dith_count_1\ and \PWM_MOTORS:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:rx_addressmatch\' (cost = 0):
\UART_RS485:BUART:rx_addressmatch\ <= (\UART_RS485:BUART:rx_addressmatch2\
	OR \UART_RS485:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:rx_bitclk_pre\' (cost = 0):
\UART_RS485:BUART:rx_bitclk_pre\ <= ((not \UART_RS485:BUART:rx_count_2\ and not \UART_RS485:BUART:rx_count_1\ and not \UART_RS485:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_3\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_2\' (cost = 3):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_2\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_2\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_2\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_1\' (cost = 1):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_1\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_1\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_1\ <= (\UART_RS485:BUART:rx_count_6\
	OR (\UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_count_4\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_0\' (cost = 9):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_0\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\)
	OR (not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_6196 and not \UART_RS485:BUART:rx_parity_bit\)
	OR (Net_6196 and \UART_RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_1\ <= ((not Net_6196 and not \UART_RS485:BUART:rx_parity_bit\)
	OR (Net_6196 and \UART_RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_RS485:BUART:rx_count_5\
	OR \UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 1):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_RS485:BUART:rx_count_4\
	OR \UART_RS485:BUART:rx_count_5\
	OR \UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\SD:SPI0:BSPIM:load_rx_data\' (cost = 1):
\SD:SPI0:BSPIM:load_rx_data\ <= ((not \SD:SPI0:BSPIM:count_4\ and not \SD:SPI0:BSPIM:count_3\ and not \SD:SPI0:BSPIM:count_2\ and not \SD:SPI0:BSPIM:count_1\ and \SD:SPI0:BSPIM:count_0\));

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:hwEnable\' (cost = 1):
\BLINK_05HZ:PWMUDB:hwEnable\ <= ((\BLINK_05HZ:PWMUDB:control_7\ and Net_3925));

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:compare1\' (cost = 2):
\BLINK_05HZ:PWMUDB:compare1\ <= (\BLINK_05HZ:PWMUDB:cmp1_less\
	OR \BLINK_05HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:pwm_temp\' (cost = 2):
\BLINK_05HZ:PWMUDB:pwm_temp\ <= (\BLINK_05HZ:PWMUDB:cmp1_less\
	OR \BLINK_05HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\BLINK_05HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_0\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_0\ <= (not \BLINK_05HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\BLINK_05HZ:PWMUDB:dith_count_1\ and \BLINK_05HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:hwEnable\' (cost = 1):
\BLINK_25HZ:PWMUDB:hwEnable\ <= ((Net_5930 and \BLINK_25HZ:PWMUDB:control_7\));

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:compare1\' (cost = 2):
\BLINK_25HZ:PWMUDB:compare1\ <= (\BLINK_25HZ:PWMUDB:cmp1_less\
	OR \BLINK_25HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:pwm_temp\' (cost = 2):
\BLINK_25HZ:PWMUDB:pwm_temp\ <= (\BLINK_25HZ:PWMUDB:cmp1_less\
	OR \BLINK_25HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\BLINK_25HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \BLINK_25HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\BLINK_25HZ:PWMUDB:dith_count_1\ and \BLINK_25HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:compare1\' (cost = 2):
\PWM_MOTORS_3:PWMUDB:compare1\ <= (\PWM_MOTORS_3:PWMUDB:cmp1_less\
	OR \PWM_MOTORS_3:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:compare2\' (cost = 2):
\PWM_MOTORS_3:PWMUDB:compare2\ <= (\PWM_MOTORS_3:PWMUDB:cmp2_less\
	OR \PWM_MOTORS_3:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:cmp1\' (cost = 2):
\PWM_MOTORS_3:PWMUDB:cmp1\ <= (\PWM_MOTORS_3:PWMUDB:cmp1_less\
	OR \PWM_MOTORS_3:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:cmp2\' (cost = 2):
\PWM_MOTORS_3:PWMUDB:cmp2\ <= (\PWM_MOTORS_3:PWMUDB:cmp2_less\
	OR \PWM_MOTORS_3:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_MOTORS_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_MOTORS_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_MOTORS_3:PWMUDB:dith_count_1\ and \PWM_MOTORS_3:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_MOTORS:PWMUDB:dith_count_0\ and \PWM_MOTORS:PWMUDB:dith_count_1\)
	OR (not \PWM_MOTORS:PWMUDB:dith_count_1\ and \PWM_MOTORS:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_1\' (cost = 2):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_1\ <= ((not \BLINK_05HZ:PWMUDB:dith_count_0\ and \BLINK_05HZ:PWMUDB:dith_count_1\)
	OR (not \BLINK_05HZ:PWMUDB:dith_count_1\ and \BLINK_05HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \BLINK_25HZ:PWMUDB:dith_count_0\ and \BLINK_25HZ:PWMUDB:dith_count_1\)
	OR (not \BLINK_25HZ:PWMUDB:dith_count_1\ and \BLINK_25HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_MOTORS_3:PWMUDB:dith_count_0\ and \PWM_MOTORS_3:PWMUDB:dith_count_1\)
	OR (not \PWM_MOTORS_3:PWMUDB:dith_count_1\ and \PWM_MOTORS_3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 139 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_MOTORS:PWMUDB:final_capture\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:pwm_i\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_10437
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_10437
Aliasing \UART_RS485:BUART:rx_status_0\ to Net_10437
Aliasing \UART_RS485:BUART:rx_status_6\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:final_capture\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_10437
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:final_capture\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_10437
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:final_capture\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:pwm_i\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_10437
Aliasing \UART_RS485:BUART:rx_markspace_status\\D\ to Net_10437
Aliasing \UART_RS485:BUART:rx_parity_error_status\\D\ to Net_10437
Aliasing \UART_RS485:BUART:rx_addr_match_status\\D\ to Net_10437
Aliasing \PWM_MOTORS_3:PWMUDB:runmode_enable\\D\ to \PWM_MOTORS:PWMUDB:runmode_enable\\D\
Removing Lhs of wire \PWM_MOTORS:PWMUDB:final_capture\[82] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm_i\[117] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[298] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[308] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[318] = Net_10437[2]
Removing Rhs of wire \UART_RS485:BUART:rx_bitclk_enable\[498] = \UART_RS485:BUART:rx_bitclk\[546]
Removing Lhs of wire \UART_RS485:BUART:rx_status_0\[549] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:rx_status_6\[559] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:final_capture\[946] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[1210] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[1220] = Net_10437[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[1230] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:final_capture\[1367] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[1583] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[1593] = Net_10437[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[1603] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:final_capture\[1751] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:pwm_i\[1786] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1966] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1976] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1986] = Net_10437[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:runmode_enable\\D\[2025] = Net_10289[48]
Removing Lhs of wire \UART_RS485:BUART:tx_ctrl_mark_last\\D\[2042] = \UART_RS485:BUART:tx_ctrl_mark_last\[489]
Removing Lhs of wire \UART_RS485:BUART:rx_markspace_status\\D\[2052] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:rx_parity_error_status\\D\[2054] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:rx_addr_match_status\\D\[2056] = Net_10437[2]
Removing Lhs of wire \UART_RS485:BUART:rx_markspace_pre\\D\[2057] = \UART_RS485:BUART:rx_markspace_pre\[563]
Removing Lhs of wire \PWM_MOTORS_3:PWMUDB:runmode_enable\\D\[2104] = Net_10289[48]

------------------------------------------------------
Aliased 0 equations, 28 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_RS485:BUART:sRX:MODULE_3:g1:a0:xneq\ <= ((not \UART_RS485:BUART:rx_parity_bit\ and Net_6196)
	OR (not Net_6196 and \UART_RS485:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\Toast.cyprj -dcpsoc3 Toast.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.437ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Thursday, 03 November 2022 18:15:45
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\GitHub\PSoC5\Toast\Toast.cydsn\Toast.cyprj -d CY8C5888LTI-LP097 Toast.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_10437
    Removed wire end \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_10437
    Removed wire end \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_10437
    Removed wire end \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_10437
    Removed wire end \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_10437
    Removed wire end \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_10437
    Removed wire end \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_10437
    Removed wire end \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_10437
    Removed wire end \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_10437
    Removed wire end \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_10437
    Removed wire end \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_10437
    Removed wire end \PWM_MOTORS_3:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_10437
    Converted constant MacroCell: \PWM_MOTORS:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \SD:SPI0:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS_3:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS_3:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS_3:PWMUDB:pwm_i_reg\ from registered to combinatorial
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CLOCK_UART'. Fanout=1, Signal=Net_124
    Digital Clock 1: Automatic-assigning  clock 'SD_Clock_1'. Fanout=1, Signal=\SD:Net_19\
    Digital Clock 2: Automatic-assigning  clock 'CLOCK_PWM'. Fanout=2, Signal=Net_2334
    Digital Clock 3: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_4387
    Digital Clock 4: Automatic-assigning  clock 'CLOCK_PWM_BLINK'. Fanout=2, Signal=Net_6987
    Digital Clock 5: Automatic-assigning  clock 'counter_cyc_clk'. Fanout=1, Signal=Net_2711
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_MOTORS:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM, EnableOut: Constant 1
    UDB Clk/Enable \UART_RS485:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: CLOCK_UART was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_UART, EnableOut: Constant 1
    UDB Clk/Enable \SD:SPI0:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SD_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SD_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \BLINK_05HZ:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM_BLINK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM_BLINK, EnableOut: Constant 1
    UDB Clk/Enable \BLINK_25HZ:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM_BLINK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM_BLINK, EnableOut: Constant 1
    UDB Clk/Enable \PWM_MOTORS_3:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \PWM_MOTORS_3:PWMUDB:runmode_enable\, Duplicate of \PWM_MOTORS:PWMUDB:runmode_enable\ 
    MacroCell: Name=\PWM_MOTORS_3:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10289
        );
        Output = \PWM_MOTORS_3:PWMUDB:runmode_enable\ (fanout=3)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_RS485:BUART:rx_parity_bit\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_RS485:BUART:rx_address_detected\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_RS485:BUART:rx_parity_error_pre\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_RS485:BUART:rx_markspace_pre\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_RS485:BUART:tx_parity_bit\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_RS485:BUART:tx_mark\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = TOAST_1B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_1B(0)__PA ,
            pad => TOAST_1B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FTDI_ENABLE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FTDI_ENABLE(0)__PA ,
            pad => FTDI_ENABLE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_CTS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_CTS(0)__PA ,
            pad => RS485_CTS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_1A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_1A(0)__PA ,
            pin_input => Net_9969 ,
            pad => TOAST_1A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_RX(0)__PA ,
            fb => Net_6196 ,
            pad => RS485_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_TX(0)__PA ,
            pin_input => Net_2627 ,
            pad => RS485_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS_485_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS_485_EN(0)__PA ,
            pin_input => Net_6020 ,
            pad => RS_485_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \SD:mosi0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD:mosi0(0)\__PA ,
            pin_input => \SD:Net_10\ ,
            pad => \SD:mosi0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SD:miso0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD:miso0(0)\__PA ,
            fb => \SD:Net_16\ ,
            pad => \SD:miso0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SD:sclk0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD:sclk0(0)\__PA ,
            pin_input => \SD:Net_22\ ,
            pad => \SD:sclk0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SD:SPI0_CS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD:SPI0_CS(0)\__PA ,
            pad => \SD:SPI0_CS(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = CS_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS_RTC(0)__PA ,
            pad => CS_RTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CLK_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CLK_RTC(0)__PA ,
            pad => CLK_RTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI_RTC(0)__PA ,
            pad => MOSI_RTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO_RTC(0)__PA ,
            pad => MISO_RTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_RED(0)__PA ,
            pin_input => Net_7325 ,
            pad => LED_RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_GREEN(0)__PA ,
            pin_input => Net_7353 ,
            pad => LED_GREEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_2A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_2A(0)__PA ,
            pin_input => Net_10345 ,
            pad => TOAST_2A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_2B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_2B(0)__PA ,
            pad => TOAST_2B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_3A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_3A(0)__PA ,
            pin_input => Net_10382 ,
            pad => TOAST_3A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_3B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_3B(0)__PA ,
            pad => TOAST_3B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_4A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_4A(0)__PA ,
            pin_input => Net_10392 ,
            pad => TOAST_4A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOAST_4B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TOAST_4B(0)__PA ,
            pad => TOAST_4B(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_4\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_3\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_2\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_1\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              !\SD:SPI0:BSPIM:count_0\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\ * \SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              \SD:SPI0:BSPIM:mosi_from_dp\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=Net_2627, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:txn\
        );
        Output = Net_2627 (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_fifo_notfull\
        );
        Output = \UART_RS485:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_load_fifo\ * 
              \UART_RS485:BUART:rx_fifofull\
        );
        Output = \UART_RS485:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_fifonotempty\ * 
              \UART_RS485:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RS485:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\
        );
        Output = \SD:SPI0:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SD:Net_10\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
            + !\SD:SPI0:BSPIM:state_0\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SD:Net_10\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\ * \SD:SPI0:BSPIM:rx_status_4\
        );
        Output = \SD:SPI0:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_7353, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5579 * !Net_7694
        );
        Output = Net_7353 (fanout=1)

    MacroCell: Name=Net_7325, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5579 * !Net_7450 * !Net_7667
        );
        Output = Net_7325 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)

    MacroCell: Name=\PWM_MOTORS:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10289
        );
        Output = \PWM_MOTORS:PWMUDB:runmode_enable\ (fanout=6)

    MacroCell: Name=Net_9969, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_less\
        );
        Output = Net_9969 (fanout=1)

    MacroCell: Name=Net_10345, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp2_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp2_less\
        );
        Output = Net_10345 (fanout=1)

    MacroCell: Name=cy_srff_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cy_srff_1 * !Net_3334
            + Net_3240 * !Net_3334
        );
        Output = cy_srff_1 (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_1\ * 
              !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\ * 
              !\UART_RS485:BUART:tx_counter_dp\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_1\ (fanout=9)

    MacroCell: Name=\UART_RS485:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              !\UART_RS485:BUART:tx_fifo_empty\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_fifo_empty\ * 
              !\UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\UART_RS485:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_2\ (fanout=8)

    MacroCell: Name=Net_6020, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = Net_6020 (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RS485:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_RS485:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_1\ (fanout=12)

    MacroCell: Name=\UART_RS485:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_0\ (fanout=12)

    MacroCell: Name=\UART_RS485:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_state_3\ (fanout=11)

    MacroCell: Name=\UART_RS485:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + \UART_RS485:BUART:rx_state_2_split\
        );
        Output = \UART_RS485:BUART:rx_state_2\ (fanout=11)

    MacroCell: Name=\UART_RS485:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_count_2\ * !\UART_RS485:BUART:rx_count_1\ * 
              !\UART_RS485:BUART:rx_count_0\
        );
        Output = \UART_RS485:BUART:rx_bitclk_enable\ (fanout=10)

    MacroCell: Name=\UART_RS485:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
        );
        Output = \UART_RS485:BUART:rx_status_1\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:mosi_from_dp\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_break_detect\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_break_detect\ (fanout=5)

    MacroCell: Name=\UART_RS485:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:ld_ident\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              \SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:tx_status_1\
        );
        Output = \SD:SPI0:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\SD:SPI0:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              \SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * \SD:SPI0:BSPIM:count_2\ * 
              \SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:tx_status_1\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\SD:SPI0:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:tx_status_1\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=\SD:Net_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\ * 
              !\SD:Net_1\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:Net_1\
        );
        Output = \SD:Net_1\ (fanout=2)

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp_reg\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\
            + !\SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:mosi_hs_reg\
            + !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SD:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SD:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\SD:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\SD:SPI0:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
        );
        Output = \SD:SPI0:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \SD:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * \SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:ld_ident\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\SD:SPI0:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:cnt_enable\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:cnt_enable\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:cnt_enable\
        );
        Output = \SD:SPI0:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\SD:Net_22\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * \SD:Net_22\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:Net_22\ (fanout=2)

    MacroCell: Name=\BLINK_05HZ:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLINK_05HZ:PWMUDB:control_7\ * Net_3925
        );
        Output = \BLINK_05HZ:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_5579, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLINK_05HZ:PWMUDB:runmode_enable\ * 
              \BLINK_05HZ:PWMUDB:cmp1_eq\
            + \BLINK_05HZ:PWMUDB:runmode_enable\ * 
              \BLINK_05HZ:PWMUDB:cmp1_less\
        );
        Output = Net_5579 (fanout=2)

    MacroCell: Name=\BLINK_25HZ:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5930 * \BLINK_25HZ:PWMUDB:control_7\
        );
        Output = \BLINK_25HZ:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_7667, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLINK_25HZ:PWMUDB:runmode_enable\ * 
              \BLINK_25HZ:PWMUDB:cmp1_eq\
            + \BLINK_25HZ:PWMUDB:runmode_enable\ * 
              \BLINK_25HZ:PWMUDB:cmp1_less\
        );
        Output = Net_7667 (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_last\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=Net_10382, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_3:PWMUDB:cmp1_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_3:PWMUDB:cmp1_less\
        );
        Output = Net_10382 (fanout=1)

    MacroCell: Name=Net_10392, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_3:PWMUDB:cmp2_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_3:PWMUDB:cmp2_less\
        );
        Output = Net_10392 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2334 ,
            cs_addr_2 => \PWM_MOTORS:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOTORS:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_MOTORS:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_MOTORS:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_MOTORS:PWMUDB:tc_i\ ,
            ce1_comb => \PWM_MOTORS:PWMUDB:cmp2_eq\ ,
            cl1_comb => \PWM_MOTORS:PWMUDB:cmp2_less\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RS485:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \UART_RS485:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_RS485:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_RS485:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_RS485:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_RS485:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_0 => \UART_RS485:BUART:counter_load_not\ ,
            ce0_reg => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_RS485:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RS485:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \UART_RS485:BUART:rx_state_1\ ,
            cs_addr_1 => \UART_RS485:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_RS485:BUART:rx_bitclk_enable\ ,
            route_si => Net_6196_SYNCOUT ,
            f0_load => \UART_RS485:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_RS485:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_RS485:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SD:SPI0:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SD:Net_19\ ,
            cs_addr_2 => \SD:SPI0:BSPIM:state_2\ ,
            cs_addr_1 => \SD:SPI0:BSPIM:state_1\ ,
            cs_addr_0 => \SD:SPI0:BSPIM:state_0\ ,
            route_si => \SD:Net_16\ ,
            f1_load => \SD:SPI0:BSPIM:load_rx_data\ ,
            so_comb => \SD:SPI0:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SD:SPI0:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SD:SPI0:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SD:SPI0:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SD:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_6987 ,
            cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\ ,
            cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\ ,
            chain_out => \BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_6987 ,
            cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\ ,
            cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\ ,
            ce0_comb => \BLINK_05HZ:PWMUDB:cmp1_eq\ ,
            cl0_comb => \BLINK_05HZ:PWMUDB:cmp1_less\ ,
            z0_comb => \BLINK_05HZ:PWMUDB:tc_i\ ,
            chain_in => \BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_6987 ,
            cs_addr_2 => \BLINK_25HZ:PWMUDB:tc_i\ ,
            cs_addr_1 => \BLINK_25HZ:PWMUDB:runmode_enable\ ,
            ce0_comb => \BLINK_25HZ:PWMUDB:cmp1_eq\ ,
            cl0_comb => \BLINK_25HZ:PWMUDB:cmp1_less\ ,
            z0_comb => \BLINK_25HZ:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_MOTORS_3:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2334 ,
            cs_addr_2 => \PWM_MOTORS_3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOTORS:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_MOTORS_3:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_MOTORS_3:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_MOTORS_3:PWMUDB:tc_i\ ,
            ce1_comb => \PWM_MOTORS_3:PWMUDB:cmp2_eq\ ,
            cl1_comb => \PWM_MOTORS_3:PWMUDB:cmp2_less\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\FF_STATUS:sts:sts_reg\
        PORT MAP (
            status_0 => cy_srff_1 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_RS485:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_124 ,
            status_3 => \UART_RS485:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_RS485:BUART:tx_status_2\ ,
            status_1 => \UART_RS485:BUART:tx_fifo_empty\ ,
            status_0 => \UART_RS485:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_RS485:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_124 ,
            status_5 => \UART_RS485:BUART:rx_status_5\ ,
            status_4 => \UART_RS485:BUART:rx_status_4\ ,
            status_3 => \UART_RS485:BUART:rx_status_3\ ,
            status_1 => \UART_RS485:BUART:rx_status_1\ ,
            interrupt => Net_6117 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SD:SPI0:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SD:Net_19\ ,
            status_4 => \SD:SPI0:BSPIM:tx_status_4\ ,
            status_3 => \SD:SPI0:BSPIM:load_rx_data\ ,
            status_2 => \SD:SPI0:BSPIM:tx_status_2\ ,
            status_1 => \SD:SPI0:BSPIM:tx_status_1\ ,
            status_0 => \SD:SPI0:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SD:SPI0:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SD:Net_19\ ,
            status_6 => \SD:SPI0:BSPIM:rx_status_6\ ,
            status_5 => \SD:SPI0:BSPIM:rx_status_5\ ,
            status_4 => \SD:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =RS485_RX(0)_SYNC
        PORT MAP (
            in => Net_6196 ,
            out => Net_6196_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_3264 ,
            out => Net_3240 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\RESET_FF:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RESET_FF:control_7\ ,
            control_6 => \RESET_FF:control_6\ ,
            control_5 => \RESET_FF:control_5\ ,
            control_4 => \RESET_FF:control_4\ ,
            control_3 => \RESET_FF:control_3\ ,
            control_2 => \RESET_FF:control_2\ ,
            control_1 => \RESET_FF:control_1\ ,
            control_0 => Net_3334 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BLINK_05HZ:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_6987 ,
            control_7 => \BLINK_05HZ:PWMUDB:control_7\ ,
            control_6 => \BLINK_05HZ:PWMUDB:control_6\ ,
            control_5 => \BLINK_05HZ:PWMUDB:control_5\ ,
            control_4 => \BLINK_05HZ:PWMUDB:control_4\ ,
            control_3 => \BLINK_05HZ:PWMUDB:control_3\ ,
            control_2 => \BLINK_05HZ:PWMUDB:control_2\ ,
            control_1 => \BLINK_05HZ:PWMUDB:control_1\ ,
            control_0 => \BLINK_05HZ:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LED_CTRL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED_CTRL:control_7\ ,
            control_6 => \LED_CTRL:control_6\ ,
            control_5 => \LED_CTRL:control_5\ ,
            control_4 => \LED_CTRL:control_4\ ,
            control_3 => \LED_CTRL:control_3\ ,
            control_2 => \LED_CTRL:control_2\ ,
            control_1 => Net_7694 ,
            control_0 => Net_7450 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BLINK_CTRL_EN:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \BLINK_CTRL_EN:control_7\ ,
            control_6 => \BLINK_CTRL_EN:control_6\ ,
            control_5 => \BLINK_CTRL_EN:control_5\ ,
            control_4 => \BLINK_CTRL_EN:control_4\ ,
            control_3 => \BLINK_CTRL_EN:control_3\ ,
            control_2 => \BLINK_CTRL_EN:control_2\ ,
            control_1 => Net_5930 ,
            control_0 => Net_3925 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BLINK_25HZ:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_6987 ,
            control_7 => \BLINK_25HZ:PWMUDB:control_7\ ,
            control_6 => \BLINK_25HZ:PWMUDB:control_6\ ,
            control_5 => \BLINK_25HZ:PWMUDB:control_5\ ,
            control_4 => \BLINK_25HZ:PWMUDB:control_4\ ,
            control_3 => \BLINK_25HZ:PWMUDB:control_3\ ,
            control_2 => \BLINK_25HZ:PWMUDB:control_2\ ,
            control_1 => \BLINK_25HZ:PWMUDB:control_1\ ,
            control_0 => \BLINK_25HZ:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\MOTOR_ON_OFF_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_ON_OFF_1:control_7\ ,
            control_6 => \MOTOR_ON_OFF_1:control_6\ ,
            control_5 => \MOTOR_ON_OFF_1:control_5\ ,
            control_4 => \MOTOR_ON_OFF_1:control_4\ ,
            control_3 => \MOTOR_ON_OFF_1:control_3\ ,
            control_2 => \MOTOR_ON_OFF_1:control_2\ ,
            control_1 => \MOTOR_ON_OFF_1:control_1\ ,
            control_0 => Net_10289 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MY_TIMER_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MY_TIMER_REG:control_7\ ,
            control_6 => \MY_TIMER_REG:control_6\ ,
            control_5 => \MY_TIMER_REG:control_5\ ,
            control_4 => \MY_TIMER_REG:control_4\ ,
            control_3 => \MY_TIMER_REG:control_3\ ,
            control_2 => \MY_TIMER_REG:control_2\ ,
            control_1 => \MY_TIMER_REG:control_1\ ,
            control_0 => Net_4386 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_RS485:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_124 ,
            load => \UART_RS485:BUART:rx_counter_load\ ,
            count_6 => \UART_RS485:BUART:rx_count_6\ ,
            count_5 => \UART_RS485:BUART:rx_count_5\ ,
            count_4 => \UART_RS485:BUART:rx_count_4\ ,
            count_3 => \UART_RS485:BUART:rx_count_3\ ,
            count_2 => \UART_RS485:BUART:rx_count_2\ ,
            count_1 => \UART_RS485:BUART:rx_count_1\ ,
            count_0 => \UART_RS485:BUART:rx_count_0\ ,
            tc => \UART_RS485:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1101001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SD:SPI0:BSPIM:BitCounter\
        PORT MAP (
            clock => \SD:Net_19\ ,
            enable => \SD:SPI0:BSPIM:cnt_enable\ ,
            count_6 => \SD:SPI0:BSPIM:count_6\ ,
            count_5 => \SD:SPI0:BSPIM:count_5\ ,
            count_4 => \SD:SPI0:BSPIM:count_4\ ,
            count_3 => \SD:SPI0:BSPIM:count_3\ ,
            count_2 => \SD:SPI0:BSPIM:count_2\ ,
            count_1 => \SD:SPI0:BSPIM:count_1\ ,
            count_0 => \SD:SPI0:BSPIM:count_0\ ,
            tc => \SD:SPI0:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_RS485:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_RS485_RX
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_CYCLES
        PORT MAP (
            interrupt => Net_345 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   23 :   25 :   48 : 47.92 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :   56 :  136 :  192 : 29.17 %
  Unique P-terms              :  112 :  272 :  384 : 29.17 %
  Total P-terms               :  134 :      :      :        
  Datapath Cells              :    9 :   15 :   24 : 37.50 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    4 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    9 :   15 :   24 : 37.50 %
    Control Registers         :    7 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.190ms
Tech Mapping phase: Elapsed time ==> 0s.250ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(15)][IoId=(5)] : CLK_RTC(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : CS_RTC(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : FTDI_ENABLE(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : LED_GREEN(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : LED_RED(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : MISO_RTC(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : MOSI_RTC(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : RS485_CTS(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : RS485_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : RS485_TX(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RS_485_EN(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : TOAST_1A(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : TOAST_1B(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : TOAST_2A(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : TOAST_2B(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : TOAST_3A(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : TOAST_3B(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : TOAST_4A(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : TOAST_4B(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : \SD:SPI0_CS(0)\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : \SD:miso0(0)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \SD:mosi0(0)\ (fixed)
IO_2@[IOP=(15)][IoId=(2)] : \SD:sclk0(0)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.210ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   25 :   23 :   48 :  52.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.64
                   Pterms :            4.80
               Macrocells :            2.24
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.079ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         13 :      10.31 :       4.31
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_break_detect\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_break_detect\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + \UART_RS485:BUART:rx_state_2_split\
        );
        Output = \UART_RS485:BUART:rx_state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_status_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
        );
        Output = \UART_RS485:BUART:rx_status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\BLINK_05HZ:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLINK_05HZ:PWMUDB:control_7\ * Net_3925
        );
        Output = \BLINK_05HZ:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_fifonotempty\ * 
              \UART_RS485:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RS485:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_6987 ,
        cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\ ,
        cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\ ,
        chain_out => \BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\BLINK_CTRL_EN:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \BLINK_CTRL_EN:control_7\ ,
        control_6 => \BLINK_CTRL_EN:control_6\ ,
        control_5 => \BLINK_CTRL_EN:control_5\ ,
        control_4 => \BLINK_CTRL_EN:control_4\ ,
        control_3 => \BLINK_CTRL_EN:control_3\ ,
        control_2 => \BLINK_CTRL_EN:control_2\ ,
        control_1 => Net_5930 ,
        control_0 => Net_3925 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =RS485_RX(0)_SYNC
    PORT MAP (
        in => Net_6196 ,
        out => Net_6196_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_3264 ,
        out => Net_3240 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_10392, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_3:PWMUDB:cmp2_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_3:PWMUDB:cmp2_less\
        );
        Output = Net_10392 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_last\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_RS485:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => \UART_RS485:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_RS485:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_RS485:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_RS485:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_RS485:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_RS485:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_124 ,
        status_5 => \UART_RS485:BUART:rx_status_5\ ,
        status_4 => \UART_RS485:BUART:rx_status_4\ ,
        status_3 => \UART_RS485:BUART:rx_status_3\ ,
        status_1 => \UART_RS485:BUART:rx_status_1\ ,
        interrupt => Net_6117 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MY_TIMER_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MY_TIMER_REG:control_7\ ,
        control_6 => \MY_TIMER_REG:control_6\ ,
        control_5 => \MY_TIMER_REG:control_5\ ,
        control_4 => \MY_TIMER_REG:control_4\ ,
        control_3 => \MY_TIMER_REG:control_3\ ,
        control_2 => \MY_TIMER_REG:control_2\ ,
        control_1 => \MY_TIMER_REG:control_1\ ,
        control_0 => Net_4386 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_state_3\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\SD:SPI0:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SD:Net_19\ ,
        status_6 => \SD:SPI0:BSPIM:rx_status_6\ ,
        status_5 => \SD:SPI0:BSPIM:rx_status_5\ ,
        status_4 => \SD:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RESET_FF:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RESET_FF:control_7\ ,
        control_6 => \RESET_FF:control_6\ ,
        control_5 => \RESET_FF:control_5\ ,
        control_4 => \RESET_FF:control_4\ ,
        control_3 => \RESET_FF:control_3\ ,
        control_2 => \RESET_FF:control_2\ ,
        control_1 => \RESET_FF:control_1\ ,
        control_0 => Net_3334 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_fifo_notfull\
        );
        Output = \UART_RS485:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_load_fifo\ * 
              \UART_RS485:BUART:rx_fifofull\
        );
        Output = \UART_RS485:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_RS485:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => \UART_RS485:BUART:rx_state_1\ ,
        cs_addr_1 => \UART_RS485:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_RS485:BUART:rx_bitclk_enable\ ,
        route_si => Net_6196_SYNCOUT ,
        f0_load => \UART_RS485:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_RS485:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_RS485:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\BLINK_05HZ:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_6987 ,
        control_7 => \BLINK_05HZ:PWMUDB:control_7\ ,
        control_6 => \BLINK_05HZ:PWMUDB:control_6\ ,
        control_5 => \BLINK_05HZ:PWMUDB:control_5\ ,
        control_4 => \BLINK_05HZ:PWMUDB:control_4\ ,
        control_3 => \BLINK_05HZ:PWMUDB:control_3\ ,
        control_2 => \BLINK_05HZ:PWMUDB:control_2\ ,
        control_1 => \BLINK_05HZ:PWMUDB:control_1\ ,
        control_0 => \BLINK_05HZ:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_2627, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:txn\
        );
        Output = Net_2627 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:txn\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_1\ * 
              !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\ * 
              !\UART_RS485:BUART:tx_counter_dp\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_count_2\ * !\UART_RS485:BUART:rx_count_1\ * 
              !\UART_RS485:BUART:rx_count_0\
        );
        Output = \UART_RS485:BUART:rx_bitclk_enable\ (fanout=10)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RS485:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_6020, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = Net_6020 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_MOTORS_3:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2334 ,
        cs_addr_2 => \PWM_MOTORS_3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_MOTORS:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_MOTORS_3:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_MOTORS_3:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_MOTORS_3:PWMUDB:tc_i\ ,
        ce1_comb => \PWM_MOTORS_3:PWMUDB:cmp2_eq\ ,
        cl1_comb => \PWM_MOTORS_3:PWMUDB:cmp2_less\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_RS485:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_124 ,
        load => \UART_RS485:BUART:rx_counter_load\ ,
        count_6 => \UART_RS485:BUART:rx_count_6\ ,
        count_5 => \UART_RS485:BUART:rx_count_5\ ,
        count_4 => \UART_RS485:BUART:rx_count_4\ ,
        count_3 => \UART_RS485:BUART:rx_count_3\ ,
        count_2 => \UART_RS485:BUART:rx_count_2\ ,
        count_1 => \UART_RS485:BUART:rx_count_1\ ,
        count_0 => \UART_RS485:BUART:rx_count_0\ ,
        tc => \UART_RS485:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1101001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              !\UART_RS485:BUART:tx_fifo_empty\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_fifo_empty\ * 
              !\UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=cy_srff_1, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cy_srff_1 * !Net_3334
            + Net_3240 * !Net_3334
        );
        Output = cy_srff_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_0 => \UART_RS485:BUART:counter_load_not\ ,
        ce0_reg => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_RS485:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_RS485:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_124 ,
        status_3 => \UART_RS485:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_RS485:BUART:tx_status_2\ ,
        status_1 => \UART_RS485:BUART:tx_fifo_empty\ ,
        status_0 => \UART_RS485:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_5579, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLINK_05HZ:PWMUDB:runmode_enable\ * 
              \BLINK_05HZ:PWMUDB:cmp1_eq\
            + \BLINK_05HZ:PWMUDB:runmode_enable\ * 
              \BLINK_05HZ:PWMUDB:cmp1_less\
        );
        Output = Net_5579 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_7353, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5579 * !Net_7694
        );
        Output = Net_7353 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_7325, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5579 * !Net_7450 * !Net_7667
        );
        Output = Net_7325 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_7667, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLINK_25HZ:PWMUDB:runmode_enable\ * 
              \BLINK_25HZ:PWMUDB:cmp1_eq\
            + \BLINK_25HZ:PWMUDB:runmode_enable\ * 
              \BLINK_25HZ:PWMUDB:cmp1_less\
        );
        Output = Net_7667 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BLINK_25HZ:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5930 * \BLINK_25HZ:PWMUDB:control_7\
        );
        Output = \BLINK_25HZ:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_6987 ,
        cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\ ,
        cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\ ,
        ce0_comb => \BLINK_05HZ:PWMUDB:cmp1_eq\ ,
        cl0_comb => \BLINK_05HZ:PWMUDB:cmp1_less\ ,
        z0_comb => \BLINK_05HZ:PWMUDB:tc_i\ ,
        chain_in => \BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\LED_CTRL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LED_CTRL:control_7\ ,
        control_6 => \LED_CTRL:control_6\ ,
        control_5 => \LED_CTRL:control_5\ ,
        control_4 => \LED_CTRL:control_4\ ,
        control_3 => \LED_CTRL:control_3\ ,
        control_2 => \LED_CTRL:control_2\ ,
        control_1 => Net_7694 ,
        control_0 => Net_7450 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_4\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_3\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_2\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_1\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              !\SD:SPI0:BSPIM:count_0\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\ * \SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              \SD:SPI0:BSPIM:mosi_from_dp\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SD:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\SD:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_6987 ,
        cs_addr_2 => \BLINK_25HZ:PWMUDB:tc_i\ ,
        cs_addr_1 => \BLINK_25HZ:PWMUDB:runmode_enable\ ,
        ce0_comb => \BLINK_25HZ:PWMUDB:cmp1_eq\ ,
        cl0_comb => \BLINK_25HZ:PWMUDB:cmp1_less\ ,
        z0_comb => \BLINK_25HZ:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SD:SPI0:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SD:Net_19\ ,
        status_4 => \SD:SPI0:BSPIM:tx_status_4\ ,
        status_3 => \SD:SPI0:BSPIM:load_rx_data\ ,
        status_2 => \SD:SPI0:BSPIM:tx_status_2\ ,
        status_1 => \SD:SPI0:BSPIM:tx_status_1\ ,
        status_0 => \SD:SPI0:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\SD:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\ * \SD:SPI0:BSPIM:rx_status_4\
        );
        Output = \SD:SPI0:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\
        );
        Output = \SD:SPI0:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:mosi_from_dp\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SD:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \SD:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\SD:SPI0:BSPIM:BitCounter\
    PORT MAP (
        clock => \SD:Net_19\ ,
        enable => \SD:SPI0:BSPIM:cnt_enable\ ,
        count_6 => \SD:SPI0:BSPIM:count_6\ ,
        count_5 => \SD:SPI0:BSPIM:count_5\ ,
        count_4 => \SD:SPI0:BSPIM:count_4\ ,
        count_3 => \SD:SPI0:BSPIM:count_3\ ,
        count_2 => \SD:SPI0:BSPIM:count_2\ ,
        count_1 => \SD:SPI0:BSPIM:count_1\ ,
        count_0 => \SD:SPI0:BSPIM:count_0\ ,
        tc => \SD:SPI0:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SD:SPI0:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:ld_ident\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              \SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:tx_status_1\
        );
        Output = \SD:SPI0:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD:SPI0:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:tx_status_1\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD:SPI0:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * \SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:ld_ident\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SD:SPI0:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              \SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * \SD:SPI0:BSPIM:count_2\ * 
              \SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:tx_status_1\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD:SPI0:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
        );
        Output = \SD:SPI0:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SD:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SD:SPI0:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SD:Net_19\ ,
        cs_addr_2 => \SD:SPI0:BSPIM:state_2\ ,
        cs_addr_1 => \SD:SPI0:BSPIM:state_1\ ,
        cs_addr_0 => \SD:SPI0:BSPIM:state_0\ ,
        route_si => \SD:Net_16\ ,
        f1_load => \SD:SPI0:BSPIM:load_rx_data\ ,
        so_comb => \SD:SPI0:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SD:SPI0:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SD:SPI0:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SD:SPI0:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SD:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\BLINK_25HZ:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_6987 ,
        control_7 => \BLINK_25HZ:PWMUDB:control_7\ ,
        control_6 => \BLINK_25HZ:PWMUDB:control_6\ ,
        control_5 => \BLINK_25HZ:PWMUDB:control_5\ ,
        control_4 => \BLINK_25HZ:PWMUDB:control_4\ ,
        control_3 => \BLINK_25HZ:PWMUDB:control_3\ ,
        control_2 => \BLINK_25HZ:PWMUDB:control_2\ ,
        control_1 => \BLINK_25HZ:PWMUDB:control_1\ ,
        control_0 => \BLINK_25HZ:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SD:Net_10\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
            + !\SD:SPI0:BSPIM:state_0\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SD:Net_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD:Net_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\ * 
              !\SD:Net_1\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:Net_1\
        );
        Output = \SD:Net_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SD:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp_reg\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\
            + !\SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:mosi_hs_reg\
            + !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SD:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SD:SPI0:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:cnt_enable\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:cnt_enable\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:cnt_enable\
        );
        Output = \SD:SPI0:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\FF_STATUS:sts:sts_reg\
    PORT MAP (
        status_0 => cy_srff_1 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SD:Net_22\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * \SD:Net_22\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:Net_22\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_9969, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_less\
        );
        Output = Net_9969 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_MOTORS:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10289
        );
        Output = \PWM_MOTORS:PWMUDB:runmode_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_10345, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp2_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp2_less\
        );
        Output = Net_10345 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_10382, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_3:PWMUDB:cmp1_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS_3:PWMUDB:cmp1_less\
        );
        Output = Net_10382 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2334 ,
        cs_addr_2 => \PWM_MOTORS:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_MOTORS:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_MOTORS:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_MOTORS:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_MOTORS:PWMUDB:tc_i\ ,
        ce1_comb => \PWM_MOTORS:PWMUDB:cmp2_eq\ ,
        cl1_comb => \PWM_MOTORS:PWMUDB:cmp2_less\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MOTOR_ON_OFF_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MOTOR_ON_OFF_1:control_7\ ,
        control_6 => \MOTOR_ON_OFF_1:control_6\ ,
        control_5 => \MOTOR_ON_OFF_1:control_5\ ,
        control_4 => \MOTOR_ON_OFF_1:control_4\ ,
        control_3 => \MOTOR_ON_OFF_1:control_3\ ,
        control_2 => \MOTOR_ON_OFF_1:control_2\ ,
        control_1 => \MOTOR_ON_OFF_1:control_1\ ,
        control_0 => Net_10289 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_CYCLES
        PORT MAP (
            interrupt => Net_345 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ISR_RS485_RX
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\UART_RS485:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = TOAST_4A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TOAST_4A(0)__PA ,
        pin_input => Net_10392 ,
        pad => TOAST_4A(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TOAST_4B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TOAST_4B(0)__PA ,
        pad => TOAST_4B(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \SD:mosi0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SD:mosi0(0)\__PA ,
        pin_input => \SD:Net_10\ ,
        pad => \SD:mosi0(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = TOAST_2A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TOAST_2A(0)__PA ,
        pin_input => Net_10345 ,
        pad => TOAST_2A(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = FTDI_ENABLE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FTDI_ENABLE(0)__PA ,
        pad => FTDI_ENABLE(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = TOAST_2B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TOAST_2B(0)__PA ,
        pad => TOAST_2B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RS485_CTS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_CTS(0)__PA ,
        pad => RS485_CTS(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = TOAST_1A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TOAST_1A(0)__PA ,
        pin_input => Net_9969 ,
        pad => TOAST_1A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = TOAST_1B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TOAST_1B(0)__PA ,
        pad => TOAST_1B(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = \SD:miso0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SD:miso0(0)\__PA ,
        fb => \SD:Net_16\ ,
        pad => \SD:miso0(0)_PAD\ );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_RED(0)__PA ,
        pin_input => Net_7325 ,
        pad => LED_RED(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_GREEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_GREEN(0)__PA ,
        pin_input => Net_7353 ,
        pad => LED_GREEN(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = MISO_RTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO_RTC(0)__PA ,
        pad => MISO_RTC(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MOSI_RTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI_RTC(0)__PA ,
        pad => MOSI_RTC(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RS_485_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS_485_EN(0)__PA ,
        pin_input => Net_6020 ,
        pad => RS_485_EN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RS485_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_RX(0)__PA ,
        fb => Net_6196 ,
        pad => RS485_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RS485_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_TX(0)__PA ,
        pin_input => Net_2627 ,
        pad => RS485_TX(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = TOAST_3A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TOAST_3A(0)__PA ,
        pin_input => Net_10382 ,
        pad => TOAST_3A(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = TOAST_3B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TOAST_3B(0)__PA ,
        pad => TOAST_3B(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \SD:sclk0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SD:sclk0(0)\__PA ,
        pin_input => \SD:Net_22\ ,
        pad => \SD:sclk0(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \SD:SPI0_CS(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SD:SPI0_CS(0)\__PA ,
        pad => \SD:SPI0_CS(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CS_RTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS_RTC(0)__PA ,
        pad => CS_RTC(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CLK_RTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CLK_RTC(0)__PA ,
        pad => CLK_RTC(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_124 ,
            dclk_0 => Net_124_local ,
            dclk_glb_1 => \SD:Net_19\ ,
            dclk_1 => \SD:Net_19_local\ ,
            dclk_glb_2 => Net_2334 ,
            dclk_2 => Net_2334_local ,
            dclk_glb_3 => Net_4387 ,
            dclk_3 => Net_4387_local ,
            dclk_glb_4 => Net_6987 ,
            dclk_4 => Net_6987_local ,
            dclk_glb_5 => Net_2711 ,
            dclk_5 => Net_2711_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\CYCLES_TIMER:TimerHW\
        PORT MAP (
            clock => Net_2711 ,
            enable => __ONE__ ,
            tc => Net_345 ,
            cmp => \CYCLES_TIMER:Net_261\ ,
            irq => \CYCLES_TIMER:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\MY_TIMER:TimerHW\
        PORT MAP (
            clock => Net_4387 ,
            enable => __ONE__ ,
            timer_reset => Net_4386 ,
            tc => \MY_TIMER:Net_51\ ,
            cmp => \MY_TIMER:Net_261\ ,
            irq => \MY_TIMER:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\PACER_TIMER:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => Net_3264 ,
            cmp => \PACER_TIMER:Net_261\ ,
            irq => \PACER_TIMER:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+----------------
   0 |   4 |     * |      NONE |         CMOS_OUT |     TOAST_4A(0) | In(Net_10392)
     |   5 |     * |      NONE |         CMOS_OUT |     TOAST_4B(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |   \SD:mosi0(0)\ | In(\SD:Net_10\)
-----+-----+-------+-----------+------------------+-----------------+----------------
   1 |   0 |     * |      NONE |         CMOS_OUT |     TOAST_2A(0) | In(Net_10345)
     |   2 |     * |      NONE |         CMOS_OUT |  FTDI_ENABLE(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |     TOAST_2B(0) | 
     |   4 |     * |      NONE |    RES_PULL_DOWN |    RS485_CTS(0) | 
-----+-----+-------+-----------+------------------+-----------------+----------------
   2 |   6 |     * |      NONE |         CMOS_OUT |     TOAST_1A(0) | In(Net_9969)
     |   7 |     * |      NONE |         CMOS_OUT |     TOAST_1B(0) | 
-----+-----+-------+-----------+------------------+-----------------+----------------
   3 |   6 |     * |      NONE |     HI_Z_DIGITAL |   \SD:miso0(0)\ | FB(\SD:Net_16\)
-----+-----+-------+-----------+------------------+-----------------+----------------
  12 |   0 |     * |      NONE |         CMOS_OUT |      LED_RED(0) | In(Net_7325)
     |   1 |     * |      NONE |         CMOS_OUT |    LED_GREEN(0) | In(Net_7353)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |     MISO_RTC(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |     MOSI_RTC(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |    RS_485_EN(0) | In(Net_6020)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |     RS485_RX(0) | FB(Net_6196)
     |   7 |     * |      NONE |         CMOS_OUT |     RS485_TX(0) | In(Net_2627)
-----+-----+-------+-----------+------------------+-----------------+----------------
  15 |   0 |     * |      NONE |         CMOS_OUT |     TOAST_3A(0) | In(Net_10382)
     |   1 |     * |      NONE |         CMOS_OUT |     TOAST_3B(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |   \SD:sclk0(0)\ | In(\SD:Net_22\)
     |   3 |     * |      NONE |         CMOS_OUT | \SD:SPI0_CS(0)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |       CS_RTC(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |      CLK_RTC(0) | 
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.079ms
Digital Placement phase: Elapsed time ==> 1s.694ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Toast_r.vh2" --pcf-path "Toast.pco" --des-name "Toast" --dsf-path "Toast.dsf" --sdc-path "Toast.sdc" --lib-path "Toast_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.209ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.404ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.069ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Toast_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.430ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.219ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.579ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.579ms
API generation phase: Elapsed time ==> 1s.973ms
Dependency generation phase: Elapsed time ==> 0s.009ms
Cleanup phase: Elapsed time ==> 0s.000ms
