$date
	Sun Aug  6 08:54:58 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dff_test $end
$var wire 1 ! q $end
$var parameter 32 " STEP $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % rst $end
$scope module dff0 $end
$var wire 1 # CLK $end
$var wire 1 $ D $end
$var wire 1 % RST $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1111101000 "
$end
#0
$dumpvars
1%
1$
0#
0!
$end
#250
0%
#500
1!
1#
#1000
0#
#1250
0!
1%
#1500
1#
#2000
0#
#2500
1#
#3000
0#
#3500
1#
#4000
0#
#4450
0$
#4500
1#
#5000
0#
#5500
1#
#6000
0#
#6500
1#
#7000
0#
#7500
1#
#7550
1$
#8000
0#
#8500
1#
#9000
0#
#9500
1#
#10000
0#
#10500
1#
#11000
0#
#11500
1#
#11650
0$
#12000
0#
#12500
1#
#13000
0#
#13500
1#
#13650
