 module tb_MS_FF(  );
reg j,k,clk;
wire q,qb,tq;
MS_FF ms(j,k,clk,q,qb);
initial
clk=1'b0;
always #10 clk=!clk;
initial
begin
$monitor($time,"q=%d","qb=%d",q,qb);
j=1'b0; k=1'b0;
#30 j=1'b0; k=1'b1;
#30 j=1'b1; k=1'b0;
#30 j=1'b1; k=1'b1;
#30 $finish;
end  
endmodule
