$date
	Sun Aug 03 10:08:02 2025
$end
$version
	QuestaSim Version 10.2c
$end
$timescale
	1ns
$end

$scope module test $end
$var parameter 232 ! MEM $end
$var reg 1 " PCLK $end
$var reg 1 # PRESETn $end
$var reg 1 $ transfer $end
$var reg 1 % READ_WRITE $end
$var reg 9 & apb_write_paddr [8:0] $end
$var reg 8 ' apb_write_data [7:0] $end
$var reg 9 ( apb_read_paddr [8:0] $end
$var wire 1 ) apb_read_data_out [7] $end
$var wire 1 * apb_read_data_out [6] $end
$var wire 1 + apb_read_data_out [5] $end
$var wire 1 , apb_read_data_out [4] $end
$var wire 1 - apb_read_data_out [3] $end
$var wire 1 . apb_read_data_out [2] $end
$var wire 1 / apb_read_data_out [1] $end
$var wire 1 0 apb_read_data_out [0] $end
$var wire 1 1 PSLVERR $end
$var reg 8 2 data [7:0] $end
$var reg 8 3 expected [7:0] $end
$var integer 32 4 i $end
$var integer 32 5 j $end

$scope task Write_slave1 $end
$upscope $end

$scope task Write_slave2 $end
$upscope $end

$scope task Read_slave1 $end
$upscope $end

$scope task Read_slave2 $end
$upscope $end

$scope module dut_c $end
$var wire 1 6 PCLK $end
$var wire 1 7 PRESETn $end
$var wire 1 8 transfer $end
$var wire 1 9 READ_WRITE $end
$var wire 1 : apb_write_paddr [8] $end
$var wire 1 ; apb_write_paddr [7] $end
$var wire 1 < apb_write_paddr [6] $end
$var wire 1 = apb_write_paddr [5] $end
$var wire 1 > apb_write_paddr [4] $end
$var wire 1 ? apb_write_paddr [3] $end
$var wire 1 @ apb_write_paddr [2] $end
$var wire 1 A apb_write_paddr [1] $end
$var wire 1 B apb_write_paddr [0] $end
$var wire 1 C apb_write_data [7] $end
$var wire 1 D apb_write_data [6] $end
$var wire 1 E apb_write_data [5] $end
$var wire 1 F apb_write_data [4] $end
$var wire 1 G apb_write_data [3] $end
$var wire 1 H apb_write_data [2] $end
$var wire 1 I apb_write_data [1] $end
$var wire 1 J apb_write_data [0] $end
$var wire 1 K apb_read_paddr [8] $end
$var wire 1 L apb_read_paddr [7] $end
$var wire 1 M apb_read_paddr [6] $end
$var wire 1 N apb_read_paddr [5] $end
$var wire 1 O apb_read_paddr [4] $end
$var wire 1 P apb_read_paddr [3] $end
$var wire 1 Q apb_read_paddr [2] $end
$var wire 1 R apb_read_paddr [1] $end
$var wire 1 S apb_read_paddr [0] $end
$var wire 1 1 PSLVERR $end
$var wire 1 ) apb_read_data_out [7] $end
$var wire 1 * apb_read_data_out [6] $end
$var wire 1 + apb_read_data_out [5] $end
$var wire 1 , apb_read_data_out [4] $end
$var wire 1 - apb_read_data_out [3] $end
$var wire 1 . apb_read_data_out [2] $end
$var wire 1 / apb_read_data_out [1] $end
$var wire 1 0 apb_read_data_out [0] $end
$var wire 1 T PWDATA [7] $end
$var wire 1 U PWDATA [6] $end
$var wire 1 V PWDATA [5] $end
$var wire 1 W PWDATA [4] $end
$var wire 1 X PWDATA [3] $end
$var wire 1 Y PWDATA [2] $end
$var wire 1 Z PWDATA [1] $end
$var wire 1 [ PWDATA [0] $end
$var wire 1 \ PRDATA [7] $end
$var wire 1 ] PRDATA [6] $end
$var wire 1 ^ PRDATA [5] $end
$var wire 1 _ PRDATA [4] $end
$var wire 1 ` PRDATA [3] $end
$var wire 1 a PRDATA [2] $end
$var wire 1 b PRDATA [1] $end
$var wire 1 c PRDATA [0] $end
$var wire 1 d PRDATA1 [7] $end
$var wire 1 e PRDATA1 [6] $end
$var wire 1 f PRDATA1 [5] $end
$var wire 1 g PRDATA1 [4] $end
$var wire 1 h PRDATA1 [3] $end
$var wire 1 i PRDATA1 [2] $end
$var wire 1 j PRDATA1 [1] $end
$var wire 1 k PRDATA1 [0] $end
$var wire 1 l PRDATA2 [7] $end
$var wire 1 m PRDATA2 [6] $end
$var wire 1 n PRDATA2 [5] $end
$var wire 1 o PRDATA2 [4] $end
$var wire 1 p PRDATA2 [3] $end
$var wire 1 q PRDATA2 [2] $end
$var wire 1 r PRDATA2 [1] $end
$var wire 1 s PRDATA2 [0] $end
$var wire 1 t PADDR [8] $end
$var wire 1 u PADDR [7] $end
$var wire 1 v PADDR [6] $end
$var wire 1 w PADDR [5] $end
$var wire 1 x PADDR [4] $end
$var wire 1 y PADDR [3] $end
$var wire 1 z PADDR [2] $end
$var wire 1 { PADDR [1] $end
$var wire 1 | PADDR [0] $end
$var wire 1 } PREADY $end
$var wire 1 ~ PREADY1 $end
$var wire 1 !! PREADY2 $end
$var wire 1 "! PENABLE $end
$var wire 1 #! PSEL1 $end
$var wire 1 $! PSEL2 $end
$var wire 1 %! PWRITE $end

$scope module dut_mas $end
$var parameter 3 &! IDLE $end
$var parameter 3 '! SETUP $end
$var parameter 3 (! ENABLE $end
$var wire 1 : apb_write_paddr [8] $end
$var wire 1 ; apb_write_paddr [7] $end
$var wire 1 < apb_write_paddr [6] $end
$var wire 1 = apb_write_paddr [5] $end
$var wire 1 > apb_write_paddr [4] $end
$var wire 1 ? apb_write_paddr [3] $end
$var wire 1 @ apb_write_paddr [2] $end
$var wire 1 A apb_write_paddr [1] $end
$var wire 1 B apb_write_paddr [0] $end
$var wire 1 K apb_read_paddr [8] $end
$var wire 1 L apb_read_paddr [7] $end
$var wire 1 M apb_read_paddr [6] $end
$var wire 1 N apb_read_paddr [5] $end
$var wire 1 O apb_read_paddr [4] $end
$var wire 1 P apb_read_paddr [3] $end
$var wire 1 Q apb_read_paddr [2] $end
$var wire 1 R apb_read_paddr [1] $end
$var wire 1 S apb_read_paddr [0] $end
$var wire 1 C apb_write_data [7] $end
$var wire 1 D apb_write_data [6] $end
$var wire 1 E apb_write_data [5] $end
$var wire 1 F apb_write_data [4] $end
$var wire 1 G apb_write_data [3] $end
$var wire 1 H apb_write_data [2] $end
$var wire 1 I apb_write_data [1] $end
$var wire 1 J apb_write_data [0] $end
$var wire 1 \ PRDATA [7] $end
$var wire 1 ] PRDATA [6] $end
$var wire 1 ^ PRDATA [5] $end
$var wire 1 _ PRDATA [4] $end
$var wire 1 ` PRDATA [3] $end
$var wire 1 a PRDATA [2] $end
$var wire 1 b PRDATA [1] $end
$var wire 1 c PRDATA [0] $end
$var wire 1 7 PRESETn $end
$var wire 1 6 PCLK $end
$var wire 1 9 READ_WRITE $end
$var wire 1 8 transfer $end
$var wire 1 } PREADY $end
$var wire 1 #! PSEL1 $end
$var wire 1 $! PSEL2 $end
$var reg 1 )! PENABLE $end
$var reg 9 *! PADDR [8:0] $end
$var reg 1 +! PWRITE $end
$var reg 8 ,! PWDATA [7:0] $end
$var reg 8 -! apb_read_data_out [7:0] $end
$var wire 1 1 PSLVERR $end
$var reg 3 .! state [2:0] $end
$var reg 3 /! next_state [2:0] $end
$var reg 1 0! invalid_setup_error $end
$var reg 1 1! setup_error $end
$var reg 1 2! invalid_read_paddr $end
$var reg 1 3! invalid_write_paddr $end
$var reg 1 4! invalid_write_data $end
$upscope $end

$scope module dut1 $end
$var wire 1 6 PCLK $end
$var wire 1 7 PRESETn $end
$var wire 1 #! PSEL $end
$var wire 1 "! PENABLE $end
$var wire 1 %! PWRITE $end
$var wire 1 u PADDR [7] $end
$var wire 1 v PADDR [6] $end
$var wire 1 w PADDR [5] $end
$var wire 1 x PADDR [4] $end
$var wire 1 y PADDR [3] $end
$var wire 1 z PADDR [2] $end
$var wire 1 { PADDR [1] $end
$var wire 1 | PADDR [0] $end
$var wire 1 T PWDATA [7] $end
$var wire 1 U PWDATA [6] $end
$var wire 1 V PWDATA [5] $end
$var wire 1 W PWDATA [4] $end
$var wire 1 X PWDATA [3] $end
$var wire 1 Y PWDATA [2] $end
$var wire 1 Z PWDATA [1] $end
$var wire 1 [ PWDATA [0] $end
$var wire 1 d PRDATA1 [7] $end
$var wire 1 e PRDATA1 [6] $end
$var wire 1 f PRDATA1 [5] $end
$var wire 1 g PRDATA1 [4] $end
$var wire 1 h PRDATA1 [3] $end
$var wire 1 i PRDATA1 [2] $end
$var wire 1 j PRDATA1 [1] $end
$var wire 1 k PRDATA1 [0] $end
$var reg 1 5! PREADY $end
$var reg 8 6! reg_addr [7:0] $end
$upscope $end

$scope module dut2 $end
$var wire 1 6 PCLK $end
$var wire 1 7 PRESETn $end
$var wire 1 $! PSEL $end
$var wire 1 "! PENABLE $end
$var wire 1 %! PWRITE $end
$var wire 1 u PADDR [7] $end
$var wire 1 v PADDR [6] $end
$var wire 1 w PADDR [5] $end
$var wire 1 x PADDR [4] $end
$var wire 1 y PADDR [3] $end
$var wire 1 z PADDR [2] $end
$var wire 1 { PADDR [1] $end
$var wire 1 | PADDR [0] $end
$var wire 1 T PWDATA [7] $end
$var wire 1 U PWDATA [6] $end
$var wire 1 V PWDATA [5] $end
$var wire 1 W PWDATA [4] $end
$var wire 1 X PWDATA [3] $end
$var wire 1 Y PWDATA [2] $end
$var wire 1 Z PWDATA [1] $end
$var wire 1 [ PWDATA [0] $end
$var wire 1 l PRDATA2 [7] $end
$var wire 1 m PRDATA2 [6] $end
$var wire 1 n PRDATA2 [5] $end
$var wire 1 o PRDATA2 [4] $end
$var wire 1 p PRDATA2 [3] $end
$var wire 1 q PRDATA2 [2] $end
$var wire 1 r PRDATA2 [1] $end
$var wire 1 s PRDATA2 [0] $end
$var reg 1 7! PREADY $end
$var reg 8 8! reg_addr [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0#
0$
0%
bx &
bx '
bx (
bx 2
bx 3
x)!
bx *!
x+!
bx ,!
bx -!
bx .!
b1 /!
00!
01!
02!
03!
04!
05!
bx 6!
07!
bx 8!
b1 &!
b10 '!
b100 (!
b100001100111010001011110110100101101110011101000110010101101100010001100101000001000111010000010010111101000100010101100010111101110011011010010110110100101111011000110110100001100101011000110110101100101110011011010110010101101101 !
bx 4
bx 5
x0
x/
x.
x-
x,
x+
x*
x)
01
x[
xZ
xY
xX
xW
xV
xU
xT
xc
xb
xa
x`
x_
x^
x]
x\
xk
xj
xi
xh
xg
xf
xe
xd
xs
xr
xq
xp
xo
xn
xm
xl
x|
x{
xz
xy
xx
xw
xv
xu
xt
0}
0~
0!!
x"!
x#!
x$!
x%!
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
09
08
07
06
$end
#5
1"
16
1#
17
b1 .!
0$!
0#!
1+!
0)!
1%!
0"!
#10
0"
06
#15
1"
16
1$
18
b10 /!
#20
0"
06
#25
1"
16
b10 .!
x$!
x#!
14!
13!
11!
10!
b100 /!
11
01!
11!
#30
0"
06
#35
1"
16
b100 .!
01!
b1 /!
#40
0"
06
b0 4
#45
1"
16
b1 .!
0$!
0#!
04!
03!
00!
b10 /!
01
#50
0"
06
b0 2
b0 '
b0 &
0B
0A
0@
0?
0>
0=
0<
0;
0:
0J
0I
0H
0G
0F
0E
0D
0C
#55
1"
16
b10 .!
x$!
x#!
11!
10!
b0 *!
b0 ,!
b100 /!
11
0[
0Z
0Y
0X
0W
0V
0U
0T
0|
0{
0z
0y
0x
0w
0v
0u
0t
0$!
1#!
01!
00!
01
#60
0"
06
b1 4
#65
1"
16
b100 .!
1)!
1"!
15!
1~
1}
b10 /!
#70
0"
06
b1 2
b10 '
b1 &
1B
1I
#75
1"
16
b10 .!
11!
10!
0)!
b1 *!
b10 ,!
b100 /!
11
0"!
1Z
1|
05!
01!
00!
0~
01
0}
#80
0"
06
b10 4
#85
1"
16
b100 .!
1)!
1"!
15!
1~
1}
b10 /!
#90
0"
06
b10 2
b100 '
b10 &
0B
1A
0I
1H
#95
1"
16
b10 .!
11!
10!
0)!
b10 *!
b100 ,!
b100 /!
11
0"!
0Z
1Y
0|
1{
05!
01!
00!
0~
01
0}
#100
0"
06
b11 4
#105
1"
16
b100 .!
1)!
1"!
15!
1~
1}
b10 /!
#110
0"
06
b11 2
b110 '
b11 &
1B
1I
#115
1"
16
b10 .!
11!
10!
0)!
b11 *!
b110 ,!
b100 /!
11
0"!
1Z
1|
05!
01!
00!
0~
01
0}
#120
0"
06
b100 4
#125
1"
16
b100 .!
1)!
1"!
15!
1~
1}
b10 /!
#130
0"
06
b100 2
b1000 '
b100 &
0B
0A
1@
0I
0H
1G
#135
1"
16
b10 .!
11!
10!
0)!
b100 *!
b1000 ,!
b100 /!
11
0"!
0Z
0Y
1X
0|
0{
1z
05!
01!
00!
0~
01
0}
#140
0"
06
b101 4
#145
1"
16
b100 .!
1)!
1"!
15!
1~
1}
b10 /!
#150
0"
06
b101 2
b1010 '
b101 &
1B
1I
#155
1"
16
b10 .!
11!
10!
0)!
b101 *!
b1010 ,!
b100 /!
11
0"!
1Z
1|
05!
01!
00!
0~
01
0}
#160
0"
06
b110 4
#165
1"
16
b100 .!
1)!
1"!
15!
1~
1}
b10 /!
#170
0"
06
b110 2
b1100 '
b110 &
0B
1A
0I
1H
#175
1"
16
b10 .!
11!
10!
0)!
b110 *!
b1100 ,!
b100 /!
11
0"!
0Z
1Y
0|
1{
05!
01!
00!
0~
01
0}
#180
0"
06
b111 4
#185
1"
16
b100 .!
1)!
1"!
15!
1~
1}
b10 /!
#190
0"
06
b111 2
b1110 '
b111 &
1B
1I
#195
1"
16
b10 .!
11!
10!
0)!
b111 *!
b1110 ,!
b100 /!
11
0"!
1Z
1|
05!
01!
00!
0~
01
0}
#200
0"
06
b1000 4
#205
1"
16
b100 .!
1)!
1"!
15!
1~
1}
b10 /!
#210
0"
06
#215
1"
16
b10 .!
0)!
b100 /!
0"!
05!
0~
0}
#220
0"
06
#225
1"
16
b0 4
b100 .!
1)!
1"!
15!
1~
1}
b10 /!
#230
0"
06
b0 2
b100000000 &
b0 '
0I
0H
0G
0B
0A
0@
1:
#235
1"
16
b10 .!
11!
10!
0)!
b100000000 *!
b0 ,!
b100 /!
11
0"!
0Z
0Y
0X
0|
0{
0z
1t
1$!
0#!
0}
b1 /!
05!
01!
00!
0~
01
#240
0"
06
b1 4
#245
1"
16
b1 .!
0$!
b10 /!
#250
0"
06
b1 2
b100000001 &
b1 '
1J
1B
#255
1"
16
b10 .!
1$!
11!
10!
b100000001 *!
b1 ,!
b100 /!
11
1[
1|
01!
00!
01
#260
0"
06
b10 4
#265
1"
16
b100 .!
1)!
1"!
17!
1!!
1}
b10 /!
#270
0"
06
b10 2
b100000010 &
b10 '
0J
1I
0B
1A
#275
1"
16
b10 .!
11!
10!
0)!
b100000010 *!
b10 ,!
b100 /!
11
0"!
0[
1Z
0|
1{
07!
01!
00!
0!!
01
0}
#280
0"
06
b11 4
#285
1"
16
b100 .!
1)!
1"!
17!
1!!
1}
b10 /!
#290
0"
06
b11 2
b100000011 &
b11 '
1J
1B
#295
1"
16
b10 .!
11!
10!
0)!
b100000011 *!
b11 ,!
b100 /!
11
0"!
1[
1|
07!
01!
00!
0!!
01
0}
#300
0"
06
b100 4
#305
1"
16
b100 .!
1)!
1"!
17!
1!!
1}
b10 /!
#310
0"
06
b100 2
b100000100 &
b100 '
0J
0I
1H
0B
0A
1@
#315
1"
16
b10 .!
11!
10!
0)!
b100000100 *!
b100 ,!
b100 /!
11
0"!
0[
0Z
1Y
0|
0{
1z
07!
01!
00!
0!!
01
0}
#320
0"
06
b101 4
#325
1"
16
b100 .!
1)!
1"!
17!
1!!
1}
b10 /!
#330
0"
06
b101 2
b100000101 &
b101 '
1J
1B
#335
1"
16
b10 .!
11!
10!
0)!
b100000101 *!
b101 ,!
b100 /!
11
0"!
1[
1|
07!
01!
00!
0!!
01
0}
#340
0"
06
b110 4
#345
1"
16
b100 .!
1)!
1"!
17!
1!!
1}
b10 /!
#350
0"
06
b110 2
b100000110 &
b110 '
0J
1I
0B
1A
#355
1"
16
b10 .!
11!
10!
0)!
b100000110 *!
b110 ,!
b100 /!
11
0"!
0[
1Z
0|
1{
07!
01!
00!
0!!
01
0}
#360
0"
06
b111 4
#365
1"
16
b100 .!
1)!
1"!
17!
1!!
1}
b10 /!
#370
0"
06
b111 2
b100000111 &
b111 '
1J
1B
#375
1"
16
b10 .!
11!
10!
0)!
b100000111 *!
b111 ,!
b100 /!
11
0"!
1[
1|
07!
01!
00!
0!!
01
0}
#380
0"
06
b1000 4
#385
1"
16
b1110 &
b1001 '
0I
0H
1G
0B
1?
0:
11!
10!
11
b100 .!
01!
00!
1)!
b1 /!
01
1"!
17!
1!!
1}
b10 /!
#390
0"
06
#395
1"
16
b10 .!
11!
10!
0)!
b1110 *!
b1001 ,!
b100 /!
11
0"!
0Z
0Y
1X
0|
1y
0t
0$!
1#!
0}
b1 /!
07!
01!
00!
0!!
01
#400
0"
06
#405
1"
16
b10110 &
b100011 '
1I
0G
1E
0?
1>
11!
10!
11
b1 .!
0#!
01!
00!
b10 /!
01
#410
0"
06
#415
1"
16
b10 .!
1#!
11!
10!
b10110 *!
b100011 ,!
b100 /!
11
1Z
0X
1V
0y
1x
01!
00!
01
#420
0"
06
#425
1"
16
b100 .!
1)!
1"!
15!
1~
1}
b10 /!
#430
0"
06
#435
1"
16
1%
19
12!
10!
11
b10 .!
0#
0$
07
08
05!
02!
00!
b1 /!
0~
01
0}
#440
0"
06
#445
1"
16
1#
17
12!
10!
15!
11
1~
1}
0+!
0)!
bx *!
0%!
0"!
x|
x{
xz
xy
xx
xw
xv
xu
xt
x$!
x#!
x}
05!
11!
0~
0}
b1 .!
0$!
0#!
01!
02!
00!
01
#450
0"
06
#455
1"
16
1$
18
b10 /!
#460
0"
06
#465
1"
16
b10 .!
x$!
x#!
12!
11!
10!
b100 /!
11
01!
11!
#470
0"
06
#475
1"
16
b100 .!
01!
b1 /!
#480
0"
06
#485
1"
16
b0 5
b1 .!
0$!
0#!
02!
00!
b10 /!
01
#490
0"
06
b0 2
b0 (
0S
0R
0Q
0P
0O
0N
0M
0L
0K
#495
1"
16
b10 .!
x$!
x#!
11!
10!
b0 *!
b100 /!
11
0|
0{
0z
0y
0x
0w
0v
0u
0t
0$!
1#!
01!
00!
01
#500
0"
06
b1 5
#505
1"
16
b100 .!
1)!
1"!
15!
b0 6!
1~
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
1}
b10 /!
b0 -!
00
0/
0.
0-
0,
0+
0*
0)
#510
0"
06
b1 2
b1 (
1S
#515
1"
16
b10 .!
11!
10!
0)!
b1 *!
b100 /!
11
0"!
1|
05!
01!
00!
0~
01
0}
#520
0"
06
b10 5
#525
1"
16
b100 .!
1)!
1"!
15!
b1 6!
1~
1j
1b
1}
b10 /!
b10 -!
1/
#530
0"
06
b10 2
b10 (
0S
1R
#535
1"
16
b10 .!
11!
10!
0)!
b10 *!
b100 /!
11
0"!
0|
1{
05!
01!
00!
0~
01
0}
#540
0"
06
b11 5
#545
1"
16
b100 .!
1)!
1"!
15!
b10 6!
1~
0j
1i
0b
1a
1}
b10 /!
b100 -!
0/
1.
#550
0"
06
b11 2
b11 (
1S
#555
1"
16
b10 .!
11!
10!
0)!
b11 *!
b100 /!
11
0"!
1|
05!
01!
00!
0~
01
0}
#560
0"
06
b100 5
#565
1"
16
b100 .!
1)!
1"!
15!
b11 6!
1~
1j
1b
1}
b10 /!
b110 -!
1/
#570
0"
06
b100 2
b100 (
0S
0R
1Q
#575
1"
16
b10 .!
11!
10!
0)!
b100 *!
b100 /!
11
0"!
0|
0{
1z
05!
01!
00!
0~
01
0}
#580
0"
06
b101 5
#585
1"
16
b100 .!
1)!
1"!
15!
b100 6!
1~
0j
0i
1h
0b
0a
1`
1}
b10 /!
b1000 -!
0/
0.
1-
#590
0"
06
b101 2
b101 (
1S
#595
1"
16
b10 .!
11!
10!
0)!
b101 *!
b100 /!
11
0"!
1|
05!
01!
00!
0~
01
0}
#600
0"
06
b110 5
#605
1"
16
b100 .!
1)!
1"!
15!
b101 6!
1~
1j
1b
1}
b10 /!
b1010 -!
1/
#610
0"
06
b110 2
b110 (
0S
1R
#615
1"
16
b10 .!
11!
10!
0)!
b110 *!
b100 /!
11
0"!
0|
1{
05!
01!
00!
0~
01
0}
#620
0"
06
b111 5
#625
1"
16
b100 .!
1)!
1"!
15!
b110 6!
1~
0j
1i
0b
1a
1}
b10 /!
b1100 -!
0/
1.
#630
0"
06
b111 2
b111 (
1S
#635
1"
16
b10 .!
11!
10!
0)!
b111 *!
b100 /!
11
0"!
1|
05!
01!
00!
0~
01
0}
#640
0"
06
b1000 5
#645
1"
16
b0 5
b100 .!
1)!
1"!
15!
b111 6!
1~
1j
1b
1}
b10 /!
b1110 -!
1/
#650
0"
06
b0 2
b0 (
0S
0R
0Q
#655
1"
16
b10 .!
11!
10!
0)!
b0 *!
b100 /!
11
0"!
0|
0{
0z
05!
01!
00!
0~
01
0}
#660
0"
06
b1 5
#665
1"
16
b100 .!
1)!
1"!
15!
b0 6!
1~
0j
0i
0h
0b
0a
0`
1}
b10 /!
b0 -!
0/
0.
0-
#670
0"
06
b1 2
b1 (
1S
#675
1"
16
b10 .!
11!
10!
0)!
b1 *!
b100 /!
11
0"!
1|
05!
01!
00!
0~
01
0}
#680
0"
06
b10 5
#685
1"
16
b100 .!
1)!
1"!
15!
b1 6!
1~
1j
1b
1}
b10 /!
b10 -!
1/
#690
0"
06
b10 2
b10 (
0S
1R
#695
1"
16
b10 .!
11!
10!
0)!
b10 *!
b100 /!
11
0"!
0|
1{
05!
01!
00!
0~
01
0}
#700
0"
06
b11 5
#705
1"
16
b100 .!
1)!
1"!
15!
b10 6!
1~
0j
1i
0b
1a
1}
b10 /!
b100 -!
0/
1.
#710
0"
06
b11 2
b11 (
1S
#715
1"
16
b10 .!
11!
10!
0)!
b11 *!
b100 /!
11
0"!
1|
05!
01!
00!
0~
01
0}
#720
0"
06
b100 5
#725
1"
16
b100 .!
1)!
1"!
15!
b11 6!
1~
1j
1b
1}
b10 /!
b110 -!
1/
#730
0"
06
b100 2
b100 (
0S
0R
1Q
#735
1"
16
b10 .!
11!
10!
0)!
b100 *!
b100 /!
11
0"!
0|
0{
1z
05!
01!
00!
0~
01
0}
#740
0"
06
b101 5
#745
1"
16
b100 .!
1)!
1"!
15!
b100 6!
1~
0j
0i
1h
0b
0a
1`
1}
b10 /!
b1000 -!
0/
0.
1-
#750
0"
06
b101 2
b101 (
1S
#755
1"
16
b10 .!
11!
10!
0)!
b101 *!
b100 /!
11
0"!
1|
05!
01!
00!
0~
01
0}
#760
0"
06
b110 5
#765
1"
16
b100 .!
1)!
1"!
15!
b101 6!
1~
1j
1b
1}
b10 /!
b1010 -!
1/
#770
0"
06
b110 2
b110 (
0S
1R
#775
1"
16
b10 .!
11!
10!
0)!
b110 *!
b100 /!
11
0"!
0|
1{
05!
01!
00!
0~
01
0}
#780
0"
06
b111 5
#785
1"
16
b100 .!
1)!
1"!
15!
b110 6!
1~
0j
1i
0b
1a
1}
b10 /!
b1100 -!
0/
1.
#790
0"
06
b111 2
b111 (
1S
#795
1"
16
b10 .!
11!
10!
0)!
b111 *!
b100 /!
11
0"!
1|
05!
01!
00!
0~
01
0}
#800
0"
06
b1000 5
#805
1"
16
b100 .!
1)!
1"!
15!
b111 6!
1~
1j
1b
1}
b10 /!
b1110 -!
1/
#810
0"
06
#815
1"
16
b10 .!
0)!
b100 /!
0"!
05!
0~
0}
#820
0"
06
#825
1"
16
b0 5
b100 .!
1)!
1"!
15!
1~
1}
b10 /!
#830
0"
06
b0 2
b100000000 (
0S
0R
0Q
1K
#835
1"
16
b10 .!
11!
10!
0)!
b100000000 *!
b100 /!
11
0"!
0|
0{
0z
1t
1$!
0#!
xc
xb
xa
x`
x_
x^
x]
x\
0}
b1 /!
05!
01!
00!
0~
01
#840
0"
06
b1 5
#845
1"
16
b1 .!
0$!
b10 /!
#850
0"
06
b1 2
b100000001 (
1S
#855
1"
16
b10 .!
1$!
11!
10!
b100000001 *!
b100 /!
11
1|
01!
00!
01
#860
0"
06
b10 5
#865
1"
16
b100 .!
1)!
1"!
17!
b1 8!
1!!
1s
0r
0q
0p
0o
0n
0m
0l
1c
0b
0a
0`
0_
0^
0]
0\
1}
b10 /!
b1 -!
10
0/
0.
0-
#870
0"
06
b10 2
b100000010 (
0S
1R
#875
1"
16
b10 .!
11!
10!
0)!
b100000010 *!
b100 /!
11
0"!
0|
1{
07!
01!
00!
0!!
01
0}
#880
0"
06
b11 5
#885
1"
16
b100 .!
1)!
1"!
17!
b10 8!
1!!
0s
1r
0c
1b
1}
b10 /!
b10 -!
00
1/
#890
0"
06
b11 2
b100000011 (
1S
#895
1"
16
b10 .!
11!
10!
0)!
b100000011 *!
b100 /!
11
0"!
1|
07!
01!
00!
0!!
01
0}
#900
0"
06
b100 5
#905
1"
16
b100 .!
1)!
1"!
17!
b11 8!
1!!
1s
1c
1}
b10 /!
b11 -!
10
#910
0"
06
b100 2
b100000100 (
0S
0R
1Q
#915
1"
16
b10 .!
11!
10!
0)!
b100000100 *!
b100 /!
11
0"!
0|
0{
1z
07!
01!
00!
0!!
01
0}
#920
0"
06
b101 5
#925
1"
16
b100 .!
1)!
1"!
17!
b100 8!
1!!
0s
0r
1q
0c
0b
1a
1}
b10 /!
b100 -!
00
0/
1.
#930
0"
06
b101 2
b100000101 (
1S
#935
1"
16
b10 .!
11!
10!
0)!
b100000101 *!
b100 /!
11
0"!
1|
07!
01!
00!
0!!
01
0}
#940
0"
06
b110 5
#945
1"
16
b100 .!
1)!
1"!
17!
b101 8!
1!!
1s
1c
1}
b10 /!
b101 -!
10
#950
0"
06
b110 2
b100000110 (
0S
1R
#955
1"
16
b10 .!
11!
10!
0)!
b100000110 *!
b100 /!
11
0"!
0|
1{
07!
01!
00!
0!!
01
0}
#960
0"
06
b111 5
#965
1"
16
b100 .!
1)!
1"!
17!
b110 8!
1!!
0s
1r
0c
1b
1}
b10 /!
b110 -!
00
1/
#970
0"
06
b111 2
b100000111 (
1S
#975
1"
16
b10 .!
11!
10!
0)!
b100000111 *!
b100 /!
11
0"!
1|
07!
01!
00!
0!!
01
0}
#980
0"
06
b1000 5
#985
1"
16
b100 .!
1)!
1"!
17!
b111 8!
1!!
1s
1c
1}
b10 /!
b111 -!
10
#990
0"
06
#995
1"
16
b10 .!
0)!
b100 /!
0"!
07!
0!!
0}
#1000
0"
06
#1005
1"
16
b101101 (
0R
1P
1N
0K
11!
10!
11
b100 .!
01!
00!
1)!
b1 /!
01
1"!
17!
1!!
1}
b10 /!
#1010
0"
06
#1015
1"
16
b10 .!
11!
10!
0)!
b101101 *!
b100 /!
11
0"!
0{
1y
1w
0t
0$!
1#!
0c
1`
0}
b1 /!
07!
01!
00!
0!!
01
#1020
0"
06
#1025
1"
16
b1 .!
0#!
b10 /!
#1030
0"
06
#1035
1"
16
b10 .!
1#!
b100 /!
#1040
0"
06
#1045
1"
16
