d ../cf_lib/edk/pcores/ pcores/ \
    adi_common_v1_00_a/hdl/verilog/mem.v \
    adi_common_v1_00_a/hdl/verilog/ad_csc_1_mul.v \
    adi_common_v1_00_a/hdl/verilog/ad_csc_1_add.v \
    adi_common_v1_00_a/hdl/verilog/ad_csc_1.v \
    adi_common_v1_00_a/hdl/verilog/ad_csc_RGB2CrYCb.v \
    adi_common_v1_00_a/hdl/verilog/ad_ss_444to422.v \
    adi_common_v1_00_a/hdl/verilog/up_axi.v \
    adi_common_v1_00_a/hdl/verilog/up_hdmi_tx.v

d ../cf_lib/edk/pcores/ pcores/ \
    axi_hdmi_tx_v1_00_a/data/axi_hdmi_tx_v2_1_0.mpd \
    axi_hdmi_tx_v1_00_a/data/axi_hdmi_tx_v2_1_0.pao \
    axi_hdmi_tx_v1_00_a/data/axi_hdmi_tx_v2_1_0.pao \
    axi_hdmi_tx_v1_00_a/hdl/verilog/axi_hdmi_tx_core.v \
    axi_hdmi_tx_v1_00_a/hdl/verilog/axi_hdmi_tx.v \
	axi_hdmi_tx_v1_00_a/hdl/verilog/axi_hdmi_tx_vdma.v

