
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.25+1 (git sha1 d3216593d, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: adder.sv
Parsing formal SystemVerilog input from `adder.sv' to AST representation.
Storing AST representation for module `$abstract\adder'.
Storing AST representation for module `$abstract\adder_synth'.
Storing AST representation for module `$abstract\yosys_adder'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_synth'.
Generating RTLIL representation for module `\adder_synth'.

2.2.1. Analyzing design hierarchy..
Top module:  \adder_synth

2.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\yosys_adder'.
Generating RTLIL representation for module `\yosys_adder'.

2.2.3. Analyzing design hierarchy..
Top module:  \adder_synth
Used module:     \yosys_adder

2.2.4. Analyzing design hierarchy..
Top module:  \adder_synth
Used module:     \yosys_adder
Removing unused module `$abstract\yosys_adder'.
Removing unused module `$abstract\adder_synth'.
Removing unused module `$abstract\adder'.
Removed 3 unused modules.
Module adder_synth directly or indirectly contains formal properties -> setting "keep" attribute.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).

2.3.5. Executing PROC_ARST pass (detect async resets in processes).

2.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

2.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.3.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder_synth.
Optimizing module yosys_adder.
<suppressed ~5 debug messages>

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder_synth.
Optimizing module yosys_adder.

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder_synth..
Finding unused cells or wires in module \yosys_adder..
Removed 1 unused cells and 48 unused wires.
<suppressed ~2 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
Checking module adder_synth...
Checking module yosys_adder...
Found and reported 0 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder_synth.
Optimizing module yosys_adder.

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder_synth'.
Finding identical cells in module `\yosys_adder'.
Removed a total of 0 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adder_synth..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \yosys_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adder_synth.
  Optimizing cells in module \yosys_adder.
Performed a total of 0 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder_synth'.
Finding identical cells in module `\yosys_adder'.
Removed a total of 0 cells.

2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder_synth..
Finding unused cells or wires in module \yosys_adder..

2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder_synth.
Optimizing module yosys_adder.

2.7.8. Finished OPT passes. (There is nothing left to do.)

2.8. Executing WREDUCE pass (reducing word size of cells).

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder_synth..
Finding unused cells or wires in module \yosys_adder..

2.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder_synth.
Optimizing module yosys_adder.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder_synth'.
Finding identical cells in module `\yosys_adder'.
Removed a total of 0 cells.

2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder_synth..
Finding unused cells or wires in module \yosys_adder..

2.11.4. Finished fast OPT passes.

2.12. Printing statistics.

=== adder_synth ===

   Number of wires:                 10
   Number of wire bits:             39
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                            3
     $assert                         2
     $eq                             2
     $sub                            1
     yosys_adder                     1

=== yosys_adder ===

   Number of wires:                 59
   Number of wire bits:             72
   Number of public wires:          40
   Number of public wire bits:      53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 60
     $and                           15
     $not                           22
     $or                             8
     $xor                           15

=== design hierarchy ===

   adder_synth                       1
     yosys_adder                     1

   Number of wires:                 69
   Number of wire bits:            111
   Number of public wires:          44
   Number of public wire bits:      70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 68
     $add                            3
     $and                           15
     $assert                         2
     $eq                             2
     $not                           22
     $or                             8
     $sub                            1
     $xor                           15

2.13. Executing CHECK pass (checking for obvious problems).
Checking module adder_synth...
Checking module yosys_adder...
Found and reported 0 problems.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \adder_synth
Used module:     \yosys_adder

3.2. Analyzing design hierarchy..
Top module:  \adder_synth
Used module:     \yosys_adder
Removed 0 unused modules.
Module adder_synth directly or indirectly contains formal properties -> setting "keep" attribute.

4. Executing jny backend.

5. Executing RTLIL backend.
Output filename: ../model/design.il

End of script. Logfile hash: 63912c851f, CPU: user 0.03s system 0.02s, MEM: 11.18 MB peak
Yosys 0.25+1 (git sha1 d3216593d, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 52% 5x opt_expr (0 sec), 13% 4x opt_clean (0 sec), ...
