
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	
Date:		Wed Jun 15 16:36:38 2022
Host:		cimeld105 (x86_64 w/Linux 2.6.32-754.35.1.el6.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB)
OS:		Red Hat Enterprise Linux Server release 6.10 (Santiago)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
rc_typ rc_best rc_worst
**WARN: (IMPLF-228):	 ANTENNAOUTPUTDIFFAREA is specified and will be
applied to any OUTPUT PIN or INOUT PIN without ANTENNADIFFAREA. This often
causes a mismatch between process antenna violations found in Innovus
(during routing or verification) and violations found by external physical
verification tools. This global defaulting mechanism is obsolete in LEF
5.5. The recommended solution is to remove ANTENNAOUTPUTDIFFAREA and add
ANTENNADIFFAREA to all OUTPUT or INOUT PINS in the MACROS in order to
avoid a mismatch in violations.
**WARN: (IMPLF-230):	 ANTENNAINOUTDIFFAREA is specified and will be
applied to any INOUT PIN without ANTENNADIFFAREA. This often causes a
mismatch between process antenna violations found in Innovus (during
routing or verification) and violations found by external physical
verification tools. This global defaulting mechanism is obsolete in
LEF 5.5. The recommended solution is to remove ANTENNAINOUTDIFFAREA
and add ANTENNADIFFAREA to all INOUT PINS in the MACROS in order to
avoid a mismatch in violations.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Loading view definition file from /calcul/zigbee_project_2/implem/pnr/PNR_TOP_ANTHO_NETLIST_4/WORK/dbs/prects_enc_netlist_4_WC.dat/viewDefinition.tcl
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD21' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD21' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD22' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD22' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD31' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD31' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD32' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD32' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI210' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI211' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2110' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2111' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2112' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI212' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI220' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI221' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI222' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI310' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI311' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI312' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7673)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7685)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7816)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7828)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7959)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7971)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8102)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8114)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8245)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8257)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8388)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8400)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8531)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8543)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8668)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8680)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8805)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8817)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8942)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8954)
*** End library_loading (cpu=0.02min, real=0.02min, mem=23.5M, fe_cpu=0.28min, fe_real=1.35min, fe_mem=550.5M) ***
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*** Netlist is unique.
**WARN: (IMPFP-3961):	The techSite 'corner_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'ioSite_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'blockSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'portCellSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
Set CTS cells: CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6 CLKIN8 CLKIN10 CLKIN12 CLKIN15 CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15
Loading preference file /calcul/zigbee_project_2/implem/pnr/PNR_TOP_ANTHO_NETLIST_4/WORK/dbs/prects_enc_netlist_4_WC.dat/gui.pref.tcl ...
**WARN: (IMPOPT-3602):	The specified path group name reset2cdr is not defined.
**WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
**WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
**WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
**WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
top_io
top_io
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
'set_default_switching_activity' finished successfully.
Loading path group file /calcul/zigbee_project_2/implem/pnr/PNR_TOP_ANTHO_NETLIST_4/WORK/dbs/prects_enc_netlist_4_WC.dat/mmmc/pathgroup.sdc ...
<CMD> setDrawView place
<CMD> pan -800.583 18.838
<CMD> pan 587.094 138.140
<CMD> group_path -name path_CTS_CORDIC -from t_op/u_cordic/mycordic/present_ANGLE_table_reg[4][0]/QN -to t_op/u_cordic/mycordic/present_ANGLE_table_reg[5][15]/D 
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> set_ccopt_property use_inverters auto
<CMD> set_ccopt_mode -cts_opt_type full
<CMD> setOptMode -usefulSkewCCOpt extreme
<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): setup_func_mode hold_func_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**WARN: (IMPCCOPT-4322):	No default Or cell family identified.
Type 'man IMPCCOPT-4322' for more detail.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> create_ccopt_clock_tree -name inClock -source io_inClock/Y -no_skew_group
Extracting original clock gating for inClock...
  clock_tree inClock contains 1297 sinks and 0 clock gates.
  Extraction for inClock complete.
Extracting original clock gating for inClock done.
<CMD> set_ccopt_property clock_period -pin io_inClock/Y 20
<CMD> create_ccopt_skew_group -name inClock/setup_func_mode -sources io_inClock/Y -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group inClock/setup_func_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group inClock/setup_func_mode inClock
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group inClock/setup_func_mode setup_func_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group inClock/setup_func_mode corner_max
<CMD> create_ccopt_skew_group -name inClock/hold_func_mode -sources io_inClock/Y -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group inClock/hold_func_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group inClock/hold_func_mode inClock
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group inClock/hold_func_mode hold_func_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group inClock/hold_func_mode corner_min
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=06/15 16:38:28, mem=822.8M)
Runtime...
(ccopt_design): CTS Engine: ccopt. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Estimated cell power/ground rail width = 1.625 um
Begin checking placement ... (start mem=969.5M, init mem=969.5M)
*info: Placed = 11257          (Fixed = 240)
*info: Unplaced = 0           
Placement Density:47.34%(1042259/2201472)
Placement Density (including fixed std cells):47.55%(1050995/2210208)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=969.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
Innovus will update I/O latencies
All good
Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
**WARN: (IMPCCOPT-1127):	The skew group default.inClock/setup_func_mode has been identified as a duplicate of: inClock/hold_func_mode
The skew group inClock/setup_func_mode has been identified as a duplicate of: inClock/hold_func_mode, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=70441 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=11649  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 11606 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11606 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.975410e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1      10( 0.11%)       0( 0.00%)   ( 0.11%) 
[NR-eGR] Layer2       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       10( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.588983e+04um, number of vias: 35332
[NR-eGR] Layer2(MET2)(V) length: 3.753461e+05um, number of vias: 19698
[NR-eGR] Layer3(MET3)(H) length: 2.685676e+05um, number of vias: 264
[NR-eGR] Layer4(MET4)(V) length: 4.556498e+03um, number of vias: 0
[NR-eGR] Total length: 7.243599e+05um, number of vias: 55294
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.160605e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 969.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.26 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.3 real=0:00:00.3)
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Non-default CCOpt properties:
cluster_when_starting_skewing: 1 (default: false)
mini_not_full_band_size_factor: 0 (default: 100)
preferred_extra_space is set for at least one key
r2r_iterations: 5 (default: 1)
route_type is set for at least one key
useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree inClock:
Non-default CCOpt properties for clock tree inClock:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=510 numPGBlocks=1664 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Library trimming inverters in power domain auto-default and half-corner corner_max:setup.late removed 1 of 5 cells
  For power domain auto-default:
    Buffers:     CLKBU8 
    Inverters:   {CLKIN10 CLKIN8 CLKIN4 CLKIN2}
    Clock gates: DLSG1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 2561715.487um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
    Unshielded; Mask Constraint: 0; Source: route_type.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MET4/MET3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  For timing_corner corner_max:setup, late:
    Slew time target (leaf):    1.360ns
    Slew time target (trunk):   1.360ns
    Slew time target (top):     1.360ns (Note: no nets are considered top nets in this clock tree)
    Buffer unit delay for power domain auto-default:   0.523ns
    Buffer max distance for power domain auto-default: 1067.512um
  Fastest wire driving cells and distances for power domain auto-default:
    Buffer    : {lib_cell:CLKBU8, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=1067.512um, saturatedSlew=1.136ns, speed=1138.922um per ns, cellArea=85.245um^2 per 1000um}
    Inverter  : {lib_cell:CLKIN10, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=1188.138um, saturatedSlew=1.100ns, speed=1927.544um per ns, cellArea=76.590um^2 per 1000um}
    Clock gate: {lib_cell:DLSG1, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=81.458um, saturatedSlew=1.212ns, speed=97.426um per ns, cellArea=2681.136um^2 per 1000um}
Library Trimming done.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group inClock/hold_func_mode:
  Sources:                     pin io_inClock/Y
  Total number of sinks:       1297
  Delay constrained sinks:     1297
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner corner_max:setup.late:
  Skew target:                 0.523ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree inClock: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree inClock: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree inClock: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group inClock/hold_func_mode with 1297 clock sinks.

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------
Layer    Via Cell    Res.     Cap.     RC       Top of Stack
Range                (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------
M1-M2    VIA1_PR     4.470    0.252    1.127    false
M2-M3    VIA2_PR     4.470    0.171    0.764    false
M3-M4    VIA3_PR     4.470    0.168    0.752    false
------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.7 real=0:00:00.7)
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.0 real=0:00:01.0)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree inClock...
    Clustering clock_tree inClock done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=48, i=0, icg=0, nicg=0, l=0, total=48
      cell areas       : b=4368.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4368.000um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBU8: 48 
    Bottom-up phase done. (took cpu=0:00:03.4 real=0:00:03.4)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting refinePlace (0:00:26.4 mem=1207.5M) ***
Total net bbox length = 6.147e+05 (2.867e+05 3.280e+05) (ext = 2.838e+04)
Density distribution unevenness ratio = 8.282%
Move report: Detail placement moves 70 insts, mean move: 7.39 um, max move: 25.60 um
	Max move on inst (t_op/u_coder/j_reg[15]): (1022.40, 862.40) --> (1009.80, 875.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1207.5MB
Summary Report:
Instances move: 70 (out of 11065 movable)
Instances flipped: 0
Mean displacement: 7.39 um
Max displacement: 25.60 um (Instance: t_op/u_coder/j_reg[15]) (1022.4, 862.4) -> (1009.8, 875.4)
	Length: 15 sites, height: 1 rows, site name: standard, cell type: DF3
Total net bbox length = 6.150e+05 (2.870e+05 3.280e+05) (ext = 2.840e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1207.5MB
*** Finished refinePlace (0:00:26.5 mem=1207.5M) ***
    Moved 71 and flipped 7 of 1345 clock instance(s) during refinement.
    The largest move was 25.6 microns for t_op/u_coder/j_reg[15].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [9.8,10.78)             6
    [10.78,11.76)           0
    [11.76,12.74)           0
    [12.74,13.72)           0
    [13.72,14.7)            0
    [14.7,15.68)            0
    [15.68,16.66)           0
    [16.66,17.64)           0
    [17.64,18.62)           0
    [18.62,19.6)            1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired                Achieved               Node
                     location               location               
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
        19.6         (1450.800,1447.400)    (1470.400,1447.400)    ccl_a clock buffer, uid:A6973 (a lib_cell CLKBU8) at (1470.400,1447.400), in power domain auto-default
         9.8         (1019.600,862.400)     (1009.800,862.400)     ccl_a clock buffer, uid:A6931 (a lib_cell CLKBU8) at (1009.800,862.400), in power domain auto-default
         9.8         (1450.800,1447.400)    (1441.000,1447.400)    ccl_a clock buffer, uid:A696e (a lib_cell CLKBU8) at (1441.000,1447.400), in power domain auto-default
         9.8         (1450.800,1161.400)    (1441.000,1161.400)    ccl_a clock buffer, uid:A696c (a lib_cell CLKBU8) at (1441.000,1161.400), in power domain auto-default
         9.8         (1019.600,862.400)     (1029.400,862.400)     ccl_a clock buffer, uid:A696b (a lib_cell CLKBU8) at (1029.400,862.400), in power domain auto-default
         9.8         (983.200,1252.400)     (973.400,1252.400)     ccl_a clock buffer, uid:A696a (a lib_cell CLKBU8) at (973.400,1252.400), in power domain auto-default
         9.8         (753.600,1369.400)     (743.800,1369.400)     ccl_a clock buffer, uid:A6969 (a lib_cell CLKBU8) at (743.800,1369.400), in power domain auto-default
         0           (735.850,854.200)      (735.850,854.200)      ccl_a clock buffer, uid:A6944 (a lib_cell CLKBU8) at (731.200,849.400), in power domain auto-default
         0           (975.750,1260.600)     (975.750,1260.600)     ccl_a clock buffer, uid:A696a (a lib_cell CLKBU8) at (973.400,1252.400), in power domain auto-default
         0           (1024.250,1374.200)    (1024.250,1374.200)    ccl_a clock buffer, uid:A6972 (a lib_cell CLKBU8) at (1019.600,1369.400), in power domain auto-default
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock DAG stats after 'Clustering':
      cell counts      : b=48, i=0, icg=0, nicg=0, l=0, total=48
      cell areas       : b=4368.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4368.000um^2
      cell capacitance : b=0.480pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.480pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=1.995pF, leaf=10.108pF, total=12.103pF
      wire lengths     : top=0.000um, trunk=9359.850um, leaf=43522.159um, total=52882.009um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=2, worst=[0.056ns, 0.020ns]} avg=0.038ns sd=0.025ns sum=0.076ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=1.360ns count=9 avg=0.917ns sd=0.227ns min=0.535ns max=1.257ns {1 <= 0.544ns, 2 <= 0.816ns, 4 <= 1.088ns, 2 <= 1.360ns}
      Leaf  : target=1.360ns count=40 avg=1.253ns sd=0.082ns min=0.934ns max=1.416ns {1 <= 1.088ns, 37 <= 1.360ns} {2 <= 1.428ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBU8: 48 
    Primary reporting skew group after 'Clustering':
      skew_group inClock/hold_func_mode: insertion delay [min=2.198, max=2.517, avg=2.398, sd=0.068], skew [0.318 vs 0.523, 100% {2.198, 2.517}] (wid=0.077 ws=0.055) (gid=2.472 gs=0.296)
    Skew group summary after 'Clustering':
      skew_group inClock/hold_func_mode: insertion delay [min=2.198, max=2.517, avg=2.398, sd=0.068], skew [0.318 vs 0.523, 100% {2.198, 2.517}] (wid=0.077 ws=0.055) (gid=2.472 gs=0.296)
    Clock network insertion delays are now [2.198ns, 2.517ns] average 2.398ns std.dev 0.068ns
    Legalizer calls during this step: 1133 succeeded with DRC/Color checks: 1133 succeeded without DRC/Color checks: 0
  Clustering done. (took cpu=0:00:03.9 real=0:00:03.9)
  
  Post-Clustering Statistics Report
  =================================
  
  Fanout Statistics:
  
  ---------------------------------------------------------------------------------------------------------
  Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
                       Fanout    Fanout    Fanout    Fanout       Distribution
  ---------------------------------------------------------------------------------------------------------
  Trunk        10       4.900       1         7        2.378      {2 <= 2.400, 2 <= 4.800, 6 <= 7.200}
  Leaf         40      32.425      21        40        3.693      {2 <= 26.600, 27 <= 34.200, 11 <= 41.800}
  ---------------------------------------------------------------------------------------------------------
  
  Clustering Failure Statistics:
  
  ----------------------------------------------
  Net Type    Clusters    Clusters    Transition
              Tried       Failed      Failures
  ----------------------------------------------
  Trunk          30          13           13
  Leaf          606         293          293
  ----------------------------------------------
  
  
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...

Footprint cell infomation for calculating maxBufDist
*info: There are 12 candidate Buffer cells
*info: There are 20 candidate Inverter cells

      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=11357 and nets=12119 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1153.238M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=48, i=0, icg=0, nicg=0, l=0, total=48
    cell areas       : b=4368.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4368.000um^2
    cell capacitance : b=0.480pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.480pF
    sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.178pF, leaf=10.856pF, total=13.034pF
    wire lengths     : top=0.000um, trunk=9359.850um, leaf=43522.159um, total=52882.009um
  Clock DAG net violations After congestion update:
    Remaining Transition : {count=10, worst=[0.098ns, 0.065ns, 0.065ns, 0.049ns, 0.043ns, 0.039ns, 0.024ns, 0.016ns, 0.009ns, 0.002ns]} avg=0.041ns sd=0.030ns sum=0.410ns
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=1.360ns count=9 avg=0.973ns sd=0.247ns min=0.552ns max=1.334ns {3 <= 0.816ns, 4 <= 1.088ns, 2 <= 1.360ns}
    Leaf  : target=1.360ns count=40 avg=1.307ns sd=0.086ns min=0.962ns max=1.458ns {1 <= 1.088ns, 29 <= 1.360ns} {9 <= 1.428ns, 1 > 1.428ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CLKBU8: 48 
  Primary reporting skew group After congestion update:
    skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.593, avg=2.483, sd=0.072], skew [0.324 vs 0.523, 100% {2.269, 2.593}] (wid=0.082 ws=0.057) (gid=2.544 gs=0.300)
  Skew group summary After congestion update:
    skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.593, avg=2.483, sd=0.072], skew [0.324 vs 0.523, 100% {2.269, 2.593}] (wid=0.082 ws=0.057) (gid=2.544 gs=0.300)
  Clock network insertion delays are now [2.269ns, 2.593ns] average 2.483ns std.dev 0.072ns
  Update congestion based capacitance done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Clustering done. (took cpu=0:00:04.4 real=0:00:04.4)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=56, i=0, icg=0, nicg=0, l=0, total=56
      cell areas       : b=5096.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=5096.000um^2
      cell capacitance : b=0.560pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.560pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.395pF, leaf=10.767pF, total=13.162pF
      wire lengths     : top=0.000um, trunk=10291.949um, leaf=43193.757um, total=53485.706um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=1.360ns count=13 avg=0.799ns sd=0.364ns min=0.375ns max=1.358ns {4 <= 0.544ns, 3 <= 0.816ns, 4 <= 1.088ns, 2 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.210ns min=0.709ns max=1.359ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBU8: 56 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.770, avg=2.511, sd=0.109], skew [0.501 vs 0.523, 100% {2.269, 2.770}] (wid=0.070 ws=0.046) (gid=2.742 gs=0.497)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.770, avg=2.511, sd=0.109], skew [0.501 vs 0.523, 100% {2.269, 2.770}] (wid=0.070 ws=0.046) (gid=2.742 gs=0.497)
    Clock network insertion delays are now [2.269ns, 2.770ns] average 2.511ns std.dev 0.109ns
    Legalizer calls during this step: 336 succeeded with DRC/Color checks: 329 succeeded without DRC/Color checks: 7
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:01.0 real=0:00:01.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=56, i=0, icg=0, nicg=0, l=0, total=56
      cell areas       : b=5096.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=5096.000um^2
      cell capacitance : b=0.560pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.560pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.395pF, leaf=10.767pF, total=13.162pF
      wire lengths     : top=0.000um, trunk=10291.949um, leaf=43193.757um, total=53485.706um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=1.360ns count=13 avg=0.799ns sd=0.364ns min=0.375ns max=1.358ns {4 <= 0.544ns, 3 <= 0.816ns, 4 <= 1.088ns, 2 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.210ns min=0.709ns max=1.359ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBU8: 56 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.770, avg=2.511, sd=0.109], skew [0.501 vs 0.523, 100% {2.269, 2.770}] (wid=0.070 ws=0.046) (gid=2.742 gs=0.497)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.770, avg=2.511, sd=0.109], skew [0.501 vs 0.523, 100% {2.269, 2.770}] (wid=0.070 ws=0.046) (gid=2.742 gs=0.497)
    Clock network insertion delays are now [2.269ns, 2.770ns] average 2.511ns std.dev 0.109ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:01.0 real=0:00:01.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=56, i=0, icg=0, nicg=0, l=0, total=56
      cell areas       : b=5096.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=5096.000um^2
      cell capacitance : b=0.560pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.560pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.395pF, leaf=10.767pF, total=13.162pF
      wire lengths     : top=0.000um, trunk=10291.949um, leaf=43193.757um, total=53485.706um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=1.360ns count=13 avg=0.799ns sd=0.364ns min=0.375ns max=1.358ns {4 <= 0.544ns, 3 <= 0.816ns, 4 <= 1.088ns, 2 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.210ns min=0.709ns max=1.359ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBU8: 56 
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.770, avg=2.511, sd=0.109], skew [0.501 vs 0.523, 100% {2.269, 2.770}] (wid=0.070 ws=0.046) (gid=2.742 gs=0.497)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.770, avg=2.511, sd=0.109], skew [0.501 vs 0.523, 100% {2.269, 2.770}] (wid=0.070 ws=0.046) (gid=2.742 gs=0.497)
    Clock network insertion delays are now [2.269ns, 2.770ns] average 2.511ns std.dev 0.109ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=56, i=0, icg=0, nicg=0, l=0, total=56
      cell areas       : b=5096.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=5096.000um^2
      cell capacitance : b=0.560pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.560pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.395pF, leaf=10.767pF, total=13.162pF
      wire lengths     : top=0.000um, trunk=10291.949um, leaf=43193.757um, total=53485.706um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=1.360ns count=13 avg=0.799ns sd=0.364ns min=0.375ns max=1.358ns {4 <= 0.544ns, 3 <= 0.816ns, 4 <= 1.088ns, 2 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.210ns min=0.709ns max=1.359ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBU8: 56 
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.770, avg=2.511, sd=0.109], skew [0.501 vs 0.523, 100% {2.269, 2.770}] (wid=0.070 ws=0.046) (gid=2.742 gs=0.497)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.770, avg=2.511, sd=0.109], skew [0.501 vs 0.523, 100% {2.269, 2.770}] (wid=0.070 ws=0.046) (gid=2.742 gs=0.497)
    Clock network insertion delays are now [2.269ns, 2.770ns] average 2.511ns std.dev 0.109ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=56, i=0, icg=0, nicg=0, l=0, total=56
      cell areas       : b=5096.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=5096.000um^2
      cell capacitance : b=0.560pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.560pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.395pF, leaf=10.767pF, total=13.162pF
      wire lengths     : top=0.000um, trunk=10291.949um, leaf=43193.757um, total=53485.706um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=1.360ns count=13 avg=0.799ns sd=0.364ns min=0.375ns max=1.358ns {4 <= 0.544ns, 3 <= 0.816ns, 4 <= 1.088ns, 2 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.194ns sd=0.210ns min=0.709ns max=1.359ns {7 <= 0.816ns, 2 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBU8: 56 
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.770, avg=2.511, sd=0.109], skew [0.501 vs 0.523, 100% {2.269, 2.770}] (wid=0.070 ws=0.046) (gid=2.742 gs=0.497)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.770, avg=2.511, sd=0.109], skew [0.501 vs 0.523, 100% {2.269, 2.770}] (wid=0.070 ws=0.046) (gid=2.742 gs=0.497)
    Clock network insertion delays are now [2.269ns, 2.770ns] average 2.511ns std.dev 0.109ns
    Legalizer calls during this step: 1 succeeded with DRC/Color checks: 1 succeeded without DRC/Color checks: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.195pF, leaf=10.878pF, total=13.072pF
      wire lengths     : top=0.000um, trunk=9382.348um, leaf=43639.254um, total=53021.602um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=1.360ns count=9 avg=0.990ns sd=0.265ns min=0.552ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.196ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.605, avg=2.470, sd=0.091], skew [0.336 vs 0.523, 100% {2.269, 2.605}] (wid=0.073 ws=0.048) (gid=2.560 gs=0.318)
    Skew group summary after 'Removing longest path buffering':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.605, avg=2.470, sd=0.091], skew [0.336 vs 0.523, 100% {2.269, 2.605}] (wid=0.073 ws=0.048) (gid=2.560 gs=0.318)
    Clock network insertion delays are now [2.269ns, 2.605ns] average 2.470ns std.dev 0.091ns
    Legalizer calls during this step: 246 succeeded with DRC/Color checks: 246 succeeded without DRC/Color checks: 0
  Removing longest path buffering done. (took cpu=0:00:01.3 real=0:00:01.3)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.198pF, leaf=10.874pF, total=13.072pF
      wire lengths     : top=0.000um, trunk=9395.649um, leaf=43621.456um, total=53017.105um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=1.360ns count=9 avg=0.990ns sd=0.264ns min=0.552ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group inClock/hold_func_mode: insertion delay [min=2.273, max=2.591, avg=2.468, sd=0.089], skew [0.318 vs 0.523, 100% {2.273, 2.591}] (wid=0.073 ws=0.048) (gid=2.546 gs=0.301)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group inClock/hold_func_mode: insertion delay [min=2.273, max=2.591, avg=2.468, sd=0.089], skew [0.318 vs 0.523, 100% {2.273, 2.591}] (wid=0.073 ws=0.048) (gid=2.546 gs=0.301)
    Clock network insertion delays are now [2.273ns, 2.591ns] average 2.468ns std.dev 0.089ns
    Legalizer calls during this step: 128 succeeded with DRC/Color checks: 128 succeeded without DRC/Color checks: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.7 real=0:00:01.7)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:03.1 real=0:00:03.2)
  CCOpt::Phase::Construction done. (took cpu=0:00:08.6 real=0:00:08.6)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Improving clock tree routing':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Skew group summary after 'Improving clock tree routing':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Clock network insertion delays are now [2.272ns, 2.586ns] average 2.465ns std.dev 0.089ns
    Legalizer calls during this step: 33 succeeded with DRC/Color checks: 33 succeeded without DRC/Color checks: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Clock network insertion delays are now [2.272ns, 2.586ns] average 2.465ns std.dev 0.089ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Clock network insertion delays are now [2.272ns, 2.586ns] average 2.465ns std.dev 0.089ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Running the trial balancer to estimate the amount of delay to be added in Balancing...
      Estimated delay to be added in balancing: 0.000ns
    Running the trial balancer to estimate the amount of delay to be added in Balancing done.
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 54 Succeeded: 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
          cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
          wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBU8: 52 
        Clock network insertion delays are now [2.272ns, 2.586ns] average 2.465ns std.dev 0.089ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
          cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
          wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBU8: 52 
        Clock network insertion delays are now [2.272ns, 2.586ns] average 2.465ns std.dev 0.089ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
          cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
          wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBU8: 52 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBU8: 52 
    Clock network insertion delays are now [2.272ns, 2.586ns] average 2.465ns std.dev 0.089ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
    cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
    cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
    sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
    wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
    Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBU8: 52 
  Primary reporting skew group after Approximately balancing fragments:
    skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
  Skew group summary after Approximately balancing fragments:
    skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
  Clock network insertion delays are now [2.272ns, 2.586ns] average 2.465ns std.dev 0.089ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Skew group summary after 'Improving fragments clock skew':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Clock network insertion delays are now [2.272ns, 2.586ns] average 2.465ns std.dev 0.089ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
          cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
          wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBU8: 52 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Approximately balancing step':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Skew group summary after 'Approximately balancing step':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Clock network insertion delays are now [2.272ns, 2.586ns] average 2.465ns std.dev 0.089ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Skew group summary after 'Fixing clock tree overload':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Clock network insertion delays are now [2.272ns, 2.586ns] average 2.465ns std.dev 0.089ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.193pF, leaf=10.874pF, total=13.066pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=1.360ns count=9 avg=0.989ns sd=0.266ns min=0.550ns max=1.340ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.195ns min=0.747ns max=1.359ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Skew group summary after 'Approximately balancing paths':
      skew_group inClock/hold_func_mode: insertion delay [min=2.272, max=2.586, avg=2.465, sd=0.089], skew [0.315 vs 0.523, 100% {2.272, 2.586}] (wid=0.073 ws=0.049) (gid=2.541 gs=0.297)
    Clock network insertion delays are now [2.272ns, 2.586ns] average 2.465ns std.dev 0.089ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=11361 and nets=12123 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1157.293M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
    cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
    cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
    sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.182pF, leaf=10.874pF, total=13.056pF
    wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=1.360ns count=9 avg=0.985ns sd=0.265ns min=0.549ns max=1.324ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
    Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.194ns min=0.747ns max=1.358ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CLKBU8: 52 
  Primary reporting skew group After congestion update:
    skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.584, avg=2.461, sd=0.088], skew [0.315 vs 0.523, 100% {2.269, 2.584}] (wid=0.073 ws=0.049) (gid=2.539 gs=0.296)
  Skew group summary After congestion update:
    skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.584, avg=2.461, sd=0.088], skew [0.315 vs 0.523, 100% {2.269, 2.584}] (wid=0.073 ws=0.049) (gid=2.539 gs=0.296)
  Clock network insertion delays are now [2.269ns, 2.584ns] average 2.461ns std.dev 0.088ns
  Merging balancing drivers for power...
    Tried: 54 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.182pF, leaf=10.874pF, total=13.056pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=1.360ns count=9 avg=0.985ns sd=0.265ns min=0.549ns max=1.324ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.194ns min=0.747ns max=1.358ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Merging balancing drivers for power':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.584, avg=2.461, sd=0.088], skew [0.315 vs 0.523, 100% {2.269, 2.584}] (wid=0.073 ws=0.049) (gid=2.539 gs=0.296)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.584, avg=2.461, sd=0.088], skew [0.315 vs 0.523, 100% {2.269, 2.584}] (wid=0.073 ws=0.049) (gid=2.539 gs=0.296)
    Clock network insertion delays are now [2.269ns, 2.584ns] average 2.461ns std.dev 0.088ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.182pF, leaf=10.874pF, total=13.056pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=1.360ns count=9 avg=0.985ns sd=0.265ns min=0.549ns max=1.324ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.194ns min=0.747ns max=1.358ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Improving clock skew':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.584, avg=2.461, sd=0.088], skew [0.315 vs 0.523, 100% {2.269, 2.584}] (wid=0.073 ws=0.049) (gid=2.539 gs=0.296)
    Skew group summary after 'Improving clock skew':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.584, avg=2.461, sd=0.088], skew [0.315 vs 0.523, 100% {2.269, 2.584}] (wid=0.073 ws=0.049) (gid=2.539 gs=0.296)
    Clock network insertion delays are now [2.269ns, 2.584ns] average 2.461ns std.dev 0.088ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=5.708pF fall=5.708pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.182pF, leaf=10.874pF, total=13.056pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=1.360ns count=9 avg=0.985ns sd=0.265ns min=0.549ns max=1.324ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.194ns min=0.747ns max=1.358ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.584, avg=2.461, sd=0.088], skew [0.315 vs 0.523, 100% {2.269, 2.584}] (wid=0.073 ws=0.049) (gid=2.539 gs=0.296)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.584, avg=2.461, sd=0.088], skew [0.315 vs 0.523, 100% {2.269, 2.584}] (wid=0.073 ws=0.049) (gid=2.539 gs=0.296)
    Clock network insertion delays are now [2.269ns, 2.584ns] average 2.461ns std.dev 0.088ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.182pF, leaf=10.874pF, total=13.056pF
      wire lengths     : top=0.000um, trunk=9366.249um, leaf=43621.456um, total=52987.705um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=1.360ns count=9 avg=0.985ns sd=0.265ns min=0.549ns max=1.324ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=44 avg=1.209ns sd=0.194ns min=0.747ns max=1.358ns {4 <= 0.816ns, 5 <= 1.088ns, 35 <= 1.360ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group after 'Improving insertion delay':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.584, avg=2.461, sd=0.088], skew [0.315 vs 0.523, 100% {2.269, 2.584}] (wid=0.073 ws=0.049) (gid=2.539 gs=0.296)
    Skew group summary after 'Improving insertion delay':
      skew_group inClock/hold_func_mode: insertion delay [min=2.269, max=2.584, avg=2.461, sd=0.088], skew [0.315 vs 0.523, 100% {2.269, 2.584}] (wid=0.073 ws=0.049) (gid=2.539 gs=0.296)
    Clock network insertion delays are now [2.269ns, 2.584ns] average 2.461ns std.dev 0.088ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=18.764pF fall=18.764pF), of which (rise=13.056pF fall=13.056pF) is wire, and (rise=5.708pF fall=5.708pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:00:32.7 mem=1214.5M) ***
Total net bbox length = 6.161e+05 (2.876e+05 3.285e+05) (ext = 2.838e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1214.5MB
Summary Report:
Instances move: 0 (out of 11069 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.161e+05 (2.876e+05 3.285e+05) (ext = 2.838e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1214.5MB
*** Finished refinePlace (0:00:32.7 mem=1214.5M) ***
  Moved 45 and flipped 0 of 1349 clock instance(s) during refinement.
  The largest move was 1.4 microns for t_op/u_inFIFO/FIFO_reg[31][3].
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:01.2 real=0:00:01.2)
  CCOpt::Phase::eGRPC...
  Eagl Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        53 (unrouted=53, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 12070 (unrouted=465, trialRouted=11605, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=422, (crossesIlmBounday AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(::ccopt::eagl_route_clock_nets): There are 53 for routing of which 53 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=70701 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=11701  numIgnoredNets=11692
[NR-eGR] There are 9 clock nets ( 9 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 9 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 9 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.451000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.311893e+04um, number of vias: 34023
[NR-eGR] Layer2(MET2)(V) length: 3.549026e+05um, number of vias: 18226
[NR-eGR] Layer3(MET3)(H) length: 2.550075e+05um, number of vias: 285
[NR-eGR] Layer4(MET4)(V) length: 9.150348e+03um, number of vias: 0
[NR-eGR] Total length: 6.921793e+05um, number of vias: 52534
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 9.425450e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(H) length: 1.260000e+01um, number of vias: 62
[NR-eGR] Layer2(MET2)(V) length: 4.061000e+02um, number of vias: 60
[NR-eGR] Layer3(MET3)(H) length: 4.305000e+03um, number of vias: 55
[NR-eGR] Layer4(MET4)(V) length: 4.701750e+03um, number of vias: 0
[NR-eGR] Total length: 9.425450e+03um, number of vias: 177
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 9.425450e+03um, number of vias: 177
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1155.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.16 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1155.0 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=70701 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 9  numPreroutedWires = 242
[NR-eGR] Read numTotalNets=11701  numIgnoredNets=11657
[NR-eGR] There are 44 clock nets ( 44 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 44 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 44 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.261400e+04um
[NR-eGR] 
[NR-eGR] Move 4 nets to layer range [2, 4]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.085000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.413253e+04um, number of vias: 35327
[NR-eGR] Layer2(MET2)(V) length: 3.675568e+05um, number of vias: 19511
[NR-eGR] Layer3(MET3)(H) length: 2.756379e+05um, number of vias: 806
[NR-eGR] Layer4(MET4)(V) length: 1.880415e+04um, number of vias: 0
[NR-eGR] Total length: 7.361313e+05um, number of vias: 55644
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.395200e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(H) length: 1.013600e+03um, number of vias: 1304
[NR-eGR] Layer2(MET2)(V) length: 1.265420e+04um, number of vias: 1285
[NR-eGR] Layer3(MET3)(H) length: 2.063040e+04um, number of vias: 521
[NR-eGR] Layer4(MET4)(V) length: 9.653799e+03um, number of vias: 0
[NR-eGR] Total length: 4.395200e+04um, number of vias: 3110
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.395200e+04um, number of vias: 3110
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1155.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.17 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
Set FIXED routing status on 53 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 12070 (unrouted=465, trialRouted=11605, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=422, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=11361 and nets=12123 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1155.652M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
          cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.116pF, leaf=9.745pF, total=11.861pF
          wire lengths     : top=0.000um, trunk=9425.450um, leaf=43951.999um, total=53377.449um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=1.360ns count=9 avg=0.964ns sd=0.256ns min=0.550ns max=1.322ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.136ns sd=0.184ns min=0.715ns max=1.295ns {6 <= 0.816ns, 3 <= 1.088ns, 35 <= 1.360ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBU8: 52 
        Primary reporting skew group eGRPC initial state:
          skew_group inClock/hold_func_mode: insertion delay [min=2.228, max=2.514, avg=2.407, sd=0.085], skew [0.286 vs 0.523, 100% {2.228, 2.514}] (wid=0.070 ws=0.052) (gid=2.471 gs=0.266)
        Skew group summary eGRPC initial state:
          skew_group inClock/hold_func_mode: insertion delay [min=2.228, max=2.514, avg=2.407, sd=0.085], skew [0.286 vs 0.523, 100% {2.228, 2.514}] (wid=0.070 ws=0.052) (gid=2.471 gs=0.266)
        Clock network insertion delays are now [2.228ns, 2.514ns] average 2.407ns std.dev 0.085ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
          cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.116pF, leaf=9.745pF, total=11.861pF
          wire lengths     : top=0.000um, trunk=9425.450um, leaf=43951.999um, total=53377.449um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=1.360ns count=9 avg=0.964ns sd=0.256ns min=0.550ns max=1.322ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.136ns sd=0.184ns min=0.715ns max=1.295ns {6 <= 0.816ns, 3 <= 1.088ns, 35 <= 1.360ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CLKBU8: 52 
        Primary reporting skew group eGRPC after moving buffers:
          skew_group inClock/hold_func_mode: insertion delay [min=2.228, max=2.514, avg=2.407, sd=0.085], skew [0.286 vs 0.523, 100% {2.228, 2.514}] (wid=0.070 ws=0.052) (gid=2.471 gs=0.266)
        Skew group summary eGRPC after moving buffers:
          skew_group inClock/hold_func_mode: insertion delay [min=2.228, max=2.514, avg=2.407, sd=0.085], skew [0.286 vs 0.523, 100% {2.228, 2.514}] (wid=0.070 ws=0.052) (gid=2.471 gs=0.266)
        Clock network insertion delays are now [2.228ns, 2.514ns] average 2.407ns std.dev 0.085ns
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        Recomputing CTS skew targets...
        Resolving skew group constraints...
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
        Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 229 long paths. The largest offset applied was 0.022ns
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------------------
          Skew Group                Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                    Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ----------------------------------------------------------------------------------------------------
          inClock/hold_func_mode    1297       229       17.656%      0.022ns       2.514ns         2.492ns
          ----------------------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
            0.000        0.005       58
            0.005        0.010       75
            0.010        0.015       56
            0.015        0.020       20
            0.020      and above     20
          -------------------------------
          
          Mean=0.010ns Median=0.009ns Std.Dev=0.006ns
          
          
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 18, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 35, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 18, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 17, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
          cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.116pF, leaf=9.745pF, total=11.861pF
          wire lengths     : top=0.000um, trunk=9425.450um, leaf=43951.999um, total=53377.449um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=1.360ns count=9 avg=0.964ns sd=0.256ns min=0.550ns max=1.322ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.136ns sd=0.184ns min=0.715ns max=1.295ns {6 <= 0.816ns, 3 <= 1.088ns, 35 <= 1.360ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CLKBU8: 52 
        Primary reporting skew group eGRPC after downsizing:
          skew_group inClock/hold_func_mode: insertion delay [min=2.228, max=2.514, avg=2.407, sd=0.085], skew [0.286 vs 0.523, 100% {2.228, 2.514}] (wid=0.063 ws=0.045) (gid=2.471 gs=0.266)
        Skew group summary eGRPC after downsizing:
          skew_group inClock/hold_func_mode: insertion delay [min=2.228, max=2.514, avg=2.407, sd=0.085], skew [0.286 vs 0.523, 100% {2.228, 2.514}] (wid=0.063 ws=0.045) (gid=2.471 gs=0.266)
        Clock network insertion delays are now [2.228ns, 2.514ns] average 2.407ns std.dev 0.085ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 53, tested: 53, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ---------------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        ---------------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                  0
        trunk              0            0           0            0                    0                  0
        leaf               0            0           0            0                    0                  0
        ---------------------------------------------------------------------------------------------------------
        Total       -            -           -            -                           0 (100%)           0 (100%)
        ---------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
          cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
          sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.116pF, leaf=9.745pF, total=11.861pF
          wire lengths     : top=0.000um, trunk=9425.450um, leaf=43951.999um, total=53377.449um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=1.360ns count=9 avg=0.964ns sd=0.256ns min=0.550ns max=1.322ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
          Leaf  : target=1.360ns count=44 avg=1.136ns sd=0.184ns min=0.715ns max=1.295ns {6 <= 0.816ns, 3 <= 1.088ns, 35 <= 1.360ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CLKBU8: 52 
        Primary reporting skew group eGRPC after DRV fixing:
          skew_group inClock/hold_func_mode: insertion delay [min=2.228, max=2.514, avg=2.407, sd=0.085], skew [0.286 vs 0.523, 100% {2.228, 2.514}] (wid=0.063 ws=0.045) (gid=2.471 gs=0.266)
        Skew group summary eGRPC after DRV fixing:
          skew_group inClock/hold_func_mode: insertion delay [min=2.228, max=2.514, avg=2.407, sd=0.085], skew [0.286 vs 0.523, 100% {2.228, 2.514}] (wid=0.063 ws=0.045) (gid=2.471 gs=0.266)
        Clock network insertion delays are now [2.228ns, 2.514ns] average 2.407ns std.dev 0.085ns
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 19 insts, 38 nets
      eGRPC done.
    Calling post conditioning for eGRPC done.
  Eagl Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:00:33.8 mem=1212.9M) ***
Total net bbox length = 6.161e+05 (2.876e+05 3.285e+05) (ext = 2.838e+04)
Density distribution unevenness ratio = 8.619%
Move report: Detail placement moves 24 insts, mean move: 4.93 um, max move: 15.80 um
	Max move on inst (t_op/U1677): (1886.20, 1863.40) --> (1889.00, 1876.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1212.9MB
Summary Report:
Instances move: 24 (out of 11069 movable)
Instances flipped: 0
Mean displacement: 4.93 um
Max displacement: 15.80 um (Instance: t_op/U1677) (1886.2, 1863.4) -> (1889, 1876.4)
	Length: 4 sites, height: 1 rows, site name: standard, cell type: NOR22
Total net bbox length = 6.162e+05 (2.876e+05 3.286e+05) (ext = 2.838e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1212.9MB
*** Finished refinePlace (0:00:33.9 mem=1212.9M) ***
  Moved 45 and flipped 0 of 1349 clock instance(s) during refinement.
  The largest move was 1.4 microns for t_op/u_inFIFO/FIFO_reg[31][3].
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.2 real=0:00:01.2)
  CCOpt::Phase::Routing...
  Update timing and DAG stats before routing clock trees...
  Clock DAG stats before routing clock trees:
    cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
    cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
    cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
    sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.116pF, leaf=9.745pF, total=11.861pF
    wire lengths     : top=0.000um, trunk=9425.450um, leaf=43951.999um, total=53377.449um
  Clock DAG net violations before routing clock trees: none
  Clock DAG primary half-corner transition distribution before routing clock trees:
    Trunk : target=1.360ns count=9 avg=0.964ns sd=0.256ns min=0.550ns max=1.322ns {3 <= 0.816ns, 3 <= 1.088ns, 3 <= 1.360ns}
    Leaf  : target=1.360ns count=44 avg=1.136ns sd=0.184ns min=0.715ns max=1.295ns {6 <= 0.816ns, 3 <= 1.088ns, 35 <= 1.360ns}
  Clock DAG library cell distribution before routing clock trees {count}:
     Bufs: CLKBU8: 52 
  Primary reporting skew group before routing clock trees:
    skew_group inClock/hold_func_mode: insertion delay [min=2.228, max=2.514, avg=2.407, sd=0.085], skew [0.286 vs 0.523, 100% {2.228, 2.514}] (wid=0.063 ws=0.045) (gid=2.471 gs=0.266)
  Skew group summary before routing clock trees:
    skew_group inClock/hold_func_mode: insertion delay [min=2.228, max=2.514, avg=2.407, sd=0.085], skew [0.286 vs 0.523, 100% {2.228, 2.514}] (wid=0.063 ws=0.045) (gid=2.471 gs=0.266)
  Clock network insertion delays are now [2.228ns, 2.514ns] average 2.407ns std.dev 0.085ns
  Update timing and DAG stats before routing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 12070 (unrouted=465, trialRouted=11605, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=422, (crossesIlmBounday AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(::ccopt::eagl_route_clock_nets): There are 53 for routing of which 53 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=70701 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=11701  numIgnoredNets=11692
[NR-eGR] There are 9 clock nets ( 9 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 9 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 9 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.451000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.311893e+04um, number of vias: 34023
[NR-eGR] Layer2(MET2)(V) length: 3.549026e+05um, number of vias: 18226
[NR-eGR] Layer3(MET3)(H) length: 2.550075e+05um, number of vias: 285
[NR-eGR] Layer4(MET4)(V) length: 9.150348e+03um, number of vias: 0
[NR-eGR] Total length: 6.921793e+05um, number of vias: 52534
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 9.425450e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(H) length: 1.260000e+01um, number of vias: 62
[NR-eGR] Layer2(MET2)(V) length: 4.061000e+02um, number of vias: 60
[NR-eGR] Layer3(MET3)(H) length: 4.305000e+03um, number of vias: 55
[NR-eGR] Layer4(MET4)(V) length: 4.701750e+03um, number of vias: 0
[NR-eGR] Total length: 9.425450e+03um, number of vias: 177
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 9.425450e+03um, number of vias: 177
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1157.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.17 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1157.6 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=70701 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 9  numPreroutedWires = 242
[NR-eGR] Read numTotalNets=11701  numIgnoredNets=11657
[NR-eGR] There are 44 clock nets ( 44 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 44 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 44 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.261400e+04um
[NR-eGR] 
[NR-eGR] Move 4 nets to layer range [2, 4]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.085000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.413253e+04um, number of vias: 35327
[NR-eGR] Layer2(MET2)(V) length: 3.675568e+05um, number of vias: 19511
[NR-eGR] Layer3(MET3)(H) length: 2.756379e+05um, number of vias: 806
[NR-eGR] Layer4(MET4)(V) length: 1.880415e+04um, number of vias: 0
[NR-eGR] Total length: 7.361313e+05um, number of vias: 55644
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.395200e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(H) length: 1.013600e+03um, number of vias: 1304
[NR-eGR] Layer2(MET2)(V) length: 1.265420e+04um, number of vias: 1285
[NR-eGR] Layer3(MET3)(H) length: 2.063040e+04um, number of vias: 521
[NR-eGR] Layer4(MET4)(V) length: 9.653799e+03um, number of vias: 0
[NR-eGR] Total length: 4.395200e+04um, number of vias: 3110
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.395200e+04um, number of vias: 3110
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1157.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.19 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_25848_cimeld105_xph2app102_6DLlUy/.rgfhkWnXV
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.4 real=0:00:00.4)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 53 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 53 nets.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=06/15 16:38:41, mem=845.8M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Jun 15 16:38:41 2022
#
#WARNING (NRFL-384) Found degenerate rectangle on layer MET1 at location 16.175000 4.175000, ignoring this object.
#WARNING (NRFL-384) Found degenerate rectangle on layer MET1 at location 16.175000 4.175000, ignoring this object.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[2] of net in_MUX_inSEL15[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-733) PIN inClock in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN inReset in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX1 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX2 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL17 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_MUX_inSEL11 in CELL_VIEW top_io does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Wed Jun 15 16:38:42 2022
#
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.500.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.500.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.600.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.630.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.000 - 3.630] has 12119 nets.
#Voltage range [3.000 - 3.630] has 1 net.
# MET1         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.150
# MET2         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.200
# MET3         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.200
# MET4         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.300
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 1.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 880.73 (MB), peak = 919.75 (MB)
#Merging special wires...
#reading routing guides ......
#
#Finished routing data preparation on Wed Jun 15 16:38:44 2022
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 9.88 (MB)
#Total memory = 880.96 (MB)
#Peak memory = 919.75 (MB)
#
#
#Start global routing on Wed Jun 15 16:38:44 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Jun 15 16:38:44 2022
#
#Start routing resource analysis on Wed Jun 15 16:38:44 2022
#
#Routing resource analysis is done on Wed Jun 15 16:38:44 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  MET1           H        1063         783       12996    71.34%
#  MET2           V         985         730       12996    36.12%
#  MET3           H        1184         662       12996    36.77%
#  MET4           V        1039         676       12996    35.26%
#  --------------------------------------------------------------
#  Total                   4272      40.05%       51984    44.87%
#
#  53 nets (0.44%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Jun 15 16:38:44 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 881.96 (MB), peak = 919.75 (MB)
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 882.14 (MB), peak = 919.75 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 891.36 (MB), peak = 919.75 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 891.70 (MB), peak = 919.75 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 891.70 (MB), peak = 919.75 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 465 (skipped).
#Total number of selected nets for routing = 53.
#Total number of unselected nets (but routable) for routing = 11605 (skipped).
#Total number of nets in the design = 12123.
#
#11605 skipped nets do not have any wires.
#53 routable nets have only global wires.
#53 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 53               0  
#------------------------------------------------
#        Total                 53               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 53           11605  
#------------------------------------------------
#        Total                 53           11605  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  MET1         13(0.21%)   (0.21%)
#  MET2          0(0.00%)   (0.00%)
#  MET3          0(0.00%)   (0.00%)
#  MET4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total     13(0.04%)   (0.04%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.09% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 52710 um.
#Total half perimeter of net bounding box = 28475 um.
#Total wire length on LAYER MET1 = 693 um.
#Total wire length on LAYER MET2 = 12957 um.
#Total wire length on LAYER MET3 = 24780 um.
#Total wire length on LAYER MET4 = 14280 um.
#Total number of vias = 2984
#Up-Via Summary (total 2984):
#           
#-----------------------
# MET1             1392
# MET2             1108
# MET3              484
#-----------------------
#                  2984 
#
#Total number of involved priority nets 53
#Maximum src to sink distance for priority net 1010.0
#Average of max src_to_sink distance for priority net 429.5
#Average of ave src_to_sink distance for priority net 249.8
#Max overcon = 1 tracks.
#Total overcon = 0.04%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 11.21 (MB)
#Total memory = 892.18 (MB)
#Peak memory = 919.75 (MB)
#
#Finished global routing on Wed Jun 15 16:38:44 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 884.25 (MB), peak = 919.75 (MB)
#Start Track Assignment.
#Done with 867 horizontal wires in 1 hboxes and 936 vertical wires in 1 hboxes.
#Done with 13 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 57537 um.
#Total half perimeter of net bounding box = 28475 um.
#Total wire length on LAYER MET1 = 4758 um.
#Total wire length on LAYER MET2 = 12907 um.
#Total wire length on LAYER MET3 = 25088 um.
#Total wire length on LAYER MET4 = 14785 um.
#Total number of vias = 2984
#Up-Via Summary (total 2984):
#           
#-----------------------
# MET1             1392
# MET2             1108
# MET3              484
#-----------------------
#                  2984 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 889.54 (MB), peak = 919.75 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 18.50 (MB)
#Total memory = 889.55 (MB)
#Peak memory = 919.75 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.3% of the total area was rechecked for DRC, and 46.5% required routing.
#   number of violations = 0
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 913.07 (MB), peak = 919.75 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 913.23 (MB), peak = 919.75 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 55121 um.
#Total half perimeter of net bounding box = 28475 um.
#Total wire length on LAYER MET1 = 55 um.
#Total wire length on LAYER MET2 = 2017 um.
#Total wire length on LAYER MET3 = 28095 um.
#Total wire length on LAYER MET4 = 24955 um.
#Total number of vias = 4379
#Up-Via Summary (total 4379):
#           
#-----------------------
# MET1             1400
# MET2             1396
# MET3             1583
#-----------------------
#                  4379 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 0.38 (MB)
#Total memory = 889.94 (MB)
#Peak memory = 919.75 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 0.39 (MB)
#Total memory = 889.95 (MB)
#Peak memory = 919.75 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:19
#Elapsed time = 00:00:19
#Increased memory = 44.77 (MB)
#Total memory = 890.62 (MB)
#Peak memory = 919.75 (MB)
#Number of warnings = 57
#Total number of warnings = 59
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jun 15 16:39:00 2022
#
% End globalDetailRoute (date=06/15 16:39:00, total cpu=0:00:18.6, real=0:00:19.0, peak res=890.6M, current mem=890.6M)
        NanoRoute done. (took cpu=0:00:18.7 real=0:00:18.6)
      Clock detailed routing done.
Checking guided vs. routed lengths for 53 nets...

      
      Guided max path lengths
      =======================
      
      ----------------------------------------
      From (um)    To (um)     Number of paths
      ----------------------------------------
       100.000      200.000           5
       200.000      300.000           5
       300.000      400.000          18
       400.000      500.000          14
       500.000      600.000           3
       600.000      700.000           4
       700.000      800.000           2
       800.000      900.000           0
       900.000     1000.000           2
      ----------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          37
        0.000      5.000          12
        5.000     10.000           2
       10.000     15.000           1
       15.000     20.000           0
       20.000     25.000           0
       25.000     30.000           0
       30.000     35.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net t_op/CTS_153 (35 terminals)
    Guided length:  max path =   340.800um, total =   803.300um
    Routed length:  max path =   359.600um, total =   950.750um
    Deviation:      max path =     5.516%,  total =    18.356%

    Net t_op/CTS_182 (32 terminals)
    Guided length:  max path =   510.402um, total =  1119.296um
    Routed length:  max path =   524.000um, total =  1252.000um
    Deviation:      max path =     2.664%,  total =    11.856%

    Net t_op/CTS_191 (33 terminals)
    Guided length:  max path =   415.898um, total =  1180.198um
    Routed length:  max path =   460.500um, total =  1231.500um
    Deviation:      max path =    10.724%,  total =     4.347%

    Net t_op/CTS_195 (38 terminals)
    Guided length:  max path =   411.200um, total =  1041.397um
    Routed length:  max path =   411.200um, total =  1148.900um
    Deviation:      max path =     0.000%,  total =    10.323%

    Net t_op/CTS_167 (32 terminals)
    Guided length:  max path =   413.600um, total =  1184.498um
    Routed length:  max path =   417.100um, total =  1304.800um
    Deviation:      max path =     0.846%,  total =    10.156%

    Net t_op/CTS_158 (29 terminals)
    Guided length:  max path =   423.200um, total =  1259.297um
    Routed length:  max path =   405.000um, total =  1376.350um
    Deviation:      max path =    -4.301%,  total =     9.295%

    Net t_op/CTS_171 (33 terminals)
    Guided length:  max path =   399.000um, total =  1076.800um
    Routed length:  max path =   350.200um, total =  1173.900um
    Deviation:      max path =   -12.231%,  total =     9.017%

    Net t_op/CTS_165 (34 terminals)
    Guided length:  max path =   308.800um, total =  1083.298um
    Routed length:  max path =   306.200um, total =  1165.800um
    Deviation:      max path =    -0.842%,  total =     7.616%

    Net t_op/CTS_174 (32 terminals)
    Guided length:  max path =   395.400um, total =  1048.997um
    Routed length:  max path =   392.800um, total =  1115.800um
    Deviation:      max path =    -0.658%,  total =     6.368%

    Net t_op/CTS_149 (37 terminals)
    Guided length:  max path =   405.200um, total =  1092.700um
    Routed length:  max path =   405.200um, total =  1157.100um
    Deviation:      max path =     0.000%,  total =     5.894%

Set FIXED routing status on 53 net(s)
Set FIXED placed status on 52 instance(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 12070 (unrouted=12070, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=422, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...
Trial Route Overflow 0(H) 0(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=70701 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 53  numPreroutedWires = 5823
[NR-eGR] Read numTotalNets=11701  numIgnoredNets=53
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 11605 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11605 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.578520e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1      11( 0.12%)       0( 0.00%)   ( 0.12%) 
[NR-eGR] Layer2       2( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] Layer3       6( 0.03%)       0( 0.00%)   ( 0.03%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       19( 0.03%)       0( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.177293e+04um, number of vias: 35373
[NR-eGR] Layer2(MET2)(V) length: 3.555512e+05um, number of vias: 19848
[NR-eGR] Layer3(MET3)(H) length: 2.803085e+05um, number of vias: 1825
[NR-eGR] Layer4(MET4)(V) length: 3.071810e+04um, number of vias: 0
[NR-eGR] Total length: 7.383506e+05um, number of vias: 57046
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.4 real=0:00:00.4)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 12070 (unrouted=465, trialRouted=11605, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=422, (crossesIlmBounday AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:19.5 real=0:00:19.5)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=11361 and nets=12123 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1214.023M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
    cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
    cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
    sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.208pF, leaf=11.249pF, total=13.457pF
    wire lengths     : top=0.000um, trunk=9513.350um, leaf=45607.900um, total=55121.250um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=12, worst=[0.070ns, 0.048ns, 0.045ns, 0.044ns, 0.032ns, 0.031ns, 0.025ns, 0.009ns, 0.008ns, 0.006ns, ...]} avg=0.027ns sd=0.022ns sum=0.322ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=1.360ns count=9 avg=0.993ns sd=0.266ns min=0.560ns max=1.361ns {3 <= 0.816ns, 3 <= 1.088ns, 2 <= 1.360ns} {1 <= 1.428ns}
    Leaf  : target=1.360ns count=44 avg=1.232ns sd=0.199ns min=0.768ns max=1.430ns {4 <= 0.816ns, 5 <= 1.088ns, 24 <= 1.360ns} {10 <= 1.428ns, 1 > 1.428ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBU8: 52 
  Primary reporting skew group after routing clock trees:
    skew_group inClock/hold_func_mode: insertion delay [min=2.281, max=2.600, avg=2.484, sd=0.089], skew [0.319 vs 0.523, 100% {2.281, 2.600}] (wid=0.071 ws=0.049) (gid=2.554 gs=0.295)
  Skew group summary after routing clock trees:
    skew_group inClock/hold_func_mode: insertion delay [min=2.281, max=2.600, avg=2.484, sd=0.089], skew [0.319 vs 0.523, 100% {2.281, 2.600}] (wid=0.071 ws=0.049) (gid=2.554 gs=0.295)
  Clock network insertion delays are now [2.281ns, 2.600ns] average 2.484ns std.dev 0.089ns
  CCOpt::Phase::Routing done. (took cpu=0:00:19.8 real=0:00:19.8)
  CCOpt::Phase::PostConditioning...
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 53, tested: 53, violation detected: 12, violation ignored (due to small violation): 0, cannot run: 0, attempted: 12, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -----------------------------------------------------------------------------------------------------------------
    Net Type    Attempted           Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -----------------------------------------------------------------------------------------------------------------
    top                0                   0           0            0                    0                  0 (0.0%)
    trunk              1 (8.3%)            0           0            0                    0                  1 (8.3%)
    leaf              11 (91.7%)           0           0            0                    0                 11 (91.7%)
    -----------------------------------------------------------------------------------------------------------------
    Total             12 (100%)     -           -            -                           0 (100%)          12 (100%)
    -----------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 12, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.208pF, leaf=11.249pF, total=13.457pF
      wire lengths     : top=0.000um, trunk=9513.350um, leaf=45607.900um, total=55121.250um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=12, worst=[0.070ns, 0.048ns, 0.045ns, 0.044ns, 0.032ns, 0.031ns, 0.025ns, 0.009ns, 0.008ns, 0.006ns, ...]} avg=0.027ns sd=0.022ns sum=0.322ns
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=1.360ns count=9 avg=0.993ns sd=0.266ns min=0.560ns max=1.361ns {3 <= 0.816ns, 3 <= 1.088ns, 2 <= 1.360ns} {1 <= 1.428ns}
      Leaf  : target=1.360ns count=44 avg=1.232ns sd=0.199ns min=0.768ns max=1.430ns {4 <= 0.816ns, 5 <= 1.088ns, 24 <= 1.360ns} {10 <= 1.428ns, 1 > 1.428ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
      skew_group inClock/hold_func_mode: insertion delay [min=2.281, max=2.600, avg=2.484, sd=0.089], skew [0.319 vs 0.523, 100% {2.281, 2.600}] (wid=0.071 ws=0.049) (gid=2.554 gs=0.295)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group inClock/hold_func_mode: insertion delay [min=2.281, max=2.600, avg=2.484, sd=0.089], skew [0.319 vs 0.523, 100% {2.281, 2.600}] (wid=0.071 ws=0.049) (gid=2.554 gs=0.295)
    Clock network insertion delays are now [2.281ns, 2.600ns] average 2.484ns std.dev 0.089ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 53, tested: 53, violation detected: 12, violation ignored (due to small violation): 0, cannot run: 0, attempted: 12, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -----------------------------------------------------------------------------------------------------------------
    Net Type    Attempted           Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -----------------------------------------------------------------------------------------------------------------
    top                0                   0           0            0                    0                  0 (0.0%)
    trunk              1 (8.3%)            0           0            0                    0                  1 (8.3%)
    leaf              11 (91.7%)           0           0            0                    0                 11 (91.7%)
    -----------------------------------------------------------------------------------------------------------------
    Total             12 (100%)     -           -            -                           0 (100%)          12 (100%)
    -----------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 12, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.208pF, leaf=11.249pF, total=13.457pF
      wire lengths     : top=0.000um, trunk=9513.350um, leaf=45607.900um, total=55121.250um
    Clock DAG net violations PostConditioning after DRV fixing:
      Remaining Transition : {count=12, worst=[0.070ns, 0.048ns, 0.045ns, 0.044ns, 0.032ns, 0.031ns, 0.025ns, 0.009ns, 0.008ns, 0.006ns, ...]} avg=0.027ns sd=0.022ns sum=0.322ns
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=1.360ns count=9 avg=0.993ns sd=0.266ns min=0.560ns max=1.361ns {3 <= 0.816ns, 3 <= 1.088ns, 2 <= 1.360ns} {1 <= 1.428ns}
      Leaf  : target=1.360ns count=44 avg=1.232ns sd=0.199ns min=0.768ns max=1.430ns {4 <= 0.816ns, 5 <= 1.088ns, 24 <= 1.360ns} {10 <= 1.428ns, 1 > 1.428ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group PostConditioning after DRV fixing:
      skew_group inClock/hold_func_mode: insertion delay [min=2.281, max=2.600, avg=2.484, sd=0.089], skew [0.319 vs 0.523, 100% {2.281, 2.600}] (wid=0.071 ws=0.049) (gid=2.554 gs=0.295)
    Skew group summary PostConditioning after DRV fixing:
      skew_group inClock/hold_func_mode: insertion delay [min=2.281, max=2.600, avg=2.484, sd=0.089], skew [0.319 vs 0.523, 100% {2.281, 2.600}] (wid=0.071 ws=0.049) (gid=2.554 gs=0.295)
    Clock network insertion delays are now [2.281ns, 2.600ns] average 2.484ns std.dev 0.089ns
    Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 53, nets tested: 53, nets violation detected: 12, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 12, nets unsuccessful: 12, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
      cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
      sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.208pF, leaf=11.249pF, total=13.457pF
      wire lengths     : top=0.000um, trunk=9513.350um, leaf=45607.900um, total=55121.250um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=12, worst=[0.070ns, 0.048ns, 0.045ns, 0.044ns, 0.032ns, 0.031ns, 0.025ns, 0.009ns, 0.008ns, 0.006ns, ...]} avg=0.027ns sd=0.022ns sum=0.322ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=1.360ns count=9 avg=0.993ns sd=0.266ns min=0.560ns max=1.361ns {3 <= 0.816ns, 3 <= 1.088ns, 2 <= 1.360ns} {1 <= 1.428ns}
      Leaf  : target=1.360ns count=44 avg=1.232ns sd=0.199ns min=0.768ns max=1.430ns {4 <= 0.816ns, 5 <= 1.088ns, 24 <= 1.360ns} {10 <= 1.428ns, 1 > 1.428ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBU8: 52 
    Primary reporting skew group PostConditioning after re-buffering DRV fixing:
      skew_group inClock/hold_func_mode: insertion delay [min=2.281, max=2.600, avg=2.484, sd=0.089], skew [0.319 vs 0.523, 100% {2.281, 2.600}] (wid=0.071 ws=0.049) (gid=2.554 gs=0.295)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group inClock/hold_func_mode: insertion delay [min=2.281, max=2.600, avg=2.484, sd=0.089], skew [0.319 vs 0.523, 100% {2.281, 2.600}] (wid=0.071 ws=0.049) (gid=2.554 gs=0.295)
    Clock network insertion delays are now [2.281ns, 2.600ns] average 2.484ns std.dev 0.089ns
    Buffering to fix DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:00:54.4 mem=1274.3M) ***
Total net bbox length = 6.162e+05 (2.876e+05 3.286e+05) (ext = 2.838e+04)
Density distribution unevenness ratio = 8.619%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1274.3MB
Summary Report:
Instances move: 0 (out of 11069 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.162e+05 (2.876e+05 3.286e+05) (ext = 2.838e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1274.3MB
*** Finished refinePlace (0:00:54.6 mem=1274.3M) ***
    Moved 45 and flipped 0 of 1349 clock instance(s) during refinement.
    The largest move was 1.4 microns for t_op/u_inFIFO/FIFO_reg[31][3].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
    Set dirty flag on 17 insts, 34 nets
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=11361 and nets=12123 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1213.984M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning done.
Net route status summary:
  Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 12070 (unrouted=465, trialRouted=11605, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=422, (crossesIlmBounday AND tooFewTerms=0)])
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.9 real=0:00:00.9)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        52      4732.000       0.520
  Inverters                       0         0.000       0.000
  Integrated Clock Gates          0         0.000       0.000
  Non-Integrated Clock Gates      0         0.000       0.000
  Clock Logic                     0         0.000       0.000
  All                            52      4732.000       0.520
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      9513.350
  Leaf      45607.900
  Total     55121.250
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------
  Type     Gate     Wire      Total
  ----------------------------------
  Top      0.000     0.000     0.000
  Trunk    0.520     2.208     2.728
  Leaf     5.188    11.249    16.437
  Total    5.708    13.457    19.165
  ----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  1297     5.188     0.004       0.000      0.004    0.004
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns        12       0.027       0.022      0.322    [0.070, 0.048, 0.045, 0.044, 0.032, 0.031, 0.025, 0.009, 0.008, 0.006, ...]
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                   Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       1.360       9       0.993       0.266      0.560    1.361    {3 <= 0.816ns, 3 <= 1.088ns, 2 <= 1.360ns}     {1 <= 1.428ns}
  Leaf        1.360      44       1.232       0.199      0.768    1.430    {4 <= 0.816ns, 5 <= 1.088ns, 24 <= 1.360ns}    {10 <= 1.428ns, 1 > 1.428ns}
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  CLKBU8    buffer     52       4732.000
  ---------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group                Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  corner_max:setup.late    inClock/hold_func_mode    2.281     2.600     0.319       0.523         0.049           0.026           2.484        0.089     100% {2.281, 2.600}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group                Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  corner_max:setup.late    inClock/hold_func_mode    2.281     2.600     0.319       0.523         0.049           0.026           2.484        0.089     100% {2.281, 2.600}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [2.281ns, 2.600ns] average 2.484ns std.dev 0.089ns
  
  Found a total of 371 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ---------------------------------------------------------------------------------------------------------------------------------------
  Half corner            Violation  Slew    Slew      Dont   Ideal  Target         Pin
                         amount     target  achieved  touch  net?   source         
                                                      net?                         
  ---------------------------------------------------------------------------------------------------------------------------------------
  corner_max:setup.late    0.070    1.360    1.430    N      N      auto computed  t_op/u_decoder/fir_filter/I_data_add_1_buff_reg[2]/C
  corner_max:setup.late    0.070    1.360    1.430    N      N      auto computed  t_op/u_decoder/fir_filter/I_data_add_1_buff_reg[1]/C
  corner_max:setup.late    0.070    1.360    1.430    N      N      auto computed  t_op/u_decoder/fir_filter/I_data_add_1_buff_reg[0]/C
  corner_max:setup.late    0.070    1.360    1.430    N      N      auto computed  t_op/u_decoder/fir_filter/I_data_add_2_buff_reg[2]/C
  corner_max:setup.late    0.070    1.360    1.430    N      N      auto computed  t_op/u_decoder/fir_filter/I_data_add_7_buff_reg[1]/C
  corner_max:setup.late    0.070    1.360    1.430    N      N      auto computed  t_op/u_decoder/fir_filter/I_data_mult_1_buff_reg[1]/C
  corner_max:setup.late    0.070    1.360    1.430    N      N      auto computed  t_op/u_decoder/fir_filter/I_data_mult_0_buff_reg[0]/C
  corner_max:setup.late    0.070    1.360    1.429    N      N      auto computed  t_op/u_decoder/fir_filter/I_data_add_2_buff_reg[1]/C
  corner_max:setup.late    0.070    1.360    1.429    N      N      auto computed  t_op/u_decoder/fir_filter/I_data_add_6_buff_reg[1]/C
  corner_max:setup.late    0.070    1.360    1.429    N      N      auto computed  t_op/u_decoder/fir_filter/I_data_mult_8_delay_reg[0]/C
  ---------------------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1316.72)
Total number of fetched objects 12640
Total number of fetched objects 12640
End delay calculation. (MEM=1369.1 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1271.73 CPU=0:00:00.6 REAL=0:00:00.0)
	Clock: inClock, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 2.48376
	 Executing: set_clock_latency -source -early -max -rise -2.48376 [get_pins io_inClock/Y]
	Clock: inClock, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 2.48376
	 Executing: set_clock_latency -source -late -max -rise -2.48376 [get_pins io_inClock/Y]
	Clock: inClock, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 2.52224
	 Executing: set_clock_latency -source -early -max -fall -2.52224 [get_pins io_inClock/Y]
	Clock: inClock, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 2.52224
	 Executing: set_clock_latency -source -late -max -fall -2.52224 [get_pins io_inClock/Y]
	Clock: inClock, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.60437
	 Executing: set_clock_latency -source -early -min -rise -0.60437 [get_pins io_inClock/Y]
	Clock: inClock, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.60437
	 Executing: set_clock_latency -source -late -min -rise -0.60437 [get_pins io_inClock/Y]
	Clock: inClock, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.625196
	 Executing: set_clock_latency -source -early -min -fall -0.625196 [get_pins io_inClock/Y]
	Clock: inClock, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.625196
	 Executing: set_clock_latency -source -late -min -fall -0.625196 [get_pins io_inClock/Y]
Setting all clocks to propagated mode.
Clock DAG stats after update timingGraph:
  cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
  cell areas       : b=4732.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=4732.000um^2
  cell capacitance : b=0.520pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.520pF
  sink capacitance : count=1297, total=5.188pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
  wire capacitance : top=0.000pF, trunk=2.208pF, leaf=11.249pF, total=13.457pF
  wire lengths     : top=0.000um, trunk=9513.350um, leaf=45607.900um, total=55121.250um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=12, worst=[0.070ns, 0.048ns, 0.045ns, 0.044ns, 0.032ns, 0.031ns, 0.025ns, 0.009ns, 0.008ns, 0.006ns, ...]} avg=0.027ns sd=0.022ns sum=0.322ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=1.360ns count=9 avg=0.993ns sd=0.266ns min=0.560ns max=1.361ns {3 <= 0.816ns, 3 <= 1.088ns, 2 <= 1.360ns} {1 <= 1.428ns}
  Leaf  : target=1.360ns count=44 avg=1.232ns sd=0.199ns min=0.768ns max=1.430ns {4 <= 0.816ns, 5 <= 1.088ns, 24 <= 1.360ns} {10 <= 1.428ns, 1 > 1.428ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBU8: 52 
Primary reporting skew group after update timingGraph:
  skew_group inClock/hold_func_mode: insertion delay [min=2.281, max=2.600, avg=2.484, sd=0.089], skew [0.319 vs 0.523, 100% {2.281, 2.600}] (wid=0.071 ws=0.049) (gid=2.554 gs=0.295)
Skew group summary after update timingGraph:
  skew_group inClock/hold_func_mode: insertion delay [min=2.281, max=2.600, avg=2.484, sd=0.089], skew [0.319 vs 0.523, 100% {2.281, 2.600}] (wid=0.071 ws=0.049) (gid=2.554 gs=0.295)
Clock network insertion delays are now [2.281ns, 2.600ns] average 2.484ns std.dev 0.089ns
Logging CTS constraint violations...
  Clock tree inClock has 10 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 32 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_29 (a lib_cell CLKBU8) at (1667.800,1343.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_decoder/fir_filter/I_data_mult_0_buff_reg[0]/C with a slew time target of 1.360ns. Achieved a slew time of 1.430ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 35 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_30 (a lib_cell CLKBU8) at (1560.000,1681.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[3]/C with a slew time target of 1.360ns. Achieved a slew time of 1.408ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 32 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_17 (a lib_cell CLKBU8) at (1023.800,563.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_outFIFO/FIFO_reg[22][1]/C with a slew time target of 1.360ns. Achieved a slew time of 1.405ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 33 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_37 (a lib_cell CLKBU8) at (991.600,1642.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_inFIFO/FIFO_reg[7][2]/C with a slew time target of 1.360ns. Achieved a slew time of 1.404ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 32 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_39 (a lib_cell CLKBU8) at (1025.200,1447.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_cordic/my_rotation/present_angle_reg[0][3]/C with a slew time target of 1.360ns. Achieved a slew time of 1.392ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 37 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_1 (a lib_cell CLKBU8) at (749.400,1343.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_cordic/mycordic/present_C_table_reg[2][2]/C with a slew time target of 1.360ns. Achieved a slew time of 1.391ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 29 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_9 (a lib_cell CLKBU8) at (679.400,966.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_cdr/phd1/o_E_reg/C with a slew time target of 1.360ns. Achieved a slew time of 1.385ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 32 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_12 (a lib_cell CLKBU8) at (731.200,849.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/CTS_ccl_a_BUF_inClock_G0_L3_12/Q with a slew time target of 1.360ns. Achieved a slew time of 1.369ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 30 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_19 (a lib_cell CLKBU8) at (1019.600,628.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_outFIFO/FIFO_reg[19][0]/C with a slew time target of 1.360ns. Achieved a slew time of 1.368ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 33 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_21 (a lib_cell CLKBU8) at (1040.600,875.400), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/CTS_ccl_a_BUF_inClock_G0_L3_21/Q with a slew time target of 1.360ns. Achieved a slew time of 1.366ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.4 real=0:00:01.4)
Copying last skew targets (including wire skew targets) from inClock/hold_func_mode to inClock/setup_func_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from inClock/hold_func_mode to inClock/setup_func_mode (the duplicate skew group).
Runtime done. (took cpu=0:00:34.6 real=0:00:34.6)
Runtime Summary
===============
Clock Runtime:  (34%) Core CTS          11.81 (Init 0.78, Construction 8.34, Implementation 1.06, eGRPC 0.55, PostConditioning 0.63, Other 0.45)
Clock Runtime:  (63%) CTS services      21.92 (RefinePlace 0.84, EarlyGlobalClock 0.81, NanoRoute 18.63, ExtractRC 0.25, TimingAnalysis 1.39)
Clock Runtime:   (2%) Other CTS          0.80 (Init 0.45, CongRepair 0.35)
Clock Runtime: (100%) Total             34.53

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPCCOPT-1007       10  Did not meet the max transition constrai...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 16 warning(s), 0 error(s)

#% End ccopt_design (date=06/15 16:39:03, total cpu=0:00:34.6, real=0:00:35.0, peak res=1026.2M, current mem=1026.2M)
<CMD> report_timing
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1262.03)
Total number of fetched objects 12640
End delay calculation. (MEM=1262.16 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1262.16 CPU=0:00:01.4 REAL=0:00:01.0)
Path 1: VIOLATED Setup Check with Pin t_op/u_decoder/fir_filter/Q_data_add_7_
buff_reg[13]/C 
Endpoint:   t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[13]/D  (^) checked 
with  leading edge of 'inClock'
Beginpoint: t_op/u_decoder/fir_filter/Q_data_mult_8_buff_reg[0]/QN (^) 
triggered by  leading edge of 'inClock'
Path Groups: {reg2reg}
Analysis View: setup_func_max
Other End Arrival Time         -0.136
- Setup                         0.025
+ Phase Shift                  20.000
- Uncertainty                  10.000
= Required Time                 9.839
- Arrival Time                 10.485
= Slack Time                   -0.645
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.079
     = Beginpoint Arrival Time       0.079
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                                    |              |        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+---------+----------| 
     | t_op/u_decoder/fir_filter/Q_data_mult_8_buff_reg[0 | C ^          |        |       |   0.079 |   -0.566 | 
     | ]                                                  |              |        |       |         |          | 
     | t_op/u_decoder/fir_filter/Q_data_mult_8_buff_reg[0 | C ^ -> QN ^  | DF3    | 1.927 |   2.006 |    1.361 | 
     | ]                                                  |              |        |       |         |          | 
     | t_op/U1677                                         | A ^ -> Q v   | NOR22  | 0.320 |   2.326 |    1.681 | 
     | t_op/u_decoder/fir_filter/add_333/U1_1             | CI v -> CO v | ADD32  | 0.782 |   3.108 |    2.463 | 
     | t_op/FE_RC_6115_0                                  | C v -> Q v   | MAJ32  | 0.777 |   3.885 |    3.240 | 
     | t_op/FE_RC_2878_0                                  | B v -> Q ^   | NAND22 | 0.360 |   4.245 |    3.600 | 
     | t_op/FE_RC_2877_0                                  | A ^ -> Q v   | NAND22 | 0.331 |   4.576 |    3.931 | 
     | t_op/FE_RC_2578_0                                  | B v -> Q ^   | NAND22 | 0.344 |   4.921 |    4.275 | 
     | t_op/FE_RC_2577_0                                  | A ^ -> Q v   | NAND23 | 0.260 |   5.181 |    4.536 | 
     | t_op/FE_RC_2245_0                                  | B v -> Q ^   | NAND22 | 0.342 |   5.523 |    4.878 | 
     | t_op/FE_RC_2244_0                                  | A ^ -> Q v   | NAND23 | 0.220 |   5.743 |    5.098 | 
     | t_op/FE_RC_1173_0                                  | B v -> Q ^   | NAND22 | 0.294 |   6.037 |    5.392 | 
     | t_op/FE_RC_1172_0                                  | A ^ -> Q v   | NAND23 | 0.214 |   6.251 |    5.606 | 
     | t_op/FE_RC_926_0                                   | B v -> Q ^   | NAND22 | 0.322 |   6.574 |    5.928 | 
     | t_op/FE_RC_925_0                                   | A ^ -> Q v   | NAND23 | 0.238 |   6.811 |    6.166 | 
     | t_op/FE_RC_635_0                                   | B v -> Q ^   | NAND22 | 0.314 |   7.125 |    6.480 | 
     | t_op/FE_RC_634_0                                   | A ^ -> Q v   | NAND24 | 0.252 |   7.377 |    6.731 | 
     | t_op/FE_RC_1937_0                                  | B v -> Q ^   | NAND22 | 0.311 |   7.688 |    7.043 | 
     | t_op/FE_RC_1936_0                                  | A ^ -> Q v   | NAND24 | 0.204 |   7.892 |    7.247 | 
     | t_op/FE_RC_1637_0                                  | B v -> Q ^   | NAND22 | 0.305 |   8.197 |    7.551 | 
     | t_op/FE_RC_1636_0                                  | A ^ -> Q v   | NAND24 | 0.248 |   8.445 |    7.800 | 
     | t_op/FE_RC_5633_0                                  | B v -> Q ^   | NAND22 | 0.328 |   8.773 |    8.128 | 
     | t_op/FE_RC_5632_0                                  | A ^ -> Q v   | NAND23 | 0.288 |   9.061 |    8.415 | 
     | t_op/FE_RC_4103_0                                  | A v -> Q ^   | NOR21  | 0.391 |   9.452 |    8.806 | 
     | t_op/FE_RC_4102_0                                  | A ^ -> Q v   | OAI222 | 0.206 |   9.657 |    9.012 | 
     | t_op/FE_RC_4101_0                                  | A v -> Q ^   | NAND22 | 0.223 |   9.881 |    9.235 | 
     | t_op/U1925                                         | A ^ -> Q v   | AOI221 | 0.369 |  10.250 |    9.605 | 
     | t_op/U1924                                         | A v -> Q ^   | INV3   | 0.234 |  10.485 |    9.839 | 
     | t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[13 | D ^          | DF3    | 0.000 |  10.485 |    9.839 | 
     | ]                                                  |              |        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 

<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
<CMD> pan -321.342 -421.069
<CMD> pan -57.115 -130.945
<CMD> selectInst t_op/FE_RC_4102_0
<CMD> pan -30.448 -27.980
<CMD> pan -30.722 -58.975
<CMD> pan -270.790 -97.646
<CMD> pan -29.994 113.141
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> pan 42.620 54.094
<CMD> pan -54.141 535.393
<CMD> pan -1203.941 478.099
**WARN: (IMPSGN-1032):	Failed to create Instance t_op/FE_RC_4102_0.
**WARN: (IMPSGN-1032):	Failed to create Instance Q.
**WARN: (IMPSGN-1032):	Failed to create Instance t_op/U1925.
**WARN: (IMPSGN-1032):	Failed to create Instance Q.
**WARN: (IMPSGN-1033):	This type of pin (HPIN) io_inClock is not yet supported by the schematic.
**WARN: (IMPSGN-1033):	This type of pin (HPIN) io_inClock is not yet supported by the schematic.
<CMD> pan -136.055 -169.427
<CMD> selectInst {t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[13]}
<CMD> deselectAll
<CMD> selectInst {t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[0]}
<CMD> deselectAll
<CMD> selectInst {t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[13]}
<CMD> pan 30.501 2.148
<CMD> deselectAll
<CMD> selectInst {t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[9]}
<CMD> pan -0.968 92.622
<CMD> deselectAll
<CMD> selectInst {t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[13]}
<CMD> pan -216.749 -189.110
<CMD> deselectAll
<CMD> selectInst {t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[0]}
<CMD> pan 113.444 474.193
<CMD> pan 594.810 -59.112
<CMD> selectInst {t_op/u_cordic/mycordic/present_ANGLE_table_reg[5][15]}
<CMD> pan -44.589 -324.660
<CMD> deselectAll
<CMD> selectInst {t_op/u_cordic/mycordic/present_ANGLE_table_reg[4][0]}
<CMD> pan -115.716 559.291
<CMD> pan -287.360 55.929
<CMD> pan 517.849 125.459
<CMD> selectInst t_op/u_cordic/my_rotation/present_direction_reg
<CMD> deselectAll
<CMD> selectInst {t_op/u_cordic/my_rotation/present_angle_reg[1][0]}
<CMD> pan -58.917 -109.833
<CMD> deselectAll
<CMD> selectInst {t_op/u_cordic/mycordic/present_ANGLE_table_reg[5][15]}
<CMD> pan -43.896 -174.351
<CMD> pan -14.220 -61.827
<CMD> deselectAll
<CMD> selectInst {t_op/u_cordic/mycordic/present_ANGLE_table_reg[4][0]}
