Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc44b30b14ca4672b2c5f80d29eda32d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder_3_8_tb_behav xil_defaultlib.decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/NEW/TYUT/FPGA/Project/decoder_3_8/decoder_3_8.srcs/sources_1/new/decoder_3_8.v" Line 1. Module decoder_3_8 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_3_8
Compiling module xil_defaultlib.decoder_3_8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decoder_3_8_tb_behav
