v 20121203 2
C 40000 40000 0 0 0 title-B.sym
C 45700 44000 1 0 0 lm555-1.sym
{
T 48000 46400 5 10 0 0 0 0 1
device=LM555
T 47500 44000 5 10 1 1 0 0 1
refdes=U2
}
C 51000 46100 1 0 0 resistor-1.sym
{
T 51300 46500 5 10 0 0 0 0 1
device=RESISTOR
T 51200 46400 5 10 1 1 0 0 1
refdes=R1
}
C 45200 48400 1 90 0 capacitor-1.sym
{
T 44500 48600 5 10 0 0 90 0 1
device=CAPACITOR
T 44900 48500 5 10 1 1 90 0 1
refdes=C3
T 44300 48600 5 10 0 0 90 0 1
symversion=0.1
T 44900 49000 5 10 1 1 90 0 1
value=10u
}
C 49400 44900 1 0 0 opamp-1.sym
{
T 50100 45700 5 10 0 0 0 0 1
device=OPAMP
T 50100 45500 5 10 1 1 0 0 1
refdes=U3
T 50100 46300 5 10 0 0 0 0 1
symversion=0.1
}
C 45600 44100 1 0 0 gnd-1.sym
C 44900 48100 1 0 0 gnd-1.sym
C 48900 45300 1 180 0 capacitor-1.sym
{
T 48700 44600 5 10 0 0 180 0 1
device=CAPACITOR
T 48700 44800 5 10 1 1 180 0 1
refdes=C5
T 48700 44400 5 10 0 0 180 0 1
symversion=0.1
}
C 45200 45700 1 180 0 capacitor-1.sym
{
T 45000 45000 5 10 0 0 180 0 1
device=CAPACITOR
T 45000 45200 5 10 1 1 180 0 1
refdes=C4
T 45000 44800 5 10 0 0 180 0 1
symversion=0.1
}
C 44000 45600 1 270 0 gnd-1.sym
N 45700 45500 45200 45500 4
N 51900 46200 53600 46200 4
{
T 53700 46200 5 10 1 1 0 0 1
netname=PROBE_2
}
C 48800 44800 1 0 0 gnd-1.sym
N 48000 44400 52900 44400 4
N 52500 44400 52500 46200 4
N 48000 45500 49400 45500 4
N 49200 45100 49200 44700 4
N 49200 44700 50700 44700 4
N 50700 44700 50700 45300 4
N 50400 45300 50700 45300 4
C 42000 49800 1 180 1 in-1.sym
{
T 42000 49500 5 10 0 0 180 6 1
device=INPUT
T 42000 49500 5 10 1 1 180 6 1
refdes=ENABLE
}
N 45400 45500 45400 47800 4
N 45400 47800 49200 47800 4
N 49200 47800 49200 45500 4
N 49200 46500 50600 46500 4
N 50600 46200 50600 46800 4
N 50600 46800 53600 46800 4
{
T 53700 46800 5 10 1 1 0 0 1
netname=PROBE_1
}
N 49200 45100 49400 45100 4
C 52900 43800 1 0 0 opamp-1.sym
{
T 53600 44600 5 10 0 0 0 0 1
device=OPAMP
T 53600 44400 5 10 1 1 0 0 1
refdes=U4
T 53600 45200 5 10 0 0 0 0 1
symversion=0.1
}
C 49800 44600 1 0 0 gnd-1.sym
C 53300 43500 1 0 0 gnd-1.sym
C 51800 41800 1 0 0 gnd-1.sym
N 51900 43000 52900 43000 4
N 52900 43000 52900 44000 4
C 54500 44100 1 0 0 out-1.sym
{
T 54500 44400 5 10 0 0 0 0 1
device=OUTPUT
T 54500 44400 5 10 1 1 0 0 1
refdes=OUT
}
N 54500 44200 53900 44200 4
T 47400 46600 9 12 1 0 0 0 1
Oscillator
T 50300 45800 9 12 1 0 0 0 1
Bias
C 40600 50100 1 180 1 in-1.sym
{
T 40600 49800 5 10 0 0 180 6 1
device=INPUT
T 40600 49800 5 10 1 1 180 6 1
refdes=VRAW
}
C 41500 48500 1 0 0 gnd-1.sym
T 50000 40700 9 16 1 0 0 0 1
Electrical conductivity sensor
C 41800 48800 1 90 0 capacitor-1.sym
{
T 41100 49000 5 10 0 0 90 0 1
device=CAPACITOR
T 41500 48900 5 10 1 1 90 0 1
refdes=C1
T 40900 49000 5 10 0 0 90 0 1
symversion=0.1
T 41500 49400 5 10 1 1 90 0 1
value=1u
}
C 43600 48800 1 0 0 gnd-1.sym
T 53900 44700 9 12 1 0 0 0 1
Output comparator
C 47100 46800 1 0 0 generic-power.sym
{
T 47300 47050 5 10 1 1 0 3 1
net=Vcc:EC
}
C 53200 44600 1 0 0 generic-power.sym
{
T 53400 44850 5 10 1 1 0 3 1
net=Vcc:EC
}
C 45200 49900 1 270 0 generic-power.sym
{
T 45450 49700 5 10 1 1 270 3 1
net=Vcc:EC
}
C 49700 45700 1 0 0 generic-power.sym
{
T 49900 45950 5 10 1 1 0 3 1
net=Vcc:EC
}
C 51700 43900 1 0 0 generic-power.sym
{
T 51900 44150 5 10 1 1 0 3 1
net=Vcc:EC
}
C 42500 49000 1 0 0 mic5202.sym
{
T 44500 50400 5 10 1 1 0 6 1
refdes=U1
T 42900 50900 5 10 0 0 0 0 1
device=MIC5205
T 42900 51100 5 10 0 0 0 0 1
footprint=SOT23
}
N 45200 49700 44800 49700 4
N 41200 50000 42600 50000 4
C 46700 50200 1 180 0 capacitor-1.sym
{
T 46500 49500 5 10 0 0 180 0 1
device=CAPACITOR
T 46100 50200 5 10 1 1 180 0 1
refdes=C2
T 46500 49300 5 10 0 0 180 0 1
symversion=0.1
T 46400 50100 5 10 1 1 0 0 1
value=470p
}
N 45800 50000 44800 50000 4
C 47000 49900 1 90 0 gnd-1.sym
N 41600 49700 41600 50000 4
C 46600 47100 1 180 0 gnd-1.sym
N 45000 49300 45000 49700 4
N 50700 45000 51100 45000 4
{
T 51200 45000 5 10 1 1 0 0 1
netname=SHIELD
}
N 50600 46200 51000 46200 4
C 56700 49800 1 180 0 connector3-1.sym
{
T 54900 48900 5 10 0 0 180 0 1
device=CONNECTOR_3
T 56700 48700 5 10 1 1 180 0 1
refdes=PROBE
}
N 55000 49600 54100 49600 4
{
T 54000 49600 5 10 1 1 0 6 1
netname=PROBE_1
}
N 55000 49300 54100 49300 4
{
T 54000 49300 5 10 1 1 0 6 1
netname=PROBE_2
}
N 55000 49000 54100 49000 4
{
T 54000 49000 5 10 1 1 0 6 1
netname=SHIELD
}
C 52000 43000 1 90 0 resistor-1.sym
{
T 51600 43300 5 10 0 0 90 0 1
device=RESISTOR
T 51700 43200 5 10 1 1 90 0 1
refdes=R2
}
C 52000 42100 1 90 0 resistor-1.sym
{
T 51600 42400 5 10 0 0 90 0 1
device=RESISTOR
T 51700 42300 5 10 1 1 90 0 1
refdes=R3
}
