[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ConstantRange/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 205
LIB: work
FILE: ${SURELOG_DIR}/tests/ConstantRange/dut.sv
n<> u<204> t<Top_level_rule> c<1> l<1:1> el<23:1>
  n<> u<1> t<Null_rule> p<204> s<203> l<1:1>
  n<> u<203> t<Source_text> p<204> c<9> l<1:1> el<21:10>
    n<> u<9> t<Description> p<203> c<8> s<202> l<1:1> el<3:10>
      n<> u<8> t<Module_declaration> p<9> c<6> l<1:1> el<3:10>
        n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<GOOD> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:12>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:12> el<1:12>
          n<> u<5> t<Port_list> p<6> l<1:12> el<1:14>
        n<> u<7> t<ENDMODULE> p<8> l<3:1> el<3:10>
    n<> u<202> t<Description> p<203> c<201> l<6:1> el<21:10>
      n<> u<201> t<Module_declaration> p<202> c<15> l<6:1> el<21:10>
        n<> u<15> t<Module_nonansi_header> p<201> c<10> s<34> l<6:1> el<6:18>
          n<module> u<10> t<Module_keyword> p<15> s<11> l<6:1> el<6:7>
          n<dut> u<11> t<STRING_CONST> p<15> s<12> l<6:8> el<6:11>
          n<> u<12> t<Package_import_declaration_list> p<15> s<13> l<6:12> el<6:12>
          n<> u<13> t<Parameter_port_list> p<15> s<14> l<6:12> el<6:15>
          n<> u<14> t<Port_list> p<15> l<6:15> el<6:17>
        n<> u<34> t<Module_item> p<201> c<33> s<69> l<7:1> el<7:28>
          n<> u<33> t<Non_port_module_item> p<34> c<32> l<7:1> el<7:28>
            n<> u<32> t<Module_or_generate_item> p<33> c<31> l<7:1> el<7:28>
              n<> u<31> t<Module_common_item> p<32> c<30> l<7:1> el<7:28>
                n<> u<30> t<Module_or_generate_item_declaration> p<31> c<29> l<7:1> el<7:28>
                  n<> u<29> t<Package_or_generate_item_declaration> p<30> c<28> l<7:1> el<7:28>
                    n<> u<28> t<Parameter_declaration> p<29> c<18> l<7:1> el<7:27>
                      n<> u<18> t<Data_type_or_implicit> p<28> c<17> s<27> l<7:11> el<7:14>
                        n<> u<17> t<Data_type> p<18> c<16> l<7:11> el<7:14>
                          n<> u<16> t<IntegerAtomType_Int> p<17> l<7:11> el<7:14>
                      n<> u<27> t<Param_assignment_list> p<28> c<26> l<7:15> el<7:27>
                        n<> u<26> t<Param_assignment> p<27> c<19> l<7:15> el<7:27>
                          n<NMioPads> u<19> t<STRING_CONST> p<26> s<25> l<7:15> el<7:23>
                          n<> u<25> t<Constant_param_expression> p<26> c<24> l<7:26> el<7:27>
                            n<> u<24> t<Constant_mintypmax_expression> p<25> c<23> l<7:26> el<7:27>
                              n<> u<23> t<Constant_expression> p<24> c<22> l<7:26> el<7:27>
                                n<> u<22> t<Constant_primary> p<23> c<21> l<7:26> el<7:27>
                                  n<> u<21> t<Primary_literal> p<22> c<20> l<7:26> el<7:27>
                                    n<8> u<20> t<INT_CONST> p<21> l<7:26> el<7:27>
        n<> u<69> t<Module_item> p<201> c<68> s<104> l<8:1> el<8:61>
          n<> u<68> t<Non_port_module_item> p<69> c<67> l<8:1> el<8:61>
            n<> u<67> t<Module_or_generate_item> p<68> c<66> l<8:1> el<8:61>
              n<> u<66> t<Module_common_item> p<67> c<65> l<8:1> el<8:61>
                n<> u<65> t<Module_or_generate_item_declaration> p<66> c<64> l<8:1> el<8:61>
                  n<> u<64> t<Package_or_generate_item_declaration> p<65> c<63> l<8:1> el<8:61>
                    n<> u<63> t<Parameter_declaration> p<64> c<53> l<8:1> el<8:60>
                      n<> u<53> t<Data_type_or_implicit> p<63> c<52> s<62> l<8:11> el<8:33>
                        n<> u<52> t<Data_type> p<53> c<35> l<8:11> el<8:33>
                          n<> u<35> t<IntVec_TypeLogic> p<52> s<51> l<8:11> el<8:16>
                          n<> u<51> t<Packed_dimension> p<52> c<50> l<8:17> el<8:33>
                            n<> u<50> t<Constant_range> p<51> c<45> l<8:18> el<8:32>
                              n<> u<45> t<Constant_expression> p<50> c<39> s<49> l<8:18> el<8:30>
                                n<> u<39> t<Constant_expression> p<45> c<38> s<44> l<8:18> el<8:26>
                                  n<> u<38> t<Constant_primary> p<39> c<37> l<8:18> el<8:26>
                                    n<> u<37> t<Primary_literal> p<38> c<36> l<8:18> el<8:26>
                                      n<NMioPads> u<36> t<STRING_CONST> p<37> l<8:18> el<8:26>
                                n<> u<44> t<BinOp_Minus> p<45> s<43> l<8:27> el<8:28>
                                n<> u<43> t<Constant_expression> p<45> c<42> l<8:29> el<8:30>
                                  n<> u<42> t<Constant_primary> p<43> c<41> l<8:29> el<8:30>
                                    n<> u<41> t<Primary_literal> p<42> c<40> l<8:29> el<8:30>
                                      n<1> u<40> t<INT_CONST> p<41> l<8:29> el<8:30>
                              n<> u<49> t<Constant_expression> p<50> c<48> l<8:31> el<8:32>
                                n<> u<48> t<Constant_primary> p<49> c<47> l<8:31> el<8:32>
                                  n<> u<47> t<Primary_literal> p<48> c<46> l<8:31> el<8:32>
                                    n<0> u<46> t<INT_CONST> p<47> l<8:31> el<8:32>
                      n<> u<62> t<Param_assignment_list> p<63> c<61> l<8:34> el<8:60>
                        n<> u<61> t<Param_assignment> p<62> c<54> l<8:34> el<8:60>
                          n<ConnectDioIn> u<54> t<STRING_CONST> p<61> s<60> l<8:34> el<8:46>
                          n<> u<60> t<Constant_param_expression> p<61> c<59> l<8:49> el<8:60>
                            n<> u<59> t<Constant_mintypmax_expression> p<60> c<58> l<8:49> el<8:60>
                              n<> u<58> t<Constant_expression> p<59> c<57> l<8:49> el<8:60>
                                n<> u<57> t<Constant_primary> p<58> c<56> l<8:49> el<8:60>
                                  n<> u<56> t<Primary_literal> p<57> c<55> l<8:49> el<8:60>
                                    n<8'b11110000> u<55> t<INT_CONST> p<56> l<8:49> el<8:60>
        n<> u<104> t<Module_item> p<201> c<103> s<171> l<9:1> el<9:62>
          n<> u<103> t<Non_port_module_item> p<104> c<102> l<9:1> el<9:62>
            n<> u<102> t<Module_or_generate_item> p<103> c<101> l<9:1> el<9:62>
              n<> u<101> t<Module_common_item> p<102> c<100> l<9:1> el<9:62>
                n<> u<100> t<Module_or_generate_item_declaration> p<101> c<99> l<9:1> el<9:62>
                  n<> u<99> t<Package_or_generate_item_declaration> p<100> c<98> l<9:1> el<9:62>
                    n<> u<98> t<Parameter_declaration> p<99> c<88> l<9:1> el<9:61>
                      n<> u<88> t<Data_type_or_implicit> p<98> c<87> s<97> l<9:11> el<9:33>
                        n<> u<87> t<Data_type> p<88> c<70> l<9:11> el<9:33>
                          n<> u<70> t<IntVec_TypeLogic> p<87> s<86> l<9:11> el<9:16>
                          n<> u<86> t<Packed_dimension> p<87> c<85> l<9:17> el<9:33>
                            n<> u<85> t<Constant_range> p<86> c<80> l<9:18> el<9:32>
                              n<> u<80> t<Constant_expression> p<85> c<74> s<84> l<9:18> el<9:30>
                                n<> u<74> t<Constant_expression> p<80> c<73> s<79> l<9:18> el<9:26>
                                  n<> u<73> t<Constant_primary> p<74> c<72> l<9:18> el<9:26>
                                    n<> u<72> t<Primary_literal> p<73> c<71> l<9:18> el<9:26>
                                      n<NMioPads> u<71> t<STRING_CONST> p<72> l<9:18> el<9:26>
                                n<> u<79> t<BinOp_Minus> p<80> s<78> l<9:27> el<9:28>
                                n<> u<78> t<Constant_expression> p<80> c<77> l<9:29> el<9:30>
                                  n<> u<77> t<Constant_primary> p<78> c<76> l<9:29> el<9:30>
                                    n<> u<76> t<Primary_literal> p<77> c<75> l<9:29> el<9:30>
                                      n<1> u<75> t<INT_CONST> p<76> l<9:29> el<9:30>
                              n<> u<84> t<Constant_expression> p<85> c<83> l<9:31> el<9:32>
                                n<> u<83> t<Constant_primary> p<84> c<82> l<9:31> el<9:32>
                                  n<> u<82> t<Primary_literal> p<83> c<81> l<9:31> el<9:32>
                                    n<0> u<81> t<INT_CONST> p<82> l<9:31> el<9:32>
                      n<> u<97> t<Param_assignment_list> p<98> c<96> l<9:34> el<9:61>
                        n<> u<96> t<Param_assignment> p<97> c<89> l<9:34> el<9:61>
                          n<ConnectDioOut> u<89> t<STRING_CONST> p<96> s<95> l<9:34> el<9:47>
                          n<> u<95> t<Constant_param_expression> p<96> c<94> l<9:50> el<9:61>
                            n<> u<94> t<Constant_mintypmax_expression> p<95> c<93> l<9:50> el<9:61>
                              n<> u<93> t<Constant_expression> p<94> c<92> l<9:50> el<9:61>
                                n<> u<92> t<Constant_primary> p<93> c<91> l<9:50> el<9:61>
                                  n<> u<91> t<Primary_literal> p<92> c<90> l<9:50> el<9:61>
                                    n<8'b11110000> u<90> t<INT_CONST> p<91> l<9:50> el<9:61>
        n<> u<171> t<Module_item> p<201> c<170> s<199> l<11:1> el<15:4>
          n<> u<170> t<Non_port_module_item> p<171> c<169> l<11:1> el<15:4>
            n<> u<169> t<Module_or_generate_item> p<170> c<168> l<11:1> el<15:4>
              n<> u<168> t<Module_common_item> p<169> c<167> l<11:1> el<15:4>
                n<> u<167> t<Loop_generate_construct> p<168> c<110> l<11:1> el<15:4>
                  n<> u<110> t<Genvar_initialization> p<167> c<105> s<120> l<11:6> el<11:18>
                    n<k> u<105> t<STRING_CONST> p<110> s<109> l<11:13> el<11:14>
                    n<> u<109> t<Constant_expression> p<110> c<108> l<11:17> el<11:18>
                      n<> u<108> t<Constant_primary> p<109> c<107> l<11:17> el<11:18>
                        n<> u<107> t<Primary_literal> p<108> c<106> l<11:17> el<11:18>
                          n<0> u<106> t<INT_CONST> p<107> l<11:17> el<11:18>
                  n<> u<120> t<Constant_expression> p<167> c<114> s<123> l<11:20> el<11:32>
                    n<> u<114> t<Constant_expression> p<120> c<113> s<119> l<11:20> el<11:21>
                      n<> u<113> t<Constant_primary> p<114> c<112> l<11:20> el<11:21>
                        n<> u<112> t<Primary_literal> p<113> c<111> l<11:20> el<11:21>
                          n<k> u<111> t<STRING_CONST> p<112> l<11:20> el<11:21>
                    n<> u<119> t<BinOp_Less> p<120> s<118> l<11:22> el<11:23>
                    n<> u<118> t<Constant_expression> p<120> c<117> l<11:24> el<11:32>
                      n<> u<117> t<Constant_primary> p<118> c<116> l<11:24> el<11:32>
                        n<> u<116> t<Primary_literal> p<117> c<115> l<11:24> el<11:32>
                          n<NMioPads> u<115> t<STRING_CONST> p<116> l<11:24> el<11:32>
                  n<> u<123> t<Genvar_iteration> p<167> c<121> s<166> l<11:34> el<11:37>
                    n<k> u<121> t<STRING_CONST> p<123> s<122> l<11:34> el<11:35>
                    n<> u<122> t<IncDec_PlusPlus> p<123> l<11:35> el<11:37>
                  n<> u<166> t<Generate_item> p<167> c<165> l<11:39> el<15:4>
                    n<> u<165> t<Generate_begin_end_block> p<166> c<124> l<11:39> el<15:4>
                      n<gen_mio_pads> u<124> t<STRING_CONST> p<165> s<163> l<11:47> el<11:59>
                      n<> u<163> t<Generate_item> p<165> c<162> s<164> l<12:6> el<14:9>
                        n<> u<162> t<Module_or_generate_item> p<163> c<161> l<12:6> el<14:9>
                          n<> u<161> t<Module_common_item> p<162> c<160> l<12:6> el<14:9>
                            n<> u<160> t<Conditional_generate_construct> p<161> c<159> l<12:6> el<14:9>
                              n<> u<159> t<If_generate_construct> p<160> c<158> l<12:6> el<14:9>
                                n<> u<158> t<IF> p<159> s<144> l<12:6> el<12:8>
                                n<> u<144> t<Constant_expression> p<159> c<133> s<157> l<12:10> el<12:45>
                                  n<> u<133> t<Constant_expression> p<144> c<132> s<143> l<12:10> el<12:25>
                                    n<> u<132> t<Constant_primary> p<133> c<125> l<12:10> el<12:25>
                                      n<ConnectDioIn> u<125> t<STRING_CONST> p<132> s<131> l<12:10> el<12:22>
                                      n<> u<131> t<Constant_select> p<132> c<130> l<12:22> el<12:25>
                                        n<> u<130> t<Constant_bit_select> p<131> c<129> l<12:22> el<12:25>
                                          n<> u<129> t<Constant_expression> p<130> c<128> l<12:23> el<12:24>
                                            n<> u<128> t<Constant_primary> p<129> c<127> l<12:23> el<12:24>
                                              n<> u<127> t<Primary_literal> p<128> c<126> l<12:23> el<12:24>
                                                n<k> u<126> t<STRING_CONST> p<127> l<12:23> el<12:24>
                                  n<> u<143> t<BinOp_LogicAnd> p<144> s<142> l<12:26> el<12:28>
                                  n<> u<142> t<Constant_expression> p<144> c<141> l<12:29> el<12:45>
                                    n<> u<141> t<Constant_primary> p<142> c<134> l<12:29> el<12:45>
                                      n<ConnectDioOut> u<134> t<STRING_CONST> p<141> s<140> l<12:29> el<12:42>
                                      n<> u<140> t<Constant_select> p<141> c<139> l<12:42> el<12:45>
                                        n<> u<139> t<Constant_bit_select> p<140> c<138> l<12:42> el<12:45>
                                          n<> u<138> t<Constant_expression> p<139> c<137> l<12:43> el<12:44>
                                            n<> u<137> t<Constant_primary> p<138> c<136> l<12:43> el<12:44>
                                              n<> u<136> t<Primary_literal> p<137> c<135> l<12:43> el<12:44>
                                                n<k> u<135> t<STRING_CONST> p<136> l<12:43> el<12:44>
                                n<> u<157> t<Generate_item> p<159> c<156> l<12:47> el<14:9>
                                  n<> u<156> t<Generate_begin_end_block> p<157> c<145> l<12:47> el<14:9>
                                    n<gen_mio_inout> u<145> t<STRING_CONST> p<156> s<154> l<12:55> el<12:68>
                                    n<> u<154> t<Generate_item> p<156> c<153> s<155> l<13:14> el<13:26>
                                      n<> u<153> t<Module_or_generate_item> p<154> c<152> l<13:14> el<13:26>
                                        n<> u<152> t<Module_instantiation> p<153> c<146> l<13:14> el<13:26>
                                          n<GOOD> u<146> t<STRING_CONST> p<152> s<151> l<13:14> el<13:18>
                                          n<> u<151> t<Hierarchical_instance> p<152> c<148> l<13:19> el<13:25>
                                            n<> u<148> t<Name_of_instance> p<151> c<147> s<150> l<13:19> el<13:23>
                                              n<good> u<147> t<STRING_CONST> p<148> l<13:19> el<13:23>
                                            n<> u<150> t<Port_connection_list> p<151> c<149> l<13:24> el<13:24>
                                              n<> u<149> t<Ordered_port_connection> p<150> l<13:24> el<13:24>
                                    n<> u<155> t<END> p<156> l<14:6> el<14:9>
                      n<> u<164> t<END> p<165> l<15:1> el<15:4>
        n<> u<199> t<Module_item> p<201> c<198> s<200> l<17:1> el<19:4>
          n<> u<198> t<Non_port_module_item> p<199> c<197> l<17:1> el<19:4>
            n<> u<197> t<Module_or_generate_item> p<198> c<196> l<17:1> el<19:4>
              n<> u<196> t<Module_common_item> p<197> c<195> l<17:1> el<19:4>
                n<> u<195> t<Conditional_generate_construct> p<196> c<194> l<17:1> el<19:4>
                  n<> u<194> t<If_generate_construct> p<195> c<193> l<17:1> el<19:4>
                    n<> u<193> t<IF> p<194> s<180> l<17:1> el<17:3>
                    n<> u<180> t<Constant_expression> p<194> c<179> s<192> l<17:5> el<17:20>
                      n<> u<179> t<Constant_primary> p<180> c<172> l<17:5> el<17:20>
                        n<ConnectDioIn> u<172> t<STRING_CONST> p<179> s<178> l<17:5> el<17:17>
                        n<> u<178> t<Constant_select> p<179> c<177> l<17:17> el<17:20>
                          n<> u<177> t<Constant_bit_select> p<178> c<176> l<17:17> el<17:20>
                            n<> u<176> t<Constant_expression> p<177> c<175> l<17:18> el<17:19>
                              n<> u<175> t<Constant_primary> p<176> c<174> l<17:18> el<17:19>
                                n<> u<174> t<Primary_literal> p<175> c<173> l<17:18> el<17:19>
                                  n<0> u<173> t<INT_CONST> p<174> l<17:18> el<17:19>
                    n<> u<192> t<Generate_item> p<194> c<191> l<17:22> el<19:4>
                      n<> u<191> t<Generate_begin_end_block> p<192> c<189> l<17:22> el<19:4>
                        n<> u<189> t<Generate_item> p<191> c<188> s<190> l<18:4> el<18:14>
                          n<> u<188> t<Module_or_generate_item> p<189> c<187> l<18:4> el<18:14>
                            n<> u<187> t<Module_instantiation> p<188> c<181> l<18:4> el<18:14>
                              n<BAD> u<181> t<STRING_CONST> p<187> s<186> l<18:4> el<18:7>
                              n<> u<186> t<Hierarchical_instance> p<187> c<183> l<18:8> el<18:13>
                                n<> u<183> t<Name_of_instance> p<186> c<182> s<185> l<18:8> el<18:11>
                                  n<bad> u<182> t<STRING_CONST> p<183> l<18:8> el<18:11>
                                n<> u<185> t<Port_connection_list> p<186> c<184> l<18:12> el<18:12>
                                  n<> u<184> t<Ordered_port_connection> p<185> l<18:12> el<18:12>
                        n<> u<190> t<END> p<191> l<19:1> el<19:4>
        n<> u<200> t<ENDMODULE> p<201> l<21:1> el<21:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ConstantRange/dut.sv:1:1: No timescale set for "GOOD".
[WRN:PA0205] ${SURELOG_DIR}/tests/ConstantRange/dut.sv:6:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ConstantRange/dut.sv:1:1: Compile module "work@GOOD".
[INF:CP0303] ${SURELOG_DIR}/tests/ConstantRange/dut.sv:6:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             1
Begin                                                  3
BitSelect                                              3
Constant                                               9
Design                                                 1
GenFor                                                 1
GenIf                                                  2
IntTypespec                                            1
LogicTypespec                                          2
Module                                                 2
ModuleTypespec                                         2
Operation                                              5
ParamAssign                                            3
Parameter                                              3
Range                                                  2
RefModule                                              2
RefObj                                                 7
RefTypespec                                            3
RefVar                                                 1
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ConstantRange/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/ConstantRange/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/ConstantRange/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@GOOD
  |vpiDefName:work@GOOD
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantRange/dut.sv, line:6:1, endln:21:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiParameter:
  \_Parameter: (work@dut.NMioPads), line:7:15, endln:7:27
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantRange/dut.sv, line:6:1, endln:21:10
    |UINT:8
    |vpiTypespec:
    \_RefTypespec: (work@dut.NMioPads), line:7:11, endln:7:14
      |vpiParent:
      \_Parameter: (work@dut.NMioPads), line:7:15, endln:7:27
      |vpiFullName:work@dut.NMioPads
      |vpiActual:
      \_IntTypespec: 
    |vpiSigned:1
    |vpiName:NMioPads
    |vpiFullName:work@dut.NMioPads
  |vpiParameter:
  \_Parameter: (work@dut.ConnectDioIn), line:8:34, endln:8:60
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantRange/dut.sv, line:6:1, endln:21:10
    |BIN:11110000
    |vpiTypespec:
    \_RefTypespec: (work@dut.ConnectDioIn), line:8:11, endln:8:33
      |vpiParent:
      \_Parameter: (work@dut.ConnectDioIn), line:8:34, endln:8:60
      |vpiFullName:work@dut.ConnectDioIn
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:ConnectDioIn
    |vpiFullName:work@dut.ConnectDioIn
  |vpiParameter:
  \_Parameter: (work@dut.ConnectDioOut), line:9:34, endln:9:61
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantRange/dut.sv, line:6:1, endln:21:10
    |BIN:11110000
    |vpiTypespec:
    \_RefTypespec: (work@dut.ConnectDioOut), line:9:11, endln:9:33
      |vpiParent:
      \_Parameter: (work@dut.ConnectDioOut), line:9:34, endln:9:61
      |vpiFullName:work@dut.ConnectDioOut
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:ConnectDioOut
    |vpiFullName:work@dut.ConnectDioOut
  |vpiParamAssign:
  \_ParamAssign: , line:7:15, endln:7:27
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantRange/dut.sv, line:6:1, endln:21:10
    |vpiRhs:
    \_Constant: , line:7:26, endln:7:27
      |vpiParent:
      \_ParamAssign: , line:7:15, endln:7:27
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@dut.NMioPads), line:7:15, endln:7:27
  |vpiParamAssign:
  \_ParamAssign: , line:8:34, endln:8:60
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantRange/dut.sv, line:6:1, endln:21:10
    |vpiRhs:
    \_Constant: , line:8:49, endln:8:60
      |vpiParent:
      \_ParamAssign: , line:8:34, endln:8:60
      |vpiDecompile:8'b11110000
      |vpiSize:8
      |BIN:11110000
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@dut.ConnectDioIn), line:8:34, endln:8:60
  |vpiParamAssign:
  \_ParamAssign: , line:9:34, endln:9:61
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantRange/dut.sv, line:6:1, endln:21:10
    |vpiRhs:
    \_Constant: , line:9:50, endln:9:61
      |vpiParent:
      \_ParamAssign: , line:9:34, endln:9:61
      |vpiDecompile:8'b11110000
      |vpiSize:8
      |BIN:11110000
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@dut.ConnectDioOut), line:9:34, endln:9:61
  |vpiInternalScope:
  \_Begin: (work@dut), line:17:22, endln:19:4
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantRange/dut.sv, line:6:1, endln:21:10
    |vpiFullName:work@dut
    |vpiTypedef:
    \_ModuleTypespec: (BAD)
      |vpiParent:
      \_Begin: (work@dut), line:17:22, endln:19:4
      |vpiName:BAD
    |vpiImportTypespec:
    \_ModuleTypespec: (BAD)
    |vpiStmt:
    \_RefModule: work@BAD (bad), line:18:4, endln:18:7
      |vpiParent:
      \_Begin: (work@dut), line:17:22, endln:19:4
      |vpiName:bad
      |vpiDefName:work@BAD
  |vpiInternalScope:
  \_GenFor: (work@dut), line:11:1, endln:15:4
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantRange/dut.sv, line:6:1, endln:21:10
    |vpiFullName:work@dut
    |vpiVariables:
    \_RefVar: (work@dut.k), line:11:13, endln:11:14
      |vpiParent:
      \_GenFor: (work@dut), line:11:1, endln:15:4
      |vpiName:k
      |vpiFullName:work@dut.k
    |vpiInternalScope:
    \_Begin: (work@dut.gen_mio_pads), line:11:39, endln:15:4
      |vpiParent:
      \_GenFor: (work@dut), line:11:1, endln:15:4
      |vpiName:gen_mio_pads
      |vpiFullName:work@dut.gen_mio_pads
      |vpiInternalScope:
      \_Begin: (work@dut.gen_mio_pads.gen_mio_inout), line:12:47, endln:14:9
        |vpiParent:
        \_Begin: (work@dut.gen_mio_pads), line:11:39, endln:15:4
        |vpiName:gen_mio_inout
        |vpiFullName:work@dut.gen_mio_pads.gen_mio_inout
        |vpiTypedef:
        \_ModuleTypespec: (GOOD)
          |vpiParent:
          \_Begin: (work@dut.gen_mio_pads.gen_mio_inout), line:12:47, endln:14:9
          |vpiName:GOOD
        |vpiImportTypespec:
        \_ModuleTypespec: (GOOD)
        |vpiStmt:
        \_RefModule: work@GOOD (good), line:13:14, endln:13:18
          |vpiParent:
          \_Begin: (work@dut.gen_mio_pads.gen_mio_inout), line:12:47, endln:14:9
          |vpiName:good
          |vpiDefName:work@GOOD
          |vpiActual:
          \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/ConstantRange/dut.sv, line:1:1, endln:3:10
      |vpiImportTypespec:
      \_LogicNet: (work@dut.gen_mio_pads.k), line:12:23, endln:12:24
        |vpiParent:
        \_Begin: (work@dut.gen_mio_pads), line:11:39, endln:15:4
        |vpiName:k
        |vpiFullName:work@dut.gen_mio_pads.k
        |vpiNetType:1
      |vpiStmt:
      \_GenIf: , line:12:6, endln:14:9
        |vpiParent:
        \_Begin: (work@dut.gen_mio_pads), line:11:39, endln:15:4
        |vpiCondition:
        \_Operation: , line:12:10, endln:12:45
          |vpiParent:
          \_GenIf: , line:12:6, endln:14:9
          |vpiOpType:26
          |vpiOperand:
          \_BitSelect: (work@dut.gen_mio_pads.ConnectDioIn), line:12:22, endln:12:25
            |vpiParent:
            \_Operation: , line:12:10, endln:12:45
            |vpiName:ConnectDioIn
            |vpiFullName:work@dut.gen_mio_pads.ConnectDioIn
            |vpiActual:
            \_Parameter: (work@dut.ConnectDioIn), line:8:34, endln:8:60
            |vpiIndex:
            \_RefObj: (work@dut.gen_mio_pads.k), line:12:23, endln:12:24
              |vpiParent:
              \_BitSelect: (work@dut.gen_mio_pads.ConnectDioIn), line:12:22, endln:12:25
              |vpiName:k
              |vpiFullName:work@dut.gen_mio_pads.k
              |vpiActual:
              \_LogicNet: (work@dut.gen_mio_pads.k), line:12:23, endln:12:24
          |vpiOperand:
          \_BitSelect: (work@dut.gen_mio_pads.ConnectDioOut), line:12:42, endln:12:45
            |vpiParent:
            \_Operation: , line:12:10, endln:12:45
            |vpiName:ConnectDioOut
            |vpiFullName:work@dut.gen_mio_pads.ConnectDioOut
            |vpiActual:
            \_Parameter: (work@dut.ConnectDioOut), line:9:34, endln:9:61
            |vpiIndex:
            \_RefObj: (work@dut.gen_mio_pads.k), line:12:43, endln:12:44
              |vpiParent:
              \_BitSelect: (work@dut.gen_mio_pads.ConnectDioOut), line:12:42, endln:12:45
              |vpiName:k
              |vpiFullName:work@dut.gen_mio_pads.k
              |vpiActual:
              \_LogicNet: (work@dut.gen_mio_pads.k), line:12:23, endln:12:24
        |vpiStmt:
        \_Begin: (work@dut.gen_mio_pads.gen_mio_inout), line:12:47, endln:14:9
    |vpiImportTypespec:
    \_RefVar: (work@dut.k), line:11:13, endln:11:14
    |vpiImportTypespec:
    \_LogicNet: (work@dut.k), line:11:20, endln:11:21
      |vpiParent:
      \_GenFor: (work@dut), line:11:1, endln:15:4
      |vpiName:k
      |vpiFullName:work@dut.k
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@dut.k), line:11:34, endln:11:35
      |vpiParent:
      \_GenFor: (work@dut), line:11:1, endln:15:4
      |vpiName:k
      |vpiFullName:work@dut.k
      |vpiNetType:1
    |vpiForInitStmt:
    \_Assignment: , line:11:6, endln:11:18
      |vpiParent:
      \_GenFor: (work@dut), line:11:1, endln:15:4
      |vpiRhs:
      \_Constant: , line:11:17, endln:11:18
        |vpiParent:
        \_Assignment: , line:11:6, endln:11:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_RefVar: (work@dut.k), line:11:13, endln:11:14
    |vpiCondition:
    \_Operation: , line:11:20, endln:11:32
      |vpiParent:
      \_GenFor: (work@dut), line:11:1, endln:15:4
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@dut.k), line:11:20, endln:11:21
        |vpiParent:
        \_Operation: , line:11:20, endln:11:32
        |vpiName:k
        |vpiFullName:work@dut.k
        |vpiActual:
        \_LogicNet: (work@dut.k), line:11:20, endln:11:21
      |vpiOperand:
      \_RefObj: (work@dut.NMioPads), line:11:24, endln:11:32
        |vpiParent:
        \_Operation: , line:11:20, endln:11:32
        |vpiName:NMioPads
        |vpiFullName:work@dut.NMioPads
        |vpiActual:
        \_Parameter: (work@dut.NMioPads), line:7:15, endln:7:27
    |vpiForIncStmt:
    \_Operation: , line:11:34, endln:11:37
      |vpiParent:
      \_GenFor: (work@dut), line:11:1, endln:15:4
      |vpiOpType:62
      |vpiOperand:
      \_RefObj: (work@dut.k), line:11:34, endln:11:35
        |vpiParent:
        \_Operation: , line:11:34, endln:11:37
        |vpiName:k
        |vpiFullName:work@dut.k
        |vpiActual:
        \_LogicNet: (work@dut.k), line:11:34, endln:11:35
    |vpiStmt:
    \_Begin: (work@dut.gen_mio_pads), line:11:39, endln:15:4
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantRange/dut.sv, line:6:1, endln:21:10
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantRange/dut.sv, line:6:1, endln:21:10
    |vpiRange:
    \_Range: , line:8:17, endln:8:33
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:8:18, endln:8:30
        |vpiParent:
        \_Range: , line:8:17, endln:8:33
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@dut.NMioPads), line:8:18, endln:8:26
          |vpiParent:
          \_Operation: , line:8:18, endln:8:30
          |vpiName:NMioPads
          |vpiFullName:work@dut.NMioPads
          |vpiActual:
          \_Parameter: (work@dut.NMioPads), line:7:15, endln:7:27
        |vpiOperand:
        \_Constant: , line:8:29, endln:8:30
          |vpiParent:
          \_Operation: , line:8:18, endln:8:30
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:8:31, endln:8:32
        |vpiParent:
        \_Range: , line:8:17, endln:8:33
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantRange/dut.sv, line:6:1, endln:21:10
    |vpiRange:
    \_Range: , line:9:17, endln:9:33
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:9:18, endln:9:30
        |vpiParent:
        \_Range: , line:9:17, endln:9:33
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@dut.NMioPads), line:9:18, endln:9:26
          |vpiParent:
          \_Operation: , line:9:18, endln:9:30
          |vpiName:NMioPads
          |vpiFullName:work@dut.NMioPads
          |vpiActual:
          \_Parameter: (work@dut.NMioPads), line:7:15, endln:7:27
        |vpiOperand:
        \_Constant: , line:9:29, endln:9:30
          |vpiParent:
          \_Operation: , line:9:18, endln:9:30
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:31, endln:9:32
        |vpiParent:
        \_Range: , line:9:17, endln:9:33
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:work@dut
  |vpiGenStmt:
  \_GenIf: , line:17:1, endln:19:4
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ConstantRange/dut.sv, line:6:1, endln:21:10
    |vpiCondition:
    \_BitSelect: (work@dut.ConnectDioIn), line:17:17, endln:17:20
      |vpiParent:
      \_GenIf: , line:17:1, endln:19:4
      |vpiName:ConnectDioIn
      |vpiFullName:work@dut.ConnectDioIn
      |vpiActual:
      \_Parameter: (work@dut.ConnectDioIn), line:8:34, endln:8:60
      |vpiIndex:
      \_Constant: , line:17:18, endln:17:19
        |vpiParent:
        \_BitSelect: (work@dut.ConnectDioIn), line:17:17, endln:17:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@dut), line:17:22, endln:19:4
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
