{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1609385470421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1609385470421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 31 10:31:10 2020 " "Processing started: Thu Dec 31 10:31:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1609385470421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1609385470421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1609385470421 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1609385471358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.v" "" { Text "F:/CE213/Practice/Lab5c/ADD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609385471514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609385471514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addpc.v 1 1 " "Found 1 design units, including 1 entities, in source file addpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddPC " "Found entity 1: AddPC" {  } { { "AddPC.v" "" { Text "F:/CE213/Practice/Lab5c/AddPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609385471514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609385471514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "F:/CE213/Practice/Lab5c/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609385471530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609385471530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "F:/CE213/Practice/Lab5c/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609385471530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609385471530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "F:/CE213/Practice/Lab5c/MIPS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609385471545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609385471545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Shift2 SHIFT2 DataPath.v(10) " "Verilog HDL Declaration information at DataPath.v(10): object \"Shift2\" differs only in case from object \"SHIFT2\" in the same scope" {  } { { "DataPath.v" "" { Text "F:/CE213/Practice/Lab5c/DataPath.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1609385471545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemtoReg MEMTOREG DataPath.v(3) " "Verilog HDL Declaration information at DataPath.v(3): object \"MemtoReg\" differs only in case from object \"MEMTOREG\" in the same scope" {  } { { "DataPath.v" "" { Text "F:/CE213/Practice/Lab5c/DataPath.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1609385471545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "F:/CE213/Practice/Lab5c/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609385471545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609385471545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.v" "" { Text "F:/CE213/Practice/Lab5c/IMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609385471545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609385471545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction " "Found entity 1: Instruction" {  } { { "Instruction.v" "" { Text "F:/CE213/Practice/Lab5c/Instruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609385471561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609385471561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1_5bit " "Found entity 1: MUX2to1_5bit" {  } { { "MUX2to1_5bit.v" "" { Text "F:/CE213/Practice/Lab5c/MUX2to1_5bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609385471561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609385471561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1_32bit " "Found entity 1: MUX2to1_32bit" {  } { { "MUX2to1_32bit.v" "" { Text "F:/CE213/Practice/Lab5c/MUX2to1_32bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609385471561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609385471561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcmem.v 1 1 " "Found 1 design units, including 1 entities, in source file pcmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCmem " "Found entity 1: PCmem" {  } { { "PCmem.v" "" { Text "F:/CE213/Practice/Lab5c/PCmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609385471577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609385471577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "F:/CE213/Practice/Lab5c/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609385471577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609385471577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift2 " "Found entity 1: Shift2" {  } { { "Shift2.v" "" { Text "F:/CE213/Practice/Lab5c/Shift2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609385471592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609385471592 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 SignExtend.v(5) " "Verilog HDL Expression warning at SignExtend.v(5): truncated literal to match 16 bits" {  } { { "SignExtend.v" "" { Text "F:/CE213/Practice/Lab5c/SignExtend.v" 5 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1609385471592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.v" "" { Text "F:/CE213/Practice/Lab5c/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609385471592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609385471592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM.v(16) " "Verilog HDL warning at SRAM.v(16): extended using \"x\" or \"z\"" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609385471592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609385471592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609385471592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SignExtend MIPS.v(8) " "Verilog HDL Implicit Net warning at MIPS.v(8): created implicit net for \"SignExtend\"" {  } { { "MIPS.v" "" { Text "F:/CE213/Practice/Lab5c/MIPS.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609385471592 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1609385471749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:D " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:D\"" {  } { { "MIPS.v" "D" { Text "F:/CE213/Practice/Lab5c/MIPS.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385471749 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 DataPath.v(36) " "Verilog HDL warning at DataPath.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "DataPath.v" "" { Text "F:/CE213/Practice/Lab5c/DataPath.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1609385471749 "|MIPS|DataPath:D"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCmem DataPath:D\|PCmem:PC_MEM " "Elaborating entity \"PCmem\" for hierarchy \"DataPath:D\|PCmem:PC_MEM\"" {  } { { "DataPath.v" "PC_MEM" { Text "F:/CE213/Practice/Lab5c/DataPath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385471749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM DataPath:D\|IMEM:INST_MEM " "Elaborating entity \"IMEM\" for hierarchy \"DataPath:D\|IMEM:INST_MEM\"" {  } { { "DataPath.v" "INST_MEM" { Text "F:/CE213/Practice/Lab5c/DataPath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385471764 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "9 0 31 IMEM.v(8) " "Verilog HDL warning at IMEM.v(8): number of words (9) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "IMEM.v" "" { Text "F:/CE213/Practice/Lab5c/IMEM.v" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1609385471764 "|MIPS|DataPath:D|IMEM:INST_MEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 IMEM.v(5) " "Net \"rom.data_a\" at IMEM.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "F:/CE213/Practice/Lab5c/IMEM.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1609385471764 "|MIPS|DataPath:D|IMEM:INST_MEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 IMEM.v(5) " "Net \"rom.waddr_a\" at IMEM.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "F:/CE213/Practice/Lab5c/IMEM.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1609385471764 "|MIPS|DataPath:D|IMEM:INST_MEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 IMEM.v(5) " "Net \"rom.we_a\" at IMEM.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "F:/CE213/Practice/Lab5c/IMEM.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1609385471764 "|MIPS|DataPath:D|IMEM:INST_MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddPC DataPath:D\|AddPC:ADD_PC " "Elaborating entity \"AddPC\" for hierarchy \"DataPath:D\|AddPC:ADD_PC\"" {  } { { "DataPath.v" "ADD_PC" { Text "F:/CE213/Practice/Lab5c/DataPath.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385471858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD DataPath:D\|ADD:ADD " "Elaborating entity \"ADD\" for hierarchy \"DataPath:D\|ADD:ADD\"" {  } { { "DataPath.v" "ADD" { Text "F:/CE213/Practice/Lab5c/DataPath.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385471858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift2 DataPath:D\|Shift2:SHIFT2 " "Elaborating entity \"Shift2\" for hierarchy \"DataPath:D\|Shift2:SHIFT2\"" {  } { { "DataPath.v" "SHIFT2" { Text "F:/CE213/Practice/Lab5c/DataPath.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385471858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1_32bit DataPath:D\|MUX2to1_32bit:MUX " "Elaborating entity \"MUX2to1_32bit\" for hierarchy \"DataPath:D\|MUX2to1_32bit:MUX\"" {  } { { "DataPath.v" "MUX" { Text "F:/CE213/Practice/Lab5c/DataPath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385471858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1_5bit DataPath:D\|MUX2to1_5bit:MUX_5bit " "Elaborating entity \"MUX2to1_5bit\" for hierarchy \"DataPath:D\|MUX2to1_5bit:MUX_5bit\"" {  } { { "DataPath.v" "MUX_5bit" { Text "F:/CE213/Practice/Lab5c/DataPath.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385471874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile DataPath:D\|RegisterFile:REG " "Elaborating entity \"RegisterFile\" for hierarchy \"DataPath:D\|RegisterFile:REG\"" {  } { { "DataPath.v" "REG" { Text "F:/CE213/Practice/Lab5c/DataPath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385471874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend DataPath:D\|SignExtend:SignExtend1 " "Elaborating entity \"SignExtend\" for hierarchy \"DataPath:D\|SignExtend:SignExtend1\"" {  } { { "DataPath.v" "SignExtend1" { Text "F:/CE213/Practice/Lab5c/DataPath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385471874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU DataPath:D\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"DataPath:D\|ALU:ALU\"" {  } { { "DataPath.v" "ALU" { Text "F:/CE213/Practice/Lab5c/DataPath.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385471889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM DataPath:D\|SRAM:MEM " "Elaborating entity \"SRAM\" for hierarchy \"DataPath:D\|SRAM:MEM\"" {  } { { "DataPath.v" "MEM" { Text "F:/CE213/Practice/Lab5c/DataPath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385471889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:C " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:C\"" {  } { { "MIPS.v" "C" { Text "F:/CE213/Practice/Lab5c/MIPS.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385471905 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DataPath:D\|RegisterFile:REG\|array_reg " "RAM logic \"DataPath:D\|RegisterFile:REG\|array_reg\" is uninferred due to asynchronous read logic" {  } { { "RegisterFile.v" "array_reg" { Text "F:/CE213/Practice/Lab5c/RegisterFile.v" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1609385472775 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1609385472775 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/CE213/Practice/Lab5c/db/MIPS.ram0_IMEM_257482.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/CE213/Practice/Lab5c/db/MIPS.ram0_IMEM_257482.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1609385472791 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataPath:D\|SRAM:MEM\|array_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataPath:D\|SRAM:MEM\|array_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1609385473683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1609385473683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1609385473683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1609385473683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1609385473683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1609385473683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1609385473683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1609385473683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1609385473683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1609385473683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1609385473683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1609385473683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1609385473683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1609385473683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1609385473683 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1609385473683 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1609385473683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataPath:D\|SRAM:MEM\|altsyncram:array_reg_rtl_0 " "Elaborated megafunction instantiation \"DataPath:D\|SRAM:MEM\|altsyncram:array_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609385473808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataPath:D\|SRAM:MEM\|altsyncram:array_reg_rtl_0 " "Instantiated megafunction \"DataPath:D\|SRAM:MEM\|altsyncram:array_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385473808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385473808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385473808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385473808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385473808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385473808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385473808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385473808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385473808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385473808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385473808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385473808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385473808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385473808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609385473808 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1609385473808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sng1 " "Found entity 1: altsyncram_sng1" {  } { { "db/altsyncram_sng1.tdf" "" { Text "F:/CE213/Practice/Lab5c/db/altsyncram_sng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609385473948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609385473948 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1609385474745 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[0\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[0\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[0\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[0\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[1\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[1\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[1\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[1\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[2\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[2\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[2\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[2\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[3\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[3\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[3\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[3\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[4\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[4\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[4\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[4\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[5\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[5\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[5\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[5\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[6\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[6\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[6\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[6\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[7\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[7\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[7\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[7\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[8\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[8\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[8\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[8\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[9\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[9\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[9\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[9\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[10\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[10\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[10\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[10\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[11\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[11\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[11\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[11\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[12\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[12\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[12\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[12\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[13\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[13\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[13\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[13\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[14\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[14\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[14\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[14\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[15\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[15\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[15\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[15\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[16\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[16\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[16\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[16\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[17\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[17\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[17\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[17\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[18\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[18\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[18\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[18\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[19\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[19\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[19\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[19\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[20\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[20\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[20\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[20\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[21\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[21\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[21\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[21\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[22\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[22\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[22\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[22\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[23\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[23\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[23\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[23\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[24\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[24\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[24\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[24\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[25\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[25\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[25\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[25\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[26\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[26\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[26\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[26\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[27\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[27\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[27\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[27\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[28\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[28\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[28\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[28\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[29\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[29\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[29\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[29\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[30\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[30\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[30\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[30\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DataPath:D\|SRAM:MEM\|ReadData\[31\] DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[31\] " "Converted the fan-out from the tri-state buffer \"DataPath:D\|SRAM:MEM\|ReadData\[31\]\" to the node \"DataPath:D\|MUX2to1_32bit:MEMTOREG\|Out_Mux_32bit\[31\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "F:/CE213/Practice/Lab5c/SRAM.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1609385474855 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1609385474855 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "O_RegDst\[4\] GND " "Pin \"O_RegDst\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "F:/CE213/Practice/Lab5c/MIPS.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609385475995 "|MIPS|O_RegDst[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_INST\[6\] GND " "Pin \"O_INST\[6\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "F:/CE213/Practice/Lab5c/MIPS.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609385475995 "|MIPS|O_INST[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_INST\[7\] GND " "Pin \"O_INST\[7\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "F:/CE213/Practice/Lab5c/MIPS.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609385475995 "|MIPS|O_INST[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_INST\[8\] GND " "Pin \"O_INST\[8\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "F:/CE213/Practice/Lab5c/MIPS.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609385475995 "|MIPS|O_INST[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_INST\[9\] GND " "Pin \"O_INST\[9\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "F:/CE213/Practice/Lab5c/MIPS.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609385475995 "|MIPS|O_INST[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_INST\[10\] GND " "Pin \"O_INST\[10\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "F:/CE213/Practice/Lab5c/MIPS.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609385475995 "|MIPS|O_INST[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_INST\[12\] GND " "Pin \"O_INST\[12\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "F:/CE213/Practice/Lab5c/MIPS.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609385475995 "|MIPS|O_INST[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_INST\[13\] GND " "Pin \"O_INST\[13\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "F:/CE213/Practice/Lab5c/MIPS.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609385475995 "|MIPS|O_INST[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_INST\[15\] GND " "Pin \"O_INST\[15\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "F:/CE213/Practice/Lab5c/MIPS.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609385475995 "|MIPS|O_INST[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_INST\[20\] GND " "Pin \"O_INST\[20\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "F:/CE213/Practice/Lab5c/MIPS.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609385475995 "|MIPS|O_INST[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_INST\[25\] GND " "Pin \"O_INST\[25\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "F:/CE213/Practice/Lab5c/MIPS.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609385475995 "|MIPS|O_INST[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_INST\[28\] GND " "Pin \"O_INST\[28\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "F:/CE213/Practice/Lab5c/MIPS.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609385475995 "|MIPS|O_INST[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_INST\[30\] GND " "Pin \"O_INST\[30\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "F:/CE213/Practice/Lab5c/MIPS.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609385475995 "|MIPS|O_INST[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUControl\[1\] GND " "Pin \"ALUControl\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "F:/CE213/Practice/Lab5c/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609385475995 "|MIPS|ALUControl[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUControl\[2\] VCC " "Pin \"ALUControl\[2\]\" is stuck at VCC" {  } { { "MIPS.v" "" { Text "F:/CE213/Practice/Lab5c/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609385475995 "|MIPS|ALUControl[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch GND " "Pin \"Branch\" is stuck at GND" {  } { { "MIPS.v" "" { Text "F:/CE213/Practice/Lab5c/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609385475995 "|MIPS|Branch"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addr1\[4\] GND " "Pin \"Addr1\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "F:/CE213/Practice/Lab5c/MIPS.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609385475995 "|MIPS|Addr1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addr2\[4\] GND " "Pin \"Addr2\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "F:/CE213/Practice/Lab5c/MIPS.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609385475995 "|MIPS|Addr2[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1609385475995 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "537 " "537 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1609385477514 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/CE213/Practice/Lab5c/output_files/MIPS.map.smsg " "Generated suppressed messages file F:/CE213/Practice/Lab5c/output_files/MIPS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1609385477717 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1609385478295 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609385478295 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1755 " "Implemented 1755 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1609385478873 ""} { "Info" "ICUT_CUT_TM_OPINS" "249 " "Implemented 249 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1609385478873 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1472 " "Implemented 1472 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1609385478873 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1609385478873 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1609385478873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1609385478998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 31 10:31:18 2020 " "Processing ended: Thu Dec 31 10:31:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1609385478998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1609385478998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1609385478998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1609385478998 ""}
