// Seed: 1390465389
module module_0 #(
    parameter id_7 = 32'd31
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_4;
  ;
  wire id_5;
  assign id_4 = id_2 == -1;
  wire id_6;
  parameter id_7 = 1 == 1;
  wire [1 : id_7] id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd63,
    parameter id_5 = 32'd18,
    parameter id_8 = 32'd53
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire _id_8;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_9
  );
  inout wire id_7;
  input wire id_6;
  inout wire _id_5;
  inout wire id_4;
  input logic [7:0] id_3;
  output wire _id_2;
  output wire id_1;
  wire  [  -1  !=?  -1 : id_8] id_11 = id_3;
  logic [1  !=?  1 'b0 : id_2] id_12;
  ;
endmodule
