
---------- Begin Simulation Statistics ----------
final_tick                               930574661500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93073                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739392                       # Number of bytes of host memory used
host_op_rate                                    93377                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11920.20                       # Real time elapsed on the host
host_tick_rate                               78067029                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1109448023                       # Number of instructions simulated
sim_ops                                    1113074510                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.930575                       # Number of seconds simulated
sim_ticks                                930574661500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.056087                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              131456485                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           149287220                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8487843                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        206063024                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16888779                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       16964781                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           76002                       # Number of indirect misses.
system.cpu0.branchPred.lookups              261659117                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1850260                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        905992                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6303576                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 252650698                       # Number of branches committed
system.cpu0.commit.bw_lim_events             36510869                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2725328                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       18710518                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1016643110                       # Number of instructions committed
system.cpu0.commit.committedOps            1017551650                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1654695828                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.614948                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.438270                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1181574363     71.41%     71.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    278675146     16.84%     88.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     71193929      4.30%     92.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     61555318      3.72%     96.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14151976      0.86%     97.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5439352      0.33%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3233049      0.20%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2361826      0.14%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     36510869      2.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1654695828                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20545828                       # Number of function calls committed.
system.cpu0.commit.int_insts                983069625                       # Number of committed integer instructions.
system.cpu0.commit.loads                    316455519                       # Number of loads committed
system.cpu0.commit.membars                    1814450                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1814456      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       563662410     55.39%     55.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031684      0.79%     56.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811039      0.18%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      317361503     31.19%     87.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     124870508     12.27%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1017551650                       # Class of committed instruction
system.cpu0.commit.refs                     442232039                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1016643110                       # Number of Instructions Simulated
system.cpu0.committedOps                   1017551650                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.813545                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.813545                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            196723765                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2188237                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           130546999                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1048608060                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               724954437                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                731102096                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6313291                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2451883                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2879780                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  261659117                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                164292202                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    929274223                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3912291                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          112                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1055332933                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               16995118                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.141919                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         724201458                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         148345264                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.572391                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1661973369                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.635535                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.904693                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               909353847     54.72%     54.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               563386518     33.90%     88.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               110339713      6.64%     95.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                60557975      3.64%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10641541      0.64%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3843967      0.23%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  134671      0.01%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1813100      0.11%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1902037      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1661973369                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      181754386                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6433811                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               255284407                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.560934                       # Inst execution rate
system.cpu0.iew.exec_refs                   451277506                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 127399798                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              154047889                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            320929485                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            911388                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3136437                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           128331975                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1036249682                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            323877708                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2868367                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1034209225                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                593988                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3693310                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6313291                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5485074                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       184232                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21213671                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         8755                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9859                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3696666                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4473966                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2555444                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9859                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1147962                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5285849                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                459015552                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1027845018                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.825873                       # average fanout of values written-back
system.cpu0.iew.wb_producers                379088692                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.557482                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1027943552                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1268115628                       # number of integer regfile reads
system.cpu0.int_regfile_writes              653794481                       # number of integer regfile writes
system.cpu0.ipc                              0.551406                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.551406                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1816089      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            573140943     55.27%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8139876      0.78%     56.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811750      0.17%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           325423538     31.38%     87.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          126745347     12.22%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1037077593                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1439219                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001388                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 295043     20.50%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                987007     68.58%     89.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               157167     10.92%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1036700671                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3737674755                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1027844968                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1054956343                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1033523686                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1037077593                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2725996                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       18697947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           107084                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           668                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9039875                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1661973369                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.624004                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.862283                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          923869081     55.59%     55.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          525322736     31.61%     87.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          150337293      9.05%     96.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           47746944      2.87%     99.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9340041      0.56%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2730369      0.16%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1736183      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             715444      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             175278      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1661973369                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.562490                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15123515                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1131504                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           320929485                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          128331975                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1661                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1843727755                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    17421579                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              166833853                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            647580295                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7025143                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               730227533                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8952290                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                15635                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1283339554                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1044625103                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          665092913                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                727840246                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14244589                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6313291                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             30418636                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                17512551                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1283339510                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        339810                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5085                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15763152                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5085                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2654426041                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2079814288                       # The number of ROB writes
system.cpu0.timesIdled                       26386186                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1628                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.002604                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5980917                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7205698                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           788563                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          9844437                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            228183                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         238075                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9892                       # Number of indirect misses.
system.cpu1.branchPred.lookups               11171531                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        13317                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        905835                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           640844                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8767761                       # Number of branches committed
system.cpu1.commit.bw_lim_events               834632                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2718130                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4944899                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            37207000                       # Number of instructions committed
system.cpu1.commit.committedOps              38113007                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    213802790                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.178262                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.820219                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    197852349     92.54%     92.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7713843      3.61%     96.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2789663      1.30%     97.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2544593      1.19%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       863982      0.40%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       242333      0.11%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       888355      0.42%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        73040      0.03%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       834632      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    213802790                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              377913                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35822763                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10300329                       # Number of loads committed
system.cpu1.commit.membars                    1811691                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1811691      4.75%      4.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        22368008     58.69%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       11206164     29.40%     92.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2727003      7.16%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         38113007                       # Class of committed instruction
system.cpu1.commit.refs                      13933179                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   37207000                       # Number of Instructions Simulated
system.cpu1.committedOps                     38113007                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.782945                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.782945                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            188539401                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               156808                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5716696                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              45536293                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5891039                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 17630203                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                642008                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               361931                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2093611                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   11171531                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5679811                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    207622374                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                83169                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      46504317                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1579454                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051921                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6384160                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6209100                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.216132                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         214796262                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.220727                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.647756                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               185326273     86.28%     86.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                17863662      8.32%     94.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 7079413      3.30%     97.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3074825      1.43%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1193014      0.56%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  197228      0.09%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   44280      0.02%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      82      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   17485      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           214796262                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         369777                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              684313                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9432111                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.192157                       # Inst execution rate
system.cpu1.iew.exec_refs                    15048505                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3881880                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              161817714                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             11486905                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            906657                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           675708                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4076107                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           43050799                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11166625                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           696679                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             41345719                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                810398                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               897891                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                642008                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2695485                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        27280                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          199121                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5771                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1582                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4558                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1186576                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       443257                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1582                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       251697                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        432616                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 22501022                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40827652                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.835576                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18801316                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.189750                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      40849137                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                52331779                       # number of integer regfile reads
system.cpu1.int_regfile_writes               26840911                       # number of integer regfile writes
system.cpu1.ipc                              0.172922                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.172922                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1811904      4.31%      4.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             24950782     59.35%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12268160     29.18%     92.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3011406      7.16%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              42042398                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1042714                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.024801                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 199263     19.11%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                748345     71.77%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                95104      9.12%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              41273194                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         299975268                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40827640                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         47989695                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  40332313                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 42042398                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2718486                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4937791                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            51522                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           356                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2436003                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    214796262                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.195732                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.646559                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          189094683     88.03%     88.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           16210181      7.55%     95.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5657991      2.63%     98.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1922489      0.90%     99.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1299125      0.60%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             263951      0.12%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             242099      0.11%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              66025      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              39718      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      214796262                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.195395                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6194998                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          684043                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            11486905                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4076107                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    213                       # number of misc regfile reads
system.cpu1.numCycles                       215166039                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1645965349                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              171372772                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24990983                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6018056                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6896528                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                993965                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                14668                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             56838898                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              44628144                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           29207432                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 18304351                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10524548                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                642008                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             17563870                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4216449                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        56838886                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         16733                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               802                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12040264                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           802                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   256025050                       # The number of ROB reads
system.cpu1.rob.rob_writes                   87114243                       # The number of ROB writes
system.cpu1.timesIdled                          12559                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            78.073619                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3944622                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             5052439                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           430891                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          7267192                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            159532                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         164227                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4695                       # Number of indirect misses.
system.cpu2.branchPred.lookups                7913234                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4321                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        905830                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           319291                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   6448577                       # Number of branches committed
system.cpu2.commit.bw_lim_events               686500                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2718090                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3203908                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28908744                       # Number of instructions committed
system.cpu2.commit.committedOps              29814741                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    201377764                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.148054                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.767817                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    189336838     94.02%     94.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5845130      2.90%     96.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1868294      0.93%     97.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1955598      0.97%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       554986      0.28%     99.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       186173      0.09%     99.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       886295      0.44%     99.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        57950      0.03%     99.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       686500      0.34%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    201377764                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              280411                       # Number of function calls committed.
system.cpu2.commit.int_insts                 27818499                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8347302                       # Number of loads committed
system.cpu2.commit.membars                    1811687                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1811687      6.08%      6.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        16924055     56.76%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        9253132     31.04%     93.88% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1825726      6.12%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         29814741                       # Class of committed instruction
system.cpu2.commit.refs                      11078870                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28908744                       # Number of Instructions Simulated
system.cpu2.committedOps                     29814741                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.995686                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.995686                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            185560930                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               117399                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3768965                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              34362529                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3769605                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10272594                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                319912                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               285940                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2067090                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    7913234                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  4210578                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    196997138                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                34642                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      34656689                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 863024                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.039129                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4561474                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4104154                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.171367                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         201990131                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.176067                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.594891                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               180582556     89.40%     89.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                12400115      6.14%     95.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 5394646      2.67%     98.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2296515      1.14%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1117214      0.55%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  184471      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   11585      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      34      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2995      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           201990131                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         246362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              352819                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 6902426                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.158234                       # Inst execution rate
system.cpu2.iew.exec_refs                    11760774                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2801215                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              159807828                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              9066991                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            906652                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           314499                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2859961                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           33014424                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              8959559                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           372550                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             32000670                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                799277                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               846526                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                319912                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2646438                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        21365                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          158557                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         5372                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          649                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         4354                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       719689                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       128393                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           649                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       123081                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        229738                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 18453229                       # num instructions consuming a value
system.cpu2.iew.wb_count                     31711348                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.853337                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15746827                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.156803                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      31722462                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                39893586                       # number of integer regfile reads
system.cpu2.int_regfile_writes               21268352                       # number of integer regfile writes
system.cpu2.ipc                              0.142945                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.142945                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1811890      5.60%      5.60% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18687099     57.72%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9970631     30.80%     94.12% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1903456      5.88%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              32373220                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1012152                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031265                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 194520     19.22%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     19.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                727385     71.87%     91.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                90245      8.92%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              31573468                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         267810601                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     31711336                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         36214560                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  30295925                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 32373220                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            2718499                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3199682                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            61904                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           409                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      1395525                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    201990131                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.160271                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.602593                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          182535939     90.37%     90.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12411563      6.14%     96.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3926598      1.94%     98.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1331745      0.66%     99.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1224262      0.61%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             248212      0.12%     99.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             236193      0.12%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              46992      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              28627      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      201990131                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.160076                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5721409                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          590284                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             9066991                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2859961                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    203                       # number of misc regfile reads
system.cpu2.numCycles                       202236493                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1658894448                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              169170718                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19867306                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5874904                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 4435969                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                855254                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                10301                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             42332757                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              33837613                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           22659921                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 11199850                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10005365                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                319912                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16847206                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2792615                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        42332745                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         16476                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               806                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 11706563                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           806                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   233708951                       # The number of ROB reads
system.cpu2.rob.rob_writes                   66652932                       # The number of ROB writes
system.cpu2.timesIdled                           5108                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            90.220484                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3762814                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4170687                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           771488                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          6808914                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            177818                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         384555                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          206737                       # Number of indirect misses.
system.cpu3.branchPred.lookups                7567839                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1130                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        905774                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           453174                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5864380                       # Number of branches committed
system.cpu3.commit.bw_lim_events               499364                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2717987                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3870663                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            26689169                       # Number of instructions committed
system.cpu3.commit.committedOps              27595112                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    168865414                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.163415                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.783394                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    157128593     93.05%     93.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5917266      3.50%     96.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1985105      1.18%     97.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1754368      1.04%     98.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       454459      0.27%     99.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       177673      0.11%     99.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       896683      0.53%     99.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        51903      0.03%     99.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       499364      0.30%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    168865414                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              240728                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25660814                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7863953                       # Number of loads committed
system.cpu3.commit.membars                    1811620                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1811620      6.57%      6.57% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15431895     55.92%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8769727     31.78%     94.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1581729      5.73%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         27595112                       # Class of committed instruction
system.cpu3.commit.refs                      10351468                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   26689169                       # Number of Instructions Simulated
system.cpu3.committedOps                     27595112                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.366606                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.366606                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            152987789                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               319409                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3608685                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              34323188                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 4484520                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  9670886                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                453515                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               469725                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2116984                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    7567839                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  4219133                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    164074299                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                67613                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      35279110                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1543658                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.044538                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4867565                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3940632                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.207623                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         169713694                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.213217                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.657825                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               148614059     87.57%     87.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                11688341      6.89%     94.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 5273704      3.11%     97.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2781601      1.64%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1178164      0.69%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  175645      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    1506      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      32      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     642      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           169713694                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         205726                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              483044                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 6457599                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.178747                       # Inst execution rate
system.cpu3.iew.exec_refs                    11076898                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2522906                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              127774618                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8613275                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            906653                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           688931                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2544557                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           31462709                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8553992                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           314798                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             30372636                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                778656                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1000137                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                453515                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2895917                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        19451                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          125696                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         3326                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1708                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       749322                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        57042                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           206                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        93574                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        389470                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 17543089                       # num instructions consuming a value
system.cpu3.iew.wb_count                     30120969                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.867385                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15216620                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.177266                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      30125670                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                37514666                       # number of integer regfile reads
system.cpu3.int_regfile_writes               20380081                       # number of integer regfile writes
system.cpu3.ipc                              0.157070                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.157070                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1811817      5.90%      5.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             17721878     57.75%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.65% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9533746     31.07%     94.72% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1619846      5.28%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              30687434                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     977980                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031869                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 166212     17.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     17.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                719122     73.53%     90.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                92644      9.47%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              29853583                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         232168739                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     30120957                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         35330460                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  28744316                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 30687434                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            2718393                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3867596                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           102223                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           406                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1481848                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    169713694                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.180819                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.635027                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          151021716     88.99%     88.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12360384      7.28%     96.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3325711      1.96%     98.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1199058      0.71%     98.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1319026      0.78%     99.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             215896      0.13%     99.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             207172      0.12%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              38010      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              26721      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      169713694                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.180600                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          5544512                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          521981                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8613275                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2544557                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    197                       # number of misc regfile reads
system.cpu3.numCycles                       169919420                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1691211124                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              137156812                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             18457803                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5884550                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5533008                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                737484                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 3828                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             41179236                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              33292580                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           22986539                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 10357068                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               9463510                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                453515                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             16193494                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 4528736                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        41179224                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         19797                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               838                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 12046463                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           837                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   199830525                       # The number of ROB reads
system.cpu3.rob.rob_writes                   63782497                       # The number of ROB writes
system.cpu3.timesIdled                           2112                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4376856                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8709508                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2076298                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        56402                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     62005476                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4376013                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    124208500                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4432415                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 930574661500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1670132                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2830468                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1502049                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1152                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            641                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2704998                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2704954                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1670132                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            66                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13084592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13084592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    461155456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               461155456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1636                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4376989                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4376989    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4376989                       # Request fanout histogram
system.membus.respLayer1.occupancy        23484224000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21492509012                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6426980019.379845                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   37080446816.332588                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          125     96.90%     96.90% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.67% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         9500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 335496053500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   101494239000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 829080422500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 930574661500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      4202561                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4202561                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      4202561                       # number of overall hits
system.cpu2.icache.overall_hits::total        4202561                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         8017                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          8017                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         8017                       # number of overall misses
system.cpu2.icache.overall_misses::total         8017                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    263691499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    263691499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    263691499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    263691499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      4210578                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4210578                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      4210578                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4210578                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001904                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001904                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001904                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001904                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 32891.542846                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 32891.542846                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 32891.542846                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 32891.542846                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1077                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    97.909091                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         6441                       # number of writebacks
system.cpu2.icache.writebacks::total             6441                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1544                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1544                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1544                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1544                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         6473                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         6473                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         6473                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         6473                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    230826999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    230826999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    230826999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    230826999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001537                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001537                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001537                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001537                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 35659.972038                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 35659.972038                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 35659.972038                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 35659.972038                       # average overall mshr miss latency
system.cpu2.icache.replacements                  6441                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      4202561                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4202561                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         8017                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         8017                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    263691499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    263691499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      4210578                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4210578                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001904                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001904                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 32891.542846                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 32891.542846                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1544                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1544                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         6473                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         6473                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    230826999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    230826999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001537                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001537                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 35659.972038                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 35659.972038                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 930574661500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.986997                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3870782                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6441                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           600.959789                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        376130500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.986997                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999594                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999594                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          8427629                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         8427629                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 930574661500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8260536                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8260536                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8260536                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8260536                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2265060                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2265060                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2265060                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2265060                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 302128949636                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 302128949636                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 302128949636                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 302128949636                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10525596                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10525596                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10525596                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10525596                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.215195                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.215195                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.215195                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.215195                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 133386.731317                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 133386.731317                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 133386.731317                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 133386.731317                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1518864                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       275288                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            20006                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3421                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    75.920424                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    80.470038                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       937845                       # number of writebacks
system.cpu2.dcache.writebacks::total           937845                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1721845                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1721845                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1721845                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1721845                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       543215                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       543215                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       543215                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       543215                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  64351248443                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  64351248443                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  64351248443                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  64351248443                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.051609                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.051609                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.051609                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.051609                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 118463.680942                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 118463.680942                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 118463.680942                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 118463.680942                       # average overall mshr miss latency
system.cpu2.dcache.replacements                937845                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      7363669                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7363669                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1336559                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1336559                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 141392313500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 141392313500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8700228                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8700228                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.153623                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.153623                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 105788.306764                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105788.306764                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1078031                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1078031                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       258528                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       258528                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  28191985000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  28191985000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.029715                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.029715                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 109048.091503                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 109048.091503                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       896867                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        896867                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       928501                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       928501                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 160736636136                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 160736636136                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1825368                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1825368                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.508665                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.508665                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 173114.122802                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 173114.122802                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       643814                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       643814                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       284687                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       284687                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  36159263443                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  36159263443                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.155961                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.155961                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 127014.101252                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 127014.101252                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          399                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          399                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          110                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          110                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1084500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1084500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.216110                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.216110                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data  9859.090909                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  9859.090909                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           62                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           62                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           48                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       591500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       591500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.094303                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.094303                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12322.916667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12322.916667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          209                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          140                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       864500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       864500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          349                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          349                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.401146                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.401146                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         6175                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         6175                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          140                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          140                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       743500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       743500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.401146                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.401146                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5310.714286                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5310.714286                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       408500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       408500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       389500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       389500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       496506                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         496506                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       409324                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       409324                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  39606253500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  39606253500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       905830                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       905830                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.451877                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.451877                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 96760.154547                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 96760.154547                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       409324                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       409324                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  39196929500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  39196929500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.451877                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.451877                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 95760.154547                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 95760.154547                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 930574661500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.166535                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9707005                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           952281                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.193425                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        376142000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.166535                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.911454                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.911454                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23816877                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23816877                       # Number of data accesses
system.cpu3.numPwrStateTransitions                193                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           97                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    8713740551.546392                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   42589629134.471008                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           93     95.88%     95.88% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      1.03%     96.91% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      1.03%     97.94% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      1.03%     98.97% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      1.03%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       106000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 335496565500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             97                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    85341828000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 845232833500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 930574661500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      4216389                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         4216389                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      4216389                       # number of overall hits
system.cpu3.icache.overall_hits::total        4216389                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2744                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2744                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2744                       # number of overall misses
system.cpu3.icache.overall_misses::total         2744                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    181455000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    181455000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    181455000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    181455000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      4219133                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      4219133                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      4219133                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      4219133                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000650                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000650                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000650                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000650                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 66127.915452                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 66127.915452                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 66127.915452                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 66127.915452                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          188                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           47                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2324                       # number of writebacks
system.cpu3.icache.writebacks::total             2324                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          388                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          388                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          388                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          388                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2356                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2356                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2356                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2356                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    158537000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    158537000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    158537000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    158537000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000558                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000558                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000558                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000558                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 67290.747029                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 67290.747029                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 67290.747029                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 67290.747029                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2324                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      4216389                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        4216389                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2744                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2744                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    181455000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    181455000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      4219133                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      4219133                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000650                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000650                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 66127.915452                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 66127.915452                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          388                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          388                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2356                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2356                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    158537000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    158537000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000558                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000558                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 67290.747029                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 67290.747029                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 930574661500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.986812                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3928085                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2324                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1690.225904                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        382242500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.986812                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999588                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999588                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          8440622                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         8440622                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 930574661500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7804105                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7804105                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7804105                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7804105                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2118731                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2118731                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2118731                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2118731                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 283089285276                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 283089285276                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 283089285276                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 283089285276                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9922836                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9922836                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9922836                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9922836                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.213521                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.213521                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.213521                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.213521                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 133612.660256                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 133612.660256                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 133612.660256                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 133612.660256                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1455862                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       203112                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            18638                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2687                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    78.112566                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    75.590622                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       770010                       # number of writebacks
system.cpu3.dcache.writebacks::total           770010                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1636620                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1636620                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1636620                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1636620                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       482111                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       482111                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       482111                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       482111                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  56904277580                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  56904277580                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  56904277580                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  56904277580                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.048586                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.048586                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.048586                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.048586                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 118031.485654                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 118031.485654                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 118031.485654                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 118031.485654                       # average overall mshr miss latency
system.cpu3.dcache.replacements                770010                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7066316                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7066316                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1275175                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1275175                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 135990921500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 135990921500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8341491                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8341491                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.152871                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.152871                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 106644.908738                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106644.908738                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1025143                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1025143                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       250032                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       250032                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  27421760000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  27421760000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.029974                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.029974                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 109673.001856                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 109673.001856                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       737789                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        737789                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       843556                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       843556                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 147098363776                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 147098363776                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1581345                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1581345                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.533442                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.533442                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 174378.895741                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 174378.895741                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       611477                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       611477                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       232079                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       232079                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  29482517580                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  29482517580                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.146761                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.146761                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 127036.559017                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 127036.559017                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          420                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          420                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           98                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      1073000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1073000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.189189                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.189189                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 10948.979592                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 10948.979592                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           69                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           69                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           29                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       313000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       313000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.055985                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.055985                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 10793.103448                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10793.103448                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          219                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          219                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          167                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1325500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1325500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.432642                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.432642                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7937.125749                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7937.125749                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          162                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1174500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1174500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.419689                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.419689                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data         7250                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         7250                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       305500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       305500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       294500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       294500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       607739                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         607739                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       298035                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       298035                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  28511571500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  28511571500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       905774                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       905774                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.329039                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.329039                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 95665.178586                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 95665.178586                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       298035                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       298035                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  28213536500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  28213536500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.329039                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.329039                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 94665.178586                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 94665.178586                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 930574661500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.211704                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9191045                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           779827                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.786005                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        382254000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.211704                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.850366                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.850366                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22438880                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22438880                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1088849187.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1490833544.658897                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       431500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3849690500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   921863868000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   8710793500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 930574661500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    131648716                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       131648716                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    131648716                       # number of overall hits
system.cpu0.icache.overall_hits::total      131648716                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     32643486                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      32643486                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     32643486                       # number of overall misses
system.cpu0.icache.overall_misses::total     32643486                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 437087885997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 437087885997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 437087885997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 437087885997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    164292202                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    164292202                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    164292202                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    164292202                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.198692                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.198692                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.198692                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.198692                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13389.742934                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13389.742934                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13389.742934                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13389.742934                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3524                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               70                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.342857                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29973846                       # number of writebacks
system.cpu0.icache.writebacks::total         29973846                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2669607                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2669607                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2669607                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2669607                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29973879                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29973879                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29973879                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29973879                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 381425827498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 381425827498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 381425827498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 381425827498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.182442                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.182442                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.182442                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.182442                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12725.274146                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12725.274146                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12725.274146                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12725.274146                       # average overall mshr miss latency
system.cpu0.icache.replacements              29973846                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    131648716                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      131648716                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     32643486                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     32643486                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 437087885997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 437087885997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    164292202                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    164292202                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.198692                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.198692                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13389.742934                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13389.742934                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2669607                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2669607                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29973879                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29973879                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 381425827498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 381425827498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.182442                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.182442                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12725.274146                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12725.274146                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 930574661500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999939                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          161622343                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29973846                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.392112                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999939                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        358558282                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       358558282                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 930574661500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    379659313                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       379659313                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    379659313                       # number of overall hits
system.cpu0.dcache.overall_hits::total      379659313                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     43374367                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      43374367                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     43374367                       # number of overall misses
system.cpu0.dcache.overall_misses::total     43374367                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1044417605074                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1044417605074                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1044417605074                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1044417605074                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    423033680                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    423033680                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    423033680                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    423033680                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.102532                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.102532                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.102532                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.102532                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24079.143451                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24079.143451                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24079.143451                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24079.143451                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9206632                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       497720                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           192973                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5813                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.709431                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.621882                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     29384308                       # number of writebacks
system.cpu0.dcache.writebacks::total         29384308                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14322238                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14322238                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14322238                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14322238                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     29052129                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     29052129                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     29052129                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     29052129                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 479158755191                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 479158755191                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 479158755191                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 479158755191                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.068676                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.068676                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.068676                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.068676                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16493.068552                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16493.068552                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16493.068552                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16493.068552                       # average overall mshr miss latency
system.cpu0.dcache.replacements              29384308                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    261284059                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      261284059                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     36882345                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     36882345                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 723927906000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 723927906000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    298166404                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    298166404                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.123697                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.123697                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19628.033575                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19628.033575                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11501754                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11501754                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25380591                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25380591                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 376319792000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 376319792000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.085122                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.085122                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14827.069709                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14827.069709                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    118375254                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     118375254                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6492022                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6492022                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 320489699074                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 320489699074                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    124867276                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    124867276                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.051991                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.051991                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49366.699477                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49366.699477                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2820484                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2820484                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3671538                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3671538                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 102838963191                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 102838963191                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029404                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029404                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28009.777698                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28009.777698                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1861                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1861                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1455                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1455                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    108049500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    108049500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.438782                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.438782                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 74260.824742                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 74260.824742                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1421                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1421                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1347500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1347500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010253                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010253                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 39632.352941                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39632.352941                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2960                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2960                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          290                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          290                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2073500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2073500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3250                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3250                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.089231                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.089231                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         7150                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7150                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          286                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          286                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1787500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1787500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.088000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.088000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         6250                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         6250                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       558855                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         558855                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       347137                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       347137                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  33564807500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  33564807500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       905992                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       905992                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.383157                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.383157                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 96690.377286                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 96690.377286                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       347137                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       347137                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  33217670500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  33217670500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.383157                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.383157                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 95690.377286                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 95690.377286                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 930574661500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.946655                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          409622589                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         29398971                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.933229                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.946655                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998333                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998333                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        877291479                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       877291479                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 930574661500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29759383                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            27704996                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               16398                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               68689                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                4620                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               70665                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 702                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               74513                       # number of demand (read+write) hits
system.l2.demand_hits::total                 57699966                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29759383                       # number of overall hits
system.l2.overall_hits::.cpu0.data           27704996                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              16398                       # number of overall hits
system.l2.overall_hits::.cpu1.data              68689                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               4620                       # number of overall hits
system.l2.overall_hits::.cpu2.data              70665                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                702                       # number of overall hits
system.l2.overall_hits::.cpu3.data              74513                       # number of overall hits
system.l2.overall_hits::total                57699966                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            214492                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1678861                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2547                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            914036                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1853                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            867509                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1654                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            695681                       # number of demand (read+write) misses
system.l2.demand_misses::total                4376633                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           214492                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1678861                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2547                       # number of overall misses
system.l2.overall_misses::.cpu1.data           914036                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1853                       # number of overall misses
system.l2.overall_misses::.cpu2.data           867509                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1654                       # number of overall misses
system.l2.overall_misses::.cpu3.data           695681                       # number of overall misses
system.l2.overall_misses::total               4376633                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  18485485500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 165848518500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    233243000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 105780514500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    168255500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 100941228000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    146535500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  82721215000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     474324995500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  18485485500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 165848518500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    233243000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 105780514500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    168255500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 100941228000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    146535500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  82721215000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    474324995500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29973875                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        29383857                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           18945                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          982725                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            6473                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          938174                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2356                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          770194                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             62076599                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29973875                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       29383857                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          18945                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         982725                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           6473                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         938174                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2356                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         770194                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            62076599                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.007156                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.057135                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.134442                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.930104                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.286266                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.924678                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.702037                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.903254                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070504                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.007156                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.057135                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.134442                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.930104                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.286266                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.924678                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.702037                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.903254                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070504                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86182.633851                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98786.331030                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91575.579113                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115729.046230                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90801.672963                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 116357.557097                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88594.619105                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 118906.819361                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108376.689455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86182.633851                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98786.331030                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91575.579113                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115729.046230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90801.672963                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 116357.557097                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88594.619105                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 118906.819361                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108376.689455                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2830468                       # number of writebacks
system.l2.writebacks::total                   2830468                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            124                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            309                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            174                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            347                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            201                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            208                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            165                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1541                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           124                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           309                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           174                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           347                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           201                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           208                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           165                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1541                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       214479                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1678737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2238                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       913862                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       867308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       695516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4375092                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       214479                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1678737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2238                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       913862                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       867308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       695516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4375092                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  16339851002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 149053290501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    188786501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  96629948000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    127670000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  92253183000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    116946000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  75755006500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 430464681504                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  16339851002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 149053290501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    188786501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  96629948000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    127670000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  92253183000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    116946000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  75755006500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 430464681504                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.007156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.057131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.118131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.929926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.232659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.924464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.613752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.903040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070479                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.007156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.057131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.118131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.929926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.232659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.924464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.613752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.903040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.070479                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76183.920113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88788.946989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84355.004915                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105738.008583                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84774.236388                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 106367.268606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 80875.518672                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 108919.142766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98389.858203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76183.920113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88788.946989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84355.004915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105738.008583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84774.236388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 106367.268606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 80875.518672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 108919.142766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98389.858203                       # average overall mshr miss latency
system.l2.replacements                        8750005                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6176440                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6176440                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6176440                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6176440                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     55759004                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         55759004                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     55759004                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     55759004                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   68                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            57                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                139                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       268000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       297500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              207                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.740260                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.764706                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.614286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.671498                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4701.754386                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1134.615385                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2140.287770                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           57                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           139                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1135500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       262000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       524000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       867500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2789000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.740260                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.764706                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.614286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.671498                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19921.052632                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20153.846154                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20153.846154                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20174.418605                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20064.748201                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 39                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               59                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        65500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        65500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             98                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.634146                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.527778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.602041                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data         6550                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1110.169492                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           58                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       531999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        79000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       181500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       380000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1172499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.634146                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.527778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.591837                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20461.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20215.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3079609                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            34421                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            39328                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            45195                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3198553                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         924314                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         664211                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         640879                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         475555                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2704959                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  93630239000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  76135127000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  73629068000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  56139237500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  299533671500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4003923                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       698632                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       680207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       520750                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5903512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.230852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.950731                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.942182                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.913212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.458195                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101297.004048                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114624.911361                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 114887.627774                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 118049.936390                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110735.013544                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       924313                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       664211                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       640879                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       475555                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2704958                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  84387062000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  69493017000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  67220278000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  51383687500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 272484044500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.230852                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.950731                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.942182                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.913212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.458195                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91297.062792                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104624.911361                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 104887.627774                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 108049.936390                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100735.037106                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29759383                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         16398                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          4620                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           702                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29781103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       214492                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2547                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1853                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1654                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           220546                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  18485485500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    233243000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    168255500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    146535500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  19033519500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29973875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        18945                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         6473                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30001649                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.007156                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.134442                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.286266                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.702037                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007351                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86182.633851                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91575.579113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90801.672963                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88594.619105                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86301.812320                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          309                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          347                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          208                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           877                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       214479                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2238                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1446                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       219669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  16339851002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    188786501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    127670000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    116946000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  16773253503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.007156                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.118131                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.232659                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.613752                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007322                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76183.920113                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84355.004915                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84774.236388                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 80875.518672                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76356.943870                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24625387                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        34268                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        31337                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        29318                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24720310                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       754547                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       249825                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       226630                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       220126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1451128                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  72218279500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29645387500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  27312160000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  26581977500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 155757804500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25379934                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       284093                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       257967                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       249444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26171438                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029730                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.879378                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.878523                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.882467                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055447                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95710.776797                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118664.615231                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 120514.318493                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 120758.009049                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107335.675764                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          123                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          174                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          201                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          165                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          663                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       754424                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       249651                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       226429                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       219961                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1450465                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  64666228501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27136931000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  25032905000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  24371319000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 141207383501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029725                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.878765                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.877744                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.881805                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.055422                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85716.027726                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 108699.468458                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 110555.207151                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 110798.364255                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97353.182256                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 7                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           59                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              66                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           66                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            73                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.893939                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.904110                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           59                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           66                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1140000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        57500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        39000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        39000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1275500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.893939                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.904110                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19322.033898                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19166.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19325.757576                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 930574661500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999912                       # Cycle average of tags in use
system.l2.tags.total_refs                   124008615                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8750012                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.172394                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.460031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.598757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       18.498584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.016490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.903644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.010561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.826694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.004836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.680315                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.600938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.071856                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.289040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.012917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.010630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1000849452                       # Number of tag accesses
system.l2.tags.data_accesses               1000849452                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 930574661500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      13726592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     107438912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        143232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58487168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         96384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      55507712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         92544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      44513024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          280005568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     13726592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       143232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        96384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        92544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14058752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    181149952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       181149952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         214478                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1678733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         913862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         867308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         695516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4375087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2830468                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2830468                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14750662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        115454371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           153918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         62850592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           103575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         59648854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            99448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         47833909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             300895328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14750662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       153918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       103575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        99448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15107602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      194664608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194664608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      194664608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14750662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       115454371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          153918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        62850592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          103575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        59648854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           99448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        47833909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            495559936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2717333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    214477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1553078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2238.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    907930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    858916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    684557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004913362750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168007                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168007                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9577748                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2556994                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4375087                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2830468                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4375087                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2830468                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 150939                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                113135                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            216876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            219513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            230837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            206546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            483580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            321569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            345287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            274158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            285630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            240140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           260195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           235142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           234835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           205442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           250433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           213965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            158805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            157349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            168400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            144961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            176049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            166410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            182720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            205551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            224376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            180619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           194335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           173835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           149721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           144245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           142934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146992                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 171045776250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21120740000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            250248551250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40492.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59242.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1869407                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1562668                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4375087                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2830468                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1660633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1088989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  689907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  331352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  100740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   65899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   67136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   71427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   59698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   45674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  22311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 129544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 172722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 187025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 187146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 184814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 183274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 183989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 190033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 181943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 179353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 173671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 168288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 165839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 165889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3509374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    126.590162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.654030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   171.457375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2474127     70.50%     70.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       706798     20.14%     90.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       124811      3.56%     94.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        52428      1.49%     95.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        30055      0.86%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19828      0.57%     97.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14723      0.42%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12152      0.35%     97.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        74452      2.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3509374                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.142601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    275.466528                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       168003    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168007                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168007                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.173743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.163028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.614963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           154483     91.95%     91.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              947      0.56%     92.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10234      6.09%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1757      1.05%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              463      0.28%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               95      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               21      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168007                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              270345472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9660096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               173907328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               280005568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            181149952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       290.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    300.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  930574630000                       # Total gap between requests
system.mem_ctrls.avgGap                     129146.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     13726528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     99396992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       143232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58107520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        96384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     54970624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        92544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     43811648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    173907328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14750592.905543021858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 106812484.921716302633                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 153917.795020469726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 62442620.032589398324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 103574.709249699459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 59071696.527167908847                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 99448.226809472399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 47080207.330575376749                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186881649.796564966440                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       214478                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1678733                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2238                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       913862                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       867308                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1446                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       695516                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2830468                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   7492510500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  80786708500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     94529750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  58646275000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     64210250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  56208121000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     56210000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  46899986250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22398764082500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34933.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48123.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42238.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64174.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42636.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     64807.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     38872.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67431.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7913448.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    49.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11503982280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6114507795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13750083480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7083837540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     73458699600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     208073782680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     182120642880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       502105536255                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.565020                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 471196386250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31073900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 428304375250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          13552955220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7203566535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16410333240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7100478900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     73458699600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     346679757570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      65399821920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       529805612985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        569.331656                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 166309744250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31073900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 733191017250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                269                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6093497403.703704                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   36254205686.962105                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          131     97.04%     97.04% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     97.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     98.52% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 335496200000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   107952512000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 822622149500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 930574661500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5656228                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5656228                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5656228                       # number of overall hits
system.cpu1.icache.overall_hits::total        5656228                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23583                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23583                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23583                       # number of overall misses
system.cpu1.icache.overall_misses::total        23583                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    522328500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    522328500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    522328500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    522328500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5679811                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5679811                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5679811                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5679811                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004152                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004152                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004152                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004152                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22148.518000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22148.518000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22148.518000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22148.518000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          105                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           35                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        18913                       # number of writebacks
system.cpu1.icache.writebacks::total            18913                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4638                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4638                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4638                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4638                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        18945                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        18945                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        18945                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        18945                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    445263000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    445263000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    445263000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    445263000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003335                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003335                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003335                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003335                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23502.929533                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23502.929533                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23502.929533                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23502.929533                       # average overall mshr miss latency
system.cpu1.icache.replacements                 18913                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5656228                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5656228                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23583                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23583                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    522328500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    522328500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5679811                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5679811                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004152                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004152                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22148.518000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22148.518000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4638                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4638                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        18945                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        18945                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    445263000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    445263000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003335                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003335                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23502.929533                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23502.929533                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 930574661500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.987201                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5482751                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            18913                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           289.893248                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        369633500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.987201                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999600                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999600                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11378567                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11378567                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 930574661500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     11053531                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11053531                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     11053531                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11053531                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2511097                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2511097                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2511097                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2511097                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 326948359131                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 326948359131                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 326948359131                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 326948359131                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     13564628                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13564628                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     13564628                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13564628                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.185121                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.185121                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.185121                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.185121                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 130201.405653                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 130201.405653                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 130201.405653                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 130201.405653                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1960085                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       242317                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            26675                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3263                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.480225                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.262029                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       982677                       # number of writebacks
system.cpu1.dcache.writebacks::total           982677                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1924230                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1924230                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1924230                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1924230                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       586867                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       586867                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       586867                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       586867                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  68967668436                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  68967668436                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  68967668436                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  68967668436                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043265                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043265                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043265                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043265                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 117518.395882                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 117518.395882                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 117518.395882                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 117518.395882                       # average overall mshr miss latency
system.cpu1.dcache.replacements                982677                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9363854                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9363854                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1474150                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1474150                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 152569002000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 152569002000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10838004                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10838004                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.136017                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136017                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 103496.253434                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103496.253434                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1189455                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1189455                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284695                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284695                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30598286500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30598286500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.026268                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.026268                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 107477.428476                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107477.428476                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1689677                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1689677                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1036947                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1036947                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 174379357131                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 174379357131                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2726624                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2726624                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.380304                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.380304                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 168166.123371                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 168166.123371                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       734775                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       734775                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       302172                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       302172                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38369381936                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38369381936                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.110823                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.110823                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 126978.614617                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 126978.614617                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          398                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          398                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          129                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          129                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      1523500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1523500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.244782                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.244782                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 11810.077519                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 11810.077519                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           62                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           62                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           67                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           67                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       865500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       865500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.127135                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.127135                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 12917.910448                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12917.910448                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          217                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          217                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          134                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          134                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       630000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       630000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          351                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          351                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.381766                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.381766                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4701.492537                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4701.492537                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          132                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          132                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       507000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       507000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.376068                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.376068                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3840.909091                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3840.909091                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       245500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       245500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       236500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       236500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       495041                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         495041                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       410794                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       410794                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  39889714500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  39889714500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       905835                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       905835                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.453498                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.453498                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 97103.936523                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 97103.936523                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       410794                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       410794                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  39478920500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  39478920500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.453498                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.453498                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 96103.936523                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 96103.936523                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 930574661500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.331352                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12544394                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           997421                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.576830                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        369645000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.331352                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.947855                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.947855                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         29940133                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        29940133                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 930574661500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          56175657                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9006908                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55899891                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5919537                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1217                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           681                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1898                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           39                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           39                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5954500                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5954497                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30001653                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26174006                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           73                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           73                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89921599                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     88167920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        56803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2963292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        19387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2828790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         7036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2320646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             186285473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3836654080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3761161472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2422912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    125785216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       826496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    120064704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       299520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     98572864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7945787264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8805197                       # Total snoops (count)
system.tol2bus.snoopTraffic                 184580288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         70882174                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.096007                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.321572                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               64444471     90.92%     90.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6256446      8.83%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  30328      0.04%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 115636      0.16%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  35293      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           70882174                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       124180599463                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1429127567                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9886570                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1170402717                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3639224                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       44103186070                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44969301995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1496892944                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          28578092                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1343851293000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 120329                       # Simulator instruction rate (inst/s)
host_mem_usage                                 785136                       # Number of bytes of host memory used
host_op_rate                                   121559                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13450.43                       # Real time elapsed on the host
host_tick_rate                               30725912                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1618473301                       # Number of instructions simulated
sim_ops                                    1635023403                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.413277                       # Number of seconds simulated
sim_ticks                                413276631500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.763881                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               32227967                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            32631329                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4531530                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         55090368                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             60194                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          98475                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           38281                       # Number of indirect misses.
system.cpu0.branchPred.lookups               56519952                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10996                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        860006                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3046203                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  24423527                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7289823                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        7158681                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       67881191                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           125927093                       # Number of instructions committed
system.cpu0.commit.committedOps             129072755                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    758375583                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.170196                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.897994                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    707910818     93.35%     93.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     27846376      3.67%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8606199      1.13%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3143004      0.41%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2253289      0.30%     98.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       879998      0.12%     98.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       269293      0.04%     99.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       176783      0.02%     99.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7289823      0.96%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    758375583                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   9015201                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               84470                       # Number of function calls committed.
system.cpu0.commit.int_insts                119944541                       # Number of committed integer instructions.
system.cpu0.commit.loads                     33591124                       # Number of loads committed
system.cpu0.commit.membars                    5145958                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      5146153      3.99%      3.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        80222116     62.15%     66.14% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3273      0.00%     66.14% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             472      0.00%     66.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1141294      0.88%     67.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp        309586      0.24%     67.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1973235      1.53%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc       831534      0.64%     69.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       1141039      0.88%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          243      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       32380994     25.09%     95.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2304546      1.79%     97.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      2070136      1.60%     98.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      1548134      1.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        129072755                       # Class of committed instruction
system.cpu0.commit.refs                      38303810                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  125927093                       # Number of Instructions Simulated
system.cpu0.committedOps                    129072755                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.170661                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.170661                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            650289667                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1487866                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            24250373                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             211910055                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                30054999                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 78553440                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3059859                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4027203                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6749100                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   56519952                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 26954732                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    733096985                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               483178                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          403                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     265420925                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  85                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                9090372                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.072736                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          31064406                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          32288161                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.341574                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         768707065                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.358775                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.906275                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               600124116     78.07%     78.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               118803013     15.45%     93.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                23349196      3.04%     96.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11767355      1.53%     98.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8316058      1.08%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  456317      0.06%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2994206      0.39%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1696341      0.22%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1200463      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           768707065                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9839487                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 7929154                       # number of floating regfile writes
system.cpu0.idleCycles                        8346316                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3455913                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                31388340                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.241265                       # Inst execution rate
system.cpu0.iew.exec_refs                    66230023                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4980360                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              108022615                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             49626780                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2743820                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1476529                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6106190                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          196308712                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             61249663                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1969877                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            187475935                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                748288                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            111004711                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3059859                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            112175674                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      3059623                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            8813                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          203                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9687                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           59                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     16035656                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1393515                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9687                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       836089                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2619824                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                138577184                       # num instructions consuming a value
system.cpu0.iew.wb_count                    168458832                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.829734                       # average fanout of values written-back
system.cpu0.iew.wb_producers                114982157                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.216792                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     168718338                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               237022177                       # number of integer regfile reads
system.cpu0.int_regfile_writes              121365348                       # number of integer regfile writes
system.cpu0.ipc                              0.162057                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.162057                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          5150222      2.72%      2.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            111444999     58.83%     61.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3581      0.00%     61.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  496      0.00%     61.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1189235      0.63%     62.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp             328986      0.17%     62.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2236757      1.18%     63.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc         831631      0.44%     63.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            1141248      0.60%     64.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            406238      0.21%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     64.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            59013608     31.15%     95.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2328387      1.23%     97.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        3528525      1.86%     99.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       1841898      0.97%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             189445811                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               12445689                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           24152027                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     10054432                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          14404307                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4947830                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.026117                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 795730     16.08%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     15      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   29      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  725      0.01%     16.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc           175946      3.56%     19.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               503479     10.18%     29.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               38661      0.78%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3175564     64.18%     94.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                35350      0.71%     95.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           219292      4.43%     99.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            3039      0.06%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             176797730                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1129272141                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    158404400                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        249150107                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 187251006                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                189445811                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            9057706                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       67236041                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           877650                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1899025                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     34142589                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    768707065                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.246447                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.746526                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          656303980     85.38%     85.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           71388773      9.29%     94.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           23293766      3.03%     97.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7228068      0.94%     98.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5646964      0.73%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2422578      0.32%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1986860      0.26%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             325212      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             110864      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      768707065                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.243800                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15485513                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          645613                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            49626780                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6106190                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10655966                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5396931                       # number of misc regfile writes
system.cpu0.numCycles                       777053381                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    49499885                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              280846128                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             96847592                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6512775                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                35922973                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              63034282                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2807416                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            274122179                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             202400058                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          153345133                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 77876484                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8032515                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3059859                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             78165687                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                56497608                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         12979790                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       261142389                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     292835934                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1885196                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 38249588                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1887146                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   948001406                       # The number of ROB reads
system.cpu0.rob.rob_writes                  404243555                       # The number of ROB writes
system.cpu0.timesIdled                          86844                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 4056                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.709192                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               31162026                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31569528                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4558087                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         52957496                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             54670                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          83571                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           28901                       # Number of indirect misses.
system.cpu1.branchPred.lookups               54394643                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         5706                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        877297                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3064621                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  24542203                       # Number of branches committed
system.cpu1.commit.bw_lim_events              7423834                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        7312919                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       68786383                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           126676923                       # Number of instructions committed
system.cpu1.commit.committedOps             129892233                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    759348246                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.171058                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.903925                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    709340526     93.41%     93.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27084982      3.57%     96.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8566120      1.13%     98.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3322764      0.44%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2373147      0.31%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       780633      0.10%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       273386      0.04%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       182854      0.02%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      7423834      0.98%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    759348246                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   9153224                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               63698                       # Number of function calls committed.
system.cpu1.commit.int_insts                120564177                       # Number of committed integer instructions.
system.cpu1.commit.loads                     33907644                       # Number of loads committed
system.cpu1.commit.membars                    5258717                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      5258717      4.05%      4.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        80765423     62.18%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            258      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1164257      0.90%     67.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp        309458      0.24%     67.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       2020022      1.56%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc       855729      0.66%     69.58% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       1165169      0.90%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          106      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.47% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32692030     25.17%     95.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2022389      1.56%     97.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      2092911      1.61%     98.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      1545572      1.19%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        129892233                       # Class of committed instruction
system.cpu1.commit.refs                      38352902                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  126676923                       # Number of Instructions Simulated
system.cpu1.committedOps                    129892233                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.108803                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.108803                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            652187466                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1496196                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            24401129                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             214550051                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                29987472                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 77630915                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3077484                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3495990                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6955018                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   54394643                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 27601843                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    734235942                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               478775                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     265222280                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                9141900                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.070291                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          31031339                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          31216696                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.342733                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         769838355                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.354260                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.880623                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               598886125     77.79%     77.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               121978016     15.84%     93.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23525562      3.06%     96.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12065250      1.57%     98.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 8336632      1.08%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  471971      0.06%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1539280      0.20%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1727854      0.22%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1307665      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           769838355                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 10002678                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8069215                       # number of floating regfile writes
system.cpu1.idleCycles                        4006047                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3491421                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31687584                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.244945                       # Inst execution rate
system.cpu1.iew.exec_refs                    66650950                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4710176                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              109132464                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             50081480                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2651182                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1760046                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5701468                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          198031471                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             61940774                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2010378                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            189549345                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                754582                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            110435263                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3077484                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            111624059                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      3070392                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            5762                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         9361                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     16173836                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1256210                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          9361                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       836973                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2654448                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                141147942                       # num instructions consuming a value
system.cpu1.iew.wb_count                    170322833                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.831045                       # average fanout of values written-back
system.cpu1.iew.wb_producers                117300258                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.220100                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     170583253                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               239404076                       # number of integer regfile reads
system.cpu1.int_regfile_writes              122980140                       # number of integer regfile writes
system.cpu1.ipc                              0.163698                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.163698                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          5262283      2.75%      2.75% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            112894077     58.93%     61.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 281      0.00%     61.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     61.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1212132      0.63%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp             328913      0.17%     62.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2284771      1.19%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc         855836      0.45%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            1165400      0.61%     64.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            404462      0.21%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            59684364     31.16%     96.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2040827      1.07%     97.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        3586040      1.87%     99.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       1840145      0.96%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             191559723                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               12636119                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           24514020                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     10192562                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          14543890                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4998687                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026095                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 814032     16.28%     16.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   38      0.00%     16.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    1      0.00%     16.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  890      0.02%     16.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc           177935      3.56%     19.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               508283     10.17%     30.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               38490      0.77%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3213403     64.28%     95.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                12832      0.26%     95.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           229772      4.60%     99.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            3011      0.06%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             178660008                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1134330945                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    160130271                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        251636174                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 189045382                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                191559723                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8986089                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       68139238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           888477                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1673170                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     34167911                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    769838355                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.248831                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.752491                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          656804703     85.32%     85.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           71627133      9.30%     94.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           23038517      2.99%     97.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7568083      0.98%     98.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5852818      0.76%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2490360      0.32%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2018834      0.26%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             328025      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             109882      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      769838355                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.247543                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16237418                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          725338                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            50081480                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5701468                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               10893102                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               5514741                       # number of misc regfile writes
system.cpu1.numCycles                       773844402                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    52616621                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              282101539                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             97734238                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6335058                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36122487                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              62687540                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2881208                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            276921712                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             204660399                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          155502104                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 76864991                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7067005                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3077484                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             77184675                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                57767866                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         13137263                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       263784449                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     294487179                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1773533                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 40130971                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1776266                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   950577041                       # The number of ROB reads
system.cpu1.rob.rob_writes                  407851601                       # The number of ROB writes
system.cpu1.timesIdled                          45916                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.351053                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               31403148                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            31608269                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          4547254                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         53416220                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             56618                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          85738                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           29120                       # Number of indirect misses.
system.cpu2.branchPred.lookups               54866946                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         6100                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        880582                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          3055740                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  24613352                       # Number of branches committed
system.cpu2.commit.bw_lim_events              7516218                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        7367820                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       68846490                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           127651002                       # Number of instructions committed
system.cpu2.commit.committedOps             130892055                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    764780847                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.171150                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.905489                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    714574306     93.44%     93.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     27125213      3.55%     96.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      8580962      1.12%     98.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3354462      0.44%     98.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      2382935      0.31%     98.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       786620      0.10%     98.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       273969      0.04%     98.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       186162      0.02%     99.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      7516218      0.98%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    764780847                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   9373294                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               64006                       # Number of function calls committed.
system.cpu2.commit.int_insts                121413034                       # Number of committed integer instructions.
system.cpu2.commit.loads                     34152179                       # Number of loads committed
system.cpu2.commit.membars                    5299066                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      5299066      4.05%      4.05% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        81270260     62.09%     66.14% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            310      0.00%     66.14% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             192      0.00%     66.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       1201241      0.92%     67.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp        309458      0.24%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       2092130      1.60%     68.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     68.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc       890853      0.68%     69.57% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       1200293      0.92%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc          133      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.49% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       32902867     25.14%     95.63% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2046066      1.56%     97.19% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      2129894      1.63%     98.82% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      1549292      1.18%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        130892055                       # Class of committed instruction
system.cpu2.commit.refs                      38628119                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  127651002                       # Number of Instructions Simulated
system.cpu2.committedOps                    130892055                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.103719                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.103719                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            657465886                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1493815                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            24416613                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             215594669                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                29888149                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 77870393                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               3068518                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              3465137                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6968803                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   54866946                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 27577945                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    739900525                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               475490                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          146                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     265916166                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                9120064                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.070419                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          30801033                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          31459766                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.341292                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         775261749                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.353656                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.887007                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               604780817     78.01%     78.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               121226839     15.64%     93.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                23467493      3.03%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                11852121      1.53%     98.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 8515233      1.10%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  418058      0.05%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1966371      0.25%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 1770262      0.23%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 1264555      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           775261749                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 10254668                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 8276551                       # number of floating regfile writes
system.cpu2.idleCycles                        3884069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             3485027                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                31776778                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.244526                       # Inst execution rate
system.cpu2.iew.exec_refs                    66755706                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   4744993                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              108544543                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             50215405                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2674266                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1711130                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             5740829                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          199089891                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             62010713                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          2028278                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            190521344                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                751487                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            110117095                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               3068518                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            111297997                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      3059507                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            5425                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         9422                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     16063226                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1264889                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          9422                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       831781                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       2653246                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                142104340                       # num instructions consuming a value
system.cpu2.iew.wb_count                    171400704                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.831729                       # average fanout of values written-back
system.cpu2.iew.wb_producers                118192283                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.219985                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     171660446                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               240549480                       # number of integer regfile reads
system.cpu2.int_regfile_writes              123699797                       # number of integer regfile writes
system.cpu2.ipc                              0.163835                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.163835                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          5302691      2.75%      2.75% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            113574859     58.98%     61.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 330      0.00%     61.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  192      0.00%     61.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            1250172      0.65%     62.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp             328393      0.17%     62.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            2356861      1.22%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc         890983      0.46%     64.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            1200528      0.62%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            398373      0.21%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            59729323     31.02%     96.10% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2064912      1.07%     97.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead        3604453      1.87%     99.04% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       1847552      0.96%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             192549622                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               12955992                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           25026924                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     10406565                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          14713776                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    5098190                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.026477                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 815526     16.00%     16.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     16.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   40      0.00%     16.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    2      0.00%     16.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                  885      0.02%     16.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     16.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc           218618      4.29%     20.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               591469     11.60%     31.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc               37519      0.74%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     32.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               3190842     62.59%     95.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                13145      0.26%     95.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead           227104      4.45%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite            3040      0.06%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             179389129                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1141311513                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    160994139                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        252583275                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 190053214                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                192549622                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            9036677                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       68197836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           879254                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1668857                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     34069629                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    775261749                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.248367                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.751646                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          661643200     85.34%     85.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           71935252      9.28%     94.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           23223717      3.00%     97.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7645923      0.99%     98.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            5862745      0.76%     99.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            2484899      0.32%     99.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2022906      0.26%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             328600      0.04%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             114507      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      775261749                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.247129                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         16222334                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          724387                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            50215405                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            5740829                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               11248729                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               5694108                       # number of misc regfile writes
system.cpu2.numCycles                       779145818                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    47314424                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              281149544                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             98606644                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6311956                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                36012829                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              62997989                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              2876757                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            278437751                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             205734985                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          156502753                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 77128798                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               7312845                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               3068518                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             77761856                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                57896109                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         13349095                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       265088656                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     300140204                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           1792686                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 40315148                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       1795574                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   956976966                       # The number of ROB reads
system.cpu2.rob.rob_writes                  409962273                       # The number of ROB writes
system.cpu2.timesIdled                          44089                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.508144                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               30447876                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            30598376                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          4188831                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         52003807                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             52807                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          83373                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           30566                       # Number of indirect misses.
system.cpu3.branchPred.lookups               53485177                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         6012                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        903670                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2882469                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  24875012                       # Number of branches committed
system.cpu3.commit.bw_lim_events              7631469                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        7552059                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       68908214                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           128770260                       # Number of instructions committed
system.cpu3.commit.committedOps             132091850                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    770456588                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.171446                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.908131                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    720246399     93.48%     93.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     26846673      3.48%     96.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      8479769      1.10%     98.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3567923      0.46%     98.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      2539185      0.33%     98.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       684453      0.09%     98.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       273906      0.04%     98.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       186811      0.02%     99.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      7631469      0.99%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    770456588                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   9308136                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               64001                       # Number of function calls committed.
system.cpu3.commit.int_insts                122488561                       # Number of committed integer instructions.
system.cpu3.commit.loads                     34508910                       # Number of loads committed
system.cpu3.commit.membars                    5431420                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      5431420      4.11%      4.11% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        81975110     62.06%     66.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            282      0.00%     66.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             192      0.00%     66.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       1190178      0.90%     67.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp        309456      0.23%     67.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       2071288      1.57%     68.87% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     68.87% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc       881078      0.67%     69.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       1190518      0.90%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc           73      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       33293751     25.21%     95.65% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2082959      1.58%     97.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      2118829      1.60%     98.83% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      1546716      1.17%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        132091850                       # Class of committed instruction
system.cpu3.commit.refs                      39042255                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  128770260                       # Number of Instructions Simulated
system.cpu3.committedOps                    132091850                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.093141                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.093141                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            665715103                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred              1308545                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            24260132                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             216581026                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                29350005                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 75671058                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2895246                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2733979                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              7184665                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   53485177                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 27658072                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    745889235                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               472560                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles          139                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     263715246                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                8403216                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.068167                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          30725064                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          30500683                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.336108                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         780816077                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.346292                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.868012                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               610396459     78.17%     78.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               121964759     15.62%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                23465113      3.01%     96.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11817896      1.51%     98.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 8500595      1.09%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  389542      0.05%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1199928      0.15%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1762007      0.23%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 1319778      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           780816077                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 10176000                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 8211369                       # number of floating regfile writes
system.cpu3.idleCycles                        3799222                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             3318856                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                32092390                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.245133                       # Inst execution rate
system.cpu3.iew.exec_refs                    67457115                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4798933                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              109989416                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             50549931                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           2647509                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1495595                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5718133                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          200350749                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             62658182                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          2007049                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            192335120                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                757668                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            110543125                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2895246                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            111741270                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      3096702                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            7113                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           87                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         9436                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     16041021                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1184788                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          9436                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       836228                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       2482628                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                144101915                       # num instructions consuming a value
system.cpu3.iew.wb_count                    173015263                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.831572                       # average fanout of values written-back
system.cpu3.iew.wb_producers                119831094                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.220510                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     173276235                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               242878947                       # number of integer regfile reads
system.cpu3.int_regfile_writes              124932714                       # number of integer regfile writes
system.cpu3.ipc                              0.164119                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.164119                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          5434941      2.80%      2.80% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            114592038     58.96%     61.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 315      0.00%     61.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  192      0.00%     61.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            1237823      0.64%     62.40% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp             328597      0.17%     62.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            2334091      1.20%     63.77% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.77% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc         881185      0.45%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            1190753      0.61%     64.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            400664      0.21%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.04% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            60380205     31.07%     96.11% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2102155      1.08%     97.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead        3617907      1.86%     99.05% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       1841303      0.95%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             194342169                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               12824867                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           24851809                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     10335826                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          14651422                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    5069332                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.026085                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 833089     16.43%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   40      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    2      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                  860      0.02%     16.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     16.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc           187773      3.70%     20.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               531774     10.49%     30.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc               37719      0.74%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     31.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               3230982     63.74%     95.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                12717      0.25%     95.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead           231401      4.56%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite            2975      0.06%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             181151693                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1150604063                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    162679437                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        253967535                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 191294165                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                194342169                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            9056584                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       68258899                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           886125                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1504525                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     33843498                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    780816077                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.248896                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.756276                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          667187664     85.45%     85.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           71378573      9.14%     94.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           23046254      2.95%     97.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            8071065      1.03%     98.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            6070484      0.78%     99.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            2559355      0.33%     99.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2054748      0.26%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             332778      0.04%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             115156      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      780816077                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.247691                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         17006898                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          798616                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            50549931                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5718133                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               11143137                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               5642591                       # number of misc regfile writes
system.cpu3.numCycles                       784615299                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    41846091                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              283484545                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             99406935                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6422187                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                35363103                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              63318624                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              2912505                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            279762772                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             206728710                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          157224704                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 75240257                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               7187288                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2895246                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             78264079                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                57817769                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         13283114                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       266479658                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     305568847                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1742028                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 42667357                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1745772                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   963798986                       # The number of ROB reads
system.cpu3.rob.rob_writes                  412363958                       # The number of ROB writes
system.cpu3.timesIdled                          44271                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     26931670                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      52872812                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3052348                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       926588                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     29061564                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     25128804                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     60153861                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       26055392                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 413276631500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           22918662                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5748167                       # Transaction distribution
system.membus.trans_dist::WritebackClean          118                       # Transaction distribution
system.membus.trans_dist::CleanEvict         20200632                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            26361                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          28527                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3950286                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3948988                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      22918663                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            38                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     79740442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               79740442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2087419840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2087419840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            42625                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          26923875                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                26923875    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            26923875                       # Request fanout histogram
system.membus.respLayer1.occupancy       141860631498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             34.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         81767650735                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               2990                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1496                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    15845234.291444                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   126298198.532386                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1496    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   2772470500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1496                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   389572161000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  23704470500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 413276631500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     27527992                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        27527992                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     27527992                       # number of overall hits
system.cpu2.icache.overall_hits::total       27527992                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        49953                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         49953                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        49953                       # number of overall misses
system.cpu2.icache.overall_misses::total        49953                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   3613767498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3613767498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   3613767498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3613767498                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     27577945                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     27577945                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     27577945                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     27577945                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001811                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001811                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001811                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001811                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 72343.352712                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 72343.352712                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 72343.352712                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 72343.352712                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         6196                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              130                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    47.661538                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        45869                       # number of writebacks
system.cpu2.icache.writebacks::total            45869                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         4084                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         4084                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         4084                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         4084                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        45869                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        45869                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        45869                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        45869                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   3314104498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3314104498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   3314104498                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   3314104498                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001663                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001663                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001663                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001663                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 72251.509691                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 72251.509691                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 72251.509691                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 72251.509691                       # average overall mshr miss latency
system.cpu2.icache.replacements                 45869                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     27527992                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       27527992                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        49953                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        49953                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   3613767498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3613767498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     27577945                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     27577945                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001811                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001811                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 72343.352712                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 72343.352712                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         4084                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         4084                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        45869                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        45869                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   3314104498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3314104498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001663                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001663                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 72251.509691                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 72251.509691                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 413276631500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           27912113                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            45901                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           608.093789                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         55201759                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        55201759                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 413276631500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     33943483                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        33943483                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     33943483                       # number of overall hits
system.cpu2.dcache.overall_hits::total       33943483                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     12136279                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      12136279                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     12136279                       # number of overall misses
system.cpu2.dcache.overall_misses::total     12136279                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1210826969903                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1210826969903                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1210826969903                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1210826969903                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     46079762                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     46079762                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     46079762                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     46079762                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.263375                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.263375                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.263375                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.263375                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 99769.210143                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 99769.210143                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 99769.210143                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 99769.210143                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    215726751                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        11115                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          3300372                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            127                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    65.364374                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    87.519685                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      7435103                       # number of writebacks
system.cpu2.dcache.writebacks::total          7435103                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      5338264                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      5338264                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      5338264                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      5338264                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6798015                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6798015                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6798015                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6798015                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 721017053278                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 721017053278                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 721017053278                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 721017053278                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.147527                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.147527                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.147527                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.147527                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 106062.880602                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 106062.880602                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 106062.880602                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 106062.880602                       # average overall mshr miss latency
system.cpu2.dcache.replacements               7435102                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     32939402                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       32939402                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     10729664                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     10729664                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1055051415000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1055051415000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     43669066                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     43669066                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.245704                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.245704                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 98330.331220                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98330.331220                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4322217                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4322217                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6407447                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6407447                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 675760126500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 675760126500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.146727                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.146727                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105464.801582                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105464.801582                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1004081                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1004081                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1406615                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1406615                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 155775554903                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 155775554903                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2410696                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2410696                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.583489                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.583489                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 110744.983455                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 110744.983455                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1016047                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1016047                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       390568                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       390568                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  45256926778                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  45256926778                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.162015                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.162015                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 115874.640979                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 115874.640979                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1183996                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1183996                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3625                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3625                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     71022000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     71022000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1187621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1187621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003052                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003052                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 19592.275862                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19592.275862                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          258                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          258                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3367                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3367                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     60363000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     60363000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002835                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002835                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 17927.828928                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17927.828928                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1176464                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1176464                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         7826                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         7826                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     93506500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     93506500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1184290                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1184290                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.006608                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.006608                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 11948.185535                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11948.185535                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         7715                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         7715                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     86019500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     86019500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.006514                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.006514                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 11149.643552                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 11149.643552                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      4971000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      4971000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      4743000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      4743000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       203695                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         203695                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       676887                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       676887                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  66057331727                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  66057331727                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       880582                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       880582                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.768681                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.768681                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 97589.895695                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 97589.895695                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       676887                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       676887                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  65380444727                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  65380444727                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.768681                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.768681                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 96589.895695                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 96589.895695                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 413276631500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.559806                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           43999628                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7471758                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.888792                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.559806                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.986244                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.986244                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        106136240                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       106136240                       # Number of data accesses
system.cpu3.numPwrStateTransitions               3012                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1507                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    13914887.856669                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   102251280.789400                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1507    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         6000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1962737500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1507                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   392306895500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  20969736000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 413276631500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     27608664                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        27608664                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     27608664                       # number of overall hits
system.cpu3.icache.overall_hits::total       27608664                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        49407                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         49407                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        49407                       # number of overall misses
system.cpu3.icache.overall_misses::total        49407                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   3539569998                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   3539569998                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   3539569998                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   3539569998                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     27658071                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     27658071                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     27658071                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     27658071                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001786                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001786                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001786                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001786                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 71641.062967                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 71641.062967                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 71641.062967                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 71641.062967                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         4774                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               97                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    49.216495                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        45703                       # number of writebacks
system.cpu3.icache.writebacks::total            45703                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         3704                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3704                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         3704                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3704                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        45703                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        45703                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        45703                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        45703                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   3265409499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   3265409499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   3265409499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   3265409499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001652                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001652                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001652                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001652                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 71448.471632                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 71448.471632                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 71448.471632                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 71448.471632                       # average overall mshr miss latency
system.cpu3.icache.replacements                 45703                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     27608664                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       27608664                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        49407                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        49407                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   3539569998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   3539569998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     27658071                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     27658071                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001786                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001786                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 71641.062967                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 71641.062967                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         3704                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3704                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        45703                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        45703                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   3265409499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   3265409499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001652                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001652                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 71448.471632                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 71448.471632                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 413276631500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           27945027                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            45735                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           611.020597                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         55361845                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        55361845                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 413276631500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     34270161                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        34270161                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     34270161                       # number of overall hits
system.cpu3.dcache.overall_hits::total       34270161                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     12237412                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      12237412                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     12237412                       # number of overall misses
system.cpu3.dcache.overall_misses::total     12237412                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1222374740506                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1222374740506                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1222374740506                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1222374740506                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     46507573                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     46507573                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     46507573                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     46507573                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.263127                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.263127                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.263127                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.263127                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 99888.337543                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 99888.337543                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 99888.337543                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 99888.337543                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    217774158                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         9635                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          3337956                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            120                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    65.241770                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    80.291667                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      7505549                       # number of writebacks
system.cpu3.dcache.writebacks::total          7505549                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      5376859                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5376859                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      5376859                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5376859                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6860553                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6860553                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6860553                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6860553                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 726867858386                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 726867858386                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 726867858386                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 726867858386                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.147515                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.147515                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.147515                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.147515                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 105948.872982                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 105948.872982                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 105948.872982                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 105948.872982                       # average overall mshr miss latency
system.cpu3.dcache.replacements               7505543                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     33271981                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       33271981                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     10819365                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     10819365                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1063683182000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1063683182000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     44091346                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     44091346                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.245385                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.245385                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 98312.903022                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98312.903022                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      4353081                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4353081                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6466284                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6466284                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 681132755000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 681132755000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.146657                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.146657                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 105336.040762                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 105336.040762                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       998180                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        998180                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1418047                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1418047                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 158691558506                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 158691558506                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2416227                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2416227                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.586885                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.586885                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 111908.532303                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 111908.532303                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1023778                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1023778                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       394269                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       394269                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  45735103386                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  45735103386                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.163175                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.163175                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 115999.744809                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 115999.744809                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data      1212732                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      1212732                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3636                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3636                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     71613000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     71613000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data      1216368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1216368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.002989                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.002989                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 19695.544554                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19695.544554                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          242                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          242                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3394                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3394                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     61455000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     61455000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.002790                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.002790                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 18106.953447                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18106.953447                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data      1205179                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      1205179                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         7921                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         7921                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     95987500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     95987500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data      1213100                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      1213100                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.006530                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.006530                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 12118.103775                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 12118.103775                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         7804                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         7804                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     88405500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     88405500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.006433                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.006433                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 11328.229113                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 11328.229113                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      4939000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      4939000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      4717000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      4717000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       218452                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         218452                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       685218                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       685218                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  66672755302                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  66672755302                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       903670                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       903670                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.758261                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.758261                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 97301.523460                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 97301.523460                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       685218                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       685218                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  65987537302                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  65987537302                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.758261                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.758261                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 96301.523460                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 96301.523460                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 413276631500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.639964                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           44467804                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          7542289                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.895797                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.639964                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.988749                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.988749                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        107223686                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       107223686                       # Number of data accesses
system.cpu0.numPwrStateTransitions               2220                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         1110                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    22297745.495495                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   172572020.447595                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         1110    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         6000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2901164500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           1110                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   388526134000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  24750497500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 413276631500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     26861304                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        26861304                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     26861304                       # number of overall hits
system.cpu0.icache.overall_hits::total       26861304                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        93427                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         93427                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        93427                       # number of overall misses
system.cpu0.icache.overall_misses::total        93427                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6964022496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6964022496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6964022496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6964022496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     26954731                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     26954731                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     26954731                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     26954731                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003466                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003466                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003466                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003466                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 74539.720809                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 74539.720809                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 74539.720809                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 74539.720809                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         8748                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              164                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.341463                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        86401                       # number of writebacks
system.cpu0.icache.writebacks::total            86401                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7025                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7025                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7025                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7025                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        86402                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        86402                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        86402                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        86402                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6443778497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6443778497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6443778497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6443778497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003205                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003205                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003205                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003205                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74579.043274                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74579.043274                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74579.043274                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74579.043274                       # average overall mshr miss latency
system.cpu0.icache.replacements                 86401                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     26861304                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       26861304                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        93427                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        93427                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6964022496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6964022496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     26954731                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     26954731                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003466                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003466                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 74539.720809                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 74539.720809                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7025                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7025                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        86402                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        86402                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6443778497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6443778497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003205                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003205                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74579.043274                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74579.043274                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 413276631500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           26947956                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            86433                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           311.778557                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         53995863                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        53995863                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 413276631500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     33476618                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        33476618                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     33476618                       # number of overall hits
system.cpu0.dcache.overall_hits::total       33476618                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12270695                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12270695                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12270695                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12270695                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1225737299109                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1225737299109                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1225737299109                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1225737299109                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     45747313                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     45747313                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     45747313                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     45747313                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.268228                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.268228                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.268228                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.268228                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 99891.432320                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99891.432320                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 99891.432320                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 99891.432320                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    216024600                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        10668                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3309877                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            139                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    65.266655                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.748201                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7394759                       # number of writebacks
system.cpu0.dcache.writebacks::total          7394759                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5501815                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5501815                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5501815                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5501815                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      6768880                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6768880                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      6768880                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6768880                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 720106521261                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 720106521261                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 720106521261                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 720106521261                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.147962                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.147962                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.147962                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.147962                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 106384.885130                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106384.885130                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 106384.885130                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106384.885130                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7394757                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     32420714                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32420714                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     10622385                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10622385                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1045369763500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1045369763500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     43043099                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43043099                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.246785                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.246785                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 98411.963368                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98411.963368                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4280578                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4280578                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      6341807                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6341807                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 670823858500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 670823858500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.147336                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.147336                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 105778.031167                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 105778.031167                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1055904                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1055904                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1648310                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1648310                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 180367535609                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 180367535609                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2704214                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2704214                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.609534                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.609534                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 109425.736426                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 109425.736426                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1221237                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1221237                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       427073                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       427073                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  49282662761                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  49282662761                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.157929                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.157929                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 115396.343859                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 115396.343859                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1146940                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1146940                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         3997                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         3997                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     84326000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     84326000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1150937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1150937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.003473                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.003473                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 21097.322992                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 21097.322992                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          935                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          935                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3062                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3062                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     52667500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     52667500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002660                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002660                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 17200.359242                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17200.359242                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1140123                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1140123                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         8073                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         8073                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     94785500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     94785500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1148196                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1148196                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.007031                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.007031                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11741.050415                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11741.050415                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         7944                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         7944                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     86967500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     86967500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006919                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006919                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10947.570493                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10947.570493                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1974000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1974000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1848000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1848000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       197300                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         197300                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       662706                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       662706                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  64902676654                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  64902676654                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       860006                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       860006                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.770583                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.770583                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 97935.851877                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 97935.851877                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       662699                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       662699                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64239963154                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64239963154                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.770575                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.770575                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 96936.864480                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 96936.864480                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 413276631500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.559384                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43406215                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7427708                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.843824                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.559384                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.986231                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.986231                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        105240580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       105240580                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 413276631500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               19296                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              723107                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               16367                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              741884                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               15649                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              736935                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               15993                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              748131                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3017362                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              19296                       # number of overall hits
system.l2.overall_hits::.cpu0.data             723107                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              16367                       # number of overall hits
system.l2.overall_hits::.cpu1.data             741884                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              15649                       # number of overall hits
system.l2.overall_hits::.cpu2.data             736935                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              15993                       # number of overall hits
system.l2.overall_hits::.cpu3.data             748131                       # number of overall hits
system.l2.overall_hits::total                 3017362                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             67093                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6667334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             31561                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6673058                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             30220                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6698383                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             29710                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           6757040                       # number of demand (read+write) misses
system.l2.demand_misses::total               26954399                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            67093                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6667334                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            31561                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6673058                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            30220                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6698383                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            29710                       # number of overall misses
system.l2.overall_misses::.cpu3.data          6757040                       # number of overall misses
system.l2.overall_misses::total              26954399                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6081725500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 761986232487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   3183633000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 762283251485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   3055571000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 763789693485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   3002963000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 769973280487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3073356350444                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6081725500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 761986232487                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   3183633000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 762283251485                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   3055571000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 763789693485                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   3002963000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 769973280487                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3073356350444                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           86389                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7390441                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           47928                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7414942                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           45869                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         7435318                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           45703                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         7505171                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             29971761                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          86389                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7390441                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          47928                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7414942                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          45869                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        7435318                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          45703                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        7505171                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            29971761                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.776638                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.902156                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.658509                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.899947                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.658833                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.900887                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.650067                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.900318                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.899327                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.776638                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.902156                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.658509                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.899947                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.658833                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.900887                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.650067                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.900318                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.899327                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90646.200051                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 114286.494795                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100872.374133                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114232.972572                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 101110.886830                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 114025.981119                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101075.833053                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 113951.268675                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114020.585302                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90646.200051                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 114286.494795                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100872.374133                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114232.972572                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 101110.886830                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 114025.981119                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101075.833053                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 113951.268675                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114020.585302                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5748098                       # number of writebacks
system.l2.writebacks::total                   5748098                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           2118                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          17659                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3898                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          18549                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           3753                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          18223                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3730                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          18566                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               86496                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          2118                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         17659                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3898                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         18549                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          3753                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         18223                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3730                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         18566                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              86496                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        64975                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6649675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        27663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6654509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        26467                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6680160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        25980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      6738474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26867903                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        64975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6649675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        27663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6654509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        26467                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6680160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        25980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      6738474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         26867903                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5269827011                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 694309468078                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2598787008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 694504448550                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   2496271507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 695772556074                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   2453162506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 701355580567                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2798760101301                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5269827011                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 694309468078                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2598787008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 694504448550                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   2496271507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 695772556074                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   2453162506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 701355580567                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2798760101301                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.752121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.899767                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.577178                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.897446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.577013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.898436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.568453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.897844                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.896441                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.752121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.899767                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.577178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.897446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.577013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.898436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.568453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.897844                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.896441                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81105.456114                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 104412.541677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93944.511007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104365.994328                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 94316.375373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 104155.073542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 94425.038722                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104082.256690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104167.418697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81105.456114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 104412.541677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93944.511007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104365.994328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 94316.375373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 104155.073542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 94425.038722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104082.256690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104167.418697                       # average overall mshr miss latency
system.l2.replacements                       51979620                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6297535                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6297535                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           69                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             69                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      6297604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6297604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000011                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000011                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           69                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           69                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000011                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000011                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     21771003                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         21771003                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          118                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            118                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     21771121                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     21771121                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          118                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          118                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             487                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             425                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             470                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             450                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1832                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1507                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1286                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          1318                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          1273                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5384                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     10613000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      9878500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      8249000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      9363500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     38104000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1994                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1711                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1788                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         1723                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7216                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.755767                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.751607                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.737136                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.738828                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.746120                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7042.468480                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7681.570762                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  6258.725341                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  7355.459544                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7077.265973                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           68                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           61                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           50                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           68                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             247                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1439                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1225                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         1268                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         1205                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5137                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     32411000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     28921500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     28850997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     27950995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    118134492                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.721665                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.715956                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.709172                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.699362                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.711890                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 22523.280056                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 23609.387755                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 22753.152208                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 23195.846473                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22996.786451                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           495                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           395                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           395                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           396                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1681                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1972                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         2022                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data         2013                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data         2047                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             8054                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      8606500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     10757500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      8840500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     11116000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     39320500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2467                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         2417                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         2408                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data         2443                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           9735                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.799351                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.836574                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.835963                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.837904                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.827324                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4364.350913                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5320.227498                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4391.703924                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5430.385931                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4882.108269                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           45                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           62                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           48                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           61                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           216                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1927                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1960                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data         1965                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data         1986                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         7838                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     40087493                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     41349494                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     40553493                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     42438496                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    164428976                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.781111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.810923                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.816030                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.812935                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.805136                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20803.058121                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21096.680612                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20637.909924                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21368.829809                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20978.435315                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            61314                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            60259                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            60418                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            62563                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                244554                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1003348                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         969841                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         983298                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         992821                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3949308                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 110865054496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 106898703497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 108043122998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 109082756498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  434889637489                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1064662                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1030100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1043716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1055384                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4193862                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.942410                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.941502                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.942113                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.940720                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.941688                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110495.116845                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 110222.916434                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 109878.310541                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 109871.524170                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110117.933949                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data           42                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data           61                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data           55                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data           69                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              227                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1003306                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       969780                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       983243                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       992752                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3949081                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 100829088018                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  97197050513                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  98206998016                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  99150967516                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 395384104063                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.942370                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.941443                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.942060                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.940655                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.941634                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100496.845447                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100225.876501                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 99880.698887                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 99874.860505                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100120.535401                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         19296                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         16367                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         15649                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         15993                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              67305                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        67093                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        31561                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        30220                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        29710                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           158584                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6081725500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   3183633000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   3055571000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   3002963000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  15323892500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        86389                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        47928                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        45869                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        45703                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         225889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.776638                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.658509                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.658833                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.650067                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.702044                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90646.200051                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100872.374133                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 101110.886830                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101075.833053                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96629.499193                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         2118                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3898                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         3753                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3730                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         13499                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        64975                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        27663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        26467                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        25980                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       145085                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5269827011                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2598787008                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   2496271507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   2453162506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12818048032                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.752121                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.577178                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.577013                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.568453                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.642284                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81105.456114                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93944.511007                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 94316.375373                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 94425.038722                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88348.540731                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       661793                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       681625                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       676517                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       685568                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2705503                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5663986                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5703217                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      5715085                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5764219                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        22846507                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 651121177991                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 655384547988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 655746570487                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 660890523989                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2623142820455                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6325779                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6384842                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6391602                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6449787                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25552010                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.895382                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.893243                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.894155                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.893707                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.894118                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 114958.119245                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114914.888911                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 114739.600634                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 114653.958149                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114815.924397                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        17617                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        18488                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        18168                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        18497                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        72770                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5646369                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5684729                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      5696917                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5745722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     22773737                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 593480380060                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 597307398037                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 597565558058                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 602204613051                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2390557949206                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.892597                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.890348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.891313                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.890839                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.891270                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 105108.323608                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 105072.273109                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 104892.796939                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 104809.215108                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104969.946268                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              38                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data        29500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        29500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data           27                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            41                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.888889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.926829                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  1229.166667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   776.315789                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_misses::.cpu0.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           38                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       474500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        84000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       115500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        81500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       755500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.888889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.926829                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19770.833333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        21000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        20375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19881.578947                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 413276631500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999997                       # Cycle average of tags in use
system.l2.tags.total_refs                    57960532                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  51979688                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.115061                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.176467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.152290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.499684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.124021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.455626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.133467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.630980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.120349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.707114                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.580882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.101558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.100869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.103609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.104799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 516439600                       # Number of tag accesses
system.l2.tags.data_accesses                516439600                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 413276631500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4158336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     425574592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1770432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     425884736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst       1693888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     427525632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst       1662720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     431259200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1719529536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4158336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1770432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst      1693888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst      1662720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9285376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    367882688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       367882688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          64974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6649603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          27663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6654449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          26467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6680088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          25980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        6738425                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            26867649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5748167                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5748167                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         10061871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1029757212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          4283891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1030507664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          4098678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1034478118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          4023262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1043512183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4160722879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     10061871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      4283891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      4098678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      4023262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22467702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      890160875                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            890160875                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      890160875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        10061871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1029757212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         4283891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1030507664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         4098678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1034478118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         4023262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1043512183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5050883754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5606995.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     64975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6576161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     27663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6578981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     26467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6605406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     25980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   6663845.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000817448250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       348621                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       348621                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            40978803                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5286865                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    26867650                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5748285                       # Number of write requests accepted
system.mem_ctrls.readBursts                  26867650                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5748285                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 298172                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                141290                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1519795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1591838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1665412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1325723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1315293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1265709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1060361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1098384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2219405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2137446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2646578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1751465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2397097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1802032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1375977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1396963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            348969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            404958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            479474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            374893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            404624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            390303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            324355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            350585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            344493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            339887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           343459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           325495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           338281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           308192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           258895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           270143                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1183472930505                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               132847390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1681650643005                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44542.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63292.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        20                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13274523                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3701547                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              26867650                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5748285                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2088632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2778023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2999955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3188462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3266743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3183835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2795805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2220546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1611987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1065691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 646482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 365254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 184957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  93994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  50193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  28632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  97802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 197181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 260196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 292620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 309744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 324547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 337650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 346737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 355216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 368035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 364246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 358424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 356214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 355126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 353880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 356139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  74007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  51563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  40617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  34511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  30188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  27381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  25275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  23547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  22100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  21278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  20387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  18904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  17735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  17160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  17358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  18080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  18869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  19117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  17787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  14106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     28                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     15200402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    135.476249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.486805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   157.764456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      9391479     61.78%     61.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3896079     25.63%     87.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       917062      6.03%     93.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       371178      2.44%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       196489      1.29%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       114515      0.75%     97.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        73300      0.48%     98.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        49274      0.32%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       191026      1.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     15200402                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       348621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      76.213025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.557369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    129.098793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        339005     97.24%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         6408      1.84%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1327      0.38%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          737      0.21%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          403      0.12%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          277      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791          163      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           80      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           62      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           44      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           29      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           23      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           11      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        348621                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       348621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.083386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.076472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.503405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           337196     96.72%     96.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2233      0.64%     97.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4290      1.23%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2366      0.68%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1664      0.48%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              759      0.22%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               93      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        348621                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1700446592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                19083008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               358848384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1719529600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            367890240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4114.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       868.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4160.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    890.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        38.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    32.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  413276639500                       # Total gap between requests
system.mem_ctrls.avgGap                      12671.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4158400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    420874304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1770432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    421054784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst      1693888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    422745984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst      1662720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    426486080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    358848384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 10062025.488610284403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1018383987.675335049629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 4283890.897905752994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1018820692.744636893272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 4098678.393336643465                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1022912867.019920110703                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 4023261.595907582901                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1031962727.851453661919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 868300689.292663335800                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        64975                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6649603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        27663                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6654449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        26467                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6680088                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        25980                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      6738425                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5748285                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2568188500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 417798632252                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1436382000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 417837292004                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst   1384316250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 418052518002                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst   1361579250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 421211734747                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10706007140250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39525.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     62830.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     51924.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62790.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     52303.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     62581.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     52408.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     62508.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1862469.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          58035483660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          30846572130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        112290515820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13200570900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32623247280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     187369985610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        912975360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       435279350760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1053.239689                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    750229750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13800020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 398726381750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          50495472300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          26838953460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         77415557100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        16068000420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32623247280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     187335519990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        941999040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       391718749590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        947.836678                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    923659500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13800020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 398552952000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               3136                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1569                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    16797460.803059                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   123824132.910402                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::underflows            1      0.06%      0.06% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1568     99.94%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2573681500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1569                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   386921415500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  26355216000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 413276631500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     27549542                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27549542                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     27549542                       # number of overall hits
system.cpu1.icache.overall_hits::total       27549542                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        52300                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         52300                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        52300                       # number of overall misses
system.cpu1.icache.overall_misses::total        52300                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3782611499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3782611499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3782611499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3782611499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     27601842                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27601842                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     27601842                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27601842                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001895                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001895                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001895                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001895                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72325.267667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72325.267667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72325.267667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72325.267667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         5963                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               97                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    61.474227                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        47928                       # number of writebacks
system.cpu1.icache.writebacks::total            47928                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4372                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4372                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4372                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4372                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        47928                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        47928                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        47928                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        47928                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3454149000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3454149000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3454149000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3454149000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001736                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001736                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001736                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001736                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72069.541813                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72069.541813                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72069.541813                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72069.541813                       # average overall mshr miss latency
system.cpu1.icache.replacements                 47928                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     27549542                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27549542                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        52300                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        52300                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3782611499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3782611499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     27601842                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27601842                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001895                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001895                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72325.267667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72325.267667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4372                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4372                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        47928                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        47928                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3454149000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3454149000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001736                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001736                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72069.541813                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72069.541813                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 413276631500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           27789892                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            47960                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           579.438949                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         55251612                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        55251612                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 413276631500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     33807755                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        33807755                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     33807755                       # number of overall hits
system.cpu1.dcache.overall_hits::total       33807755                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     12118229                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      12118229                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     12118229                       # number of overall misses
system.cpu1.dcache.overall_misses::total     12118229                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1211091369767                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1211091369767                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1211091369767                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1211091369767                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     45925984                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     45925984                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     45925984                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     45925984                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.263864                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.263864                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.263864                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.263864                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 99939.633899                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99939.633899                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 99939.633899                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99939.633899                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    216414604                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        10228                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3313042                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            141                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.322022                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.539007                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7414903                       # number of writebacks
system.cpu1.dcache.writebacks::total          7414903                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5328222                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5328222                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5328222                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5328222                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      6790007                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6790007                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      6790007                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6790007                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 720635724160                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 720635724160                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 720635724160                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 720635724160                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.147847                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.147847                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.147847                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.147847                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 106131.808724                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 106131.808724                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 106131.808724                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106131.808724                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7414898                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32812474                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32812474                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     10718888                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     10718888                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1055157585000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1055157585000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     43531362                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     43531362                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.246234                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.246234                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 98439.090417                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98439.090417                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4318106                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4318106                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6400782                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6400782                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 675465495000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 675465495000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147038                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147038                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 105528.589319                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105528.589319                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       995281                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        995281                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1399341                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1399341                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 155933784767                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 155933784767                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2394622                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2394622                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.584368                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.584368                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 111433.728281                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 111433.728281                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1010116                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1010116                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       389225                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       389225                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  45170229160                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  45170229160                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.162541                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.162541                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 116051.716000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 116051.716000                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1172727                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1172727                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3718                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3718                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     74195500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     74195500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1176445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1176445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003160                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003160                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 19955.755783                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19955.755783                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          271                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          271                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3447                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3447                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     60273500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     60273500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002930                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002930                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 17485.784740                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17485.784740                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1165152                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1165152                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         7802                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         7802                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     94232000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     94232000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1172954                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1172954                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.006652                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.006652                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 12077.928736                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 12077.928736                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         7672                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         7672                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     86835000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     86835000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.006541                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.006541                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 11318.430657                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11318.430657                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      5266000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      5266000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      4991000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      4991000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       212604                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         212604                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       664693                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       664693                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  64967382659                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  64967382659                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       877297                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       877297                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.757660                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.757660                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 97740.434545                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 97740.434545                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       664692                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       664692                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  64302689659                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  64302689659                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.757659                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.757659                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 96740.580087                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 96740.580087                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 413276631500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.526116                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43829155                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7451782                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.881701                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.526116                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.985191                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.985191                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        105757112                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       105757112                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 413276631500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25855122                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           40                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12045702                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     23678514                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        46231560                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           27993                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         30284                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          58277                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          851                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          851                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4263281                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4263284                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        225902                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25629261                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           41                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           41                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       259191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     22232338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       143784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22299876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       137607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     22360671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       137109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     22571910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              90142486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11058496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    946251456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6134784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    949108736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      5871232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    951705280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      5849984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    960684416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3836664384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        52168518                       # Total snoops (count)
system.tol2bus.snoopTraffic                 377320448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         82157334                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.383713                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.597498                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               53974801     65.70%     65.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1               26198136     31.89%     97.58% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 877429      1.07%     98.65% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 856087      1.04%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 250860      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     21      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           82157334                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        60053482630                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       11233749813                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          70773010                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       11340189549                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          70517968                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11167865687                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         130775984                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11203994266                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          73938906                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
