D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\rev_1   -part GW2A_18  -package PBGA484  -grade -8    -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\rev_1\synlog\report\dvi_tx_top_fpga_mapper.xml -merge_inferred_clocks 0  -implementation  rev_1  -flow mapping  -multisrs  -ovm  D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\rev_1\dvi_tx_top.vm   -autoconstraint  -freq 150.000   D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\rev_1\synwork\dvi_tx_top_prem.srd  -sap  D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\rev_1\dvi_tx_top.sap  -otap  D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\rev_1\dvi_tx_top.tap  -omap  D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\rev_1\dvi_tx_top.map  -devicelib  D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\generic\gw2a.v  -ologparam  D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\rev_1\syntmp\dvi_tx_top.plg  -osyn  D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\rev_1\dvi_tx_top.srm  -prjdir  D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\  -prjname  DviTx  -log  D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\rev_1\synlog\dvi_tx_top_fpga_mapper.srr  -sn  2019.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW2A_18 -package PBGA484 -grade -8 -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ..\synlog\report\dvi_tx_top_fpga_mapper.xml -merge_inferred_clocks 0 -implementation rev_1 -flow mapping -multisrs -ovm ..\dvi_tx_top.vm -autoconstraint -freq 150.000 ..\synwork\dvi_tx_top_prem.srd -sap ..\dvi_tx_top.sap -otap ..\dvi_tx_top.tap -omap ..\dvi_tx_top.map -devicelib ..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\generic\gw2a.v -ologparam dvi_tx_top.plg -osyn ..\dvi_tx_top.srm -prjdir ..\..\ -prjname DviTx -log ..\synlog\dvi_tx_top_fpga_mapper.srr -sn 2019.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:9
file:..\dvi_tx_top.vm|io:o|time:1589421310|size:88842|exec:0|csum:
file:..\synwork\dvi_tx_top_prem.srd|io:i|time:1589421302|size:74861|exec:0|csum:B610F6F914AFD2D11BB255803F6940E8
file:..\dvi_tx_top.sap|io:o|time:1589421303|size:183|exec:0|csum:
file:..\dvi_tx_top.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\dvi_tx_top.map|io:o|time:1589421311|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\generic\gw2a.v|io:i|time:1582921032|size:163815|exec:0|csum:9E2600B864B99F5A90D449698CC6DFCB
file:dvi_tx_top.plg|io:o|time:1589421311|size:1125|exec:0|csum:
file:..\dvi_tx_top.srm|io:o|time:1589421309|size:4795|exec:0|csum:
file:..\synlog\dvi_tx_top_fpga_mapper.srr|io:o|time:1589421311|size:51317|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\bin64\m_generic.exe|io:i|time:1583356322|size:41925120|exec:1|csum:F16849560D7337BE2F854162B25FBD4B
