

================================================================
== Vivado HLS Report for 'split_ip_sobel'
================================================================
* Date:           Tue Jan 07 22:24:17 2020

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sobelx_or_y
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2087183|  2087183|  2087183|  2087183|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------------+---------+---------+---------+---------+---------+
        |                             |                   |      Latency      |      Interval     | Pipeline|
        |           Instance          |       Module      |   min   |   max   |   min   |   max   |   Type  |
        +-----------------------------+-------------------+---------+---------+---------+---------+---------+
        |grp_split_ip_Filter2D_fu_56  |split_ip_Filter2D  |  2087182|  2087182|  2087182|  2087182|   none  |
        +-----------------------------+-------------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      4|
|FIFO             |        -|      -|       -|      -|
|Instance         |        9|     18|     750|    766|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|       5|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        9|     18|     755|    794|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      8|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------+---------+-------+-----+-----+
    |           Instance          |       Module      | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+-------------------+---------+-------+-----+-----+
    |grp_split_ip_Filter2D_fu_56  |split_ip_Filter2D  |        9|     18|  750|  766|
    +-----------------------------+-------------------+---------+-------+-----+-----+
    |Total                        |                   |        9|     18|  750|  766|
    +-----------------------------+-------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |tmp_i_fu_90_p2  |   icmp   |      0|  0|   3|           8|           1|
    |ap_sig_66       |    or    |      0|  0|   1|           1|           1|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|   4|           9|           2|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                        | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                            |   1|          3|    1|          3|
    |direction_blk_n                                      |   1|          2|    1|          2|
    |grp_split_ip_Filter2D_fu_56_p_kernel_val_0_V_1_read  |   3|          3|    3|          9|
    |grp_split_ip_Filter2D_fu_56_p_kernel_val_0_V_2_read  |   2|          3|    2|          6|
    |grp_split_ip_Filter2D_fu_56_p_kernel_val_1_V_0_read  |   2|          3|    2|          6|
    |grp_split_ip_Filter2D_fu_56_p_kernel_val_1_V_2_read  |   3|          3|    3|          9|
    |grp_split_ip_Filter2D_fu_56_p_kernel_val_2_V_0_read  |   2|          3|    2|          6|
    |grp_split_ip_Filter2D_fu_56_p_kernel_val_2_V_1_read  |   4|          3|    4|         12|
    |img_in_data_stream_0_V_read                          |   1|          2|    1|          2|
    |img_in_data_stream_1_V_read                          |   1|          2|    1|          2|
    |img_in_data_stream_2_V_read                          |   1|          2|    1|          2|
    |img_out_data_stream_0_V_write                        |   1|          2|    1|          2|
    |img_out_data_stream_1_V_write                        |   1|          2|    1|          2|
    |img_out_data_stream_2_V_write                        |   1|          2|    1|          2|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                |  24|         35|   24|         65|
    +-----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                    |  2|   0|    2|          0|
    |ap_done_reg                                  |  1|   0|    1|          0|
    |ap_reg_grp_split_ip_Filter2D_fu_56_ap_start  |  1|   0|    1|          0|
    |tmp_i_reg_96                                 |  1|   0|    1|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        |  5|   0|    5|          0|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |      split_ip_sobel     | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |      split_ip_sobel     | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |      split_ip_sobel     | return value |
|ap_done                         | out |    1| ap_ctrl_hs |      split_ip_sobel     | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |      split_ip_sobel     | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |      split_ip_sobel     | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |      split_ip_sobel     | return value |
|img_in_data_stream_0_V_dout     |  in |    8|   ap_fifo  |  img_in_data_stream_0_V |    pointer   |
|img_in_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  |  img_in_data_stream_0_V |    pointer   |
|img_in_data_stream_0_V_read     | out |    1|   ap_fifo  |  img_in_data_stream_0_V |    pointer   |
|img_in_data_stream_1_V_dout     |  in |    8|   ap_fifo  |  img_in_data_stream_1_V |    pointer   |
|img_in_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  |  img_in_data_stream_1_V |    pointer   |
|img_in_data_stream_1_V_read     | out |    1|   ap_fifo  |  img_in_data_stream_1_V |    pointer   |
|img_in_data_stream_2_V_dout     |  in |    8|   ap_fifo  |  img_in_data_stream_2_V |    pointer   |
|img_in_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  |  img_in_data_stream_2_V |    pointer   |
|img_in_data_stream_2_V_read     | out |    1|   ap_fifo  |  img_in_data_stream_2_V |    pointer   |
|img_out_data_stream_0_V_din     | out |    8|   ap_fifo  | img_out_data_stream_0_V |    pointer   |
|img_out_data_stream_0_V_full_n  |  in |    1|   ap_fifo  | img_out_data_stream_0_V |    pointer   |
|img_out_data_stream_0_V_write   | out |    1|   ap_fifo  | img_out_data_stream_0_V |    pointer   |
|img_out_data_stream_1_V_din     | out |    8|   ap_fifo  | img_out_data_stream_1_V |    pointer   |
|img_out_data_stream_1_V_full_n  |  in |    1|   ap_fifo  | img_out_data_stream_1_V |    pointer   |
|img_out_data_stream_1_V_write   | out |    1|   ap_fifo  | img_out_data_stream_1_V |    pointer   |
|img_out_data_stream_2_V_din     | out |    8|   ap_fifo  | img_out_data_stream_2_V |    pointer   |
|img_out_data_stream_2_V_full_n  |  in |    1|   ap_fifo  | img_out_data_stream_2_V |    pointer   |
|img_out_data_stream_2_V_write   | out |    1|   ap_fifo  | img_out_data_stream_2_V |    pointer   |
|direction_dout                  |  in |    8|   ap_fifo  |        direction        |    pointer   |
|direction_empty_n               |  in |    1|   ap_fifo  |        direction        |    pointer   |
|direction_read                  | out |    1|   ap_fifo  |        direction        |    pointer   |
+--------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 6.37ns
ST_1: stg_3 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_4 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_5 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_6 [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i8* %img_in_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_7 [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i8* %img_in_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_8 [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i8* %img_in_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_9 [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(i8* %direction, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: direction_read [1/1] 4.38ns
entry:7  %direction_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %direction)

ST_1: tmp_i [1/1] 2.00ns
entry:8  %tmp_i = icmp eq i8 %direction_read, 1

ST_1: stg_12 [1/1] 0.00ns
entry:9  br i1 %tmp_i, label %0, label %1

ST_1: stg_13 [2/2] 1.04ns
:0  call fastcc void @split_ip_Filter2D(i8* %img_in_data_stream_0_V, i8* %img_in_data_stream_1_V, i8* %img_in_data_stream_2_V, i8* %img_out_data_stream_0_V, i8* %img_out_data_stream_1_V, i8* %img_out_data_stream_2_V, i3 -2, i2 -1, i2 0, i3 0, i2 1, i4 2)

ST_1: stg_14 [2/2] 1.04ns
:0  call fastcc void @split_ip_Filter2D(i8* %img_in_data_stream_0_V, i8* %img_in_data_stream_1_V, i8* %img_in_data_stream_2_V, i8* %img_out_data_stream_0_V, i8* %img_out_data_stream_1_V, i8* %img_out_data_stream_2_V, i3 0, i2 1, i2 -2, i3 2, i2 -1, i4 0)


 <State 2>: 0.00ns
ST_2: stg_15 [1/2] 0.00ns
:0  call fastcc void @split_ip_Filter2D(i8* %img_in_data_stream_0_V, i8* %img_in_data_stream_1_V, i8* %img_in_data_stream_2_V, i8* %img_out_data_stream_0_V, i8* %img_out_data_stream_1_V, i8* %img_out_data_stream_2_V, i3 -2, i2 -1, i2 0, i3 0, i2 1, i4 2)

ST_2: stg_16 [1/1] 0.00ns
:1  br label %.exit

ST_2: stg_17 [1/2] 0.00ns
:0  call fastcc void @split_ip_Filter2D(i8* %img_in_data_stream_0_V, i8* %img_in_data_stream_1_V, i8* %img_in_data_stream_2_V, i8* %img_out_data_stream_0_V, i8* %img_out_data_stream_1_V, i8* %img_out_data_stream_2_V, i3 0, i2 1, i2 -2, i3 2, i2 -1, i4 0)

ST_2: stg_18 [1/1] 0.00ns
:1  br label %.exit

ST_2: stg_19 [1/1] 0.00ns
.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_in_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_in_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_in_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_out_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_out_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_out_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ direction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_3          (specinterface) [ 000]
stg_4          (specinterface) [ 000]
stg_5          (specinterface) [ 000]
stg_6          (specinterface) [ 000]
stg_7          (specinterface) [ 000]
stg_8          (specinterface) [ 000]
stg_9          (specinterface) [ 000]
direction_read (read         ) [ 000]
tmp_i          (icmp         ) [ 011]
stg_12         (br           ) [ 000]
stg_15         (call         ) [ 000]
stg_16         (br           ) [ 000]
stg_17         (call         ) [ 000]
stg_18         (br           ) [ 000]
stg_19         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_in_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_in_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_in_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_out_data_stream_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_out_data_stream_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_out_data_stream_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="direction">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="direction"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="split_ip_Filter2D"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="direction_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="direction_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_split_ip_Filter2D_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="0" index="2" bw="8" slack="0"/>
<pin id="60" dir="0" index="3" bw="8" slack="0"/>
<pin id="61" dir="0" index="4" bw="8" slack="0"/>
<pin id="62" dir="0" index="5" bw="8" slack="0"/>
<pin id="63" dir="0" index="6" bw="8" slack="0"/>
<pin id="64" dir="0" index="7" bw="2" slack="0"/>
<pin id="65" dir="0" index="8" bw="1" slack="0"/>
<pin id="66" dir="0" index="9" bw="2" slack="0"/>
<pin id="67" dir="0" index="10" bw="3" slack="0"/>
<pin id="68" dir="0" index="11" bw="1" slack="0"/>
<pin id="69" dir="0" index="12" bw="3" slack="0"/>
<pin id="70" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_13/1 stg_14/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_i_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="96" class="1005" name="tmp_i_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="26" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="71"><net_src comp="30" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="56" pin=4"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="56" pin=5"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="56" pin=6"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="56" pin=7"/></net>

<net id="79"><net_src comp="34" pin="0"/><net_sink comp="56" pin=8"/></net>

<net id="80"><net_src comp="36" pin="0"/><net_sink comp="56" pin=9"/></net>

<net id="81"><net_src comp="38" pin="0"/><net_sink comp="56" pin=10"/></net>

<net id="82"><net_src comp="40" pin="0"/><net_sink comp="56" pin=11"/></net>

<net id="83"><net_src comp="42" pin="0"/><net_sink comp="56" pin=12"/></net>

<net id="84"><net_src comp="38" pin="0"/><net_sink comp="56" pin=7"/></net>

<net id="85"><net_src comp="40" pin="0"/><net_sink comp="56" pin=8"/></net>

<net id="86"><net_src comp="44" pin="0"/><net_sink comp="56" pin=9"/></net>

<net id="87"><net_src comp="46" pin="0"/><net_sink comp="56" pin=10"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="56" pin=11"/></net>

<net id="89"><net_src comp="48" pin="0"/><net_sink comp="56" pin=12"/></net>

<net id="94"><net_src comp="50" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="90" pin="2"/><net_sink comp="96" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_out_data_stream_0_V | {1 2 }
	Port: img_out_data_stream_1_V | {1 2 }
	Port: img_out_data_stream_2_V | {1 2 }
 - Input state : 
	Port: split_ip_sobel : img_in_data_stream_0_V | {1 2 }
	Port: split_ip_sobel : img_in_data_stream_1_V | {1 2 }
	Port: split_ip_sobel : img_in_data_stream_2_V | {1 2 }
	Port: split_ip_sobel : direction | {1 }
  - Chain level:
	State 1
		stg_12 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   call   | grp_split_ip_Filter2D_fu_56 |    9    |    18   |  28.278 |   755   |   847   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   icmp   |         tmp_i_fu_90         |    0    |    0    |    0    |    0    |    3    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   read   |  direction_read_read_fu_50  |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   Total  |                             |    9    |    18   |  28.278 |   755   |   850   |
|----------|-----------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|tmp_i_reg_96|    1   |
+------------+--------+
|    Total   |    1   |
+------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  |
|-----------------------------|------|------|------|--------||---------|
| grp_split_ip_Filter2D_fu_56 |  p7  |   2  |   2  |    4   |
| grp_split_ip_Filter2D_fu_56 |  p8  |   2  |   1  |    2   |
| grp_split_ip_Filter2D_fu_56 |  p9  |   2  |   2  |    4   |
| grp_split_ip_Filter2D_fu_56 |  p10 |   2  |   3  |    6   |
| grp_split_ip_Filter2D_fu_56 |  p11 |   2  |   1  |    2   |
| grp_split_ip_Filter2D_fu_56 |  p12 |   2  |   3  |    6   |
|-----------------------------|------|------|------|--------||---------|
|            Total            |      |      |      |   24   ||  9.426  |
|-----------------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    9   |   18   |   28   |   755  |   850  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    9   |    -   |    -   |
|  Register |    -   |    -   |    -   |    1   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    9   |   18   |   37   |   756  |   850  |
+-----------+--------+--------+--------+--------+--------+
