

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Sun Apr 28 13:21:46 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,delta=1
    11                           	psect	text1,global,reloc=2,class=CODE,delta=1
    12                           	psect	text2,global,reloc=2,class=CODE,delta=1
    13                           	psect	text3,global,reloc=2,class=CODE,delta=1
    14                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    15                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    16                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    17                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    18   000000                     
    19                           ; Generated 17/10/2023 GMT
    20                           ; 
    21                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    22                           ; All rights reserved.
    23                           ; 
    24                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    25                           ; 
    26                           ; Redistribution and use in source and binary forms, with or without modification, are
    27                           ; permitted provided that the following conditions are met:
    28                           ; 
    29                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    30                           ;        conditions and the following disclaimer.
    31                           ; 
    32                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    33                           ;        of conditions and the following disclaimer in the documentation and/or other
    34                           ;        materials provided with the distribution. Publication is not required when
    35                           ;        this file is used in an embedded application.
    36                           ; 
    37                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    38                           ;        software without specific prior written permission.
    39                           ; 
    40                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    41                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    42                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    43                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    44                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    45                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    46                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    47                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    48                           ; 
    49                           ; 
    50                           ; Code-generator required, PIC18F4620 Definitions
    51                           ; 
    52                           ; SFR Addresses
    53   000000                     
    54                           	psect	idataCOMRAM
    55   001316                     __pidataCOMRAM:
    56                           	callstack 0
    57                           
    58                           ;initializer for _port_registers
    59   001316  80                 	db	128
    60   001317  0F                 	db	15
    61   001318  81                 	db	129
    62   001319  0F                 	db	15
    63   00131A  82                 	db	130
    64   00131B  0F                 	db	15
    65   00131C  83                 	db	131
    66   00131D  0F                 	db	15
    67   00131E  84                 	db	132
    68   00131F  0F                 	db	15
    69                           
    70                           ;initializer for _lat_registers
    71   001320  89                 	db	137
    72   001321  0F                 	db	15
    73   001322  8A                 	db	138
    74   001323  0F                 	db	15
    75   001324  8B                 	db	139
    76   001325  0F                 	db	15
    77   001326  8C                 	db	140
    78   001327  0F                 	db	15
    79   001328  8D                 	db	141
    80   001329  0F                 	db	15
    81                           
    82                           ;initializer for _tris_registers
    83   00132A  92                 	db	146
    84   00132B  0F                 	db	15
    85   00132C  93                 	db	147
    86   00132D  0F                 	db	15
    87   00132E  94                 	db	148
    88   00132F  0F                 	db	15
    89   001330  95                 	db	149
    90   001331  0F                 	db	15
    91   001332  96                 	db	150
    92   001333  0F                 	db	15
    93                           
    94                           ;initializer for _led_3
    95   001334  12                 	db	18
    96                           
    97                           ;initializer for _led_2
    98   001335  0A                 	db	10
    99                           
   100                           ;initializer for _led_1
   101   001336  02                 	db	2
   102   000000                     _PORTE	set	3972
   103   000000                     _PORTD	set	3971
   104   000000                     _PORTC	set	3970
   105   000000                     _PORTB	set	3969
   106   000000                     _PORTA	set	3968
   107   000000                     _LATA	set	3977
   108   000000                     _TRISA	set	3986
   109   000000                     _TRISE	set	3990
   110   000000                     _TRISD	set	3989
   111   000000                     _TRISC	set	3988
   112   000000                     _TRISB	set	3987
   113   000000                     _LATE	set	3981
   114   000000                     _LATD	set	3980
   115   000000                     _LATC	set	3979
   116   000000                     _LATB	set	3978
   117                           
   118                           ; #config settings
   119                           
   120                           	psect	cinit
   121   0012EA                     __pcinit:
   122                           	callstack 0
   123   0012EA                     start_initialization:
   124                           	callstack 0
   125   0012EA                     __initialization:
   126                           	callstack 0
   127                           
   128                           ; Initialize objects allocated to COMRAM (33 bytes)
   129                           ; load TBLPTR registers with __pidataCOMRAM
   130   0012EA  0E16               	movlw	low __pidataCOMRAM
   131   0012EC  6EF6               	movwf	tblptrl,c
   132   0012EE  0E13               	movlw	high __pidataCOMRAM
   133   0012F0  6EF7               	movwf	tblptrh,c
   134   0012F2  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   135   0012F4  6EF8               	movwf	tblptru,c
   136   0012F6  EE00  F001         	lfsr	0,__pdataCOMRAM
   137   0012FA  EE10 F021          	lfsr	1,33
   138   0012FE                     copy_data0:
   139   0012FE  0009               	tblrd		*+
   140   001300  CFF5 FFEE          	movff	tablat,postinc0
   141   001304  50E5               	movf	postdec1,w,c
   142   001306  50E1               	movf	fsr1l,w,c
   143   001308  E1FA               	bnz	copy_data0
   144                           
   145                           ; Clear objects allocated to COMRAM (1 bytes)
   146   00130A  6A2C               	clrf	__pbssCOMRAM& (0+255),c
   147   00130C                     end_of_initialization:
   148                           	callstack 0
   149   00130C                     __end_of__initialization:
   150                           	callstack 0
   151   00130C  0E00               	movlw	low (__Lmediumconst shr (0+16))
   152   00130E  6EF8               	movwf	tblptru,c
   153   001310  0100               	movlb	0
   154   001312  EF0D  F009         	goto	_main	;jump to C main() function
   155                           
   156                           	psect	bssCOMRAM
   157   00002C                     __pbssCOMRAM:
   158                           	callstack 0
   159   00002C                     _ret:
   160                           	callstack 0
   161   00002C                     	ds	1
   162                           
   163                           	psect	dataCOMRAM
   164   000001                     __pdataCOMRAM:
   165                           	callstack 0
   166   000001                     _port_registers:
   167                           	callstack 0
   168   000001                     	ds	10
   169   00000B                     _lat_registers:
   170                           	callstack 0
   171   00000B                     	ds	10
   172   000015                     _tris_registers:
   173                           	callstack 0
   174   000015                     	ds	10
   175   00001F                     _led_3:
   176                           	callstack 0
   177   00001F                     	ds	1
   178   000020                     _led_2:
   179                           	callstack 0
   180   000020                     	ds	1
   181   000021                     _led_1:
   182                           	callstack 0
   183   000021                     	ds	1
   184                           
   185                           	psect	cstackCOMRAM
   186   000022                     __pcstackCOMRAM:
   187                           	callstack 0
   188   000022                     gpio_pin_direction_initialize@_pin_config:
   189                           	callstack 0
   190   000022                     gpio_pin_write_logic@_pin_config:
   191                           	callstack 0
   192                           
   193                           ; 1 bytes @ 0x0
   194   000022                     	ds	1
   195   000023                     ??_gpio_pin_direction_initialize:
   196   000023                     gpio_pin_write_logic@logic:
   197                           	callstack 0
   198                           
   199                           ; 1 bytes @ 0x1
   200   000023                     	ds	1
   201   000024                     ??_gpio_pin_write_logic:
   202                           
   203                           ; 1 bytes @ 0x2
   204   000024                     	ds	4
   205   000028                     
   206                           ; 1 bytes @ 0x6
   207   000028                     	ds	1
   208   000029                     gpio_pin_write_logic@ret:
   209                           	callstack 0
   210                           
   211                           ; 1 bytes @ 0x7
   212   000029                     	ds	1
   213   00002A                     ??_main:
   214                           
   215                           ; 1 bytes @ 0x8
   216   00002A                     	ds	2
   217                           
   218 ;;
   219 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   220 ;;
   221 ;; *************** function _main *****************
   222 ;; Defined at:
   223 ;;		line 36 in file "application.c"
   224 ;; Parameters:    Size  Location     Type
   225 ;;		None
   226 ;; Auto vars:     Size  Location     Type
   227 ;;		None
   228 ;; Return value:  Size  Location     Type
   229 ;;                  2  130[None  ] int 
   230 ;; Registers used:
   231 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   232 ;; Tracked objects:
   233 ;;		On entry : 0/0
   234 ;;		On exit  : 0/0
   235 ;;		Unchanged: 0/0
   236 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   237 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   238 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   239 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   240 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   241 ;;Total ram usage:        2 bytes
   242 ;; Hardware stack levels required when called: 2
   243 ;; This function calls:
   244 ;;		_application_initialize
   245 ;;		_gpio_pin_write_logic
   246 ;; This function is called by:
   247 ;;		Startup code after reset
   248 ;; This function uses a non-reentrant model
   249 ;;
   250                           
   251                           	psect	text0
   252   00121A                     __ptext0:
   253                           	callstack 0
   254   00121A                     _main:
   255                           	callstack 29
   256   00121A                     
   257                           ;application.c: 37:     application_initialize();
   258   00121A  EC9C  F009         	call	_application_initialize	;wreg free
   259   00121E                     l131:
   260                           
   261                           ;application.c: 39:     ret = gpio_pin_write_logic(&led_1,GPIO_HIGH);
   262   00121E  0E21               	movlw	low _led_1
   263   001220  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   264   001222  0E01               	movlw	1
   265   001224  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   266   001226  EC01  F008         	call	_gpio_pin_write_logic	;wreg free
   267   00122A  6E2C               	movwf	_ret^0,c
   268                           
   269                           ;application.c: 40:     ret = gpio_pin_write_logic(&led_2,GPIO_LOW);
   270   00122C  0E20               	movlw	low _led_2
   271   00122E  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   272   001230  0E00               	movlw	0
   273   001232  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   274   001234  EC01  F008         	call	_gpio_pin_write_logic	;wreg free
   275   001238  6E2C               	movwf	_ret^0,c
   276                           
   277                           ;application.c: 41:     ret = gpio_pin_write_logic(&led_3,GPIO_LOW);
   278   00123A  0E1F               	movlw	low _led_3
   279   00123C  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   280   00123E  0E00               	movlw	0
   281   001240  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   282   001242  EC01  F008         	call	_gpio_pin_write_logic	;wreg free
   283   001246  6E2C               	movwf	_ret^0,c
   284   001248                     
   285                           ;application.c: 42:     _delay((unsigned long)((6000)*(4000000UL/4000.0)));
   286   001248  0E1F               	movlw	31
   287   00124A  6E2B               	movwf	(??_main+1)^0,c
   288   00124C  0E71               	movlw	113
   289   00124E  6E2A               	movwf	??_main^0,c
   290   001250  0E1E               	movlw	30
   291   001252                     u377:
   292   001252  2EE8               	decfsz	wreg,f,c
   293   001254  D7FE               	bra	u377
   294   001256  2E2A               	decfsz	??_main^0,f,c
   295   001258  D7FC               	bra	u377
   296   00125A  2E2B               	decfsz	(??_main+1)^0,f,c
   297   00125C  D7FA               	bra	u377
   298   00125E  D000               	nop2	
   299   001260                     
   300                           ;application.c: 44:     ret = gpio_pin_write_logic(&led_1,GPIO_LOW);
   301   001260  0E21               	movlw	low _led_1
   302   001262  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   303   001264  0E00               	movlw	0
   304   001266  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   305   001268  EC01  F008         	call	_gpio_pin_write_logic	;wreg free
   306   00126C  6E2C               	movwf	_ret^0,c
   307   00126E                     
   308                           ;application.c: 45:     ret = gpio_pin_write_logic(&led_2,GPIO_HIGH);
   309   00126E  0E20               	movlw	low _led_2
   310   001270  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   311   001272  0E01               	movlw	1
   312   001274  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   313   001276  EC01  F008         	call	_gpio_pin_write_logic	;wreg free
   314   00127A  6E2C               	movwf	_ret^0,c
   315   00127C                     
   316                           ;application.c: 46:     ret = gpio_pin_write_logic(&led_3,GPIO_LOW);
   317   00127C  0E1F               	movlw	low _led_3
   318   00127E  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   319   001280  0E00               	movlw	0
   320   001282  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   321   001284  EC01  F008         	call	_gpio_pin_write_logic	;wreg free
   322   001288  6E2C               	movwf	_ret^0,c
   323                           
   324                           ;application.c: 47:     _delay((unsigned long)((1000)*(4000000UL/4000.0)));
   325   00128A  0E06               	movlw	6
   326   00128C  6E2B               	movwf	(??_main+1)^0,c
   327   00128E  0E13               	movlw	19
   328   001290  6E2A               	movwf	??_main^0,c
   329   001292  0EAE               	movlw	174
   330   001294                     u387:
   331   001294  2EE8               	decfsz	wreg,f,c
   332   001296  D7FE               	bra	u387
   333   001298  2E2A               	decfsz	??_main^0,f,c
   334   00129A  D7FC               	bra	u387
   335   00129C  2E2B               	decfsz	(??_main+1)^0,f,c
   336   00129E  D7FA               	bra	u387
   337   0012A0                     
   338                           ;application.c: 49:     ret = gpio_pin_write_logic(&led_1,GPIO_LOW);
   339   0012A0  0E21               	movlw	low _led_1
   340   0012A2  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   341   0012A4  0E00               	movlw	0
   342   0012A6  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   343   0012A8  EC01  F008         	call	_gpio_pin_write_logic	;wreg free
   344   0012AC  6E2C               	movwf	_ret^0,c
   345   0012AE                     
   346                           ;application.c: 50:     ret = gpio_pin_write_logic(&led_2,GPIO_LOW);
   347   0012AE  0E20               	movlw	low _led_2
   348   0012B0  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   349   0012B2  0E00               	movlw	0
   350   0012B4  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   351   0012B6  EC01  F008         	call	_gpio_pin_write_logic	;wreg free
   352   0012BA  6E2C               	movwf	_ret^0,c
   353   0012BC                     
   354                           ;application.c: 51:     ret = gpio_pin_write_logic(&led_3,GPIO_HIGH);
   355   0012BC  0E1F               	movlw	low _led_3
   356   0012BE  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   357   0012C0  0E01               	movlw	1
   358   0012C2  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   359   0012C4  EC01  F008         	call	_gpio_pin_write_logic	;wreg free
   360   0012C8  6E2C               	movwf	_ret^0,c
   361   0012CA                     
   362                           ;application.c: 52:     _delay((unsigned long)((6000)*(4000000UL/4000.0)));
   363   0012CA  0E1F               	movlw	31
   364   0012CC  6E2B               	movwf	(??_main+1)^0,c
   365   0012CE  0E71               	movlw	113
   366   0012D0  6E2A               	movwf	??_main^0,c
   367   0012D2  0E1E               	movlw	30
   368   0012D4                     u397:
   369   0012D4  2EE8               	decfsz	wreg,f,c
   370   0012D6  D7FE               	bra	u397
   371   0012D8  2E2A               	decfsz	??_main^0,f,c
   372   0012DA  D7FC               	bra	u397
   373   0012DC  2E2B               	decfsz	(??_main+1)^0,f,c
   374   0012DE  D7FA               	bra	u397
   375   0012E0  D000               	nop2	
   376   0012E2  EF0F  F009         	goto	l131
   377   0012E6  EF00  F000         	goto	start
   378   0012EA                     __end_of_main:
   379                           	callstack 0
   380                           
   381 ;; *************** function _gpio_pin_write_logic *****************
   382 ;; Defined at:
   383 ;;		line 48 in file "MCAL_Layer/GPIO/hal_gpio.c"
   384 ;; Parameters:    Size  Location     Type
   385 ;;  _pin_config     1    0[COMRAM] PTR const struct .
   386 ;;		 -> led_3(1), led_2(1), led_1(1), 
   387 ;;  logic           1    1[COMRAM] enum E2493
   388 ;; Auto vars:     Size  Location     Type
   389 ;;  ret             1    7[COMRAM] unsigned char 
   390 ;; Return value:  Size  Location     Type
   391 ;;                  1    wreg      unsigned char 
   392 ;; Registers used:
   393 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   394 ;; Tracked objects:
   395 ;;		On entry : 0/0
   396 ;;		On exit  : 0/0
   397 ;;		Unchanged: 0/0
   398 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   399 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   400 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   401 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   402 ;;      Totals:         8       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   403 ;;Total ram usage:        8 bytes
   404 ;; Hardware stack levels used: 1
   405 ;; This function calls:
   406 ;;		Nothing
   407 ;; This function is called by:
   408 ;;		_main
   409 ;; This function uses a non-reentrant model
   410 ;;
   411                           
   412                           	psect	text1
   413   001002                     __ptext1:
   414                           	callstack 0
   415   001002                     _gpio_pin_write_logic:
   416                           	callstack 30
   417   001002                     
   418                           ;MCAL_Layer/GPIO/hal_gpio.c: 49:     Std_ReturnType ret= (Std_ReturnType)0x01;
   419   001002  0E01               	movlw	1
   420   001004  6E29               	movwf	gpio_pin_write_logic@ret^0,c
   421                           
   422                           ;MCAL_Layer/GPIO/hal_gpio.c: 50:     if (((void*)0)==_pin_config || _pin_config->pin >8 
      +                          -1){
   423   001006  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   424   001008  B4D8               	btfsc	status,2,c
   425   00100A  EF09  F008         	goto	u331
   426   00100E  EF0B  F008         	goto	u330
   427   001012                     u331:
   428   001012  EF1B  F008         	goto	l985
   429   001016                     u330:
   430   001016  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   431   001018  6ED9               	movwf	fsr2l,c
   432   00101A  6ADA               	clrf	fsr2h,c
   433   00101C  30DF               	rrcf	223,w,c
   434   00101E  32E8               	rrcf	wreg,f,c
   435   001020  32E8               	rrcf	wreg,f,c
   436   001022  0B07               	andlw	7
   437   001024  6E24               	movwf	??_gpio_pin_write_logic^0,c
   438   001026  0E07               	movlw	7
   439   001028  6424               	cpfsgt	??_gpio_pin_write_logic^0,c
   440   00102A  EF19  F008         	goto	u341
   441   00102E  EF1B  F008         	goto	u340
   442   001032                     u341:
   443   001032  EF72  F008         	goto	l993
   444   001036                     u340:
   445   001036                     l985:
   446                           
   447                           ;MCAL_Layer/GPIO/hal_gpio.c: 51:     ret = (Std_ReturnType)0x00 ;
   448   001036  0E00               	movlw	0
   449   001038  6E29               	movwf	gpio_pin_write_logic@ret^0,c
   450                           
   451                           ;MCAL_Layer/GPIO/hal_gpio.c: 52:     }else{
   452   00103A  EF87  F008         	goto	l995
   453   00103E                     l987:
   454                           
   455                           ;MCAL_Layer/GPIO/hal_gpio.c: 55:                 (*lat_registers[_pin_config->port] &= ~
      +                          ((uint8)0x01<<_pin_config->pin));
   456   00103E  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   457   001040  6ED9               	movwf	fsr2l,c
   458   001042  6ADA               	clrf	fsr2h,c
   459   001044  30DF               	rrcf	223,w,c
   460   001046  32E8               	rrcf	wreg,f,c
   461   001048  32E8               	rrcf	wreg,f,c
   462   00104A  0B07               	andlw	7
   463   00104C  6E24               	movwf	??_gpio_pin_write_logic^0,c
   464   00104E  0E01               	movlw	1
   465   001050  6E25               	movwf	(??_gpio_pin_write_logic+1)^0,c
   466   001052  2A24               	incf	??_gpio_pin_write_logic^0,f,c
   467   001054  EF2E  F008         	goto	u354
   468   001058                     u355:
   469   001058  90D8               	bcf	status,0,c
   470   00105A  3625               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   471   00105C                     u354:
   472   00105C  2E24               	decfsz	??_gpio_pin_write_logic^0,f,c
   473   00105E  EF2C  F008         	goto	u355
   474   001062  5025               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   475   001064  0AFF               	xorlw	255
   476   001066  6E26               	movwf	(??_gpio_pin_write_logic+2)^0,c
   477   001068  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   478   00106A  6ED9               	movwf	fsr2l,c
   479   00106C  6ADA               	clrf	fsr2h,c
   480   00106E  50DF               	movf	223,w,c
   481   001070  0B07               	andlw	7
   482   001072  0D02               	mullw	2
   483   001074  50F3               	movf	243,w,c
   484   001076  0F0B               	addlw	low _lat_registers
   485   001078  6ED9               	movwf	fsr2l,c
   486   00107A  6ADA               	clrf	fsr2h,c
   487   00107C  CFDE F027          	movff	postinc2,??_gpio_pin_write_logic+3
   488   001080  CFDD F028          	movff	postdec2,??_gpio_pin_write_logic+4
   489   001084  C027  FFD9         	movff	??_gpio_pin_write_logic+3,fsr2l
   490   001088  C028  FFDA         	movff	??_gpio_pin_write_logic+4,fsr2h
   491   00108C  5026               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   492   00108E  16DF               	andwf	indf2,f,c
   493                           
   494                           ;MCAL_Layer/GPIO/hal_gpio.c: 56:                 break;
   495   001090  EF87  F008         	goto	l995
   496   001094                     l989:
   497                           
   498                           ;MCAL_Layer/GPIO/hal_gpio.c: 58:                 (*lat_registers[_pin_config->port] |= (
      +                          (uint8)0x01<<_pin_config->pin));
   499   001094  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   500   001096  6ED9               	movwf	fsr2l,c
   501   001098  6ADA               	clrf	fsr2h,c
   502   00109A  30DF               	rrcf	223,w,c
   503   00109C  32E8               	rrcf	wreg,f,c
   504   00109E  32E8               	rrcf	wreg,f,c
   505   0010A0  0B07               	andlw	7
   506   0010A2  6E24               	movwf	??_gpio_pin_write_logic^0,c
   507   0010A4  0E01               	movlw	1
   508   0010A6  6E25               	movwf	(??_gpio_pin_write_logic+1)^0,c
   509   0010A8  2A24               	incf	??_gpio_pin_write_logic^0,f,c
   510   0010AA  EF59  F008         	goto	u364
   511   0010AE                     u365:
   512   0010AE  90D8               	bcf	status,0,c
   513   0010B0  3625               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   514   0010B2                     u364:
   515   0010B2  2E24               	decfsz	??_gpio_pin_write_logic^0,f,c
   516   0010B4  EF57  F008         	goto	u365
   517   0010B8  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   518   0010BA  6ED9               	movwf	fsr2l,c
   519   0010BC  6ADA               	clrf	fsr2h,c
   520   0010BE  50DF               	movf	223,w,c
   521   0010C0  0B07               	andlw	7
   522   0010C2  0D02               	mullw	2
   523   0010C4  50F3               	movf	243,w,c
   524   0010C6  0F0B               	addlw	low _lat_registers
   525   0010C8  6ED9               	movwf	fsr2l,c
   526   0010CA  6ADA               	clrf	fsr2h,c
   527   0010CC  CFDE F026          	movff	postinc2,??_gpio_pin_write_logic+2
   528   0010D0  CFDD F027          	movff	postdec2,??_gpio_pin_write_logic+3
   529   0010D4  C026  FFD9         	movff	??_gpio_pin_write_logic+2,fsr2l
   530   0010D8  C027  FFDA         	movff	??_gpio_pin_write_logic+3,fsr2h
   531   0010DC  5025               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   532   0010DE  12DF               	iorwf	indf2,f,c
   533                           
   534                           ;MCAL_Layer/GPIO/hal_gpio.c: 59:                 break;
   535   0010E0  EF87  F008         	goto	l995
   536   0010E4                     l993:
   537   0010E4  5023               	movf	gpio_pin_write_logic@logic^0,w,c
   538   0010E6  6E24               	movwf	??_gpio_pin_write_logic^0,c
   539   0010E8  6A25               	clrf	(??_gpio_pin_write_logic+1)^0,c
   540                           
   541                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   542                           ; Switch size 1, requested type "simple"
   543                           ; Number of cases is 1, Range of values is 0 to 0
   544                           ; switch strategies available:
   545                           ; Name         Instructions Cycles
   546                           ; simple_byte            4     3 (average)
   547                           ;	Chosen strategy is simple_byte
   548   0010EA  5025               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   549   0010EC  0A00               	xorlw	0	; case 0
   550   0010EE  B4D8               	btfsc	status,2,c
   551   0010F0  EF7C  F008         	goto	l1027
   552   0010F4  EF1B  F008         	goto	l985
   553   0010F8                     l1027:
   554                           
   555                           ; Switch size 1, requested type "simple"
   556                           ; Number of cases is 2, Range of values is 0 to 1
   557                           ; switch strategies available:
   558                           ; Name         Instructions Cycles
   559                           ; simple_byte            7     4 (average)
   560                           ;	Chosen strategy is simple_byte
   561   0010F8  5024               	movf	??_gpio_pin_write_logic^0,w,c
   562   0010FA  0A00               	xorlw	0	; case 0
   563   0010FC  B4D8               	btfsc	status,2,c
   564   0010FE  EF1F  F008         	goto	l987
   565   001102  0A01               	xorlw	1	; case 1
   566   001104  B4D8               	btfsc	status,2,c
   567   001106  EF4A  F008         	goto	l989
   568   00110A  EF1B  F008         	goto	l985
   569   00110E                     l995:
   570                           
   571                           ;MCAL_Layer/GPIO/hal_gpio.c: 69:     return ret;
   572   00110E  5029               	movf	gpio_pin_write_logic@ret^0,w,c
   573   001110  0012               	return		;funcret
   574   001112                     __end_of_gpio_pin_write_logic:
   575                           	callstack 0
   576                           
   577 ;; *************** function _application_initialize *****************
   578 ;; Defined at:
   579 ;;		line 58 in file "application.c"
   580 ;; Parameters:    Size  Location     Type
   581 ;;		None
   582 ;; Auto vars:     Size  Location     Type
   583 ;;		None
   584 ;; Return value:  Size  Location     Type
   585 ;;                  1    wreg      void 
   586 ;; Registers used:
   587 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   588 ;; Tracked objects:
   589 ;;		On entry : 0/0
   590 ;;		On exit  : 0/0
   591 ;;		Unchanged: 0/0
   592 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   593 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   594 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   595 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   596 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   597 ;;Total ram usage:        0 bytes
   598 ;; Hardware stack levels used: 1
   599 ;; Hardware stack levels required when called: 1
   600 ;; This function calls:
   601 ;;		_gpio_pin_direction_initialize
   602 ;; This function is called by:
   603 ;;		_main
   604 ;; This function uses a non-reentrant model
   605 ;;
   606                           
   607                           	psect	text2
   608   001338                     __ptext2:
   609                           	callstack 0
   610   001338                     _application_initialize:
   611                           	callstack 29
   612   001338                     
   613                           ;application.c: 59:  gpio_pin_direction_initialize(&led_1);
   614   001338  0E21               	movlw	low _led_1
   615   00133A  6E22               	movwf	gpio_pin_direction_initialize@_pin_config^0,c
   616   00133C  EC89  F008         	call	_gpio_pin_direction_initialize	;wreg free
   617                           
   618                           ;application.c: 60:  gpio_pin_direction_initialize(&led_2);
   619   001340  0E20               	movlw	low _led_2
   620   001342  6E22               	movwf	gpio_pin_direction_initialize@_pin_config^0,c
   621   001344  EC89  F008         	call	_gpio_pin_direction_initialize	;wreg free
   622                           
   623                           ;application.c: 61:  gpio_pin_direction_initialize(&led_3);
   624   001348  0E1F               	movlw	low _led_3
   625   00134A  6E22               	movwf	gpio_pin_direction_initialize@_pin_config^0,c
   626   00134C  EC89  F008         	call	_gpio_pin_direction_initialize	;wreg free
   627   001350  0012               	return		;funcret
   628   001352                     __end_of_application_initialize:
   629                           	callstack 0
   630                           
   631 ;; *************** function _gpio_pin_direction_initialize *****************
   632 ;; Defined at:
   633 ;;		line 12 in file "MCAL_Layer/GPIO/hal_gpio.c"
   634 ;; Parameters:    Size  Location     Type
   635 ;;  _pin_config     1    0[COMRAM] PTR const struct .
   636 ;;		 -> led_3(1), led_2(1), led_1(1), 
   637 ;; Auto vars:     Size  Location     Type
   638 ;;  ret             1    0        unsigned char 
   639 ;; Return value:  Size  Location     Type
   640 ;;                  1    wreg      unsigned char 
   641 ;; Registers used:
   642 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   643 ;; Tracked objects:
   644 ;;		On entry : 0/0
   645 ;;		On exit  : 0/0
   646 ;;		Unchanged: 0/0
   647 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   648 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   649 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   650 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   651 ;;      Totals:         6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   652 ;;Total ram usage:        6 bytes
   653 ;; Hardware stack levels used: 1
   654 ;; This function calls:
   655 ;;		Nothing
   656 ;; This function is called by:
   657 ;;		_application_initialize
   658 ;; This function uses a non-reentrant model
   659 ;;
   660                           
   661                           	psect	text3
   662   001112                     __ptext3:
   663                           	callstack 0
   664   001112                     _gpio_pin_direction_initialize:
   665                           	callstack 29
   666   001112                     
   667                           ;MCAL_Layer/GPIO/hal_gpio.c: 15:     if (((void*)0)==_pin_config || _pin_config->pin > 8
      +                           -1){
   668   001112  5022               	movf	gpio_pin_direction_initialize@_pin_config^0,w,c
   669   001114  B4D8               	btfsc	status,2,c
   670   001116  EF8F  F008         	goto	u281
   671   00111A  EF91  F008         	goto	u280
   672   00111E                     u281:
   673   00111E  EFA1  F008         	goto	l971
   674   001122                     u280:
   675   001122  5022               	movf	gpio_pin_direction_initialize@_pin_config^0,w,c
   676   001124  6ED9               	movwf	fsr2l,c
   677   001126  6ADA               	clrf	fsr2h,c
   678   001128  30DF               	rrcf	223,w,c
   679   00112A  32E8               	rrcf	wreg,f,c
   680   00112C  32E8               	rrcf	wreg,f,c
   681   00112E  0B07               	andlw	7
   682   001130  6E23               	movwf	??_gpio_pin_direction_initialize^0,c
   683   001132  0E07               	movlw	7
   684   001134  6423               	cpfsgt	??_gpio_pin_direction_initialize^0,c
   685   001136  EF9F  F008         	goto	u291
   686   00113A  EFA1  F008         	goto	u290
   687   00113E                     u291:
   688   00113E  EFF6  F008         	goto	l979
   689   001142                     u290:
   690   001142                     l971:
   691                           
   692                           ;MCAL_Layer/GPIO/hal_gpio.c: 17:     }else{
   693   001142  EF0C  F009         	goto	l48
   694   001146                     l973:
   695                           
   696                           ;MCAL_Layer/GPIO/hal_gpio.c: 20:                 (*tris_registers[_pin_config->port] &= 
      +                          ~((uint8)0x01<<_pin_config->pin));
   697   001146  5022               	movf	gpio_pin_direction_initialize@_pin_config^0,w,c
   698   001148  6ED9               	movwf	fsr2l,c
   699   00114A  6ADA               	clrf	fsr2h,c
   700   00114C  30DF               	rrcf	223,w,c
   701   00114E  32E8               	rrcf	wreg,f,c
   702   001150  32E8               	rrcf	wreg,f,c
   703   001152  0B07               	andlw	7
   704   001154  6E23               	movwf	??_gpio_pin_direction_initialize^0,c
   705   001156  0E01               	movlw	1
   706   001158  6E24               	movwf	(??_gpio_pin_direction_initialize+1)^0,c
   707   00115A  2A23               	incf	??_gpio_pin_direction_initialize^0,f,c
   708   00115C  EFB2  F008         	goto	u304
   709   001160                     u305:
   710   001160  90D8               	bcf	status,0,c
   711   001162  3624               	rlcf	(??_gpio_pin_direction_initialize+1)^0,f,c
   712   001164                     u304:
   713   001164  2E23               	decfsz	??_gpio_pin_direction_initialize^0,f,c
   714   001166  EFB0  F008         	goto	u305
   715   00116A  5024               	movf	(??_gpio_pin_direction_initialize+1)^0,w,c
   716   00116C  0AFF               	xorlw	255
   717   00116E  6E25               	movwf	(??_gpio_pin_direction_initialize+2)^0,c
   718   001170  5022               	movf	gpio_pin_direction_initialize@_pin_config^0,w,c
   719   001172  6ED9               	movwf	fsr2l,c
   720   001174  6ADA               	clrf	fsr2h,c
   721   001176  50DF               	movf	223,w,c
   722   001178  0B07               	andlw	7
   723   00117A  0D02               	mullw	2
   724   00117C  50F3               	movf	243,w,c
   725   00117E  0F15               	addlw	low _tris_registers
   726   001180  6ED9               	movwf	fsr2l,c
   727   001182  6ADA               	clrf	fsr2h,c
   728   001184  CFDE F026          	movff	postinc2,??_gpio_pin_direction_initialize+3
   729   001188  CFDD F027          	movff	postdec2,??_gpio_pin_direction_initialize+4
   730   00118C  C026  FFD9         	movff	??_gpio_pin_direction_initialize+3,fsr2l
   731   001190  C027  FFDA         	movff	??_gpio_pin_direction_initialize+4,fsr2h
   732   001194  5025               	movf	(??_gpio_pin_direction_initialize+2)^0,w,c
   733   001196  16DF               	andwf	indf2,f,c
   734                           
   735                           ;MCAL_Layer/GPIO/hal_gpio.c: 21:                 break;
   736   001198  EF0C  F009         	goto	l48
   737   00119C                     l975:
   738                           
   739                           ;MCAL_Layer/GPIO/hal_gpio.c: 24:                 (*tris_registers[_pin_config->port] |= 
      +                          ((uint8)0x01<<_pin_config->pin));
   740   00119C  5022               	movf	gpio_pin_direction_initialize@_pin_config^0,w,c
   741   00119E  6ED9               	movwf	fsr2l,c
   742   0011A0  6ADA               	clrf	fsr2h,c
   743   0011A2  30DF               	rrcf	223,w,c
   744   0011A4  32E8               	rrcf	wreg,f,c
   745   0011A6  32E8               	rrcf	wreg,f,c
   746   0011A8  0B07               	andlw	7
   747   0011AA  6E23               	movwf	??_gpio_pin_direction_initialize^0,c
   748   0011AC  0E01               	movlw	1
   749   0011AE  6E24               	movwf	(??_gpio_pin_direction_initialize+1)^0,c
   750   0011B0  2A23               	incf	??_gpio_pin_direction_initialize^0,f,c
   751   0011B2  EFDD  F008         	goto	u314
   752   0011B6                     u315:
   753   0011B6  90D8               	bcf	status,0,c
   754   0011B8  3624               	rlcf	(??_gpio_pin_direction_initialize+1)^0,f,c
   755   0011BA                     u314:
   756   0011BA  2E23               	decfsz	??_gpio_pin_direction_initialize^0,f,c
   757   0011BC  EFDB  F008         	goto	u315
   758   0011C0  5022               	movf	gpio_pin_direction_initialize@_pin_config^0,w,c
   759   0011C2  6ED9               	movwf	fsr2l,c
   760   0011C4  6ADA               	clrf	fsr2h,c
   761   0011C6  50DF               	movf	223,w,c
   762   0011C8  0B07               	andlw	7
   763   0011CA  0D02               	mullw	2
   764   0011CC  50F3               	movf	243,w,c
   765   0011CE  0F15               	addlw	low _tris_registers
   766   0011D0  6ED9               	movwf	fsr2l,c
   767   0011D2  6ADA               	clrf	fsr2h,c
   768   0011D4  CFDE F025          	movff	postinc2,??_gpio_pin_direction_initialize+2
   769   0011D8  CFDD F026          	movff	postdec2,??_gpio_pin_direction_initialize+3
   770   0011DC  C025  FFD9         	movff	??_gpio_pin_direction_initialize+2,fsr2l
   771   0011E0  C026  FFDA         	movff	??_gpio_pin_direction_initialize+3,fsr2h
   772   0011E4  5024               	movf	(??_gpio_pin_direction_initialize+1)^0,w,c
   773   0011E6  12DF               	iorwf	indf2,f,c
   774                           
   775                           ;MCAL_Layer/GPIO/hal_gpio.c: 25:                 break;
   776   0011E8  EF0C  F009         	goto	l48
   777   0011EC                     l979:
   778   0011EC  5022               	movf	gpio_pin_direction_initialize@_pin_config^0,w,c
   779   0011EE  6ED9               	movwf	fsr2l,c
   780   0011F0  6ADA               	clrf	fsr2h,c
   781   0011F2  BCDF               	btfsc	indf2,6,c
   782   0011F4  EFFE  F008         	goto	u321
   783   0011F8  EF01  F009         	goto	u320
   784   0011FC                     u321:
   785   0011FC  0E01               	movlw	1
   786   0011FE  EF02  F009         	goto	u326
   787   001202                     u320:
   788   001202  0E00               	movlw	0
   789   001204                     u326:
   790                           
   791                           ; Switch size 1, requested type "simple"
   792                           ; Number of cases is 2, Range of values is 0 to 1
   793                           ; switch strategies available:
   794                           ; Name         Instructions Cycles
   795                           ; simple_byte            7     4 (average)
   796                           ;	Chosen strategy is simple_byte
   797   001204  0A00               	xorlw	0	; case 0
   798   001206  B4D8               	btfsc	status,2,c
   799   001208  EFA3  F008         	goto	l973
   800   00120C  0A01               	xorlw	1	; case 1
   801   00120E  B4D8               	btfsc	status,2,c
   802   001210  EFCE  F008         	goto	l975
   803   001214  EFA1  F008         	goto	l971
   804   001218                     l48:
   805   001218  0012               	return		;funcret
   806   00121A                     __end_of_gpio_pin_direction_initialize:
   807                           	callstack 0
   808                           
   809                           	psect	smallconst
   810   001000                     __psmallconst:
   811                           	callstack 0
   812   001000  00                 	db	0
   813   001001  00                 	db	0	; dummy byte at the end
   814   000000                     
   815                           	psect	rparam
   816   000000                     
   817                           	psect	config
   818                           
   819                           ; Padding undefined space
   820   300000                     	org	3145728
   821   300000  FF                 	db	255
   822                           
   823                           ;Config register CONFIG1H @ 0x300001
   824                           ;	Oscillator Selection bits
   825                           ;	OSC = HS, HS oscillator
   826                           ;	Fail-Safe Clock Monitor Enable bit
   827                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   828                           ;	Internal/External Oscillator Switchover bit
   829                           ;	IESO = OFF, Oscillator Switchover mode disabled
   830   300001                     	org	3145729
   831   300001  02                 	db	2
   832                           
   833                           ;Config register CONFIG2L @ 0x300002
   834                           ;	Power-up Timer Enable bit
   835                           ;	PWRT = OFF, PWRT disabled
   836                           ;	Brown-out Reset Enable bits
   837                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   838                           ;	Brown Out Reset Voltage bits
   839                           ;	BORV = 1, 
   840   300002                     	org	3145730
   841   300002  09                 	db	9
   842                           
   843                           ;Config register CONFIG2H @ 0x300003
   844                           ;	Watchdog Timer Enable bit
   845                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   846                           ;	Watchdog Timer Postscale Select bits
   847                           ;	WDTPS = 32768, 1:32768
   848   300003                     	org	3145731
   849   300003  1E                 	db	30
   850                           
   851                           ; Padding undefined space
   852   300004                     	org	3145732
   853   300004  FF                 	db	255
   854                           
   855                           ;Config register CONFIG3H @ 0x300005
   856                           ;	CCP2 MUX bit
   857                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   858                           ;	PORTB A/D Enable bit
   859                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   860                           ;	Low-Power Timer1 Oscillator Enable bit
   861                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   862                           ;	MCLR Pin Enable bit
   863                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   864   300005                     	org	3145733
   865   300005  81                 	db	129
   866                           
   867                           ;Config register CONFIG4L @ 0x300006
   868                           ;	Stack Full/Underflow Reset Enable bit
   869                           ;	STVREN = ON, Stack full/underflow will cause Reset
   870                           ;	Single-Supply ICSP Enable bit
   871                           ;	LVP = OFF, Single-Supply ICSP disabled
   872                           ;	Extended Instruction Set Enable bit
   873                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   874                           ;	Background Debugger Enable bit
   875                           ;	DEBUG = 0x1, unprogrammed default
   876   300006                     	org	3145734
   877   300006  81                 	db	129
   878                           
   879                           ; Padding undefined space
   880   300007                     	org	3145735
   881   300007  FF                 	db	255
   882                           
   883                           ;Config register CONFIG5L @ 0x300008
   884                           ;	Code Protection bit
   885                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   886                           ;	Code Protection bit
   887                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   888                           ;	Code Protection bit
   889                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   890                           ;	Code Protection bit
   891                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   892   300008                     	org	3145736
   893   300008  0F                 	db	15
   894                           
   895                           ;Config register CONFIG5H @ 0x300009
   896                           ;	Boot Block Code Protection bit
   897                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   898                           ;	Data EEPROM Code Protection bit
   899                           ;	CPD = OFF, Data EEPROM not code-protected
   900   300009                     	org	3145737
   901   300009  C0                 	db	192
   902                           
   903                           ;Config register CONFIG6L @ 0x30000A
   904                           ;	Write Protection bit
   905                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   906                           ;	Write Protection bit
   907                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   908                           ;	Write Protection bit
   909                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   910                           ;	Write Protection bit
   911                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   912   30000A                     	org	3145738
   913   30000A  0F                 	db	15
   914                           
   915                           ;Config register CONFIG6H @ 0x30000B
   916                           ;	Configuration Register Write Protection bit
   917                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   918                           ;	Boot Block Write Protection bit
   919                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   920                           ;	Data EEPROM Write Protection bit
   921                           ;	WRTD = OFF, Data EEPROM not write-protected
   922   30000B                     	org	3145739
   923   30000B  E0                 	db	224
   924                           
   925                           ;Config register CONFIG7L @ 0x30000C
   926                           ;	Table Read Protection bit
   927                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   928                           ;	Table Read Protection bit
   929                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   930                           ;	Table Read Protection bit
   931                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   932                           ;	Table Read Protection bit
   933                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   934   30000C                     	org	3145740
   935   30000C  0F                 	db	15
   936                           
   937                           ;Config register CONFIG7H @ 0x30000D
   938                           ;	Boot Block Table Read Protection bit
   939                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   940   30000D                     	org	3145741
   941   30000D  40                 	db	64
   942                           tosu	equ	0xFFF
   943                           tosh	equ	0xFFE
   944                           tosl	equ	0xFFD
   945                           stkptr	equ	0xFFC
   946                           pclatu	equ	0xFFB
   947                           pclath	equ	0xFFA
   948                           pcl	equ	0xFF9
   949                           tblptru	equ	0xFF8
   950                           tblptrh	equ	0xFF7
   951                           tblptrl	equ	0xFF6
   952                           tablat	equ	0xFF5
   953                           prodh	equ	0xFF4
   954                           prodl	equ	0xFF3
   955                           indf0	equ	0xFEF
   956                           postinc0	equ	0xFEE
   957                           postdec0	equ	0xFED
   958                           preinc0	equ	0xFEC
   959                           plusw0	equ	0xFEB
   960                           fsr0h	equ	0xFEA
   961                           fsr0l	equ	0xFE9
   962                           wreg	equ	0xFE8
   963                           indf1	equ	0xFE7
   964                           postinc1	equ	0xFE6
   965                           postdec1	equ	0xFE5
   966                           preinc1	equ	0xFE4
   967                           plusw1	equ	0xFE3
   968                           fsr1h	equ	0xFE2
   969                           fsr1l	equ	0xFE1
   970                           bsr	equ	0xFE0
   971                           indf2	equ	0xFDF
   972                           postinc2	equ	0xFDE
   973                           postdec2	equ	0xFDD
   974                           preinc2	equ	0xFDC
   975                           plusw2	equ	0xFDB
   976                           fsr2h	equ	0xFDA
   977                           fsr2l	equ	0xFD9
   978                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        33
    BSS         1
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127     10      44
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    gpio_pin_direction_initialize@_pin_config	PTR const struct . size(1) Largest target is 1
		 -> led_1(COMRAM[1]), led_2(COMRAM[1]), led_3(COMRAM[1]), 

    gpio_pin_write_logic@_pin_config	PTR const struct . size(1) Largest target is 1
		 -> led_1(COMRAM[1]), led_2(COMRAM[1]), led_3(COMRAM[1]), 

    lat_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATA(BITBIGSFRll[1]), LATB(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), 
		 -> LATE(BITBIGSFRlh[1]), 

    port_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTA(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), 
		 -> PORTE(BITBIGSFRll[1]), 

    tris_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISA(BITBIGSFRll[1]), TRISB(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), 
		 -> TRISE(BITBIGSFRh[1]), 


Critical Paths under _main in COMRAM

    _main->_gpio_pin_write_logic
    _application_initialize->_gpio_pin_direction_initialize

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0    1938
                                              8 COMRAM     2     2      0
             _application_initialize
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_write_logic                                 8     6      2    1547
                                              0 COMRAM     8     6      2
 ---------------------------------------------------------------------------------
 (1) _application_initialize                               0     0      0     391
      _gpio_pin_direction_initialize
 ---------------------------------------------------------------------------------
 (2) _gpio_pin_direction_initialize                        7     6      1     391
                                              0 COMRAM     6     5      1
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _application_initialize
     _gpio_pin_direction_initialize
   _gpio_pin_write_logic

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      A      2C       1       34.6%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      2C      39        0.0%
DATA                 0      0      2C       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Sun Apr 28 13:21:46 2024

                                      l48 1218                                        l67 1110  
                                     l131 121E                                       l137 1350  
                                     l971 1142                                       l973 1146  
                                     l981 1002                                       l975 119C  
                                     l967 1112                                       l983 1016  
                                     l969 1122                                       l993 10E4  
                                     l985 1036                                       l979 11EC  
                                     l987 103E                                       l995 110E  
                                     l989 1094                                       u320 1202  
                                     u304 1164                                       u321 11FC  
                                     u305 1160                                       u314 11BA  
                                     u330 1016                                       u315 11B6  
                                     u331 1012                                       u340 1036  
                                     u341 1032                                       u326 1204  
                                     u280 1122                                       u281 111E  
                                     u290 1142                                       u354 105C  
                                     u291 113E                                       u355 1058  
                                     u364 10B2                                       u365 10AE  
                                     u377 1252                                       u387 1294  
                                     u397 12D4                                       _ret 002C  
                                     wreg 0FE8                                      l1003 1338  
                                    l1011 126E                                      l1021 12CA  
                                    l1013 127C                                      l1005 121A  
                                    l1015 12A0                                      l1007 1248  
                                    l1017 12AE                                      l1009 1260  
                                    l1027 10F8                                      l1019 12BC  
                                    _LATA 0F89                                      _LATB 0F8A  
                                    _LATC 0F8B                                      _LATD 0F8C  
                                    _LATE 0F8D                                      _main 121A  
                                    fsr2h 0FDA                                      indf2 0FDF  
                                    fsr1l 0FE1                                      fsr2l 0FD9  
                                    prodl 0FF3                                      start 0000  
                            ___param_bank 0000                      _gpio_pin_write_logic 1002  
                                   ?_main 0022                  ??_application_initialize 0028  
                                   _PORTA 0F80                                     _PORTB 0F81  
                                   _PORTC 0F82                                     _PORTD 0F83  
                                   _PORTE 0F84                                     _TRISA 0F92  
                                   _TRISB 0F93                                     _TRISC 0F94  
                                   _TRISD 0F95                                     _TRISE 0F96  
                                   _led_1 0021                                     _led_2 0020  
                                   _led_3 001F                                     tablat 0FF5  
                                   status 0FD8            ?_gpio_pin_direction_initialize 0022  
                         __initialization 12EA                              __end_of_main 12EA  
                   ?_gpio_pin_write_logic 0022                             _lat_registers 000B  
                                  ??_main 002A                             __activetblptr 0002  
                                  isa$std 0001                              __pdataCOMRAM 0001  
                            __mediumconst 0000                                    tblptrh 0FF7  
                                  tblptrl 0FF6                                    tblptru 0FF8  
                              __accesstop 0080                   __end_of__initialization 130C  
                           ___rparam_used 0001                    ??_gpio_pin_write_logic 0024  
                          __pcstackCOMRAM 0022  gpio_pin_direction_initialize@_pin_config 0022  
                  _application_initialize 1338                            _tris_registers 0015  
                                 __Hparam 0000                                   __Lparam 0000  
                            __psmallconst 1000                                   __pcinit 12EA  
                                 __ramtop 1000                                   __ptext0 121A  
                                 __ptext1 1002                                   __ptext2 1338  
                                 __ptext3 1112           ??_gpio_pin_direction_initialize 0023  
                    end_of_initialization 130C                             __Lmediumconst 0000  
                                 postdec1 0FE5                                   postdec2 0FDD  
                                 postinc0 0FEE                                   postinc2 0FDE  
                           __pidataCOMRAM 1316                       start_initialization 12EA  
   __end_of_gpio_pin_direction_initialize 121A             _gpio_pin_direction_initialize 1112  
                 ?_application_initialize 0022                               __pbssCOMRAM 002C  
          __end_of_application_initialize 1352           gpio_pin_write_logic@_pin_config 0022  
               gpio_pin_write_logic@logic 0023                               __smallconst 1000  
                 gpio_pin_write_logic@ret 0029                                 copy_data0 12FE  
                                __Hrparam 0000                                  __Lrparam 0000  
                                isa$xinst 0000              __end_of_gpio_pin_write_logic 1112  
                          _port_registers 0001  
