--------------- Build Started: 01/09/2021 11:22:31 Project: ReadVoltage, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\0\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\0\Documents\PSoC Creator\Workspace05\ReadVoltage.cydsn\ReadVoltage.cyprj" -d CY8C4247AZI-M485 -s "C:\Users\0\Documents\PSoC Creator\Workspace05\ReadVoltage.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0061: information: Info from component: ADC. The actual sample rate (93750 SPS) differs from the desired sample rate (100000 SPS) due to the clock configuration in the DWR.
 * C:\Users\0\Documents\PSoC Creator\Workspace05\ReadVoltage.cydsn\TopDesign\TopDesign.cysch (Instance:ADC)
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Error: fit.M0059: FFB and IO placement failed: Failed to find a valid placement for \GLCD_SPIM:SCB\. (App=cydsfit)
Dependency Generation...
Cleanup...
Error: fit.M0050: The fitter aborted due to errors, please address all errors and rebuild. (App=cydsfit)
--------------- Build Failed: 01/09/2021 11:22:40 ---------------
