// Seed: 505707911
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_10,
      id_10
  );
  always @(*) begin : LABEL_0
    if (1 / 1)
      if (1) id_1 <= 1;
      else begin : LABEL_0
        id_5 <= id_4;
      end
  end
endmodule
