ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1	@ Tag_ABI_FP_denormal
   4              		.eabi_attribute 21, 1	@ Tag_ABI_FP_exceptions
   5              		.eabi_attribute 23, 3	@ Tag_ABI_FP_number_model
   6              		.eabi_attribute 24, 1	@ Tag_ABI_align8_needed
   7              		.eabi_attribute 25, 1	@ Tag_ABI_align8_preserved
   8              		.eabi_attribute 26, 1	@ Tag_ABI_enum_size
   9              		.eabi_attribute 30, 4	@ Tag_ABI_optimization_goals
  10              		.eabi_attribute 34, 0	@ Tag_CPU_unaligned_access
  11              		.eabi_attribute 18, 4	@ Tag_ABI_PCS_wchar_t
  12              		.file	"stm32f0xx_rcc.c"
  13              	@ GNU C (GNU Tools for ARM Embedded Processors) version 4.8.3 20140228 (release) [ARM/embedded-4_8-
  14              	@	compiled by GNU C version 4.2.1 (Based on Apple Inc. build 5658) (LLVM build 2336.9.00), GMP vers
  15              	@ GGC heuristics: --param ggc-min-expand=100 --param ggc-min-heapsize=131072
  16              	@ options passed:  -I .
  17              	@ -I ../../STM32F0-Discovery_FW_V1.0.0/Libraries/CMSIS/ST/STM32F0xx/Include
  18              	@ -I ../../STM32F0-Discovery_FW_V1.0.0/Libraries/CMSIS/Include
  19              	@ -I ../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/inc
  20              	@ -I ../../STM32F0-Discovery_FW_V1.0.0/Utilities/STM32F0-Discovery -I ./inc
  21              	@ -imultilib armv6-m
  22              	@ -iprefix /Volumes/Data/torsten/dev/gcc-arm-none-eabi-4_8-2014q1/bin/../lib/gcc/arm-none-eabi/4.8.
  23              	@ -isysroot /Volumes/Data/torsten/dev/gcc-arm-none-eabi-4_8-2014q1/bin/../arm-none-eabi
  24              	@ -D__USES_INITFINI__ -D STM32F0XX -D USE_STDPERIPH_DRIVER
  25              	@ -D RUN_FROM_FLASH=1
  26              	@ ../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c
  27              	@ -mcpu=cortex-m0 -mthumb
  28              	@ -auxbase-strip ../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0
  29              	@ -g -gdwarf-2 -Os -Wall -Wstrict-prototypes -fomit-frame-pointer
  30              	@ -fverbose-asm
  31              	@ options enabled:  -faggressive-loop-optimizations -fauto-inc-dec
  32              	@ -fbranch-count-reg -fcaller-saves -fcombine-stack-adjustments -fcommon
  33              	@ -fcompare-elim -fcprop-registers -fcrossjumping -fcse-follow-jumps
  34              	@ -fdefer-pop -fdelete-null-pointer-checks -fdevirtualize -fdwarf2-cfi-asm
  35              	@ -fearly-inlining -feliminate-unused-debug-types -fexpensive-optimizations
  36              	@ -fforward-propagate -ffunction-cse -fgcse -fgcse-lm -fgnu-runtime
  37              	@ -fguess-branch-probability -fhoist-adjacent-loads -fident -fif-conversion
  38              	@ -fif-conversion2 -findirect-inlining -finline -finline-atomics
  39              	@ -finline-functions -finline-functions-called-once
  40              	@ -finline-small-functions -fipa-cp -fipa-profile -fipa-pure-const
  41              	@ -fipa-reference -fipa-sra -fira-hoist-pressure -fira-share-save-slots
  42              	@ -fira-share-spill-slots -fivopts -fkeep-static-consts
  43              	@ -fleading-underscore -fmath-errno -fmerge-constants -fmerge-debug-strings
  44              	@ -fomit-frame-pointer -foptimize-register-move -foptimize-sibling-calls
  45              	@ -fpartial-inlining -fpeephole -fpeephole2 -fprefetch-loop-arrays
  46              	@ -freg-struct-return -fregmove -freorder-blocks -freorder-functions
  47              	@ -frerun-cse-after-loop -fsched-critical-path-heuristic
  48              	@ -fsched-dep-count-heuristic -fsched-group-heuristic -fsched-interblock
  49              	@ -fsched-last-insn-heuristic -fsched-pressure -fsched-rank-heuristic
  50              	@ -fsched-spec -fsched-spec-insn-heuristic -fsched-stalled-insns-dep
  51              	@ -fschedule-insns2 -fsection-anchors -fshow-column -fshrink-wrap
  52              	@ -fsigned-zeros -fsplit-ivs-in-unroller -fsplit-wide-types
  53              	@ -fstrict-aliasing -fstrict-overflow -fstrict-volatile-bitfields
  54              	@ -fsync-libcalls -fthread-jumps -ftoplevel-reorder -ftrapping-math
  55              	@ -ftree-bit-ccp -ftree-builtin-call-dce -ftree-ccp -ftree-ch
  56              	@ -ftree-coalesce-vars -ftree-copy-prop -ftree-copyrename -ftree-cselim
  57              	@ -ftree-dce -ftree-dominator-opts -ftree-dse -ftree-forwprop -ftree-fre
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 2


  58              	@ -ftree-loop-if-convert -ftree-loop-im -ftree-loop-ivcanon
  59              	@ -ftree-loop-optimize -ftree-parallelize-loops= -ftree-phiprop -ftree-pre
  60              	@ -ftree-pta -ftree-reassoc -ftree-scev-cprop -ftree-sink
  61              	@ -ftree-slp-vectorize -ftree-slsr -ftree-sra -ftree-switch-conversion
  62              	@ -ftree-tail-merge -ftree-ter -ftree-vect-loop-version -ftree-vrp
  63              	@ -funit-at-a-time -fvar-tracking -fvar-tracking-assignments -fverbose-asm
  64              	@ -fzero-initialized-in-bss -mlittle-endian -mpic-data-is-text-relative
  65              	@ -msched-prolog -mthumb -mvectorize-with-neon-quad
  66              	
  67              		.text
  68              	.Ltext0:
  69              		.cfi_sections	.debug_frame
  70              		.align	1
  71              		.global	RCC_DeInit
  72              		.code	16
  73              		.thumb_func
  74              		.type	RCC_DeInit, %function
  75              	RCC_DeInit:
  76              	.LFB32:
  77              		.file 1 "../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.
   1:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
   2:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   ******************************************************************************
   3:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @file    stm32f0xx_rcc.c
   4:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @author  MCD Application Team
   5:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @version V1.0.0
   6:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @date    23-March-2012
   7:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *          functionalities of the Reset and clock control (RCC) peripheral:
   9:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           + Internal/external clocks, PLL, CSS and MCO configuration
  10:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           + System, AHB and APB busses clocks configuration
  11:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           + Peripheral clocks configuration
  12:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           + Interrupts and flags management
  13:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *
  14:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****  @verbatim
  15:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
  16:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****  ===============================================================================
  17:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****                         ##### RCC specific features #####
  18:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****  ===============================================================================
  19:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     [..] After reset the device is running from HSI (8 MHz) with Flash 0 WS, 
  20:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          all peripherals are off except internal SRAM, Flash and SWD.
  21:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (#) There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  22:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              all peripherals mapped on these busses are running at HSI speed.
  23:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (#) The clock for all peripherals is switched off, except the SRAM and FLASH.
  24:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (#) All GPIOs are in input floating state, except the SWD pins which
  25:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              are assigned to be used for debug purpose.
  26:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     [..] Once the device started from reset, the user application has to:
  27:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (#) Configure the clock source to be used to drive the System clock
  28:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              (if the application needs higher frequency/performance)
  29:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (#) Configure the System clock frequency and Flash settings
  30:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (#) Configure the AHB and APB busses prescalers
  31:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (#) Enable the clock for the peripheral(s) to be used
  32:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (#) Configure the clock source(s) for peripherals which clocks are not
  33:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              derived from the System clock (ADC, CEC, I2C, USART, RTC and IWDG)
  34:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
  35:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****  @endverbatim
  36:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
  37:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   ******************************************************************************
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 3


  38:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @attention
  39:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *
  40:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  41:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *
  42:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  43:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * You may not use this file except in compliance with the License.
  44:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * You may obtain a copy of the License at:
  45:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *
  46:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  47:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *
  48:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * Unless required by applicable law or agreed to in writing, software 
  49:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  50:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  51:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * See the License for the specific language governing permissions and
  52:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * limitations under the License.
  53:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *
  54:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   ******************************************************************************
  55:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
  56:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
  57:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /* Includes ------------------------------------------------------------------*/
  58:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** #include "stm32f0xx_rcc.h"
  59:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
  60:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /** @addtogroup STM32F0xx_StdPeriph_Driver
  61:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @{
  62:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
  63:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
  64:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /** @defgroup RCC 
  65:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief RCC driver modules
  66:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @{
  67:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */ 
  68:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
  69:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  70:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /* Private define ------------------------------------------------------------*/
  71:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
  72:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /* ---------------------- RCC registers mask -------------------------------- */
  73:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /* RCC Flag Mask */
  74:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** #define FLAG_MASK                 ((uint8_t)0x1F)
  75:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
  76:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /* CR register byte 2 (Bits[23:16]) base address */
  77:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** #define CR_BYTE2_ADDRESS          ((uint32_t)0x40021002)
  78:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
  79:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /* CFGR register byte 3 (Bits[31:23]) base address */
  80:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** #define CFGR_BYTE3_ADDRESS        ((uint32_t)0x40021007)
  81:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
  82:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /* CIR register byte 1 (Bits[15:8]) base address */
  83:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** #define CIR_BYTE1_ADDRESS         ((uint32_t)0x40021009)
  84:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
  85:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /* CIR register byte 2 (Bits[23:16]) base address */
  86:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)0x4002100A)
  87:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
  88:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /* Private macro -------------------------------------------------------------*/
  89:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /* Private variables ---------------------------------------------------------*/
  90:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
  91:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
  92:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /* Private function prototypes -----------------------------------------------*/
  93:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /* Private functions ---------------------------------------------------------*/
  94:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 4


  95:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /** @defgroup RCC_Private_Functions
  96:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @{
  97:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
  98:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
  99:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /** @defgroup RCC_Group1 Internal and external clocks, PLL, CSS and MCO configuration functions
 100:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****  *  @brief   Internal and external clocks, PLL, CSS and MCO configuration functions 
 101:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****  *
 102:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** @verbatim
 103:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****  ===============================================================================
 104:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****  ##### Internal-external clocks, PLL, CSS and MCO configuration functions #####
 105:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****  ===============================================================================
 106:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     [..] This section provides functions allowing to configure the internal/external clocks,
 107:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          PLL, CSS and MCO.
 108:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (#) HSI (high-speed internal), 8 MHz factory-trimmed RC used directly 
 109:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              or through the PLL as System clock source.
 110:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              The HSI clock can be used also to clock the USART, I2C and CEC peripherals.
 111:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (#) HSI14 (high-speed internal for ADC), 14 MHz factory-trimmed RC used to clock
 112:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              the ADC peripheral.
 113:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (#) LSI (low-speed internal), 40 KHz low consumption RC used as IWDG and/or RTC
 114:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              clock source.
 115:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (#) HSE (high-speed external), 4 to 32 MHz crystal oscillator used directly or
 116:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              through the PLL as System clock source. Can be used also as RTC clock source.
 117:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source. 
 118:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              LSE can be used also to clock the USART and CEC peripherals.   
 119:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (#) PLL (clocked by HSI or HSE), for System clock.
 120:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (#) CSS (Clock security system), once enabled and if a HSE clock failure occurs 
 121:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              (HSE used directly or through PLL as System clock source), the System clock
 122:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              is automatically switched to HSI and an interrupt is generated if enabled. 
 123:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              The interrupt is linked to the Cortex-M0 NMI (Non-Maskable Interrupt) 
 124:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              exception vector.   
 125:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (#) MCO (microcontroller clock output), used to output SYSCLK, HSI, HSI14, LSI,
 126:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              HSE, LSE or PLL (divided by 2) clock on PA8 pin.
 127:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 128:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** @endverbatim
 129:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @{
 130:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 131:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 132:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 133:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 134:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 135:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note      HSI ON and used as system clock source 
 136:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note      HSI14, HSE and PLL OFF
 137:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note      AHB, APB prescaler set to 1.
 138:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note      CSS and MCO OFF
 139:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note      All interrupts disabled
 140:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note   However, this function doesn't modify the configuration of the
 141:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note      Peripheral clocks
 142:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note      LSI, LSE and RTC clocks
 143:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  None
 144:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
 145:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 146:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_DeInit(void)
 147:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
  78              		.loc 1 147 0
  79              		.cfi_startproc
 148:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Set HSION bit */
 149:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 5


  80              		.loc 1 149 0
  81 0000 114B     		ldr	r3, .L2	@ tmp126,
  82 0002 0122     		mov	r2, #1	@ tmp127,
  83 0004 1968     		ldr	r1, [r3]	@ D.5329, MEM[(struct RCC_TypeDef *)1073876992B].CR
 150:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 151:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
 152:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR &= (uint32_t)0xF8FFB80C;
 153:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 154:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 155:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 156:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 157:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Reset HSEBYP bit */
 158:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 159:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 160:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
 161:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR &= (uint32_t)0xFFC0FFFF;
 162:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 163:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Reset PREDIV1[3:0] bits */
 164:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 165:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 166:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Reset USARTSW[1:0], I2CSW, CECSW and ADCSW bits */
 167:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR3 &= (uint32_t)0xFFFFFEAC;
 168:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 169:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Reset HSI14 bit */
 170:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CR2 &= (uint32_t)0xFFFFFFFE;
 171:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 172:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Disable all interrupts */
 173:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CIR = 0x00000000;
 174:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
  84              		.loc 1 174 0
  85              		@ sp needed	@
 149:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  86              		.loc 1 149 0
  87 0006 1143     		orr	r1, r2	@ D.5329, tmp127
  88 0008 1960     		str	r1, [r3]	@ D.5329, MEM[(struct RCC_TypeDef *)1073876992B].CR
 152:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR &= (uint32_t)0xF8FFB80C;
  89              		.loc 1 152 0
  90 000a 5868     		ldr	r0, [r3, #4]	@ D.5329, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
  91 000c 0F49     		ldr	r1, .L2+4	@ tmp130,
  92 000e 0140     		and	r1, r0	@ D.5329, D.5329
  93 0010 5960     		str	r1, [r3, #4]	@ D.5329, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 155:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  94              		.loc 1 155 0
  95 0012 1868     		ldr	r0, [r3]	@ D.5329, MEM[(struct RCC_TypeDef *)1073876992B].CR
  96 0014 0E49     		ldr	r1, .L2+8	@ tmp133,
  97 0016 0140     		and	r1, r0	@ D.5329, D.5329
  98 0018 1960     		str	r1, [r3]	@ D.5329, MEM[(struct RCC_TypeDef *)1073876992B].CR
 158:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  99              		.loc 1 158 0
 100 001a 1868     		ldr	r0, [r3]	@ D.5329, MEM[(struct RCC_TypeDef *)1073876992B].CR
 101 001c 0D49     		ldr	r1, .L2+12	@ tmp136,
 102 001e 0140     		and	r1, r0	@ D.5329, D.5329
 103 0020 1960     		str	r1, [r3]	@ D.5329, MEM[(struct RCC_TypeDef *)1073876992B].CR
 161:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR &= (uint32_t)0xFFC0FFFF;
 104              		.loc 1 161 0
 105 0022 5868     		ldr	r0, [r3, #4]	@ D.5329, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 106 0024 0C49     		ldr	r1, .L2+16	@ tmp139,
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 6


 107 0026 0140     		and	r1, r0	@ D.5329, D.5329
 108 0028 5960     		str	r1, [r3, #4]	@ D.5329, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 164:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 109              		.loc 1 164 0
 110 002a D96A     		ldr	r1, [r3, #44]	@ D.5329, MEM[(struct RCC_TypeDef *)1073876992B].CFGR2
 111 002c 0F20     		mov	r0, #15	@ tmp142,
 112 002e 8143     		bic	r1, r0	@ D.5329, tmp142
 113 0030 D962     		str	r1, [r3, #44]	@ D.5329, MEM[(struct RCC_TypeDef *)1073876992B].CFGR2
 167:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR3 &= (uint32_t)0xFFFFFEAC;
 114              		.loc 1 167 0
 115 0032 186B     		ldr	r0, [r3, #48]	@ D.5329, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 116 0034 0949     		ldr	r1, .L2+20	@ tmp145,
 117 0036 0140     		and	r1, r0	@ D.5329, D.5329
 118 0038 1963     		str	r1, [r3, #48]	@ D.5329, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 170:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CR2 &= (uint32_t)0xFFFFFFFE;
 119              		.loc 1 170 0
 120 003a 596B     		ldr	r1, [r3, #52]	@ D.5329, MEM[(struct RCC_TypeDef *)1073876992B].CR2
 121 003c 9143     		bic	r1, r2	@ D.5329, tmp127
 173:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CIR = 0x00000000;
 122              		.loc 1 173 0
 123 003e 0022     		mov	r2, #0	@ tmp151,
 170:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CR2 &= (uint32_t)0xFFFFFFFE;
 124              		.loc 1 170 0
 125 0040 5963     		str	r1, [r3, #52]	@ D.5329, MEM[(struct RCC_TypeDef *)1073876992B].CR2
 173:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CIR = 0x00000000;
 126              		.loc 1 173 0
 127 0042 9A60     		str	r2, [r3, #8]	@ tmp151, MEM[(struct RCC_TypeDef *)1073876992B].CIR
 128              		.loc 1 174 0
 129 0044 7047     		bx	lr
 130              	.L3:
 131 0046 C046     		.align	2
 132              	.L2:
 133 0048 00100240 		.word	1073876992
 134 004c 0CB8FFF8 		.word	-117458932
 135 0050 FFFFF6FE 		.word	-17367041
 136 0054 FFFFFBFF 		.word	-262145
 137 0058 FFFFC0FF 		.word	-4128769
 138 005c ACFEFFFF 		.word	-340
 139              		.cfi_endproc
 140              	.LFE32:
 141              		.size	RCC_DeInit, .-RCC_DeInit
 142              		.align	1
 143              		.global	RCC_HSEConfig
 144              		.code	16
 145              		.thumb_func
 146              		.type	RCC_HSEConfig, %function
 147              	RCC_HSEConfig:
 148              	.LFB33:
 175:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 176:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 177:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 178:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
 179:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           software should wait on HSERDY flag to be set indicating that HSE clock
 180:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           is stable and can be used to clock the PLL and/or system clock.
 181:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *  @note    HSE state can not be changed if it is used directly or through the
 182:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           PLL as system clock. In this case, you have to select another source
 183:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           of the system clock then change the HSE state (ex. disable it).
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 7


 184:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *  @note    The HSE is stopped by hardware when entering STOP and STANDBY modes.
 185:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note   This function resets the CSSON bit, so if the Clock security system(CSS)
 186:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         was previously enabled you have to enable it again after calling this
 187:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         function.
 188:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param RCC_HSE: specifies the new state of the HSE.
 189:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *   This parameter can be one of the following values:
 190:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after
 191:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *                       6 HSE oscillator clock cycles.
 192:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_HSE_ON: turn ON the HSE oscillator
 193:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 194:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
 195:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 196:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_HSEConfig(uint8_t RCC_HSE)
 197:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 149              		.loc 1 197 0
 150              		.cfi_startproc
 151              	.LVL0:
 198:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
 199:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 200:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 201:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 202:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE2_ADDRESS = RCC_HSE_OFF;
 152              		.loc 1 202 0
 153 0060 024B     		ldr	r3, .L5	@ tmp111,
 154 0062 0022     		mov	r2, #0	@ tmp112,
 155 0064 1A70     		strb	r2, [r3]	@ tmp112, MEM[(volatile uint8_t *)1073876994B]
 203:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 204:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Set the new HSE configuration -------------------------------------------*/
 205:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE2_ADDRESS = RCC_HSE;
 206:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 207:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 156              		.loc 1 207 0
 157              		@ sp needed	@
 205:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE2_ADDRESS = RCC_HSE;
 158              		.loc 1 205 0
 159 0066 1870     		strb	r0, [r3]	@ RCC_HSE, MEM[(volatile uint8_t *)1073876994B]
 160              		.loc 1 207 0
 161 0068 7047     		bx	lr
 162              	.L6:
 163 006a C046     		.align	2
 164              	.L5:
 165 006c 02100240 		.word	1073876994
 166              		.cfi_endproc
 167              	.LFE33:
 168              		.size	RCC_HSEConfig, .-RCC_HSEConfig
 169              		.align	1
 170              		.global	RCC_AdjustHSICalibrationValue
 171              		.code	16
 172              		.thumb_func
 173              		.type	RCC_AdjustHSICalibrationValue, %function
 174              	RCC_AdjustHSICalibrationValue:
 175              	.LFB35:
 208:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 209:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 210:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Waits for HSE start-up.
 211:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note   This function waits on HSERDY flag to be set and return SUCCESS if 
 212:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         this flag is set, otherwise returns ERROR if the timeout is reached 
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 8


 213:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         and this flag is not set. The timeout value is defined by the constant
 214:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         HSE_STARTUP_TIMEOUT in stm32f0xx.h file. You can tailor it depending
 215:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         on the HSE crystal used in your application.
 216:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         - The HSE is stopped by hardware when entering STOP and STANDBY modes.
 217:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  None
 218:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval An ErrorStatus enumeration value:
 219:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *          - SUCCESS: HSE oscillator is stable and ready to use
 220:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *          - ERROR: HSE oscillator not yet ready
 221:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 222:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 223:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 224:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   __IO uint32_t StartUpCounter = 0;
 225:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   ErrorStatus status = ERROR;
 226:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   FlagStatus HSEStatus = RESET;
 227:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 228:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Wait till HSE is ready and if timeout is reached exit */
 229:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   do
 230:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
 231:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 232:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     StartUpCounter++;  
 233:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 234:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 235:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 236:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
 237:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     status = SUCCESS;
 238:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
 239:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else
 240:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
 241:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     status = ERROR;
 242:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }  
 243:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   return (status);
 244:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 245:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 246:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 247:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 248:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note   The calibration is used to compensate for the variations in voltage
 249:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         and temperature that influence the frequency of the internal HSI RC.
 250:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         Refer to the Application Note AN3300 for more details on how to  
 251:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         calibrate the HSI.
 252:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  HSICalibrationValue: specifies the HSI calibration trimming value.
 253:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter must be a number between 0 and 0x1F.
 254:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
 255:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 256:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 257:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 176              		.loc 1 257 0
 177              		.cfi_startproc
 178              	.LVL1:
 258:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   uint32_t tmpreg = 0;
 259:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 260:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
 261:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_HSI_CALIBRATION_VALUE(HSICalibrationValue));
 262:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 263:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg = RCC->CR;
 179              		.loc 1 263 0
 180 0070 034B     		ldr	r3, .L8	@ tmp116,
 264:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 9


 265:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 266:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg &= ~RCC_CR_HSITRIM;
 181              		.loc 1 266 0
 182 0072 F821     		mov	r1, #248	@ tmp117,
 263:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg = RCC->CR;
 183              		.loc 1 263 0
 184 0074 1A68     		ldr	r2, [r3]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073876992B].CR
 185              	.LVL2:
 267:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 268:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 269:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 186              		.loc 1 269 0
 187 0076 C000     		lsl	r0, r0, #3	@ D.5334, HSICalibrationValue,
 188              	.LVL3:
 266:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg &= ~RCC_CR_HSITRIM;
 189              		.loc 1 266 0
 190 0078 8A43     		bic	r2, r1	@ tmpreg, tmp117
 191              	.LVL4:
 192              		.loc 1 269 0
 193 007a 1043     		orr	r0, r2	@ tmpreg, tmpreg
 194              	.LVL5:
 270:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 271:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Store the new value */
 272:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CR = tmpreg;
 195              		.loc 1 272 0
 196 007c 1860     		str	r0, [r3]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073876992B].CR
 273:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 197              		.loc 1 273 0
 198              		@ sp needed	@
 199 007e 7047     		bx	lr
 200              	.L9:
 201              		.align	2
 202              	.L8:
 203 0080 00100240 		.word	1073876992
 204              		.cfi_endproc
 205              	.LFE35:
 206              		.size	RCC_AdjustHSICalibrationValue, .-RCC_AdjustHSICalibrationValue
 207              		.align	1
 208              		.global	RCC_HSICmd
 209              		.code	16
 210              		.thumb_func
 211              		.type	RCC_HSICmd, %function
 212              	RCC_HSICmd:
 213              	.LFB36:
 274:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 275:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 276:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 277:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note     After enabling the HSI, the application software should wait on 
 278:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           HSIRDY flag to be set indicating that HSI clock is stable and can
 279:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           be used to clock the PLL and/or system clock.
 280:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note     HSI can not be stopped if it is used directly or through the PLL
 281:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           as system clock. In this case, you have to select another source 
 282:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           of the system clock then stop the HSI.
 283:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note     The HSI is stopped by hardware when entering STOP and STANDBY modes.
 284:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  NewState: new state of the HSI.
 285:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
 286:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 10


 287:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         clock cycles.
 288:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
 289:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 290:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 291:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 214              		.loc 1 291 0
 215              		.cfi_startproc
 216              	.LVL6:
 217 0084 054B     		ldr	r3, .L15	@ tmp121,
 218 0086 0122     		mov	r2, #1	@ tmp122,
 292:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
 293:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 294:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 295:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
 296:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
 297:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->CR |= RCC_CR_HSION;
 219              		.loc 1 297 0
 220 0088 1968     		ldr	r1, [r3]	@ D.5337,
 295:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
 221              		.loc 1 295 0
 222 008a 0028     		cmp	r0, #0	@ NewState,
 223 008c 01D0     		beq	.L11	@,
 224              		.loc 1 297 0
 225 008e 0A43     		orr	r2, r1	@ D.5337, D.5337
 226 0090 01E0     		b	.L13	@
 227              	.L11:
 298:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
 299:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else
 300:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
 301:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->CR &= ~RCC_CR_HSION;
 228              		.loc 1 301 0
 229 0092 9143     		bic	r1, r2	@ D.5337, tmp122
 230 0094 0A1C     		mov	r2, r1	@ D.5337, D.5337
 231              	.L13:
 232 0096 1A60     		str	r2, [r3]	@ D.5337,
 302:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
 303:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 233              		.loc 1 303 0
 234              		@ sp needed	@
 235 0098 7047     		bx	lr
 236              	.L16:
 237 009a C046     		.align	2
 238              	.L15:
 239 009c 00100240 		.word	1073876992
 240              		.cfi_endproc
 241              	.LFE36:
 242              		.size	RCC_HSICmd, .-RCC_HSICmd
 243              		.align	1
 244              		.global	RCC_AdjustHSI14CalibrationValue
 245              		.code	16
 246              		.thumb_func
 247              		.type	RCC_AdjustHSI14CalibrationValue, %function
 248              	RCC_AdjustHSI14CalibrationValue:
 249              	.LFB37:
 304:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 305:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 306:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator for ADC (HSI14) 
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 11


 307:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         calibration value.
 308:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note   The calibration is used to compensate for the variations in voltage
 309:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         and temperature that influence the frequency of the internal HSI RC.
 310:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         Refer to the Application Note AN3300 for more details on how to  
 311:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         calibrate the HSI14.
 312:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  HSI14CalibrationValue: specifies the HSI14 calibration trimming value.
 313:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter must be a number between 0 and 0x1F.
 314:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
 315:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 316:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_AdjustHSI14CalibrationValue(uint8_t HSI14CalibrationValue)
 317:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 250              		.loc 1 317 0
 251              		.cfi_startproc
 252              	.LVL7:
 318:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   uint32_t tmpreg = 0;
 319:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 320:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
 321:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_HSI14_CALIBRATION_VALUE(HSI14CalibrationValue));
 322:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 323:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg = RCC->CR2;
 253              		.loc 1 323 0
 254 00a0 034B     		ldr	r3, .L18	@ tmp116,
 324:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 325:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Clear HSI14TRIM[4:0] bits */
 326:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg &= ~RCC_CR2_HSI14TRIM;
 255              		.loc 1 326 0
 256 00a2 F821     		mov	r1, #248	@ tmp117,
 323:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg = RCC->CR2;
 257              		.loc 1 323 0
 258 00a4 5A6B     		ldr	r2, [r3, #52]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073876992B].CR2
 259              	.LVL8:
 327:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 328:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Set the HSITRIM14[4:0] bits according to HSI14CalibrationValue value */
 329:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg |= (uint32_t)HSI14CalibrationValue << 3;
 260              		.loc 1 329 0
 261 00a6 C000     		lsl	r0, r0, #3	@ D.5340, HSI14CalibrationValue,
 262              	.LVL9:
 326:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg &= ~RCC_CR2_HSI14TRIM;
 263              		.loc 1 326 0
 264 00a8 8A43     		bic	r2, r1	@ tmpreg, tmp117
 265              	.LVL10:
 266              		.loc 1 329 0
 267 00aa 1043     		orr	r0, r2	@ tmpreg, tmpreg
 268              	.LVL11:
 330:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 331:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Store the new value */
 332:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CR2 = tmpreg;
 269              		.loc 1 332 0
 270 00ac 5863     		str	r0, [r3, #52]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073876992B].CR2
 333:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 271              		.loc 1 333 0
 272              		@ sp needed	@
 273 00ae 7047     		bx	lr
 274              	.L19:
 275              		.align	2
 276              	.L18:
 277 00b0 00100240 		.word	1073876992
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 12


 278              		.cfi_endproc
 279              	.LFE37:
 280              		.size	RCC_AdjustHSI14CalibrationValue, .-RCC_AdjustHSI14CalibrationValue
 281              		.align	1
 282              		.global	RCC_HSI14Cmd
 283              		.code	16
 284              		.thumb_func
 285              		.type	RCC_HSI14Cmd, %function
 286              	RCC_HSI14Cmd:
 287              	.LFB38:
 334:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 335:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 336:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator for ADC (HSI14).
 337:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note     After enabling the HSI14, the application software should wait on 
 338:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           HSIRDY flag to be set indicating that HSI clock is stable and can
 339:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           be used to clock the ADC.
 340:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note     The HSI14 is stopped by hardware when entering STOP and STANDBY modes.
 341:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  NewState: new state of the HSI14.
 342:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
 343:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note   When the HSI14 is stopped, HSI14RDY flag goes low after 6 HSI14 oscillator
 344:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         clock cycles.
 345:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
 346:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 347:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_HSI14Cmd(FunctionalState NewState)
 348:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 288              		.loc 1 348 0
 289              		.cfi_startproc
 290              	.LVL12:
 291 00b4 054B     		ldr	r3, .L24	@ tmp121,
 292 00b6 0122     		mov	r2, #1	@ tmp122,
 349:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
 350:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 351:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 352:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
 353:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
 354:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->CR2 |= RCC_CR2_HSI14ON;
 293              		.loc 1 354 0
 294 00b8 596B     		ldr	r1, [r3, #52]	@ D.5343,
 352:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
 295              		.loc 1 352 0
 296 00ba 0028     		cmp	r0, #0	@ NewState,
 297 00bc 01D0     		beq	.L21	@,
 298              		.loc 1 354 0
 299 00be 0A43     		orr	r2, r1	@ D.5343, D.5343
 300 00c0 01E0     		b	.L23	@
 301              	.L21:
 355:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
 356:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else
 357:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
 358:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->CR2 &= ~RCC_CR2_HSI14ON;
 302              		.loc 1 358 0
 303 00c2 9143     		bic	r1, r2	@ D.5343, tmp122
 304 00c4 0A1C     		mov	r2, r1	@ D.5343, D.5343
 305              	.L23:
 306 00c6 5A63     		str	r2, [r3, #52]	@ D.5343,
 359:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
 360:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 13


 307              		.loc 1 360 0
 308              		@ sp needed	@
 309 00c8 7047     		bx	lr
 310              	.L25:
 311 00ca C046     		.align	2
 312              	.L24:
 313 00cc 00100240 		.word	1073876992
 314              		.cfi_endproc
 315              	.LFE38:
 316              		.size	RCC_HSI14Cmd, .-RCC_HSI14Cmd
 317              		.align	1
 318              		.global	RCC_HSI14ADCRequestCmd
 319              		.code	16
 320              		.thumb_func
 321              		.type	RCC_HSI14ADCRequestCmd, %function
 322              	RCC_HSI14ADCRequestCmd:
 323              	.LFB39:
 361:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 362:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 363:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator request from ADC.
 364:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  NewState: new state of the HSI14 ADC request.
 365:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
 366:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
 367:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 368:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_HSI14ADCRequestCmd(FunctionalState NewState)
 369:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 324              		.loc 1 369 0
 325              		.cfi_startproc
 326              	.LVL13:
 327 00d0 054B     		ldr	r3, .L30	@ tmp121,
 328 00d2 0422     		mov	r2, #4	@ tmp122,
 370:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
 371:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 372:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 373:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
 374:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
 375:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->CR2 &= ~RCC_CR2_HSI14DIS;
 329              		.loc 1 375 0
 330 00d4 596B     		ldr	r1, [r3, #52]	@ D.5346,
 373:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
 331              		.loc 1 373 0
 332 00d6 0028     		cmp	r0, #0	@ NewState,
 333 00d8 02D0     		beq	.L27	@,
 334              		.loc 1 375 0
 335 00da 9143     		bic	r1, r2	@ D.5346, tmp122
 336 00dc 0A1C     		mov	r2, r1	@ D.5346, D.5346
 337 00de 00E0     		b	.L29	@
 338              	.L27:
 376:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
 377:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else
 378:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
 379:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->CR2 |= RCC_CR2_HSI14DIS;
 339              		.loc 1 379 0
 340 00e0 0A43     		orr	r2, r1	@ D.5346, D.5346
 341              	.L29:
 342 00e2 5A63     		str	r2, [r3, #52]	@ D.5346,
 380:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 14


 381:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 343              		.loc 1 381 0
 344              		@ sp needed	@
 345 00e4 7047     		bx	lr
 346              	.L31:
 347 00e6 C046     		.align	2
 348              	.L30:
 349 00e8 00100240 		.word	1073876992
 350              		.cfi_endproc
 351              	.LFE39:
 352              		.size	RCC_HSI14ADCRequestCmd, .-RCC_HSI14ADCRequestCmd
 353              		.align	1
 354              		.global	RCC_LSEConfig
 355              		.code	16
 356              		.thumb_func
 357              		.type	RCC_LSEConfig, %function
 358              	RCC_LSEConfig:
 359              	.LFB40:
 382:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 383:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 384:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 385:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note     As the LSE is in the Backup domain and write access is denied to this
 386:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           domain after reset, you have to enable write access using 
 387:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           PWR_BackupAccessCmd(ENABLE) function before to configure the LSE
 388:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           (to be done once after reset).
 389:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note     After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application
 390:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           software should wait on LSERDY flag to be set indicating that LSE clock
 391:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           is stable and can be used to clock the RTC.
 392:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 393:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *   This parameter can be one of the following values:
 394:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after
 395:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *                       6 LSE oscillator clock cycles.
 396:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_LSE_ON: turn ON the LSE oscillator
 397:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 398:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
 399:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 400:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_LSEConfig(uint32_t RCC_LSE)
 401:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 360              		.loc 1 401 0
 361              		.cfi_startproc
 362              	.LVL14:
 402:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
 403:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 404:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 405:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 406:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Reset LSEON bit */
 407:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->BDCR &= ~(RCC_BDCR_LSEON);
 363              		.loc 1 407 0
 364 00ec 064B     		ldr	r3, .L33	@ tmp117,
 365 00ee 0121     		mov	r1, #1	@ tmp118,
 366 00f0 1A6A     		ldr	r2, [r3, #32]	@ D.5349, MEM[(struct RCC_TypeDef *)1073876992B].BDCR
 408:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 409:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Reset LSEBYP bit */
 410:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->BDCR &= ~(RCC_BDCR_LSEBYP);
 411:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 412:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Configure LSE */
 413:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->BDCR |= RCC_LSE;
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 15


 414:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 367              		.loc 1 414 0
 368              		@ sp needed	@
 407:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->BDCR &= ~(RCC_BDCR_LSEON);
 369              		.loc 1 407 0
 370 00f2 8A43     		bic	r2, r1	@ D.5349, tmp118
 371 00f4 1A62     		str	r2, [r3, #32]	@ D.5349, MEM[(struct RCC_TypeDef *)1073876992B].BDCR
 410:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->BDCR &= ~(RCC_BDCR_LSEBYP);
 372              		.loc 1 410 0
 373 00f6 1A6A     		ldr	r2, [r3, #32]	@ D.5349, MEM[(struct RCC_TypeDef *)1073876992B].BDCR
 374 00f8 0421     		mov	r1, #4	@ tmp121,
 375 00fa 8A43     		bic	r2, r1	@ D.5349, tmp121
 376 00fc 1A62     		str	r2, [r3, #32]	@ D.5349, MEM[(struct RCC_TypeDef *)1073876992B].BDCR
 413:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->BDCR |= RCC_LSE;
 377              		.loc 1 413 0
 378 00fe 1A6A     		ldr	r2, [r3, #32]	@ D.5349, MEM[(struct RCC_TypeDef *)1073876992B].BDCR
 379 0100 1043     		orr	r0, r2	@ D.5349, D.5349
 380              	.LVL15:
 381 0102 1862     		str	r0, [r3, #32]	@ D.5349, MEM[(struct RCC_TypeDef *)1073876992B].BDCR
 382              		.loc 1 414 0
 383 0104 7047     		bx	lr
 384              	.L34:
 385 0106 C046     		.align	2
 386              	.L33:
 387 0108 00100240 		.word	1073876992
 388              		.cfi_endproc
 389              	.LFE40:
 390              		.size	RCC_LSEConfig, .-RCC_LSEConfig
 391              		.align	1
 392              		.global	RCC_LSEDriveConfig
 393              		.code	16
 394              		.thumb_func
 395              		.type	RCC_LSEDriveConfig, %function
 396              	RCC_LSEDriveConfig:
 397              	.LFB41:
 415:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 416:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 417:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE) drive capability.
 418:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_LSEDrive: specifies the new state of the LSE drive capability.
 419:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *   This parameter can be one of the following values:
 420:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_LSEDrive_Low: LSE oscillator low drive capability.
 421:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_LSEDrive_MediumLow: LSE oscillator medium low drive capability.
 422:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_LSEDrive_MediumHigh: LSE oscillator medium high drive capability.
 423:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_LSEDrive_High: LSE oscillator high drive capability.
 424:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
 425:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 426:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_LSEDriveConfig(uint32_t RCC_LSEDrive)
 427:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 398              		.loc 1 427 0
 399              		.cfi_startproc
 400              	.LVL16:
 428:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
 429:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_LSE_DRIVE(RCC_LSEDrive));
 430:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 431:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Clear LSEDRV[1:0] bits */
 432:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->BDCR &= ~(RCC_BDCR_LSEDRV);
 401              		.loc 1 432 0
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 16


 402 010c 044B     		ldr	r3, .L36	@ tmp115,
 403 010e 1821     		mov	r1, #24	@ tmp116,
 404 0110 1A6A     		ldr	r2, [r3, #32]	@ D.5352, MEM[(struct RCC_TypeDef *)1073876992B].BDCR
 433:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 434:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Set the LSE Drive */
 435:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->BDCR |= RCC_LSEDrive;
 436:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 405              		.loc 1 436 0
 406              		@ sp needed	@
 432:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->BDCR &= ~(RCC_BDCR_LSEDRV);
 407              		.loc 1 432 0
 408 0112 8A43     		bic	r2, r1	@ D.5352, tmp116
 409 0114 1A62     		str	r2, [r3, #32]	@ D.5352, MEM[(struct RCC_TypeDef *)1073876992B].BDCR
 435:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->BDCR |= RCC_LSEDrive;
 410              		.loc 1 435 0
 411 0116 1A6A     		ldr	r2, [r3, #32]	@ D.5352, MEM[(struct RCC_TypeDef *)1073876992B].BDCR
 412 0118 1043     		orr	r0, r2	@ D.5352, D.5352
 413              	.LVL17:
 414 011a 1862     		str	r0, [r3, #32]	@ D.5352, MEM[(struct RCC_TypeDef *)1073876992B].BDCR
 415              		.loc 1 436 0
 416 011c 7047     		bx	lr
 417              	.L37:
 418 011e C046     		.align	2
 419              	.L36:
 420 0120 00100240 		.word	1073876992
 421              		.cfi_endproc
 422              	.LFE41:
 423              		.size	RCC_LSEDriveConfig, .-RCC_LSEDriveConfig
 424              		.align	1
 425              		.global	RCC_LSICmd
 426              		.code	16
 427              		.thumb_func
 428              		.type	RCC_LSICmd, %function
 429              	RCC_LSICmd:
 430              	.LFB42:
 437:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 438:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 439:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 440:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note     After enabling the LSI, the application software should wait on 
 441:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           LSIRDY flag to be set indicating that LSI clock is stable and can
 442:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           be used to clock the IWDG and/or the RTC.
 443:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note     LSI can not be disabled if the IWDG is running.
 444:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  NewState: new state of the LSI.
 445:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
 446:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
 447:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         clock cycles.
 448:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
 449:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 450:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 451:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 431              		.loc 1 451 0
 432              		.cfi_startproc
 433              	.LVL18:
 434 0124 054B     		ldr	r3, .L42	@ tmp121,
 435 0126 0122     		mov	r2, #1	@ tmp122,
 452:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
 453:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 17


 454:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 455:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
 456:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
 457:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->CSR |= RCC_CSR_LSION;
 436              		.loc 1 457 0
 437 0128 596A     		ldr	r1, [r3, #36]	@ D.5355,
 455:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
 438              		.loc 1 455 0
 439 012a 0028     		cmp	r0, #0	@ NewState,
 440 012c 01D0     		beq	.L39	@,
 441              		.loc 1 457 0
 442 012e 0A43     		orr	r2, r1	@ D.5355, D.5355
 443 0130 01E0     		b	.L41	@
 444              	.L39:
 458:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
 459:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else
 460:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
 461:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->CSR &= ~RCC_CSR_LSION;
 445              		.loc 1 461 0
 446 0132 9143     		bic	r1, r2	@ D.5355, tmp122
 447 0134 0A1C     		mov	r2, r1	@ D.5355, D.5355
 448              	.L41:
 449 0136 5A62     		str	r2, [r3, #36]	@ D.5355,
 462:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
 463:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 450              		.loc 1 463 0
 451              		@ sp needed	@
 452 0138 7047     		bx	lr
 453              	.L43:
 454 013a C046     		.align	2
 455              	.L42:
 456 013c 00100240 		.word	1073876992
 457              		.cfi_endproc
 458              	.LFE42:
 459              		.size	RCC_LSICmd, .-RCC_LSICmd
 460              		.align	1
 461              		.global	RCC_PLLConfig
 462              		.code	16
 463              		.thumb_func
 464              		.type	RCC_PLLConfig, %function
 465              	RCC_PLLConfig:
 466              	.LFB43:
 464:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 465:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 466:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Configures the PLL clock source and multiplication factor.
 467:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note   This function must be used only when the PLL is disabled.
 468:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *
 469:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 470:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *   This parameter can be one of the following values:
 471:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock selected as PLL clock source
 472:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_PLLSource_PREDIV1: PREDIV1 clock selected as PLL clock entry
 473:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note   The minimum input clock frequency for PLL is 2 MHz (when using HSE as
 474:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         PLL source).
 475:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *
 476:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_PLLMul: specifies the PLL multiplication factor, which drive the PLLVCO clock
 477:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be RCC_PLLMul_x where x:[2,16] 
 478:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 18


 479:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
 480:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 481:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
 482:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 467              		.loc 1 482 0
 468              		.cfi_startproc
 469              	.LVL19:
 483:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
 484:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 485:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
 486:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 487:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Clear PLL Source [16] and Multiplier [21:18] bits */
 488:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR &= ~(RCC_CFGR_PLLMULL | RCC_CFGR_PLLSRC);
 470              		.loc 1 488 0
 471 0140 054B     		ldr	r3, .L45	@ tmp117,
 482:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 472              		.loc 1 482 0
 473 0142 10B5     		push	{r4, lr}	@
 474              	.LCFI0:
 475              		.cfi_def_cfa_offset 8
 476              		.cfi_offset 4, -8
 477              		.cfi_offset 14, -4
 478              		.loc 1 488 0
 479 0144 054A     		ldr	r2, .L45+4	@ tmp118,
 480 0146 5C68     		ldr	r4, [r3, #4]	@ D.5358, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 489:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 490:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Set the PLL Source and Multiplier */
 491:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR |= (uint32_t)(RCC_PLLSource | RCC_PLLMul);
 492:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 481              		.loc 1 492 0
 482              		@ sp needed	@
 488:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR &= ~(RCC_CFGR_PLLMULL | RCC_CFGR_PLLSRC);
 483              		.loc 1 488 0
 484 0148 2240     		and	r2, r4	@ D.5358, D.5358
 485 014a 5A60     		str	r2, [r3, #4]	@ D.5358, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 491:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR |= (uint32_t)(RCC_PLLSource | RCC_PLLMul);
 486              		.loc 1 491 0
 487 014c 5A68     		ldr	r2, [r3, #4]	@ D.5358, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 488 014e 1143     		orr	r1, r2	@ D.5358, D.5358
 489              	.LVL20:
 490 0150 0843     		orr	r0, r1	@ D.5358, D.5358
 491              	.LVL21:
 492 0152 5860     		str	r0, [r3, #4]	@ D.5358, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 493              		.loc 1 492 0
 494 0154 10BD     		pop	{r4, pc}
 495              	.L46:
 496 0156 C046     		.align	2
 497              	.L45:
 498 0158 00100240 		.word	1073876992
 499 015c FFFFC2FF 		.word	-3997697
 500              		.cfi_endproc
 501              	.LFE43:
 502              		.size	RCC_PLLConfig, .-RCC_PLLConfig
 503              		.align	1
 504              		.global	RCC_PLLCmd
 505              		.code	16
 506              		.thumb_func
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 19


 507              		.type	RCC_PLLCmd, %function
 508              	RCC_PLLCmd:
 509              	.LFB44:
 493:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 494:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 495:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Enables or disables the PLL.
 496:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note   - After enabling the PLL, the application software should wait on 
 497:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           PLLRDY flag to be set indicating that PLL clock is stable and can
 498:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           be used as system clock source.
 499:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         - The PLL can not be disabled if it is used as system clock source
 500:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         - The PLL is disabled by hardware when entering STOP and STANDBY modes.
 501:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  NewState: new state of the PLL.
 502:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
 503:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
 504:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 505:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 506:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 510              		.loc 1 506 0
 511              		.cfi_startproc
 512              	.LVL22:
 513 0160 054B     		ldr	r3, .L51	@ tmp121,
 507:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
 508:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 509:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 510:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
 511:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
 512:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->CR |= RCC_CR_PLLON;
 514              		.loc 1 512 0
 515 0162 1968     		ldr	r1, [r3]	@ D.5361,
 510:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
 516              		.loc 1 510 0
 517 0164 0028     		cmp	r0, #0	@ NewState,
 518 0166 03D0     		beq	.L48	@,
 519              		.loc 1 512 0
 520 0168 8022     		mov	r2, #128	@ tmp122,
 521 016a 5204     		lsl	r2, r2, #17	@ tmp116, tmp122,
 522 016c 0A43     		orr	r2, r1	@ D.5361, D.5361
 523 016e 01E0     		b	.L50	@
 524              	.L48:
 513:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
 514:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else
 515:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
 516:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->CR &= ~RCC_CR_PLLON;
 525              		.loc 1 516 0
 526 0170 024A     		ldr	r2, .L51+4	@ tmp119,
 527 0172 0A40     		and	r2, r1	@ D.5361, D.5361
 528              	.L50:
 529 0174 1A60     		str	r2, [r3]	@ D.5361,
 517:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
 518:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 530              		.loc 1 518 0
 531              		@ sp needed	@
 532 0176 7047     		bx	lr
 533              	.L52:
 534              		.align	2
 535              	.L51:
 536 0178 00100240 		.word	1073876992
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 20


 537 017c FFFFFFFE 		.word	-16777217
 538              		.cfi_endproc
 539              	.LFE44:
 540              		.size	RCC_PLLCmd, .-RCC_PLLCmd
 541              		.align	1
 542              		.global	RCC_PREDIV1Config
 543              		.code	16
 544              		.thumb_func
 545              		.type	RCC_PREDIV1Config, %function
 546              	RCC_PREDIV1Config:
 547              	.LFB45:
 519:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 520:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 521:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Configures the PREDIV1 division factor.
 522:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note   This function must be used only when the PLL is disabled.
 523:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_PREDIV1_Div: specifies the PREDIV1 clock division factor.
 524:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be RCC_PREDIV1_Divx where x:[1,16]
 525:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
 526:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 527:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Div)
 528:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 548              		.loc 1 528 0
 549              		.cfi_startproc
 550              	.LVL23:
 529:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   uint32_t tmpreg = 0;
 530:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 531:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
 532:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_PREDIV1(RCC_PREDIV1_Div));
 533:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 534:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg = RCC->CFGR2;
 551              		.loc 1 534 0
 552 0180 034B     		ldr	r3, .L54	@ tmp114,
 535:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Clear PREDIV1[3:0] bits */
 536:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg &= ~(RCC_CFGR2_PREDIV1);
 553              		.loc 1 536 0
 554 0182 0F21     		mov	r1, #15	@ tmp115,
 534:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg = RCC->CFGR2;
 555              		.loc 1 534 0
 556 0184 DA6A     		ldr	r2, [r3, #44]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073876992B].CFGR2
 557              	.LVL24:
 537:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Set the PREDIV1 division factor */
 538:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg |= RCC_PREDIV1_Div;
 539:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Store the new value */
 540:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR2 = tmpreg;
 541:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 558              		.loc 1 541 0
 559              		@ sp needed	@
 536:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg &= ~(RCC_CFGR2_PREDIV1);
 560              		.loc 1 536 0
 561 0186 8A43     		bic	r2, r1	@ tmpreg, tmp115
 562              	.LVL25:
 538:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg |= RCC_PREDIV1_Div;
 563              		.loc 1 538 0
 564 0188 1043     		orr	r0, r2	@ tmpreg, tmpreg
 565              	.LVL26:
 540:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR2 = tmpreg;
 566              		.loc 1 540 0
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 21


 567 018a D862     		str	r0, [r3, #44]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073876992B].CFGR2
 568              		.loc 1 541 0
 569 018c 7047     		bx	lr
 570              	.L55:
 571 018e C046     		.align	2
 572              	.L54:
 573 0190 00100240 		.word	1073876992
 574              		.cfi_endproc
 575              	.LFE45:
 576              		.size	RCC_PREDIV1Config, .-RCC_PREDIV1Config
 577              		.align	1
 578              		.global	RCC_ClockSecuritySystemCmd
 579              		.code	16
 580              		.thumb_func
 581              		.type	RCC_ClockSecuritySystemCmd, %function
 582              	RCC_ClockSecuritySystemCmd:
 583              	.LFB46:
 542:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 543:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 544:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Enables or disables the Clock Security System.
 545:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 546:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 547:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 548:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 549:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         the Cortex-M0 NMI (Non-Maskable Interrupt) exception vector.
 550:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  NewState: new state of the Clock Security System.
 551:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
 552:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
 553:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 554:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
 555:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 584              		.loc 1 555 0
 585              		.cfi_startproc
 586              	.LVL27:
 587 0194 054B     		ldr	r3, .L60	@ tmp121,
 556:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
 557:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 558:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 559:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
 560:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
 561:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->CR |= RCC_CR_CSSON;
 588              		.loc 1 561 0
 589 0196 1968     		ldr	r1, [r3]	@ D.5366,
 559:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
 590              		.loc 1 559 0
 591 0198 0028     		cmp	r0, #0	@ NewState,
 592 019a 03D0     		beq	.L57	@,
 593              		.loc 1 561 0
 594 019c 8022     		mov	r2, #128	@ tmp122,
 595 019e 1203     		lsl	r2, r2, #12	@ tmp116, tmp122,
 596 01a0 0A43     		orr	r2, r1	@ D.5366, D.5366
 597 01a2 01E0     		b	.L59	@
 598              	.L57:
 562:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
 563:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else
 564:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
 565:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->CR &= ~RCC_CR_CSSON;
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 22


 599              		.loc 1 565 0
 600 01a4 024A     		ldr	r2, .L60+4	@ tmp119,
 601 01a6 0A40     		and	r2, r1	@ D.5366, D.5366
 602              	.L59:
 603 01a8 1A60     		str	r2, [r3]	@ D.5366,
 566:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
 567:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 604              		.loc 1 567 0
 605              		@ sp needed	@
 606 01aa 7047     		bx	lr
 607              	.L61:
 608              		.align	2
 609              	.L60:
 610 01ac 00100240 		.word	1073876992
 611 01b0 FFFFF7FF 		.word	-524289
 612              		.cfi_endproc
 613              	.LFE46:
 614              		.size	RCC_ClockSecuritySystemCmd, .-RCC_ClockSecuritySystemCmd
 615              		.align	1
 616              		.global	RCC_MCOConfig
 617              		.code	16
 618              		.thumb_func
 619              		.type	RCC_MCOConfig, %function
 620              	RCC_MCOConfig:
 621              	.LFB47:
 568:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 569:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 570:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Selects the clock source to output on MCO pin (PA8).
 571:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note   PA8 should be configured in alternate function mode.
 572:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_MCOSource: specifies the clock source to output.
 573:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *   This parameter can be one of the following values:
 574:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_MCOSource_NoClock: No clock selected.
 575:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_MCOSource_HSI14: HSI14 oscillator clock selected.
 576:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_MCOSource_LSI: LSI oscillator clock selected.
 577:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_MCOSource_LSE: LSE oscillator clock selected.
 578:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_MCOSource_SYSCLK: System clock selected.
 579:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_MCOSource_HSI: HSI oscillator clock selected.
 580:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_MCOSource_HSE: HSE oscillator clock selected.
 581:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_MCOSource_PLLCLK_Div2: PLL clock divided by 2 selected.
 582:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
 583:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 584:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_MCOConfig(uint8_t RCC_MCOSource)
 585:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 622              		.loc 1 585 0
 623              		.cfi_startproc
 624              	.LVL28:
 586:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
 587:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_MCO_SOURCE(RCC_MCOSource));
 588:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     
 589:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Select MCO clock source and prescaler */
 590:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *(__IO uint8_t *) CFGR_BYTE3_ADDRESS =  RCC_MCOSource;
 625              		.loc 1 590 0
 626 01b4 014B     		ldr	r3, .L63	@ tmp111,
 591:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 627              		.loc 1 591 0
 628              		@ sp needed	@
 590:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *(__IO uint8_t *) CFGR_BYTE3_ADDRESS =  RCC_MCOSource;
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 23


 629              		.loc 1 590 0
 630 01b6 1870     		strb	r0, [r3]	@ RCC_MCOSource, MEM[(volatile uint8_t *)1073876999B]
 631              		.loc 1 591 0
 632 01b8 7047     		bx	lr
 633              	.L64:
 634 01ba C046     		.align	2
 635              	.L63:
 636 01bc 07100240 		.word	1073876999
 637              		.cfi_endproc
 638              	.LFE47:
 639              		.size	RCC_MCOConfig, .-RCC_MCOConfig
 640              		.align	1
 641              		.global	RCC_SYSCLKConfig
 642              		.code	16
 643              		.thumb_func
 644              		.type	RCC_SYSCLKConfig, %function
 645              	RCC_SYSCLKConfig:
 646              	.LFB48:
 592:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 593:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 594:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @}
 595:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 596:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 597:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /** @defgroup RCC_Group2 System AHB and APB busses clocks configuration functions
 598:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****  *  @brief   System, AHB and APB busses clocks configuration functions
 599:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****  *
 600:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** @verbatim
 601:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****  ===============================================================================
 602:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****      ##### System, AHB and APB busses clocks configuration functions #####
 603:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****  ===============================================================================
 604:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 605:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     [..] This section provide functions allowing to configure the System, AHB and 
 606:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          APB busses clocks.
 607:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 608:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              HSE and PLL.
 609:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              The AHB clock (HCLK) is derived from System clock through configurable prescaler
 610:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              and used to clock the CPU, memory and peripherals mapped on AHB bus (DMA and GPIO).
 611:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              and APB (PCLK) clocks are derived from AHB clock through 
 612:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              configurable prescalers and used to clock the peripherals mapped on these busses.
 613:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              You can use "RCC_GetClocksFreq()" function to retrieve the frequencies of these clocks
 614:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 615:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
 616:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              (+@) The ADC clock which is derived from HSI14 or APB (APB divided by a
 617:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****                   programmable prescaler: 2 or 4).
 618:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              (+@) The CEC clock which is derived from LSE or HSI divided by 244.
 619:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              (+@) The I2C clock which is derived from HSI or system clock (SYSCLK).
 620:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              (+@) The USART clock which is derived from HSI, system clock (SYSCLK), APB or LSE.
 621:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              (+@) The RTC/LCD clock which is derived from the LSE, LSI or 2 MHz HSE_RTC (HSE
 622:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****                   divided by a programmable prescaler).
 623:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****                   The System clock (SYSCLK) frequency must be higher or equal to the RTC/LCD
 624:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****                   clock frequency.
 625:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              (+@) IWDG clock which is always the LSI clock.
 626:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****        
 627:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (#) The maximum frequency of the SYSCLK, HCLK and PCLK is 48 MHz.
 628:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              Depending on the maximum frequency, the FLASH wait states (WS) should be 
 629:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              adapted accordingly:
 630:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****         +--------------------------------------------- +
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 24


 631:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****         |  Wait states  |   HCLK clock frequency (MHz) |
 632:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****         |---------------|------------------------------|
 633:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****         |0WS(1CPU cycle)|       0 < HCLK <= 24         |
 634:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****         |---------------|------------------------------|
 635:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****         |1WS(2CPU cycle)|       24 < HCLK <= 48        |
 636:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****         +----------------------------------------------+
 637:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 638:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (#) After reset, the System clock source is the HSI (8 MHz) with 0 WS and 
 639:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              prefetch is disabled.
 640:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 641:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     [..] It is recommended to use the following software sequences to tune the number
 642:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          of wait states needed to access the Flash memory with the CPU frequency (HCLK).
 643:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (+) Increasing the CPU frequency
 644:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (++) Program the Flash Prefetch buffer, using "FLASH_PrefetchBufferCmd(ENABLE)" 
 645:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****               function
 646:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (++) Check that Flash Prefetch buffer activation is taken into account by 
 647:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****               reading FLASH_ACR using the FLASH_GetPrefetchBufferStatus() function
 648:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (++) Program Flash WS to 1, using "FLASH_SetLatency(FLASH_Latency_1)" function
 649:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (++) Check that the new number of WS is taken into account by reading FLASH_ACR
 650:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (++) Modify the CPU clock source, using "RCC_SYSCLKConfig()" function
 651:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (++) If needed, modify the CPU clock prescaler by using "RCC_HCLKConfig()" function
 652:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (++) Check that the new CPU clock source is taken into account by reading 
 653:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****               the clock source status, using "RCC_GetSYSCLKSource()" function 
 654:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (+) Decreasing the CPU frequency
 655:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (++) Modify the CPU clock source, using "RCC_SYSCLKConfig()" function
 656:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (++) If needed, modify the CPU clock prescaler by using "RCC_HCLKConfig()" function
 657:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (++) Check that the new CPU clock source is taken into account by reading 
 658:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****               the clock source status, using "RCC_GetSYSCLKSource()" function
 659:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (++) Program the new number of WS, using "FLASH_SetLatency()" function
 660:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (++) Check that the new number of WS is taken into account by reading FLASH_ACR
 661:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (++) Disable the Flash Prefetch buffer using "FLASH_PrefetchBufferCmd(DISABLE)" 
 662:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****               function
 663:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (++) Check that Flash Prefetch buffer deactivation is taken into account by reading FLASH_
 664:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****               using the FLASH_GetPrefetchBufferStatus() function.
 665:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 666:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** @endverbatim
 667:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @{
 668:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 669:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 670:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 671:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 672:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note    The HSI is used (enabled by hardware) as system clock source after
 673:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           startup from Reset, wake-up from STOP and STANDBY mode, or in case
 674:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           of failure of the HSE used directly or indirectly as system clock
 675:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           (if the Clock Security System CSS is enabled).
 676:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note     A switch from one clock source to another occurs only if the target
 677:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           clock source is ready (clock stable after startup delay or PLL locked). 
 678:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           If a clock source which is not yet ready is selected, the switch will
 679:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           occur when the clock source will be ready. 
 680:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           You can use RCC_GetSYSCLKSource() function to know which clock is
 681:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           currently used as system clock source.  
 682:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock source 
 683:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *   This parameter can be one of the following values:
 684:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_SYSCLKSource_HSI:    HSI selected as system clock source
 685:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
 686:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
 687:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 25


 688:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 689:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 690:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 647              		.loc 1 690 0
 648              		.cfi_startproc
 649              	.LVL29:
 691:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   uint32_t tmpreg = 0;
 692:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 693:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
 694:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 695:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 696:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg = RCC->CFGR;
 650              		.loc 1 696 0
 651 01c0 034B     		ldr	r3, .L66	@ tmp114,
 697:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 698:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Clear SW[1:0] bits */
 699:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg &= ~RCC_CFGR_SW;
 652              		.loc 1 699 0
 653 01c2 0321     		mov	r1, #3	@ tmp115,
 696:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg = RCC->CFGR;
 654              		.loc 1 696 0
 655 01c4 5A68     		ldr	r2, [r3, #4]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 656              	.LVL30:
 700:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 701:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 702:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 703:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 704:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Store the new value */
 705:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR = tmpreg;
 706:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 657              		.loc 1 706 0
 658              		@ sp needed	@
 699:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg &= ~RCC_CFGR_SW;
 659              		.loc 1 699 0
 660 01c6 8A43     		bic	r2, r1	@ tmpreg, tmp115
 661              	.LVL31:
 702:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 662              		.loc 1 702 0
 663 01c8 1043     		orr	r0, r2	@ tmpreg, tmpreg
 664              	.LVL32:
 705:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR = tmpreg;
 665              		.loc 1 705 0
 666 01ca 5860     		str	r0, [r3, #4]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 667              		.loc 1 706 0
 668 01cc 7047     		bx	lr
 669              	.L67:
 670 01ce C046     		.align	2
 671              	.L66:
 672 01d0 00100240 		.word	1073876992
 673              		.cfi_endproc
 674              	.LFE48:
 675              		.size	RCC_SYSCLKConfig, .-RCC_SYSCLKConfig
 676              		.align	1
 677              		.global	RCC_GetSYSCLKSource
 678              		.code	16
 679              		.thumb_func
 680              		.type	RCC_GetSYSCLKSource, %function
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 26


 681              	RCC_GetSYSCLKSource:
 682              	.LFB49:
 707:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 708:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 709:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Returns the clock source used as system clock.
 710:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  None
 711:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval The clock source used as system clock. The returned value can be one 
 712:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         of the following values:
 713:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *              - 0x00: HSI used as system clock
 714:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *              - 0x04: HSE used as system clock  
 715:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *              - 0x08: PLL used as system clock
 716:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 717:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 718:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 683              		.loc 1 718 0
 684              		.cfi_startproc
 719:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 685              		.loc 1 719 0
 686 01d4 024B     		ldr	r3, .L69	@ tmp114,
 720:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 687              		.loc 1 720 0
 688              		@ sp needed	@
 719:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 689              		.loc 1 719 0
 690 01d6 5868     		ldr	r0, [r3, #4]	@ D.5373, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 691 01d8 0C23     		mov	r3, #12	@ tmp118,
 692 01da 1840     		and	r0, r3	@ tmp119, tmp118
 693              		.loc 1 720 0
 694 01dc 7047     		bx	lr
 695              	.L70:
 696 01de C046     		.align	2
 697              	.L69:
 698 01e0 00100240 		.word	1073876992
 699              		.cfi_endproc
 700              	.LFE49:
 701              		.size	RCC_GetSYSCLKSource, .-RCC_GetSYSCLKSource
 702              		.align	1
 703              		.global	RCC_HCLKConfig
 704              		.code	16
 705              		.thumb_func
 706              		.type	RCC_HCLKConfig, %function
 707              	RCC_HCLKConfig:
 708              	.LFB50:
 721:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 722:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 723:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 724:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 725:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *                     the system clock (SYSCLK).
 726:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *   This parameter can be one of the following values:
 727:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_SYSCLK_Div1:   AHB clock = SYSCLK
 728:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_SYSCLK_Div2:   AHB clock = SYSCLK/2
 729:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_SYSCLK_Div4:   AHB clock = SYSCLK/4
 730:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_SYSCLK_Div8:   AHB clock = SYSCLK/8
 731:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_SYSCLK_Div16:  AHB clock = SYSCLK/16
 732:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_SYSCLK_Div64:  AHB clock = SYSCLK/64
 733:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 734:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 27


 735:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 736:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
 737:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 738:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 739:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 709              		.loc 1 739 0
 710              		.cfi_startproc
 711              	.LVL33:
 740:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   uint32_t tmpreg = 0;
 741:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 742:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
 743:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 744:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 745:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg = RCC->CFGR;
 712              		.loc 1 745 0
 713 01e4 034B     		ldr	r3, .L72	@ tmp114,
 746:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 747:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Clear HPRE[3:0] bits */
 748:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg &= ~RCC_CFGR_HPRE;
 714              		.loc 1 748 0
 715 01e6 F021     		mov	r1, #240	@ tmp115,
 745:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg = RCC->CFGR;
 716              		.loc 1 745 0
 717 01e8 5A68     		ldr	r2, [r3, #4]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 718              	.LVL34:
 749:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 750:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 751:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg |= RCC_SYSCLK;
 752:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 753:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Store the new value */
 754:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR = tmpreg;
 755:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 719              		.loc 1 755 0
 720              		@ sp needed	@
 748:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg &= ~RCC_CFGR_HPRE;
 721              		.loc 1 748 0
 722 01ea 8A43     		bic	r2, r1	@ tmpreg, tmp115
 723              	.LVL35:
 751:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg |= RCC_SYSCLK;
 724              		.loc 1 751 0
 725 01ec 1043     		orr	r0, r2	@ tmpreg, tmpreg
 726              	.LVL36:
 754:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR = tmpreg;
 727              		.loc 1 754 0
 728 01ee 5860     		str	r0, [r3, #4]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 729              		.loc 1 755 0
 730 01f0 7047     		bx	lr
 731              	.L73:
 732 01f2 C046     		.align	2
 733              	.L72:
 734 01f4 00100240 		.word	1073876992
 735              		.cfi_endproc
 736              	.LFE50:
 737              		.size	RCC_HCLKConfig, .-RCC_HCLKConfig
 738              		.align	1
 739              		.global	RCC_PCLKConfig
 740              		.code	16
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 28


 741              		.thumb_func
 742              		.type	RCC_PCLKConfig, %function
 743              	RCC_PCLKConfig:
 744              	.LFB51:
 756:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 757:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 758:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Configures the APB clock (PCLK).
 759:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_HCLK: defines the APB clock divider. This clock is derived from 
 760:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         the AHB clock (HCLK).
 761:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *   This parameter can be one of the following values:
 762:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_HCLK_Div1: APB clock = HCLK
 763:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_HCLK_Div2: APB clock = HCLK/2
 764:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_HCLK_Div4: APB clock = HCLK/4
 765:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_HCLK_Div8: APB clock = HCLK/8
 766:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_HCLK_Div16: APB clock = HCLK/16
 767:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
 768:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 769:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_PCLKConfig(uint32_t RCC_HCLK)
 770:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 745              		.loc 1 770 0
 746              		.cfi_startproc
 747              	.LVL37:
 771:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   uint32_t tmpreg = 0;
 772:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 773:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
 774:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 775:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 776:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg = RCC->CFGR;
 748              		.loc 1 776 0
 749 01f8 034B     		ldr	r3, .L75	@ tmp114,
 777:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 778:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Clear PPRE[2:0] bits */
 779:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE;
 750              		.loc 1 779 0
 751 01fa 044A     		ldr	r2, .L75+4	@ tmp115,
 776:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg = RCC->CFGR;
 752              		.loc 1 776 0
 753 01fc 5968     		ldr	r1, [r3, #4]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 754              	.LVL38:
 780:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 781:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Set PPRE[2:0] bits according to RCC_HCLK value */
 782:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg |= RCC_HCLK;
 783:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 784:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Store the new value */
 785:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR = tmpreg;
 786:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 755              		.loc 1 786 0
 756              		@ sp needed	@
 779:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE;
 757              		.loc 1 779 0
 758 01fe 0A40     		and	r2, r1	@ tmpreg, tmpreg
 759              	.LVL39:
 782:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmpreg |= RCC_HCLK;
 760              		.loc 1 782 0
 761 0200 1043     		orr	r0, r2	@ tmpreg, tmpreg
 762              	.LVL40:
 785:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR = tmpreg;
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 29


 763              		.loc 1 785 0
 764 0202 5860     		str	r0, [r3, #4]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 765              		.loc 1 786 0
 766 0204 7047     		bx	lr
 767              	.L76:
 768 0206 C046     		.align	2
 769              	.L75:
 770 0208 00100240 		.word	1073876992
 771 020c FFF8FFFF 		.word	-1793
 772              		.cfi_endproc
 773              	.LFE51:
 774              		.size	RCC_PCLKConfig, .-RCC_PCLKConfig
 775              		.align	1
 776              		.global	RCC_ADCCLKConfig
 777              		.code	16
 778              		.thumb_func
 779              		.type	RCC_ADCCLKConfig, %function
 780              	RCC_ADCCLKConfig:
 781              	.LFB52:
 787:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 788:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 789:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Configures the ADC clock (ADCCLK).
 790:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_ADCCLK: defines the ADC clock source. This clock is derived 
 791:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         from the HSI14 or APB clock (PCLK).
 792:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be one of the following values:
 793:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_ADCCLK_HSI14: ADC clock = HSI14 (14MHz)
 794:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_ADCCLK_PCLK_Div2: ADC clock = PCLK/2
 795:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_ADCCLK_PCLK_Div4: ADC clock = PCLK/4  
 796:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
 797:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 798:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_ADCCLKConfig(uint32_t RCC_ADCCLK)
 799:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** { 
 782              		.loc 1 799 0
 783              		.cfi_startproc
 784              	.LVL41:
 800:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
 801:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_ADCCLK(RCC_ADCCLK));
 802:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 803:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Clear ADCPRE bit */
 804:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR &= ~RCC_CFGR_ADCPRE;
 785              		.loc 1 804 0
 786 0210 084B     		ldr	r3, .L78	@ tmp121,
 787 0212 094A     		ldr	r2, .L78+4	@ tmp122,
 788 0214 5968     		ldr	r1, [r3, #4]	@ D.5382, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 805:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Set ADCPRE bits according to RCC_PCLK value */
 806:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR |= RCC_ADCCLK & 0xFFFF;
 807:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 808:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Clear ADCSW bit */
 809:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR3 &= ~RCC_CFGR3_ADCSW; 
 810:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Set ADCSW bits according to RCC_ADCCLK value */
 811:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR3 |= RCC_ADCCLK >> 16;  
 812:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 789              		.loc 1 812 0
 790              		@ sp needed	@
 804:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR &= ~RCC_CFGR_ADCPRE;
 791              		.loc 1 804 0
 792 0216 0A40     		and	r2, r1	@ D.5382, D.5382
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 30


 793 0218 5A60     		str	r2, [r3, #4]	@ D.5382, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 806:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR |= RCC_ADCCLK & 0xFFFF;
 794              		.loc 1 806 0
 795 021a 5A68     		ldr	r2, [r3, #4]	@ D.5382, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 796 021c 81B2     		uxth	r1, r0	@ D.5382, RCC_ADCCLK
 797 021e 0A43     		orr	r2, r1	@ D.5382, D.5382
 798 0220 5A60     		str	r2, [r3, #4]	@ D.5382, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 809:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR3 &= ~RCC_CFGR3_ADCSW; 
 799              		.loc 1 809 0
 800 0222 196B     		ldr	r1, [r3, #48]	@ D.5382, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 801 0224 054A     		ldr	r2, .L78+8	@ tmp129,
 811:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR3 |= RCC_ADCCLK >> 16;  
 802              		.loc 1 811 0
 803 0226 000C     		lsr	r0, r0, #16	@ D.5382, RCC_ADCCLK,
 804              	.LVL42:
 809:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR3 &= ~RCC_CFGR3_ADCSW; 
 805              		.loc 1 809 0
 806 0228 0A40     		and	r2, r1	@ D.5382, D.5382
 807 022a 1A63     		str	r2, [r3, #48]	@ D.5382, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 811:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR3 |= RCC_ADCCLK >> 16;  
 808              		.loc 1 811 0
 809 022c 1A6B     		ldr	r2, [r3, #48]	@ D.5382, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 810 022e 1043     		orr	r0, r2	@ D.5382, D.5382
 811 0230 1863     		str	r0, [r3, #48]	@ D.5382, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 812              		.loc 1 812 0
 813 0232 7047     		bx	lr
 814              	.L79:
 815              		.align	2
 816              	.L78:
 817 0234 00100240 		.word	1073876992
 818 0238 FFBFFFFF 		.word	-16385
 819 023c FFFEFFFF 		.word	-257
 820              		.cfi_endproc
 821              	.LFE52:
 822              		.size	RCC_ADCCLKConfig, .-RCC_ADCCLKConfig
 823              		.align	1
 824              		.global	RCC_CECCLKConfig
 825              		.code	16
 826              		.thumb_func
 827              		.type	RCC_CECCLKConfig, %function
 828              	RCC_CECCLKConfig:
 829              	.LFB53:
 813:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 814:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 815:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Configures the CEC clock (CECCLK).
 816:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_CECCLK: defines the CEC clock source. This clock is derived 
 817:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         from the HSI or LSE clock.
 818:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be one of the following values:
 819:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_CECCLK_HSI_Div244: CEC clock = HSI/244 (32768Hz)
 820:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_CECCLK_LSE: CEC clock = LSE
 821:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
 822:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 823:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_CECCLKConfig(uint32_t RCC_CECCLK)
 824:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** { 
 830              		.loc 1 824 0
 831              		.cfi_startproc
 832              	.LVL43:
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 31


 825:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
 826:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_CECCLK(RCC_CECCLK));
 827:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 828:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Clear CECSW bit */
 829:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR3 &= ~RCC_CFGR3_CECSW;
 833              		.loc 1 829 0
 834 0240 044B     		ldr	r3, .L81	@ tmp115,
 835 0242 4021     		mov	r1, #64	@ tmp116,
 836 0244 1A6B     		ldr	r2, [r3, #48]	@ D.5385, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 830:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Set CECSW bits according to RCC_CECCLK value */
 831:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR3 |= RCC_CECCLK;
 832:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 837              		.loc 1 832 0
 838              		@ sp needed	@
 829:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR3 &= ~RCC_CFGR3_CECSW;
 839              		.loc 1 829 0
 840 0246 8A43     		bic	r2, r1	@ D.5385, tmp116
 841 0248 1A63     		str	r2, [r3, #48]	@ D.5385, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 831:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR3 |= RCC_CECCLK;
 842              		.loc 1 831 0
 843 024a 1A6B     		ldr	r2, [r3, #48]	@ D.5385, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 844 024c 1043     		orr	r0, r2	@ D.5385, D.5385
 845              	.LVL44:
 846 024e 1863     		str	r0, [r3, #48]	@ D.5385, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 847              		.loc 1 832 0
 848 0250 7047     		bx	lr
 849              	.L82:
 850 0252 C046     		.align	2
 851              	.L81:
 852 0254 00100240 		.word	1073876992
 853              		.cfi_endproc
 854              	.LFE53:
 855              		.size	RCC_CECCLKConfig, .-RCC_CECCLKConfig
 856              		.align	1
 857              		.global	RCC_I2CCLKConfig
 858              		.code	16
 859              		.thumb_func
 860              		.type	RCC_I2CCLKConfig, %function
 861              	RCC_I2CCLKConfig:
 862              	.LFB54:
 833:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 834:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 835:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Configures the I2C1 clock (I2C1CLK).
 836:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_I2CCLK: defines the I2C1 clock source. This clock is derived 
 837:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         from the HSI or System clock.
 838:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be one of the following values:
 839:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_I2C1CLK_HSI: I2C1 clock = HSI
 840:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_I2C1CLK_SYSCLK: I2C1 clock = System Clock
 841:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
 842:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 843:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_I2CCLKConfig(uint32_t RCC_I2CCLK)
 844:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** { 
 863              		.loc 1 844 0
 864              		.cfi_startproc
 865              	.LVL45:
 845:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
 846:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_I2CCLK(RCC_I2CCLK));
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 32


 847:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 848:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Clear I2CSW bit */
 849:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR3 &= ~RCC_CFGR3_I2C1SW;
 866              		.loc 1 849 0
 867 0258 044B     		ldr	r3, .L84	@ tmp115,
 868 025a 1021     		mov	r1, #16	@ tmp116,
 869 025c 1A6B     		ldr	r2, [r3, #48]	@ D.5388, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 850:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Set I2CSW bits according to RCC_I2CCLK value */
 851:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR3 |= RCC_I2CCLK;
 852:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 870              		.loc 1 852 0
 871              		@ sp needed	@
 849:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR3 &= ~RCC_CFGR3_I2C1SW;
 872              		.loc 1 849 0
 873 025e 8A43     		bic	r2, r1	@ D.5388, tmp116
 874 0260 1A63     		str	r2, [r3, #48]	@ D.5388, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 851:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR3 |= RCC_I2CCLK;
 875              		.loc 1 851 0
 876 0262 1A6B     		ldr	r2, [r3, #48]	@ D.5388, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 877 0264 1043     		orr	r0, r2	@ D.5388, D.5388
 878              	.LVL46:
 879 0266 1863     		str	r0, [r3, #48]	@ D.5388, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 880              		.loc 1 852 0
 881 0268 7047     		bx	lr
 882              	.L85:
 883 026a C046     		.align	2
 884              	.L84:
 885 026c 00100240 		.word	1073876992
 886              		.cfi_endproc
 887              	.LFE54:
 888              		.size	RCC_I2CCLKConfig, .-RCC_I2CCLKConfig
 889              		.align	1
 890              		.global	RCC_USARTCLKConfig
 891              		.code	16
 892              		.thumb_func
 893              		.type	RCC_USARTCLKConfig, %function
 894              	RCC_USARTCLKConfig:
 895              	.LFB55:
 853:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 854:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 855:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Configures the USART1 clock (USART1CLK).
 856:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_USARTCLK: defines the USART1 clock source. This clock is derived 
 857:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         from the HSI or System clock.
 858:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be one of the following values:
 859:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_USART1CLK_PCLK: USART1 clock = APB Clock (PCLK)
 860:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_USART1CLK_SYSCLK: USART1 clock = System Clock
 861:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_USART1CLK_LSE: USART1 clock = LSE Clock
 862:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_USART1CLK_HSI: USART1 clock = HSI Clock
 863:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
 864:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 865:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_USARTCLKConfig(uint32_t RCC_USARTCLK)
 866:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** { 
 896              		.loc 1 866 0
 897              		.cfi_startproc
 898              	.LVL47:
 867:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
 868:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_USARTCLK(RCC_USARTCLK));
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 33


 869:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 870:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Clear USARTSW[1:0] bit */
 871:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR3 &= ~RCC_CFGR3_USART1SW;
 899              		.loc 1 871 0
 900 0270 044B     		ldr	r3, .L87	@ tmp115,
 901 0272 0321     		mov	r1, #3	@ tmp116,
 902 0274 1A6B     		ldr	r2, [r3, #48]	@ D.5391, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 872:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Set USARTSW bits according to RCC_USARTCLK value */
 873:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR3 |= RCC_USARTCLK;
 874:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 903              		.loc 1 874 0
 904              		@ sp needed	@
 871:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR3 &= ~RCC_CFGR3_USART1SW;
 905              		.loc 1 871 0
 906 0276 8A43     		bic	r2, r1	@ D.5391, tmp116
 907 0278 1A63     		str	r2, [r3, #48]	@ D.5391, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 873:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CFGR3 |= RCC_USARTCLK;
 908              		.loc 1 873 0
 909 027a 1A6B     		ldr	r2, [r3, #48]	@ D.5391, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 910 027c 1043     		orr	r0, r2	@ D.5391, D.5391
 911              	.LVL48:
 912 027e 1863     		str	r0, [r3, #48]	@ D.5391, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 913              		.loc 1 874 0
 914 0280 7047     		bx	lr
 915              	.L88:
 916 0282 C046     		.align	2
 917              	.L87:
 918 0284 00100240 		.word	1073876992
 919              		.cfi_endproc
 920              	.LFE55:
 921              		.size	RCC_USARTCLKConfig, .-RCC_USARTCLKConfig
 922              		.global	__aeabi_uidiv
 923              		.align	1
 924              		.global	RCC_GetClocksFreq
 925              		.code	16
 926              		.thumb_func
 927              		.type	RCC_GetClocksFreq, %function
 928              	RCC_GetClocksFreq:
 929              	.LFB56:
 875:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 876:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
 877:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Returns the frequencies of the System, AHB and APB busses clocks.
 878:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note    The frequency returned by this function is not the real frequency
 879:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           in the chip. It is calculated based on the predefined constant and
 880:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           the source selected by RCC_SYSCLKConfig():
 881:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *                                              
 882:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note     If SYSCLK source is HSI, function returns constant HSI_VALUE(*)
 883:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *                                              
 884:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note     If SYSCLK source is HSE, function returns constant HSE_VALUE(**)
 885:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *                          
 886:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note     If SYSCLK source is PLL, function returns constant HSE_VALUE(**) 
 887:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             or HSI_VALUE(*) multiplied by the PLL factors.
 888:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         
 889:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         (*) HSI_VALUE is a constant defined in stm32f0xx.h file (default value
 890:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             8 MHz) but the real value may vary depending on the variations
 891:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             in voltage and temperature, refer to RCC_AdjustHSICalibrationValue().   
 892:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *    
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 34


 893:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         (**) HSE_VALUE is a constant defined in stm32f0xx.h file (default value
 894:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *              8 MHz), user has to ensure that HSE_VALUE is same as the real
 895:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *              frequency of the crystal used. Otherwise, this function may
 896:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *              return wrong result.
 897:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *                
 898:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         - The result of this function could be not correct when using fractional
 899:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           value for HSE crystal.   
 900:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             
 901:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold 
 902:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         the clocks frequencies. 
 903:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     
 904:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note     This function can be used by the user application to compute the 
 905:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           baudrate for the communication peripherals or configure other parameters.
 906:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note     Each time SYSCLK, HCLK and/or PCLK clock changes, this function
 907:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           must be called to update the structure's field. Otherwise, any
 908:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           configuration based on this function will be incorrect.
 909:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *    
 910:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
 911:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
 912:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 913:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 930              		.loc 1 913 0
 931              		.cfi_startproc
 932              	.LVL49:
 933 0288 70B5     		push	{r4, r5, r6, lr}	@
 934              	.LCFI1:
 935              		.cfi_def_cfa_offset 16
 936              		.cfi_offset 4, -16
 937              		.cfi_offset 5, -12
 938              		.cfi_offset 6, -8
 939              		.cfi_offset 14, -4
 914:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0;
 915:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 916:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 917:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 940              		.loc 1 917 0
 941 028a 334D     		ldr	r5, .L111	@ tmp156,
 942 028c 0C23     		mov	r3, #12	@ tmp158,
 943 028e 6A68     		ldr	r2, [r5, #4]	@ D.5394, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 944              	.LVL50:
 913:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 945              		.loc 1 913 0
 946 0290 041C     		mov	r4, r0	@ RCC_Clocks, RCC_Clocks
 947              		.loc 1 917 0
 948 0292 1340     		and	r3, r2	@ tmp, D.5394
 949              	.LVL51:
 918:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
 919:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   switch (tmp)
 950              		.loc 1 919 0
 951 0294 042B     		cmp	r3, #4	@ tmp,
 952 0296 01D0     		beq	.L91	@,
 953 0298 082B     		cmp	r3, #8	@ tmp,
 954 029a 02D0     		beq	.L92	@,
 955              	.L91:
 920:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
 921:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     case 0x00:  /* HSI used as system clock */
 922:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 35


 923:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****       break;
 924:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     case 0x04:  /* HSE used as system clock */
 925:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 956              		.loc 1 925 0
 957 029c 2F4B     		ldr	r3, .L111+4	@ tmp160,
 958              	.LVL52:
 959 029e 2360     		str	r3, [r4]	@ tmp160, RCC_Clocks_9(D)->SYSCLK_Frequency
 926:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****       break;
 960              		.loc 1 926 0
 961 02a0 12E0     		b	.L94	@
 962              	.LVL53:
 963              	.L92:
 927:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     case 0x08:  /* PLL used as system clock */
 928:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 929:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 964              		.loc 1 929 0
 965 02a2 6E68     		ldr	r6, [r5, #4]	@ D.5394, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 966              	.LVL54:
 930:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 967              		.loc 1 930 0
 968 02a4 6B68     		ldr	r3, [r5, #4]	@ D.5394, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 969              	.LVL55:
 929:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 970              		.loc 1 929 0
 971 02a6 B602     		lsl	r6, r6, #10	@ pllmull, D.5394,
 972              	.LVL56:
 931:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****       pllmull = ( pllmull >> 18) + 2;
 973              		.loc 1 931 0
 974 02a8 360F     		lsr	r6, r6, #28	@ D.5394, pllmull,
 975 02aa 0236     		add	r6, r6, #2	@ pllmull,
 976              	.LVL57:
 932:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****       
 933:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****       if (pllsource == 0x00)
 977              		.loc 1 933 0
 978 02ac D903     		lsl	r1, r3, #15	@, D.5394,
 979 02ae 02D4     		bmi	.L95	@,
 934:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****       {
 935:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 936:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 980              		.loc 1 936 0
 981 02b0 2B4B     		ldr	r3, .L111+8	@ tmp168,
 982              	.LVL58:
 983 02b2 5E43     		mul	r6, r3	@ D.5394, tmp168
 984              	.LVL59:
 985 02b4 07E0     		b	.L107	@
 986              	.LVL60:
 987              	.L95:
 937:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****       }
 938:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****       else
 939:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****       {
 940:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 988              		.loc 1 940 0
 989 02b6 E96A     		ldr	r1, [r5, #44]	@ D.5394, MEM[(struct RCC_TypeDef *)1073876992B].CFGR2
 990              	.LVL61:
 991 02b8 0F23     		mov	r3, #15	@ tmp171,
 992              	.LVL62:
 993 02ba 1940     		and	r1, r3	@ D.5394, tmp171
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 36


 994              	.LVL63:
 995 02bc 0131     		add	r1, r1, #1	@ prediv1factor,
 996              	.LVL64:
 941:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****         /* HSE oscillator clock selected as PREDIV1 clock entry */
 942:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 997              		.loc 1 942 0
 998 02be 2748     		ldr	r0, .L111+4	@,
 999              	.LVL65:
 1000 02c0 FFF7FEFF 		bl	__aeabi_uidiv	@
 1001              	.LVL66:
 1002 02c4 4643     		mul	r6, r0	@ D.5394, D.5394
 1003              	.LVL67:
 1004              	.L107:
 1005 02c6 2660     		str	r6, [r4]	@ D.5394, RCC_Clocks_9(D)->SYSCLK_Frequency
 1006              	.L94:
 943:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****       }      
 944:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****       break;
 945:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     default: /* HSI used as system clock */
 946:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 947:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****       break;
 948:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
 949:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
 950:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Get HCLK prescaler */
 951:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_HPRE;
 1007              		.loc 1 951 0
 1008 02c8 6A68     		ldr	r2, [r5, #4]	@ D.5394, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 952:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmp = tmp >> 4;
 953:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   presc = APBAHBPrescTable[tmp]; 
 1009              		.loc 1 953 0
 1010 02ca 264B     		ldr	r3, .L111+12	@ tmp181,
 951:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_HPRE;
 1011              		.loc 1 951 0
 1012 02cc 1206     		lsl	r2, r2, #24	@ tmp, D.5394,
 952:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmp = tmp >> 4;
 1013              		.loc 1 952 0
 1014 02ce 120F     		lsr	r2, r2, #28	@ tmp, tmp,
 1015              	.LVL68:
 954:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* HCLK clock frequency */
 955:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 1016              		.loc 1 955 0
 1017 02d0 2068     		ldr	r0, [r4]	@ D.5394, RCC_Clocks_9(D)->SYSCLK_Frequency
 953:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   presc = APBAHBPrescTable[tmp]; 
 1018              		.loc 1 953 0
 1019 02d2 9A5C     		ldrb	r2, [r3, r2]	@ tmp184, APBAHBPrescTable
 1020              	.LVL69:
 1021              		.loc 1 955 0
 1022 02d4 011C     		mov	r1, r0	@, D.5394
 1023 02d6 D140     		lsr	r1, r1, r2	@,, tmp184
 1024 02d8 6160     		str	r1, [r4, #4]	@ D.5394, RCC_Clocks_9(D)->HCLK_Frequency
 1025 02da 0A1C     		mov	r2, r1	@ D.5394,
 1026              	.LVL70:
 956:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 957:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Get PCLK prescaler */
 958:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE;
 1027              		.loc 1 958 0
 1028 02dc 6968     		ldr	r1, [r5, #4]	@ D.5394, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 1029 02de 4905     		lsl	r1, r1, #21	@ tmp, D.5394,
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 37


 959:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmp = tmp >> 8;
 1030              		.loc 1 959 0
 1031 02e0 490F     		lsr	r1, r1, #29	@ tmp, tmp,
 1032              	.LVL71:
 960:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1033              		.loc 1 960 0
 1034 02e2 5B5C     		ldrb	r3, [r3, r1]	@ tmp190, APBAHBPrescTable
 1035              	.LVL72:
 961:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* PCLK clock frequency */
 962:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC_Clocks->PCLK_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1036              		.loc 1 962 0
 1037 02e4 DA40     		lsr	r2, r2, r3	@ D.5394, D.5394, tmp190
 1038 02e6 A260     		str	r2, [r4, #8]	@ D.5394, RCC_Clocks_9(D)->PCLK_Frequency
 963:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 964:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* ADCCLK clock frequency */
 965:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if((RCC->CFGR3 & RCC_CFGR3_ADCSW) != RCC_CFGR3_ADCSW)
 1039              		.loc 1 965 0
 1040 02e8 2B6B     		ldr	r3, [r5, #48]	@ D.5394, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 1041              	.LVL73:
 1042 02ea D905     		lsl	r1, r3, #23	@, D.5394,
 1043 02ec 01D4     		bmi	.L96	@,
 1044              	.LVL74:
 966:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
 967:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     /* ADC Clock is HSI14 Osc. */
 968:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC_Clocks->ADCCLK_Frequency = HSI14_VALUE;
 1045              		.loc 1 968 0
 1046 02ee 1E4B     		ldr	r3, .L111+16	@ tmp194,
 1047 02f0 06E0     		b	.L108	@
 1048              	.L96:
 969:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
 970:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else
 971:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
 972:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     if((RCC->CFGR & RCC_CFGR_ADCPRE) != RCC_CFGR_ADCPRE)
 1049              		.loc 1 972 0
 1050 02f2 194B     		ldr	r3, .L111	@ tmp179,
 1051 02f4 5B68     		ldr	r3, [r3, #4]	@ D.5394, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 1052 02f6 5904     		lsl	r1, r3, #17	@, D.5394,
 1053 02f8 01D4     		bmi	.L98	@,
 973:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     {
 974:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****       /* ADC Clock is derived from PCLK/2 */
 975:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****       RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK_Frequency >> 1;
 1054              		.loc 1 975 0
 1055 02fa 5308     		lsr	r3, r2, #1	@ D.5394, D.5394,
 1056 02fc 00E0     		b	.L108	@
 1057              	.L98:
 976:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     }
 977:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     else
 978:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     {
 979:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****       /* ADC Clock is derived from PCLK/4 */
 980:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****       RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK_Frequency >> 2;
 1058              		.loc 1 980 0
 1059 02fe 9308     		lsr	r3, r2, #2	@ D.5394, D.5394,
 1060              	.L108:
 1061 0300 E360     		str	r3, [r4, #12]	@ D.5394, RCC_Clocks_9(D)->ADCCLK_Frequency
 981:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     }
 982:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     
 983:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 38


 984:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 985:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* CECCLK clock frequency */
 986:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if((RCC->CFGR3 & RCC_CFGR3_CECSW) != RCC_CFGR3_CECSW)
 1062              		.loc 1 986 0
 1063 0302 2B6B     		ldr	r3, [r5, #48]	@ D.5394, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 1064 0304 5906     		lsl	r1, r3, #25	@, D.5394,
 1065 0306 01D4     		bmi	.L99	@,
 987:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
 988:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     /* CEC Clock is HSI/256 */
 989:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC_Clocks->CECCLK_Frequency = HSI_VALUE / 244;
 1066              		.loc 1 989 0
 1067 0308 184B     		ldr	r3, .L111+20	@ tmp203,
 1068 030a 01E0     		b	.L109	@
 1069              	.L99:
 990:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
 991:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else
 992:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
 993:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     /* CECC Clock is LSE Osc. */
 994:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC_Clocks->CECCLK_Frequency = LSE_VALUE;
 1070              		.loc 1 994 0
 1071 030c 8023     		mov	r3, #128	@ tmp227,
 1072 030e 1B02     		lsl	r3, r3, #8	@ tmp204, tmp227,
 1073              	.L109:
 1074 0310 2361     		str	r3, [r4, #16]	@ tmp204, RCC_Clocks_9(D)->CECCLK_Frequency
 995:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
 996:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
 997:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* I2C1CLK clock frequency */
 998:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 1075              		.loc 1 998 0
 1076 0312 2B6B     		ldr	r3, [r5, #48]	@ D.5394, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 1077 0314 D906     		lsl	r1, r3, #27	@, D.5394,
 1078 0316 02D4     		bmi	.L101	@,
 999:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1000:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     /* I2C1 Clock is HSI Osc. */
1001:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 1079              		.loc 1 1001 0
 1080 0318 104B     		ldr	r3, .L111+4	@ tmp208,
 1081 031a 6361     		str	r3, [r4, #20]	@ tmp208, RCC_Clocks_9(D)->I2C1CLK_Frequency
 1082 031c 00E0     		b	.L102	@
 1083              	.L101:
1002:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1003:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else
1004:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1005:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     /* I2C1 Clock is System Clock */
1006:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 1084              		.loc 1 1006 0
 1085 031e 6061     		str	r0, [r4, #20]	@ D.5394, RCC_Clocks_9(D)->I2C1CLK_Frequency
 1086              	.L102:
1007:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1008:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1009:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* USART1CLK clock frequency */
1010:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 1087              		.loc 1 1010 0
 1088 0320 2D6B     		ldr	r5, [r5, #48]	@ D.5394, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 1089 0322 0323     		mov	r3, #3	@ tmp211,
 1090 0324 0C49     		ldr	r1, .L111	@ tmp209,
 1091 0326 1D42     		tst	r5, r3	@ D.5394, tmp211
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 39


 1092 0328 01D1     		bne	.L103	@,
1011:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1012:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     /* USART1 Clock is PCLK */
1013:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK_Frequency;
 1093              		.loc 1 1013 0
 1094 032a A261     		str	r2, [r4, #24]	@ D.5394, RCC_Clocks_9(D)->USART1CLK_Frequency
 1095 032c 12E0     		b	.L89	@
 1096              	.L103:
1014:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1015:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 1097              		.loc 1 1015 0
 1098 032e 0A6B     		ldr	r2, [r1, #48]	@ D.5394, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 1099 0330 1A40     		and	r2, r3	@ D.5394, tmp211
 1100 0332 012A     		cmp	r2, #1	@ D.5394,
 1101 0334 01D1     		bne	.L105	@,
1016:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1017:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     /* USART1 Clock is System Clock */
1018:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 1102              		.loc 1 1018 0
 1103 0336 A061     		str	r0, [r4, #24]	@ D.5394, RCC_Clocks_9(D)->USART1CLK_Frequency
 1104 0338 0CE0     		b	.L89	@
 1105              	.L105:
1019:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1020:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 1106              		.loc 1 1020 0
 1107 033a 0A6B     		ldr	r2, [r1, #48]	@ D.5394, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 1108 033c 1A40     		and	r2, r3	@ D.5394, tmp211
 1109 033e 022A     		cmp	r2, #2	@ D.5394,
 1110 0340 02D1     		bne	.L106	@,
1021:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1022:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     /* USART1 Clock is LSE Osc. */
1023:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 1111              		.loc 1 1023 0
 1112 0342 8023     		mov	r3, #128	@ tmp226,
 1113 0344 1B02     		lsl	r3, r3, #8	@ tmp218, tmp226,
 1114 0346 04E0     		b	.L110	@
 1115              	.L106:
1024:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1025:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 1116              		.loc 1 1025 0
 1117 0348 0A6B     		ldr	r2, [r1, #48]	@ D.5394, MEM[(struct RCC_TypeDef *)1073876992B].CFGR3
 1118 034a 1340     		and	r3, r2	@ D.5394, D.5394
 1119 034c 032B     		cmp	r3, #3	@ D.5394,
 1120 034e 01D1     		bne	.L89	@,
1026:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1027:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     /* USART1 Clock is HSI Osc. */
1028:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 1121              		.loc 1 1028 0
 1122 0350 024B     		ldr	r3, .L111+4	@ tmp222,
 1123              	.L110:
 1124 0352 A361     		str	r3, [r4, #24]	@ tmp222, RCC_Clocks_9(D)->USART1CLK_Frequency
 1125              	.L89:
1029:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1030:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1031:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 1126              		.loc 1 1031 0
 1127              		@ sp needed	@
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 40


 1128              	.LVL75:
 1129 0354 70BD     		pop	{r4, r5, r6, pc}
 1130              	.L112:
 1131 0356 C046     		.align	2
 1132              	.L111:
 1133 0358 00100240 		.word	1073876992
 1134 035c 00127A00 		.word	8000000
 1135 0360 00093D00 		.word	4000000
 1136 0364 00000000 		.word	.LANCHOR0
 1137 0368 809FD500 		.word	14000000
 1138 036c 12800000 		.word	32786
 1139              		.cfi_endproc
 1140              	.LFE56:
 1141              		.size	RCC_GetClocksFreq, .-RCC_GetClocksFreq
 1142              		.align	1
 1143              		.global	RCC_RTCCLKConfig
 1144              		.code	16
 1145              		.thumb_func
 1146              		.type	RCC_RTCCLKConfig, %function
 1147              	RCC_RTCCLKConfig:
 1148              	.LFB57:
1032:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1033:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1034:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
1035:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @}
1036:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
1037:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1038:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /** @defgroup RCC_Group3 Peripheral clocks configuration functions
1039:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****  *  @brief   Peripheral clocks configuration functions 
1040:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****  *
1041:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** @verbatim
1042:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****  ===============================================================================
1043:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              #####Peripheral clocks configuration functions #####
1044:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****  ===============================================================================  
1045:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1046:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     [..] This section provide functions allowing to configure the Peripheral clocks. 
1047:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (#) The RTC clock which is derived from the LSE, LSI or  HSE_Div32 (HSE
1048:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              divided by 32).
1049:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (#) After restart from Reset or wakeup from STANDBY, all peripherals are off
1050:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              except internal SRAM, Flash and SWD. Before to start using a peripheral you
1051:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              have to enable its interface clock. You can do this using RCC_AHBPeriphClockCmd(),
1052:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.
1053:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****          (#) To reset the peripherals configuration (to the default state after device reset)
1054:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and 
1055:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              RCC_APB1PeriphResetCmd() functions.
1056:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1057:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** @endverbatim
1058:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @{
1059:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
1060:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1061:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
1062:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
1063:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note     As the RTC clock configuration bits are in the Backup domain and write
1064:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           access is denied to this domain after reset, you have to enable write
1065:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           access using PWR_BackupAccessCmd(ENABLE) function before to configure
1066:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           the RTC clock source (to be done once after reset).    
1067:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note     Once the RTC clock is configured it can't be changed unless the RTC
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 41


1068:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           is reset using RCC_BackupResetCmd function, or by a Power On Reset (POR)
1069:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             
1070:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
1071:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *   This parameter can be one of the following values:
1072:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
1073:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
1074:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *     @arg RCC_RTCCLKSource_HSE_Div32: HSE divided by 32 selected as RTC clock
1075:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *       
1076:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note     If the LSE or LSI is used as RTC clock source, the RTC continues to
1077:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           work in STOP and STANDBY modes, and can be used as wakeup source.
1078:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           However, when the HSE clock is used as RTC clock source, the RTC
1079:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           cannot be used in STOP and STANDBY modes.
1080:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             
1081:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note     The maximum input clock frequency for RTC is 2MHz (when using HSE as
1082:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           RTC clock source).
1083:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *                          
1084:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
1085:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
1086:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
1087:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 1149              		.loc 1 1087 0
 1150              		.cfi_startproc
 1151              	.LVL76:
1088:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
1089:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
1090:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
1091:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Select the RTC clock source */
1092:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->BDCR |= RCC_RTCCLKSource;
 1152              		.loc 1 1092 0
 1153 0370 024B     		ldr	r3, .L114	@ tmp113,
1093:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 1154              		.loc 1 1093 0
 1155              		@ sp needed	@
1092:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->BDCR |= RCC_RTCCLKSource;
 1156              		.loc 1 1092 0
 1157 0372 1A6A     		ldr	r2, [r3, #32]	@ D.5399, MEM[(struct RCC_TypeDef *)1073876992B].BDCR
 1158 0374 1043     		orr	r0, r2	@ D.5399, D.5399
 1159              	.LVL77:
 1160 0376 1862     		str	r0, [r3, #32]	@ D.5399, MEM[(struct RCC_TypeDef *)1073876992B].BDCR
 1161              		.loc 1 1093 0
 1162 0378 7047     		bx	lr
 1163              	.L115:
 1164 037a C046     		.align	2
 1165              	.L114:
 1166 037c 00100240 		.word	1073876992
 1167              		.cfi_endproc
 1168              	.LFE57:
 1169              		.size	RCC_RTCCLKConfig, .-RCC_RTCCLKConfig
 1170              		.align	1
 1171              		.global	RCC_RTCCLKCmd
 1172              		.code	16
 1173              		.thumb_func
 1174              		.type	RCC_RTCCLKCmd, %function
 1175              	RCC_RTCCLKCmd:
 1176              	.LFB58:
1094:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1095:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 42


1096:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Enables or disables the RTC clock.
1097:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note   This function must be used only after the RTC clock source was selected
1098:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         using the RCC_RTCCLKConfig function.
1099:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  NewState: new state of the RTC clock.
1100:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
1101:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
1102:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
1103:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
1104:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 1177              		.loc 1 1104 0
 1178              		.cfi_startproc
 1179              	.LVL78:
 1180 0380 054B     		ldr	r3, .L120	@ tmp121,
1105:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
1106:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1107:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
1108:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
1109:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1110:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->BDCR |= RCC_BDCR_RTCEN;
 1181              		.loc 1 1110 0
 1182 0382 196A     		ldr	r1, [r3, #32]	@ D.5402,
1108:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
 1183              		.loc 1 1108 0
 1184 0384 0028     		cmp	r0, #0	@ NewState,
 1185 0386 03D0     		beq	.L117	@,
 1186              		.loc 1 1110 0
 1187 0388 8022     		mov	r2, #128	@ tmp122,
 1188 038a 1202     		lsl	r2, r2, #8	@ tmp116, tmp122,
 1189 038c 0A43     		orr	r2, r1	@ D.5402, D.5402
 1190 038e 01E0     		b	.L119	@
 1191              	.L117:
1111:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1112:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else
1113:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1114:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->BDCR &= ~RCC_BDCR_RTCEN;
 1192              		.loc 1 1114 0
 1193 0390 024A     		ldr	r2, .L120+4	@ tmp119,
 1194 0392 0A40     		and	r2, r1	@ D.5402, D.5402
 1195              	.L119:
 1196 0394 1A62     		str	r2, [r3, #32]	@ D.5402,
1115:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1116:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 1197              		.loc 1 1116 0
 1198              		@ sp needed	@
 1199 0396 7047     		bx	lr
 1200              	.L121:
 1201              		.align	2
 1202              	.L120:
 1203 0398 00100240 		.word	1073876992
 1204 039c FF7FFFFF 		.word	-32769
 1205              		.cfi_endproc
 1206              	.LFE58:
 1207              		.size	RCC_RTCCLKCmd, .-RCC_RTCCLKCmd
 1208              		.align	1
 1209              		.global	RCC_BackupResetCmd
 1210              		.code	16
 1211              		.thumb_func
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 43


 1212              		.type	RCC_BackupResetCmd, %function
 1213              	RCC_BackupResetCmd:
 1214              	.LFB59:
1117:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1118:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
1119:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1120:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note   This function resets the RTC peripheral (including the backup registers)
1121:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         and the RTC clock source selection in RCC_BDCR register.
1122:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1123:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
1124:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
1125:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
1126:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1127:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 1215              		.loc 1 1127 0
 1216              		.cfi_startproc
 1217              	.LVL79:
 1218 03a0 054B     		ldr	r3, .L126	@ tmp121,
1128:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
1129:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1130:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
1131:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
1132:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1133:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->BDCR |= RCC_BDCR_BDRST;
 1219              		.loc 1 1133 0
 1220 03a2 196A     		ldr	r1, [r3, #32]	@ D.5405,
1131:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
 1221              		.loc 1 1131 0
 1222 03a4 0028     		cmp	r0, #0	@ NewState,
 1223 03a6 03D0     		beq	.L123	@,
 1224              		.loc 1 1133 0
 1225 03a8 8022     		mov	r2, #128	@ tmp122,
 1226 03aa 5202     		lsl	r2, r2, #9	@ tmp116, tmp122,
 1227 03ac 0A43     		orr	r2, r1	@ D.5405, D.5405
 1228 03ae 01E0     		b	.L125	@
 1229              	.L123:
1134:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1135:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else
1136:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1137:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->BDCR &= ~RCC_BDCR_BDRST;
 1230              		.loc 1 1137 0
 1231 03b0 024A     		ldr	r2, .L126+4	@ tmp119,
 1232 03b2 0A40     		and	r2, r1	@ D.5405, D.5405
 1233              	.L125:
 1234 03b4 1A62     		str	r2, [r3, #32]	@ D.5405,
1138:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1139:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 1235              		.loc 1 1139 0
 1236              		@ sp needed	@
 1237 03b6 7047     		bx	lr
 1238              	.L127:
 1239              		.align	2
 1240              	.L126:
 1241 03b8 00100240 		.word	1073876992
 1242 03bc FFFFFEFF 		.word	-65537
 1243              		.cfi_endproc
 1244              	.LFE59:
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 44


 1245              		.size	RCC_BackupResetCmd, .-RCC_BackupResetCmd
 1246              		.align	1
 1247              		.global	RCC_AHBPeriphClockCmd
 1248              		.code	16
 1249              		.thumb_func
 1250              		.type	RCC_AHBPeriphClockCmd, %function
 1251              	RCC_AHBPeriphClockCmd:
 1252              	.LFB60:
1140:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1141:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
1142:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Enables or disables the AHB peripheral clock.
1143:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1144:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1145:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         using it.    
1146:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to gates its clock.
1147:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be any combination of the following values:
1148:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_AHBPeriph_GPIOA:         GPIOA clock
1149:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_AHBPeriph_GPIOB:         GPIOB clock
1150:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_AHBPeriph_GPIOC:         GPIOC clock
1151:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_AHBPeriph_GPIOD:         GPIOD clock
1152:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_AHBPeriph_GPIOF:         GPIOF clock
1153:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_AHBPeriph_TS:            TS clock
1154:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_AHBPeriph_CRC:           CRC clock
1155:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_AHBPeriph_FLITF: (has effect only when the Flash memory is in power down m
1156:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_AHBPeriph_SRAM:          SRAM clock
1157:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_AHBPeriph_DMA1:          DMA1 clock
1158:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1159:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
1160:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
1161:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
1162:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1163:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 1253              		.loc 1 1163 0
 1254              		.cfi_startproc
 1255              	.LVL80:
 1256 03c0 044B     		ldr	r3, .L131	@ tmp122,
1164:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
1165:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
1166:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1167:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
1168:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
1169:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1170:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->AHBENR |= RCC_AHBPeriph;
 1257              		.loc 1 1170 0
 1258 03c2 5A69     		ldr	r2, [r3, #20]	@ D.5408,
1168:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
 1259              		.loc 1 1168 0
 1260 03c4 0029     		cmp	r1, #0	@ NewState,
 1261 03c6 02D0     		beq	.L129	@,
 1262              		.loc 1 1170 0
 1263 03c8 1043     		orr	r0, r2	@ D.5408, D.5408
 1264              	.LVL81:
 1265 03ca 5861     		str	r0, [r3, #20]	@ D.5408, MEM[(struct RCC_TypeDef *)1073876992B].AHBENR
 1266 03cc 01E0     		b	.L128	@
 1267              	.LVL82:
 1268              	.L129:
1171:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 45


1172:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else
1173:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1174:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->AHBENR &= ~RCC_AHBPeriph;
 1269              		.loc 1 1174 0
 1270 03ce 8243     		bic	r2, r0	@ D.5408, RCC_AHBPeriph
 1271 03d0 5A61     		str	r2, [r3, #20]	@ D.5408, MEM[(struct RCC_TypeDef *)1073876992B].AHBENR
 1272              	.LVL83:
 1273              	.L128:
1175:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1176:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 1274              		.loc 1 1176 0
 1275              		@ sp needed	@
 1276 03d2 7047     		bx	lr
 1277              	.L132:
 1278              		.align	2
 1279              	.L131:
 1280 03d4 00100240 		.word	1073876992
 1281              		.cfi_endproc
 1282              	.LFE60:
 1283              		.size	RCC_AHBPeriphClockCmd, .-RCC_AHBPeriphClockCmd
 1284              		.align	1
 1285              		.global	RCC_APB2PeriphClockCmd
 1286              		.code	16
 1287              		.thumb_func
 1288              		.type	RCC_APB2PeriphClockCmd, %function
 1289              	RCC_APB2PeriphClockCmd:
 1290              	.LFB61:
1177:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1178:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
1179:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1180:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1181:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1182:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         using it.
1183:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1184:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be any combination of the following values:
1185:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_APB2Periph_SYSCFG:      SYSCFG clock
1186:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_APB2Periph_ADC1:        ADC1 clock
1187:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_APB2Periph_TIM1:        TIM1 clock
1188:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_APB2Periph_SPI1:        SPI1 clock
1189:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_APB2Periph_USART1:      USART1 clock
1190:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_APB2Periph_TIM15:       TIM15 clock
1191:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_APB2Periph_TIM16:       TIM16 clock
1192:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_APB2Periph_TIM17:       TIM17 clock
1193:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_APB2Periph_DBGMCU:      DBGMCU clock
1194:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1195:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
1196:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
1197:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
1198:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1199:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 1291              		.loc 1 1199 0
 1292              		.cfi_startproc
 1293              	.LVL84:
 1294 03d8 044B     		ldr	r3, .L136	@ tmp122,
1200:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
1201:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1202:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 46


1203:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1204:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
1205:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1206:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 1295              		.loc 1 1206 0
 1296 03da 9A69     		ldr	r2, [r3, #24]	@ D.5411,
1204:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
 1297              		.loc 1 1204 0
 1298 03dc 0029     		cmp	r1, #0	@ NewState,
 1299 03de 02D0     		beq	.L134	@,
 1300              		.loc 1 1206 0
 1301 03e0 1043     		orr	r0, r2	@ D.5411, D.5411
 1302              	.LVL85:
 1303 03e2 9861     		str	r0, [r3, #24]	@ D.5411, MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR
 1304 03e4 01E0     		b	.L133	@
 1305              	.LVL86:
 1306              	.L134:
1207:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1208:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else
1209:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1210:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
 1307              		.loc 1 1210 0
 1308 03e6 8243     		bic	r2, r0	@ D.5411, RCC_APB2Periph
 1309 03e8 9A61     		str	r2, [r3, #24]	@ D.5411, MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR
 1310              	.LVL87:
 1311              	.L133:
1211:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1212:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 1312              		.loc 1 1212 0
 1313              		@ sp needed	@
 1314 03ea 7047     		bx	lr
 1315              	.L137:
 1316              		.align	2
 1317              	.L136:
 1318 03ec 00100240 		.word	1073876992
 1319              		.cfi_endproc
 1320              	.LFE61:
 1321              		.size	RCC_APB2PeriphClockCmd, .-RCC_APB2PeriphClockCmd
 1322              		.align	1
 1323              		.global	RCC_APB1PeriphClockCmd
 1324              		.code	16
 1325              		.thumb_func
 1326              		.type	RCC_APB1PeriphClockCmd, %function
 1327              	RCC_APB1PeriphClockCmd:
 1328              	.LFB62:
1213:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1214:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
1215:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1216:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1217:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1218:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         using it.
1219:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1220:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be any combination of the following values:
1221:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_TIM2:      TIM2 clock
1222:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_TIM3:      TIM3 clock
1223:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_TIM6:      TIM6 clock
1224:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_TIM14:     TIM14 clock
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 47


1225:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_WWDG:      WWDG clock
1226:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_SPI2:      SPI2 clock
1227:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_USART2:    USART2 clock
1228:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_I2C1:      I2C1 clock
1229:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_I2C2:      I2C2 clock
1230:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_PWR:       PWR clock
1231:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_DAC:       DAC clock
1232:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_CEC:       CEC clock                               
1233:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1234:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
1235:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
1236:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
1237:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1238:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 1329              		.loc 1 1238 0
 1330              		.cfi_startproc
 1331              	.LVL88:
 1332 03f0 044B     		ldr	r3, .L141	@ tmp122,
1239:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
1240:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1241:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1242:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1243:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
1244:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1245:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 1333              		.loc 1 1245 0
 1334 03f2 DA69     		ldr	r2, [r3, #28]	@ D.5414,
1243:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
 1335              		.loc 1 1243 0
 1336 03f4 0029     		cmp	r1, #0	@ NewState,
 1337 03f6 02D0     		beq	.L139	@,
 1338              		.loc 1 1245 0
 1339 03f8 1043     		orr	r0, r2	@ D.5414, D.5414
 1340              	.LVL89:
 1341 03fa D861     		str	r0, [r3, #28]	@ D.5414, MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR
 1342 03fc 01E0     		b	.L138	@
 1343              	.LVL90:
 1344              	.L139:
1246:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1247:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else
1248:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1249:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
 1345              		.loc 1 1249 0
 1346 03fe 8243     		bic	r2, r0	@ D.5414, RCC_APB1Periph
 1347 0400 DA61     		str	r2, [r3, #28]	@ D.5414, MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR
 1348              	.LVL91:
 1349              	.L138:
1250:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1251:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 1350              		.loc 1 1251 0
 1351              		@ sp needed	@
 1352 0402 7047     		bx	lr
 1353              	.L142:
 1354              		.align	2
 1355              	.L141:
 1356 0404 00100240 		.word	1073876992
 1357              		.cfi_endproc
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 48


 1358              	.LFE62:
 1359              		.size	RCC_APB1PeriphClockCmd, .-RCC_APB1PeriphClockCmd
 1360              		.align	1
 1361              		.global	RCC_AHBPeriphResetCmd
 1362              		.code	16
 1363              		.thumb_func
 1364              		.type	RCC_AHBPeriphResetCmd, %function
 1365              	RCC_AHBPeriphResetCmd:
 1366              	.LFB63:
1252:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1253:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
1254:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Forces or releases AHB peripheral reset.
1255:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to reset.
1256:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be any combination of the following values:
1257:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_AHBPeriph_GPIOA:         GPIOA clock
1258:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_AHBPeriph_GPIOB:         GPIOB clock
1259:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_AHBPeriph_GPIOC:         GPIOC clock
1260:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_AHBPeriph_GPIOD:         GPIOD clock
1261:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_AHBPeriph_GPIOF:         GPIOF clock
1262:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_AHBPeriph_TS:            TS clock
1263:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1264:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
1265:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
1266:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
1267:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1268:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 1367              		.loc 1 1268 0
 1368              		.cfi_startproc
 1369              	.LVL92:
 1370 0408 044B     		ldr	r3, .L146	@ tmp122,
1269:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
1270:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_AHB_RST_PERIPH(RCC_AHBPeriph));
1271:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1272:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1273:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
1274:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1275:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->AHBRSTR |= RCC_AHBPeriph;
 1371              		.loc 1 1275 0
 1372 040a 9A6A     		ldr	r2, [r3, #40]	@ D.5417,
1273:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
 1373              		.loc 1 1273 0
 1374 040c 0029     		cmp	r1, #0	@ NewState,
 1375 040e 02D0     		beq	.L144	@,
 1376              		.loc 1 1275 0
 1377 0410 1043     		orr	r0, r2	@ D.5417, D.5417
 1378              	.LVL93:
 1379 0412 9862     		str	r0, [r3, #40]	@ D.5417, MEM[(struct RCC_TypeDef *)1073876992B].AHBRSTR
 1380 0414 01E0     		b	.L143	@
 1381              	.LVL94:
 1382              	.L144:
1276:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1277:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else
1278:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1279:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->AHBRSTR &= ~RCC_AHBPeriph;
 1383              		.loc 1 1279 0
 1384 0416 8243     		bic	r2, r0	@ D.5417, RCC_AHBPeriph
 1385 0418 9A62     		str	r2, [r3, #40]	@ D.5417, MEM[(struct RCC_TypeDef *)1073876992B].AHBRSTR
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 49


 1386              	.LVL95:
 1387              	.L143:
1280:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1281:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 1388              		.loc 1 1281 0
 1389              		@ sp needed	@
 1390 041a 7047     		bx	lr
 1391              	.L147:
 1392              		.align	2
 1393              	.L146:
 1394 041c 00100240 		.word	1073876992
 1395              		.cfi_endproc
 1396              	.LFE63:
 1397              		.size	RCC_AHBPeriphResetCmd, .-RCC_AHBPeriphResetCmd
 1398              		.align	1
 1399              		.global	RCC_APB2PeriphResetCmd
 1400              		.code	16
 1401              		.thumb_func
 1402              		.type	RCC_APB2PeriphResetCmd, %function
 1403              	RCC_APB2PeriphResetCmd:
 1404              	.LFB64:
1282:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1283:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
1284:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1285:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1286:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be any combination of the following values:
1287:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_APB2Periph_SYSCFG:      SYSCFG clock
1288:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_APB2Periph_ADC1:        ADC1 clock
1289:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_APB2Periph_TIM1:        TIM1 clock
1290:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_APB2Periph_SPI1:        SPI1 clock
1291:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_APB2Periph_USART1:      USART1 clock
1292:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_APB2Periph_TIM15:       TIM15 clock
1293:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_APB2Periph_TIM16:       TIM16 clock
1294:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_APB2Periph_TIM17:       TIM17 clock
1295:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_APB2Periph_DBGMCU:      DBGMCU clock
1296:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1297:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
1298:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
1299:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
1300:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1301:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 1405              		.loc 1 1301 0
 1406              		.cfi_startproc
 1407              	.LVL96:
 1408 0420 044B     		ldr	r3, .L151	@ tmp122,
1302:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
1303:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1304:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1305:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1306:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
1307:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1308:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 1409              		.loc 1 1308 0
 1410 0422 DA68     		ldr	r2, [r3, #12]	@ D.5420,
1306:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
 1411              		.loc 1 1306 0
 1412 0424 0029     		cmp	r1, #0	@ NewState,
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 50


 1413 0426 02D0     		beq	.L149	@,
 1414              		.loc 1 1308 0
 1415 0428 1043     		orr	r0, r2	@ D.5420, D.5420
 1416              	.LVL97:
 1417 042a D860     		str	r0, [r3, #12]	@ D.5420, MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR
 1418 042c 01E0     		b	.L148	@
 1419              	.LVL98:
 1420              	.L149:
1309:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1310:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else
1311:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1312:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
 1421              		.loc 1 1312 0
 1422 042e 8243     		bic	r2, r0	@ D.5420, RCC_APB2Periph
 1423 0430 DA60     		str	r2, [r3, #12]	@ D.5420, MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR
 1424              	.LVL99:
 1425              	.L148:
1313:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1314:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 1426              		.loc 1 1314 0
 1427              		@ sp needed	@
 1428 0432 7047     		bx	lr
 1429              	.L152:
 1430              		.align	2
 1431              	.L151:
 1432 0434 00100240 		.word	1073876992
 1433              		.cfi_endproc
 1434              	.LFE64:
 1435              		.size	RCC_APB2PeriphResetCmd, .-RCC_APB2PeriphResetCmd
 1436              		.align	1
 1437              		.global	RCC_APB1PeriphResetCmd
 1438              		.code	16
 1439              		.thumb_func
 1440              		.type	RCC_APB1PeriphResetCmd, %function
 1441              	RCC_APB1PeriphResetCmd:
 1442              	.LFB65:
1315:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1316:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
1317:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1318:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1319:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be any combination of the following values:
1320:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_TIM2:      TIM2 clock
1321:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_TIM3:      TIM3 clock
1322:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_TIM6:      TIM6 clock
1323:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_TIM14:     TIM14 clock
1324:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_WWDG:      WWDG clock
1325:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_SPI2:      SPI2 clock
1326:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_USART2:    USART2 clock
1327:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_I2C1:      I2C1 clock
1328:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_I2C2:      I2C2 clock
1329:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_PWR:       PWR clock
1330:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_DAC:       DAC clock
1331:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *           @arg RCC_APB1Periph_CEC:       CEC clock
1332:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1333:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
1334:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
1335:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 51


1336:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1337:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 1443              		.loc 1 1337 0
 1444              		.cfi_startproc
 1445              	.LVL100:
 1446 0438 044B     		ldr	r3, .L156	@ tmp122,
1338:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
1339:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1340:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1341:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1342:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
1343:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1344:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 1447              		.loc 1 1344 0
 1448 043a 1A69     		ldr	r2, [r3, #16]	@ D.5423,
1342:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
 1449              		.loc 1 1342 0
 1450 043c 0029     		cmp	r1, #0	@ NewState,
 1451 043e 02D0     		beq	.L154	@,
 1452              		.loc 1 1344 0
 1453 0440 1043     		orr	r0, r2	@ D.5423, D.5423
 1454              	.LVL101:
 1455 0442 1861     		str	r0, [r3, #16]	@ D.5423, MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR
 1456 0444 01E0     		b	.L153	@
 1457              	.LVL102:
 1458              	.L154:
1345:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1346:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else
1347:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1348:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
 1459              		.loc 1 1348 0
 1460 0446 8243     		bic	r2, r0	@ D.5423, RCC_APB1Periph
 1461 0448 1A61     		str	r2, [r3, #16]	@ D.5423, MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR
 1462              	.LVL103:
 1463              	.L153:
1349:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1350:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 1464              		.loc 1 1350 0
 1465              		@ sp needed	@
 1466 044a 7047     		bx	lr
 1467              	.L157:
 1468              		.align	2
 1469              	.L156:
 1470 044c 00100240 		.word	1073876992
 1471              		.cfi_endproc
 1472              	.LFE65:
 1473              		.size	RCC_APB1PeriphResetCmd, .-RCC_APB1PeriphResetCmd
 1474              		.align	1
 1475              		.global	RCC_ITConfig
 1476              		.code	16
 1477              		.thumb_func
 1478              		.type	RCC_ITConfig, %function
 1479              	RCC_ITConfig:
 1480              	.LFB66:
1351:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1352:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
1353:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @}
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 52


1354:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
1355:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1356:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /** @defgroup RCC_Group4 Interrupts and flags management functions
1357:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****  *  @brief   Interrupts and flags management functions 
1358:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****  *
1359:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** @verbatim
1360:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****  ===============================================================================
1361:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****              ##### Interrupts and flags management functions #####
1362:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****  ===============================================================================
1363:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** @endverbatim
1364:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @{
1365:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
1366:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1367:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
1368:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
1369:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @note   The CSS interrupt doesn't have an enable bit; once the CSS is enabled
1370:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         and if the HSE clock fails, the CSS interrupt occurs and an NMI is
1371:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         automatically generated. The NMI will be executed indefinitely, and 
1372:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         since NMI has higher priority than any other IRQ (and main program)
1373:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         the application will be stacked in the NMI ISR unless the CSS interrupt
1374:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         pending bit is cleared.
1375:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
1376:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be any combination of the following values:
1377:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *              @arg RCC_IT_LSIRDY: LSI ready interrupt
1378:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *              @arg RCC_IT_LSERDY: LSE ready interrupt
1379:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *              @arg RCC_IT_HSIRDY: HSI ready interrupt
1380:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *              @arg RCC_IT_HSERDY: HSE ready interrupt
1381:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *              @arg RCC_IT_PLLRDY: PLL ready interrupt
1382:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *              @arg RCC_IT_HSI14RDY: HSI14 ready interrupt
1383:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
1384:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
1385:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
1386:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
1387:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
1388:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 1481              		.loc 1 1388 0
 1482              		.cfi_startproc
 1483              	.LVL104:
 1484 0450 044B     		ldr	r3, .L161	@ tmp132,
1389:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
1390:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
1391:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1392:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
1393:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
1394:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1395:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     /* Perform Byte access to RCC_CIR[13:8] bits to enable the selected interrupts */
1396:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE1_ADDRESS |= RCC_IT;
 1485              		.loc 1 1396 0
 1486 0452 1A78     		ldrb	r2, [r3]	@ MEM[(volatile uint8_t *)1073877001B],
1393:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (NewState != DISABLE)
 1487              		.loc 1 1393 0
 1488 0454 0029     		cmp	r1, #0	@ NewState,
 1489 0456 02D0     		beq	.L159	@,
 1490              		.loc 1 1396 0
 1491 0458 1043     		orr	r0, r2	@ D.5426, MEM[(volatile uint8_t *)1073877001B]
 1492              	.LVL105:
 1493 045a 1870     		strb	r0, [r3]	@ D.5426, MEM[(volatile uint8_t *)1073877001B]
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 53


 1494 045c 01E0     		b	.L158	@
 1495              	.LVL106:
 1496              	.L159:
1397:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1398:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else
1399:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1400:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     /* Perform Byte access to RCC_CIR[13:8] bits to disable the selected interrupts */
1401:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE1_ADDRESS &= (uint8_t)~RCC_IT;
 1497              		.loc 1 1401 0
 1498 045e 8243     		bic	r2, r0	@ D.5426, RCC_IT
 1499 0460 1A70     		strb	r2, [r3]	@ D.5426, MEM[(volatile uint8_t *)1073877001B]
 1500              	.LVL107:
 1501              	.L158:
1402:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1403:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 1502              		.loc 1 1403 0
 1503              		@ sp needed	@
 1504 0462 7047     		bx	lr
 1505              	.L162:
 1506              		.align	2
 1507              	.L161:
 1508 0464 09100240 		.word	1073877001
 1509              		.cfi_endproc
 1510              	.LFE66:
 1511              		.size	RCC_ITConfig, .-RCC_ITConfig
 1512              		.align	1
 1513              		.global	RCC_GetFlagStatus
 1514              		.code	16
 1515              		.thumb_func
 1516              		.type	RCC_GetFlagStatus, %function
 1517              	RCC_GetFlagStatus:
 1518              	.LFB67:
1404:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1405:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
1406:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1407:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1408:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be one of the following values:
1409:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready  
1410:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1411:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_FLAG_PLLRDY: PLL clock ready
1412:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1413:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1414:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_FLAG_OBLRST: Option Byte Loader (OBL) reset 
1415:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_FLAG_PINRST: Pin reset
1416:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_FLAG_V18PWRRSTF:  V1.8 power domain reset  
1417:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_FLAG_PORRST: POR/PDR reset
1418:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_FLAG_SFTRST: Software reset
1419:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1420:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1421:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_FLAG_LPWRRST: Low Power reset
1422:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_FLAG_HSI14RDY: HSI14 oscillator clock ready  
1423:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
1424:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
1425:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1426:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 1519              		.loc 1 1426 0
 1520              		.cfi_startproc
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 54


 1521              	.LVL108:
1427:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   uint32_t tmp = 0;
1428:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   uint32_t statusreg = 0;
1429:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   FlagStatus bitstatus = RESET;
1430:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1431:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
1432:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
1433:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1434:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Get the RCC register index */
1435:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmp = RCC_FLAG >> 5;
 1522              		.loc 1 1435 0
 1523 0468 4109     		lsr	r1, r0, #5	@ tmp, RCC_FLAG,
 1524              	.LVL109:
 1525 046a 0A4A     		ldr	r2, .L168	@ tmp133,
1436:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1437:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (tmp == 0)               /* The flag to check is in CR register */
 1526              		.loc 1 1437 0
 1527 046c 01D1     		bne	.L164	@,
1438:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1439:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     statusreg = RCC->CR;
 1528              		.loc 1 1439 0
 1529 046e 1368     		ldr	r3, [r2]	@ statusreg, MEM[(struct RCC_TypeDef *)1073876992B].CR
 1530              	.LVL110:
 1531 0470 08E0     		b	.L165	@
 1532              	.LVL111:
 1533              	.L164:
1440:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1441:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else if (tmp == 1)          /* The flag to check is in BDCR register */
 1534              		.loc 1 1441 0
 1535 0472 0129     		cmp	r1, #1	@ tmp,
 1536 0474 01D1     		bne	.L166	@,
1442:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1443:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     statusreg = RCC->BDCR;
 1537              		.loc 1 1443 0
 1538 0476 136A     		ldr	r3, [r2, #32]	@ statusreg, MEM[(struct RCC_TypeDef *)1073876992B].BDCR
 1539              	.LVL112:
 1540 0478 04E0     		b	.L165	@
 1541              	.LVL113:
 1542              	.L166:
1444:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1445:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else if (tmp == 2)          /* The flag to check is in CSR register */
 1543              		.loc 1 1445 0
 1544 047a 0229     		cmp	r1, #2	@ tmp,
 1545 047c 01D1     		bne	.L167	@,
1446:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1447:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     statusreg = RCC->CSR;
 1546              		.loc 1 1447 0
 1547 047e 536A     		ldr	r3, [r2, #36]	@ statusreg, MEM[(struct RCC_TypeDef *)1073876992B].CSR
 1548              	.LVL114:
 1549 0480 00E0     		b	.L165	@
 1550              	.LVL115:
 1551              	.L167:
1448:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1449:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else                        /* The flag to check is in CR2 register */
1450:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1451:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     statusreg = RCC->CR2;
 1552              		.loc 1 1451 0
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 55


 1553 0482 536B     		ldr	r3, [r2, #52]	@ statusreg, MEM[(struct RCC_TypeDef *)1073876992B].CR2
 1554              	.LVL116:
 1555              	.L165:
1452:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }    
1453:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1454:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Get the flag position */
1455:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   tmp = RCC_FLAG & FLAG_MASK;
1456:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1457:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 1556              		.loc 1 1457 0
 1557 0484 1F22     		mov	r2, #31	@ tmp127,
 1558 0486 1040     		and	r0, r2	@ tmp.4, tmp127
 1559              	.LVL117:
 1560 0488 C340     		lsr	r3, r3, r0	@ statusreg, statusreg, tmp.4
 1561              	.LVL118:
 1562 048a 181C     		mov	r0, r3	@ D.5431, statusreg
1458:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1459:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     bitstatus = SET;
1460:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1461:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else
1462:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1463:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     bitstatus = RESET;
1464:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1465:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Return the flag status */
1466:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   return bitstatus;
 1563              		.loc 1 1466 0
 1564 048c 0122     		mov	r2, #1	@ tmp131,
 1565 048e 1040     		and	r0, r2	@ D.5432, tmp131
1467:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 1566              		.loc 1 1467 0
 1567              		@ sp needed	@
 1568 0490 7047     		bx	lr
 1569              	.L169:
 1570 0492 C046     		.align	2
 1571              	.L168:
 1572 0494 00100240 		.word	1073876992
 1573              		.cfi_endproc
 1574              	.LFE67:
 1575              		.size	RCC_GetFlagStatus, .-RCC_GetFlagStatus
 1576              		.align	1
 1577              		.global	RCC_WaitForHSEStartUp
 1578              		.code	16
 1579              		.thumb_func
 1580              		.type	RCC_WaitForHSEStartUp, %function
 1581              	RCC_WaitForHSEStartUp:
 1582              	.LFB34:
 223:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 1583              		.loc 1 223 0
 1584              		.cfi_startproc
 1585 0498 07B5     		push	{r0, r1, r2, lr}	@
 1586              	.LCFI2:
 1587              		.cfi_def_cfa_offset 16
 1588              		.cfi_offset 0, -16
 1589              		.cfi_offset 1, -12
 1590              		.cfi_offset 2, -8
 1591              		.cfi_offset 14, -4
 224:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   __IO uint32_t StartUpCounter = 0;
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 56


 1592              		.loc 1 224 0
 1593 049a 0023     		mov	r3, #0	@ tmp118,
 1594 049c 0193     		str	r3, [sp, #4]	@ tmp118, StartUpCounter
 1595              	.LVL119:
 1596              	.L172:
 231:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 1597              		.loc 1 231 0 discriminator 1
 1598 049e 1120     		mov	r0, #17	@,
 1599 04a0 FFF7FEFF 		bl	RCC_GetFlagStatus	@
 1600              	.LVL120:
 232:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     StartUpCounter++;  
 1601              		.loc 1 232 0 discriminator 1
 1602 04a4 019B     		ldr	r3, [sp, #4]	@ StartUpCounter.0, StartUpCounter
 1603 04a6 0133     		add	r3, r3, #1	@ StartUpCounter.1,
 1604 04a8 0193     		str	r3, [sp, #4]	@ StartUpCounter.1, StartUpCounter
 233:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 1605              		.loc 1 233 0 discriminator 1
 1606 04aa 019A     		ldr	r2, [sp, #4]	@ StartUpCounter.2, StartUpCounter
 1607 04ac A023     		mov	r3, #160	@ tmp128,
 1608 04ae DB00     		lsl	r3, r3, #3	@ tmp121, tmp128,
 1609 04b0 9A42     		cmp	r2, r3	@ StartUpCounter.2, tmp121
 1610 04b2 01D0     		beq	.L171	@,
 1611 04b4 0028     		cmp	r0, #0	@ tmp119,
 1612 04b6 F2D0     		beq	.L172	@,
 1613              	.L171:
 235:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 1614              		.loc 1 235 0
 1615 04b8 1120     		mov	r0, #17	@,
 1616              	.LVL121:
 1617 04ba FFF7FEFF 		bl	RCC_GetFlagStatus	@
 1618              	.LVL122:
 1619 04be 431E     		sub	r3, r0, #1	@ tmp126, tmp122
 1620 04c0 9841     		sbc	r0, r0, r3	@ tmp125, tmp122, tmp126
 1621              	.LVL123:
 243:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   return (status);
 1622              		.loc 1 243 0
 1623 04c2 C0B2     		uxtb	r0, r0	@ D.5436, tmp125
 244:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 1624              		.loc 1 244 0
 1625              		@ sp needed	@
 1626 04c4 0EBD     		pop	{r1, r2, r3, pc}
 1627              		.cfi_endproc
 1628              	.LFE34:
 1629              		.size	RCC_WaitForHSEStartUp, .-RCC_WaitForHSEStartUp
 1630              		.align	1
 1631              		.global	RCC_ClearFlag
 1632              		.code	16
 1633              		.thumb_func
 1634              		.type	RCC_ClearFlag, %function
 1635              	RCC_ClearFlag:
 1636              	.LFB68:
1468:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1469:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
1470:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Clears the RCC reset flags.
1471:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         The reset flags are: RCC_FLAG_OBLRST, RCC_FLAG_PINRST, RCC_FLAG_V18PWRRSTF,
1472:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST,
1473:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         RCC_FLAG_LPWRRST.
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 57


1474:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  None
1475:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
1476:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
1477:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_ClearFlag(void)
1478:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 1637              		.loc 1 1478 0
 1638              		.cfi_startproc
1479:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1480:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   RCC->CSR |= RCC_CSR_RMVF;
 1639              		.loc 1 1480 0
 1640 04c6 034B     		ldr	r3, .L174	@ tmp112,
 1641 04c8 8022     		mov	r2, #128	@ tmp115,
 1642 04ca 596A     		ldr	r1, [r3, #36]	@ D.5440, MEM[(struct RCC_TypeDef *)1073876992B].CSR
 1643 04cc 5204     		lsl	r2, r2, #17	@ tmp113, tmp115,
 1644 04ce 0A43     		orr	r2, r1	@ D.5440, D.5440
 1645 04d0 5A62     		str	r2, [r3, #36]	@ D.5440, MEM[(struct RCC_TypeDef *)1073876992B].CSR
1481:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 1646              		.loc 1 1481 0
 1647              		@ sp needed	@
 1648 04d2 7047     		bx	lr
 1649              	.L175:
 1650              		.align	2
 1651              	.L174:
 1652 04d4 00100240 		.word	1073876992
 1653              		.cfi_endproc
 1654              	.LFE68:
 1655              		.size	RCC_ClearFlag, .-RCC_ClearFlag
 1656              		.align	1
 1657              		.global	RCC_GetITStatus
 1658              		.code	16
 1659              		.thumb_func
 1660              		.type	RCC_GetITStatus, %function
 1661              	RCC_GetITStatus:
 1662              	.LFB69:
1482:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1483:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
1484:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1485:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1486:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be one of the following values:
1487:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_IT_LSIRDY: LSI ready interrupt
1488:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_IT_LSERDY: LSE ready interrupt
1489:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_IT_HSIRDY: HSI ready interrupt
1490:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_IT_HSERDY: HSE ready interrupt
1491:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_IT_PLLRDY: PLL ready interrupt
1492:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_IT_HSI14RDY: HSI14 ready interrupt 
1493:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_IT_CSS: Clock Security System interrupt
1494:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1495:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
1496:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1497:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 1663              		.loc 1 1497 0
 1664              		.cfi_startproc
 1665              	.LVL124:
1498:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   ITStatus bitstatus = RESET;
1499:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
1500:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
1501:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 58


1502:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
1503:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the status of the specified RCC interrupt */
1504:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 1666              		.loc 1 1504 0
 1667 04d8 034B     		ldr	r3, .L177	@ tmp117,
1505:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1506:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     bitstatus = SET;
1507:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1508:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   else
1509:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   {
1510:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****     bitstatus = RESET;
1511:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   }
1512:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Return the RCC_IT status */
1513:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   return  bitstatus;
1514:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 1668              		.loc 1 1514 0
 1669              		@ sp needed	@
1504:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 1670              		.loc 1 1504 0
 1671 04da 9B68     		ldr	r3, [r3, #8]	@ D.5443, MEM[(struct RCC_TypeDef *)1073876992B].CIR
 1672              	.LVL125:
 1673 04dc 1840     		and	r0, r3	@ D.5443, D.5443
 1674              	.LVL126:
 1675 04de 431E     		sub	r3, r0, #1	@ tmp121, D.5443
 1676 04e0 9841     		sbc	r0, r0, r3	@ tmp120, D.5443, tmp121
1513:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   return  bitstatus;
 1677              		.loc 1 1513 0
 1678 04e2 C0B2     		uxtb	r0, r0	@ D.5444, tmp120
 1679              		.loc 1 1514 0
 1680 04e4 7047     		bx	lr
 1681              	.L178:
 1682 04e6 C046     		.align	2
 1683              	.L177:
 1684 04e8 00100240 		.word	1073876992
 1685              		.cfi_endproc
 1686              	.LFE69:
 1687              		.size	RCC_GetITStatus, .-RCC_GetITStatus
 1688              		.align	1
 1689              		.global	RCC_ClearITPendingBit
 1690              		.code	16
 1691              		.thumb_func
 1692              		.type	RCC_ClearITPendingBit, %function
 1693              	RCC_ClearITPendingBit:
 1694              	.LFB70:
1515:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** 
1516:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** /**
1517:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
1518:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1519:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *         This parameter can be any combination of the following values:
1520:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_IT_LSIRDY: LSI ready interrupt
1521:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_IT_LSERDY: LSE ready interrupt
1522:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_IT_HSIRDY: HSI ready interrupt
1523:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_IT_HSERDY: HSE ready interrupt
1524:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_IT_PLLRDY: PLL ready interrupt
1525:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_IT_HSI14RDY: HSI14 ready interrupt  
1526:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *             @arg RCC_IT_CSS: Clock Security System interrupt
1527:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   * @retval None
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 59


1528:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   */
1529:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1530:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** {
 1695              		.loc 1 1530 0
 1696              		.cfi_startproc
 1697              	.LVL127:
1531:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Check the parameters */
1532:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
1533:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   
1534:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1535:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****      pending bits */
1536:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *(__IO uint8_t *) CIR_BYTE2_ADDRESS = RCC_IT;
 1698              		.loc 1 1536 0
 1699 04ec 014B     		ldr	r3, .L180	@ tmp111,
1537:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c **** }
 1700              		.loc 1 1537 0
 1701              		@ sp needed	@
1536:../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_rcc.c ****   *(__IO uint8_t *) CIR_BYTE2_ADDRESS = RCC_IT;
 1702              		.loc 1 1536 0
 1703 04ee 1870     		strb	r0, [r3]	@ RCC_IT, MEM[(volatile uint8_t *)1073877002B]
 1704              		.loc 1 1537 0
 1705 04f0 7047     		bx	lr
 1706              	.L181:
 1707 04f2 C046     		.align	2
 1708              	.L180:
 1709 04f4 0A100240 		.word	1073877002
 1710              		.cfi_endproc
 1711              	.LFE70:
 1712              		.size	RCC_ClearITPendingBit, .-RCC_ClearITPendingBit
 1713              		.data
 1714              		.set	.LANCHOR0,. + 0
 1715              		.type	APBAHBPrescTable, %object
 1716              		.size	APBAHBPrescTable, 16
 1717              	APBAHBPrescTable:
 1718 0000 00       		.byte	0
 1719 0001 00       		.byte	0
 1720 0002 00       		.byte	0
 1721 0003 00       		.byte	0
 1722 0004 01       		.byte	1
 1723 0005 02       		.byte	2
 1724 0006 03       		.byte	3
 1725 0007 04       		.byte	4
 1726 0008 01       		.byte	1
 1727 0009 02       		.byte	2
 1728 000a 03       		.byte	3
 1729 000b 04       		.byte	4
 1730 000c 06       		.byte	6
 1731 000d 07       		.byte	7
 1732 000e 08       		.byte	8
 1733 000f 09       		.byte	9
 1734              		.text
 1735              	.Letext0:
 1736              		.file 2 "/Volumes/Data/torsten/dev/gcc-arm-none-eabi-4_8-2014q1/arm-none-eabi/include/machine/_def
 1737              		.file 3 "/Volumes/Data/torsten/dev/gcc-arm-none-eabi-4_8-2014q1/arm-none-eabi/include/stdint.h"
 1738              		.file 4 "../../STM32F0-Discovery_FW_V1.0.0/Libraries/CMSIS/ST/STM32F0xx/Include/stm32f0xx.h"
 1739              		.file 5 "../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0xx_StdPeriph_Driver/inc/stm32f0xx_rcc.
 1740              		.section	.debug_info,"",%progbits
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 60


 1741              	.Ldebug_info0:
 1742 0000 960A0000 		.4byte	0xa96
 1743 0004 0200     		.2byte	0x2
 1744 0006 00000000 		.4byte	.Ldebug_abbrev0
 1745 000a 04       		.byte	0x4
 1746 000b 01       		.uleb128 0x1
 1747 000c EC000000 		.4byte	.LASF117
 1748 0010 01       		.byte	0x1
 1749 0011 D4030000 		.4byte	.LASF118
 1750 0015 90000000 		.4byte	.LASF119
 1751 0019 00000000 		.4byte	.Ltext0
 1752 001d F8040000 		.4byte	.Letext0
 1753 0021 00000000 		.4byte	.Ldebug_line0
 1754 0025 02       		.uleb128 0x2
 1755 0026 01       		.byte	0x1
 1756 0027 06       		.byte	0x6
 1757 0028 EA060000 		.4byte	.LASF0
 1758 002c 03       		.uleb128 0x3
 1759 002d B8050000 		.4byte	.LASF3
 1760 0031 02       		.byte	0x2
 1761 0032 1C       		.byte	0x1c
 1762 0033 37000000 		.4byte	0x37
 1763 0037 02       		.uleb128 0x2
 1764 0038 01       		.byte	0x1
 1765 0039 08       		.byte	0x8
 1766 003a 73060000 		.4byte	.LASF1
 1767 003e 02       		.uleb128 0x2
 1768 003f 02       		.byte	0x2
 1769 0040 05       		.byte	0x5
 1770 0041 54050000 		.4byte	.LASF2
 1771 0045 03       		.uleb128 0x3
 1772 0046 84020000 		.4byte	.LASF4
 1773 004a 02       		.byte	0x2
 1774 004b 26       		.byte	0x26
 1775 004c 50000000 		.4byte	0x50
 1776 0050 02       		.uleb128 0x2
 1777 0051 02       		.byte	0x2
 1778 0052 07       		.byte	0x7
 1779 0053 F6060000 		.4byte	.LASF5
 1780 0057 02       		.uleb128 0x2
 1781 0058 04       		.byte	0x4
 1782 0059 05       		.byte	0x5
 1783 005a 5E050000 		.4byte	.LASF6
 1784 005e 03       		.uleb128 0x3
 1785 005f 98060000 		.4byte	.LASF7
 1786 0063 02       		.byte	0x2
 1787 0064 38       		.byte	0x38
 1788 0065 69000000 		.4byte	0x69
 1789 0069 02       		.uleb128 0x2
 1790 006a 04       		.byte	0x4
 1791 006b 07       		.byte	0x7
 1792 006c 05060000 		.4byte	.LASF8
 1793 0070 02       		.uleb128 0x2
 1794 0071 08       		.byte	0x8
 1795 0072 05       		.byte	0x5
 1796 0073 8E040000 		.4byte	.LASF9
 1797 0077 02       		.uleb128 0x2
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 61


 1798 0078 08       		.byte	0x8
 1799 0079 07       		.byte	0x7
 1800 007a 50020000 		.4byte	.LASF10
 1801 007e 04       		.uleb128 0x4
 1802 007f 04       		.byte	0x4
 1803 0080 05       		.byte	0x5
 1804 0081 696E7400 		.ascii	"int\000"
 1805 0085 02       		.uleb128 0x2
 1806 0086 04       		.byte	0x4
 1807 0087 07       		.byte	0x7
 1808 0088 C4000000 		.4byte	.LASF11
 1809 008c 03       		.uleb128 0x3
 1810 008d 56040000 		.4byte	.LASF12
 1811 0091 03       		.byte	0x3
 1812 0092 2A       		.byte	0x2a
 1813 0093 2C000000 		.4byte	0x2c
 1814 0097 03       		.uleb128 0x3
 1815 0098 17050000 		.4byte	.LASF13
 1816 009c 03       		.byte	0x3
 1817 009d 36       		.byte	0x36
 1818 009e 45000000 		.4byte	0x45
 1819 00a2 03       		.uleb128 0x3
 1820 00a3 08020000 		.4byte	.LASF14
 1821 00a7 03       		.byte	0x3
 1822 00a8 42       		.byte	0x42
 1823 00a9 5E000000 		.4byte	0x5e
 1824 00ad 02       		.uleb128 0x2
 1825 00ae 04       		.byte	0x4
 1826 00af 07       		.byte	0x7
 1827 00b0 FC050000 		.4byte	.LASF15
 1828 00b4 05       		.uleb128 0x5
 1829 00b5 A2000000 		.4byte	0xa2
 1830 00b9 06       		.uleb128 0x6
 1831 00ba 01       		.byte	0x1
 1832 00bb 04       		.byte	0x4
 1833 00bc DF       		.byte	0xdf
 1834 00bd CE000000 		.4byte	0xce
 1835 00c1 07       		.uleb128 0x7
 1836 00c2 75050000 		.4byte	.LASF16
 1837 00c6 00       		.sleb128 0
 1838 00c7 08       		.uleb128 0x8
 1839 00c8 53455400 		.ascii	"SET\000"
 1840 00cc 01       		.sleb128 1
 1841 00cd 00       		.byte	0
 1842 00ce 03       		.uleb128 0x3
 1843 00cf BE010000 		.4byte	.LASF17
 1844 00d3 04       		.byte	0x4
 1845 00d4 DF       		.byte	0xdf
 1846 00d5 B9000000 		.4byte	0xb9
 1847 00d9 03       		.uleb128 0x3
 1848 00da 1E030000 		.4byte	.LASF18
 1849 00de 04       		.byte	0x4
 1850 00df DF       		.byte	0xdf
 1851 00e0 B9000000 		.4byte	0xb9
 1852 00e4 06       		.uleb128 0x6
 1853 00e5 01       		.byte	0x1
 1854 00e6 04       		.byte	0x4
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 62


 1855 00e7 E1       		.byte	0xe1
 1856 00e8 F9000000 		.4byte	0xf9
 1857 00ec 07       		.uleb128 0x7
 1858 00ed A4030000 		.4byte	.LASF19
 1859 00f1 00       		.sleb128 0
 1860 00f2 07       		.uleb128 0x7
 1861 00f3 F5050000 		.4byte	.LASF20
 1862 00f7 01       		.sleb128 1
 1863 00f8 00       		.byte	0
 1864 00f9 03       		.uleb128 0x3
 1865 00fa D1000000 		.4byte	.LASF21
 1866 00fe 04       		.byte	0x4
 1867 00ff E1       		.byte	0xe1
 1868 0100 E4000000 		.4byte	0xe4
 1869 0104 06       		.uleb128 0x6
 1870 0105 01       		.byte	0x1
 1871 0106 04       		.byte	0x4
 1872 0107 E4       		.byte	0xe4
 1873 0108 19010000 		.4byte	0x119
 1874 010c 07       		.uleb128 0x7
 1875 010d 2F000000 		.4byte	.LASF22
 1876 0111 00       		.sleb128 0
 1877 0112 07       		.uleb128 0x7
 1878 0113 9C030000 		.4byte	.LASF23
 1879 0117 01       		.sleb128 1
 1880 0118 00       		.byte	0
 1881 0119 03       		.uleb128 0x3
 1882 011a 73010000 		.4byte	.LASF24
 1883 011e 04       		.byte	0x4
 1884 011f E4       		.byte	0xe4
 1885 0120 04010000 		.4byte	0x104
 1886 0124 09       		.uleb128 0x9
 1887 0125 38       		.byte	0x38
 1888 0126 04       		.byte	0x4
 1889 0127 D801     		.2byte	0x1d8
 1890 0129 FF010000 		.4byte	0x1ff
 1891 012d 0A       		.uleb128 0xa
 1892 012e 435200   		.ascii	"CR\000"
 1893 0131 04       		.byte	0x4
 1894 0132 DA01     		.2byte	0x1da
 1895 0134 B4000000 		.4byte	0xb4
 1896 0138 02       		.byte	0x2
 1897 0139 23       		.byte	0x23
 1898 013a 00       		.uleb128 0
 1899 013b 0B       		.uleb128 0xb
 1900 013c 91050000 		.4byte	.LASF25
 1901 0140 04       		.byte	0x4
 1902 0141 DB01     		.2byte	0x1db
 1903 0143 B4000000 		.4byte	0xb4
 1904 0147 02       		.byte	0x2
 1905 0148 23       		.byte	0x23
 1906 0149 04       		.uleb128 0x4
 1907 014a 0A       		.uleb128 0xa
 1908 014b 43495200 		.ascii	"CIR\000"
 1909 014f 04       		.byte	0x4
 1910 0150 DC01     		.2byte	0x1dc
 1911 0152 B4000000 		.4byte	0xb4
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 63


 1912 0156 02       		.byte	0x2
 1913 0157 23       		.byte	0x23
 1914 0158 08       		.uleb128 0x8
 1915 0159 0B       		.uleb128 0xb
 1916 015a 7C000000 		.4byte	.LASF26
 1917 015e 04       		.byte	0x4
 1918 015f DD01     		.2byte	0x1dd
 1919 0161 B4000000 		.4byte	0xb4
 1920 0165 02       		.byte	0x2
 1921 0166 23       		.byte	0x23
 1922 0167 0C       		.uleb128 0xc
 1923 0168 0B       		.uleb128 0xb
 1924 0169 93030000 		.4byte	.LASF27
 1925 016d 04       		.byte	0x4
 1926 016e DE01     		.2byte	0x1de
 1927 0170 B4000000 		.4byte	0xb4
 1928 0174 02       		.byte	0x2
 1929 0175 23       		.byte	0x23
 1930 0176 10       		.uleb128 0x10
 1931 0177 0B       		.uleb128 0xb
 1932 0178 4F040000 		.4byte	.LASF28
 1933 017c 04       		.byte	0x4
 1934 017d DF01     		.2byte	0x1df
 1935 017f B4000000 		.4byte	0xb4
 1936 0183 02       		.byte	0x2
 1937 0184 23       		.byte	0x23
 1938 0185 14       		.uleb128 0x14
 1939 0186 0B       		.uleb128 0xb
 1940 0187 F7040000 		.4byte	.LASF29
 1941 018b 04       		.byte	0x4
 1942 018c E001     		.2byte	0x1e0
 1943 018e B4000000 		.4byte	0xb4
 1944 0192 02       		.byte	0x2
 1945 0193 23       		.byte	0x23
 1946 0194 18       		.uleb128 0x18
 1947 0195 0B       		.uleb128 0xb
 1948 0196 46000000 		.4byte	.LASF30
 1949 019a 04       		.byte	0x4
 1950 019b E101     		.2byte	0x1e1
 1951 019d B4000000 		.4byte	0xb4
 1952 01a1 02       		.byte	0x2
 1953 01a2 23       		.byte	0x23
 1954 01a3 1C       		.uleb128 0x1c
 1955 01a4 0B       		.uleb128 0xb
 1956 01a5 14000000 		.4byte	.LASF31
 1957 01a9 04       		.byte	0x4
 1958 01aa E201     		.2byte	0x1e2
 1959 01ac B4000000 		.4byte	0xb4
 1960 01b0 02       		.byte	0x2
 1961 01b1 23       		.byte	0x23
 1962 01b2 20       		.uleb128 0x20
 1963 01b3 0A       		.uleb128 0xa
 1964 01b4 43535200 		.ascii	"CSR\000"
 1965 01b8 04       		.byte	0x4
 1966 01b9 E301     		.2byte	0x1e3
 1967 01bb B4000000 		.4byte	0xb4
 1968 01bf 02       		.byte	0x2
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 64


 1969 01c0 23       		.byte	0x23
 1970 01c1 24       		.uleb128 0x24
 1971 01c2 0B       		.uleb128 0xb
 1972 01c3 1F020000 		.4byte	.LASF32
 1973 01c7 04       		.byte	0x4
 1974 01c8 E401     		.2byte	0x1e4
 1975 01ca B4000000 		.4byte	0xb4
 1976 01ce 02       		.byte	0x2
 1977 01cf 23       		.byte	0x23
 1978 01d0 28       		.uleb128 0x28
 1979 01d1 0B       		.uleb128 0xb
 1980 01d2 EB040000 		.4byte	.LASF33
 1981 01d6 04       		.byte	0x4
 1982 01d7 E501     		.2byte	0x1e5
 1983 01d9 B4000000 		.4byte	0xb4
 1984 01dd 02       		.byte	0x2
 1985 01de 23       		.byte	0x23
 1986 01df 2C       		.uleb128 0x2c
 1987 01e0 0B       		.uleb128 0xb
 1988 01e1 F1040000 		.4byte	.LASF34
 1989 01e5 04       		.byte	0x4
 1990 01e6 E601     		.2byte	0x1e6
 1991 01e8 B4000000 		.4byte	0xb4
 1992 01ec 02       		.byte	0x2
 1993 01ed 23       		.byte	0x23
 1994 01ee 30       		.uleb128 0x30
 1995 01ef 0A       		.uleb128 0xa
 1996 01f0 43523200 		.ascii	"CR2\000"
 1997 01f4 04       		.byte	0x4
 1998 01f5 E701     		.2byte	0x1e7
 1999 01f7 B4000000 		.4byte	0xb4
 2000 01fb 02       		.byte	0x2
 2001 01fc 23       		.byte	0x23
 2002 01fd 34       		.uleb128 0x34
 2003 01fe 00       		.byte	0
 2004 01ff 0C       		.uleb128 0xc
 2005 0200 12030000 		.4byte	.LASF35
 2006 0204 04       		.byte	0x4
 2007 0205 E801     		.2byte	0x1e8
 2008 0207 24010000 		.4byte	0x124
 2009 020b 0D       		.uleb128 0xd
 2010 020c 1C       		.byte	0x1c
 2011 020d 05       		.byte	0x5
 2012 020e 32       		.byte	0x32
 2013 020f 76020000 		.4byte	0x276
 2014 0213 0E       		.uleb128 0xe
 2015 0214 9A020000 		.4byte	.LASF36
 2016 0218 05       		.byte	0x5
 2017 0219 34       		.byte	0x34
 2018 021a A2000000 		.4byte	0xa2
 2019 021e 02       		.byte	0x2
 2020 021f 23       		.byte	0x23
 2021 0220 00       		.uleb128 0
 2022 0221 0E       		.uleb128 0xe
 2023 0222 3E030000 		.4byte	.LASF37
 2024 0226 05       		.byte	0x5
 2025 0227 35       		.byte	0x35
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 65


 2026 0228 A2000000 		.4byte	0xa2
 2027 022c 02       		.byte	0x2
 2028 022d 23       		.byte	0x23
 2029 022e 04       		.uleb128 0x4
 2030 022f 0E       		.uleb128 0xe
 2031 0230 D1010000 		.4byte	.LASF38
 2032 0234 05       		.byte	0x5
 2033 0235 36       		.byte	0x36
 2034 0236 A2000000 		.4byte	0xa2
 2035 023a 02       		.byte	0x2
 2036 023b 23       		.byte	0x23
 2037 023c 08       		.uleb128 0x8
 2038 023d 0E       		.uleb128 0xe
 2039 023e BB020000 		.4byte	.LASF39
 2040 0242 05       		.byte	0x5
 2041 0243 37       		.byte	0x37
 2042 0244 A2000000 		.4byte	0xa2
 2043 0248 02       		.byte	0x2
 2044 0249 23       		.byte	0x23
 2045 024a 0C       		.uleb128 0xc
 2046 024b 0E       		.uleb128 0xe
 2047 024c A7050000 		.4byte	.LASF40
 2048 0250 05       		.byte	0x5
 2049 0251 38       		.byte	0x38
 2050 0252 A2000000 		.4byte	0xa2
 2051 0256 02       		.byte	0x2
 2052 0257 23       		.byte	0x23
 2053 0258 10       		.uleb128 0x10
 2054 0259 0E       		.uleb128 0xe
 2055 025a 4E000000 		.4byte	.LASF41
 2056 025e 05       		.byte	0x5
 2057 025f 39       		.byte	0x39
 2058 0260 A2000000 		.4byte	0xa2
 2059 0264 02       		.byte	0x2
 2060 0265 23       		.byte	0x23
 2061 0266 14       		.uleb128 0x14
 2062 0267 0E       		.uleb128 0xe
 2063 0268 20050000 		.4byte	.LASF42
 2064 026c 05       		.byte	0x5
 2065 026d 3A       		.byte	0x3a
 2066 026e A2000000 		.4byte	0xa2
 2067 0272 02       		.byte	0x2
 2068 0273 23       		.byte	0x23
 2069 0274 18       		.uleb128 0x18
 2070 0275 00       		.byte	0
 2071 0276 03       		.uleb128 0x3
 2072 0277 9E010000 		.4byte	.LASF43
 2073 027b 05       		.byte	0x5
 2074 027c 3B       		.byte	0x3b
 2075 027d 0B020000 		.4byte	0x20b
 2076 0281 0F       		.uleb128 0xf
 2077 0282 01       		.byte	0x1
 2078 0283 E1000000 		.4byte	.LASF112
 2079 0287 01       		.byte	0x1
 2080 0288 92       		.byte	0x92
 2081 0289 01       		.byte	0x1
 2082 028a 00000000 		.4byte	.LFB32
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 66


 2083 028e 60000000 		.4byte	.LFE32
 2084 0292 02       		.byte	0x2
 2085 0293 7D       		.byte	0x7d
 2086 0294 00       		.sleb128 0
 2087 0295 01       		.byte	0x1
 2088 0296 10       		.uleb128 0x10
 2089 0297 01       		.byte	0x1
 2090 0298 80040000 		.4byte	.LASF44
 2091 029c 01       		.byte	0x1
 2092 029d C4       		.byte	0xc4
 2093 029e 01       		.byte	0x1
 2094 029f 60000000 		.4byte	.LFB33
 2095 02a3 70000000 		.4byte	.LFE33
 2096 02a7 02       		.byte	0x2
 2097 02a8 7D       		.byte	0x7d
 2098 02a9 00       		.sleb128 0
 2099 02aa 01       		.byte	0x1
 2100 02ab BD020000 		.4byte	0x2bd
 2101 02af 11       		.uleb128 0x11
 2102 02b0 EB020000 		.4byte	.LASF46
 2103 02b4 01       		.byte	0x1
 2104 02b5 C4       		.byte	0xc4
 2105 02b6 8C000000 		.4byte	0x8c
 2106 02ba 01       		.byte	0x1
 2107 02bb 50       		.byte	0x50
 2108 02bc 00       		.byte	0
 2109 02bd 12       		.uleb128 0x12
 2110 02be 01       		.byte	0x1
 2111 02bf 4D030000 		.4byte	.LASF45
 2112 02c3 01       		.byte	0x1
 2113 02c4 0001     		.2byte	0x100
 2114 02c6 01       		.byte	0x1
 2115 02c7 70000000 		.4byte	.LFB35
 2116 02cb 84000000 		.4byte	.LFE35
 2117 02cf 02       		.byte	0x2
 2118 02d0 7D       		.byte	0x7d
 2119 02d1 00       		.sleb128 0
 2120 02d2 01       		.byte	0x1
 2121 02d3 F8020000 		.4byte	0x2f8
 2122 02d7 13       		.uleb128 0x13
 2123 02d8 00000000 		.4byte	.LASF47
 2124 02dc 01       		.byte	0x1
 2125 02dd 0001     		.2byte	0x100
 2126 02df 8C000000 		.4byte	0x8c
 2127 02e3 00000000 		.4byte	.LLST0
 2128 02e7 14       		.uleb128 0x14
 2129 02e8 0B030000 		.4byte	.LASF52
 2130 02ec 01       		.byte	0x1
 2131 02ed 0201     		.2byte	0x102
 2132 02ef A2000000 		.4byte	0xa2
 2133 02f3 21000000 		.4byte	.LLST1
 2134 02f7 00       		.byte	0
 2135 02f8 12       		.uleb128 0x12
 2136 02f9 01       		.byte	0x1
 2137 02fa 68060000 		.4byte	.LASF48
 2138 02fe 01       		.byte	0x1
 2139 02ff 2201     		.2byte	0x122
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 67


 2140 0301 01       		.byte	0x1
 2141 0302 84000000 		.4byte	.LFB36
 2142 0306 A0000000 		.4byte	.LFE36
 2143 030a 02       		.byte	0x2
 2144 030b 7D       		.byte	0x7d
 2145 030c 00       		.sleb128 0
 2146 030d 01       		.byte	0x1
 2147 030e 21030000 		.4byte	0x321
 2148 0312 15       		.uleb128 0x15
 2149 0313 79030000 		.4byte	.LASF49
 2150 0317 01       		.byte	0x1
 2151 0318 2201     		.2byte	0x122
 2152 031a F9000000 		.4byte	0xf9
 2153 031e 01       		.byte	0x1
 2154 031f 50       		.byte	0x50
 2155 0320 00       		.byte	0
 2156 0321 12       		.uleb128 0x12
 2157 0322 01       		.byte	0x1
 2158 0323 2F040000 		.4byte	.LASF50
 2159 0327 01       		.byte	0x1
 2160 0328 3C01     		.2byte	0x13c
 2161 032a 01       		.byte	0x1
 2162 032b A0000000 		.4byte	.LFB37
 2163 032f B4000000 		.4byte	.LFE37
 2164 0333 02       		.byte	0x2
 2165 0334 7D       		.byte	0x7d
 2166 0335 00       		.sleb128 0
 2167 0336 01       		.byte	0x1
 2168 0337 5C030000 		.4byte	0x35c
 2169 033b 13       		.uleb128 0x13
 2170 033c 19000000 		.4byte	.LASF51
 2171 0340 01       		.byte	0x1
 2172 0341 3C01     		.2byte	0x13c
 2173 0343 8C000000 		.4byte	0x8c
 2174 0347 4B000000 		.4byte	.LLST2
 2175 034b 14       		.uleb128 0x14
 2176 034c 0B030000 		.4byte	.LASF52
 2177 0350 01       		.byte	0x1
 2178 0351 3E01     		.2byte	0x13e
 2179 0353 A2000000 		.4byte	0xa2
 2180 0357 6C000000 		.4byte	.LLST3
 2181 035b 00       		.byte	0
 2182 035c 12       		.uleb128 0x12
 2183 035d 01       		.byte	0x1
 2184 035e 2C070000 		.4byte	.LASF53
 2185 0362 01       		.byte	0x1
 2186 0363 5B01     		.2byte	0x15b
 2187 0365 01       		.byte	0x1
 2188 0366 B4000000 		.4byte	.LFB38
 2189 036a D0000000 		.4byte	.LFE38
 2190 036e 02       		.byte	0x2
 2191 036f 7D       		.byte	0x7d
 2192 0370 00       		.sleb128 0
 2193 0371 01       		.byte	0x1
 2194 0372 85030000 		.4byte	0x385
 2195 0376 15       		.uleb128 0x15
 2196 0377 79030000 		.4byte	.LASF49
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 68


 2197 037b 01       		.byte	0x1
 2198 037c 5B01     		.2byte	0x15b
 2199 037e F9000000 		.4byte	0xf9
 2200 0382 01       		.byte	0x1
 2201 0383 50       		.byte	0x50
 2202 0384 00       		.byte	0
 2203 0385 12       		.uleb128 0x12
 2204 0386 01       		.byte	0x1
 2205 0387 27030000 		.4byte	.LASF54
 2206 038b 01       		.byte	0x1
 2207 038c 7001     		.2byte	0x170
 2208 038e 01       		.byte	0x1
 2209 038f D0000000 		.4byte	.LFB39
 2210 0393 EC000000 		.4byte	.LFE39
 2211 0397 02       		.byte	0x2
 2212 0398 7D       		.byte	0x7d
 2213 0399 00       		.sleb128 0
 2214 039a 01       		.byte	0x1
 2215 039b AE030000 		.4byte	0x3ae
 2216 039f 15       		.uleb128 0x15
 2217 03a0 79030000 		.4byte	.LASF49
 2218 03a4 01       		.byte	0x1
 2219 03a5 7001     		.2byte	0x170
 2220 03a7 F9000000 		.4byte	0xf9
 2221 03ab 01       		.byte	0x1
 2222 03ac 50       		.byte	0x50
 2223 03ad 00       		.byte	0
 2224 03ae 12       		.uleb128 0x12
 2225 03af 01       		.byte	0x1
 2226 03b0 34050000 		.4byte	.LASF55
 2227 03b4 01       		.byte	0x1
 2228 03b5 9001     		.2byte	0x190
 2229 03b7 01       		.byte	0x1
 2230 03b8 EC000000 		.4byte	.LFB40
 2231 03bc 0C010000 		.4byte	.LFE40
 2232 03c0 02       		.byte	0x2
 2233 03c1 7D       		.byte	0x7d
 2234 03c2 00       		.sleb128 0
 2235 03c3 01       		.byte	0x1
 2236 03c4 D9030000 		.4byte	0x3d9
 2237 03c8 13       		.uleb128 0x13
 2238 03c9 E2060000 		.4byte	.LASF56
 2239 03cd 01       		.byte	0x1
 2240 03ce 9001     		.2byte	0x190
 2241 03d0 A2000000 		.4byte	0xa2
 2242 03d4 96000000 		.4byte	.LLST4
 2243 03d8 00       		.byte	0
 2244 03d9 12       		.uleb128 0x12
 2245 03da 01       		.byte	0x1
 2246 03db A3060000 		.4byte	.LASF57
 2247 03df 01       		.byte	0x1
 2248 03e0 AA01     		.2byte	0x1aa
 2249 03e2 01       		.byte	0x1
 2250 03e3 0C010000 		.4byte	.LFB41
 2251 03e7 24010000 		.4byte	.LFE41
 2252 03eb 02       		.byte	0x2
 2253 03ec 7D       		.byte	0x7d
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 69


 2254 03ed 00       		.sleb128 0
 2255 03ee 01       		.byte	0x1
 2256 03ef 04040000 		.4byte	0x404
 2257 03f3 13       		.uleb128 0x13
 2258 03f4 51060000 		.4byte	.LASF58
 2259 03f8 01       		.byte	0x1
 2260 03f9 AA01     		.2byte	0x1aa
 2261 03fb A2000000 		.4byte	0xa2
 2262 03ff B7000000 		.4byte	.LLST5
 2263 0403 00       		.byte	0
 2264 0404 12       		.uleb128 0x12
 2265 0405 01       		.byte	0x1
 2266 0406 8F020000 		.4byte	.LASF59
 2267 040a 01       		.byte	0x1
 2268 040b C201     		.2byte	0x1c2
 2269 040d 01       		.byte	0x1
 2270 040e 24010000 		.4byte	.LFB42
 2271 0412 40010000 		.4byte	.LFE42
 2272 0416 02       		.byte	0x2
 2273 0417 7D       		.byte	0x7d
 2274 0418 00       		.sleb128 0
 2275 0419 01       		.byte	0x1
 2276 041a 2D040000 		.4byte	0x42d
 2277 041e 15       		.uleb128 0x15
 2278 041f 79030000 		.4byte	.LASF49
 2279 0423 01       		.byte	0x1
 2280 0424 C201     		.2byte	0x1c2
 2281 0426 F9000000 		.4byte	0xf9
 2282 042a 01       		.byte	0x1
 2283 042b 50       		.byte	0x50
 2284 042c 00       		.byte	0
 2285 042d 16       		.uleb128 0x16
 2286 042e 01       		.byte	0x1
 2287 042f B0010000 		.4byte	.LASF60
 2288 0433 01       		.byte	0x1
 2289 0434 E101     		.2byte	0x1e1
 2290 0436 01       		.byte	0x1
 2291 0437 40010000 		.4byte	.LFB43
 2292 043b 60010000 		.4byte	.LFE43
 2293 043f D8000000 		.4byte	.LLST6
 2294 0443 01       		.byte	0x1
 2295 0444 69040000 		.4byte	0x469
 2296 0448 13       		.uleb128 0x13
 2297 0449 11020000 		.4byte	.LASF61
 2298 044d 01       		.byte	0x1
 2299 044e E101     		.2byte	0x1e1
 2300 0450 A2000000 		.4byte	0xa2
 2301 0454 F8000000 		.4byte	.LLST7
 2302 0458 13       		.uleb128 0x13
 2303 0459 88030000 		.4byte	.LASF62
 2304 045d 01       		.byte	0x1
 2305 045e E101     		.2byte	0x1e1
 2306 0460 A2000000 		.4byte	0xa2
 2307 0464 19010000 		.4byte	.LLST8
 2308 0468 00       		.byte	0
 2309 0469 12       		.uleb128 0x12
 2310 046a 01       		.byte	0x1
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 70


 2311 046b D7060000 		.4byte	.LASF63
 2312 046f 01       		.byte	0x1
 2313 0470 F901     		.2byte	0x1f9
 2314 0472 01       		.byte	0x1
 2315 0473 60010000 		.4byte	.LFB44
 2316 0477 80010000 		.4byte	.LFE44
 2317 047b 02       		.byte	0x2
 2318 047c 7D       		.byte	0x7d
 2319 047d 00       		.sleb128 0
 2320 047e 01       		.byte	0x1
 2321 047f 92040000 		.4byte	0x492
 2322 0483 15       		.uleb128 0x15
 2323 0484 79030000 		.4byte	.LASF49
 2324 0488 01       		.byte	0x1
 2325 0489 F901     		.2byte	0x1f9
 2326 048b F9000000 		.4byte	0xf9
 2327 048f 01       		.byte	0x1
 2328 0490 50       		.byte	0x50
 2329 0491 00       		.byte	0
 2330 0492 12       		.uleb128 0x12
 2331 0493 01       		.byte	0x1
 2332 0494 E0010000 		.4byte	.LASF64
 2333 0498 01       		.byte	0x1
 2334 0499 0F02     		.2byte	0x20f
 2335 049b 01       		.byte	0x1
 2336 049c 80010000 		.4byte	.LFB45
 2337 04a0 94010000 		.4byte	.LFE45
 2338 04a4 02       		.byte	0x2
 2339 04a5 7D       		.byte	0x7d
 2340 04a6 00       		.sleb128 0
 2341 04a7 01       		.byte	0x1
 2342 04a8 CD040000 		.4byte	0x4cd
 2343 04ac 13       		.uleb128 0x13
 2344 04ad 2A060000 		.4byte	.LASF65
 2345 04b1 01       		.byte	0x1
 2346 04b2 0F02     		.2byte	0x20f
 2347 04b4 A2000000 		.4byte	0xa2
 2348 04b8 3A010000 		.4byte	.LLST9
 2349 04bc 14       		.uleb128 0x14
 2350 04bd 0B030000 		.4byte	.LASF52
 2351 04c1 01       		.byte	0x1
 2352 04c2 1102     		.2byte	0x211
 2353 04c4 A2000000 		.4byte	0xa2
 2354 04c8 5B010000 		.4byte	.LLST10
 2355 04cc 00       		.byte	0
 2356 04cd 12       		.uleb128 0x12
 2357 04ce 01       		.byte	0x1
 2358 04cf 65040000 		.4byte	.LASF66
 2359 04d3 01       		.byte	0x1
 2360 04d4 2A02     		.2byte	0x22a
 2361 04d6 01       		.byte	0x1
 2362 04d7 94010000 		.4byte	.LFB46
 2363 04db B4010000 		.4byte	.LFE46
 2364 04df 02       		.byte	0x2
 2365 04e0 7D       		.byte	0x7d
 2366 04e1 00       		.sleb128 0
 2367 04e2 01       		.byte	0x1
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 71


 2368 04e3 F6040000 		.4byte	0x4f6
 2369 04e7 15       		.uleb128 0x15
 2370 04e8 79030000 		.4byte	.LASF49
 2371 04ec 01       		.byte	0x1
 2372 04ed 2A02     		.2byte	0x22a
 2373 04ef F9000000 		.4byte	0xf9
 2374 04f3 01       		.byte	0x1
 2375 04f4 50       		.byte	0x50
 2376 04f5 00       		.byte	0
 2377 04f6 12       		.uleb128 0x12
 2378 04f7 01       		.byte	0x1
 2379 04f8 6B030000 		.4byte	.LASF67
 2380 04fc 01       		.byte	0x1
 2381 04fd 4802     		.2byte	0x248
 2382 04ff 01       		.byte	0x1
 2383 0500 B4010000 		.4byte	.LFB47
 2384 0504 C0010000 		.4byte	.LFE47
 2385 0508 02       		.byte	0x2
 2386 0509 7D       		.byte	0x7d
 2387 050a 00       		.sleb128 0
 2388 050b 01       		.byte	0x1
 2389 050c 1F050000 		.4byte	0x51f
 2390 0510 15       		.uleb128 0x15
 2391 0511 D3050000 		.4byte	.LASF68
 2392 0515 01       		.byte	0x1
 2393 0516 4802     		.2byte	0x248
 2394 0518 8C000000 		.4byte	0x8c
 2395 051c 01       		.byte	0x1
 2396 051d 50       		.byte	0x50
 2397 051e 00       		.byte	0
 2398 051f 12       		.uleb128 0x12
 2399 0520 01       		.byte	0x1
 2400 0521 35000000 		.4byte	.LASF69
 2401 0525 01       		.byte	0x1
 2402 0526 B102     		.2byte	0x2b1
 2403 0528 01       		.byte	0x1
 2404 0529 C0010000 		.4byte	.LFB48
 2405 052d D4010000 		.4byte	.LFE48
 2406 0531 02       		.byte	0x2
 2407 0532 7D       		.byte	0x7d
 2408 0533 00       		.sleb128 0
 2409 0534 01       		.byte	0x1
 2410 0535 5A050000 		.4byte	0x55a
 2411 0539 13       		.uleb128 0x13
 2412 053a 8D010000 		.4byte	.LASF70
 2413 053e 01       		.byte	0x1
 2414 053f B102     		.2byte	0x2b1
 2415 0541 A2000000 		.4byte	0xa2
 2416 0545 85010000 		.4byte	.LLST11
 2417 0549 14       		.uleb128 0x14
 2418 054a 0B030000 		.4byte	.LASF52
 2419 054e 01       		.byte	0x1
 2420 054f B302     		.2byte	0x2b3
 2421 0551 A2000000 		.4byte	0xa2
 2422 0555 A6010000 		.4byte	.LLST12
 2423 0559 00       		.byte	0
 2424 055a 17       		.uleb128 0x17
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 72


 2425 055b 01       		.byte	0x1
 2426 055c E1050000 		.4byte	.LASF120
 2427 0560 01       		.byte	0x1
 2428 0561 CD02     		.2byte	0x2cd
 2429 0563 01       		.byte	0x1
 2430 0564 8C000000 		.4byte	0x8c
 2431 0568 D4010000 		.4byte	.LFB49
 2432 056c E4010000 		.4byte	.LFE49
 2433 0570 02       		.byte	0x2
 2434 0571 7D       		.byte	0x7d
 2435 0572 00       		.sleb128 0
 2436 0573 01       		.byte	0x1
 2437 0574 12       		.uleb128 0x12
 2438 0575 01       		.byte	0x1
 2439 0576 CB040000 		.4byte	.LASF71
 2440 057a 01       		.byte	0x1
 2441 057b E202     		.2byte	0x2e2
 2442 057d 01       		.byte	0x1
 2443 057e E4010000 		.4byte	.LFB50
 2444 0582 F8010000 		.4byte	.LFE50
 2445 0586 02       		.byte	0x2
 2446 0587 7D       		.byte	0x7d
 2447 0588 00       		.sleb128 0
 2448 0589 01       		.byte	0x1
 2449 058a AF050000 		.4byte	0x5af
 2450 058e 13       		.uleb128 0x13
 2451 058f 60000000 		.4byte	.LASF72
 2452 0593 01       		.byte	0x1
 2453 0594 E202     		.2byte	0x2e2
 2454 0596 A2000000 		.4byte	0xa2
 2455 059a D0010000 		.4byte	.LLST13
 2456 059e 14       		.uleb128 0x14
 2457 059f 0B030000 		.4byte	.LASF52
 2458 05a3 01       		.byte	0x1
 2459 05a4 E402     		.2byte	0x2e4
 2460 05a6 A2000000 		.4byte	0xa2
 2461 05aa F1010000 		.4byte	.LLST14
 2462 05ae 00       		.byte	0
 2463 05af 12       		.uleb128 0x12
 2464 05b0 01       		.byte	0x1
 2465 05b1 9C040000 		.4byte	.LASF73
 2466 05b5 01       		.byte	0x1
 2467 05b6 0103     		.2byte	0x301
 2468 05b8 01       		.byte	0x1
 2469 05b9 F8010000 		.4byte	.LFB51
 2470 05bd 10020000 		.4byte	.LFE51
 2471 05c1 02       		.byte	0x2
 2472 05c2 7D       		.byte	0x7d
 2473 05c3 00       		.sleb128 0
 2474 05c4 01       		.byte	0x1
 2475 05c5 EA050000 		.4byte	0x5ea
 2476 05c9 13       		.uleb128 0x13
 2477 05ca CC020000 		.4byte	.LASF74
 2478 05ce 01       		.byte	0x1
 2479 05cf 0103     		.2byte	0x301
 2480 05d1 A2000000 		.4byte	0xa2
 2481 05d5 1B020000 		.4byte	.LLST15
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 73


 2482 05d9 14       		.uleb128 0x14
 2483 05da 0B030000 		.4byte	.LASF52
 2484 05de 01       		.byte	0x1
 2485 05df 0303     		.2byte	0x303
 2486 05e1 A2000000 		.4byte	0xa2
 2487 05e5 3C020000 		.4byte	.LLST16
 2488 05e9 00       		.byte	0
 2489 05ea 12       		.uleb128 0x12
 2490 05eb 01       		.byte	0x1
 2491 05ec BA040000 		.4byte	.LASF75
 2492 05f0 01       		.byte	0x1
 2493 05f1 1E03     		.2byte	0x31e
 2494 05f3 01       		.byte	0x1
 2495 05f4 10020000 		.4byte	.LFB52
 2496 05f8 40020000 		.4byte	.LFE52
 2497 05fc 02       		.byte	0x2
 2498 05fd 7D       		.byte	0x7d
 2499 05fe 00       		.sleb128 0
 2500 05ff 01       		.byte	0x1
 2501 0600 15060000 		.4byte	0x615
 2502 0604 13       		.uleb128 0x13
 2503 0605 67020000 		.4byte	.LASF76
 2504 0609 01       		.byte	0x1
 2505 060a 1E03     		.2byte	0x31e
 2506 060c A2000000 		.4byte	0xa2
 2507 0610 71020000 		.4byte	.LLST17
 2508 0614 00       		.byte	0
 2509 0615 12       		.uleb128 0x12
 2510 0616 01       		.byte	0x1
 2511 0617 6B000000 		.4byte	.LASF77
 2512 061b 01       		.byte	0x1
 2513 061c 3703     		.2byte	0x337
 2514 061e 01       		.byte	0x1
 2515 061f 40020000 		.4byte	.LFB53
 2516 0623 58020000 		.4byte	.LFE53
 2517 0627 02       		.byte	0x2
 2518 0628 7D       		.byte	0x7d
 2519 0629 00       		.sleb128 0
 2520 062a 01       		.byte	0x1
 2521 062b 40060000 		.4byte	0x640
 2522 062f 13       		.uleb128 0x13
 2523 0630 85000000 		.4byte	.LASF78
 2524 0634 01       		.byte	0x1
 2525 0635 3703     		.2byte	0x337
 2526 0637 A2000000 		.4byte	0xa2
 2527 063b 92020000 		.4byte	.LLST18
 2528 063f 00       		.byte	0
 2529 0640 12       		.uleb128 0x12
 2530 0641 01       		.byte	0x1
 2531 0642 C3030000 		.4byte	.LASF79
 2532 0646 01       		.byte	0x1
 2533 0647 4B03     		.2byte	0x34b
 2534 0649 01       		.byte	0x1
 2535 064a 58020000 		.4byte	.LFB54
 2536 064e 70020000 		.4byte	.LFE54
 2537 0652 02       		.byte	0x2
 2538 0653 7D       		.byte	0x7d
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 74


 2539 0654 00       		.sleb128 0
 2540 0655 01       		.byte	0x1
 2541 0656 6B060000 		.4byte	0x66b
 2542 065a 13       		.uleb128 0x13
 2543 065b F3020000 		.4byte	.LASF80
 2544 065f 01       		.byte	0x1
 2545 0660 4B03     		.2byte	0x34b
 2546 0662 A2000000 		.4byte	0xa2
 2547 0666 B3020000 		.4byte	.LLST19
 2548 066a 00       		.byte	0
 2549 066b 12       		.uleb128 0x12
 2550 066c 01       		.byte	0x1
 2551 066d 3D020000 		.4byte	.LASF81
 2552 0671 01       		.byte	0x1
 2553 0672 6103     		.2byte	0x361
 2554 0674 01       		.byte	0x1
 2555 0675 70020000 		.4byte	.LFB55
 2556 0679 88020000 		.4byte	.LFE55
 2557 067d 02       		.byte	0x2
 2558 067e 7D       		.byte	0x7d
 2559 067f 00       		.sleb128 0
 2560 0680 01       		.byte	0x1
 2561 0681 96060000 		.4byte	0x696
 2562 0685 13       		.uleb128 0x13
 2563 0686 FF040000 		.4byte	.LASF82
 2564 068a 01       		.byte	0x1
 2565 068b 6103     		.2byte	0x361
 2566 068d A2000000 		.4byte	0xa2
 2567 0691 D4020000 		.4byte	.LLST20
 2568 0695 00       		.byte	0
 2569 0696 18       		.uleb128 0x18
 2570 0697 01       		.byte	0x1
 2571 0698 72020000 		.4byte	.LASF83
 2572 069c 01       		.byte	0x1
 2573 069d 9003     		.2byte	0x390
 2574 069f 01       		.byte	0x1
 2575 06a0 88020000 		.4byte	.LFB56
 2576 06a4 70030000 		.4byte	.LFE56
 2577 06a8 F5020000 		.4byte	.LLST21
 2578 06ac 01       		.byte	0x1
 2579 06ad 12070000 		.4byte	0x712
 2580 06b1 13       		.uleb128 0x13
 2581 06b2 0C050000 		.4byte	.LASF84
 2582 06b6 01       		.byte	0x1
 2583 06b7 9003     		.2byte	0x390
 2584 06b9 12070000 		.4byte	0x712
 2585 06bd 15030000 		.4byte	.LLST22
 2586 06c1 19       		.uleb128 0x19
 2587 06c2 746D7000 		.ascii	"tmp\000"
 2588 06c6 01       		.byte	0x1
 2589 06c7 9203     		.2byte	0x392
 2590 06c9 A2000000 		.4byte	0xa2
 2591 06cd 41030000 		.4byte	.LLST23
 2592 06d1 14       		.uleb128 0x14
 2593 06d2 C9010000 		.4byte	.LASF85
 2594 06d6 01       		.byte	0x1
 2595 06d7 9203     		.2byte	0x392
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 75


 2596 06d9 A2000000 		.4byte	0xa2
 2597 06dd AE030000 		.4byte	.LLST24
 2598 06e1 14       		.uleb128 0x14
 2599 06e2 B6060000 		.4byte	.LASF86
 2600 06e6 01       		.byte	0x1
 2601 06e7 9203     		.2byte	0x392
 2602 06e9 A2000000 		.4byte	0xa2
 2603 06ed E9030000 		.4byte	.LLST25
 2604 06f1 14       		.uleb128 0x14
 2605 06f2 67050000 		.4byte	.LASF87
 2606 06f6 01       		.byte	0x1
 2607 06f7 9203     		.2byte	0x392
 2608 06f9 A2000000 		.4byte	0xa2
 2609 06fd 1F040000 		.4byte	.LLST26
 2610 0701 14       		.uleb128 0x14
 2611 0702 82030000 		.4byte	.LASF88
 2612 0706 01       		.byte	0x1
 2613 0707 9203     		.2byte	0x392
 2614 0709 A2000000 		.4byte	0xa2
 2615 070d 4F040000 		.4byte	.LLST27
 2616 0711 00       		.byte	0
 2617 0712 1A       		.uleb128 0x1a
 2618 0713 04       		.byte	0x4
 2619 0714 76020000 		.4byte	0x276
 2620 0718 12       		.uleb128 0x12
 2621 0719 01       		.byte	0x1
 2622 071a C2050000 		.4byte	.LASF89
 2623 071e 01       		.byte	0x1
 2624 071f 3E04     		.2byte	0x43e
 2625 0721 01       		.byte	0x1
 2626 0722 70030000 		.4byte	.LFB57
 2627 0726 80030000 		.4byte	.LFE57
 2628 072a 02       		.byte	0x2
 2629 072b 7D       		.byte	0x7d
 2630 072c 00       		.sleb128 0
 2631 072d 01       		.byte	0x1
 2632 072e 43070000 		.4byte	0x743
 2633 0732 13       		.uleb128 0x13
 2634 0733 96050000 		.4byte	.LASF90
 2635 0737 01       		.byte	0x1
 2636 0738 3E04     		.2byte	0x43e
 2637 073a A2000000 		.4byte	0xa2
 2638 073e 83040000 		.4byte	.LLST28
 2639 0742 00       		.byte	0
 2640 0743 12       		.uleb128 0x12
 2641 0744 01       		.byte	0x1
 2642 0745 66070000 		.4byte	.LASF91
 2643 0749 01       		.byte	0x1
 2644 074a 4F04     		.2byte	0x44f
 2645 074c 01       		.byte	0x1
 2646 074d 80030000 		.4byte	.LFB58
 2647 0751 A0030000 		.4byte	.LFE58
 2648 0755 02       		.byte	0x2
 2649 0756 7D       		.byte	0x7d
 2650 0757 00       		.sleb128 0
 2651 0758 01       		.byte	0x1
 2652 0759 6C070000 		.4byte	0x76c
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 76


 2653 075d 15       		.uleb128 0x15
 2654 075e 79030000 		.4byte	.LASF49
 2655 0762 01       		.byte	0x1
 2656 0763 4F04     		.2byte	0x44f
 2657 0765 F9000000 		.4byte	0xf9
 2658 0769 01       		.byte	0x1
 2659 076a 50       		.byte	0x50
 2660 076b 00       		.byte	0
 2661 076c 12       		.uleb128 0x12
 2662 076d 01       		.byte	0x1
 2663 076e 17060000 		.4byte	.LASF92
 2664 0772 01       		.byte	0x1
 2665 0773 6604     		.2byte	0x466
 2666 0775 01       		.byte	0x1
 2667 0776 A0030000 		.4byte	.LFB59
 2668 077a C0030000 		.4byte	.LFE59
 2669 077e 02       		.byte	0x2
 2670 077f 7D       		.byte	0x7d
 2671 0780 00       		.sleb128 0
 2672 0781 01       		.byte	0x1
 2673 0782 95070000 		.4byte	0x795
 2674 0786 15       		.uleb128 0x15
 2675 0787 79030000 		.4byte	.LASF49
 2676 078b 01       		.byte	0x1
 2677 078c 6604     		.2byte	0x466
 2678 078e F9000000 		.4byte	0xf9
 2679 0792 01       		.byte	0x1
 2680 0793 50       		.byte	0x50
 2681 0794 00       		.byte	0
 2682 0795 12       		.uleb128 0x12
 2683 0796 01       		.byte	0x1
 2684 0797 D5020000 		.4byte	.LASF93
 2685 079b 01       		.byte	0x1
 2686 079c 8A04     		.2byte	0x48a
 2687 079e 01       		.byte	0x1
 2688 079f C0030000 		.4byte	.LFB60
 2689 07a3 D8030000 		.4byte	.LFE60
 2690 07a7 02       		.byte	0x2
 2691 07a8 7D       		.byte	0x7d
 2692 07a9 00       		.sleb128 0
 2693 07aa 01       		.byte	0x1
 2694 07ab CE070000 		.4byte	0x7ce
 2695 07af 13       		.uleb128 0x13
 2696 07b0 7F010000 		.4byte	.LASF94
 2697 07b4 01       		.byte	0x1
 2698 07b5 8A04     		.2byte	0x48a
 2699 07b7 A2000000 		.4byte	0xa2
 2700 07bb A4040000 		.4byte	.LLST29
 2701 07bf 15       		.uleb128 0x15
 2702 07c0 79030000 		.4byte	.LASF49
 2703 07c4 01       		.byte	0x1
 2704 07c5 8A04     		.2byte	0x48a
 2705 07c7 F9000000 		.4byte	0xf9
 2706 07cb 01       		.byte	0x1
 2707 07cc 51       		.byte	0x51
 2708 07cd 00       		.byte	0
 2709 07ce 12       		.uleb128 0x12
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 77


 2710 07cf 01       		.byte	0x1
 2711 07d0 C0060000 		.4byte	.LASF95
 2712 07d4 01       		.byte	0x1
 2713 07d5 AE04     		.2byte	0x4ae
 2714 07d7 01       		.byte	0x1
 2715 07d8 D8030000 		.4byte	.LFB61
 2716 07dc F0030000 		.4byte	.LFE61
 2717 07e0 02       		.byte	0x2
 2718 07e1 7D       		.byte	0x7d
 2719 07e2 00       		.sleb128 0
 2720 07e3 01       		.byte	0x1
 2721 07e4 07080000 		.4byte	0x807
 2722 07e8 13       		.uleb128 0x13
 2723 07e9 AB040000 		.4byte	.LASF96
 2724 07ed 01       		.byte	0x1
 2725 07ee AE04     		.2byte	0x4ae
 2726 07f0 A2000000 		.4byte	0xa2
 2727 07f4 DE040000 		.4byte	.LLST30
 2728 07f8 15       		.uleb128 0x15
 2729 07f9 79030000 		.4byte	.LASF49
 2730 07fd 01       		.byte	0x1
 2731 07fe AE04     		.2byte	0x4ae
 2732 0800 F9000000 		.4byte	0xf9
 2733 0804 01       		.byte	0x1
 2734 0805 51       		.byte	0x51
 2735 0806 00       		.byte	0
 2736 0807 12       		.uleb128 0x12
 2737 0808 01       		.byte	0x1
 2738 0809 AC030000 		.4byte	.LASF97
 2739 080d 01       		.byte	0x1
 2740 080e D504     		.2byte	0x4d5
 2741 0810 01       		.byte	0x1
 2742 0811 F0030000 		.4byte	.LFB62
 2743 0815 08040000 		.4byte	.LFE62
 2744 0819 02       		.byte	0x2
 2745 081a 7D       		.byte	0x7d
 2746 081b 00       		.sleb128 0
 2747 081c 01       		.byte	0x1
 2748 081d 40080000 		.4byte	0x840
 2749 0821 13       		.uleb128 0x13
 2750 0822 09070000 		.4byte	.LASF98
 2751 0826 01       		.byte	0x1
 2752 0827 D504     		.2byte	0x4d5
 2753 0829 A2000000 		.4byte	0xa2
 2754 082d 18050000 		.4byte	.LLST31
 2755 0831 15       		.uleb128 0x15
 2756 0832 79030000 		.4byte	.LASF49
 2757 0836 01       		.byte	0x1
 2758 0837 D504     		.2byte	0x4d5
 2759 0839 F9000000 		.4byte	0xf9
 2760 083d 01       		.byte	0x1
 2761 083e 51       		.byte	0x51
 2762 083f 00       		.byte	0
 2763 0840 12       		.uleb128 0x12
 2764 0841 01       		.byte	0x1
 2765 0842 7B050000 		.4byte	.LASF99
 2766 0846 01       		.byte	0x1
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 78


 2767 0847 F304     		.2byte	0x4f3
 2768 0849 01       		.byte	0x1
 2769 084a 08040000 		.4byte	.LFB63
 2770 084e 20040000 		.4byte	.LFE63
 2771 0852 02       		.byte	0x2
 2772 0853 7D       		.byte	0x7d
 2773 0854 00       		.sleb128 0
 2774 0855 01       		.byte	0x1
 2775 0856 79080000 		.4byte	0x879
 2776 085a 13       		.uleb128 0x13
 2777 085b 7F010000 		.4byte	.LASF94
 2778 085f 01       		.byte	0x1
 2779 0860 F304     		.2byte	0x4f3
 2780 0862 A2000000 		.4byte	0xa2
 2781 0866 52050000 		.4byte	.LLST32
 2782 086a 15       		.uleb128 0x15
 2783 086b 79030000 		.4byte	.LASF49
 2784 086f 01       		.byte	0x1
 2785 0870 F304     		.2byte	0x4f3
 2786 0872 F9000000 		.4byte	0xf9
 2787 0876 01       		.byte	0x1
 2788 0877 51       		.byte	0x51
 2789 0878 00       		.byte	0
 2790 0879 12       		.uleb128 0x12
 2791 087a 01       		.byte	0x1
 2792 087b 3A060000 		.4byte	.LASF100
 2793 087f 01       		.byte	0x1
 2794 0880 1405     		.2byte	0x514
 2795 0882 01       		.byte	0x1
 2796 0883 20040000 		.4byte	.LFB64
 2797 0887 38040000 		.4byte	.LFE64
 2798 088b 02       		.byte	0x2
 2799 088c 7D       		.byte	0x7d
 2800 088d 00       		.sleb128 0
 2801 088e 01       		.byte	0x1
 2802 088f B2080000 		.4byte	0x8b2
 2803 0893 13       		.uleb128 0x13
 2804 0894 AB040000 		.4byte	.LASF96
 2805 0898 01       		.byte	0x1
 2806 0899 1405     		.2byte	0x514
 2807 089b A2000000 		.4byte	0xa2
 2808 089f 8C050000 		.4byte	.LLST33
 2809 08a3 15       		.uleb128 0x15
 2810 08a4 79030000 		.4byte	.LASF49
 2811 08a8 01       		.byte	0x1
 2812 08a9 1405     		.2byte	0x514
 2813 08ab F9000000 		.4byte	0xf9
 2814 08af 01       		.byte	0x1
 2815 08b0 51       		.byte	0x51
 2816 08b1 00       		.byte	0
 2817 08b2 12       		.uleb128 0x12
 2818 08b3 01       		.byte	0x1
 2819 08b4 81060000 		.4byte	.LASF101
 2820 08b8 01       		.byte	0x1
 2821 08b9 3805     		.2byte	0x538
 2822 08bb 01       		.byte	0x1
 2823 08bc 38040000 		.4byte	.LFB65
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 79


 2824 08c0 50040000 		.4byte	.LFE65
 2825 08c4 02       		.byte	0x2
 2826 08c5 7D       		.byte	0x7d
 2827 08c6 00       		.sleb128 0
 2828 08c7 01       		.byte	0x1
 2829 08c8 EB080000 		.4byte	0x8eb
 2830 08cc 13       		.uleb128 0x13
 2831 08cd 09070000 		.4byte	.LASF98
 2832 08d1 01       		.byte	0x1
 2833 08d2 3805     		.2byte	0x538
 2834 08d4 A2000000 		.4byte	0xa2
 2835 08d8 C6050000 		.4byte	.LLST34
 2836 08dc 15       		.uleb128 0x15
 2837 08dd 79030000 		.4byte	.LASF49
 2838 08e1 01       		.byte	0x1
 2839 08e2 3805     		.2byte	0x538
 2840 08e4 F9000000 		.4byte	0xf9
 2841 08e8 01       		.byte	0x1
 2842 08e9 51       		.byte	0x51
 2843 08ea 00       		.byte	0
 2844 08eb 12       		.uleb128 0x12
 2845 08ec 01       		.byte	0x1
 2846 08ed FE020000 		.4byte	.LASF102
 2847 08f1 01       		.byte	0x1
 2848 08f2 6B05     		.2byte	0x56b
 2849 08f4 01       		.byte	0x1
 2850 08f5 50040000 		.4byte	.LFB66
 2851 08f9 68040000 		.4byte	.LFE66
 2852 08fd 02       		.byte	0x2
 2853 08fe 7D       		.byte	0x7d
 2854 08ff 00       		.sleb128 0
 2855 0900 01       		.byte	0x1
 2856 0901 24090000 		.4byte	0x924
 2857 0905 13       		.uleb128 0x13
 2858 0906 39070000 		.4byte	.LASF103
 2859 090a 01       		.byte	0x1
 2860 090b 6B05     		.2byte	0x56b
 2861 090d 8C000000 		.4byte	0x8c
 2862 0911 00060000 		.4byte	.LLST35
 2863 0915 15       		.uleb128 0x15
 2864 0916 79030000 		.4byte	.LASF49
 2865 091a 01       		.byte	0x1
 2866 091b 6B05     		.2byte	0x56b
 2867 091d F9000000 		.4byte	0xf9
 2868 0921 01       		.byte	0x1
 2869 0922 51       		.byte	0x51
 2870 0923 00       		.byte	0
 2871 0924 1B       		.uleb128 0x1b
 2872 0925 01       		.byte	0x1
 2873 0926 42050000 		.4byte	.LASF107
 2874 092a 01       		.byte	0x1
 2875 092b 9105     		.2byte	0x591
 2876 092d 01       		.byte	0x1
 2877 092e CE000000 		.4byte	0xce
 2878 0932 68040000 		.4byte	.LFB67
 2879 0936 98040000 		.4byte	.LFE67
 2880 093a 02       		.byte	0x2
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 80


 2881 093b 7D       		.byte	0x7d
 2882 093c 00       		.sleb128 0
 2883 093d 01       		.byte	0x1
 2884 093e 83090000 		.4byte	0x983
 2885 0942 13       		.uleb128 0x13
 2886 0943 40070000 		.4byte	.LASF104
 2887 0947 01       		.byte	0x1
 2888 0948 9105     		.2byte	0x591
 2889 094a 8C000000 		.4byte	0x8c
 2890 094e 3A060000 		.4byte	.LLST36
 2891 0952 19       		.uleb128 0x19
 2892 0953 746D7000 		.ascii	"tmp\000"
 2893 0957 01       		.byte	0x1
 2894 0958 9305     		.2byte	0x593
 2895 095a A2000000 		.4byte	0xa2
 2896 095e 5B060000 		.4byte	.LLST37
 2897 0962 14       		.uleb128 0x14
 2898 0963 18070000 		.4byte	.LASF105
 2899 0967 01       		.byte	0x1
 2900 0968 9405     		.2byte	0x594
 2901 096a A2000000 		.4byte	0xa2
 2902 096e 8C060000 		.4byte	.LLST38
 2903 0972 14       		.uleb128 0x14
 2904 0973 22070000 		.4byte	.LASF106
 2905 0977 01       		.byte	0x1
 2906 0978 9505     		.2byte	0x595
 2907 097a CE000000 		.4byte	0xce
 2908 097e F0060000 		.4byte	.LLST39
 2909 0982 00       		.byte	0
 2910 0983 1C       		.uleb128 0x1c
 2911 0984 01       		.byte	0x1
 2912 0985 F2010000 		.4byte	.LASF108
 2913 0989 01       		.byte	0x1
 2914 098a DE       		.byte	0xde
 2915 098b 01       		.byte	0x1
 2916 098c 19010000 		.4byte	0x119
 2917 0990 98040000 		.4byte	.LFB34
 2918 0994 C6040000 		.4byte	.LFE34
 2919 0998 1B070000 		.4byte	.LLST40
 2920 099c 01       		.byte	0x1
 2921 099d F0090000 		.4byte	0x9f0
 2922 09a1 1D       		.uleb128 0x1d
 2923 09a2 57070000 		.4byte	.LASF109
 2924 09a6 01       		.byte	0x1
 2925 09a7 E0       		.byte	0xe0
 2926 09a8 B4000000 		.4byte	0xb4
 2927 09ac 02       		.byte	0x2
 2928 09ad 91       		.byte	0x91
 2929 09ae 74       		.sleb128 -12
 2930 09af 1E       		.uleb128 0x1e
 2931 09b0 5E040000 		.4byte	.LASF110
 2932 09b4 01       		.byte	0x1
 2933 09b5 E1       		.byte	0xe1
 2934 09b6 19010000 		.4byte	0x119
 2935 09ba 3B070000 		.4byte	.LLST41
 2936 09be 1E       		.uleb128 0x1e
 2937 09bf 5E060000 		.4byte	.LASF111
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 81


 2938 09c3 01       		.byte	0x1
 2939 09c4 E2       		.byte	0xe2
 2940 09c5 CE000000 		.4byte	0xce
 2941 09c9 60070000 		.4byte	.LLST42
 2942 09cd 1F       		.uleb128 0x1f
 2943 09ce A4040000 		.4byte	.LVL120
 2944 09d2 24090000 		.4byte	0x924
 2945 09d6 E0090000 		.4byte	0x9e0
 2946 09da 20       		.uleb128 0x20
 2947 09db 01       		.byte	0x1
 2948 09dc 50       		.byte	0x50
 2949 09dd 01       		.byte	0x1
 2950 09de 41       		.byte	0x41
 2951 09df 00       		.byte	0
 2952 09e0 21       		.uleb128 0x21
 2953 09e1 BE040000 		.4byte	.LVL122
 2954 09e5 24090000 		.4byte	0x924
 2955 09e9 20       		.uleb128 0x20
 2956 09ea 01       		.byte	0x1
 2957 09eb 50       		.byte	0x50
 2958 09ec 01       		.byte	0x1
 2959 09ed 41       		.byte	0x41
 2960 09ee 00       		.byte	0
 2961 09ef 00       		.byte	0
 2962 09f0 22       		.uleb128 0x22
 2963 09f1 01       		.byte	0x1
 2964 09f2 49070000 		.4byte	.LASF113
 2965 09f6 01       		.byte	0x1
 2966 09f7 C505     		.2byte	0x5c5
 2967 09f9 01       		.byte	0x1
 2968 09fa C6040000 		.4byte	.LFB68
 2969 09fe D8040000 		.4byte	.LFE68
 2970 0a02 02       		.byte	0x2
 2971 0a03 7D       		.byte	0x7d
 2972 0a04 00       		.sleb128 0
 2973 0a05 01       		.byte	0x1
 2974 0a06 1B       		.uleb128 0x1b
 2975 0a07 01       		.byte	0x1
 2976 0a08 AB020000 		.4byte	.LASF114
 2977 0a0c 01       		.byte	0x1
 2978 0a0d D805     		.2byte	0x5d8
 2979 0a0f 01       		.byte	0x1
 2980 0a10 D9000000 		.4byte	0xd9
 2981 0a14 D8040000 		.4byte	.LFB69
 2982 0a18 EC040000 		.4byte	.LFE69
 2983 0a1c 02       		.byte	0x2
 2984 0a1d 7D       		.byte	0x7d
 2985 0a1e 00       		.sleb128 0
 2986 0a1f 01       		.byte	0x1
 2987 0a20 450A0000 		.4byte	0xa45
 2988 0a24 13       		.uleb128 0x13
 2989 0a25 39070000 		.4byte	.LASF103
 2990 0a29 01       		.byte	0x1
 2991 0a2a D805     		.2byte	0x5d8
 2992 0a2c 8C000000 		.4byte	0x8c
 2993 0a30 73070000 		.4byte	.LLST43
 2994 0a34 14       		.uleb128 0x14
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 82


 2995 0a35 22070000 		.4byte	.LASF106
 2996 0a39 01       		.byte	0x1
 2997 0a3a DA05     		.2byte	0x5da
 2998 0a3c D9000000 		.4byte	0xd9
 2999 0a40 94070000 		.4byte	.LLST44
 3000 0a44 00       		.byte	0
 3001 0a45 12       		.uleb128 0x12
 3002 0a46 01       		.byte	0x1
 3003 0a47 27020000 		.4byte	.LASF115
 3004 0a4b 01       		.byte	0x1
 3005 0a4c F905     		.2byte	0x5f9
 3006 0a4e 01       		.byte	0x1
 3007 0a4f EC040000 		.4byte	.LFB70
 3008 0a53 F8040000 		.4byte	.LFE70
 3009 0a57 02       		.byte	0x2
 3010 0a58 7D       		.byte	0x7d
 3011 0a59 00       		.sleb128 0
 3012 0a5a 01       		.byte	0x1
 3013 0a5b 6E0A0000 		.4byte	0xa6e
 3014 0a5f 15       		.uleb128 0x15
 3015 0a60 39070000 		.4byte	.LASF103
 3016 0a64 01       		.byte	0x1
 3017 0a65 F905     		.2byte	0x5f9
 3018 0a67 8C000000 		.4byte	0x8c
 3019 0a6b 01       		.byte	0x1
 3020 0a6c 50       		.byte	0x50
 3021 0a6d 00       		.byte	0
 3022 0a6e 23       		.uleb128 0x23
 3023 0a6f 8C000000 		.4byte	0x8c
 3024 0a73 7E0A0000 		.4byte	0xa7e
 3025 0a77 24       		.uleb128 0x24
 3026 0a78 AD000000 		.4byte	0xad
 3027 0a7c 0F       		.byte	0xf
 3028 0a7d 00       		.byte	0
 3029 0a7e 1D       		.uleb128 0x1d
 3030 0a7f DA040000 		.4byte	.LASF116
 3031 0a83 01       		.byte	0x1
 3032 0a84 5A       		.byte	0x5a
 3033 0a85 8F0A0000 		.4byte	0xa8f
 3034 0a89 05       		.byte	0x5
 3035 0a8a 03       		.byte	0x3
 3036 0a8b 00000000 		.4byte	APBAHBPrescTable
 3037 0a8f 25       		.uleb128 0x25
 3038 0a90 940A0000 		.4byte	0xa94
 3039 0a94 05       		.uleb128 0x5
 3040 0a95 6E0A0000 		.4byte	0xa6e
 3041 0a99 00       		.byte	0
 3042              		.section	.debug_abbrev,"",%progbits
 3043              	.Ldebug_abbrev0:
 3044 0000 01       		.uleb128 0x1
 3045 0001 11       		.uleb128 0x11
 3046 0002 01       		.byte	0x1
 3047 0003 25       		.uleb128 0x25
 3048 0004 0E       		.uleb128 0xe
 3049 0005 13       		.uleb128 0x13
 3050 0006 0B       		.uleb128 0xb
 3051 0007 03       		.uleb128 0x3
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 83


 3052 0008 0E       		.uleb128 0xe
 3053 0009 1B       		.uleb128 0x1b
 3054 000a 0E       		.uleb128 0xe
 3055 000b 11       		.uleb128 0x11
 3056 000c 01       		.uleb128 0x1
 3057 000d 12       		.uleb128 0x12
 3058 000e 01       		.uleb128 0x1
 3059 000f 10       		.uleb128 0x10
 3060 0010 06       		.uleb128 0x6
 3061 0011 00       		.byte	0
 3062 0012 00       		.byte	0
 3063 0013 02       		.uleb128 0x2
 3064 0014 24       		.uleb128 0x24
 3065 0015 00       		.byte	0
 3066 0016 0B       		.uleb128 0xb
 3067 0017 0B       		.uleb128 0xb
 3068 0018 3E       		.uleb128 0x3e
 3069 0019 0B       		.uleb128 0xb
 3070 001a 03       		.uleb128 0x3
 3071 001b 0E       		.uleb128 0xe
 3072 001c 00       		.byte	0
 3073 001d 00       		.byte	0
 3074 001e 03       		.uleb128 0x3
 3075 001f 16       		.uleb128 0x16
 3076 0020 00       		.byte	0
 3077 0021 03       		.uleb128 0x3
 3078 0022 0E       		.uleb128 0xe
 3079 0023 3A       		.uleb128 0x3a
 3080 0024 0B       		.uleb128 0xb
 3081 0025 3B       		.uleb128 0x3b
 3082 0026 0B       		.uleb128 0xb
 3083 0027 49       		.uleb128 0x49
 3084 0028 13       		.uleb128 0x13
 3085 0029 00       		.byte	0
 3086 002a 00       		.byte	0
 3087 002b 04       		.uleb128 0x4
 3088 002c 24       		.uleb128 0x24
 3089 002d 00       		.byte	0
 3090 002e 0B       		.uleb128 0xb
 3091 002f 0B       		.uleb128 0xb
 3092 0030 3E       		.uleb128 0x3e
 3093 0031 0B       		.uleb128 0xb
 3094 0032 03       		.uleb128 0x3
 3095 0033 08       		.uleb128 0x8
 3096 0034 00       		.byte	0
 3097 0035 00       		.byte	0
 3098 0036 05       		.uleb128 0x5
 3099 0037 35       		.uleb128 0x35
 3100 0038 00       		.byte	0
 3101 0039 49       		.uleb128 0x49
 3102 003a 13       		.uleb128 0x13
 3103 003b 00       		.byte	0
 3104 003c 00       		.byte	0
 3105 003d 06       		.uleb128 0x6
 3106 003e 04       		.uleb128 0x4
 3107 003f 01       		.byte	0x1
 3108 0040 0B       		.uleb128 0xb
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 84


 3109 0041 0B       		.uleb128 0xb
 3110 0042 3A       		.uleb128 0x3a
 3111 0043 0B       		.uleb128 0xb
 3112 0044 3B       		.uleb128 0x3b
 3113 0045 0B       		.uleb128 0xb
 3114 0046 01       		.uleb128 0x1
 3115 0047 13       		.uleb128 0x13
 3116 0048 00       		.byte	0
 3117 0049 00       		.byte	0
 3118 004a 07       		.uleb128 0x7
 3119 004b 28       		.uleb128 0x28
 3120 004c 00       		.byte	0
 3121 004d 03       		.uleb128 0x3
 3122 004e 0E       		.uleb128 0xe
 3123 004f 1C       		.uleb128 0x1c
 3124 0050 0D       		.uleb128 0xd
 3125 0051 00       		.byte	0
 3126 0052 00       		.byte	0
 3127 0053 08       		.uleb128 0x8
 3128 0054 28       		.uleb128 0x28
 3129 0055 00       		.byte	0
 3130 0056 03       		.uleb128 0x3
 3131 0057 08       		.uleb128 0x8
 3132 0058 1C       		.uleb128 0x1c
 3133 0059 0D       		.uleb128 0xd
 3134 005a 00       		.byte	0
 3135 005b 00       		.byte	0
 3136 005c 09       		.uleb128 0x9
 3137 005d 13       		.uleb128 0x13
 3138 005e 01       		.byte	0x1
 3139 005f 0B       		.uleb128 0xb
 3140 0060 0B       		.uleb128 0xb
 3141 0061 3A       		.uleb128 0x3a
 3142 0062 0B       		.uleb128 0xb
 3143 0063 3B       		.uleb128 0x3b
 3144 0064 05       		.uleb128 0x5
 3145 0065 01       		.uleb128 0x1
 3146 0066 13       		.uleb128 0x13
 3147 0067 00       		.byte	0
 3148 0068 00       		.byte	0
 3149 0069 0A       		.uleb128 0xa
 3150 006a 0D       		.uleb128 0xd
 3151 006b 00       		.byte	0
 3152 006c 03       		.uleb128 0x3
 3153 006d 08       		.uleb128 0x8
 3154 006e 3A       		.uleb128 0x3a
 3155 006f 0B       		.uleb128 0xb
 3156 0070 3B       		.uleb128 0x3b
 3157 0071 05       		.uleb128 0x5
 3158 0072 49       		.uleb128 0x49
 3159 0073 13       		.uleb128 0x13
 3160 0074 38       		.uleb128 0x38
 3161 0075 0A       		.uleb128 0xa
 3162 0076 00       		.byte	0
 3163 0077 00       		.byte	0
 3164 0078 0B       		.uleb128 0xb
 3165 0079 0D       		.uleb128 0xd
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 85


 3166 007a 00       		.byte	0
 3167 007b 03       		.uleb128 0x3
 3168 007c 0E       		.uleb128 0xe
 3169 007d 3A       		.uleb128 0x3a
 3170 007e 0B       		.uleb128 0xb
 3171 007f 3B       		.uleb128 0x3b
 3172 0080 05       		.uleb128 0x5
 3173 0081 49       		.uleb128 0x49
 3174 0082 13       		.uleb128 0x13
 3175 0083 38       		.uleb128 0x38
 3176 0084 0A       		.uleb128 0xa
 3177 0085 00       		.byte	0
 3178 0086 00       		.byte	0
 3179 0087 0C       		.uleb128 0xc
 3180 0088 16       		.uleb128 0x16
 3181 0089 00       		.byte	0
 3182 008a 03       		.uleb128 0x3
 3183 008b 0E       		.uleb128 0xe
 3184 008c 3A       		.uleb128 0x3a
 3185 008d 0B       		.uleb128 0xb
 3186 008e 3B       		.uleb128 0x3b
 3187 008f 05       		.uleb128 0x5
 3188 0090 49       		.uleb128 0x49
 3189 0091 13       		.uleb128 0x13
 3190 0092 00       		.byte	0
 3191 0093 00       		.byte	0
 3192 0094 0D       		.uleb128 0xd
 3193 0095 13       		.uleb128 0x13
 3194 0096 01       		.byte	0x1
 3195 0097 0B       		.uleb128 0xb
 3196 0098 0B       		.uleb128 0xb
 3197 0099 3A       		.uleb128 0x3a
 3198 009a 0B       		.uleb128 0xb
 3199 009b 3B       		.uleb128 0x3b
 3200 009c 0B       		.uleb128 0xb
 3201 009d 01       		.uleb128 0x1
 3202 009e 13       		.uleb128 0x13
 3203 009f 00       		.byte	0
 3204 00a0 00       		.byte	0
 3205 00a1 0E       		.uleb128 0xe
 3206 00a2 0D       		.uleb128 0xd
 3207 00a3 00       		.byte	0
 3208 00a4 03       		.uleb128 0x3
 3209 00a5 0E       		.uleb128 0xe
 3210 00a6 3A       		.uleb128 0x3a
 3211 00a7 0B       		.uleb128 0xb
 3212 00a8 3B       		.uleb128 0x3b
 3213 00a9 0B       		.uleb128 0xb
 3214 00aa 49       		.uleb128 0x49
 3215 00ab 13       		.uleb128 0x13
 3216 00ac 38       		.uleb128 0x38
 3217 00ad 0A       		.uleb128 0xa
 3218 00ae 00       		.byte	0
 3219 00af 00       		.byte	0
 3220 00b0 0F       		.uleb128 0xf
 3221 00b1 2E       		.uleb128 0x2e
 3222 00b2 00       		.byte	0
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 86


 3223 00b3 3F       		.uleb128 0x3f
 3224 00b4 0C       		.uleb128 0xc
 3225 00b5 03       		.uleb128 0x3
 3226 00b6 0E       		.uleb128 0xe
 3227 00b7 3A       		.uleb128 0x3a
 3228 00b8 0B       		.uleb128 0xb
 3229 00b9 3B       		.uleb128 0x3b
 3230 00ba 0B       		.uleb128 0xb
 3231 00bb 27       		.uleb128 0x27
 3232 00bc 0C       		.uleb128 0xc
 3233 00bd 11       		.uleb128 0x11
 3234 00be 01       		.uleb128 0x1
 3235 00bf 12       		.uleb128 0x12
 3236 00c0 01       		.uleb128 0x1
 3237 00c1 40       		.uleb128 0x40
 3238 00c2 0A       		.uleb128 0xa
 3239 00c3 9742     		.uleb128 0x2117
 3240 00c5 0C       		.uleb128 0xc
 3241 00c6 00       		.byte	0
 3242 00c7 00       		.byte	0
 3243 00c8 10       		.uleb128 0x10
 3244 00c9 2E       		.uleb128 0x2e
 3245 00ca 01       		.byte	0x1
 3246 00cb 3F       		.uleb128 0x3f
 3247 00cc 0C       		.uleb128 0xc
 3248 00cd 03       		.uleb128 0x3
 3249 00ce 0E       		.uleb128 0xe
 3250 00cf 3A       		.uleb128 0x3a
 3251 00d0 0B       		.uleb128 0xb
 3252 00d1 3B       		.uleb128 0x3b
 3253 00d2 0B       		.uleb128 0xb
 3254 00d3 27       		.uleb128 0x27
 3255 00d4 0C       		.uleb128 0xc
 3256 00d5 11       		.uleb128 0x11
 3257 00d6 01       		.uleb128 0x1
 3258 00d7 12       		.uleb128 0x12
 3259 00d8 01       		.uleb128 0x1
 3260 00d9 40       		.uleb128 0x40
 3261 00da 0A       		.uleb128 0xa
 3262 00db 9742     		.uleb128 0x2117
 3263 00dd 0C       		.uleb128 0xc
 3264 00de 01       		.uleb128 0x1
 3265 00df 13       		.uleb128 0x13
 3266 00e0 00       		.byte	0
 3267 00e1 00       		.byte	0
 3268 00e2 11       		.uleb128 0x11
 3269 00e3 05       		.uleb128 0x5
 3270 00e4 00       		.byte	0
 3271 00e5 03       		.uleb128 0x3
 3272 00e6 0E       		.uleb128 0xe
 3273 00e7 3A       		.uleb128 0x3a
 3274 00e8 0B       		.uleb128 0xb
 3275 00e9 3B       		.uleb128 0x3b
 3276 00ea 0B       		.uleb128 0xb
 3277 00eb 49       		.uleb128 0x49
 3278 00ec 13       		.uleb128 0x13
 3279 00ed 02       		.uleb128 0x2
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 87


 3280 00ee 0A       		.uleb128 0xa
 3281 00ef 00       		.byte	0
 3282 00f0 00       		.byte	0
 3283 00f1 12       		.uleb128 0x12
 3284 00f2 2E       		.uleb128 0x2e
 3285 00f3 01       		.byte	0x1
 3286 00f4 3F       		.uleb128 0x3f
 3287 00f5 0C       		.uleb128 0xc
 3288 00f6 03       		.uleb128 0x3
 3289 00f7 0E       		.uleb128 0xe
 3290 00f8 3A       		.uleb128 0x3a
 3291 00f9 0B       		.uleb128 0xb
 3292 00fa 3B       		.uleb128 0x3b
 3293 00fb 05       		.uleb128 0x5
 3294 00fc 27       		.uleb128 0x27
 3295 00fd 0C       		.uleb128 0xc
 3296 00fe 11       		.uleb128 0x11
 3297 00ff 01       		.uleb128 0x1
 3298 0100 12       		.uleb128 0x12
 3299 0101 01       		.uleb128 0x1
 3300 0102 40       		.uleb128 0x40
 3301 0103 0A       		.uleb128 0xa
 3302 0104 9742     		.uleb128 0x2117
 3303 0106 0C       		.uleb128 0xc
 3304 0107 01       		.uleb128 0x1
 3305 0108 13       		.uleb128 0x13
 3306 0109 00       		.byte	0
 3307 010a 00       		.byte	0
 3308 010b 13       		.uleb128 0x13
 3309 010c 05       		.uleb128 0x5
 3310 010d 00       		.byte	0
 3311 010e 03       		.uleb128 0x3
 3312 010f 0E       		.uleb128 0xe
 3313 0110 3A       		.uleb128 0x3a
 3314 0111 0B       		.uleb128 0xb
 3315 0112 3B       		.uleb128 0x3b
 3316 0113 05       		.uleb128 0x5
 3317 0114 49       		.uleb128 0x49
 3318 0115 13       		.uleb128 0x13
 3319 0116 02       		.uleb128 0x2
 3320 0117 06       		.uleb128 0x6
 3321 0118 00       		.byte	0
 3322 0119 00       		.byte	0
 3323 011a 14       		.uleb128 0x14
 3324 011b 34       		.uleb128 0x34
 3325 011c 00       		.byte	0
 3326 011d 03       		.uleb128 0x3
 3327 011e 0E       		.uleb128 0xe
 3328 011f 3A       		.uleb128 0x3a
 3329 0120 0B       		.uleb128 0xb
 3330 0121 3B       		.uleb128 0x3b
 3331 0122 05       		.uleb128 0x5
 3332 0123 49       		.uleb128 0x49
 3333 0124 13       		.uleb128 0x13
 3334 0125 02       		.uleb128 0x2
 3335 0126 06       		.uleb128 0x6
 3336 0127 00       		.byte	0
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 88


 3337 0128 00       		.byte	0
 3338 0129 15       		.uleb128 0x15
 3339 012a 05       		.uleb128 0x5
 3340 012b 00       		.byte	0
 3341 012c 03       		.uleb128 0x3
 3342 012d 0E       		.uleb128 0xe
 3343 012e 3A       		.uleb128 0x3a
 3344 012f 0B       		.uleb128 0xb
 3345 0130 3B       		.uleb128 0x3b
 3346 0131 05       		.uleb128 0x5
 3347 0132 49       		.uleb128 0x49
 3348 0133 13       		.uleb128 0x13
 3349 0134 02       		.uleb128 0x2
 3350 0135 0A       		.uleb128 0xa
 3351 0136 00       		.byte	0
 3352 0137 00       		.byte	0
 3353 0138 16       		.uleb128 0x16
 3354 0139 2E       		.uleb128 0x2e
 3355 013a 01       		.byte	0x1
 3356 013b 3F       		.uleb128 0x3f
 3357 013c 0C       		.uleb128 0xc
 3358 013d 03       		.uleb128 0x3
 3359 013e 0E       		.uleb128 0xe
 3360 013f 3A       		.uleb128 0x3a
 3361 0140 0B       		.uleb128 0xb
 3362 0141 3B       		.uleb128 0x3b
 3363 0142 05       		.uleb128 0x5
 3364 0143 27       		.uleb128 0x27
 3365 0144 0C       		.uleb128 0xc
 3366 0145 11       		.uleb128 0x11
 3367 0146 01       		.uleb128 0x1
 3368 0147 12       		.uleb128 0x12
 3369 0148 01       		.uleb128 0x1
 3370 0149 40       		.uleb128 0x40
 3371 014a 06       		.uleb128 0x6
 3372 014b 9742     		.uleb128 0x2117
 3373 014d 0C       		.uleb128 0xc
 3374 014e 01       		.uleb128 0x1
 3375 014f 13       		.uleb128 0x13
 3376 0150 00       		.byte	0
 3377 0151 00       		.byte	0
 3378 0152 17       		.uleb128 0x17
 3379 0153 2E       		.uleb128 0x2e
 3380 0154 00       		.byte	0
 3381 0155 3F       		.uleb128 0x3f
 3382 0156 0C       		.uleb128 0xc
 3383 0157 03       		.uleb128 0x3
 3384 0158 0E       		.uleb128 0xe
 3385 0159 3A       		.uleb128 0x3a
 3386 015a 0B       		.uleb128 0xb
 3387 015b 3B       		.uleb128 0x3b
 3388 015c 05       		.uleb128 0x5
 3389 015d 27       		.uleb128 0x27
 3390 015e 0C       		.uleb128 0xc
 3391 015f 49       		.uleb128 0x49
 3392 0160 13       		.uleb128 0x13
 3393 0161 11       		.uleb128 0x11
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 89


 3394 0162 01       		.uleb128 0x1
 3395 0163 12       		.uleb128 0x12
 3396 0164 01       		.uleb128 0x1
 3397 0165 40       		.uleb128 0x40
 3398 0166 0A       		.uleb128 0xa
 3399 0167 9742     		.uleb128 0x2117
 3400 0169 0C       		.uleb128 0xc
 3401 016a 00       		.byte	0
 3402 016b 00       		.byte	0
 3403 016c 18       		.uleb128 0x18
 3404 016d 2E       		.uleb128 0x2e
 3405 016e 01       		.byte	0x1
 3406 016f 3F       		.uleb128 0x3f
 3407 0170 0C       		.uleb128 0xc
 3408 0171 03       		.uleb128 0x3
 3409 0172 0E       		.uleb128 0xe
 3410 0173 3A       		.uleb128 0x3a
 3411 0174 0B       		.uleb128 0xb
 3412 0175 3B       		.uleb128 0x3b
 3413 0176 05       		.uleb128 0x5
 3414 0177 27       		.uleb128 0x27
 3415 0178 0C       		.uleb128 0xc
 3416 0179 11       		.uleb128 0x11
 3417 017a 01       		.uleb128 0x1
 3418 017b 12       		.uleb128 0x12
 3419 017c 01       		.uleb128 0x1
 3420 017d 40       		.uleb128 0x40
 3421 017e 06       		.uleb128 0x6
 3422 017f 9642     		.uleb128 0x2116
 3423 0181 0C       		.uleb128 0xc
 3424 0182 01       		.uleb128 0x1
 3425 0183 13       		.uleb128 0x13
 3426 0184 00       		.byte	0
 3427 0185 00       		.byte	0
 3428 0186 19       		.uleb128 0x19
 3429 0187 34       		.uleb128 0x34
 3430 0188 00       		.byte	0
 3431 0189 03       		.uleb128 0x3
 3432 018a 08       		.uleb128 0x8
 3433 018b 3A       		.uleb128 0x3a
 3434 018c 0B       		.uleb128 0xb
 3435 018d 3B       		.uleb128 0x3b
 3436 018e 05       		.uleb128 0x5
 3437 018f 49       		.uleb128 0x49
 3438 0190 13       		.uleb128 0x13
 3439 0191 02       		.uleb128 0x2
 3440 0192 06       		.uleb128 0x6
 3441 0193 00       		.byte	0
 3442 0194 00       		.byte	0
 3443 0195 1A       		.uleb128 0x1a
 3444 0196 0F       		.uleb128 0xf
 3445 0197 00       		.byte	0
 3446 0198 0B       		.uleb128 0xb
 3447 0199 0B       		.uleb128 0xb
 3448 019a 49       		.uleb128 0x49
 3449 019b 13       		.uleb128 0x13
 3450 019c 00       		.byte	0
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 90


 3451 019d 00       		.byte	0
 3452 019e 1B       		.uleb128 0x1b
 3453 019f 2E       		.uleb128 0x2e
 3454 01a0 01       		.byte	0x1
 3455 01a1 3F       		.uleb128 0x3f
 3456 01a2 0C       		.uleb128 0xc
 3457 01a3 03       		.uleb128 0x3
 3458 01a4 0E       		.uleb128 0xe
 3459 01a5 3A       		.uleb128 0x3a
 3460 01a6 0B       		.uleb128 0xb
 3461 01a7 3B       		.uleb128 0x3b
 3462 01a8 05       		.uleb128 0x5
 3463 01a9 27       		.uleb128 0x27
 3464 01aa 0C       		.uleb128 0xc
 3465 01ab 49       		.uleb128 0x49
 3466 01ac 13       		.uleb128 0x13
 3467 01ad 11       		.uleb128 0x11
 3468 01ae 01       		.uleb128 0x1
 3469 01af 12       		.uleb128 0x12
 3470 01b0 01       		.uleb128 0x1
 3471 01b1 40       		.uleb128 0x40
 3472 01b2 0A       		.uleb128 0xa
 3473 01b3 9742     		.uleb128 0x2117
 3474 01b5 0C       		.uleb128 0xc
 3475 01b6 01       		.uleb128 0x1
 3476 01b7 13       		.uleb128 0x13
 3477 01b8 00       		.byte	0
 3478 01b9 00       		.byte	0
 3479 01ba 1C       		.uleb128 0x1c
 3480 01bb 2E       		.uleb128 0x2e
 3481 01bc 01       		.byte	0x1
 3482 01bd 3F       		.uleb128 0x3f
 3483 01be 0C       		.uleb128 0xc
 3484 01bf 03       		.uleb128 0x3
 3485 01c0 0E       		.uleb128 0xe
 3486 01c1 3A       		.uleb128 0x3a
 3487 01c2 0B       		.uleb128 0xb
 3488 01c3 3B       		.uleb128 0x3b
 3489 01c4 0B       		.uleb128 0xb
 3490 01c5 27       		.uleb128 0x27
 3491 01c6 0C       		.uleb128 0xc
 3492 01c7 49       		.uleb128 0x49
 3493 01c8 13       		.uleb128 0x13
 3494 01c9 11       		.uleb128 0x11
 3495 01ca 01       		.uleb128 0x1
 3496 01cb 12       		.uleb128 0x12
 3497 01cc 01       		.uleb128 0x1
 3498 01cd 40       		.uleb128 0x40
 3499 01ce 06       		.uleb128 0x6
 3500 01cf 9742     		.uleb128 0x2117
 3501 01d1 0C       		.uleb128 0xc
 3502 01d2 01       		.uleb128 0x1
 3503 01d3 13       		.uleb128 0x13
 3504 01d4 00       		.byte	0
 3505 01d5 00       		.byte	0
 3506 01d6 1D       		.uleb128 0x1d
 3507 01d7 34       		.uleb128 0x34
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 91


 3508 01d8 00       		.byte	0
 3509 01d9 03       		.uleb128 0x3
 3510 01da 0E       		.uleb128 0xe
 3511 01db 3A       		.uleb128 0x3a
 3512 01dc 0B       		.uleb128 0xb
 3513 01dd 3B       		.uleb128 0x3b
 3514 01de 0B       		.uleb128 0xb
 3515 01df 49       		.uleb128 0x49
 3516 01e0 13       		.uleb128 0x13
 3517 01e1 02       		.uleb128 0x2
 3518 01e2 0A       		.uleb128 0xa
 3519 01e3 00       		.byte	0
 3520 01e4 00       		.byte	0
 3521 01e5 1E       		.uleb128 0x1e
 3522 01e6 34       		.uleb128 0x34
 3523 01e7 00       		.byte	0
 3524 01e8 03       		.uleb128 0x3
 3525 01e9 0E       		.uleb128 0xe
 3526 01ea 3A       		.uleb128 0x3a
 3527 01eb 0B       		.uleb128 0xb
 3528 01ec 3B       		.uleb128 0x3b
 3529 01ed 0B       		.uleb128 0xb
 3530 01ee 49       		.uleb128 0x49
 3531 01ef 13       		.uleb128 0x13
 3532 01f0 02       		.uleb128 0x2
 3533 01f1 06       		.uleb128 0x6
 3534 01f2 00       		.byte	0
 3535 01f3 00       		.byte	0
 3536 01f4 1F       		.uleb128 0x1f
 3537 01f5 898201   		.uleb128 0x4109
 3538 01f8 01       		.byte	0x1
 3539 01f9 11       		.uleb128 0x11
 3540 01fa 01       		.uleb128 0x1
 3541 01fb 31       		.uleb128 0x31
 3542 01fc 13       		.uleb128 0x13
 3543 01fd 01       		.uleb128 0x1
 3544 01fe 13       		.uleb128 0x13
 3545 01ff 00       		.byte	0
 3546 0200 00       		.byte	0
 3547 0201 20       		.uleb128 0x20
 3548 0202 8A8201   		.uleb128 0x410a
 3549 0205 00       		.byte	0
 3550 0206 02       		.uleb128 0x2
 3551 0207 0A       		.uleb128 0xa
 3552 0208 9142     		.uleb128 0x2111
 3553 020a 0A       		.uleb128 0xa
 3554 020b 00       		.byte	0
 3555 020c 00       		.byte	0
 3556 020d 21       		.uleb128 0x21
 3557 020e 898201   		.uleb128 0x4109
 3558 0211 01       		.byte	0x1
 3559 0212 11       		.uleb128 0x11
 3560 0213 01       		.uleb128 0x1
 3561 0214 31       		.uleb128 0x31
 3562 0215 13       		.uleb128 0x13
 3563 0216 00       		.byte	0
 3564 0217 00       		.byte	0
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 92


 3565 0218 22       		.uleb128 0x22
 3566 0219 2E       		.uleb128 0x2e
 3567 021a 00       		.byte	0
 3568 021b 3F       		.uleb128 0x3f
 3569 021c 0C       		.uleb128 0xc
 3570 021d 03       		.uleb128 0x3
 3571 021e 0E       		.uleb128 0xe
 3572 021f 3A       		.uleb128 0x3a
 3573 0220 0B       		.uleb128 0xb
 3574 0221 3B       		.uleb128 0x3b
 3575 0222 05       		.uleb128 0x5
 3576 0223 27       		.uleb128 0x27
 3577 0224 0C       		.uleb128 0xc
 3578 0225 11       		.uleb128 0x11
 3579 0226 01       		.uleb128 0x1
 3580 0227 12       		.uleb128 0x12
 3581 0228 01       		.uleb128 0x1
 3582 0229 40       		.uleb128 0x40
 3583 022a 0A       		.uleb128 0xa
 3584 022b 9742     		.uleb128 0x2117
 3585 022d 0C       		.uleb128 0xc
 3586 022e 00       		.byte	0
 3587 022f 00       		.byte	0
 3588 0230 23       		.uleb128 0x23
 3589 0231 01       		.uleb128 0x1
 3590 0232 01       		.byte	0x1
 3591 0233 49       		.uleb128 0x49
 3592 0234 13       		.uleb128 0x13
 3593 0235 01       		.uleb128 0x1
 3594 0236 13       		.uleb128 0x13
 3595 0237 00       		.byte	0
 3596 0238 00       		.byte	0
 3597 0239 24       		.uleb128 0x24
 3598 023a 21       		.uleb128 0x21
 3599 023b 00       		.byte	0
 3600 023c 49       		.uleb128 0x49
 3601 023d 13       		.uleb128 0x13
 3602 023e 2F       		.uleb128 0x2f
 3603 023f 0B       		.uleb128 0xb
 3604 0240 00       		.byte	0
 3605 0241 00       		.byte	0
 3606 0242 25       		.uleb128 0x25
 3607 0243 26       		.uleb128 0x26
 3608 0244 00       		.byte	0
 3609 0245 49       		.uleb128 0x49
 3610 0246 13       		.uleb128 0x13
 3611 0247 00       		.byte	0
 3612 0248 00       		.byte	0
 3613 0249 00       		.byte	0
 3614              		.section	.debug_loc,"",%progbits
 3615              	.Ldebug_loc0:
 3616              	.LLST0:
 3617 0000 70000000 		.4byte	.LVL1-.Ltext0
 3618 0004 78000000 		.4byte	.LVL3-.Ltext0
 3619 0008 0100     		.2byte	0x1
 3620 000a 50       		.byte	0x50
 3621 000b 78000000 		.4byte	.LVL3-.Ltext0
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 93


 3622 000f 84000000 		.4byte	.LFE35-.Ltext0
 3623 0013 0400     		.2byte	0x4
 3624 0015 F3       		.byte	0xf3
 3625 0016 01       		.uleb128 0x1
 3626 0017 50       		.byte	0x50
 3627 0018 9F       		.byte	0x9f
 3628 0019 00000000 		.4byte	0
 3629 001d 00000000 		.4byte	0
 3630              	.LLST1:
 3631 0021 70000000 		.4byte	.LVL1-.Ltext0
 3632 0025 76000000 		.4byte	.LVL2-.Ltext0
 3633 0029 0200     		.2byte	0x2
 3634 002b 30       		.byte	0x30
 3635 002c 9F       		.byte	0x9f
 3636 002d 76000000 		.4byte	.LVL2-.Ltext0
 3637 0031 7C000000 		.4byte	.LVL5-.Ltext0
 3638 0035 0100     		.2byte	0x1
 3639 0037 52       		.byte	0x52
 3640 0038 7C000000 		.4byte	.LVL5-.Ltext0
 3641 003c 84000000 		.4byte	.LFE35-.Ltext0
 3642 0040 0100     		.2byte	0x1
 3643 0042 50       		.byte	0x50
 3644 0043 00000000 		.4byte	0
 3645 0047 00000000 		.4byte	0
 3646              	.LLST2:
 3647 004b A0000000 		.4byte	.LVL7-.Ltext0
 3648 004f A8000000 		.4byte	.LVL9-.Ltext0
 3649 0053 0100     		.2byte	0x1
 3650 0055 50       		.byte	0x50
 3651 0056 A8000000 		.4byte	.LVL9-.Ltext0
 3652 005a B4000000 		.4byte	.LFE37-.Ltext0
 3653 005e 0400     		.2byte	0x4
 3654 0060 F3       		.byte	0xf3
 3655 0061 01       		.uleb128 0x1
 3656 0062 50       		.byte	0x50
 3657 0063 9F       		.byte	0x9f
 3658 0064 00000000 		.4byte	0
 3659 0068 00000000 		.4byte	0
 3660              	.LLST3:
 3661 006c A0000000 		.4byte	.LVL7-.Ltext0
 3662 0070 A6000000 		.4byte	.LVL8-.Ltext0
 3663 0074 0200     		.2byte	0x2
 3664 0076 30       		.byte	0x30
 3665 0077 9F       		.byte	0x9f
 3666 0078 A6000000 		.4byte	.LVL8-.Ltext0
 3667 007c AC000000 		.4byte	.LVL11-.Ltext0
 3668 0080 0100     		.2byte	0x1
 3669 0082 52       		.byte	0x52
 3670 0083 AC000000 		.4byte	.LVL11-.Ltext0
 3671 0087 B4000000 		.4byte	.LFE37-.Ltext0
 3672 008b 0100     		.2byte	0x1
 3673 008d 50       		.byte	0x50
 3674 008e 00000000 		.4byte	0
 3675 0092 00000000 		.4byte	0
 3676              	.LLST4:
 3677 0096 EC000000 		.4byte	.LVL14-.Ltext0
 3678 009a 02010000 		.4byte	.LVL15-.Ltext0
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 94


 3679 009e 0100     		.2byte	0x1
 3680 00a0 50       		.byte	0x50
 3681 00a1 02010000 		.4byte	.LVL15-.Ltext0
 3682 00a5 0C010000 		.4byte	.LFE40-.Ltext0
 3683 00a9 0400     		.2byte	0x4
 3684 00ab F3       		.byte	0xf3
 3685 00ac 01       		.uleb128 0x1
 3686 00ad 50       		.byte	0x50
 3687 00ae 9F       		.byte	0x9f
 3688 00af 00000000 		.4byte	0
 3689 00b3 00000000 		.4byte	0
 3690              	.LLST5:
 3691 00b7 0C010000 		.4byte	.LVL16-.Ltext0
 3692 00bb 1A010000 		.4byte	.LVL17-.Ltext0
 3693 00bf 0100     		.2byte	0x1
 3694 00c1 50       		.byte	0x50
 3695 00c2 1A010000 		.4byte	.LVL17-.Ltext0
 3696 00c6 24010000 		.4byte	.LFE41-.Ltext0
 3697 00ca 0400     		.2byte	0x4
 3698 00cc F3       		.byte	0xf3
 3699 00cd 01       		.uleb128 0x1
 3700 00ce 50       		.byte	0x50
 3701 00cf 9F       		.byte	0x9f
 3702 00d0 00000000 		.4byte	0
 3703 00d4 00000000 		.4byte	0
 3704              	.LLST6:
 3705 00d8 40010000 		.4byte	.LFB43-.Ltext0
 3706 00dc 44010000 		.4byte	.LCFI0-.Ltext0
 3707 00e0 0200     		.2byte	0x2
 3708 00e2 7D       		.byte	0x7d
 3709 00e3 00       		.sleb128 0
 3710 00e4 44010000 		.4byte	.LCFI0-.Ltext0
 3711 00e8 60010000 		.4byte	.LFE43-.Ltext0
 3712 00ec 0200     		.2byte	0x2
 3713 00ee 7D       		.byte	0x7d
 3714 00ef 08       		.sleb128 8
 3715 00f0 00000000 		.4byte	0
 3716 00f4 00000000 		.4byte	0
 3717              	.LLST7:
 3718 00f8 40010000 		.4byte	.LVL19-.Ltext0
 3719 00fc 52010000 		.4byte	.LVL21-.Ltext0
 3720 0100 0100     		.2byte	0x1
 3721 0102 50       		.byte	0x50
 3722 0103 52010000 		.4byte	.LVL21-.Ltext0
 3723 0107 60010000 		.4byte	.LFE43-.Ltext0
 3724 010b 0400     		.2byte	0x4
 3725 010d F3       		.byte	0xf3
 3726 010e 01       		.uleb128 0x1
 3727 010f 50       		.byte	0x50
 3728 0110 9F       		.byte	0x9f
 3729 0111 00000000 		.4byte	0
 3730 0115 00000000 		.4byte	0
 3731              	.LLST8:
 3732 0119 40010000 		.4byte	.LVL19-.Ltext0
 3733 011d 50010000 		.4byte	.LVL20-.Ltext0
 3734 0121 0100     		.2byte	0x1
 3735 0123 51       		.byte	0x51
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 95


 3736 0124 50010000 		.4byte	.LVL20-.Ltext0
 3737 0128 60010000 		.4byte	.LFE43-.Ltext0
 3738 012c 0400     		.2byte	0x4
 3739 012e F3       		.byte	0xf3
 3740 012f 01       		.uleb128 0x1
 3741 0130 51       		.byte	0x51
 3742 0131 9F       		.byte	0x9f
 3743 0132 00000000 		.4byte	0
 3744 0136 00000000 		.4byte	0
 3745              	.LLST9:
 3746 013a 80010000 		.4byte	.LVL23-.Ltext0
 3747 013e 8A010000 		.4byte	.LVL26-.Ltext0
 3748 0142 0100     		.2byte	0x1
 3749 0144 50       		.byte	0x50
 3750 0145 8A010000 		.4byte	.LVL26-.Ltext0
 3751 0149 94010000 		.4byte	.LFE45-.Ltext0
 3752 014d 0400     		.2byte	0x4
 3753 014f F3       		.byte	0xf3
 3754 0150 01       		.uleb128 0x1
 3755 0151 50       		.byte	0x50
 3756 0152 9F       		.byte	0x9f
 3757 0153 00000000 		.4byte	0
 3758 0157 00000000 		.4byte	0
 3759              	.LLST10:
 3760 015b 80010000 		.4byte	.LVL23-.Ltext0
 3761 015f 86010000 		.4byte	.LVL24-.Ltext0
 3762 0163 0200     		.2byte	0x2
 3763 0165 30       		.byte	0x30
 3764 0166 9F       		.byte	0x9f
 3765 0167 86010000 		.4byte	.LVL24-.Ltext0
 3766 016b 8A010000 		.4byte	.LVL26-.Ltext0
 3767 016f 0100     		.2byte	0x1
 3768 0171 52       		.byte	0x52
 3769 0172 8A010000 		.4byte	.LVL26-.Ltext0
 3770 0176 94010000 		.4byte	.LFE45-.Ltext0
 3771 017a 0100     		.2byte	0x1
 3772 017c 50       		.byte	0x50
 3773 017d 00000000 		.4byte	0
 3774 0181 00000000 		.4byte	0
 3775              	.LLST11:
 3776 0185 C0010000 		.4byte	.LVL29-.Ltext0
 3777 0189 CA010000 		.4byte	.LVL32-.Ltext0
 3778 018d 0100     		.2byte	0x1
 3779 018f 50       		.byte	0x50
 3780 0190 CA010000 		.4byte	.LVL32-.Ltext0
 3781 0194 D4010000 		.4byte	.LFE48-.Ltext0
 3782 0198 0400     		.2byte	0x4
 3783 019a F3       		.byte	0xf3
 3784 019b 01       		.uleb128 0x1
 3785 019c 50       		.byte	0x50
 3786 019d 9F       		.byte	0x9f
 3787 019e 00000000 		.4byte	0
 3788 01a2 00000000 		.4byte	0
 3789              	.LLST12:
 3790 01a6 C0010000 		.4byte	.LVL29-.Ltext0
 3791 01aa C6010000 		.4byte	.LVL30-.Ltext0
 3792 01ae 0200     		.2byte	0x2
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 96


 3793 01b0 30       		.byte	0x30
 3794 01b1 9F       		.byte	0x9f
 3795 01b2 C6010000 		.4byte	.LVL30-.Ltext0
 3796 01b6 CA010000 		.4byte	.LVL32-.Ltext0
 3797 01ba 0100     		.2byte	0x1
 3798 01bc 52       		.byte	0x52
 3799 01bd CA010000 		.4byte	.LVL32-.Ltext0
 3800 01c1 D4010000 		.4byte	.LFE48-.Ltext0
 3801 01c5 0100     		.2byte	0x1
 3802 01c7 50       		.byte	0x50
 3803 01c8 00000000 		.4byte	0
 3804 01cc 00000000 		.4byte	0
 3805              	.LLST13:
 3806 01d0 E4010000 		.4byte	.LVL33-.Ltext0
 3807 01d4 EE010000 		.4byte	.LVL36-.Ltext0
 3808 01d8 0100     		.2byte	0x1
 3809 01da 50       		.byte	0x50
 3810 01db EE010000 		.4byte	.LVL36-.Ltext0
 3811 01df F8010000 		.4byte	.LFE50-.Ltext0
 3812 01e3 0400     		.2byte	0x4
 3813 01e5 F3       		.byte	0xf3
 3814 01e6 01       		.uleb128 0x1
 3815 01e7 50       		.byte	0x50
 3816 01e8 9F       		.byte	0x9f
 3817 01e9 00000000 		.4byte	0
 3818 01ed 00000000 		.4byte	0
 3819              	.LLST14:
 3820 01f1 E4010000 		.4byte	.LVL33-.Ltext0
 3821 01f5 EA010000 		.4byte	.LVL34-.Ltext0
 3822 01f9 0200     		.2byte	0x2
 3823 01fb 30       		.byte	0x30
 3824 01fc 9F       		.byte	0x9f
 3825 01fd EA010000 		.4byte	.LVL34-.Ltext0
 3826 0201 EE010000 		.4byte	.LVL36-.Ltext0
 3827 0205 0100     		.2byte	0x1
 3828 0207 52       		.byte	0x52
 3829 0208 EE010000 		.4byte	.LVL36-.Ltext0
 3830 020c F8010000 		.4byte	.LFE50-.Ltext0
 3831 0210 0100     		.2byte	0x1
 3832 0212 50       		.byte	0x50
 3833 0213 00000000 		.4byte	0
 3834 0217 00000000 		.4byte	0
 3835              	.LLST15:
 3836 021b F8010000 		.4byte	.LVL37-.Ltext0
 3837 021f 02020000 		.4byte	.LVL40-.Ltext0
 3838 0223 0100     		.2byte	0x1
 3839 0225 50       		.byte	0x50
 3840 0226 02020000 		.4byte	.LVL40-.Ltext0
 3841 022a 10020000 		.4byte	.LFE51-.Ltext0
 3842 022e 0400     		.2byte	0x4
 3843 0230 F3       		.byte	0xf3
 3844 0231 01       		.uleb128 0x1
 3845 0232 50       		.byte	0x50
 3846 0233 9F       		.byte	0x9f
 3847 0234 00000000 		.4byte	0
 3848 0238 00000000 		.4byte	0
 3849              	.LLST16:
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 97


 3850 023c F8010000 		.4byte	.LVL37-.Ltext0
 3851 0240 FE010000 		.4byte	.LVL38-.Ltext0
 3852 0244 0200     		.2byte	0x2
 3853 0246 30       		.byte	0x30
 3854 0247 9F       		.byte	0x9f
 3855 0248 FE010000 		.4byte	.LVL38-.Ltext0
 3856 024c 00020000 		.4byte	.LVL39-.Ltext0
 3857 0250 0100     		.2byte	0x1
 3858 0252 51       		.byte	0x51
 3859 0253 00020000 		.4byte	.LVL39-.Ltext0
 3860 0257 02020000 		.4byte	.LVL40-.Ltext0
 3861 025b 0100     		.2byte	0x1
 3862 025d 52       		.byte	0x52
 3863 025e 02020000 		.4byte	.LVL40-.Ltext0
 3864 0262 10020000 		.4byte	.LFE51-.Ltext0
 3865 0266 0100     		.2byte	0x1
 3866 0268 50       		.byte	0x50
 3867 0269 00000000 		.4byte	0
 3868 026d 00000000 		.4byte	0
 3869              	.LLST17:
 3870 0271 10020000 		.4byte	.LVL41-.Ltext0
 3871 0275 28020000 		.4byte	.LVL42-.Ltext0
 3872 0279 0100     		.2byte	0x1
 3873 027b 50       		.byte	0x50
 3874 027c 28020000 		.4byte	.LVL42-.Ltext0
 3875 0280 40020000 		.4byte	.LFE52-.Ltext0
 3876 0284 0400     		.2byte	0x4
 3877 0286 F3       		.byte	0xf3
 3878 0287 01       		.uleb128 0x1
 3879 0288 50       		.byte	0x50
 3880 0289 9F       		.byte	0x9f
 3881 028a 00000000 		.4byte	0
 3882 028e 00000000 		.4byte	0
 3883              	.LLST18:
 3884 0292 40020000 		.4byte	.LVL43-.Ltext0
 3885 0296 4E020000 		.4byte	.LVL44-.Ltext0
 3886 029a 0100     		.2byte	0x1
 3887 029c 50       		.byte	0x50
 3888 029d 4E020000 		.4byte	.LVL44-.Ltext0
 3889 02a1 58020000 		.4byte	.LFE53-.Ltext0
 3890 02a5 0400     		.2byte	0x4
 3891 02a7 F3       		.byte	0xf3
 3892 02a8 01       		.uleb128 0x1
 3893 02a9 50       		.byte	0x50
 3894 02aa 9F       		.byte	0x9f
 3895 02ab 00000000 		.4byte	0
 3896 02af 00000000 		.4byte	0
 3897              	.LLST19:
 3898 02b3 58020000 		.4byte	.LVL45-.Ltext0
 3899 02b7 66020000 		.4byte	.LVL46-.Ltext0
 3900 02bb 0100     		.2byte	0x1
 3901 02bd 50       		.byte	0x50
 3902 02be 66020000 		.4byte	.LVL46-.Ltext0
 3903 02c2 70020000 		.4byte	.LFE54-.Ltext0
 3904 02c6 0400     		.2byte	0x4
 3905 02c8 F3       		.byte	0xf3
 3906 02c9 01       		.uleb128 0x1
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 98


 3907 02ca 50       		.byte	0x50
 3908 02cb 9F       		.byte	0x9f
 3909 02cc 00000000 		.4byte	0
 3910 02d0 00000000 		.4byte	0
 3911              	.LLST20:
 3912 02d4 70020000 		.4byte	.LVL47-.Ltext0
 3913 02d8 7E020000 		.4byte	.LVL48-.Ltext0
 3914 02dc 0100     		.2byte	0x1
 3915 02de 50       		.byte	0x50
 3916 02df 7E020000 		.4byte	.LVL48-.Ltext0
 3917 02e3 88020000 		.4byte	.LFE55-.Ltext0
 3918 02e7 0400     		.2byte	0x4
 3919 02e9 F3       		.byte	0xf3
 3920 02ea 01       		.uleb128 0x1
 3921 02eb 50       		.byte	0x50
 3922 02ec 9F       		.byte	0x9f
 3923 02ed 00000000 		.4byte	0
 3924 02f1 00000000 		.4byte	0
 3925              	.LLST21:
 3926 02f5 88020000 		.4byte	.LFB56-.Ltext0
 3927 02f9 8A020000 		.4byte	.LCFI1-.Ltext0
 3928 02fd 0200     		.2byte	0x2
 3929 02ff 7D       		.byte	0x7d
 3930 0300 00       		.sleb128 0
 3931 0301 8A020000 		.4byte	.LCFI1-.Ltext0
 3932 0305 70030000 		.4byte	.LFE56-.Ltext0
 3933 0309 0200     		.2byte	0x2
 3934 030b 7D       		.byte	0x7d
 3935 030c 10       		.sleb128 16
 3936 030d 00000000 		.4byte	0
 3937 0311 00000000 		.4byte	0
 3938              	.LLST22:
 3939 0315 88020000 		.4byte	.LVL49-.Ltext0
 3940 0319 C0020000 		.4byte	.LVL65-.Ltext0
 3941 031d 0100     		.2byte	0x1
 3942 031f 50       		.byte	0x50
 3943 0320 C0020000 		.4byte	.LVL65-.Ltext0
 3944 0324 54030000 		.4byte	.LVL75-.Ltext0
 3945 0328 0100     		.2byte	0x1
 3946 032a 54       		.byte	0x54
 3947 032b 54030000 		.4byte	.LVL75-.Ltext0
 3948 032f 70030000 		.4byte	.LFE56-.Ltext0
 3949 0333 0400     		.2byte	0x4
 3950 0335 F3       		.byte	0xf3
 3951 0336 01       		.uleb128 0x1
 3952 0337 50       		.byte	0x50
 3953 0338 9F       		.byte	0x9f
 3954 0339 00000000 		.4byte	0
 3955 033d 00000000 		.4byte	0
 3956              	.LLST23:
 3957 0341 88020000 		.4byte	.LVL49-.Ltext0
 3958 0345 90020000 		.4byte	.LVL50-.Ltext0
 3959 0349 0200     		.2byte	0x2
 3960 034b 30       		.byte	0x30
 3961 034c 9F       		.byte	0x9f
 3962 034d 90020000 		.4byte	.LVL50-.Ltext0
 3963 0351 94020000 		.4byte	.LVL51-.Ltext0
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 99


 3964 0355 0500     		.2byte	0x5
 3965 0357 72       		.byte	0x72
 3966 0358 00       		.sleb128 0
 3967 0359 3C       		.byte	0x3c
 3968 035a 1A       		.byte	0x1a
 3969 035b 9F       		.byte	0x9f
 3970 035c 94020000 		.4byte	.LVL51-.Ltext0
 3971 0360 9E020000 		.4byte	.LVL52-.Ltext0
 3972 0364 0100     		.2byte	0x1
 3973 0366 53       		.byte	0x53
 3974 0367 9E020000 		.4byte	.LVL52-.Ltext0
 3975 036b A2020000 		.4byte	.LVL53-.Ltext0
 3976 036f 0500     		.2byte	0x5
 3977 0371 72       		.byte	0x72
 3978 0372 00       		.sleb128 0
 3979 0373 3C       		.byte	0x3c
 3980 0374 1A       		.byte	0x1a
 3981 0375 9F       		.byte	0x9f
 3982 0376 A2020000 		.4byte	.LVL53-.Ltext0
 3983 037a A6020000 		.4byte	.LVL55-.Ltext0
 3984 037e 0100     		.2byte	0x1
 3985 0380 53       		.byte	0x53
 3986 0381 A6020000 		.4byte	.LVL55-.Ltext0
 3987 0385 C3020000 		.4byte	.LVL66-1-.Ltext0
 3988 0389 0500     		.2byte	0x5
 3989 038b 72       		.byte	0x72
 3990 038c 00       		.sleb128 0
 3991 038d 3C       		.byte	0x3c
 3992 038e 1A       		.byte	0x1a
 3993 038f 9F       		.byte	0x9f
 3994 0390 D0020000 		.4byte	.LVL68-.Ltext0
 3995 0394 D4020000 		.4byte	.LVL69-.Ltext0
 3996 0398 0100     		.2byte	0x1
 3997 039a 52       		.byte	0x52
 3998 039b E2020000 		.4byte	.LVL71-.Ltext0
 3999 039f EE020000 		.4byte	.LVL74-.Ltext0
 4000 03a3 0100     		.2byte	0x1
 4001 03a5 51       		.byte	0x51
 4002 03a6 00000000 		.4byte	0
 4003 03aa 00000000 		.4byte	0
 4004              	.LLST24:
 4005 03ae 88020000 		.4byte	.LVL49-.Ltext0
 4006 03b2 A4020000 		.4byte	.LVL54-.Ltext0
 4007 03b6 0200     		.2byte	0x2
 4008 03b8 30       		.byte	0x30
 4009 03b9 9F       		.byte	0x9f
 4010 03ba A4020000 		.4byte	.LVL54-.Ltext0
 4011 03be A8020000 		.4byte	.LVL56-.Ltext0
 4012 03c2 0700     		.2byte	0x7
 4013 03c4 76       		.byte	0x76
 4014 03c5 00       		.sleb128 0
 4015 03c6 4E       		.byte	0x4e
 4016 03c7 41       		.byte	0x41
 4017 03c8 24       		.byte	0x24
 4018 03c9 1A       		.byte	0x1a
 4019 03ca 9F       		.byte	0x9f
 4020 03cb AC020000 		.4byte	.LVL57-.Ltext0
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 100


 4021 03cf B4020000 		.4byte	.LVL59-.Ltext0
 4022 03d3 0100     		.2byte	0x1
 4023 03d5 56       		.byte	0x56
 4024 03d6 B6020000 		.4byte	.LVL60-.Ltext0
 4025 03da C6020000 		.4byte	.LVL67-.Ltext0
 4026 03de 0100     		.2byte	0x1
 4027 03e0 56       		.byte	0x56
 4028 03e1 00000000 		.4byte	0
 4029 03e5 00000000 		.4byte	0
 4030              	.LLST25:
 4031 03e9 88020000 		.4byte	.LVL49-.Ltext0
 4032 03ed A6020000 		.4byte	.LVL55-.Ltext0
 4033 03f1 0200     		.2byte	0x2
 4034 03f3 30       		.byte	0x30
 4035 03f4 9F       		.byte	0x9f
 4036 03f5 A6020000 		.4byte	.LVL55-.Ltext0
 4037 03f9 B2020000 		.4byte	.LVL58-.Ltext0
 4038 03fd 0700     		.2byte	0x7
 4039 03ff 73       		.byte	0x73
 4040 0400 00       		.sleb128 0
 4041 0401 40       		.byte	0x40
 4042 0402 3C       		.byte	0x3c
 4043 0403 24       		.byte	0x24
 4044 0404 1A       		.byte	0x1a
 4045 0405 9F       		.byte	0x9f
 4046 0406 B6020000 		.4byte	.LVL60-.Ltext0
 4047 040a BA020000 		.4byte	.LVL62-.Ltext0
 4048 040e 0700     		.2byte	0x7
 4049 0410 73       		.byte	0x73
 4050 0411 00       		.sleb128 0
 4051 0412 40       		.byte	0x40
 4052 0413 3C       		.byte	0x3c
 4053 0414 24       		.byte	0x24
 4054 0415 1A       		.byte	0x1a
 4055 0416 9F       		.byte	0x9f
 4056 0417 00000000 		.4byte	0
 4057 041b 00000000 		.4byte	0
 4058              	.LLST26:
 4059 041f 88020000 		.4byte	.LVL49-.Ltext0
 4060 0423 B8020000 		.4byte	.LVL61-.Ltext0
 4061 0427 0200     		.2byte	0x2
 4062 0429 30       		.byte	0x30
 4063 042a 9F       		.byte	0x9f
 4064 042b B8020000 		.4byte	.LVL61-.Ltext0
 4065 042f BC020000 		.4byte	.LVL63-.Ltext0
 4066 0433 0700     		.2byte	0x7
 4067 0435 71       		.byte	0x71
 4068 0436 00       		.sleb128 0
 4069 0437 3F       		.byte	0x3f
 4070 0438 1A       		.byte	0x1a
 4071 0439 23       		.byte	0x23
 4072 043a 01       		.uleb128 0x1
 4073 043b 9F       		.byte	0x9f
 4074 043c BE020000 		.4byte	.LVL64-.Ltext0
 4075 0440 C3020000 		.4byte	.LVL66-1-.Ltext0
 4076 0444 0100     		.2byte	0x1
 4077 0446 51       		.byte	0x51
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 101


 4078 0447 00000000 		.4byte	0
 4079 044b 00000000 		.4byte	0
 4080              	.LLST27:
 4081 044f 88020000 		.4byte	.LVL49-.Ltext0
 4082 0453 D4020000 		.4byte	.LVL69-.Ltext0
 4083 0457 0200     		.2byte	0x2
 4084 0459 30       		.byte	0x30
 4085 045a 9F       		.byte	0x9f
 4086 045b D4020000 		.4byte	.LVL69-.Ltext0
 4087 045f DC020000 		.4byte	.LVL70-.Ltext0
 4088 0463 0600     		.2byte	0x6
 4089 0465 72       		.byte	0x72
 4090 0466 00       		.sleb128 0
 4091 0467 08       		.byte	0x8
 4092 0468 FF       		.byte	0xff
 4093 0469 1A       		.byte	0x1a
 4094 046a 9F       		.byte	0x9f
 4095 046b E4020000 		.4byte	.LVL72-.Ltext0
 4096 046f EA020000 		.4byte	.LVL73-.Ltext0
 4097 0473 0600     		.2byte	0x6
 4098 0475 73       		.byte	0x73
 4099 0476 00       		.sleb128 0
 4100 0477 08       		.byte	0x8
 4101 0478 FF       		.byte	0xff
 4102 0479 1A       		.byte	0x1a
 4103 047a 9F       		.byte	0x9f
 4104 047b 00000000 		.4byte	0
 4105 047f 00000000 		.4byte	0
 4106              	.LLST28:
 4107 0483 70030000 		.4byte	.LVL76-.Ltext0
 4108 0487 76030000 		.4byte	.LVL77-.Ltext0
 4109 048b 0100     		.2byte	0x1
 4110 048d 50       		.byte	0x50
 4111 048e 76030000 		.4byte	.LVL77-.Ltext0
 4112 0492 80030000 		.4byte	.LFE57-.Ltext0
 4113 0496 0400     		.2byte	0x4
 4114 0498 F3       		.byte	0xf3
 4115 0499 01       		.uleb128 0x1
 4116 049a 50       		.byte	0x50
 4117 049b 9F       		.byte	0x9f
 4118 049c 00000000 		.4byte	0
 4119 04a0 00000000 		.4byte	0
 4120              	.LLST29:
 4121 04a4 C0030000 		.4byte	.LVL80-.Ltext0
 4122 04a8 CA030000 		.4byte	.LVL81-.Ltext0
 4123 04ac 0100     		.2byte	0x1
 4124 04ae 50       		.byte	0x50
 4125 04af CA030000 		.4byte	.LVL81-.Ltext0
 4126 04b3 CE030000 		.4byte	.LVL82-.Ltext0
 4127 04b7 0400     		.2byte	0x4
 4128 04b9 F3       		.byte	0xf3
 4129 04ba 01       		.uleb128 0x1
 4130 04bb 50       		.byte	0x50
 4131 04bc 9F       		.byte	0x9f
 4132 04bd CE030000 		.4byte	.LVL82-.Ltext0
 4133 04c1 D2030000 		.4byte	.LVL83-.Ltext0
 4134 04c5 0100     		.2byte	0x1
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 102


 4135 04c7 50       		.byte	0x50
 4136 04c8 D2030000 		.4byte	.LVL83-.Ltext0
 4137 04cc D8030000 		.4byte	.LFE60-.Ltext0
 4138 04d0 0400     		.2byte	0x4
 4139 04d2 F3       		.byte	0xf3
 4140 04d3 01       		.uleb128 0x1
 4141 04d4 50       		.byte	0x50
 4142 04d5 9F       		.byte	0x9f
 4143 04d6 00000000 		.4byte	0
 4144 04da 00000000 		.4byte	0
 4145              	.LLST30:
 4146 04de D8030000 		.4byte	.LVL84-.Ltext0
 4147 04e2 E2030000 		.4byte	.LVL85-.Ltext0
 4148 04e6 0100     		.2byte	0x1
 4149 04e8 50       		.byte	0x50
 4150 04e9 E2030000 		.4byte	.LVL85-.Ltext0
 4151 04ed E6030000 		.4byte	.LVL86-.Ltext0
 4152 04f1 0400     		.2byte	0x4
 4153 04f3 F3       		.byte	0xf3
 4154 04f4 01       		.uleb128 0x1
 4155 04f5 50       		.byte	0x50
 4156 04f6 9F       		.byte	0x9f
 4157 04f7 E6030000 		.4byte	.LVL86-.Ltext0
 4158 04fb EA030000 		.4byte	.LVL87-.Ltext0
 4159 04ff 0100     		.2byte	0x1
 4160 0501 50       		.byte	0x50
 4161 0502 EA030000 		.4byte	.LVL87-.Ltext0
 4162 0506 F0030000 		.4byte	.LFE61-.Ltext0
 4163 050a 0400     		.2byte	0x4
 4164 050c F3       		.byte	0xf3
 4165 050d 01       		.uleb128 0x1
 4166 050e 50       		.byte	0x50
 4167 050f 9F       		.byte	0x9f
 4168 0510 00000000 		.4byte	0
 4169 0514 00000000 		.4byte	0
 4170              	.LLST31:
 4171 0518 F0030000 		.4byte	.LVL88-.Ltext0
 4172 051c FA030000 		.4byte	.LVL89-.Ltext0
 4173 0520 0100     		.2byte	0x1
 4174 0522 50       		.byte	0x50
 4175 0523 FA030000 		.4byte	.LVL89-.Ltext0
 4176 0527 FE030000 		.4byte	.LVL90-.Ltext0
 4177 052b 0400     		.2byte	0x4
 4178 052d F3       		.byte	0xf3
 4179 052e 01       		.uleb128 0x1
 4180 052f 50       		.byte	0x50
 4181 0530 9F       		.byte	0x9f
 4182 0531 FE030000 		.4byte	.LVL90-.Ltext0
 4183 0535 02040000 		.4byte	.LVL91-.Ltext0
 4184 0539 0100     		.2byte	0x1
 4185 053b 50       		.byte	0x50
 4186 053c 02040000 		.4byte	.LVL91-.Ltext0
 4187 0540 08040000 		.4byte	.LFE62-.Ltext0
 4188 0544 0400     		.2byte	0x4
 4189 0546 F3       		.byte	0xf3
 4190 0547 01       		.uleb128 0x1
 4191 0548 50       		.byte	0x50
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 103


 4192 0549 9F       		.byte	0x9f
 4193 054a 00000000 		.4byte	0
 4194 054e 00000000 		.4byte	0
 4195              	.LLST32:
 4196 0552 08040000 		.4byte	.LVL92-.Ltext0
 4197 0556 12040000 		.4byte	.LVL93-.Ltext0
 4198 055a 0100     		.2byte	0x1
 4199 055c 50       		.byte	0x50
 4200 055d 12040000 		.4byte	.LVL93-.Ltext0
 4201 0561 16040000 		.4byte	.LVL94-.Ltext0
 4202 0565 0400     		.2byte	0x4
 4203 0567 F3       		.byte	0xf3
 4204 0568 01       		.uleb128 0x1
 4205 0569 50       		.byte	0x50
 4206 056a 9F       		.byte	0x9f
 4207 056b 16040000 		.4byte	.LVL94-.Ltext0
 4208 056f 1A040000 		.4byte	.LVL95-.Ltext0
 4209 0573 0100     		.2byte	0x1
 4210 0575 50       		.byte	0x50
 4211 0576 1A040000 		.4byte	.LVL95-.Ltext0
 4212 057a 20040000 		.4byte	.LFE63-.Ltext0
 4213 057e 0400     		.2byte	0x4
 4214 0580 F3       		.byte	0xf3
 4215 0581 01       		.uleb128 0x1
 4216 0582 50       		.byte	0x50
 4217 0583 9F       		.byte	0x9f
 4218 0584 00000000 		.4byte	0
 4219 0588 00000000 		.4byte	0
 4220              	.LLST33:
 4221 058c 20040000 		.4byte	.LVL96-.Ltext0
 4222 0590 2A040000 		.4byte	.LVL97-.Ltext0
 4223 0594 0100     		.2byte	0x1
 4224 0596 50       		.byte	0x50
 4225 0597 2A040000 		.4byte	.LVL97-.Ltext0
 4226 059b 2E040000 		.4byte	.LVL98-.Ltext0
 4227 059f 0400     		.2byte	0x4
 4228 05a1 F3       		.byte	0xf3
 4229 05a2 01       		.uleb128 0x1
 4230 05a3 50       		.byte	0x50
 4231 05a4 9F       		.byte	0x9f
 4232 05a5 2E040000 		.4byte	.LVL98-.Ltext0
 4233 05a9 32040000 		.4byte	.LVL99-.Ltext0
 4234 05ad 0100     		.2byte	0x1
 4235 05af 50       		.byte	0x50
 4236 05b0 32040000 		.4byte	.LVL99-.Ltext0
 4237 05b4 38040000 		.4byte	.LFE64-.Ltext0
 4238 05b8 0400     		.2byte	0x4
 4239 05ba F3       		.byte	0xf3
 4240 05bb 01       		.uleb128 0x1
 4241 05bc 50       		.byte	0x50
 4242 05bd 9F       		.byte	0x9f
 4243 05be 00000000 		.4byte	0
 4244 05c2 00000000 		.4byte	0
 4245              	.LLST34:
 4246 05c6 38040000 		.4byte	.LVL100-.Ltext0
 4247 05ca 42040000 		.4byte	.LVL101-.Ltext0
 4248 05ce 0100     		.2byte	0x1
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 104


 4249 05d0 50       		.byte	0x50
 4250 05d1 42040000 		.4byte	.LVL101-.Ltext0
 4251 05d5 46040000 		.4byte	.LVL102-.Ltext0
 4252 05d9 0400     		.2byte	0x4
 4253 05db F3       		.byte	0xf3
 4254 05dc 01       		.uleb128 0x1
 4255 05dd 50       		.byte	0x50
 4256 05de 9F       		.byte	0x9f
 4257 05df 46040000 		.4byte	.LVL102-.Ltext0
 4258 05e3 4A040000 		.4byte	.LVL103-.Ltext0
 4259 05e7 0100     		.2byte	0x1
 4260 05e9 50       		.byte	0x50
 4261 05ea 4A040000 		.4byte	.LVL103-.Ltext0
 4262 05ee 50040000 		.4byte	.LFE65-.Ltext0
 4263 05f2 0400     		.2byte	0x4
 4264 05f4 F3       		.byte	0xf3
 4265 05f5 01       		.uleb128 0x1
 4266 05f6 50       		.byte	0x50
 4267 05f7 9F       		.byte	0x9f
 4268 05f8 00000000 		.4byte	0
 4269 05fc 00000000 		.4byte	0
 4270              	.LLST35:
 4271 0600 50040000 		.4byte	.LVL104-.Ltext0
 4272 0604 5A040000 		.4byte	.LVL105-.Ltext0
 4273 0608 0100     		.2byte	0x1
 4274 060a 50       		.byte	0x50
 4275 060b 5A040000 		.4byte	.LVL105-.Ltext0
 4276 060f 5E040000 		.4byte	.LVL106-.Ltext0
 4277 0613 0400     		.2byte	0x4
 4278 0615 F3       		.byte	0xf3
 4279 0616 01       		.uleb128 0x1
 4280 0617 50       		.byte	0x50
 4281 0618 9F       		.byte	0x9f
 4282 0619 5E040000 		.4byte	.LVL106-.Ltext0
 4283 061d 62040000 		.4byte	.LVL107-.Ltext0
 4284 0621 0100     		.2byte	0x1
 4285 0623 50       		.byte	0x50
 4286 0624 62040000 		.4byte	.LVL107-.Ltext0
 4287 0628 68040000 		.4byte	.LFE66-.Ltext0
 4288 062c 0400     		.2byte	0x4
 4289 062e F3       		.byte	0xf3
 4290 062f 01       		.uleb128 0x1
 4291 0630 50       		.byte	0x50
 4292 0631 9F       		.byte	0x9f
 4293 0632 00000000 		.4byte	0
 4294 0636 00000000 		.4byte	0
 4295              	.LLST36:
 4296 063a 68040000 		.4byte	.LVL108-.Ltext0
 4297 063e 88040000 		.4byte	.LVL117-.Ltext0
 4298 0642 0100     		.2byte	0x1
 4299 0644 50       		.byte	0x50
 4300 0645 88040000 		.4byte	.LVL117-.Ltext0
 4301 0649 98040000 		.4byte	.LFE67-.Ltext0
 4302 064d 0400     		.2byte	0x4
 4303 064f F3       		.byte	0xf3
 4304 0650 01       		.uleb128 0x1
 4305 0651 50       		.byte	0x50
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 105


 4306 0652 9F       		.byte	0x9f
 4307 0653 00000000 		.4byte	0
 4308 0657 00000000 		.4byte	0
 4309              	.LLST37:
 4310 065b 68040000 		.4byte	.LVL108-.Ltext0
 4311 065f 6A040000 		.4byte	.LVL109-.Ltext0
 4312 0663 0200     		.2byte	0x2
 4313 0665 30       		.byte	0x30
 4314 0666 9F       		.byte	0x9f
 4315 0667 6A040000 		.4byte	.LVL109-.Ltext0
 4316 066b 84040000 		.4byte	.LVL116-.Ltext0
 4317 066f 0100     		.2byte	0x1
 4318 0671 51       		.byte	0x51
 4319 0672 84040000 		.4byte	.LVL116-.Ltext0
 4320 0676 88040000 		.4byte	.LVL117-.Ltext0
 4321 067a 0800     		.2byte	0x8
 4322 067c 70       		.byte	0x70
 4323 067d 00       		.sleb128 0
 4324 067e 4F       		.byte	0x4f
 4325 067f 1A       		.byte	0x1a
 4326 0680 08       		.byte	0x8
 4327 0681 FF       		.byte	0xff
 4328 0682 1A       		.byte	0x1a
 4329 0683 9F       		.byte	0x9f
 4330 0684 00000000 		.4byte	0
 4331 0688 00000000 		.4byte	0
 4332              	.LLST38:
 4333 068c 68040000 		.4byte	.LVL108-.Ltext0
 4334 0690 70040000 		.4byte	.LVL110-.Ltext0
 4335 0694 0200     		.2byte	0x2
 4336 0696 30       		.byte	0x30
 4337 0697 9F       		.byte	0x9f
 4338 0698 70040000 		.4byte	.LVL110-.Ltext0
 4339 069c 72040000 		.4byte	.LVL111-.Ltext0
 4340 06a0 0100     		.2byte	0x1
 4341 06a2 53       		.byte	0x53
 4342 06a3 72040000 		.4byte	.LVL111-.Ltext0
 4343 06a7 78040000 		.4byte	.LVL112-.Ltext0
 4344 06ab 0200     		.2byte	0x2
 4345 06ad 30       		.byte	0x30
 4346 06ae 9F       		.byte	0x9f
 4347 06af 78040000 		.4byte	.LVL112-.Ltext0
 4348 06b3 7A040000 		.4byte	.LVL113-.Ltext0
 4349 06b7 0100     		.2byte	0x1
 4350 06b9 53       		.byte	0x53
 4351 06ba 7A040000 		.4byte	.LVL113-.Ltext0
 4352 06be 80040000 		.4byte	.LVL114-.Ltext0
 4353 06c2 0200     		.2byte	0x2
 4354 06c4 30       		.byte	0x30
 4355 06c5 9F       		.byte	0x9f
 4356 06c6 80040000 		.4byte	.LVL114-.Ltext0
 4357 06ca 82040000 		.4byte	.LVL115-.Ltext0
 4358 06ce 0100     		.2byte	0x1
 4359 06d0 53       		.byte	0x53
 4360 06d1 82040000 		.4byte	.LVL115-.Ltext0
 4361 06d5 84040000 		.4byte	.LVL116-.Ltext0
 4362 06d9 0200     		.2byte	0x2
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 106


 4363 06db 30       		.byte	0x30
 4364 06dc 9F       		.byte	0x9f
 4365 06dd 84040000 		.4byte	.LVL116-.Ltext0
 4366 06e1 8A040000 		.4byte	.LVL118-.Ltext0
 4367 06e5 0100     		.2byte	0x1
 4368 06e7 53       		.byte	0x53
 4369 06e8 00000000 		.4byte	0
 4370 06ec 00000000 		.4byte	0
 4371              	.LLST39:
 4372 06f0 68040000 		.4byte	.LVL108-.Ltext0
 4373 06f4 84040000 		.4byte	.LVL116-.Ltext0
 4374 06f8 0200     		.2byte	0x2
 4375 06fa 30       		.byte	0x30
 4376 06fb 9F       		.byte	0x9f
 4377 06fc 84040000 		.4byte	.LVL116-.Ltext0
 4378 0700 88040000 		.4byte	.LVL117-.Ltext0
 4379 0704 0D00     		.2byte	0xd
 4380 0706 73       		.byte	0x73
 4381 0707 00       		.sleb128 0
 4382 0708 70       		.byte	0x70
 4383 0709 00       		.sleb128 0
 4384 070a 4F       		.byte	0x4f
 4385 070b 1A       		.byte	0x1a
 4386 070c 08       		.byte	0x8
 4387 070d FF       		.byte	0xff
 4388 070e 1A       		.byte	0x1a
 4389 070f 25       		.byte	0x25
 4390 0710 31       		.byte	0x31
 4391 0711 1A       		.byte	0x1a
 4392 0712 9F       		.byte	0x9f
 4393 0713 00000000 		.4byte	0
 4394 0717 00000000 		.4byte	0
 4395              	.LLST40:
 4396 071b 98040000 		.4byte	.LFB34-.Ltext0
 4397 071f 9A040000 		.4byte	.LCFI2-.Ltext0
 4398 0723 0200     		.2byte	0x2
 4399 0725 7D       		.byte	0x7d
 4400 0726 00       		.sleb128 0
 4401 0727 9A040000 		.4byte	.LCFI2-.Ltext0
 4402 072b C6040000 		.4byte	.LFE34-.Ltext0
 4403 072f 0200     		.2byte	0x2
 4404 0731 7D       		.byte	0x7d
 4405 0732 10       		.sleb128 16
 4406 0733 00000000 		.4byte	0
 4407 0737 00000000 		.4byte	0
 4408              	.LLST41:
 4409 073b 9E040000 		.4byte	.LVL119-.Ltext0
 4410 073f BE040000 		.4byte	.LVL122-.Ltext0
 4411 0743 0200     		.2byte	0x2
 4412 0745 30       		.byte	0x30
 4413 0746 9F       		.byte	0x9f
 4414 0747 BE040000 		.4byte	.LVL122-.Ltext0
 4415 074b C2040000 		.4byte	.LVL123-.Ltext0
 4416 074f 0700     		.2byte	0x7
 4417 0751 70       		.byte	0x70
 4418 0752 00       		.sleb128 0
 4419 0753 48       		.byte	0x48
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 107


 4420 0754 24       		.byte	0x24
 4421 0755 30       		.byte	0x30
 4422 0756 2E       		.byte	0x2e
 4423 0757 9F       		.byte	0x9f
 4424 0758 00000000 		.4byte	0
 4425 075c 00000000 		.4byte	0
 4426              	.LLST42:
 4427 0760 A4040000 		.4byte	.LVL120-.Ltext0
 4428 0764 BA040000 		.4byte	.LVL121-.Ltext0
 4429 0768 0100     		.2byte	0x1
 4430 076a 50       		.byte	0x50
 4431 076b 00000000 		.4byte	0
 4432 076f 00000000 		.4byte	0
 4433              	.LLST43:
 4434 0773 D8040000 		.4byte	.LVL124-.Ltext0
 4435 0777 DE040000 		.4byte	.LVL126-.Ltext0
 4436 077b 0100     		.2byte	0x1
 4437 077d 50       		.byte	0x50
 4438 077e DE040000 		.4byte	.LVL126-.Ltext0
 4439 0782 EC040000 		.4byte	.LFE69-.Ltext0
 4440 0786 0400     		.2byte	0x4
 4441 0788 F3       		.byte	0xf3
 4442 0789 01       		.uleb128 0x1
 4443 078a 50       		.byte	0x50
 4444 078b 9F       		.byte	0x9f
 4445 078c 00000000 		.4byte	0
 4446 0790 00000000 		.4byte	0
 4447              	.LLST44:
 4448 0794 D8040000 		.4byte	.LVL124-.Ltext0
 4449 0798 DC040000 		.4byte	.LVL125-.Ltext0
 4450 079c 0200     		.2byte	0x2
 4451 079e 30       		.byte	0x30
 4452 079f 9F       		.byte	0x9f
 4453 07a0 DC040000 		.4byte	.LVL125-.Ltext0
 4454 07a4 DE040000 		.4byte	.LVL126-.Ltext0
 4455 07a8 0B00     		.2byte	0xb
 4456 07aa 70       		.byte	0x70
 4457 07ab 00       		.sleb128 0
 4458 07ac 08       		.byte	0x8
 4459 07ad FF       		.byte	0xff
 4460 07ae 1A       		.byte	0x1a
 4461 07af 73       		.byte	0x73
 4462 07b0 00       		.sleb128 0
 4463 07b1 1A       		.byte	0x1a
 4464 07b2 30       		.byte	0x30
 4465 07b3 2E       		.byte	0x2e
 4466 07b4 9F       		.byte	0x9f
 4467 07b5 00000000 		.4byte	0
 4468 07b9 00000000 		.4byte	0
 4469              		.section	.debug_aranges,"",%progbits
 4470 0000 1C000000 		.4byte	0x1c
 4471 0004 0200     		.2byte	0x2
 4472 0006 00000000 		.4byte	.Ldebug_info0
 4473 000a 04       		.byte	0x4
 4474 000b 00       		.byte	0
 4475 000c 0000     		.2byte	0
 4476 000e 0000     		.2byte	0
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 108


 4477 0010 00000000 		.4byte	.Ltext0
 4478 0014 F8040000 		.4byte	.Letext0-.Ltext0
 4479 0018 00000000 		.4byte	0
 4480 001c 00000000 		.4byte	0
 4481              		.section	.debug_line,"",%progbits
 4482              	.Ldebug_line0:
 4483 0000 AD030000 		.section	.debug_str,"MS",%progbits,1
 4483      0200E701 
 4483      00000201 
 4483      FB0E0D00 
 4483      01010101 
 4484              	.LASF47:
 4485 0000 48534943 		.ascii	"HSICalibrationValue\000"
 4485      616C6962 
 4485      72617469 
 4485      6F6E5661 
 4485      6C756500 
 4486              	.LASF31:
 4487 0014 42444352 		.ascii	"BDCR\000"
 4487      00
 4488              	.LASF51:
 4489 0019 48534931 		.ascii	"HSI14CalibrationValue\000"
 4489      3443616C 
 4489      69627261 
 4489      74696F6E 
 4489      56616C75 
 4490              	.LASF22:
 4491 002f 4552524F 		.ascii	"ERROR\000"
 4491      5200
 4492              	.LASF69:
 4493 0035 5243435F 		.ascii	"RCC_SYSCLKConfig\000"
 4493      53595343 
 4493      4C4B436F 
 4493      6E666967 
 4493      00
 4494              	.LASF30:
 4495 0046 41504231 		.ascii	"APB1ENR\000"
 4495      454E5200 
 4496              	.LASF41:
 4497 004e 49324331 		.ascii	"I2C1CLK_Frequency\000"
 4497      434C4B5F 
 4497      46726571 
 4497      75656E63 
 4497      7900
 4498              	.LASF72:
 4499 0060 5243435F 		.ascii	"RCC_SYSCLK\000"
 4499      53595343 
 4499      4C4B00
 4500              	.LASF77:
 4501 006b 5243435F 		.ascii	"RCC_CECCLKConfig\000"
 4501      43454343 
 4501      4C4B436F 
 4501      6E666967 
 4501      00
 4502              	.LASF26:
 4503 007c 41504232 		.ascii	"APB2RSTR\000"
 4503      52535452 
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 109


 4503      00
 4504              	.LASF78:
 4505 0085 5243435F 		.ascii	"RCC_CECCLK\000"
 4505      43454343 
 4505      4C4B00
 4506              	.LASF119:
 4507 0090 2F566F6C 		.ascii	"/Volumes/Data/torsten/dev/stos/demo/iotogglem0_wspl"
 4507      756D6573 
 4507      2F446174 
 4507      612F746F 
 4507      72737465 
 4508 00c3 00       		.ascii	"\000"
 4509              	.LASF11:
 4510 00c4 756E7369 		.ascii	"unsigned int\000"
 4510      676E6564 
 4510      20696E74 
 4510      00
 4511              	.LASF21:
 4512 00d1 46756E63 		.ascii	"FunctionalState\000"
 4512      74696F6E 
 4512      616C5374 
 4512      61746500 
 4513              	.LASF112:
 4514 00e1 5243435F 		.ascii	"RCC_DeInit\000"
 4514      4465496E 
 4514      697400
 4515              	.LASF117:
 4516 00ec 474E5520 		.ascii	"GNU C 4.8.3 20140228 (release) [ARM/embedded-4_8-br"
 4516      4320342E 
 4516      382E3320 
 4516      32303134 
 4516      30323238 
 4517 011f 616E6368 		.ascii	"anch revision 208322] -mcpu=cortex-m0 -mthumb -g -g"
 4517      20726576 
 4517      6973696F 
 4517      6E203230 
 4517      38333232 
 4518 0152 64776172 		.ascii	"dwarf-2 -Os -fomit-frame-pointer\000"
 4518      662D3220 
 4518      2D4F7320 
 4518      2D666F6D 
 4518      69742D66 
 4519              	.LASF24:
 4520 0173 4572726F 		.ascii	"ErrorStatus\000"
 4520      72537461 
 4520      74757300 
 4521              	.LASF94:
 4522 017f 5243435F 		.ascii	"RCC_AHBPeriph\000"
 4522      41484250 
 4522      65726970 
 4522      6800
 4523              	.LASF70:
 4524 018d 5243435F 		.ascii	"RCC_SYSCLKSource\000"
 4524      53595343 
 4524      4C4B536F 
 4524      75726365 
 4524      00
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 110


 4525              	.LASF43:
 4526 019e 5243435F 		.ascii	"RCC_ClocksTypeDef\000"
 4526      436C6F63 
 4526      6B735479 
 4526      70654465 
 4526      6600
 4527              	.LASF60:
 4528 01b0 5243435F 		.ascii	"RCC_PLLConfig\000"
 4528      504C4C43 
 4528      6F6E6669 
 4528      6700
 4529              	.LASF17:
 4530 01be 466C6167 		.ascii	"FlagStatus\000"
 4530      53746174 
 4530      757300
 4531              	.LASF85:
 4532 01c9 706C6C6D 		.ascii	"pllmull\000"
 4532      756C6C00 
 4533              	.LASF38:
 4534 01d1 50434C4B 		.ascii	"PCLK_Frequency\000"
 4534      5F467265 
 4534      7175656E 
 4534      637900
 4535              	.LASF64:
 4536 01e0 5243435F 		.ascii	"RCC_PREDIV1Config\000"
 4536      50524544 
 4536      49563143 
 4536      6F6E6669 
 4536      6700
 4537              	.LASF108:
 4538 01f2 5243435F 		.ascii	"RCC_WaitForHSEStartUp\000"
 4538      57616974 
 4538      466F7248 
 4538      53455374 
 4538      61727455 
 4539              	.LASF14:
 4540 0208 75696E74 		.ascii	"uint32_t\000"
 4540      33325F74 
 4540      00
 4541              	.LASF61:
 4542 0211 5243435F 		.ascii	"RCC_PLLSource\000"
 4542      504C4C53 
 4542      6F757263 
 4542      6500
 4543              	.LASF32:
 4544 021f 41484252 		.ascii	"AHBRSTR\000"
 4544      53545200 
 4545              	.LASF115:
 4546 0227 5243435F 		.ascii	"RCC_ClearITPendingBit\000"
 4546      436C6561 
 4546      72495450 
 4546      656E6469 
 4546      6E674269 
 4547              	.LASF81:
 4548 023d 5243435F 		.ascii	"RCC_USARTCLKConfig\000"
 4548      55534152 
 4548      54434C4B 
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 111


 4548      436F6E66 
 4548      696700
 4549              	.LASF10:
 4550 0250 6C6F6E67 		.ascii	"long long unsigned int\000"
 4550      206C6F6E 
 4550      6720756E 
 4550      7369676E 
 4550      65642069 
 4551              	.LASF76:
 4552 0267 5243435F 		.ascii	"RCC_ADCCLK\000"
 4552      41444343 
 4552      4C4B00
 4553              	.LASF83:
 4554 0272 5243435F 		.ascii	"RCC_GetClocksFreq\000"
 4554      47657443 
 4554      6C6F636B 
 4554      73467265 
 4554      7100
 4555              	.LASF4:
 4556 0284 5F5F7569 		.ascii	"__uint16_t\000"
 4556      6E743136 
 4556      5F7400
 4557              	.LASF59:
 4558 028f 5243435F 		.ascii	"RCC_LSICmd\000"
 4558      4C534943 
 4558      6D6400
 4559              	.LASF36:
 4560 029a 53595343 		.ascii	"SYSCLK_Frequency\000"
 4560      4C4B5F46 
 4560      72657175 
 4560      656E6379 
 4560      00
 4561              	.LASF114:
 4562 02ab 5243435F 		.ascii	"RCC_GetITStatus\000"
 4562      47657449 
 4562      54537461 
 4562      74757300 
 4563              	.LASF39:
 4564 02bb 41444343 		.ascii	"ADCCLK_Frequency\000"
 4564      4C4B5F46 
 4564      72657175 
 4564      656E6379 
 4564      00
 4565              	.LASF74:
 4566 02cc 5243435F 		.ascii	"RCC_HCLK\000"
 4566      48434C4B 
 4566      00
 4567              	.LASF93:
 4568 02d5 5243435F 		.ascii	"RCC_AHBPeriphClockCmd\000"
 4568      41484250 
 4568      65726970 
 4568      68436C6F 
 4568      636B436D 
 4569              	.LASF46:
 4570 02eb 5243435F 		.ascii	"RCC_HSE\000"
 4570      48534500 
 4571              	.LASF80:
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 112


 4572 02f3 5243435F 		.ascii	"RCC_I2CCLK\000"
 4572      49324343 
 4572      4C4B00
 4573              	.LASF102:
 4574 02fe 5243435F 		.ascii	"RCC_ITConfig\000"
 4574      4954436F 
 4574      6E666967 
 4574      00
 4575              	.LASF52:
 4576 030b 746D7072 		.ascii	"tmpreg\000"
 4576      656700
 4577              	.LASF35:
 4578 0312 5243435F 		.ascii	"RCC_TypeDef\000"
 4578      54797065 
 4578      44656600 
 4579              	.LASF18:
 4580 031e 49545374 		.ascii	"ITStatus\000"
 4580      61747573 
 4580      00
 4581              	.LASF54:
 4582 0327 5243435F 		.ascii	"RCC_HSI14ADCRequestCmd\000"
 4582      48534931 
 4582      34414443 
 4582      52657175 
 4582      65737443 
 4583              	.LASF37:
 4584 033e 48434C4B 		.ascii	"HCLK_Frequency\000"
 4584      5F467265 
 4584      7175656E 
 4584      637900
 4585              	.LASF45:
 4586 034d 5243435F 		.ascii	"RCC_AdjustHSICalibrationValue\000"
 4586      41646A75 
 4586      73744853 
 4586      4943616C 
 4586      69627261 
 4587              	.LASF67:
 4588 036b 5243435F 		.ascii	"RCC_MCOConfig\000"
 4588      4D434F43 
 4588      6F6E6669 
 4588      6700
 4589              	.LASF49:
 4590 0379 4E657753 		.ascii	"NewState\000"
 4590      74617465 
 4590      00
 4591              	.LASF88:
 4592 0382 70726573 		.ascii	"presc\000"
 4592      6300
 4593              	.LASF62:
 4594 0388 5243435F 		.ascii	"RCC_PLLMul\000"
 4594      504C4C4D 
 4594      756C00
 4595              	.LASF27:
 4596 0393 41504231 		.ascii	"APB1RSTR\000"
 4596      52535452 
 4596      00
 4597              	.LASF23:
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 113


 4598 039c 53554343 		.ascii	"SUCCESS\000"
 4598      45535300 
 4599              	.LASF19:
 4600 03a4 44495341 		.ascii	"DISABLE\000"
 4600      424C4500 
 4601              	.LASF97:
 4602 03ac 5243435F 		.ascii	"RCC_APB1PeriphClockCmd\000"
 4602      41504231 
 4602      50657269 
 4602      7068436C 
 4602      6F636B43 
 4603              	.LASF79:
 4604 03c3 5243435F 		.ascii	"RCC_I2CCLKConfig\000"
 4604      49324343 
 4604      4C4B436F 
 4604      6E666967 
 4604      00
 4605              	.LASF118:
 4606 03d4 2E2E2F2E 		.ascii	"../../STM32F0-Discovery_FW_V1.0.0/Libraries/STM32F0"
 4606      2E2F5354 
 4606      4D333246 
 4606      302D4469 
 4606      73636F76 
 4607 0407 78785F53 		.ascii	"xx_StdPeriph_Driver/src/stm32f0xx_rcc.c\000"
 4607      74645065 
 4607      72697068 
 4607      5F447269 
 4607      7665722F 
 4608              	.LASF50:
 4609 042f 5243435F 		.ascii	"RCC_AdjustHSI14CalibrationValue\000"
 4609      41646A75 
 4609      73744853 
 4609      49313443 
 4609      616C6962 
 4610              	.LASF28:
 4611 044f 41484245 		.ascii	"AHBENR\000"
 4611      4E5200
 4612              	.LASF12:
 4613 0456 75696E74 		.ascii	"uint8_t\000"
 4613      385F7400 
 4614              	.LASF110:
 4615 045e 73746174 		.ascii	"status\000"
 4615      757300
 4616              	.LASF66:
 4617 0465 5243435F 		.ascii	"RCC_ClockSecuritySystemCmd\000"
 4617      436C6F63 
 4617      6B536563 
 4617      75726974 
 4617      79537973 
 4618              	.LASF44:
 4619 0480 5243435F 		.ascii	"RCC_HSEConfig\000"
 4619      48534543 
 4619      6F6E6669 
 4619      6700
 4620              	.LASF9:
 4621 048e 6C6F6E67 		.ascii	"long long int\000"
 4621      206C6F6E 
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 114


 4621      6720696E 
 4621      7400
 4622              	.LASF73:
 4623 049c 5243435F 		.ascii	"RCC_PCLKConfig\000"
 4623      50434C4B 
 4623      436F6E66 
 4623      696700
 4624              	.LASF96:
 4625 04ab 5243435F 		.ascii	"RCC_APB2Periph\000"
 4625      41504232 
 4625      50657269 
 4625      706800
 4626              	.LASF75:
 4627 04ba 5243435F 		.ascii	"RCC_ADCCLKConfig\000"
 4627      41444343 
 4627      4C4B436F 
 4627      6E666967 
 4627      00
 4628              	.LASF71:
 4629 04cb 5243435F 		.ascii	"RCC_HCLKConfig\000"
 4629      48434C4B 
 4629      436F6E66 
 4629      696700
 4630              	.LASF116:
 4631 04da 41504241 		.ascii	"APBAHBPrescTable\000"
 4631      48425072 
 4631      65736354 
 4631      61626C65 
 4631      00
 4632              	.LASF33:
 4633 04eb 43464752 		.ascii	"CFGR2\000"
 4633      3200
 4634              	.LASF34:
 4635 04f1 43464752 		.ascii	"CFGR3\000"
 4635      3300
 4636              	.LASF29:
 4637 04f7 41504232 		.ascii	"APB2ENR\000"
 4637      454E5200 
 4638              	.LASF82:
 4639 04ff 5243435F 		.ascii	"RCC_USARTCLK\000"
 4639      55534152 
 4639      54434C4B 
 4639      00
 4640              	.LASF84:
 4641 050c 5243435F 		.ascii	"RCC_Clocks\000"
 4641      436C6F63 
 4641      6B7300
 4642              	.LASF13:
 4643 0517 75696E74 		.ascii	"uint16_t\000"
 4643      31365F74 
 4643      00
 4644              	.LASF42:
 4645 0520 55534152 		.ascii	"USART1CLK_Frequency\000"
 4645      5431434C 
 4645      4B5F4672 
 4645      65717565 
 4645      6E637900 
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 115


 4646              	.LASF55:
 4647 0534 5243435F 		.ascii	"RCC_LSEConfig\000"
 4647      4C534543 
 4647      6F6E6669 
 4647      6700
 4648              	.LASF107:
 4649 0542 5243435F 		.ascii	"RCC_GetFlagStatus\000"
 4649      47657446 
 4649      6C616753 
 4649      74617475 
 4649      7300
 4650              	.LASF2:
 4651 0554 73686F72 		.ascii	"short int\000"
 4651      7420696E 
 4651      7400
 4652              	.LASF6:
 4653 055e 6C6F6E67 		.ascii	"long int\000"
 4653      20696E74 
 4653      00
 4654              	.LASF87:
 4655 0567 70726564 		.ascii	"prediv1factor\000"
 4655      69763166 
 4655      6163746F 
 4655      7200
 4656              	.LASF16:
 4657 0575 52455345 		.ascii	"RESET\000"
 4657      5400
 4658              	.LASF99:
 4659 057b 5243435F 		.ascii	"RCC_AHBPeriphResetCmd\000"
 4659      41484250 
 4659      65726970 
 4659      68526573 
 4659      6574436D 
 4660              	.LASF25:
 4661 0591 43464752 		.ascii	"CFGR\000"
 4661      00
 4662              	.LASF90:
 4663 0596 5243435F 		.ascii	"RCC_RTCCLKSource\000"
 4663      52544343 
 4663      4C4B536F 
 4663      75726365 
 4663      00
 4664              	.LASF40:
 4665 05a7 43454343 		.ascii	"CECCLK_Frequency\000"
 4665      4C4B5F46 
 4665      72657175 
 4665      656E6379 
 4665      00
 4666              	.LASF3:
 4667 05b8 5F5F7569 		.ascii	"__uint8_t\000"
 4667      6E74385F 
 4667      7400
 4668              	.LASF89:
 4669 05c2 5243435F 		.ascii	"RCC_RTCCLKConfig\000"
 4669      52544343 
 4669      4C4B436F 
 4669      6E666967 
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 116


 4669      00
 4670              	.LASF68:
 4671 05d3 5243435F 		.ascii	"RCC_MCOSource\000"
 4671      4D434F53 
 4671      6F757263 
 4671      6500
 4672              	.LASF120:
 4673 05e1 5243435F 		.ascii	"RCC_GetSYSCLKSource\000"
 4673      47657453 
 4673      5953434C 
 4673      4B536F75 
 4673      72636500 
 4674              	.LASF20:
 4675 05f5 454E4142 		.ascii	"ENABLE\000"
 4675      4C4500
 4676              	.LASF15:
 4677 05fc 73697A65 		.ascii	"sizetype\000"
 4677      74797065 
 4677      00
 4678              	.LASF8:
 4679 0605 6C6F6E67 		.ascii	"long unsigned int\000"
 4679      20756E73 
 4679      69676E65 
 4679      6420696E 
 4679      7400
 4680              	.LASF92:
 4681 0617 5243435F 		.ascii	"RCC_BackupResetCmd\000"
 4681      4261636B 
 4681      75705265 
 4681      73657443 
 4681      6D6400
 4682              	.LASF65:
 4683 062a 5243435F 		.ascii	"RCC_PREDIV1_Div\000"
 4683      50524544 
 4683      4956315F 
 4683      44697600 
 4684              	.LASF100:
 4685 063a 5243435F 		.ascii	"RCC_APB2PeriphResetCmd\000"
 4685      41504232 
 4685      50657269 
 4685      70685265 
 4685      73657443 
 4686              	.LASF58:
 4687 0651 5243435F 		.ascii	"RCC_LSEDrive\000"
 4687      4C534544 
 4687      72697665 
 4687      00
 4688              	.LASF111:
 4689 065e 48534553 		.ascii	"HSEStatus\000"
 4689      74617475 
 4689      7300
 4690              	.LASF48:
 4691 0668 5243435F 		.ascii	"RCC_HSICmd\000"
 4691      48534943 
 4691      6D6400
 4692              	.LASF1:
 4693 0673 756E7369 		.ascii	"unsigned char\000"
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 117


 4693      676E6564 
 4693      20636861 
 4693      7200
 4694              	.LASF101:
 4695 0681 5243435F 		.ascii	"RCC_APB1PeriphResetCmd\000"
 4695      41504231 
 4695      50657269 
 4695      70685265 
 4695      73657443 
 4696              	.LASF7:
 4697 0698 5F5F7569 		.ascii	"__uint32_t\000"
 4697      6E743332 
 4697      5F7400
 4698              	.LASF57:
 4699 06a3 5243435F 		.ascii	"RCC_LSEDriveConfig\000"
 4699      4C534544 
 4699      72697665 
 4699      436F6E66 
 4699      696700
 4700              	.LASF86:
 4701 06b6 706C6C73 		.ascii	"pllsource\000"
 4701      6F757263 
 4701      6500
 4702              	.LASF95:
 4703 06c0 5243435F 		.ascii	"RCC_APB2PeriphClockCmd\000"
 4703      41504232 
 4703      50657269 
 4703      7068436C 
 4703      6F636B43 
 4704              	.LASF63:
 4705 06d7 5243435F 		.ascii	"RCC_PLLCmd\000"
 4705      504C4C43 
 4705      6D6400
 4706              	.LASF56:
 4707 06e2 5243435F 		.ascii	"RCC_LSE\000"
 4707      4C534500 
 4708              	.LASF0:
 4709 06ea 7369676E 		.ascii	"signed char\000"
 4709      65642063 
 4709      68617200 
 4710              	.LASF5:
 4711 06f6 73686F72 		.ascii	"short unsigned int\000"
 4711      7420756E 
 4711      7369676E 
 4711      65642069 
 4711      6E7400
 4712              	.LASF98:
 4713 0709 5243435F 		.ascii	"RCC_APB1Periph\000"
 4713      41504231 
 4713      50657269 
 4713      706800
 4714              	.LASF105:
 4715 0718 73746174 		.ascii	"statusreg\000"
 4715      75737265 
 4715      6700
 4716              	.LASF106:
 4717 0722 62697473 		.ascii	"bitstatus\000"
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 118


 4717      74617475 
 4717      7300
 4718              	.LASF53:
 4719 072c 5243435F 		.ascii	"RCC_HSI14Cmd\000"
 4719      48534931 
 4719      34436D64 
 4719      00
 4720              	.LASF103:
 4721 0739 5243435F 		.ascii	"RCC_IT\000"
 4721      495400
 4722              	.LASF104:
 4723 0740 5243435F 		.ascii	"RCC_FLAG\000"
 4723      464C4147 
 4723      00
 4724              	.LASF113:
 4725 0749 5243435F 		.ascii	"RCC_ClearFlag\000"
 4725      436C6561 
 4725      72466C61 
 4725      6700
 4726              	.LASF109:
 4727 0757 53746172 		.ascii	"StartUpCounter\000"
 4727      74557043 
 4727      6F756E74 
 4727      657200
 4728              	.LASF91:
 4729 0766 5243435F 		.ascii	"RCC_RTCCLKCmd\000"
 4729      52544343 
 4729      4C4B436D 
 4729      6400
 4730              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.8.3 20140228 (release) [ARM/embedded-4_8-br
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 119


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0xx_rcc.c
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:70     .text:0000000000000000 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:75     .text:0000000000000000 RCC_DeInit
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:133    .text:0000000000000048 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:142    .text:0000000000000060 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:147    .text:0000000000000060 RCC_HSEConfig
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:165    .text:000000000000006c $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:169    .text:0000000000000070 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:174    .text:0000000000000070 RCC_AdjustHSICalibrationValue
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:203    .text:0000000000000080 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:207    .text:0000000000000084 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:212    .text:0000000000000084 RCC_HSICmd
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:239    .text:000000000000009c $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:243    .text:00000000000000a0 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:248    .text:00000000000000a0 RCC_AdjustHSI14CalibrationValue
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:277    .text:00000000000000b0 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:281    .text:00000000000000b4 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:286    .text:00000000000000b4 RCC_HSI14Cmd
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:313    .text:00000000000000cc $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:317    .text:00000000000000d0 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:322    .text:00000000000000d0 RCC_HSI14ADCRequestCmd
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:349    .text:00000000000000e8 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:353    .text:00000000000000ec $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:358    .text:00000000000000ec RCC_LSEConfig
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:387    .text:0000000000000108 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:391    .text:000000000000010c $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:396    .text:000000000000010c RCC_LSEDriveConfig
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:420    .text:0000000000000120 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:424    .text:0000000000000124 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:429    .text:0000000000000124 RCC_LSICmd
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:456    .text:000000000000013c $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:460    .text:0000000000000140 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:465    .text:0000000000000140 RCC_PLLConfig
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:498    .text:0000000000000158 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:503    .text:0000000000000160 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:508    .text:0000000000000160 RCC_PLLCmd
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:536    .text:0000000000000178 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:541    .text:0000000000000180 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:546    .text:0000000000000180 RCC_PREDIV1Config
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:573    .text:0000000000000190 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:577    .text:0000000000000194 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:582    .text:0000000000000194 RCC_ClockSecuritySystemCmd
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:610    .text:00000000000001ac $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:615    .text:00000000000001b4 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:620    .text:00000000000001b4 RCC_MCOConfig
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:636    .text:00000000000001bc $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:640    .text:00000000000001c0 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:645    .text:00000000000001c0 RCC_SYSCLKConfig
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:672    .text:00000000000001d0 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:676    .text:00000000000001d4 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:681    .text:00000000000001d4 RCC_GetSYSCLKSource
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:698    .text:00000000000001e0 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:702    .text:00000000000001e4 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:707    .text:00000000000001e4 RCC_HCLKConfig
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:734    .text:00000000000001f4 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:738    .text:00000000000001f8 $t
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 120


/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:743    .text:00000000000001f8 RCC_PCLKConfig
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:770    .text:0000000000000208 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:775    .text:0000000000000210 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:780    .text:0000000000000210 RCC_ADCCLKConfig
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:817    .text:0000000000000234 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:823    .text:0000000000000240 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:828    .text:0000000000000240 RCC_CECCLKConfig
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:852    .text:0000000000000254 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:856    .text:0000000000000258 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:861    .text:0000000000000258 RCC_I2CCLKConfig
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:885    .text:000000000000026c $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:889    .text:0000000000000270 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:894    .text:0000000000000270 RCC_USARTCLKConfig
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:918    .text:0000000000000284 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:923    .text:0000000000000288 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:928    .text:0000000000000288 RCC_GetClocksFreq
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1133   .text:0000000000000358 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1142   .text:0000000000000370 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1147   .text:0000000000000370 RCC_RTCCLKConfig
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1166   .text:000000000000037c $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1170   .text:0000000000000380 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1175   .text:0000000000000380 RCC_RTCCLKCmd
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1203   .text:0000000000000398 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1208   .text:00000000000003a0 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1213   .text:00000000000003a0 RCC_BackupResetCmd
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1241   .text:00000000000003b8 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1246   .text:00000000000003c0 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1251   .text:00000000000003c0 RCC_AHBPeriphClockCmd
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1280   .text:00000000000003d4 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1284   .text:00000000000003d8 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1289   .text:00000000000003d8 RCC_APB2PeriphClockCmd
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1318   .text:00000000000003ec $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1322   .text:00000000000003f0 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1327   .text:00000000000003f0 RCC_APB1PeriphClockCmd
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1356   .text:0000000000000404 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1360   .text:0000000000000408 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1365   .text:0000000000000408 RCC_AHBPeriphResetCmd
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1394   .text:000000000000041c $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1398   .text:0000000000000420 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1403   .text:0000000000000420 RCC_APB2PeriphResetCmd
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1432   .text:0000000000000434 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1436   .text:0000000000000438 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1441   .text:0000000000000438 RCC_APB1PeriphResetCmd
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1470   .text:000000000000044c $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1474   .text:0000000000000450 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1479   .text:0000000000000450 RCC_ITConfig
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1508   .text:0000000000000464 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1512   .text:0000000000000468 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1517   .text:0000000000000468 RCC_GetFlagStatus
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1572   .text:0000000000000494 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1576   .text:0000000000000498 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1581   .text:0000000000000498 RCC_WaitForHSEStartUp
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1635   .text:00000000000004c6 RCC_ClearFlag
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1652   .text:00000000000004d4 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1656   .text:00000000000004d8 $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1661   .text:00000000000004d8 RCC_GetITStatus
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1684   .text:00000000000004e8 $d
ARM GAS  /var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s 			page 121


/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1688   .text:00000000000004ec $t
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1693   .text:00000000000004ec RCC_ClearITPendingBit
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1709   .text:00000000000004f4 $d
/var/folders/2t/5_dq_mx53q95ng_my0p9r2x00000gp/T//ccI6UY05.s:1717   .data:0000000000000000 APBAHBPrescTable
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
__aeabi_uidiv
