#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec  3 15:08:01 2019
# Process ID: 124
# Current directory: D:/Vivado Files/computer_assignment_3/computer_assignment_3.srcs/sim_1/new/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Vivado Files/computer_assignment_3/computer_assignment_3.srcs/sim_1/new/synth_1/top.vds
# Journal file: D:/Vivado Files/computer_assignment_3/computer_assignment_3.srcs/sim_1/new/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27812 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 672.801 ; gain = 177.914
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Vivado Files/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:21]
INFO: [Synth 8-3491] module 'task3' declared at 'D:/Vivado Files/computer_assignment_2/computer_assignment_2.srcs/sources_1/new/task3.vhd:5' bound to instance 'encoder1' of component 'Task3' [D:/Vivado Files/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'task3' [D:/Vivado Files/computer_assignment_2/computer_assignment_2.srcs/sources_1/new/task3.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'task3' (1#1) [D:/Vivado Files/computer_assignment_2/computer_assignment_2.srcs/sources_1/new/task3.vhd:16]
INFO: [Synth 8-3491] module 'task3' declared at 'D:/Vivado Files/computer_assignment_2/computer_assignment_2.srcs/sources_1/new/task3.vhd:5' bound to instance 'encoder2' of component 'Task3' [D:/Vivado Files/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:95]
INFO: [Synth 8-3491] module 'task3' declared at 'D:/Vivado Files/computer_assignment_2/computer_assignment_2.srcs/sources_1/new/task3.vhd:5' bound to instance 'encoder3' of component 'Task3' [D:/Vivado Files/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:107]
INFO: [Synth 8-3491] module 'task3' declared at 'D:/Vivado Files/computer_assignment_2/computer_assignment_2.srcs/sources_1/new/task3.vhd:5' bound to instance 'encoder4' of component 'Task3' [D:/Vivado Files/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:119]
INFO: [Synth 8-3491] module 'ssd_muxer' declared at 'D:/Vivado Files/ssd_muxer.vhd:13' bound to instance 'mux' of component 'ssd_muxer' [D:/Vivado Files/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:132]
INFO: [Synth 8-638] synthesizing module 'ssd_muxer' [D:/Vivado Files/ssd_muxer.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'ssd_muxer' (2#1) [D:/Vivado Files/ssd_muxer.vhd:33]
INFO: [Synth 8-3491] module 'debounce' declared at 'D:/Vivado Files/debounce.vhd:7' bound to instance 'deb1' of component 'debounce' [D:/Vivado Files/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:151]
INFO: [Synth 8-638] synthesizing module 'debounce' [D:/Vivado Files/debounce.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [D:/Vivado Files/debounce.vhd:17]
INFO: [Synth 8-3491] module 'debounce' declared at 'D:/Vivado Files/debounce.vhd:7' bound to instance 'deb2' of component 'debounce' [D:/Vivado Files/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:160]
WARNING: [Synth 8-614] signal 'sw' is read in the process but is not in the sensitivity list [D:/Vivado Files/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:171]
WARNING: [Synth 8-3848] Net dp in module/entity top does not have driver. [D:/Vivado Files/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [D:/Vivado Files/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:21]
WARNING: [Synth 8-3331] design top has unconnected port dp
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 736.973 ; gain = 242.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 736.973 ; gain = 242.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 736.973 ; gain = 242.086
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado Files/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Vivado Files/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Vivado Files/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Vivado Files/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado Files/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Vivado Files/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 859.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 859.738 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 859.738 ; gain = 364.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 859.738 ; gain = 364.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 859.738 ; gain = 364.852
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debounce'
WARNING: [Synth 8-327] inferring latch for variable 'A_reg' [D:/Vivado Files/computer_assignment_2/computer_assignment_2.srcs/sources_1/new/task3.vhd:21]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [D:/Vivado Files/computer_assignment_2/computer_assignment_2.srcs/sources_1/new/task3.vhd:22]
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [D:/Vivado Files/computer_assignment_2/computer_assignment_2.srcs/sources_1/new/task3.vhd:23]
WARNING: [Synth 8-327] inferring latch for variable 'D_reg' [D:/Vivado Files/computer_assignment_2/computer_assignment_2.srcs/sources_1/new/task3.vhd:24]
WARNING: [Synth 8-327] inferring latch for variable 'E_reg' [D:/Vivado Files/computer_assignment_2/computer_assignment_2.srcs/sources_1/new/task3.vhd:25]
WARNING: [Synth 8-327] inferring latch for variable 'F_reg' [D:/Vivado Files/computer_assignment_2/computer_assignment_2.srcs/sources_1/new/task3.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'G_reg' [D:/Vivado Files/computer_assignment_2/computer_assignment_2.srcs/sources_1/new/task3.vhd:27]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    rest |                            00001 |                              000
                kounting |                            10000 |                              001
               wait4zero |                            01000 |                              010
             singlepulse |                            00100 |                              011
                deadtime |                            00010 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'debounce'
WARNING: [Synth 8-327] inferring latch for variable 'accumulator_reg' [D:/Vivado Files/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:175]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 859.738 ; gain = 364.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 88    
	   4 Input      1 Bit        Muxes := 16    
	   8 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
Module task3 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module ssd_muxer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module debounce 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top has unconnected port dp
INFO: [Synth 8-3333] propagating constant 0 across sequential element (encoder4/A_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (encoder4/B_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (encoder4/C_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (encoder4/D_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (encoder4/E_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (encoder4/F_reg)
WARNING: [Synth 8-3332] Sequential element (A_reg) is unused and will be removed from module task3.
WARNING: [Synth 8-3332] Sequential element (B_reg) is unused and will be removed from module task3.
WARNING: [Synth 8-3332] Sequential element (C_reg) is unused and will be removed from module task3.
WARNING: [Synth 8-3332] Sequential element (D_reg) is unused and will be removed from module task3.
WARNING: [Synth 8-3332] Sequential element (E_reg) is unused and will be removed from module task3.
WARNING: [Synth 8-3332] Sequential element (F_reg) is unused and will be removed from module task3.
WARNING: [Synth 8-3332] Sequential element (G_reg) is unused and will be removed from module task3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 859.738 ; gain = 364.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 859.738 ; gain = 364.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 859.738 ; gain = 364.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 913.590 ; gain = 418.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 928.398 ; gain = 433.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 928.398 ; gain = 433.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 928.398 ; gain = 433.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 928.398 ; gain = 433.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 928.398 ; gain = 433.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 928.398 ; gain = 433.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   258|
|3     |LUT1   |    15|
|4     |LUT2   |   177|
|5     |LUT3   |   205|
|6     |LUT4   |   184|
|7     |LUT5   |   267|
|8     |LUT6   |   737|
|9     |FDRE   |    70|
|10    |LDC    |    11|
|11    |LDP    |    18|
|12    |IBUF   |    11|
|13    |OBUF   |    19|
|14    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------+-----------+------+
|      |Instance   |Module     |Cells |
+------+-----------+-----------+------+
|1     |top        |           |  1974|
|2     |  deb1     |debounce   |    45|
|3     |  deb2     |debounce_0 |    45|
|4     |  encoder1 |task3      |    34|
|5     |  encoder2 |task3_1    |    68|
|6     |  encoder3 |task3_2    |    68|
|7     |  mux      |ssd_muxer  |    36|
+------+-----------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 928.398 ; gain = 433.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 928.398 ; gain = 310.746
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 928.398 ; gain = 433.512
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 287 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 928.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  LDC => LDCE: 11 instances
  LDP => LDPE: 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 928.398 ; gain = 637.555
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 928.398 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado Files/computer_assignment_3/computer_assignment_3.srcs/sim_1/new/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 15:09:02 2019...
