{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588799049009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588799049014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 16:04:08 2020 " "Processing started: Wed May 06 16:04:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588799049014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588799049014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DATAPATH -c DATAPATH " "Command: quartus_map --read_settings_files=on --write_settings_files=off DATAPATH -c DATAPATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588799049014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588799049561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588799049561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5 " "Found entity 1: MUX5" {  } { { "MUX5.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/MUX5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588799064870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588799064870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cand.v 1 1 " "Found 1 design units, including 1 entities, in source file cand.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAND " "Found entity 1: CAND" {  } { { "CAND.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/CAND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588799064875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588799064875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588799064880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588799064880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1 " "Found entity 1: MUX1" {  } { { "MUX1.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/MUX1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588799064885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588799064885 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(19) " "Verilog HDL warning at ALU.v(19): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/ALU.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588799064891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588799064893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588799064893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/MUX2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588799064898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588799064898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.v 1 1 " "Found 1 design units, including 1 entities, in source file signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT " "Found entity 1: SIGNEXT" {  } { { "SIGNEXT.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/SIGNEXT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588799064904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588799064904 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zf DATAPATH.v(25) " "Verilog HDL Implicit Net warning at DATAPATH.v(25): created implicit net for \"zf\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588799064904 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATAPATH " "Elaborating entity \"DATAPATH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588799064948 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.v 1 1 " "Using design file pc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/pc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588799064971 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588799064971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:p1 " "Elaborating entity \"PC\" for hierarchy \"PC:p1\"" {  } { { "DATAPATH.v" "p1" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588799064972 ""}
{ "Warning" "WSGN_SEARCH_FILE" "add.v 1 1 " "Using design file add.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "add.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588799064995 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588799064995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ADD:p2 " "Elaborating entity \"ADD\" for hierarchy \"ADD:p2\"" {  } { { "DATAPATH.v" "p2" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588799064996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 add.v(10) " "Verilog HDL assignment warning at add.v(10): truncated value with size 32 to match size of target (8)" {  } { { "add.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/add.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588799064997 "|DATAPATH|ADD:p2"}
{ "Warning" "WSGN_SEARCH_FILE" "inst_mem.v 1 1 " "Using design file inst_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 INST_MEM " "Found entity 1: INST_MEM" {  } { { "inst_mem.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/inst_mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588799065015 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588799065015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INST_MEM INST_MEM:p3 " "Elaborating entity \"INST_MEM\" for hierarchy \"INST_MEM:p3\"" {  } { { "DATAPATH.v" "p3" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588799065017 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MR inst_mem.v(6) " "Verilog HDL warning at inst_mem.v(6): object MR used but never assigned" {  } { { "inst_mem.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/inst_mem.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1588799065017 "|DATAPATH|INST_MEM:p3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MR 0 inst_mem.v(6) " "Net \"MR\" at inst_mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/inst_mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1588799065017 "|DATAPATH|INST_MEM:p3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAND CAND:p4 " "Elaborating entity \"CAND\" for hierarchy \"CAND:p4\"" {  } { { "DATAPATH.v" "p4" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588799065019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5 MUX5:p5 " "Elaborating entity \"MUX5\" for hierarchy \"MUX5:p5\"" {  } { { "DATAPATH.v" "p5" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588799065020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX1 MUX1:p6 " "Elaborating entity \"MUX1\" for hierarchy \"MUX1:p6\"" {  } { { "DATAPATH.v" "p6" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588799065022 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registers.v 1 1 " "Using design file registers.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTERS " "Found entity 1: REGISTERS" {  } { { "registers.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588799065039 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588799065039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTERS REGISTERS:p7 " "Elaborating entity \"REGISTERS\" for hierarchy \"REGISTERS:p7\"" {  } { { "DATAPATH.v" "p7" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588799065040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MUX2:p8 " "Elaborating entity \"MUX2\" for hierarchy \"MUX2:p8\"" {  } { { "DATAPATH.v" "p8" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588799065042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:p9 " "Elaborating entity \"ALU\" for hierarchy \"ALU:p9\"" {  } { { "DATAPATH.v" "p9" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588799065045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNEXT SIGNEXT:p10 " "Elaborating entity \"SIGNEXT\" for hierarchy \"SIGNEXT:p10\"" {  } { { "DATAPATH.v" "p10" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588799065047 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alucontrol.v 1 1 " "Using design file alucontrol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALUCONTROL " "Found entity 1: ALUCONTROL" {  } { { "alucontrol.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/alucontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588799065066 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588799065066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUCONTROL ALUCONTROL:p11 " "Elaborating entity \"ALUCONTROL\" for hierarchy \"ALUCONTROL:p11\"" {  } { { "DATAPATH.v" "p11" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588799065067 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[0\] GND " "Pin \"pru\[0\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[1\] GND " "Pin \"pru\[1\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[2\] GND " "Pin \"pru\[2\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[3\] GND " "Pin \"pru\[3\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[4\] GND " "Pin \"pru\[4\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[5\] GND " "Pin \"pru\[5\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[6\] GND " "Pin \"pru\[6\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[7\] GND " "Pin \"pru\[7\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[8\] GND " "Pin \"pru\[8\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[9\] GND " "Pin \"pru\[9\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[10\] GND " "Pin \"pru\[10\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[11\] GND " "Pin \"pru\[11\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[12\] GND " "Pin \"pru\[12\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[13\] GND " "Pin \"pru\[13\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[14\] GND " "Pin \"pru\[14\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[15\] GND " "Pin \"pru\[15\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[16\] GND " "Pin \"pru\[16\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[17\] GND " "Pin \"pru\[17\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[18\] GND " "Pin \"pru\[18\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[19\] GND " "Pin \"pru\[19\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[20\] GND " "Pin \"pru\[20\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[21\] GND " "Pin \"pru\[21\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[22\] GND " "Pin \"pru\[22\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[23\] GND " "Pin \"pru\[23\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[24\] GND " "Pin \"pru\[24\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[25\] GND " "Pin \"pru\[25\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[26\] GND " "Pin \"pru\[26\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[27\] GND " "Pin \"pru\[27\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[28\] GND " "Pin \"pru\[28\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[29\] GND " "Pin \"pru\[29\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[30\] GND " "Pin \"pru\[30\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pru\[31\] GND " "Pin \"pru\[31\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588799065243 "|DATAPATH|pru[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588799065243 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588799065251 "|DATAPATH|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "br " "No output dependent on input pin \"br\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588799065251 "|DATAPATH|br"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regdst " "No output dependent on input pin \"regdst\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588799065251 "|DATAPATH|regdst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable " "No output dependent on input pin \"enable\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588799065251 "|DATAPATH|enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alusrc " "No output dependent on input pin \"alusrc\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588799065251 "|DATAPATH|alusrc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "aluop\[0\] " "No output dependent on input pin \"aluop\[0\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588799065251 "|DATAPATH|aluop[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "aluop\[1\] " "No output dependent on input pin \"aluop\[1\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588799065251 "|DATAPATH|aluop[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "aluop\[2\] " "No output dependent on input pin \"aluop\[2\]\"" {  } { { "DATAPATH.v" "" { Text "C:/Users/Gustavo/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588799065251 "|DATAPATH|aluop[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588799065251 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588799065251 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588799065251 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588799065251 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gustavo/Datapath/DATAPATH/output_files/DATAPATH.map.smsg " "Generated suppressed messages file C:/Users/Gustavo/Datapath/DATAPATH/output_files/DATAPATH.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588799065279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588799065298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 16:04:25 2020 " "Processing ended: Wed May 06 16:04:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588799065298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588799065298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588799065298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588799065298 ""}
