-- generated by newgenasym Mon Jul 12 14:19:57 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity SN74LVC2G17_1 is
    port (    
	A:         IN     STD_LOGIC;    
	B:         IN     STD_LOGIC;    
	GNDDM:     IN     STD_LOGIC;    
	P3V3M:     IN     STD_LOGIC;    
	Y1:        OUT    STD_LOGIC;    
	Y2:        OUT    STD_LOGIC);
end SN74LVC2G17_1;
