{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-334,-71",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_AXI -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port AXIS_TX0 -pg 1 -lvl 3 -x 720 -y 60 -defaultsOSRD
preplace port SRC_AXI_PCI0 -pg 1 -lvl 3 -x 720 -y 80 -defaultsOSRD
preplace port AXIS_TX1 -pg 1 -lvl 3 -x 720 -y 290 -defaultsOSRD
preplace port SRC_AXI_PCI1 -pg 1 -lvl 3 -x 720 -y 310 -defaultsOSRD
preplace port port-id_src_clk -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port port-id_src_resetn -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port port-id_rx_aligned0 -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port port-id_rx_aligned1 -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port port-id_eth0_clk -pg 1 -lvl 3 -x 720 -y 100 -defaultsOSRD -right
preplace port port-id_eth1_clk -pg 1 -lvl 3 -x 720 -y 330 -defaultsOSRD -right
preplace inst generate_abm0 -pg 1 -lvl 2 -x 550 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 47 45 48 49 46} -defaultsOSRD -pinDir AXIS_TX right -pinY AXIS_TX 0R -pinDir SRC_AXI_PCI right -pinY SRC_AXI_PCI 20R -pinDir src_clk left -pinY src_clk 0L -pinDir src_resetn left -pinY src_resetn 20L -pinBusDir pattern left -pinBusY pattern 40L -pinDir dst_clk right -pinY dst_clk 40R -pinDir gen_pattern_start left -pinY gen_pattern_start 100L -pinDir gen_pattern_idle left -pinY gen_pattern_idle 60L -pinDir dma_start left -pinY dma_start 120L -pinBusDir host_address left -pinBusY host_address 140L -pinDir dma_idle left -pinY dma_idle 80L
preplace inst generate_abm1 -pg 1 -lvl 2 -x 550 -y 290 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 48 44 43 46 45 47 49} -defaultsOSRD -pinDir AXIS_TX right -pinY AXIS_TX 0R -pinDir SRC_AXI_PCI right -pinY SRC_AXI_PCI 20R -pinDir src_clk left -pinY src_clk 0L -pinDir src_resetn left -pinY src_resetn 20L -pinBusDir pattern left -pinBusY pattern 120L -pinDir dst_clk right -pinY dst_clk 40R -pinDir gen_pattern_start left -pinY gen_pattern_start 40L -pinDir gen_pattern_idle left -pinY gen_pattern_idle 80L -pinDir dma_start left -pinY dma_start 60L -pinDir dma_idle left -pinY dma_idle 100L -pinBusDir host_address left -pinBusY host_address 140L
preplace inst axi_config -pg 1 -lvl 1 -x 200 -y 100 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 31 25 26 28 27 32 23 29 24 30 33 34} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinBusDir pattern0 right -pinBusY pattern0 0R -pinBusDir pattern1 right -pinBusY pattern1 310R -pinDir gen_pattern_start right -pinY gen_pattern_start 60R -pinDir dma_start0 right -pinY dma_start0 80R -pinDir dma_start1 right -pinY dma_start1 250R -pinBusDir host_addr0 right -pinBusY host_addr0 100R -pinBusDir host_addr1 right -pinBusY host_addr1 330R -pinDir gen_pattern_idle0 right -pinY gen_pattern_idle0 20R -pinDir gen_pattern_idle1 right -pinY gen_pattern_idle1 270R -pinDir dma_idle0 right -pinY dma_idle0 40R -pinDir dma_idle1 right -pinY dma_idle1 290R -pinDir rx_aligned0 left -pinY rx_aligned0 60L -pinDir rx_aligned1 left -pinY rx_aligned1 80L
preplace netloc axi_config_host_addr0 1 1 1 N 200
preplace netloc axi_config_host_addr1 1 1 1 N 430
preplace netloc axi_config_pattern0 1 1 1 N 100
preplace netloc axi_config_pattern1 1 1 1 N 410
preplace netloc axi_config_start 1 1 1 380 160n
preplace netloc eth_0_stat_rx_aligned_0 1 0 1 NJ 160
preplace netloc eth_0_stream_clk 1 2 1 NJ 100
preplace netloc eth_1_stat_rx_aligned_0 1 0 1 NJ 180
preplace netloc eth_1_stream_clk 1 2 1 NJ 330
preplace netloc generate_abm0_dma_idle 1 1 1 N 140
preplace netloc generate_abm0_idle 1 1 1 N 120
preplace netloc generate_abm1_dma_idle 1 1 1 N 390
preplace netloc generate_abm1_idle 1 1 1 N 370
preplace netloc source_200Mhz_clk 1 0 2 20 20 400
preplace netloc source_200Mhz_resetn 1 0 2 40 40 360
preplace netloc axi_config_dma_start0 1 1 1 N 180
preplace netloc axi_config_dma_start1 1 1 1 N 350
preplace netloc generate_abm0_SRC_AXI_PCI 1 2 1 NJ 80
preplace netloc generate_abm1_SRC_AXI_PCI 1 2 1 NJ 310
preplace netloc rdmx_xmit_0_AXIS_TX 1 2 1 NJ 60
preplace netloc rdmx_xmit_1_AXIS_TX 1 2 1 NJ 290
preplace netloc smartconnect_M02_AXI 1 0 1 NJ 100
levelinfo -pg 1 0 200 550 720
pagesize -pg 1 -db -bbox -sgen -140 0 870 490
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-391,-85",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_AXI -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace port AXIS_TX -pg 1 -lvl 3 -x 800 -y 80 -defaultsOSRD
preplace port SRC_AXI_PCI -pg 1 -lvl 3 -x 800 -y 100 -defaultsOSRD
preplace port AXIS_TX1 -pg 1 -lvl 3 -x 800 -y 370 -defaultsOSRD
preplace port SRC_AXI_PCI1 -pg 1 -lvl 3 -x 800 -y 390 -defaultsOSRD
preplace port port-id_src_clk -pg 1 -lvl 0 -x 0 -y 330 -defaultsOSRD
preplace port port-id_src_resetn -pg 1 -lvl 0 -x 0 -y 350 -defaultsOSRD
preplace port port-id_rx_aligned0 -pg 1 -lvl 0 -x 0 -y 450 -defaultsOSRD
preplace port port-id_rx_aligned1 -pg 1 -lvl 0 -x 0 -y 470 -defaultsOSRD
preplace port port-id_dst_clk -pg 1 -lvl 0 -x 0 -y 110 -defaultsOSRD
preplace port port-id_dst_clk1 -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace inst axi_config -pg 1 -lvl 1 -x 240 -y 390 -defaultsOSRD
preplace inst generate_abm0 -pg 1 -lvl 2 -x 620 -y 110 -defaultsOSRD
preplace inst generate_abm1 -pg 1 -lvl 2 -x 620 -y 400 -defaultsOSRD
preplace netloc axi_config_pattern0 1 1 1 440 90n
preplace netloc axi_config_pattern1 1 1 1 N 380
preplace netloc axi_config_start 1 1 1 450 130n
preplace netloc axi_config_dma_start 1 1 1 430 150n
preplace netloc generate_abm0_idle 1 0 3 40 220 NJ 220 780
preplace netloc generate_abm1_idle 1 0 3 70 530 NJ 530 780
preplace netloc generate_abm0_dma_idle 1 0 3 50 230 NJ 230 770
preplace netloc generate_abm1_dma_idle 1 0 3 60 250 410J 510 770
preplace netloc source_200Mhz_clk 1 0 2 20 90 420
preplace netloc source_200Mhz_resetn 1 0 2 30 100 470
preplace netloc eth_0_stat_rx_aligned_0 1 0 1 NJ 450
preplace netloc eth_1_stat_rx_aligned_0 1 0 1 NJ 470
preplace netloc eth_0_stream_clk 1 0 2 NJ 110 NJ
preplace netloc eth_1_stream_clk 1 0 2 NJ 240 460J
preplace netloc smartconnect_M02_AXI 1 0 1 NJ 310
preplace netloc rdmx_xmit_0_AXIS_TX 1 2 1 NJ 80
preplace netloc generate_abm0_SRC_AXI_PCI 1 2 1 NJ 100
preplace netloc rdmx_xmit_1_AXIS_TX 1 2 1 NJ 370
preplace netloc generate_abm1_SRC_AXI_PCI 1 2 1 NJ 390
levelinfo -pg 1 0 240 620 800
pagesize -pg 1 -db -bbox -sgen -130 0 940 540
"
}
0
