`timescale 1ns / 1ps

module AND_Gate(
    input A,
    input B,
    output Y
    );
    assign Y = A & B ;
    
endmodule
