// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="compute_r_bins,hls_ip_2019_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku15p-ffva1760-1LV-i,HLS_INPUT_CLOCK=3.125000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.455500,HLS_SYN_LAT=6,HLS_SYN_TPT=2,HLS_SYN_MEM=0,HLS_SYN_DSP=1,HLS_SYN_FF=313,HLS_SYN_LUT=252,HLS_VERSION=2019_1_1}" *)

module compute_r_bins (
        ap_clk,
        ap_rst_n,
        mdt_localx_V,
        mdt_localy_V,
        mdt_r_offset_V_TDATA,
        mdt_r_offset_V_TVALID,
        mdt_r_offset_V_TREADY,
        hw_sin_val_V,
        hw_cos_val_V,
        r_bin_V_TDATA,
        r_bin_V_TVALID,
        r_bin_V_TREADY
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst_n;
input  [14:0] mdt_localx_V;
input  [14:0] mdt_localy_V;
input  [23:0] mdt_r_offset_V_TDATA;
input   mdt_r_offset_V_TVALID;
output   mdt_r_offset_V_TREADY;
input  [17:0] hw_sin_val_V;
input  [17:0] hw_cos_val_V;
output  [7:0] r_bin_V_TDATA;
output   r_bin_V_TVALID;
input   r_bin_V_TREADY;

 reg    ap_rst_n_inv;
reg   [14:0] mdt_localx_V_0_data_reg;
reg    mdt_localx_V_0_vld_reg;
reg    mdt_localx_V_0_ack_out;
reg   [14:0] mdt_localy_V_0_data_reg;
reg    mdt_localy_V_0_vld_reg;
reg    mdt_localy_V_0_ack_out;
reg   [23:0] mdt_r_offset_V_0_data_out;
wire    mdt_r_offset_V_0_vld_in;
wire    mdt_r_offset_V_0_vld_out;
wire    mdt_r_offset_V_0_ack_in;
reg    mdt_r_offset_V_0_ack_out;
reg   [23:0] mdt_r_offset_V_0_payload_A;
reg   [23:0] mdt_r_offset_V_0_payload_B;
reg    mdt_r_offset_V_0_sel_rd;
reg    mdt_r_offset_V_0_sel_wr;
wire    mdt_r_offset_V_0_sel;
wire    mdt_r_offset_V_0_load_A;
wire    mdt_r_offset_V_0_load_B;
reg   [1:0] mdt_r_offset_V_0_state;
wire    mdt_r_offset_V_0_state_cmp_full;
reg   [17:0] hw_sin_val_V_0_data_reg;
reg    hw_sin_val_V_0_vld_reg;
reg    hw_sin_val_V_0_ack_out;
reg   [17:0] hw_cos_val_V_0_data_reg;
reg    hw_cos_val_V_0_vld_reg;
reg    hw_cos_val_V_0_ack_out;
reg   [7:0] r_bin_V_1_data_in;
reg   [7:0] r_bin_V_1_data_out;
reg    r_bin_V_1_vld_in;
wire    r_bin_V_1_vld_out;
wire    r_bin_V_1_ack_in;
wire    r_bin_V_1_ack_out;
reg   [7:0] r_bin_V_1_payload_A;
reg   [7:0] r_bin_V_1_payload_B;
reg    r_bin_V_1_sel_rd;
reg    r_bin_V_1_sel_wr;
wire    r_bin_V_1_sel;
wire    r_bin_V_1_load_A;
wire    r_bin_V_1_load_B;
reg   [1:0] r_bin_V_1_state;
wire    r_bin_V_1_state_cmp_full;
reg    mdt_r_offset_V_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg    r_bin_V_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
wire   [11:0] trunc_ln1353_fu_127_p1;
reg   [11:0] trunc_ln1353_reg_201;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
reg    ap_block_state7_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [11:0] trunc_ln1353_reg_201_pp0_iter1_reg;
reg   [17:0] hw_sin_val_V_read_reg_206;
reg    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_11001;
reg   [14:0] mdt_localy_V_read_reg_211;
wire  signed [32:0] lhs_V_fu_131_p1;
wire  signed [32:0] rhs_V_fu_136_p1;
wire   [11:0] trunc_ln1353_1_fu_141_p1;
reg   [11:0] trunc_ln1353_1_reg_226;
wire  signed [32:0] lhs_V_1_fu_145_p1;
wire  signed [32:0] rhs_V_1_fu_149_p1;
wire   [11:0] grp_fu_117_p4;
reg   [11:0] zext_ln215_1_cast_reg_241;
reg    ap_enable_reg_pp0_iter1;
reg   [6:0] trunc_ln1_reg_247;
reg   [6:0] trunc_ln1503_1_reg_252;
wire   [7:0] zext_ln321_fu_193_p1;
wire   [7:0] zext_ln321_1_fu_197_p1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp0_stage1_01001;
reg  signed [17:0] grp_fu_103_p0;
reg  signed [14:0] grp_fu_103_p1;
wire   [32:0] grp_fu_103_p2;
wire   [11:0] add_ln1353_fu_153_p2;
wire   [11:0] add_ln1353_1_fu_158_p2;
wire   [11:0] add_ln1353_2_fu_173_p2;
wire   [11:0] add_ln1353_3_fu_178_p2;
reg    grp_fu_103_ce;
reg   [1:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 mdt_localx_V_0_data_reg = 15'd0;
#0 mdt_localx_V_0_vld_reg = 1'b0;
#0 mdt_localy_V_0_data_reg = 15'd0;
#0 mdt_localy_V_0_vld_reg = 1'b0;
#0 mdt_r_offset_V_0_sel_rd = 1'b0;
#0 mdt_r_offset_V_0_sel_wr = 1'b0;
#0 mdt_r_offset_V_0_state = 2'd0;
#0 hw_sin_val_V_0_data_reg = 18'd0;
#0 hw_sin_val_V_0_vld_reg = 1'b0;
#0 hw_cos_val_V_0_data_reg = 18'd0;
#0 hw_cos_val_V_0_vld_reg = 1'b0;
#0 r_bin_V_1_sel_rd = 1'b0;
#0 r_bin_V_1_sel_wr = 1'b0;
#0 r_bin_V_1_state = 2'd0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

compute_r_bins_mul_18s_15s_33_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 33 ))
compute_r_bins_mul_18s_15s_33_2_1_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_103_p0),
    .din1(grp_fu_103_p1),
    .ce(grp_fu_103_ce),
    .dout(grp_fu_103_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        mdt_r_offset_V_0_sel_rd <= 1'b0;
    end else begin
        if (((mdt_r_offset_V_0_ack_out == 1'b1) & (mdt_r_offset_V_0_vld_out == 1'b1))) begin
            mdt_r_offset_V_0_sel_rd <= ~mdt_r_offset_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        mdt_r_offset_V_0_sel_wr <= 1'b0;
    end else begin
        if (((mdt_r_offset_V_0_ack_in == 1'b1) & (mdt_r_offset_V_0_vld_in == 1'b1))) begin
            mdt_r_offset_V_0_sel_wr <= ~mdt_r_offset_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        mdt_r_offset_V_0_state <= 2'd0;
    end else begin
        if ((((mdt_r_offset_V_0_state == 2'd2) & (mdt_r_offset_V_0_vld_in == 1'b0)) | ((mdt_r_offset_V_0_state == 2'd3) & (mdt_r_offset_V_0_vld_in == 1'b0) & (mdt_r_offset_V_0_ack_out == 1'b1)))) begin
            mdt_r_offset_V_0_state <= 2'd2;
        end else if ((((mdt_r_offset_V_0_state == 2'd1) & (mdt_r_offset_V_0_ack_out == 1'b0)) | ((mdt_r_offset_V_0_state == 2'd3) & (mdt_r_offset_V_0_ack_out == 1'b0) & (mdt_r_offset_V_0_vld_in == 1'b1)))) begin
            mdt_r_offset_V_0_state <= 2'd1;
        end else if (((~((mdt_r_offset_V_0_vld_in == 1'b0) & (mdt_r_offset_V_0_ack_out == 1'b1)) & ~((mdt_r_offset_V_0_ack_out == 1'b0) & (mdt_r_offset_V_0_vld_in == 1'b1)) & (mdt_r_offset_V_0_state == 2'd3)) | ((mdt_r_offset_V_0_state == 2'd1) & (mdt_r_offset_V_0_ack_out == 1'b1)) | ((mdt_r_offset_V_0_state == 2'd2) & (mdt_r_offset_V_0_vld_in == 1'b1)))) begin
            mdt_r_offset_V_0_state <= 2'd3;
        end else begin
            mdt_r_offset_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        r_bin_V_1_sel_rd <= 1'b0;
    end else begin
        if (((r_bin_V_1_ack_out == 1'b1) & (r_bin_V_1_vld_out == 1'b1))) begin
            r_bin_V_1_sel_rd <= ~r_bin_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        r_bin_V_1_sel_wr <= 1'b0;
    end else begin
        if (((r_bin_V_1_ack_in == 1'b1) & (r_bin_V_1_vld_in == 1'b1))) begin
            r_bin_V_1_sel_wr <= ~r_bin_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        r_bin_V_1_state <= 2'd0;
    end else begin
        if ((((r_bin_V_1_state == 2'd2) & (r_bin_V_1_vld_in == 1'b0)) | ((r_bin_V_1_state == 2'd3) & (r_bin_V_1_vld_in == 1'b0) & (r_bin_V_1_ack_out == 1'b1)))) begin
            r_bin_V_1_state <= 2'd2;
        end else if ((((r_bin_V_1_state == 2'd1) & (r_bin_V_TREADY == 1'b0)) | ((r_bin_V_1_state == 2'd3) & (r_bin_V_TREADY == 1'b0) & (r_bin_V_1_vld_in == 1'b1)))) begin
            r_bin_V_1_state <= 2'd1;
        end else if (((~((r_bin_V_1_vld_in == 1'b0) & (r_bin_V_1_ack_out == 1'b1)) & ~((r_bin_V_TREADY == 1'b0) & (r_bin_V_1_vld_in == 1'b1)) & (r_bin_V_1_state == 2'd3)) | ((r_bin_V_1_state == 2'd1) & (r_bin_V_1_ack_out == 1'b1)) | ((r_bin_V_1_state == 2'd2) & (r_bin_V_1_vld_in == 1'b1)))) begin
            r_bin_V_1_state <= 2'd3;
        end else begin
            r_bin_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((hw_cos_val_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | ((hw_cos_val_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (hw_cos_val_V_0_vld_reg == 1'b1)))) begin
        hw_cos_val_V_0_data_reg <= hw_cos_val_V;
    end
end

always @ (posedge ap_clk) begin
    if ((((hw_sin_val_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | ((hw_sin_val_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (hw_sin_val_V_0_vld_reg == 1'b1)))) begin
        hw_sin_val_V_0_data_reg <= hw_sin_val_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hw_sin_val_V_read_reg_206 <= hw_sin_val_V_0_data_reg;
        mdt_localy_V_read_reg_211 <= mdt_localy_V_0_data_reg;
        trunc_ln1353_1_reg_226 <= trunc_ln1353_1_fu_141_p1;
        trunc_ln1503_1_reg_252 <= {{add_ln1353_3_fu_178_p2[11:5]}};
        trunc_ln1_reg_247 <= {{add_ln1353_1_fu_158_p2[11:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((mdt_localx_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | ((mdt_localx_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (mdt_localx_V_0_vld_reg == 1'b1)))) begin
        mdt_localx_V_0_data_reg <= mdt_localx_V;
    end
end

always @ (posedge ap_clk) begin
    if ((((mdt_localy_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | ((mdt_localy_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (mdt_localy_V_0_vld_reg == 1'b1)))) begin
        mdt_localy_V_0_data_reg <= mdt_localy_V;
    end
end

always @ (posedge ap_clk) begin
    if ((mdt_r_offset_V_0_load_A == 1'b1)) begin
        mdt_r_offset_V_0_payload_A <= mdt_r_offset_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((mdt_r_offset_V_0_load_B == 1'b1)) begin
        mdt_r_offset_V_0_payload_B <= mdt_r_offset_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((r_bin_V_1_load_A == 1'b1)) begin
        r_bin_V_1_payload_A <= r_bin_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((r_bin_V_1_load_B == 1'b1)) begin
        r_bin_V_1_payload_B <= r_bin_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln1353_reg_201 <= trunc_ln1353_fu_127_p1;
        trunc_ln1353_reg_201_pp0_iter1_reg <= trunc_ln1353_reg_201;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln215_1_cast_reg_241 <= {{grp_fu_103_p2[27:16]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_103_ce = 1'b1;
    end else begin
        grp_fu_103_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_103_p0 = rhs_V_1_fu_149_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1))) begin
        grp_fu_103_p0 = rhs_V_fu_136_p1;
    end else begin
        grp_fu_103_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_103_p1 = lhs_V_1_fu_145_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1))) begin
        grp_fu_103_p1 = lhs_V_fu_131_p1;
    end else begin
        grp_fu_103_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1))) begin
        hw_cos_val_V_0_ack_out = 1'b1;
    end else begin
        hw_cos_val_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1))) begin
        hw_sin_val_V_0_ack_out = 1'b1;
    end else begin
        hw_sin_val_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1))) begin
        mdt_localx_V_0_ack_out = 1'b1;
    end else begin
        mdt_localx_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1))) begin
        mdt_localy_V_0_ack_out = 1'b1;
    end else begin
        mdt_localy_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mdt_r_offset_V_0_ack_out = 1'b1;
    end else begin
        mdt_r_offset_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((mdt_r_offset_V_0_sel == 1'b1)) begin
        mdt_r_offset_V_0_data_out = mdt_r_offset_V_0_payload_B;
    end else begin
        mdt_r_offset_V_0_data_out = mdt_r_offset_V_0_payload_A;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mdt_r_offset_V_TDATA_blk_n = mdt_r_offset_V_0_state[1'd0];
    end else begin
        mdt_r_offset_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            r_bin_V_1_data_in = zext_ln321_1_fu_197_p1;
        end else if (((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            r_bin_V_1_data_in = zext_ln321_fu_193_p1;
        end else begin
            r_bin_V_1_data_in = 'bx;
        end
    end else begin
        r_bin_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((r_bin_V_1_sel == 1'b1)) begin
        r_bin_V_1_data_out = r_bin_V_1_payload_B;
    end else begin
        r_bin_V_1_data_out = r_bin_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        r_bin_V_1_vld_in = 1'b1;
    end else begin
        r_bin_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        r_bin_V_TDATA_blk_n = r_bin_V_1_state[1'd1];
    end else begin
        r_bin_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1353_1_fu_158_p2 = (add_ln1353_fu_153_p2 + zext_ln215_1_cast_reg_241);

assign add_ln1353_2_fu_173_p2 = (trunc_ln1353_1_reg_226 + grp_fu_117_p4);

assign add_ln1353_3_fu_178_p2 = (add_ln1353_2_fu_173_p2 + zext_ln215_1_cast_reg_241);

assign add_ln1353_fu_153_p2 = (trunc_ln1353_reg_201_pp0_iter1_reg + grp_fu_117_p4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & ((r_bin_V_1_state == 2'd1) | ((r_bin_V_1_state == 2'd3) & (r_bin_V_TREADY == 1'b0)))) | ((mdt_r_offset_V_0_vld_out == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & ((r_bin_V_1_state == 2'd1) | (r_bin_V_1_ack_in == 1'b0) | ((r_bin_V_1_state == 2'd3) & (r_bin_V_TREADY == 1'b0)))) | ((r_bin_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((mdt_r_offset_V_0_vld_out == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter3 == 1'b1) & ((r_bin_V_1_state == 2'd1) | (r_bin_V_1_ack_in == 1'b0) | ((r_bin_V_1_state == 2'd3) & (r_bin_V_TREADY == 1'b0)))) | ((r_bin_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((mdt_r_offset_V_0_vld_out == 1'b0) & (1'b1 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((mdt_r_offset_V_0_vld_out == 1'b0) & (1'b1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((r_bin_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((mdt_r_offset_V_0_vld_out == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((r_bin_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((mdt_r_offset_V_0_vld_out == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (mdt_r_offset_V_0_vld_out == 1'b0);
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = (mdt_r_offset_V_0_vld_out == 1'b0);
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter3 = ((r_bin_V_1_state == 2'd1) | ((r_bin_V_1_state == 2'd3) & (r_bin_V_TREADY == 1'b0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_fu_117_p4 = {{grp_fu_103_p2[27:16]}};

assign lhs_V_1_fu_145_p1 = $signed(mdt_localy_V_read_reg_211);

assign lhs_V_fu_131_p1 = $signed(mdt_localx_V_0_data_reg);

assign mdt_r_offset_V_0_ack_in = mdt_r_offset_V_0_state[1'd1];

assign mdt_r_offset_V_0_load_A = (mdt_r_offset_V_0_state_cmp_full & ~mdt_r_offset_V_0_sel_wr);

assign mdt_r_offset_V_0_load_B = (mdt_r_offset_V_0_state_cmp_full & mdt_r_offset_V_0_sel_wr);

assign mdt_r_offset_V_0_sel = mdt_r_offset_V_0_sel_rd;

assign mdt_r_offset_V_0_state_cmp_full = ((mdt_r_offset_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign mdt_r_offset_V_0_vld_in = mdt_r_offset_V_TVALID;

assign mdt_r_offset_V_0_vld_out = mdt_r_offset_V_0_state[1'd0];

assign mdt_r_offset_V_TREADY = mdt_r_offset_V_0_state[1'd1];

assign r_bin_V_1_ack_in = r_bin_V_1_state[1'd1];

assign r_bin_V_1_ack_out = r_bin_V_TREADY;

assign r_bin_V_1_load_A = (r_bin_V_1_state_cmp_full & ~r_bin_V_1_sel_wr);

assign r_bin_V_1_load_B = (r_bin_V_1_state_cmp_full & r_bin_V_1_sel_wr);

assign r_bin_V_1_sel = r_bin_V_1_sel_rd;

assign r_bin_V_1_state_cmp_full = ((r_bin_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign r_bin_V_1_vld_out = r_bin_V_1_state[1'd0];

assign r_bin_V_TDATA = r_bin_V_1_data_out;

assign r_bin_V_TVALID = r_bin_V_1_state[1'd0];

assign rhs_V_1_fu_149_p1 = $signed(hw_sin_val_V_read_reg_206);

assign rhs_V_fu_136_p1 = $signed(hw_cos_val_V_0_data_reg);

assign trunc_ln1353_1_fu_141_p1 = mdt_r_offset_V_0_data_out[11:0];

assign trunc_ln1353_fu_127_p1 = mdt_r_offset_V_0_data_out[11:0];

assign zext_ln321_1_fu_197_p1 = trunc_ln1503_1_reg_252;

assign zext_ln321_fu_193_p1 = trunc_ln1_reg_247;

endmodule //compute_r_bins
