module shift_right_tb();

	reg [31:0] A;
	wire [31:0] R;
	
	shift_right g0(R, A);
	
	initial 
		begin 
			A = 32'b11111111111111110000000000000000;
	
		#100 
			A = 32'b11111111111111111111111111111111;
			
		end
		
		initial begin
		$monitor("time = %2d\n A = %32b\n B = %32b\n R = %32b \n\n",
				$time, A, B, R);
		end
	
endmodule 
