#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Mar 23 14:39:59 2017
# Process ID: 180
# Current directory: D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4920 D:\ECE532\git\GrandTheftAuto\newestgit\GrandTheftAuto\project_1\project_1.xpr
# Log file: D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/vivado.log
# Journal file: D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/if/pmod_v1_0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/if/pmod_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/if/pmod_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/PWM/IP/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/remote_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/PWM/Complete IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1046.668 ; gain = 369.996
open_bd_design {D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:9.6 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_81M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- digilentinc.com:IP:PmodWIFI:1.0 - PmodWIFI_0
Adding cell -- user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0 - stream_jpg_yy_nv_mn_v1_0_wed2_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <design_1> from BD file <D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
create_bd_cell -type ip -vlnv user:user:switch_led_out:1.0 switch_led_out_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:9.6 microblaze_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {local_mem "128KB" ecc "None" cache "64KB" debug_module "Debug Only" axi_periph "Enabled" axi_intc "1" clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_cells microblaze_1]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.246 ; gain = 187.980
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {local_mem "128KB" ecc "None" cache "64KB" debug_module "Debug Only" axi_periph "Enabled" axi_intc "1" clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_cells microblaze_1]'
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {local_mem "128KB" ecc "None" cache "64KB" debug_module "Debug Only" axi_periph "Disabled" axi_intc "0" clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_cells microblaze_1]
startgroup
set_property -dict [list CONFIG.C_D_AXI {1} CONFIG.C_USE_MSR_INSTR {1} CONFIG.C_USE_PCMP_INSTR {1} CONFIG.C_USE_BARREL {1} CONFIG.C_USE_DIV {1} CONFIG.C_USE_HW_MUL {1} CONFIG.C_USE_FPU {1} CONFIG.C_USE_EXTENDED_FSL_INSTR {1} CONFIG.C_CACHE_BYTE_SIZE {65536} CONFIG.C_DCACHE_USE_WRITEBACK {1} CONFIG.C_DCACHE_DATA_WIDTH {2} CONFIG.C_USE_BRANCH_TARGET_CACHE {1} CONFIG.C_BRANCH_TARGET_CACHE_SIZE {7}] [get_bd_cells microblaze_1]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins switch_led_out_0/S00_AXI]
</switch_led_out_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_0/Data> at <0x44A40000 [ 64K ]>
</switch_led_out_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_0/Instruction> at <0x44A40000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/PmodWIFI_0/AXI_LITE_WFCS" Clk "Auto" }  [get_bd_intf_pins microblaze_1/M_AXI_DP]
</mig_7series_0/memmap/memaddr> is being mapped into </microblaze_1/Data> at <0x80000000 [ 128M ]>
</PmodWIFI_0/AXI_LITE_GPIO_WFCS/Reg0> is being mapped into </microblaze_1/Data> at <0x44A20000 [ 64K ]>
</PmodWIFI_0/AXI_LITE_SPI/Reg0> is being mapped into </microblaze_1/Data> at <0x44A00000 [ 64K ]>
</PmodWIFI_0/AXI_LITE_WFGPIO/Reg0> is being mapped into </microblaze_1/Data> at <0x44A30000 [ 64K ]>
</PmodWIFI_0/S_AXI_TIMER/Reg0> is being mapped into </microblaze_1/Data> at <0x44A10000 [ 64K ]>
</axi_uartlite_0/S_AXI/Reg> is being mapped into </microblaze_1/Data> at <0x40600000 [ 64K ]>
</microblaze_0_axi_intc/S_AXI/Reg> is being mapped into </microblaze_1/Data> at <0x41200000 [ 64K ]>
</switch_led_out_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_1/Data> at <0x44A40000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/mig_7series_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins microblaze_1/M_AXI_DC]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/mig_7series_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins microblaze_1/M_AXI_IC]
</mig_7series_0/memmap/memaddr> is being mapped into </microblaze_1/Instruction> at <0x80000000 [ 128M ]>
</PmodWIFI_0/AXI_LITE_GPIO_WFCS/Reg0> is being mapped into </microblaze_1/Instruction> at <0x44A20000 [ 64K ]>
</PmodWIFI_0/AXI_LITE_SPI/Reg0> is being mapped into </microblaze_1/Instruction> at <0x44A00000 [ 64K ]>
</PmodWIFI_0/AXI_LITE_WFGPIO/Reg0> is being mapped into </microblaze_1/Instruction> at <0x44A30000 [ 64K ]>
</PmodWIFI_0/S_AXI_TIMER/Reg0> is being mapped into </microblaze_1/Instruction> at <0x44A10000 [ 64K ]>
</axi_uartlite_0/S_AXI/Reg> is being mapped into </microblaze_1/Instruction> at <0x40600000 [ 64K ]>
</microblaze_0_axi_intc/S_AXI/Reg> is being mapped into </microblaze_1/Instruction> at <0x41200000 [ 64K ]>
</switch_led_out_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_1/Instruction> at <0x44A40000 [ 64K ]>
endgroup
startgroup
create_bd_port -dir O -from 0 -to 12 LED
connect_bd_net [get_bd_pins /switch_led_out_0/LED] [get_bd_ports LED]
endgroup
startgroup
create_bd_port -dir O -from 0 -to 3 pins
connect_bd_net [get_bd_pins /switch_led_out_0/pins] [get_bd_ports pins]
endgroup
startgroup
create_bd_port -dir I -from 0 -to 4 switches
connect_bd_net [get_bd_pins /switch_led_out_0/switches] [get_bd_ports switches]
endgroup
exclude_bd_addr_seg [get_bd_addr_segs microblaze_0/Instruction/SEG_PmodWIFI_0_Reg0]
Excluding </PmodWIFI_0/AXI_LITE_SPI/Reg0> from </microblaze_0/Instruction>
exclude_bd_addr_seg [get_bd_addr_segs microblaze_0/Instruction/SEG_PmodWIFI_0_Reg04]
Excluding </PmodWIFI_0/AXI_LITE_GPIO_WFCS/Reg0> from </microblaze_0/Instruction>
exclude_bd_addr_seg [get_bd_addr_segs microblaze_0/Instruction/SEG_PmodWIFI_0_Reg05]
Excluding </PmodWIFI_0/AXI_LITE_WFGPIO/Reg0> from </microblaze_0/Instruction>
exclude_bd_addr_seg [get_bd_addr_segs microblaze_0/Instruction/SEG_PmodWIFI_0_Reg03]
Excluding </PmodWIFI_0/S_AXI_TIMER/Reg0> from </microblaze_0/Instruction>
exclude_bd_addr_seg [get_bd_addr_segs microblaze_0/Data/SEG_switch_led_out_0_S00_AXI_reg]
Excluding </switch_led_out_0/S00_AXI/S00_AXI_reg> from </microblaze_0/Data>
validate_bd_design
WARNING: [xilinx.com:ip:microblaze:9.6-14] /microblaze_1: The D-cache cacheable segment 0x40000000 - 0x7FFFFFFF does not include the M_AXI_DC segment 0x80000000-0x87FFFFFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:9.6-16] /microblaze_1: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x40000000 and high address C_DCACHE_HIGHADDR to 0x7FFFFFFF.
WARNING: [xilinx.com:ip:microblaze:9.6-14] /microblaze_1: The I-cache cacheable segment 0x40000000 - 0x7FFFFFFF does not include the M_AXI_IC segment 0x80000000-0x87FFFFFF, which prevents this M_AXI_IC segment from being accessed by the cache. To resolve this issue assign parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:9.6-16] /microblaze_1: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x40000000 and high address C_ICACHE_HIGHADDR to 0x7FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tstrb
/stream_jpg_yy_nv_mn_v1_0_wed2_0/microblaze_read

validate_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1550.297 ; gain = 133.848
connect_bd_net [get_bd_pins stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tstrb] [get_bd_pins stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tlast]
WARNING: [BD 41-1306] The connection to interface pin /stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tstrb is being overridden by the user. This pin will not be connected as a part of interface connection s00_axis
WARNING: [BD 41-1306] The connection to interface pin /stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tlast is being overridden by the user. This pin will not be connected as a part of interface connection s00_axis
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tlast] [get_bd_pins stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tstrb]
WARNING: [BD 41-1306] The connection to interface pin /stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tlast is being overridden by the user. This pin will not be connected as a part of interface connection s00_axis
WARNING: [BD 41-1306] The connection to interface pin /stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tstrb is being overridden by the user. This pin will not be connected as a part of interface connection s00_axis
delete_bd_objs [get_bd_nets Net]
startgroup
create_bd_port -dir I s00_axis_tlast
connect_bd_net [get_bd_pins /stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tlast] [get_bd_ports s00_axis_tlast]
WARNING: [BD 41-1306] The connection to interface pin /stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tlast is being overridden by the user. This pin will not be connected as a part of interface connection s00_axis
endgroup
startgroup
create_bd_port -dir I -from 3 -to 0 s00_axis_tstrb
connect_bd_net [get_bd_pins /stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tstrb] [get_bd_ports s00_axis_tstrb]
WARNING: [BD 41-1306] The connection to interface pin /stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tstrb is being overridden by the user. This pin will not be connected as a part of interface connection s00_axis
endgroup
add_files -fileset constrs_1 -norecurse D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/constrs_1/imports/constswld.xdc
open_bd_design {D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets s00_axis_tstrb_1]
delete_bd_objs [get_bd_nets s00_axis_tlast_1]
delete_bd_objs [get_bd_ports s00_axis_tstrb]
delete_bd_objs [get_bd_ports s00_axis_tlast]
ipx::edit_ip_in_project -upgrade true -name switch_led_out_v1_0_project -directory D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.tmp/switch_led_out_v1_0_project {d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/PWM/Complete IP/ip_repo/switch_led_out_1.0/component.xml}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/ece532/git/grandtheftauto/newestgit/grandtheftauto/project_1/project_1.tmp/switch_led_out_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/if/pmod_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/if/pmod_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/PWM/IP/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/remote_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/PWM/Complete IP/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1600.809 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1
CRITICAL WARNING: [filemgmt 20-742] The top module "switch_led_out_v1_0" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
[Thu Mar 23 15:03:39 2017] Launched synth_1...
Run output will be captured here: d:/ece532/git/grandtheftauto/newestgit/grandtheftauto/project_1/project_1.tmp/switch_led_out_v1_0_project/switch_led_out_v1_0_project.runs/synth_1/runme.log
[Thu Mar 23 15:03:39 2017] Launched impl_1...
Run output will be captured here: d:/ece532/git/grandtheftauto/newestgit/grandtheftauto/project_1/project_1.tmp/switch_led_out_v1_0_project/switch_led_out_v1_0_project.runs/impl_1/runme.log
update_compile_order -fileset sim_1
reset_run impl_1 -noclean_dir 
launch_runs impl_1
[Thu Mar 23 15:04:35 2017] Launched impl_1...
Run output will be captured here: d:/ece532/git/grandtheftauto/newestgit/grandtheftauto/project_1/project_1.tmp/switch_led_out_v1_0_project/switch_led_out_v1_0_project.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/PWM/Complete IP/ip_repo}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/PWM/Complete IP/ip_repo'
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-465] param 'Component_Name' already exists. Ignoring.
delete_bd_objs [get_bd_nets switches_1] [get_bd_nets switch_led_out_0_LED] [get_bd_nets switch_led_out_0_pins] [get_bd_intf_nets microblaze_0_axi_periph_M07_AXI] [get_bd_cells switch_led_out_0]
delete_bd_objs [get_bd_ports switches]
delete_bd_objs [get_bd_ports pins]
delete_bd_objs [get_bd_ports LED]
startgroup
create_bd_cell -type ip -vlnv user:user:switch_led_out:1.0 switch_led_out_0
endgroup
report_ip_status -name ip_status 
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_1 (Periph)" Clk "Auto" }  [get_bd_intf_pins switch_led_out_0/S00_AXI]
</switch_led_out_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_0/Data> at <0x44A40000 [ 64K ]>
</switch_led_out_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_0/Instruction> at <0x44A40000 [ 64K ]>
</switch_led_out_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_1/Data> at <0x44A40000 [ 64K ]>
</switch_led_out_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_1/Instruction> at <0x44A40000 [ 64K ]>
startgroup
create_bd_port -dir I -from 0 -to 4 switches
connect_bd_net [get_bd_pins /switch_led_out_0/switches] [get_bd_ports switches]
endgroup
startgroup
create_bd_port -dir O -from 0 -to 12 LED
connect_bd_net [get_bd_pins /switch_led_out_0/LED] [get_bd_ports LED]
endgroup
startgroup
create_bd_port -dir O -from 0 -to 3 pins
connect_bd_net [get_bd_pins /switch_led_out_0/pins] [get_bd_ports pins]
endgroup
connect_bd_net [get_bd_pins switch_led_out_0/reg4] [get_bd_pins stream_jpg_yy_nv_mn_v1_0_wed2_0/microblaze_read]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
startgroup
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER CONFIG.IN1_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {4} CONFIG.IN0_WIDTH {2} CONFIG.IN1_WIDTH {2}] [get_bd_cells xlconcat_0]
endgroup
set_property -dict [list CONFIG.NUM_PORTS {2}] [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets switch_led_out_0_reg4]
report_ip_status -name ip_status 
delete_bd_objs [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins switch_led_out_0/reg4] [get_bd_pins stream_jpg_yy_nv_mn_v1_0_wed2_0/microblaze_read]
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name switch_led_out_v1_0_project -directory D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.tmp/switch_led_out_v1_0_project {d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/PWM/Complete IP/ip_repo/switch_led_out_1.0/component.xml}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/ece532/git/grandtheftauto/newestgit/grandtheftauto/project_1/project_1.tmp/switch_led_out_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/if/pmod_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/if/pmod_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/PWM/IP/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/remote_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/PWM/Complete IP/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1691.844 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_project
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M07_AXI] [get_bd_nets switch_led_out_0_reg4] [get_bd_nets switch_led_out_0_LED] [get_bd_nets switch_led_out_0_pins] [get_bd_nets switches_1] [get_bd_cells switch_led_out_0]
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv user:user:switch_led_out:1.0 switch_led_out_0
endgroup
report_ip_status -name ip_status 
delete_bd_objs [get_bd_cells switch_led_out_0]
create_bd_cell -type ip -vlnv user:user:PWM:1.0 PWM_0
report_ip_status -name ip_status 
set_property location {6 2527 1130} [get_bd_cells PWM_0]
delete_bd_objs [get_bd_cells PWM_0]
report_ip_status -name ip_status 
delete_bd_objs [get_bd_ports switches]
delete_bd_objs [get_bd_ports LED]
delete_bd_objs [get_bd_ports pins]
set_property  ip_repo_paths  {w:/img_proc_full d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/img_proc_full d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/if/pmod_v1_0 d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/PmodWIFI_v1_0 d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0 d:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/if/pmod_v1_0 d:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0 d:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0 d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/remote_controller {d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/PWM/Complete IP/ip_repo}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/if/pmod_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/if/pmod_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/remote_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/PWM/Complete IP/ip_repo'.
report_ip_status -name ip_status 
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/if/pmod_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/if/pmod_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/remote_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/PWM/Complete IP/ip_repo'.
report_ip_status -name ip_status 
set_property  ip_repo_paths  {w:/img_proc_full d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/img_proc_full d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/if/pmod_v1_0 d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/PmodWIFI_v1_0 d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0 d:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/if/pmod_v1_0 d:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0 d:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0 d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/remote_controller} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/if/pmod_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/if/pmod_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/remote_controller'.
set_property  ip_repo_paths  {w:/img_proc_full d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/img_proc_full d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/if/pmod_v1_0 d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/PmodWIFI_v1_0 d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0 d:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/if/pmod_v1_0 d:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0 d:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0 d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/remote_controller D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/SWLED} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/if/pmod_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/if/pmod_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/remote_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/SWLED'.
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv user:user:switch_led_out:1.0 switch_led_out_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins switch_led_out_0/S00_AXI]
</switch_led_out_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_0/Data> at <0x44A40000 [ 64K ]>
</switch_led_out_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_0/Instruction> at <0x44A40000 [ 64K ]>
</switch_led_out_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_1/Data> at <0x44A40000 [ 64K ]>
</switch_led_out_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_1/Instruction> at <0x44A40000 [ 64K ]>
set_property location {2 500 1329} [get_bd_cells switch_led_out_0]
startgroup
create_bd_port -dir O -from 0 -to 12 LED
connect_bd_net [get_bd_pins /switch_led_out_0/LED] [get_bd_ports LED]
endgroup
startgroup
create_bd_port -dir O -from 0 -to 3 pins
connect_bd_net [get_bd_pins /switch_led_out_0/pins] [get_bd_ports pins]
endgroup
startgroup
create_bd_port -dir I -from 0 -to 4 switches
connect_bd_net [get_bd_pins /switch_led_out_0/switches] [get_bd_ports switches]
endgroup
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M07_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_1 (Periph)" Clk "Auto" }  [get_bd_intf_pins switch_led_out_0/S00_AXI]
</switch_led_out_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_0/Data> at <0x44A40000 [ 64K ]>
</switch_led_out_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_0/Instruction> at <0x44A40000 [ 64K ]>
</switch_led_out_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_1/Data> at <0x44A40000 [ 64K ]>
</switch_led_out_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_1/Instruction> at <0x44A40000 [ 64K ]>
set_property  ip_repo_paths  {w:/img_proc_full d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/img_proc_full d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/if/pmod_v1_0 d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/PmodWIFI_v1_0 d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0 d:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/if/pmod_v1_0 d:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0 d:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0 d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/remote_controller d:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/SWLED D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/ip_repo} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/img_proc_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/if/pmod_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/if/pmod_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ECE532/git/GrandTheftAuto/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/remote_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/vivado-library-master/ip/SWLED'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv utoronto.ca:user:WR:1.0 WR_0
endgroup
report_ip_status -name ip_status 
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_1 (Periph)" Clk "Auto" }  [get_bd_intf_pins WR_0/S00_AXI]
</WR_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_0/Data> at <0x44A50000 [ 64K ]>
</WR_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_0/Instruction> at <0x44A50000 [ 64K ]>
</WR_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_1/Data> at <0x44A50000 [ 64K ]>
</WR_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_1/Instruction> at <0x44A50000 [ 64K ]>
connect_bd_net [get_bd_pins WR_0/reg1] [get_bd_pins stream_jpg_yy_nv_mn_v1_0_wed2_0/microblaze_read]
connect_bd_net [get_bd_pins stream_jpg_yy_nv_mn_v1_0_wed2_0/img_proc_write] [get_bd_pins WR_0/reg9]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/blk_mem_gen_0" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/blk_mem_gen_0" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
endgroup
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
startgroup
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.SINGLE_PORT_BRAM {1} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {6144} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.Port_B_Write_Rate {0}] [get_bd_cells blk_mem_gen_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_1 (Cached)" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </microblaze_0/Data> at <0xC0000000 [ 8K ]>
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </microblaze_0/Instruction> at <0xC0000000 [ 8K ]>
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </microblaze_1/Data> at <0xC0000000 [ 8K ]>
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </microblaze_1/Instruction> at <0xC0000000 [ 8K ]>
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {0}] [get_bd_cells axi_bram_ctrl_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
set_property location {8 2802 1072} [get_bd_cells blk_mem_gen_0]
connect_bd_net [get_bd_pins blk_mem_gen_0/dina] [get_bd_pins stream_jpg_yy_nv_mn_v1_0_wed2_0/edge_ram_din]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_0/wea] [get_bd_pins stream_jpg_yy_nv_mn_v1_0_wed2_0/edge_ram_wren]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_bd_cells blk_mem_gen_0]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_B {Always_Enabled}] [get_bd_cells blk_mem_gen_0]
endgroup
report_ip_status -name ip_status 
connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins clk_wiz_1/clk_out4]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins stream_jpg_yy_nv_mn_v1_0_wed2_0/edge_ram_addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
WARNING: [IP_Flow 19-465] param 'Component_Name' already exists. Ignoring.
exclude_bd_addr_seg [get_bd_addr_segs microblaze_0/Data/SEG_switch_led_out_0_S00_AXI_reg]
Excluding </switch_led_out_0/S00_AXI/S00_AXI_reg> from </microblaze_0/Data>
exclude_bd_addr_seg [get_bd_addr_segs microblaze_0/Data/SEG_WR_0_S00_AXI_reg]
Excluding </WR_0/S00_AXI/S00_AXI_reg> from </microblaze_0/Data>
undo
INFO: [Common 17-17] undo 'exclude_bd_addr_seg [get_bd_addr_segs microblaze_0/Data/SEG_WR_0_S00_AXI_reg]'
Including </WR_0/S00_AXI/S00_AXI_reg> into </microblaze_0/Data>
undo
INFO: [Common 17-17] undo 'exclude_bd_addr_seg [get_bd_addr_segs microblaze_0/Data/SEG_switch_led_out_0_S00_AXI_reg]'
Including </switch_led_out_0/S00_AXI/S00_AXI_reg> into </microblaze_0/Data>
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins stream_jpg_yy_nv_mn_v1_0_wed2_0/edge_ram_addr]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins clk_wiz_1/clk_out4]'
redo
INFO: [Common 17-16] redo 'connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins clk_wiz_1/clk_out4]'
redo
INFO: [Common 17-16] redo 'connect_bd_net [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins stream_jpg_yy_nv_mn_v1_0_wed2_0/edge_ram_addr]'
redo
INFO: [Common 17-16] redo 'exclude_bd_addr_seg [get_bd_addr_segs microblaze_0/Data/SEG_switch_led_out_0_S00_AXI_reg]'
Excluding </switch_led_out_0/S00_AXI/S00_AXI_reg> from </microblaze_0/Data>
redo
INFO: [Common 17-16] redo 'exclude_bd_addr_seg [get_bd_addr_segs microblaze_0/Data/SEG_WR_0_S00_AXI_reg]'
Excluding </WR_0/S00_AXI/S00_AXI_reg> from </microblaze_0/Data>
include_bd_addr_seg [get_bd_addr_segs -excluded microblaze_0/Instruction/SEG_PmodWIFI_0_Reg03]
Including </PmodWIFI_0/S_AXI_TIMER/Reg0> into </microblaze_0/Instruction>
include_bd_addr_seg [get_bd_addr_segs -excluded microblaze_0/Instruction/SEG_PmodWIFI_0_Reg0]
Including </PmodWIFI_0/AXI_LITE_SPI/Reg0> into </microblaze_0/Instruction>
include_bd_addr_seg [get_bd_addr_segs -excluded microblaze_0/Instruction/SEG_PmodWIFI_0_Reg04]
Including </PmodWIFI_0/AXI_LITE_GPIO_WFCS/Reg0> into </microblaze_0/Instruction>
include_bd_addr_seg [get_bd_addr_segs -excluded microblaze_0/Instruction/SEG_PmodWIFI_0_Reg05]
Including </PmodWIFI_0/AXI_LITE_WFGPIO/Reg0> into </microblaze_0/Instruction>
exclude_bd_addr_seg [get_bd_addr_segs microblaze_1/Data/SEG_PmodWIFI_0_Reg0]
Excluding </PmodWIFI_0/AXI_LITE_GPIO_WFCS/Reg0> from </microblaze_1/Data>
exclude_bd_addr_seg [get_bd_addr_segs microblaze_1/Data/SEG_PmodWIFI_0_Reg03]
Excluding </PmodWIFI_0/AXI_LITE_SPI/Reg0> from </microblaze_1/Data>
exclude_bd_addr_seg [get_bd_addr_segs microblaze_1/Data/SEG_PmodWIFI_0_Reg05]
Excluding </PmodWIFI_0/AXI_LITE_WFGPIO/Reg0> from </microblaze_1/Data>
exclude_bd_addr_seg [get_bd_addr_segs microblaze_1/Data/SEG_PmodWIFI_0_Reg07]
Excluding </PmodWIFI_0/S_AXI_TIMER/Reg0> from </microblaze_1/Data>
exclude_bd_addr_seg [get_bd_addr_segs microblaze_1/Instruction/SEG_PmodWIFI_0_Reg0]
Excluding </PmodWIFI_0/AXI_LITE_GPIO_WFCS/Reg0> from </microblaze_1/Instruction>
exclude_bd_addr_seg [get_bd_addr_segs microblaze_1/Instruction/SEG_PmodWIFI_0_Reg03]
Excluding </PmodWIFI_0/AXI_LITE_SPI/Reg0> from </microblaze_1/Instruction>
exclude_bd_addr_seg [get_bd_addr_segs microblaze_1/Instruction/SEG_PmodWIFI_0_Reg05]
Excluding </PmodWIFI_0/AXI_LITE_WFGPIO/Reg0> from </microblaze_1/Instruction>
exclude_bd_addr_seg [get_bd_addr_segs microblaze_1/Instruction/SEG_PmodWIFI_0_Reg07]
Excluding </PmodWIFI_0/S_AXI_TIMER/Reg0> from </microblaze_1/Instruction>
exclude_bd_addr_seg [get_bd_addr_segs microblaze_1/Data/SEG_switch_led_out_0_S00_AXI_reg]
Excluding </switch_led_out_0/S00_AXI/S00_AXI_reg> from </microblaze_1/Data>
undo
INFO: [Common 17-17] undo 'exclude_bd_addr_seg [get_bd_addr_segs microblaze_1/Data/SEG_switch_led_out_0_S00_AXI_reg]'
Including </switch_led_out_0/S00_AXI/S00_AXI_reg> into </microblaze_1/Data>
exclude_bd_addr_seg [get_bd_addr_segs microblaze_0/Instruction/SEG_switch_led_out_0_S00_AXI_reg]
Excluding </switch_led_out_0/S00_AXI/S00_AXI_reg> from </microblaze_0/Instruction>
exclude_bd_addr_seg [get_bd_addr_segs microblaze_0/Instruction/SEG_WR_0_S00_AXI_reg]
Excluding </WR_0/S00_AXI/S00_AXI_reg> from </microblaze_0/Instruction>
reset_run PmodWIFI_pmod_bridge_0_0_synth_1
save_bd_design
Wrote  : <D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs synth_1
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [xilinx.com:ip:microblaze:9.6-14] /microblaze_1: The D-cache cacheable segment 0x40000000 - 0x7FFFFFFF does not include the M_AXI_DC segment 0x80000000-0x87FFFFFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
WARNING: [xilinx.com:ip:microblaze:9.6-14] /microblaze_1: The D-cache cacheable segment 0x40000000 - 0x7FFFFFFF does not include the M_AXI_DC segment 0xC0000000-0xC0001FFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:9.6-16] /microblaze_1: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x40000000 and high address C_DCACHE_HIGHADDR to 0x7FFFFFFF.
WARNING: [xilinx.com:ip:microblaze:9.6-14] /microblaze_1: The I-cache cacheable segment 0x40000000 - 0x7FFFFFFF does not include the M_AXI_IC segment 0x80000000-0x87FFFFFF, which prevents this M_AXI_IC segment from being accessed by the cache. To resolve this issue assign parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR manually, or modify the address map.
WARNING: [xilinx.com:ip:microblaze:9.6-14] /microblaze_1: The I-cache cacheable segment 0x40000000 - 0x7FFFFFFF does not include the M_AXI_IC segment 0xC0000000-0xC0001FFF, which prevents this M_AXI_IC segment from being accessed by the cache. To resolve this issue assign parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:9.6-16] /microblaze_1: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x40000000 and high address C_ICACHE_HIGHADDR to 0x7FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tstrb
/WR_0/reg10
/WR_0/reg11
/WR_0/reg12
/WR_0/reg13
/WR_0/reg14
/WR_0/reg15
/WR_0/reg16

WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_arid'(3) to net 's03_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_awid'(3) to net 's03_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_1/M_AXI_DC_BID'(1) to net 'microblaze_1_M_AXI_DC_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_1/M_AXI_DC_RID'(1) to net 'microblaze_1_M_AXI_DC_RID'(3) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/stream_jpg_yy_nv_mn_v1_0_wed2_0/microblaze_read'(2) to net 'WR_0_reg1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/WR_0/reg9'(8) to net 'stream_jpg_yy_nv_mn_v1_0_wed2_0_img_proc_write'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/dina'(32) to net 'stream_jpg_yy_nv_mn_v1_0_wed2_0_edge_ram_din'(20) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stream_jpg_yy_nv_mn_v1_0_wed2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodWIFI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switch_led_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block WR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m07_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m07_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m08_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m08_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m09_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m09_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m09_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s04_couplers/auto_us .
Exporting to file D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Thu Mar 23 15:48:47 2017] Launched PmodWIFI_pmod_bridge_0_0_synth_1...
Run output will be captured here: D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.runs/PmodWIFI_pmod_bridge_0_0_synth_1/runme.log
[Thu Mar 23 15:48:47 2017] Launched synth_1...
Run output will be captured here: D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:01:21 . Memory (MB): peak = 1871.488 ; gain = 13.867
launch_runs impl_1
[Thu Mar 23 16:08:02 2017] Launched impl_1...
Run output will be captured here: D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.runs/impl_1/runme.log
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.sdk -hwspec D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.sdk -hwspec D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
startgroup
set_property -dict [list CONFIG.C_USE_ICACHE {0} CONFIG.C_CACHE_BYTE_SIZE {16384}] [get_bd_cells microblaze_1]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_CACHE_BYTE_SIZE' from '65536' to '16384' has been ignored for IP 'microblaze_1'
delete_bd_objs [get_bd_intf_nets microblaze_1_M_AXI_IC]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
save_bd_design
Wrote  : <D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
reset_run impl_1
launch_runs impl_1
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [xilinx.com:ip:microblaze:9.6-14] /microblaze_1: The D-cache cacheable segment 0x40000000 - 0x7FFFFFFF does not include the M_AXI_DC segment 0x80000000-0x87FFFFFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
WARNING: [xilinx.com:ip:microblaze:9.6-14] /microblaze_1: The D-cache cacheable segment 0x40000000 - 0x7FFFFFFF does not include the M_AXI_DC segment 0xC0000000-0xC0001FFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:9.6-16] /microblaze_1: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x40000000 and high address C_DCACHE_HIGHADDR to 0x7FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/stream_jpg_yy_nv_mn_v1_0_wed2_0/s00_axis_tstrb
/WR_0/reg10
/WR_0/reg11
/WR_0/reg12
/WR_0/reg13
/WR_0/reg14
/WR_0/reg15
/WR_0/reg16

WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_arid'(3) to net 's03_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_awid'(3) to net 's03_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_1/M_AXI_DC_BID'(1) to net 'microblaze_1_M_AXI_DC_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_1/M_AXI_DC_RID'(1) to net 'microblaze_1_M_AXI_DC_RID'(3) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/stream_jpg_yy_nv_mn_v1_0_wed2_0/microblaze_read'(2) to net 'WR_0_reg1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/WR_0/reg9'(8) to net 'stream_jpg_yy_nv_mn_v1_0_wed2_0_img_proc_write'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/dina'(32) to net 'stream_jpg_yy_nv_mn_v1_0_wed2_0_edge_ram_din'(20) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stream_jpg_yy_nv_mn_v1_0_wed2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodWIFI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switch_led_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block WR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m07_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m07_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m08_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m08_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m09_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m09_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m09_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_us .
Exporting to file D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Thu Mar 23 16:20:04 2017] Launched synth_1...
Run output will be captured here: D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 23 16:20:04 2017] Launched impl_1...
Run output will be captured here: D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:01:20 . Memory (MB): peak = 2141.742 ; gain = 8.711
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 23 16:53:22 2017] Launched impl_1...
Run output will be captured here: D:/ECE532/git/GrandTheftAuto/newestgit/GrandTheftAuto/project_1/project_1.runs/impl_1/runme.log
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 23 16:56:31 2017...
