{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492521821071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492521821072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 15:23:40 2017 " "Processing started: Tue Apr 18 15:23:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492521821072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492521821072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uygulama -c uygulama " "Command: quartus_map --read_settings_files=on --write_settings_files=off uygulama -c uygulama" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492521821072 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1492521822095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492521822235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492521822235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492521822239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492521822239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "signextend.v" "" { Text "C:/Users/aAa/Desktop/Lab6/signextend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492521822243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492521822243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/aAa/Desktop/Lab6/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492521822248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492521822248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_control " "Found entity 1: pc_control" {  } { { "pc_control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/pc_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492521822255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492521822255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492521822262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492521822262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "C:/Users/aAa/Desktop/Lab6/inst_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492521822268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492521822268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.v" "" { Text "C:/Users/aAa/Desktop/Lab6/registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492521822272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492521822272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "C:/Users/aAa/Desktop/Lab6/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492521822276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492521822276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32bit " "Found entity 1: mux32bit" {  } { { "mux32bit.v" "" { Text "C:/Users/aAa/Desktop/Lab6/mux32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492521822280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492521822280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "C:/Users/aAa/Desktop/Lab6/add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492521822295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492521822295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.v 1 1 " "Found 1 design units, including 1 entities, in source file shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.v" "" { Text "C:/Users/aAa/Desktop/Lab6/shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492521822302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492521822302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add2.v 1 1 " "Found 1 design units, including 1 entities, in source file add2.v" { { "Info" "ISGN_ENTITY_NAME" "1 add2 " "Found entity 1: add2" {  } { { "add2.v" "" { Text "C:/Users/aAa/Desktop/Lab6/add2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492521822307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492521822307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5bit " "Found entity 1: mux5bit" {  } { { "mux5bit.v" "" { Text "C:/Users/aAa/Desktop/Lab6/mux5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492521822314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492521822314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uygulama.v 1 1 " "Found 1 design units, including 1 entities, in source file uygulama.v" { { "Info" "ISGN_ENTITY_NAME" "1 uygulama " "Found entity 1: uygulama" {  } { { "uygulama.v" "" { Text "C:/Users/aAa/Desktop/Lab6/uygulama.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492521822318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492521822318 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uygulama " "Elaborating entity \"uygulama\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492521822561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d1 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d1\"" {  } { { "uygulama.v" "d1" { Text "C:/Users/aAa/Desktop/Lab6/uygulama.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521822588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add datapath:d1\|add:instadd1 " "Elaborating entity \"add\" for hierarchy \"datapath:d1\|add:instadd1\"" {  } { { "datapath.v" "instadd1" { Text "C:/Users/aAa/Desktop/Lab6/datapath.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521822658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift datapath:d1\|shift:instsift " "Elaborating entity \"shift\" for hierarchy \"datapath:d1\|shift:instsift\"" {  } { { "datapath.v" "instsift" { Text "C:/Users/aAa/Desktop/Lab6/datapath.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521822679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add2 datapath:d1\|add2:instadd2 " "Elaborating entity \"add2\" for hierarchy \"datapath:d1\|add2:instadd2\"" {  } { { "datapath.v" "instadd2" { Text "C:/Users/aAa/Desktop/Lab6/datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521822699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_control datapath:d1\|pc_control:instpc " "Elaborating entity \"pc_control\" for hierarchy \"datapath:d1\|pc_control:instpc\"" {  } { { "datapath.v" "instpc" { Text "C:/Users/aAa/Desktop/Lab6/datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521822723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32bit datapath:d1\|mux32bit:instmux " "Elaborating entity \"mux32bit\" for hierarchy \"datapath:d1\|mux32bit:instmux\"" {  } { { "datapath.v" "instmux" { Text "C:/Users/aAa/Desktop/Lab6/datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521822739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control datapath:d1\|control:instcont " "Elaborating entity \"control\" for hierarchy \"datapath:d1\|control:instcont\"" {  } { { "datapath.v" "instcont" { Text "C:/Users/aAa/Desktop/Lab6/datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521822760 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(5) " "Verilog HDL Case Statement warning at control.v(5): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/control.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1492521822773 "|uygulama|datapath:d1|control:instcont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "con control.v(4) " "Verilog HDL Always Construct warning at control.v(4): inferring latch(es) for variable \"con\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/control.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492521822773 "|uygulama|datapath:d1|control:instcont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "con\[8\] control.v(4) " "Inferred latch for \"con\[8\]\" at control.v(4)" {  } { { "control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/control.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822773 "|uygulama|datapath:d1|control:instcont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "con\[7\] control.v(4) " "Inferred latch for \"con\[7\]\" at control.v(4)" {  } { { "control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/control.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822773 "|uygulama|datapath:d1|control:instcont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "con\[6\] control.v(4) " "Inferred latch for \"con\[6\]\" at control.v(4)" {  } { { "control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/control.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822773 "|uygulama|datapath:d1|control:instcont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "con\[5\] control.v(4) " "Inferred latch for \"con\[5\]\" at control.v(4)" {  } { { "control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/control.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822773 "|uygulama|datapath:d1|control:instcont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "con\[4\] control.v(4) " "Inferred latch for \"con\[4\]\" at control.v(4)" {  } { { "control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/control.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822773 "|uygulama|datapath:d1|control:instcont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "con\[3\] control.v(4) " "Inferred latch for \"con\[3\]\" at control.v(4)" {  } { { "control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/control.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822774 "|uygulama|datapath:d1|control:instcont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "con\[2\] control.v(4) " "Inferred latch for \"con\[2\]\" at control.v(4)" {  } { { "control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/control.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822774 "|uygulama|datapath:d1|control:instcont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "con\[1\] control.v(4) " "Inferred latch for \"con\[1\]\" at control.v(4)" {  } { { "control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/control.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822774 "|uygulama|datapath:d1|control:instcont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "con\[0\] control.v(4) " "Inferred latch for \"con\[0\]\" at control.v(4)" {  } { { "control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/control.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822774 "|uygulama|datapath:d1|control:instcont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl datapath:d1\|ALUControl:instALUcont " "Elaborating entity \"ALUControl\" for hierarchy \"datapath:d1\|ALUControl:instALUcont\"" {  } { { "datapath.v" "instALUcont" { Text "C:/Users/aAa/Desktop/Lab6/datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521822777 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUControl.v(12) " "Verilog HDL Case Statement warning at ALUControl.v(12): incomplete case statement has no default case item" {  } { { "ALUControl.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALUControl.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1492521822787 "|uygulama|datapath:d1|ALUControl:instALUcont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUCont ALUControl.v(5) " "Verilog HDL Always Construct warning at ALUControl.v(5): inferring latch(es) for variable \"ALUCont\", which holds its previous value in one or more paths through the always construct" {  } { { "ALUControl.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALUControl.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492521822787 "|uygulama|datapath:d1|ALUControl:instALUcont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCont\[0\] ALUControl.v(9) " "Inferred latch for \"ALUCont\[0\]\" at ALUControl.v(9)" {  } { { "ALUControl.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALUControl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822787 "|uygulama|datapath:d1|ALUControl:instALUcont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCont\[1\] ALUControl.v(9) " "Inferred latch for \"ALUCont\[1\]\" at ALUControl.v(9)" {  } { { "ALUControl.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALUControl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822787 "|uygulama|datapath:d1|ALUControl:instALUcont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCont\[2\] ALUControl.v(9) " "Inferred latch for \"ALUCont\[2\]\" at ALUControl.v(9)" {  } { { "ALUControl.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALUControl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822787 "|uygulama|datapath:d1|ALUControl:instALUcont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCont\[3\] ALUControl.v(9) " "Inferred latch for \"ALUCont\[3\]\" at ALUControl.v(9)" {  } { { "ALUControl.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALUControl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822787 "|uygulama|datapath:d1|ALUControl:instALUcont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem datapath:d1\|inst_mem:inst0 " "Elaborating entity \"inst_mem\" for hierarchy \"datapath:d1\|inst_mem:inst0\"" {  } { { "datapath.v" "inst0" { Text "C:/Users/aAa/Desktop/Lab6/datapath.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521822791 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hafiza.data_a 0 inst_mem.v(5) " "Net \"hafiza.data_a\" at inst_mem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/Users/aAa/Desktop/Lab6/inst_mem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1492521822806 "|uygulama|datapath:d1|inst_mem:inst0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hafiza.waddr_a 0 inst_mem.v(5) " "Net \"hafiza.waddr_a\" at inst_mem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/Users/aAa/Desktop/Lab6/inst_mem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1492521822806 "|uygulama|datapath:d1|inst_mem:inst0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hafiza.we_a 0 inst_mem.v(5) " "Net \"hafiza.we_a\" at inst_mem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/Users/aAa/Desktop/Lab6/inst_mem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1492521822806 "|uygulama|datapath:d1|inst_mem:inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5bit datapath:d1\|mux5bit:inst4 " "Elaborating entity \"mux5bit\" for hierarchy \"datapath:d1\|mux5bit:inst4\"" {  } { { "datapath.v" "inst4" { Text "C:/Users/aAa/Desktop/Lab6/datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521822809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile datapath:d1\|registerfile:inst1 " "Elaborating entity \"registerfile\" for hierarchy \"datapath:d1\|registerfile:inst1\"" {  } { { "datapath.v" "inst1" { Text "C:/Users/aAa/Desktop/Lab6/datapath.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521822826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:d1\|ALU:inst3 " "Elaborating entity \"ALU\" for hierarchy \"datapath:d1\|ALU:inst3\"" {  } { { "datapath.v" "inst3" { Text "C:/Users/aAa/Desktop/Lab6/datapath.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521822838 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(8) " "Verilog HDL Case Statement warning at ALU.v(8): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1492521822844 "|uygulama|datapath:d1|ALU:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Result ALU.v(8) " "Verilog HDL Always Construct warning at ALU.v(8): inferring latch(es) for variable \"Result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492521822844 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] ALU.v(8) " "Inferred latch for \"Result\[0\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822844 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] ALU.v(8) " "Inferred latch for \"Result\[1\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822844 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] ALU.v(8) " "Inferred latch for \"Result\[2\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822844 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] ALU.v(8) " "Inferred latch for \"Result\[3\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822845 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] ALU.v(8) " "Inferred latch for \"Result\[4\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822845 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] ALU.v(8) " "Inferred latch for \"Result\[5\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822845 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] ALU.v(8) " "Inferred latch for \"Result\[6\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822845 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] ALU.v(8) " "Inferred latch for \"Result\[7\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822845 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[8\] ALU.v(8) " "Inferred latch for \"Result\[8\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822845 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[9\] ALU.v(8) " "Inferred latch for \"Result\[9\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822845 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[10\] ALU.v(8) " "Inferred latch for \"Result\[10\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822845 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[11\] ALU.v(8) " "Inferred latch for \"Result\[11\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822845 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[12\] ALU.v(8) " "Inferred latch for \"Result\[12\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822845 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[13\] ALU.v(8) " "Inferred latch for \"Result\[13\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822846 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[14\] ALU.v(8) " "Inferred latch for \"Result\[14\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822846 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[15\] ALU.v(8) " "Inferred latch for \"Result\[15\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822846 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[16\] ALU.v(8) " "Inferred latch for \"Result\[16\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822846 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[17\] ALU.v(8) " "Inferred latch for \"Result\[17\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822846 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[18\] ALU.v(8) " "Inferred latch for \"Result\[18\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822846 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[19\] ALU.v(8) " "Inferred latch for \"Result\[19\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822846 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[20\] ALU.v(8) " "Inferred latch for \"Result\[20\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822846 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[21\] ALU.v(8) " "Inferred latch for \"Result\[21\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822846 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[22\] ALU.v(8) " "Inferred latch for \"Result\[22\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822846 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[23\] ALU.v(8) " "Inferred latch for \"Result\[23\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822847 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[24\] ALU.v(8) " "Inferred latch for \"Result\[24\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822847 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[25\] ALU.v(8) " "Inferred latch for \"Result\[25\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822847 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[26\] ALU.v(8) " "Inferred latch for \"Result\[26\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822847 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[27\] ALU.v(8) " "Inferred latch for \"Result\[27\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822847 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[28\] ALU.v(8) " "Inferred latch for \"Result\[28\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822847 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[29\] ALU.v(8) " "Inferred latch for \"Result\[29\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822847 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[30\] ALU.v(8) " "Inferred latch for \"Result\[30\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822847 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[31\] ALU.v(8) " "Inferred latch for \"Result\[31\]\" at ALU.v(8)" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492521822847 "|uygulama|datapath:d1|ALU:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem datapath:d1\|data_mem:inst4587 " "Elaborating entity \"data_mem\" for hierarchy \"datapath:d1\|data_mem:inst4587\"" {  } { { "datapath.v" "inst4587" { Text "C:/Users/aAa/Desktop/Lab6/datapath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521822850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend datapath:d1\|signextend:inst5 " "Elaborating entity \"signextend\" for hierarchy \"datapath:d1\|signextend:inst5\"" {  } { { "datapath.v" "inst5" { Text "C:/Users/aAa/Desktop/Lab6/datapath.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521822872 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:d1\|data_mem:inst4587\|veri_bellegi_rtl_0 " "Inferred dual-clock RAM node \"datapath:d1\|data_mem:inst4587\|veri_bellegi_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1492521823710 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:d1\|registerfile:inst1\|registers " "RAM logic \"datapath:d1\|registerfile:inst1\|registers\" is uninferred due to asynchronous read logic" {  } { { "registerfile.v" "registers" { Text "C:/Users/aAa/Desktop/Lab6/registerfile.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1492521823712 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1492521823712 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/aAa/Desktop/Lab6/db/uygulama.ram0_inst_mem_ca4b5cb.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/aAa/Desktop/Lab6/db/uygulama.ram0_inst_mem_ca4b5cb.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1492521823750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[0\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[0\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[1\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[1\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[2\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[2\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[3\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[3\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[4\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[4\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[5\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[5\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[6\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[6\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[7\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[7\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[8\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[8\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[9\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[9\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[10\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[10\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[11\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[11\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[12\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[12\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[13\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[13\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[14\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[14\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[15\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[15\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[16\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[16\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[17\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[17\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[18\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[18\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[19\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[19\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[20\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[20\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[21\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[21\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[22\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[22\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[23\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[23\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[24\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[24\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[25\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[25\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[26\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[26\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[27\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[27\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[28\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[28\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[29\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[29\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[30\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[30\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:d1\|ALU:inst3\|Result\[31\] " "LATCH primitive \"datapath:d1\|ALU:inst3\|Result\[31\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALU.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1492521823932 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/aAa/Desktop/Lab6/db/uygulama.ram0_registerfile_e17e90b4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/aAa/Desktop/Lab6/db/uygulama.ram0_registerfile_e17e90b4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1492521824083 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:d1\|data_mem:inst4587\|veri_bellegi_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:d1\|data_mem:inst4587\|veri_bellegi_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492521824488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492521824488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492521824488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492521824488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492521824488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492521824488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492521824488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492521824488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492521824488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492521824488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492521824488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492521824488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492521824488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492521824488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/uygulama.ram0_data_mem_73ff31ea.hdl.mif " "Parameter INIT_FILE set to db/uygulama.ram0_data_mem_73ff31ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492521824488 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1492521824488 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1492521824488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:d1\|data_mem:inst4587\|altsyncram:veri_bellegi_rtl_0 " "Elaborated megafunction instantiation \"datapath:d1\|data_mem:inst4587\|altsyncram:veri_bellegi_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492521824803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:d1\|data_mem:inst4587\|altsyncram:veri_bellegi_rtl_0 " "Instantiated megafunction \"datapath:d1\|data_mem:inst4587\|altsyncram:veri_bellegi_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521824804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521824804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521824804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521824804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521824804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521824804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521824804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521824804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521824804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521824804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521824804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521824804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521824804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521824804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/uygulama.ram0_data_mem_73ff31ea.hdl.mif " "Parameter \"INIT_FILE\" = \"db/uygulama.ram0_data_mem_73ff31ea.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521824804 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492521824804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4gi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4gi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4gi1 " "Found entity 1: altsyncram_4gi1" {  } { { "db/altsyncram_4gi1.tdf" "" { Text "C:/Users/aAa/Desktop/Lab6/db/altsyncram_4gi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492521825053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492521825053 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d1\|control:instcont\|con\[4\] datapath:d1\|control:instcont\|con\[2\] " "Duplicate LATCH primitive \"datapath:d1\|control:instcont\|con\[4\]\" merged with LATCH primitive \"datapath:d1\|control:instcont\|con\[2\]\"" {  } { { "control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/control.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521825872 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:d1\|control:instcont\|con\[7\] datapath:d1\|control:instcont\|con\[0\] " "Duplicate LATCH primitive \"datapath:d1\|control:instcont\|con\[7\]\" merged with LATCH primitive \"datapath:d1\|control:instcont\|con\[0\]\"" {  } { { "control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/control.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492521825872 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1492521825872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:d1\|control:instcont\|con\[1\] " "Latch datapath:d1\|control:instcont\|con\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:d1\|pc_control:instpc\|pcout\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:d1\|pc_control:instpc\|pcout\[2\]" {  } { { "pc_control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/pc_control.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492521825876 ""}  } { { "control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/control.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492521825876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:d1\|ALUControl:instALUcont\|ALUCont\[1\] " "Latch datapath:d1\|ALUControl:instALUcont\|ALUCont\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:d1\|pc_control:instpc\|pcout\[4\] " "Ports D and ENA on the latch are fed by the same signal datapath:d1\|pc_control:instpc\|pcout\[4\]" {  } { { "pc_control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/pc_control.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492521825876 ""}  } { { "ALUControl.v" "" { Text "C:/Users/aAa/Desktop/Lab6/ALUControl.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492521825876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:d1\|control:instcont\|con\[2\] " "Latch datapath:d1\|control:instcont\|con\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:d1\|pc_control:instpc\|pcout\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:d1\|pc_control:instpc\|pcout\[2\]" {  } { { "pc_control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/pc_control.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492521825877 ""}  } { { "control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/control.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492521825877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:d1\|control:instcont\|con\[5\] " "Latch datapath:d1\|control:instcont\|con\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:d1\|pc_control:instpc\|pcout\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:d1\|pc_control:instpc\|pcout\[2\]" {  } { { "pc_control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/pc_control.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492521825877 ""}  } { { "control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/control.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492521825877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:d1\|control:instcont\|con\[3\] " "Latch datapath:d1\|control:instcont\|con\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:d1\|pc_control:instpc\|pcout\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:d1\|pc_control:instpc\|pcout\[2\]" {  } { { "pc_control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/pc_control.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492521825878 ""}  } { { "control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/control.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492521825878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:d1\|control:instcont\|con\[0\] " "Latch datapath:d1\|control:instcont\|con\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:d1\|pc_control:instpc\|pcout\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:d1\|pc_control:instpc\|pcout\[2\]" {  } { { "pc_control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/pc_control.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492521825878 ""}  } { { "control.v" "" { Text "C:/Users/aAa/Desktop/Lab6/control.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492521825878 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "uygulama.v" "" { Text "C:/Users/aAa/Desktop/Lab6/uygulama.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492521826178 "|uygulama|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "uygulama.v" "" { Text "C:/Users/aAa/Desktop/Lab6/uygulama.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492521826178 "|uygulama|pc[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1492521826178 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "927 " "927 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1492521826693 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1492521827311 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492521827311 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "538 " "Implemented 538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1492521827580 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1492521827580 ""} { "Info" "ICUT_CUT_TM_LCELLS" "440 " "Implemented 440 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1492521827580 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1492521827580 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1492521827580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Peak virtual memory: 358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492521827649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 15:23:47 2017 " "Processing ended: Tue Apr 18 15:23:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492521827649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492521827649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492521827649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492521827649 ""}
