Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Sat Apr 22 16:35:12 2017
| Host         : skyworks running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file tk3_top_timing_summary_routed.rpt -rpx tk3_top_timing_summary_routed.rpx
| Design       : tk3_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/flag_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_clk_div_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/flag_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_clk_div_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/flag_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_clk_div_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/flag_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_clk_div_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/flag_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_clk_div_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1275 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.421        0.000                      0                 5309        0.057        0.000                      0                 5309        9.020        0.000                       0                  2278  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.421        0.000                      0                 5309        0.057        0.000                      0                 5309        9.020        0.000                       0                  2278  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.421ns  (required time - arrival time)
  Source:                 design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.967ns  (logic 1.550ns (19.454%)  route 6.417ns (80.546%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.697 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        1.737     3.031    design_1_w_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=27, routed)          5.771    10.228    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/s00_axi_wstrb[2]
    SLICE_X31Y65         LUT4 (Prop_lut4_I1_O)        0.124    10.352 r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           0.646    10.998    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_1_in[21]
    SLICE_X27Y61         FDRE                                         r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        1.518    22.697    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y61         FDRE                                         r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                         clock pessimism              0.229    22.926    
                         clock uncertainty           -0.302    22.624    
    SLICE_X27Y61         FDRE (Setup_fdre_C_CE)      -0.205    22.419    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[16]
  -------------------------------------------------------------------
                         required time                         22.419    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                 11.421    

Slack (MET) :             11.421ns  (required time - arrival time)
  Source:                 design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.967ns  (logic 1.550ns (19.454%)  route 6.417ns (80.546%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.697 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        1.737     3.031    design_1_w_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=27, routed)          5.771    10.228    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/s00_axi_wstrb[2]
    SLICE_X31Y65         LUT4 (Prop_lut4_I1_O)        0.124    10.352 r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           0.646    10.998    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_1_in[21]
    SLICE_X27Y61         FDRE                                         r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        1.518    22.697    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y61         FDRE                                         r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
                         clock pessimism              0.229    22.926    
                         clock uncertainty           -0.302    22.624    
    SLICE_X27Y61         FDRE (Setup_fdre_C_CE)      -0.205    22.419    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[17]
  -------------------------------------------------------------------
                         required time                         22.419    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                 11.421    

Slack (MET) :             11.421ns  (required time - arrival time)
  Source:                 design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.967ns  (logic 1.550ns (19.454%)  route 6.417ns (80.546%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.697 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        1.737     3.031    design_1_w_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=27, routed)          5.771    10.228    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/s00_axi_wstrb[2]
    SLICE_X31Y65         LUT4 (Prop_lut4_I1_O)        0.124    10.352 r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           0.646    10.998    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_1_in[21]
    SLICE_X27Y61         FDRE                                         r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        1.518    22.697    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y61         FDRE                                         r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C
                         clock pessimism              0.229    22.926    
                         clock uncertainty           -0.302    22.624    
    SLICE_X27Y61         FDRE (Setup_fdre_C_CE)      -0.205    22.419    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[18]
  -------------------------------------------------------------------
                         required time                         22.419    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                 11.421    

Slack (MET) :             11.421ns  (required time - arrival time)
  Source:                 design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.967ns  (logic 1.550ns (19.454%)  route 6.417ns (80.546%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.697 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        1.737     3.031    design_1_w_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=27, routed)          5.771    10.228    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/s00_axi_wstrb[2]
    SLICE_X31Y65         LUT4 (Prop_lut4_I1_O)        0.124    10.352 r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           0.646    10.998    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_1_in[21]
    SLICE_X27Y61         FDRE                                         r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        1.518    22.697    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y61         FDRE                                         r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
                         clock pessimism              0.229    22.926    
                         clock uncertainty           -0.302    22.624    
    SLICE_X27Y61         FDRE (Setup_fdre_C_CE)      -0.205    22.419    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[19]
  -------------------------------------------------------------------
                         required time                         22.419    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                 11.421    

Slack (MET) :             11.421ns  (required time - arrival time)
  Source:                 design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.967ns  (logic 1.550ns (19.454%)  route 6.417ns (80.546%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.697 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        1.737     3.031    design_1_w_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=27, routed)          5.771    10.228    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/s00_axi_wstrb[2]
    SLICE_X31Y65         LUT4 (Prop_lut4_I1_O)        0.124    10.352 r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           0.646    10.998    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_1_in[21]
    SLICE_X27Y61         FDRE                                         r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        1.518    22.697    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y61         FDRE                                         r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C
                         clock pessimism              0.229    22.926    
                         clock uncertainty           -0.302    22.624    
    SLICE_X27Y61         FDRE (Setup_fdre_C_CE)      -0.205    22.419    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[21]
  -------------------------------------------------------------------
                         required time                         22.419    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                 11.421    

Slack (MET) :             11.421ns  (required time - arrival time)
  Source:                 design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.967ns  (logic 1.550ns (19.454%)  route 6.417ns (80.546%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.697 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        1.737     3.031    design_1_w_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=27, routed)          5.771    10.228    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/s00_axi_wstrb[2]
    SLICE_X31Y65         LUT4 (Prop_lut4_I1_O)        0.124    10.352 r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           0.646    10.998    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_1_in[21]
    SLICE_X27Y61         FDRE                                         r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        1.518    22.697    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y61         FDRE                                         r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
                         clock pessimism              0.229    22.926    
                         clock uncertainty           -0.302    22.624    
    SLICE_X27Y61         FDRE (Setup_fdre_C_CE)      -0.205    22.419    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[22]
  -------------------------------------------------------------------
                         required time                         22.419    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                 11.421    

Slack (MET) :             11.421ns  (required time - arrival time)
  Source:                 design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.967ns  (logic 1.550ns (19.454%)  route 6.417ns (80.546%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.697 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        1.737     3.031    design_1_w_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=27, routed)          5.771    10.228    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/s00_axi_wstrb[2]
    SLICE_X31Y65         LUT4 (Prop_lut4_I1_O)        0.124    10.352 r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           0.646    10.998    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_1_in[21]
    SLICE_X27Y61         FDRE                                         r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        1.518    22.697    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y61         FDRE                                         r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C
                         clock pessimism              0.229    22.926    
                         clock uncertainty           -0.302    22.624    
    SLICE_X27Y61         FDRE (Setup_fdre_C_CE)      -0.205    22.419    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[23]
  -------------------------------------------------------------------
                         required time                         22.419    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                 11.421    

Slack (MET) :             11.448ns  (required time - arrival time)
  Source:                 design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.944ns  (logic 1.958ns (24.649%)  route 5.986ns (75.351%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        1.737     3.031    design_1_w_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.911     6.276    design_1_w_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.400 r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.693     7.093    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.152     7.245 r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_3/O
                         net (fo=11, routed)          2.345     9.590    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y65         LUT4 (Prop_lut4_I3_O)        0.348     9.938 r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           1.036    10.974    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X27Y51         FDRE                                         r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        1.522    22.701    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y51         FDRE                                         r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                         clock pessimism              0.229    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X27Y51         FDRE (Setup_fdre_C_CE)      -0.205    22.423    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                         -10.974    
  -------------------------------------------------------------------
                         slack                                 11.448    

Slack (MET) :             11.448ns  (required time - arrival time)
  Source:                 design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.944ns  (logic 1.958ns (24.649%)  route 5.986ns (75.351%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        1.737     3.031    design_1_w_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.911     6.276    design_1_w_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.400 r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.693     7.093    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.152     7.245 r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_3/O
                         net (fo=11, routed)          2.345     9.590    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y65         LUT4 (Prop_lut4_I3_O)        0.348     9.938 r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           1.036    10.974    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X27Y51         FDRE                                         r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        1.522    22.701    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y51         FDRE                                         r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                         clock pessimism              0.229    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X27Y51         FDRE (Setup_fdre_C_CE)      -0.205    22.423    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                         -10.974    
  -------------------------------------------------------------------
                         slack                                 11.448    

Slack (MET) :             11.448ns  (required time - arrival time)
  Source:                 design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.944ns  (logic 1.958ns (24.649%)  route 5.986ns (75.351%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        1.737     3.031    design_1_w_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.911     6.276    design_1_w_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.400 r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.693     7.093    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.152     7.245 r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_3/O
                         net (fo=11, routed)          2.345     9.590    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y65         LUT4 (Prop_lut4_I3_O)        0.348     9.938 r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           1.036    10.974    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X27Y51         FDRE                                         r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        1.522    22.701    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y51         FDRE                                         r  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                         clock pessimism              0.229    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X27Y51         FDRE (Setup_fdre_C_CE)      -0.205    22.423    design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                         -10.974    
  -------------------------------------------------------------------
                         slack                                 11.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.571%)  route 0.251ns (57.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        0.557     0.893    design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=33, routed)          0.251     1.285    design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_araddr[2]
    SLICE_X50Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.330 r  design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.330    design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X50Y99         FDRE                                         r  design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        0.821     1.187    design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y99         FDRE                                         r  design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.121     1.273    design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.118%)  route 0.185ns (49.882%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        0.641     0.977    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y101        FDRE                                         r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/Q
                         net (fo=5, routed)           0.185     1.303    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/si_rs_bvalid
    SLICE_X32Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.348 r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.000     1.348    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i0
    SLICE_X32Y99         FDRE                                         r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        0.826     1.192    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X32Y99         FDRE                                         r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.121     1.278    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        0.575     0.911    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y92         FDRE                                         r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.112     1.187    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X30Y93         SRLC32E                                      r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        0.844     1.210    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        0.656     0.992    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y102        FDRE                                         r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.116     1.272    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y101        SRL16E                                       r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        0.930     1.296    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.288     1.008    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.191    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.554%)  route 0.279ns (66.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        0.559     0.895    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/Q
                         net (fo=89, routed)          0.279     1.315    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0
    SLICE_X32Y102        FDRE                                         r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        0.912     1.278    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[1]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y102        FDRE (Hold_fdre_C_CE)       -0.016     1.227    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.554%)  route 0.279ns (66.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        0.559     0.895    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/Q
                         net (fo=89, routed)          0.279     1.315    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0
    SLICE_X32Y102        FDRE                                         r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        0.912     1.278    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[28]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y102        FDRE (Hold_fdre_C_CE)       -0.016     1.227    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.554%)  route 0.279ns (66.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        0.559     0.895    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/Q
                         net (fo=89, routed)          0.279     1.315    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0
    SLICE_X32Y102        FDRE                                         r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        0.912     1.278    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[35]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y102        FDRE (Hold_fdre_C_CE)       -0.016     1.227    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.554%)  route 0.279ns (66.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        0.559     0.895    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/Q
                         net (fo=89, routed)          0.279     1.315    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0
    SLICE_X32Y102        FDRE                                         r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        0.912     1.278    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[36]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y102        FDRE (Hold_fdre_C_CE)       -0.016     1.227    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.554%)  route 0.279ns (66.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        0.559     0.895    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/Q
                         net (fo=89, routed)          0.279     1.315    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0
    SLICE_X32Y102        FDRE                                         r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        0.912     1.278    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[3]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y102        FDRE (Hold_fdre_C_CE)       -0.016     1.227    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_w_i/design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.183%)  route 0.266ns (58.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        0.638     0.974    design_1_w_i/design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y101        FDRE                                         r  design_1_w_i/design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     1.115 f  design_1_w_i/design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=5, routed)           0.266     1.381    design_1_w_i/design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/bus2ip_addr_i_reg[2]
    SLICE_X52Y103        LUT3 (Prop_lut3_I0_O)        0.045     1.426 r  design_1_w_i/design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/CS/O
                         net (fo=1, routed)           0.000     1.426    design_1_w_i/design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_3
    SLICE_X52Y103        FDRE                                         r  design_1_w_i/design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2278, routed)        0.906     1.272    design_1_w_i/design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X52Y103        FDRE                                         r  design_1_w_i/design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X52Y103        FDRE (Hold_fdre_C_D)         0.091     1.324    design_1_w_i/design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X49Y94    design_1_w_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X49Y95    design_1_w_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X49Y95    design_1_w_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X49Y95    design_1_w_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X49Y95    design_1_w_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X56Y104   design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X56Y104   design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X55Y104   design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X55Y104   design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X54Y104   design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X54Y104   design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X54Y104   design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X54Y104   design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X54Y104   design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X54Y104   design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK



