// Seed: 1594843570
module module_0;
  tri0 id_1;
  assign id_1 = id_1 - "" & id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd60
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output logic [7:0] id_6;
  output wire id_5;
  output wire id_4;
  inout wire _id_3;
  output wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  output wire id_1;
  assign id_6[id_3==id_3] = 1'b0;
endmodule
