* c:\fossee\esim\library\subcircuitlibrary\ics83840\ics83840.cir

.include PMOS-180nm.lib
.include NMOS-180nm.lib
* u6  net-_m6-pad2_ net-_u6-pad2_ adc_bridge_1
* u8  net-_u6-pad2_ net-_u11-pad1_ d_inverter
m4 hp0 net-_m4-pad2_ net-_m4-pad3_ gnd CMOSN W=100u L=100u M=1
m6 hp0 net-_m6-pad2_ net-_m4-pad3_ vdd CMOSP W=100u L=100u M=1
m11 gnd net-_m11-pad2_ net-_m11-pad3_ gnd CMOSN W=100u L=100u M=1
* u20  net-_u17-pad2_ net-_u20-pad2_ d_inverter
* u11  net-_u11-pad1_ net-_m4-pad2_ dac_bridge_1
* u17  net-_m4-pad2_ net-_u17-pad2_ adc_bridge_1
* u22  net-_u20-pad2_ net-_m11-pad2_ dac_bridge_1
r3  net-_m11-pad3_ net-_m4-pad3_ 20
* u12  net-_m9-pad2_ net-_u12-pad2_ adc_bridge_1
* u14  net-_u12-pad2_ net-_u14-pad2_ d_inverter
m8 hp0 net-_m8-pad2_ net-_m8-pad3_ gnd CMOSN W=100u L=100u M=1
m9 hp0 net-_m9-pad2_ net-_m8-pad3_ vdd CMOSP W=100u L=100u M=1
m12 gnd net-_m12-pad2_ net-_m12-pad3_ gnd CMOSN W=100u L=100u M=1
* u24  net-_u23-pad2_ net-_u24-pad2_ d_inverter
* u18  net-_u14-pad2_ net-_m8-pad2_ dac_bridge_1
* u23  net-_m8-pad2_ net-_u23-pad2_ adc_bridge_1
* u25  net-_u24-pad2_ net-_m12-pad2_ dac_bridge_1
r4  net-_m12-pad3_ net-_m8-pad3_ 20
* u5  net-_m5-pad2_ net-_u5-pad2_ adc_bridge_1
* u7  net-_u5-pad2_ net-_u10-pad1_ d_inverter
m3 hp0 net-_m3-pad2_ net-_m3-pad3_ gnd CMOSN W=100u L=100u M=1
m5 hp0 net-_m5-pad2_ net-_m3-pad3_ vdd CMOSP W=100u L=100u M=1
m10 gnd net-_m10-pad2_ net-_m10-pad3_ gnd CMOSN W=100u L=100u M=1
* u19  net-_u16-pad2_ net-_u19-pad2_ d_inverter
* u10  net-_u10-pad1_ net-_m3-pad2_ dac_bridge_1
* u16  net-_m3-pad2_ net-_u16-pad2_ adc_bridge_1
* u21  net-_u19-pad2_ net-_m10-pad2_ dac_bridge_1
r2  net-_m10-pad3_ net-_m3-pad3_ 20
* u2  net-_m2-pad2_ net-_u2-pad2_ adc_bridge_1
* u3  net-_u2-pad2_ net-_u3-pad2_ d_inverter
m1 hp0 net-_m1-pad2_ net-_m1-pad3_ gnd CMOSN W=100u L=100u M=1
m2 hp0 net-_m2-pad2_ net-_m1-pad3_ vdd CMOSP W=100u L=100u M=1
m7 gnd net-_m7-pad2_ net-_m7-pad3_ gnd CMOSN W=100u L=100u M=1
* u13  net-_u13-pad1_ net-_u13-pad2_ d_inverter
* u4  net-_u3-pad2_ net-_m1-pad2_ dac_bridge_1
* u9  net-_m1-pad2_ net-_u13-pad1_ adc_bridge_1
* u15  net-_u13-pad2_ net-_m7-pad2_ dac_bridge_1
r1  net-_m7-pad3_ net-_m1-pad3_ 20
* u1  net-_m2-pad2_ hp0 net-_m5-pad2_ net-_m6-pad2_ net-_m9-pad2_ net-_m1-pad3_ net-_m3-pad3_ net-_m4-pad3_ vdd gnd net-_m8-pad3_ port
a1 [net-_m6-pad2_ ] [net-_u6-pad2_ ] u6
a2 net-_u6-pad2_ net-_u11-pad1_ u8
a3 net-_u17-pad2_ net-_u20-pad2_ u20
a4 [net-_u11-pad1_ ] [net-_m4-pad2_ ] u11
a5 [net-_m4-pad2_ ] [net-_u17-pad2_ ] u17
a6 [net-_u20-pad2_ ] [net-_m11-pad2_ ] u22
a7 [net-_m9-pad2_ ] [net-_u12-pad2_ ] u12
a8 net-_u12-pad2_ net-_u14-pad2_ u14
a9 net-_u23-pad2_ net-_u24-pad2_ u24
a10 [net-_u14-pad2_ ] [net-_m8-pad2_ ] u18
a11 [net-_m8-pad2_ ] [net-_u23-pad2_ ] u23
a12 [net-_u24-pad2_ ] [net-_m12-pad2_ ] u25
a13 [net-_m5-pad2_ ] [net-_u5-pad2_ ] u5
a14 net-_u5-pad2_ net-_u10-pad1_ u7
a15 net-_u16-pad2_ net-_u19-pad2_ u19
a16 [net-_u10-pad1_ ] [net-_m3-pad2_ ] u10
a17 [net-_m3-pad2_ ] [net-_u16-pad2_ ] u16
a18 [net-_u19-pad2_ ] [net-_m10-pad2_ ] u21
a19 [net-_m2-pad2_ ] [net-_u2-pad2_ ] u2
a20 net-_u2-pad2_ net-_u3-pad2_ u3
a21 net-_u13-pad1_ net-_u13-pad2_ u13
a22 [net-_u3-pad2_ ] [net-_m1-pad2_ ] u4
a23 [net-_m1-pad2_ ] [net-_u13-pad1_ ] u9
a24 [net-_u13-pad2_ ] [net-_m7-pad2_ ] u15
* Schematic Name:                             adc_bridge_1, NgSpice Name: adc_bridge
.model u6 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u8 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u20 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             dac_bridge_1, NgSpice Name: dac_bridge
.model u11 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
* Schematic Name:                             adc_bridge_1, NgSpice Name: adc_bridge
.model u17 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             dac_bridge_1, NgSpice Name: dac_bridge
.model u22 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
* Schematic Name:                             adc_bridge_1, NgSpice Name: adc_bridge
.model u12 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u14 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u24 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             dac_bridge_1, NgSpice Name: dac_bridge
.model u18 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
* Schematic Name:                             adc_bridge_1, NgSpice Name: adc_bridge
.model u23 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             dac_bridge_1, NgSpice Name: dac_bridge
.model u25 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
* Schematic Name:                             adc_bridge_1, NgSpice Name: adc_bridge
.model u5 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u7 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u19 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             dac_bridge_1, NgSpice Name: dac_bridge
.model u10 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
* Schematic Name:                             adc_bridge_1, NgSpice Name: adc_bridge
.model u16 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             dac_bridge_1, NgSpice Name: dac_bridge
.model u21 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
* Schematic Name:                             adc_bridge_1, NgSpice Name: adc_bridge
.model u2 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u13 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             dac_bridge_1, NgSpice Name: dac_bridge
.model u4 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
* Schematic Name:                             adc_bridge_1, NgSpice Name: adc_bridge
.model u9 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             dac_bridge_1, NgSpice Name: dac_bridge
.model u15 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
.tran 0e-00 0e-00 0e-00

* Control Statements 
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
