<stg><name>max_pool_1</name>


<trans_list>

<trans id="1708" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2057" from="2" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2058" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2039" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2040" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2041" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2042" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2043" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2044" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2045" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2046" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2047" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2048" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2049" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2050" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2051" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2052" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2053" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2054" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2055" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2056" from="20" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([2048 x float]* %conv_1_out_2_2), !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([2304 x float]* %conv_1_out_2_1), !map !15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([2304 x float]* %conv_1_out_2_0), !map !21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([2304 x float]* %conv_1_out_1_2), !map !27

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([2592 x float]* %conv_1_out_1_1), !map !33

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([2592 x float]* %conv_1_out_1_0), !map !38

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([2304 x float]* %conv_1_out_0_2), !map !43

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([2592 x float]* %conv_1_out_0_1), !map !49

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([2592 x float]* %conv_1_out_0_0), !map !54

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([1248 x float]* %max_pool_1_out_2), !map !59

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([2080 x float]* %max_pool_1_out_1), !map !66

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([2080 x float]* %max_pool_1_out_0), !map !72

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i9 [ 0, %0 ], [ %add_ln10, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %f_0 = phi i6 [ 0, %0 ], [ %select_ln28_53, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="f_0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:2  %r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %icmp_ln10 = icmp eq i9 %indvar_flatten, -96

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln10 = add i9 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln10, label %2, label %Row_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Row_Loop_begin:0  %f = add i6 %f_0, 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
Row_Loop_begin:3  %icmp_ln13 = icmp eq i4 %r_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Row_Loop_begin:4  %select_ln28_52 = select i1 %icmp_ln13, i4 0, i4 %r_0

]]></Node>
<StgValue><ssdm name="select_ln28_52"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
Row_Loop_begin:5  %select_ln28_53 = select i1 %icmp_ln13, i6 %f, i6 %f_0

]]></Node>
<StgValue><ssdm name="select_ln28_53"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Row_Loop_begin:9  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
Row_Loop_begin:11  %shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln28_52, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="5">
<![CDATA[
Row_Loop_begin:53  %zext_ln28 = zext i5 %shl_ln to i12

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Row_Loop_begin:54  %mul_ln28 = mul i12 %zext_ln28, 57

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="3" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Row_Loop_begin:55  %tmp_145 = call i3 @_ssdm_op_PartSelect.i3.i12.i32.i32(i12 %mul_ln28, i32 9, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Row_Loop_begin:57  %urem_ln28 = urem i5 %shl_ln, 9

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Row_Loop_begin:57  %urem_ln28 = urem i5 %shl_ln, 9

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.0.0.0504:17  %or_ln25 = or i5 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln25"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.0.0.0504:22  %urem_ln28_1 = urem i5 %or_ln25, 9

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="55" st_id="4" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Row_Loop_begin:57  %urem_ln28 = urem i5 %shl_ln, 9

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.0.0.0504:22  %urem_ln28_1 = urem i5 %or_ln25, 9

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Row_Loop_begin:57  %urem_ln28 = urem i5 %shl_ln, 9

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.0.0.0504:22  %urem_ln28_1 = urem i5 %or_ln25, 9

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Row_Loop_begin:57  %urem_ln28 = urem i5 %shl_ln, 9

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.0.0.0504:22  %urem_ln28_1 = urem i5 %or_ln25, 9

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="61" st_id="7" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Row_Loop_begin:57  %urem_ln28 = urem i5 %shl_ln, 9

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.0.0.0504:22  %urem_ln28_1 = urem i5 %or_ln25, 9

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="63" st_id="8" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Row_Loop_begin:57  %urem_ln28 = urem i5 %shl_ln, 9

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.0.0.0504:22  %urem_ln28_1 = urem i5 %or_ln25, 9

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="65" st_id="9" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Row_Loop_begin:57  %urem_ln28 = urem i5 %shl_ln, 9

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.0.0.0504:22  %urem_ln28_1 = urem i5 %or_ln25, 9

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="6">
<![CDATA[
Row_Loop_begin:6  %zext_ln14 = zext i6 %select_ln28_53 to i13

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="3">
<![CDATA[
Row_Loop_begin:56  %sext_ln28 = sext i3 %tmp_145 to i5

]]></Node>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Row_Loop_begin:57  %urem_ln28 = urem i5 %shl_ln, 9

]]></Node>
<StgValue><ssdm name="urem_ln28"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
Row_Loop_begin:58  %tmp_146 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %urem_ln28, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
Row_Loop_begin:59  %tmp_147 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %urem_ln28, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="10">
<![CDATA[
Row_Loop_begin:60  %zext_ln28_1 = zext i10 %tmp_147 to i13

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:61  %add_ln28 = add i13 %zext_ln28_1, %tmp_146

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:62  %add_ln28_1 = add i13 %add_ln28, %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="13">
<![CDATA[
Row_Loop_begin:63  %zext_ln28_2 = zext i13 %add_ln28_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_2"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:64  %conv_1_out_0_0_add_9 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %zext_ln28_2

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_add_9"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:65  %add_ln28_2 = add i13 %add_ln28, 32

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:66  %add_ln28_3 = add i13 %add_ln28_2, %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln28_3"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="13">
<![CDATA[
Row_Loop_begin:67  %sext_ln28_1 = sext i13 %add_ln28_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln28_1"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:68  %conv_1_out_0_0_add_10 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_1

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_add_10"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:69  %add_ln28_4 = add i13 %add_ln28, 64

]]></Node>
<StgValue><ssdm name="add_ln28_4"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:70  %add_ln28_5 = add i13 %add_ln28_4, %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln28_5"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="13">
<![CDATA[
Row_Loop_begin:71  %sext_ln28_2 = sext i13 %add_ln28_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln28_2"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:72  %conv_1_out_0_0_add_11 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_2

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_add_11"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:73  %add_ln28_6 = add i13 %add_ln28, 96

]]></Node>
<StgValue><ssdm name="add_ln28_6"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:74  %add_ln28_7 = add i13 %add_ln28_6, %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln28_7"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="13">
<![CDATA[
Row_Loop_begin:75  %sext_ln28_3 = sext i13 %add_ln28_7 to i64

]]></Node>
<StgValue><ssdm name="sext_ln28_3"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:76  %conv_1_out_0_0_add_12 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_3

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_add_12"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:97  %conv_1_out_0_1_add_9 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %zext_ln28_2

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_add_9"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:98  %conv_1_out_0_1_add_10 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_1

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_add_10"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:99  %conv_1_out_0_1_add_11 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_2

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_add_11"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:100  %conv_1_out_0_1_add_12 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_3

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_add_12"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="2" op_3_bw="6">
<![CDATA[
Row_Loop_begin:106  %tmp_148 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i2.i6(i5 %urem_ln28, i2 0, i6 %select_ln28_53)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="13">
<![CDATA[
Row_Loop_begin:107  %zext_ln28_3 = zext i13 %tmp_148 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_3"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:108  %conv_1_out_0_2_add_8 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %zext_ln28_3

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_add_8"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:113  %or_ln28_92 = or i13 %tmp_148, 64

]]></Node>
<StgValue><ssdm name="or_ln28_92"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
Row_Loop_begin:114  %tmp_149 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i13(i51 0, i13 %or_ln28_92)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:115  %conv_1_out_0_2_add_10 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %tmp_149

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_add_10"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:134  %conv_1_out_1_0_add_9 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %zext_ln28_2

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_add_9"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:135  %conv_1_out_1_0_add_10 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_1

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_add_10"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:136  %conv_1_out_1_0_add_11 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_2

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_add_11"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:137  %conv_1_out_1_0_add_12 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_3

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_add_12"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:143  %conv_1_out_1_1_add_9 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %zext_ln28_2

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_add_9"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:144  %conv_1_out_1_1_add_10 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_1

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_add_10"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:145  %conv_1_out_1_1_add_11 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_2

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_add_11"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:146  %conv_1_out_1_1_add_12 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_3

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_add_12"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:152  %conv_1_out_1_2_add_8 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %zext_ln28_3

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_add_8"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:154  %conv_1_out_1_2_add_10 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %tmp_149

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_add_10"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:160  %conv_1_out_2_0_add_9 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %zext_ln28_2

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_add_9"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:161  %conv_1_out_2_0_add_10 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_1

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_add_10"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:162  %conv_1_out_2_0_add_11 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_2

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_add_11"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:163  %conv_1_out_2_0_add_12 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_3

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_add_12"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:169  %conv_1_out_2_1_add_9 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %zext_ln28_2

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_add_9"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:170  %conv_1_out_2_1_add_10 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_1

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_add_10"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:171  %conv_1_out_2_1_add_11 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_2

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_add_11"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:172  %conv_1_out_2_1_add_12 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_3

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_add_12"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:178  %conv_1_out_2_2_add_8 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %zext_ln28_3

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_add_8"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:180  %conv_1_out_2_2_add_10 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %tmp_149

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_add_10"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
Row_Loop_begin:186  switch i5 %sext_ln28, label %branch155 [
    i5 0, label %branch153
    i5 1, label %branch154
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="12">
<![CDATA[
branch154:0  %conv_1_out_1_0_loa_17 = load float* %conv_1_out_1_0_add_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_17"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="12">
<![CDATA[
branch153:0  %conv_1_out_0_0_loa_17 = load float* %conv_1_out_0_0_add_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_17"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="12">
<![CDATA[
branch155:0  %conv_1_out_2_0_loa_17 = load float* %conv_1_out_2_0_add_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_17"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.0.0.0504:22  %urem_ln28_1 = urem i5 %or_ln25, 9

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="12">
<![CDATA[
branch142:0  %conv_1_out_1_2_loa_15 = load float* %conv_1_out_1_2_add_8, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_15"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="12">
<![CDATA[
branch141:0  %conv_1_out_0_2_loa_15 = load float* %conv_1_out_0_2_add_8, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_15"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="11">
<![CDATA[
branch143:0  %conv_1_out_2_2_loa_15 = load float* %conv_1_out_2_2_add_8, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_15"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="12">
<![CDATA[
branch130:0  %conv_1_out_1_1_loa_15 = load float* %conv_1_out_1_1_add_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_15"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="12">
<![CDATA[
branch129:0  %conv_1_out_0_1_loa_15 = load float* %conv_1_out_0_1_add_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_15"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="12">
<![CDATA[
branch131:0  %conv_1_out_2_1_loa_15 = load float* %conv_1_out_2_1_add_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_15"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="12">
<![CDATA[
branch118:0  %conv_1_out_1_0_loa_13 = load float* %conv_1_out_1_0_add_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_13"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="12">
<![CDATA[
branch117:0  %conv_1_out_0_0_loa_13 = load float* %conv_1_out_0_0_add_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_13"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="12">
<![CDATA[
branch119:0  %conv_1_out_2_0_loa_13 = load float* %conv_1_out_2_0_add_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_13"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="12">
<![CDATA[
branch106:0  %conv_1_out_1_2_loa_11 = load float* %conv_1_out_1_2_add_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_11"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="12">
<![CDATA[
branch105:0  %conv_1_out_0_2_loa_11 = load float* %conv_1_out_0_2_add_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_11"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="11">
<![CDATA[
branch107:0  %conv_1_out_2_2_loa_11 = load float* %conv_1_out_2_2_add_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_11"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="12">
<![CDATA[
branch94:0  %conv_1_out_1_1_loa_11 = load float* %conv_1_out_1_1_add_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_11"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="12">
<![CDATA[
branch93:0  %conv_1_out_0_1_loa_11 = load float* %conv_1_out_0_1_add_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_11"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="12">
<![CDATA[
branch95:0  %conv_1_out_2_1_loa_11 = load float* %conv_1_out_2_1_add_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_11"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Row_Loop_end:19  %r = add i4 1, %select_ln28_52

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="140" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:77  %add_ln28_8 = add i13 %add_ln28, 128

]]></Node>
<StgValue><ssdm name="add_ln28_8"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:78  %add_ln28_9 = add i13 %add_ln28_8, %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln28_9"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="13">
<![CDATA[
Row_Loop_begin:79  %sext_ln28_4 = sext i13 %add_ln28_9 to i64

]]></Node>
<StgValue><ssdm name="sext_ln28_4"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:80  %conv_1_out_0_0_add_13 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_add_13"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:81  %add_ln28_10 = add i13 %add_ln28, 160

]]></Node>
<StgValue><ssdm name="add_ln28_10"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:82  %add_ln28_11 = add i13 %add_ln28_10, %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln28_11"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="13">
<![CDATA[
Row_Loop_begin:83  %sext_ln28_5 = sext i13 %add_ln28_11 to i64

]]></Node>
<StgValue><ssdm name="sext_ln28_5"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:84  %conv_1_out_0_0_add_14 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_5

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_add_14"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:85  %add_ln28_12 = add i13 %add_ln28, 192

]]></Node>
<StgValue><ssdm name="add_ln28_12"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:86  %add_ln28_13 = add i13 %add_ln28_12, %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln28_13"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="13">
<![CDATA[
Row_Loop_begin:87  %sext_ln28_6 = sext i13 %add_ln28_13 to i64

]]></Node>
<StgValue><ssdm name="sext_ln28_6"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:88  %conv_1_out_0_0_add_15 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_6

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_add_15"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:89  %add_ln28_14 = add i13 %add_ln28, 224

]]></Node>
<StgValue><ssdm name="add_ln28_14"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:90  %add_ln28_15 = add i13 %add_ln28_14, %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln28_15"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="13">
<![CDATA[
Row_Loop_begin:91  %sext_ln28_7 = sext i13 %add_ln28_15 to i64

]]></Node>
<StgValue><ssdm name="sext_ln28_7"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:92  %conv_1_out_0_0_add_16 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_7

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_add_16"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:101  %conv_1_out_0_1_add_13 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_add_13"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:102  %conv_1_out_0_1_add_14 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_5

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_add_14"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:103  %conv_1_out_0_1_add_15 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_6

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_add_15"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:104  %conv_1_out_0_1_add_16 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_7

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_add_16"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:120  %or_ln28_94 = or i13 %tmp_148, 128

]]></Node>
<StgValue><ssdm name="or_ln28_94"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
Row_Loop_begin:121  %tmp_150 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i13(i51 0, i13 %or_ln28_94)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:122  %conv_1_out_0_2_add_12 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %tmp_150

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_add_12"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:127  %or_ln28_96 = or i13 %tmp_148, 192

]]></Node>
<StgValue><ssdm name="or_ln28_96"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
Row_Loop_begin:128  %tmp_151 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i13(i51 0, i13 %or_ln28_96)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:129  %conv_1_out_0_2_add_14 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_add_14"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:138  %conv_1_out_1_0_add_13 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_add_13"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:139  %conv_1_out_1_0_add_14 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_5

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_add_14"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:140  %conv_1_out_1_0_add_15 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_6

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_add_15"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:141  %conv_1_out_1_0_add_16 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_7

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_add_16"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:147  %conv_1_out_1_1_add_13 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_add_13"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:148  %conv_1_out_1_1_add_14 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_5

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_add_14"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:149  %conv_1_out_1_1_add_15 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_6

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_add_15"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:150  %conv_1_out_1_1_add_16 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_7

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_add_16"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:156  %conv_1_out_1_2_add_12 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %tmp_150

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_add_12"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:158  %conv_1_out_1_2_add_14 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_add_14"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:164  %conv_1_out_2_0_add_13 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_add_13"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:165  %conv_1_out_2_0_add_14 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_5

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_add_14"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:166  %conv_1_out_2_0_add_15 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_6

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_add_15"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:167  %conv_1_out_2_0_add_16 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_7

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_add_16"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:173  %conv_1_out_2_1_add_13 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_add_13"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:174  %conv_1_out_2_1_add_14 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_5

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_add_14"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:175  %conv_1_out_2_1_add_15 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_6

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_add_15"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:176  %conv_1_out_2_1_add_16 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_7

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_add_16"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:182  %conv_1_out_2_2_add_12 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %tmp_150

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_add_12"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:184  %conv_1_out_2_2_add_14 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_add_14"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="12">
<![CDATA[
branch154:0  %conv_1_out_1_0_loa_17 = load float* %conv_1_out_1_0_add_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_17"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
branch154:1  br label %._crit_edge.0.0.0

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="12">
<![CDATA[
branch153:0  %conv_1_out_0_0_loa_17 = load float* %conv_1_out_0_0_add_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_17"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
branch153:1  br label %._crit_edge.0.0.0

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="12">
<![CDATA[
branch155:0  %conv_1_out_2_0_loa_17 = load float* %conv_1_out_2_0_add_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_17"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
branch155:1  br label %._crit_edge.0.0.0

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.0.0.0:0  %phi_ln28 = phi float [ %conv_1_out_0_0_loa_17, %branch153 ], [ %conv_1_out_1_0_loa_17, %branch154 ], [ %conv_1_out_2_0_loa_17, %branch155 ]

]]></Node>
<StgValue><ssdm name="phi_ln28"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0:1  %bitcast_ln28 = bitcast float %phi_ln28 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0:2  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0:3  %trunc_ln28 = trunc i32 %bitcast_ln28 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.0.0:4  %icmp_ln28 = icmp ne i8 %tmp_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0.0.0:5  %icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_1"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:6  %or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28

]]></Node>
<StgValue><ssdm name="or_ln28"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0:7  %tmp_3 = fcmp ogt float %phi_ln28, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:8  %and_ln28 = and i1 %or_ln28, %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln28"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0:9  %select_ln28 = select i1 %and_ln28, float %phi_ln28, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.0.0.0:10  switch i5 %sext_ln28, label %branch152 [
    i5 0, label %branch150
    i5 1, label %branch151
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.0.0.0504:22  %urem_ln28_1 = urem i5 %or_ln25, 9

]]></Node>
<StgValue><ssdm name="urem_ln28_1"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="12">
<![CDATA[
branch142:0  %conv_1_out_1_2_loa_15 = load float* %conv_1_out_1_2_add_8, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_15"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
branch142:1  br label %._crit_edge.0.1.1474

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="12">
<![CDATA[
branch141:0  %conv_1_out_0_2_loa_15 = load float* %conv_1_out_0_2_add_8, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_15"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
branch141:1  br label %._crit_edge.0.1.1474

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="11">
<![CDATA[
branch143:0  %conv_1_out_2_2_loa_15 = load float* %conv_1_out_2_2_add_8, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_15"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
branch143:1  br label %._crit_edge.0.1.1474

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.0.1.1474:0  %phi_ln28_4 = phi float [ %conv_1_out_0_2_loa_15, %branch141 ], [ %conv_1_out_1_2_loa_15, %branch142 ], [ %conv_1_out_2_2_loa_15, %branch143 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_4"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.1474:1  %bitcast_ln28_7 = bitcast float %phi_ln28_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_7"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.1.1474:2  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_7, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.1474:3  %trunc_ln28_7 = trunc i32 %bitcast_ln28_7 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_7"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.1.1474:4  %icmp_ln28_14 = icmp ne i8 %tmp_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_14"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0.1.1474:5  %icmp_ln28_15 = icmp eq i23 %trunc_ln28_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_15"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.1474:6  %or_ln28_7 = or i1 %icmp_ln28_15, %icmp_ln28_14

]]></Node>
<StgValue><ssdm name="or_ln28_7"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.1.1474:7  %tmp_13 = fcmp ogt float %phi_ln28_4, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.1474:8  %and_ln28_7 = and i1 %or_ln28_7, %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln28_7"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.1.1474:9  %select_ln28_4 = select i1 %and_ln28_7, float %phi_ln28_4, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_4"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.0.1.1474:10  switch i5 %sext_ln28, label %branch140 [
    i5 0, label %branch138
    i5 1, label %branch139
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="12">
<![CDATA[
branch130:0  %conv_1_out_1_1_loa_15 = load float* %conv_1_out_1_1_add_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_15"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
branch130:1  br label %._crit_edge.1.1.1434

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="12">
<![CDATA[
branch129:0  %conv_1_out_0_1_loa_15 = load float* %conv_1_out_0_1_add_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_15"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
branch129:1  br label %._crit_edge.1.1.1434

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="12">
<![CDATA[
branch131:0  %conv_1_out_2_1_loa_15 = load float* %conv_1_out_2_1_add_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_15"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
branch131:1  br label %._crit_edge.1.1.1434

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.1.1.1434:0  %phi_ln28_8 = phi float [ %conv_1_out_0_1_loa_15, %branch129 ], [ %conv_1_out_1_1_loa_15, %branch130 ], [ %conv_1_out_2_1_loa_15, %branch131 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_8"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.1434:1  %bitcast_ln28_14 = bitcast float %phi_ln28_8 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_14"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.1.1434:2  %tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_14, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.1434:3  %trunc_ln28_14 = trunc i32 %bitcast_ln28_14 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_14"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.1.1434:4  %icmp_ln28_28 = icmp ne i8 %tmp_23, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_28"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1.1.1434:5  %icmp_ln28_29 = icmp eq i23 %trunc_ln28_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_29"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.1434:6  %or_ln28_14 = or i1 %icmp_ln28_29, %icmp_ln28_28

]]></Node>
<StgValue><ssdm name="or_ln28_14"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1.1.1434:7  %tmp_24 = fcmp ogt float %phi_ln28_8, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.1434:8  %and_ln28_14 = and i1 %or_ln28_14, %tmp_24

]]></Node>
<StgValue><ssdm name="and_ln28_14"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.1.1434:9  %select_ln28_8 = select i1 %and_ln28_14, float %phi_ln28_8, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_8"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.1.1.1434:10  switch i5 %sext_ln28, label %branch128 [
    i5 0, label %branch126
    i5 1, label %branch127
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="12">
<![CDATA[
branch118:0  %conv_1_out_1_0_loa_13 = load float* %conv_1_out_1_0_add_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_13"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
branch118:1  br label %._crit_edge.2.1.1394

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="12">
<![CDATA[
branch117:0  %conv_1_out_0_0_loa_13 = load float* %conv_1_out_0_0_add_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_13"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
branch117:1  br label %._crit_edge.2.1.1394

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="12">
<![CDATA[
branch119:0  %conv_1_out_2_0_loa_13 = load float* %conv_1_out_2_0_add_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_13"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
branch119:1  br label %._crit_edge.2.1.1394

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.2.1.1394:0  %phi_ln28_12 = phi float [ %conv_1_out_0_0_loa_13, %branch117 ], [ %conv_1_out_1_0_loa_13, %branch118 ], [ %conv_1_out_2_0_loa_13, %branch119 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_12"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.1394:1  %bitcast_ln28_21 = bitcast float %phi_ln28_12 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_21"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.1.1394:2  %tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_21, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.1394:3  %trunc_ln28_21 = trunc i32 %bitcast_ln28_21 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_21"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.1.1394:4  %icmp_ln28_42 = icmp ne i8 %tmp_34, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_42"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.2.1.1394:5  %icmp_ln28_43 = icmp eq i23 %trunc_ln28_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_43"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.1394:6  %or_ln28_21 = or i1 %icmp_ln28_43, %icmp_ln28_42

]]></Node>
<StgValue><ssdm name="or_ln28_21"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.2.1.1394:7  %tmp_35 = fcmp ogt float %phi_ln28_12, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.1394:8  %and_ln28_21 = and i1 %or_ln28_21, %tmp_35

]]></Node>
<StgValue><ssdm name="and_ln28_21"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.1.1394:9  %select_ln28_12 = select i1 %and_ln28_21, float %phi_ln28_12, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_12"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.2.1.1394:10  switch i5 %sext_ln28, label %branch116 [
    i5 0, label %branch114
    i5 1, label %branch115
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="12">
<![CDATA[
branch106:0  %conv_1_out_1_2_loa_11 = load float* %conv_1_out_1_2_add_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_11"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0">
<![CDATA[
branch106:1  br label %._crit_edge.3.1.1354

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="12">
<![CDATA[
branch105:0  %conv_1_out_0_2_loa_11 = load float* %conv_1_out_0_2_add_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_11"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0">
<![CDATA[
branch105:1  br label %._crit_edge.3.1.1354

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="11">
<![CDATA[
branch107:0  %conv_1_out_2_2_loa_11 = load float* %conv_1_out_2_2_add_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_11"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0">
<![CDATA[
branch107:1  br label %._crit_edge.3.1.1354

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.3.1.1354:0  %phi_ln28_16 = phi float [ %conv_1_out_0_2_loa_11, %branch105 ], [ %conv_1_out_1_2_loa_11, %branch106 ], [ %conv_1_out_2_2_loa_11, %branch107 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_16"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.3.1.1354:1  %bitcast_ln28_28 = bitcast float %phi_ln28_16 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_28"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.3.1.1354:2  %tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_28, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.3.1.1354:3  %trunc_ln28_28 = trunc i32 %bitcast_ln28_28 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_28"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.1.1354:4  %icmp_ln28_56 = icmp ne i8 %tmp_45, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_56"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.3.1.1354:5  %icmp_ln28_57 = icmp eq i23 %trunc_ln28_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_57"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.1.1354:6  %or_ln28_28 = or i1 %icmp_ln28_57, %icmp_ln28_56

]]></Node>
<StgValue><ssdm name="or_ln28_28"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.3.1.1354:7  %tmp_46 = fcmp ogt float %phi_ln28_16, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.1.1354:8  %and_ln28_28 = and i1 %or_ln28_28, %tmp_46

]]></Node>
<StgValue><ssdm name="and_ln28_28"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.3.1.1354:9  %select_ln28_16 = select i1 %and_ln28_28, float %phi_ln28_16, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_16"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.3.1.1354:10  switch i5 %sext_ln28, label %branch104 [
    i5 0, label %branch102
    i5 1, label %branch103
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="12">
<![CDATA[
branch94:0  %conv_1_out_1_1_loa_11 = load float* %conv_1_out_1_1_add_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_11"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %._crit_edge.4.1.1314

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="12">
<![CDATA[
branch93:0  %conv_1_out_0_1_loa_11 = load float* %conv_1_out_0_1_add_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_11"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %._crit_edge.4.1.1314

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="12">
<![CDATA[
branch95:0  %conv_1_out_2_1_loa_11 = load float* %conv_1_out_2_1_add_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_11"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %._crit_edge.4.1.1314

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.4.1.1314:0  %phi_ln28_20 = phi float [ %conv_1_out_0_1_loa_11, %branch93 ], [ %conv_1_out_1_1_loa_11, %branch94 ], [ %conv_1_out_2_1_loa_11, %branch95 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_20"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.4.1.1314:1  %bitcast_ln28_35 = bitcast float %phi_ln28_20 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_35"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.4.1.1314:2  %tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_35, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.4.1.1314:3  %trunc_ln28_35 = trunc i32 %bitcast_ln28_35 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_35"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.1.1314:4  %icmp_ln28_70 = icmp ne i8 %tmp_56, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_70"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.4.1.1314:5  %icmp_ln28_71 = icmp eq i23 %trunc_ln28_35, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_71"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.1.1314:6  %or_ln28_35 = or i1 %icmp_ln28_71, %icmp_ln28_70

]]></Node>
<StgValue><ssdm name="or_ln28_35"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.4.1.1314:7  %tmp_57 = fcmp ogt float %phi_ln28_20, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.1.1314:8  %and_ln28_35 = and i1 %or_ln28_35, %tmp_57

]]></Node>
<StgValue><ssdm name="and_ln28_35"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.4.1.1314:9  %select_ln28_20 = select i1 %and_ln28_35, float %phi_ln28_20, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_20"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.4.1.1314:10  switch i5 %sext_ln28, label %branch92 [
    i5 0, label %branch90
    i5 1, label %branch91
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="12">
<![CDATA[
branch82:0  %conv_1_out_1_0_loa_9 = load float* %conv_1_out_1_0_add_13, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_9"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="12">
<![CDATA[
branch81:0  %conv_1_out_0_0_loa_9 = load float* %conv_1_out_0_0_add_13, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_9"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="12">
<![CDATA[
branch83:0  %conv_1_out_2_0_loa_9 = load float* %conv_1_out_2_0_add_13, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_9"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="12">
<![CDATA[
branch70:0  %conv_1_out_1_2_loa_7 = load float* %conv_1_out_1_2_add_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_7"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="12">
<![CDATA[
branch69:0  %conv_1_out_0_2_loa_7 = load float* %conv_1_out_0_2_add_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_7"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="11">
<![CDATA[
branch71:0  %conv_1_out_2_2_loa_7 = load float* %conv_1_out_2_2_add_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_7"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="12">
<![CDATA[
branch58:0  %conv_1_out_1_1_loa_7 = load float* %conv_1_out_1_1_add_14, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_7"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="12">
<![CDATA[
branch57:0  %conv_1_out_0_1_loa_7 = load float* %conv_1_out_0_1_add_14, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_7"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="12">
<![CDATA[
branch59:0  %conv_1_out_2_1_loa_7 = load float* %conv_1_out_2_1_add_14, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_7"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="12">
<![CDATA[
branch46:0  %conv_1_out_1_0_loa_5 = load float* %conv_1_out_1_0_add_15, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_5"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="12">
<![CDATA[
branch45:0  %conv_1_out_0_0_loa_5 = load float* %conv_1_out_0_0_add_15, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_5"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="12">
<![CDATA[
branch47:0  %conv_1_out_2_0_loa_5 = load float* %conv_1_out_2_0_add_15, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_5"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="12">
<![CDATA[
branch34:0  %conv_1_out_1_2_loa_3 = load float* %conv_1_out_1_2_add_14, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_3"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="12">
<![CDATA[
branch33:0  %conv_1_out_0_2_loa_3 = load float* %conv_1_out_0_2_add_14, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_3"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="11">
<![CDATA[
branch35:0  %conv_1_out_2_2_loa_3 = load float* %conv_1_out_2_2_add_14, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_3"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="12">
<![CDATA[
branch22:0  %conv_1_out_1_1_loa_3 = load float* %conv_1_out_1_1_add_16, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_3"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="12">
<![CDATA[
branch21:0  %conv_1_out_0_1_loa_3 = load float* %conv_1_out_0_1_add_16, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_3"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="12">
<![CDATA[
branch23:0  %conv_1_out_2_1_loa_3 = load float* %conv_1_out_2_1_add_16, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="307" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:93  %add_ln28_16 = add i13 %add_ln28, 256

]]></Node>
<StgValue><ssdm name="add_ln28_16"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:94  %add_ln28_17 = add i13 %add_ln28_16, %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln28_17"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="13">
<![CDATA[
Row_Loop_begin:95  %sext_ln28_8 = sext i13 %add_ln28_17 to i64

]]></Node>
<StgValue><ssdm name="sext_ln28_8"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:96  %conv_1_out_0_0_add_17 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_8

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_add_17"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:105  %conv_1_out_0_1_add_17 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_8

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_add_17"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:109  %or_ln28_91 = or i13 %tmp_146, 32

]]></Node>
<StgValue><ssdm name="or_ln28_91"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:110  %add_ln28_18 = add i13 %or_ln28_91, %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln28_18"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="13">
<![CDATA[
Row_Loop_begin:111  %zext_ln28_4 = zext i13 %add_ln28_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_4"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:112  %conv_1_out_0_2_add_9 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %zext_ln28_4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_add_9"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:142  %conv_1_out_1_0_add_17 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_8

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_add_17"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:151  %conv_1_out_1_1_add_17 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_8

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_add_17"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:153  %conv_1_out_1_2_add_9 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %zext_ln28_4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_add_9"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:168  %conv_1_out_2_0_add_17 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_8

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_add_17"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:177  %conv_1_out_2_1_add_17 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_8

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_add_17"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:179  %conv_1_out_2_2_add_9 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %zext_ln28_4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_add_9"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="12">
<![CDATA[
branch151:0  %conv_1_out_1_1_loa_17 = load float* %conv_1_out_1_1_add_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_17"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="12">
<![CDATA[
branch150:0  %conv_1_out_0_1_loa_17 = load float* %conv_1_out_0_1_add_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_17"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="12">
<![CDATA[
branch152:0  %conv_1_out_2_1_loa_17 = load float* %conv_1_out_2_1_add_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_17"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0504:18  %zext_ln28_9 = zext i5 %or_ln25 to i12

]]></Node>
<StgValue><ssdm name="zext_ln28_9"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0504:19  %mul_ln28_1 = mul i12 57, %zext_ln28_9

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="3" op_0_bw="3" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0504:20  %tmp_152 = call i3 @_ssdm_op_PartSelect.i3.i12.i32.i32(i12 %mul_ln28_1, i32 9, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="5" op_0_bw="3">
<![CDATA[
._crit_edge.0.0.0504:21  %sext_ln28_9 = sext i3 %tmp_152 to i5

]]></Node>
<StgValue><ssdm name="sext_ln28_9"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
._crit_edge.0.0.0504:23  %tmp_153 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %urem_ln28_1, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge.0.0.0504:24  %tmp_154 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %urem_ln28_1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="13" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0504:25  %zext_ln28_10 = zext i10 %tmp_154 to i13

]]></Node>
<StgValue><ssdm name="zext_ln28_10"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:26  %add_ln28_22 = add i13 %tmp_153, %zext_ln28_10

]]></Node>
<StgValue><ssdm name="add_ln28_22"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:27  %add_ln28_23 = add i13 %zext_ln14, %add_ln28_22

]]></Node>
<StgValue><ssdm name="add_ln28_23"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0504:28  %zext_ln28_11 = zext i13 %add_ln28_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_11"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:29  %conv_1_out_0_0_add = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %zext_ln28_11

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_add"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:62  %conv_1_out_0_1_add = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %zext_ln28_11

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_add"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="2" op_3_bw="6">
<![CDATA[
._crit_edge.0.0.0504:71  %tmp_155 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i2.i6(i5 %urem_ln28_1, i2 0, i6 %select_ln28_53)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0504:72  %zext_ln28_8 = zext i13 %tmp_155 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_8"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:73  %conv_1_out_0_2_add = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %zext_ln28_8

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_add"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:99  %conv_1_out_1_0_add = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %zext_ln28_11

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_add"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:108  %conv_1_out_1_1_add = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %zext_ln28_11

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_add"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:117  %conv_1_out_1_2_add = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %zext_ln28_8

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_add"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:125  %conv_1_out_2_0_add = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %zext_ln28_11

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_add"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:134  %conv_1_out_2_1_add = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %zext_ln28_11

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_add"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:143  %conv_1_out_2_2_add = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %zext_ln28_8

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_add"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.0.0.0504:151  switch i5 %sext_ln28_9, label %branch149 [
    i5 0, label %branch147
    i5 1, label %branch148
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="12">
<![CDATA[
branch148:0  %conv_1_out_1_0_loa_16 = load float* %conv_1_out_1_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_16"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="12">
<![CDATA[
branch147:0  %conv_1_out_0_0_loa_16 = load float* %conv_1_out_0_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_16"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="12">
<![CDATA[
branch149:0  %conv_1_out_2_0_loa_16 = load float* %conv_1_out_2_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_16"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="12">
<![CDATA[
branch145:0  %conv_1_out_1_1_loa_16 = load float* %conv_1_out_1_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_16"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="12">
<![CDATA[
branch144:0  %conv_1_out_0_1_loa_16 = load float* %conv_1_out_0_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_16"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="12">
<![CDATA[
branch146:0  %conv_1_out_2_1_loa_16 = load float* %conv_1_out_2_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_16"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.0.1.0484:18  switch i5 %sext_ln28, label %branch143 [
    i5 0, label %branch141
    i5 1, label %branch142
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="12">
<![CDATA[
branch136:0  %conv_1_out_1_2_loa_14 = load float* %conv_1_out_1_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_14"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="12">
<![CDATA[
branch135:0  %conv_1_out_0_2_loa_14 = load float* %conv_1_out_0_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_14"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="11">
<![CDATA[
branch137:0  %conv_1_out_2_2_loa_14 = load float* %conv_1_out_2_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_14"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.1.1.0444:18  switch i5 %sext_ln28, label %branch131 [
    i5 0, label %branch129
    i5 1, label %branch130
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="12">
<![CDATA[
branch127:0  %conv_1_out_1_2_loa_13 = load float* %conv_1_out_1_2_add_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_13"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="12">
<![CDATA[
branch126:0  %conv_1_out_0_2_loa_13 = load float* %conv_1_out_0_2_add_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_13"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="11">
<![CDATA[
branch128:0  %conv_1_out_2_2_loa_13 = load float* %conv_1_out_2_2_add_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_13"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.2.1.0404:18  switch i5 %sext_ln28, label %branch119 [
    i5 0, label %branch117
    i5 1, label %branch118
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.3.1.0364:18  switch i5 %sext_ln28, label %branch107 [
    i5 0, label %branch105
    i5 1, label %branch106
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.4.1.0324:18  switch i5 %sext_ln28, label %branch95 [
    i5 0, label %branch93
    i5 1, label %branch94
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.5.1.0284:18  switch i5 %sext_ln28, label %branch83 [
    i5 0, label %branch81
    i5 1, label %branch82
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="12">
<![CDATA[
branch82:0  %conv_1_out_1_0_loa_9 = load float* %conv_1_out_1_0_add_13, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_9"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %._crit_edge.5.1.1274

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="12">
<![CDATA[
branch81:0  %conv_1_out_0_0_loa_9 = load float* %conv_1_out_0_0_add_13, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_9"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %._crit_edge.5.1.1274

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="12">
<![CDATA[
branch83:0  %conv_1_out_2_0_loa_9 = load float* %conv_1_out_2_0_add_13, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_9"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %._crit_edge.5.1.1274

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.5.1.1274:0  %phi_ln28_24 = phi float [ %conv_1_out_0_0_loa_9, %branch81 ], [ %conv_1_out_1_0_loa_9, %branch82 ], [ %conv_1_out_2_0_loa_9, %branch83 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_24"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.5.1.1274:1  %bitcast_ln28_42 = bitcast float %phi_ln28_24 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_42"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.5.1.1274:2  %tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_42, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.5.1.1274:3  %trunc_ln28_42 = trunc i32 %bitcast_ln28_42 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_42"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.5.1.1274:4  %icmp_ln28_84 = icmp ne i8 %tmp_67, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_84"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.5.1.1274:5  %icmp_ln28_85 = icmp eq i23 %trunc_ln28_42, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_85"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.1.1274:6  %or_ln28_42 = or i1 %icmp_ln28_85, %icmp_ln28_84

]]></Node>
<StgValue><ssdm name="or_ln28_42"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.5.1.1274:7  %tmp_68 = fcmp ogt float %phi_ln28_24, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.1.1274:8  %and_ln28_42 = and i1 %or_ln28_42, %tmp_68

]]></Node>
<StgValue><ssdm name="and_ln28_42"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.5.1.1274:9  %select_ln28_24 = select i1 %and_ln28_42, float %phi_ln28_24, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_24"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.5.1.1274:10  switch i5 %sext_ln28, label %branch80 [
    i5 0, label %branch78
    i5 1, label %branch79
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.6.1.0244:18  switch i5 %sext_ln28, label %branch71 [
    i5 0, label %branch69
    i5 1, label %branch70
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="12">
<![CDATA[
branch70:0  %conv_1_out_1_2_loa_7 = load float* %conv_1_out_1_2_add_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_7"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %._crit_edge.6.1.1234

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="12">
<![CDATA[
branch69:0  %conv_1_out_0_2_loa_7 = load float* %conv_1_out_0_2_add_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_7"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %._crit_edge.6.1.1234

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="11">
<![CDATA[
branch71:0  %conv_1_out_2_2_loa_7 = load float* %conv_1_out_2_2_add_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_7"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %._crit_edge.6.1.1234

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.6.1.1234:0  %phi_ln28_28 = phi float [ %conv_1_out_0_2_loa_7, %branch69 ], [ %conv_1_out_1_2_loa_7, %branch70 ], [ %conv_1_out_2_2_loa_7, %branch71 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_28"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.6.1.1234:1  %bitcast_ln28_49 = bitcast float %phi_ln28_28 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_49"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.6.1.1234:2  %tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_49, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.6.1.1234:3  %trunc_ln28_49 = trunc i32 %bitcast_ln28_49 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_49"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.6.1.1234:4  %icmp_ln28_98 = icmp ne i8 %tmp_78, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_98"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.6.1.1234:5  %icmp_ln28_99 = icmp eq i23 %trunc_ln28_49, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_99"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.1.1234:6  %or_ln28_49 = or i1 %icmp_ln28_99, %icmp_ln28_98

]]></Node>
<StgValue><ssdm name="or_ln28_49"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.6.1.1234:7  %tmp_79 = fcmp ogt float %phi_ln28_28, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.1.1234:8  %and_ln28_49 = and i1 %or_ln28_49, %tmp_79

]]></Node>
<StgValue><ssdm name="and_ln28_49"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.6.1.1234:9  %select_ln28_28 = select i1 %and_ln28_49, float %phi_ln28_28, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_28"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.6.1.1234:10  switch i5 %sext_ln28, label %branch68 [
    i5 0, label %branch66
    i5 1, label %branch67
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.7.1.0204:18  switch i5 %sext_ln28, label %branch59 [
    i5 0, label %branch57
    i5 1, label %branch58
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="12">
<![CDATA[
branch58:0  %conv_1_out_1_1_loa_7 = load float* %conv_1_out_1_1_add_14, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_7"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %._crit_edge.7.1.1194

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="12">
<![CDATA[
branch57:0  %conv_1_out_0_1_loa_7 = load float* %conv_1_out_0_1_add_14, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_7"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %._crit_edge.7.1.1194

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="12">
<![CDATA[
branch59:0  %conv_1_out_2_1_loa_7 = load float* %conv_1_out_2_1_add_14, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_7"/></StgValue>
</operation>

<operation id="406" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %._crit_edge.7.1.1194

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.7.1.1194:0  %phi_ln28_32 = phi float [ %conv_1_out_0_1_loa_7, %branch57 ], [ %conv_1_out_1_1_loa_7, %branch58 ], [ %conv_1_out_2_1_loa_7, %branch59 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_32"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.7.1.1194:1  %bitcast_ln28_56 = bitcast float %phi_ln28_32 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_56"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.7.1.1194:2  %tmp_89 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_56, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.7.1.1194:3  %trunc_ln28_56 = trunc i32 %bitcast_ln28_56 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_56"/></StgValue>
</operation>

<operation id="411" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.7.1.1194:4  %icmp_ln28_112 = icmp ne i8 %tmp_89, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_112"/></StgValue>
</operation>

<operation id="412" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.7.1.1194:5  %icmp_ln28_113 = icmp eq i23 %trunc_ln28_56, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_113"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.1.1194:6  %or_ln28_56 = or i1 %icmp_ln28_113, %icmp_ln28_112

]]></Node>
<StgValue><ssdm name="or_ln28_56"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.7.1.1194:7  %tmp_90 = fcmp ogt float %phi_ln28_32, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.1.1194:8  %and_ln28_56 = and i1 %or_ln28_56, %tmp_90

]]></Node>
<StgValue><ssdm name="and_ln28_56"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.7.1.1194:9  %select_ln28_32 = select i1 %and_ln28_56, float %phi_ln28_32, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_32"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.7.1.1194:10  switch i5 %sext_ln28, label %branch56 [
    i5 0, label %branch54
    i5 1, label %branch55
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="418" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.8.1.0164:18  switch i5 %sext_ln28, label %branch47 [
    i5 0, label %branch45
    i5 1, label %branch46
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="419" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="12">
<![CDATA[
branch46:0  %conv_1_out_1_0_loa_5 = load float* %conv_1_out_1_0_add_15, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_5"/></StgValue>
</operation>

<operation id="420" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %._crit_edge.8.1.1154

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="421" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="12">
<![CDATA[
branch45:0  %conv_1_out_0_0_loa_5 = load float* %conv_1_out_0_0_add_15, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_5"/></StgValue>
</operation>

<operation id="422" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %._crit_edge.8.1.1154

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="423" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="12">
<![CDATA[
branch47:0  %conv_1_out_2_0_loa_5 = load float* %conv_1_out_2_0_add_15, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_5"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %._crit_edge.8.1.1154

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.8.1.1154:0  %phi_ln28_36 = phi float [ %conv_1_out_0_0_loa_5, %branch45 ], [ %conv_1_out_1_0_loa_5, %branch46 ], [ %conv_1_out_2_0_loa_5, %branch47 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_36"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.8.1.1154:1  %bitcast_ln28_63 = bitcast float %phi_ln28_36 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_63"/></StgValue>
</operation>

<operation id="427" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.8.1.1154:2  %tmp_100 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_63, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="428" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.8.1.1154:3  %trunc_ln28_63 = trunc i32 %bitcast_ln28_63 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_63"/></StgValue>
</operation>

<operation id="429" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.8.1.1154:4  %icmp_ln28_126 = icmp ne i8 %tmp_100, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_126"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.8.1.1154:5  %icmp_ln28_127 = icmp eq i23 %trunc_ln28_63, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_127"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.1.1154:6  %or_ln28_63 = or i1 %icmp_ln28_127, %icmp_ln28_126

]]></Node>
<StgValue><ssdm name="or_ln28_63"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.8.1.1154:7  %tmp_101 = fcmp ogt float %phi_ln28_36, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.1.1154:8  %and_ln28_63 = and i1 %or_ln28_63, %tmp_101

]]></Node>
<StgValue><ssdm name="and_ln28_63"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.8.1.1154:9  %select_ln28_36 = select i1 %and_ln28_63, float %phi_ln28_36, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_36"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.8.1.1154:10  switch i5 %sext_ln28, label %branch44 [
    i5 0, label %branch42
    i5 1, label %branch43
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="436" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.9.1.0124:18  switch i5 %sext_ln28, label %branch35 [
    i5 0, label %branch33
    i5 1, label %branch34
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="437" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="12">
<![CDATA[
branch34:0  %conv_1_out_1_2_loa_3 = load float* %conv_1_out_1_2_add_14, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_3"/></StgValue>
</operation>

<operation id="438" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %._crit_edge.9.1.1114

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="439" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="12">
<![CDATA[
branch33:0  %conv_1_out_0_2_loa_3 = load float* %conv_1_out_0_2_add_14, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_3"/></StgValue>
</operation>

<operation id="440" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %._crit_edge.9.1.1114

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="441" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="11">
<![CDATA[
branch35:0  %conv_1_out_2_2_loa_3 = load float* %conv_1_out_2_2_add_14, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_3"/></StgValue>
</operation>

<operation id="442" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %._crit_edge.9.1.1114

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="443" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.9.1.1114:0  %phi_ln28_40 = phi float [ %conv_1_out_0_2_loa_3, %branch33 ], [ %conv_1_out_1_2_loa_3, %branch34 ], [ %conv_1_out_2_2_loa_3, %branch35 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_40"/></StgValue>
</operation>

<operation id="444" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.9.1.1114:1  %bitcast_ln28_70 = bitcast float %phi_ln28_40 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_70"/></StgValue>
</operation>

<operation id="445" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.9.1.1114:2  %tmp_111 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_70, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="446" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.9.1.1114:3  %trunc_ln28_70 = trunc i32 %bitcast_ln28_70 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_70"/></StgValue>
</operation>

<operation id="447" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.9.1.1114:4  %icmp_ln28_140 = icmp ne i8 %tmp_111, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_140"/></StgValue>
</operation>

<operation id="448" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.9.1.1114:5  %icmp_ln28_141 = icmp eq i23 %trunc_ln28_70, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_141"/></StgValue>
</operation>

<operation id="449" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.1.1114:6  %or_ln28_70 = or i1 %icmp_ln28_141, %icmp_ln28_140

]]></Node>
<StgValue><ssdm name="or_ln28_70"/></StgValue>
</operation>

<operation id="450" st_id="12" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.9.1.1114:7  %tmp_112 = fcmp ogt float %phi_ln28_40, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="451" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.1.1114:8  %and_ln28_70 = and i1 %or_ln28_70, %tmp_112

]]></Node>
<StgValue><ssdm name="and_ln28_70"/></StgValue>
</operation>

<operation id="452" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.9.1.1114:9  %select_ln28_40 = select i1 %and_ln28_70, float %phi_ln28_40, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_40"/></StgValue>
</operation>

<operation id="453" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.9.1.1114:10  switch i5 %sext_ln28, label %branch32 [
    i5 0, label %branch30
    i5 1, label %branch31
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="454" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.10.1.084:18  switch i5 %sext_ln28, label %branch23 [
    i5 0, label %branch21
    i5 1, label %branch22
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="455" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="12">
<![CDATA[
branch22:0  %conv_1_out_1_1_loa_3 = load float* %conv_1_out_1_1_add_16, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_3"/></StgValue>
</operation>

<operation id="456" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %._crit_edge.10.1.174

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="457" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="12">
<![CDATA[
branch21:0  %conv_1_out_0_1_loa_3 = load float* %conv_1_out_0_1_add_16, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_3"/></StgValue>
</operation>

<operation id="458" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %._crit_edge.10.1.174

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="459" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="12">
<![CDATA[
branch23:0  %conv_1_out_2_1_loa_3 = load float* %conv_1_out_2_1_add_16, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_3"/></StgValue>
</operation>

<operation id="460" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %._crit_edge.10.1.174

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="461" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.10.1.174:0  %phi_ln28_44 = phi float [ %conv_1_out_0_1_loa_3, %branch21 ], [ %conv_1_out_1_1_loa_3, %branch22 ], [ %conv_1_out_2_1_loa_3, %branch23 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_44"/></StgValue>
</operation>

<operation id="462" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.10.1.174:1  %bitcast_ln28_77 = bitcast float %phi_ln28_44 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_77"/></StgValue>
</operation>

<operation id="463" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.10.1.174:2  %tmp_122 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_77, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="464" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.10.1.174:3  %trunc_ln28_77 = trunc i32 %bitcast_ln28_77 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_77"/></StgValue>
</operation>

<operation id="465" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.10.1.174:4  %icmp_ln28_154 = icmp ne i8 %tmp_122, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_154"/></StgValue>
</operation>

<operation id="466" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.10.1.174:5  %icmp_ln28_155 = icmp eq i23 %trunc_ln28_77, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_155"/></StgValue>
</operation>

<operation id="467" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.1.174:6  %or_ln28_77 = or i1 %icmp_ln28_155, %icmp_ln28_154

]]></Node>
<StgValue><ssdm name="or_ln28_77"/></StgValue>
</operation>

<operation id="468" st_id="12" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.10.1.174:7  %tmp_123 = fcmp ogt float %phi_ln28_44, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="469" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.1.174:8  %and_ln28_77 = and i1 %or_ln28_77, %tmp_123

]]></Node>
<StgValue><ssdm name="and_ln28_77"/></StgValue>
</operation>

<operation id="470" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.10.1.174:9  %select_ln28_44 = select i1 %and_ln28_77, float %phi_ln28_44, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_44"/></StgValue>
</operation>

<operation id="471" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.10.1.174:10  switch i5 %sext_ln28, label %branch20 [
    i5 0, label %branch18
    i5 1, label %branch19
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="472" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.11.1.044:18  switch i5 %sext_ln28, label %branch11 [
    i5 0, label %branch9
    i5 1, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="473" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="12">
<![CDATA[
branch10:0  %conv_1_out_1_0_loa_1 = load float* %conv_1_out_1_0_add_17, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_1"/></StgValue>
</operation>

<operation id="474" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="12">
<![CDATA[
branch9:0  %conv_1_out_0_0_loa_1 = load float* %conv_1_out_0_0_add_17, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_1"/></StgValue>
</operation>

<operation id="475" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="12">
<![CDATA[
branch11:0  %conv_1_out_2_0_loa_1 = load float* %conv_1_out_2_0_add_17, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_1"/></StgValue>
</operation>

<operation id="476" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.11.1.134:10  switch i5 %sext_ln28, label %branch8 [
    i5 0, label %branch6
    i5 1, label %branch7
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="477" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="6">
<![CDATA[
Row_Loop_begin:7  %zext_ln14_1 = zext i6 %select_ln28_53 to i12

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="478" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
Row_Loop_begin:12  %tmp = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %select_ln28_52, i7 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="479" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="11">
<![CDATA[
Row_Loop_begin:13  %zext_ln35 = zext i11 %tmp to i12

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="480" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
Row_Loop_begin:14  %tmp_144 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %select_ln28_52, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="481" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="9">
<![CDATA[
Row_Loop_begin:15  %zext_ln35_1 = zext i9 %tmp_144 to i12

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="482" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Row_Loop_begin:16  %add_ln35 = add i12 %zext_ln35_1, %zext_ln35

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="483" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Row_Loop_begin:17  %add_ln35_1 = add i12 %add_ln35, %zext_ln14_1

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="484" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="12">
<![CDATA[
Row_Loop_begin:18  %zext_ln35_2 = zext i12 %add_ln35_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_2"/></StgValue>
</operation>

<operation id="485" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:19  %max_pool_1_out_0_ad = getelementptr [2080 x float]* %max_pool_1_out_0, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_ad"/></StgValue>
</operation>

<operation id="486" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:36  %max_pool_1_out_1_ad = getelementptr [2080 x float]* %max_pool_1_out_1, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_ad"/></StgValue>
</operation>

<operation id="487" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Row_Loop_begin:41  %sub_ln35 = sub i12 %zext_ln35, %zext_ln35_1

]]></Node>
<StgValue><ssdm name="sub_ln35"/></StgValue>
</operation>

<operation id="488" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="12">
<![CDATA[
branch151:0  %conv_1_out_1_1_loa_17 = load float* %conv_1_out_1_1_add_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_17"/></StgValue>
</operation>

<operation id="489" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
branch151:1  br label %._crit_edge.0.0.0504

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="490" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="12">
<![CDATA[
branch150:0  %conv_1_out_0_1_loa_17 = load float* %conv_1_out_0_1_add_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_17"/></StgValue>
</operation>

<operation id="491" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
branch150:1  br label %._crit_edge.0.0.0504

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="492" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="12">
<![CDATA[
branch152:0  %conv_1_out_2_1_loa_17 = load float* %conv_1_out_2_1_add_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_17"/></StgValue>
</operation>

<operation id="493" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
branch152:1  br label %._crit_edge.0.0.0504

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="494" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.0.0.0504:0  %phi_ln28_1 = phi float [ %conv_1_out_0_1_loa_17, %branch150 ], [ %conv_1_out_1_1_loa_17, %branch151 ], [ %conv_1_out_2_1_loa_17, %branch152 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_1"/></StgValue>
</operation>

<operation id="495" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0504:1  %bitcast_ln28_1 = bitcast float %phi_ln28_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_1"/></StgValue>
</operation>

<operation id="496" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0504:2  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="497" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0504:3  %trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_1"/></StgValue>
</operation>

<operation id="498" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0504:4  %bitcast_ln28_2 = bitcast float %select_ln28 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_2"/></StgValue>
</operation>

<operation id="499" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0504:5  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="500" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0504:6  %trunc_ln28_2 = trunc i32 %bitcast_ln28_2 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_2"/></StgValue>
</operation>

<operation id="501" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.0.0504:7  %icmp_ln28_2 = icmp ne i8 %tmp_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_2"/></StgValue>
</operation>

<operation id="502" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0.0.0504:8  %icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_3"/></StgValue>
</operation>

<operation id="503" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0504:9  %or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2

]]></Node>
<StgValue><ssdm name="or_ln28_1"/></StgValue>
</operation>

<operation id="504" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.0.0504:10  %icmp_ln28_4 = icmp ne i8 %tmp_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_4"/></StgValue>
</operation>

<operation id="505" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0.0.0504:11  %icmp_ln28_5 = icmp eq i23 %trunc_ln28_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_5"/></StgValue>
</operation>

<operation id="506" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0504:12  %or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4

]]></Node>
<StgValue><ssdm name="or_ln28_2"/></StgValue>
</operation>

<operation id="507" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0504:13  %and_ln28_1 = and i1 %or_ln28_1, %or_ln28_2

]]></Node>
<StgValue><ssdm name="and_ln28_1"/></StgValue>
</operation>

<operation id="508" st_id="13" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0504:14  %tmp_6 = fcmp ogt float %phi_ln28_1, %select_ln28

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="509" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0504:15  %and_ln28_2 = and i1 %and_ln28_1, %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln28_2"/></StgValue>
</operation>

<operation id="510" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0504:16  %select_ln28_1 = select i1 %and_ln28_2, float %phi_ln28_1, float %select_ln28

]]></Node>
<StgValue><ssdm name="select_ln28_1"/></StgValue>
</operation>

<operation id="511" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:30  %add_ln28_24 = add i13 32, %add_ln28_22

]]></Node>
<StgValue><ssdm name="add_ln28_24"/></StgValue>
</operation>

<operation id="512" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:31  %add_ln28_25 = add i13 %zext_ln14, %add_ln28_24

]]></Node>
<StgValue><ssdm name="add_ln28_25"/></StgValue>
</operation>

<operation id="513" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0504:32  %sext_ln28_10 = sext i13 %add_ln28_25 to i64

]]></Node>
<StgValue><ssdm name="sext_ln28_10"/></StgValue>
</operation>

<operation id="514" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:33  %conv_1_out_0_0_add_1 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_10

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_add_1"/></StgValue>
</operation>

<operation id="515" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:63  %conv_1_out_0_1_add_1 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_10

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_add_1"/></StgValue>
</operation>

<operation id="516" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:74  %or_ln28_98 = or i13 %tmp_153, 32

]]></Node>
<StgValue><ssdm name="or_ln28_98"/></StgValue>
</operation>

<operation id="517" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:75  %add_ln28_40 = add i13 %zext_ln14, %or_ln28_98

]]></Node>
<StgValue><ssdm name="add_ln28_40"/></StgValue>
</operation>

<operation id="518" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0504:76  %zext_ln28_12 = zext i13 %add_ln28_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_12"/></StgValue>
</operation>

<operation id="519" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:77  %conv_1_out_0_2_add_1 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %zext_ln28_12

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_add_1"/></StgValue>
</operation>

<operation id="520" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:78  %or_ln28_99 = or i13 %tmp_155, 64

]]></Node>
<StgValue><ssdm name="or_ln28_99"/></StgValue>
</operation>

<operation id="521" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0504:79  %tmp_156 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i13(i51 0, i13 %or_ln28_99)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="522" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:80  %conv_1_out_0_2_add_2 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %tmp_156

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_add_2"/></StgValue>
</operation>

<operation id="523" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:100  %conv_1_out_1_0_add_1 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_10

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_add_1"/></StgValue>
</operation>

<operation id="524" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:109  %conv_1_out_1_1_add_1 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_10

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_add_1"/></StgValue>
</operation>

<operation id="525" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:118  %conv_1_out_1_2_add_1 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %zext_ln28_12

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_add_1"/></StgValue>
</operation>

<operation id="526" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:119  %conv_1_out_1_2_add_2 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %tmp_156

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_add_2"/></StgValue>
</operation>

<operation id="527" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:126  %conv_1_out_2_0_add_1 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_10

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_add_1"/></StgValue>
</operation>

<operation id="528" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:135  %conv_1_out_2_1_add_1 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_10

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_add_1"/></StgValue>
</operation>

<operation id="529" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:144  %conv_1_out_2_2_add_1 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %zext_ln28_12

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_add_1"/></StgValue>
</operation>

<operation id="530" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:145  %conv_1_out_2_2_add_2 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %tmp_156

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_add_2"/></StgValue>
</operation>

<operation id="531" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="12">
<![CDATA[
branch148:0  %conv_1_out_1_0_loa_16 = load float* %conv_1_out_1_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_16"/></StgValue>
</operation>

<operation id="532" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
branch148:1  br label %._crit_edge.0.0.1494

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="533" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="12">
<![CDATA[
branch147:0  %conv_1_out_0_0_loa_16 = load float* %conv_1_out_0_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_16"/></StgValue>
</operation>

<operation id="534" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
branch147:1  br label %._crit_edge.0.0.1494

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="535" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="12">
<![CDATA[
branch149:0  %conv_1_out_2_0_loa_16 = load float* %conv_1_out_2_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_16"/></StgValue>
</operation>

<operation id="536" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
branch149:1  br label %._crit_edge.0.0.1494

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="537" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.0.0.1494:0  %phi_ln28_2 = phi float [ %conv_1_out_0_0_loa_16, %branch147 ], [ %conv_1_out_1_0_loa_16, %branch148 ], [ %conv_1_out_2_0_loa_16, %branch149 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_2"/></StgValue>
</operation>

<operation id="538" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.1494:1  %bitcast_ln28_3 = bitcast float %phi_ln28_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_3"/></StgValue>
</operation>

<operation id="539" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.1494:2  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="540" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.1494:3  %trunc_ln28_3 = trunc i32 %bitcast_ln28_3 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_3"/></StgValue>
</operation>

<operation id="541" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.1494:4  %bitcast_ln28_4 = bitcast float %select_ln28_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_4"/></StgValue>
</operation>

<operation id="542" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.1494:5  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_4, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="543" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.1494:6  %trunc_ln28_4 = trunc i32 %bitcast_ln28_4 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_4"/></StgValue>
</operation>

<operation id="544" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.0.1494:7  %icmp_ln28_6 = icmp ne i8 %tmp_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_6"/></StgValue>
</operation>

<operation id="545" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0.0.1494:8  %icmp_ln28_7 = icmp eq i23 %trunc_ln28_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_7"/></StgValue>
</operation>

<operation id="546" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.1494:9  %or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6

]]></Node>
<StgValue><ssdm name="or_ln28_3"/></StgValue>
</operation>

<operation id="547" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.0.1494:10  %icmp_ln28_8 = icmp ne i8 %tmp_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_8"/></StgValue>
</operation>

<operation id="548" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0.0.1494:11  %icmp_ln28_9 = icmp eq i23 %trunc_ln28_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_9"/></StgValue>
</operation>

<operation id="549" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.1494:12  %or_ln28_4 = or i1 %icmp_ln28_9, %icmp_ln28_8

]]></Node>
<StgValue><ssdm name="or_ln28_4"/></StgValue>
</operation>

<operation id="550" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.1494:13  %and_ln28_3 = and i1 %or_ln28_3, %or_ln28_4

]]></Node>
<StgValue><ssdm name="and_ln28_3"/></StgValue>
</operation>

<operation id="551" st_id="13" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.1494:14  %tmp_9 = fcmp ogt float %phi_ln28_2, %select_ln28_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="552" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.1494:15  %and_ln28_4 = and i1 %and_ln28_3, %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln28_4"/></StgValue>
</operation>

<operation id="553" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.1494:16  %select_ln28_2 = select i1 %and_ln28_4, float %phi_ln28_2, float %select_ln28_1

]]></Node>
<StgValue><ssdm name="select_ln28_2"/></StgValue>
</operation>

<operation id="554" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.0.0.1494:17  switch i5 %sext_ln28_9, label %branch146 [
    i5 0, label %branch144
    i5 1, label %branch145
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="555" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="12">
<![CDATA[
branch145:0  %conv_1_out_1_1_loa_16 = load float* %conv_1_out_1_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_16"/></StgValue>
</operation>

<operation id="556" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
branch145:1  br label %._crit_edge.0.1.0484

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="557" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="12">
<![CDATA[
branch144:0  %conv_1_out_0_1_loa_16 = load float* %conv_1_out_0_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_16"/></StgValue>
</operation>

<operation id="558" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
branch144:1  br label %._crit_edge.0.1.0484

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="559" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="12">
<![CDATA[
branch146:0  %conv_1_out_2_1_loa_16 = load float* %conv_1_out_2_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_16"/></StgValue>
</operation>

<operation id="560" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
branch146:1  br label %._crit_edge.0.1.0484

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="561" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.0.1.0484:0  %phi_ln28_3 = phi float [ %conv_1_out_0_1_loa_16, %branch144 ], [ %conv_1_out_1_1_loa_16, %branch145 ], [ %conv_1_out_2_1_loa_16, %branch146 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_3"/></StgValue>
</operation>

<operation id="562" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.0484:1  %bitcast_ln28_5 = bitcast float %phi_ln28_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_5"/></StgValue>
</operation>

<operation id="563" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.1.0484:2  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_5, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="564" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.0484:3  %trunc_ln28_5 = trunc i32 %bitcast_ln28_5 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_5"/></StgValue>
</operation>

<operation id="565" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.0484:4  %bitcast_ln28_6 = bitcast float %select_ln28_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_6"/></StgValue>
</operation>

<operation id="566" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.1.0484:5  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_6, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="567" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0.1.0484:6  %trunc_ln28_6 = trunc i32 %bitcast_ln28_6 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_6"/></StgValue>
</operation>

<operation id="568" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.1.0484:7  %icmp_ln28_10 = icmp ne i8 %tmp_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_10"/></StgValue>
</operation>

<operation id="569" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0.1.0484:8  %icmp_ln28_11 = icmp eq i23 %trunc_ln28_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_11"/></StgValue>
</operation>

<operation id="570" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.0484:9  %or_ln28_5 = or i1 %icmp_ln28_11, %icmp_ln28_10

]]></Node>
<StgValue><ssdm name="or_ln28_5"/></StgValue>
</operation>

<operation id="571" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.1.0484:10  %icmp_ln28_12 = icmp ne i8 %tmp_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_12"/></StgValue>
</operation>

<operation id="572" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0.1.0484:11  %icmp_ln28_13 = icmp eq i23 %trunc_ln28_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_13"/></StgValue>
</operation>

<operation id="573" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.0484:12  %or_ln28_6 = or i1 %icmp_ln28_13, %icmp_ln28_12

]]></Node>
<StgValue><ssdm name="or_ln28_6"/></StgValue>
</operation>

<operation id="574" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.0484:13  %and_ln28_5 = and i1 %or_ln28_5, %or_ln28_6

]]></Node>
<StgValue><ssdm name="and_ln28_5"/></StgValue>
</operation>

<operation id="575" st_id="13" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.1.0484:14  %tmp_11 = fcmp ogt float %phi_ln28_3, %select_ln28_2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="576" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1.0484:15  %and_ln28_6 = and i1 %and_ln28_5, %tmp_11

]]></Node>
<StgValue><ssdm name="and_ln28_6"/></StgValue>
</operation>

<operation id="577" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.1.0484:16  %select_ln28_3 = select i1 %and_ln28_6, float %phi_ln28_3, float %select_ln28_2

]]></Node>
<StgValue><ssdm name="select_ln28_3"/></StgValue>
</operation>

<operation id="578" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge.0.1.0484:17  store float %select_ln28_3, float* %max_pool_1_out_0_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="579" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="12">
<![CDATA[
branch139:0  %conv_1_out_1_0_loa_15 = load float* %conv_1_out_1_0_add_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_15"/></StgValue>
</operation>

<operation id="580" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="12">
<![CDATA[
branch138:0  %conv_1_out_0_0_loa_15 = load float* %conv_1_out_0_0_add_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_15"/></StgValue>
</operation>

<operation id="581" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="12">
<![CDATA[
branch140:0  %conv_1_out_2_0_loa_15 = load float* %conv_1_out_2_0_add_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_15"/></StgValue>
</operation>

<operation id="582" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="12">
<![CDATA[
branch136:0  %conv_1_out_1_2_loa_14 = load float* %conv_1_out_1_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_14"/></StgValue>
</operation>

<operation id="583" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
branch136:1  br label %._crit_edge.1.0.1454

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="584" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="12">
<![CDATA[
branch135:0  %conv_1_out_0_2_loa_14 = load float* %conv_1_out_0_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_14"/></StgValue>
</operation>

<operation id="585" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
branch135:1  br label %._crit_edge.1.0.1454

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="586" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="11">
<![CDATA[
branch137:0  %conv_1_out_2_2_loa_14 = load float* %conv_1_out_2_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_14"/></StgValue>
</operation>

<operation id="587" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
branch137:1  br label %._crit_edge.1.0.1454

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="588" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="12">
<![CDATA[
branch133:0  %conv_1_out_1_0_loa_14 = load float* %conv_1_out_1_0_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_14"/></StgValue>
</operation>

<operation id="589" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="12">
<![CDATA[
branch132:0  %conv_1_out_0_0_loa_14 = load float* %conv_1_out_0_0_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_14"/></StgValue>
</operation>

<operation id="590" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="12">
<![CDATA[
branch134:0  %conv_1_out_2_0_loa_14 = load float* %conv_1_out_2_0_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_14"/></StgValue>
</operation>

<operation id="591" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="12">
<![CDATA[
branch127:0  %conv_1_out_1_2_loa_13 = load float* %conv_1_out_1_2_add_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_13"/></StgValue>
</operation>

<operation id="592" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
branch127:1  br label %._crit_edge.2.0.0424

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="593" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="12">
<![CDATA[
branch126:0  %conv_1_out_0_2_loa_13 = load float* %conv_1_out_0_2_add_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_13"/></StgValue>
</operation>

<operation id="594" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
branch126:1  br label %._crit_edge.2.0.0424

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="595" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="11">
<![CDATA[
branch128:0  %conv_1_out_2_2_loa_13 = load float* %conv_1_out_2_2_add_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_13"/></StgValue>
</operation>

<operation id="596" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
branch128:1  br label %._crit_edge.2.0.0424

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="597" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.2.0.0424:0  %phi_ln28_9 = phi float [ %conv_1_out_0_2_loa_13, %branch126 ], [ %conv_1_out_1_2_loa_13, %branch127 ], [ %conv_1_out_2_2_loa_13, %branch128 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_9"/></StgValue>
</operation>

<operation id="598" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.0424:1  %bitcast_ln28_15 = bitcast float %phi_ln28_9 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_15"/></StgValue>
</operation>

<operation id="599" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.0.0424:2  %tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_15, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="600" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.0424:3  %trunc_ln28_15 = trunc i32 %bitcast_ln28_15 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_15"/></StgValue>
</operation>

<operation id="601" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.0424:4  %bitcast_ln28_16 = bitcast float %select_ln28_8 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_16"/></StgValue>
</operation>

<operation id="602" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.0.0424:5  %tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_16, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="603" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.0424:6  %trunc_ln28_16 = trunc i32 %bitcast_ln28_16 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_16"/></StgValue>
</operation>

<operation id="604" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.0.0424:7  %icmp_ln28_30 = icmp ne i8 %tmp_25, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_30"/></StgValue>
</operation>

<operation id="605" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.2.0.0424:8  %icmp_ln28_31 = icmp eq i23 %trunc_ln28_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_31"/></StgValue>
</operation>

<operation id="606" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.0424:9  %or_ln28_15 = or i1 %icmp_ln28_31, %icmp_ln28_30

]]></Node>
<StgValue><ssdm name="or_ln28_15"/></StgValue>
</operation>

<operation id="607" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.0.0424:10  %icmp_ln28_32 = icmp ne i8 %tmp_26, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_32"/></StgValue>
</operation>

<operation id="608" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.2.0.0424:11  %icmp_ln28_33 = icmp eq i23 %trunc_ln28_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_33"/></StgValue>
</operation>

<operation id="609" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.0424:12  %or_ln28_16 = or i1 %icmp_ln28_33, %icmp_ln28_32

]]></Node>
<StgValue><ssdm name="or_ln28_16"/></StgValue>
</operation>

<operation id="610" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.0424:13  %and_ln28_15 = and i1 %or_ln28_15, %or_ln28_16

]]></Node>
<StgValue><ssdm name="and_ln28_15"/></StgValue>
</operation>

<operation id="611" st_id="13" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.2.0.0424:14  %tmp_27 = fcmp ogt float %phi_ln28_9, %select_ln28_8

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="612" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.0424:15  %and_ln28_16 = and i1 %and_ln28_15, %tmp_27

]]></Node>
<StgValue><ssdm name="and_ln28_16"/></StgValue>
</operation>

<operation id="613" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.0.0424:16  %select_ln28_9 = select i1 %and_ln28_16, float %phi_ln28_9, float %select_ln28_8

]]></Node>
<StgValue><ssdm name="select_ln28_9"/></StgValue>
</operation>

<operation id="614" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.2.0.0424:17  switch i5 %sext_ln28_9, label %branch125 [
    i5 0, label %branch123
    i5 1, label %branch124
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="615" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="12">
<![CDATA[
branch124:0  %conv_1_out_1_1_loa_14 = load float* %conv_1_out_1_1_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_14"/></StgValue>
</operation>

<operation id="616" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="12">
<![CDATA[
branch123:0  %conv_1_out_0_1_loa_14 = load float* %conv_1_out_0_1_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_14"/></StgValue>
</operation>

<operation id="617" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="12">
<![CDATA[
branch125:0  %conv_1_out_2_1_loa_14 = load float* %conv_1_out_2_1_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_14"/></StgValue>
</operation>

<operation id="618" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="12">
<![CDATA[
branch121:0  %conv_1_out_1_2_loa_12 = load float* %conv_1_out_1_2_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_12"/></StgValue>
</operation>

<operation id="619" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="12">
<![CDATA[
branch120:0  %conv_1_out_0_2_loa_12 = load float* %conv_1_out_0_2_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_12"/></StgValue>
</operation>

<operation id="620" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="11">
<![CDATA[
branch122:0  %conv_1_out_2_2_loa_12 = load float* %conv_1_out_2_2_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_12"/></StgValue>
</operation>

<operation id="621" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="12">
<![CDATA[
branch115:0  %conv_1_out_1_1_loa_13 = load float* %conv_1_out_1_1_add_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_13"/></StgValue>
</operation>

<operation id="622" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="12">
<![CDATA[
branch114:0  %conv_1_out_0_1_loa_13 = load float* %conv_1_out_0_1_add_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_13"/></StgValue>
</operation>

<operation id="623" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="12">
<![CDATA[
branch116:0  %conv_1_out_2_1_loa_13 = load float* %conv_1_out_2_1_add_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_13"/></StgValue>
</operation>

<operation id="624" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="12">
<![CDATA[
branch100:0  %conv_1_out_1_2_loa_10 = load float* %conv_1_out_1_2_add_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_10"/></StgValue>
</operation>

<operation id="625" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="12">
<![CDATA[
branch99:0  %conv_1_out_0_2_loa_10 = load float* %conv_1_out_0_2_add_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_10"/></StgValue>
</operation>

<operation id="626" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="11">
<![CDATA[
branch101:0  %conv_1_out_2_2_loa_10 = load float* %conv_1_out_2_2_add_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_10"/></StgValue>
</operation>

<operation id="627" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="12">
<![CDATA[
branch10:0  %conv_1_out_1_0_loa_1 = load float* %conv_1_out_1_0_add_17, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_1"/></StgValue>
</operation>

<operation id="628" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %._crit_edge.11.1.134

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="629" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="12">
<![CDATA[
branch9:0  %conv_1_out_0_0_loa_1 = load float* %conv_1_out_0_0_add_17, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_1"/></StgValue>
</operation>

<operation id="630" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %._crit_edge.11.1.134

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="631" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="12">
<![CDATA[
branch11:0  %conv_1_out_2_0_loa_1 = load float* %conv_1_out_2_0_add_17, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_1"/></StgValue>
</operation>

<operation id="632" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %._crit_edge.11.1.134

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="633" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.11.1.134:0  %phi_ln28_48 = phi float [ %conv_1_out_0_0_loa_1, %branch9 ], [ %conv_1_out_1_0_loa_1, %branch10 ], [ %conv_1_out_2_0_loa_1, %branch11 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_48"/></StgValue>
</operation>

<operation id="634" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.11.1.134:1  %bitcast_ln28_84 = bitcast float %phi_ln28_48 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_84"/></StgValue>
</operation>

<operation id="635" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11.1.134:2  %tmp_133 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_84, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="636" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.11.1.134:3  %trunc_ln28_84 = trunc i32 %bitcast_ln28_84 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_84"/></StgValue>
</operation>

<operation id="637" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11.1.134:4  %icmp_ln28_168 = icmp ne i8 %tmp_133, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_168"/></StgValue>
</operation>

<operation id="638" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.11.1.134:5  %icmp_ln28_169 = icmp eq i23 %trunc_ln28_84, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_169"/></StgValue>
</operation>

<operation id="639" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.1.134:6  %or_ln28_84 = or i1 %icmp_ln28_169, %icmp_ln28_168

]]></Node>
<StgValue><ssdm name="or_ln28_84"/></StgValue>
</operation>

<operation id="640" st_id="13" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.11.1.134:7  %tmp_134 = fcmp ogt float %phi_ln28_48, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="641" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.1.134:8  %and_ln28_84 = and i1 %or_ln28_84, %tmp_134

]]></Node>
<StgValue><ssdm name="and_ln28_84"/></StgValue>
</operation>

<operation id="642" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.11.1.134:9  %select_ln28_48 = select i1 %and_ln28_84, float %phi_ln28_48, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln28_48"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="643" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Row_Loop_begin:20  %add_ln35_2 = add i12 %add_ln35, 32

]]></Node>
<StgValue><ssdm name="add_ln35_2"/></StgValue>
</operation>

<operation id="644" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Row_Loop_begin:21  %add_ln35_3 = add i12 %add_ln35_2, %zext_ln14_1

]]></Node>
<StgValue><ssdm name="add_ln35_3"/></StgValue>
</operation>

<operation id="645" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="12">
<![CDATA[
Row_Loop_begin:22  %zext_ln35_3 = zext i12 %add_ln35_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_3"/></StgValue>
</operation>

<operation id="646" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:23  %max_pool_1_out_0_ad_1 = getelementptr [2080 x float]* %max_pool_1_out_0, i64 0, i64 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_ad_1"/></StgValue>
</operation>

<operation id="647" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Row_Loop_begin:24  %add_ln35_4 = add i12 %add_ln35, 64

]]></Node>
<StgValue><ssdm name="add_ln35_4"/></StgValue>
</operation>

<operation id="648" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Row_Loop_begin:25  %add_ln35_5 = add i12 %add_ln35_4, %zext_ln14_1

]]></Node>
<StgValue><ssdm name="add_ln35_5"/></StgValue>
</operation>

<operation id="649" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="12">
<![CDATA[
Row_Loop_begin:26  %zext_ln35_4 = zext i12 %add_ln35_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_4"/></StgValue>
</operation>

<operation id="650" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:27  %max_pool_1_out_0_ad_2 = getelementptr [2080 x float]* %max_pool_1_out_0, i64 0, i64 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_ad_2"/></StgValue>
</operation>

<operation id="651" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:37  %max_pool_1_out_1_ad_1 = getelementptr [2080 x float]* %max_pool_1_out_1, i64 0, i64 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_ad_1"/></StgValue>
</operation>

<operation id="652" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:38  %max_pool_1_out_1_ad_2 = getelementptr [2080 x float]* %max_pool_1_out_1, i64 0, i64 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_ad_2"/></StgValue>
</operation>

<operation id="653" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:116  %or_ln28_93 = or i13 %tmp_146, 96

]]></Node>
<StgValue><ssdm name="or_ln28_93"/></StgValue>
</operation>

<operation id="654" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:117  %add_ln28_19 = add i13 %or_ln28_93, %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln28_19"/></StgValue>
</operation>

<operation id="655" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="13">
<![CDATA[
Row_Loop_begin:118  %zext_ln28_5 = zext i13 %add_ln28_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_5"/></StgValue>
</operation>

<operation id="656" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:119  %conv_1_out_0_2_add_11 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %zext_ln28_5

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_add_11"/></StgValue>
</operation>

<operation id="657" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:155  %conv_1_out_1_2_add_11 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %zext_ln28_5

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_add_11"/></StgValue>
</operation>

<operation id="658" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:181  %conv_1_out_2_2_add_11 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %zext_ln28_5

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_add_11"/></StgValue>
</operation>

<operation id="659" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:34  %add_ln28_26 = add i13 64, %add_ln28_22

]]></Node>
<StgValue><ssdm name="add_ln28_26"/></StgValue>
</operation>

<operation id="660" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:35  %add_ln28_27 = add i13 %zext_ln14, %add_ln28_26

]]></Node>
<StgValue><ssdm name="add_ln28_27"/></StgValue>
</operation>

<operation id="661" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0504:36  %sext_ln28_11 = sext i13 %add_ln28_27 to i64

]]></Node>
<StgValue><ssdm name="sext_ln28_11"/></StgValue>
</operation>

<operation id="662" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:37  %conv_1_out_0_0_add_2 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_11

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_add_2"/></StgValue>
</operation>

<operation id="663" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:38  %add_ln28_28 = add i13 96, %add_ln28_22

]]></Node>
<StgValue><ssdm name="add_ln28_28"/></StgValue>
</operation>

<operation id="664" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:39  %add_ln28_29 = add i13 %zext_ln14, %add_ln28_28

]]></Node>
<StgValue><ssdm name="add_ln28_29"/></StgValue>
</operation>

<operation id="665" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0504:40  %sext_ln28_12 = sext i13 %add_ln28_29 to i64

]]></Node>
<StgValue><ssdm name="sext_ln28_12"/></StgValue>
</operation>

<operation id="666" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:41  %conv_1_out_0_0_add_3 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_12

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_add_3"/></StgValue>
</operation>

<operation id="667" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:64  %conv_1_out_0_1_add_2 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_11

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_add_2"/></StgValue>
</operation>

<operation id="668" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:65  %conv_1_out_0_1_add_3 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_12

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_add_3"/></StgValue>
</operation>

<operation id="669" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:81  %or_ln28_100 = or i13 %tmp_153, 96

]]></Node>
<StgValue><ssdm name="or_ln28_100"/></StgValue>
</operation>

<operation id="670" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:82  %add_ln28_41 = add i13 %zext_ln14, %or_ln28_100

]]></Node>
<StgValue><ssdm name="add_ln28_41"/></StgValue>
</operation>

<operation id="671" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0504:83  %zext_ln28_13 = zext i13 %add_ln28_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_13"/></StgValue>
</operation>

<operation id="672" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:84  %conv_1_out_0_2_add_3 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %zext_ln28_13

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_add_3"/></StgValue>
</operation>

<operation id="673" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:101  %conv_1_out_1_0_add_2 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_11

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_add_2"/></StgValue>
</operation>

<operation id="674" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:102  %conv_1_out_1_0_add_3 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_12

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_add_3"/></StgValue>
</operation>

<operation id="675" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:110  %conv_1_out_1_1_add_2 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_11

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_add_2"/></StgValue>
</operation>

<operation id="676" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:111  %conv_1_out_1_1_add_3 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_12

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_add_3"/></StgValue>
</operation>

<operation id="677" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:120  %conv_1_out_1_2_add_3 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %zext_ln28_13

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_add_3"/></StgValue>
</operation>

<operation id="678" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:127  %conv_1_out_2_0_add_2 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_11

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_add_2"/></StgValue>
</operation>

<operation id="679" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:128  %conv_1_out_2_0_add_3 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_12

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_add_3"/></StgValue>
</operation>

<operation id="680" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:136  %conv_1_out_2_1_add_2 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_11

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_add_2"/></StgValue>
</operation>

<operation id="681" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:137  %conv_1_out_2_1_add_3 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_12

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_add_3"/></StgValue>
</operation>

<operation id="682" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:146  %conv_1_out_2_2_add_3 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %zext_ln28_13

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_add_3"/></StgValue>
</operation>

<operation id="683" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="12">
<![CDATA[
branch139:0  %conv_1_out_1_0_loa_15 = load float* %conv_1_out_1_0_add_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_15"/></StgValue>
</operation>

<operation id="684" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
branch139:1  br label %._crit_edge.1.0.0464

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="685" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="12">
<![CDATA[
branch138:0  %conv_1_out_0_0_loa_15 = load float* %conv_1_out_0_0_add_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_15"/></StgValue>
</operation>

<operation id="686" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
branch138:1  br label %._crit_edge.1.0.0464

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="687" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="12">
<![CDATA[
branch140:0  %conv_1_out_2_0_loa_15 = load float* %conv_1_out_2_0_add_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_15"/></StgValue>
</operation>

<operation id="688" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
branch140:1  br label %._crit_edge.1.0.0464

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="689" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.1.0.0464:0  %phi_ln28_5 = phi float [ %conv_1_out_0_0_loa_15, %branch138 ], [ %conv_1_out_1_0_loa_15, %branch139 ], [ %conv_1_out_2_0_loa_15, %branch140 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_5"/></StgValue>
</operation>

<operation id="690" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0464:1  %bitcast_ln28_8 = bitcast float %phi_ln28_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_8"/></StgValue>
</operation>

<operation id="691" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.0.0464:2  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_8, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="692" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0464:3  %trunc_ln28_8 = trunc i32 %bitcast_ln28_8 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_8"/></StgValue>
</operation>

<operation id="693" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0464:4  %bitcast_ln28_9 = bitcast float %select_ln28_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_9"/></StgValue>
</operation>

<operation id="694" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.0.0464:5  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_9, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="695" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0464:6  %trunc_ln28_9 = trunc i32 %bitcast_ln28_9 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_9"/></StgValue>
</operation>

<operation id="696" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.0.0464:7  %icmp_ln28_16 = icmp ne i8 %tmp_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_16"/></StgValue>
</operation>

<operation id="697" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1.0.0464:8  %icmp_ln28_17 = icmp eq i23 %trunc_ln28_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_17"/></StgValue>
</operation>

<operation id="698" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0464:9  %or_ln28_8 = or i1 %icmp_ln28_17, %icmp_ln28_16

]]></Node>
<StgValue><ssdm name="or_ln28_8"/></StgValue>
</operation>

<operation id="699" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.0.0464:10  %icmp_ln28_18 = icmp ne i8 %tmp_15, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_18"/></StgValue>
</operation>

<operation id="700" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1.0.0464:11  %icmp_ln28_19 = icmp eq i23 %trunc_ln28_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_19"/></StgValue>
</operation>

<operation id="701" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0464:12  %or_ln28_9 = or i1 %icmp_ln28_19, %icmp_ln28_18

]]></Node>
<StgValue><ssdm name="or_ln28_9"/></StgValue>
</operation>

<operation id="702" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0464:13  %and_ln28_8 = and i1 %or_ln28_8, %or_ln28_9

]]></Node>
<StgValue><ssdm name="and_ln28_8"/></StgValue>
</operation>

<operation id="703" st_id="14" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1.0.0464:14  %tmp_16 = fcmp ogt float %phi_ln28_5, %select_ln28_4

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="704" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0464:15  %and_ln28_9 = and i1 %and_ln28_8, %tmp_16

]]></Node>
<StgValue><ssdm name="and_ln28_9"/></StgValue>
</operation>

<operation id="705" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.0.0464:16  %select_ln28_5 = select i1 %and_ln28_9, float %phi_ln28_5, float %select_ln28_4

]]></Node>
<StgValue><ssdm name="select_ln28_5"/></StgValue>
</operation>

<operation id="706" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.1.0.0464:17  switch i5 %sext_ln28_9, label %branch137 [
    i5 0, label %branch135
    i5 1, label %branch136
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="707" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.1.0.1454:0  %phi_ln28_6 = phi float [ %conv_1_out_0_2_loa_14, %branch135 ], [ %conv_1_out_1_2_loa_14, %branch136 ], [ %conv_1_out_2_2_loa_14, %branch137 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_6"/></StgValue>
</operation>

<operation id="708" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.1454:1  %bitcast_ln28_10 = bitcast float %phi_ln28_6 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_10"/></StgValue>
</operation>

<operation id="709" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.0.1454:2  %tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_10, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="710" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.1454:3  %trunc_ln28_10 = trunc i32 %bitcast_ln28_10 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_10"/></StgValue>
</operation>

<operation id="711" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.1454:4  %bitcast_ln28_11 = bitcast float %select_ln28_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_11"/></StgValue>
</operation>

<operation id="712" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.0.1454:5  %tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_11, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="713" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.1454:6  %trunc_ln28_11 = trunc i32 %bitcast_ln28_11 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_11"/></StgValue>
</operation>

<operation id="714" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.0.1454:7  %icmp_ln28_20 = icmp ne i8 %tmp_17, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_20"/></StgValue>
</operation>

<operation id="715" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1.0.1454:8  %icmp_ln28_21 = icmp eq i23 %trunc_ln28_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_21"/></StgValue>
</operation>

<operation id="716" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.1454:9  %or_ln28_10 = or i1 %icmp_ln28_21, %icmp_ln28_20

]]></Node>
<StgValue><ssdm name="or_ln28_10"/></StgValue>
</operation>

<operation id="717" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.0.1454:10  %icmp_ln28_22 = icmp ne i8 %tmp_18, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_22"/></StgValue>
</operation>

<operation id="718" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1.0.1454:11  %icmp_ln28_23 = icmp eq i23 %trunc_ln28_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_23"/></StgValue>
</operation>

<operation id="719" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.1454:12  %or_ln28_11 = or i1 %icmp_ln28_23, %icmp_ln28_22

]]></Node>
<StgValue><ssdm name="or_ln28_11"/></StgValue>
</operation>

<operation id="720" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.1454:13  %and_ln28_10 = and i1 %or_ln28_10, %or_ln28_11

]]></Node>
<StgValue><ssdm name="and_ln28_10"/></StgValue>
</operation>

<operation id="721" st_id="14" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1.0.1454:14  %tmp_19 = fcmp ogt float %phi_ln28_6, %select_ln28_5

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="722" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.1454:15  %and_ln28_11 = and i1 %and_ln28_10, %tmp_19

]]></Node>
<StgValue><ssdm name="and_ln28_11"/></StgValue>
</operation>

<operation id="723" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.0.1454:16  %select_ln28_6 = select i1 %and_ln28_11, float %phi_ln28_6, float %select_ln28_5

]]></Node>
<StgValue><ssdm name="select_ln28_6"/></StgValue>
</operation>

<operation id="724" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.1.0.1454:17  switch i5 %sext_ln28_9, label %branch134 [
    i5 0, label %branch132
    i5 1, label %branch133
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="725" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="12">
<![CDATA[
branch133:0  %conv_1_out_1_0_loa_14 = load float* %conv_1_out_1_0_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_14"/></StgValue>
</operation>

<operation id="726" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
branch133:1  br label %._crit_edge.1.1.0444

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="727" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="12">
<![CDATA[
branch132:0  %conv_1_out_0_0_loa_14 = load float* %conv_1_out_0_0_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_14"/></StgValue>
</operation>

<operation id="728" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
branch132:1  br label %._crit_edge.1.1.0444

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="729" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="12">
<![CDATA[
branch134:0  %conv_1_out_2_0_loa_14 = load float* %conv_1_out_2_0_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_14"/></StgValue>
</operation>

<operation id="730" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
branch134:1  br label %._crit_edge.1.1.0444

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="731" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.1.1.0444:0  %phi_ln28_7 = phi float [ %conv_1_out_0_0_loa_14, %branch132 ], [ %conv_1_out_1_0_loa_14, %branch133 ], [ %conv_1_out_2_0_loa_14, %branch134 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_7"/></StgValue>
</operation>

<operation id="732" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.0444:1  %bitcast_ln28_12 = bitcast float %phi_ln28_7 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_12"/></StgValue>
</operation>

<operation id="733" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.1.0444:2  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_12, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="734" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.0444:3  %trunc_ln28_12 = trunc i32 %bitcast_ln28_12 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_12"/></StgValue>
</operation>

<operation id="735" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.0444:4  %bitcast_ln28_13 = bitcast float %select_ln28_6 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_13"/></StgValue>
</operation>

<operation id="736" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.1.0444:5  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_13, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="737" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1.1.0444:6  %trunc_ln28_13 = trunc i32 %bitcast_ln28_13 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_13"/></StgValue>
</operation>

<operation id="738" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.1.0444:7  %icmp_ln28_24 = icmp ne i8 %tmp_20, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_24"/></StgValue>
</operation>

<operation id="739" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1.1.0444:8  %icmp_ln28_25 = icmp eq i23 %trunc_ln28_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_25"/></StgValue>
</operation>

<operation id="740" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.0444:9  %or_ln28_12 = or i1 %icmp_ln28_25, %icmp_ln28_24

]]></Node>
<StgValue><ssdm name="or_ln28_12"/></StgValue>
</operation>

<operation id="741" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.1.0444:10  %icmp_ln28_26 = icmp ne i8 %tmp_21, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_26"/></StgValue>
</operation>

<operation id="742" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1.1.0444:11  %icmp_ln28_27 = icmp eq i23 %trunc_ln28_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_27"/></StgValue>
</operation>

<operation id="743" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.0444:12  %or_ln28_13 = or i1 %icmp_ln28_27, %icmp_ln28_26

]]></Node>
<StgValue><ssdm name="or_ln28_13"/></StgValue>
</operation>

<operation id="744" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.0444:13  %and_ln28_12 = and i1 %or_ln28_12, %or_ln28_13

]]></Node>
<StgValue><ssdm name="and_ln28_12"/></StgValue>
</operation>

<operation id="745" st_id="14" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1.1.0444:14  %tmp_22 = fcmp ogt float %phi_ln28_7, %select_ln28_6

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="746" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1.0444:15  %and_ln28_13 = and i1 %and_ln28_12, %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln28_13"/></StgValue>
</operation>

<operation id="747" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.1.0444:16  %select_ln28_7 = select i1 %and_ln28_13, float %phi_ln28_7, float %select_ln28_6

]]></Node>
<StgValue><ssdm name="select_ln28_7"/></StgValue>
</operation>

<operation id="748" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge.1.1.0444:17  store float %select_ln28_7, float* %max_pool_1_out_0_ad_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="749" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="12">
<![CDATA[
branch124:0  %conv_1_out_1_1_loa_14 = load float* %conv_1_out_1_1_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_14"/></StgValue>
</operation>

<operation id="750" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0">
<![CDATA[
branch124:1  br label %._crit_edge.2.0.1414

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="751" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="12">
<![CDATA[
branch123:0  %conv_1_out_0_1_loa_14 = load float* %conv_1_out_0_1_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_14"/></StgValue>
</operation>

<operation id="752" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
branch123:1  br label %._crit_edge.2.0.1414

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="753" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="12">
<![CDATA[
branch125:0  %conv_1_out_2_1_loa_14 = load float* %conv_1_out_2_1_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_14"/></StgValue>
</operation>

<operation id="754" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %._crit_edge.2.0.1414

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="755" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.2.0.1414:0  %phi_ln28_10 = phi float [ %conv_1_out_0_1_loa_14, %branch123 ], [ %conv_1_out_1_1_loa_14, %branch124 ], [ %conv_1_out_2_1_loa_14, %branch125 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_10"/></StgValue>
</operation>

<operation id="756" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.1414:1  %bitcast_ln28_17 = bitcast float %phi_ln28_10 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_17"/></StgValue>
</operation>

<operation id="757" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.0.1414:2  %tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_17, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="758" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.1414:3  %trunc_ln28_17 = trunc i32 %bitcast_ln28_17 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_17"/></StgValue>
</operation>

<operation id="759" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.1414:4  %bitcast_ln28_18 = bitcast float %select_ln28_9 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_18"/></StgValue>
</operation>

<operation id="760" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.0.1414:5  %tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_18, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="761" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.2.0.1414:6  %trunc_ln28_18 = trunc i32 %bitcast_ln28_18 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_18"/></StgValue>
</operation>

<operation id="762" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.0.1414:7  %icmp_ln28_34 = icmp ne i8 %tmp_28, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_34"/></StgValue>
</operation>

<operation id="763" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.2.0.1414:8  %icmp_ln28_35 = icmp eq i23 %trunc_ln28_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_35"/></StgValue>
</operation>

<operation id="764" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.1414:9  %or_ln28_17 = or i1 %icmp_ln28_35, %icmp_ln28_34

]]></Node>
<StgValue><ssdm name="or_ln28_17"/></StgValue>
</operation>

<operation id="765" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.0.1414:10  %icmp_ln28_36 = icmp ne i8 %tmp_29, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_36"/></StgValue>
</operation>

<operation id="766" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.2.0.1414:11  %icmp_ln28_37 = icmp eq i23 %trunc_ln28_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_37"/></StgValue>
</operation>

<operation id="767" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.1414:12  %or_ln28_18 = or i1 %icmp_ln28_37, %icmp_ln28_36

]]></Node>
<StgValue><ssdm name="or_ln28_18"/></StgValue>
</operation>

<operation id="768" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.1414:13  %and_ln28_17 = and i1 %or_ln28_17, %or_ln28_18

]]></Node>
<StgValue><ssdm name="and_ln28_17"/></StgValue>
</operation>

<operation id="769" st_id="14" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.2.0.1414:14  %tmp_30 = fcmp ogt float %phi_ln28_10, %select_ln28_9

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="770" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0.1414:15  %and_ln28_18 = and i1 %and_ln28_17, %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln28_18"/></StgValue>
</operation>

<operation id="771" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.0.1414:16  %select_ln28_10 = select i1 %and_ln28_18, float %phi_ln28_10, float %select_ln28_9

]]></Node>
<StgValue><ssdm name="select_ln28_10"/></StgValue>
</operation>

<operation id="772" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.2.0.1414:17  switch i5 %sext_ln28_9, label %branch122 [
    i5 0, label %branch120
    i5 1, label %branch121
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="773" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="12">
<![CDATA[
branch121:0  %conv_1_out_1_2_loa_12 = load float* %conv_1_out_1_2_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_12"/></StgValue>
</operation>

<operation id="774" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %._crit_edge.2.1.0404

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="775" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="12">
<![CDATA[
branch120:0  %conv_1_out_0_2_loa_12 = load float* %conv_1_out_0_2_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_12"/></StgValue>
</operation>

<operation id="776" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0">
<![CDATA[
branch120:1  br label %._crit_edge.2.1.0404

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="777" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="11">
<![CDATA[
branch122:0  %conv_1_out_2_2_loa_12 = load float* %conv_1_out_2_2_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_12"/></StgValue>
</operation>

<operation id="778" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0">
<![CDATA[
branch122:1  br label %._crit_edge.2.1.0404

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="779" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.2.1.0404:0  %phi_ln28_11 = phi float [ %conv_1_out_0_2_loa_12, %branch120 ], [ %conv_1_out_1_2_loa_12, %branch121 ], [ %conv_1_out_2_2_loa_12, %branch122 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_11"/></StgValue>
</operation>

<operation id="780" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.0404:1  %bitcast_ln28_19 = bitcast float %phi_ln28_11 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_19"/></StgValue>
</operation>

<operation id="781" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.1.0404:2  %tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_19, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="782" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.0404:3  %trunc_ln28_19 = trunc i32 %bitcast_ln28_19 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_19"/></StgValue>
</operation>

<operation id="783" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.0404:4  %bitcast_ln28_20 = bitcast float %select_ln28_10 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_20"/></StgValue>
</operation>

<operation id="784" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2.1.0404:5  %tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_20, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="785" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.2.1.0404:6  %trunc_ln28_20 = trunc i32 %bitcast_ln28_20 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_20"/></StgValue>
</operation>

<operation id="786" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.1.0404:7  %icmp_ln28_38 = icmp ne i8 %tmp_31, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_38"/></StgValue>
</operation>

<operation id="787" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.2.1.0404:8  %icmp_ln28_39 = icmp eq i23 %trunc_ln28_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_39"/></StgValue>
</operation>

<operation id="788" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.0404:9  %or_ln28_19 = or i1 %icmp_ln28_39, %icmp_ln28_38

]]></Node>
<StgValue><ssdm name="or_ln28_19"/></StgValue>
</operation>

<operation id="789" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2.1.0404:10  %icmp_ln28_40 = icmp ne i8 %tmp_32, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_40"/></StgValue>
</operation>

<operation id="790" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.2.1.0404:11  %icmp_ln28_41 = icmp eq i23 %trunc_ln28_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_41"/></StgValue>
</operation>

<operation id="791" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.0404:12  %or_ln28_20 = or i1 %icmp_ln28_41, %icmp_ln28_40

]]></Node>
<StgValue><ssdm name="or_ln28_20"/></StgValue>
</operation>

<operation id="792" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.0404:13  %and_ln28_19 = and i1 %or_ln28_19, %or_ln28_20

]]></Node>
<StgValue><ssdm name="and_ln28_19"/></StgValue>
</operation>

<operation id="793" st_id="14" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.2.1.0404:14  %tmp_33 = fcmp ogt float %phi_ln28_11, %select_ln28_10

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="794" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1.0404:15  %and_ln28_20 = and i1 %and_ln28_19, %tmp_33

]]></Node>
<StgValue><ssdm name="and_ln28_20"/></StgValue>
</operation>

<operation id="795" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2.1.0404:16  %select_ln28_11 = select i1 %and_ln28_20, float %phi_ln28_11, float %select_ln28_10

]]></Node>
<StgValue><ssdm name="select_ln28_11"/></StgValue>
</operation>

<operation id="796" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge.2.1.0404:17  store float %select_ln28_11, float* %max_pool_1_out_0_ad_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="797" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="12">
<![CDATA[
branch115:0  %conv_1_out_1_1_loa_13 = load float* %conv_1_out_1_1_add_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_13"/></StgValue>
</operation>

<operation id="798" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0">
<![CDATA[
branch115:1  br label %._crit_edge.3.0.0384

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="799" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="12">
<![CDATA[
branch114:0  %conv_1_out_0_1_loa_13 = load float* %conv_1_out_0_1_add_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_13"/></StgValue>
</operation>

<operation id="800" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
branch114:1  br label %._crit_edge.3.0.0384

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="801" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="12">
<![CDATA[
branch116:0  %conv_1_out_2_1_loa_13 = load float* %conv_1_out_2_1_add_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_13"/></StgValue>
</operation>

<operation id="802" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
branch116:1  br label %._crit_edge.3.0.0384

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="803" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.3.0.0384:0  %phi_ln28_13 = phi float [ %conv_1_out_0_1_loa_13, %branch114 ], [ %conv_1_out_1_1_loa_13, %branch115 ], [ %conv_1_out_2_1_loa_13, %branch116 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_13"/></StgValue>
</operation>

<operation id="804" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.3.0.0384:1  %bitcast_ln28_22 = bitcast float %phi_ln28_13 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_22"/></StgValue>
</operation>

<operation id="805" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.3.0.0384:2  %tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_22, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="806" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.3.0.0384:3  %trunc_ln28_22 = trunc i32 %bitcast_ln28_22 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_22"/></StgValue>
</operation>

<operation id="807" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.3.0.0384:4  %bitcast_ln28_23 = bitcast float %select_ln28_12 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_23"/></StgValue>
</operation>

<operation id="808" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.3.0.0384:5  %tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_23, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="809" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.3.0.0384:6  %trunc_ln28_23 = trunc i32 %bitcast_ln28_23 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_23"/></StgValue>
</operation>

<operation id="810" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.0.0384:7  %icmp_ln28_44 = icmp ne i8 %tmp_36, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_44"/></StgValue>
</operation>

<operation id="811" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.3.0.0384:8  %icmp_ln28_45 = icmp eq i23 %trunc_ln28_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_45"/></StgValue>
</operation>

<operation id="812" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.0.0384:9  %or_ln28_22 = or i1 %icmp_ln28_45, %icmp_ln28_44

]]></Node>
<StgValue><ssdm name="or_ln28_22"/></StgValue>
</operation>

<operation id="813" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.0.0384:10  %icmp_ln28_46 = icmp ne i8 %tmp_37, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_46"/></StgValue>
</operation>

<operation id="814" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.3.0.0384:11  %icmp_ln28_47 = icmp eq i23 %trunc_ln28_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_47"/></StgValue>
</operation>

<operation id="815" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.0.0384:12  %or_ln28_23 = or i1 %icmp_ln28_47, %icmp_ln28_46

]]></Node>
<StgValue><ssdm name="or_ln28_23"/></StgValue>
</operation>

<operation id="816" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.0.0384:13  %and_ln28_22 = and i1 %or_ln28_22, %or_ln28_23

]]></Node>
<StgValue><ssdm name="and_ln28_22"/></StgValue>
</operation>

<operation id="817" st_id="14" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.3.0.0384:14  %tmp_38 = fcmp ogt float %phi_ln28_13, %select_ln28_12

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="818" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.0.0384:15  %and_ln28_23 = and i1 %and_ln28_22, %tmp_38

]]></Node>
<StgValue><ssdm name="and_ln28_23"/></StgValue>
</operation>

<operation id="819" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.3.0.0384:16  %select_ln28_13 = select i1 %and_ln28_23, float %phi_ln28_13, float %select_ln28_12

]]></Node>
<StgValue><ssdm name="select_ln28_13"/></StgValue>
</operation>

<operation id="820" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.3.0.0384:17  switch i5 %sext_ln28_9, label %branch113 [
    i5 0, label %branch111
    i5 1, label %branch112
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="821" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="12">
<![CDATA[
branch112:0  %conv_1_out_1_0_loa_12 = load float* %conv_1_out_1_0_add_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_12"/></StgValue>
</operation>

<operation id="822" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="12">
<![CDATA[
branch111:0  %conv_1_out_0_0_loa_12 = load float* %conv_1_out_0_0_add_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_12"/></StgValue>
</operation>

<operation id="823" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="12">
<![CDATA[
branch113:0  %conv_1_out_2_0_loa_12 = load float* %conv_1_out_2_0_add_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_12"/></StgValue>
</operation>

<operation id="824" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="12">
<![CDATA[
branch109:0  %conv_1_out_1_1_loa_12 = load float* %conv_1_out_1_1_add_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_12"/></StgValue>
</operation>

<operation id="825" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="12">
<![CDATA[
branch108:0  %conv_1_out_0_1_loa_12 = load float* %conv_1_out_0_1_add_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_12"/></StgValue>
</operation>

<operation id="826" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="12">
<![CDATA[
branch110:0  %conv_1_out_2_1_loa_12 = load float* %conv_1_out_2_1_add_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_12"/></StgValue>
</operation>

<operation id="827" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="12">
<![CDATA[
branch103:0  %conv_1_out_1_0_loa_11 = load float* %conv_1_out_1_0_add_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_11"/></StgValue>
</operation>

<operation id="828" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="12">
<![CDATA[
branch102:0  %conv_1_out_0_0_loa_11 = load float* %conv_1_out_0_0_add_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_11"/></StgValue>
</operation>

<operation id="829" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="12">
<![CDATA[
branch104:0  %conv_1_out_2_0_loa_11 = load float* %conv_1_out_2_0_add_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_11"/></StgValue>
</operation>

<operation id="830" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="12">
<![CDATA[
branch100:0  %conv_1_out_1_2_loa_10 = load float* %conv_1_out_1_2_add_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_10"/></StgValue>
</operation>

<operation id="831" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0">
<![CDATA[
branch100:1  br label %._crit_edge.4.0.1334

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="832" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="12">
<![CDATA[
branch99:0  %conv_1_out_0_2_loa_10 = load float* %conv_1_out_0_2_add_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_10"/></StgValue>
</operation>

<operation id="833" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
branch99:1  br label %._crit_edge.4.0.1334

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="834" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="11">
<![CDATA[
branch101:0  %conv_1_out_2_2_loa_10 = load float* %conv_1_out_2_2_add_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_10"/></StgValue>
</operation>

<operation id="835" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
branch101:1  br label %._crit_edge.4.0.1334

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="836" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="12">
<![CDATA[
branch91:0  %conv_1_out_1_2_loa_9 = load float* %conv_1_out_1_2_add_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_9"/></StgValue>
</operation>

<operation id="837" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="12">
<![CDATA[
branch90:0  %conv_1_out_0_2_loa_9 = load float* %conv_1_out_0_2_add_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_9"/></StgValue>
</operation>

<operation id="838" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="11">
<![CDATA[
branch92:0  %conv_1_out_2_2_loa_9 = load float* %conv_1_out_2_2_add_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_9"/></StgValue>
</operation>

<operation id="839" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="12">
<![CDATA[
branch88:0  %conv_1_out_1_1_loa_10 = load float* %conv_1_out_1_1_add_3, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_10"/></StgValue>
</operation>

<operation id="840" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="12">
<![CDATA[
branch87:0  %conv_1_out_0_1_loa_10 = load float* %conv_1_out_0_1_add_3, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_10"/></StgValue>
</operation>

<operation id="841" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="12">
<![CDATA[
branch89:0  %conv_1_out_2_1_loa_10 = load float* %conv_1_out_2_1_add_3, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_10"/></StgValue>
</operation>

<operation id="842" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="12">
<![CDATA[
branch85:0  %conv_1_out_1_2_loa_8 = load float* %conv_1_out_1_2_add_3, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_8"/></StgValue>
</operation>

<operation id="843" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="12">
<![CDATA[
branch84:0  %conv_1_out_0_2_loa_8 = load float* %conv_1_out_0_2_add_3, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_8"/></StgValue>
</operation>

<operation id="844" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="11">
<![CDATA[
branch86:0  %conv_1_out_2_2_loa_8 = load float* %conv_1_out_2_2_add_3, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_8"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="845" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Row_Loop_begin:28  %add_ln35_6 = add i12 %add_ln35, 96

]]></Node>
<StgValue><ssdm name="add_ln35_6"/></StgValue>
</operation>

<operation id="846" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Row_Loop_begin:29  %add_ln35_7 = add i12 %add_ln35_6, %zext_ln14_1

]]></Node>
<StgValue><ssdm name="add_ln35_7"/></StgValue>
</operation>

<operation id="847" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="12">
<![CDATA[
Row_Loop_begin:30  %zext_ln35_5 = zext i12 %add_ln35_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_5"/></StgValue>
</operation>

<operation id="848" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:31  %max_pool_1_out_0_ad_3 = getelementptr [2080 x float]* %max_pool_1_out_0, i64 0, i64 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_ad_3"/></StgValue>
</operation>

<operation id="849" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:39  %max_pool_1_out_1_ad_3 = getelementptr [2080 x float]* %max_pool_1_out_1, i64 0, i64 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_ad_3"/></StgValue>
</operation>

<operation id="850" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:123  %or_ln28_95 = or i13 %tmp_146, 160

]]></Node>
<StgValue><ssdm name="or_ln28_95"/></StgValue>
</operation>

<operation id="851" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:124  %add_ln28_20 = add i13 %or_ln28_95, %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln28_20"/></StgValue>
</operation>

<operation id="852" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="13">
<![CDATA[
Row_Loop_begin:125  %zext_ln28_6 = zext i13 %add_ln28_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_6"/></StgValue>
</operation>

<operation id="853" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:126  %conv_1_out_0_2_add_13 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %zext_ln28_6

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_add_13"/></StgValue>
</operation>

<operation id="854" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:157  %conv_1_out_1_2_add_13 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %zext_ln28_6

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_add_13"/></StgValue>
</operation>

<operation id="855" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:183  %conv_1_out_2_2_add_13 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %zext_ln28_6

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_add_13"/></StgValue>
</operation>

<operation id="856" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:42  %add_ln28_30 = add i13 128, %add_ln28_22

]]></Node>
<StgValue><ssdm name="add_ln28_30"/></StgValue>
</operation>

<operation id="857" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:43  %add_ln28_31 = add i13 %zext_ln14, %add_ln28_30

]]></Node>
<StgValue><ssdm name="add_ln28_31"/></StgValue>
</operation>

<operation id="858" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0504:44  %sext_ln28_13 = sext i13 %add_ln28_31 to i64

]]></Node>
<StgValue><ssdm name="sext_ln28_13"/></StgValue>
</operation>

<operation id="859" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:45  %conv_1_out_0_0_add_4 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_13

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_add_4"/></StgValue>
</operation>

<operation id="860" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:66  %conv_1_out_0_1_add_4 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_13

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_add_4"/></StgValue>
</operation>

<operation id="861" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:85  %or_ln28_101 = or i13 %tmp_155, 128

]]></Node>
<StgValue><ssdm name="or_ln28_101"/></StgValue>
</operation>

<operation id="862" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0504:86  %tmp_157 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i13(i51 0, i13 %or_ln28_101)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="863" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:87  %conv_1_out_0_2_add_4 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_add_4"/></StgValue>
</operation>

<operation id="864" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:103  %conv_1_out_1_0_add_4 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_13

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_add_4"/></StgValue>
</operation>

<operation id="865" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:112  %conv_1_out_1_1_add_4 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_13

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_add_4"/></StgValue>
</operation>

<operation id="866" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:121  %conv_1_out_1_2_add_4 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_add_4"/></StgValue>
</operation>

<operation id="867" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:129  %conv_1_out_2_0_add_4 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_13

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_add_4"/></StgValue>
</operation>

<operation id="868" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:138  %conv_1_out_2_1_add_4 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_13

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_add_4"/></StgValue>
</operation>

<operation id="869" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:147  %conv_1_out_2_2_add_4 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_add_4"/></StgValue>
</operation>

<operation id="870" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="12">
<![CDATA[
branch112:0  %conv_1_out_1_0_loa_12 = load float* %conv_1_out_1_0_add_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_12"/></StgValue>
</operation>

<operation id="871" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0">
<![CDATA[
branch112:1  br label %._crit_edge.3.0.1374

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="872" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="12">
<![CDATA[
branch111:0  %conv_1_out_0_0_loa_12 = load float* %conv_1_out_0_0_add_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_12"/></StgValue>
</operation>

<operation id="873" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0">
<![CDATA[
branch111:1  br label %._crit_edge.3.0.1374

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="874" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="12">
<![CDATA[
branch113:0  %conv_1_out_2_0_loa_12 = load float* %conv_1_out_2_0_add_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_12"/></StgValue>
</operation>

<operation id="875" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0">
<![CDATA[
branch113:1  br label %._crit_edge.3.0.1374

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="876" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.3.0.1374:0  %phi_ln28_14 = phi float [ %conv_1_out_0_0_loa_12, %branch111 ], [ %conv_1_out_1_0_loa_12, %branch112 ], [ %conv_1_out_2_0_loa_12, %branch113 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_14"/></StgValue>
</operation>

<operation id="877" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.3.0.1374:1  %bitcast_ln28_24 = bitcast float %phi_ln28_14 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_24"/></StgValue>
</operation>

<operation id="878" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.3.0.1374:2  %tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_24, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="879" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.3.0.1374:3  %trunc_ln28_24 = trunc i32 %bitcast_ln28_24 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_24"/></StgValue>
</operation>

<operation id="880" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.3.0.1374:4  %bitcast_ln28_25 = bitcast float %select_ln28_13 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_25"/></StgValue>
</operation>

<operation id="881" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.3.0.1374:5  %tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_25, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="882" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.3.0.1374:6  %trunc_ln28_25 = trunc i32 %bitcast_ln28_25 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_25"/></StgValue>
</operation>

<operation id="883" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.0.1374:7  %icmp_ln28_48 = icmp ne i8 %tmp_39, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_48"/></StgValue>
</operation>

<operation id="884" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.3.0.1374:8  %icmp_ln28_49 = icmp eq i23 %trunc_ln28_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_49"/></StgValue>
</operation>

<operation id="885" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.0.1374:9  %or_ln28_24 = or i1 %icmp_ln28_49, %icmp_ln28_48

]]></Node>
<StgValue><ssdm name="or_ln28_24"/></StgValue>
</operation>

<operation id="886" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.0.1374:10  %icmp_ln28_50 = icmp ne i8 %tmp_40, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_50"/></StgValue>
</operation>

<operation id="887" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.3.0.1374:11  %icmp_ln28_51 = icmp eq i23 %trunc_ln28_25, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_51"/></StgValue>
</operation>

<operation id="888" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.0.1374:12  %or_ln28_25 = or i1 %icmp_ln28_51, %icmp_ln28_50

]]></Node>
<StgValue><ssdm name="or_ln28_25"/></StgValue>
</operation>

<operation id="889" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.0.1374:13  %and_ln28_24 = and i1 %or_ln28_24, %or_ln28_25

]]></Node>
<StgValue><ssdm name="and_ln28_24"/></StgValue>
</operation>

<operation id="890" st_id="15" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.3.0.1374:14  %tmp_41 = fcmp ogt float %phi_ln28_14, %select_ln28_13

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="891" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.0.1374:15  %and_ln28_25 = and i1 %and_ln28_24, %tmp_41

]]></Node>
<StgValue><ssdm name="and_ln28_25"/></StgValue>
</operation>

<operation id="892" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.3.0.1374:16  %select_ln28_14 = select i1 %and_ln28_25, float %phi_ln28_14, float %select_ln28_13

]]></Node>
<StgValue><ssdm name="select_ln28_14"/></StgValue>
</operation>

<operation id="893" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.3.0.1374:17  switch i5 %sext_ln28_9, label %branch110 [
    i5 0, label %branch108
    i5 1, label %branch109
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="894" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="12">
<![CDATA[
branch109:0  %conv_1_out_1_1_loa_12 = load float* %conv_1_out_1_1_add_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_12"/></StgValue>
</operation>

<operation id="895" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0">
<![CDATA[
branch109:1  br label %._crit_edge.3.1.0364

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="896" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="12">
<![CDATA[
branch108:0  %conv_1_out_0_1_loa_12 = load float* %conv_1_out_0_1_add_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_12"/></StgValue>
</operation>

<operation id="897" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
branch108:1  br label %._crit_edge.3.1.0364

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="898" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="12">
<![CDATA[
branch110:0  %conv_1_out_2_1_loa_12 = load float* %conv_1_out_2_1_add_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_12"/></StgValue>
</operation>

<operation id="899" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0">
<![CDATA[
branch110:1  br label %._crit_edge.3.1.0364

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="900" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.3.1.0364:0  %phi_ln28_15 = phi float [ %conv_1_out_0_1_loa_12, %branch108 ], [ %conv_1_out_1_1_loa_12, %branch109 ], [ %conv_1_out_2_1_loa_12, %branch110 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_15"/></StgValue>
</operation>

<operation id="901" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.3.1.0364:1  %bitcast_ln28_26 = bitcast float %phi_ln28_15 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_26"/></StgValue>
</operation>

<operation id="902" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.3.1.0364:2  %tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_26, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="903" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.3.1.0364:3  %trunc_ln28_26 = trunc i32 %bitcast_ln28_26 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_26"/></StgValue>
</operation>

<operation id="904" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.3.1.0364:4  %bitcast_ln28_27 = bitcast float %select_ln28_14 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_27"/></StgValue>
</operation>

<operation id="905" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.3.1.0364:5  %tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_27, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="906" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.3.1.0364:6  %trunc_ln28_27 = trunc i32 %bitcast_ln28_27 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_27"/></StgValue>
</operation>

<operation id="907" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.1.0364:7  %icmp_ln28_52 = icmp ne i8 %tmp_42, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_52"/></StgValue>
</operation>

<operation id="908" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.3.1.0364:8  %icmp_ln28_53 = icmp eq i23 %trunc_ln28_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_53"/></StgValue>
</operation>

<operation id="909" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.1.0364:9  %or_ln28_26 = or i1 %icmp_ln28_53, %icmp_ln28_52

]]></Node>
<StgValue><ssdm name="or_ln28_26"/></StgValue>
</operation>

<operation id="910" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3.1.0364:10  %icmp_ln28_54 = icmp ne i8 %tmp_43, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_54"/></StgValue>
</operation>

<operation id="911" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.3.1.0364:11  %icmp_ln28_55 = icmp eq i23 %trunc_ln28_27, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_55"/></StgValue>
</operation>

<operation id="912" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.1.0364:12  %or_ln28_27 = or i1 %icmp_ln28_55, %icmp_ln28_54

]]></Node>
<StgValue><ssdm name="or_ln28_27"/></StgValue>
</operation>

<operation id="913" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.1.0364:13  %and_ln28_26 = and i1 %or_ln28_26, %or_ln28_27

]]></Node>
<StgValue><ssdm name="and_ln28_26"/></StgValue>
</operation>

<operation id="914" st_id="15" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.3.1.0364:14  %tmp_44 = fcmp ogt float %phi_ln28_15, %select_ln28_14

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="915" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.1.0364:15  %and_ln28_27 = and i1 %and_ln28_26, %tmp_44

]]></Node>
<StgValue><ssdm name="and_ln28_27"/></StgValue>
</operation>

<operation id="916" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.3.1.0364:16  %select_ln28_15 = select i1 %and_ln28_27, float %phi_ln28_15, float %select_ln28_14

]]></Node>
<StgValue><ssdm name="select_ln28_15"/></StgValue>
</operation>

<operation id="917" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge.3.1.0364:17  store float %select_ln28_15, float* %max_pool_1_out_0_ad_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="918" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="12">
<![CDATA[
branch103:0  %conv_1_out_1_0_loa_11 = load float* %conv_1_out_1_0_add_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_11"/></StgValue>
</operation>

<operation id="919" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0">
<![CDATA[
branch103:1  br label %._crit_edge.4.0.0344

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="920" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="12">
<![CDATA[
branch102:0  %conv_1_out_0_0_loa_11 = load float* %conv_1_out_0_0_add_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_11"/></StgValue>
</operation>

<operation id="921" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0">
<![CDATA[
branch102:1  br label %._crit_edge.4.0.0344

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="922" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="12">
<![CDATA[
branch104:0  %conv_1_out_2_0_loa_11 = load float* %conv_1_out_2_0_add_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_11"/></StgValue>
</operation>

<operation id="923" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0">
<![CDATA[
branch104:1  br label %._crit_edge.4.0.0344

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="924" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.4.0.0344:0  %phi_ln28_17 = phi float [ %conv_1_out_0_0_loa_11, %branch102 ], [ %conv_1_out_1_0_loa_11, %branch103 ], [ %conv_1_out_2_0_loa_11, %branch104 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_17"/></StgValue>
</operation>

<operation id="925" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.4.0.0344:1  %bitcast_ln28_29 = bitcast float %phi_ln28_17 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_29"/></StgValue>
</operation>

<operation id="926" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.4.0.0344:2  %tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_29, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="927" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.4.0.0344:3  %trunc_ln28_29 = trunc i32 %bitcast_ln28_29 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_29"/></StgValue>
</operation>

<operation id="928" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.4.0.0344:4  %bitcast_ln28_30 = bitcast float %select_ln28_16 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_30"/></StgValue>
</operation>

<operation id="929" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.4.0.0344:5  %tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_30, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="930" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.4.0.0344:6  %trunc_ln28_30 = trunc i32 %bitcast_ln28_30 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_30"/></StgValue>
</operation>

<operation id="931" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.0.0344:7  %icmp_ln28_58 = icmp ne i8 %tmp_47, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_58"/></StgValue>
</operation>

<operation id="932" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.4.0.0344:8  %icmp_ln28_59 = icmp eq i23 %trunc_ln28_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_59"/></StgValue>
</operation>

<operation id="933" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.0.0344:9  %or_ln28_29 = or i1 %icmp_ln28_59, %icmp_ln28_58

]]></Node>
<StgValue><ssdm name="or_ln28_29"/></StgValue>
</operation>

<operation id="934" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.0.0344:10  %icmp_ln28_60 = icmp ne i8 %tmp_48, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_60"/></StgValue>
</operation>

<operation id="935" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.4.0.0344:11  %icmp_ln28_61 = icmp eq i23 %trunc_ln28_30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_61"/></StgValue>
</operation>

<operation id="936" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.0.0344:12  %or_ln28_30 = or i1 %icmp_ln28_61, %icmp_ln28_60

]]></Node>
<StgValue><ssdm name="or_ln28_30"/></StgValue>
</operation>

<operation id="937" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.0.0344:13  %and_ln28_29 = and i1 %or_ln28_29, %or_ln28_30

]]></Node>
<StgValue><ssdm name="and_ln28_29"/></StgValue>
</operation>

<operation id="938" st_id="15" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.4.0.0344:14  %tmp_49 = fcmp ogt float %phi_ln28_17, %select_ln28_16

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="939" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.0.0344:15  %and_ln28_30 = and i1 %and_ln28_29, %tmp_49

]]></Node>
<StgValue><ssdm name="and_ln28_30"/></StgValue>
</operation>

<operation id="940" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.4.0.0344:16  %select_ln28_17 = select i1 %and_ln28_30, float %phi_ln28_17, float %select_ln28_16

]]></Node>
<StgValue><ssdm name="select_ln28_17"/></StgValue>
</operation>

<operation id="941" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.4.0.0344:17  switch i5 %sext_ln28_9, label %branch101 [
    i5 0, label %branch99
    i5 1, label %branch100
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="942" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.4.0.1334:0  %phi_ln28_18 = phi float [ %conv_1_out_0_2_loa_10, %branch99 ], [ %conv_1_out_1_2_loa_10, %branch100 ], [ %conv_1_out_2_2_loa_10, %branch101 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_18"/></StgValue>
</operation>

<operation id="943" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.4.0.1334:1  %bitcast_ln28_31 = bitcast float %phi_ln28_18 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_31"/></StgValue>
</operation>

<operation id="944" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.4.0.1334:2  %tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_31, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="945" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.4.0.1334:3  %trunc_ln28_31 = trunc i32 %bitcast_ln28_31 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_31"/></StgValue>
</operation>

<operation id="946" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.4.0.1334:4  %bitcast_ln28_32 = bitcast float %select_ln28_17 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_32"/></StgValue>
</operation>

<operation id="947" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.4.0.1334:5  %tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_32, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="948" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.4.0.1334:6  %trunc_ln28_32 = trunc i32 %bitcast_ln28_32 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_32"/></StgValue>
</operation>

<operation id="949" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.0.1334:7  %icmp_ln28_62 = icmp ne i8 %tmp_50, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_62"/></StgValue>
</operation>

<operation id="950" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.4.0.1334:8  %icmp_ln28_63 = icmp eq i23 %trunc_ln28_31, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_63"/></StgValue>
</operation>

<operation id="951" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.0.1334:9  %or_ln28_31 = or i1 %icmp_ln28_63, %icmp_ln28_62

]]></Node>
<StgValue><ssdm name="or_ln28_31"/></StgValue>
</operation>

<operation id="952" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.0.1334:10  %icmp_ln28_64 = icmp ne i8 %tmp_51, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_64"/></StgValue>
</operation>

<operation id="953" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.4.0.1334:11  %icmp_ln28_65 = icmp eq i23 %trunc_ln28_32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_65"/></StgValue>
</operation>

<operation id="954" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.0.1334:12  %or_ln28_32 = or i1 %icmp_ln28_65, %icmp_ln28_64

]]></Node>
<StgValue><ssdm name="or_ln28_32"/></StgValue>
</operation>

<operation id="955" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.0.1334:13  %and_ln28_31 = and i1 %or_ln28_31, %or_ln28_32

]]></Node>
<StgValue><ssdm name="and_ln28_31"/></StgValue>
</operation>

<operation id="956" st_id="15" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.4.0.1334:14  %tmp_52 = fcmp ogt float %phi_ln28_18, %select_ln28_17

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="957" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.0.1334:15  %and_ln28_32 = and i1 %and_ln28_31, %tmp_52

]]></Node>
<StgValue><ssdm name="and_ln28_32"/></StgValue>
</operation>

<operation id="958" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.4.0.1334:16  %select_ln28_18 = select i1 %and_ln28_32, float %phi_ln28_18, float %select_ln28_17

]]></Node>
<StgValue><ssdm name="select_ln28_18"/></StgValue>
</operation>

<operation id="959" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.4.0.1334:17  switch i5 %sext_ln28_9, label %branch98 [
    i5 0, label %branch96
    i5 1, label %branch97
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="960" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="12">
<![CDATA[
branch97:0  %conv_1_out_1_0_loa_10 = load float* %conv_1_out_1_0_add_3, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_10"/></StgValue>
</operation>

<operation id="961" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="12">
<![CDATA[
branch96:0  %conv_1_out_0_0_loa_10 = load float* %conv_1_out_0_0_add_3, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_10"/></StgValue>
</operation>

<operation id="962" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="12">
<![CDATA[
branch98:0  %conv_1_out_2_0_loa_10 = load float* %conv_1_out_2_0_add_3, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_10"/></StgValue>
</operation>

<operation id="963" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="12">
<![CDATA[
branch91:0  %conv_1_out_1_2_loa_9 = load float* %conv_1_out_1_2_add_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_9"/></StgValue>
</operation>

<operation id="964" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %._crit_edge.5.0.0304

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="965" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="12">
<![CDATA[
branch90:0  %conv_1_out_0_2_loa_9 = load float* %conv_1_out_0_2_add_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_9"/></StgValue>
</operation>

<operation id="966" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %._crit_edge.5.0.0304

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="967" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="11">
<![CDATA[
branch92:0  %conv_1_out_2_2_loa_9 = load float* %conv_1_out_2_2_add_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_9"/></StgValue>
</operation>

<operation id="968" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %._crit_edge.5.0.0304

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="969" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.5.0.0304:0  %phi_ln28_21 = phi float [ %conv_1_out_0_2_loa_9, %branch90 ], [ %conv_1_out_1_2_loa_9, %branch91 ], [ %conv_1_out_2_2_loa_9, %branch92 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_21"/></StgValue>
</operation>

<operation id="970" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.5.0.0304:1  %bitcast_ln28_36 = bitcast float %phi_ln28_21 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_36"/></StgValue>
</operation>

<operation id="971" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.5.0.0304:2  %tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_36, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="972" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.5.0.0304:3  %trunc_ln28_36 = trunc i32 %bitcast_ln28_36 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_36"/></StgValue>
</operation>

<operation id="973" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.5.0.0304:4  %bitcast_ln28_37 = bitcast float %select_ln28_20 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_37"/></StgValue>
</operation>

<operation id="974" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.5.0.0304:5  %tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_37, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="975" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.5.0.0304:6  %trunc_ln28_37 = trunc i32 %bitcast_ln28_37 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_37"/></StgValue>
</operation>

<operation id="976" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.5.0.0304:7  %icmp_ln28_72 = icmp ne i8 %tmp_58, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_72"/></StgValue>
</operation>

<operation id="977" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.5.0.0304:8  %icmp_ln28_73 = icmp eq i23 %trunc_ln28_36, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_73"/></StgValue>
</operation>

<operation id="978" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.0.0304:9  %or_ln28_36 = or i1 %icmp_ln28_73, %icmp_ln28_72

]]></Node>
<StgValue><ssdm name="or_ln28_36"/></StgValue>
</operation>

<operation id="979" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.5.0.0304:10  %icmp_ln28_74 = icmp ne i8 %tmp_59, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_74"/></StgValue>
</operation>

<operation id="980" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.5.0.0304:11  %icmp_ln28_75 = icmp eq i23 %trunc_ln28_37, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_75"/></StgValue>
</operation>

<operation id="981" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.0.0304:12  %or_ln28_37 = or i1 %icmp_ln28_75, %icmp_ln28_74

]]></Node>
<StgValue><ssdm name="or_ln28_37"/></StgValue>
</operation>

<operation id="982" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.0.0304:13  %and_ln28_36 = and i1 %or_ln28_36, %or_ln28_37

]]></Node>
<StgValue><ssdm name="and_ln28_36"/></StgValue>
</operation>

<operation id="983" st_id="15" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.5.0.0304:14  %tmp_60 = fcmp ogt float %phi_ln28_21, %select_ln28_20

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="984" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.0.0304:15  %and_ln28_37 = and i1 %and_ln28_36, %tmp_60

]]></Node>
<StgValue><ssdm name="and_ln28_37"/></StgValue>
</operation>

<operation id="985" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.5.0.0304:16  %select_ln28_21 = select i1 %and_ln28_37, float %phi_ln28_21, float %select_ln28_20

]]></Node>
<StgValue><ssdm name="select_ln28_21"/></StgValue>
</operation>

<operation id="986" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.5.0.0304:17  switch i5 %sext_ln28_9, label %branch89 [
    i5 0, label %branch87
    i5 1, label %branch88
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="987" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="12">
<![CDATA[
branch88:0  %conv_1_out_1_1_loa_10 = load float* %conv_1_out_1_1_add_3, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_10"/></StgValue>
</operation>

<operation id="988" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %._crit_edge.5.0.1294

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="989" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="12">
<![CDATA[
branch87:0  %conv_1_out_0_1_loa_10 = load float* %conv_1_out_0_1_add_3, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_10"/></StgValue>
</operation>

<operation id="990" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %._crit_edge.5.0.1294

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="991" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="12">
<![CDATA[
branch89:0  %conv_1_out_2_1_loa_10 = load float* %conv_1_out_2_1_add_3, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_10"/></StgValue>
</operation>

<operation id="992" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="0">
<![CDATA[
branch89:1  br label %._crit_edge.5.0.1294

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="993" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.5.0.1294:0  %phi_ln28_22 = phi float [ %conv_1_out_0_1_loa_10, %branch87 ], [ %conv_1_out_1_1_loa_10, %branch88 ], [ %conv_1_out_2_1_loa_10, %branch89 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_22"/></StgValue>
</operation>

<operation id="994" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.5.0.1294:1  %bitcast_ln28_38 = bitcast float %phi_ln28_22 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_38"/></StgValue>
</operation>

<operation id="995" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.5.0.1294:2  %tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_38, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="996" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.5.0.1294:3  %trunc_ln28_38 = trunc i32 %bitcast_ln28_38 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_38"/></StgValue>
</operation>

<operation id="997" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.5.0.1294:4  %bitcast_ln28_39 = bitcast float %select_ln28_21 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_39"/></StgValue>
</operation>

<operation id="998" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.5.0.1294:5  %tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_39, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="999" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.5.0.1294:6  %trunc_ln28_39 = trunc i32 %bitcast_ln28_39 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_39"/></StgValue>
</operation>

<operation id="1000" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.5.0.1294:7  %icmp_ln28_76 = icmp ne i8 %tmp_61, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_76"/></StgValue>
</operation>

<operation id="1001" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.5.0.1294:8  %icmp_ln28_77 = icmp eq i23 %trunc_ln28_38, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_77"/></StgValue>
</operation>

<operation id="1002" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.0.1294:9  %or_ln28_38 = or i1 %icmp_ln28_77, %icmp_ln28_76

]]></Node>
<StgValue><ssdm name="or_ln28_38"/></StgValue>
</operation>

<operation id="1003" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.5.0.1294:10  %icmp_ln28_78 = icmp ne i8 %tmp_62, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_78"/></StgValue>
</operation>

<operation id="1004" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.5.0.1294:11  %icmp_ln28_79 = icmp eq i23 %trunc_ln28_39, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_79"/></StgValue>
</operation>

<operation id="1005" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.0.1294:12  %or_ln28_39 = or i1 %icmp_ln28_79, %icmp_ln28_78

]]></Node>
<StgValue><ssdm name="or_ln28_39"/></StgValue>
</operation>

<operation id="1006" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.0.1294:13  %and_ln28_38 = and i1 %or_ln28_38, %or_ln28_39

]]></Node>
<StgValue><ssdm name="and_ln28_38"/></StgValue>
</operation>

<operation id="1007" st_id="15" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.5.0.1294:14  %tmp_63 = fcmp ogt float %phi_ln28_22, %select_ln28_21

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1008" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.0.1294:15  %and_ln28_39 = and i1 %and_ln28_38, %tmp_63

]]></Node>
<StgValue><ssdm name="and_ln28_39"/></StgValue>
</operation>

<operation id="1009" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.5.0.1294:16  %select_ln28_22 = select i1 %and_ln28_39, float %phi_ln28_22, float %select_ln28_21

]]></Node>
<StgValue><ssdm name="select_ln28_22"/></StgValue>
</operation>

<operation id="1010" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.5.0.1294:17  switch i5 %sext_ln28_9, label %branch86 [
    i5 0, label %branch84
    i5 1, label %branch85
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="1011" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="12">
<![CDATA[
branch85:0  %conv_1_out_1_2_loa_8 = load float* %conv_1_out_1_2_add_3, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_8"/></StgValue>
</operation>

<operation id="1012" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %._crit_edge.5.1.0284

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1013" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="12">
<![CDATA[
branch84:0  %conv_1_out_0_2_loa_8 = load float* %conv_1_out_0_2_add_3, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_8"/></StgValue>
</operation>

<operation id="1014" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %._crit_edge.5.1.0284

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1015" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="11">
<![CDATA[
branch86:0  %conv_1_out_2_2_loa_8 = load float* %conv_1_out_2_2_add_3, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_8"/></StgValue>
</operation>

<operation id="1016" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %._crit_edge.5.1.0284

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1017" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="12">
<![CDATA[
branch79:0  %conv_1_out_1_1_loa_9 = load float* %conv_1_out_1_1_add_13, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_9"/></StgValue>
</operation>

<operation id="1018" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="12">
<![CDATA[
branch78:0  %conv_1_out_0_1_loa_9 = load float* %conv_1_out_0_1_add_13, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_9"/></StgValue>
</operation>

<operation id="1019" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="12">
<![CDATA[
branch80:0  %conv_1_out_2_1_loa_9 = load float* %conv_1_out_2_1_add_13, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_9"/></StgValue>
</operation>

<operation id="1020" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.6.0.0264:17  switch i5 %sext_ln28_9, label %branch77 [
    i5 0, label %branch75
    i5 1, label %branch76
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="1021" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="12">
<![CDATA[
branch76:0  %conv_1_out_1_0_loa_8 = load float* %conv_1_out_1_0_add_4, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_8"/></StgValue>
</operation>

<operation id="1022" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="12">
<![CDATA[
branch75:0  %conv_1_out_0_0_loa_8 = load float* %conv_1_out_0_0_add_4, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_8"/></StgValue>
</operation>

<operation id="1023" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="12">
<![CDATA[
branch77:0  %conv_1_out_2_0_loa_8 = load float* %conv_1_out_2_0_add_4, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_8"/></StgValue>
</operation>

<operation id="1024" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.6.0.1254:17  switch i5 %sext_ln28_9, label %branch74 [
    i5 0, label %branch72
    i5 1, label %branch73
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="1025" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="12">
<![CDATA[
branch73:0  %conv_1_out_1_1_loa_8 = load float* %conv_1_out_1_1_add_4, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_8"/></StgValue>
</operation>

<operation id="1026" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="12">
<![CDATA[
branch72:0  %conv_1_out_0_1_loa_8 = load float* %conv_1_out_0_1_add_4, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_8"/></StgValue>
</operation>

<operation id="1027" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="12">
<![CDATA[
branch74:0  %conv_1_out_2_1_loa_8 = load float* %conv_1_out_2_1_add_4, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_8"/></StgValue>
</operation>

<operation id="1028" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.7.0.0224:17  switch i5 %sext_ln28_9, label %branch65 [
    i5 0, label %branch63
    i5 1, label %branch64
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="1029" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="12">
<![CDATA[
branch64:0  %conv_1_out_1_2_loa_6 = load float* %conv_1_out_1_2_add_4, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_6"/></StgValue>
</operation>

<operation id="1030" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="12">
<![CDATA[
branch63:0  %conv_1_out_0_2_loa_6 = load float* %conv_1_out_0_2_add_4, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_6"/></StgValue>
</operation>

<operation id="1031" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="11">
<![CDATA[
branch65:0  %conv_1_out_2_2_loa_6 = load float* %conv_1_out_2_2_add_4, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_6"/></StgValue>
</operation>

<operation id="1032" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.7.0.1214:17  switch i5 %sext_ln28_9, label %branch62 [
    i5 0, label %branch60
    i5 1, label %branch61
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="1033" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="12">
<![CDATA[
branch55:0  %conv_1_out_1_2_loa_5 = load float* %conv_1_out_1_2_add_13, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_5"/></StgValue>
</operation>

<operation id="1034" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="12">
<![CDATA[
branch54:0  %conv_1_out_0_2_loa_5 = load float* %conv_1_out_0_2_add_13, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_5"/></StgValue>
</operation>

<operation id="1035" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="11">
<![CDATA[
branch56:0  %conv_1_out_2_2_loa_5 = load float* %conv_1_out_2_2_add_13, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_5"/></StgValue>
</operation>

<operation id="1036" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.8.0.0184:17  switch i5 %sext_ln28_9, label %branch53 [
    i5 0, label %branch51
    i5 1, label %branch52
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="1037" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.8.0.1174:17  switch i5 %sext_ln28_9, label %branch50 [
    i5 0, label %branch48
    i5 1, label %branch49
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="1038" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.9.0.0144:17  switch i5 %sext_ln28_9, label %branch41 [
    i5 0, label %branch39
    i5 1, label %branch40
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="1039" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.9.0.1134:17  switch i5 %sext_ln28_9, label %branch38 [
    i5 0, label %branch36
    i5 1, label %branch37
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="1040" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.10.0.0104:17  switch i5 %sext_ln28_9, label %branch29 [
    i5 0, label %branch27
    i5 1, label %branch28
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="1041" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.10.0.194:17  switch i5 %sext_ln28_9, label %branch26 [
    i5 0, label %branch24
    i5 1, label %branch25
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="1042" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.11.0.064:17  switch i5 %sext_ln28_9, label %branch17 [
    i5 0, label %branch15
    i5 1, label %branch16
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="1043" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.11.0.154:17  switch i5 %sext_ln28_9, label %branch14 [
    i5 0, label %branch12
    i5 1, label %branch13
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="1044" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.12.0.024:17  switch i5 %sext_ln28_9, label %branch5 [
    i5 0, label %branch3
    i5 1, label %branch4
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="1045" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
._crit_edge.12.0.114:17  switch i5 %sext_ln28_9, label %branch2 [
    i5 0, label %branch0
    i5 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1046" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Row_Loop_begin:32  %add_ln35_8 = add i12 %add_ln35, 128

]]></Node>
<StgValue><ssdm name="add_ln35_8"/></StgValue>
</operation>

<operation id="1047" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Row_Loop_begin:33  %add_ln35_9 = add i12 %add_ln35_8, %zext_ln14_1

]]></Node>
<StgValue><ssdm name="add_ln35_9"/></StgValue>
</operation>

<operation id="1048" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="12">
<![CDATA[
Row_Loop_begin:34  %zext_ln35_6 = zext i12 %add_ln35_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_6"/></StgValue>
</operation>

<operation id="1049" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:35  %max_pool_1_out_0_ad_4 = getelementptr [2080 x float]* %max_pool_1_out_0, i64 0, i64 %zext_ln35_6

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_ad_4"/></StgValue>
</operation>

<operation id="1050" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:40  %max_pool_1_out_1_ad_4 = getelementptr [2080 x float]* %max_pool_1_out_1, i64 0, i64 %zext_ln35_6

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_ad_4"/></StgValue>
</operation>

<operation id="1051" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:46  %add_ln28_32 = add i13 160, %add_ln28_22

]]></Node>
<StgValue><ssdm name="add_ln28_32"/></StgValue>
</operation>

<operation id="1052" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:47  %add_ln28_33 = add i13 %zext_ln14, %add_ln28_32

]]></Node>
<StgValue><ssdm name="add_ln28_33"/></StgValue>
</operation>

<operation id="1053" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0504:48  %sext_ln28_14 = sext i13 %add_ln28_33 to i64

]]></Node>
<StgValue><ssdm name="sext_ln28_14"/></StgValue>
</operation>

<operation id="1054" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:49  %conv_1_out_0_0_add_5 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_14

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_add_5"/></StgValue>
</operation>

<operation id="1055" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:67  %conv_1_out_0_1_add_5 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_14

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_add_5"/></StgValue>
</operation>

<operation id="1056" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:88  %or_ln28_102 = or i13 %tmp_153, 160

]]></Node>
<StgValue><ssdm name="or_ln28_102"/></StgValue>
</operation>

<operation id="1057" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:89  %add_ln28_42 = add i13 %zext_ln14, %or_ln28_102

]]></Node>
<StgValue><ssdm name="add_ln28_42"/></StgValue>
</operation>

<operation id="1058" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0504:90  %zext_ln28_14 = zext i13 %add_ln28_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_14"/></StgValue>
</operation>

<operation id="1059" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:91  %conv_1_out_0_2_add_5 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %zext_ln28_14

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_add_5"/></StgValue>
</operation>

<operation id="1060" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:92  %or_ln28_103 = or i13 %tmp_155, 192

]]></Node>
<StgValue><ssdm name="or_ln28_103"/></StgValue>
</operation>

<operation id="1061" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0504:93  %tmp_158 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i13(i51 0, i13 %or_ln28_103)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1062" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:94  %conv_1_out_0_2_add_6 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %tmp_158

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_add_6"/></StgValue>
</operation>

<operation id="1063" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:104  %conv_1_out_1_0_add_5 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_14

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_add_5"/></StgValue>
</operation>

<operation id="1064" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:113  %conv_1_out_1_1_add_5 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_14

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_add_5"/></StgValue>
</operation>

<operation id="1065" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:122  %conv_1_out_1_2_add_5 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %zext_ln28_14

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_add_5"/></StgValue>
</operation>

<operation id="1066" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:123  %conv_1_out_1_2_add_6 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %tmp_158

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_add_6"/></StgValue>
</operation>

<operation id="1067" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:130  %conv_1_out_2_0_add_5 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_14

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_add_5"/></StgValue>
</operation>

<operation id="1068" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:139  %conv_1_out_2_1_add_5 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_14

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_add_5"/></StgValue>
</operation>

<operation id="1069" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:148  %conv_1_out_2_2_add_5 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %zext_ln28_14

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_add_5"/></StgValue>
</operation>

<operation id="1070" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:149  %conv_1_out_2_2_add_6 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %tmp_158

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_add_6"/></StgValue>
</operation>

<operation id="1071" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="12">
<![CDATA[
branch97:0  %conv_1_out_1_0_loa_10 = load float* %conv_1_out_1_0_add_3, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_10"/></StgValue>
</operation>

<operation id="1072" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0">
<![CDATA[
branch97:1  br label %._crit_edge.4.1.0324

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1073" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="12">
<![CDATA[
branch96:0  %conv_1_out_0_0_loa_10 = load float* %conv_1_out_0_0_add_3, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_10"/></StgValue>
</operation>

<operation id="1074" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0">
<![CDATA[
branch96:1  br label %._crit_edge.4.1.0324

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1075" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="12">
<![CDATA[
branch98:0  %conv_1_out_2_0_loa_10 = load float* %conv_1_out_2_0_add_3, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_10"/></StgValue>
</operation>

<operation id="1076" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %._crit_edge.4.1.0324

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1077" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.4.1.0324:0  %phi_ln28_19 = phi float [ %conv_1_out_0_0_loa_10, %branch96 ], [ %conv_1_out_1_0_loa_10, %branch97 ], [ %conv_1_out_2_0_loa_10, %branch98 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_19"/></StgValue>
</operation>

<operation id="1078" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.4.1.0324:1  %bitcast_ln28_33 = bitcast float %phi_ln28_19 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_33"/></StgValue>
</operation>

<operation id="1079" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.4.1.0324:2  %tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_33, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1080" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.4.1.0324:3  %trunc_ln28_33 = trunc i32 %bitcast_ln28_33 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_33"/></StgValue>
</operation>

<operation id="1081" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.4.1.0324:4  %bitcast_ln28_34 = bitcast float %select_ln28_18 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_34"/></StgValue>
</operation>

<operation id="1082" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.4.1.0324:5  %tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_34, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1083" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.4.1.0324:6  %trunc_ln28_34 = trunc i32 %bitcast_ln28_34 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_34"/></StgValue>
</operation>

<operation id="1084" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.1.0324:7  %icmp_ln28_66 = icmp ne i8 %tmp_53, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_66"/></StgValue>
</operation>

<operation id="1085" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.4.1.0324:8  %icmp_ln28_67 = icmp eq i23 %trunc_ln28_33, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_67"/></StgValue>
</operation>

<operation id="1086" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.1.0324:9  %or_ln28_33 = or i1 %icmp_ln28_67, %icmp_ln28_66

]]></Node>
<StgValue><ssdm name="or_ln28_33"/></StgValue>
</operation>

<operation id="1087" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4.1.0324:10  %icmp_ln28_68 = icmp ne i8 %tmp_54, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_68"/></StgValue>
</operation>

<operation id="1088" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.4.1.0324:11  %icmp_ln28_69 = icmp eq i23 %trunc_ln28_34, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_69"/></StgValue>
</operation>

<operation id="1089" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.1.0324:12  %or_ln28_34 = or i1 %icmp_ln28_69, %icmp_ln28_68

]]></Node>
<StgValue><ssdm name="or_ln28_34"/></StgValue>
</operation>

<operation id="1090" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.1.0324:13  %and_ln28_33 = and i1 %or_ln28_33, %or_ln28_34

]]></Node>
<StgValue><ssdm name="and_ln28_33"/></StgValue>
</operation>

<operation id="1091" st_id="16" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.4.1.0324:14  %tmp_55 = fcmp ogt float %phi_ln28_19, %select_ln28_18

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1092" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.1.0324:15  %and_ln28_34 = and i1 %and_ln28_33, %tmp_55

]]></Node>
<StgValue><ssdm name="and_ln28_34"/></StgValue>
</operation>

<operation id="1093" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.4.1.0324:16  %select_ln28_19 = select i1 %and_ln28_34, float %phi_ln28_19, float %select_ln28_18

]]></Node>
<StgValue><ssdm name="select_ln28_19"/></StgValue>
</operation>

<operation id="1094" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge.4.1.0324:17  store float %select_ln28_19, float* %max_pool_1_out_0_ad_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1095" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.5.1.0284:0  %phi_ln28_23 = phi float [ %conv_1_out_0_2_loa_8, %branch84 ], [ %conv_1_out_1_2_loa_8, %branch85 ], [ %conv_1_out_2_2_loa_8, %branch86 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_23"/></StgValue>
</operation>

<operation id="1096" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.5.1.0284:1  %bitcast_ln28_40 = bitcast float %phi_ln28_23 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_40"/></StgValue>
</operation>

<operation id="1097" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.5.1.0284:2  %tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_40, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1098" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.5.1.0284:3  %trunc_ln28_40 = trunc i32 %bitcast_ln28_40 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_40"/></StgValue>
</operation>

<operation id="1099" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.5.1.0284:4  %bitcast_ln28_41 = bitcast float %select_ln28_22 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_41"/></StgValue>
</operation>

<operation id="1100" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.5.1.0284:5  %tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_41, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1101" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.5.1.0284:6  %trunc_ln28_41 = trunc i32 %bitcast_ln28_41 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_41"/></StgValue>
</operation>

<operation id="1102" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.5.1.0284:7  %icmp_ln28_80 = icmp ne i8 %tmp_64, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_80"/></StgValue>
</operation>

<operation id="1103" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.5.1.0284:8  %icmp_ln28_81 = icmp eq i23 %trunc_ln28_40, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_81"/></StgValue>
</operation>

<operation id="1104" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.1.0284:9  %or_ln28_40 = or i1 %icmp_ln28_81, %icmp_ln28_80

]]></Node>
<StgValue><ssdm name="or_ln28_40"/></StgValue>
</operation>

<operation id="1105" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.5.1.0284:10  %icmp_ln28_82 = icmp ne i8 %tmp_65, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_82"/></StgValue>
</operation>

<operation id="1106" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.5.1.0284:11  %icmp_ln28_83 = icmp eq i23 %trunc_ln28_41, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_83"/></StgValue>
</operation>

<operation id="1107" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.1.0284:12  %or_ln28_41 = or i1 %icmp_ln28_83, %icmp_ln28_82

]]></Node>
<StgValue><ssdm name="or_ln28_41"/></StgValue>
</operation>

<operation id="1108" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.1.0284:13  %and_ln28_40 = and i1 %or_ln28_40, %or_ln28_41

]]></Node>
<StgValue><ssdm name="and_ln28_40"/></StgValue>
</operation>

<operation id="1109" st_id="16" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.5.1.0284:14  %tmp_66 = fcmp ogt float %phi_ln28_23, %select_ln28_22

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1110" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.1.0284:15  %and_ln28_41 = and i1 %and_ln28_40, %tmp_66

]]></Node>
<StgValue><ssdm name="and_ln28_41"/></StgValue>
</operation>

<operation id="1111" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.5.1.0284:16  %select_ln28_23 = select i1 %and_ln28_41, float %phi_ln28_23, float %select_ln28_22

]]></Node>
<StgValue><ssdm name="select_ln28_23"/></StgValue>
</operation>

<operation id="1112" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge.5.1.0284:17  store float %select_ln28_23, float* %max_pool_1_out_1_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1113" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="12">
<![CDATA[
branch79:0  %conv_1_out_1_1_loa_9 = load float* %conv_1_out_1_1_add_13, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_9"/></StgValue>
</operation>

<operation id="1114" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %._crit_edge.6.0.0264

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1115" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="12">
<![CDATA[
branch78:0  %conv_1_out_0_1_loa_9 = load float* %conv_1_out_0_1_add_13, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_9"/></StgValue>
</operation>

<operation id="1116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %._crit_edge.6.0.0264

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1117" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="12">
<![CDATA[
branch80:0  %conv_1_out_2_1_loa_9 = load float* %conv_1_out_2_1_add_13, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_9"/></StgValue>
</operation>

<operation id="1118" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %._crit_edge.6.0.0264

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1119" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.6.0.0264:0  %phi_ln28_25 = phi float [ %conv_1_out_0_1_loa_9, %branch78 ], [ %conv_1_out_1_1_loa_9, %branch79 ], [ %conv_1_out_2_1_loa_9, %branch80 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_25"/></StgValue>
</operation>

<operation id="1120" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.6.0.0264:1  %bitcast_ln28_43 = bitcast float %phi_ln28_25 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_43"/></StgValue>
</operation>

<operation id="1121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.6.0.0264:2  %tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_43, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1122" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.6.0.0264:3  %trunc_ln28_43 = trunc i32 %bitcast_ln28_43 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_43"/></StgValue>
</operation>

<operation id="1123" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.6.0.0264:4  %bitcast_ln28_44 = bitcast float %select_ln28_24 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_44"/></StgValue>
</operation>

<operation id="1124" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.6.0.0264:5  %tmp_70 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_44, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1125" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.6.0.0264:6  %trunc_ln28_44 = trunc i32 %bitcast_ln28_44 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_44"/></StgValue>
</operation>

<operation id="1126" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.6.0.0264:7  %icmp_ln28_86 = icmp ne i8 %tmp_69, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_86"/></StgValue>
</operation>

<operation id="1127" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.6.0.0264:8  %icmp_ln28_87 = icmp eq i23 %trunc_ln28_43, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_87"/></StgValue>
</operation>

<operation id="1128" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.0.0264:9  %or_ln28_43 = or i1 %icmp_ln28_87, %icmp_ln28_86

]]></Node>
<StgValue><ssdm name="or_ln28_43"/></StgValue>
</operation>

<operation id="1129" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.6.0.0264:10  %icmp_ln28_88 = icmp ne i8 %tmp_70, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_88"/></StgValue>
</operation>

<operation id="1130" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.6.0.0264:11  %icmp_ln28_89 = icmp eq i23 %trunc_ln28_44, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_89"/></StgValue>
</operation>

<operation id="1131" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.0.0264:12  %or_ln28_44 = or i1 %icmp_ln28_89, %icmp_ln28_88

]]></Node>
<StgValue><ssdm name="or_ln28_44"/></StgValue>
</operation>

<operation id="1132" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.0.0264:13  %and_ln28_43 = and i1 %or_ln28_43, %or_ln28_44

]]></Node>
<StgValue><ssdm name="and_ln28_43"/></StgValue>
</operation>

<operation id="1133" st_id="16" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.6.0.0264:14  %tmp_71 = fcmp ogt float %phi_ln28_25, %select_ln28_24

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1134" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.0.0264:15  %and_ln28_44 = and i1 %and_ln28_43, %tmp_71

]]></Node>
<StgValue><ssdm name="and_ln28_44"/></StgValue>
</operation>

<operation id="1135" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.6.0.0264:16  %select_ln28_25 = select i1 %and_ln28_44, float %phi_ln28_25, float %select_ln28_24

]]></Node>
<StgValue><ssdm name="select_ln28_25"/></StgValue>
</operation>

<operation id="1136" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="12">
<![CDATA[
branch76:0  %conv_1_out_1_0_loa_8 = load float* %conv_1_out_1_0_add_4, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_8"/></StgValue>
</operation>

<operation id="1137" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %._crit_edge.6.0.1254

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1138" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="12">
<![CDATA[
branch75:0  %conv_1_out_0_0_loa_8 = load float* %conv_1_out_0_0_add_4, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_8"/></StgValue>
</operation>

<operation id="1139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %._crit_edge.6.0.1254

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1140" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="12">
<![CDATA[
branch77:0  %conv_1_out_2_0_loa_8 = load float* %conv_1_out_2_0_add_4, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_8"/></StgValue>
</operation>

<operation id="1141" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %._crit_edge.6.0.1254

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1142" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.6.0.1254:0  %phi_ln28_26 = phi float [ %conv_1_out_0_0_loa_8, %branch75 ], [ %conv_1_out_1_0_loa_8, %branch76 ], [ %conv_1_out_2_0_loa_8, %branch77 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_26"/></StgValue>
</operation>

<operation id="1143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.6.0.1254:1  %bitcast_ln28_45 = bitcast float %phi_ln28_26 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_45"/></StgValue>
</operation>

<operation id="1144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.6.0.1254:2  %tmp_72 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_45, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.6.0.1254:3  %trunc_ln28_45 = trunc i32 %bitcast_ln28_45 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_45"/></StgValue>
</operation>

<operation id="1146" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.6.0.1254:4  %bitcast_ln28_46 = bitcast float %select_ln28_25 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_46"/></StgValue>
</operation>

<operation id="1147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.6.0.1254:5  %tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_46, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.6.0.1254:6  %trunc_ln28_46 = trunc i32 %bitcast_ln28_46 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_46"/></StgValue>
</operation>

<operation id="1149" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.6.0.1254:7  %icmp_ln28_90 = icmp ne i8 %tmp_72, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_90"/></StgValue>
</operation>

<operation id="1150" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.6.0.1254:8  %icmp_ln28_91 = icmp eq i23 %trunc_ln28_45, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_91"/></StgValue>
</operation>

<operation id="1151" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.0.1254:9  %or_ln28_45 = or i1 %icmp_ln28_91, %icmp_ln28_90

]]></Node>
<StgValue><ssdm name="or_ln28_45"/></StgValue>
</operation>

<operation id="1152" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.6.0.1254:10  %icmp_ln28_92 = icmp ne i8 %tmp_73, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_92"/></StgValue>
</operation>

<operation id="1153" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.6.0.1254:11  %icmp_ln28_93 = icmp eq i23 %trunc_ln28_46, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_93"/></StgValue>
</operation>

<operation id="1154" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.0.1254:12  %or_ln28_46 = or i1 %icmp_ln28_93, %icmp_ln28_92

]]></Node>
<StgValue><ssdm name="or_ln28_46"/></StgValue>
</operation>

<operation id="1155" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.0.1254:13  %and_ln28_45 = and i1 %or_ln28_45, %or_ln28_46

]]></Node>
<StgValue><ssdm name="and_ln28_45"/></StgValue>
</operation>

<operation id="1156" st_id="16" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.6.0.1254:14  %tmp_74 = fcmp ogt float %phi_ln28_26, %select_ln28_25

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1157" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.0.1254:15  %and_ln28_46 = and i1 %and_ln28_45, %tmp_74

]]></Node>
<StgValue><ssdm name="and_ln28_46"/></StgValue>
</operation>

<operation id="1158" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.6.0.1254:16  %select_ln28_26 = select i1 %and_ln28_46, float %phi_ln28_26, float %select_ln28_25

]]></Node>
<StgValue><ssdm name="select_ln28_26"/></StgValue>
</operation>

<operation id="1159" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="12">
<![CDATA[
branch73:0  %conv_1_out_1_1_loa_8 = load float* %conv_1_out_1_1_add_4, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_8"/></StgValue>
</operation>

<operation id="1160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %._crit_edge.6.1.0244

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1161" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="12">
<![CDATA[
branch72:0  %conv_1_out_0_1_loa_8 = load float* %conv_1_out_0_1_add_4, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_8"/></StgValue>
</operation>

<operation id="1162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %._crit_edge.6.1.0244

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1163" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="12">
<![CDATA[
branch74:0  %conv_1_out_2_1_loa_8 = load float* %conv_1_out_2_1_add_4, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_8"/></StgValue>
</operation>

<operation id="1164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %._crit_edge.6.1.0244

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1165" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.6.1.0244:0  %phi_ln28_27 = phi float [ %conv_1_out_0_1_loa_8, %branch72 ], [ %conv_1_out_1_1_loa_8, %branch73 ], [ %conv_1_out_2_1_loa_8, %branch74 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_27"/></StgValue>
</operation>

<operation id="1166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.6.1.0244:1  %bitcast_ln28_47 = bitcast float %phi_ln28_27 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_47"/></StgValue>
</operation>

<operation id="1167" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.6.1.0244:2  %tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_47, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.6.1.0244:3  %trunc_ln28_47 = trunc i32 %bitcast_ln28_47 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_47"/></StgValue>
</operation>

<operation id="1169" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.6.1.0244:4  %bitcast_ln28_48 = bitcast float %select_ln28_26 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_48"/></StgValue>
</operation>

<operation id="1170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.6.1.0244:5  %tmp_76 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_48, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.6.1.0244:6  %trunc_ln28_48 = trunc i32 %bitcast_ln28_48 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_48"/></StgValue>
</operation>

<operation id="1172" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.6.1.0244:7  %icmp_ln28_94 = icmp ne i8 %tmp_75, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_94"/></StgValue>
</operation>

<operation id="1173" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.6.1.0244:8  %icmp_ln28_95 = icmp eq i23 %trunc_ln28_47, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_95"/></StgValue>
</operation>

<operation id="1174" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.1.0244:9  %or_ln28_47 = or i1 %icmp_ln28_95, %icmp_ln28_94

]]></Node>
<StgValue><ssdm name="or_ln28_47"/></StgValue>
</operation>

<operation id="1175" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.6.1.0244:10  %icmp_ln28_96 = icmp ne i8 %tmp_76, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_96"/></StgValue>
</operation>

<operation id="1176" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.6.1.0244:11  %icmp_ln28_97 = icmp eq i23 %trunc_ln28_48, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_97"/></StgValue>
</operation>

<operation id="1177" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.1.0244:12  %or_ln28_48 = or i1 %icmp_ln28_97, %icmp_ln28_96

]]></Node>
<StgValue><ssdm name="or_ln28_48"/></StgValue>
</operation>

<operation id="1178" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.1.0244:13  %and_ln28_47 = and i1 %or_ln28_47, %or_ln28_48

]]></Node>
<StgValue><ssdm name="and_ln28_47"/></StgValue>
</operation>

<operation id="1179" st_id="16" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.6.1.0244:14  %tmp_77 = fcmp ogt float %phi_ln28_27, %select_ln28_26

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1180" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.1.0244:15  %and_ln28_48 = and i1 %and_ln28_47, %tmp_77

]]></Node>
<StgValue><ssdm name="and_ln28_48"/></StgValue>
</operation>

<operation id="1181" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.6.1.0244:16  %select_ln28_27 = select i1 %and_ln28_48, float %phi_ln28_27, float %select_ln28_26

]]></Node>
<StgValue><ssdm name="select_ln28_27"/></StgValue>
</operation>

<operation id="1182" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge.6.1.0244:17  store float %select_ln28_27, float* %max_pool_1_out_1_ad_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1183" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="12">
<![CDATA[
branch67:0  %conv_1_out_1_0_loa_7 = load float* %conv_1_out_1_0_add_14, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_7"/></StgValue>
</operation>

<operation id="1184" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="12">
<![CDATA[
branch66:0  %conv_1_out_0_0_loa_7 = load float* %conv_1_out_0_0_add_14, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_7"/></StgValue>
</operation>

<operation id="1185" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="12">
<![CDATA[
branch68:0  %conv_1_out_2_0_loa_7 = load float* %conv_1_out_2_0_add_14, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_7"/></StgValue>
</operation>

<operation id="1186" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="12">
<![CDATA[
branch64:0  %conv_1_out_1_2_loa_6 = load float* %conv_1_out_1_2_add_4, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_6"/></StgValue>
</operation>

<operation id="1187" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %._crit_edge.7.0.1214

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1188" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="12">
<![CDATA[
branch63:0  %conv_1_out_0_2_loa_6 = load float* %conv_1_out_0_2_add_4, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_6"/></StgValue>
</operation>

<operation id="1189" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %._crit_edge.7.0.1214

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1190" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="11">
<![CDATA[
branch65:0  %conv_1_out_2_2_loa_6 = load float* %conv_1_out_2_2_add_4, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_6"/></StgValue>
</operation>

<operation id="1191" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %._crit_edge.7.0.1214

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1192" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="12">
<![CDATA[
branch61:0  %conv_1_out_1_0_loa_6 = load float* %conv_1_out_1_0_add_5, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_6"/></StgValue>
</operation>

<operation id="1193" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="12">
<![CDATA[
branch60:0  %conv_1_out_0_0_loa_6 = load float* %conv_1_out_0_0_add_5, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_6"/></StgValue>
</operation>

<operation id="1194" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="12">
<![CDATA[
branch62:0  %conv_1_out_2_0_loa_6 = load float* %conv_1_out_2_0_add_5, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_6"/></StgValue>
</operation>

<operation id="1195" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="12">
<![CDATA[
branch55:0  %conv_1_out_1_2_loa_5 = load float* %conv_1_out_1_2_add_13, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_5"/></StgValue>
</operation>

<operation id="1196" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %._crit_edge.8.0.0184

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1197" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="12">
<![CDATA[
branch54:0  %conv_1_out_0_2_loa_5 = load float* %conv_1_out_0_2_add_13, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_5"/></StgValue>
</operation>

<operation id="1198" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %._crit_edge.8.0.0184

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1199" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="11">
<![CDATA[
branch56:0  %conv_1_out_2_2_loa_5 = load float* %conv_1_out_2_2_add_13, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_5"/></StgValue>
</operation>

<operation id="1200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %._crit_edge.8.0.0184

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.8.0.0184:0  %phi_ln28_33 = phi float [ %conv_1_out_0_2_loa_5, %branch54 ], [ %conv_1_out_1_2_loa_5, %branch55 ], [ %conv_1_out_2_2_loa_5, %branch56 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_33"/></StgValue>
</operation>

<operation id="1202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.8.0.0184:1  %bitcast_ln28_57 = bitcast float %phi_ln28_33 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_57"/></StgValue>
</operation>

<operation id="1203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.8.0.0184:2  %tmp_91 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_57, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.8.0.0184:3  %trunc_ln28_57 = trunc i32 %bitcast_ln28_57 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_57"/></StgValue>
</operation>

<operation id="1205" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.8.0.0184:4  %bitcast_ln28_58 = bitcast float %select_ln28_32 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_58"/></StgValue>
</operation>

<operation id="1206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.8.0.0184:5  %tmp_92 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_58, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1207" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.8.0.0184:6  %trunc_ln28_58 = trunc i32 %bitcast_ln28_58 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_58"/></StgValue>
</operation>

<operation id="1208" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.8.0.0184:7  %icmp_ln28_114 = icmp ne i8 %tmp_91, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_114"/></StgValue>
</operation>

<operation id="1209" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.8.0.0184:8  %icmp_ln28_115 = icmp eq i23 %trunc_ln28_57, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_115"/></StgValue>
</operation>

<operation id="1210" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.0.0184:9  %or_ln28_57 = or i1 %icmp_ln28_115, %icmp_ln28_114

]]></Node>
<StgValue><ssdm name="or_ln28_57"/></StgValue>
</operation>

<operation id="1211" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.8.0.0184:10  %icmp_ln28_116 = icmp ne i8 %tmp_92, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_116"/></StgValue>
</operation>

<operation id="1212" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.8.0.0184:11  %icmp_ln28_117 = icmp eq i23 %trunc_ln28_58, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_117"/></StgValue>
</operation>

<operation id="1213" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.0.0184:12  %or_ln28_58 = or i1 %icmp_ln28_117, %icmp_ln28_116

]]></Node>
<StgValue><ssdm name="or_ln28_58"/></StgValue>
</operation>

<operation id="1214" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.0.0184:13  %and_ln28_57 = and i1 %or_ln28_57, %or_ln28_58

]]></Node>
<StgValue><ssdm name="and_ln28_57"/></StgValue>
</operation>

<operation id="1215" st_id="16" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.8.0.0184:14  %tmp_93 = fcmp ogt float %phi_ln28_33, %select_ln28_32

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1216" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.0.0184:15  %and_ln28_58 = and i1 %and_ln28_57, %tmp_93

]]></Node>
<StgValue><ssdm name="and_ln28_58"/></StgValue>
</operation>

<operation id="1217" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.8.0.0184:16  %select_ln28_33 = select i1 %and_ln28_58, float %phi_ln28_33, float %select_ln28_32

]]></Node>
<StgValue><ssdm name="select_ln28_33"/></StgValue>
</operation>

<operation id="1218" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="12">
<![CDATA[
branch52:0  %conv_1_out_1_1_loa_6 = load float* %conv_1_out_1_1_add_5, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_6"/></StgValue>
</operation>

<operation id="1219" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="12">
<![CDATA[
branch51:0  %conv_1_out_0_1_loa_6 = load float* %conv_1_out_0_1_add_5, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_6"/></StgValue>
</operation>

<operation id="1220" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="12">
<![CDATA[
branch53:0  %conv_1_out_2_1_loa_6 = load float* %conv_1_out_2_1_add_5, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_6"/></StgValue>
</operation>

<operation id="1221" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="12">
<![CDATA[
branch49:0  %conv_1_out_1_2_loa_4 = load float* %conv_1_out_1_2_add_5, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_4"/></StgValue>
</operation>

<operation id="1222" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="12">
<![CDATA[
branch48:0  %conv_1_out_0_2_loa_4 = load float* %conv_1_out_0_2_add_5, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_4"/></StgValue>
</operation>

<operation id="1223" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="11">
<![CDATA[
branch50:0  %conv_1_out_2_2_loa_4 = load float* %conv_1_out_2_2_add_5, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_4"/></StgValue>
</operation>

<operation id="1224" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="12">
<![CDATA[
branch43:0  %conv_1_out_1_1_loa_5 = load float* %conv_1_out_1_1_add_15, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_5"/></StgValue>
</operation>

<operation id="1225" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="12">
<![CDATA[
branch42:0  %conv_1_out_0_1_loa_5 = load float* %conv_1_out_0_1_add_15, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_5"/></StgValue>
</operation>

<operation id="1226" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="12">
<![CDATA[
branch44:0  %conv_1_out_2_1_loa_5 = load float* %conv_1_out_2_1_add_15, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_5"/></StgValue>
</operation>

<operation id="1227" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="12">
<![CDATA[
branch28:0  %conv_1_out_1_2_loa_2 = load float* %conv_1_out_1_2_add_6, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_2"/></StgValue>
</operation>

<operation id="1228" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="12">
<![CDATA[
branch27:0  %conv_1_out_0_2_loa_2 = load float* %conv_1_out_0_2_add_6, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_2"/></StgValue>
</operation>

<operation id="1229" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="11">
<![CDATA[
branch29:0  %conv_1_out_2_2_loa_2 = load float* %conv_1_out_2_2_add_6, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1230" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:130  %or_ln28_97 = or i13 %tmp_146, 224

]]></Node>
<StgValue><ssdm name="or_ln28_97"/></StgValue>
</operation>

<operation id="1231" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:131  %add_ln28_21 = add i13 %or_ln28_97, %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln28_21"/></StgValue>
</operation>

<operation id="1232" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="13">
<![CDATA[
Row_Loop_begin:132  %zext_ln28_7 = zext i13 %add_ln28_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_7"/></StgValue>
</operation>

<operation id="1233" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:133  %conv_1_out_0_2_add_15 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %zext_ln28_7

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_add_15"/></StgValue>
</operation>

<operation id="1234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:159  %conv_1_out_1_2_add_15 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %zext_ln28_7

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_add_15"/></StgValue>
</operation>

<operation id="1235" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:185  %conv_1_out_2_2_add_15 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %zext_ln28_7

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_add_15"/></StgValue>
</operation>

<operation id="1236" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:50  %add_ln28_34 = add i13 192, %add_ln28_22

]]></Node>
<StgValue><ssdm name="add_ln28_34"/></StgValue>
</operation>

<operation id="1237" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:51  %add_ln28_35 = add i13 %zext_ln14, %add_ln28_34

]]></Node>
<StgValue><ssdm name="add_ln28_35"/></StgValue>
</operation>

<operation id="1238" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0504:52  %sext_ln28_15 = sext i13 %add_ln28_35 to i64

]]></Node>
<StgValue><ssdm name="sext_ln28_15"/></StgValue>
</operation>

<operation id="1239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:53  %conv_1_out_0_0_add_6 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_15

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_add_6"/></StgValue>
</operation>

<operation id="1240" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:54  %add_ln28_36 = add i13 224, %add_ln28_22

]]></Node>
<StgValue><ssdm name="add_ln28_36"/></StgValue>
</operation>

<operation id="1241" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:55  %add_ln28_37 = add i13 %zext_ln14, %add_ln28_36

]]></Node>
<StgValue><ssdm name="add_ln28_37"/></StgValue>
</operation>

<operation id="1242" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0504:56  %sext_ln28_16 = sext i13 %add_ln28_37 to i64

]]></Node>
<StgValue><ssdm name="sext_ln28_16"/></StgValue>
</operation>

<operation id="1243" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:57  %conv_1_out_0_0_add_7 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_16

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_add_7"/></StgValue>
</operation>

<operation id="1244" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:58  %add_ln28_38 = add i13 256, %add_ln28_22

]]></Node>
<StgValue><ssdm name="add_ln28_38"/></StgValue>
</operation>

<operation id="1245" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:59  %add_ln28_39 = add i13 %zext_ln14, %add_ln28_38

]]></Node>
<StgValue><ssdm name="add_ln28_39"/></StgValue>
</operation>

<operation id="1246" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:68  %conv_1_out_0_1_add_6 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_15

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_add_6"/></StgValue>
</operation>

<operation id="1247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:69  %conv_1_out_0_1_add_7 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_16

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_add_7"/></StgValue>
</operation>

<operation id="1248" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:95  %or_ln28_104 = or i13 %tmp_153, 224

]]></Node>
<StgValue><ssdm name="or_ln28_104"/></StgValue>
</operation>

<operation id="1249" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0504:96  %add_ln28_43 = add i13 %zext_ln14, %or_ln28_104

]]></Node>
<StgValue><ssdm name="add_ln28_43"/></StgValue>
</operation>

<operation id="1250" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0504:97  %zext_ln28_15 = zext i13 %add_ln28_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_15"/></StgValue>
</operation>

<operation id="1251" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:98  %conv_1_out_0_2_add_7 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %zext_ln28_15

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_add_7"/></StgValue>
</operation>

<operation id="1252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:105  %conv_1_out_1_0_add_6 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_15

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_add_6"/></StgValue>
</operation>

<operation id="1253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:106  %conv_1_out_1_0_add_7 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_16

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_add_7"/></StgValue>
</operation>

<operation id="1254" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:114  %conv_1_out_1_1_add_6 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_15

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_add_6"/></StgValue>
</operation>

<operation id="1255" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:115  %conv_1_out_1_1_add_7 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_16

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_add_7"/></StgValue>
</operation>

<operation id="1256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:124  %conv_1_out_1_2_add_7 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %zext_ln28_15

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_add_7"/></StgValue>
</operation>

<operation id="1257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:131  %conv_1_out_2_0_add_6 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_15

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_add_6"/></StgValue>
</operation>

<operation id="1258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:132  %conv_1_out_2_0_add_7 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_16

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_add_7"/></StgValue>
</operation>

<operation id="1259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:140  %conv_1_out_2_1_add_6 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_15

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_add_6"/></StgValue>
</operation>

<operation id="1260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:141  %conv_1_out_2_1_add_7 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_16

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_add_7"/></StgValue>
</operation>

<operation id="1261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:150  %conv_1_out_2_2_add_7 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %zext_ln28_15

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_add_7"/></StgValue>
</operation>

<operation id="1262" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="12">
<![CDATA[
branch67:0  %conv_1_out_1_0_loa_7 = load float* %conv_1_out_1_0_add_14, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_7"/></StgValue>
</operation>

<operation id="1263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %._crit_edge.7.0.0224

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1264" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="12">
<![CDATA[
branch66:0  %conv_1_out_0_0_loa_7 = load float* %conv_1_out_0_0_add_14, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_7"/></StgValue>
</operation>

<operation id="1265" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %._crit_edge.7.0.0224

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1266" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="12">
<![CDATA[
branch68:0  %conv_1_out_2_0_loa_7 = load float* %conv_1_out_2_0_add_14, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_7"/></StgValue>
</operation>

<operation id="1267" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %._crit_edge.7.0.0224

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.7.0.0224:0  %phi_ln28_29 = phi float [ %conv_1_out_0_0_loa_7, %branch66 ], [ %conv_1_out_1_0_loa_7, %branch67 ], [ %conv_1_out_2_0_loa_7, %branch68 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_29"/></StgValue>
</operation>

<operation id="1269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.7.0.0224:1  %bitcast_ln28_50 = bitcast float %phi_ln28_29 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_50"/></StgValue>
</operation>

<operation id="1270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.7.0.0224:2  %tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_50, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1271" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.7.0.0224:3  %trunc_ln28_50 = trunc i32 %bitcast_ln28_50 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_50"/></StgValue>
</operation>

<operation id="1272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.7.0.0224:4  %bitcast_ln28_51 = bitcast float %select_ln28_28 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_51"/></StgValue>
</operation>

<operation id="1273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.7.0.0224:5  %tmp_81 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_51, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.7.0.0224:6  %trunc_ln28_51 = trunc i32 %bitcast_ln28_51 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_51"/></StgValue>
</operation>

<operation id="1275" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.7.0.0224:7  %icmp_ln28_100 = icmp ne i8 %tmp_80, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_100"/></StgValue>
</operation>

<operation id="1276" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.7.0.0224:8  %icmp_ln28_101 = icmp eq i23 %trunc_ln28_50, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_101"/></StgValue>
</operation>

<operation id="1277" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.0.0224:9  %or_ln28_50 = or i1 %icmp_ln28_101, %icmp_ln28_100

]]></Node>
<StgValue><ssdm name="or_ln28_50"/></StgValue>
</operation>

<operation id="1278" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.7.0.0224:10  %icmp_ln28_102 = icmp ne i8 %tmp_81, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_102"/></StgValue>
</operation>

<operation id="1279" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.7.0.0224:11  %icmp_ln28_103 = icmp eq i23 %trunc_ln28_51, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_103"/></StgValue>
</operation>

<operation id="1280" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.0.0224:12  %or_ln28_51 = or i1 %icmp_ln28_103, %icmp_ln28_102

]]></Node>
<StgValue><ssdm name="or_ln28_51"/></StgValue>
</operation>

<operation id="1281" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.0.0224:13  %and_ln28_50 = and i1 %or_ln28_50, %or_ln28_51

]]></Node>
<StgValue><ssdm name="and_ln28_50"/></StgValue>
</operation>

<operation id="1282" st_id="17" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.7.0.0224:14  %tmp_82 = fcmp ogt float %phi_ln28_29, %select_ln28_28

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1283" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.0.0224:15  %and_ln28_51 = and i1 %and_ln28_50, %tmp_82

]]></Node>
<StgValue><ssdm name="and_ln28_51"/></StgValue>
</operation>

<operation id="1284" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.7.0.0224:16  %select_ln28_29 = select i1 %and_ln28_51, float %phi_ln28_29, float %select_ln28_28

]]></Node>
<StgValue><ssdm name="select_ln28_29"/></StgValue>
</operation>

<operation id="1285" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.7.0.1214:0  %phi_ln28_30 = phi float [ %conv_1_out_0_2_loa_6, %branch63 ], [ %conv_1_out_1_2_loa_6, %branch64 ], [ %conv_1_out_2_2_loa_6, %branch65 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_30"/></StgValue>
</operation>

<operation id="1286" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.7.0.1214:1  %bitcast_ln28_52 = bitcast float %phi_ln28_30 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_52"/></StgValue>
</operation>

<operation id="1287" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.7.0.1214:2  %tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_52, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1288" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.7.0.1214:3  %trunc_ln28_52 = trunc i32 %bitcast_ln28_52 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_52"/></StgValue>
</operation>

<operation id="1289" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.7.0.1214:4  %bitcast_ln28_53 = bitcast float %select_ln28_29 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_53"/></StgValue>
</operation>

<operation id="1290" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.7.0.1214:5  %tmp_84 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_53, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1291" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.7.0.1214:6  %trunc_ln28_53 = trunc i32 %bitcast_ln28_53 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_53"/></StgValue>
</operation>

<operation id="1292" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.7.0.1214:7  %icmp_ln28_104 = icmp ne i8 %tmp_83, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_104"/></StgValue>
</operation>

<operation id="1293" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.7.0.1214:8  %icmp_ln28_105 = icmp eq i23 %trunc_ln28_52, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_105"/></StgValue>
</operation>

<operation id="1294" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.0.1214:9  %or_ln28_52 = or i1 %icmp_ln28_105, %icmp_ln28_104

]]></Node>
<StgValue><ssdm name="or_ln28_52"/></StgValue>
</operation>

<operation id="1295" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.7.0.1214:10  %icmp_ln28_106 = icmp ne i8 %tmp_84, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_106"/></StgValue>
</operation>

<operation id="1296" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.7.0.1214:11  %icmp_ln28_107 = icmp eq i23 %trunc_ln28_53, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_107"/></StgValue>
</operation>

<operation id="1297" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.0.1214:12  %or_ln28_53 = or i1 %icmp_ln28_107, %icmp_ln28_106

]]></Node>
<StgValue><ssdm name="or_ln28_53"/></StgValue>
</operation>

<operation id="1298" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.0.1214:13  %and_ln28_52 = and i1 %or_ln28_52, %or_ln28_53

]]></Node>
<StgValue><ssdm name="and_ln28_52"/></StgValue>
</operation>

<operation id="1299" st_id="17" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.7.0.1214:14  %tmp_85 = fcmp ogt float %phi_ln28_30, %select_ln28_29

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1300" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.0.1214:15  %and_ln28_53 = and i1 %and_ln28_52, %tmp_85

]]></Node>
<StgValue><ssdm name="and_ln28_53"/></StgValue>
</operation>

<operation id="1301" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.7.0.1214:16  %select_ln28_30 = select i1 %and_ln28_53, float %phi_ln28_30, float %select_ln28_29

]]></Node>
<StgValue><ssdm name="select_ln28_30"/></StgValue>
</operation>

<operation id="1302" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="12">
<![CDATA[
branch61:0  %conv_1_out_1_0_loa_6 = load float* %conv_1_out_1_0_add_5, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_6"/></StgValue>
</operation>

<operation id="1303" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %._crit_edge.7.1.0204

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1304" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="12">
<![CDATA[
branch60:0  %conv_1_out_0_0_loa_6 = load float* %conv_1_out_0_0_add_5, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_6"/></StgValue>
</operation>

<operation id="1305" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %._crit_edge.7.1.0204

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1306" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="12">
<![CDATA[
branch62:0  %conv_1_out_2_0_loa_6 = load float* %conv_1_out_2_0_add_5, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_6"/></StgValue>
</operation>

<operation id="1307" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %._crit_edge.7.1.0204

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1308" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.7.1.0204:0  %phi_ln28_31 = phi float [ %conv_1_out_0_0_loa_6, %branch60 ], [ %conv_1_out_1_0_loa_6, %branch61 ], [ %conv_1_out_2_0_loa_6, %branch62 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_31"/></StgValue>
</operation>

<operation id="1309" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.7.1.0204:1  %bitcast_ln28_54 = bitcast float %phi_ln28_31 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_54"/></StgValue>
</operation>

<operation id="1310" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.7.1.0204:2  %tmp_86 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_54, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1311" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.7.1.0204:3  %trunc_ln28_54 = trunc i32 %bitcast_ln28_54 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_54"/></StgValue>
</operation>

<operation id="1312" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.7.1.0204:4  %bitcast_ln28_55 = bitcast float %select_ln28_30 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_55"/></StgValue>
</operation>

<operation id="1313" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.7.1.0204:5  %tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_55, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1314" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.7.1.0204:6  %trunc_ln28_55 = trunc i32 %bitcast_ln28_55 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_55"/></StgValue>
</operation>

<operation id="1315" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.7.1.0204:7  %icmp_ln28_108 = icmp ne i8 %tmp_86, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_108"/></StgValue>
</operation>

<operation id="1316" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.7.1.0204:8  %icmp_ln28_109 = icmp eq i23 %trunc_ln28_54, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_109"/></StgValue>
</operation>

<operation id="1317" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.1.0204:9  %or_ln28_54 = or i1 %icmp_ln28_109, %icmp_ln28_108

]]></Node>
<StgValue><ssdm name="or_ln28_54"/></StgValue>
</operation>

<operation id="1318" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.7.1.0204:10  %icmp_ln28_110 = icmp ne i8 %tmp_87, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_110"/></StgValue>
</operation>

<operation id="1319" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.7.1.0204:11  %icmp_ln28_111 = icmp eq i23 %trunc_ln28_55, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_111"/></StgValue>
</operation>

<operation id="1320" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.1.0204:12  %or_ln28_55 = or i1 %icmp_ln28_111, %icmp_ln28_110

]]></Node>
<StgValue><ssdm name="or_ln28_55"/></StgValue>
</operation>

<operation id="1321" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.1.0204:13  %and_ln28_54 = and i1 %or_ln28_54, %or_ln28_55

]]></Node>
<StgValue><ssdm name="and_ln28_54"/></StgValue>
</operation>

<operation id="1322" st_id="17" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.7.1.0204:14  %tmp_88 = fcmp ogt float %phi_ln28_31, %select_ln28_30

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1323" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.1.0204:15  %and_ln28_55 = and i1 %and_ln28_54, %tmp_88

]]></Node>
<StgValue><ssdm name="and_ln28_55"/></StgValue>
</operation>

<operation id="1324" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.7.1.0204:16  %select_ln28_31 = select i1 %and_ln28_55, float %phi_ln28_31, float %select_ln28_30

]]></Node>
<StgValue><ssdm name="select_ln28_31"/></StgValue>
</operation>

<operation id="1325" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge.7.1.0204:17  store float %select_ln28_31, float* %max_pool_1_out_1_ad_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1326" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="12">
<![CDATA[
branch52:0  %conv_1_out_1_1_loa_6 = load float* %conv_1_out_1_1_add_5, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_6"/></StgValue>
</operation>

<operation id="1327" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %._crit_edge.8.0.1174

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1328" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="12">
<![CDATA[
branch51:0  %conv_1_out_0_1_loa_6 = load float* %conv_1_out_0_1_add_5, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_6"/></StgValue>
</operation>

<operation id="1329" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %._crit_edge.8.0.1174

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1330" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="12">
<![CDATA[
branch53:0  %conv_1_out_2_1_loa_6 = load float* %conv_1_out_2_1_add_5, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_6"/></StgValue>
</operation>

<operation id="1331" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %._crit_edge.8.0.1174

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1332" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.8.0.1174:0  %phi_ln28_34 = phi float [ %conv_1_out_0_1_loa_6, %branch51 ], [ %conv_1_out_1_1_loa_6, %branch52 ], [ %conv_1_out_2_1_loa_6, %branch53 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_34"/></StgValue>
</operation>

<operation id="1333" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.8.0.1174:1  %bitcast_ln28_59 = bitcast float %phi_ln28_34 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_59"/></StgValue>
</operation>

<operation id="1334" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.8.0.1174:2  %tmp_94 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_59, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1335" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.8.0.1174:3  %trunc_ln28_59 = trunc i32 %bitcast_ln28_59 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_59"/></StgValue>
</operation>

<operation id="1336" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.8.0.1174:4  %bitcast_ln28_60 = bitcast float %select_ln28_33 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_60"/></StgValue>
</operation>

<operation id="1337" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.8.0.1174:5  %tmp_95 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_60, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1338" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.8.0.1174:6  %trunc_ln28_60 = trunc i32 %bitcast_ln28_60 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_60"/></StgValue>
</operation>

<operation id="1339" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.8.0.1174:7  %icmp_ln28_118 = icmp ne i8 %tmp_94, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_118"/></StgValue>
</operation>

<operation id="1340" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.8.0.1174:8  %icmp_ln28_119 = icmp eq i23 %trunc_ln28_59, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_119"/></StgValue>
</operation>

<operation id="1341" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.0.1174:9  %or_ln28_59 = or i1 %icmp_ln28_119, %icmp_ln28_118

]]></Node>
<StgValue><ssdm name="or_ln28_59"/></StgValue>
</operation>

<operation id="1342" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.8.0.1174:10  %icmp_ln28_120 = icmp ne i8 %tmp_95, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_120"/></StgValue>
</operation>

<operation id="1343" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.8.0.1174:11  %icmp_ln28_121 = icmp eq i23 %trunc_ln28_60, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_121"/></StgValue>
</operation>

<operation id="1344" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.0.1174:12  %or_ln28_60 = or i1 %icmp_ln28_121, %icmp_ln28_120

]]></Node>
<StgValue><ssdm name="or_ln28_60"/></StgValue>
</operation>

<operation id="1345" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.0.1174:13  %and_ln28_59 = and i1 %or_ln28_59, %or_ln28_60

]]></Node>
<StgValue><ssdm name="and_ln28_59"/></StgValue>
</operation>

<operation id="1346" st_id="17" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.8.0.1174:14  %tmp_96 = fcmp ogt float %phi_ln28_34, %select_ln28_33

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1347" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.0.1174:15  %and_ln28_60 = and i1 %and_ln28_59, %tmp_96

]]></Node>
<StgValue><ssdm name="and_ln28_60"/></StgValue>
</operation>

<operation id="1348" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.8.0.1174:16  %select_ln28_34 = select i1 %and_ln28_60, float %phi_ln28_34, float %select_ln28_33

]]></Node>
<StgValue><ssdm name="select_ln28_34"/></StgValue>
</operation>

<operation id="1349" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="12">
<![CDATA[
branch49:0  %conv_1_out_1_2_loa_4 = load float* %conv_1_out_1_2_add_5, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_4"/></StgValue>
</operation>

<operation id="1350" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %._crit_edge.8.1.0164

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1351" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="12">
<![CDATA[
branch48:0  %conv_1_out_0_2_loa_4 = load float* %conv_1_out_0_2_add_5, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_4"/></StgValue>
</operation>

<operation id="1352" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %._crit_edge.8.1.0164

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1353" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="11">
<![CDATA[
branch50:0  %conv_1_out_2_2_loa_4 = load float* %conv_1_out_2_2_add_5, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_4"/></StgValue>
</operation>

<operation id="1354" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %._crit_edge.8.1.0164

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1355" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.8.1.0164:0  %phi_ln28_35 = phi float [ %conv_1_out_0_2_loa_4, %branch48 ], [ %conv_1_out_1_2_loa_4, %branch49 ], [ %conv_1_out_2_2_loa_4, %branch50 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_35"/></StgValue>
</operation>

<operation id="1356" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.8.1.0164:1  %bitcast_ln28_61 = bitcast float %phi_ln28_35 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_61"/></StgValue>
</operation>

<operation id="1357" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.8.1.0164:2  %tmp_97 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_61, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1358" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.8.1.0164:3  %trunc_ln28_61 = trunc i32 %bitcast_ln28_61 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_61"/></StgValue>
</operation>

<operation id="1359" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.8.1.0164:4  %bitcast_ln28_62 = bitcast float %select_ln28_34 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_62"/></StgValue>
</operation>

<operation id="1360" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.8.1.0164:5  %tmp_98 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_62, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1361" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.8.1.0164:6  %trunc_ln28_62 = trunc i32 %bitcast_ln28_62 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_62"/></StgValue>
</operation>

<operation id="1362" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.8.1.0164:7  %icmp_ln28_122 = icmp ne i8 %tmp_97, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_122"/></StgValue>
</operation>

<operation id="1363" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.8.1.0164:8  %icmp_ln28_123 = icmp eq i23 %trunc_ln28_61, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_123"/></StgValue>
</operation>

<operation id="1364" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.1.0164:9  %or_ln28_61 = or i1 %icmp_ln28_123, %icmp_ln28_122

]]></Node>
<StgValue><ssdm name="or_ln28_61"/></StgValue>
</operation>

<operation id="1365" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.8.1.0164:10  %icmp_ln28_124 = icmp ne i8 %tmp_98, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_124"/></StgValue>
</operation>

<operation id="1366" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.8.1.0164:11  %icmp_ln28_125 = icmp eq i23 %trunc_ln28_62, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_125"/></StgValue>
</operation>

<operation id="1367" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.1.0164:12  %or_ln28_62 = or i1 %icmp_ln28_125, %icmp_ln28_124

]]></Node>
<StgValue><ssdm name="or_ln28_62"/></StgValue>
</operation>

<operation id="1368" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.1.0164:13  %and_ln28_61 = and i1 %or_ln28_61, %or_ln28_62

]]></Node>
<StgValue><ssdm name="and_ln28_61"/></StgValue>
</operation>

<operation id="1369" st_id="17" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.8.1.0164:14  %tmp_99 = fcmp ogt float %phi_ln28_35, %select_ln28_34

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1370" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8.1.0164:15  %and_ln28_62 = and i1 %and_ln28_61, %tmp_99

]]></Node>
<StgValue><ssdm name="and_ln28_62"/></StgValue>
</operation>

<operation id="1371" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.8.1.0164:16  %select_ln28_35 = select i1 %and_ln28_62, float %phi_ln28_35, float %select_ln28_34

]]></Node>
<StgValue><ssdm name="select_ln28_35"/></StgValue>
</operation>

<operation id="1372" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge.8.1.0164:17  store float %select_ln28_35, float* %max_pool_1_out_1_ad_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1373" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="12">
<![CDATA[
branch43:0  %conv_1_out_1_1_loa_5 = load float* %conv_1_out_1_1_add_15, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_5"/></StgValue>
</operation>

<operation id="1374" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %._crit_edge.9.0.0144

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1375" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="12">
<![CDATA[
branch42:0  %conv_1_out_0_1_loa_5 = load float* %conv_1_out_0_1_add_15, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_5"/></StgValue>
</operation>

<operation id="1376" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %._crit_edge.9.0.0144

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1377" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="12">
<![CDATA[
branch44:0  %conv_1_out_2_1_loa_5 = load float* %conv_1_out_2_1_add_15, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_5"/></StgValue>
</operation>

<operation id="1378" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %._crit_edge.9.0.0144

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1379" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.9.0.0144:0  %phi_ln28_37 = phi float [ %conv_1_out_0_1_loa_5, %branch42 ], [ %conv_1_out_1_1_loa_5, %branch43 ], [ %conv_1_out_2_1_loa_5, %branch44 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_37"/></StgValue>
</operation>

<operation id="1380" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.9.0.0144:1  %bitcast_ln28_64 = bitcast float %phi_ln28_37 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_64"/></StgValue>
</operation>

<operation id="1381" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.9.0.0144:2  %tmp_102 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_64, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1382" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.9.0.0144:3  %trunc_ln28_64 = trunc i32 %bitcast_ln28_64 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_64"/></StgValue>
</operation>

<operation id="1383" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.9.0.0144:4  %bitcast_ln28_65 = bitcast float %select_ln28_36 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_65"/></StgValue>
</operation>

<operation id="1384" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.9.0.0144:5  %tmp_103 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_65, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1385" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.9.0.0144:6  %trunc_ln28_65 = trunc i32 %bitcast_ln28_65 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_65"/></StgValue>
</operation>

<operation id="1386" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.9.0.0144:7  %icmp_ln28_128 = icmp ne i8 %tmp_102, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_128"/></StgValue>
</operation>

<operation id="1387" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.9.0.0144:8  %icmp_ln28_129 = icmp eq i23 %trunc_ln28_64, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_129"/></StgValue>
</operation>

<operation id="1388" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.0.0144:9  %or_ln28_64 = or i1 %icmp_ln28_129, %icmp_ln28_128

]]></Node>
<StgValue><ssdm name="or_ln28_64"/></StgValue>
</operation>

<operation id="1389" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.9.0.0144:10  %icmp_ln28_130 = icmp ne i8 %tmp_103, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_130"/></StgValue>
</operation>

<operation id="1390" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.9.0.0144:11  %icmp_ln28_131 = icmp eq i23 %trunc_ln28_65, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_131"/></StgValue>
</operation>

<operation id="1391" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.0.0144:12  %or_ln28_65 = or i1 %icmp_ln28_131, %icmp_ln28_130

]]></Node>
<StgValue><ssdm name="or_ln28_65"/></StgValue>
</operation>

<operation id="1392" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.0.0144:13  %and_ln28_64 = and i1 %or_ln28_64, %or_ln28_65

]]></Node>
<StgValue><ssdm name="and_ln28_64"/></StgValue>
</operation>

<operation id="1393" st_id="17" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.9.0.0144:14  %tmp_104 = fcmp ogt float %phi_ln28_37, %select_ln28_36

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1394" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.0.0144:15  %and_ln28_65 = and i1 %and_ln28_64, %tmp_104

]]></Node>
<StgValue><ssdm name="and_ln28_65"/></StgValue>
</operation>

<operation id="1395" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.9.0.0144:16  %select_ln28_37 = select i1 %and_ln28_65, float %phi_ln28_37, float %select_ln28_36

]]></Node>
<StgValue><ssdm name="select_ln28_37"/></StgValue>
</operation>

<operation id="1396" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="12">
<![CDATA[
branch40:0  %conv_1_out_1_0_loa_4 = load float* %conv_1_out_1_0_add_6, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_4"/></StgValue>
</operation>

<operation id="1397" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="12">
<![CDATA[
branch39:0  %conv_1_out_0_0_loa_4 = load float* %conv_1_out_0_0_add_6, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_4"/></StgValue>
</operation>

<operation id="1398" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="12">
<![CDATA[
branch41:0  %conv_1_out_2_0_loa_4 = load float* %conv_1_out_2_0_add_6, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_4"/></StgValue>
</operation>

<operation id="1399" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="12">
<![CDATA[
branch37:0  %conv_1_out_1_1_loa_4 = load float* %conv_1_out_1_1_add_6, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_4"/></StgValue>
</operation>

<operation id="1400" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="12">
<![CDATA[
branch36:0  %conv_1_out_0_1_loa_4 = load float* %conv_1_out_0_1_add_6, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_4"/></StgValue>
</operation>

<operation id="1401" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="12">
<![CDATA[
branch38:0  %conv_1_out_2_1_loa_4 = load float* %conv_1_out_2_1_add_6, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_4"/></StgValue>
</operation>

<operation id="1402" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="12">
<![CDATA[
branch31:0  %conv_1_out_1_0_loa_3 = load float* %conv_1_out_1_0_add_16, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_3"/></StgValue>
</operation>

<operation id="1403" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="12">
<![CDATA[
branch30:0  %conv_1_out_0_0_loa_3 = load float* %conv_1_out_0_0_add_16, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_3"/></StgValue>
</operation>

<operation id="1404" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="12">
<![CDATA[
branch32:0  %conv_1_out_2_0_loa_3 = load float* %conv_1_out_2_0_add_16, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_3"/></StgValue>
</operation>

<operation id="1405" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="12">
<![CDATA[
branch28:0  %conv_1_out_1_2_loa_2 = load float* %conv_1_out_1_2_add_6, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_2"/></StgValue>
</operation>

<operation id="1406" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %._crit_edge.10.0.194

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1407" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="12">
<![CDATA[
branch27:0  %conv_1_out_0_2_loa_2 = load float* %conv_1_out_0_2_add_6, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_2"/></StgValue>
</operation>

<operation id="1408" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %._crit_edge.10.0.194

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1409" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="11">
<![CDATA[
branch29:0  %conv_1_out_2_2_loa_2 = load float* %conv_1_out_2_2_add_6, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_2"/></StgValue>
</operation>

<operation id="1410" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %._crit_edge.10.0.194

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1411" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="12">
<![CDATA[
branch19:0  %conv_1_out_1_2_loa_1 = load float* %conv_1_out_1_2_add_15, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_1"/></StgValue>
</operation>

<operation id="1412" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="12">
<![CDATA[
branch18:0  %conv_1_out_0_2_loa_1 = load float* %conv_1_out_0_2_add_15, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_1"/></StgValue>
</operation>

<operation id="1413" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="11">
<![CDATA[
branch20:0  %conv_1_out_2_2_loa_1 = load float* %conv_1_out_2_2_add_15, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_1"/></StgValue>
</operation>

<operation id="1414" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="12">
<![CDATA[
branch16:0  %conv_1_out_1_1_loa_2 = load float* %conv_1_out_1_1_add_7, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_2"/></StgValue>
</operation>

<operation id="1415" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="12">
<![CDATA[
branch15:0  %conv_1_out_0_1_loa_2 = load float* %conv_1_out_0_1_add_7, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_2"/></StgValue>
</operation>

<operation id="1416" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="12">
<![CDATA[
branch17:0  %conv_1_out_2_1_loa_2 = load float* %conv_1_out_2_1_add_7, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_2"/></StgValue>
</operation>

<operation id="1417" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="12">
<![CDATA[
branch13:0  %conv_1_out_1_2_loa = load float* %conv_1_out_1_2_add_7, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa"/></StgValue>
</operation>

<operation id="1418" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="12">
<![CDATA[
branch12:0  %conv_1_out_0_2_loa = load float* %conv_1_out_0_2_add_7, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa"/></StgValue>
</operation>

<operation id="1419" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="11">
<![CDATA[
branch14:0  %conv_1_out_2_2_loa = load float* %conv_1_out_2_2_add_7, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1420" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0504:60  %sext_ln28_17 = sext i13 %add_ln28_39 to i64

]]></Node>
<StgValue><ssdm name="sext_ln28_17"/></StgValue>
</operation>

<operation id="1421" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:61  %conv_1_out_0_0_add_8 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_17

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_add_8"/></StgValue>
</operation>

<operation id="1422" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:70  %conv_1_out_0_1_add_8 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_17

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_add_8"/></StgValue>
</operation>

<operation id="1423" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:107  %conv_1_out_1_0_add_8 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_17

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_add_8"/></StgValue>
</operation>

<operation id="1424" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:116  %conv_1_out_1_1_add_8 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_17

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_add_8"/></StgValue>
</operation>

<operation id="1425" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:133  %conv_1_out_2_0_add_8 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_17

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_add_8"/></StgValue>
</operation>

<operation id="1426" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0504:142  %conv_1_out_2_1_add_8 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_17

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_add_8"/></StgValue>
</operation>

<operation id="1427" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="12">
<![CDATA[
branch40:0  %conv_1_out_1_0_loa_4 = load float* %conv_1_out_1_0_add_6, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_4"/></StgValue>
</operation>

<operation id="1428" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %._crit_edge.9.0.1134

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1429" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="12">
<![CDATA[
branch39:0  %conv_1_out_0_0_loa_4 = load float* %conv_1_out_0_0_add_6, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_4"/></StgValue>
</operation>

<operation id="1430" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %._crit_edge.9.0.1134

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1431" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="12">
<![CDATA[
branch41:0  %conv_1_out_2_0_loa_4 = load float* %conv_1_out_2_0_add_6, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_4"/></StgValue>
</operation>

<operation id="1432" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %._crit_edge.9.0.1134

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1433" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.9.0.1134:0  %phi_ln28_38 = phi float [ %conv_1_out_0_0_loa_4, %branch39 ], [ %conv_1_out_1_0_loa_4, %branch40 ], [ %conv_1_out_2_0_loa_4, %branch41 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_38"/></StgValue>
</operation>

<operation id="1434" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.9.0.1134:1  %bitcast_ln28_66 = bitcast float %phi_ln28_38 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_66"/></StgValue>
</operation>

<operation id="1435" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.9.0.1134:2  %tmp_105 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_66, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1436" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.9.0.1134:3  %trunc_ln28_66 = trunc i32 %bitcast_ln28_66 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_66"/></StgValue>
</operation>

<operation id="1437" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.9.0.1134:4  %bitcast_ln28_67 = bitcast float %select_ln28_37 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_67"/></StgValue>
</operation>

<operation id="1438" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.9.0.1134:5  %tmp_106 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_67, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1439" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.9.0.1134:6  %trunc_ln28_67 = trunc i32 %bitcast_ln28_67 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_67"/></StgValue>
</operation>

<operation id="1440" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.9.0.1134:7  %icmp_ln28_132 = icmp ne i8 %tmp_105, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_132"/></StgValue>
</operation>

<operation id="1441" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.9.0.1134:8  %icmp_ln28_133 = icmp eq i23 %trunc_ln28_66, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_133"/></StgValue>
</operation>

<operation id="1442" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.0.1134:9  %or_ln28_66 = or i1 %icmp_ln28_133, %icmp_ln28_132

]]></Node>
<StgValue><ssdm name="or_ln28_66"/></StgValue>
</operation>

<operation id="1443" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.9.0.1134:10  %icmp_ln28_134 = icmp ne i8 %tmp_106, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_134"/></StgValue>
</operation>

<operation id="1444" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.9.0.1134:11  %icmp_ln28_135 = icmp eq i23 %trunc_ln28_67, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_135"/></StgValue>
</operation>

<operation id="1445" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.0.1134:12  %or_ln28_67 = or i1 %icmp_ln28_135, %icmp_ln28_134

]]></Node>
<StgValue><ssdm name="or_ln28_67"/></StgValue>
</operation>

<operation id="1446" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.0.1134:13  %and_ln28_66 = and i1 %or_ln28_66, %or_ln28_67

]]></Node>
<StgValue><ssdm name="and_ln28_66"/></StgValue>
</operation>

<operation id="1447" st_id="18" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.9.0.1134:14  %tmp_107 = fcmp ogt float %phi_ln28_38, %select_ln28_37

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1448" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.0.1134:15  %and_ln28_67 = and i1 %and_ln28_66, %tmp_107

]]></Node>
<StgValue><ssdm name="and_ln28_67"/></StgValue>
</operation>

<operation id="1449" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.9.0.1134:16  %select_ln28_38 = select i1 %and_ln28_67, float %phi_ln28_38, float %select_ln28_37

]]></Node>
<StgValue><ssdm name="select_ln28_38"/></StgValue>
</operation>

<operation id="1450" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="12">
<![CDATA[
branch37:0  %conv_1_out_1_1_loa_4 = load float* %conv_1_out_1_1_add_6, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_4"/></StgValue>
</operation>

<operation id="1451" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %._crit_edge.9.1.0124

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1452" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="12">
<![CDATA[
branch36:0  %conv_1_out_0_1_loa_4 = load float* %conv_1_out_0_1_add_6, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_4"/></StgValue>
</operation>

<operation id="1453" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %._crit_edge.9.1.0124

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1454" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="12">
<![CDATA[
branch38:0  %conv_1_out_2_1_loa_4 = load float* %conv_1_out_2_1_add_6, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_4"/></StgValue>
</operation>

<operation id="1455" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %._crit_edge.9.1.0124

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1456" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.9.1.0124:0  %phi_ln28_39 = phi float [ %conv_1_out_0_1_loa_4, %branch36 ], [ %conv_1_out_1_1_loa_4, %branch37 ], [ %conv_1_out_2_1_loa_4, %branch38 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_39"/></StgValue>
</operation>

<operation id="1457" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.9.1.0124:1  %bitcast_ln28_68 = bitcast float %phi_ln28_39 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_68"/></StgValue>
</operation>

<operation id="1458" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.9.1.0124:2  %tmp_108 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_68, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1459" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.9.1.0124:3  %trunc_ln28_68 = trunc i32 %bitcast_ln28_68 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_68"/></StgValue>
</operation>

<operation id="1460" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.9.1.0124:4  %bitcast_ln28_69 = bitcast float %select_ln28_38 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_69"/></StgValue>
</operation>

<operation id="1461" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.9.1.0124:5  %tmp_109 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_69, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1462" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.9.1.0124:6  %trunc_ln28_69 = trunc i32 %bitcast_ln28_69 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_69"/></StgValue>
</operation>

<operation id="1463" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.9.1.0124:7  %icmp_ln28_136 = icmp ne i8 %tmp_108, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_136"/></StgValue>
</operation>

<operation id="1464" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.9.1.0124:8  %icmp_ln28_137 = icmp eq i23 %trunc_ln28_68, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_137"/></StgValue>
</operation>

<operation id="1465" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.1.0124:9  %or_ln28_68 = or i1 %icmp_ln28_137, %icmp_ln28_136

]]></Node>
<StgValue><ssdm name="or_ln28_68"/></StgValue>
</operation>

<operation id="1466" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.9.1.0124:10  %icmp_ln28_138 = icmp ne i8 %tmp_109, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_138"/></StgValue>
</operation>

<operation id="1467" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.9.1.0124:11  %icmp_ln28_139 = icmp eq i23 %trunc_ln28_69, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_139"/></StgValue>
</operation>

<operation id="1468" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.1.0124:12  %or_ln28_69 = or i1 %icmp_ln28_139, %icmp_ln28_138

]]></Node>
<StgValue><ssdm name="or_ln28_69"/></StgValue>
</operation>

<operation id="1469" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.1.0124:13  %and_ln28_68 = and i1 %or_ln28_68, %or_ln28_69

]]></Node>
<StgValue><ssdm name="and_ln28_68"/></StgValue>
</operation>

<operation id="1470" st_id="18" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.9.1.0124:14  %tmp_110 = fcmp ogt float %phi_ln28_39, %select_ln28_38

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1471" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9.1.0124:15  %and_ln28_69 = and i1 %and_ln28_68, %tmp_110

]]></Node>
<StgValue><ssdm name="and_ln28_69"/></StgValue>
</operation>

<operation id="1472" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.9.1.0124:16  %select_ln28_39 = select i1 %and_ln28_69, float %phi_ln28_39, float %select_ln28_38

]]></Node>
<StgValue><ssdm name="select_ln28_39"/></StgValue>
</operation>

<operation id="1473" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge.9.1.0124:17  store float %select_ln28_39, float* %max_pool_1_out_1_ad_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1474" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="12">
<![CDATA[
branch31:0  %conv_1_out_1_0_loa_3 = load float* %conv_1_out_1_0_add_16, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_3"/></StgValue>
</operation>

<operation id="1475" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %._crit_edge.10.0.0104

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1476" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="12">
<![CDATA[
branch30:0  %conv_1_out_0_0_loa_3 = load float* %conv_1_out_0_0_add_16, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_3"/></StgValue>
</operation>

<operation id="1477" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %._crit_edge.10.0.0104

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1478" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="12">
<![CDATA[
branch32:0  %conv_1_out_2_0_loa_3 = load float* %conv_1_out_2_0_add_16, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_3"/></StgValue>
</operation>

<operation id="1479" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %._crit_edge.10.0.0104

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1480" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.10.0.0104:0  %phi_ln28_41 = phi float [ %conv_1_out_0_0_loa_3, %branch30 ], [ %conv_1_out_1_0_loa_3, %branch31 ], [ %conv_1_out_2_0_loa_3, %branch32 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_41"/></StgValue>
</operation>

<operation id="1481" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.10.0.0104:1  %bitcast_ln28_71 = bitcast float %phi_ln28_41 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_71"/></StgValue>
</operation>

<operation id="1482" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.10.0.0104:2  %tmp_113 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_71, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1483" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.10.0.0104:3  %trunc_ln28_71 = trunc i32 %bitcast_ln28_71 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_71"/></StgValue>
</operation>

<operation id="1484" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.10.0.0104:4  %bitcast_ln28_72 = bitcast float %select_ln28_40 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_72"/></StgValue>
</operation>

<operation id="1485" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.10.0.0104:5  %tmp_114 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_72, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1486" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.10.0.0104:6  %trunc_ln28_72 = trunc i32 %bitcast_ln28_72 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_72"/></StgValue>
</operation>

<operation id="1487" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.10.0.0104:7  %icmp_ln28_142 = icmp ne i8 %tmp_113, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_142"/></StgValue>
</operation>

<operation id="1488" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.10.0.0104:8  %icmp_ln28_143 = icmp eq i23 %trunc_ln28_71, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_143"/></StgValue>
</operation>

<operation id="1489" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.0.0104:9  %or_ln28_71 = or i1 %icmp_ln28_143, %icmp_ln28_142

]]></Node>
<StgValue><ssdm name="or_ln28_71"/></StgValue>
</operation>

<operation id="1490" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.10.0.0104:10  %icmp_ln28_144 = icmp ne i8 %tmp_114, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_144"/></StgValue>
</operation>

<operation id="1491" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.10.0.0104:11  %icmp_ln28_145 = icmp eq i23 %trunc_ln28_72, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_145"/></StgValue>
</operation>

<operation id="1492" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.0.0104:12  %or_ln28_72 = or i1 %icmp_ln28_145, %icmp_ln28_144

]]></Node>
<StgValue><ssdm name="or_ln28_72"/></StgValue>
</operation>

<operation id="1493" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.0.0104:13  %and_ln28_71 = and i1 %or_ln28_71, %or_ln28_72

]]></Node>
<StgValue><ssdm name="and_ln28_71"/></StgValue>
</operation>

<operation id="1494" st_id="18" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.10.0.0104:14  %tmp_115 = fcmp ogt float %phi_ln28_41, %select_ln28_40

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1495" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.0.0104:15  %and_ln28_72 = and i1 %and_ln28_71, %tmp_115

]]></Node>
<StgValue><ssdm name="and_ln28_72"/></StgValue>
</operation>

<operation id="1496" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.10.0.0104:16  %select_ln28_41 = select i1 %and_ln28_72, float %phi_ln28_41, float %select_ln28_40

]]></Node>
<StgValue><ssdm name="select_ln28_41"/></StgValue>
</operation>

<operation id="1497" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.10.0.194:0  %phi_ln28_42 = phi float [ %conv_1_out_0_2_loa_2, %branch27 ], [ %conv_1_out_1_2_loa_2, %branch28 ], [ %conv_1_out_2_2_loa_2, %branch29 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_42"/></StgValue>
</operation>

<operation id="1498" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.10.0.194:1  %bitcast_ln28_73 = bitcast float %phi_ln28_42 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_73"/></StgValue>
</operation>

<operation id="1499" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.10.0.194:2  %tmp_116 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_73, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1500" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.10.0.194:3  %trunc_ln28_73 = trunc i32 %bitcast_ln28_73 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_73"/></StgValue>
</operation>

<operation id="1501" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.10.0.194:4  %bitcast_ln28_74 = bitcast float %select_ln28_41 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_74"/></StgValue>
</operation>

<operation id="1502" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.10.0.194:5  %tmp_117 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_74, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1503" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.10.0.194:6  %trunc_ln28_74 = trunc i32 %bitcast_ln28_74 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_74"/></StgValue>
</operation>

<operation id="1504" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.10.0.194:7  %icmp_ln28_146 = icmp ne i8 %tmp_116, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_146"/></StgValue>
</operation>

<operation id="1505" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.10.0.194:8  %icmp_ln28_147 = icmp eq i23 %trunc_ln28_73, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_147"/></StgValue>
</operation>

<operation id="1506" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.0.194:9  %or_ln28_73 = or i1 %icmp_ln28_147, %icmp_ln28_146

]]></Node>
<StgValue><ssdm name="or_ln28_73"/></StgValue>
</operation>

<operation id="1507" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.10.0.194:10  %icmp_ln28_148 = icmp ne i8 %tmp_117, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_148"/></StgValue>
</operation>

<operation id="1508" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.10.0.194:11  %icmp_ln28_149 = icmp eq i23 %trunc_ln28_74, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_149"/></StgValue>
</operation>

<operation id="1509" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.0.194:12  %or_ln28_74 = or i1 %icmp_ln28_149, %icmp_ln28_148

]]></Node>
<StgValue><ssdm name="or_ln28_74"/></StgValue>
</operation>

<operation id="1510" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.0.194:13  %and_ln28_73 = and i1 %or_ln28_73, %or_ln28_74

]]></Node>
<StgValue><ssdm name="and_ln28_73"/></StgValue>
</operation>

<operation id="1511" st_id="18" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.10.0.194:14  %tmp_118 = fcmp ogt float %phi_ln28_42, %select_ln28_41

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1512" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.0.194:15  %and_ln28_74 = and i1 %and_ln28_73, %tmp_118

]]></Node>
<StgValue><ssdm name="and_ln28_74"/></StgValue>
</operation>

<operation id="1513" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.10.0.194:16  %select_ln28_42 = select i1 %and_ln28_74, float %phi_ln28_42, float %select_ln28_41

]]></Node>
<StgValue><ssdm name="select_ln28_42"/></StgValue>
</operation>

<operation id="1514" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="12">
<![CDATA[
branch25:0  %conv_1_out_1_0_loa_2 = load float* %conv_1_out_1_0_add_7, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_2"/></StgValue>
</operation>

<operation id="1515" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="12">
<![CDATA[
branch24:0  %conv_1_out_0_0_loa_2 = load float* %conv_1_out_0_0_add_7, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_2"/></StgValue>
</operation>

<operation id="1516" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="12">
<![CDATA[
branch26:0  %conv_1_out_2_0_loa_2 = load float* %conv_1_out_2_0_add_7, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_2"/></StgValue>
</operation>

<operation id="1517" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="12">
<![CDATA[
branch19:0  %conv_1_out_1_2_loa_1 = load float* %conv_1_out_1_2_add_15, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa_1"/></StgValue>
</operation>

<operation id="1518" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %._crit_edge.11.0.064

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1519" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="12">
<![CDATA[
branch18:0  %conv_1_out_0_2_loa_1 = load float* %conv_1_out_0_2_add_15, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa_1"/></StgValue>
</operation>

<operation id="1520" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %._crit_edge.11.0.064

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1521" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="11">
<![CDATA[
branch20:0  %conv_1_out_2_2_loa_1 = load float* %conv_1_out_2_2_add_15, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa_1"/></StgValue>
</operation>

<operation id="1522" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %._crit_edge.11.0.064

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1523" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.11.0.064:0  %phi_ln28_45 = phi float [ %conv_1_out_0_2_loa_1, %branch18 ], [ %conv_1_out_1_2_loa_1, %branch19 ], [ %conv_1_out_2_2_loa_1, %branch20 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_45"/></StgValue>
</operation>

<operation id="1524" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.11.0.064:1  %bitcast_ln28_78 = bitcast float %phi_ln28_45 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_78"/></StgValue>
</operation>

<operation id="1525" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11.0.064:2  %tmp_124 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_78, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1526" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.11.0.064:3  %trunc_ln28_78 = trunc i32 %bitcast_ln28_78 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_78"/></StgValue>
</operation>

<operation id="1527" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.11.0.064:4  %bitcast_ln28_79 = bitcast float %select_ln28_44 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_79"/></StgValue>
</operation>

<operation id="1528" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11.0.064:5  %tmp_125 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_79, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1529" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.11.0.064:6  %trunc_ln28_79 = trunc i32 %bitcast_ln28_79 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_79"/></StgValue>
</operation>

<operation id="1530" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11.0.064:7  %icmp_ln28_156 = icmp ne i8 %tmp_124, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_156"/></StgValue>
</operation>

<operation id="1531" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.11.0.064:8  %icmp_ln28_157 = icmp eq i23 %trunc_ln28_78, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_157"/></StgValue>
</operation>

<operation id="1532" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.0.064:9  %or_ln28_78 = or i1 %icmp_ln28_157, %icmp_ln28_156

]]></Node>
<StgValue><ssdm name="or_ln28_78"/></StgValue>
</operation>

<operation id="1533" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11.0.064:10  %icmp_ln28_158 = icmp ne i8 %tmp_125, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_158"/></StgValue>
</operation>

<operation id="1534" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.11.0.064:11  %icmp_ln28_159 = icmp eq i23 %trunc_ln28_79, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_159"/></StgValue>
</operation>

<operation id="1535" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.0.064:12  %or_ln28_79 = or i1 %icmp_ln28_159, %icmp_ln28_158

]]></Node>
<StgValue><ssdm name="or_ln28_79"/></StgValue>
</operation>

<operation id="1536" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.0.064:13  %and_ln28_78 = and i1 %or_ln28_78, %or_ln28_79

]]></Node>
<StgValue><ssdm name="and_ln28_78"/></StgValue>
</operation>

<operation id="1537" st_id="18" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.11.0.064:14  %tmp_126 = fcmp ogt float %phi_ln28_45, %select_ln28_44

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1538" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.0.064:15  %and_ln28_79 = and i1 %and_ln28_78, %tmp_126

]]></Node>
<StgValue><ssdm name="and_ln28_79"/></StgValue>
</operation>

<operation id="1539" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.11.0.064:16  %select_ln28_45 = select i1 %and_ln28_79, float %phi_ln28_45, float %select_ln28_44

]]></Node>
<StgValue><ssdm name="select_ln28_45"/></StgValue>
</operation>

<operation id="1540" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="12">
<![CDATA[
branch16:0  %conv_1_out_1_1_loa_2 = load float* %conv_1_out_1_1_add_7, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_2"/></StgValue>
</operation>

<operation id="1541" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %._crit_edge.11.0.154

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1542" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="12">
<![CDATA[
branch15:0  %conv_1_out_0_1_loa_2 = load float* %conv_1_out_0_1_add_7, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_2"/></StgValue>
</operation>

<operation id="1543" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %._crit_edge.11.0.154

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1544" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="12">
<![CDATA[
branch17:0  %conv_1_out_2_1_loa_2 = load float* %conv_1_out_2_1_add_7, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_2"/></StgValue>
</operation>

<operation id="1545" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %._crit_edge.11.0.154

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1546" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.11.0.154:0  %phi_ln28_46 = phi float [ %conv_1_out_0_1_loa_2, %branch15 ], [ %conv_1_out_1_1_loa_2, %branch16 ], [ %conv_1_out_2_1_loa_2, %branch17 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_46"/></StgValue>
</operation>

<operation id="1547" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.11.0.154:1  %bitcast_ln28_80 = bitcast float %phi_ln28_46 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_80"/></StgValue>
</operation>

<operation id="1548" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11.0.154:2  %tmp_127 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_80, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1549" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.11.0.154:3  %trunc_ln28_80 = trunc i32 %bitcast_ln28_80 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_80"/></StgValue>
</operation>

<operation id="1550" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.11.0.154:4  %bitcast_ln28_81 = bitcast float %select_ln28_45 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_81"/></StgValue>
</operation>

<operation id="1551" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11.0.154:5  %tmp_128 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_81, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1552" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.11.0.154:6  %trunc_ln28_81 = trunc i32 %bitcast_ln28_81 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_81"/></StgValue>
</operation>

<operation id="1553" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11.0.154:7  %icmp_ln28_160 = icmp ne i8 %tmp_127, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_160"/></StgValue>
</operation>

<operation id="1554" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.11.0.154:8  %icmp_ln28_161 = icmp eq i23 %trunc_ln28_80, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_161"/></StgValue>
</operation>

<operation id="1555" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.0.154:9  %or_ln28_80 = or i1 %icmp_ln28_161, %icmp_ln28_160

]]></Node>
<StgValue><ssdm name="or_ln28_80"/></StgValue>
</operation>

<operation id="1556" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11.0.154:10  %icmp_ln28_162 = icmp ne i8 %tmp_128, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_162"/></StgValue>
</operation>

<operation id="1557" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.11.0.154:11  %icmp_ln28_163 = icmp eq i23 %trunc_ln28_81, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_163"/></StgValue>
</operation>

<operation id="1558" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.0.154:12  %or_ln28_81 = or i1 %icmp_ln28_163, %icmp_ln28_162

]]></Node>
<StgValue><ssdm name="or_ln28_81"/></StgValue>
</operation>

<operation id="1559" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.0.154:13  %and_ln28_80 = and i1 %or_ln28_80, %or_ln28_81

]]></Node>
<StgValue><ssdm name="and_ln28_80"/></StgValue>
</operation>

<operation id="1560" st_id="18" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.11.0.154:14  %tmp_129 = fcmp ogt float %phi_ln28_46, %select_ln28_45

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1561" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.0.154:15  %and_ln28_81 = and i1 %and_ln28_80, %tmp_129

]]></Node>
<StgValue><ssdm name="and_ln28_81"/></StgValue>
</operation>

<operation id="1562" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.11.0.154:16  %select_ln28_46 = select i1 %and_ln28_81, float %phi_ln28_46, float %select_ln28_45

]]></Node>
<StgValue><ssdm name="select_ln28_46"/></StgValue>
</operation>

<operation id="1563" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="12">
<![CDATA[
branch13:0  %conv_1_out_1_2_loa = load float* %conv_1_out_1_2_add_7, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_2_loa"/></StgValue>
</operation>

<operation id="1564" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %._crit_edge.11.1.044

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1565" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="12">
<![CDATA[
branch12:0  %conv_1_out_0_2_loa = load float* %conv_1_out_0_2_add_7, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_2_loa"/></StgValue>
</operation>

<operation id="1566" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %._crit_edge.11.1.044

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1567" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="11">
<![CDATA[
branch14:0  %conv_1_out_2_2_loa = load float* %conv_1_out_2_2_add_7, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_2_loa"/></StgValue>
</operation>

<operation id="1568" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %._crit_edge.11.1.044

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1569" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="12">
<![CDATA[
branch7:0  %conv_1_out_1_1_loa_1 = load float* %conv_1_out_1_1_add_17, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_1"/></StgValue>
</operation>

<operation id="1570" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="12">
<![CDATA[
branch6:0  %conv_1_out_0_1_loa_1 = load float* %conv_1_out_0_1_add_17, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_1"/></StgValue>
</operation>

<operation id="1571" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="12">
<![CDATA[
branch8:0  %conv_1_out_2_1_loa_1 = load float* %conv_1_out_2_1_add_17, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_1"/></StgValue>
</operation>

<operation id="1572" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="12">
<![CDATA[
branch4:0  %conv_1_out_1_0_loa = load float* %conv_1_out_1_0_add_8, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa"/></StgValue>
</operation>

<operation id="1573" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="12">
<![CDATA[
branch3:0  %conv_1_out_0_0_loa = load float* %conv_1_out_0_0_add_8, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa"/></StgValue>
</operation>

<operation id="1574" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="12">
<![CDATA[
branch5:0  %conv_1_out_2_0_loa = load float* %conv_1_out_2_0_add_8, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa"/></StgValue>
</operation>

<operation id="1575" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="12">
<![CDATA[
branch1:0  %conv_1_out_1_1_loa = load float* %conv_1_out_1_1_add_8, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa"/></StgValue>
</operation>

<operation id="1576" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="12">
<![CDATA[
branch0:0  %conv_1_out_0_1_loa = load float* %conv_1_out_0_1_add_8, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa"/></StgValue>
</operation>

<operation id="1577" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="12">
<![CDATA[
branch2:0  %conv_1_out_2_1_loa = load float* %conv_1_out_2_1_add_8, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1578" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Row_Loop_begin:1  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Filter_Loop_Row_Loop)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1579" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Row_Loop_begin:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 416, i64 416, i64 416)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="1580" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Row_Loop_begin:8  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="1581" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Row_Loop_begin:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln15"/></StgValue>
</operation>

<operation id="1582" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Row_Loop_begin:42  %add_ln35_10 = add i12 %sub_ln35, %zext_ln14_1

]]></Node>
<StgValue><ssdm name="add_ln35_10"/></StgValue>
</operation>

<operation id="1583" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="12">
<![CDATA[
Row_Loop_begin:43  %sext_ln35 = sext i12 %add_ln35_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln35"/></StgValue>
</operation>

<operation id="1584" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:44  %max_pool_1_out_2_ad = getelementptr [1248 x float]* %max_pool_1_out_2, i64 0, i64 %sext_ln35

]]></Node>
<StgValue><ssdm name="max_pool_1_out_2_ad"/></StgValue>
</operation>

<operation id="1585" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Row_Loop_begin:45  %add_ln35_11 = add i12 %sub_ln35, 32

]]></Node>
<StgValue><ssdm name="add_ln35_11"/></StgValue>
</operation>

<operation id="1586" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Row_Loop_begin:46  %add_ln35_12 = add i12 %add_ln35_11, %zext_ln14_1

]]></Node>
<StgValue><ssdm name="add_ln35_12"/></StgValue>
</operation>

<operation id="1587" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="12">
<![CDATA[
Row_Loop_begin:47  %sext_ln35_1 = sext i12 %add_ln35_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln35_1"/></StgValue>
</operation>

<operation id="1588" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:48  %max_pool_1_out_2_ad_1 = getelementptr [1248 x float]* %max_pool_1_out_2, i64 0, i64 %sext_ln35_1

]]></Node>
<StgValue><ssdm name="max_pool_1_out_2_ad_1"/></StgValue>
</operation>

<operation id="1589" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Row_Loop_begin:49  %add_ln35_13 = add i12 %sub_ln35, 64

]]></Node>
<StgValue><ssdm name="add_ln35_13"/></StgValue>
</operation>

<operation id="1590" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Row_Loop_begin:50  %add_ln35_14 = add i12 %add_ln35_13, %zext_ln14_1

]]></Node>
<StgValue><ssdm name="add_ln35_14"/></StgValue>
</operation>

<operation id="1591" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="12">
<![CDATA[
Row_Loop_begin:51  %sext_ln35_2 = sext i12 %add_ln35_14 to i64

]]></Node>
<StgValue><ssdm name="sext_ln35_2"/></StgValue>
</operation>

<operation id="1592" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Row_Loop_begin:52  %max_pool_1_out_2_ad_2 = getelementptr [1248 x float]* %max_pool_1_out_2, i64 0, i64 %sext_ln35_2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_2_ad_2"/></StgValue>
</operation>

<operation id="1593" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="12">
<![CDATA[
branch25:0  %conv_1_out_1_0_loa_2 = load float* %conv_1_out_1_0_add_7, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa_2"/></StgValue>
</operation>

<operation id="1594" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %._crit_edge.10.1.084

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1595" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="12">
<![CDATA[
branch24:0  %conv_1_out_0_0_loa_2 = load float* %conv_1_out_0_0_add_7, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa_2"/></StgValue>
</operation>

<operation id="1596" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %._crit_edge.10.1.084

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1597" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="12">
<![CDATA[
branch26:0  %conv_1_out_2_0_loa_2 = load float* %conv_1_out_2_0_add_7, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa_2"/></StgValue>
</operation>

<operation id="1598" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %._crit_edge.10.1.084

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1599" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.10.1.084:0  %phi_ln28_43 = phi float [ %conv_1_out_0_0_loa_2, %branch24 ], [ %conv_1_out_1_0_loa_2, %branch25 ], [ %conv_1_out_2_0_loa_2, %branch26 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_43"/></StgValue>
</operation>

<operation id="1600" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.10.1.084:1  %bitcast_ln28_75 = bitcast float %phi_ln28_43 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_75"/></StgValue>
</operation>

<operation id="1601" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.10.1.084:2  %tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_75, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1602" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.10.1.084:3  %trunc_ln28_75 = trunc i32 %bitcast_ln28_75 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_75"/></StgValue>
</operation>

<operation id="1603" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.10.1.084:4  %bitcast_ln28_76 = bitcast float %select_ln28_42 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_76"/></StgValue>
</operation>

<operation id="1604" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.10.1.084:5  %tmp_120 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_76, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1605" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.10.1.084:6  %trunc_ln28_76 = trunc i32 %bitcast_ln28_76 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_76"/></StgValue>
</operation>

<operation id="1606" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.10.1.084:7  %icmp_ln28_150 = icmp ne i8 %tmp_119, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_150"/></StgValue>
</operation>

<operation id="1607" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.10.1.084:8  %icmp_ln28_151 = icmp eq i23 %trunc_ln28_75, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_151"/></StgValue>
</operation>

<operation id="1608" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.1.084:9  %or_ln28_75 = or i1 %icmp_ln28_151, %icmp_ln28_150

]]></Node>
<StgValue><ssdm name="or_ln28_75"/></StgValue>
</operation>

<operation id="1609" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.10.1.084:10  %icmp_ln28_152 = icmp ne i8 %tmp_120, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_152"/></StgValue>
</operation>

<operation id="1610" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.10.1.084:11  %icmp_ln28_153 = icmp eq i23 %trunc_ln28_76, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_153"/></StgValue>
</operation>

<operation id="1611" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.1.084:12  %or_ln28_76 = or i1 %icmp_ln28_153, %icmp_ln28_152

]]></Node>
<StgValue><ssdm name="or_ln28_76"/></StgValue>
</operation>

<operation id="1612" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.1.084:13  %and_ln28_75 = and i1 %or_ln28_75, %or_ln28_76

]]></Node>
<StgValue><ssdm name="and_ln28_75"/></StgValue>
</operation>

<operation id="1613" st_id="19" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.10.1.084:14  %tmp_121 = fcmp ogt float %phi_ln28_43, %select_ln28_42

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1614" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10.1.084:15  %and_ln28_76 = and i1 %and_ln28_75, %tmp_121

]]></Node>
<StgValue><ssdm name="and_ln28_76"/></StgValue>
</operation>

<operation id="1615" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.10.1.084:16  %select_ln28_43 = select i1 %and_ln28_76, float %phi_ln28_43, float %select_ln28_42

]]></Node>
<StgValue><ssdm name="select_ln28_43"/></StgValue>
</operation>

<operation id="1616" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
._crit_edge.10.1.084:17  store float %select_ln28_43, float* %max_pool_1_out_2_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1617" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.11.1.044:0  %phi_ln28_47 = phi float [ %conv_1_out_0_2_loa, %branch12 ], [ %conv_1_out_1_2_loa, %branch13 ], [ %conv_1_out_2_2_loa, %branch14 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_47"/></StgValue>
</operation>

<operation id="1618" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.11.1.044:1  %bitcast_ln28_82 = bitcast float %phi_ln28_47 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_82"/></StgValue>
</operation>

<operation id="1619" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11.1.044:2  %tmp_130 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_82, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1620" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.11.1.044:3  %trunc_ln28_82 = trunc i32 %bitcast_ln28_82 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_82"/></StgValue>
</operation>

<operation id="1621" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.11.1.044:4  %bitcast_ln28_83 = bitcast float %select_ln28_46 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_83"/></StgValue>
</operation>

<operation id="1622" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11.1.044:5  %tmp_131 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_83, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1623" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.11.1.044:6  %trunc_ln28_83 = trunc i32 %bitcast_ln28_83 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_83"/></StgValue>
</operation>

<operation id="1624" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11.1.044:7  %icmp_ln28_164 = icmp ne i8 %tmp_130, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_164"/></StgValue>
</operation>

<operation id="1625" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.11.1.044:8  %icmp_ln28_165 = icmp eq i23 %trunc_ln28_82, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_165"/></StgValue>
</operation>

<operation id="1626" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.1.044:9  %or_ln28_82 = or i1 %icmp_ln28_165, %icmp_ln28_164

]]></Node>
<StgValue><ssdm name="or_ln28_82"/></StgValue>
</operation>

<operation id="1627" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11.1.044:10  %icmp_ln28_166 = icmp ne i8 %tmp_131, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_166"/></StgValue>
</operation>

<operation id="1628" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.11.1.044:11  %icmp_ln28_167 = icmp eq i23 %trunc_ln28_83, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_167"/></StgValue>
</operation>

<operation id="1629" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.1.044:12  %or_ln28_83 = or i1 %icmp_ln28_167, %icmp_ln28_166

]]></Node>
<StgValue><ssdm name="or_ln28_83"/></StgValue>
</operation>

<operation id="1630" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.1.044:13  %and_ln28_82 = and i1 %or_ln28_82, %or_ln28_83

]]></Node>
<StgValue><ssdm name="and_ln28_82"/></StgValue>
</operation>

<operation id="1631" st_id="19" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.11.1.044:14  %tmp_132 = fcmp ogt float %phi_ln28_47, %select_ln28_46

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1632" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11.1.044:15  %and_ln28_83 = and i1 %and_ln28_82, %tmp_132

]]></Node>
<StgValue><ssdm name="and_ln28_83"/></StgValue>
</operation>

<operation id="1633" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.11.1.044:16  %select_ln28_47 = select i1 %and_ln28_83, float %phi_ln28_47, float %select_ln28_46

]]></Node>
<StgValue><ssdm name="select_ln28_47"/></StgValue>
</operation>

<operation id="1634" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
._crit_edge.11.1.044:17  store float %select_ln28_47, float* %max_pool_1_out_2_ad_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1635" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="12">
<![CDATA[
branch7:0  %conv_1_out_1_1_loa_1 = load float* %conv_1_out_1_1_add_17, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa_1"/></StgValue>
</operation>

<operation id="1636" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %._crit_edge.12.0.024

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1637" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="12">
<![CDATA[
branch6:0  %conv_1_out_0_1_loa_1 = load float* %conv_1_out_0_1_add_17, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa_1"/></StgValue>
</operation>

<operation id="1638" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %._crit_edge.12.0.024

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1639" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="12">
<![CDATA[
branch8:0  %conv_1_out_2_1_loa_1 = load float* %conv_1_out_2_1_add_17, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa_1"/></StgValue>
</operation>

<operation id="1640" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28" val="!0"/>
<literal name="sext_ln28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %._crit_edge.12.0.024

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1641" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.12.0.024:0  %phi_ln28_49 = phi float [ %conv_1_out_0_1_loa_1, %branch6 ], [ %conv_1_out_1_1_loa_1, %branch7 ], [ %conv_1_out_2_1_loa_1, %branch8 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_49"/></StgValue>
</operation>

<operation id="1642" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.12.0.024:1  %bitcast_ln28_85 = bitcast float %phi_ln28_49 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_85"/></StgValue>
</operation>

<operation id="1643" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.12.0.024:2  %tmp_135 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_85, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1644" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.12.0.024:3  %trunc_ln28_85 = trunc i32 %bitcast_ln28_85 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_85"/></StgValue>
</operation>

<operation id="1645" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.12.0.024:4  %bitcast_ln28_86 = bitcast float %select_ln28_48 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_86"/></StgValue>
</operation>

<operation id="1646" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.12.0.024:5  %tmp_136 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_86, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1647" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.12.0.024:6  %trunc_ln28_86 = trunc i32 %bitcast_ln28_86 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_86"/></StgValue>
</operation>

<operation id="1648" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.12.0.024:7  %icmp_ln28_170 = icmp ne i8 %tmp_135, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_170"/></StgValue>
</operation>

<operation id="1649" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.12.0.024:8  %icmp_ln28_171 = icmp eq i23 %trunc_ln28_85, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_171"/></StgValue>
</operation>

<operation id="1650" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.12.0.024:9  %or_ln28_85 = or i1 %icmp_ln28_171, %icmp_ln28_170

]]></Node>
<StgValue><ssdm name="or_ln28_85"/></StgValue>
</operation>

<operation id="1651" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.12.0.024:10  %icmp_ln28_172 = icmp ne i8 %tmp_136, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_172"/></StgValue>
</operation>

<operation id="1652" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.12.0.024:11  %icmp_ln28_173 = icmp eq i23 %trunc_ln28_86, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_173"/></StgValue>
</operation>

<operation id="1653" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.12.0.024:12  %or_ln28_86 = or i1 %icmp_ln28_173, %icmp_ln28_172

]]></Node>
<StgValue><ssdm name="or_ln28_86"/></StgValue>
</operation>

<operation id="1654" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.12.0.024:13  %and_ln28_85 = and i1 %or_ln28_85, %or_ln28_86

]]></Node>
<StgValue><ssdm name="and_ln28_85"/></StgValue>
</operation>

<operation id="1655" st_id="19" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.12.0.024:14  %tmp_137 = fcmp ogt float %phi_ln28_49, %select_ln28_48

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1656" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.12.0.024:15  %and_ln28_86 = and i1 %and_ln28_85, %tmp_137

]]></Node>
<StgValue><ssdm name="and_ln28_86"/></StgValue>
</operation>

<operation id="1657" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.12.0.024:16  %select_ln28_49 = select i1 %and_ln28_86, float %phi_ln28_49, float %select_ln28_48

]]></Node>
<StgValue><ssdm name="select_ln28_49"/></StgValue>
</operation>

<operation id="1658" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="12">
<![CDATA[
branch4:0  %conv_1_out_1_0_loa = load float* %conv_1_out_1_0_add_8, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_0_loa"/></StgValue>
</operation>

<operation id="1659" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %._crit_edge.12.0.114

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1660" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="12">
<![CDATA[
branch3:0  %conv_1_out_0_0_loa = load float* %conv_1_out_0_0_add_8, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_0_loa"/></StgValue>
</operation>

<operation id="1661" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %._crit_edge.12.0.114

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1662" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="12">
<![CDATA[
branch5:0  %conv_1_out_2_0_loa = load float* %conv_1_out_2_0_add_8, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_0_loa"/></StgValue>
</operation>

<operation id="1663" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %._crit_edge.12.0.114

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1664" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.12.0.114:0  %phi_ln28_50 = phi float [ %conv_1_out_0_0_loa, %branch3 ], [ %conv_1_out_1_0_loa, %branch4 ], [ %conv_1_out_2_0_loa, %branch5 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_50"/></StgValue>
</operation>

<operation id="1665" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.12.0.114:1  %bitcast_ln28_87 = bitcast float %phi_ln28_50 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_87"/></StgValue>
</operation>

<operation id="1666" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.12.0.114:2  %tmp_138 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_87, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1667" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.12.0.114:3  %trunc_ln28_87 = trunc i32 %bitcast_ln28_87 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_87"/></StgValue>
</operation>

<operation id="1668" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.12.0.114:4  %bitcast_ln28_88 = bitcast float %select_ln28_49 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_88"/></StgValue>
</operation>

<operation id="1669" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.12.0.114:5  %tmp_139 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_88, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1670" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.12.0.114:6  %trunc_ln28_88 = trunc i32 %bitcast_ln28_88 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_88"/></StgValue>
</operation>

<operation id="1671" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.12.0.114:7  %icmp_ln28_174 = icmp ne i8 %tmp_138, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_174"/></StgValue>
</operation>

<operation id="1672" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.12.0.114:8  %icmp_ln28_175 = icmp eq i23 %trunc_ln28_87, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_175"/></StgValue>
</operation>

<operation id="1673" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.12.0.114:9  %or_ln28_87 = or i1 %icmp_ln28_175, %icmp_ln28_174

]]></Node>
<StgValue><ssdm name="or_ln28_87"/></StgValue>
</operation>

<operation id="1674" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.12.0.114:10  %icmp_ln28_176 = icmp ne i8 %tmp_139, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_176"/></StgValue>
</operation>

<operation id="1675" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.12.0.114:11  %icmp_ln28_177 = icmp eq i23 %trunc_ln28_88, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_177"/></StgValue>
</operation>

<operation id="1676" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.12.0.114:12  %or_ln28_88 = or i1 %icmp_ln28_177, %icmp_ln28_176

]]></Node>
<StgValue><ssdm name="or_ln28_88"/></StgValue>
</operation>

<operation id="1677" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.12.0.114:13  %and_ln28_87 = and i1 %or_ln28_87, %or_ln28_88

]]></Node>
<StgValue><ssdm name="and_ln28_87"/></StgValue>
</operation>

<operation id="1678" st_id="19" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.12.0.114:14  %tmp_140 = fcmp ogt float %phi_ln28_50, %select_ln28_49

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1679" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.12.0.114:15  %and_ln28_88 = and i1 %and_ln28_87, %tmp_140

]]></Node>
<StgValue><ssdm name="and_ln28_88"/></StgValue>
</operation>

<operation id="1680" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.12.0.114:16  %select_ln28_50 = select i1 %and_ln28_88, float %phi_ln28_50, float %select_ln28_49

]]></Node>
<StgValue><ssdm name="select_ln28_50"/></StgValue>
</operation>

<operation id="1681" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="12">
<![CDATA[
branch1:0  %conv_1_out_1_1_loa = load float* %conv_1_out_1_1_add_8, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_1_1_loa"/></StgValue>
</operation>

<operation id="1682" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1683" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="12">
<![CDATA[
branch0:0  %conv_1_out_0_1_loa = load float* %conv_1_out_0_1_add_8, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_0_1_loa"/></StgValue>
</operation>

<operation id="1684" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1685" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="12">
<![CDATA[
branch2:0  %conv_1_out_2_1_loa = load float* %conv_1_out_2_1_add_8, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_2_1_loa"/></StgValue>
</operation>

<operation id="1686" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="sext_ln28_9" val="!0"/>
<literal name="sext_ln28_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="1687" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
Row_Loop_end:0  %phi_ln28_51 = phi float [ %conv_1_out_0_1_loa, %branch0 ], [ %conv_1_out_1_1_loa, %branch1 ], [ %conv_1_out_2_1_loa, %branch2 ]

]]></Node>
<StgValue><ssdm name="phi_ln28_51"/></StgValue>
</operation>

<operation id="1688" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32">
<![CDATA[
Row_Loop_end:1  %bitcast_ln28_89 = bitcast float %phi_ln28_51 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_89"/></StgValue>
</operation>

<operation id="1689" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Row_Loop_end:2  %tmp_141 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_89, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1690" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="23" op_0_bw="32">
<![CDATA[
Row_Loop_end:3  %trunc_ln28_89 = trunc i32 %bitcast_ln28_89 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_89"/></StgValue>
</operation>

<operation id="1691" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32">
<![CDATA[
Row_Loop_end:4  %bitcast_ln28_90 = bitcast float %select_ln28_50 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_90"/></StgValue>
</operation>

<operation id="1692" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Row_Loop_end:5  %tmp_142 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_90, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1693" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="23" op_0_bw="32">
<![CDATA[
Row_Loop_end:6  %trunc_ln28_90 = trunc i32 %bitcast_ln28_90 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_90"/></StgValue>
</operation>

<operation id="1694" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Row_Loop_end:7  %icmp_ln28_178 = icmp ne i8 %tmp_141, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_178"/></StgValue>
</operation>

<operation id="1695" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Row_Loop_end:8  %icmp_ln28_179 = icmp eq i23 %trunc_ln28_89, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_179"/></StgValue>
</operation>

<operation id="1696" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Row_Loop_end:9  %or_ln28_89 = or i1 %icmp_ln28_179, %icmp_ln28_178

]]></Node>
<StgValue><ssdm name="or_ln28_89"/></StgValue>
</operation>

<operation id="1697" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Row_Loop_end:10  %icmp_ln28_180 = icmp ne i8 %tmp_142, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_180"/></StgValue>
</operation>

<operation id="1698" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Row_Loop_end:11  %icmp_ln28_181 = icmp eq i23 %trunc_ln28_90, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_181"/></StgValue>
</operation>

<operation id="1699" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Row_Loop_end:12  %or_ln28_90 = or i1 %icmp_ln28_181, %icmp_ln28_180

]]></Node>
<StgValue><ssdm name="or_ln28_90"/></StgValue>
</operation>

<operation id="1700" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Row_Loop_end:13  %and_ln28_89 = and i1 %or_ln28_89, %or_ln28_90

]]></Node>
<StgValue><ssdm name="and_ln28_89"/></StgValue>
</operation>

<operation id="1701" st_id="19" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Row_Loop_end:14  %tmp_143 = fcmp ogt float %phi_ln28_51, %select_ln28_50

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1702" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Row_Loop_end:15  %and_ln28_90 = and i1 %and_ln28_89, %tmp_143

]]></Node>
<StgValue><ssdm name="and_ln28_90"/></StgValue>
</operation>

<operation id="1703" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Row_Loop_end:16  %select_ln28_51 = select i1 %and_ln28_90, float %phi_ln28_51, float %select_ln28_50

]]></Node>
<StgValue><ssdm name="select_ln28_51"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1704" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
Row_Loop_end:17  store float %select_ln28_51, float* %max_pool_1_out_2_ad_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="1705" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Row_Loop_end:18  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1706" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="0">
<![CDATA[
Row_Loop_end:20  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1707" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln39"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
