<!DOCTYPE html><html xmlns="http://www.w3.org/1999/xhtml" xmlns:svg="http://www.w3.org/2000/svg" xmlns:x86="http://www.felixcloutier.com/x86"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/><link rel="stylesheet" type="text/css" href="style.css"/><a class="dashingAutolink" name="autolink-313"></a><a class="dashAnchor" name="//apple_ref/cpp/Instruction/PADDSB%2FPADDSW"></a><title>PADDSB/PADDSW</title></head><body><header><nav><ul><li><a href="index.html">Index</a></li><li>November 2018</li></ul></nav></header><h1>PADDSB/PADDSW
		&mdash; Add Packed Signed Integers with Signed Saturation</h1>


<table>
<tbody><tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>NP 0F EC /<em>r</em><sup>1</sup> PADDSB <em>mm, mm/m64</em></td>
<td>A</td>
<td>V/V</td>
<td>MMX</td>
<td>Add packed signed byte integers from <em>mm/m64 and mm</em> and saturate the results.</td></tr>
<tr>
<td>66 0F EC /<em>r</em> PADDSB <em>xmm1, xmm2/m128</em></td>
<td>A</td>
<td>V/V</td>
<td>SSE2</td>
<td>Add packed signed byte integers from <em>xmm2/m128</em> and <em>xmm1</em> saturate the results.</td></tr>
<tr>
<td>NP 0F ED /<em>r</em><sup>1</sup> PADDSW <em>mm, mm/m64</em></td>
<td>A</td>
<td>V/V</td>
<td>MMX</td>
<td>Add packed signed word integers from <em>mm/m64 and mm</em> and saturate the results.</td></tr>
<tr>
<td>66 0F ED /<em>r</em> PADDSW <em>xmm1, xmm2/m128</em></td>
<td>A</td>
<td>V/V</td>
<td>SSE2</td>
<td>Add packed signed word integers from <em>xmm2/m128</em> and <em>xmm1</em> and saturate the results.</td></tr>
<tr>
<td>VEX.128.66.0F.WIG EC /r VPADDSB <em>xmm1, xmm2, xmm3/m128</em></td>
<td>B</td>
<td>V/V</td>
<td>AVX</td>
<td>Add packed signed byte integers from <em>xmm3/m128</em> and <em>xmm2</em> saturate the results.</td></tr>
<tr>
<td>VEX.128.66.0F.WIG ED /r VPADDSW <em>xmm1, xmm2, xmm3/m128</em></td>
<td>B</td>
<td>V/V</td>
<td>AVX</td>
<td>Add packed signed word integers from <em>xmm3/m128</em> and <em>xmm2</em> and saturate the results.</td></tr>
<tr>
<td>VEX.256.66.0F.WIG EC /r VPADDSB <em>ymm1, ymm2, ymm3/m256</em></td>
<td>B</td>
<td>V/V</td>
<td>AVX2</td>
<td>Add packed signed byte integers from ymm2, and <em>ymm3/m256</em> and store the saturated results in <em>ymm1</em>.</td></tr>
<tr>
<td>VEX.256.66.0F.WIG ED /r VPADDSW <em>ymm1, ymm2, ymm3/m256</em></td>
<td>B</td>
<td>V/V</td>
<td>AVX2</td>
<td>Add packed signed word integers from ymm2, and <em>ymm3/m256</em> and store the saturated results in <em>ymm1</em>.</td></tr>
<tr>
<td>EVEX.128.66.0F.WIG EC /r VPADDSB <em>xmm1 {k1}{z}, xmm2, xmm3/m128</em></td>
<td>C</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Add packed signed byte integers from xmm2, and <em>xmm3/m128</em> and store the saturated results in xmm1 under writemask k1.</td></tr>
<tr>
<td>EVEX.256.66.0F.WIG EC /r VPADDSB <em>ymm1 {k1}{z}, ymm2, ymm3/m256</em></td>
<td>C</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Add packed signed byte integers from ymm2, and <em>ymm3/m256</em> and store the saturated results in ymm1 under writemask k1.</td></tr>
<tr>
<td>EVEX.512.66.0F.WIG EC /r VPADDSB <em>zmm1 {k1}{z}, zmm2, zmm3/m512</em></td>
<td>C</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Add packed signed byte integers from zmm2, and <em>zmm3/m512</em> and store the saturated results in zmm1 under writemask k1.</td></tr>
<tr>
<td>EVEX.128.66.0F.WIG ED /r VPADDSW <em>xmm1 {k1}{z}, xmm2, xmm3/m128</em></td>
<td>C</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Add packed signed word integers from xmm2, and <em>xmm3/m128</em> and store the saturated results in xmm1 under writemask k1.</td></tr>
<tr>
<td>EVEX.256.66.0F.WIG ED /r VPADDSW <em>ymm1 {k1}{z}, ymm2, ymm3/m256</em></td>
<td>C</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Add packed signed word integers from ymm2, and <em>ymm3/m256</em> and store the saturated results in ymm1 under writemask k1.</td></tr>
<tr>
<td>EVEX.512.66.0F.WIG ED /r VPADDSW <em>zmm1 {k1}{z}, zmm2, zmm3/m512</em></td>
<td>C</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Add packed signed word integers from zmm2, and <em>zmm3/m512</em> and store the saturated results in zmm1 under writemask k1.</td></tr></tbody></table>
<blockquote>
<p>1. See note in Section 2.4, &ldquo;AVX and SSE Instruction Exception Specification&rdquo; in the <em>Intel&reg; 64 and IA-32 Architectures Software Developer&rsquo;s Manual, Volume 2A</em> and Section 22.25.3, &ldquo;Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers&rdquo; in the <em>Intel&reg; 64 and IA-32 Architectures Software Developer&rsquo;s Manual, Volume 3A</em>.</p></blockquote>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding<a class="anchor" href="./PADDSB:PADDSW.html#instruction-operand-encoding">
			&para;
		</a></h2>
<table>
<tbody><tr>
<td>Op/En</td>
<td>Tuple Type</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>A</td>
<td>NA</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td></tr>
<tr>
<td>B</td>
<td>NA</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td></tr>
<tr>
<td>C</td>
<td>Full Mem</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td></tr></tbody></table>
<h2 id="description">Description<a class="anchor" href="./PADDSB:PADDSW.html#description">
			&para;
		</a></h2>
<p>Performs a SIMD add of the packed signed integers from the source operand (second operand) and the destination operand (first operand), and stores the packed integer results in the destination operand. See <span class="not-imported">Figure 9-4</span> in the <em>Intel&reg; 64 and IA-32 Architectures Software Developer&rsquo;s Manual, Volume 1</em>, for an illustration of a SIMD operation. Overflow is handled with signed saturation, as described in the following paragraphs.</p>
<p>(V)PADDSB performs a SIMD add of the packed signed integers with saturation from the first source operand and second source operand and stores the packed integer results in the destination operand. When an individual byte result is beyond the range of a signed byte integer (that is, greater than 7FH or less than 80H), the saturated value of 7FH or 80H, respectively, is written to the destination operand.</p>
<p>(V)PADDSW performs a SIMD add of the packed signed word integers with saturation from the first source operand and second source operand and stores the packed integer results in the destination operand. When an individual word result is beyond the range of a signed word integer (that is, greater than 7FFFH or less than 8000H), the saturated value of 7FFFH or 8000H, respectively, is written to the destination operand.</p>
<p>EVEX encoded versions: The first source operand is an ZMM/YMM/XMM register. The second source operand is an ZMM/YMM/XMM register or a memory location. The destination operand is an ZMM/YMM/XMM register.</p>
<p>VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.</p>
<p>VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAXVL-1:128) of the corresponding register destination are zeroed.</p>
<p>128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding register destination are unmodified.</p>
<h2 id="operation">Operation<a class="anchor" href="./PADDSB:PADDSW.html#operation">
			&para;
		</a></h2>
<h3 id="paddsb--with-64-bit-operands-">PADDSB (with 64-bit operands)<a class="anchor" href="./PADDSB:PADDSW.html#paddsb--with-64-bit-operands-">
			&para;
		</a></h3>
<pre>DEST[7:0] &larr; SaturateToSignedByte(DEST[7:0] + SRC (7:0]);
(* Repeat add operation for 2nd through 7th bytes *)
DEST[63:56] &larr; SaturateToSignedByte(DEST[63:56] + SRC[63:56] );
</pre>
<h3 id="paddsb--with-128-bit-operands-">PADDSB (with 128-bit operands)<a class="anchor" href="./PADDSB:PADDSW.html#paddsb--with-128-bit-operands-">
			&para;
		</a></h3>
<pre>DEST[7:0] &larr;SaturateToSignedByte (DEST[7:0] + SRC[7:0]);
(* Repeat add operation for 2nd through 14th bytes *)
DEST[127:120] &larr; SaturateToSignedByte (DEST[111:120] + SRC[127:120]);
</pre>
<h3 id="vpaddsb--vex-128-encoded-version-">VPADDSB (VEX.128 encoded version)<a class="anchor" href="./PADDSB:PADDSW.html#vpaddsb--vex-128-encoded-version-">
			&para;
		</a></h3>
<pre>DEST[7:0]&larr;SaturateToSignedByte (SRC1[7:0] + SRC2[7:0]);
(* Repeat subtract operation for 2nd through 14th bytes *)
DEST[127:120]&larr;SaturateToSignedByte (SRC1[111:120] + SRC2[127:120]);
DEST[MAXVL-1:128] &larr; 0
</pre>
<h3 id="vpaddsb--vex-256-encoded-version-">VPADDSB (VEX.256 encoded version)<a class="anchor" href="./PADDSB:PADDSW.html#vpaddsb--vex-256-encoded-version-">
			&para;
		</a></h3>
<pre>DEST[7:0]&larr;SaturateToSignedByte (SRC1[7:0] + SRC2[7:0]);
(* Repeat add operation for 2nd through 31st bytes *)
DEST[255:248]&larr;SaturateToSignedByte (SRC1[255:248] + SRC2[255:248]);
</pre>
<h3 id="vpaddsb--evex-encoded-versions-">VPADDSB (EVEX encoded versions)<a class="anchor" href="./PADDSB:PADDSW.html#vpaddsb--evex-encoded-versions-">
			&para;
		</a></h3>
<pre>(KL, VL) = (16, 128), (32, 256), (64, 512)
FOR j&larr;0 TO KL-1
    i&larr;j * 8
    IF k1[j] OR *no writemask*
        THEN DEST[i+7:i]&larr;SaturateToSignedByte (SRC1[i+7:i] + SRC2[i+7:i])
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+7:i] remains unchanged*
                ELSE *zeroing-masking*
                        ; zeroing-masking
                    DEST[i+7:i] = 0
            FI
    FI;
ENDFOR;
DEST[MAXVL-1:VL] &larr; 0
</pre>
<h3 id="paddsw--with-64-bit-operands-">PADDSW (with 64-bit operands)<a class="anchor" href="./PADDSB:PADDSW.html#paddsw--with-64-bit-operands-">
			&para;
		</a></h3>
<pre>DEST[15:0] &larr; SaturateToSignedWord(DEST[15:0] + SRC[15:0] );
(* Repeat add operation for 2nd and 7th words *)
DEST[63:48] &larr; SaturateToSignedWord(DEST[63:48] + SRC[63:48] );
</pre>
<h3 id="paddsw--with-128-bit-operands-">PADDSW (with 128-bit operands)<a class="anchor" href="./PADDSB:PADDSW.html#paddsw--with-128-bit-operands-">
			&para;
		</a></h3>
<pre>DEST[15:0] &larr; SaturateToSignedWord (DEST[15:0] + SRC[15:0]);
(* Repeat add operation for 2nd through 7th words *)
DEST[127:112] &larr; SaturateToSignedWord (DEST[127:112] + SRC[127:112]);
</pre>
<h3 id="vpaddsw--vex-128-encoded-version-">VPADDSW (VEX.128 encoded version)<a class="anchor" href="./PADDSB:PADDSW.html#vpaddsw--vex-128-encoded-version-">
			&para;
		</a></h3>
<pre>DEST[15:0]&larr;SaturateToSignedWord (SRC1[15:0] + SRC2[15:0]);
(* Repeat subtract operation for 2nd through 7th words *)
DEST[127:112]&larr;SaturateToSignedWord (SRC1[127:112] + SRC2[127:112]);
DEST[MAXVL-1:128] &larr; 0
</pre>
<h3 id="vpaddsw--vex-256-encoded-version-">VPADDSW (VEX.256 encoded version)<a class="anchor" href="./PADDSB:PADDSW.html#vpaddsw--vex-256-encoded-version-">
			&para;
		</a></h3>
<pre>DEST[15:0]&larr;SaturateToSignedWord (SRC1[15:0] + SRC2[15:0]);
(* Repeat add operation for 2nd through 15th words *)
DEST[255:240]&larr;SaturateToSignedWord (SRC1[255:240] + SRC2[255:240])
</pre>
<h3 id="vpaddsw--evex-encoded-versions-">VPADDSW (EVEX encoded versions)<a class="anchor" href="./PADDSB:PADDSW.html#vpaddsw--evex-encoded-versions-">
			&para;
		</a></h3>
<pre>(KL, VL) = (8, 128), (16, 256), (32, 512)
FOR j&larr;0 TO KL-1
    i&larr;j * 16
    IF k1[j] OR *no writemask*
        THEN DEST[i+15:i]&larr;SaturateToSignedWord (SRC1[i+15:i] + SRC2[i+15:i])
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+15:i] remains unchanged*
                ELSE *zeroing-masking*
                        ; zeroing-masking
                    DEST[i+15:i] = 0
            FI
    FI;
ENDFOR;
DEST[MAXVL-1:VL] &larr; 0
</pre>
<h2 id="intel-c-c++-compiler-intrinsic-equivalents">Intel C/C++ Compiler Intrinsic Equivalents<a class="anchor" href="./PADDSB:PADDSW.html#intel-c-c++-compiler-intrinsic-equivalents">
			&para;
		</a></h2>
<pre>PADDSB: __m64 _mm_adds_pi8(__m64 m1, __m64 m2)
</pre>
<pre>(V)PADDSB: __m128i _mm_adds_epi8 ( __m128i a, __m128i b)
</pre>
<pre>VPADDSB: __m256i _mm256_adds_epi8 ( __m256i a, __m256i b)
</pre>
<pre>PADDSW: __m64 _mm_adds_pi16(__m64 m1, __m64 m2)
</pre>
<pre>(V)PADDSW: __m128i _mm_adds_epi16 ( __m128i a, __m128i b)
</pre>
<pre>VPADDSW: VPADDSB__m512i _mm512_adds_epi8 ( __m512i a, __m512i b)
</pre>
<pre>VPADDSW__m512i _mm512_adds_epi16 ( __m512i a, __m512i b)
</pre>
<pre>VPADDSB__m512i _mm512_mask_adds_epi8 ( __m512i s, __mmask64 m, __m512i a, __m512i b)
</pre>
<pre>VPADDSW__m512i _mm512_mask_adds_epi16 ( __m512i s, __mmask32 m, __m512i a, __m512i b)
</pre>
<pre>VPADDSB__m512i _mm512_maskz_adds_epi8 (__mmask64 m, __m512i a, __m512i b)
</pre>
<pre>VPADDSW__m512i _mm512_maskz_adds_epi16 (__mmask32 m, __m512i a, __m512i b)
</pre>
<pre>VPADDSB__m256i _mm256_mask_adds_epi8 (__m256i s, __mmask32 m, __m256i a, __m256i b)
</pre>
<pre>VPADDSW__m256i _mm256_mask_adds_epi16 (__m256i s, __mmask16 m, __m256i a, __m256i b)
</pre>
<pre>VPADDSB__m256i _mm256_maskz_adds_epi8 (__mmask32 m, __m256i a, __m256i b)
</pre>
<pre>VPADDSW__m256i _mm256_maskz_adds_epi16 (__mmask16 m, __m256i a, __m256i b)
</pre>
<pre>VPADDSB__m128i _mm_mask_adds_epi8 (__m128i s, __mmask16 m, __m128i a, __m128i b)
</pre>
<pre>VPADDSW__m128i _mm_mask_adds_epi16 (__m128i s, __mmask8 m, __m128i a, __m128i b)
</pre>
<pre>VPADDSB__m128i _mm_maskz_adds_epi8 (__mmask16 m, __m128i a, __m128i b)
</pre>
<pre>VPADDSW__m128i _mm_maskz_adds_epi16 (__mmask8 m, __m128i a, __m128i b)
</pre>
<h2 id="flags-affected">Flags Affected<a class="anchor" href="./PADDSB:PADDSW.html#flags-affected">
			&para;
		</a></h2>
<p>None.</p>
<h2 class="exceptions" id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions<a class="anchor" href="./PADDSB:PADDSW.html#simd-floating-point-exceptions">
			&para;
		</a></h2>
<p>None.</p>
<h2 class="exceptions" id="other-exceptions">Other Exceptions<a class="anchor" href="./PADDSB:PADDSW.html#other-exceptions">
			&para;
		</a></h2>
<p>Non-EVEX-encoded instruction, see Exceptions Type 4.</p>
<p>EVEX-encoded instruction, see Exceptions Type E4.nb.</p><footer><p>
		This UNOFFICIAL, mechanically-separated, non-verified reference is provided for convenience, but it may be
		inc<span style="opacity: 0.2">omp</span>lete or b<sub>r</sub>oke<sub>n</sub> in various obvious or non-obvious
		ways. Refer to <a href="https://software.intel.com/sites/default/files/managed/39/c5/325462-sdm-vol-1-2abcd-3abcd.pdf">Intel&reg; 64 and IA-32 Architectures Software Developer&rsquo;s Manual</a> for anything serious.
	</p></footer>
</body></html>