From 8c1d030888d9580ecda01d888fc8625a609fddd3 Mon Sep 17 00:00:00 2001
From: Matteo Lisi <matteo.lisi@engicam.com>
Date: Fri, 29 Mar 2019 15:15:48 +0100
Subject: [PATCH] fix gpu section on ugea

---
 arch/arm/boot/dts/stm32mp157a-ugeast-mx.dts | 28 ++++++++++++++++++++-
 arch/arm/configs/stm32mp1ugea_defconfig     |  4 +--
 2 files changed, 29 insertions(+), 3 deletions(-)

diff --git a/arch/arm/boot/dts/stm32mp157a-ugeast-mx.dts b/arch/arm/boot/dts/stm32mp157a-ugeast-mx.dts
index 4789b059d..48aae522e 100644
--- a/arch/arm/boot/dts/stm32mp157a-ugeast-mx.dts
+++ b/arch/arm/boot/dts/stm32mp157a-ugeast-mx.dts
@@ -64,11 +64,23 @@
 			no-map;
 		};
 
-		gpu_reserved: gpu@dc000000 {
+		gpu_reserved: gpu@cc000000 {
 			reg = <0xcc000000 0x4000000>;
 			no-map;
 		};
 	};
+	sram: sram@10050000 {
+		compatible = "mmio-sram";
+		reg = <0x10050000 0x10000>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges = <0 0x10050000 0x10000>;
+
+		dma_pool: dma_pool@0 {
+			reg = <0x0 0x10000>;
+			pool;
+		};
+	};
 
 	
 	vddcore: regulator-vddcore {
@@ -238,6 +250,7 @@
 }; /*root*/
 
 
+
 &pinctrl_z {
     usart1_pins_mx: usart1_mx-0 {
         u-boot,dm-pre-reloc;
@@ -786,5 +799,18 @@
 	status = "okay";
 };
 
+&gpu {
+	contiguous-area = <&gpu_reserved>;
+	status = "okay";
+};
+
+&dma1 {
+	sram = <&dma_pool>;
+};
+
+&dma2 {
+	sram = <&dma_pool>;
+};
+
 /* USER CODE END addons */
 
diff --git a/arch/arm/configs/stm32mp1ugea_defconfig b/arch/arm/configs/stm32mp1ugea_defconfig
index de6abbe85..2ada4c861 100644
--- a/arch/arm/configs/stm32mp1ugea_defconfig
+++ b/arch/arm/configs/stm32mp1ugea_defconfig
@@ -4334,8 +4334,8 @@ CONFIG_DRM_STI=m
 # CONFIG_DRM_V3D is not set
 CONFIG_DRM_VC4=m
 # CONFIG_DRM_VC4_HDMI_CEC is not set
-CONFIG_DRM_ETNAVIV=m
-CONFIG_DRM_ETNAVIV_THERMAL=y
+# CONFIG_DRM_ETNAVIV is not set
+# CONFIG_DRM_ETNAVIV_THERMAL  is not set
 # CONFIG_DRM_ARCPGU is not set
 # CONFIG_DRM_HISI_HIBMC is not set
 # CONFIG_DRM_MEDIATEK is not set
-- 
2.17.1

