Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec  4 15:51:20 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file IR_Test_control_sets_placed.rpt
| Design       : IR_Test
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             108 |           25 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------+---------------------------------+------------------+----------------+--------------+
|    Clock Signal   | Enable Signal |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------+---------------------------------+------------------+----------------+--------------+
|  IR_clk_OBUF_BUFG |               |                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG    |               |                                 |                1 |              2 |         2.00 |
|  SlowClock/CLK    |               |                                 |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG    |               | SlowClock/tmp_clk               |                8 |             31 |         3.88 |
|  IR_clk_OBUF_BUFG |               | FSM1/IR_Dec_OBUF                |                6 |             35 |         5.83 |
|  IR_clk_OBUF_BUFG |               | FSM1/FSM_sequential_PS_reg[1]_0 |               11 |             42 |         3.82 |
+-------------------+---------------+---------------------------------+------------------+----------------+--------------+


