{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.812417",
   "Default View_TopLeft":"-123,-117",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port M_AXI_FULL -pg 1 -lvl 7 -x 2030 -y 200 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 7 -x 2030 -y 410 -defaultsOSRD
preplace port M_AXI_LITE -pg 1 -lvl 7 -x 2030 -y 570 -defaultsOSRD
preplace port port-id_sys_clk -pg 1 -lvl 0 -x 0 -y 580 -defaultsOSRD
preplace port port-id_sys_clk_gt -pg 1 -lvl 0 -x 0 -y 600 -defaultsOSRD
preplace port port-id_sys_rst_n -pg 1 -lvl 0 -x 0 -y 620 -defaultsOSRD
preplace port port-id_axi_aclk -pg 1 -lvl 7 -x 2030 -y 220 -defaultsOSRD
preplace port port-id_axi_aresetn -pg 1 -lvl 7 -x 2030 -y 810 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 1 -x 100 -y 520 -defaultsOSRD
preplace inst xdma_0 -pg 1 -lvl 2 -x 390 -y 480 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 1 -x 100 -y 420 -defaultsOSRD
preplace inst xlconstant_6 -pg 1 -lvl 1 -x 100 -y 320 -defaultsOSRD
preplace inst ICAP_STATIC_ARBITER -pg 1 -lvl 6 -x 1830 -y 750 -defaultsOSRD
preplace inst axi_clock_converter_0 -pg 1 -lvl 5 -x 1490 -y 310 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 4 -x 1130 -y 490 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 4 -x 1130 -y 340 -defaultsOSRD
preplace inst axi_hwicap_0 -pg 1 -lvl 6 -x 1830 -y 100 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 3 -x 790 -y 580 -defaultsOSRD
preplace netloc xlconstant_2_dout 1 1 1 180 460n
preplace netloc xlconstant_3_dout 1 1 1 190 380n
preplace netloc xlconstant_6_dout 1 1 1 190 320n
preplace netloc sys_clk_0_1 1 0 2 NJ 580 NJ
preplace netloc sys_clk_gt_0_1 1 0 2 NJ 600 NJ
preplace netloc sys_rst_n_1 1 0 2 NJ 620 NJ
preplace netloc xdma_0_axi_aclk 1 2 5 620 480 980 270 1300 210 1670J 220 NJ
preplace netloc xdma_0_axi_aresetn 1 2 5 630 490 940 600 1320 680 NJ 680 2010J
preplace netloc xdma_0_user_lnk_up 1 2 4 590J 740 NJ 740 NJ 740 N
preplace netloc xdma_0_mcap_design_switch 1 2 4 610J 500 930J 690 NJ 690 1660
preplace netloc ICAP_STATIC_ARBITER_ICAP_GNT 1 2 5 NJ 450 970J 580 NJ 580 NJ 580 2000
preplace netloc ICAP_STATIC_ARBITER_ICAP_REL 1 2 5 NJ 470 950J 590 NJ 590 NJ 590 1990
preplace netloc clk_wiz_0_clk_out1 1 4 2 1280 120 1670
preplace netloc Net 1 4 2 1290 140 NJ
preplace netloc xdma_0_M_AXI 1 2 5 630J 200 NJ 200 NJ 200 NJ 200 NJ
preplace netloc xdma_0_pcie_mgt 1 2 5 NJ 410 NJ 410 NJ 410 NJ 410 NJ
preplace netloc axi_protocol_convert_0_M_AXI 1 4 1 1310 270n
preplace netloc axi_clock_converter_0_M_AXI 1 5 1 1660 60n
preplace netloc xdma_0_M_AXI_LITE 1 2 1 600 390n
preplace netloc Conn2 1 3 4 NJ 570 NJ 570 NJ 570 NJ
preplace netloc smartconnect_0_M01_AXI 1 3 1 960 470n
levelinfo -pg 1 0 100 390 790 1130 1490 1830 2030
pagesize -pg 1 -db -bbox -sgen -130 0 2170 830
"
}

