
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//hexdump_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401b08 <.init>:
  401b08:	stp	x29, x30, [sp, #-16]!
  401b0c:	mov	x29, sp
  401b10:	bl	4020e0 <ferror@plt+0x60>
  401b14:	ldp	x29, x30, [sp], #16
  401b18:	ret

Disassembly of section .plt:

0000000000401b20 <memcpy@plt-0x20>:
  401b20:	stp	x16, x30, [sp, #-16]!
  401b24:	adrp	x16, 418000 <ferror@plt+0x15f80>
  401b28:	ldr	x17, [x16, #4088]
  401b2c:	add	x16, x16, #0xff8
  401b30:	br	x17
  401b34:	nop
  401b38:	nop
  401b3c:	nop

0000000000401b40 <memcpy@plt>:
  401b40:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401b44:	ldr	x17, [x16]
  401b48:	add	x16, x16, #0x0
  401b4c:	br	x17

0000000000401b50 <_exit@plt>:
  401b50:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401b54:	ldr	x17, [x16, #8]
  401b58:	add	x16, x16, #0x8
  401b5c:	br	x17

0000000000401b60 <strtoul@plt>:
  401b60:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401b64:	ldr	x17, [x16, #16]
  401b68:	add	x16, x16, #0x10
  401b6c:	br	x17

0000000000401b70 <strlen@plt>:
  401b70:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401b74:	ldr	x17, [x16, #24]
  401b78:	add	x16, x16, #0x18
  401b7c:	br	x17

0000000000401b80 <fputs@plt>:
  401b80:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401b84:	ldr	x17, [x16, #32]
  401b88:	add	x16, x16, #0x20
  401b8c:	br	x17

0000000000401b90 <exit@plt>:
  401b90:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401b94:	ldr	x17, [x16, #40]
  401b98:	add	x16, x16, #0x28
  401b9c:	br	x17

0000000000401ba0 <dup@plt>:
  401ba0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401ba4:	ldr	x17, [x16, #48]
  401ba8:	add	x16, x16, #0x30
  401bac:	br	x17

0000000000401bb0 <setupterm@plt>:
  401bb0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401bb4:	ldr	x17, [x16, #56]
  401bb8:	add	x16, x16, #0x38
  401bbc:	br	x17

0000000000401bc0 <strtoimax@plt>:
  401bc0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401bc4:	ldr	x17, [x16, #64]
  401bc8:	add	x16, x16, #0x40
  401bcc:	br	x17

0000000000401bd0 <getegid@plt>:
  401bd0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401bd4:	ldr	x17, [x16, #72]
  401bd8:	add	x16, x16, #0x48
  401bdc:	br	x17

0000000000401be0 <strtod@plt>:
  401be0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401be4:	ldr	x17, [x16, #80]
  401be8:	add	x16, x16, #0x50
  401bec:	br	x17

0000000000401bf0 <geteuid@plt>:
  401bf0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401bf4:	ldr	x17, [x16, #88]
  401bf8:	add	x16, x16, #0x58
  401bfc:	br	x17

0000000000401c00 <fgets_unlocked@plt>:
  401c00:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401c04:	ldr	x17, [x16, #96]
  401c08:	add	x16, x16, #0x60
  401c0c:	br	x17

0000000000401c10 <getuid@plt>:
  401c10:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401c14:	ldr	x17, [x16, #104]
  401c18:	add	x16, x16, #0x68
  401c1c:	br	x17

0000000000401c20 <opendir@plt>:
  401c20:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401c24:	ldr	x17, [x16, #112]
  401c28:	add	x16, x16, #0x70
  401c2c:	br	x17

0000000000401c30 <__cxa_atexit@plt>:
  401c30:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401c34:	ldr	x17, [x16, #120]
  401c38:	add	x16, x16, #0x78
  401c3c:	br	x17

0000000000401c40 <fputc@plt>:
  401c40:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401c44:	ldr	x17, [x16, #128]
  401c48:	add	x16, x16, #0x80
  401c4c:	br	x17

0000000000401c50 <qsort@plt>:
  401c50:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401c54:	ldr	x17, [x16, #136]
  401c58:	add	x16, x16, #0x88
  401c5c:	br	x17

0000000000401c60 <asprintf@plt>:
  401c60:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401c64:	ldr	x17, [x16, #144]
  401c68:	add	x16, x16, #0x90
  401c6c:	br	x17

0000000000401c70 <snprintf@plt>:
  401c70:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401c74:	ldr	x17, [x16, #152]
  401c78:	add	x16, x16, #0x98
  401c7c:	br	x17

0000000000401c80 <localeconv@plt>:
  401c80:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401c84:	ldr	x17, [x16, #160]
  401c88:	add	x16, x16, #0xa0
  401c8c:	br	x17

0000000000401c90 <fileno@plt>:
  401c90:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401c94:	ldr	x17, [x16, #168]
  401c98:	add	x16, x16, #0xa8
  401c9c:	br	x17

0000000000401ca0 <fclose@plt>:
  401ca0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401ca4:	ldr	x17, [x16, #176]
  401ca8:	add	x16, x16, #0xb0
  401cac:	br	x17

0000000000401cb0 <atoi@plt>:
  401cb0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401cb4:	ldr	x17, [x16, #184]
  401cb8:	add	x16, x16, #0xb8
  401cbc:	br	x17

0000000000401cc0 <getpid@plt>:
  401cc0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401cc4:	ldr	x17, [x16, #192]
  401cc8:	add	x16, x16, #0xc0
  401ccc:	br	x17

0000000000401cd0 <fopen@plt>:
  401cd0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401cd4:	ldr	x17, [x16, #200]
  401cd8:	add	x16, x16, #0xc8
  401cdc:	br	x17

0000000000401ce0 <malloc@plt>:
  401ce0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401ce4:	ldr	x17, [x16, #208]
  401ce8:	add	x16, x16, #0xd0
  401cec:	br	x17

0000000000401cf0 <strncmp@plt>:
  401cf0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401cf4:	ldr	x17, [x16, #216]
  401cf8:	add	x16, x16, #0xd8
  401cfc:	br	x17

0000000000401d00 <bindtextdomain@plt>:
  401d00:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401d04:	ldr	x17, [x16, #224]
  401d08:	add	x16, x16, #0xe0
  401d0c:	br	x17

0000000000401d10 <__libc_start_main@plt>:
  401d10:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401d14:	ldr	x17, [x16, #232]
  401d18:	add	x16, x16, #0xe8
  401d1c:	br	x17

0000000000401d20 <strcat@plt>:
  401d20:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401d24:	ldr	x17, [x16, #240]
  401d28:	add	x16, x16, #0xf0
  401d2c:	br	x17

0000000000401d30 <fgetc@plt>:
  401d30:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401d34:	ldr	x17, [x16, #248]
  401d38:	add	x16, x16, #0xf8
  401d3c:	br	x17

0000000000401d40 <memset@plt>:
  401d40:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401d44:	ldr	x17, [x16, #256]
  401d48:	add	x16, x16, #0x100
  401d4c:	br	x17

0000000000401d50 <calloc@plt>:
  401d50:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401d54:	ldr	x17, [x16, #264]
  401d58:	add	x16, x16, #0x108
  401d5c:	br	x17

0000000000401d60 <bcmp@plt>:
  401d60:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401d64:	ldr	x17, [x16, #272]
  401d68:	add	x16, x16, #0x110
  401d6c:	br	x17

0000000000401d70 <bsearch@plt>:
  401d70:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401d74:	ldr	x17, [x16, #280]
  401d78:	add	x16, x16, #0x118
  401d7c:	br	x17

0000000000401d80 <strcasecmp@plt>:
  401d80:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401d84:	ldr	x17, [x16, #288]
  401d88:	add	x16, x16, #0x120
  401d8c:	br	x17

0000000000401d90 <readdir@plt>:
  401d90:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401d94:	ldr	x17, [x16, #296]
  401d98:	add	x16, x16, #0x128
  401d9c:	br	x17

0000000000401da0 <realloc@plt>:
  401da0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401da4:	ldr	x17, [x16, #304]
  401da8:	add	x16, x16, #0x130
  401dac:	br	x17

0000000000401db0 <strdup@plt>:
  401db0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401db4:	ldr	x17, [x16, #312]
  401db8:	add	x16, x16, #0x138
  401dbc:	br	x17

0000000000401dc0 <closedir@plt>:
  401dc0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401dc4:	ldr	x17, [x16, #320]
  401dc8:	add	x16, x16, #0x140
  401dcc:	br	x17

0000000000401dd0 <close@plt>:
  401dd0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401dd4:	ldr	x17, [x16, #328]
  401dd8:	add	x16, x16, #0x148
  401ddc:	br	x17

0000000000401de0 <strrchr@plt>:
  401de0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401de4:	ldr	x17, [x16, #336]
  401de8:	add	x16, x16, #0x150
  401dec:	br	x17

0000000000401df0 <__gmon_start__@plt>:
  401df0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401df4:	ldr	x17, [x16, #344]
  401df8:	add	x16, x16, #0x158
  401dfc:	br	x17

0000000000401e00 <strtoumax@plt>:
  401e00:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401e04:	ldr	x17, [x16, #352]
  401e08:	add	x16, x16, #0x160
  401e0c:	br	x17

0000000000401e10 <fseek@plt>:
  401e10:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401e14:	ldr	x17, [x16, #360]
  401e18:	add	x16, x16, #0x168
  401e1c:	br	x17

0000000000401e20 <abort@plt>:
  401e20:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401e24:	ldr	x17, [x16, #368]
  401e28:	add	x16, x16, #0x170
  401e2c:	br	x17

0000000000401e30 <feof@plt>:
  401e30:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401e34:	ldr	x17, [x16, #376]
  401e38:	add	x16, x16, #0x178
  401e3c:	br	x17

0000000000401e40 <puts@plt>:
  401e40:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401e44:	ldr	x17, [x16, #384]
  401e48:	add	x16, x16, #0x180
  401e4c:	br	x17

0000000000401e50 <textdomain@plt>:
  401e50:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401e54:	ldr	x17, [x16, #392]
  401e58:	add	x16, x16, #0x188
  401e5c:	br	x17

0000000000401e60 <getopt_long@plt>:
  401e60:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401e64:	ldr	x17, [x16, #400]
  401e68:	add	x16, x16, #0x190
  401e6c:	br	x17

0000000000401e70 <strcmp@plt>:
  401e70:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401e74:	ldr	x17, [x16, #408]
  401e78:	add	x16, x16, #0x198
  401e7c:	br	x17

0000000000401e80 <warn@plt>:
  401e80:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401e84:	ldr	x17, [x16, #416]
  401e88:	add	x16, x16, #0x1a0
  401e8c:	br	x17

0000000000401e90 <__ctype_b_loc@plt>:
  401e90:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401e94:	ldr	x17, [x16, #424]
  401e98:	add	x16, x16, #0x1a8
  401e9c:	br	x17

0000000000401ea0 <strtol@plt>:
  401ea0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401ea4:	ldr	x17, [x16, #432]
  401ea8:	add	x16, x16, #0x1b0
  401eac:	br	x17

0000000000401eb0 <fread@plt>:
  401eb0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401eb4:	ldr	x17, [x16, #440]
  401eb8:	add	x16, x16, #0x1b8
  401ebc:	br	x17

0000000000401ec0 <getline@plt>:
  401ec0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401ec4:	ldr	x17, [x16, #448]
  401ec8:	add	x16, x16, #0x1c0
  401ecc:	br	x17

0000000000401ed0 <free@plt>:
  401ed0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401ed4:	ldr	x17, [x16, #456]
  401ed8:	add	x16, x16, #0x1c8
  401edc:	br	x17

0000000000401ee0 <getgid@plt>:
  401ee0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401ee4:	ldr	x17, [x16, #464]
  401ee8:	add	x16, x16, #0x1d0
  401eec:	br	x17

0000000000401ef0 <vasprintf@plt>:
  401ef0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401ef4:	ldr	x17, [x16, #472]
  401ef8:	add	x16, x16, #0x1d8
  401efc:	br	x17

0000000000401f00 <freopen@plt>:
  401f00:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401f04:	ldr	x17, [x16, #480]
  401f08:	add	x16, x16, #0x1e0
  401f0c:	br	x17

0000000000401f10 <strndup@plt>:
  401f10:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401f14:	ldr	x17, [x16, #488]
  401f18:	add	x16, x16, #0x1e8
  401f1c:	br	x17

0000000000401f20 <strspn@plt>:
  401f20:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401f24:	ldr	x17, [x16, #496]
  401f28:	add	x16, x16, #0x1f0
  401f2c:	br	x17

0000000000401f30 <strchr@plt>:
  401f30:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401f34:	ldr	x17, [x16, #504]
  401f38:	add	x16, x16, #0x1f8
  401f3c:	br	x17

0000000000401f40 <fflush@plt>:
  401f40:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401f44:	ldr	x17, [x16, #512]
  401f48:	add	x16, x16, #0x200
  401f4c:	br	x17

0000000000401f50 <strcpy@plt>:
  401f50:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401f54:	ldr	x17, [x16, #520]
  401f58:	add	x16, x16, #0x208
  401f5c:	br	x17

0000000000401f60 <warnx@plt>:
  401f60:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401f64:	ldr	x17, [x16, #528]
  401f68:	add	x16, x16, #0x210
  401f6c:	br	x17

0000000000401f70 <memchr@plt>:
  401f70:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401f74:	ldr	x17, [x16, #536]
  401f78:	add	x16, x16, #0x218
  401f7c:	br	x17

0000000000401f80 <isatty@plt>:
  401f80:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401f84:	ldr	x17, [x16, #544]
  401f88:	add	x16, x16, #0x220
  401f8c:	br	x17

0000000000401f90 <__fxstat@plt>:
  401f90:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401f94:	ldr	x17, [x16, #552]
  401f98:	add	x16, x16, #0x228
  401f9c:	br	x17

0000000000401fa0 <dcgettext@plt>:
  401fa0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401fa4:	ldr	x17, [x16, #560]
  401fa8:	add	x16, x16, #0x230
  401fac:	br	x17

0000000000401fb0 <__isoc99_sscanf@plt>:
  401fb0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401fb4:	ldr	x17, [x16, #568]
  401fb8:	add	x16, x16, #0x238
  401fbc:	br	x17

0000000000401fc0 <strncpy@plt>:
  401fc0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401fc4:	ldr	x17, [x16, #576]
  401fc8:	add	x16, x16, #0x240
  401fcc:	br	x17

0000000000401fd0 <errx@plt>:
  401fd0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401fd4:	ldr	x17, [x16, #584]
  401fd8:	add	x16, x16, #0x248
  401fdc:	br	x17

0000000000401fe0 <strcspn@plt>:
  401fe0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401fe4:	ldr	x17, [x16, #592]
  401fe8:	add	x16, x16, #0x250
  401fec:	br	x17

0000000000401ff0 <vfprintf@plt>:
  401ff0:	adrp	x16, 419000 <ferror@plt+0x16f80>
  401ff4:	ldr	x17, [x16, #600]
  401ff8:	add	x16, x16, #0x258
  401ffc:	br	x17

0000000000402000 <printf@plt>:
  402000:	adrp	x16, 419000 <ferror@plt+0x16f80>
  402004:	ldr	x17, [x16, #608]
  402008:	add	x16, x16, #0x260
  40200c:	br	x17

0000000000402010 <__assert_fail@plt>:
  402010:	adrp	x16, 419000 <ferror@plt+0x16f80>
  402014:	ldr	x17, [x16, #616]
  402018:	add	x16, x16, #0x268
  40201c:	br	x17

0000000000402020 <__errno_location@plt>:
  402020:	adrp	x16, 419000 <ferror@plt+0x16f80>
  402024:	ldr	x17, [x16, #624]
  402028:	add	x16, x16, #0x270
  40202c:	br	x17

0000000000402030 <getenv@plt>:
  402030:	adrp	x16, 419000 <ferror@plt+0x16f80>
  402034:	ldr	x17, [x16, #632]
  402038:	add	x16, x16, #0x278
  40203c:	br	x17

0000000000402040 <tigetnum@plt>:
  402040:	adrp	x16, 419000 <ferror@plt+0x16f80>
  402044:	ldr	x17, [x16, #640]
  402048:	add	x16, x16, #0x280
  40204c:	br	x17

0000000000402050 <fprintf@plt>:
  402050:	adrp	x16, 419000 <ferror@plt+0x16f80>
  402054:	ldr	x17, [x16, #648]
  402058:	add	x16, x16, #0x288
  40205c:	br	x17

0000000000402060 <err@plt>:
  402060:	adrp	x16, 419000 <ferror@plt+0x16f80>
  402064:	ldr	x17, [x16, #656]
  402068:	add	x16, x16, #0x290
  40206c:	br	x17

0000000000402070 <setlocale@plt>:
  402070:	adrp	x16, 419000 <ferror@plt+0x16f80>
  402074:	ldr	x17, [x16, #664]
  402078:	add	x16, x16, #0x298
  40207c:	br	x17

0000000000402080 <ferror@plt>:
  402080:	adrp	x16, 419000 <ferror@plt+0x16f80>
  402084:	ldr	x17, [x16, #672]
  402088:	add	x16, x16, #0x2a0
  40208c:	br	x17

Disassembly of section .text:

0000000000402090 <.text>:
  402090:	mov	x29, #0x0                   	// #0
  402094:	mov	x30, #0x0                   	// #0
  402098:	mov	x5, x0
  40209c:	ldr	x1, [sp]
  4020a0:	add	x2, sp, #0x8
  4020a4:	mov	x6, sp
  4020a8:	movz	x0, #0x0, lsl #48
  4020ac:	movk	x0, #0x0, lsl #32
  4020b0:	movk	x0, #0x40, lsl #16
  4020b4:	movk	x0, #0x3338
  4020b8:	movz	x3, #0x0, lsl #48
  4020bc:	movk	x3, #0x0, lsl #32
  4020c0:	movk	x3, #0x40, lsl #16
  4020c4:	movk	x3, #0x7290
  4020c8:	movz	x4, #0x0, lsl #48
  4020cc:	movk	x4, #0x0, lsl #32
  4020d0:	movk	x4, #0x40, lsl #16
  4020d4:	movk	x4, #0x7310
  4020d8:	bl	401d10 <__libc_start_main@plt>
  4020dc:	bl	401e20 <abort@plt>
  4020e0:	adrp	x0, 418000 <ferror@plt+0x15f80>
  4020e4:	ldr	x0, [x0, #4064]
  4020e8:	cbz	x0, 4020f0 <ferror@plt+0x70>
  4020ec:	b	401df0 <__gmon_start__@plt>
  4020f0:	ret
  4020f4:	nop
  4020f8:	adrp	x0, 419000 <ferror@plt+0x16f80>
  4020fc:	add	x0, x0, #0x2c0
  402100:	adrp	x1, 419000 <ferror@plt+0x16f80>
  402104:	add	x1, x1, #0x2c0
  402108:	cmp	x1, x0
  40210c:	b.eq	402124 <ferror@plt+0xa4>  // b.none
  402110:	adrp	x1, 407000 <ferror@plt+0x4f80>
  402114:	ldr	x1, [x1, #848]
  402118:	cbz	x1, 402124 <ferror@plt+0xa4>
  40211c:	mov	x16, x1
  402120:	br	x16
  402124:	ret
  402128:	adrp	x0, 419000 <ferror@plt+0x16f80>
  40212c:	add	x0, x0, #0x2c0
  402130:	adrp	x1, 419000 <ferror@plt+0x16f80>
  402134:	add	x1, x1, #0x2c0
  402138:	sub	x1, x1, x0
  40213c:	lsr	x2, x1, #63
  402140:	add	x1, x2, x1, asr #3
  402144:	cmp	xzr, x1, asr #1
  402148:	asr	x1, x1, #1
  40214c:	b.eq	402164 <ferror@plt+0xe4>  // b.none
  402150:	adrp	x2, 407000 <ferror@plt+0x4f80>
  402154:	ldr	x2, [x2, #856]
  402158:	cbz	x2, 402164 <ferror@plt+0xe4>
  40215c:	mov	x16, x2
  402160:	br	x16
  402164:	ret
  402168:	stp	x29, x30, [sp, #-32]!
  40216c:	mov	x29, sp
  402170:	str	x19, [sp, #16]
  402174:	adrp	x19, 419000 <ferror@plt+0x16f80>
  402178:	ldrb	w0, [x19, #752]
  40217c:	cbnz	w0, 40218c <ferror@plt+0x10c>
  402180:	bl	4020f8 <ferror@plt+0x78>
  402184:	mov	w0, #0x1                   	// #1
  402188:	strb	w0, [x19, #752]
  40218c:	ldr	x19, [sp, #16]
  402190:	ldp	x29, x30, [sp], #32
  402194:	ret
  402198:	b	402128 <ferror@plt+0xa8>
  40219c:	stp	x29, x30, [sp, #-48]!
  4021a0:	mov	x29, sp
  4021a4:	stp	x20, x19, [sp, #32]
  4021a8:	str	xzr, [x29, #24]
  4021ac:	ldrb	w20, [x1]
  4021b0:	str	x21, [sp, #16]
  4021b4:	mov	x21, x1
  4021b8:	mov	x19, x0
  4021bc:	cmp	w20, #0xe
  4021c0:	b.cs	4021d0 <ferror@plt+0x150>  // b.hs, b.nlast
  4021c4:	mov	w8, #0x3f81                	// #16257
  4021c8:	lsr	w8, w8, w20
  4021cc:	tbnz	w8, #0, 402210 <ferror@plt+0x190>
  4021d0:	bl	401e90 <__ctype_b_loc@plt>
  4021d4:	ldr	x8, [x0]
  4021d8:	ldrh	w8, [x8, x20, lsl #1]
  4021dc:	tbnz	w8, #14, 4021f4 <ferror@plt+0x174>
  4021e0:	add	x0, x29, #0x18
  4021e4:	mov	w2, w20
  4021e8:	add	x21, x29, #0x18
  4021ec:	bl	40224c <ferror@plt+0x1cc>
  4021f0:	b	40221c <ferror@plt+0x19c>
  4021f4:	ldr	x8, [x19, #24]
  4021f8:	mov	w9, #0x63                  	// #99
  4021fc:	strb	w9, [x8]
  402200:	ldr	x0, [x19, #40]
  402204:	ldrb	w1, [x21]
  402208:	bl	402000 <printf@plt>
  40220c:	b	402234 <ferror@plt+0x1b4>
  402210:	adrp	x8, 407000 <ferror@plt+0x4f80>
  402214:	add	x8, x8, #0x508
  402218:	add	x21, x8, w20, sxtb #3
  40221c:	ldr	x8, [x19, #24]
  402220:	mov	w9, #0x73                  	// #115
  402224:	ldr	x1, [x21]
  402228:	strb	w9, [x8]
  40222c:	ldr	x0, [x19, #40]
  402230:	bl	402000 <printf@plt>
  402234:	ldr	x0, [x29, #24]
  402238:	bl	401ed0 <free@plt>
  40223c:	ldp	x20, x19, [sp, #32]
  402240:	ldr	x21, [sp, #16]
  402244:	ldp	x29, x30, [sp], #48
  402248:	ret
  40224c:	sub	sp, sp, #0x100
  402250:	stp	x29, x30, [sp, #240]
  402254:	add	x29, sp, #0xf0
  402258:	mov	x8, #0xffffffffffffffd0    	// #-48
  40225c:	mov	x9, sp
  402260:	sub	x10, x29, #0x70
  402264:	movk	x8, #0xff80, lsl #32
  402268:	add	x11, x29, #0x10
  40226c:	add	x9, x9, #0x80
  402270:	add	x10, x10, #0x30
  402274:	stp	x9, x8, [x29, #-16]
  402278:	stp	x11, x10, [x29, #-32]
  40227c:	stp	x2, x3, [x29, #-112]
  402280:	stp	x4, x5, [x29, #-96]
  402284:	stp	x6, x7, [x29, #-80]
  402288:	stp	q1, q2, [sp, #16]
  40228c:	str	q0, [sp]
  402290:	ldp	q0, q1, [x29, #-32]
  402294:	adrp	x1, 407000 <ferror@plt+0x4f80>
  402298:	add	x1, x1, #0x378
  40229c:	sub	x2, x29, #0x40
  4022a0:	stp	q3, q4, [sp, #48]
  4022a4:	stp	q5, q6, [sp, #80]
  4022a8:	str	q7, [sp, #112]
  4022ac:	stp	q0, q1, [x29, #-64]
  4022b0:	bl	401ef0 <vasprintf@plt>
  4022b4:	tbnz	w0, #31, 4022c4 <ferror@plt+0x244>
  4022b8:	ldp	x29, x30, [sp, #240]
  4022bc:	add	sp, sp, #0x100
  4022c0:	ret
  4022c4:	adrp	x1, 407000 <ferror@plt+0x4f80>
  4022c8:	add	x1, x1, #0x3ea
  4022cc:	mov	w0, #0x1                   	// #1
  4022d0:	bl	402060 <err@plt>
  4022d4:	stp	x29, x30, [sp, #-48]!
  4022d8:	stp	x20, x19, [sp, #32]
  4022dc:	str	x21, [sp, #16]
  4022e0:	ldrb	w21, [x1]
  4022e4:	mov	x19, x1
  4022e8:	mov	x20, x0
  4022ec:	mov	x29, sp
  4022f0:	cmp	x21, #0x1f
  4022f4:	b.hi	40231c <ferror@plt+0x29c>  // b.pmore
  4022f8:	ldr	x8, [x20, #24]
  4022fc:	mov	w9, #0x73                  	// #115
  402300:	strb	w9, [x8]
  402304:	ldrb	w8, [x19]
  402308:	adrp	x9, 407000 <ferror@plt+0x4f80>
  40230c:	add	x9, x9, #0x408
  402310:	ldr	x0, [x20, #40]
  402314:	ldr	x1, [x9, x8, lsl #3]
  402318:	b	40233c <ferror@plt+0x2bc>
  40231c:	cmp	w21, #0x7f
  402320:	b.ne	40234c <ferror@plt+0x2cc>  // b.any
  402324:	ldr	x8, [x20, #24]
  402328:	mov	w9, #0x73                  	// #115
  40232c:	adrp	x1, 407000 <ferror@plt+0x4f80>
  402330:	add	x1, x1, #0x3e6
  402334:	strb	w9, [x8]
  402338:	ldr	x0, [x20, #40]
  40233c:	ldp	x20, x19, [sp, #32]
  402340:	ldr	x21, [sp, #16]
  402344:	ldp	x29, x30, [sp], #48
  402348:	b	402000 <printf@plt>
  40234c:	bl	401e90 <__ctype_b_loc@plt>
  402350:	ldr	x8, [x0]
  402354:	ldrh	w9, [x8, x21, lsl #1]
  402358:	ldr	x8, [x20, #24]
  40235c:	tbnz	w9, #14, 402368 <ferror@plt+0x2e8>
  402360:	mov	w9, #0x78                  	// #120
  402364:	b	40236c <ferror@plt+0x2ec>
  402368:	mov	w9, #0x63                  	// #99
  40236c:	strb	w9, [x8]
  402370:	ldr	x0, [x20, #40]
  402374:	ldrb	w1, [x19]
  402378:	ldp	x20, x19, [sp, #32]
  40237c:	ldr	x21, [sp, #16]
  402380:	ldp	x29, x30, [sp], #48
  402384:	b	402000 <printf@plt>
  402388:	sub	sp, sp, #0x90
  40238c:	stp	x22, x21, [sp, #112]
  402390:	mov	x22, #0x1                   	// #1
  402394:	movk	x22, #0x2809, lsl #32
  402398:	stp	x28, x27, [sp, #64]
  40239c:	stp	x26, x25, [sp, #80]
  4023a0:	stp	x20, x19, [sp, #128]
  4023a4:	mov	x19, x0
  4023a8:	mov	w21, #0x1                   	// #1
  4023ac:	adrp	x26, 419000 <ferror@plt+0x16f80>
  4023b0:	adrp	x25, 419000 <ferror@plt+0x16f80>
  4023b4:	mov	w28, #0x402                 	// #1026
  4023b8:	movk	x22, #0x1, lsl #48
  4023bc:	stp	x29, x30, [sp, #48]
  4023c0:	stp	x24, x23, [sp, #96]
  4023c4:	add	x29, sp, #0x30
  4023c8:	str	x0, [sp, #24]
  4023cc:	adrp	x20, 419000 <ferror@plt+0x16f80>
  4023d0:	ldr	x8, [x20, #800]
  4023d4:	cbz	x8, 4023fc <ferror@plt+0x37c>
  4023d8:	adrp	x10, 419000 <ferror@plt+0x16f80>
  4023dc:	ldr	x9, [x10, #808]
  4023e0:	str	x8, [x10, #808]
  4023e4:	ldr	x8, [x26, #760]
  4023e8:	str	x9, [x20, #800]
  4023ec:	ldr	x23, [x19, #16]
  4023f0:	add	x8, x8, x23
  4023f4:	str	x8, [x26, #760]
  4023f8:	b	402434 <ferror@plt+0x3b4>
  4023fc:	ldr	x23, [x19, #16]
  402400:	mov	w0, #0x1                   	// #1
  402404:	mov	x1, x23
  402408:	bl	401d50 <calloc@plt>
  40240c:	cbz	x23, 402414 <ferror@plt+0x394>
  402410:	cbz	x0, 4028d4 <ferror@plt+0x854>
  402414:	str	x0, [x20, #800]
  402418:	mov	w0, #0x1                   	// #1
  40241c:	mov	x1, x23
  402420:	bl	401d50 <calloc@plt>
  402424:	cbz	x23, 40242c <ferror@plt+0x3ac>
  402428:	cbz	x0, 4028d4 <ferror@plt+0x854>
  40242c:	adrp	x8, 419000 <ferror@plt+0x16f80>
  402430:	str	x0, [x8, #808]
  402434:	ldr	x8, [x19, #32]
  402438:	cbz	x8, 4027c8 <ferror@plt+0x748>
  40243c:	mov	x24, xzr
  402440:	adrp	x8, 419000 <ferror@plt+0x16f80>
  402444:	ldrb	w8, [x8, #792]
  402448:	ldr	x19, [sp, #24]
  40244c:	tbnz	w8, #0, 402460 <ferror@plt+0x3e0>
  402450:	mov	x0, xzr
  402454:	mov	x1, x19
  402458:	bl	402c24 <ferror@plt+0xba4>
  40245c:	cbz	w0, 402584 <ferror@plt+0x504>
  402460:	adrp	x27, 419000 <ferror@plt+0x16f80>
  402464:	ldr	x0, [x27, #736]
  402468:	bl	401c90 <fileno@plt>
  40246c:	cmn	w0, #0x1
  402470:	b.eq	4027b0 <ferror@plt+0x730>  // b.none
  402474:	ldr	x9, [x19, #32]
  402478:	ldr	x8, [x20, #800]
  40247c:	ldr	x3, [x27, #736]
  402480:	mov	w1, #0x1                   	// #1
  402484:	cmp	x9, x23
  402488:	add	x0, x8, x24
  40248c:	csel	x8, x9, x23, lt  // lt = tstop
  402490:	cmn	x9, #0x1
  402494:	csel	x2, x23, x8, eq  // eq = none
  402498:	bl	401eb0 <fread@plt>
  40249c:	cbz	x0, 4024c4 <ferror@plt+0x444>
  4024a0:	adrp	x8, 419000 <ferror@plt+0x16f80>
  4024a4:	strb	w21, [x8, #792]
  4024a8:	ldr	x8, [x19, #32]
  4024ac:	cmn	x8, #0x1
  4024b0:	b.eq	4024fc <ferror@plt+0x47c>  // b.none
  4024b4:	mov	x9, x19
  4024b8:	sub	x19, x8, x0
  4024bc:	str	x19, [x9, #32]
  4024c0:	b	402500 <ferror@plt+0x480>
  4024c4:	ldr	x0, [x27, #736]
  4024c8:	bl	402080 <ferror@plt>
  4024cc:	cbz	w0, 4024e8 <ferror@plt+0x468>
  4024d0:	adrp	x8, 419000 <ferror@plt+0x16f80>
  4024d4:	ldr	x8, [x8, #784]
  4024d8:	adrp	x0, 408000 <ferror@plt+0x5f80>
  4024dc:	add	x0, x0, #0x388
  4024e0:	ldur	x1, [x8, #-8]
  4024e4:	bl	401e80 <warn@plt>
  4024e8:	adrp	x8, 419000 <ferror@plt+0x16f80>
  4024ec:	strb	wzr, [x8, #792]
  4024f0:	ldr	x8, [x19, #32]
  4024f4:	cbnz	x8, 402450 <ferror@plt+0x3d0>
  4024f8:	b	402584 <ferror@plt+0x504>
  4024fc:	mov	x19, #0xffffffffffffffff    	// #-1
  402500:	subs	x23, x23, x0
  402504:	b.eq	402510 <ferror@plt+0x490>  // b.none
  402508:	add	x24, x0, x24
  40250c:	b	402580 <ferror@plt+0x500>
  402510:	adrp	x8, 419000 <ferror@plt+0x16f80>
  402514:	ldr	w20, [x8, #696]
  402518:	tst	w20, #0xfffffffd
  40251c:	b.eq	40278c <ferror@plt+0x70c>  // b.none
  402520:	adrp	x8, 419000 <ferror@plt+0x16f80>
  402524:	ldr	x0, [x8, #800]
  402528:	adrp	x8, 419000 <ferror@plt+0x16f80>
  40252c:	ldr	x1, [x8, #808]
  402530:	ldr	x8, [sp, #24]
  402534:	ldr	x23, [x8, #16]
  402538:	mov	x2, x23
  40253c:	bl	401d60 <bcmp@plt>
  402540:	cbnz	w0, 40278c <ferror@plt+0x70c>
  402544:	cmp	w20, #0x3
  402548:	b.ne	402564 <ferror@plt+0x4e4>  // b.any
  40254c:	adrp	x0, 407000 <ferror@plt+0x4f80>
  402550:	add	x0, x0, #0x5d0
  402554:	bl	401e40 <puts@plt>
  402558:	ldr	x8, [sp, #24]
  40255c:	ldr	x23, [x8, #16]
  402560:	ldr	x19, [x8, #32]
  402564:	ldr	x8, [x26, #760]
  402568:	adrp	x9, 419000 <ferror@plt+0x16f80>
  40256c:	mov	x24, xzr
  402570:	str	w21, [x9, #696]
  402574:	add	x8, x8, x23
  402578:	str	x8, [x26, #760]
  40257c:	adrp	x20, 419000 <ferror@plt+0x16f80>
  402580:	cbnz	x19, 402440 <ferror@plt+0x3c0>
  402584:	ldr	x8, [sp, #24]
  402588:	ldr	x8, [x8, #16]
  40258c:	cmp	x23, x8
  402590:	b.eq	4027c8 <ferror@plt+0x748>  // b.none
  402594:	cbnz	x23, 4025c8 <ferror@plt+0x548>
  402598:	adrp	x8, 419000 <ferror@plt+0x16f80>
  40259c:	ldr	w19, [x8, #696]
  4025a0:	cbz	w19, 4025c8 <ferror@plt+0x548>
  4025a4:	ldr	x23, [x20, #800]
  4025a8:	adrp	x8, 419000 <ferror@plt+0x16f80>
  4025ac:	ldr	x1, [x8, #808]
  4025b0:	mov	x2, x24
  4025b4:	mov	x0, x23
  4025b8:	bl	401d60 <bcmp@plt>
  4025bc:	mov	x9, x23
  4025c0:	cbnz	w0, 4025ec <ferror@plt+0x56c>
  4025c4:	b	4028bc <ferror@plt+0x83c>
  4025c8:	ldr	x9, [x20, #800]
  4025cc:	cmp	x23, #0x1
  4025d0:	b.lt	4025ec <ferror@plt+0x56c>  // b.tstop
  4025d4:	add	x0, x9, x24
  4025d8:	mov	w1, wzr
  4025dc:	mov	x2, x23
  4025e0:	mov	x19, x9
  4025e4:	bl	401d40 <memset@plt>
  4025e8:	mov	x9, x19
  4025ec:	ldr	x8, [x26, #760]
  4025f0:	add	x8, x8, x24
  4025f4:	str	x8, [x25, #768]
  4025f8:	ldr	x19, [sp, #24]
  4025fc:	cbz	x9, 4027dc <ferror@plt+0x75c>
  402600:	ldr	x8, [x19]
  402604:	cmp	x8, x19
  402608:	b.eq	4023cc <ferror@plt+0x34c>  // b.none
  40260c:	ldr	x10, [x26, #760]
  402610:	stp	x10, x9, [sp]
  402614:	str	x8, [sp, #16]
  402618:	ldr	x11, [x8, #16]!
  40261c:	mov	x23, x9
  402620:	stur	x8, [x29, #-16]
  402624:	cmp	x11, x8
  402628:	mov	x8, x10
  40262c:	b.eq	402770 <ferror@plt+0x6f0>  // b.none
  402630:	ldrb	w9, [x11, #32]
  402634:	tbnz	w9, #0, 402770 <ferror@plt+0x6f0>
  402638:	ldr	w19, [x11, #36]
  40263c:	stur	x11, [x29, #-8]
  402640:	cbz	w19, 402760 <ferror@plt+0x6e0>
  402644:	add	x20, x11, #0x10
  402648:	ldr	x24, [x20]
  40264c:	cmp	x24, x20
  402650:	b.eq	402758 <ferror@plt+0x6d8>  // b.none
  402654:	ldr	x9, [x25, #768]
  402658:	cbz	x9, 4026fc <ferror@plt+0x67c>
  40265c:	cmp	x8, x9
  402660:	b.lt	4026fc <ferror@plt+0x67c>  // b.tstop
  402664:	ldrh	w8, [x24, #16]
  402668:	tst	w8, w28
  40266c:	b.ne	4026fc <ferror@plt+0x67c>  // b.any
  402670:	ldr	x8, [x24, #24]
  402674:	mov	w9, #0x2                   	// #2
  402678:	str	w9, [x24, #16]
  40267c:	mov	w9, #0x73                  	// #115
  402680:	strb	w9, [x8]
  402684:	ldr	x8, [x24, #24]
  402688:	strb	wzr, [x8, #1]
  40268c:	ldr	x8, [x24, #40]
  402690:	add	x10, x8, #0x2
  402694:	ldrb	w11, [x8], #1
  402698:	mov	x9, x10
  40269c:	add	x10, x10, #0x1
  4026a0:	cmp	w11, #0x25
  4026a4:	b.ne	402694 <ferror@plt+0x614>  // b.any
  4026a8:	ldrb	w10, [x8]
  4026ac:	cbz	w10, 4026d8 <ferror@plt+0x658>
  4026b0:	mov	x11, x8
  4026b4:	and	w12, w10, #0xff
  4026b8:	cmp	w12, #0x3f
  4026bc:	b.hi	4026e0 <ferror@plt+0x660>  // b.pmore
  4026c0:	lsl	x12, x21, x10
  4026c4:	and	x12, x12, x22
  4026c8:	cbz	x12, 4026e0 <ferror@plt+0x660>
  4026cc:	ldrb	w10, [x11, #1]!
  4026d0:	add	x9, x9, #0x1
  4026d4:	cbnz	w10, 4026b4 <ferror@plt+0x634>
  4026d8:	strb	wzr, [x8]
  4026dc:	b	4026fc <ferror@plt+0x67c>
  4026e0:	mov	x11, xzr
  4026e4:	strb	w10, [x8]
  4026e8:	ldrb	w10, [x9, x11]
  4026ec:	add	x12, x8, x11
  4026f0:	add	x11, x11, #0x1
  4026f4:	strb	w10, [x12, #1]
  4026f8:	cbnz	w10, 4026e8 <ferror@plt+0x668>
  4026fc:	cmp	w19, #0x1
  402700:	b.ne	40272c <ferror@plt+0x6ac>  // b.any
  402704:	ldr	x8, [x24, #48]
  402708:	cbz	x8, 40272c <ferror@plt+0x6ac>
  40270c:	ldrb	w27, [x8]
  402710:	mov	x0, x24
  402714:	mov	x1, x23
  402718:	strb	wzr, [x8]
  40271c:	bl	4028e8 <ferror@plt+0x868>
  402720:	ldr	x8, [x24, #48]
  402724:	strb	w27, [x8]
  402728:	b	402738 <ferror@plt+0x6b8>
  40272c:	mov	x0, x24
  402730:	mov	x1, x23
  402734:	bl	4028e8 <ferror@plt+0x868>
  402738:	ldrsw	x9, [x24, #20]
  40273c:	ldr	x8, [x26, #760]
  402740:	add	x23, x23, x9
  402744:	add	x8, x8, x9
  402748:	str	x8, [x26, #760]
  40274c:	ldr	x24, [x24]
  402750:	cmp	x24, x20
  402754:	b.ne	402654 <ferror@plt+0x5d4>  // b.any
  402758:	subs	w19, w19, #0x1
  40275c:	b.ne	402648 <ferror@plt+0x5c8>  // b.any
  402760:	ldp	x9, x11, [x29, #-16]
  402764:	ldr	x11, [x11]
  402768:	cmp	x11, x9
  40276c:	b.ne	402630 <ferror@plt+0x5b0>  // b.any
  402770:	ldp	x10, x9, [sp]
  402774:	ldp	x8, x19, [sp, #16]
  402778:	str	x10, [x26, #760]
  40277c:	ldr	x8, [x8]
  402780:	cmp	x8, x19
  402784:	b.ne	402614 <ferror@plt+0x594>  // b.any
  402788:	b	4023cc <ferror@plt+0x34c>
  40278c:	sub	w8, w20, #0x1
  402790:	cmp	w8, #0x1
  402794:	b.hi	4027a4 <ferror@plt+0x724>  // b.pmore
  402798:	adrp	x8, 419000 <ferror@plt+0x16f80>
  40279c:	mov	w9, #0x3                   	// #3
  4027a0:	str	w9, [x8, #696]
  4027a4:	adrp	x8, 419000 <ferror@plt+0x16f80>
  4027a8:	ldr	x9, [x8, #800]
  4027ac:	b	4025f8 <ferror@plt+0x578>
  4027b0:	adrp	x1, 407000 <ferror@plt+0x4f80>
  4027b4:	add	x1, x1, #0x596
  4027b8:	mov	w2, #0x5                   	// #5
  4027bc:	mov	x0, xzr
  4027c0:	bl	401fa0 <dcgettext@plt>
  4027c4:	bl	401f60 <warnx@plt>
  4027c8:	ldr	x0, [x20, #800]
  4027cc:	bl	401ed0 <free@plt>
  4027d0:	adrp	x8, 419000 <ferror@plt+0x16f80>
  4027d4:	ldr	x0, [x8, #808]
  4027d8:	bl	401ed0 <free@plt>
  4027dc:	adrp	x22, 419000 <ferror@plt+0x16f80>
  4027e0:	ldr	x8, [x22, #816]
  4027e4:	cbz	x8, 40289c <ferror@plt+0x81c>
  4027e8:	ldr	x9, [x25, #768]
  4027ec:	cbnz	x9, 4027fc <ferror@plt+0x77c>
  4027f0:	ldr	x9, [x26, #760]
  4027f4:	cbz	x9, 40289c <ferror@plt+0x81c>
  4027f8:	str	x9, [x25, #768]
  4027fc:	ldr	x19, [x8, #16]!
  402800:	cmp	x19, x8
  402804:	b.eq	40289c <ferror@plt+0x81c>  // b.none
  402808:	adrp	x20, 408000 <ferror@plt+0x5f80>
  40280c:	add	x20, x20, #0x388
  402810:	adrp	x23, 419000 <ferror@plt+0x16f80>
  402814:	bl	406564 <ferror@plt+0x44e4>
  402818:	cbz	w0, 40284c <ferror@plt+0x7cc>
  40281c:	ldr	x8, [x19, #32]
  402820:	cbz	x8, 40284c <ferror@plt+0x7cc>
  402824:	ldr	w2, [x19, #20]
  402828:	mov	x0, x19
  40282c:	mov	x1, xzr
  402830:	bl	402b20 <ferror@plt+0xaa0>
  402834:	mov	x21, x0
  402838:	cbz	x0, 402850 <ferror@plt+0x7d0>
  40283c:	ldr	x1, [x23, #728]
  402840:	mov	x0, x21
  402844:	bl	406580 <ferror@plt+0x4500>
  402848:	b	402850 <ferror@plt+0x7d0>
  40284c:	mov	x21, xzr
  402850:	ldr	w8, [x19, #16]
  402854:	cmp	w8, #0x400
  402858:	b.eq	402870 <ferror@plt+0x7f0>  // b.none
  40285c:	cmp	w8, #0x1
  402860:	b.ne	40287c <ferror@plt+0x7fc>  // b.any
  402864:	ldr	x0, [x19, #40]
  402868:	ldr	x1, [x25, #768]
  40286c:	b	402878 <ferror@plt+0x7f8>
  402870:	ldr	x1, [x19, #40]
  402874:	mov	x0, x20
  402878:	bl	402000 <printf@plt>
  40287c:	cbz	x21, 402888 <ferror@plt+0x808>
  402880:	ldr	x0, [x23, #728]
  402884:	bl	406c64 <ferror@plt+0x4be4>
  402888:	ldr	x8, [x22, #816]
  40288c:	ldr	x19, [x19]
  402890:	add	x8, x8, #0x10
  402894:	cmp	x19, x8
  402898:	b.ne	402814 <ferror@plt+0x794>  // b.any
  40289c:	ldp	x20, x19, [sp, #128]
  4028a0:	ldp	x22, x21, [sp, #112]
  4028a4:	ldp	x24, x23, [sp, #96]
  4028a8:	ldp	x26, x25, [sp, #80]
  4028ac:	ldp	x28, x27, [sp, #64]
  4028b0:	ldp	x29, x30, [sp, #48]
  4028b4:	add	sp, sp, #0x90
  4028b8:	ret
  4028bc:	cmp	w19, #0x1
  4028c0:	b.eq	4027c8 <ferror@plt+0x748>  // b.none
  4028c4:	adrp	x0, 407000 <ferror@plt+0x4f80>
  4028c8:	add	x0, x0, #0x5d0
  4028cc:	bl	401e40 <puts@plt>
  4028d0:	b	4027c8 <ferror@plt+0x748>
  4028d4:	adrp	x1, 407000 <ferror@plt+0x4f80>
  4028d8:	add	x1, x1, #0x5b6
  4028dc:	mov	w0, #0x1                   	// #1
  4028e0:	mov	x2, x23
  4028e4:	bl	402060 <err@plt>
  4028e8:	stp	x29, x30, [sp, #-48]!
  4028ec:	stp	x22, x21, [sp, #16]
  4028f0:	stp	x20, x19, [sp, #32]
  4028f4:	ldr	x8, [x0, #32]
  4028f8:	mov	x21, x1
  4028fc:	mov	x20, x0
  402900:	adrp	x22, 419000 <ferror@plt+0x16f80>
  402904:	mov	x29, sp
  402908:	cbz	x8, 402934 <ferror@plt+0x8b4>
  40290c:	ldr	w2, [x20, #20]
  402910:	mov	x0, x20
  402914:	mov	x1, x21
  402918:	bl	402b20 <ferror@plt+0xaa0>
  40291c:	mov	x19, x0
  402920:	cbz	x0, 402938 <ferror@plt+0x8b8>
  402924:	ldr	x1, [x22, #728]
  402928:	mov	x0, x19
  40292c:	bl	406580 <ferror@plt+0x4500>
  402930:	b	402938 <ferror@plt+0x8b8>
  402934:	mov	x19, xzr
  402938:	ldr	w8, [x20, #16]
  40293c:	cmp	w8, #0x3f
  402940:	b.gt	402978 <ferror@plt+0x8f8>
  402944:	sub	w9, w8, #0x1
  402948:	cmp	w9, #0x7
  40294c:	b.hi	4029a8 <ferror@plt+0x928>  // b.pmore
  402950:	adrp	x8, 407000 <ferror@plt+0x4f80>
  402954:	add	x8, x8, #0x578
  402958:	adr	x10, 402968 <ferror@plt+0x8e8>
  40295c:	ldrb	w11, [x8, x9]
  402960:	add	x10, x10, x11, lsl #2
  402964:	br	x10
  402968:	adrp	x8, 419000 <ferror@plt+0x16f80>
  40296c:	ldr	x0, [x20, #40]
  402970:	ldr	x1, [x8, #760]
  402974:	b	402af4 <ferror@plt+0xa74>
  402978:	cmp	w8, #0xff
  40297c:	b.le	4029e8 <ferror@plt+0x968>
  402980:	cmp	w8, #0x100
  402984:	b.eq	402a30 <ferror@plt+0x9b0>  // b.none
  402988:	cmp	w8, #0x200
  40298c:	b.eq	402a40 <ferror@plt+0x9c0>  // b.none
  402990:	cmp	w8, #0x400
  402994:	b.ne	402af8 <ferror@plt+0xa78>  // b.any
  402998:	ldr	x1, [x20, #40]
  40299c:	adrp	x0, 408000 <ferror@plt+0x5f80>
  4029a0:	add	x0, x0, #0x388
  4029a4:	b	402af4 <ferror@plt+0xa74>
  4029a8:	cmp	w8, #0x10
  4029ac:	b.eq	402aa0 <ferror@plt+0xa20>  // b.none
  4029b0:	cmp	w8, #0x20
  4029b4:	b.ne	402af8 <ferror@plt+0xa78>  // b.any
  4029b8:	ldr	w8, [x20, #20]
  4029bc:	sub	w8, w8, #0x1
  4029c0:	cmp	w8, #0x7
  4029c4:	b.hi	402af8 <ferror@plt+0xa78>  // b.pmore
  4029c8:	adrp	x9, 407000 <ferror@plt+0x4f80>
  4029cc:	add	x9, x9, #0x588
  4029d0:	adr	x10, 4029e0 <ferror@plt+0x960>
  4029d4:	ldrb	w11, [x9, x8]
  4029d8:	add	x10, x10, x11, lsl #2
  4029dc:	br	x10
  4029e0:	ldrsh	x1, [x21]
  4029e4:	b	402af0 <ferror@plt+0xa70>
  4029e8:	cmp	w8, #0x40
  4029ec:	b.eq	402a74 <ferror@plt+0x9f4>  // b.none
  4029f0:	cmp	w8, #0x80
  4029f4:	b.ne	402af8 <ferror@plt+0xa78>  // b.any
  4029f8:	ldr	x0, [x20, #40]
  4029fc:	mov	x1, x21
  402a00:	b	402af4 <ferror@plt+0xa74>
  402a04:	ldr	x0, [x20, #40]
  402a08:	adrp	x1, 408000 <ferror@plt+0x5f80>
  402a0c:	add	x1, x1, #0x2b8
  402a10:	b	402af4 <ferror@plt+0xa74>
  402a14:	mov	x0, x20
  402a18:	mov	x1, x21
  402a1c:	bl	40219c <ferror@plt+0x11c>
  402a20:	b	402af8 <ferror@plt+0xa78>
  402a24:	ldr	x0, [x20, #40]
  402a28:	ldrb	w1, [x21]
  402a2c:	b	402a98 <ferror@plt+0xa18>
  402a30:	mov	x0, x20
  402a34:	mov	x1, x21
  402a38:	bl	4022d4 <ferror@plt+0x254>
  402a3c:	b	402af8 <ferror@plt+0xa78>
  402a40:	ldr	w8, [x20, #20]
  402a44:	sub	w8, w8, #0x1
  402a48:	cmp	w8, #0x7
  402a4c:	b.hi	402af8 <ferror@plt+0xa78>  // b.pmore
  402a50:	adrp	x9, 407000 <ferror@plt+0x4f80>
  402a54:	add	x9, x9, #0x580
  402a58:	adr	x10, 402a68 <ferror@plt+0x9e8>
  402a5c:	ldrb	w11, [x9, x8]
  402a60:	add	x10, x10, x11, lsl #2
  402a64:	br	x10
  402a68:	ldr	x0, [x20, #40]
  402a6c:	ldrb	w1, [x21]
  402a70:	b	402af4 <ferror@plt+0xa74>
  402a74:	ldr	x20, [x20, #40]
  402a78:	bl	401e90 <__ctype_b_loc@plt>
  402a7c:	ldr	x8, [x0]
  402a80:	ldrb	w9, [x21]
  402a84:	mov	x0, x20
  402a88:	ldrh	w8, [x8, w9, uxtw #1]
  402a8c:	tst	w8, #0x4000
  402a90:	mov	w8, #0x2e                  	// #46
  402a94:	csel	w1, w8, w9, eq  // eq = none
  402a98:	bl	402000 <printf@plt>
  402a9c:	b	402af8 <ferror@plt+0xa78>
  402aa0:	ldr	w8, [x20, #20]
  402aa4:	cmp	w8, #0x8
  402aa8:	b.eq	402acc <ferror@plt+0xa4c>  // b.none
  402aac:	cmp	w8, #0x4
  402ab0:	b.ne	402af8 <ferror@plt+0xa78>  // b.any
  402ab4:	ldr	s0, [x21]
  402ab8:	ldr	x0, [x20, #40]
  402abc:	fcvt	d0, s0
  402ac0:	b	402ad4 <ferror@plt+0xa54>
  402ac4:	ldr	x1, [x21]
  402ac8:	b	402af0 <ferror@plt+0xa70>
  402acc:	ldr	d0, [x21]
  402ad0:	ldr	x0, [x20, #40]
  402ad4:	bl	402000 <printf@plt>
  402ad8:	b	402af8 <ferror@plt+0xa78>
  402adc:	ldrsw	x1, [x21]
  402ae0:	b	402af0 <ferror@plt+0xa70>
  402ae4:	ldrh	w1, [x21]
  402ae8:	b	402af0 <ferror@plt+0xa70>
  402aec:	ldr	w1, [x21]
  402af0:	ldr	x0, [x20, #40]
  402af4:	bl	402000 <printf@plt>
  402af8:	cbz	x19, 402b10 <ferror@plt+0xa90>
  402afc:	ldr	x0, [x22, #728]
  402b00:	ldp	x20, x19, [sp, #32]
  402b04:	ldp	x22, x21, [sp, #16]
  402b08:	ldp	x29, x30, [sp], #48
  402b0c:	b	406c64 <ferror@plt+0x4be4>
  402b10:	ldp	x20, x19, [sp, #32]
  402b14:	ldp	x22, x21, [sp, #16]
  402b18:	ldp	x29, x30, [sp], #48
  402b1c:	ret
  402b20:	stp	x29, x30, [sp, #-80]!
  402b24:	stp	x24, x23, [sp, #32]
  402b28:	stp	x22, x21, [sp, #48]
  402b2c:	stp	x20, x19, [sp, #64]
  402b30:	ldr	x21, [x0, #32]
  402b34:	str	x25, [sp, #16]
  402b38:	mov	x29, sp
  402b3c:	ldr	x20, [x21]
  402b40:	cmp	x20, x21
  402b44:	b.eq	402c00 <ferror@plt+0xb80>  // b.none
  402b48:	adrp	x8, 419000 <ferror@plt+0x16f80>
  402b4c:	ldr	x22, [x8, #760]
  402b50:	mov	x19, x0
  402b54:	add	x23, x22, w2, sxtw
  402b58:	sub	x24, x1, x22
  402b5c:	ldr	x8, [x20, #24]
  402b60:	cmp	x8, #0x0
  402b64:	csel	x8, x22, x8, lt  // lt = tstop
  402b68:	cmp	x8, x22
  402b6c:	b.lt	402bf4 <ferror@plt+0xb74>  // b.tstop
  402b70:	ldrsw	x2, [x20, #32]
  402b74:	add	x9, x8, x2
  402b78:	cmp	x9, x23
  402b7c:	b.gt	402bf4 <ferror@plt+0xb74>
  402b80:	ldr	x0, [x20, #40]
  402b84:	cbz	x0, 402b9c <ferror@plt+0xb1c>
  402b88:	ldr	w9, [x19, #16]
  402b8c:	cmp	w9, #0x1
  402b90:	b.ne	402bc0 <ferror@plt+0xb40>  // b.any
  402b94:	mov	w8, wzr
  402b98:	b	402be8 <ferror@plt+0xb68>
  402b9c:	ldrsw	x25, [x20, #36]
  402ba0:	cmn	w25, #0x1
  402ba4:	b.eq	402c1c <ferror@plt+0xb9c>  // b.none
  402ba8:	str	wzr, [x29, #28]
  402bac:	ldr	w9, [x19, #16]
  402bb0:	cmp	w9, #0x1
  402bb4:	b.ne	402bd0 <ferror@plt+0xb50>  // b.any
  402bb8:	cmp	x22, x25
  402bbc:	b	402be4 <ferror@plt+0xb64>
  402bc0:	add	x1, x24, x8
  402bc4:	bl	401cf0 <strncmp@plt>
  402bc8:	cmp	w0, #0x0
  402bcc:	b	402be4 <ferror@plt+0xb64>
  402bd0:	add	x1, x24, x8
  402bd4:	add	x0, x29, #0x1c
  402bd8:	bl	401b40 <memcpy@plt>
  402bdc:	ldr	w8, [x29, #28]
  402be0:	cmp	w8, w25
  402be4:	cset	w8, eq  // eq = none
  402be8:	ldr	w9, [x20, #48]
  402bec:	cmp	w9, w8
  402bf0:	b.ne	402c1c <ferror@plt+0xb9c>  // b.any
  402bf4:	ldr	x20, [x20]
  402bf8:	cmp	x20, x21
  402bfc:	b.ne	402b5c <ferror@plt+0xadc>  // b.any
  402c00:	mov	x0, xzr
  402c04:	ldp	x20, x19, [sp, #64]
  402c08:	ldp	x22, x21, [sp, #48]
  402c0c:	ldp	x24, x23, [sp, #32]
  402c10:	ldr	x25, [sp, #16]
  402c14:	ldp	x29, x30, [sp], #80
  402c18:	ret
  402c1c:	ldr	x0, [x20, #16]
  402c20:	b	402c04 <ferror@plt+0xb84>
  402c24:	sub	sp, sp, #0xe0
  402c28:	stp	x29, x30, [sp, #128]
  402c2c:	stp	x28, x27, [sp, #144]
  402c30:	stp	x26, x25, [sp, #160]
  402c34:	stp	x24, x23, [sp, #176]
  402c38:	stp	x22, x21, [sp, #192]
  402c3c:	stp	x20, x19, [sp, #208]
  402c40:	add	x29, sp, #0x80
  402c44:	cbz	x0, 402c54 <ferror@plt+0xbd4>
  402c48:	adrp	x8, 419000 <ferror@plt+0x16f80>
  402c4c:	str	x0, [x8, #784]
  402c50:	b	402d8c <ferror@plt+0xd0c>
  402c54:	adrp	x23, 419000 <ferror@plt+0x16f80>
  402c58:	ldr	x9, [x23, #784]
  402c5c:	adrp	x25, 407000 <ferror@plt+0x4f80>
  402c60:	adrp	x20, 407000 <ferror@plt+0x4f80>
  402c64:	adrp	x21, 408000 <ferror@plt+0x5f80>
  402c68:	mov	x19, x1
  402c6c:	adrp	x24, 419000 <ferror@plt+0x16f80>
  402c70:	add	x25, x25, #0x590
  402c74:	adrp	x26, 419000 <ferror@plt+0x16f80>
  402c78:	adrp	x27, 419000 <ferror@plt+0x16f80>
  402c7c:	add	x20, x20, #0x370
  402c80:	add	x21, x21, #0x388
  402c84:	mov	w28, #0x1                   	// #1
  402c88:	ldr	x0, [x9]
  402c8c:	cbz	x0, 402cac <ferror@plt+0xc2c>
  402c90:	ldr	x2, [x26, #736]
  402c94:	mov	x1, x20
  402c98:	bl	401f00 <freopen@plt>
  402c9c:	cbz	x0, 402d24 <ferror@plt+0xca4>
  402ca0:	mov	w8, #0x1                   	// #1
  402ca4:	str	w8, [x24, #776]
  402ca8:	b	402cc0 <ferror@plt+0xc40>
  402cac:	ldr	w9, [x24, #776]
  402cb0:	mov	w8, wzr
  402cb4:	add	w10, w9, #0x1
  402cb8:	str	w10, [x24, #776]
  402cbc:	cbnz	w9, 402d90 <ferror@plt+0xd10>
  402cc0:	ldr	x1, [x19, #40]
  402cc4:	cbz	x1, 402d1c <ferror@plt+0xc9c>
  402cc8:	cbz	w8, 402d48 <ferror@plt+0xcc8>
  402ccc:	ldr	x8, [x23, #784]
  402cd0:	ldr	x0, [x26, #736]
  402cd4:	ldr	x22, [x8]
  402cd8:	bl	401c90 <fileno@plt>
  402cdc:	mov	x1, sp
  402ce0:	bl	407328 <ferror@plt+0x52a8>
  402ce4:	cbnz	w0, 402db0 <ferror@plt+0xd30>
  402ce8:	ldr	w8, [sp, #16]
  402cec:	ldr	x1, [x19, #40]
  402cf0:	and	w8, w8, #0xf000
  402cf4:	cmp	w8, #0x8, lsl #12
  402cf8:	b.ne	402d4c <ferror@plt+0xccc>  // b.any
  402cfc:	ldr	x9, [sp, #48]
  402d00:	subs	x8, x1, x9
  402d04:	b.le	402d4c <ferror@plt+0xccc>
  402d08:	str	x8, [x19, #40]
  402d0c:	ldr	x10, [x27, #760]
  402d10:	add	x9, x10, x9
  402d14:	str	x9, [x27, #760]
  402d18:	b	402d74 <ferror@plt+0xcf4>
  402d1c:	mov	x8, xzr
  402d20:	b	402d74 <ferror@plt+0xcf4>
  402d24:	ldr	x8, [x23, #784]
  402d28:	mov	x0, x21
  402d2c:	ldr	x1, [x8]
  402d30:	bl	401e80 <warn@plt>
  402d34:	str	w28, [x19, #24]
  402d38:	ldr	x8, [x23, #784]
  402d3c:	add	x9, x8, #0x8
  402d40:	str	x9, [x23, #784]
  402d44:	b	402c88 <ferror@plt+0xc08>
  402d48:	mov	x22, x25
  402d4c:	ldr	x0, [x26, #736]
  402d50:	mov	w2, wzr
  402d54:	bl	401e10 <fseek@plt>
  402d58:	cbnz	w0, 402db0 <ferror@plt+0xd30>
  402d5c:	ldr	x9, [x19, #40]
  402d60:	ldr	x10, [x27, #760]
  402d64:	mov	x8, xzr
  402d68:	add	x9, x10, x9
  402d6c:	str	x9, [x27, #760]
  402d70:	str	xzr, [x19, #40]
  402d74:	ldr	x9, [x23, #784]
  402d78:	ldr	x10, [x9]
  402d7c:	cbz	x10, 402d88 <ferror@plt+0xd08>
  402d80:	add	x9, x9, #0x8
  402d84:	str	x9, [x23, #784]
  402d88:	cbnz	x8, 402c88 <ferror@plt+0xc08>
  402d8c:	mov	w0, #0x1                   	// #1
  402d90:	ldp	x20, x19, [sp, #208]
  402d94:	ldp	x22, x21, [sp, #192]
  402d98:	ldp	x24, x23, [sp, #176]
  402d9c:	ldp	x26, x25, [sp, #160]
  402da0:	ldp	x28, x27, [sp, #144]
  402da4:	ldp	x29, x30, [sp, #128]
  402da8:	add	sp, sp, #0xe0
  402dac:	ret
  402db0:	adrp	x1, 408000 <ferror@plt+0x5f80>
  402db4:	add	x1, x1, #0x388
  402db8:	mov	w0, #0x1                   	// #1
  402dbc:	mov	x2, x22
  402dc0:	bl	402060 <err@plt>
  402dc4:	stp	x29, x30, [sp, #-96]!
  402dc8:	stp	x28, x27, [sp, #16]
  402dcc:	stp	x26, x25, [sp, #32]
  402dd0:	stp	x24, x23, [sp, #48]
  402dd4:	stp	x22, x21, [sp, #64]
  402dd8:	adrp	x22, 407000 <ferror@plt+0x4f80>
  402ddc:	adrp	x24, 407000 <ferror@plt+0x4f80>
  402de0:	adrp	x25, 407000 <ferror@plt+0x4f80>
  402de4:	adrp	x28, 407000 <ferror@plt+0x4f80>
  402de8:	stp	x20, x19, [sp, #80]
  402dec:	mov	x19, x2
  402df0:	mov	x20, x1
  402df4:	mov	w21, w0
  402df8:	mov	w23, #0x3                   	// #3
  402dfc:	add	x22, x22, #0x85e
  402e00:	add	x24, x24, #0x5f0
  402e04:	adrp	x27, 419000 <ferror@plt+0x16f80>
  402e08:	add	x25, x25, #0x5d8
  402e0c:	add	x28, x28, #0x7d0
  402e10:	mov	x29, sp
  402e14:	mov	w0, w21
  402e18:	mov	x1, x20
  402e1c:	mov	x2, x22
  402e20:	mov	x3, x24
  402e24:	mov	x4, xzr
  402e28:	bl	401e60 <getopt_long@plt>
  402e2c:	cmp	w0, #0x55
  402e30:	b.le	402e68 <ferror@plt+0xde8>
  402e34:	sub	w8, w0, #0x62
  402e38:	cmp	w8, #0x16
  402e3c:	b.hi	403024 <ferror@plt+0xfa4>  // b.pmore
  402e40:	adr	x9, 402e50 <ferror@plt+0xdd0>
  402e44:	ldrb	w10, [x25, x8]
  402e48:	add	x9, x9, x10, lsl #2
  402e4c:	br	x9
  402e50:	mov	x0, x28
  402e54:	mov	x1, x19
  402e58:	bl	403750 <ferror@plt+0x16d0>
  402e5c:	adrp	x0, 407000 <ferror@plt+0x4f80>
  402e60:	add	x0, x0, #0x873
  402e64:	b	402fa8 <ferror@plt+0xf28>
  402e68:	cmn	w0, #0x1
  402e6c:	b.eq	402fc4 <ferror@plt+0xf44>  // b.none
  402e70:	cmp	w0, #0x43
  402e74:	b.ne	402ea4 <ferror@plt+0xe24>  // b.any
  402e78:	adrp	x0, 407000 <ferror@plt+0x4f80>
  402e7c:	add	x0, x0, #0x8af
  402e80:	mov	x1, x19
  402e84:	bl	403750 <ferror@plt+0x16d0>
  402e88:	adrp	x0, 407000 <ferror@plt+0x4f80>
  402e8c:	add	x0, x0, #0x8bb
  402e90:	mov	x1, x19
  402e94:	bl	403750 <ferror@plt+0x16d0>
  402e98:	adrp	x0, 407000 <ferror@plt+0x4f80>
  402e9c:	add	x0, x0, #0x8e6
  402ea0:	b	402fa8 <ferror@plt+0xf28>
  402ea4:	cmp	w0, #0x4c
  402ea8:	b.ne	403060 <ferror@plt+0xfe0>  // b.any
  402eac:	ldr	x26, [x27, #712]
  402eb0:	mov	w23, wzr
  402eb4:	cbz	x26, 402e14 <ferror@plt+0xd94>
  402eb8:	adrp	x1, 407000 <ferror@plt+0x4f80>
  402ebc:	mov	w2, #0x5                   	// #5
  402ec0:	mov	x0, xzr
  402ec4:	add	x1, x1, #0x91c
  402ec8:	bl	401fa0 <dcgettext@plt>
  402ecc:	mov	x1, x0
  402ed0:	mov	x0, x26
  402ed4:	bl	406cec <ferror@plt+0x4c6c>
  402ed8:	mov	w23, w0
  402edc:	b	402e14 <ferror@plt+0xd94>
  402ee0:	mov	x0, x28
  402ee4:	mov	x1, x19
  402ee8:	bl	403750 <ferror@plt+0x16d0>
  402eec:	adrp	x0, 407000 <ferror@plt+0x4f80>
  402ef0:	add	x0, x0, #0x97f
  402ef4:	b	402fa8 <ferror@plt+0xf28>
  402ef8:	ldr	x26, [x27, #712]
  402efc:	adrp	x1, 407000 <ferror@plt+0x4f80>
  402f00:	mov	w2, #0x5                   	// #5
  402f04:	mov	x0, xzr
  402f08:	add	x1, x1, #0x968
  402f0c:	bl	401fa0 <dcgettext@plt>
  402f10:	mov	x1, x0
  402f14:	mov	x0, x26
  402f18:	bl	4051ec <ferror@plt+0x316c>
  402f1c:	str	x0, [x19, #40]
  402f20:	b	402e14 <ferror@plt+0xd94>
  402f24:	mov	x0, x28
  402f28:	mov	x1, x19
  402f2c:	bl	403750 <ferror@plt+0x16d0>
  402f30:	adrp	x0, 407000 <ferror@plt+0x4f80>
  402f34:	add	x0, x0, #0x8fd
  402f38:	b	402fa8 <ferror@plt+0xf28>
  402f3c:	ldr	x26, [x27, #712]
  402f40:	adrp	x1, 407000 <ferror@plt+0x4f80>
  402f44:	mov	w2, #0x5                   	// #5
  402f48:	mov	x0, xzr
  402f4c:	add	x1, x1, #0x933
  402f50:	bl	401fa0 <dcgettext@plt>
  402f54:	mov	x1, x0
  402f58:	mov	x0, x26
  402f5c:	bl	4051ec <ferror@plt+0x316c>
  402f60:	str	x0, [x19, #32]
  402f64:	b	402e14 <ferror@plt+0xd94>
  402f68:	mov	x0, x28
  402f6c:	mov	x1, x19
  402f70:	bl	403750 <ferror@plt+0x16d0>
  402f74:	adrp	x0, 407000 <ferror@plt+0x4f80>
  402f78:	add	x0, x0, #0x94a
  402f7c:	b	402fa8 <ferror@plt+0xf28>
  402f80:	mov	x0, x28
  402f84:	mov	x1, x19
  402f88:	bl	403750 <ferror@plt+0x16d0>
  402f8c:	adrp	x0, 407000 <ferror@plt+0x4f80>
  402f90:	add	x0, x0, #0x891
  402f94:	b	402fa8 <ferror@plt+0xf28>
  402f98:	adrp	x8, 419000 <ferror@plt+0x16f80>
  402f9c:	str	wzr, [x8, #696]
  402fa0:	b	402e14 <ferror@plt+0xd94>
  402fa4:	ldr	x0, [x27, #712]
  402fa8:	mov	x1, x19
  402fac:	bl	403750 <ferror@plt+0x16d0>
  402fb0:	b	402e14 <ferror@plt+0xd94>
  402fb4:	ldr	x0, [x27, #712]
  402fb8:	mov	x1, x19
  402fbc:	bl	403678 <ferror@plt+0x15f8>
  402fc0:	b	402e14 <ferror@plt+0xd94>
  402fc4:	ldr	x8, [x19]
  402fc8:	cmp	x8, x19
  402fcc:	b.ne	402ff0 <ferror@plt+0xf70>  // b.any
  402fd0:	adrp	x0, 407000 <ferror@plt+0x4f80>
  402fd4:	add	x0, x0, #0x7d0
  402fd8:	mov	x1, x19
  402fdc:	bl	403750 <ferror@plt+0x16d0>
  402fe0:	adrp	x0, 407000 <ferror@plt+0x4f80>
  402fe4:	add	x0, x0, #0x9e4
  402fe8:	mov	x1, x19
  402fec:	bl	403750 <ferror@plt+0x16d0>
  402ff0:	adrp	x1, 407000 <ferror@plt+0x4f80>
  402ff4:	add	x1, x1, #0xa01
  402ff8:	mov	w0, w23
  402ffc:	bl	405e94 <ferror@plt+0x3e14>
  403000:	adrp	x8, 419000 <ferror@plt+0x16f80>
  403004:	ldr	w0, [x8, #720]
  403008:	ldp	x20, x19, [sp, #80]
  40300c:	ldp	x22, x21, [sp, #64]
  403010:	ldp	x24, x23, [sp, #48]
  403014:	ldp	x26, x25, [sp, #32]
  403018:	ldp	x28, x27, [sp, #16]
  40301c:	ldp	x29, x30, [sp], #96
  403020:	ret
  403024:	cmp	w0, #0x56
  403028:	b.ne	403060 <ferror@plt+0xfe0>  // b.any
  40302c:	adrp	x1, 407000 <ferror@plt+0x4f80>
  403030:	add	x1, x1, #0x99f
  403034:	mov	w2, #0x5                   	// #5
  403038:	mov	x0, xzr
  40303c:	bl	401fa0 <dcgettext@plt>
  403040:	adrp	x8, 419000 <ferror@plt+0x16f80>
  403044:	ldr	x1, [x8, #744]
  403048:	adrp	x2, 407000 <ferror@plt+0x4f80>
  40304c:	add	x2, x2, #0x9ab
  403050:	bl	402000 <printf@plt>
  403054:	mov	w0, wzr
  403058:	bl	401b90 <exit@plt>
  40305c:	bl	403098 <ferror@plt+0x1018>
  403060:	adrp	x8, 419000 <ferror@plt+0x16f80>
  403064:	ldr	x19, [x8, #704]
  403068:	adrp	x1, 407000 <ferror@plt+0x4f80>
  40306c:	add	x1, x1, #0x9bd
  403070:	mov	w2, #0x5                   	// #5
  403074:	mov	x0, xzr
  403078:	bl	401fa0 <dcgettext@plt>
  40307c:	adrp	x8, 419000 <ferror@plt+0x16f80>
  403080:	ldr	x2, [x8, #744]
  403084:	mov	x1, x0
  403088:	mov	x0, x19
  40308c:	bl	402050 <fprintf@plt>
  403090:	mov	w0, #0x1                   	// #1
  403094:	bl	401b90 <exit@plt>
  403098:	stp	x29, x30, [sp, #-32]!
  40309c:	adrp	x8, 419000 <ferror@plt+0x16f80>
  4030a0:	stp	x20, x19, [sp, #16]
  4030a4:	ldr	x19, [x8, #728]
  4030a8:	adrp	x1, 407000 <ferror@plt+0x4f80>
  4030ac:	add	x1, x1, #0xa09
  4030b0:	mov	w2, #0x5                   	// #5
  4030b4:	mov	x0, xzr
  4030b8:	mov	x29, sp
  4030bc:	bl	401fa0 <dcgettext@plt>
  4030c0:	mov	x1, x19
  4030c4:	bl	401b80 <fputs@plt>
  4030c8:	adrp	x1, 407000 <ferror@plt+0x4f80>
  4030cc:	add	x1, x1, #0xa12
  4030d0:	mov	w2, #0x5                   	// #5
  4030d4:	mov	x0, xzr
  4030d8:	bl	401fa0 <dcgettext@plt>
  4030dc:	adrp	x8, 419000 <ferror@plt+0x16f80>
  4030e0:	ldr	x2, [x8, #744]
  4030e4:	mov	x1, x0
  4030e8:	mov	x0, x19
  4030ec:	bl	402050 <fprintf@plt>
  4030f0:	adrp	x20, 408000 <ferror@plt+0x5f80>
  4030f4:	add	x20, x20, #0x2b7
  4030f8:	mov	x0, x20
  4030fc:	mov	x1, x19
  403100:	bl	401b80 <fputs@plt>
  403104:	adrp	x1, 407000 <ferror@plt+0x4f80>
  403108:	add	x1, x1, #0xa2b
  40310c:	mov	w2, #0x5                   	// #5
  403110:	mov	x0, xzr
  403114:	bl	401fa0 <dcgettext@plt>
  403118:	mov	x1, x19
  40311c:	bl	401b80 <fputs@plt>
  403120:	adrp	x1, 407000 <ferror@plt+0x4f80>
  403124:	add	x1, x1, #0xa6c
  403128:	mov	w2, #0x5                   	// #5
  40312c:	mov	x0, xzr
  403130:	bl	401fa0 <dcgettext@plt>
  403134:	mov	x1, x19
  403138:	bl	401b80 <fputs@plt>
  40313c:	adrp	x1, 407000 <ferror@plt+0x4f80>
  403140:	add	x1, x1, #0xa77
  403144:	mov	w2, #0x5                   	// #5
  403148:	mov	x0, xzr
  40314c:	bl	401fa0 <dcgettext@plt>
  403150:	mov	x1, x19
  403154:	bl	401b80 <fputs@plt>
  403158:	adrp	x1, 407000 <ferror@plt+0x4f80>
  40315c:	add	x1, x1, #0xaaa
  403160:	mov	w2, #0x5                   	// #5
  403164:	mov	x0, xzr
  403168:	bl	401fa0 <dcgettext@plt>
  40316c:	mov	x1, x19
  403170:	bl	401b80 <fputs@plt>
  403174:	adrp	x1, 407000 <ferror@plt+0x4f80>
  403178:	add	x1, x1, #0xae1
  40317c:	mov	w2, #0x5                   	// #5
  403180:	mov	x0, xzr
  403184:	bl	401fa0 <dcgettext@plt>
  403188:	mov	x1, x19
  40318c:	bl	401b80 <fputs@plt>
  403190:	adrp	x1, 407000 <ferror@plt+0x4f80>
  403194:	add	x1, x1, #0xb19
  403198:	mov	w2, #0x5                   	// #5
  40319c:	mov	x0, xzr
  4031a0:	bl	401fa0 <dcgettext@plt>
  4031a4:	mov	x1, x19
  4031a8:	bl	401b80 <fputs@plt>
  4031ac:	adrp	x1, 407000 <ferror@plt+0x4f80>
  4031b0:	add	x1, x1, #0xb4e
  4031b4:	mov	w2, #0x5                   	// #5
  4031b8:	mov	x0, xzr
  4031bc:	bl	401fa0 <dcgettext@plt>
  4031c0:	mov	x1, x19
  4031c4:	bl	401b80 <fputs@plt>
  4031c8:	adrp	x1, 407000 <ferror@plt+0x4f80>
  4031cc:	add	x1, x1, #0xb81
  4031d0:	mov	w2, #0x5                   	// #5
  4031d4:	mov	x0, xzr
  4031d8:	bl	401fa0 <dcgettext@plt>
  4031dc:	mov	x1, x19
  4031e0:	bl	401b80 <fputs@plt>
  4031e4:	adrp	x1, 407000 <ferror@plt+0x4f80>
  4031e8:	add	x1, x1, #0xbba
  4031ec:	mov	w2, #0x5                   	// #5
  4031f0:	mov	x0, xzr
  4031f4:	bl	401fa0 <dcgettext@plt>
  4031f8:	mov	x1, x19
  4031fc:	bl	401b80 <fputs@plt>
  403200:	adrp	x1, 407000 <ferror@plt+0x4f80>
  403204:	add	x1, x1, #0xc1d
  403208:	mov	w2, #0x5                   	// #5
  40320c:	mov	x0, xzr
  403210:	bl	401fa0 <dcgettext@plt>
  403214:	adrp	x1, 407000 <ferror@plt+0x4f80>
  403218:	mov	x2, x0
  40321c:	add	x1, x1, #0xbfc
  403220:	mov	x0, x19
  403224:	bl	402050 <fprintf@plt>
  403228:	adrp	x1, 407000 <ferror@plt+0x4f80>
  40322c:	add	x1, x1, #0xc3b
  403230:	mov	w2, #0x5                   	// #5
  403234:	mov	x0, xzr
  403238:	bl	401fa0 <dcgettext@plt>
  40323c:	mov	x1, x19
  403240:	bl	401b80 <fputs@plt>
  403244:	adrp	x1, 407000 <ferror@plt+0x4f80>
  403248:	add	x1, x1, #0xc84
  40324c:	mov	w2, #0x5                   	// #5
  403250:	mov	x0, xzr
  403254:	bl	401fa0 <dcgettext@plt>
  403258:	mov	x1, x19
  40325c:	bl	401b80 <fputs@plt>
  403260:	adrp	x1, 407000 <ferror@plt+0x4f80>
  403264:	add	x1, x1, #0xcc2
  403268:	mov	w2, #0x5                   	// #5
  40326c:	mov	x0, xzr
  403270:	bl	401fa0 <dcgettext@plt>
  403274:	mov	x1, x19
  403278:	bl	401b80 <fputs@plt>
  40327c:	adrp	x1, 407000 <ferror@plt+0x4f80>
  403280:	add	x1, x1, #0xd03
  403284:	mov	w2, #0x5                   	// #5
  403288:	mov	x0, xzr
  40328c:	bl	401fa0 <dcgettext@plt>
  403290:	mov	x1, x19
  403294:	bl	401b80 <fputs@plt>
  403298:	adrp	x1, 407000 <ferror@plt+0x4f80>
  40329c:	add	x1, x1, #0xd44
  4032a0:	mov	w2, #0x5                   	// #5
  4032a4:	mov	x0, xzr
  4032a8:	bl	401fa0 <dcgettext@plt>
  4032ac:	mov	x1, x19
  4032b0:	bl	401b80 <fputs@plt>
  4032b4:	mov	x0, x20
  4032b8:	mov	x1, x19
  4032bc:	bl	401b80 <fputs@plt>
  4032c0:	adrp	x1, 407000 <ferror@plt+0x4f80>
  4032c4:	add	x1, x1, #0xd94
  4032c8:	mov	w2, #0x5                   	// #5
  4032cc:	mov	x0, xzr
  4032d0:	bl	401fa0 <dcgettext@plt>
  4032d4:	adrp	x1, 407000 <ferror@plt+0x4f80>
  4032d8:	mov	x19, x0
  4032dc:	add	x1, x1, #0xdb5
  4032e0:	mov	w2, #0x5                   	// #5
  4032e4:	mov	x0, xzr
  4032e8:	bl	401fa0 <dcgettext@plt>
  4032ec:	mov	x4, x0
  4032f0:	adrp	x0, 407000 <ferror@plt+0x4f80>
  4032f4:	adrp	x1, 407000 <ferror@plt+0x4f80>
  4032f8:	adrp	x3, 407000 <ferror@plt+0x4f80>
  4032fc:	add	x0, x0, #0xd77
  403300:	add	x1, x1, #0xd88
  403304:	add	x3, x3, #0xda6
  403308:	mov	x2, x19
  40330c:	bl	402000 <printf@plt>
  403310:	adrp	x1, 407000 <ferror@plt+0x4f80>
  403314:	add	x1, x1, #0xdc5
  403318:	mov	w2, #0x5                   	// #5
  40331c:	mov	x0, xzr
  403320:	bl	401fa0 <dcgettext@plt>
  403324:	adrp	x1, 407000 <ferror@plt+0x4f80>
  403328:	add	x1, x1, #0xde0
  40332c:	bl	402000 <printf@plt>
  403330:	mov	w0, wzr
  403334:	bl	401b90 <exit@plt>
  403338:	stp	x29, x30, [sp, #-48]!
  40333c:	stp	x22, x21, [sp, #16]
  403340:	stp	x20, x19, [sp, #32]
  403344:	mov	x20, x1
  403348:	mov	w21, w0
  40334c:	mov	w0, #0x1                   	// #1
  403350:	mov	w1, #0x30                  	// #48
  403354:	mov	x29, sp
  403358:	bl	401d50 <calloc@plt>
  40335c:	cbz	x0, 403450 <ferror@plt+0x13d0>
  403360:	mov	x8, #0xffffffffffffffff    	// #-1
  403364:	adrp	x1, 408000 <ferror@plt+0x5f80>
  403368:	mov	x19, x0
  40336c:	str	x8, [x0, #32]
  403370:	stp	x0, x0, [x0]
  403374:	add	x1, x1, #0x2b8
  403378:	mov	w0, #0x6                   	// #6
  40337c:	bl	402070 <setlocale@plt>
  403380:	adrp	x22, 407000 <ferror@plt+0x4f80>
  403384:	add	x22, x22, #0xdeb
  403388:	adrp	x1, 407000 <ferror@plt+0x4f80>
  40338c:	add	x1, x1, #0xdf6
  403390:	mov	x0, x22
  403394:	bl	401d00 <bindtextdomain@plt>
  403398:	mov	x0, x22
  40339c:	bl	401e50 <textdomain@plt>
  4033a0:	adrp	x0, 403000 <ferror@plt+0xf80>
  4033a4:	add	x0, x0, #0x56c
  4033a8:	bl	407318 <ferror@plt+0x5298>
  4033ac:	mov	w0, w21
  4033b0:	mov	x1, x20
  4033b4:	mov	x2, x19
  4033b8:	bl	402dc4 <ferror@plt+0xd44>
  4033bc:	ldr	x21, [x19]
  4033c0:	add	x20, x20, w0, sxtw #3
  4033c4:	str	xzr, [x19, #16]
  4033c8:	cmp	x21, x19
  4033cc:	b.eq	40341c <ferror@plt+0x139c>  // b.none
  4033d0:	mov	x0, x21
  4033d4:	bl	403a68 <ferror@plt+0x19e8>
  4033d8:	str	w0, [x21, #32]
  4033dc:	ldr	x8, [x19, #16]
  4033e0:	cmp	x8, w0, sxtw
  4033e4:	b.ge	4033f0 <ferror@plt+0x1370>  // b.tcont
  4033e8:	sxtw	x8, w0
  4033ec:	str	x8, [x19, #16]
  4033f0:	ldr	x21, [x21]
  4033f4:	cmp	x21, x19
  4033f8:	b.ne	4033d0 <ferror@plt+0x1350>  // b.any
  4033fc:	ldr	x21, [x19]
  403400:	cmp	x21, x19
  403404:	b.eq	40341c <ferror@plt+0x139c>  // b.none
  403408:	mov	x0, x21
  40340c:	mov	x1, x19
  403410:	bl	403bfc <ferror@plt+0x1b7c>
  403414:	ldr	x21, [x21]
  403418:	b	403400 <ferror@plt+0x1380>
  40341c:	mov	x0, x20
  403420:	mov	x1, x19
  403424:	bl	402c24 <ferror@plt+0xba4>
  403428:	mov	x0, x19
  40342c:	bl	402388 <ferror@plt+0x308>
  403430:	ldr	w20, [x19, #24]
  403434:	mov	x0, x19
  403438:	bl	403464 <ferror@plt+0x13e4>
  40343c:	mov	w0, w20
  403440:	ldp	x20, x19, [sp, #32]
  403444:	ldp	x22, x21, [sp, #16]
  403448:	ldp	x29, x30, [sp], #48
  40344c:	ret
  403450:	adrp	x1, 407000 <ferror@plt+0x4f80>
  403454:	add	x1, x1, #0x5b6
  403458:	mov	w0, #0x1                   	// #1
  40345c:	mov	w2, #0x30                  	// #48
  403460:	bl	402060 <err@plt>
  403464:	sub	sp, sp, #0x70
  403468:	stp	x29, x30, [sp, #16]
  40346c:	stp	x28, x27, [sp, #32]
  403470:	stp	x26, x25, [sp, #48]
  403474:	stp	x24, x23, [sp, #64]
  403478:	stp	x22, x21, [sp, #80]
  40347c:	stp	x20, x19, [sp, #96]
  403480:	ldr	x20, [x0]
  403484:	add	x29, sp, #0x10
  403488:	str	x0, [sp, #8]
  40348c:	cmp	x20, x0
  403490:	b.eq	403548 <ferror@plt+0x14c8>  // b.none
  403494:	mov	x25, x20
  403498:	ldr	x24, [x20]
  40349c:	ldr	x21, [x25, #16]!
  4034a0:	cmp	x21, x25
  4034a4:	b.eq	403530 <ferror@plt+0x14b0>  // b.none
  4034a8:	mov	x27, x21
  4034ac:	ldr	x26, [x21]
  4034b0:	ldr	x22, [x27, #16]!
  4034b4:	cmp	x22, x27
  4034b8:	b.eq	403514 <ferror@plt+0x1494>  // b.none
  4034bc:	ldr	x8, [x22, #32]
  4034c0:	ldr	x28, [x22]
  4034c4:	cbz	x8, 4034f8 <ferror@plt+0x1478>
  4034c8:	ldr	x23, [x8]
  4034cc:	cmp	x23, x8
  4034d0:	b.eq	4034f8 <ferror@plt+0x1478>  // b.none
  4034d4:	ldr	x0, [x23, #40]
  4034d8:	ldr	x19, [x23]
  4034dc:	bl	401ed0 <free@plt>
  4034e0:	mov	x0, x23
  4034e4:	bl	401ed0 <free@plt>
  4034e8:	ldr	x8, [x22, #32]
  4034ec:	mov	x23, x19
  4034f0:	cmp	x19, x8
  4034f4:	b.ne	4034d4 <ferror@plt+0x1454>  // b.any
  4034f8:	ldr	x0, [x22, #40]
  4034fc:	bl	401ed0 <free@plt>
  403500:	mov	x0, x22
  403504:	bl	401ed0 <free@plt>
  403508:	cmp	x28, x27
  40350c:	mov	x22, x28
  403510:	b.ne	4034bc <ferror@plt+0x143c>  // b.any
  403514:	ldr	x0, [x21, #48]
  403518:	bl	401ed0 <free@plt>
  40351c:	mov	x0, x21
  403520:	bl	401ed0 <free@plt>
  403524:	cmp	x26, x25
  403528:	mov	x21, x26
  40352c:	b.ne	4034a8 <ferror@plt+0x1428>  // b.any
  403530:	mov	x0, x20
  403534:	bl	401ed0 <free@plt>
  403538:	ldr	x8, [sp, #8]
  40353c:	mov	x20, x24
  403540:	cmp	x24, x8
  403544:	b.ne	403494 <ferror@plt+0x1414>  // b.any
  403548:	ldr	x0, [sp, #8]
  40354c:	ldp	x20, x19, [sp, #96]
  403550:	ldp	x22, x21, [sp, #80]
  403554:	ldp	x24, x23, [sp, #64]
  403558:	ldp	x26, x25, [sp, #48]
  40355c:	ldp	x28, x27, [sp, #32]
  403560:	ldp	x29, x30, [sp, #16]
  403564:	add	sp, sp, #0x70
  403568:	b	401ed0 <free@plt>
  40356c:	stp	x29, x30, [sp, #-32]!
  403570:	adrp	x8, 419000 <ferror@plt+0x16f80>
  403574:	stp	x20, x19, [sp, #16]
  403578:	ldr	x20, [x8, #728]
  40357c:	mov	x29, sp
  403580:	bl	402020 <__errno_location@plt>
  403584:	mov	x19, x0
  403588:	str	wzr, [x0]
  40358c:	mov	x0, x20
  403590:	bl	402080 <ferror@plt>
  403594:	cbnz	w0, 403634 <ferror@plt+0x15b4>
  403598:	mov	x0, x20
  40359c:	bl	401f40 <fflush@plt>
  4035a0:	cbz	w0, 4035f4 <ferror@plt+0x1574>
  4035a4:	ldr	w20, [x19]
  4035a8:	cmp	w20, #0x9
  4035ac:	b.eq	4035b8 <ferror@plt+0x1538>  // b.none
  4035b0:	cmp	w20, #0x20
  4035b4:	b.ne	40364c <ferror@plt+0x15cc>  // b.any
  4035b8:	adrp	x8, 419000 <ferror@plt+0x16f80>
  4035bc:	ldr	x20, [x8, #704]
  4035c0:	str	wzr, [x19]
  4035c4:	mov	x0, x20
  4035c8:	bl	402080 <ferror@plt>
  4035cc:	cbnz	w0, 403670 <ferror@plt+0x15f0>
  4035d0:	mov	x0, x20
  4035d4:	bl	401f40 <fflush@plt>
  4035d8:	cbz	w0, 403614 <ferror@plt+0x1594>
  4035dc:	ldr	w8, [x19]
  4035e0:	cmp	w8, #0x9
  4035e4:	b.ne	403670 <ferror@plt+0x15f0>  // b.any
  4035e8:	ldp	x20, x19, [sp, #16]
  4035ec:	ldp	x29, x30, [sp], #32
  4035f0:	ret
  4035f4:	mov	x0, x20
  4035f8:	bl	401c90 <fileno@plt>
  4035fc:	tbnz	w0, #31, 4035a4 <ferror@plt+0x1524>
  403600:	bl	401ba0 <dup@plt>
  403604:	tbnz	w0, #31, 4035a4 <ferror@plt+0x1524>
  403608:	bl	401dd0 <close@plt>
  40360c:	cbnz	w0, 4035a4 <ferror@plt+0x1524>
  403610:	b	4035b8 <ferror@plt+0x1538>
  403614:	mov	x0, x20
  403618:	bl	401c90 <fileno@plt>
  40361c:	tbnz	w0, #31, 4035dc <ferror@plt+0x155c>
  403620:	bl	401ba0 <dup@plt>
  403624:	tbnz	w0, #31, 4035dc <ferror@plt+0x155c>
  403628:	bl	401dd0 <close@plt>
  40362c:	cbnz	w0, 4035dc <ferror@plt+0x155c>
  403630:	b	4035e8 <ferror@plt+0x1568>
  403634:	adrp	x1, 407000 <ferror@plt+0x4f80>
  403638:	add	x1, x1, #0xe08
  40363c:	mov	w2, #0x5                   	// #5
  403640:	mov	x0, xzr
  403644:	bl	401fa0 <dcgettext@plt>
  403648:	b	403664 <ferror@plt+0x15e4>
  40364c:	adrp	x1, 407000 <ferror@plt+0x4f80>
  403650:	add	x1, x1, #0xe08
  403654:	mov	w2, #0x5                   	// #5
  403658:	mov	x0, xzr
  40365c:	bl	401fa0 <dcgettext@plt>
  403660:	cbnz	w20, 40366c <ferror@plt+0x15ec>
  403664:	bl	401f60 <warnx@plt>
  403668:	b	403670 <ferror@plt+0x15f0>
  40366c:	bl	401e80 <warn@plt>
  403670:	mov	w0, #0x1                   	// #1
  403674:	bl	401b50 <_exit@plt>
  403678:	sub	sp, sp, #0x40
  40367c:	stp	x20, x19, [sp, #48]
  403680:	mov	x20, x1
  403684:	adrp	x1, 407000 <ferror@plt+0x4f80>
  403688:	add	x1, x1, #0x370
  40368c:	stp	x29, x30, [sp, #16]
  403690:	stp	x22, x21, [sp, #32]
  403694:	add	x29, sp, #0x10
  403698:	mov	x21, x0
  40369c:	str	xzr, [sp, #8]
  4036a0:	bl	401cd0 <fopen@plt>
  4036a4:	cbz	x0, 403730 <ferror@plt+0x16b0>
  4036a8:	mov	x19, x0
  4036ac:	add	x0, sp, #0x8
  4036b0:	mov	x1, sp
  4036b4:	mov	x2, x19
  4036b8:	bl	401ec0 <getline@plt>
  4036bc:	ldr	x21, [sp, #8]
  4036c0:	cmn	x0, #0x1
  4036c4:	b.eq	40370c <ferror@plt+0x168c>  // b.none
  4036c8:	ldrb	w22, [x21]
  4036cc:	cbz	w22, 4036ac <ferror@plt+0x162c>
  4036d0:	bl	401e90 <__ctype_b_loc@plt>
  4036d4:	ldr	x8, [x0]
  4036d8:	sxtb	x9, w22
  4036dc:	ldrh	w9, [x8, x9, lsl #1]
  4036e0:	tbz	w9, #13, 4036f0 <ferror@plt+0x1670>
  4036e4:	ldrb	w22, [x21, #1]!
  4036e8:	cbnz	w22, 4036d8 <ferror@plt+0x1658>
  4036ec:	b	4036ac <ferror@plt+0x162c>
  4036f0:	and	w8, w22, #0xff
  4036f4:	cmp	w8, #0x23
  4036f8:	b.eq	4036ac <ferror@plt+0x162c>  // b.none
  4036fc:	mov	x0, x21
  403700:	mov	x1, x20
  403704:	bl	403750 <ferror@plt+0x16d0>
  403708:	b	4036ac <ferror@plt+0x162c>
  40370c:	mov	x0, x21
  403710:	bl	401ed0 <free@plt>
  403714:	mov	x0, x19
  403718:	bl	401ca0 <fclose@plt>
  40371c:	ldp	x20, x19, [sp, #48]
  403720:	ldp	x22, x21, [sp, #32]
  403724:	ldp	x29, x30, [sp, #16]
  403728:	add	sp, sp, #0x40
  40372c:	ret
  403730:	adrp	x1, 407000 <ferror@plt+0x4f80>
  403734:	add	x1, x1, #0xe1d
  403738:	mov	w2, #0x5                   	// #5
  40373c:	bl	401fa0 <dcgettext@plt>
  403740:	mov	x1, x0
  403744:	mov	w0, #0x1                   	// #1
  403748:	mov	x2, x21
  40374c:	bl	402060 <err@plt>
  403750:	sub	sp, sp, #0x70
  403754:	stp	x22, x21, [sp, #80]
  403758:	stp	x20, x19, [sp, #96]
  40375c:	mov	x21, x1
  403760:	mov	x19, x0
  403764:	mov	w0, #0x1                   	// #1
  403768:	mov	w1, #0x28                  	// #40
  40376c:	stp	x29, x30, [sp, #16]
  403770:	stp	x28, x27, [sp, #32]
  403774:	stp	x26, x25, [sp, #48]
  403778:	stp	x24, x23, [sp, #64]
  40377c:	add	x29, sp, #0x10
  403780:	mov	w26, #0x1                   	// #1
  403784:	bl	401d50 <calloc@plt>
  403788:	cbz	x0, 403a20 <ferror@plt+0x19a0>
  40378c:	add	x27, x0, #0x10
  403790:	stp	x27, x27, [x0, #16]
  403794:	ldr	x8, [x21, #8]
  403798:	mov	x20, x0
  40379c:	str	x0, [x21, #8]
  4037a0:	stp	x21, x8, [x0]
  4037a4:	str	x0, [x8]
  4037a8:	bl	401e90 <__ctype_b_loc@plt>
  4037ac:	adrp	x28, 407000 <ferror@plt+0x4f80>
  4037b0:	mov	x21, x0
  4037b4:	add	x28, x28, #0xe14
  4037b8:	str	x19, [sp, #8]
  4037bc:	ldr	x8, [x21]
  4037c0:	sub	x24, x19, #0x1
  4037c4:	ldrsb	x9, [x24, #1]!
  4037c8:	ldrh	w10, [x8, x9, lsl #1]
  4037cc:	tbnz	w10, #13, 4037c4 <ferror@plt+0x1744>
  4037d0:	and	w8, w9, #0xff
  4037d4:	cbz	w8, 4039d0 <ferror@plt+0x1950>
  4037d8:	mov	w0, #0x1                   	// #1
  4037dc:	mov	w1, #0x38                  	// #56
  4037e0:	bl	401d50 <calloc@plt>
  4037e4:	cbz	x0, 4039f8 <ferror@plt+0x1978>
  4037e8:	ldr	x9, [x20, #24]
  4037ec:	add	x8, x0, #0x10
  4037f0:	str	w26, [x0, #36]
  4037f4:	str	x0, [x20, #24]
  4037f8:	stp	x8, x8, [x0, #16]
  4037fc:	stp	x27, x9, [x0]
  403800:	str	x0, [x9]
  403804:	ldr	x25, [x21]
  403808:	ldrsb	x9, [x24]
  40380c:	mov	x22, x0
  403810:	ldrh	w8, [x25, x9, lsl #1]
  403814:	and	w9, w9, #0xff
  403818:	tbnz	w8, #11, 403824 <ferror@plt+0x17a4>
  40381c:	mov	x23, x24
  403820:	b	40386c <ferror@plt+0x17ec>
  403824:	mov	x23, x24
  403828:	tbz	w8, #11, 403840 <ferror@plt+0x17c0>
  40382c:	mov	x23, x24
  403830:	ldrsb	x9, [x23, #1]!
  403834:	ldrh	w8, [x25, x9, lsl #1]
  403838:	tbnz	w8, #11, 403830 <ferror@plt+0x17b0>
  40383c:	and	w9, w9, #0xff
  403840:	cmp	w9, #0x2f
  403844:	b.eq	40384c <ferror@plt+0x17cc>  // b.none
  403848:	tbz	w8, #13, 4039f0 <ferror@plt+0x1970>
  40384c:	mov	x0, x24
  403850:	bl	401cb0 <atoi@plt>
  403854:	mov	w8, #0x2                   	// #2
  403858:	stp	w8, w0, [x22, #32]
  40385c:	ldrsb	x9, [x23, #1]!
  403860:	ldrh	w8, [x25, x9, lsl #1]
  403864:	tbnz	w8, #13, 40385c <ferror@plt+0x17dc>
  403868:	and	w9, w9, #0xff
  40386c:	cmp	w9, #0x2f
  403870:	b.ne	403884 <ferror@plt+0x1804>  // b.any
  403874:	ldrsb	x9, [x23, #1]!
  403878:	ldrh	w8, [x25, x9, lsl #1]
  40387c:	tbnz	w8, #13, 403874 <ferror@plt+0x17f4>
  403880:	and	w9, w9, #0xff
  403884:	tbnz	w8, #11, 403890 <ferror@plt+0x1810>
  403888:	mov	x19, x23
  40388c:	b	4038c8 <ferror@plt+0x1848>
  403890:	mov	x19, x23
  403894:	tbz	w8, #11, 4038a8 <ferror@plt+0x1828>
  403898:	mov	x19, x23
  40389c:	ldrsb	x8, [x19, #1]!
  4038a0:	ldrh	w8, [x25, x8, lsl #1]
  4038a4:	tbnz	w8, #11, 40389c <ferror@plt+0x181c>
  4038a8:	tbz	w8, #13, 4039f0 <ferror@plt+0x1970>
  4038ac:	mov	x0, x23
  4038b0:	bl	401cb0 <atoi@plt>
  4038b4:	str	w0, [x22, #40]
  4038b8:	ldrsb	x8, [x19, #1]!
  4038bc:	ldrh	w9, [x25, x8, lsl #1]
  4038c0:	tbnz	w9, #13, 4038b8 <ferror@plt+0x1838>
  4038c4:	and	w9, w8, #0xff
  4038c8:	cmp	w9, #0x22
  4038cc:	b.ne	4039f0 <ferror@plt+0x1970>  // b.any
  4038d0:	add	x19, x19, #0x1
  4038d4:	mov	x23, x19
  4038d8:	ldrb	w8, [x23]
  4038dc:	cmp	w8, #0x22
  4038e0:	b.eq	4038f0 <ferror@plt+0x1870>  // b.none
  4038e4:	add	x23, x23, #0x1
  4038e8:	cbnz	w8, 4038d8 <ferror@plt+0x1858>
  4038ec:	b	4039f0 <ferror@plt+0x1970>
  4038f0:	sub	x24, x23, x19
  4038f4:	add	x25, x24, #0x1
  4038f8:	mov	x0, x25
  4038fc:	bl	401ce0 <malloc@plt>
  403900:	cbz	x25, 403908 <ferror@plt+0x1888>
  403904:	cbz	x0, 403a0c <ferror@plt+0x198c>
  403908:	mov	x1, x19
  40390c:	mov	x2, x24
  403910:	str	x0, [x22, #48]
  403914:	bl	401fc0 <strncpy@plt>
  403918:	ldr	x8, [x22, #48]
  40391c:	strb	wzr, [x0, x24]
  403920:	mov	x9, x8
  403924:	ldrb	w10, [x8]
  403928:	cmp	w10, #0x5c
  40392c:	b.eq	403938 <ferror@plt+0x18b8>  // b.none
  403930:	cbnz	w10, 4039b8 <ferror@plt+0x1938>
  403934:	b	4039c4 <ferror@plt+0x1944>
  403938:	ldrsb	w10, [x8, #1]!
  40393c:	cmp	w10, #0x6d
  403940:	b.le	403968 <ferror@plt+0x18e8>
  403944:	sub	w11, w10, #0x6e
  403948:	cmp	w11, #0x8
  40394c:	b.hi	4039b0 <ferror@plt+0x1930>  // b.pmore
  403950:	adr	x12, 403960 <ferror@plt+0x18e0>
  403954:	ldrb	w13, [x28, x11]
  403958:	add	x12, x12, x13, lsl #2
  40395c:	br	x12
  403960:	mov	w10, #0xa                   	// #10
  403964:	b	4039b4 <ferror@plt+0x1934>
  403968:	cmp	w10, #0x61
  40396c:	b.eq	4039a0 <ferror@plt+0x1920>  // b.none
  403970:	cmp	w10, #0x62
  403974:	b.eq	4039a8 <ferror@plt+0x1928>  // b.none
  403978:	cmp	w10, #0x66
  40397c:	b.ne	4039b0 <ferror@plt+0x1930>  // b.any
  403980:	mov	w10, #0xc                   	// #12
  403984:	b	4039b4 <ferror@plt+0x1934>
  403988:	mov	w10, #0x9                   	// #9
  40398c:	b	4039b4 <ferror@plt+0x1934>
  403990:	mov	w10, #0xb                   	// #11
  403994:	b	4039b4 <ferror@plt+0x1934>
  403998:	mov	w10, #0xd                   	// #13
  40399c:	b	4039b4 <ferror@plt+0x1934>
  4039a0:	mov	w10, #0x7                   	// #7
  4039a4:	b	4039b4 <ferror@plt+0x1934>
  4039a8:	mov	w10, #0x8                   	// #8
  4039ac:	b	4039b4 <ferror@plt+0x1934>
  4039b0:	and	w10, w10, #0xff
  4039b4:	strb	w10, [x9]
  4039b8:	add	x8, x8, #0x1
  4039bc:	add	x9, x9, #0x1
  4039c0:	b	403924 <ferror@plt+0x18a4>
  4039c4:	strb	wzr, [x9]
  4039c8:	add	x19, x23, #0x1
  4039cc:	b	4037bc <ferror@plt+0x173c>
  4039d0:	ldp	x20, x19, [sp, #96]
  4039d4:	ldp	x22, x21, [sp, #80]
  4039d8:	ldp	x24, x23, [sp, #64]
  4039dc:	ldp	x26, x25, [sp, #48]
  4039e0:	ldp	x28, x27, [sp, #32]
  4039e4:	ldp	x29, x30, [sp, #16]
  4039e8:	add	sp, sp, #0x70
  4039ec:	ret
  4039f0:	ldr	x0, [sp, #8]
  4039f4:	bl	403a34 <ferror@plt+0x19b4>
  4039f8:	adrp	x1, 407000 <ferror@plt+0x4f80>
  4039fc:	add	x1, x1, #0x5b6
  403a00:	mov	w0, #0x1                   	// #1
  403a04:	mov	w2, #0x38                  	// #56
  403a08:	bl	402060 <err@plt>
  403a0c:	adrp	x1, 407000 <ferror@plt+0x4f80>
  403a10:	add	x1, x1, #0x5b6
  403a14:	mov	w0, #0x1                   	// #1
  403a18:	mov	x2, x25
  403a1c:	bl	402060 <err@plt>
  403a20:	adrp	x1, 407000 <ferror@plt+0x4f80>
  403a24:	add	x1, x1, #0x5b6
  403a28:	mov	w0, #0x1                   	// #1
  403a2c:	mov	w2, #0x28                  	// #40
  403a30:	bl	402060 <err@plt>
  403a34:	stp	x29, x30, [sp, #-32]!
  403a38:	adrp	x1, 407000 <ferror@plt+0x4f80>
  403a3c:	str	x19, [sp, #16]
  403a40:	mov	x19, x0
  403a44:	add	x1, x1, #0xe75
  403a48:	mov	w2, #0x5                   	// #5
  403a4c:	mov	x0, xzr
  403a50:	mov	x29, sp
  403a54:	bl	401fa0 <dcgettext@plt>
  403a58:	mov	x1, x0
  403a5c:	mov	w0, #0x1                   	// #1
  403a60:	mov	x2, x19
  403a64:	bl	401fd0 <errx@plt>
  403a68:	stp	x29, x30, [sp, #-96]!
  403a6c:	stp	x28, x27, [sp, #16]
  403a70:	stp	x26, x25, [sp, #32]
  403a74:	stp	x24, x23, [sp, #48]
  403a78:	stp	x22, x21, [sp, #64]
  403a7c:	stp	x20, x19, [sp, #80]
  403a80:	mov	x19, x0
  403a84:	ldr	x27, [x19, #16]!
  403a88:	mov	x29, sp
  403a8c:	cmp	x27, x19
  403a90:	b.eq	403bd8 <ferror@plt+0x1b58>  // b.none
  403a94:	mov	x23, #0x1                   	// #1
  403a98:	movk	x23, #0x2809, lsl #32
  403a9c:	adrp	x21, 407000 <ferror@plt+0x4f80>
  403aa0:	mov	w20, wzr
  403aa4:	mov	w28, #0x1                   	// #1
  403aa8:	movk	x23, #0x3ff, lsl #48
  403aac:	add	x21, x21, #0xe2b
  403ab0:	ldr	w22, [x27, #40]
  403ab4:	cbz	w22, 403ad0 <ferror@plt+0x1a50>
  403ab8:	ldr	w8, [x27, #36]
  403abc:	ldr	x27, [x27]
  403ac0:	madd	w20, w8, w22, w20
  403ac4:	cmp	x27, x19
  403ac8:	b.ne	403ab0 <ferror@plt+0x1a30>  // b.any
  403acc:	b	403bdc <ferror@plt+0x1b5c>
  403ad0:	ldr	x8, [x27, #48]
  403ad4:	mov	w24, wzr
  403ad8:	add	x25, x8, #0x1
  403adc:	ldrb	w9, [x8]
  403ae0:	cbz	w9, 403ab8 <ferror@plt+0x1a38>
  403ae4:	cmp	w9, #0x25
  403ae8:	b.eq	403af8 <ferror@plt+0x1a78>  // b.none
  403aec:	add	x8, x8, #0x1
  403af0:	add	x25, x25, #0x1
  403af4:	b	403adc <ferror@plt+0x1a5c>
  403af8:	ldrb	w8, [x25], #1
  403afc:	cmp	x8, #0x3f
  403b00:	b.hi	403b10 <ferror@plt+0x1a90>  // b.pmore
  403b04:	lsl	x9, x28, x8
  403b08:	and	x9, x9, x23
  403b0c:	cbnz	x9, 403af8 <ferror@plt+0x1a78>
  403b10:	cmp	w8, #0x2e
  403b14:	b.ne	403b4c <ferror@plt+0x1acc>  // b.any
  403b18:	bl	401e90 <__ctype_b_loc@plt>
  403b1c:	ldr	x26, [x0]
  403b20:	ldrsb	x8, [x25]
  403b24:	ldrh	w9, [x26, x8, lsl #1]
  403b28:	tbz	w9, #11, 403b44 <ferror@plt+0x1ac4>
  403b2c:	mov	x0, x25
  403b30:	bl	401cb0 <atoi@plt>
  403b34:	mov	w24, w0
  403b38:	ldrsb	x8, [x25, #1]!
  403b3c:	ldrh	w9, [x26, x8, lsl #1]
  403b40:	tbnz	w9, #11, 403b38 <ferror@plt+0x1ab8>
  403b44:	and	w8, w8, #0xff
  403b48:	b	403b50 <ferror@plt+0x1ad0>
  403b4c:	sub	x25, x25, #0x1
  403b50:	sxtb	w26, w8
  403b54:	mov	w2, #0x7                   	// #7
  403b58:	mov	x0, x21
  403b5c:	mov	w1, w26
  403b60:	bl	401f70 <memchr@plt>
  403b64:	cbz	x0, 403b70 <ferror@plt+0x1af0>
  403b68:	add	w22, w22, #0x4
  403b6c:	b	403bd0 <ferror@plt+0x1b50>
  403b70:	adrp	x0, 407000 <ferror@plt+0x4f80>
  403b74:	mov	w2, #0x6                   	// #6
  403b78:	add	x0, x0, #0xe32
  403b7c:	mov	w1, w26
  403b80:	bl	401f70 <memchr@plt>
  403b84:	cbz	x0, 403b90 <ferror@plt+0x1b10>
  403b88:	add	w22, w22, #0x8
  403b8c:	b	403bd0 <ferror@plt+0x1b50>
  403b90:	cmp	w26, #0x5f
  403b94:	b.eq	403bb4 <ferror@plt+0x1b34>  // b.none
  403b98:	and	w8, w26, #0xff
  403b9c:	cmp	w8, #0x63
  403ba0:	b.eq	403bcc <ferror@plt+0x1b4c>  // b.none
  403ba4:	cmp	w8, #0x73
  403ba8:	b.ne	403bd0 <ferror@plt+0x1b50>  // b.any
  403bac:	add	w22, w24, w22
  403bb0:	b	403bd0 <ferror@plt+0x1b50>
  403bb4:	ldrsb	w1, [x25, #1]!
  403bb8:	adrp	x0, 407000 <ferror@plt+0x4f80>
  403bbc:	mov	w2, #0x4                   	// #4
  403bc0:	add	x0, x0, #0xe38
  403bc4:	bl	401f70 <memchr@plt>
  403bc8:	cbz	x0, 403bd0 <ferror@plt+0x1b50>
  403bcc:	add	w22, w22, #0x1
  403bd0:	add	x8, x25, #0x1
  403bd4:	b	403ad8 <ferror@plt+0x1a58>
  403bd8:	mov	w20, wzr
  403bdc:	mov	w0, w20
  403be0:	ldp	x20, x19, [sp, #80]
  403be4:	ldp	x22, x21, [sp, #64]
  403be8:	ldp	x24, x23, [sp, #48]
  403bec:	ldp	x26, x25, [sp, #32]
  403bf0:	ldp	x28, x27, [sp, #16]
  403bf4:	ldp	x29, x30, [sp], #96
  403bf8:	ret
  403bfc:	sub	sp, sp, #0xd0
  403c00:	stp	x29, x30, [sp, #112]
  403c04:	stp	x28, x27, [sp, #128]
  403c08:	stp	x26, x25, [sp, #144]
  403c0c:	stp	x24, x23, [sp, #160]
  403c10:	stp	x22, x21, [sp, #176]
  403c14:	stp	x20, x19, [sp, #192]
  403c18:	str	x0, [sp, #40]
  403c1c:	mov	x24, x0
  403c20:	ldr	x25, [x24, #16]!
  403c24:	add	x29, sp, #0x70
  403c28:	str	x1, [sp, #32]
  403c2c:	cmp	x25, x24
  403c30:	b.eq	4044d4 <ferror@plt+0x2454>  // b.none
  403c34:	mov	x19, #0x1                   	// #1
  403c38:	movk	x19, #0x2809, lsl #32
  403c3c:	mov	w22, #0x1                   	// #1
  403c40:	movk	x19, #0x3ff, lsl #48
  403c44:	str	wzr, [sp, #12]
  403c48:	str	x24, [sp, #48]
  403c4c:	ldr	x21, [x25, #48]
  403c50:	ldrb	w8, [x21]
  403c54:	cbz	w8, 4043d4 <ferror@plt+0x2354>
  403c58:	add	x20, x25, #0x10
  403c5c:	stur	wzr, [x29, #-52]
  403c60:	mov	w0, #0x1                   	// #1
  403c64:	mov	w1, #0x38                  	// #56
  403c68:	mov	x27, x21
  403c6c:	bl	401d50 <calloc@plt>
  403c70:	cbz	x0, 4044f4 <ferror@plt+0x2474>
  403c74:	str	x0, [x0, #8]
  403c78:	ldr	x8, [x25, #24]
  403c7c:	mov	x10, #0x1                   	// #1
  403c80:	movk	x10, #0x6809, lsl #32
  403c84:	mov	x28, x0
  403c88:	str	x0, [x25, #24]
  403c8c:	stp	x20, x8, [x0]
  403c90:	str	x0, [x8]
  403c94:	add	x26, x27, #0x1
  403c98:	mov	x8, x27
  403c9c:	movk	x10, #0x3ff, lsl #48
  403ca0:	ldrb	w9, [x8]
  403ca4:	cbz	w9, 4043bc <ferror@plt+0x233c>
  403ca8:	cmp	w9, #0x25
  403cac:	b.eq	403cbc <ferror@plt+0x1c3c>  // b.none
  403cb0:	add	x8, x8, #0x1
  403cb4:	add	x26, x26, #0x1
  403cb8:	b	403ca0 <ferror@plt+0x1c20>
  403cbc:	stur	x20, [x29, #-48]
  403cc0:	ldr	w20, [x25, #40]
  403cc4:	cbz	w20, 403cec <ferror@plt+0x1c6c>
  403cc8:	ldrb	w23, [x8, #1]!
  403ccc:	mov	w24, #0x1                   	// #1
  403cd0:	cmp	x23, #0x3f
  403cd4:	b.hi	403ce4 <ferror@plt+0x1c64>  // b.pmore
  403cd8:	lsl	x9, x24, x23
  403cdc:	and	x9, x9, x10
  403ce0:	cbnz	x9, 403cc8 <ferror@plt+0x1c48>
  403ce4:	mov	x26, x8
  403ce8:	b	403d58 <ferror@plt+0x1cd8>
  403cec:	ldrb	w23, [x26], #1
  403cf0:	cmp	x23, #0x3f
  403cf4:	b.hi	403d04 <ferror@plt+0x1c84>  // b.pmore
  403cf8:	lsl	x8, x22, x23
  403cfc:	and	x8, x8, x19
  403d00:	cbnz	x8, 403cec <ferror@plt+0x1c6c>
  403d04:	cmp	w23, #0x2e
  403d08:	b.ne	403d2c <ferror@plt+0x1cac>  // b.any
  403d0c:	bl	401e90 <__ctype_b_loc@plt>
  403d10:	ldr	x19, [x0]
  403d14:	ldrsb	x8, [x26]
  403d18:	ldrh	w9, [x19, x8, lsl #1]
  403d1c:	tbnz	w9, #11, 403d38 <ferror@plt+0x1cb8>
  403d20:	mov	w24, wzr
  403d24:	and	w23, w8, #0xff
  403d28:	b	403d58 <ferror@plt+0x1cd8>
  403d2c:	mov	w24, wzr
  403d30:	sub	x26, x26, #0x1
  403d34:	b	403d58 <ferror@plt+0x1cd8>
  403d38:	mov	x0, x26
  403d3c:	bl	401cb0 <atoi@plt>
  403d40:	str	w0, [sp, #12]
  403d44:	ldrsb	x8, [x26, #1]!
  403d48:	ldrh	w9, [x19, x8, lsl #1]
  403d4c:	tbnz	w9, #11, 403d44 <ferror@plt+0x1cc4>
  403d50:	and	w23, w8, #0xff
  403d54:	mov	w24, #0x2                   	// #2
  403d58:	add	x21, x26, #0x1
  403d5c:	cmp	w23, #0x63
  403d60:	sturb	w23, [x29, #-20]
  403d64:	sturb	wzr, [x29, #-19]
  403d68:	b.ne	403d84 <ferror@plt+0x1d04>  // b.any
  403d6c:	cmp	w20, #0x1
  403d70:	mov	w8, #0x8                   	// #8
  403d74:	str	w8, [x28, #16]
  403d78:	b.hi	404574 <ferror@plt+0x24f4>  // b.pmore
  403d7c:	str	w22, [x28, #20]
  403d80:	b	403df4 <ferror@plt+0x1d74>
  403d84:	sxtb	w19, w23
  403d88:	adrp	x0, 407000 <ferror@plt+0x4f80>
  403d8c:	mov	w2, #0x3                   	// #3
  403d90:	add	x0, x0, #0xe3c
  403d94:	mov	w1, w19
  403d98:	bl	401f70 <memchr@plt>
  403d9c:	cbz	x0, 403da8 <ferror@plt+0x1d28>
  403da0:	mov	w8, #0x20                  	// #32
  403da4:	b	403dc4 <ferror@plt+0x1d44>
  403da8:	adrp	x0, 407000 <ferror@plt+0x4f80>
  403dac:	mov	w2, #0x5                   	// #5
  403db0:	add	x0, x0, #0xe2d
  403db4:	mov	w1, w19
  403db8:	bl	401f70 <memchr@plt>
  403dbc:	cbz	x0, 4041bc <ferror@plt+0x213c>
  403dc0:	mov	w8, #0x200                 	// #512
  403dc4:	str	w8, [x28, #16]
  403dc8:	cmp	w20, #0x8
  403dcc:	mov	w8, #0x6c6c                	// #27756
  403dd0:	sturb	wzr, [x29, #-17]
  403dd4:	sturb	w23, [x29, #-18]
  403dd8:	sturh	w8, [x29, #-20]
  403ddc:	b.hi	404574 <ferror@plt+0x24f4>  // b.pmore
  403de0:	lsl	w8, w22, w20
  403de4:	mov	w9, #0x116                 	// #278
  403de8:	tst	w8, w9
  403dec:	b.eq	4041ac <ferror@plt+0x212c>  // b.none
  403df0:	str	w20, [x28, #20]
  403df4:	ldrb	w8, [x21]
  403df8:	cmp	w8, #0x5f
  403dfc:	b.ne	40420c <ferror@plt+0x218c>  // b.any
  403e00:	ldrb	w8, [x21, #1]
  403e04:	ldr	x24, [sp, #48]
  403e08:	cmp	w8, #0x4c
  403e0c:	b.ne	404210 <ferror@plt+0x2190>  // b.any
  403e10:	bl	406564 <ferror@plt+0x44e4>
  403e14:	cbz	w0, 404194 <ferror@plt+0x2114>
  403e18:	mov	w1, #0x5b                  	// #91
  403e1c:	mov	x0, x21
  403e20:	bl	401f30 <strchr@plt>
  403e24:	mov	x19, x0
  403e28:	mov	w1, #0x5d                  	// #93
  403e2c:	mov	x0, x21
  403e30:	bl	401de0 <strrchr@plt>
  403e34:	mov	x21, x0
  403e38:	cbz	x19, 404518 <ferror@plt+0x2498>
  403e3c:	cbz	x21, 404518 <ferror@plt+0x2498>
  403e40:	add	x0, x19, #0x1
  403e44:	sub	x1, x21, x0
  403e48:	bl	401f10 <strndup@plt>
  403e4c:	cbz	x0, 404508 <ferror@plt+0x2488>
  403e50:	ldr	w20, [x28, #20]
  403e54:	str	x0, [sp, #24]
  403e58:	stur	x0, [x29, #-8]
  403e5c:	mov	w0, #0x10                  	// #16
  403e60:	bl	401ce0 <malloc@plt>
  403e64:	cbz	x0, 404520 <ferror@plt+0x24a0>
  403e68:	mov	x23, x0
  403e6c:	mov	w0, #0x1                   	// #1
  403e70:	mov	w1, #0x38                  	// #56
  403e74:	bl	401d50 <calloc@plt>
  403e78:	cbz	x0, 4044f4 <ferror@plt+0x2474>
  403e7c:	ldr	x9, [sp, #24]
  403e80:	mov	x24, x0
  403e84:	stp	x23, x23, [x0]
  403e88:	stp	x0, x0, [x23]
  403e8c:	ldrb	w8, [x9]
  403e90:	cbz	w8, 404204 <ferror@plt+0x2184>
  403e94:	sxtw	x10, w20
  403e98:	stur	x10, [x29, #-32]
  403e9c:	neg	w10, w20
  403ea0:	str	x21, [sp, #16]
  403ea4:	stur	w10, [x29, #-36]
  403ea8:	mov	x21, x9
  403eac:	and	w8, w8, #0xff
  403eb0:	cmp	w8, #0x21
  403eb4:	b.ne	403ec4 <ferror@plt+0x1e44>  // b.any
  403eb8:	add	x21, x21, #0x1
  403ebc:	str	w22, [x24, #48]
  403ec0:	stur	x21, [x29, #-8]
  403ec4:	adrp	x1, 407000 <ferror@plt+0x4f80>
  403ec8:	mov	x0, x21
  403ecc:	add	x1, x1, #0xf4b
  403ed0:	bl	401fe0 <strcspn@plt>
  403ed4:	mov	x1, x0
  403ed8:	mov	x0, x21
  403edc:	bl	401f10 <strndup@plt>
  403ee0:	cbz	x0, 404508 <ferror@plt+0x2488>
  403ee4:	mov	x19, x0
  403ee8:	bl	401b70 <strlen@plt>
  403eec:	add	x22, x21, x0
  403ef0:	mov	x0, x19
  403ef4:	stur	x22, [x29, #-8]
  403ef8:	bl	404678 <ferror@plt+0x25f8>
  403efc:	str	x0, [x24, #16]
  403f00:	mov	x0, x19
  403f04:	bl	401ed0 <free@plt>
  403f08:	ldr	x8, [x24, #16]
  403f0c:	cbz	x8, 4041f8 <ferror@plt+0x2178>
  403f10:	ldrb	w8, [x22]
  403f14:	cmp	w8, #0x3a
  403f18:	b.ne	403f60 <ferror@plt+0x1ee0>  // b.any
  403f1c:	add	x21, x22, #0x1
  403f20:	stur	x21, [x29, #-8]
  403f24:	ldrb	w8, [x22, #1]
  403f28:	cmp	w8, #0x30
  403f2c:	b.ne	403f74 <ferror@plt+0x1ef4>  // b.any
  403f30:	bl	402020 <__errno_location@plt>
  403f34:	str	wzr, [x0]
  403f38:	stur	xzr, [x29, #-16]
  403f3c:	ldrb	w8, [x22, #2]
  403f40:	mov	x19, x0
  403f44:	orr	w8, w8, #0x20
  403f48:	cmp	w8, #0x78
  403f4c:	b.ne	403ffc <ferror@plt+0x1f7c>  // b.any
  403f50:	add	x0, x22, #0x3
  403f54:	sub	x1, x29, #0x10
  403f58:	mov	w2, #0x10                  	// #16
  403f5c:	b	404008 <ferror@plt+0x1f88>
  403f60:	mov	x21, x24
  403f64:	str	w20, [x21, #32]!
  403f68:	mov	w8, #0xffffffff            	// #-1
  403f6c:	str	w8, [x21, #4]
  403f70:	b	404034 <ferror@plt+0x1fb4>
  403f74:	adrp	x1, 407000 <ferror@plt+0x4f80>
  403f78:	mov	w8, #0xffffffff            	// #-1
  403f7c:	mov	x0, x21
  403f80:	add	x1, x1, #0xf4d
  403f84:	str	w8, [x24, #36]
  403f88:	bl	401fe0 <strcspn@plt>
  403f8c:	ldrb	w22, [x21, x0]
  403f90:	strb	wzr, [x21, x0]
  403f94:	ldur	x21, [x29, #-8]
  403f98:	mov	x19, x0
  403f9c:	mov	w1, #0x40                  	// #64
  403fa0:	mov	x0, x21
  403fa4:	bl	401de0 <strrchr@plt>
  403fa8:	cbz	x0, 403fd0 <ferror@plt+0x1f50>
  403fac:	cbz	x21, 404534 <ferror@plt+0x24b4>
  403fb0:	ldrb	w8, [x0, #1]
  403fb4:	sub	x9, x0, #0x1
  403fb8:	cmp	w8, #0x0
  403fbc:	csel	x8, x0, x9, eq  // eq = none
  403fc0:	sub	x8, x8, x21
  403fc4:	add	x1, x8, #0x1
  403fc8:	mov	x0, x21
  403fcc:	b	403fdc <ferror@plt+0x1f5c>
  403fd0:	cbz	x21, 404534 <ferror@plt+0x24b4>
  403fd4:	mov	x0, x21
  403fd8:	mov	x1, x19
  403fdc:	bl	401f10 <strndup@plt>
  403fe0:	cbz	x0, 404508 <ferror@plt+0x2488>
  403fe4:	str	x0, [x24, #40]
  403fe8:	strb	w22, [x21, x19]
  403fec:	ldr	x0, [x24, #40]
  403ff0:	bl	401b70 <strlen@plt>
  403ff4:	add	x22, x21, x0
  403ff8:	b	404024 <ferror@plt+0x1fa4>
  403ffc:	sub	x1, x29, #0x10
  404000:	mov	w2, #0x8                   	// #8
  404004:	mov	x0, x21
  404008:	bl	401b60 <strtoul@plt>
  40400c:	str	w0, [x24, #36]
  404010:	ldr	w8, [x19]
  404014:	cbnz	w8, 404554 <ferror@plt+0x24d4>
  404018:	ldur	x22, [x29, #-16]
  40401c:	cmp	x22, x21
  404020:	b.eq	404554 <ferror@plt+0x24d4>  // b.none
  404024:	mov	x21, x24
  404028:	str	w20, [x21, #32]!
  40402c:	stur	x22, [x29, #-8]
  404030:	cbz	x22, 404124 <ferror@plt+0x20a4>
  404034:	ldrb	w8, [x22]
  404038:	cmp	w8, #0x40
  40403c:	b.ne	404124 <ferror@plt+0x20a4>  // b.any
  404040:	bl	402020 <__errno_location@plt>
  404044:	mov	x19, x0
  404048:	str	wzr, [x0]
  40404c:	add	x0, x22, #0x1
  404050:	sub	x1, x29, #0x8
  404054:	mov	w2, #0xa                   	// #10
  404058:	stur	x0, [x29, #-8]
  40405c:	bl	401b60 <strtoul@plt>
  404060:	str	x0, [x24, #24]
  404064:	ldr	w8, [x19]
  404068:	cbnz	w8, 404554 <ferror@plt+0x24d4>
  40406c:	ldur	x8, [x29, #-8]
  404070:	ldrb	w9, [x8]
  404074:	cmp	w9, #0x2d
  404078:	b.ne	40412c <ferror@plt+0x20ac>  // b.any
  40407c:	add	x0, x8, #0x1
  404080:	sub	x1, x29, #0x8
  404084:	mov	w2, #0xa                   	// #10
  404088:	stur	x0, [x29, #-8]
  40408c:	str	wzr, [x19]
  404090:	bl	401b60 <strtoul@plt>
  404094:	ldr	x8, [x24, #24]
  404098:	sub	w9, w0, w8
  40409c:	add	w22, w9, #0x1
  4040a0:	str	w22, [x24, #32]
  4040a4:	ldr	w9, [x19]
  4040a8:	cbnz	w9, 404554 <ferror@plt+0x24d4>
  4040ac:	tbnz	w22, #31, 40455c <ferror@plt+0x24dc>
  4040b0:	cmp	w22, w20
  4040b4:	b.le	40412c <ferror@plt+0x20ac>
  4040b8:	ldur	x9, [x29, #-32]
  4040bc:	add	x19, x9, x8
  4040c0:	mov	w0, #0x1                   	// #1
  4040c4:	mov	w1, #0x38                  	// #56
  4040c8:	bl	401d50 <calloc@plt>
  4040cc:	cbz	x0, 4044f4 <ferror@plt+0x2474>
  4040d0:	ldr	x8, [x24, #48]
  4040d4:	ldp	q0, q1, [x24]
  4040d8:	ldr	q2, [x24, #32]
  4040dc:	str	x8, [x0, #48]
  4040e0:	ldr	x8, [x23, #8]
  4040e4:	str	x0, [x23, #8]
  4040e8:	stp	q1, q2, [x0, #16]
  4040ec:	str	q0, [x0]
  4040f0:	str	w20, [x0, #32]
  4040f4:	stp	x23, x8, [x0]
  4040f8:	str	x0, [x8]
  4040fc:	ldur	w8, [x29, #-36]
  404100:	str	x19, [x24, #24]
  404104:	add	w8, w8, w22
  404108:	str	w8, [x24, #32]
  40410c:	ldur	x8, [x29, #-32]
  404110:	sub	w22, w22, w20
  404114:	cmp	w22, w20
  404118:	add	x19, x19, x8
  40411c:	b.gt	4040c0 <ferror@plt+0x2040>
  404120:	b	40412c <ferror@plt+0x20ac>
  404124:	mov	x8, #0xffffffffffffffff    	// #-1
  404128:	str	x8, [x24, #24]
  40412c:	ldr	x0, [x24, #40]
  404130:	mov	w22, #0x1                   	// #1
  404134:	cbz	x0, 404148 <ferror@plt+0x20c8>
  404138:	bl	401b70 <strlen@plt>
  40413c:	ldr	w8, [x21]
  404140:	cmp	w8, w0
  404144:	b.ne	40455c <ferror@plt+0x24dc>  // b.any
  404148:	ldur	x21, [x29, #-8]
  40414c:	cbz	x21, 404200 <ferror@plt+0x2180>
  404150:	ldrb	w8, [x21]
  404154:	cmp	w8, #0x2c
  404158:	b.ne	40418c <ferror@plt+0x210c>  // b.any
  40415c:	add	x21, x21, #0x1
  404160:	mov	w0, #0x1                   	// #1
  404164:	mov	w1, #0x38                  	// #56
  404168:	stur	x21, [x29, #-8]
  40416c:	bl	401d50 <calloc@plt>
  404170:	cbz	x0, 4044f4 <ferror@plt+0x2474>
  404174:	ldr	x8, [x23, #8]
  404178:	str	x0, [x23, #8]
  40417c:	mov	x24, x0
  404180:	stp	x23, x8, [x0]
  404184:	str	x0, [x8]
  404188:	ldrb	w8, [x21]
  40418c:	cbnz	w8, 403eac <ferror@plt+0x1e2c>
  404190:	b	404200 <ferror@plt+0x2180>
  404194:	mov	w1, #0x5d                  	// #93
  404198:	mov	x0, x21
  40419c:	bl	401de0 <strrchr@plt>
  4041a0:	cbz	x0, 404568 <ferror@plt+0x24e8>
  4041a4:	add	x21, x0, #0x1
  4041a8:	b	404210 <ferror@plt+0x2190>
  4041ac:	cbnz	w20, 404574 <ferror@plt+0x24f4>
  4041b0:	mov	w8, #0x4                   	// #4
  4041b4:	str	w8, [x28, #20]
  4041b8:	b	403df4 <ferror@plt+0x1d74>
  4041bc:	adrp	x0, 407000 <ferror@plt+0x4f80>
  4041c0:	mov	w2, #0x6                   	// #6
  4041c4:	add	x0, x0, #0xe32
  4041c8:	mov	w1, w19
  4041cc:	bl	401f70 <memchr@plt>
  4041d0:	cbz	x0, 4042c0 <ferror@plt+0x2240>
  4041d4:	cmp	w20, #0x8
  4041d8:	mov	w8, #0x10                  	// #16
  4041dc:	str	w8, [x28, #16]
  4041e0:	b.eq	403df0 <ferror@plt+0x1d70>  // b.none
  4041e4:	cmp	w20, #0x4
  4041e8:	b.eq	403df0 <ferror@plt+0x1d70>  // b.none
  4041ec:	cbnz	w20, 404574 <ferror@plt+0x24f4>
  4041f0:	mov	w8, #0x8                   	// #8
  4041f4:	b	404344 <ferror@plt+0x22c4>
  4041f8:	mov	x23, xzr
  4041fc:	mov	w22, #0x1                   	// #1
  404200:	ldr	x21, [sp, #16]
  404204:	add	x21, x21, #0x1
  404208:	str	x23, [x28, #32]
  40420c:	ldr	x24, [sp, #48]
  404210:	ldrb	w20, [x21]
  404214:	mov	x0, x27
  404218:	strb	wzr, [x26]
  40421c:	bl	401b70 <strlen@plt>
  404220:	mov	x19, x0
  404224:	sub	x0, x29, #0x14
  404228:	bl	401b70 <strlen@plt>
  40422c:	add	x8, x19, x0
  404230:	add	x19, x8, #0x1
  404234:	mov	x0, x19
  404238:	bl	401ce0 <malloc@plt>
  40423c:	cbz	x19, 404244 <ferror@plt+0x21c4>
  404240:	cbz	x0, 404580 <ferror@plt+0x2500>
  404244:	mov	x1, x27
  404248:	str	x0, [x28, #40]
  40424c:	bl	401f50 <strcpy@plt>
  404250:	ldr	x0, [x28, #40]
  404254:	sub	x1, x29, #0x14
  404258:	bl	401d20 <strcat@plt>
  40425c:	strb	w20, [x21]
  404260:	ldr	x8, [x28, #40]
  404264:	ldrb	w9, [x28, #16]
  404268:	sub	x10, x26, x27
  40426c:	add	x8, x8, x10
  404270:	str	x8, [x28, #24]
  404274:	tbnz	w9, #0, 4042a4 <ferror@plt+0x2224>
  404278:	ldr	w8, [x25, #40]
  40427c:	ldur	x20, [x29, #-48]
  404280:	mov	x19, #0x1                   	// #1
  404284:	movk	x19, #0x2809, lsl #32
  404288:	movk	x19, #0x3ff, lsl #48
  40428c:	cbz	w8, 4042b4 <ferror@plt+0x2234>
  404290:	ldur	w8, [x29, #-52]
  404294:	cbnz	w8, 404594 <ferror@plt+0x2514>
  404298:	mov	w8, #0x1                   	// #1
  40429c:	stur	w8, [x29, #-52]
  4042a0:	b	4042b4 <ferror@plt+0x2234>
  4042a4:	ldur	x20, [x29, #-48]
  4042a8:	mov	x19, #0x1                   	// #1
  4042ac:	movk	x19, #0x2809, lsl #32
  4042b0:	movk	x19, #0x3ff, lsl #48
  4042b4:	ldrb	w8, [x21]
  4042b8:	cbnz	w8, 403c60 <ferror@plt+0x1be0>
  4042bc:	b	4043d4 <ferror@plt+0x2354>
  4042c0:	cmp	w23, #0x5f
  4042c4:	b.eq	4042f0 <ferror@plt+0x2270>  // b.none
  4042c8:	cmp	w23, #0x73
  4042cc:	b.ne	4045b4 <ferror@plt+0x2534>  // b.any
  4042d0:	cmp	w24, #0x1
  4042d4:	mov	w8, #0x80                  	// #128
  4042d8:	str	w8, [x28, #16]
  4042dc:	b.eq	403df0 <ferror@plt+0x1d70>  // b.none
  4042e0:	cmp	w24, #0x2
  4042e4:	b.eq	404340 <ferror@plt+0x22c0>  // b.none
  4042e8:	cbnz	w24, 403df4 <ferror@plt+0x1d74>
  4042ec:	b	4045c0 <ferror@plt+0x2540>
  4042f0:	ldrsb	w8, [x26, #1]
  4042f4:	cmp	w8, #0x62
  4042f8:	b.le	404320 <ferror@plt+0x22a0>
  4042fc:	cmp	w8, #0x63
  404300:	b.eq	40434c <ferror@plt+0x22cc>  // b.none
  404304:	cmp	w8, #0x70
  404308:	b.ne	404358 <ferror@plt+0x22d8>  // b.any
  40430c:	mov	w8, #0x40                  	// #64
  404310:	str	w8, [x28, #16]
  404314:	mov	w8, #0x63                  	// #99
  404318:	sturb	w8, [x29, #-20]
  40431c:	b	404368 <ferror@plt+0x22e8>
  404320:	cmp	w8, #0x41
  404324:	b.ne	404378 <ferror@plt+0x22f8>  // b.any
  404328:	adrp	x8, 419000 <ferror@plt+0x16f80>
  40432c:	str	x25, [x8, #816]
  404330:	ldr	w8, [x25, #32]
  404334:	orr	w8, w8, #0x1
  404338:	str	w8, [x25, #32]
  40433c:	b	404380 <ferror@plt+0x2300>
  404340:	ldr	w8, [sp, #12]
  404344:	str	w8, [x28, #20]
  404348:	b	403df4 <ferror@plt+0x1d74>
  40434c:	mov	w8, #0x4                   	// #4
  404350:	str	w8, [x28, #16]
  404354:	b	404368 <ferror@plt+0x22e8>
  404358:	cmp	w8, #0x75
  40435c:	b.ne	4045d0 <ferror@plt+0x2550>  // b.any
  404360:	mov	w8, #0x100                 	// #256
  404364:	str	w8, [x28, #16]
  404368:	cmp	w20, #0x1
  40436c:	b.hi	4045c4 <ferror@plt+0x2544>  // b.pmore
  404370:	add	x21, x26, #0x2
  404374:	b	403d7c <ferror@plt+0x1cfc>
  404378:	cmp	w8, #0x61
  40437c:	b.ne	4045d0 <ferror@plt+0x2550>  // b.any
  404380:	str	w22, [x28, #16]
  404384:	ldrsb	w19, [x26, #2]
  404388:	adrp	x0, 407000 <ferror@plt+0x4f80>
  40438c:	mov	w2, #0x4                   	// #4
  404390:	add	x0, x0, #0xe3f
  404394:	mov	w1, w19
  404398:	bl	401f70 <memchr@plt>
  40439c:	cbz	x0, 4045dc <ferror@plt+0x255c>
  4043a0:	and	w8, w19, #0xff
  4043a4:	mov	w9, #0x6c6c                	// #27756
  4043a8:	add	x21, x26, #0x3
  4043ac:	sturh	w9, [x29, #-20]
  4043b0:	sturb	w8, [x29, #-18]
  4043b4:	sturb	wzr, [x29, #-17]
  4043b8:	b	403df4 <ferror@plt+0x1d74>
  4043bc:	mov	x0, x27
  4043c0:	bl	401db0 <strdup@plt>
  4043c4:	cbz	x0, 404508 <ferror@plt+0x2488>
  4043c8:	mov	w8, #0x400                 	// #1024
  4043cc:	str	x0, [x28, #40]
  4043d0:	str	w8, [x28, #16]
  4043d4:	ldr	w8, [x25, #40]
  4043d8:	cbnz	w8, 404408 <ferror@plt+0x2388>
  4043dc:	mov	x8, x25
  4043e0:	ldr	x9, [x8, #16]!
  4043e4:	cmp	x9, x8
  4043e8:	b.eq	404408 <ferror@plt+0x2388>  // b.none
  4043ec:	mov	w10, wzr
  4043f0:	ldr	w11, [x9, #20]
  4043f4:	ldr	x9, [x9]
  4043f8:	add	w10, w10, w11
  4043fc:	cmp	x9, x8
  404400:	b.ne	4043f0 <ferror@plt+0x2370>  // b.any
  404404:	str	w10, [x25, #40]
  404408:	ldr	x25, [x25]
  40440c:	cmp	x25, x24
  404410:	b.ne	403c4c <ferror@plt+0x1bcc>  // b.any
  404414:	ldr	x19, [x24]
  404418:	cmp	x19, x24
  40441c:	b.eq	4044d4 <ferror@plt+0x2454>  // b.none
  404420:	ldr	x8, [sp, #40]
  404424:	ldr	x20, [x8, #24]
  404428:	cmp	x20, x19
  40442c:	b.ne	404464 <ferror@plt+0x23e4>  // b.any
  404430:	ldp	x9, x8, [sp, #32]
  404434:	ldrsw	x8, [x8, #32]
  404438:	ldr	x9, [x9, #16]
  40443c:	subs	x8, x9, x8
  404440:	b.le	404464 <ferror@plt+0x23e4>
  404444:	ldrb	w9, [x20, #32]
  404448:	tbnz	w9, #1, 404464 <ferror@plt+0x23e4>
  40444c:	ldrsw	x9, [x20, #40]
  404450:	cbz	w9, 404464 <ferror@plt+0x23e4>
  404454:	ldr	w10, [x19, #36]
  404458:	sdiv	x8, x8, x9
  40445c:	add	w8, w10, w8
  404460:	str	w8, [x19, #36]
  404464:	ldr	w8, [x19, #36]
  404468:	cmp	w8, #0x2
  40446c:	b.lt	4044c8 <ferror@plt+0x2448>  // b.tstop
  404470:	mov	x8, x19
  404474:	ldr	x9, [x8, #16]!
  404478:	cmp	x9, x8
  40447c:	b.eq	4044c8 <ferror@plt+0x2448>  // b.none
  404480:	ldr	x21, [x19, #24]
  404484:	cmp	x21, x8
  404488:	b.eq	4044c8 <ferror@plt+0x2448>  // b.none
  40448c:	cbz	x21, 4044c8 <ferror@plt+0x2448>
  404490:	ldr	x9, [x21, #40]
  404494:	ldrb	w8, [x9]
  404498:	cbz	w8, 4044c8 <ferror@plt+0x2448>
  40449c:	sub	x22, x9, #0x1
  4044a0:	mov	w23, w8
  4044a4:	ldrb	w8, [x22, #2]
  4044a8:	add	x22, x22, #0x1
  4044ac:	cbnz	w8, 4044a0 <ferror@plt+0x2420>
  4044b0:	bl	401e90 <__ctype_b_loc@plt>
  4044b4:	ldr	x8, [x0]
  4044b8:	sxtb	x9, w23
  4044bc:	ldrh	w8, [x8, x9, lsl #1]
  4044c0:	tbz	w8, #13, 4044c8 <ferror@plt+0x2448>
  4044c4:	str	x22, [x21, #48]
  4044c8:	ldr	x19, [x19]
  4044cc:	cmp	x19, x24
  4044d0:	b.ne	404428 <ferror@plt+0x23a8>  // b.any
  4044d4:	ldp	x20, x19, [sp, #192]
  4044d8:	ldp	x22, x21, [sp, #176]
  4044dc:	ldp	x24, x23, [sp, #160]
  4044e0:	ldp	x26, x25, [sp, #144]
  4044e4:	ldp	x28, x27, [sp, #128]
  4044e8:	ldp	x29, x30, [sp, #112]
  4044ec:	add	sp, sp, #0xd0
  4044f0:	ret
  4044f4:	adrp	x1, 407000 <ferror@plt+0x4f80>
  4044f8:	add	x1, x1, #0x5b6
  4044fc:	mov	w0, #0x1                   	// #1
  404500:	mov	w2, #0x38                  	// #56
  404504:	bl	402060 <err@plt>
  404508:	adrp	x1, 407000 <ferror@plt+0x4f80>
  40450c:	add	x1, x1, #0xe9c
  404510:	mov	w0, #0x1                   	// #1
  404514:	bl	402060 <err@plt>
  404518:	mov	x0, x21
  40451c:	bl	404644 <ferror@plt+0x25c4>
  404520:	adrp	x1, 407000 <ferror@plt+0x4f80>
  404524:	add	x1, x1, #0x5b6
  404528:	mov	w0, #0x1                   	// #1
  40452c:	mov	w2, #0x10                  	// #16
  404530:	bl	402060 <err@plt>
  404534:	adrp	x0, 407000 <ferror@plt+0x4f80>
  404538:	adrp	x1, 407000 <ferror@plt+0x4f80>
  40453c:	adrp	x3, 407000 <ferror@plt+0x4f80>
  404540:	add	x0, x0, #0xe85
  404544:	add	x1, x1, #0xe89
  404548:	add	x3, x3, #0xf26
  40454c:	mov	w2, #0x58                  	// #88
  404550:	bl	402010 <__assert_fail@plt>
  404554:	ldr	x0, [sp, #24]
  404558:	bl	403a34 <ferror@plt+0x19b4>
  40455c:	adrp	x0, 407000 <ferror@plt+0x4f80>
  404560:	add	x0, x0, #0xe43
  404564:	bl	4045e8 <ferror@plt+0x2568>
  404568:	adrp	x0, 407000 <ferror@plt+0x4f80>
  40456c:	add	x0, x0, #0xe43
  404570:	bl	404644 <ferror@plt+0x25c4>
  404574:	mov	x0, x26
  404578:	strb	wzr, [x26, #1]
  40457c:	bl	4045e8 <ferror@plt+0x2568>
  404580:	adrp	x1, 407000 <ferror@plt+0x4f80>
  404584:	add	x1, x1, #0x5b6
  404588:	mov	w0, #0x1                   	// #1
  40458c:	mov	x2, x19
  404590:	bl	402060 <err@plt>
  404594:	adrp	x1, 407000 <ferror@plt+0x4f80>
  404598:	add	x1, x1, #0xe46
  40459c:	mov	w2, #0x5                   	// #5
  4045a0:	mov	x0, xzr
  4045a4:	bl	401fa0 <dcgettext@plt>
  4045a8:	mov	x1, x0
  4045ac:	mov	w0, #0x1                   	// #1
  4045b0:	bl	401fd0 <errx@plt>
  4045b4:	mov	x0, x26
  4045b8:	strb	wzr, [x26, #1]
  4045bc:	bl	404644 <ferror@plt+0x25c4>
  4045c0:	bl	40461c <ferror@plt+0x259c>
  4045c4:	mov	x0, x26
  4045c8:	strb	wzr, [x26, #2]
  4045cc:	bl	4045e8 <ferror@plt+0x2568>
  4045d0:	mov	x0, x26
  4045d4:	strb	wzr, [x26, #2]
  4045d8:	bl	404644 <ferror@plt+0x25c4>
  4045dc:	mov	x0, x26
  4045e0:	strb	wzr, [x26, #3]
  4045e4:	bl	404644 <ferror@plt+0x25c4>
  4045e8:	stp	x29, x30, [sp, #-32]!
  4045ec:	adrp	x1, 407000 <ferror@plt+0x4f80>
  4045f0:	str	x19, [sp, #16]
  4045f4:	mov	x19, x0
  4045f8:	add	x1, x1, #0xeb4
  4045fc:	mov	w2, #0x5                   	// #5
  404600:	mov	x0, xzr
  404604:	mov	x29, sp
  404608:	bl	401fa0 <dcgettext@plt>
  40460c:	mov	x1, x0
  404610:	mov	w0, #0x1                   	// #1
  404614:	mov	x2, x19
  404618:	bl	401fd0 <errx@plt>
  40461c:	stp	x29, x30, [sp, #-16]!
  404620:	adrp	x1, 407000 <ferror@plt+0x4f80>
  404624:	add	x1, x1, #0xedf
  404628:	mov	w2, #0x5                   	// #5
  40462c:	mov	x0, xzr
  404630:	mov	x29, sp
  404634:	bl	401fa0 <dcgettext@plt>
  404638:	mov	x1, x0
  40463c:	mov	w0, #0x1                   	// #1
  404640:	bl	401fd0 <errx@plt>
  404644:	stp	x29, x30, [sp, #-32]!
  404648:	adrp	x1, 407000 <ferror@plt+0x4f80>
  40464c:	str	x19, [sp, #16]
  404650:	mov	x19, x0
  404654:	add	x1, x1, #0xf08
  404658:	mov	w2, #0x5                   	// #5
  40465c:	mov	x0, xzr
  404660:	mov	x29, sp
  404664:	bl	401fa0 <dcgettext@plt>
  404668:	mov	x1, x0
  40466c:	mov	w0, #0x1                   	// #1
  404670:	mov	x2, x19
  404674:	bl	401fd0 <errx@plt>
  404678:	sub	sp, sp, #0x20
  40467c:	stp	x29, x30, [sp, #16]
  404680:	add	x29, sp, #0x10
  404684:	stp	x0, xzr, [sp]
  404688:	cbz	x0, 4046b4 <ferror@plt+0x2634>
  40468c:	adrp	x1, 418000 <ferror@plt+0x15f80>
  404690:	adrp	x4, 404000 <ferror@plt+0x1f80>
  404694:	add	x1, x1, #0xc68
  404698:	add	x4, x4, #0x6c0
  40469c:	mov	x0, sp
  4046a0:	mov	w2, #0x15                  	// #21
  4046a4:	mov	w3, #0x10                  	// #16
  4046a8:	bl	401d70 <bsearch@plt>
  4046ac:	cbz	x0, 4046b4 <ferror@plt+0x2634>
  4046b0:	ldr	x0, [x0, #8]
  4046b4:	ldp	x29, x30, [sp, #16]
  4046b8:	add	sp, sp, #0x20
  4046bc:	ret
  4046c0:	ldr	x0, [x0]
  4046c4:	ldr	x1, [x1]
  4046c8:	b	401e70 <strcmp@plt>
  4046cc:	adrp	x8, 419000 <ferror@plt+0x16f80>
  4046d0:	str	w0, [x8, #700]
  4046d4:	ret
  4046d8:	sub	sp, sp, #0x70
  4046dc:	stp	x29, x30, [sp, #16]
  4046e0:	stp	x28, x27, [sp, #32]
  4046e4:	stp	x26, x25, [sp, #48]
  4046e8:	stp	x24, x23, [sp, #64]
  4046ec:	stp	x22, x21, [sp, #80]
  4046f0:	stp	x20, x19, [sp, #96]
  4046f4:	add	x29, sp, #0x10
  4046f8:	str	xzr, [x1]
  4046fc:	cbz	x0, 404740 <ferror@plt+0x26c0>
  404700:	ldrb	w23, [x0]
  404704:	mov	x20, x0
  404708:	cbz	x23, 404740 <ferror@plt+0x26c0>
  40470c:	mov	x21, x2
  404710:	mov	x19, x1
  404714:	bl	401e90 <__ctype_b_loc@plt>
  404718:	ldr	x8, [x0]
  40471c:	mov	x22, x0
  404720:	ldrh	w9, [x8, x23, lsl #1]
  404724:	tbz	w9, #13, 404738 <ferror@plt+0x26b8>
  404728:	add	x9, x20, #0x1
  40472c:	ldrb	w23, [x9], #1
  404730:	ldrh	w10, [x8, x23, lsl #1]
  404734:	tbnz	w10, #13, 40472c <ferror@plt+0x26ac>
  404738:	cmp	w23, #0x2d
  40473c:	b.ne	404774 <ferror@plt+0x26f4>  // b.any
  404740:	mov	w24, #0xffffffea            	// #-22
  404744:	neg	w19, w24
  404748:	bl	402020 <__errno_location@plt>
  40474c:	str	w19, [x0]
  404750:	mov	w0, w24
  404754:	ldp	x20, x19, [sp, #96]
  404758:	ldp	x22, x21, [sp, #80]
  40475c:	ldp	x24, x23, [sp, #64]
  404760:	ldp	x26, x25, [sp, #48]
  404764:	ldp	x28, x27, [sp, #32]
  404768:	ldp	x29, x30, [sp, #16]
  40476c:	add	sp, sp, #0x70
  404770:	ret
  404774:	bl	402020 <__errno_location@plt>
  404778:	mov	x23, x0
  40477c:	str	wzr, [x0]
  404780:	add	x1, sp, #0x8
  404784:	mov	x0, x20
  404788:	mov	w2, wzr
  40478c:	str	xzr, [sp, #8]
  404790:	bl	401e00 <strtoumax@plt>
  404794:	ldr	x25, [sp, #8]
  404798:	ldr	w8, [x23]
  40479c:	cmp	x25, x20
  4047a0:	b.eq	404920 <ferror@plt+0x28a0>  // b.none
  4047a4:	add	x9, x0, #0x1
  4047a8:	mov	x20, x0
  4047ac:	cmp	x9, #0x1
  4047b0:	b.hi	4047b8 <ferror@plt+0x2738>  // b.pmore
  4047b4:	cbnz	w8, 404924 <ferror@plt+0x28a4>
  4047b8:	cbz	x25, 404930 <ferror@plt+0x28b0>
  4047bc:	ldrb	w8, [x25]
  4047c0:	cbz	w8, 404930 <ferror@plt+0x28b0>
  4047c4:	mov	w27, wzr
  4047c8:	mov	x28, xzr
  4047cc:	mov	w8, #0x400                 	// #1024
  4047d0:	str	x8, [sp]
  4047d4:	ldrb	w8, [x25, #1]
  4047d8:	cmp	w8, #0x61
  4047dc:	b.le	404808 <ferror@plt+0x2788>
  4047e0:	cmp	w8, #0x62
  4047e4:	b.eq	404810 <ferror@plt+0x2790>  // b.none
  4047e8:	cmp	w8, #0x69
  4047ec:	b.ne	404820 <ferror@plt+0x27a0>  // b.any
  4047f0:	ldrb	w8, [x25, #2]
  4047f4:	orr	w8, w8, #0x20
  4047f8:	cmp	w8, #0x62
  4047fc:	b.ne	404820 <ferror@plt+0x27a0>  // b.any
  404800:	ldrb	w8, [x25, #3]
  404804:	b	40481c <ferror@plt+0x279c>
  404808:	cmp	w8, #0x42
  40480c:	b.ne	40481c <ferror@plt+0x279c>  // b.any
  404810:	ldrb	w8, [x25, #2]
  404814:	cbnz	w8, 404820 <ferror@plt+0x27a0>
  404818:	b	404940 <ferror@plt+0x28c0>
  40481c:	cbz	w8, 404948 <ferror@plt+0x28c8>
  404820:	bl	401c80 <localeconv@plt>
  404824:	cbz	x0, 404844 <ferror@plt+0x27c4>
  404828:	ldr	x24, [x0]
  40482c:	cbz	x24, 404850 <ferror@plt+0x27d0>
  404830:	mov	x0, x24
  404834:	bl	401b70 <strlen@plt>
  404838:	mov	x26, x0
  40483c:	mov	w8, #0x1                   	// #1
  404840:	b	404858 <ferror@plt+0x27d8>
  404844:	mov	w8, wzr
  404848:	mov	x24, xzr
  40484c:	b	404854 <ferror@plt+0x27d4>
  404850:	mov	w8, wzr
  404854:	mov	x26, xzr
  404858:	cbnz	x28, 404740 <ferror@plt+0x26c0>
  40485c:	ldrb	w9, [x25]
  404860:	eor	w8, w8, #0x1
  404864:	cmp	w9, #0x0
  404868:	cset	w9, eq  // eq = none
  40486c:	orr	w8, w8, w9
  404870:	tbnz	w8, #0, 404740 <ferror@plt+0x26c0>
  404874:	mov	x0, x24
  404878:	mov	x1, x25
  40487c:	mov	x2, x26
  404880:	bl	401cf0 <strncmp@plt>
  404884:	cbnz	w0, 404740 <ferror@plt+0x26c0>
  404888:	add	x24, x25, x26
  40488c:	ldrb	w8, [x24]
  404890:	cmp	w8, #0x30
  404894:	b.ne	4048a8 <ferror@plt+0x2828>  // b.any
  404898:	ldrb	w8, [x24, #1]!
  40489c:	add	w27, w27, #0x1
  4048a0:	cmp	w8, #0x30
  4048a4:	b.eq	404898 <ferror@plt+0x2818>  // b.none
  4048a8:	ldr	x9, [x22]
  4048ac:	sxtb	x8, w8
  4048b0:	ldrh	w8, [x9, x8, lsl #1]
  4048b4:	tbnz	w8, #11, 4048c8 <ferror@plt+0x2848>
  4048b8:	mov	x28, xzr
  4048bc:	str	x24, [sp, #8]
  4048c0:	mov	x25, x24
  4048c4:	b	4047d4 <ferror@plt+0x2754>
  4048c8:	add	x1, sp, #0x8
  4048cc:	mov	x0, x24
  4048d0:	mov	w2, wzr
  4048d4:	str	wzr, [x23]
  4048d8:	str	xzr, [sp, #8]
  4048dc:	bl	401e00 <strtoumax@plt>
  4048e0:	ldr	x25, [sp, #8]
  4048e4:	ldr	w8, [x23]
  4048e8:	cmp	x25, x24
  4048ec:	b.eq	404920 <ferror@plt+0x28a0>  // b.none
  4048f0:	add	x9, x0, #0x1
  4048f4:	cmp	x9, #0x1
  4048f8:	b.hi	404900 <ferror@plt+0x2880>  // b.pmore
  4048fc:	cbnz	w8, 404924 <ferror@plt+0x28a4>
  404900:	mov	x28, xzr
  404904:	cbz	x0, 4047d4 <ferror@plt+0x2754>
  404908:	cbz	x25, 404740 <ferror@plt+0x26c0>
  40490c:	ldrb	w8, [x25]
  404910:	mov	w24, #0xffffffea            	// #-22
  404914:	mov	x28, x0
  404918:	cbnz	w8, 4047d4 <ferror@plt+0x2754>
  40491c:	b	404744 <ferror@plt+0x26c4>
  404920:	cbz	w8, 404740 <ferror@plt+0x26c0>
  404924:	neg	w24, w8
  404928:	tbz	w24, #31, 404750 <ferror@plt+0x26d0>
  40492c:	b	404744 <ferror@plt+0x26c4>
  404930:	mov	w24, wzr
  404934:	str	x20, [x19]
  404938:	tbz	w24, #31, 404750 <ferror@plt+0x26d0>
  40493c:	b	404744 <ferror@plt+0x26c4>
  404940:	mov	w8, #0x3e8                 	// #1000
  404944:	str	x8, [sp]
  404948:	ldrsb	w23, [x25]
  40494c:	adrp	x22, 408000 <ferror@plt+0x5f80>
  404950:	add	x22, x22, #0x64
  404954:	mov	w2, #0x9                   	// #9
  404958:	mov	x0, x22
  40495c:	mov	w1, w23
  404960:	bl	401f70 <memchr@plt>
  404964:	cbnz	x0, 404984 <ferror@plt+0x2904>
  404968:	adrp	x22, 408000 <ferror@plt+0x5f80>
  40496c:	add	x22, x22, #0x6d
  404970:	mov	w2, #0x9                   	// #9
  404974:	mov	x0, x22
  404978:	mov	w1, w23
  40497c:	bl	401f70 <memchr@plt>
  404980:	cbz	x0, 404740 <ferror@plt+0x26c0>
  404984:	ldr	x11, [sp]
  404988:	sub	w8, w0, w22
  40498c:	adds	w8, w8, #0x1
  404990:	b.cs	4049b4 <ferror@plt+0x2934>  // b.hs, b.nlast
  404994:	mvn	w9, w0
  404998:	add	w9, w9, w22
  40499c:	umulh	x10, x11, x20
  4049a0:	cmp	xzr, x10
  4049a4:	b.ne	4049bc <ferror@plt+0x293c>  // b.any
  4049a8:	adds	w9, w9, #0x1
  4049ac:	mul	x20, x20, x11
  4049b0:	b.cc	40499c <ferror@plt+0x291c>  // b.lo, b.ul, b.last
  4049b4:	mov	w24, wzr
  4049b8:	b	4049c0 <ferror@plt+0x2940>
  4049bc:	mov	w24, #0xffffffde            	// #-34
  4049c0:	cbz	x21, 4049c8 <ferror@plt+0x2948>
  4049c4:	str	w8, [x21]
  4049c8:	cbz	x28, 404934 <ferror@plt+0x28b4>
  4049cc:	cbz	w8, 404934 <ferror@plt+0x28b4>
  4049d0:	mvn	w8, w0
  4049d4:	add	w9, w8, w22
  4049d8:	mov	w8, #0x1                   	// #1
  4049dc:	umulh	x10, x11, x8
  4049e0:	cmp	xzr, x10
  4049e4:	b.ne	4049f4 <ferror@plt+0x2974>  // b.any
  4049e8:	adds	w9, w9, #0x1
  4049ec:	mul	x8, x8, x11
  4049f0:	b.cc	4049dc <ferror@plt+0x295c>  // b.lo, b.ul, b.last
  4049f4:	mov	w9, #0xa                   	// #10
  4049f8:	cmp	x28, #0xb
  4049fc:	b.cc	404a10 <ferror@plt+0x2990>  // b.lo, b.ul, b.last
  404a00:	add	x9, x9, x9, lsl #2
  404a04:	lsl	x9, x9, #1
  404a08:	cmp	x9, x28
  404a0c:	b.cc	404a00 <ferror@plt+0x2980>  // b.lo, b.ul, b.last
  404a10:	cmp	w27, #0x1
  404a14:	b.lt	404a28 <ferror@plt+0x29a8>  // b.tstop
  404a18:	add	x9, x9, x9, lsl #2
  404a1c:	subs	w27, w27, #0x1
  404a20:	lsl	x9, x9, #1
  404a24:	b.ne	404a18 <ferror@plt+0x2998>  // b.any
  404a28:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  404a2c:	mov	w12, #0x1                   	// #1
  404a30:	movk	x10, #0xcccd
  404a34:	mov	w11, #0xa                   	// #10
  404a38:	umulh	x13, x28, x10
  404a3c:	lsr	x13, x13, #3
  404a40:	add	x14, x12, x12, lsl #2
  404a44:	msub	x15, x13, x11, x28
  404a48:	lsl	x14, x14, #1
  404a4c:	cbz	x15, 404a60 <ferror@plt+0x29e0>
  404a50:	udiv	x12, x9, x12
  404a54:	udiv	x12, x12, x15
  404a58:	udiv	x12, x8, x12
  404a5c:	add	x20, x12, x20
  404a60:	cmp	x28, #0x9
  404a64:	mov	x28, x13
  404a68:	mov	x12, x14
  404a6c:	b.hi	404a38 <ferror@plt+0x29b8>  // b.pmore
  404a70:	b	404934 <ferror@plt+0x28b4>
  404a74:	mov	x2, xzr
  404a78:	b	4046d8 <ferror@plt+0x2658>
  404a7c:	stp	x29, x30, [sp, #-48]!
  404a80:	stp	x20, x19, [sp, #32]
  404a84:	mov	x20, x1
  404a88:	mov	x19, x0
  404a8c:	str	x21, [sp, #16]
  404a90:	mov	x29, sp
  404a94:	cbz	x0, 404ac8 <ferror@plt+0x2a48>
  404a98:	ldrb	w21, [x19]
  404a9c:	mov	x8, x19
  404aa0:	cbz	w21, 404acc <ferror@plt+0x2a4c>
  404aa4:	bl	401e90 <__ctype_b_loc@plt>
  404aa8:	ldr	x9, [x0]
  404aac:	mov	x8, x19
  404ab0:	and	x10, x21, #0xff
  404ab4:	ldrh	w10, [x9, x10, lsl #1]
  404ab8:	tbz	w10, #11, 404acc <ferror@plt+0x2a4c>
  404abc:	ldrb	w21, [x8, #1]!
  404ac0:	cbnz	w21, 404ab0 <ferror@plt+0x2a30>
  404ac4:	b	404acc <ferror@plt+0x2a4c>
  404ac8:	mov	x8, xzr
  404acc:	cbz	x20, 404ad4 <ferror@plt+0x2a54>
  404ad0:	str	x8, [x20]
  404ad4:	cmp	x8, x19
  404ad8:	b.ls	404aec <ferror@plt+0x2a6c>  // b.plast
  404adc:	ldrb	w8, [x8]
  404ae0:	cmp	w8, #0x0
  404ae4:	cset	w0, eq  // eq = none
  404ae8:	b	404af0 <ferror@plt+0x2a70>
  404aec:	mov	w0, wzr
  404af0:	ldp	x20, x19, [sp, #32]
  404af4:	ldr	x21, [sp, #16]
  404af8:	ldp	x29, x30, [sp], #48
  404afc:	ret
  404b00:	stp	x29, x30, [sp, #-48]!
  404b04:	stp	x20, x19, [sp, #32]
  404b08:	mov	x20, x1
  404b0c:	mov	x19, x0
  404b10:	str	x21, [sp, #16]
  404b14:	mov	x29, sp
  404b18:	cbz	x0, 404b4c <ferror@plt+0x2acc>
  404b1c:	ldrb	w21, [x19]
  404b20:	mov	x8, x19
  404b24:	cbz	w21, 404b50 <ferror@plt+0x2ad0>
  404b28:	bl	401e90 <__ctype_b_loc@plt>
  404b2c:	ldr	x9, [x0]
  404b30:	mov	x8, x19
  404b34:	and	x10, x21, #0xff
  404b38:	ldrh	w10, [x9, x10, lsl #1]
  404b3c:	tbz	w10, #12, 404b50 <ferror@plt+0x2ad0>
  404b40:	ldrb	w21, [x8, #1]!
  404b44:	cbnz	w21, 404b34 <ferror@plt+0x2ab4>
  404b48:	b	404b50 <ferror@plt+0x2ad0>
  404b4c:	mov	x8, xzr
  404b50:	cbz	x20, 404b58 <ferror@plt+0x2ad8>
  404b54:	str	x8, [x20]
  404b58:	cmp	x8, x19
  404b5c:	b.ls	404b70 <ferror@plt+0x2af0>  // b.plast
  404b60:	ldrb	w8, [x8]
  404b64:	cmp	w8, #0x0
  404b68:	cset	w0, eq  // eq = none
  404b6c:	b	404b74 <ferror@plt+0x2af4>
  404b70:	mov	w0, wzr
  404b74:	ldp	x20, x19, [sp, #32]
  404b78:	ldr	x21, [sp, #16]
  404b7c:	ldp	x29, x30, [sp], #48
  404b80:	ret
  404b84:	sub	sp, sp, #0x110
  404b88:	stp	x29, x30, [sp, #208]
  404b8c:	add	x29, sp, #0xd0
  404b90:	mov	x8, #0xffffffffffffffd0    	// #-48
  404b94:	mov	x9, sp
  404b98:	sub	x10, x29, #0x50
  404b9c:	stp	x28, x23, [sp, #224]
  404ba0:	stp	x22, x21, [sp, #240]
  404ba4:	stp	x20, x19, [sp, #256]
  404ba8:	mov	x20, x1
  404bac:	mov	x19, x0
  404bb0:	movk	x8, #0xff80, lsl #32
  404bb4:	add	x11, x29, #0x40
  404bb8:	add	x9, x9, #0x80
  404bbc:	add	x22, x10, #0x30
  404bc0:	mov	w23, #0xffffffd0            	// #-48
  404bc4:	stp	x2, x3, [x29, #-80]
  404bc8:	stp	x4, x5, [x29, #-64]
  404bcc:	stp	x6, x7, [x29, #-48]
  404bd0:	stp	q1, q2, [sp, #16]
  404bd4:	stp	q3, q4, [sp, #48]
  404bd8:	str	q0, [sp]
  404bdc:	stp	q5, q6, [sp, #80]
  404be0:	str	q7, [sp, #112]
  404be4:	stp	x9, x8, [x29, #-16]
  404be8:	stp	x11, x22, [x29, #-32]
  404bec:	tbnz	w23, #31, 404bf8 <ferror@plt+0x2b78>
  404bf0:	mov	w8, w23
  404bf4:	b	404c10 <ferror@plt+0x2b90>
  404bf8:	add	w8, w23, #0x8
  404bfc:	cmn	w23, #0x8
  404c00:	stur	w8, [x29, #-8]
  404c04:	b.gt	404c10 <ferror@plt+0x2b90>
  404c08:	add	x9, x22, w23, sxtw
  404c0c:	b	404c1c <ferror@plt+0x2b9c>
  404c10:	ldur	x9, [x29, #-32]
  404c14:	add	x10, x9, #0x8
  404c18:	stur	x10, [x29, #-32]
  404c1c:	ldr	x1, [x9]
  404c20:	cbz	x1, 404c98 <ferror@plt+0x2c18>
  404c24:	tbnz	w8, #31, 404c30 <ferror@plt+0x2bb0>
  404c28:	mov	w23, w8
  404c2c:	b	404c48 <ferror@plt+0x2bc8>
  404c30:	add	w23, w8, #0x8
  404c34:	cmn	w8, #0x8
  404c38:	stur	w23, [x29, #-8]
  404c3c:	b.gt	404c48 <ferror@plt+0x2bc8>
  404c40:	add	x8, x22, w8, sxtw
  404c44:	b	404c54 <ferror@plt+0x2bd4>
  404c48:	ldur	x8, [x29, #-32]
  404c4c:	add	x9, x8, #0x8
  404c50:	stur	x9, [x29, #-32]
  404c54:	ldr	x21, [x8]
  404c58:	cbz	x21, 404c98 <ferror@plt+0x2c18>
  404c5c:	mov	x0, x19
  404c60:	bl	401e70 <strcmp@plt>
  404c64:	cbz	w0, 404c7c <ferror@plt+0x2bfc>
  404c68:	mov	x0, x19
  404c6c:	mov	x1, x21
  404c70:	bl	401e70 <strcmp@plt>
  404c74:	cbnz	w0, 404bec <ferror@plt+0x2b6c>
  404c78:	b	404c80 <ferror@plt+0x2c00>
  404c7c:	mov	w0, #0x1                   	// #1
  404c80:	ldp	x20, x19, [sp, #256]
  404c84:	ldp	x22, x21, [sp, #240]
  404c88:	ldp	x28, x23, [sp, #224]
  404c8c:	ldp	x29, x30, [sp, #208]
  404c90:	add	sp, sp, #0x110
  404c94:	ret
  404c98:	adrp	x8, 419000 <ferror@plt+0x16f80>
  404c9c:	ldr	w0, [x8, #700]
  404ca0:	adrp	x1, 408000 <ferror@plt+0x5f80>
  404ca4:	add	x1, x1, #0x76
  404ca8:	mov	x2, x20
  404cac:	mov	x3, x19
  404cb0:	bl	401fd0 <errx@plt>
  404cb4:	cbz	x1, 404cd8 <ferror@plt+0x2c58>
  404cb8:	sxtb	w8, w2
  404cbc:	ldrsb	w9, [x0]
  404cc0:	cbz	w9, 404cd8 <ferror@plt+0x2c58>
  404cc4:	cmp	w8, w9
  404cc8:	b.eq	404cdc <ferror@plt+0x2c5c>  // b.none
  404ccc:	sub	x1, x1, #0x1
  404cd0:	add	x0, x0, #0x1
  404cd4:	cbnz	x1, 404cbc <ferror@plt+0x2c3c>
  404cd8:	mov	x0, xzr
  404cdc:	ret
  404ce0:	stp	x29, x30, [sp, #-32]!
  404ce4:	stp	x20, x19, [sp, #16]
  404ce8:	mov	x29, sp
  404cec:	mov	x20, x1
  404cf0:	mov	x19, x0
  404cf4:	bl	404d34 <ferror@plt+0x2cb4>
  404cf8:	cmp	w0, w0, sxth
  404cfc:	b.ne	404d0c <ferror@plt+0x2c8c>  // b.any
  404d00:	ldp	x20, x19, [sp, #16]
  404d04:	ldp	x29, x30, [sp], #32
  404d08:	ret
  404d0c:	bl	402020 <__errno_location@plt>
  404d10:	mov	w8, #0x22                  	// #34
  404d14:	str	w8, [x0]
  404d18:	adrp	x8, 419000 <ferror@plt+0x16f80>
  404d1c:	ldr	w0, [x8, #700]
  404d20:	adrp	x1, 408000 <ferror@plt+0x5f80>
  404d24:	add	x1, x1, #0x76
  404d28:	mov	x2, x20
  404d2c:	mov	x3, x19
  404d30:	bl	402060 <err@plt>
  404d34:	stp	x29, x30, [sp, #-32]!
  404d38:	stp	x20, x19, [sp, #16]
  404d3c:	mov	x29, sp
  404d40:	mov	x20, x1
  404d44:	mov	x19, x0
  404d48:	bl	404dec <ferror@plt+0x2d6c>
  404d4c:	cmp	x0, w0, sxtw
  404d50:	b.ne	404d60 <ferror@plt+0x2ce0>  // b.any
  404d54:	ldp	x20, x19, [sp, #16]
  404d58:	ldp	x29, x30, [sp], #32
  404d5c:	ret
  404d60:	bl	402020 <__errno_location@plt>
  404d64:	mov	w8, #0x22                  	// #34
  404d68:	str	w8, [x0]
  404d6c:	adrp	x8, 419000 <ferror@plt+0x16f80>
  404d70:	ldr	w0, [x8, #700]
  404d74:	adrp	x1, 408000 <ferror@plt+0x5f80>
  404d78:	add	x1, x1, #0x76
  404d7c:	mov	x2, x20
  404d80:	mov	x3, x19
  404d84:	bl	402060 <err@plt>
  404d88:	mov	w2, #0xa                   	// #10
  404d8c:	b	404d90 <ferror@plt+0x2d10>
  404d90:	stp	x29, x30, [sp, #-32]!
  404d94:	stp	x20, x19, [sp, #16]
  404d98:	mov	x29, sp
  404d9c:	mov	x20, x1
  404da0:	mov	x19, x0
  404da4:	bl	404ea8 <ferror@plt+0x2e28>
  404da8:	cmp	w0, #0x10, lsl #12
  404dac:	b.cs	404dbc <ferror@plt+0x2d3c>  // b.hs, b.nlast
  404db0:	ldp	x20, x19, [sp, #16]
  404db4:	ldp	x29, x30, [sp], #32
  404db8:	ret
  404dbc:	bl	402020 <__errno_location@plt>
  404dc0:	mov	w8, #0x22                  	// #34
  404dc4:	str	w8, [x0]
  404dc8:	adrp	x8, 419000 <ferror@plt+0x16f80>
  404dcc:	ldr	w0, [x8, #700]
  404dd0:	adrp	x1, 408000 <ferror@plt+0x5f80>
  404dd4:	add	x1, x1, #0x76
  404dd8:	mov	x2, x20
  404ddc:	mov	x3, x19
  404de0:	bl	402060 <err@plt>
  404de4:	mov	w2, #0x10                  	// #16
  404de8:	b	404d90 <ferror@plt+0x2d10>
  404dec:	stp	x29, x30, [sp, #-48]!
  404df0:	mov	x29, sp
  404df4:	str	x21, [sp, #16]
  404df8:	stp	x20, x19, [sp, #32]
  404dfc:	mov	x20, x1
  404e00:	mov	x19, x0
  404e04:	str	xzr, [x29, #24]
  404e08:	bl	402020 <__errno_location@plt>
  404e0c:	str	wzr, [x0]
  404e10:	cbz	x19, 404e60 <ferror@plt+0x2de0>
  404e14:	ldrb	w8, [x19]
  404e18:	cbz	w8, 404e60 <ferror@plt+0x2de0>
  404e1c:	mov	x21, x0
  404e20:	add	x1, x29, #0x18
  404e24:	mov	w2, #0xa                   	// #10
  404e28:	mov	x0, x19
  404e2c:	bl	401bc0 <strtoimax@plt>
  404e30:	ldr	w8, [x21]
  404e34:	cbnz	w8, 404e7c <ferror@plt+0x2dfc>
  404e38:	ldr	x8, [x29, #24]
  404e3c:	cmp	x8, x19
  404e40:	b.eq	404e60 <ferror@plt+0x2de0>  // b.none
  404e44:	cbz	x8, 404e50 <ferror@plt+0x2dd0>
  404e48:	ldrb	w8, [x8]
  404e4c:	cbnz	w8, 404e60 <ferror@plt+0x2de0>
  404e50:	ldp	x20, x19, [sp, #32]
  404e54:	ldr	x21, [sp, #16]
  404e58:	ldp	x29, x30, [sp], #48
  404e5c:	ret
  404e60:	adrp	x8, 419000 <ferror@plt+0x16f80>
  404e64:	ldr	w0, [x8, #700]
  404e68:	adrp	x1, 408000 <ferror@plt+0x5f80>
  404e6c:	add	x1, x1, #0x76
  404e70:	mov	x2, x20
  404e74:	mov	x3, x19
  404e78:	bl	401fd0 <errx@plt>
  404e7c:	adrp	x9, 419000 <ferror@plt+0x16f80>
  404e80:	ldr	w0, [x9, #700]
  404e84:	cmp	w8, #0x22
  404e88:	b.ne	404e68 <ferror@plt+0x2de8>  // b.any
  404e8c:	adrp	x1, 408000 <ferror@plt+0x5f80>
  404e90:	add	x1, x1, #0x76
  404e94:	mov	x2, x20
  404e98:	mov	x3, x19
  404e9c:	bl	402060 <err@plt>
  404ea0:	mov	w2, #0xa                   	// #10
  404ea4:	b	404ea8 <ferror@plt+0x2e28>
  404ea8:	stp	x29, x30, [sp, #-32]!
  404eac:	stp	x20, x19, [sp, #16]
  404eb0:	mov	x29, sp
  404eb4:	mov	x20, x1
  404eb8:	mov	x19, x0
  404ebc:	bl	404f0c <ferror@plt+0x2e8c>
  404ec0:	lsr	x8, x0, #32
  404ec4:	cbnz	x8, 404ed4 <ferror@plt+0x2e54>
  404ec8:	ldp	x20, x19, [sp, #16]
  404ecc:	ldp	x29, x30, [sp], #32
  404ed0:	ret
  404ed4:	bl	402020 <__errno_location@plt>
  404ed8:	mov	w8, #0x22                  	// #34
  404edc:	str	w8, [x0]
  404ee0:	adrp	x8, 419000 <ferror@plt+0x16f80>
  404ee4:	ldr	w0, [x8, #700]
  404ee8:	adrp	x1, 408000 <ferror@plt+0x5f80>
  404eec:	add	x1, x1, #0x76
  404ef0:	mov	x2, x20
  404ef4:	mov	x3, x19
  404ef8:	bl	402060 <err@plt>
  404efc:	mov	w2, #0x10                  	// #16
  404f00:	b	404ea8 <ferror@plt+0x2e28>
  404f04:	mov	w2, #0xa                   	// #10
  404f08:	b	404f0c <ferror@plt+0x2e8c>
  404f0c:	sub	sp, sp, #0x40
  404f10:	stp	x29, x30, [sp, #16]
  404f14:	stp	x22, x21, [sp, #32]
  404f18:	stp	x20, x19, [sp, #48]
  404f1c:	add	x29, sp, #0x10
  404f20:	mov	w21, w2
  404f24:	mov	x20, x1
  404f28:	mov	x19, x0
  404f2c:	str	xzr, [sp, #8]
  404f30:	bl	402020 <__errno_location@plt>
  404f34:	str	wzr, [x0]
  404f38:	cbz	x19, 404f8c <ferror@plt+0x2f0c>
  404f3c:	ldrb	w8, [x19]
  404f40:	cbz	w8, 404f8c <ferror@plt+0x2f0c>
  404f44:	mov	x22, x0
  404f48:	add	x1, sp, #0x8
  404f4c:	mov	x0, x19
  404f50:	mov	w2, w21
  404f54:	bl	401e00 <strtoumax@plt>
  404f58:	ldr	w8, [x22]
  404f5c:	cbnz	w8, 404fa8 <ferror@plt+0x2f28>
  404f60:	ldr	x8, [sp, #8]
  404f64:	cmp	x8, x19
  404f68:	b.eq	404f8c <ferror@plt+0x2f0c>  // b.none
  404f6c:	cbz	x8, 404f78 <ferror@plt+0x2ef8>
  404f70:	ldrb	w8, [x8]
  404f74:	cbnz	w8, 404f8c <ferror@plt+0x2f0c>
  404f78:	ldp	x20, x19, [sp, #48]
  404f7c:	ldp	x22, x21, [sp, #32]
  404f80:	ldp	x29, x30, [sp, #16]
  404f84:	add	sp, sp, #0x40
  404f88:	ret
  404f8c:	adrp	x8, 419000 <ferror@plt+0x16f80>
  404f90:	ldr	w0, [x8, #700]
  404f94:	adrp	x1, 408000 <ferror@plt+0x5f80>
  404f98:	add	x1, x1, #0x76
  404f9c:	mov	x2, x20
  404fa0:	mov	x3, x19
  404fa4:	bl	401fd0 <errx@plt>
  404fa8:	adrp	x9, 419000 <ferror@plt+0x16f80>
  404fac:	ldr	w0, [x9, #700]
  404fb0:	cmp	w8, #0x22
  404fb4:	b.ne	404f94 <ferror@plt+0x2f14>  // b.any
  404fb8:	adrp	x1, 408000 <ferror@plt+0x5f80>
  404fbc:	add	x1, x1, #0x76
  404fc0:	mov	x2, x20
  404fc4:	mov	x3, x19
  404fc8:	bl	402060 <err@plt>
  404fcc:	mov	w2, #0x10                  	// #16
  404fd0:	b	404f0c <ferror@plt+0x2e8c>
  404fd4:	stp	x29, x30, [sp, #-48]!
  404fd8:	mov	x29, sp
  404fdc:	str	x21, [sp, #16]
  404fe0:	stp	x20, x19, [sp, #32]
  404fe4:	mov	x20, x1
  404fe8:	mov	x19, x0
  404fec:	str	xzr, [x29, #24]
  404ff0:	bl	402020 <__errno_location@plt>
  404ff4:	str	wzr, [x0]
  404ff8:	cbz	x19, 405044 <ferror@plt+0x2fc4>
  404ffc:	ldrb	w8, [x19]
  405000:	cbz	w8, 405044 <ferror@plt+0x2fc4>
  405004:	mov	x21, x0
  405008:	add	x1, x29, #0x18
  40500c:	mov	x0, x19
  405010:	bl	401be0 <strtod@plt>
  405014:	ldr	w8, [x21]
  405018:	cbnz	w8, 405060 <ferror@plt+0x2fe0>
  40501c:	ldr	x8, [x29, #24]
  405020:	cmp	x8, x19
  405024:	b.eq	405044 <ferror@plt+0x2fc4>  // b.none
  405028:	cbz	x8, 405034 <ferror@plt+0x2fb4>
  40502c:	ldrb	w8, [x8]
  405030:	cbnz	w8, 405044 <ferror@plt+0x2fc4>
  405034:	ldp	x20, x19, [sp, #32]
  405038:	ldr	x21, [sp, #16]
  40503c:	ldp	x29, x30, [sp], #48
  405040:	ret
  405044:	adrp	x8, 419000 <ferror@plt+0x16f80>
  405048:	ldr	w0, [x8, #700]
  40504c:	adrp	x1, 408000 <ferror@plt+0x5f80>
  405050:	add	x1, x1, #0x76
  405054:	mov	x2, x20
  405058:	mov	x3, x19
  40505c:	bl	401fd0 <errx@plt>
  405060:	adrp	x9, 419000 <ferror@plt+0x16f80>
  405064:	ldr	w0, [x9, #700]
  405068:	cmp	w8, #0x22
  40506c:	b.ne	40504c <ferror@plt+0x2fcc>  // b.any
  405070:	adrp	x1, 408000 <ferror@plt+0x5f80>
  405074:	add	x1, x1, #0x76
  405078:	mov	x2, x20
  40507c:	mov	x3, x19
  405080:	bl	402060 <err@plt>
  405084:	stp	x29, x30, [sp, #-48]!
  405088:	mov	x29, sp
  40508c:	str	x21, [sp, #16]
  405090:	stp	x20, x19, [sp, #32]
  405094:	mov	x20, x1
  405098:	mov	x19, x0
  40509c:	str	xzr, [x29, #24]
  4050a0:	bl	402020 <__errno_location@plt>
  4050a4:	str	wzr, [x0]
  4050a8:	cbz	x19, 4050f8 <ferror@plt+0x3078>
  4050ac:	ldrb	w8, [x19]
  4050b0:	cbz	w8, 4050f8 <ferror@plt+0x3078>
  4050b4:	mov	x21, x0
  4050b8:	add	x1, x29, #0x18
  4050bc:	mov	w2, #0xa                   	// #10
  4050c0:	mov	x0, x19
  4050c4:	bl	401ea0 <strtol@plt>
  4050c8:	ldr	w8, [x21]
  4050cc:	cbnz	w8, 405114 <ferror@plt+0x3094>
  4050d0:	ldr	x8, [x29, #24]
  4050d4:	cmp	x8, x19
  4050d8:	b.eq	4050f8 <ferror@plt+0x3078>  // b.none
  4050dc:	cbz	x8, 4050e8 <ferror@plt+0x3068>
  4050e0:	ldrb	w8, [x8]
  4050e4:	cbnz	w8, 4050f8 <ferror@plt+0x3078>
  4050e8:	ldp	x20, x19, [sp, #32]
  4050ec:	ldr	x21, [sp, #16]
  4050f0:	ldp	x29, x30, [sp], #48
  4050f4:	ret
  4050f8:	adrp	x8, 419000 <ferror@plt+0x16f80>
  4050fc:	ldr	w0, [x8, #700]
  405100:	adrp	x1, 408000 <ferror@plt+0x5f80>
  405104:	add	x1, x1, #0x76
  405108:	mov	x2, x20
  40510c:	mov	x3, x19
  405110:	bl	401fd0 <errx@plt>
  405114:	adrp	x9, 419000 <ferror@plt+0x16f80>
  405118:	ldr	w0, [x9, #700]
  40511c:	cmp	w8, #0x22
  405120:	b.ne	405100 <ferror@plt+0x3080>  // b.any
  405124:	adrp	x1, 408000 <ferror@plt+0x5f80>
  405128:	add	x1, x1, #0x76
  40512c:	mov	x2, x20
  405130:	mov	x3, x19
  405134:	bl	402060 <err@plt>
  405138:	stp	x29, x30, [sp, #-48]!
  40513c:	mov	x29, sp
  405140:	str	x21, [sp, #16]
  405144:	stp	x20, x19, [sp, #32]
  405148:	mov	x20, x1
  40514c:	mov	x19, x0
  405150:	str	xzr, [x29, #24]
  405154:	bl	402020 <__errno_location@plt>
  405158:	str	wzr, [x0]
  40515c:	cbz	x19, 4051ac <ferror@plt+0x312c>
  405160:	ldrb	w8, [x19]
  405164:	cbz	w8, 4051ac <ferror@plt+0x312c>
  405168:	mov	x21, x0
  40516c:	add	x1, x29, #0x18
  405170:	mov	w2, #0xa                   	// #10
  405174:	mov	x0, x19
  405178:	bl	401b60 <strtoul@plt>
  40517c:	ldr	w8, [x21]
  405180:	cbnz	w8, 4051c8 <ferror@plt+0x3148>
  405184:	ldr	x8, [x29, #24]
  405188:	cmp	x8, x19
  40518c:	b.eq	4051ac <ferror@plt+0x312c>  // b.none
  405190:	cbz	x8, 40519c <ferror@plt+0x311c>
  405194:	ldrb	w8, [x8]
  405198:	cbnz	w8, 4051ac <ferror@plt+0x312c>
  40519c:	ldp	x20, x19, [sp, #32]
  4051a0:	ldr	x21, [sp, #16]
  4051a4:	ldp	x29, x30, [sp], #48
  4051a8:	ret
  4051ac:	adrp	x8, 419000 <ferror@plt+0x16f80>
  4051b0:	ldr	w0, [x8, #700]
  4051b4:	adrp	x1, 408000 <ferror@plt+0x5f80>
  4051b8:	add	x1, x1, #0x76
  4051bc:	mov	x2, x20
  4051c0:	mov	x3, x19
  4051c4:	bl	401fd0 <errx@plt>
  4051c8:	adrp	x9, 419000 <ferror@plt+0x16f80>
  4051cc:	ldr	w0, [x9, #700]
  4051d0:	cmp	w8, #0x22
  4051d4:	b.ne	4051b4 <ferror@plt+0x3134>  // b.any
  4051d8:	adrp	x1, 408000 <ferror@plt+0x5f80>
  4051dc:	add	x1, x1, #0x76
  4051e0:	mov	x2, x20
  4051e4:	mov	x3, x19
  4051e8:	bl	402060 <err@plt>
  4051ec:	sub	sp, sp, #0x30
  4051f0:	stp	x20, x19, [sp, #32]
  4051f4:	mov	x20, x1
  4051f8:	add	x1, sp, #0x8
  4051fc:	mov	x2, xzr
  405200:	stp	x29, x30, [sp, #16]
  405204:	add	x29, sp, #0x10
  405208:	mov	x19, x0
  40520c:	bl	4046d8 <ferror@plt+0x2658>
  405210:	cbnz	w0, 405228 <ferror@plt+0x31a8>
  405214:	ldr	x0, [sp, #8]
  405218:	ldp	x20, x19, [sp, #32]
  40521c:	ldp	x29, x30, [sp, #16]
  405220:	add	sp, sp, #0x30
  405224:	ret
  405228:	bl	402020 <__errno_location@plt>
  40522c:	adrp	x9, 419000 <ferror@plt+0x16f80>
  405230:	ldr	w8, [x0]
  405234:	ldr	w0, [x9, #700]
  405238:	adrp	x1, 408000 <ferror@plt+0x5f80>
  40523c:	add	x1, x1, #0x76
  405240:	mov	x2, x20
  405244:	mov	x3, x19
  405248:	cbnz	w8, 405250 <ferror@plt+0x31d0>
  40524c:	bl	401fd0 <errx@plt>
  405250:	bl	402060 <err@plt>
  405254:	stp	x29, x30, [sp, #-32]!
  405258:	str	x19, [sp, #16]
  40525c:	mov	x19, x1
  405260:	mov	x1, x2
  405264:	mov	x29, sp
  405268:	bl	404fd4 <ferror@plt+0x2f54>
  40526c:	adrp	x8, 408000 <ferror@plt+0x5f80>
  405270:	ldr	d1, [x8, #80]
  405274:	fcvtzs	x8, d0
  405278:	scvtf	d2, x8
  40527c:	fsub	d0, d0, d2
  405280:	fmul	d0, d0, d1
  405284:	fcvtzs	x9, d0
  405288:	stp	x8, x9, [x19]
  40528c:	ldr	x19, [sp, #16]
  405290:	ldp	x29, x30, [sp], #32
  405294:	ret
  405298:	and	w8, w0, #0xf000
  40529c:	sub	w8, w8, #0x1, lsl #12
  4052a0:	lsr	w9, w8, #12
  4052a4:	cmp	w9, #0xb
  4052a8:	mov	w8, wzr
  4052ac:	b.hi	405300 <ferror@plt+0x3280>  // b.pmore
  4052b0:	adrp	x10, 408000 <ferror@plt+0x5f80>
  4052b4:	add	x10, x10, #0x58
  4052b8:	adr	x11, 4052cc <ferror@plt+0x324c>
  4052bc:	ldrb	w12, [x10, x9]
  4052c0:	add	x11, x11, x12, lsl #2
  4052c4:	mov	w9, #0x64                  	// #100
  4052c8:	br	x11
  4052cc:	mov	w9, #0x70                  	// #112
  4052d0:	b	4052f8 <ferror@plt+0x3278>
  4052d4:	mov	w9, #0x63                  	// #99
  4052d8:	b	4052f8 <ferror@plt+0x3278>
  4052dc:	mov	w9, #0x62                  	// #98
  4052e0:	b	4052f8 <ferror@plt+0x3278>
  4052e4:	mov	w9, #0x6c                  	// #108
  4052e8:	b	4052f8 <ferror@plt+0x3278>
  4052ec:	mov	w9, #0x73                  	// #115
  4052f0:	b	4052f8 <ferror@plt+0x3278>
  4052f4:	mov	w9, #0x2d                  	// #45
  4052f8:	mov	w8, #0x1                   	// #1
  4052fc:	strb	w9, [x1]
  405300:	tst	w0, #0x100
  405304:	mov	w9, #0x72                  	// #114
  405308:	mov	w10, #0x2d                  	// #45
  40530c:	add	x11, x1, x8
  405310:	mov	w12, #0x77                  	// #119
  405314:	csel	w17, w10, w9, eq  // eq = none
  405318:	tst	w0, #0x80
  40531c:	mov	w14, #0x53                  	// #83
  405320:	mov	w15, #0x73                  	// #115
  405324:	mov	w16, #0x78                  	// #120
  405328:	strb	w17, [x11]
  40532c:	csel	w17, w10, w12, eq  // eq = none
  405330:	tst	w0, #0x40
  405334:	orr	x13, x8, #0x2
  405338:	strb	w17, [x11, #1]
  40533c:	csel	w11, w15, w14, ne  // ne = any
  405340:	csel	w17, w16, w10, ne  // ne = any
  405344:	tst	w0, #0x800
  405348:	csel	w11, w17, w11, eq  // eq = none
  40534c:	add	x13, x13, x1
  405350:	tst	w0, #0x20
  405354:	strb	w11, [x13]
  405358:	csel	w11, w10, w9, eq  // eq = none
  40535c:	tst	w0, #0x10
  405360:	strb	w11, [x13, #1]
  405364:	csel	w11, w10, w12, eq  // eq = none
  405368:	tst	w0, #0x8
  40536c:	csel	w14, w15, w14, ne  // ne = any
  405370:	csel	w15, w16, w10, ne  // ne = any
  405374:	tst	w0, #0x400
  405378:	orr	x8, x8, #0x6
  40537c:	csel	w14, w15, w14, eq  // eq = none
  405380:	tst	w0, #0x4
  405384:	add	x8, x8, x1
  405388:	csel	w9, w10, w9, eq  // eq = none
  40538c:	tst	w0, #0x2
  405390:	mov	w17, #0x54                  	// #84
  405394:	strb	w11, [x13, #2]
  405398:	mov	w11, #0x74                  	// #116
  40539c:	strb	w14, [x13, #3]
  4053a0:	strb	w9, [x8]
  4053a4:	csel	w9, w10, w12, eq  // eq = none
  4053a8:	tst	w0, #0x1
  4053ac:	strb	w9, [x8, #1]
  4053b0:	csel	w9, w11, w17, ne  // ne = any
  4053b4:	csel	w10, w16, w10, ne  // ne = any
  4053b8:	tst	w0, #0x200
  4053bc:	csel	w9, w10, w9, eq  // eq = none
  4053c0:	mov	x0, x1
  4053c4:	strb	w9, [x8, #2]
  4053c8:	strb	wzr, [x8, #3]
  4053cc:	ret
  4053d0:	sub	sp, sp, #0x50
  4053d4:	add	x8, sp, #0x8
  4053d8:	stp	x29, x30, [sp, #48]
  4053dc:	stp	x20, x19, [sp, #64]
  4053e0:	add	x29, sp, #0x30
  4053e4:	tbz	w0, #1, 4053f4 <ferror@plt+0x3374>
  4053e8:	orr	x8, x8, #0x1
  4053ec:	mov	w9, #0x20                  	// #32
  4053f0:	strb	w9, [sp, #8]
  4053f4:	mov	x9, xzr
  4053f8:	add	x10, x9, #0xa
  4053fc:	lsr	x11, x1, x10
  405400:	cbz	x11, 405418 <ferror@plt+0x3398>
  405404:	cmp	x10, #0x33
  405408:	mov	x9, x10
  40540c:	b.cc	4053f8 <ferror@plt+0x3378>  // b.lo, b.ul, b.last
  405410:	mov	w9, #0x3c                  	// #60
  405414:	b	40541c <ferror@plt+0x339c>
  405418:	cbz	w9, 4054d0 <ferror@plt+0x3450>
  40541c:	mov	w10, #0x6667                	// #26215
  405420:	movk	w10, #0x6666, lsl #16
  405424:	smull	x10, w9, w10
  405428:	adrp	x11, 408000 <ferror@plt+0x5f80>
  40542c:	lsr	x12, x10, #63
  405430:	asr	x10, x10, #34
  405434:	add	x11, x11, #0x7f
  405438:	add	w10, w10, w12
  40543c:	ldrb	w12, [x11, w10, sxtw]
  405440:	mov	x10, #0xffffffffffffffff    	// #-1
  405444:	lsl	x10, x10, x9
  405448:	mov	x11, x8
  40544c:	lsr	x19, x1, x9
  405450:	bic	x10, x1, x10
  405454:	strb	w12, [x11], #1
  405458:	tbz	w0, #0, 405474 <ferror@plt+0x33f4>
  40545c:	add	w12, w9, #0x9
  405460:	cmp	w12, #0x13
  405464:	b.cc	405474 <ferror@plt+0x33f4>  // b.lo, b.ul, b.last
  405468:	mov	w11, #0x4269                	// #17001
  40546c:	sturh	w11, [x8, #1]
  405470:	add	x11, x8, #0x3
  405474:	strb	wzr, [x11]
  405478:	cbz	x10, 405548 <ferror@plt+0x34c8>
  40547c:	sub	w8, w9, #0xa
  405480:	lsr	x8, x10, x8
  405484:	tbnz	w0, #2, 40549c <ferror@plt+0x341c>
  405488:	sub	x9, x8, #0x3b6
  40548c:	cmp	x9, #0x64
  405490:	b.cs	4054e0 <ferror@plt+0x3460>  // b.hs, b.nlast
  405494:	add	w19, w19, #0x1
  405498:	b	405548 <ferror@plt+0x34c8>
  40549c:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  4054a0:	add	x8, x8, #0x5
  4054a4:	movk	x9, #0xcccd
  4054a8:	umulh	x10, x8, x9
  4054ac:	lsr	x20, x10, #3
  4054b0:	mul	x9, x20, x9
  4054b4:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  4054b8:	ror	x9, x9, #1
  4054bc:	movk	x10, #0x1999, lsl #48
  4054c0:	cmp	x9, x10
  4054c4:	b.ls	4054e4 <ferror@plt+0x3464>  // b.plast
  4054c8:	cbnz	x20, 405504 <ferror@plt+0x3484>
  4054cc:	b	405548 <ferror@plt+0x34c8>
  4054d0:	mov	w9, #0x42                  	// #66
  4054d4:	strh	w9, [x8]
  4054d8:	mov	w19, w1
  4054dc:	b	405548 <ferror@plt+0x34c8>
  4054e0:	add	x8, x8, #0x32
  4054e4:	mov	x9, #0xf5c3                	// #62915
  4054e8:	movk	x9, #0x5c28, lsl #16
  4054ec:	movk	x9, #0xc28f, lsl #32
  4054f0:	lsr	x8, x8, #2
  4054f4:	movk	x9, #0x28f5, lsl #48
  4054f8:	umulh	x8, x8, x9
  4054fc:	lsr	x20, x8, #2
  405500:	cbz	x20, 405548 <ferror@plt+0x34c8>
  405504:	bl	401c80 <localeconv@plt>
  405508:	cbz	x0, 40551c <ferror@plt+0x349c>
  40550c:	ldr	x4, [x0]
  405510:	cbz	x4, 40551c <ferror@plt+0x349c>
  405514:	ldrb	w8, [x4]
  405518:	cbnz	w8, 405524 <ferror@plt+0x34a4>
  40551c:	adrp	x4, 408000 <ferror@plt+0x5f80>
  405520:	add	x4, x4, #0x87
  405524:	adrp	x2, 408000 <ferror@plt+0x5f80>
  405528:	add	x2, x2, #0x89
  40552c:	add	x0, sp, #0x10
  405530:	add	x6, sp, #0x8
  405534:	mov	w1, #0x20                  	// #32
  405538:	mov	w3, w19
  40553c:	mov	x5, x20
  405540:	bl	401c70 <snprintf@plt>
  405544:	b	405564 <ferror@plt+0x34e4>
  405548:	adrp	x2, 408000 <ferror@plt+0x5f80>
  40554c:	add	x2, x2, #0x93
  405550:	add	x0, sp, #0x10
  405554:	add	x4, sp, #0x8
  405558:	mov	w1, #0x20                  	// #32
  40555c:	mov	w3, w19
  405560:	bl	401c70 <snprintf@plt>
  405564:	add	x0, sp, #0x10
  405568:	bl	401db0 <strdup@plt>
  40556c:	ldp	x20, x19, [sp, #64]
  405570:	ldp	x29, x30, [sp, #48]
  405574:	add	sp, sp, #0x50
  405578:	ret
  40557c:	stp	x29, x30, [sp, #-64]!
  405580:	stp	x24, x23, [sp, #16]
  405584:	stp	x22, x21, [sp, #32]
  405588:	stp	x20, x19, [sp, #48]
  40558c:	mov	x29, sp
  405590:	cbz	x0, 405644 <ferror@plt+0x35c4>
  405594:	mov	x19, x3
  405598:	mov	x9, x0
  40559c:	mov	w0, #0xffffffff            	// #-1
  4055a0:	cbz	x3, 405648 <ferror@plt+0x35c8>
  4055a4:	mov	x20, x2
  4055a8:	cbz	x2, 405648 <ferror@plt+0x35c8>
  4055ac:	mov	x21, x1
  4055b0:	cbz	x1, 405648 <ferror@plt+0x35c8>
  4055b4:	ldrb	w10, [x9]
  4055b8:	cbz	w10, 405648 <ferror@plt+0x35c8>
  4055bc:	mov	x23, xzr
  4055c0:	mov	x8, xzr
  4055c4:	add	x22, x9, #0x1
  4055c8:	cmp	x23, x20
  4055cc:	b.cs	40565c <ferror@plt+0x35dc>  // b.hs, b.nlast
  4055d0:	and	w11, w10, #0xff
  4055d4:	ldrb	w10, [x22]
  4055d8:	sub	x9, x22, #0x1
  4055dc:	cmp	x8, #0x0
  4055e0:	csel	x8, x9, x8, eq  // eq = none
  4055e4:	cmp	w11, #0x2c
  4055e8:	csel	x9, x9, xzr, eq  // eq = none
  4055ec:	cmp	w10, #0x0
  4055f0:	csel	x24, x22, x9, eq  // eq = none
  4055f4:	cbz	x8, 405630 <ferror@plt+0x35b0>
  4055f8:	cbz	x24, 405630 <ferror@plt+0x35b0>
  4055fc:	subs	x1, x24, x8
  405600:	b.ls	405644 <ferror@plt+0x35c4>  // b.plast
  405604:	mov	x0, x8
  405608:	blr	x19
  40560c:	cmn	w0, #0x1
  405610:	b.eq	405644 <ferror@plt+0x35c4>  // b.none
  405614:	str	w0, [x21, x23, lsl #2]
  405618:	ldrb	w8, [x24]
  40561c:	add	x0, x23, #0x1
  405620:	cbz	w8, 405648 <ferror@plt+0x35c8>
  405624:	ldrb	w10, [x22]
  405628:	mov	x8, xzr
  40562c:	b	405634 <ferror@plt+0x35b4>
  405630:	mov	x0, x23
  405634:	add	x22, x22, #0x1
  405638:	mov	x23, x0
  40563c:	cbnz	w10, 4055c8 <ferror@plt+0x3548>
  405640:	b	405648 <ferror@plt+0x35c8>
  405644:	mov	w0, #0xffffffff            	// #-1
  405648:	ldp	x20, x19, [sp, #48]
  40564c:	ldp	x22, x21, [sp, #32]
  405650:	ldp	x24, x23, [sp, #16]
  405654:	ldp	x29, x30, [sp], #64
  405658:	ret
  40565c:	mov	w0, #0xfffffffe            	// #-2
  405660:	b	405648 <ferror@plt+0x35c8>
  405664:	stp	x29, x30, [sp, #-32]!
  405668:	str	x19, [sp, #16]
  40566c:	mov	x29, sp
  405670:	cbz	x0, 405694 <ferror@plt+0x3614>
  405674:	mov	x19, x3
  405678:	mov	w8, #0xffffffff            	// #-1
  40567c:	cbz	x3, 405698 <ferror@plt+0x3618>
  405680:	ldrb	w9, [x0]
  405684:	cbz	w9, 405698 <ferror@plt+0x3618>
  405688:	ldr	x8, [x19]
  40568c:	cmp	x8, x2
  405690:	b.ls	4056a8 <ferror@plt+0x3628>  // b.plast
  405694:	mov	w8, #0xffffffff            	// #-1
  405698:	ldr	x19, [sp, #16]
  40569c:	mov	w0, w8
  4056a0:	ldp	x29, x30, [sp], #32
  4056a4:	ret
  4056a8:	cmp	w9, #0x2b
  4056ac:	b.ne	4056b8 <ferror@plt+0x3638>  // b.any
  4056b0:	add	x0, x0, #0x1
  4056b4:	b	4056c0 <ferror@plt+0x3640>
  4056b8:	mov	x8, xzr
  4056bc:	str	xzr, [x19]
  4056c0:	add	x1, x1, x8, lsl #2
  4056c4:	sub	x2, x2, x8
  4056c8:	mov	x3, x4
  4056cc:	bl	40557c <ferror@plt+0x34fc>
  4056d0:	mov	w8, w0
  4056d4:	cmp	w0, #0x1
  4056d8:	b.lt	405698 <ferror@plt+0x3618>  // b.tstop
  4056dc:	ldr	x9, [x19]
  4056e0:	add	x9, x9, w8, uxtw
  4056e4:	str	x9, [x19]
  4056e8:	b	405698 <ferror@plt+0x3618>
  4056ec:	stp	x29, x30, [sp, #-64]!
  4056f0:	mov	x8, x0
  4056f4:	mov	w0, #0xffffffea            	// #-22
  4056f8:	str	x23, [sp, #16]
  4056fc:	stp	x22, x21, [sp, #32]
  405700:	stp	x20, x19, [sp, #48]
  405704:	mov	x29, sp
  405708:	cbz	x1, 4057a8 <ferror@plt+0x3728>
  40570c:	cbz	x8, 4057a8 <ferror@plt+0x3728>
  405710:	mov	x19, x2
  405714:	cbz	x2, 4057a8 <ferror@plt+0x3728>
  405718:	ldrb	w9, [x8]
  40571c:	cbz	w9, 4057a4 <ferror@plt+0x3724>
  405720:	mov	x20, x1
  405724:	mov	x0, xzr
  405728:	add	x21, x8, #0x1
  40572c:	mov	w22, #0x1                   	// #1
  405730:	mov	x8, x21
  405734:	ldrb	w10, [x8], #-1
  405738:	and	w9, w9, #0xff
  40573c:	cmp	x0, #0x0
  405740:	csel	x0, x8, x0, eq  // eq = none
  405744:	cmp	w9, #0x2c
  405748:	csel	x8, x8, xzr, eq  // eq = none
  40574c:	cmp	w10, #0x0
  405750:	mov	w9, w10
  405754:	csel	x23, x21, x8, eq  // eq = none
  405758:	cbz	x0, 40579c <ferror@plt+0x371c>
  40575c:	cbz	x23, 40579c <ferror@plt+0x371c>
  405760:	subs	x1, x23, x0
  405764:	b.ls	4057bc <ferror@plt+0x373c>  // b.plast
  405768:	blr	x19
  40576c:	tbnz	w0, #31, 4057a8 <ferror@plt+0x3728>
  405770:	mov	w8, w0
  405774:	lsr	x8, x8, #3
  405778:	ldrb	w9, [x20, x8]
  40577c:	and	w10, w0, #0x7
  405780:	lsl	w10, w22, w10
  405784:	orr	w9, w9, w10
  405788:	strb	w9, [x20, x8]
  40578c:	ldrb	w8, [x23]
  405790:	cbz	w8, 4057a4 <ferror@plt+0x3724>
  405794:	ldrb	w9, [x21]
  405798:	mov	x0, xzr
  40579c:	add	x21, x21, #0x1
  4057a0:	cbnz	w9, 405730 <ferror@plt+0x36b0>
  4057a4:	mov	w0, wzr
  4057a8:	ldp	x20, x19, [sp, #48]
  4057ac:	ldp	x22, x21, [sp, #32]
  4057b0:	ldr	x23, [sp, #16]
  4057b4:	ldp	x29, x30, [sp], #64
  4057b8:	ret
  4057bc:	mov	w0, #0xffffffff            	// #-1
  4057c0:	b	4057a8 <ferror@plt+0x3728>
  4057c4:	stp	x29, x30, [sp, #-48]!
  4057c8:	mov	x8, x0
  4057cc:	mov	w0, #0xffffffea            	// #-22
  4057d0:	stp	x22, x21, [sp, #16]
  4057d4:	stp	x20, x19, [sp, #32]
  4057d8:	mov	x29, sp
  4057dc:	cbz	x1, 405868 <ferror@plt+0x37e8>
  4057e0:	cbz	x8, 405868 <ferror@plt+0x37e8>
  4057e4:	mov	x19, x2
  4057e8:	cbz	x2, 405868 <ferror@plt+0x37e8>
  4057ec:	ldrb	w9, [x8]
  4057f0:	cbz	w9, 405864 <ferror@plt+0x37e4>
  4057f4:	mov	x20, x1
  4057f8:	mov	x0, xzr
  4057fc:	add	x21, x8, #0x1
  405800:	mov	x8, x21
  405804:	ldrb	w10, [x8], #-1
  405808:	and	w9, w9, #0xff
  40580c:	cmp	x0, #0x0
  405810:	csel	x0, x8, x0, eq  // eq = none
  405814:	cmp	w9, #0x2c
  405818:	csel	x8, x8, xzr, eq  // eq = none
  40581c:	cmp	w10, #0x0
  405820:	mov	w9, w10
  405824:	csel	x22, x21, x8, eq  // eq = none
  405828:	cbz	x0, 40585c <ferror@plt+0x37dc>
  40582c:	cbz	x22, 40585c <ferror@plt+0x37dc>
  405830:	subs	x1, x22, x0
  405834:	b.ls	405878 <ferror@plt+0x37f8>  // b.plast
  405838:	blr	x19
  40583c:	tbnz	x0, #63, 405868 <ferror@plt+0x37e8>
  405840:	ldr	x8, [x20]
  405844:	orr	x8, x8, x0
  405848:	str	x8, [x20]
  40584c:	ldrb	w8, [x22]
  405850:	cbz	w8, 405864 <ferror@plt+0x37e4>
  405854:	ldrb	w9, [x21]
  405858:	mov	x0, xzr
  40585c:	add	x21, x21, #0x1
  405860:	cbnz	w9, 405800 <ferror@plt+0x3780>
  405864:	mov	w0, wzr
  405868:	ldp	x20, x19, [sp, #32]
  40586c:	ldp	x22, x21, [sp, #16]
  405870:	ldp	x29, x30, [sp], #48
  405874:	ret
  405878:	mov	w0, #0xffffffff            	// #-1
  40587c:	b	405868 <ferror@plt+0x37e8>
  405880:	stp	x29, x30, [sp, #-64]!
  405884:	mov	x29, sp
  405888:	str	x23, [sp, #16]
  40588c:	stp	x22, x21, [sp, #32]
  405890:	stp	x20, x19, [sp, #48]
  405894:	str	xzr, [x29, #24]
  405898:	cbz	x0, 405970 <ferror@plt+0x38f0>
  40589c:	mov	w21, w3
  4058a0:	mov	x19, x2
  4058a4:	mov	x23, x1
  4058a8:	mov	x22, x0
  4058ac:	str	w3, [x1]
  4058b0:	str	w3, [x2]
  4058b4:	bl	402020 <__errno_location@plt>
  4058b8:	str	wzr, [x0]
  4058bc:	ldrb	w8, [x22]
  4058c0:	mov	x20, x0
  4058c4:	cmp	w8, #0x3a
  4058c8:	b.ne	4058d4 <ferror@plt+0x3854>  // b.any
  4058cc:	add	x21, x22, #0x1
  4058d0:	b	405930 <ferror@plt+0x38b0>
  4058d4:	add	x1, x29, #0x18
  4058d8:	mov	w2, #0xa                   	// #10
  4058dc:	mov	x0, x22
  4058e0:	bl	401ea0 <strtol@plt>
  4058e4:	str	w0, [x23]
  4058e8:	str	w0, [x19]
  4058ec:	ldr	x8, [x29, #24]
  4058f0:	mov	w0, #0xffffffff            	// #-1
  4058f4:	cmp	x8, x22
  4058f8:	b.eq	405970 <ferror@plt+0x38f0>  // b.none
  4058fc:	ldr	w9, [x20]
  405900:	cbnz	w9, 405970 <ferror@plt+0x38f0>
  405904:	cbz	x8, 405970 <ferror@plt+0x38f0>
  405908:	ldrb	w9, [x8]
  40590c:	cmp	w9, #0x2d
  405910:	b.eq	405924 <ferror@plt+0x38a4>  // b.none
  405914:	cmp	w9, #0x3a
  405918:	b.ne	40596c <ferror@plt+0x38ec>  // b.any
  40591c:	ldrb	w9, [x8, #1]
  405920:	cbz	w9, 405984 <ferror@plt+0x3904>
  405924:	add	x21, x8, #0x1
  405928:	str	xzr, [x29, #24]
  40592c:	str	wzr, [x20]
  405930:	add	x1, x29, #0x18
  405934:	mov	w2, #0xa                   	// #10
  405938:	mov	x0, x21
  40593c:	bl	401ea0 <strtol@plt>
  405940:	str	w0, [x19]
  405944:	ldr	w8, [x20]
  405948:	mov	w0, #0xffffffff            	// #-1
  40594c:	cbnz	w8, 405970 <ferror@plt+0x38f0>
  405950:	ldr	x8, [x29, #24]
  405954:	cbz	x8, 405970 <ferror@plt+0x38f0>
  405958:	cmp	x8, x21
  40595c:	mov	w0, #0xffffffff            	// #-1
  405960:	b.eq	405970 <ferror@plt+0x38f0>  // b.none
  405964:	ldrb	w8, [x8]
  405968:	cbnz	w8, 405970 <ferror@plt+0x38f0>
  40596c:	mov	w0, wzr
  405970:	ldp	x20, x19, [sp, #48]
  405974:	ldp	x22, x21, [sp, #32]
  405978:	ldr	x23, [sp, #16]
  40597c:	ldp	x29, x30, [sp], #64
  405980:	ret
  405984:	str	w21, [x19]
  405988:	b	40596c <ferror@plt+0x38ec>
  40598c:	sub	sp, sp, #0x40
  405990:	mov	w8, wzr
  405994:	stp	x29, x30, [sp, #16]
  405998:	str	x21, [sp, #32]
  40599c:	stp	x20, x19, [sp, #48]
  4059a0:	add	x29, sp, #0x10
  4059a4:	cbz	x1, 405a44 <ferror@plt+0x39c4>
  4059a8:	cbz	x0, 405a44 <ferror@plt+0x39c4>
  4059ac:	mov	x20, x1
  4059b0:	add	x1, x29, #0x18
  4059b4:	bl	405a5c <ferror@plt+0x39dc>
  4059b8:	mov	x19, x0
  4059bc:	add	x1, sp, #0x8
  4059c0:	mov	x0, x20
  4059c4:	bl	405a5c <ferror@plt+0x39dc>
  4059c8:	ldr	x20, [x29, #24]
  4059cc:	ldr	x8, [sp, #8]
  4059d0:	mov	x21, x0
  4059d4:	add	x9, x8, x20
  4059d8:	cmp	x9, #0x1
  4059dc:	b.eq	4059e8 <ferror@plt+0x3968>  // b.none
  4059e0:	cbnz	x9, 405a08 <ferror@plt+0x3988>
  4059e4:	b	405a40 <ferror@plt+0x39c0>
  4059e8:	cbz	x19, 4059f8 <ferror@plt+0x3978>
  4059ec:	ldrb	w9, [x19]
  4059f0:	cmp	w9, #0x2f
  4059f4:	b.eq	405a40 <ferror@plt+0x39c0>  // b.none
  4059f8:	cbz	x21, 405a38 <ferror@plt+0x39b8>
  4059fc:	ldrb	w9, [x21]
  405a00:	cmp	w9, #0x2f
  405a04:	b.eq	405a40 <ferror@plt+0x39c0>  // b.none
  405a08:	cbz	x19, 405a38 <ferror@plt+0x39b8>
  405a0c:	cbz	x21, 405a38 <ferror@plt+0x39b8>
  405a10:	cmp	x20, x8
  405a14:	b.ne	405a38 <ferror@plt+0x39b8>  // b.any
  405a18:	mov	x0, x19
  405a1c:	mov	x1, x21
  405a20:	mov	x2, x20
  405a24:	bl	401cf0 <strncmp@plt>
  405a28:	cbnz	w0, 405a38 <ferror@plt+0x39b8>
  405a2c:	add	x0, x19, x20
  405a30:	add	x20, x21, x20
  405a34:	b	4059b0 <ferror@plt+0x3930>
  405a38:	mov	w8, wzr
  405a3c:	b	405a44 <ferror@plt+0x39c4>
  405a40:	mov	w8, #0x1                   	// #1
  405a44:	ldp	x20, x19, [sp, #48]
  405a48:	ldr	x21, [sp, #32]
  405a4c:	ldp	x29, x30, [sp, #16]
  405a50:	mov	w0, w8
  405a54:	add	sp, sp, #0x40
  405a58:	ret
  405a5c:	mov	x8, x0
  405a60:	str	xzr, [x1]
  405a64:	mov	x0, x8
  405a68:	cbz	x8, 405a94 <ferror@plt+0x3a14>
  405a6c:	ldrb	w8, [x0]
  405a70:	cmp	w8, #0x2f
  405a74:	b.ne	405a8c <ferror@plt+0x3a0c>  // b.any
  405a78:	mov	x8, x0
  405a7c:	ldrb	w9, [x8, #1]!
  405a80:	cmp	w9, #0x2f
  405a84:	b.eq	405a64 <ferror@plt+0x39e4>  // b.none
  405a88:	b	405a98 <ferror@plt+0x3a18>
  405a8c:	cbnz	w8, 405a98 <ferror@plt+0x3a18>
  405a90:	mov	x0, xzr
  405a94:	ret
  405a98:	mov	w8, #0x1                   	// #1
  405a9c:	str	x8, [x1]
  405aa0:	ldrb	w9, [x0, x8]
  405aa4:	cbz	w9, 405a94 <ferror@plt+0x3a14>
  405aa8:	cmp	w9, #0x2f
  405aac:	b.eq	405a94 <ferror@plt+0x3a14>  // b.none
  405ab0:	add	x8, x8, #0x1
  405ab4:	b	405a9c <ferror@plt+0x3a1c>
  405ab8:	stp	x29, x30, [sp, #-64]!
  405abc:	orr	x8, x0, x1
  405ac0:	stp	x24, x23, [sp, #16]
  405ac4:	stp	x22, x21, [sp, #32]
  405ac8:	stp	x20, x19, [sp, #48]
  405acc:	mov	x29, sp
  405ad0:	cbz	x8, 405b04 <ferror@plt+0x3a84>
  405ad4:	mov	x19, x1
  405ad8:	mov	x21, x0
  405adc:	mov	x20, x2
  405ae0:	cbz	x0, 405b20 <ferror@plt+0x3aa0>
  405ae4:	cbz	x19, 405b3c <ferror@plt+0x3abc>
  405ae8:	mov	x0, x21
  405aec:	bl	401b70 <strlen@plt>
  405af0:	mvn	x8, x0
  405af4:	cmp	x8, x20
  405af8:	b.cs	405b44 <ferror@plt+0x3ac4>  // b.hs, b.nlast
  405afc:	mov	x22, xzr
  405b00:	b	405b80 <ferror@plt+0x3b00>
  405b04:	adrp	x0, 408000 <ferror@plt+0x5f80>
  405b08:	add	x0, x0, #0x2b8
  405b0c:	ldp	x20, x19, [sp, #48]
  405b10:	ldp	x22, x21, [sp, #32]
  405b14:	ldp	x24, x23, [sp, #16]
  405b18:	ldp	x29, x30, [sp], #64
  405b1c:	b	401db0 <strdup@plt>
  405b20:	mov	x0, x19
  405b24:	mov	x1, x20
  405b28:	ldp	x20, x19, [sp, #48]
  405b2c:	ldp	x22, x21, [sp, #32]
  405b30:	ldp	x24, x23, [sp, #16]
  405b34:	ldp	x29, x30, [sp], #64
  405b38:	b	401f10 <strndup@plt>
  405b3c:	mov	x0, x21
  405b40:	b	405b0c <ferror@plt+0x3a8c>
  405b44:	add	x24, x0, x20
  405b48:	mov	x23, x0
  405b4c:	add	x0, x24, #0x1
  405b50:	bl	401ce0 <malloc@plt>
  405b54:	mov	x22, x0
  405b58:	cbz	x0, 405b80 <ferror@plt+0x3b00>
  405b5c:	mov	x0, x22
  405b60:	mov	x1, x21
  405b64:	mov	x2, x23
  405b68:	bl	401b40 <memcpy@plt>
  405b6c:	add	x0, x22, x23
  405b70:	mov	x1, x19
  405b74:	mov	x2, x20
  405b78:	bl	401b40 <memcpy@plt>
  405b7c:	strb	wzr, [x22, x24]
  405b80:	mov	x0, x22
  405b84:	ldp	x20, x19, [sp, #48]
  405b88:	ldp	x22, x21, [sp, #32]
  405b8c:	ldp	x24, x23, [sp, #16]
  405b90:	ldp	x29, x30, [sp], #64
  405b94:	ret
  405b98:	stp	x29, x30, [sp, #-32]!
  405b9c:	stp	x20, x19, [sp, #16]
  405ba0:	mov	x19, x1
  405ba4:	mov	x20, x0
  405ba8:	mov	x29, sp
  405bac:	cbz	x1, 405bc0 <ferror@plt+0x3b40>
  405bb0:	mov	x0, x19
  405bb4:	bl	401b70 <strlen@plt>
  405bb8:	mov	x2, x0
  405bbc:	b	405bc4 <ferror@plt+0x3b44>
  405bc0:	mov	x2, xzr
  405bc4:	mov	x0, x20
  405bc8:	mov	x1, x19
  405bcc:	ldp	x20, x19, [sp, #16]
  405bd0:	ldp	x29, x30, [sp], #32
  405bd4:	b	405ab8 <ferror@plt+0x3a38>
  405bd8:	sub	sp, sp, #0x120
  405bdc:	stp	x29, x30, [sp, #256]
  405be0:	add	x29, sp, #0x100
  405be4:	add	x9, sp, #0x80
  405be8:	mov	x10, sp
  405bec:	mov	x11, #0xffffffffffffffd0    	// #-48
  405bf0:	add	x8, x29, #0x20
  405bf4:	movk	x11, #0xff80, lsl #32
  405bf8:	add	x9, x9, #0x30
  405bfc:	add	x10, x10, #0x80
  405c00:	stp	x8, x9, [x29, #-32]
  405c04:	stp	x10, x11, [x29, #-16]
  405c08:	stp	q1, q2, [sp, #16]
  405c0c:	str	q0, [sp]
  405c10:	ldp	q0, q1, [x29, #-32]
  405c14:	stp	x28, x19, [sp, #272]
  405c18:	mov	x19, x0
  405c1c:	stp	x2, x3, [sp, #128]
  405c20:	sub	x0, x29, #0x28
  405c24:	sub	x2, x29, #0x50
  405c28:	stp	x4, x5, [sp, #144]
  405c2c:	stp	x6, x7, [sp, #160]
  405c30:	stp	q3, q4, [sp, #48]
  405c34:	stp	q5, q6, [sp, #80]
  405c38:	str	q7, [sp, #112]
  405c3c:	stp	q0, q1, [x29, #-80]
  405c40:	bl	401ef0 <vasprintf@plt>
  405c44:	tbnz	w0, #31, 405c6c <ferror@plt+0x3bec>
  405c48:	ldur	x1, [x29, #-40]
  405c4c:	mov	w2, w0
  405c50:	mov	x0, x19
  405c54:	bl	405ab8 <ferror@plt+0x3a38>
  405c58:	ldur	x8, [x29, #-40]
  405c5c:	mov	x19, x0
  405c60:	mov	x0, x8
  405c64:	bl	401ed0 <free@plt>
  405c68:	b	405c70 <ferror@plt+0x3bf0>
  405c6c:	mov	x19, xzr
  405c70:	mov	x0, x19
  405c74:	ldp	x28, x19, [sp, #272]
  405c78:	ldp	x29, x30, [sp, #256]
  405c7c:	add	sp, sp, #0x120
  405c80:	ret
  405c84:	stp	x29, x30, [sp, #-80]!
  405c88:	stp	x24, x23, [sp, #32]
  405c8c:	stp	x22, x21, [sp, #48]
  405c90:	stp	x20, x19, [sp, #64]
  405c94:	ldr	x19, [x0]
  405c98:	str	x25, [sp, #16]
  405c9c:	mov	x29, sp
  405ca0:	ldrb	w8, [x19]
  405ca4:	cbz	w8, 405da4 <ferror@plt+0x3d24>
  405ca8:	mov	x20, x0
  405cac:	mov	x22, x1
  405cb0:	mov	x0, x19
  405cb4:	mov	x1, x2
  405cb8:	mov	w23, w3
  405cbc:	mov	x21, x2
  405cc0:	bl	401f20 <strspn@plt>
  405cc4:	add	x19, x19, x0
  405cc8:	ldrb	w25, [x19]
  405ccc:	cbz	x25, 405da0 <ferror@plt+0x3d20>
  405cd0:	cbz	w23, 405d54 <ferror@plt+0x3cd4>
  405cd4:	cmp	w25, #0x3f
  405cd8:	b.hi	405d70 <ferror@plt+0x3cf0>  // b.pmore
  405cdc:	mov	w8, #0x1                   	// #1
  405ce0:	mov	x9, #0x1                   	// #1
  405ce4:	lsl	x8, x8, x25
  405ce8:	movk	x9, #0x84, lsl #32
  405cec:	and	x8, x8, x9
  405cf0:	cbz	x8, 405d70 <ferror@plt+0x3cf0>
  405cf4:	add	x23, x19, #0x1
  405cf8:	add	x1, x29, #0x1c
  405cfc:	mov	x0, x23
  405d00:	strb	w25, [x29, #28]
  405d04:	strb	wzr, [x29, #29]
  405d08:	bl	405dc4 <ferror@plt+0x3d44>
  405d0c:	str	x0, [x22]
  405d10:	add	x8, x0, x19
  405d14:	ldrb	w8, [x8, #1]
  405d18:	cbz	w8, 405da0 <ferror@plt+0x3d20>
  405d1c:	cmp	w8, w25
  405d20:	b.ne	405da0 <ferror@plt+0x3d20>  // b.any
  405d24:	add	x8, x0, x19
  405d28:	ldrsb	w1, [x8, #2]
  405d2c:	mov	x24, x0
  405d30:	cbz	w1, 405d40 <ferror@plt+0x3cc0>
  405d34:	mov	x0, x21
  405d38:	bl	401f30 <strchr@plt>
  405d3c:	cbz	x0, 405da0 <ferror@plt+0x3d20>
  405d40:	add	x8, x19, x24
  405d44:	add	x8, x8, #0x2
  405d48:	str	x8, [x20]
  405d4c:	mov	x19, x23
  405d50:	b	405da8 <ferror@plt+0x3d28>
  405d54:	mov	x0, x19
  405d58:	mov	x1, x21
  405d5c:	bl	401fe0 <strcspn@plt>
  405d60:	add	x8, x19, x0
  405d64:	str	x0, [x22]
  405d68:	str	x8, [x20]
  405d6c:	b	405da8 <ferror@plt+0x3d28>
  405d70:	mov	x0, x19
  405d74:	mov	x1, x21
  405d78:	bl	405dc4 <ferror@plt+0x3d44>
  405d7c:	str	x0, [x22]
  405d80:	add	x22, x19, x0
  405d84:	ldrsb	w1, [x22]
  405d88:	cbz	w1, 405d98 <ferror@plt+0x3d18>
  405d8c:	mov	x0, x21
  405d90:	bl	401f30 <strchr@plt>
  405d94:	cbz	x0, 405da0 <ferror@plt+0x3d20>
  405d98:	str	x22, [x20]
  405d9c:	b	405da8 <ferror@plt+0x3d28>
  405da0:	str	x19, [x20]
  405da4:	mov	x19, xzr
  405da8:	mov	x0, x19
  405dac:	ldp	x20, x19, [sp, #64]
  405db0:	ldp	x22, x21, [sp, #48]
  405db4:	ldp	x24, x23, [sp, #32]
  405db8:	ldr	x25, [sp, #16]
  405dbc:	ldp	x29, x30, [sp], #80
  405dc0:	ret
  405dc4:	stp	x29, x30, [sp, #-48]!
  405dc8:	stp	x20, x19, [sp, #32]
  405dcc:	ldrb	w9, [x0]
  405dd0:	str	x21, [sp, #16]
  405dd4:	mov	x29, sp
  405dd8:	cbz	w9, 405e34 <ferror@plt+0x3db4>
  405ddc:	mov	x19, x1
  405de0:	mov	x21, xzr
  405de4:	mov	w8, wzr
  405de8:	add	x20, x0, #0x1
  405dec:	cbz	w8, 405e04 <ferror@plt+0x3d84>
  405df0:	mov	w8, wzr
  405df4:	ldrb	w9, [x20, x21]
  405df8:	add	x21, x21, #0x1
  405dfc:	cbnz	w9, 405dec <ferror@plt+0x3d6c>
  405e00:	b	405e30 <ferror@plt+0x3db0>
  405e04:	and	w8, w9, #0xff
  405e08:	cmp	w8, #0x5c
  405e0c:	b.ne	405e18 <ferror@plt+0x3d98>  // b.any
  405e10:	mov	w8, #0x1                   	// #1
  405e14:	b	405df4 <ferror@plt+0x3d74>
  405e18:	sxtb	w1, w9
  405e1c:	mov	x0, x19
  405e20:	bl	401f30 <strchr@plt>
  405e24:	cbz	x0, 405df0 <ferror@plt+0x3d70>
  405e28:	mov	w8, wzr
  405e2c:	b	405e3c <ferror@plt+0x3dbc>
  405e30:	b	405e3c <ferror@plt+0x3dbc>
  405e34:	mov	w8, wzr
  405e38:	mov	w21, wzr
  405e3c:	sub	w8, w21, w8
  405e40:	ldp	x20, x19, [sp, #32]
  405e44:	ldr	x21, [sp, #16]
  405e48:	sxtw	x0, w8
  405e4c:	ldp	x29, x30, [sp], #48
  405e50:	ret
  405e54:	stp	x29, x30, [sp, #-32]!
  405e58:	str	x19, [sp, #16]
  405e5c:	mov	x19, x0
  405e60:	mov	x29, sp
  405e64:	mov	x0, x19
  405e68:	bl	401d30 <fgetc@plt>
  405e6c:	cmp	w0, #0xa
  405e70:	b.eq	405e84 <ferror@plt+0x3e04>  // b.none
  405e74:	cmn	w0, #0x1
  405e78:	b.ne	405e64 <ferror@plt+0x3de4>  // b.any
  405e7c:	mov	w0, #0x1                   	// #1
  405e80:	b	405e88 <ferror@plt+0x3e08>
  405e84:	mov	w0, wzr
  405e88:	ldr	x19, [sp, #16]
  405e8c:	ldp	x29, x30, [sp], #32
  405e90:	ret
  405e94:	sub	sp, sp, #0x60
  405e98:	stp	x20, x19, [sp, #80]
  405e9c:	mov	w19, w0
  405ea0:	adrp	x0, 408000 <ferror@plt+0x5f80>
  405ea4:	adrp	x8, 419000 <ferror@plt+0x16f80>
  405ea8:	add	x0, x0, #0xbe
  405eac:	stp	x29, x30, [sp, #16]
  405eb0:	stp	x26, x25, [sp, #32]
  405eb4:	stp	x24, x23, [sp, #48]
  405eb8:	stp	x22, x21, [sp, #64]
  405ebc:	add	x29, sp, #0x10
  405ec0:	str	x1, [x8, #824]
  405ec4:	bl	402030 <getenv@plt>
  405ec8:	adrp	x21, 419000 <ferror@plt+0x16f80>
  405ecc:	ldr	w20, [x21, #896]
  405ed0:	tbnz	w20, #1, 405f10 <ferror@plt+0x3e90>
  405ed4:	cbz	x0, 405f78 <ferror@plt+0x3ef8>
  405ed8:	add	x1, sp, #0x8
  405edc:	mov	w2, wzr
  405ee0:	bl	401b60 <strtoul@plt>
  405ee4:	ldr	x8, [sp, #8]
  405ee8:	mov	x20, x0
  405eec:	cbz	x8, 405f0c <ferror@plt+0x3e8c>
  405ef0:	adrp	x1, 408000 <ferror@plt+0x5f80>
  405ef4:	add	x1, x1, #0x118
  405ef8:	mov	x0, x8
  405efc:	bl	401e70 <strcmp@plt>
  405f00:	cmp	w0, #0x0
  405f04:	mov	w8, #0xffff                	// #65535
  405f08:	csel	w20, w8, w20, eq  // eq = none
  405f0c:	str	w20, [x21, #896]
  405f10:	cbz	w20, 405f7c <ferror@plt+0x3efc>
  405f14:	bl	401c10 <getuid@plt>
  405f18:	mov	w20, w0
  405f1c:	bl	401bf0 <geteuid@plt>
  405f20:	cmp	w20, w0
  405f24:	b.ne	405f3c <ferror@plt+0x3ebc>  // b.any
  405f28:	bl	401ee0 <getgid@plt>
  405f2c:	mov	w20, w0
  405f30:	bl	401bd0 <getegid@plt>
  405f34:	cmp	w20, w0
  405f38:	b.eq	405f7c <ferror@plt+0x3efc>  // b.none
  405f3c:	adrp	x9, 418000 <ferror@plt+0x15f80>
  405f40:	ldr	w8, [x21, #896]
  405f44:	ldr	x9, [x9, #4048]
  405f48:	orr	w8, w8, #0x1000000
  405f4c:	ldr	x20, [x9]
  405f50:	str	w8, [x21, #896]
  405f54:	bl	401cc0 <getpid@plt>
  405f58:	adrp	x1, 408000 <ferror@plt+0x5f80>
  405f5c:	adrp	x3, 408000 <ferror@plt+0x5f80>
  405f60:	mov	w2, w0
  405f64:	add	x1, x1, #0xd4
  405f68:	add	x3, x3, #0x10d
  405f6c:	mov	x0, x20
  405f70:	bl	402050 <fprintf@plt>
  405f74:	b	405f7c <ferror@plt+0x3efc>
  405f78:	str	wzr, [x21, #896]
  405f7c:	ldr	w8, [x21, #896]
  405f80:	cmp	w19, #0x2
  405f84:	adrp	x22, 419000 <ferror@plt+0x16f80>
  405f88:	orr	w8, w8, #0x2
  405f8c:	str	w8, [x21, #896]
  405f90:	b.ne	405fac <ferror@plt+0x3f2c>  // b.any
  405f94:	adrp	x8, 419000 <ferror@plt+0x16f80>
  405f98:	mov	w9, #0x2                   	// #2
  405f9c:	str	w9, [x8, #872]
  405fa0:	ldrb	w8, [x22, #876]
  405fa4:	orr	w8, w8, #0x1
  405fa8:	b	406054 <ferror@plt+0x3fd4>
  405fac:	mov	w0, #0x1                   	// #1
  405fb0:	mov	w20, #0x1                   	// #1
  405fb4:	bl	401f80 <isatty@plt>
  405fb8:	cbz	w0, 405fe8 <ferror@plt+0x3f68>
  405fbc:	adrp	x23, 419000 <ferror@plt+0x16f80>
  405fc0:	cmp	w19, #0x3
  405fc4:	str	w19, [x23, #872]
  405fc8:	b.ne	405ff4 <ferror@plt+0x3f74>  // b.any
  405fcc:	bl	40628c <ferror@plt+0x420c>
  405fd0:	mov	w20, w0
  405fd4:	cbz	w0, 406020 <ferror@plt+0x3fa0>
  405fd8:	bl	406394 <ferror@plt+0x4314>
  405fdc:	cbz	w0, 405ffc <ferror@plt+0x3f7c>
  405fe0:	str	wzr, [x23, #872]
  405fe4:	b	406030 <ferror@plt+0x3fb0>
  405fe8:	adrp	x8, 419000 <ferror@plt+0x16f80>
  405fec:	str	w20, [x8, #872]
  405ff0:	b	40604c <ferror@plt+0x3fcc>
  405ff4:	mov	w20, #0xffffffff            	// #-1
  405ff8:	b	406024 <ferror@plt+0x3fa4>
  405ffc:	adrp	x8, 419000 <ferror@plt+0x16f80>
  406000:	add	x8, x8, #0x368
  406004:	ldp	w9, w10, [x8, #8]
  406008:	adrp	x0, 406000 <ferror@plt+0x3f80>
  40600c:	add	x0, x0, #0x454
  406010:	cmp	w9, w10
  406014:	cset	w9, gt
  406018:	str	w9, [x8]
  40601c:	bl	407318 <ferror@plt+0x5298>
  406020:	ldr	w19, [x23, #872]
  406024:	cmp	w19, #0x2
  406028:	b.eq	405fa0 <ferror@plt+0x3f20>  // b.none
  40602c:	cbnz	w19, 40604c <ferror@plt+0x3fcc>
  406030:	cmn	w20, #0x1
  406034:	b.ne	406040 <ferror@plt+0x3fc0>  // b.any
  406038:	bl	40628c <ferror@plt+0x420c>
  40603c:	mov	w20, w0
  406040:	ldrb	w8, [x22, #876]
  406044:	bfxil	w8, w20, #0, #1
  406048:	b	406054 <ferror@plt+0x3fd4>
  40604c:	ldrb	w8, [x22, #876]
  406050:	and	w8, w8, #0xfffffffe
  406054:	ldrb	w9, [x21, #896]
  406058:	strb	w8, [x22, #876]
  40605c:	tbz	w9, #2, 40626c <ferror@plt+0x41ec>
  406060:	adrp	x0, 408000 <ferror@plt+0x5f80>
  406064:	add	x0, x0, #0x3e5
  406068:	bl	401e40 <puts@plt>
  40606c:	adrp	x20, 419000 <ferror@plt+0x16f80>
  406070:	add	x20, x20, #0x338
  406074:	ldr	x1, [x20]
  406078:	adrp	x0, 408000 <ferror@plt+0x5f80>
  40607c:	add	x0, x0, #0x280
  406080:	bl	402000 <printf@plt>
  406084:	ldr	x1, [x20, #8]
  406088:	adrp	x0, 408000 <ferror@plt+0x5f80>
  40608c:	add	x0, x0, #0x292
  406090:	bl	402000 <printf@plt>
  406094:	ldr	x1, [x20, #16]
  406098:	adrp	x0, 408000 <ferror@plt+0x5f80>
  40609c:	add	x0, x0, #0x2a4
  4060a0:	bl	402000 <printf@plt>
  4060a4:	ldr	w8, [x20, #48]
  4060a8:	cbz	w8, 4060c8 <ferror@plt+0x4048>
  4060ac:	cmp	w8, #0x1
  4060b0:	b.eq	4060d4 <ferror@plt+0x4054>  // b.none
  4060b4:	cmp	w8, #0x3
  4060b8:	b.ne	4060e0 <ferror@plt+0x4060>  // b.any
  4060bc:	adrp	x1, 408000 <ferror@plt+0x5f80>
  4060c0:	add	x1, x1, #0x2c5
  4060c4:	b	4060f8 <ferror@plt+0x4078>
  4060c8:	adrp	x1, 408000 <ferror@plt+0x5f80>
  4060cc:	add	x1, x1, #0xac
  4060d0:	b	4060f8 <ferror@plt+0x4078>
  4060d4:	adrp	x1, 408000 <ferror@plt+0x5f80>
  4060d8:	add	x1, x1, #0xb1
  4060dc:	b	4060f8 <ferror@plt+0x4078>
  4060e0:	adrp	x9, 408000 <ferror@plt+0x5f80>
  4060e4:	adrp	x10, 408000 <ferror@plt+0x5f80>
  4060e8:	add	x9, x9, #0x251
  4060ec:	add	x10, x10, #0xb7
  4060f0:	cmp	w8, #0x2
  4060f4:	csel	x1, x10, x9, eq  // eq = none
  4060f8:	adrp	x0, 408000 <ferror@plt+0x5f80>
  4060fc:	add	x0, x0, #0x2b9
  406100:	bl	402000 <printf@plt>
  406104:	ldrb	w8, [x22, #876]
  406108:	adrp	x0, 408000 <ferror@plt+0x5f80>
  40610c:	add	x0, x0, #0x2cf
  406110:	and	w1, w8, #0x1
  406114:	bl	402000 <printf@plt>
  406118:	ldrb	w8, [x22, #876]
  40611c:	adrp	x0, 408000 <ferror@plt+0x5f80>
  406120:	add	x0, x0, #0x2e1
  406124:	ubfx	w1, w8, #1, #1
  406128:	bl	402000 <printf@plt>
  40612c:	ldrb	w8, [x22, #876]
  406130:	adrp	x0, 408000 <ferror@plt+0x5f80>
  406134:	add	x0, x0, #0x2f1
  406138:	ubfx	w1, w8, #3, #1
  40613c:	bl	402000 <printf@plt>
  406140:	ldrb	w8, [x22, #876]
  406144:	adrp	x0, 408000 <ferror@plt+0x5f80>
  406148:	add	x0, x0, #0x303
  40614c:	ubfx	w1, w8, #2, #1
  406150:	bl	402000 <printf@plt>
  406154:	adrp	x23, 418000 <ferror@plt+0x15f80>
  406158:	ldr	x23, [x23, #4056]
  40615c:	mov	w0, #0xa                   	// #10
  406160:	ldr	x1, [x23]
  406164:	bl	401c40 <fputc@plt>
  406168:	adrp	x24, 408000 <ferror@plt+0x5f80>
  40616c:	adrp	x25, 408000 <ferror@plt+0x5f80>
  406170:	adrp	x26, 408000 <ferror@plt+0x5f80>
  406174:	adrp	x19, 408000 <ferror@plt+0x5f80>
  406178:	mov	x21, xzr
  40617c:	add	x24, x24, #0x279
  406180:	add	x25, x25, #0x24a
  406184:	add	x26, x26, #0x242
  406188:	add	x19, x19, #0x318
  40618c:	add	x8, x20, x21
  406190:	ldr	w2, [x8, #56]
  406194:	cmp	x21, #0x4
  406198:	csel	x8, x25, x24, eq  // eq = none
  40619c:	cmp	x21, #0x0
  4061a0:	csel	x1, x26, x8, eq  // eq = none
  4061a4:	mov	x0, x19
  4061a8:	bl	402000 <printf@plt>
  4061ac:	add	x21, x21, #0x4
  4061b0:	cmp	x21, #0xc
  4061b4:	b.ne	40618c <ferror@plt+0x410c>  // b.any
  4061b8:	ldr	x1, [x23]
  4061bc:	mov	w0, #0xa                   	// #10
  4061c0:	bl	401c40 <fputc@plt>
  4061c4:	adrp	x24, 419000 <ferror@plt+0x16f80>
  4061c8:	ldr	x8, [x24, #856]
  4061cc:	cbz	x8, 40625c <ferror@plt+0x41dc>
  4061d0:	adrp	x20, 408000 <ferror@plt+0x5f80>
  4061d4:	adrp	x26, 419000 <ferror@plt+0x16f80>
  4061d8:	adrp	x21, 408000 <ferror@plt+0x5f80>
  4061dc:	mov	x25, xzr
  4061e0:	mov	x19, xzr
  4061e4:	add	x20, x20, #0x328
  4061e8:	add	x26, x26, #0x350
  4061ec:	add	x21, x21, #0x2f
  4061f0:	mov	x0, x20
  4061f4:	mov	x1, x19
  4061f8:	bl	402000 <printf@plt>
  4061fc:	ldr	x8, [x26]
  406200:	ldr	x2, [x23]
  406204:	mov	x1, xzr
  406208:	ldr	x0, [x8, x25]
  40620c:	bl	406c1c <ferror@plt+0x4b9c>
  406210:	ldr	x8, [x26]
  406214:	ldr	x1, [x23]
  406218:	ldr	x0, [x8, x25]
  40621c:	bl	401b80 <fputs@plt>
  406220:	ldrb	w8, [x26, #28]
  406224:	and	w8, w8, #0x3
  406228:	cmp	w8, #0x1
  40622c:	b.ne	40623c <ferror@plt+0x41bc>  // b.any
  406230:	ldr	x1, [x23]
  406234:	mov	x0, x21
  406238:	bl	401b80 <fputs@plt>
  40623c:	ldr	x1, [x23]
  406240:	mov	w0, #0xa                   	// #10
  406244:	bl	401c40 <fputc@plt>
  406248:	ldr	x8, [x24, #856]
  40624c:	add	x19, x19, #0x1
  406250:	add	x25, x25, #0x10
  406254:	cmp	x19, x8
  406258:	b.cc	4061f0 <ferror@plt+0x4170>  // b.lo, b.ul, b.last
  40625c:	ldr	x1, [x23]
  406260:	mov	w0, #0xa                   	// #10
  406264:	bl	401c40 <fputc@plt>
  406268:	ldrb	w8, [x22, #876]
  40626c:	ldp	x20, x19, [sp, #80]
  406270:	ldp	x22, x21, [sp, #64]
  406274:	ldp	x24, x23, [sp, #48]
  406278:	ldp	x26, x25, [sp, #32]
  40627c:	ldp	x29, x30, [sp, #16]
  406280:	and	w0, w8, #0x1
  406284:	add	sp, sp, #0x60
  406288:	ret
  40628c:	sub	sp, sp, #0x30
  406290:	stp	x29, x30, [sp, #16]
  406294:	add	x29, sp, #0x10
  406298:	sub	x2, x29, #0x4
  40629c:	mov	w1, #0x1                   	// #1
  4062a0:	mov	x0, xzr
  4062a4:	stp	x20, x19, [sp, #32]
  4062a8:	bl	401bb0 <setupterm@plt>
  4062ac:	cbnz	w0, 4062e4 <ferror@plt+0x4264>
  4062b0:	ldur	w8, [x29, #-4]
  4062b4:	cmp	w8, #0x1
  4062b8:	b.ne	4062e4 <ferror@plt+0x4264>  // b.any
  4062bc:	adrp	x0, 408000 <ferror@plt+0x5f80>
  4062c0:	add	x0, x0, #0x111
  4062c4:	bl	402040 <tigetnum@plt>
  4062c8:	adrp	x8, 419000 <ferror@plt+0x16f80>
  4062cc:	ldr	w8, [x8, #896]
  4062d0:	cmp	w0, #0x2
  4062d4:	b.lt	4062ec <ferror@plt+0x426c>  // b.tstop
  4062d8:	tbnz	w8, #2, 406348 <ferror@plt+0x42c8>
  4062dc:	mov	w0, #0x1                   	// #1
  4062e0:	b	4062f4 <ferror@plt+0x4274>
  4062e4:	adrp	x8, 419000 <ferror@plt+0x16f80>
  4062e8:	ldrb	w8, [x8, #896]
  4062ec:	tbnz	w8, #2, 406304 <ferror@plt+0x4284>
  4062f0:	mov	w0, wzr
  4062f4:	ldp	x20, x19, [sp, #32]
  4062f8:	ldp	x29, x30, [sp, #16]
  4062fc:	add	sp, sp, #0x30
  406300:	ret
  406304:	adrp	x8, 418000 <ferror@plt+0x15f80>
  406308:	ldr	x8, [x8, #4048]
  40630c:	ldr	x19, [x8]
  406310:	bl	401cc0 <getpid@plt>
  406314:	adrp	x1, 408000 <ferror@plt+0x5f80>
  406318:	adrp	x3, 408000 <ferror@plt+0x5f80>
  40631c:	adrp	x4, 408000 <ferror@plt+0x5f80>
  406320:	mov	w2, w0
  406324:	add	x1, x1, #0x11c
  406328:	add	x3, x3, #0x10d
  40632c:	add	x4, x4, #0x12a
  406330:	mov	x0, x19
  406334:	bl	402050 <fprintf@plt>
  406338:	adrp	x0, 408000 <ferror@plt+0x5f80>
  40633c:	add	x0, x0, #0x156
  406340:	bl	406d48 <ferror@plt+0x4cc8>
  406344:	b	4062f0 <ferror@plt+0x4270>
  406348:	adrp	x8, 418000 <ferror@plt+0x15f80>
  40634c:	ldr	x8, [x8, #4048]
  406350:	mov	w19, w0
  406354:	ldr	x20, [x8]
  406358:	bl	401cc0 <getpid@plt>
  40635c:	adrp	x1, 408000 <ferror@plt+0x5f80>
  406360:	adrp	x3, 408000 <ferror@plt+0x5f80>
  406364:	adrp	x4, 408000 <ferror@plt+0x5f80>
  406368:	mov	w2, w0
  40636c:	add	x1, x1, #0x11c
  406370:	add	x3, x3, #0x10d
  406374:	add	x4, x4, #0x12a
  406378:	mov	x0, x20
  40637c:	bl	402050 <fprintf@plt>
  406380:	adrp	x0, 408000 <ferror@plt+0x5f80>
  406384:	add	x0, x0, #0x12f
  406388:	mov	w1, w19
  40638c:	bl	406d48 <ferror@plt+0x4cc8>
  406390:	b	4062dc <ferror@plt+0x425c>
  406394:	stp	x29, x30, [sp, #-32]!
  406398:	str	x28, [sp, #16]
  40639c:	mov	x29, sp
  4063a0:	sub	sp, sp, #0x1, lsl #12
  4063a4:	adrp	x0, 408000 <ferror@plt+0x5f80>
  4063a8:	add	x0, x0, #0x178
  4063ac:	bl	402030 <getenv@plt>
  4063b0:	adrp	x8, 419000 <ferror@plt+0x16f80>
  4063b4:	str	x0, [x8, #832]
  4063b8:	adrp	x0, 408000 <ferror@plt+0x5f80>
  4063bc:	add	x0, x0, #0x194
  4063c0:	bl	402030 <getenv@plt>
  4063c4:	cbz	x0, 4063d8 <ferror@plt+0x4358>
  4063c8:	adrp	x2, 408000 <ferror@plt+0x5f80>
  4063cc:	mov	x3, x0
  4063d0:	add	x2, x2, #0x1a4
  4063d4:	b	4063f4 <ferror@plt+0x4374>
  4063d8:	adrp	x0, 408000 <ferror@plt+0x5f80>
  4063dc:	add	x0, x0, #0x19f
  4063e0:	bl	402030 <getenv@plt>
  4063e4:	cbz	x0, 406428 <ferror@plt+0x43a8>
  4063e8:	adrp	x2, 408000 <ferror@plt+0x5f80>
  4063ec:	mov	x3, x0
  4063f0:	add	x2, x2, #0x1b9
  4063f4:	mov	x0, sp
  4063f8:	mov	w1, #0x1000                	// #4096
  4063fc:	bl	401c70 <snprintf@plt>
  406400:	mov	x0, sp
  406404:	bl	406ddc <ferror@plt+0x4d5c>
  406408:	add	w8, w0, #0xd
  40640c:	cmp	w8, #0xc
  406410:	b.hi	406434 <ferror@plt+0x43b4>  // b.pmore
  406414:	mov	w9, #0x1                   	// #1
  406418:	lsl	w8, w9, w8
  40641c:	mov	w9, #0x1801                	// #6145
  406420:	tst	w8, w9
  406424:	b.eq	406434 <ferror@plt+0x43b4>  // b.none
  406428:	adrp	x0, 408000 <ferror@plt+0x5f80>
  40642c:	add	x0, x0, #0x17d
  406430:	bl	406ddc <ferror@plt+0x4d5c>
  406434:	adrp	x8, 419000 <ferror@plt+0x16f80>
  406438:	ldrb	w9, [x8, #876]
  40643c:	orr	w9, w9, #0x8
  406440:	strb	w9, [x8, #876]
  406444:	add	sp, sp, #0x1, lsl #12
  406448:	ldr	x28, [sp, #16]
  40644c:	ldp	x29, x30, [sp], #32
  406450:	ret
  406454:	stp	x29, x30, [sp, #-48]!
  406458:	adrp	x8, 419000 <ferror@plt+0x16f80>
  40645c:	ldrb	w8, [x8, #896]
  406460:	str	x21, [sp, #16]
  406464:	stp	x20, x19, [sp, #32]
  406468:	mov	x29, sp
  40646c:	tbnz	w8, #3, 4064f8 <ferror@plt+0x4478>
  406470:	adrp	x19, 419000 <ferror@plt+0x16f80>
  406474:	add	x19, x19, #0x350
  406478:	ldp	x0, x8, [x19]
  40647c:	cbz	x8, 4064b4 <ferror@plt+0x4434>
  406480:	mov	x20, xzr
  406484:	mov	x21, xzr
  406488:	ldr	x0, [x0, x20]
  40648c:	bl	401ed0 <free@plt>
  406490:	ldr	x8, [x19]
  406494:	add	x8, x8, x20
  406498:	ldr	x0, [x8, #8]
  40649c:	bl	401ed0 <free@plt>
  4064a0:	ldp	x0, x8, [x19]
  4064a4:	add	x21, x21, #0x1
  4064a8:	add	x20, x20, #0x10
  4064ac:	cmp	x21, x8
  4064b0:	b.cc	406488 <ferror@plt+0x4408>  // b.lo, b.ul, b.last
  4064b4:	bl	401ed0 <free@plt>
  4064b8:	adrp	x19, 419000 <ferror@plt+0x16f80>
  4064bc:	add	x19, x19, #0x338
  4064c0:	ldr	x0, [x19, #16]
  4064c4:	stp	xzr, xzr, [x19, #24]
  4064c8:	str	xzr, [x19, #40]
  4064cc:	bl	401ed0 <free@plt>
  4064d0:	mov	w8, #0x3                   	// #3
  4064d4:	stp	xzr, xzr, [x19]
  4064d8:	str	xzr, [x19, #16]
  4064dc:	str	xzr, [x19, #56]
  4064e0:	str	w8, [x19, #48]
  4064e4:	str	wzr, [x19, #64]
  4064e8:	ldp	x20, x19, [sp, #32]
  4064ec:	ldr	x21, [sp, #16]
  4064f0:	ldp	x29, x30, [sp], #48
  4064f4:	ret
  4064f8:	adrp	x8, 418000 <ferror@plt+0x15f80>
  4064fc:	ldr	x8, [x8, #4048]
  406500:	ldr	x19, [x8]
  406504:	bl	401cc0 <getpid@plt>
  406508:	adrp	x1, 408000 <ferror@plt+0x5f80>
  40650c:	adrp	x3, 408000 <ferror@plt+0x5f80>
  406510:	adrp	x4, 408000 <ferror@plt+0x5f80>
  406514:	mov	w2, w0
  406518:	add	x1, x1, #0x11c
  40651c:	add	x3, x3, #0x10d
  406520:	add	x4, x4, #0x26d
  406524:	mov	x0, x19
  406528:	bl	402050 <fprintf@plt>
  40652c:	adrp	x0, 408000 <ferror@plt+0x5f80>
  406530:	add	x0, x0, #0x274
  406534:	bl	406d48 <ferror@plt+0x4cc8>
  406538:	b	406470 <ferror@plt+0x43f0>
  40653c:	adrp	x8, 419000 <ferror@plt+0x16f80>
  406540:	ldrb	w9, [x8, #876]
  406544:	orr	w9, w9, #0x2
  406548:	strb	w9, [x8, #876]
  40654c:	ret
  406550:	adrp	x8, 419000 <ferror@plt+0x16f80>
  406554:	ldrb	w9, [x8, #876]
  406558:	and	w9, w9, #0xfffffffd
  40655c:	strb	w9, [x8, #876]
  406560:	ret
  406564:	adrp	x8, 419000 <ferror@plt+0x16f80>
  406568:	ldrb	w8, [x8, #876]
  40656c:	and	w0, w8, #0x1
  406570:	ret
  406574:	adrp	x8, 419000 <ferror@plt+0x16f80>
  406578:	ldr	w0, [x8, #872]
  40657c:	ret
  406580:	adrp	x8, 419000 <ferror@plt+0x16f80>
  406584:	ldrb	w8, [x8, #876]
  406588:	tbnz	w8, #1, 406598 <ferror@plt+0x4518>
  40658c:	cbz	x0, 406598 <ferror@plt+0x4518>
  406590:	tbz	w8, #0, 406598 <ferror@plt+0x4518>
  406594:	b	401b80 <fputs@plt>
  406598:	ret
  40659c:	stp	x29, x30, [sp, #-96]!
  4065a0:	stp	x28, x27, [sp, #16]
  4065a4:	stp	x26, x25, [sp, #32]
  4065a8:	stp	x24, x23, [sp, #48]
  4065ac:	stp	x22, x21, [sp, #64]
  4065b0:	stp	x20, x19, [sp, #80]
  4065b4:	mov	x29, sp
  4065b8:	sub	sp, sp, #0x2, lsl #12
  4065bc:	sub	sp, sp, #0x130
  4065c0:	adrp	x21, 419000 <ferror@plt+0x16f80>
  4065c4:	ldrb	w8, [x21, #876]
  4065c8:	and	w9, w8, #0x3
  4065cc:	cmp	w9, #0x1
  4065d0:	b.ne	406614 <ferror@plt+0x4594>  // b.any
  4065d4:	mov	x19, x1
  4065d8:	mov	x20, x0
  4065dc:	stp	x0, xzr, [sp, #8]
  4065e0:	cbz	x0, 406a40 <ferror@plt+0x49c0>
  4065e4:	ldrb	w9, [x20]
  4065e8:	cbz	w9, 406a40 <ferror@plt+0x49c0>
  4065ec:	adrp	x24, 419000 <ferror@plt+0x16f80>
  4065f0:	tbnz	w8, #2, 4069fc <ferror@plt+0x497c>
  4065f4:	tbnz	w8, #3, 40661c <ferror@plt+0x459c>
  4065f8:	bl	406394 <ferror@plt+0x4314>
  4065fc:	ldrb	w8, [x21, #876]
  406600:	mov	w22, w0
  406604:	orr	w8, w8, #0x4
  406608:	strb	w8, [x21, #876]
  40660c:	cbnz	w0, 4069cc <ferror@plt+0x494c>
  406610:	b	406624 <ferror@plt+0x45a4>
  406614:	mov	x0, xzr
  406618:	b	406a44 <ferror@plt+0x49c4>
  40661c:	orr	w8, w8, #0x4
  406620:	strb	w8, [x21, #876]
  406624:	adrp	x22, 419000 <ferror@plt+0x16f80>
  406628:	ldr	x0, [x22, #840]
  40662c:	cbz	x0, 4069a8 <ferror@plt+0x4928>
  406630:	adrp	x26, 419000 <ferror@plt+0x16f80>
  406634:	ldrb	w8, [x26, #896]
  406638:	tbnz	w8, #3, 406b0c <ferror@plt+0x4a8c>
  40663c:	adrp	x1, 407000 <ferror@plt+0x4f80>
  406640:	add	x1, x1, #0x370
  406644:	bl	401cd0 <fopen@plt>
  406648:	cbz	x0, 4069c0 <ferror@plt+0x4940>
  40664c:	mov	x21, x0
  406650:	add	x0, sp, #0x120
  406654:	mov	w1, #0x2000                	// #8192
  406658:	mov	x2, x21
  40665c:	add	x22, sp, #0x120
  406660:	bl	401c00 <fgets_unlocked@plt>
  406664:	cbz	x0, 4069b0 <ferror@plt+0x4930>
  406668:	adrp	x25, 408000 <ferror@plt+0x5f80>
  40666c:	sub	x23, x22, #0x1
  406670:	add	x25, x25, #0x356
  406674:	add	x0, sp, #0x120
  406678:	mov	w1, #0xa                   	// #10
  40667c:	bl	401f30 <strchr@plt>
  406680:	cbnz	x0, 40669c <ferror@plt+0x461c>
  406684:	mov	x0, x21
  406688:	bl	401e30 <feof@plt>
  40668c:	cbz	w0, 406ab4 <ferror@plt+0x4a34>
  406690:	add	x0, sp, #0x120
  406694:	bl	401b70 <strlen@plt>
  406698:	add	x0, x22, x0
  40669c:	strb	wzr, [x0]
  4066a0:	bl	401e90 <__ctype_b_loc@plt>
  4066a4:	ldr	x8, [x0]
  4066a8:	mov	x28, x0
  4066ac:	mov	x0, x23
  4066b0:	ldrsb	x9, [x0, #1]!
  4066b4:	ldrh	w10, [x8, x9, lsl #1]
  4066b8:	tbnz	w10, #0, 4066b0 <ferror@plt+0x4630>
  4066bc:	and	w8, w9, #0xff
  4066c0:	cbz	w8, 406940 <ferror@plt+0x48c0>
  4066c4:	cmp	w8, #0x23
  4066c8:	b.eq	406940 <ferror@plt+0x48c0>  // b.none
  4066cc:	add	x2, sp, #0x9c
  4066d0:	add	x3, sp, #0x18
  4066d4:	mov	x1, x25
  4066d8:	bl	401fb0 <__isoc99_sscanf@plt>
  4066dc:	cmp	w0, #0x2
  4066e0:	b.ne	406940 <ferror@plt+0x48c0>  // b.any
  4066e4:	ldrb	w8, [sp, #156]
  4066e8:	cbz	w8, 406940 <ferror@plt+0x48c0>
  4066ec:	ldrb	w8, [sp, #24]
  4066f0:	cbz	w8, 406940 <ferror@plt+0x48c0>
  4066f4:	ldrb	w9, [x26, #896]
  4066f8:	stur	xzr, [x29, #-16]
  4066fc:	tbnz	w9, #3, 406958 <ferror@plt+0x48d8>
  406700:	cmp	w8, #0x5c
  406704:	stur	xzr, [x29, #-16]
  406708:	b.eq	40671c <ferror@plt+0x469c>  // b.none
  40670c:	ldr	x9, [x28]
  406710:	sxtb	x8, w8
  406714:	ldrh	w8, [x9, x8, lsl #1]
  406718:	tbnz	w8, #10, 406854 <ferror@plt+0x47d4>
  40671c:	adrp	x1, 408000 <ferror@plt+0x5f80>
  406720:	sub	x0, x29, #0x10
  406724:	add	x2, sp, #0x18
  406728:	add	x1, x1, #0x38b
  40672c:	bl	401c60 <asprintf@plt>
  406730:	cmp	w0, #0x1
  406734:	b.lt	406b7c <ferror@plt+0x4afc>  // b.tstop
  406738:	ldur	x9, [x29, #-16]
  40673c:	cbz	x9, 40684c <ferror@plt+0x47cc>
  406740:	adrp	x13, 408000 <ferror@plt+0x5f80>
  406744:	adrp	x15, 408000 <ferror@plt+0x5f80>
  406748:	mov	x8, x9
  40674c:	add	x13, x13, #0x98
  406750:	mov	w14, #0x5c                  	// #92
  406754:	add	x15, x15, #0xa3
  406758:	ldrb	w10, [x9]
  40675c:	cmp	w10, #0x5c
  406760:	b.eq	406774 <ferror@plt+0x46f4>  // b.none
  406764:	cbz	w10, 406830 <ferror@plt+0x47b0>
  406768:	strb	w10, [x8], #1
  40676c:	add	x9, x9, #0x1
  406770:	b	406758 <ferror@plt+0x46d8>
  406774:	ldrsb	w10, [x9, #1]!
  406778:	cmp	w10, #0x6d
  40677c:	b.gt	4067a4 <ferror@plt+0x4724>
  406780:	sub	w11, w10, #0x5c
  406784:	cmp	w11, #0xa
  406788:	b.hi	4067c8 <ferror@plt+0x4748>  // b.pmore
  40678c:	adr	x10, 40679c <ferror@plt+0x471c>
  406790:	ldrb	w12, [x13, x11]
  406794:	add	x10, x10, x12, lsl #2
  406798:	br	x10
  40679c:	strb	w14, [x8], #1
  4067a0:	b	40676c <ferror@plt+0x46ec>
  4067a4:	sub	w10, w10, #0x6e
  4067a8:	cmp	w10, #0x8
  4067ac:	b.hi	4067d8 <ferror@plt+0x4758>  // b.pmore
  4067b0:	adr	x11, 4067c0 <ferror@plt+0x4740>
  4067b4:	ldrb	w12, [x15, x10]
  4067b8:	add	x11, x11, x12, lsl #2
  4067bc:	br	x11
  4067c0:	mov	w10, #0xa                   	// #10
  4067c4:	b	406768 <ferror@plt+0x46e8>
  4067c8:	cmp	w10, #0x23
  4067cc:	b.eq	406768 <ferror@plt+0x46e8>  // b.none
  4067d0:	cmp	w10, #0x3f
  4067d4:	b.eq	406768 <ferror@plt+0x46e8>  // b.none
  4067d8:	strb	w14, [x8]
  4067dc:	ldrb	w10, [x9]
  4067e0:	add	x11, x8, #0x2
  4067e4:	strb	w10, [x8, #1]
  4067e8:	mov	x8, x11
  4067ec:	b	40676c <ferror@plt+0x46ec>
  4067f0:	mov	w10, #0xb                   	// #11
  4067f4:	b	406768 <ferror@plt+0x46e8>
  4067f8:	mov	w10, #0xd                   	// #13
  4067fc:	b	406768 <ferror@plt+0x46e8>
  406800:	mov	w10, #0x9                   	// #9
  406804:	b	406768 <ferror@plt+0x46e8>
  406808:	mov	w10, #0x1b                  	// #27
  40680c:	b	406768 <ferror@plt+0x46e8>
  406810:	mov	w10, #0x20                  	// #32
  406814:	b	406768 <ferror@plt+0x46e8>
  406818:	mov	w10, #0x8                   	// #8
  40681c:	b	406768 <ferror@plt+0x46e8>
  406820:	mov	w10, #0x7                   	// #7
  406824:	b	406768 <ferror@plt+0x46e8>
  406828:	mov	w10, #0xc                   	// #12
  40682c:	b	406768 <ferror@plt+0x46e8>
  406830:	ldur	x9, [x29, #-16]
  406834:	sub	x9, x8, x9
  406838:	cmp	x9, w0, sxtw
  40683c:	b.gt	406bfc <ferror@plt+0x4b7c>
  406840:	strb	wzr, [x8]
  406844:	ldur	x24, [x29, #-16]
  406848:	b	406878 <ferror@plt+0x47f8>
  40684c:	mov	x24, xzr
  406850:	b	406878 <ferror@plt+0x47f8>
  406854:	add	x0, sp, #0x18
  406858:	bl	404678 <ferror@plt+0x25f8>
  40685c:	cmp	x0, #0x0
  406860:	add	x8, sp, #0x18
  406864:	csel	x0, x8, x0, eq  // eq = none
  406868:	bl	401db0 <strdup@plt>
  40686c:	mov	x24, x0
  406870:	stur	x0, [x29, #-16]
  406874:	cbz	x0, 406ba8 <ferror@plt+0x4b28>
  406878:	ldr	x8, [x28]
  40687c:	ldrsb	x9, [x24]
  406880:	ldrh	w8, [x8, x9, lsl #1]
  406884:	tbz	w8, #10, 4068ac <ferror@plt+0x482c>
  406888:	mov	x0, x24
  40688c:	bl	404678 <ferror@plt+0x25f8>
  406890:	cbz	x0, 406b84 <ferror@plt+0x4b04>
  406894:	bl	401db0 <strdup@plt>
  406898:	cbz	x0, 406b58 <ferror@plt+0x4ad8>
  40689c:	mov	x24, x0
  4068a0:	ldur	x0, [x29, #-16]
  4068a4:	bl	401ed0 <free@plt>
  4068a8:	stur	x24, [x29, #-16]
  4068ac:	adrp	x9, 419000 <ferror@plt+0x16f80>
  4068b0:	add	x9, x9, #0x358
  4068b4:	ldp	x8, x9, [x9]
  4068b8:	cmp	x8, x9
  4068bc:	b.ne	406900 <ferror@plt+0x4880>  // b.any
  4068c0:	adrp	x9, 419000 <ferror@plt+0x16f80>
  4068c4:	ldr	x0, [x9, #848]
  4068c8:	lsl	x8, x8, #4
  4068cc:	add	x1, x8, #0xa0
  4068d0:	bl	401da0 <realloc@plt>
  4068d4:	cbz	x0, 406b58 <ferror@plt+0x4ad8>
  4068d8:	adrp	x10, 419000 <ferror@plt+0x16f80>
  4068dc:	add	x10, x10, #0x350
  4068e0:	ldr	x8, [x10, #8]
  4068e4:	ldur	x24, [x29, #-16]
  4068e8:	mov	x28, x0
  4068ec:	mov	x27, x26
  4068f0:	add	x9, x8, #0xa
  4068f4:	str	x0, [x10]
  4068f8:	str	x9, [x10, #16]
  4068fc:	b	40690c <ferror@plt+0x488c>
  406900:	adrp	x9, 419000 <ferror@plt+0x16f80>
  406904:	ldr	x28, [x9, #848]
  406908:	mov	x27, x26
  40690c:	add	x22, x28, x8, lsl #4
  406910:	mov	x26, x22
  406914:	add	x0, sp, #0x9c
  406918:	str	x24, [x26, #8]!
  40691c:	bl	401db0 <strdup@plt>
  406920:	adrp	x24, 419000 <ferror@plt+0x16f80>
  406924:	str	x0, [x22]
  406928:	cbz	x0, 406b64 <ferror@plt+0x4ae4>
  40692c:	ldr	x8, [x24, #856]
  406930:	mov	x26, x27
  406934:	add	x22, sp, #0x120
  406938:	add	x8, x8, #0x1
  40693c:	str	x8, [x24, #856]
  406940:	add	x0, sp, #0x120
  406944:	mov	w1, #0x2000                	// #8192
  406948:	mov	x2, x21
  40694c:	bl	401c00 <fgets_unlocked@plt>
  406950:	cbnz	x0, 406674 <ferror@plt+0x45f4>
  406954:	b	4069b0 <ferror@plt+0x4930>
  406958:	adrp	x8, 418000 <ferror@plt+0x15f80>
  40695c:	ldr	x8, [x8, #4048]
  406960:	ldr	x24, [x8]
  406964:	bl	401cc0 <getpid@plt>
  406968:	adrp	x1, 408000 <ferror@plt+0x5f80>
  40696c:	adrp	x3, 408000 <ferror@plt+0x5f80>
  406970:	adrp	x4, 408000 <ferror@plt+0x5f80>
  406974:	mov	w2, w0
  406978:	mov	x0, x24
  40697c:	add	x1, x1, #0x11c
  406980:	add	x3, x3, #0x10d
  406984:	add	x4, x4, #0x26d
  406988:	adrp	x24, 419000 <ferror@plt+0x16f80>
  40698c:	bl	402050 <fprintf@plt>
  406990:	adrp	x0, 408000 <ferror@plt+0x5f80>
  406994:	add	x1, sp, #0x9c
  406998:	add	x0, x0, #0x369
  40699c:	bl	406d48 <ferror@plt+0x4cc8>
  4069a0:	ldrb	w8, [sp, #24]
  4069a4:	b	406700 <ferror@plt+0x4680>
  4069a8:	mov	w22, wzr
  4069ac:	b	4069cc <ferror@plt+0x494c>
  4069b0:	mov	w22, wzr
  4069b4:	mov	x0, x21
  4069b8:	bl	401ca0 <fclose@plt>
  4069bc:	b	4069cc <ferror@plt+0x494c>
  4069c0:	bl	402020 <__errno_location@plt>
  4069c4:	ldr	w8, [x0]
  4069c8:	neg	w22, w8
  4069cc:	ldr	x1, [x24, #856]
  4069d0:	cbz	x1, 4069f8 <ferror@plt+0x4978>
  4069d4:	adrp	x8, 419000 <ferror@plt+0x16f80>
  4069d8:	ldrb	w8, [x8, #896]
  4069dc:	tbnz	w8, #3, 406ac4 <ferror@plt+0x4a44>
  4069e0:	adrp	x8, 419000 <ferror@plt+0x16f80>
  4069e4:	ldr	x0, [x8, #848]
  4069e8:	adrp	x3, 407000 <ferror@plt+0x4f80>
  4069ec:	add	x3, x3, #0x284
  4069f0:	mov	w2, #0x10                  	// #16
  4069f4:	bl	401c50 <qsort@plt>
  4069f8:	cbnz	w22, 406a40 <ferror@plt+0x49c0>
  4069fc:	ldr	x2, [x24, #856]
  406a00:	cbz	x2, 406a40 <ferror@plt+0x49c0>
  406a04:	adrp	x8, 419000 <ferror@plt+0x16f80>
  406a08:	ldrb	w8, [x8, #896]
  406a0c:	tbnz	w8, #3, 406a68 <ferror@plt+0x49e8>
  406a10:	adrp	x8, 419000 <ferror@plt+0x16f80>
  406a14:	ldr	x1, [x8, #848]
  406a18:	adrp	x4, 407000 <ferror@plt+0x4f80>
  406a1c:	add	x4, x4, #0x284
  406a20:	add	x0, sp, #0x8
  406a24:	mov	w3, #0x10                  	// #16
  406a28:	bl	401d70 <bsearch@plt>
  406a2c:	cbz	x0, 406a40 <ferror@plt+0x49c0>
  406a30:	ldr	x8, [x0, #8]
  406a34:	cbz	x8, 406a40 <ferror@plt+0x49c0>
  406a38:	ldr	x0, [x0, #8]
  406a3c:	cbnz	x0, 406a44 <ferror@plt+0x49c4>
  406a40:	mov	x0, x19
  406a44:	add	sp, sp, #0x2, lsl #12
  406a48:	add	sp, sp, #0x130
  406a4c:	ldp	x20, x19, [sp, #80]
  406a50:	ldp	x22, x21, [sp, #64]
  406a54:	ldp	x24, x23, [sp, #48]
  406a58:	ldp	x26, x25, [sp, #32]
  406a5c:	ldp	x28, x27, [sp, #16]
  406a60:	ldp	x29, x30, [sp], #96
  406a64:	ret
  406a68:	adrp	x8, 418000 <ferror@plt+0x15f80>
  406a6c:	ldr	x8, [x8, #4048]
  406a70:	ldr	x21, [x8]
  406a74:	bl	401cc0 <getpid@plt>
  406a78:	adrp	x1, 408000 <ferror@plt+0x5f80>
  406a7c:	adrp	x3, 408000 <ferror@plt+0x5f80>
  406a80:	adrp	x4, 408000 <ferror@plt+0x5f80>
  406a84:	mov	w2, w0
  406a88:	add	x1, x1, #0x11c
  406a8c:	add	x3, x3, #0x10d
  406a90:	add	x4, x4, #0x26d
  406a94:	mov	x0, x21
  406a98:	bl	402050 <fprintf@plt>
  406a9c:	adrp	x0, 408000 <ferror@plt+0x5f80>
  406aa0:	add	x0, x0, #0x338
  406aa4:	mov	x1, x20
  406aa8:	bl	406d48 <ferror@plt+0x4cc8>
  406aac:	ldr	x2, [x24, #856]
  406ab0:	b	406a10 <ferror@plt+0x4990>
  406ab4:	bl	402020 <__errno_location@plt>
  406ab8:	ldr	w8, [x0]
  406abc:	neg	w22, w8
  406ac0:	b	4069b4 <ferror@plt+0x4934>
  406ac4:	adrp	x8, 418000 <ferror@plt+0x15f80>
  406ac8:	ldr	x8, [x8, #4048]
  406acc:	ldr	x21, [x8]
  406ad0:	bl	401cc0 <getpid@plt>
  406ad4:	adrp	x1, 408000 <ferror@plt+0x5f80>
  406ad8:	adrp	x3, 408000 <ferror@plt+0x5f80>
  406adc:	adrp	x4, 408000 <ferror@plt+0x5f80>
  406ae0:	mov	w2, w0
  406ae4:	add	x1, x1, #0x11c
  406ae8:	add	x3, x3, #0x10d
  406aec:	add	x4, x4, #0x26d
  406af0:	mov	x0, x21
  406af4:	bl	402050 <fprintf@plt>
  406af8:	adrp	x0, 408000 <ferror@plt+0x5f80>
  406afc:	add	x0, x0, #0x3d9
  406b00:	bl	406d48 <ferror@plt+0x4cc8>
  406b04:	ldr	x1, [x24, #856]
  406b08:	b	4069e0 <ferror@plt+0x4960>
  406b0c:	adrp	x8, 418000 <ferror@plt+0x15f80>
  406b10:	ldr	x8, [x8, #4048]
  406b14:	ldr	x21, [x8]
  406b18:	bl	401cc0 <getpid@plt>
  406b1c:	adrp	x1, 408000 <ferror@plt+0x5f80>
  406b20:	adrp	x3, 408000 <ferror@plt+0x5f80>
  406b24:	adrp	x4, 408000 <ferror@plt+0x5f80>
  406b28:	mov	w2, w0
  406b2c:	add	x1, x1, #0x11c
  406b30:	add	x3, x3, #0x10d
  406b34:	add	x4, x4, #0x26d
  406b38:	mov	x0, x21
  406b3c:	bl	402050 <fprintf@plt>
  406b40:	ldr	x1, [x22, #840]
  406b44:	adrp	x0, 408000 <ferror@plt+0x5f80>
  406b48:	add	x0, x0, #0x344
  406b4c:	bl	406d48 <ferror@plt+0x4cc8>
  406b50:	ldr	x0, [x22, #840]
  406b54:	b	40663c <ferror@plt+0x45bc>
  406b58:	mov	w22, #0xfffffff4            	// #-12
  406b5c:	adrp	x24, 419000 <ferror@plt+0x16f80>
  406b60:	b	406b9c <ferror@plt+0x4b1c>
  406b64:	cbz	x28, 406b98 <ferror@plt+0x4b18>
  406b68:	ldr	x0, [x26]
  406b6c:	bl	401ed0 <free@plt>
  406b70:	ldr	x0, [x22]
  406b74:	bl	401ed0 <free@plt>
  406b78:	stp	xzr, xzr, [x22]
  406b7c:	mov	w22, #0xfffffff4            	// #-12
  406b80:	b	4069b4 <ferror@plt+0x4934>
  406b84:	ldrb	w8, [x26, #896]
  406b88:	adrp	x24, 419000 <ferror@plt+0x16f80>
  406b8c:	tbnz	w8, #3, 406bb4 <ferror@plt+0x4b34>
  406b90:	mov	w22, #0xffffffea            	// #-22
  406b94:	b	406b9c <ferror@plt+0x4b1c>
  406b98:	mov	w22, #0xfffffff4            	// #-12
  406b9c:	ldur	x0, [x29, #-16]
  406ba0:	bl	401ed0 <free@plt>
  406ba4:	b	4069b4 <ferror@plt+0x4934>
  406ba8:	mov	w22, #0xfffffff4            	// #-12
  406bac:	adrp	x24, 419000 <ferror@plt+0x16f80>
  406bb0:	b	4069b4 <ferror@plt+0x4934>
  406bb4:	adrp	x8, 418000 <ferror@plt+0x15f80>
  406bb8:	ldr	x8, [x8, #4048]
  406bbc:	ldr	x22, [x8]
  406bc0:	bl	401cc0 <getpid@plt>
  406bc4:	adrp	x1, 408000 <ferror@plt+0x5f80>
  406bc8:	adrp	x3, 408000 <ferror@plt+0x5f80>
  406bcc:	adrp	x4, 408000 <ferror@plt+0x5f80>
  406bd0:	mov	w2, w0
  406bd4:	add	x1, x1, #0x11c
  406bd8:	add	x3, x3, #0x10d
  406bdc:	add	x4, x4, #0x26d
  406be0:	mov	x0, x22
  406be4:	bl	402050 <fprintf@plt>
  406be8:	ldur	x1, [x29, #-16]
  406bec:	adrp	x0, 408000 <ferror@plt+0x5f80>
  406bf0:	add	x0, x0, #0x372
  406bf4:	bl	406d48 <ferror@plt+0x4cc8>
  406bf8:	b	406b90 <ferror@plt+0x4b10>
  406bfc:	adrp	x0, 408000 <ferror@plt+0x5f80>
  406c00:	adrp	x1, 408000 <ferror@plt+0x5f80>
  406c04:	adrp	x3, 408000 <ferror@plt+0x5f80>
  406c08:	add	x0, x0, #0x391
  406c0c:	add	x1, x1, #0x3a5
  406c10:	add	x3, x3, #0x3b2
  406c14:	mov	w2, #0x1ac                 	// #428
  406c18:	bl	402010 <__assert_fail@plt>
  406c1c:	stp	x29, x30, [sp, #-32]!
  406c20:	str	x19, [sp, #16]
  406c24:	mov	x29, sp
  406c28:	mov	x19, x2
  406c2c:	bl	40659c <ferror@plt+0x451c>
  406c30:	cbz	x0, 406c58 <ferror@plt+0x4bd8>
  406c34:	adrp	x8, 419000 <ferror@plt+0x16f80>
  406c38:	ldrb	w8, [x8, #876]
  406c3c:	and	w8, w8, #0x3
  406c40:	cmp	w8, #0x1
  406c44:	b.ne	406c58 <ferror@plt+0x4bd8>  // b.any
  406c48:	mov	x1, x19
  406c4c:	ldr	x19, [sp, #16]
  406c50:	ldp	x29, x30, [sp], #32
  406c54:	b	401b80 <fputs@plt>
  406c58:	ldr	x19, [sp, #16]
  406c5c:	ldp	x29, x30, [sp], #32
  406c60:	ret
  406c64:	adrp	x8, 419000 <ferror@plt+0x16f80>
  406c68:	ldrb	w8, [x8, #876]
  406c6c:	and	w8, w8, #0x3
  406c70:	cmp	w8, #0x1
  406c74:	b.ne	406c88 <ferror@plt+0x4c08>  // b.any
  406c78:	mov	x1, x0
  406c7c:	adrp	x0, 408000 <ferror@plt+0x5f80>
  406c80:	add	x0, x0, #0x2f
  406c84:	b	401b80 <fputs@plt>
  406c88:	ret
  406c8c:	stp	x29, x30, [sp, #-48]!
  406c90:	str	x21, [sp, #16]
  406c94:	stp	x20, x19, [sp, #32]
  406c98:	mov	x29, sp
  406c9c:	cbz	x0, 406cd4 <ferror@plt+0x4c54>
  406ca0:	ldrb	w8, [x0]
  406ca4:	mov	x20, x0
  406ca8:	cbz	w8, 406cd4 <ferror@plt+0x4c54>
  406cac:	adrp	x21, 418000 <ferror@plt+0x15f80>
  406cb0:	mov	x19, xzr
  406cb4:	add	x21, x21, #0xdb8
  406cb8:	ldr	x1, [x21, x19, lsl #3]
  406cbc:	mov	x0, x20
  406cc0:	bl	401d80 <strcasecmp@plt>
  406cc4:	cbz	w0, 406cd8 <ferror@plt+0x4c58>
  406cc8:	add	x19, x19, #0x1
  406ccc:	cmp	x19, #0x4
  406cd0:	b.ne	406cb8 <ferror@plt+0x4c38>  // b.any
  406cd4:	mov	w19, #0xffffffea            	// #-22
  406cd8:	mov	w0, w19
  406cdc:	ldp	x20, x19, [sp, #32]
  406ce0:	ldr	x21, [sp, #16]
  406ce4:	ldp	x29, x30, [sp], #48
  406ce8:	ret
  406cec:	stp	x29, x30, [sp, #-32]!
  406cf0:	stp	x20, x19, [sp, #16]
  406cf4:	mov	x19, x1
  406cf8:	mov	x29, sp
  406cfc:	cbz	x0, 406d14 <ferror@plt+0x4c94>
  406d00:	mov	x8, x0
  406d04:	ldrb	w9, [x8], #1
  406d08:	cmp	w9, #0x3d
  406d0c:	csel	x20, x8, x0, eq  // eq = none
  406d10:	b	406d18 <ferror@plt+0x4c98>
  406d14:	mov	x20, xzr
  406d18:	mov	x0, x20
  406d1c:	bl	406c8c <ferror@plt+0x4c0c>
  406d20:	tbnz	w0, #31, 406d30 <ferror@plt+0x4cb0>
  406d24:	ldp	x20, x19, [sp, #16]
  406d28:	ldp	x29, x30, [sp], #32
  406d2c:	ret
  406d30:	adrp	x1, 408000 <ferror@plt+0x5f80>
  406d34:	add	x1, x1, #0x76
  406d38:	mov	w0, #0x1                   	// #1
  406d3c:	mov	x2, x19
  406d40:	mov	x3, x20
  406d44:	bl	401fd0 <errx@plt>
  406d48:	sub	sp, sp, #0x120
  406d4c:	stp	x29, x30, [sp, #256]
  406d50:	add	x29, sp, #0x100
  406d54:	stp	x28, x19, [sp, #272]
  406d58:	stp	x1, x2, [x29, #-120]
  406d5c:	stp	x3, x4, [x29, #-104]
  406d60:	stp	x5, x6, [x29, #-88]
  406d64:	stur	x7, [x29, #-72]
  406d68:	stp	q0, q1, [sp]
  406d6c:	stp	q2, q3, [sp, #32]
  406d70:	stp	q4, q5, [sp, #64]
  406d74:	adrp	x19, 418000 <ferror@plt+0x15f80>
  406d78:	ldr	x19, [x19, #4048]
  406d7c:	mov	x9, #0xffffffffffffffc8    	// #-56
  406d80:	mov	x10, sp
  406d84:	sub	x11, x29, #0x78
  406d88:	movk	x9, #0xff80, lsl #32
  406d8c:	add	x12, x29, #0x20
  406d90:	add	x10, x10, #0x80
  406d94:	add	x11, x11, #0x38
  406d98:	stp	x10, x9, [x29, #-16]
  406d9c:	stp	x12, x11, [x29, #-32]
  406da0:	mov	x8, x0
  406da4:	ldr	x0, [x19]
  406da8:	ldp	q0, q1, [x29, #-32]
  406dac:	sub	x2, x29, #0x40
  406db0:	mov	x1, x8
  406db4:	stp	q6, q7, [sp, #96]
  406db8:	stp	q0, q1, [x29, #-64]
  406dbc:	bl	401ff0 <vfprintf@plt>
  406dc0:	ldr	x1, [x19]
  406dc4:	mov	w0, #0xa                   	// #10
  406dc8:	bl	401c40 <fputc@plt>
  406dcc:	ldp	x28, x19, [sp, #272]
  406dd0:	ldp	x29, x30, [sp, #256]
  406dd4:	add	sp, sp, #0x120
  406dd8:	ret
  406ddc:	stp	x29, x30, [sp, #-96]!
  406de0:	stp	x28, x27, [sp, #16]
  406de4:	stp	x26, x25, [sp, #32]
  406de8:	stp	x24, x23, [sp, #48]
  406dec:	stp	x22, x21, [sp, #64]
  406df0:	stp	x20, x19, [sp, #80]
  406df4:	mov	x29, sp
  406df8:	sub	sp, sp, #0x1, lsl #12
  406dfc:	sub	sp, sp, #0x20
  406e00:	mov	x19, x0
  406e04:	add	x0, sp, #0x18
  406e08:	mov	w2, #0x1000                	// #4096
  406e0c:	mov	w1, wzr
  406e10:	bl	401d40 <memset@plt>
  406e14:	cbz	x19, 406e74 <ferror@plt+0x4df4>
  406e18:	adrp	x8, 419000 <ferror@plt+0x16f80>
  406e1c:	ldr	x8, [x8, #824]
  406e20:	cbz	x8, 406e74 <ferror@plt+0x4df4>
  406e24:	ldrb	w8, [x8]
  406e28:	cbz	w8, 406e74 <ferror@plt+0x4df4>
  406e2c:	adrp	x8, 419000 <ferror@plt+0x16f80>
  406e30:	ldrb	w8, [x8, #896]
  406e34:	tbnz	w8, #2, 40723c <ferror@plt+0x51bc>
  406e38:	mov	x0, x19
  406e3c:	bl	401c20 <opendir@plt>
  406e40:	cbz	x0, 406ea0 <ferror@plt+0x4e20>
  406e44:	adrp	x21, 419000 <ferror@plt+0x16f80>
  406e48:	add	x21, x21, #0x338
  406e4c:	mov	x20, x0
  406e50:	ldr	x0, [x21]
  406e54:	bl	401b70 <strlen@plt>
  406e58:	ldr	x8, [x21, #8]
  406e5c:	str	x0, [sp, #16]
  406e60:	cbz	x8, 406eb0 <ferror@plt+0x4e30>
  406e64:	mov	x0, x8
  406e68:	bl	401b70 <strlen@plt>
  406e6c:	str	x0, [sp, #8]
  406e70:	b	406eb4 <ferror@plt+0x4e34>
  406e74:	mov	w19, #0xffffffea            	// #-22
  406e78:	mov	w0, w19
  406e7c:	add	sp, sp, #0x1, lsl #12
  406e80:	add	sp, sp, #0x20
  406e84:	ldp	x20, x19, [sp, #80]
  406e88:	ldp	x22, x21, [sp, #64]
  406e8c:	ldp	x24, x23, [sp, #48]
  406e90:	ldp	x26, x25, [sp, #32]
  406e94:	ldp	x28, x27, [sp, #16]
  406e98:	ldp	x29, x30, [sp], #96
  406e9c:	ret
  406ea0:	bl	402020 <__errno_location@plt>
  406ea4:	ldr	w8, [x0]
  406ea8:	neg	w19, w8
  406eac:	b	406e78 <ferror@plt+0x4df8>
  406eb0:	str	xzr, [sp, #8]
  406eb4:	mov	x0, x20
  406eb8:	bl	401d90 <readdir@plt>
  406ebc:	cbz	x0, 4071f0 <ferror@plt+0x5170>
  406ec0:	mov	x24, x0
  406ec4:	ldrb	w8, [x24, #19]!
  406ec8:	cmp	w8, #0x2e
  406ecc:	b.eq	406eb4 <ferror@plt+0x4e34>  // b.none
  406ed0:	ldrb	w9, [x0, #18]
  406ed4:	cmp	w9, #0xa
  406ed8:	b.hi	406eb4 <ferror@plt+0x4e34>  // b.pmore
  406edc:	mov	w10, #0x1                   	// #1
  406ee0:	lsl	w9, w10, w9
  406ee4:	mov	w10, #0x501                 	// #1281
  406ee8:	tst	w9, w10
  406eec:	b.eq	406eb4 <ferror@plt+0x4e34>  // b.none
  406ef0:	cbz	w8, 406eb4 <ferror@plt+0x4e34>
  406ef4:	mov	x0, x24
  406ef8:	bl	401b70 <strlen@plt>
  406efc:	cmp	x0, #0x1, lsl #12
  406f00:	b.hi	406eb4 <ferror@plt+0x4e34>  // b.pmore
  406f04:	mov	w1, #0x2e                  	// #46
  406f08:	mov	x0, x24
  406f0c:	bl	401de0 <strrchr@plt>
  406f10:	cmp	x0, #0x0
  406f14:	csinc	x25, x24, x0, eq  // eq = none
  406f18:	adrp	x1, 408000 <ferror@plt+0x5f80>
  406f1c:	mov	x0, x25
  406f20:	add	x1, x1, #0x242
  406f24:	bl	401e70 <strcmp@plt>
  406f28:	cbz	w0, 406fa8 <ferror@plt+0x4f28>
  406f2c:	adrp	x1, 408000 <ferror@plt+0x5f80>
  406f30:	mov	x0, x25
  406f34:	add	x1, x1, #0x24a
  406f38:	bl	401e70 <strcmp@plt>
  406f3c:	cbz	w0, 406fb0 <ferror@plt+0x4f30>
  406f40:	adrp	x1, 408000 <ferror@plt+0x5f80>
  406f44:	mov	x0, x25
  406f48:	add	x1, x1, #0x279
  406f4c:	bl	401e70 <strcmp@plt>
  406f50:	cbz	w0, 406fb8 <ferror@plt+0x4f38>
  406f54:	adrp	x8, 419000 <ferror@plt+0x16f80>
  406f58:	ldrb	w8, [x8, #896]
  406f5c:	tbz	w8, #2, 406eb4 <ferror@plt+0x4e34>
  406f60:	adrp	x8, 418000 <ferror@plt+0x15f80>
  406f64:	ldr	x8, [x8, #4048]
  406f68:	ldr	x23, [x8]
  406f6c:	bl	401cc0 <getpid@plt>
  406f70:	adrp	x1, 408000 <ferror@plt+0x5f80>
  406f74:	adrp	x3, 408000 <ferror@plt+0x5f80>
  406f78:	adrp	x4, 408000 <ferror@plt+0x5f80>
  406f7c:	mov	w2, w0
  406f80:	mov	x0, x23
  406f84:	add	x1, x1, #0x11c
  406f88:	add	x3, x3, #0x10d
  406f8c:	add	x4, x4, #0x12a
  406f90:	bl	402050 <fprintf@plt>
  406f94:	adrp	x0, 408000 <ferror@plt+0x5f80>
  406f98:	add	x0, x0, #0x25b
  406f9c:	mov	x1, x25
  406fa0:	bl	406d48 <ferror@plt+0x4cc8>
  406fa4:	b	406eb4 <ferror@plt+0x4e34>
  406fa8:	mov	w22, wzr
  406fac:	b	406fbc <ferror@plt+0x4f3c>
  406fb0:	mov	w22, #0x1                   	// #1
  406fb4:	b	406fbc <ferror@plt+0x4f3c>
  406fb8:	mov	w22, #0x2                   	// #2
  406fbc:	cmp	x25, x24
  406fc0:	b.eq	406ffc <ferror@plt+0x4f7c>  // b.none
  406fc4:	mov	w1, #0x40                  	// #64
  406fc8:	mov	x0, x24
  406fcc:	bl	401f30 <strchr@plt>
  406fd0:	cmp	x0, #0x0
  406fd4:	add	x26, x0, #0x1
  406fd8:	csinc	x8, xzr, x0, eq  // eq = none
  406fdc:	cbz	x0, 407010 <ferror@plt+0x4f90>
  406fe0:	mvn	x9, x8
  406fe4:	sub	x8, x8, #0x1
  406fe8:	cmp	x8, x24
  406fec:	add	x27, x9, x25
  406ff0:	b.eq	407034 <ferror@plt+0x4fb4>  // b.none
  406ff4:	mov	x1, x26
  406ff8:	b	407018 <ferror@plt+0x4f98>
  406ffc:	mov	x28, xzr
  407000:	mov	x26, xzr
  407004:	mov	x23, xzr
  407008:	mov	x27, xzr
  40700c:	b	40703c <ferror@plt+0x4fbc>
  407010:	mov	x1, xzr
  407014:	mov	x27, xzr
  407018:	cmp	x0, #0x0
  40701c:	csel	x8, x26, x25, ne  // ne = any
  407020:	mvn	x9, x24
  407024:	add	x23, x8, x9
  407028:	mov	x28, x24
  40702c:	mov	x26, x1
  407030:	b	40703c <ferror@plt+0x4fbc>
  407034:	mov	x28, xzr
  407038:	mov	x23, xzr
  40703c:	adrp	x8, 419000 <ferror@plt+0x16f80>
  407040:	cmp	x28, #0x0
  407044:	ldrb	w8, [x8, #896]
  407048:	mov	w9, #0x15                  	// #21
  40704c:	csinc	w9, w9, wzr, ne  // ne = any
  407050:	mov	w10, #0xa                   	// #10
  407054:	orr	w10, w9, w10
  407058:	cmp	x26, #0x0
  40705c:	csel	w25, w9, w10, eq  // eq = none
  407060:	tbnz	w8, #2, 407100 <ferror@plt+0x5080>
  407064:	adrp	x8, 419000 <ferror@plt+0x16f80>
  407068:	add	x8, x8, #0x338
  40706c:	add	x21, x8, x22, lsl #2
  407070:	ldr	w8, [x21, #56]!
  407074:	cmp	w25, w8
  407078:	b.lt	406eb4 <ferror@plt+0x4e34>  // b.tstop
  40707c:	cbz	x23, 4070a4 <ferror@plt+0x5024>
  407080:	ldr	x8, [sp, #16]
  407084:	cmp	x23, x8
  407088:	b.ne	406eb4 <ferror@plt+0x4e34>  // b.any
  40708c:	adrp	x8, 419000 <ferror@plt+0x16f80>
  407090:	ldr	x1, [x8, #824]
  407094:	ldr	x2, [sp, #16]
  407098:	mov	x0, x28
  40709c:	bl	401cf0 <strncmp@plt>
  4070a0:	cbnz	w0, 406eb4 <ferror@plt+0x4e34>
  4070a4:	cbz	x27, 4070d4 <ferror@plt+0x5054>
  4070a8:	ldr	x8, [sp, #8]
  4070ac:	cbz	x8, 406eb4 <ferror@plt+0x4e34>
  4070b0:	ldr	x8, [sp, #8]
  4070b4:	cmp	x27, x8
  4070b8:	b.ne	406eb4 <ferror@plt+0x4e34>  // b.any
  4070bc:	adrp	x8, 419000 <ferror@plt+0x16f80>
  4070c0:	ldr	x1, [x8, #832]
  4070c4:	ldr	x2, [sp, #8]
  4070c8:	mov	x0, x26
  4070cc:	bl	401cf0 <strncmp@plt>
  4070d0:	cbnz	w0, 406eb4 <ferror@plt+0x4e34>
  4070d4:	adrp	x8, 419000 <ferror@plt+0x16f80>
  4070d8:	ldrb	w8, [x8, #896]
  4070dc:	tbnz	w8, #2, 40716c <ferror@plt+0x50ec>
  4070e0:	cmp	w22, #0x2
  4070e4:	str	w25, [x21]
  4070e8:	b.ne	406eb4 <ferror@plt+0x4e34>  // b.any
  4070ec:	add	x0, sp, #0x18
  4070f0:	mov	w2, #0x1000                	// #4096
  4070f4:	mov	x1, x24
  4070f8:	bl	401fc0 <strncpy@plt>
  4070fc:	b	406eb4 <ferror@plt+0x4e34>
  407100:	adrp	x8, 418000 <ferror@plt+0x15f80>
  407104:	ldr	x8, [x8, #4048]
  407108:	ldr	x21, [x8]
  40710c:	bl	401cc0 <getpid@plt>
  407110:	adrp	x1, 408000 <ferror@plt+0x5f80>
  407114:	adrp	x3, 408000 <ferror@plt+0x5f80>
  407118:	adrp	x4, 408000 <ferror@plt+0x5f80>
  40711c:	mov	w2, w0
  407120:	mov	x0, x21
  407124:	add	x1, x1, #0x11c
  407128:	add	x3, x3, #0x10d
  40712c:	add	x4, x4, #0x12a
  407130:	bl	402050 <fprintf@plt>
  407134:	adrp	x8, 419000 <ferror@plt+0x16f80>
  407138:	add	x8, x8, #0x338
  40713c:	add	x8, x8, w22, uxtw #2
  407140:	ldr	w3, [x8, #56]
  407144:	adrp	x0, 408000 <ferror@plt+0x5f80>
  407148:	add	x0, x0, #0x1e8
  40714c:	mov	x1, x24
  407150:	mov	w2, w25
  407154:	mov	x4, x23
  407158:	mov	x5, x28
  40715c:	mov	x6, x27
  407160:	mov	x7, x26
  407164:	bl	406d48 <ferror@plt+0x4cc8>
  407168:	b	407064 <ferror@plt+0x4fe4>
  40716c:	adrp	x8, 418000 <ferror@plt+0x15f80>
  407170:	ldr	x8, [x8, #4048]
  407174:	ldr	x23, [x8]
  407178:	bl	401cc0 <getpid@plt>
  40717c:	adrp	x1, 408000 <ferror@plt+0x5f80>
  407180:	adrp	x3, 408000 <ferror@plt+0x5f80>
  407184:	adrp	x4, 408000 <ferror@plt+0x5f80>
  407188:	mov	w2, w0
  40718c:	mov	x0, x23
  407190:	add	x1, x1, #0x11c
  407194:	add	x3, x3, #0x10d
  407198:	add	x4, x4, #0x12a
  40719c:	bl	402050 <fprintf@plt>
  4071a0:	cbz	w22, 4071d0 <ferror@plt+0x5150>
  4071a4:	adrp	x1, 408000 <ferror@plt+0x5f80>
  4071a8:	cmp	w22, #0x2
  4071ac:	add	x1, x1, #0x279
  4071b0:	b.eq	4071d8 <ferror@plt+0x5158>  // b.none
  4071b4:	adrp	x8, 408000 <ferror@plt+0x5f80>
  4071b8:	adrp	x9, 408000 <ferror@plt+0x5f80>
  4071bc:	cmp	w22, #0x1
  4071c0:	add	x8, x8, #0x251
  4071c4:	add	x9, x9, #0x24a
  4071c8:	csel	x1, x9, x8, eq  // eq = none
  4071cc:	b	4071d8 <ferror@plt+0x5158>
  4071d0:	adrp	x1, 408000 <ferror@plt+0x5f80>
  4071d4:	add	x1, x1, #0x242
  4071d8:	ldr	w2, [x21]
  4071dc:	adrp	x0, 408000 <ferror@plt+0x5f80>
  4071e0:	add	x0, x0, #0x224
  4071e4:	mov	w3, w25
  4071e8:	bl	406d48 <ferror@plt+0x4cc8>
  4071ec:	b	4070e0 <ferror@plt+0x5060>
  4071f0:	ldrb	w8, [sp, #24]
  4071f4:	cbz	w8, 40722c <ferror@plt+0x51ac>
  4071f8:	adrp	x0, 419000 <ferror@plt+0x16f80>
  4071fc:	adrp	x1, 408000 <ferror@plt+0x5f80>
  407200:	add	x8, sp, #0x18
  407204:	add	x0, x0, #0x348
  407208:	add	x1, x1, #0x255
  40720c:	add	x3, sp, #0x18
  407210:	mov	x2, x19
  407214:	strb	wzr, [x8, #4095]
  407218:	bl	401c60 <asprintf@plt>
  40721c:	cmp	w0, #0x0
  407220:	mov	w8, #0xfffffff4            	// #-12
  407224:	csel	w19, wzr, w8, gt
  407228:	b	407230 <ferror@plt+0x51b0>
  40722c:	mov	w19, wzr
  407230:	mov	x0, x20
  407234:	bl	401dc0 <closedir@plt>
  407238:	b	406e78 <ferror@plt+0x4df8>
  40723c:	adrp	x8, 418000 <ferror@plt+0x15f80>
  407240:	ldr	x8, [x8, #4048]
  407244:	ldr	x20, [x8]
  407248:	bl	401cc0 <getpid@plt>
  40724c:	adrp	x1, 408000 <ferror@plt+0x5f80>
  407250:	adrp	x3, 408000 <ferror@plt+0x5f80>
  407254:	adrp	x4, 408000 <ferror@plt+0x5f80>
  407258:	mov	w2, w0
  40725c:	add	x1, x1, #0x11c
  407260:	add	x3, x3, #0x10d
  407264:	add	x4, x4, #0x12a
  407268:	mov	x0, x20
  40726c:	bl	402050 <fprintf@plt>
  407270:	adrp	x0, 408000 <ferror@plt+0x5f80>
  407274:	add	x0, x0, #0x1d6
  407278:	mov	x1, x19
  40727c:	bl	406d48 <ferror@plt+0x4cc8>
  407280:	b	406e38 <ferror@plt+0x4db8>
  407284:	ldr	x0, [x0]
  407288:	ldr	x1, [x1]
  40728c:	b	401e70 <strcmp@plt>
  407290:	stp	x29, x30, [sp, #-64]!
  407294:	mov	x29, sp
  407298:	stp	x19, x20, [sp, #16]
  40729c:	adrp	x20, 418000 <ferror@plt+0x15f80>
  4072a0:	add	x20, x20, #0xc60
  4072a4:	stp	x21, x22, [sp, #32]
  4072a8:	adrp	x21, 418000 <ferror@plt+0x15f80>
  4072ac:	add	x21, x21, #0xc58
  4072b0:	sub	x20, x20, x21
  4072b4:	mov	w22, w0
  4072b8:	stp	x23, x24, [sp, #48]
  4072bc:	mov	x23, x1
  4072c0:	mov	x24, x2
  4072c4:	bl	401b08 <memcpy@plt-0x38>
  4072c8:	cmp	xzr, x20, asr #3
  4072cc:	b.eq	4072f8 <ferror@plt+0x5278>  // b.none
  4072d0:	asr	x20, x20, #3
  4072d4:	mov	x19, #0x0                   	// #0
  4072d8:	ldr	x3, [x21, x19, lsl #3]
  4072dc:	mov	x2, x24
  4072e0:	add	x19, x19, #0x1
  4072e4:	mov	x1, x23
  4072e8:	mov	w0, w22
  4072ec:	blr	x3
  4072f0:	cmp	x20, x19
  4072f4:	b.ne	4072d8 <ferror@plt+0x5258>  // b.any
  4072f8:	ldp	x19, x20, [sp, #16]
  4072fc:	ldp	x21, x22, [sp, #32]
  407300:	ldp	x23, x24, [sp, #48]
  407304:	ldp	x29, x30, [sp], #64
  407308:	ret
  40730c:	nop
  407310:	ret
  407314:	nop
  407318:	adrp	x2, 419000 <ferror@plt+0x16f80>
  40731c:	mov	x1, #0x0                   	// #0
  407320:	ldr	x2, [x2, #688]
  407324:	b	401c30 <__cxa_atexit@plt>
  407328:	mov	x2, x1
  40732c:	mov	w1, w0
  407330:	mov	w0, #0x0                   	// #0
  407334:	b	401f90 <__fxstat@plt>

Disassembly of section .fini:

0000000000407338 <.fini>:
  407338:	stp	x29, x30, [sp, #-16]!
  40733c:	mov	x29, sp
  407340:	ldp	x29, x30, [sp], #16
  407344:	ret
