Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design pcb.ngc ...
WARNING:NetListWriters:298 - No output is written to pcb.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus ddr_address1_mux0000<12 : 0> on block
   ddr2_512M16_mig_controller_0 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Mcompar_counter200_cmp_lt0000_lut<4 : 0>
   on block ddr2_512M16_mig_infrastructure_top is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file pcb.edif ...
ngc2edif: Total memory usage is 108696 kilobytes

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design dumo_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to dumo_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dumo_fifo.edif ...
ngc2edif: Total memory usage is 104096 kilobytes

