{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545722188264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545722188278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 25 16:16:28 2018 " "Processing started: Tue Dec 25 16:16:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545722188278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545722188278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545722188278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545722188448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545722188448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545722195955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545722195955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bit_and.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 16bit_and.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_and " "Found entity 1: 16bit_and" {  } { { "16bit_and.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/16bit_and.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545722195964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545722195964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bit_or.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 16bit_or.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_or " "Found entity 1: 16bit_or" {  } { { "16bit_or.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/16bit_or.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545722195971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545722195971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bit_xor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 16bit_xor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_xor " "Found entity 1: 16bit_xor" {  } { { "16bit_xor.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/16bit_xor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545722195978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545722195978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "celectgate.bdf 1 1 " "Found 1 design units, including 1 entities, in source file celectgate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 celectgate " "Found entity 1: celectgate" {  } { { "celectgate.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/celectgate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545722195985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545722195985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bit_flipsign.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 16bit_flipsign.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_flipsign " "Found entity 1: 16bit_flipsign" {  } { { "16bit_flipsign.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/16bit_flipsign.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545722195992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545722195992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_to_16out.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bit_to_16out.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_to_16out " "Found entity 1: 4bit_to_16out" {  } { { "4bit_to_16out.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/4bit_to_16out.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545722195999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545722195999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchingVCC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file switchingVCC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 switchingVCC " "Found entity 1: switchingVCC" {  } { { "switchingVCC.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/switchingVCC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545722196006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545722196006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplemultiplexor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simplemultiplexor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simplemultiplexor " "Found entity 1: simplemultiplexor" {  } { { "simplemultiplexor.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/simplemultiplexor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545722196013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545722196013 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545722196075 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "16bit_and inst " "Logic function of type 16bit_and and instance \"inst\" is already defined as a signal name or another logic function" {  } { { "ALU.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/ALU.bdf" { { 280 472 632 376 "inst" "" } { 184 656 816 280 "inst" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1545722196078 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545722196079 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "879 " "Peak virtual memory: 879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545722196183 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 25 16:16:36 2018 " "Processing ended: Tue Dec 25 16:16:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545722196183 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545722196183 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545722196183 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545722196183 ""}
