<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="entry.store.12" BundleName="gmem" VarName="outcomeptr" ParentFunc="writeOutcome(OutcomeStr*, ap_int&lt;16&gt;, ap_int&lt;8&gt;, bool, hls::stream&lt;ap_int&lt;8&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="entry.store.13" BundleName="gmem" VarName="outcomeptr" ParentFunc="writeOutcome(OutcomeStr*, ap_int&lt;16&gt;, ap_int&lt;8&gt;, bool, hls::stream&lt;ap_int&lt;8&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 8 has been inferred" OldID="entry.load.13, entry.load.17, entry.load.21, entry.load.25, entry.load.29, entry.load.33, entry.load.37, entry.load.41," ID="inputDataInRamseq" BundleName="gmem" VarName="inputDataInRam" ParentFunc="read_test(float (*) [8], float*, ap_int&lt;16&gt;)" Length="8" Direction="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="detector_solid/abs_solid_detector.cpp:359:46" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="entry.load.43" VarName="error" ParentFunc="runTestAfterInit(float*, ap_int&lt;8&gt;, ap_int&lt;16&gt;, OutcomeStr*, hls::stream&lt;ap_int&lt;8&gt;, 0&gt;&amp;, float (*) [8], REGION_T (*) [16], ap_int&lt;8&gt;*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="detector_solid/abs_solid_detector.cpp:337:8" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="lor.end.store.1" VarName="error" ParentFunc="run_test(bool&amp;, REGION_T*, ap_int&lt;8&gt;, float*)"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 8 x 32bit words has been widened by 8: 1 x 256bit words" OldID="inputDataInRamseq," ID="wseq" BundleName="gmem" VarName="inputDataInRam" ParentFunc="read_test(float (*) [8], float*, ap_int&lt;16&gt;)" Length="1" Direction="read"/>
</VitisHLS:BurstInfo>

