{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721933514206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721933514207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 26 03:51:54 2024 " "Processing started: Fri Jul 26 03:51:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721933514207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1721933514207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off Kernel -c Kernel " "Command: quartus_pow --read_settings_files=off --write_settings_files=off Kernel -c Kernel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1721933514207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1721933514380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1721933514384 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1721933514384 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "84 " "The Timing Analyzer is analyzing 84 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1721933514687 ""}
{ "Info" "ISTA_SDC_FOUND" "Kernel.sdc " "Reading SDC File: 'Kernel.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1721933514690 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uUartSink\|uRxD\|uRecieveState\|nstate~0\|combout " "Node \"uUartSink\|uRxD\|uRecieveState\|nstate~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721933514697 ""} { "Warning" "WSTA_SCC_NODE" "uUartSink\|uRxD\|uRecieveState\|nstate~0\|datac " "Node \"uUartSink\|uRxD\|uRecieveState\|nstate~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721933514697 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 334 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1721933514697 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uUartSrc\|uTxD\|uTransmitState\|nstate~0\|combout " "Node \"uUartSrc\|uTxD\|uTransmitState\|nstate~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721933514698 ""} { "Warning" "WSTA_SCC_NODE" "uUartSrc\|uTxD\|uTransmitState\|nstate~0\|datab " "Node \"uUartSrc\|uTxD\|uTransmitState\|nstate~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1721933514698 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 136 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1721933514698 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UartSource:uUartSrc\|cnt~13 reset " "Register UartSource:uUartSrc\|cnt~13 is being clocked by reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721933514699 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1721933514699 "|Kernel|reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UartSink:uUartSink\|cnt~0 " "Node: UartSink:uUartSink\|cnt~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UartSink:uUartSink\|datao\[50\] UartSink:uUartSink\|cnt~0 " "Register UartSink:uUartSink\|datao\[50\] is being clocked by UartSink:uUartSink\|cnt~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721933514699 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1721933514699 "|Kernel|UartSink:uUartSink|cnt~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\] " "Node: UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\|rxdata\[2\] UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\] " "Register UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\|rxdata\[2\] is being clocked by UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\|bcnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721933514699 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1721933514699 "|Kernel|UartSink:uUartSink|RxD:uRxD|RecieveBaudrate:uRecieveBaudrate|bcnt[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK (Rise) CLOCK (Rise) setup and hold " "From CLOCK (Rise) to CLOCK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1721933514708 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1721933514708 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1721933514726 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1721933514754 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1721933514991 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1721933515036 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08SAE144C8GES " "Timing characteristics of device 10M08SAE144C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Power Analyzer" 0 -1 1721933515037 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1721933515687 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "5.602 millions of transitions / sec " "Average toggle rate for this design is 5.602 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1721933517343 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "155.33 mW " "Total thermal power estimate for the design is 155.33 mW" {  } { { "/home/jtech/snap/IntelFPGA_lite/quartus/linux64/Report_Window_01.qrpt" "" { Report "/home/jtech/snap/IntelFPGA_lite/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1721933517375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "803 " "Peak virtual memory: 803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721933517525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 26 03:51:57 2024 " "Processing ended: Fri Jul 26 03:51:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721933517525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721933517525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721933517525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1721933517525 ""}
