[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~MisterSdram32MBController|MisterSdram32MBController>io_sdram_ras",
    "sources":[
      "~MisterSdram32MBController|MisterSdram32MBController>io_writeport_wr",
      "~MisterSdram32MBController|MisterSdram32MBController>io_readport_rd"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~MisterSdram32MBController|MisterSdram32MBController>io_readport_ack",
    "sources":[
      "~MisterSdram32MBController|MisterSdram32MBController>io_readport_rd"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~MisterSdram32MBController|MisterSdram32MBController>io_sdram_we",
    "sources":[
      "~MisterSdram32MBController|MisterSdram32MBController>io_writeport_wr",
      "~MisterSdram32MBController|MisterSdram32MBController>io_readport_rd"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~MisterSdram32MBController|MisterSdram32MBController>io_sdram_cas",
    "sources":[
      "~MisterSdram32MBController|MisterSdram32MBController>io_writeport_wr",
      "~MisterSdram32MBController|MisterSdram32MBController>io_readport_rd"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~MisterSdram32MBController|MisterSdram32MBController>io_writeport_ack",
    "sources":[
      "~MisterSdram32MBController|MisterSdram32MBController>io_writeport_wr"
    ]
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"chisel_output"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"MisterSdram32MBController"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"chisel_output"
  }
]