ARM GAS  /tmp/cc8D2ZRv.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.fill_integral_image,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	fill_integral_image:
  27              	.LVL0:
  28              	.LFB139:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "ili9341_tft_driver.h"
  25:Core/Src/main.c **** #include "ov7670.h"
  26:Core/Src/main.c **** #include "ov7670_defs.h"
  27:Core/Src/main.c **** #include "face_detector_builder.h"
  28:Core/Src/main.c **** #include "integral_image.h"
  29:Core/Src/main.c **** #include "binary_stage_parser_defs.h"
  30:Core/Src/main.c **** #include "face_detector.h"
ARM GAS  /tmp/cc8D2ZRv.s 			page 2


  31:Core/Src/main.c **** /* USER CODE END Includes */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PTD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PD */
  40:Core/Src/main.c **** // RGB565
  41:Core/Src/main.c **** #define GET_RGB_PIXEL(image, x, y, w) \
  42:Core/Src/main.c ****   ({ \
  43:Core/Src/main.c ****     ((image) + ((x) + (y) * (w))); \
  44:Core/Src/main.c ****   })
  45:Core/Src/main.c **** #define APPLY_ROUNDING(n) \
  46:Core/Src/main.c ****   (uint8_t)(n) >> 5
  47:Core/Src/main.c **** #define FAST_DIVIDE_BY_3(n) \
  48:Core/Src/main.c **** 	((n) * 85 >> 8)
  49:Core/Src/main.c **** #define SET_PIXEL_COLOR(pixel, r, g, b) \
  50:Core/Src/main.c ****   *(pixel) = (r); \
  51:Core/Src/main.c ****   *((pixel) + 1) = (g); \
  52:Core/Src/main.c ****   *((pixel) + 2) = (b)
  53:Core/Src/main.c **** /* USER CODE END PD */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  56:Core/Src/main.c **** /* USER CODE BEGIN PM */
  57:Core/Src/main.c **** #define HOLD_VARIABLE(var) \
  58:Core/Src/main.c **** 	if ((var) == 0) __asm("nop")
  59:Core/Src/main.c **** /* USER CODE END PM */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  62:Core/Src/main.c **** DCMI_HandleTypeDef hdcmi;
  63:Core/Src/main.c **** DMA_HandleTypeDef hdma_dcmi;
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** I2C_HandleTypeDef hi2c2;
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** SRAM_HandleTypeDef hsram1;
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* USER CODE BEGIN PV */
  70:Core/Src/main.c **** static ili9341_tft_driver_io_struct tft_io;
  71:Core/Src/main.c **** extern uint32_t _start_classifiers_load;
  72:Core/Src/main.c **** extern uint32_t _binary_lbpcascade_frontalface_32_improved_integer_bin_start;
  73:Core/Src/main.c **** extern uint32_t _binary_lbpcascade_frontalface_32_improved_integer_bin_end;
  74:Core/Src/main.c **** static uint16_t convertion_buffer[OV7670_IMAGE_WIDTH];
  75:Core/Src/main.c **** static face_detector_arguments arguments = (face_detector_arguments) {
  76:Core/Src/main.c ****   .base_scale = 1.f,
  77:Core/Src/main.c ****   .position_increment = 0.1f,
  78:Core/Src/main.c ****   .scale_increment = 1.1f,
  79:Core/Src/main.c ****   .image_size_x = OV7670_IMAGE_WIDTH,
  80:Core/Src/main.c ****   .image_size_y = OV7670_IMAGE_HEIGHT,
  81:Core/Src/main.c ****   .min_neighbours = 1U
  82:Core/Src/main.c **** };
  83:Core/Src/main.c **** /* USER CODE END PV */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  86:Core/Src/main.c **** void SystemClock_Config(void);
  87:Core/Src/main.c **** static void MX_GPIO_Init(void);
ARM GAS  /tmp/cc8D2ZRv.s 			page 3


  88:Core/Src/main.c **** static void MX_DMA_Init(void);
  89:Core/Src/main.c **** static void MX_FSMC_Init(void);
  90:Core/Src/main.c **** static void MX_I2C2_Init(void);
  91:Core/Src/main.c **** static void MX_DCMI_Init(void);
  92:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  93:Core/Src/main.c **** __attribute__((always_inline))
  94:Core/Src/main.c **** static inline void __initialize_ccm(
  95:Core/Src/main.c ****   uint32_t *load_addr,
  96:Core/Src/main.c ****   uint32_t *ccm_begin,
  97:Core/Src/main.c ****   uint32_t *ccm_end
  98:Core/Src/main.c **** );
  99:Core/Src/main.c **** 
 100:Core/Src/main.c **** __attribute__((always_inline))
 101:Core/Src/main.c **** static inline uint16_t decolorize(const uint16_t *pixel);
 102:Core/Src/main.c **** static void fill_integral_image(
 103:Core/Src/main.c ****   FILL_LINE_FUNCTOR,
 104:Core/Src/main.c ****   const uint8_t *const image_source,
 105:Core/Src/main.c ****   integral_image_size image_size
 106:Core/Src/main.c **** );
 107:Core/Src/main.c **** static uint16_t get_rectangle_summarize(
 108:Core/Src/main.c ****   const lbp_feature_rectangle *const feature_rectangle
 109:Core/Src/main.c **** );
 110:Core/Src/main.c **** 
 111:Core/Src/main.c **** static void tft_init(void);
 112:Core/Src/main.c **** static void tft_write_data(uint16_t value);
 113:Core/Src/main.c **** static void tft_write_reg(uint16_t reg_value);
 114:Core/Src/main.c **** static uint16_t tft_read_data(uint8_t data_size);
 115:Core/Src/main.c **** static void tft_enable_backlight(bool is_enabled);
 116:Core/Src/main.c **** static void draw_faces(uint16_t *const image);
 117:Core/Src/main.c **** static void draw_face(uint16_t *const image, area area_face);
 118:Core/Src/main.c **** 
 119:Core/Src/main.c **** static void configure_display(void);
 120:Core/Src/main.c **** static void configure_camera(void);
 121:Core/Src/main.c **** /* USER CODE END PFP */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 124:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 125:Core/Src/main.c **** /* USER CODE END 0 */
 126:Core/Src/main.c **** 
 127:Core/Src/main.c **** /**
 128:Core/Src/main.c ****   * @brief  The application entry point.
 129:Core/Src/main.c ****   * @retval int
 130:Core/Src/main.c ****   */
 131:Core/Src/main.c **** int main(void)
 132:Core/Src/main.c **** {
 133:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 134:Core/Src/main.c ****   __initialize_ccm(
 135:Core/Src/main.c ****     &_start_classifiers_load,
 136:Core/Src/main.c ****     &_binary_lbpcascade_frontalface_32_improved_integer_bin_start,
 137:Core/Src/main.c ****     &_binary_lbpcascade_frontalface_32_improved_integer_bin_end
 138:Core/Src/main.c ****   );
 139:Core/Src/main.c ****   /* USER CODE END 1 */
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 144:Core/Src/main.c ****   HAL_Init();
ARM GAS  /tmp/cc8D2ZRv.s 			page 4


 145:Core/Src/main.c **** 
 146:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****   /* USER CODE END Init */
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /* Configure the system clock */
 151:Core/Src/main.c ****   SystemClock_Config();
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 154:Core/Src/main.c ****   /* USER CODE END SysInit */
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   /* Initialize all configured peripherals */
 157:Core/Src/main.c ****   MX_GPIO_Init();
 158:Core/Src/main.c ****   MX_DMA_Init();
 159:Core/Src/main.c ****   MX_FSMC_Init();
 160:Core/Src/main.c ****   MX_I2C2_Init();
 161:Core/Src/main.c ****   MX_DCMI_Init();
 162:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   // qcif
 165:Core/Src/main.c ****   integral_image_create(
 166:Core/Src/main.c ****     (integral_image_size) {
 167:Core/Src/main.c ****       .width = OV7670_IMAGE_WIDTH,
 168:Core/Src/main.c ****       .height = OV7670_IMAGE_HEIGHT
 169:Core/Src/main.c ****     },
 170:Core/Src/main.c ****     fill_integral_image
 171:Core/Src/main.c ****   );
 172:Core/Src/main.c ****   face_detector_builder_create(
 173:Core/Src/main.c ****     (uint8_t*)&_binary_lbpcascade_frontalface_32_improved_integer_bin_start,
 174:Core/Src/main.c ****     IMPROVED_BINARY_DATA_STAGES_AMOUNT,
 175:Core/Src/main.c ****     get_rectangle_summarize
 176:Core/Src/main.c ****   );
 177:Core/Src/main.c **** 
 178:Core/Src/main.c **** 	configure_display();
 179:Core/Src/main.c **** 	configure_camera();
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   // uint32_t value = ((uint32_t*)_start_classifiers_load)[0];
 182:Core/Src/main.c ****   // HOLD_VARIABLE(value);
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   // value = ((uint32_t*)_start_classifiers_load)[1];
 185:Core/Src/main.c ****   // HOLD_VARIABLE(value);
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   // value = (uint32_t)(
 188:Core/Src/main.c ****   //   _binary_lbpcascade_frontalface_integer_bin_start -
 189:Core/Src/main.c ****   //   _binary_lbpcascade_frontalface_integer_bin_end
 190:Core/Src/main.c ****   // );
 191:Core/Src/main.c ****   // HOLD_VARIABLE(value);
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   /* USER CODE END 2 */
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   /* Infinite loop */
 196:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 197:Core/Src/main.c **** 	
 198:Core/Src/main.c **** 	ov7670_start_capture();
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   while (1)
 201:Core/Src/main.c ****   {
ARM GAS  /tmp/cc8D2ZRv.s 			page 5


 202:Core/Src/main.c ****     /* USER CODE END WHILE */
 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 205:Core/Src/main.c **** 		ov7670_send_captured_frame(&hdcmi);
 206:Core/Src/main.c ****   }
 207:Core/Src/main.c ****   /* USER CODE END 3 */
 208:Core/Src/main.c **** }
 209:Core/Src/main.c **** 
 210:Core/Src/main.c **** /**
 211:Core/Src/main.c ****   * @brief System Clock Configuration
 212:Core/Src/main.c ****   * @retval None
 213:Core/Src/main.c ****   */
 214:Core/Src/main.c **** void SystemClock_Config(void)
 215:Core/Src/main.c **** {
 216:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 217:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 220:Core/Src/main.c ****   */
 221:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 222:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 225:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 226:Core/Src/main.c ****   */
 227:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 228:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 229:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 230:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 231:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 232:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 233:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 234:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 235:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 236:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 237:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 238:Core/Src/main.c ****   {
 239:Core/Src/main.c ****     Error_Handler();
 240:Core/Src/main.c ****   }
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 243:Core/Src/main.c ****   */
 244:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 245:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 246:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 247:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 248:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 249:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 252:Core/Src/main.c ****   {
 253:Core/Src/main.c ****     Error_Handler();
 254:Core/Src/main.c ****   }
 255:Core/Src/main.c ****   HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 256:Core/Src/main.c **** }
 257:Core/Src/main.c **** 
 258:Core/Src/main.c **** /**
ARM GAS  /tmp/cc8D2ZRv.s 			page 6


 259:Core/Src/main.c ****   * @brief DCMI Initialization Function
 260:Core/Src/main.c ****   * @param None
 261:Core/Src/main.c ****   * @retval None
 262:Core/Src/main.c ****   */
 263:Core/Src/main.c **** static void MX_DCMI_Init(void)
 264:Core/Src/main.c **** {
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****   /* USER CODE BEGIN DCMI_Init 0 */
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   /* USER CODE END DCMI_Init 0 */
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****   /* USER CODE BEGIN DCMI_Init 1 */
 271:Core/Src/main.c **** 
 272:Core/Src/main.c ****   /* USER CODE END DCMI_Init 1 */
 273:Core/Src/main.c ****   hdcmi.Instance = DCMI;
 274:Core/Src/main.c ****   hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 275:Core/Src/main.c ****   hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 276:Core/Src/main.c ****   hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 277:Core/Src/main.c ****   hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 278:Core/Src/main.c ****   hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 279:Core/Src/main.c ****   hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 280:Core/Src/main.c ****   hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 281:Core/Src/main.c ****   if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 282:Core/Src/main.c ****   {
 283:Core/Src/main.c ****     Error_Handler();
 284:Core/Src/main.c ****   }
 285:Core/Src/main.c ****   /* USER CODE BEGIN DCMI_Init 2 */
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****   /* USER CODE END DCMI_Init 2 */
 288:Core/Src/main.c **** 
 289:Core/Src/main.c **** }
 290:Core/Src/main.c **** 
 291:Core/Src/main.c **** /**
 292:Core/Src/main.c ****   * @brief I2C2 Initialization Function
 293:Core/Src/main.c ****   * @param None
 294:Core/Src/main.c ****   * @retval None
 295:Core/Src/main.c ****   */
 296:Core/Src/main.c **** static void MX_I2C2_Init(void)
 297:Core/Src/main.c **** {
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 0 */
 300:Core/Src/main.c **** 
 301:Core/Src/main.c ****   /* USER CODE END I2C2_Init 0 */
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 1 */
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****   /* USER CODE END I2C2_Init 1 */
 306:Core/Src/main.c ****   hi2c2.Instance = I2C2;
 307:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 100000;
 308:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 309:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 310:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 311:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 312:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 313:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 314:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 315:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
ARM GAS  /tmp/cc8D2ZRv.s 			page 7


 316:Core/Src/main.c ****   {
 317:Core/Src/main.c ****     Error_Handler();
 318:Core/Src/main.c ****   }
 319:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 2 */
 320:Core/Src/main.c **** 
 321:Core/Src/main.c ****   /* USER CODE END I2C2_Init 2 */
 322:Core/Src/main.c **** 
 323:Core/Src/main.c **** }
 324:Core/Src/main.c **** 
 325:Core/Src/main.c **** /**
 326:Core/Src/main.c ****   * Enable DMA controller clock
 327:Core/Src/main.c ****   */
 328:Core/Src/main.c **** static void MX_DMA_Init(void)
 329:Core/Src/main.c **** {
 330:Core/Src/main.c **** 
 331:Core/Src/main.c ****   /* DMA controller clock enable */
 332:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 333:Core/Src/main.c **** 
 334:Core/Src/main.c ****   /* DMA interrupt init */
 335:Core/Src/main.c ****   /* DMA2_Stream1_IRQn interrupt configuration */
 336:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 337:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 338:Core/Src/main.c **** 
 339:Core/Src/main.c **** }
 340:Core/Src/main.c **** 
 341:Core/Src/main.c **** /**
 342:Core/Src/main.c ****   * @brief GPIO Initialization Function
 343:Core/Src/main.c ****   * @param None
 344:Core/Src/main.c ****   * @retval None
 345:Core/Src/main.c ****   */
 346:Core/Src/main.c **** static void MX_GPIO_Init(void)
 347:Core/Src/main.c **** {
 348:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 349:Core/Src/main.c **** 
 350:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 351:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 352:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 353:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 354:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 355:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 356:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 357:Core/Src/main.c **** 
 358:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 359:Core/Src/main.c ****   HAL_GPIO_WritePin(LCD_BC_GPIO_Port, LCD_BC_Pin, GPIO_PIN_RESET);
 360:Core/Src/main.c **** 
 361:Core/Src/main.c ****   /*Configure GPIO pin : LCD_BC_Pin */
 362:Core/Src/main.c ****   GPIO_InitStruct.Pin = LCD_BC_Pin;
 363:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 364:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 365:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 366:Core/Src/main.c ****   HAL_GPIO_Init(LCD_BC_GPIO_Port, &GPIO_InitStruct);
 367:Core/Src/main.c **** 
 368:Core/Src/main.c ****   /*Configure GPIO pin : PA8 */
 369:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8;
 370:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 371:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 372:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/cc8D2ZRv.s 			page 8


 373:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 374:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 375:Core/Src/main.c **** 
 376:Core/Src/main.c **** }
 377:Core/Src/main.c **** 
 378:Core/Src/main.c **** /* FSMC initialization function */
 379:Core/Src/main.c **** static void MX_FSMC_Init(void)
 380:Core/Src/main.c **** {
 381:Core/Src/main.c **** 
 382:Core/Src/main.c ****   /* USER CODE BEGIN FSMC_Init 0 */
 383:Core/Src/main.c **** 
 384:Core/Src/main.c ****   /* USER CODE END FSMC_Init 0 */
 385:Core/Src/main.c **** 
 386:Core/Src/main.c ****   FSMC_NORSRAM_TimingTypeDef Timing = {0};
 387:Core/Src/main.c **** 
 388:Core/Src/main.c ****   /* USER CODE BEGIN FSMC_Init 1 */
 389:Core/Src/main.c **** 
 390:Core/Src/main.c ****   /* USER CODE END FSMC_Init 1 */
 391:Core/Src/main.c **** 
 392:Core/Src/main.c ****   /** Perform the SRAM1 memory initialization sequence
 393:Core/Src/main.c ****   */
 394:Core/Src/main.c ****   hsram1.Instance = FSMC_NORSRAM_DEVICE;
 395:Core/Src/main.c ****   hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 396:Core/Src/main.c ****   /* hsram1.Init */
 397:Core/Src/main.c ****   hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 398:Core/Src/main.c ****   hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 399:Core/Src/main.c ****   hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 400:Core/Src/main.c ****   hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 401:Core/Src/main.c ****   hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 402:Core/Src/main.c ****   hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 403:Core/Src/main.c ****   hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 404:Core/Src/main.c ****   hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 405:Core/Src/main.c ****   hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 406:Core/Src/main.c ****   hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 407:Core/Src/main.c ****   hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 408:Core/Src/main.c ****   hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 409:Core/Src/main.c ****   hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 410:Core/Src/main.c ****   hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 411:Core/Src/main.c ****   /* Timing */
 412:Core/Src/main.c ****   Timing.AddressSetupTime = 6;
 413:Core/Src/main.c ****   Timing.AddressHoldTime = 15;
 414:Core/Src/main.c ****   Timing.DataSetupTime = 6;
 415:Core/Src/main.c ****   Timing.BusTurnAroundDuration = 0;
 416:Core/Src/main.c ****   Timing.CLKDivision = 16;
 417:Core/Src/main.c ****   Timing.DataLatency = 17;
 418:Core/Src/main.c ****   Timing.AccessMode = FSMC_ACCESS_MODE_A;
 419:Core/Src/main.c ****   /* ExtTiming */
 420:Core/Src/main.c **** 
 421:Core/Src/main.c ****   if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 422:Core/Src/main.c ****   {
 423:Core/Src/main.c ****     Error_Handler( );
 424:Core/Src/main.c ****   }
 425:Core/Src/main.c **** 
 426:Core/Src/main.c ****   /* USER CODE BEGIN FSMC_Init 2 */
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   /* USER CODE END FSMC_Init 2 */
 429:Core/Src/main.c **** }
ARM GAS  /tmp/cc8D2ZRv.s 			page 9


 430:Core/Src/main.c **** 
 431:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 432:Core/Src/main.c **** 
 433:Core/Src/main.c **** __attribute__((always_inline))
 434:Core/Src/main.c **** static inline void __initialize_ccm(
 435:Core/Src/main.c ****   uint32_t *load_addr,
 436:Core/Src/main.c ****   uint32_t *ccm_begin,
 437:Core/Src/main.c ****   uint32_t *ccm_end
 438:Core/Src/main.c **** )
 439:Core/Src/main.c **** {
 440:Core/Src/main.c ****   uint32_t *ccm_ptr = ccm_begin;
 441:Core/Src/main.c ****   while (ccm_ptr < ccm_end)
 442:Core/Src/main.c ****     *ccm_ptr++ = *load_addr++;
 443:Core/Src/main.c **** }
 444:Core/Src/main.c **** 
 445:Core/Src/main.c **** static void fill_integral_image(
 446:Core/Src/main.c ****   FILL_LINE_FUNCTOR,
 447:Core/Src/main.c ****   const uint8_t *const image_source,
 448:Core/Src/main.c ****   integral_image_size image_size
 449:Core/Src/main.c **** )
 450:Core/Src/main.c **** {
  29              		.loc 1 450 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 450 1 is_stmt 0 view .LVU1
  34 0000 70B5     		push	{r4, r5, r6, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 16
  37              		.cfi_offset 4, -16
  38              		.cfi_offset 5, -12
  39              		.cfi_offset 6, -8
  40              		.cfi_offset 14, -4
  41 0002 82B0     		sub	sp, sp, #8
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 24
  44 0004 0646     		mov	r6, r0
  45 0006 0D46     		mov	r5, r1
  46 0008 ADF80420 		strh	r2, [sp, #4]	@ movhi
 451:Core/Src/main.c ****   uint16_t *image = (uint16_t*)image_source;
  47              		.loc 1 451 3 is_stmt 1 view .LVU2
  48              	.LVL1:
 452:Core/Src/main.c **** 
 453:Core/Src/main.c ****   for (uint8_t y = 0; y < image_size.height; y++)
  49              		.loc 1 453 3 view .LVU3
  50              	.LBB10:
  51              		.loc 1 453 8 view .LVU4
  52              		.loc 1 453 16 is_stmt 0 view .LVU5
  53 000c 0024     		movs	r4, #0
  54              		.loc 1 453 3 view .LVU6
  55 000e 25E0     		b	.L2
  56              	.LVL2:
  57              	.L3:
  58              	.LBB11:
 454:Core/Src/main.c ****   {
 455:Core/Src/main.c ****     for (uint8_t x = 0; x < image_size.width; x++)
 456:Core/Src/main.c ****     {
ARM GAS  /tmp/cc8D2ZRv.s 			page 10


 457:Core/Src/main.c ****       convertion_buffer[x] = APPLY_ROUNDING(
  59              		.loc 1 457 7 is_stmt 1 view .LVU7
  60              		.loc 1 457 30 is_stmt 0 view .LVU8
  61 0010 03FB0423 		mla	r3, r3, r4, r2
  62              	.LVL3:
  63              	.LBB12:
  64              	.LBI12:
 458:Core/Src/main.c ****         decolorize(GET_RGB_PIXEL(image, x, y, image_size.width))
 459:Core/Src/main.c ****       );
 460:Core/Src/main.c ****     }
 461:Core/Src/main.c **** 
 462:Core/Src/main.c ****     fill_line(convertion_buffer, y);
 463:Core/Src/main.c ****   }
 464:Core/Src/main.c **** }
 465:Core/Src/main.c **** 
 466:Core/Src/main.c **** __attribute__((always_inline))
 467:Core/Src/main.c **** static inline uint16_t decolorize(const uint16_t *pixel)
  65              		.loc 1 467 24 is_stmt 1 view .LVU9
  66              	.LBB13:
 468:Core/Src/main.c **** {
 469:Core/Src/main.c **** 	uint8_t r = *pixel >> 11;
  67              		.loc 1 469 2 view .LVU10
  68              		.loc 1 469 14 is_stmt 0 view .LVU11
  69 0014 35F81300 		ldrh	r0, [r5, r3, lsl #1]
  70              	.LVL4:
 470:Core/Src/main.c **** 	uint8_t g = (*pixel >> 6) & 0x1f; // to 5 digits
  71              		.loc 1 470 2 is_stmt 1 view .LVU12
  72              		.loc 1 470 10 is_stmt 0 view .LVU13
  73 0018 C0F38411 		ubfx	r1, r0, #6, #5
  74              	.LVL5:
 471:Core/Src/main.c **** 	uint8_t b = *pixel & 0x1f;
  75              		.loc 1 471 2 is_stmt 1 view .LVU14
  76              		.loc 1 471 10 is_stmt 0 view .LVU15
  77 001c 00F01F03 		and	r3, r0, #31
  78              	.LVL6:
 472:Core/Src/main.c **** 	
 473:Core/Src/main.c **** 	uint8_t grayscale = FAST_DIVIDE_BY_3(r + g + b);
  79              		.loc 1 473 2 is_stmt 1 view .LVU16
  80              		.loc 1 473 22 is_stmt 0 view .LVU17
  81 0020 01EBD021 		add	r1, r1, r0, lsr #11
  82              	.LVL7:
  83              		.loc 1 473 22 view .LVU18
  84 0024 0B44     		add	r3, r3, r1
  85              	.LVL8:
  86              		.loc 1 473 22 view .LVU19
  87 0026 03EB8303 		add	r3, r3, r3, lsl #2
  88 002a 03EB0313 		add	r3, r3, r3, lsl #4
  89              	.LVL9:
 474:Core/Src/main.c **** 
 475:Core/Src/main.c **** 	return ((uint16_t)grayscale << 11) | ((uint16_t)grayscale << 6) | grayscale;
  90              		.loc 1 475 2 is_stmt 1 view .LVU20
  91              		.loc 1 475 37 is_stmt 0 view .LVU21
  92 002e C3F30723 		ubfx	r3, r3, #8, #8
  93              	.LVL10:
  94              		.loc 1 475 37 view .LVU22
  95 0032 9901     		lsls	r1, r3, #6
  96              	.LVL11:
ARM GAS  /tmp/cc8D2ZRv.s 			page 11


  97              		.loc 1 475 37 view .LVU23
  98 0034 41EAC321 		orr	r1, r1, r3, lsl #11
  99 0038 09B2     		sxth	r1, r1
 100              		.loc 1 475 66 view .LVU24
 101 003a 0B43     		orrs	r3, r3, r1
 102              	.LVL12:
 103              		.loc 1 475 66 view .LVU25
 104              	.LBE13:
 105              	.LBE12:
 457:Core/Src/main.c ****         decolorize(GET_RGB_PIXEL(image, x, y, image_size.width))
 106              		.loc 1 457 28 discriminator 1 view .LVU26
 107 003c C3F34213 		ubfx	r3, r3, #5, #3
 108 0040 0A49     		ldr	r1, .L8
 109 0042 21F81230 		strh	r3, [r1, r2, lsl #1]	@ movhi
 455:Core/Src/main.c ****     {
 110              		.loc 1 455 48 is_stmt 1 discriminator 3 view .LVU27
 111 0046 0132     		adds	r2, r2, #1
 112              	.LVL13:
 455:Core/Src/main.c ****     {
 113              		.loc 1 455 48 is_stmt 0 discriminator 3 view .LVU28
 114 0048 D2B2     		uxtb	r2, r2
 115              	.LVL14:
 116              	.L4:
 455:Core/Src/main.c ****     {
 117              		.loc 1 455 27 is_stmt 1 discriminator 1 view .LVU29
 455:Core/Src/main.c ****     {
 118              		.loc 1 455 39 is_stmt 0 discriminator 1 view .LVU30
 119 004a 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 455:Core/Src/main.c ****     {
 120              		.loc 1 455 27 discriminator 1 view .LVU31
 121 004e 9342     		cmp	r3, r2
 122 0050 DED8     		bhi	.L3
 123              	.LBE11:
 462:Core/Src/main.c ****   }
 124              		.loc 1 462 5 is_stmt 1 view .LVU32
 125 0052 2146     		mov	r1, r4
 126 0054 0548     		ldr	r0, .L8
 127 0056 B047     		blx	r6
 128              	.LVL15:
 453:Core/Src/main.c ****   {
 129              		.loc 1 453 47 discriminator 2 view .LVU33
 130 0058 0134     		adds	r4, r4, #1
 131              	.LVL16:
 453:Core/Src/main.c ****   {
 132              		.loc 1 453 47 is_stmt 0 discriminator 2 view .LVU34
 133 005a E4B2     		uxtb	r4, r4
 134              	.LVL17:
 135              	.L2:
 453:Core/Src/main.c ****   {
 136              		.loc 1 453 25 is_stmt 1 discriminator 1 view .LVU35
 453:Core/Src/main.c ****   {
 137              		.loc 1 453 37 is_stmt 0 discriminator 1 view .LVU36
 138 005c 9DF80530 		ldrb	r3, [sp, #5]	@ zero_extendqisi2
 453:Core/Src/main.c ****   {
 139              		.loc 1 453 25 discriminator 1 view .LVU37
 140 0060 A342     		cmp	r3, r4
 141 0062 01D9     		bls	.L7
ARM GAS  /tmp/cc8D2ZRv.s 			page 12


 142              	.LBB14:
 455:Core/Src/main.c ****     {
 143              		.loc 1 455 18 view .LVU38
 144 0064 0022     		movs	r2, #0
 145 0066 F0E7     		b	.L4
 146              	.L7:
 147              	.LBE14:
 148              	.LBE10:
 464:Core/Src/main.c **** 
 149              		.loc 1 464 1 view .LVU39
 150 0068 02B0     		add	sp, sp, #8
 151              	.LCFI2:
 152              		.cfi_def_cfa_offset 16
 153              		@ sp needed
 154 006a 70BD     		pop	{r4, r5, r6, pc}
 155              	.LVL18:
 156              	.L9:
 464:Core/Src/main.c **** 
 157              		.loc 1 464 1 view .LVU40
 158              		.align	2
 159              	.L8:
 160 006c 00000000 		.word	convertion_buffer
 161              		.cfi_endproc
 162              	.LFE139:
 164              		.section	.text.tft_write_data,"ax",%progbits
 165              		.align	1
 166              		.syntax unified
 167              		.thumb
 168              		.thumb_func
 170              	tft_write_data:
 171              	.LVL19:
 172              	.LFB143:
 476:Core/Src/main.c **** }
 477:Core/Src/main.c **** 
 478:Core/Src/main.c **** static uint16_t get_rectangle_summarize(
 479:Core/Src/main.c ****   const lbp_feature_rectangle *const feature_rectangle
 480:Core/Src/main.c **** )
 481:Core/Src/main.c **** {
 482:Core/Src/main.c ****   integral_image_rectangle_position integral_position = {
 483:Core/Src/main.c ****     .top_left_corner = {
 484:Core/Src/main.c ****       .x = feature_rectangle->x,
 485:Core/Src/main.c ****       .y = feature_rectangle->y
 486:Core/Src/main.c ****     },
 487:Core/Src/main.c ****     .bottom_right_corner = {
 488:Core/Src/main.c ****       .x = feature_rectangle->x + feature_rectangle->width,
 489:Core/Src/main.c ****       .y = feature_rectangle->y + feature_rectangle->height
 490:Core/Src/main.c ****     }
 491:Core/Src/main.c ****   };
 492:Core/Src/main.c **** 
 493:Core/Src/main.c ****   return integral_image_get_rectangle(&integral_position);
 494:Core/Src/main.c **** }
 495:Core/Src/main.c **** 
 496:Core/Src/main.c **** static void tft_init(void)
 497:Core/Src/main.c **** {
 498:Core/Src/main.c **** 	HAL_Delay(20);
 499:Core/Src/main.c **** }
 500:Core/Src/main.c **** 
ARM GAS  /tmp/cc8D2ZRv.s 			page 13


 501:Core/Src/main.c **** static void tft_write_data(uint16_t value)
 502:Core/Src/main.c **** {
 173              		.loc 1 502 1 is_stmt 1 view -0
 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 0
 176              		@ frame_needed = 0, uses_anonymous_args = 0
 177              		@ link register save eliminated.
 503:Core/Src/main.c **** 	*FMC_BANK1_DATA = value;
 178              		.loc 1 503 2 view .LVU42
 179              		.loc 1 503 18 is_stmt 0 view .LVU43
 180 0000 014B     		ldr	r3, .L11
 181 0002 1880     		strh	r0, [r3]	@ movhi
 504:Core/Src/main.c **** }
 182              		.loc 1 504 1 view .LVU44
 183 0004 7047     		bx	lr
 184              	.L12:
 185 0006 00BF     		.align	2
 186              	.L11:
 187 0008 00000860 		.word	1611137024
 188              		.cfi_endproc
 189              	.LFE143:
 191              		.section	.text.tft_write_reg,"ax",%progbits
 192              		.align	1
 193              		.syntax unified
 194              		.thumb
 195              		.thumb_func
 197              	tft_write_reg:
 198              	.LVL20:
 199              	.LFB144:
 505:Core/Src/main.c **** 
 506:Core/Src/main.c **** static void tft_write_reg(uint16_t reg_value)
 507:Core/Src/main.c **** {
 200              		.loc 1 507 1 is_stmt 1 view -0
 201              		.cfi_startproc
 202              		@ args = 0, pretend = 0, frame = 0
 203              		@ frame_needed = 0, uses_anonymous_args = 0
 204              		@ link register save eliminated.
 508:Core/Src/main.c **** 	*FMC_BANK1_CMD = reg_value;
 205              		.loc 1 508 2 view .LVU46
 206              		.loc 1 508 17 is_stmt 0 view .LVU47
 207 0000 4FF0C043 		mov	r3, #1610612736
 208 0004 1880     		strh	r0, [r3]	@ movhi
 509:Core/Src/main.c **** }
 209              		.loc 1 509 1 view .LVU48
 210 0006 7047     		bx	lr
 211              		.cfi_endproc
 212              	.LFE144:
 214              		.section	.text.tft_read_data,"ax",%progbits
 215              		.align	1
 216              		.syntax unified
 217              		.thumb
 218              		.thumb_func
 220              	tft_read_data:
 221              	.LVL21:
 222              	.LFB145:
 510:Core/Src/main.c **** 
 511:Core/Src/main.c **** static uint16_t tft_read_data(uint8_t data_size)
ARM GAS  /tmp/cc8D2ZRv.s 			page 14


 512:Core/Src/main.c **** {
 223              		.loc 1 512 1 is_stmt 1 view -0
 224              		.cfi_startproc
 225              		@ args = 0, pretend = 0, frame = 0
 226              		@ frame_needed = 0, uses_anonymous_args = 0
 227              		@ link register save eliminated.
 513:Core/Src/main.c **** 	if (data_size > 2)
 228              		.loc 1 513 2 view .LVU50
 229              		.loc 1 513 5 is_stmt 0 view .LVU51
 230 0000 0228     		cmp	r0, #2
 231 0002 0BD8     		bhi	.L16
 514:Core/Src/main.c **** 		return 0;
 515:Core/Src/main.c **** 	
 516:Core/Src/main.c **** 	uint16_t mask = 0xffff >> ((2 - data_size) * 8);
 232              		.loc 1 516 2 is_stmt 1 view .LVU52
 233              		.loc 1 516 32 is_stmt 0 view .LVU53
 234 0004 C0F10200 		rsb	r0, r0, #2
 235              	.LVL22:
 236              		.loc 1 516 45 view .LVU54
 237 0008 C000     		lsls	r0, r0, #3
 238              		.loc 1 516 25 view .LVU55
 239 000a 4FF6FF73 		movw	r3, #65535
 240 000e 43FA00F0 		asr	r0, r3, r0
 241              	.LVL23:
 517:Core/Src/main.c **** 	
 518:Core/Src/main.c **** 	return *(FMC_BANK1_DATA) & mask;
 242              		.loc 1 518 2 is_stmt 1 view .LVU56
 243              		.loc 1 518 9 is_stmt 0 view .LVU57
 244 0012 034B     		ldr	r3, .L17
 245 0014 1B88     		ldrh	r3, [r3]
 246 0016 9BB2     		uxth	r3, r3
 247              		.loc 1 518 27 view .LVU58
 248 0018 1840     		ands	r0, r0, r3
 249              	.LVL24:
 250              		.loc 1 518 27 view .LVU59
 251 001a 7047     		bx	lr
 252              	.LVL25:
 253              	.L16:
 514:Core/Src/main.c **** 		return 0;
 254              		.loc 1 514 10 view .LVU60
 255 001c 0020     		movs	r0, #0
 256              	.LVL26:
 519:Core/Src/main.c **** }
 257              		.loc 1 519 1 view .LVU61
 258 001e 7047     		bx	lr
 259              	.L18:
 260              		.align	2
 261              	.L17:
 262 0020 00000860 		.word	1611137024
 263              		.cfi_endproc
 264              	.LFE145:
 266              		.section	.text.draw_face,"ax",%progbits
 267              		.align	1
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 272              	draw_face:
ARM GAS  /tmp/cc8D2ZRv.s 			page 15


 273              	.LVL27:
 274              	.LFB148:
 520:Core/Src/main.c **** 
 521:Core/Src/main.c **** static void tft_enable_backlight(bool is_enabled)
 522:Core/Src/main.c **** {
 523:Core/Src/main.c **** 	HAL_GPIO_WritePin(
 524:Core/Src/main.c **** 		LCD_BC_GPIO_Port,
 525:Core/Src/main.c **** 		LCD_BC_Pin,
 526:Core/Src/main.c **** 		is_enabled ? GPIO_PIN_SET : GPIO_PIN_RESET
 527:Core/Src/main.c **** 	);
 528:Core/Src/main.c **** }
 529:Core/Src/main.c **** 
 530:Core/Src/main.c **** static void draw_faces(uint16_t *const image)
 531:Core/Src/main.c **** {
 532:Core/Src/main.c ****   integral_image_set((uint8_t*)image);
 533:Core/Src/main.c ****   integral_image_calculate();
 534:Core/Src/main.c **** 
 535:Core/Src/main.c ****   face_detector_detect(&arguments);
 536:Core/Src/main.c ****   face_detector_result result = face_detector_get_result();
 537:Core/Src/main.c **** 
 538:Core/Src/main.c ****   for (uint8_t i = 0; i < result.faces_amount; i++)
 539:Core/Src/main.c ****   {
 540:Core/Src/main.c ****     draw_face(image, result.faces[i]);
 541:Core/Src/main.c ****   }
 542:Core/Src/main.c **** }
 543:Core/Src/main.c **** 
 544:Core/Src/main.c **** static void draw_face(uint16_t *const image, area area_face)
 545:Core/Src/main.c **** {
 275              		.loc 1 545 1 is_stmt 1 view -0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 8
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279              		.loc 1 545 1 is_stmt 0 view .LVU63
 280 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 281              	.LCFI3:
 282              		.cfi_def_cfa_offset 24
 283              		.cfi_offset 4, -24
 284              		.cfi_offset 5, -20
 285              		.cfi_offset 6, -16
 286              		.cfi_offset 7, -12
 287              		.cfi_offset 8, -8
 288              		.cfi_offset 14, -4
 289 0004 82B0     		sub	sp, sp, #8
 290              	.LCFI4:
 291              		.cfi_def_cfa_offset 32
 292 0006 0191     		str	r1, [sp, #4]
 546:Core/Src/main.c ****   uint16_t *up_left_pixel = GET_RGB_PIXEL(
 293              		.loc 1 546 3 is_stmt 1 view .LVU64
 294              		.loc 1 546 29 is_stmt 0 view .LVU65
 295 0008 9DF80420 		ldrb	r2, [sp, #4]	@ zero_extendqisi2
 296 000c 9DF80530 		ldrb	r3, [sp, #5]	@ zero_extendqisi2
 297 0010 AC24     		movs	r4, #172
 298 0012 04FB03FC 		mul	ip, r4, r3
 299 0016 02EB0C07 		add	r7, r2, ip
 300              		.loc 1 546 13 view .LVU66
 301 001a 00EB4706 		add	r6, r0, r7, lsl #1
 302              	.LVL28:
ARM GAS  /tmp/cc8D2ZRv.s 			page 16


 547:Core/Src/main.c ****     image,
 548:Core/Src/main.c ****     area_face.x,
 549:Core/Src/main.c ****     area_face.y,
 550:Core/Src/main.c ****     OV7670_IMAGE_WIDTH
 551:Core/Src/main.c ****   );
 552:Core/Src/main.c ****   uint16_t *up_right_pixel = GET_RGB_PIXEL(
 303              		.loc 1 552 3 is_stmt 1 view .LVU67
 304              		.loc 1 552 30 is_stmt 0 view .LVU68
 305 001e 9DF806E0 		ldrb	lr, [sp, #6]	@ zero_extendqisi2
 306 0022 02EB0E01 		add	r1, r2, lr
 307 0026 8C44     		add	ip, ip, r1
 308              		.loc 1 552 13 view .LVU69
 309 0028 00EB4C05 		add	r5, r0, ip, lsl #1
 310              	.LVL29:
 553:Core/Src/main.c ****     image,
 554:Core/Src/main.c ****     area_face.x + area_face.size,
 555:Core/Src/main.c ****     area_face.y,
 556:Core/Src/main.c ****     OV7670_IMAGE_WIDTH
 557:Core/Src/main.c ****   );
 558:Core/Src/main.c ****   uint16_t *down_left_pixel = GET_RGB_PIXEL(
 311              		.loc 1 558 3 is_stmt 1 view .LVU70
 312              		.loc 1 558 31 is_stmt 0 view .LVU71
 313 002c 7344     		add	r3, r3, lr
 314 002e 04FB03F3 		mul	r3, r4, r3
 315 0032 1A44     		add	r2, r2, r3
 316              		.loc 1 558 13 view .LVU72
 317 0034 00EB4208 		add	r8, r0, r2, lsl #1
 318              	.LVL30:
 559:Core/Src/main.c ****     image,
 560:Core/Src/main.c ****     area_face.x,
 561:Core/Src/main.c ****     area_face.y + area_face.size,
 562:Core/Src/main.c ****     OV7670_IMAGE_WIDTH
 563:Core/Src/main.c ****   );
 564:Core/Src/main.c ****   uint16_t *down_right_pixel = GET_RGB_PIXEL(
 319              		.loc 1 564 3 is_stmt 1 view .LVU73
 320              		.loc 1 564 32 is_stmt 0 view .LVU74
 321 0038 1944     		add	r1, r1, r3
 322              		.loc 1 564 13 view .LVU75
 323 003a 00EB4104 		add	r4, r0, r1, lsl #1
 324              	.LVL31:
 565:Core/Src/main.c ****     image,
 566:Core/Src/main.c ****     area_face.x + area_face.size,
 567:Core/Src/main.c ****     area_face.y + area_face.size,
 568:Core/Src/main.c ****     OV7670_IMAGE_WIDTH
 569:Core/Src/main.c ****   );
 570:Core/Src/main.c **** 
 571:Core/Src/main.c ****   SET_PIXEL_COLOR(up_left_pixel, 255, 0, 0);
 325              		.loc 1 571 3 is_stmt 1 view .LVU76
 326 003e 4FF0FF0E 		mov	lr, #255
 327 0042 20F817E0 		strh	lr, [r0, r7, lsl #1]	@ movhi
 328              		.loc 1 571 3 view .LVU77
 329 0046 0023     		movs	r3, #0
 330 0048 7380     		strh	r3, [r6, #2]	@ movhi
 331              		.loc 1 571 3 view .LVU78
 332 004a B380     		strh	r3, [r6, #4]	@ movhi
 572:Core/Src/main.c ****   SET_PIXEL_COLOR(up_right_pixel, 255, 0, 0);
 333              		.loc 1 572 3 view .LVU79
ARM GAS  /tmp/cc8D2ZRv.s 			page 17


 334 004c 20F81CE0 		strh	lr, [r0, ip, lsl #1]	@ movhi
 335              		.loc 1 572 3 view .LVU80
 336 0050 6B80     		strh	r3, [r5, #2]	@ movhi
 337              		.loc 1 572 3 view .LVU81
 338 0052 AB80     		strh	r3, [r5, #4]	@ movhi
 573:Core/Src/main.c ****   SET_PIXEL_COLOR(down_left_pixel, 255, 0, 0);
 339              		.loc 1 573 3 view .LVU82
 340 0054 20F812E0 		strh	lr, [r0, r2, lsl #1]	@ movhi
 341              		.loc 1 573 3 view .LVU83
 342 0058 A8F80230 		strh	r3, [r8, #2]	@ movhi
 343              		.loc 1 573 3 view .LVU84
 344 005c A8F80430 		strh	r3, [r8, #4]	@ movhi
 574:Core/Src/main.c ****   SET_PIXEL_COLOR(down_right_pixel, 255, 0, 0);
 345              		.loc 1 574 3 view .LVU85
 346 0060 20F811E0 		strh	lr, [r0, r1, lsl #1]	@ movhi
 347              		.loc 1 574 3 view .LVU86
 348 0064 6380     		strh	r3, [r4, #2]	@ movhi
 349              		.loc 1 574 3 view .LVU87
 350 0066 A380     		strh	r3, [r4, #4]	@ movhi
 575:Core/Src/main.c **** }
 351              		.loc 1 575 1 is_stmt 0 view .LVU88
 352 0068 02B0     		add	sp, sp, #8
 353              	.LCFI5:
 354              		.cfi_def_cfa_offset 24
 355              		@ sp needed
 356 006a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 357              		.loc 1 575 1 view .LVU89
 358              		.cfi_endproc
 359              	.LFE148:
 361              		.section	.text.get_rectangle_summarize,"ax",%progbits
 362              		.align	1
 363              		.syntax unified
 364              		.thumb
 365              		.thumb_func
 367              	get_rectangle_summarize:
 368              	.LVL32:
 369              	.LFB141:
 481:Core/Src/main.c ****   integral_image_rectangle_position integral_position = {
 370              		.loc 1 481 1 is_stmt 1 view -0
 371              		.cfi_startproc
 372              		@ args = 0, pretend = 0, frame = 8
 373              		@ frame_needed = 0, uses_anonymous_args = 0
 481:Core/Src/main.c ****   integral_image_rectangle_position integral_position = {
 374              		.loc 1 481 1 is_stmt 0 view .LVU91
 375 0000 00B5     		push	{lr}
 376              	.LCFI6:
 377              		.cfi_def_cfa_offset 4
 378              		.cfi_offset 14, -4
 379 0002 83B0     		sub	sp, sp, #12
 380              	.LCFI7:
 381              		.cfi_def_cfa_offset 16
 482:Core/Src/main.c ****     .top_left_corner = {
 382              		.loc 1 482 3 is_stmt 1 view .LVU92
 484:Core/Src/main.c ****       .y = feature_rectangle->y
 383              		.loc 1 484 29 is_stmt 0 view .LVU93
 384 0004 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 482:Core/Src/main.c ****     .top_left_corner = {
ARM GAS  /tmp/cc8D2ZRv.s 			page 18


 385              		.loc 1 482 37 view .LVU94
 386 0006 8DF80420 		strb	r2, [sp, #4]
 485:Core/Src/main.c ****     },
 387              		.loc 1 485 29 view .LVU95
 388 000a 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 482:Core/Src/main.c ****     .top_left_corner = {
 389              		.loc 1 482 37 view .LVU96
 390 000c 8DF80530 		strb	r3, [sp, #5]
 488:Core/Src/main.c ****       .y = feature_rectangle->y + feature_rectangle->height
 391              		.loc 1 488 52 view .LVU97
 392 0010 8178     		ldrb	r1, [r0, #2]	@ zero_extendqisi2
 488:Core/Src/main.c ****       .y = feature_rectangle->y + feature_rectangle->height
 393              		.loc 1 488 33 view .LVU98
 394 0012 0A44     		add	r2, r2, r1
 482:Core/Src/main.c ****     .top_left_corner = {
 395              		.loc 1 482 37 view .LVU99
 396 0014 8DF80620 		strb	r2, [sp, #6]
 489:Core/Src/main.c ****     }
 397              		.loc 1 489 52 view .LVU100
 398 0018 C278     		ldrb	r2, [r0, #3]	@ zero_extendqisi2
 489:Core/Src/main.c ****     }
 399              		.loc 1 489 33 view .LVU101
 400 001a 1344     		add	r3, r3, r2
 482:Core/Src/main.c ****     .top_left_corner = {
 401              		.loc 1 482 37 view .LVU102
 402 001c 8DF80730 		strb	r3, [sp, #7]
 493:Core/Src/main.c **** }
 403              		.loc 1 493 3 is_stmt 1 view .LVU103
 493:Core/Src/main.c **** }
 404              		.loc 1 493 10 is_stmt 0 view .LVU104
 405 0020 01A8     		add	r0, sp, #4
 406              	.LVL33:
 493:Core/Src/main.c **** }
 407              		.loc 1 493 10 view .LVU105
 408 0022 FFF7FEFF 		bl	integral_image_get_rectangle
 409              	.LVL34:
 494:Core/Src/main.c **** 
 410              		.loc 1 494 1 view .LVU106
 411 0026 03B0     		add	sp, sp, #12
 412              	.LCFI8:
 413              		.cfi_def_cfa_offset 4
 414              		@ sp needed
 415 0028 5DF804FB 		ldr	pc, [sp], #4
 416              		.cfi_endproc
 417              	.LFE141:
 419              		.section	.text.tft_enable_backlight,"ax",%progbits
 420              		.align	1
 421              		.syntax unified
 422              		.thumb
 423              		.thumb_func
 425              	tft_enable_backlight:
 426              	.LVL35:
 427              	.LFB146:
 522:Core/Src/main.c **** 	HAL_GPIO_WritePin(
 428              		.loc 1 522 1 is_stmt 1 view -0
 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc8D2ZRv.s 			page 19


 431              		@ frame_needed = 0, uses_anonymous_args = 0
 522:Core/Src/main.c **** 	HAL_GPIO_WritePin(
 432              		.loc 1 522 1 is_stmt 0 view .LVU108
 433 0000 08B5     		push	{r3, lr}
 434              	.LCFI9:
 435              		.cfi_def_cfa_offset 8
 436              		.cfi_offset 3, -8
 437              		.cfi_offset 14, -4
 438 0002 0246     		mov	r2, r0
 523:Core/Src/main.c **** 		LCD_BC_GPIO_Port,
 439              		.loc 1 523 2 is_stmt 1 view .LVU109
 440 0004 0221     		movs	r1, #2
 441 0006 0248     		ldr	r0, .L25
 442              	.LVL36:
 523:Core/Src/main.c **** 		LCD_BC_GPIO_Port,
 443              		.loc 1 523 2 is_stmt 0 view .LVU110
 444 0008 FFF7FEFF 		bl	HAL_GPIO_WritePin
 445              	.LVL37:
 528:Core/Src/main.c **** 
 446              		.loc 1 528 1 view .LVU111
 447 000c 08BD     		pop	{r3, pc}
 448              	.L26:
 449 000e 00BF     		.align	2
 450              	.L25:
 451 0010 00040240 		.word	1073873920
 452              		.cfi_endproc
 453              	.LFE146:
 455              		.section	.text.MX_GPIO_Init,"ax",%progbits
 456              		.align	1
 457              		.syntax unified
 458              		.thumb
 459              		.thumb_func
 461              	MX_GPIO_Init:
 462              	.LFB136:
 347:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 463              		.loc 1 347 1 is_stmt 1 view -0
 464              		.cfi_startproc
 465              		@ args = 0, pretend = 0, frame = 48
 466              		@ frame_needed = 0, uses_anonymous_args = 0
 467 0000 70B5     		push	{r4, r5, r6, lr}
 468              	.LCFI10:
 469              		.cfi_def_cfa_offset 16
 470              		.cfi_offset 4, -16
 471              		.cfi_offset 5, -12
 472              		.cfi_offset 6, -8
 473              		.cfi_offset 14, -4
 474 0002 8CB0     		sub	sp, sp, #48
 475              	.LCFI11:
 476              		.cfi_def_cfa_offset 64
 348:Core/Src/main.c **** 
 477              		.loc 1 348 3 view .LVU113
 348:Core/Src/main.c **** 
 478              		.loc 1 348 20 is_stmt 0 view .LVU114
 479 0004 0024     		movs	r4, #0
 480 0006 0794     		str	r4, [sp, #28]
 481 0008 0894     		str	r4, [sp, #32]
 482 000a 0994     		str	r4, [sp, #36]
ARM GAS  /tmp/cc8D2ZRv.s 			page 20


 483 000c 0A94     		str	r4, [sp, #40]
 484 000e 0B94     		str	r4, [sp, #44]
 351:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 485              		.loc 1 351 3 is_stmt 1 view .LVU115
 486              	.LBB15:
 351:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 487              		.loc 1 351 3 view .LVU116
 488 0010 0194     		str	r4, [sp, #4]
 351:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 489              		.loc 1 351 3 view .LVU117
 490 0012 2D4B     		ldr	r3, .L29
 491 0014 1A6B     		ldr	r2, [r3, #48]
 492 0016 42F01002 		orr	r2, r2, #16
 493 001a 1A63     		str	r2, [r3, #48]
 351:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 494              		.loc 1 351 3 view .LVU118
 495 001c 1A6B     		ldr	r2, [r3, #48]
 496 001e 02F01002 		and	r2, r2, #16
 497 0022 0192     		str	r2, [sp, #4]
 351:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 498              		.loc 1 351 3 view .LVU119
 499 0024 019A     		ldr	r2, [sp, #4]
 500              	.LBE15:
 351:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 501              		.loc 1 351 3 view .LVU120
 352:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 502              		.loc 1 352 3 view .LVU121
 503              	.LBB16:
 352:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 504              		.loc 1 352 3 view .LVU122
 505 0026 0294     		str	r4, [sp, #8]
 352:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 506              		.loc 1 352 3 view .LVU123
 507 0028 1A6B     		ldr	r2, [r3, #48]
 508 002a 42F08002 		orr	r2, r2, #128
 509 002e 1A63     		str	r2, [r3, #48]
 352:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 510              		.loc 1 352 3 view .LVU124
 511 0030 1A6B     		ldr	r2, [r3, #48]
 512 0032 02F08002 		and	r2, r2, #128
 513 0036 0292     		str	r2, [sp, #8]
 352:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 514              		.loc 1 352 3 view .LVU125
 515 0038 029A     		ldr	r2, [sp, #8]
 516              	.LBE16:
 352:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 517              		.loc 1 352 3 view .LVU126
 353:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 518              		.loc 1 353 3 view .LVU127
 519              	.LBB17:
 353:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 520              		.loc 1 353 3 view .LVU128
 521 003a 0394     		str	r4, [sp, #12]
 353:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 522              		.loc 1 353 3 view .LVU129
 523 003c 1A6B     		ldr	r2, [r3, #48]
 524 003e 42F00102 		orr	r2, r2, #1
ARM GAS  /tmp/cc8D2ZRv.s 			page 21


 525 0042 1A63     		str	r2, [r3, #48]
 353:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 526              		.loc 1 353 3 view .LVU130
 527 0044 1A6B     		ldr	r2, [r3, #48]
 528 0046 02F00102 		and	r2, r2, #1
 529 004a 0392     		str	r2, [sp, #12]
 353:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 530              		.loc 1 353 3 view .LVU131
 531 004c 039A     		ldr	r2, [sp, #12]
 532              	.LBE17:
 353:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 533              		.loc 1 353 3 view .LVU132
 354:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 534              		.loc 1 354 3 view .LVU133
 535              	.LBB18:
 354:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 536              		.loc 1 354 3 view .LVU134
 537 004e 0494     		str	r4, [sp, #16]
 354:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 538              		.loc 1 354 3 view .LVU135
 539 0050 1A6B     		ldr	r2, [r3, #48]
 540 0052 42F00202 		orr	r2, r2, #2
 541 0056 1A63     		str	r2, [r3, #48]
 354:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 542              		.loc 1 354 3 view .LVU136
 543 0058 1A6B     		ldr	r2, [r3, #48]
 544 005a 02F00202 		and	r2, r2, #2
 545 005e 0492     		str	r2, [sp, #16]
 354:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 546              		.loc 1 354 3 view .LVU137
 547 0060 049A     		ldr	r2, [sp, #16]
 548              	.LBE18:
 354:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 549              		.loc 1 354 3 view .LVU138
 355:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 550              		.loc 1 355 3 view .LVU139
 551              	.LBB19:
 355:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 552              		.loc 1 355 3 view .LVU140
 553 0062 0594     		str	r4, [sp, #20]
 355:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 554              		.loc 1 355 3 view .LVU141
 555 0064 1A6B     		ldr	r2, [r3, #48]
 556 0066 42F00802 		orr	r2, r2, #8
 557 006a 1A63     		str	r2, [r3, #48]
 355:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 558              		.loc 1 355 3 view .LVU142
 559 006c 1A6B     		ldr	r2, [r3, #48]
 560 006e 02F00802 		and	r2, r2, #8
 561 0072 0592     		str	r2, [sp, #20]
 355:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 562              		.loc 1 355 3 view .LVU143
 563 0074 059A     		ldr	r2, [sp, #20]
 564              	.LBE19:
 355:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 565              		.loc 1 355 3 view .LVU144
 356:Core/Src/main.c **** 
ARM GAS  /tmp/cc8D2ZRv.s 			page 22


 566              		.loc 1 356 3 view .LVU145
 567              	.LBB20:
 356:Core/Src/main.c **** 
 568              		.loc 1 356 3 view .LVU146
 569 0076 0694     		str	r4, [sp, #24]
 356:Core/Src/main.c **** 
 570              		.loc 1 356 3 view .LVU147
 571 0078 1A6B     		ldr	r2, [r3, #48]
 572 007a 42F00402 		orr	r2, r2, #4
 573 007e 1A63     		str	r2, [r3, #48]
 356:Core/Src/main.c **** 
 574              		.loc 1 356 3 view .LVU148
 575 0080 1B6B     		ldr	r3, [r3, #48]
 576 0082 03F00403 		and	r3, r3, #4
 577 0086 0693     		str	r3, [sp, #24]
 356:Core/Src/main.c **** 
 578              		.loc 1 356 3 view .LVU149
 579 0088 069B     		ldr	r3, [sp, #24]
 580              	.LBE20:
 356:Core/Src/main.c **** 
 581              		.loc 1 356 3 view .LVU150
 359:Core/Src/main.c **** 
 582              		.loc 1 359 3 view .LVU151
 583 008a 104E     		ldr	r6, .L29+4
 584 008c 2246     		mov	r2, r4
 585 008e 0221     		movs	r1, #2
 586 0090 3046     		mov	r0, r6
 587 0092 FFF7FEFF 		bl	HAL_GPIO_WritePin
 588              	.LVL38:
 362:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 589              		.loc 1 362 3 view .LVU152
 362:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 590              		.loc 1 362 23 is_stmt 0 view .LVU153
 591 0096 0225     		movs	r5, #2
 592 0098 0795     		str	r5, [sp, #28]
 363:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 593              		.loc 1 363 3 is_stmt 1 view .LVU154
 363:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 594              		.loc 1 363 24 is_stmt 0 view .LVU155
 595 009a 0123     		movs	r3, #1
 596 009c 0893     		str	r3, [sp, #32]
 364:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 597              		.loc 1 364 3 is_stmt 1 view .LVU156
 364:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 598              		.loc 1 364 24 is_stmt 0 view .LVU157
 599 009e 0994     		str	r4, [sp, #36]
 365:Core/Src/main.c ****   HAL_GPIO_Init(LCD_BC_GPIO_Port, &GPIO_InitStruct);
 600              		.loc 1 365 3 is_stmt 1 view .LVU158
 365:Core/Src/main.c ****   HAL_GPIO_Init(LCD_BC_GPIO_Port, &GPIO_InitStruct);
 601              		.loc 1 365 25 is_stmt 0 view .LVU159
 602 00a0 0A94     		str	r4, [sp, #40]
 366:Core/Src/main.c **** 
 603              		.loc 1 366 3 is_stmt 1 view .LVU160
 604 00a2 07A9     		add	r1, sp, #28
 605 00a4 3046     		mov	r0, r6
 606 00a6 FFF7FEFF 		bl	HAL_GPIO_Init
 607              	.LVL39:
ARM GAS  /tmp/cc8D2ZRv.s 			page 23


 369:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 608              		.loc 1 369 3 view .LVU161
 369:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 609              		.loc 1 369 23 is_stmt 0 view .LVU162
 610 00aa 4FF48073 		mov	r3, #256
 611 00ae 0793     		str	r3, [sp, #28]
 370:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 612              		.loc 1 370 3 is_stmt 1 view .LVU163
 370:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 613              		.loc 1 370 24 is_stmt 0 view .LVU164
 614 00b0 0895     		str	r5, [sp, #32]
 371:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 615              		.loc 1 371 3 is_stmt 1 view .LVU165
 371:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 616              		.loc 1 371 24 is_stmt 0 view .LVU166
 617 00b2 0994     		str	r4, [sp, #36]
 372:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 618              		.loc 1 372 3 is_stmt 1 view .LVU167
 372:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 619              		.loc 1 372 25 is_stmt 0 view .LVU168
 620 00b4 0323     		movs	r3, #3
 621 00b6 0A93     		str	r3, [sp, #40]
 373:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 622              		.loc 1 373 3 is_stmt 1 view .LVU169
 373:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 623              		.loc 1 373 29 is_stmt 0 view .LVU170
 624 00b8 0B94     		str	r4, [sp, #44]
 374:Core/Src/main.c **** 
 625              		.loc 1 374 3 is_stmt 1 view .LVU171
 626 00ba 07A9     		add	r1, sp, #28
 627 00bc 0448     		ldr	r0, .L29+8
 628 00be FFF7FEFF 		bl	HAL_GPIO_Init
 629              	.LVL40:
 376:Core/Src/main.c **** 
 630              		.loc 1 376 1 is_stmt 0 view .LVU172
 631 00c2 0CB0     		add	sp, sp, #48
 632              	.LCFI12:
 633              		.cfi_def_cfa_offset 16
 634              		@ sp needed
 635 00c4 70BD     		pop	{r4, r5, r6, pc}
 636              	.L30:
 637 00c6 00BF     		.align	2
 638              	.L29:
 639 00c8 00380240 		.word	1073887232
 640 00cc 00040240 		.word	1073873920
 641 00d0 00000240 		.word	1073872896
 642              		.cfi_endproc
 643              	.LFE136:
 645              		.section	.text.MX_DMA_Init,"ax",%progbits
 646              		.align	1
 647              		.syntax unified
 648              		.thumb
 649              		.thumb_func
 651              	MX_DMA_Init:
 652              	.LFB135:
 329:Core/Src/main.c **** 
 653              		.loc 1 329 1 is_stmt 1 view -0
ARM GAS  /tmp/cc8D2ZRv.s 			page 24


 654              		.cfi_startproc
 655              		@ args = 0, pretend = 0, frame = 8
 656              		@ frame_needed = 0, uses_anonymous_args = 0
 657 0000 00B5     		push	{lr}
 658              	.LCFI13:
 659              		.cfi_def_cfa_offset 4
 660              		.cfi_offset 14, -4
 661 0002 83B0     		sub	sp, sp, #12
 662              	.LCFI14:
 663              		.cfi_def_cfa_offset 16
 332:Core/Src/main.c **** 
 664              		.loc 1 332 3 view .LVU174
 665              	.LBB21:
 332:Core/Src/main.c **** 
 666              		.loc 1 332 3 view .LVU175
 667 0004 0021     		movs	r1, #0
 668 0006 0191     		str	r1, [sp, #4]
 332:Core/Src/main.c **** 
 669              		.loc 1 332 3 view .LVU176
 670 0008 094B     		ldr	r3, .L33
 671 000a 1A6B     		ldr	r2, [r3, #48]
 672 000c 42F48002 		orr	r2, r2, #4194304
 673 0010 1A63     		str	r2, [r3, #48]
 332:Core/Src/main.c **** 
 674              		.loc 1 332 3 view .LVU177
 675 0012 1B6B     		ldr	r3, [r3, #48]
 676 0014 03F48003 		and	r3, r3, #4194304
 677 0018 0193     		str	r3, [sp, #4]
 332:Core/Src/main.c **** 
 678              		.loc 1 332 3 view .LVU178
 679 001a 019B     		ldr	r3, [sp, #4]
 680              	.LBE21:
 332:Core/Src/main.c **** 
 681              		.loc 1 332 3 view .LVU179
 336:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 682              		.loc 1 336 3 view .LVU180
 683 001c 0A46     		mov	r2, r1
 684 001e 3920     		movs	r0, #57
 685 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 686              	.LVL41:
 337:Core/Src/main.c **** 
 687              		.loc 1 337 3 view .LVU181
 688 0024 3920     		movs	r0, #57
 689 0026 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 690              	.LVL42:
 339:Core/Src/main.c **** 
 691              		.loc 1 339 1 is_stmt 0 view .LVU182
 692 002a 03B0     		add	sp, sp, #12
 693              	.LCFI15:
 694              		.cfi_def_cfa_offset 4
 695              		@ sp needed
 696 002c 5DF804FB 		ldr	pc, [sp], #4
 697              	.L34:
 698              		.align	2
 699              	.L33:
 700 0030 00380240 		.word	1073887232
 701              		.cfi_endproc
ARM GAS  /tmp/cc8D2ZRv.s 			page 25


 702              	.LFE135:
 704              		.section	.text.draw_faces,"ax",%progbits
 705              		.align	1
 706              		.syntax unified
 707              		.thumb
 708              		.thumb_func
 710              	draw_faces:
 711              	.LVL43:
 712              	.LFB147:
 531:Core/Src/main.c ****   integral_image_set((uint8_t*)image);
 713              		.loc 1 531 1 is_stmt 1 view -0
 714              		.cfi_startproc
 715              		@ args = 0, pretend = 0, frame = 8
 716              		@ frame_needed = 0, uses_anonymous_args = 0
 531:Core/Src/main.c ****   integral_image_set((uint8_t*)image);
 717              		.loc 1 531 1 is_stmt 0 view .LVU184
 718 0000 30B5     		push	{r4, r5, lr}
 719              	.LCFI16:
 720              		.cfi_def_cfa_offset 12
 721              		.cfi_offset 4, -12
 722              		.cfi_offset 5, -8
 723              		.cfi_offset 14, -4
 724 0002 83B0     		sub	sp, sp, #12
 725              	.LCFI17:
 726              		.cfi_def_cfa_offset 24
 727 0004 0546     		mov	r5, r0
 532:Core/Src/main.c ****   integral_image_calculate();
 728              		.loc 1 532 3 is_stmt 1 view .LVU185
 729 0006 FFF7FEFF 		bl	integral_image_set
 730              	.LVL44:
 533:Core/Src/main.c **** 
 731              		.loc 1 533 3 view .LVU186
 732 000a FFF7FEFF 		bl	integral_image_calculate
 733              	.LVL45:
 535:Core/Src/main.c ****   face_detector_result result = face_detector_get_result();
 734              		.loc 1 535 3 view .LVU187
 735 000e 0F48     		ldr	r0, .L39
 736 0010 FFF7FEFF 		bl	face_detector_detect
 737              	.LVL46:
 536:Core/Src/main.c **** 
 738              		.loc 1 536 3 view .LVU188
 536:Core/Src/main.c **** 
 739              		.loc 1 536 33 is_stmt 0 view .LVU189
 740 0014 6846     		mov	r0, sp
 741 0016 FFF7FEFF 		bl	face_detector_get_result
 742              	.LVL47:
 538:Core/Src/main.c ****   {
 743              		.loc 1 538 3 is_stmt 1 view .LVU190
 744              	.LBB22:
 538:Core/Src/main.c ****   {
 745              		.loc 1 538 8 view .LVU191
 538:Core/Src/main.c ****   {
 746              		.loc 1 538 16 is_stmt 0 view .LVU192
 747 001a 0024     		movs	r4, #0
 538:Core/Src/main.c ****   {
 748              		.loc 1 538 3 view .LVU193
 749 001c 0FE0     		b	.L36
ARM GAS  /tmp/cc8D2ZRv.s 			page 26


 750              	.LVL48:
 751              	.L37:
 540:Core/Src/main.c ****   }
 752              		.loc 1 540 5 is_stmt 1 view .LVU194
 540:Core/Src/main.c ****   }
 753              		.loc 1 540 28 is_stmt 0 view .LVU195
 754 001e 0099     		ldr	r1, [sp]
 540:Core/Src/main.c ****   }
 755              		.loc 1 540 34 view .LVU196
 756 0020 04EB4403 		add	r3, r4, r4, lsl #1
 757 0024 CA18     		adds	r2, r1, r3
 540:Core/Src/main.c ****   }
 758              		.loc 1 540 5 view .LVU197
 759 0026 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 760 0028 5178     		ldrb	r1, [r2, #1]	@ zero_extendqisi2
 761 002a 43EA0123 		orr	r3, r3, r1, lsl #8
 762 002e 9178     		ldrb	r1, [r2, #2]	@ zero_extendqisi2
 763 0030 43EA0141 		orr	r1, r3, r1, lsl #16
 764 0034 2846     		mov	r0, r5
 765 0036 FFF7FEFF 		bl	draw_face
 766              	.LVL49:
 538:Core/Src/main.c ****   {
 767              		.loc 1 538 49 is_stmt 1 discriminator 3 view .LVU198
 768 003a 0134     		adds	r4, r4, #1
 769              	.LVL50:
 538:Core/Src/main.c ****   {
 770              		.loc 1 538 49 is_stmt 0 discriminator 3 view .LVU199
 771 003c E4B2     		uxtb	r4, r4
 772              	.LVL51:
 773              	.L36:
 538:Core/Src/main.c ****   {
 774              		.loc 1 538 25 is_stmt 1 discriminator 1 view .LVU200
 538:Core/Src/main.c ****   {
 775              		.loc 1 538 33 is_stmt 0 discriminator 1 view .LVU201
 776 003e 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 538:Core/Src/main.c ****   {
 777              		.loc 1 538 25 discriminator 1 view .LVU202
 778 0042 A342     		cmp	r3, r4
 779 0044 EBD8     		bhi	.L37
 780              	.LBE22:
 542:Core/Src/main.c **** 
 781              		.loc 1 542 1 view .LVU203
 782 0046 03B0     		add	sp, sp, #12
 783              	.LCFI18:
 784              		.cfi_def_cfa_offset 12
 785              		@ sp needed
 786 0048 30BD     		pop	{r4, r5, pc}
 787              	.LVL52:
 788              	.L40:
 542:Core/Src/main.c **** 
 789              		.loc 1 542 1 view .LVU204
 790 004a 00BF     		.align	2
 791              	.L39:
 792 004c 00000000 		.word	arguments
 793              		.cfi_endproc
 794              	.LFE147:
 796              		.section	.text.tft_init,"ax",%progbits
ARM GAS  /tmp/cc8D2ZRv.s 			page 27


 797              		.align	1
 798              		.syntax unified
 799              		.thumb
 800              		.thumb_func
 802              	tft_init:
 803              	.LFB142:
 497:Core/Src/main.c **** 	HAL_Delay(20);
 804              		.loc 1 497 1 is_stmt 1 view -0
 805              		.cfi_startproc
 806              		@ args = 0, pretend = 0, frame = 0
 807              		@ frame_needed = 0, uses_anonymous_args = 0
 808 0000 08B5     		push	{r3, lr}
 809              	.LCFI19:
 810              		.cfi_def_cfa_offset 8
 811              		.cfi_offset 3, -8
 812              		.cfi_offset 14, -4
 498:Core/Src/main.c **** }
 813              		.loc 1 498 2 view .LVU206
 814 0002 1420     		movs	r0, #20
 815 0004 FFF7FEFF 		bl	HAL_Delay
 816              	.LVL53:
 499:Core/Src/main.c **** 
 817              		.loc 1 499 1 is_stmt 0 view .LVU207
 818 0008 08BD     		pop	{r3, pc}
 819              		.cfi_endproc
 820              	.LFE142:
 822              		.section	.text.HAL_DCMI_FrameEventCallback,"ax",%progbits
 823              		.align	1
 824              		.global	HAL_DCMI_FrameEventCallback
 825              		.syntax unified
 826              		.thumb
 827              		.thumb_func
 829              	HAL_DCMI_FrameEventCallback:
 830              	.LVL54:
 831              	.LFB151:
 576:Core/Src/main.c **** 
 577:Core/Src/main.c **** static void configure_display()
 578:Core/Src/main.c **** {
 579:Core/Src/main.c **** 	tft_io = (ili9341_tft_driver_io_struct) {
 580:Core/Src/main.c **** 		.io_init = tft_init,
 581:Core/Src/main.c **** 		.io_write_data = tft_write_data,
 582:Core/Src/main.c **** 		.io_write_reg = tft_write_reg,
 583:Core/Src/main.c **** 		.io_read_data = tft_read_data,
 584:Core/Src/main.c **** 		.io_enable_backlight = tft_enable_backlight
 585:Core/Src/main.c **** 	};
 586:Core/Src/main.c **** 
 587:Core/Src/main.c **** 	ili9341_tft_driver_status status = ili9341_tft_driver_init(
 588:Core/Src/main.c ****     &tft_io,
 589:Core/Src/main.c ****     draw_faces
 590:Core/Src/main.c ****   );
 591:Core/Src/main.c **** 	if (status)
 592:Core/Src/main.c **** 		Error_Handler();
 593:Core/Src/main.c **** }
 594:Core/Src/main.c **** 
 595:Core/Src/main.c **** static void configure_camera()
 596:Core/Src/main.c **** {
 597:Core/Src/main.c **** 	HAL_Delay(10);
ARM GAS  /tmp/cc8D2ZRv.s 			page 28


 598:Core/Src/main.c **** 	
 599:Core/Src/main.c **** 	ov7670_create(
 600:Core/Src/main.c **** 		&hi2c2,
 601:Core/Src/main.c **** 		(ov7670_window_size) { .width = 172U, .height = 144U }
 602:Core/Src/main.c **** 	);
 603:Core/Src/main.c **** 
 604:Core/Src/main.c **** 	HAL_StatusTypeDef status = ov7670_check_link();
 605:Core/Src/main.c **** 	if (status)
 606:Core/Src/main.c **** 		Error_Handler();
 607:Core/Src/main.c **** 	
 608:Core/Src/main.c **** 	status |= ov7670_reset();
 609:Core/Src/main.c **** 	status |= ov7670_send_default_registers();
 610:Core/Src/main.c **** 	status |= ov7670_set_qcif();
 611:Core/Src/main.c **** 	status |= ov7670_set_plck_prescalar(1);
 612:Core/Src/main.c **** 	status |= ov7670_set_rgb_format();
 613:Core/Src/main.c **** 	//status |= ov7670_set_test_pattern();
 614:Core/Src/main.c **** 	
 615:Core/Src/main.c **** 	HAL_Delay(10);
 616:Core/Src/main.c **** 	
 617:Core/Src/main.c **** 	if (status)
 618:Core/Src/main.c **** 		Error_Handler();
 619:Core/Src/main.c **** }
 620:Core/Src/main.c **** 
 621:Core/Src/main.c **** void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
 622:Core/Src/main.c **** {
 832              		.loc 1 622 1 is_stmt 1 view -0
 833              		.cfi_startproc
 834              		@ args = 0, pretend = 0, frame = 0
 835              		@ frame_needed = 0, uses_anonymous_args = 0
 836              		.loc 1 622 1 is_stmt 0 view .LVU209
 837 0000 08B5     		push	{r3, lr}
 838              	.LCFI20:
 839              		.cfi_def_cfa_offset 8
 840              		.cfi_offset 3, -8
 841              		.cfi_offset 14, -4
 623:Core/Src/main.c **** 	ov7670_frame_received(hdcmi);
 842              		.loc 1 623 2 is_stmt 1 view .LVU210
 843 0002 FFF7FEFF 		bl	ov7670_frame_received
 844              	.LVL55:
 624:Core/Src/main.c **** }
 845              		.loc 1 624 1 is_stmt 0 view .LVU211
 846 0006 08BD     		pop	{r3, pc}
 847              		.cfi_endproc
 848              	.LFE151:
 850              		.section	.text.HAL_DCMI_LineEventCallback,"ax",%progbits
 851              		.align	1
 852              		.global	HAL_DCMI_LineEventCallback
 853              		.syntax unified
 854              		.thumb
 855              		.thumb_func
 857              	HAL_DCMI_LineEventCallback:
 858              	.LVL56:
 859              	.LFB152:
 625:Core/Src/main.c **** 
 626:Core/Src/main.c **** void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
 627:Core/Src/main.c **** {
 860              		.loc 1 627 1 is_stmt 1 view -0
ARM GAS  /tmp/cc8D2ZRv.s 			page 29


 861              		.cfi_startproc
 862              		@ args = 0, pretend = 0, frame = 0
 863              		@ frame_needed = 0, uses_anonymous_args = 0
 864              		@ link register save eliminated.
 628:Core/Src/main.c **** 	(void)hdcmi;
 865              		.loc 1 628 2 view .LVU213
 629:Core/Src/main.c **** }
 866              		.loc 1 629 1 is_stmt 0 view .LVU214
 867 0000 7047     		bx	lr
 868              		.cfi_endproc
 869              	.LFE152:
 871              		.section	.text.HAL_DCMI_VsyncEventCallback,"ax",%progbits
 872              		.align	1
 873              		.global	HAL_DCMI_VsyncEventCallback
 874              		.syntax unified
 875              		.thumb
 876              		.thumb_func
 878              	HAL_DCMI_VsyncEventCallback:
 879              	.LVL57:
 880              	.LFB153:
 630:Core/Src/main.c **** 
 631:Core/Src/main.c **** void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
 632:Core/Src/main.c **** {
 881              		.loc 1 632 1 is_stmt 1 view -0
 882              		.cfi_startproc
 883              		@ args = 0, pretend = 0, frame = 0
 884              		@ frame_needed = 0, uses_anonymous_args = 0
 885              		@ link register save eliminated.
 633:Core/Src/main.c **** 	(void)hdcmi;
 886              		.loc 1 633 2 view .LVU216
 634:Core/Src/main.c **** }
 887              		.loc 1 634 1 is_stmt 0 view .LVU217
 888 0000 7047     		bx	lr
 889              		.cfi_endproc
 890              	.LFE153:
 892              		.section	.text.HAL_DCMI_ErrorCallback,"ax",%progbits
 893              		.align	1
 894              		.global	HAL_DCMI_ErrorCallback
 895              		.syntax unified
 896              		.thumb
 897              		.thumb_func
 899              	HAL_DCMI_ErrorCallback:
 900              	.LVL58:
 901              	.LFB154:
 635:Core/Src/main.c **** 
 636:Core/Src/main.c **** void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
 637:Core/Src/main.c **** {
 902              		.loc 1 637 1 is_stmt 1 view -0
 903              		.cfi_startproc
 904              		@ args = 0, pretend = 0, frame = 0
 905              		@ frame_needed = 0, uses_anonymous_args = 0
 906              		@ link register save eliminated.
 638:Core/Src/main.c **** 	(void)hdcmi;
 907              		.loc 1 638 2 view .LVU219
 639:Core/Src/main.c **** }
 908              		.loc 1 639 1 is_stmt 0 view .LVU220
 909 0000 7047     		bx	lr
ARM GAS  /tmp/cc8D2ZRv.s 			page 30


 910              		.cfi_endproc
 911              	.LFE154:
 913              		.section	.text.Error_Handler,"ax",%progbits
 914              		.align	1
 915              		.global	Error_Handler
 916              		.syntax unified
 917              		.thumb
 918              		.thumb_func
 920              	Error_Handler:
 921              	.LFB155:
 640:Core/Src/main.c **** 
 641:Core/Src/main.c **** /* USER CODE END 4 */
 642:Core/Src/main.c **** 
 643:Core/Src/main.c **** /**
 644:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 645:Core/Src/main.c ****   * @retval None
 646:Core/Src/main.c ****   */
 647:Core/Src/main.c **** void Error_Handler(void)
 648:Core/Src/main.c **** {
 922              		.loc 1 648 1 is_stmt 1 view -0
 923              		.cfi_startproc
 924              		@ Volatile: function does not return.
 925              		@ args = 0, pretend = 0, frame = 0
 926              		@ frame_needed = 0, uses_anonymous_args = 0
 927              		@ link register save eliminated.
 649:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 650:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 651:Core/Src/main.c ****   __disable_irq();
 928              		.loc 1 651 3 view .LVU222
 929              	.LBB23:
 930              	.LBI23:
 931              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
ARM GAS  /tmp/cc8D2ZRv.s 			page 31


  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
ARM GAS  /tmp/cc8D2ZRv.s 			page 32


  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/cc8D2ZRv.s 			page 33


 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 932              		.loc 2 140 27 view .LVU223
 933              	.LBB24:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 934              		.loc 2 142 3 view .LVU224
 935              		.syntax unified
 936              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 937 0000 72B6     		cpsid i
 938              	@ 0 "" 2
 939              		.thumb
 940              		.syntax unified
 941              	.L49:
 942              	.LBE24:
 943              	.LBE23:
 652:Core/Src/main.c ****   while (1)
 944              		.loc 1 652 3 view .LVU225
 653:Core/Src/main.c ****   {
 654:Core/Src/main.c ****   }
 945              		.loc 1 654 3 view .LVU226
 652:Core/Src/main.c ****   while (1)
 946              		.loc 1 652 9 view .LVU227
 947 0002 FEE7     		b	.L49
 948              		.cfi_endproc
 949              	.LFE155:
 951              		.section	.text.MX_FSMC_Init,"ax",%progbits
 952              		.align	1
 953              		.syntax unified
 954              		.thumb
 955              		.thumb_func
 957              	MX_FSMC_Init:
 958              	.LFB137:
 380:Core/Src/main.c **** 
 959              		.loc 1 380 1 view -0
 960              		.cfi_startproc
 961              		@ args = 0, pretend = 0, frame = 32
 962              		@ frame_needed = 0, uses_anonymous_args = 0
 963 0000 10B5     		push	{r4, lr}
 964              	.LCFI21:
 965              		.cfi_def_cfa_offset 8
 966              		.cfi_offset 4, -8
 967              		.cfi_offset 14, -4
 968 0002 88B0     		sub	sp, sp, #32
 969              	.LCFI22:
 970              		.cfi_def_cfa_offset 40
 386:Core/Src/main.c **** 
 971              		.loc 1 386 3 view .LVU229
 386:Core/Src/main.c **** 
 972              		.loc 1 386 30 is_stmt 0 view .LVU230
 973 0004 0022     		movs	r2, #0
 974 0006 0192     		str	r2, [sp, #4]
 975 0008 0292     		str	r2, [sp, #8]
 976 000a 0392     		str	r2, [sp, #12]
 977 000c 0492     		str	r2, [sp, #16]
 978 000e 0592     		str	r2, [sp, #20]
 979 0010 0692     		str	r2, [sp, #24]
 980 0012 0792     		str	r2, [sp, #28]
ARM GAS  /tmp/cc8D2ZRv.s 			page 34


 394:Core/Src/main.c ****   hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 981              		.loc 1 394 3 is_stmt 1 view .LVU231
 394:Core/Src/main.c ****   hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 982              		.loc 1 394 19 is_stmt 0 view .LVU232
 983 0014 1348     		ldr	r0, .L54
 984 0016 4FF02043 		mov	r3, #-1610612736
 985 001a 0360     		str	r3, [r0]
 395:Core/Src/main.c ****   /* hsram1.Init */
 986              		.loc 1 395 3 is_stmt 1 view .LVU233
 395:Core/Src/main.c ****   /* hsram1.Init */
 987              		.loc 1 395 19 is_stmt 0 view .LVU234
 988 001c 03F58273 		add	r3, r3, #260
 989 0020 4360     		str	r3, [r0, #4]
 397:Core/Src/main.c ****   hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 990              		.loc 1 397 3 is_stmt 1 view .LVU235
 397:Core/Src/main.c ****   hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 991              		.loc 1 397 22 is_stmt 0 view .LVU236
 992 0022 8260     		str	r2, [r0, #8]
 398:Core/Src/main.c ****   hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 993              		.loc 1 398 3 is_stmt 1 view .LVU237
 398:Core/Src/main.c ****   hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 994              		.loc 1 398 30 is_stmt 0 view .LVU238
 995 0024 C260     		str	r2, [r0, #12]
 399:Core/Src/main.c ****   hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 996              		.loc 1 399 3 is_stmt 1 view .LVU239
 399:Core/Src/main.c ****   hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 997              		.loc 1 399 26 is_stmt 0 view .LVU240
 998 0026 0261     		str	r2, [r0, #16]
 400:Core/Src/main.c ****   hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 999              		.loc 1 400 3 is_stmt 1 view .LVU241
 400:Core/Src/main.c ****   hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 1000              		.loc 1 400 31 is_stmt 0 view .LVU242
 1001 0028 1023     		movs	r3, #16
 1002 002a 4361     		str	r3, [r0, #20]
 401:Core/Src/main.c ****   hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 1003              		.loc 1 401 3 is_stmt 1 view .LVU243
 401:Core/Src/main.c ****   hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 1004              		.loc 1 401 31 is_stmt 0 view .LVU244
 1005 002c 8261     		str	r2, [r0, #24]
 402:Core/Src/main.c ****   hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 1006              		.loc 1 402 3 is_stmt 1 view .LVU245
 402:Core/Src/main.c ****   hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 1007              		.loc 1 402 34 is_stmt 0 view .LVU246
 1008 002e C261     		str	r2, [r0, #28]
 403:Core/Src/main.c ****   hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 1009              		.loc 1 403 3 is_stmt 1 view .LVU247
 403:Core/Src/main.c ****   hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 1010              		.loc 1 403 24 is_stmt 0 view .LVU248
 1011 0030 0262     		str	r2, [r0, #32]
 404:Core/Src/main.c ****   hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 1012              		.loc 1 404 3 is_stmt 1 view .LVU249
 404:Core/Src/main.c ****   hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 1013              		.loc 1 404 32 is_stmt 0 view .LVU250
 1014 0032 4262     		str	r2, [r0, #36]
 405:Core/Src/main.c ****   hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 1015              		.loc 1 405 3 is_stmt 1 view .LVU251
 405:Core/Src/main.c ****   hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
ARM GAS  /tmp/cc8D2ZRv.s 			page 35


 1016              		.loc 1 405 30 is_stmt 0 view .LVU252
 1017 0034 4FF48051 		mov	r1, #4096
 1018 0038 8162     		str	r1, [r0, #40]
 406:Core/Src/main.c ****   hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 1019              		.loc 1 406 3 is_stmt 1 view .LVU253
 406:Core/Src/main.c ****   hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 1020              		.loc 1 406 26 is_stmt 0 view .LVU254
 1021 003a C262     		str	r2, [r0, #44]
 407:Core/Src/main.c ****   hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 1022              		.loc 1 407 3 is_stmt 1 view .LVU255
 407:Core/Src/main.c ****   hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 1023              		.loc 1 407 28 is_stmt 0 view .LVU256
 1024 003c 0263     		str	r2, [r0, #48]
 408:Core/Src/main.c ****   hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 1025              		.loc 1 408 3 is_stmt 1 view .LVU257
 408:Core/Src/main.c ****   hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 1026              		.loc 1 408 32 is_stmt 0 view .LVU258
 1027 003e 4263     		str	r2, [r0, #52]
 409:Core/Src/main.c ****   hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 1028              		.loc 1 409 3 is_stmt 1 view .LVU259
 409:Core/Src/main.c ****   hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 1029              		.loc 1 409 26 is_stmt 0 view .LVU260
 1030 0040 8263     		str	r2, [r0, #56]
 410:Core/Src/main.c ****   /* Timing */
 1031              		.loc 1 410 3 is_stmt 1 view .LVU261
 410:Core/Src/main.c ****   /* Timing */
 1032              		.loc 1 410 24 is_stmt 0 view .LVU262
 1033 0042 4264     		str	r2, [r0, #68]
 412:Core/Src/main.c ****   Timing.AddressHoldTime = 15;
 1034              		.loc 1 412 3 is_stmt 1 view .LVU263
 412:Core/Src/main.c ****   Timing.AddressHoldTime = 15;
 1035              		.loc 1 412 27 is_stmt 0 view .LVU264
 1036 0044 0621     		movs	r1, #6
 1037 0046 0191     		str	r1, [sp, #4]
 413:Core/Src/main.c ****   Timing.DataSetupTime = 6;
 1038              		.loc 1 413 3 is_stmt 1 view .LVU265
 413:Core/Src/main.c ****   Timing.DataSetupTime = 6;
 1039              		.loc 1 413 26 is_stmt 0 view .LVU266
 1040 0048 0F24     		movs	r4, #15
 1041 004a 0294     		str	r4, [sp, #8]
 414:Core/Src/main.c ****   Timing.BusTurnAroundDuration = 0;
 1042              		.loc 1 414 3 is_stmt 1 view .LVU267
 414:Core/Src/main.c ****   Timing.BusTurnAroundDuration = 0;
 1043              		.loc 1 414 24 is_stmt 0 view .LVU268
 1044 004c 0391     		str	r1, [sp, #12]
 415:Core/Src/main.c ****   Timing.CLKDivision = 16;
 1045              		.loc 1 415 3 is_stmt 1 view .LVU269
 416:Core/Src/main.c ****   Timing.DataLatency = 17;
 1046              		.loc 1 416 3 view .LVU270
 416:Core/Src/main.c ****   Timing.DataLatency = 17;
 1047              		.loc 1 416 22 is_stmt 0 view .LVU271
 1048 004e 0593     		str	r3, [sp, #20]
 417:Core/Src/main.c ****   Timing.AccessMode = FSMC_ACCESS_MODE_A;
 1049              		.loc 1 417 3 is_stmt 1 view .LVU272
 417:Core/Src/main.c ****   Timing.AccessMode = FSMC_ACCESS_MODE_A;
 1050              		.loc 1 417 22 is_stmt 0 view .LVU273
 1051 0050 1123     		movs	r3, #17
ARM GAS  /tmp/cc8D2ZRv.s 			page 36


 1052 0052 0693     		str	r3, [sp, #24]
 418:Core/Src/main.c ****   /* ExtTiming */
 1053              		.loc 1 418 3 is_stmt 1 view .LVU274
 421:Core/Src/main.c ****   {
 1054              		.loc 1 421 3 view .LVU275
 421:Core/Src/main.c ****   {
 1055              		.loc 1 421 7 is_stmt 0 view .LVU276
 1056 0054 01A9     		add	r1, sp, #4
 1057 0056 FFF7FEFF 		bl	HAL_SRAM_Init
 1058              	.LVL59:
 421:Core/Src/main.c ****   {
 1059              		.loc 1 421 6 discriminator 1 view .LVU277
 1060 005a 08B9     		cbnz	r0, .L53
 429:Core/Src/main.c **** 
 1061              		.loc 1 429 1 view .LVU278
 1062 005c 08B0     		add	sp, sp, #32
 1063              	.LCFI23:
 1064              		.cfi_remember_state
 1065              		.cfi_def_cfa_offset 8
 1066              		@ sp needed
 1067 005e 10BD     		pop	{r4, pc}
 1068              	.L53:
 1069              	.LCFI24:
 1070              		.cfi_restore_state
 423:Core/Src/main.c ****   }
 1071              		.loc 1 423 5 is_stmt 1 view .LVU279
 1072 0060 FFF7FEFF 		bl	Error_Handler
 1073              	.LVL60:
 1074              	.L55:
 1075              		.align	2
 1076              	.L54:
 1077 0064 00000000 		.word	hsram1
 1078              		.cfi_endproc
 1079              	.LFE137:
 1081              		.section	.text.MX_I2C2_Init,"ax",%progbits
 1082              		.align	1
 1083              		.syntax unified
 1084              		.thumb
 1085              		.thumb_func
 1087              	MX_I2C2_Init:
 1088              	.LFB134:
 297:Core/Src/main.c **** 
 1089              		.loc 1 297 1 view -0
 1090              		.cfi_startproc
 1091              		@ args = 0, pretend = 0, frame = 0
 1092              		@ frame_needed = 0, uses_anonymous_args = 0
 1093 0000 08B5     		push	{r3, lr}
 1094              	.LCFI25:
 1095              		.cfi_def_cfa_offset 8
 1096              		.cfi_offset 3, -8
 1097              		.cfi_offset 14, -4
 306:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 100000;
 1098              		.loc 1 306 3 view .LVU281
 306:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 100000;
 1099              		.loc 1 306 18 is_stmt 0 view .LVU282
 1100 0002 0A48     		ldr	r0, .L60
 1101 0004 0A4B     		ldr	r3, .L60+4
ARM GAS  /tmp/cc8D2ZRv.s 			page 37


 1102 0006 0360     		str	r3, [r0]
 307:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 1103              		.loc 1 307 3 is_stmt 1 view .LVU283
 307:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 1104              		.loc 1 307 25 is_stmt 0 view .LVU284
 1105 0008 0A4B     		ldr	r3, .L60+8
 1106 000a 4360     		str	r3, [r0, #4]
 308:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 1107              		.loc 1 308 3 is_stmt 1 view .LVU285
 308:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 1108              		.loc 1 308 24 is_stmt 0 view .LVU286
 1109 000c 0023     		movs	r3, #0
 1110 000e 8360     		str	r3, [r0, #8]
 309:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1111              		.loc 1 309 3 is_stmt 1 view .LVU287
 309:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1112              		.loc 1 309 26 is_stmt 0 view .LVU288
 1113 0010 C360     		str	r3, [r0, #12]
 310:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1114              		.loc 1 310 3 is_stmt 1 view .LVU289
 310:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1115              		.loc 1 310 29 is_stmt 0 view .LVU290
 1116 0012 4FF48042 		mov	r2, #16384
 1117 0016 0261     		str	r2, [r0, #16]
 311:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 1118              		.loc 1 311 3 is_stmt 1 view .LVU291
 311:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 1119              		.loc 1 311 30 is_stmt 0 view .LVU292
 1120 0018 4361     		str	r3, [r0, #20]
 312:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1121              		.loc 1 312 3 is_stmt 1 view .LVU293
 312:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1122              		.loc 1 312 26 is_stmt 0 view .LVU294
 1123 001a 8361     		str	r3, [r0, #24]
 313:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1124              		.loc 1 313 3 is_stmt 1 view .LVU295
 313:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1125              		.loc 1 313 30 is_stmt 0 view .LVU296
 1126 001c C361     		str	r3, [r0, #28]
 314:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 1127              		.loc 1 314 3 is_stmt 1 view .LVU297
 314:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 1128              		.loc 1 314 28 is_stmt 0 view .LVU298
 1129 001e 0362     		str	r3, [r0, #32]
 315:Core/Src/main.c ****   {
 1130              		.loc 1 315 3 is_stmt 1 view .LVU299
 315:Core/Src/main.c ****   {
 1131              		.loc 1 315 7 is_stmt 0 view .LVU300
 1132 0020 FFF7FEFF 		bl	HAL_I2C_Init
 1133              	.LVL61:
 315:Core/Src/main.c ****   {
 1134              		.loc 1 315 6 discriminator 1 view .LVU301
 1135 0024 00B9     		cbnz	r0, .L59
 323:Core/Src/main.c **** 
 1136              		.loc 1 323 1 view .LVU302
 1137 0026 08BD     		pop	{r3, pc}
 1138              	.L59:
ARM GAS  /tmp/cc8D2ZRv.s 			page 38


 317:Core/Src/main.c ****   }
 1139              		.loc 1 317 5 is_stmt 1 view .LVU303
 1140 0028 FFF7FEFF 		bl	Error_Handler
 1141              	.LVL62:
 1142              	.L61:
 1143              		.align	2
 1144              	.L60:
 1145 002c 00000000 		.word	hi2c2
 1146 0030 00580040 		.word	1073764352
 1147 0034 A0860100 		.word	100000
 1148              		.cfi_endproc
 1149              	.LFE134:
 1151              		.section	.text.MX_DCMI_Init,"ax",%progbits
 1152              		.align	1
 1153              		.syntax unified
 1154              		.thumb
 1155              		.thumb_func
 1157              	MX_DCMI_Init:
 1158              	.LFB133:
 264:Core/Src/main.c **** 
 1159              		.loc 1 264 1 view -0
 1160              		.cfi_startproc
 1161              		@ args = 0, pretend = 0, frame = 0
 1162              		@ frame_needed = 0, uses_anonymous_args = 0
 1163 0000 08B5     		push	{r3, lr}
 1164              	.LCFI26:
 1165              		.cfi_def_cfa_offset 8
 1166              		.cfi_offset 3, -8
 1167              		.cfi_offset 14, -4
 273:Core/Src/main.c ****   hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 1168              		.loc 1 273 3 view .LVU305
 273:Core/Src/main.c ****   hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 1169              		.loc 1 273 18 is_stmt 0 view .LVU306
 1170 0002 0948     		ldr	r0, .L66
 1171 0004 094B     		ldr	r3, .L66+4
 1172 0006 0360     		str	r3, [r0]
 274:Core/Src/main.c ****   hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 1173              		.loc 1 274 3 is_stmt 1 view .LVU307
 274:Core/Src/main.c ****   hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 1174              		.loc 1 274 26 is_stmt 0 view .LVU308
 1175 0008 0023     		movs	r3, #0
 1176 000a 4360     		str	r3, [r0, #4]
 275:Core/Src/main.c ****   hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 1177              		.loc 1 275 3 is_stmt 1 view .LVU309
 275:Core/Src/main.c ****   hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 1178              		.loc 1 275 26 is_stmt 0 view .LVU310
 1179 000c 2022     		movs	r2, #32
 1180 000e 8260     		str	r2, [r0, #8]
 276:Core/Src/main.c ****   hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 1181              		.loc 1 276 3 is_stmt 1 view .LVU311
 276:Core/Src/main.c ****   hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 1182              		.loc 1 276 25 is_stmt 0 view .LVU312
 1183 0010 8022     		movs	r2, #128
 1184 0012 C260     		str	r2, [r0, #12]
 277:Core/Src/main.c ****   hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 1185              		.loc 1 277 3 is_stmt 1 view .LVU313
 277:Core/Src/main.c ****   hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
ARM GAS  /tmp/cc8D2ZRv.s 			page 39


 1186              		.loc 1 277 25 is_stmt 0 view .LVU314
 1187 0014 0361     		str	r3, [r0, #16]
 278:Core/Src/main.c ****   hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 1188              		.loc 1 278 3 is_stmt 1 view .LVU315
 278:Core/Src/main.c ****   hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 1189              		.loc 1 278 26 is_stmt 0 view .LVU316
 1190 0016 4361     		str	r3, [r0, #20]
 279:Core/Src/main.c ****   hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 1191              		.loc 1 279 3 is_stmt 1 view .LVU317
 279:Core/Src/main.c ****   hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 1192              		.loc 1 279 31 is_stmt 0 view .LVU318
 1193 0018 8361     		str	r3, [r0, #24]
 280:Core/Src/main.c ****   if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 1194              		.loc 1 280 3 is_stmt 1 view .LVU319
 280:Core/Src/main.c ****   if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 1195              		.loc 1 280 23 is_stmt 0 view .LVU320
 1196 001a 0362     		str	r3, [r0, #32]
 281:Core/Src/main.c ****   {
 1197              		.loc 1 281 3 is_stmt 1 view .LVU321
 281:Core/Src/main.c ****   {
 1198              		.loc 1 281 7 is_stmt 0 view .LVU322
 1199 001c FFF7FEFF 		bl	HAL_DCMI_Init
 1200              	.LVL63:
 281:Core/Src/main.c ****   {
 1201              		.loc 1 281 6 discriminator 1 view .LVU323
 1202 0020 00B9     		cbnz	r0, .L65
 289:Core/Src/main.c **** 
 1203              		.loc 1 289 1 view .LVU324
 1204 0022 08BD     		pop	{r3, pc}
 1205              	.L65:
 283:Core/Src/main.c ****   }
 1206              		.loc 1 283 5 is_stmt 1 view .LVU325
 1207 0024 FFF7FEFF 		bl	Error_Handler
 1208              	.LVL64:
 1209              	.L67:
 1210              		.align	2
 1211              	.L66:
 1212 0028 00000000 		.word	hdcmi
 1213 002c 00000550 		.word	1342504960
 1214              		.cfi_endproc
 1215              	.LFE133:
 1217              		.section	.text.configure_display,"ax",%progbits
 1218              		.align	1
 1219              		.syntax unified
 1220              		.thumb
 1221              		.thumb_func
 1223              	configure_display:
 1224              	.LFB149:
 578:Core/Src/main.c **** 	tft_io = (ili9341_tft_driver_io_struct) {
 1225              		.loc 1 578 1 view -0
 1226              		.cfi_startproc
 1227              		@ args = 0, pretend = 0, frame = 0
 1228              		@ frame_needed = 0, uses_anonymous_args = 0
 1229 0000 08B5     		push	{r3, lr}
 1230              	.LCFI27:
 1231              		.cfi_def_cfa_offset 8
 1232              		.cfi_offset 3, -8
ARM GAS  /tmp/cc8D2ZRv.s 			page 40


 1233              		.cfi_offset 14, -4
 579:Core/Src/main.c **** 		.io_init = tft_init,
 1234              		.loc 1 579 2 view .LVU327
 579:Core/Src/main.c **** 		.io_init = tft_init,
 1235              		.loc 1 579 9 is_stmt 0 view .LVU328
 1236 0002 0C48     		ldr	r0, .L72
 1237 0004 0023     		movs	r3, #0
 1238 0006 0360     		str	r3, [r0]
 1239 0008 4360     		str	r3, [r0, #4]
 1240 000a 8360     		str	r3, [r0, #8]
 1241 000c C360     		str	r3, [r0, #12]
 1242 000e 0361     		str	r3, [r0, #16]
 1243 0010 4361     		str	r3, [r0, #20]
 1244 0012 094B     		ldr	r3, .L72+4
 1245 0014 0360     		str	r3, [r0]
 1246 0016 094B     		ldr	r3, .L72+8
 1247 0018 4360     		str	r3, [r0, #4]
 1248 001a 094B     		ldr	r3, .L72+12
 1249 001c 8360     		str	r3, [r0, #8]
 1250 001e 094B     		ldr	r3, .L72+16
 1251 0020 C360     		str	r3, [r0, #12]
 1252 0022 094B     		ldr	r3, .L72+20
 1253 0024 4361     		str	r3, [r0, #20]
 587:Core/Src/main.c ****     &tft_io,
 1254              		.loc 1 587 2 is_stmt 1 view .LVU329
 587:Core/Src/main.c ****     &tft_io,
 1255              		.loc 1 587 37 is_stmt 0 view .LVU330
 1256 0026 0949     		ldr	r1, .L72+24
 1257 0028 FFF7FEFF 		bl	ili9341_tft_driver_init
 1258              	.LVL65:
 591:Core/Src/main.c **** 		Error_Handler();
 1259              		.loc 1 591 2 is_stmt 1 view .LVU331
 591:Core/Src/main.c **** 		Error_Handler();
 1260              		.loc 1 591 5 is_stmt 0 view .LVU332
 1261 002c 00B9     		cbnz	r0, .L71
 593:Core/Src/main.c **** 
 1262              		.loc 1 593 1 view .LVU333
 1263 002e 08BD     		pop	{r3, pc}
 1264              	.L71:
 592:Core/Src/main.c **** }
 1265              		.loc 1 592 3 is_stmt 1 view .LVU334
 1266 0030 FFF7FEFF 		bl	Error_Handler
 1267              	.LVL66:
 1268              	.L73:
 592:Core/Src/main.c **** }
 1269              		.loc 1 592 3 is_stmt 0 view .LVU335
 1270              		.align	2
 1271              	.L72:
 1272 0034 00000000 		.word	tft_io
 1273 0038 00000000 		.word	tft_init
 1274 003c 00000000 		.word	tft_write_data
 1275 0040 00000000 		.word	tft_write_reg
 1276 0044 00000000 		.word	tft_read_data
 1277 0048 00000000 		.word	tft_enable_backlight
 1278 004c 00000000 		.word	draw_faces
 1279              		.cfi_endproc
 1280              	.LFE149:
ARM GAS  /tmp/cc8D2ZRv.s 			page 41


 1282              		.section	.text.configure_camera,"ax",%progbits
 1283              		.align	1
 1284              		.syntax unified
 1285              		.thumb
 1286              		.thumb_func
 1288              	configure_camera:
 1289              	.LFB150:
 596:Core/Src/main.c **** 	HAL_Delay(10);
 1290              		.loc 1 596 1 is_stmt 1 view -0
 1291              		.cfi_startproc
 1292              		@ args = 0, pretend = 0, frame = 8
 1293              		@ frame_needed = 0, uses_anonymous_args = 0
 1294 0000 10B5     		push	{r4, lr}
 1295              	.LCFI28:
 1296              		.cfi_def_cfa_offset 8
 1297              		.cfi_offset 4, -8
 1298              		.cfi_offset 14, -4
 1299 0002 82B0     		sub	sp, sp, #8
 1300              	.LCFI29:
 1301              		.cfi_def_cfa_offset 16
 597:Core/Src/main.c **** 	
 1302              		.loc 1 597 2 view .LVU337
 1303 0004 0A20     		movs	r0, #10
 1304 0006 FFF7FEFF 		bl	HAL_Delay
 1305              	.LVL67:
 599:Core/Src/main.c **** 		&hi2c2,
 1306              		.loc 1 599 2 view .LVU338
 601:Core/Src/main.c **** 	);
 1307              		.loc 1 601 24 is_stmt 0 view .LVU339
 1308 000a 144B     		ldr	r3, .L80
 1309 000c 1968     		ldr	r1, [r3]
 1310 000e 0191     		str	r1, [sp, #4]
 599:Core/Src/main.c **** 		&hi2c2,
 1311              		.loc 1 599 2 view .LVU340
 1312 0010 1348     		ldr	r0, .L80+4
 1313 0012 FFF7FEFF 		bl	ov7670_create
 1314              	.LVL68:
 604:Core/Src/main.c **** 	if (status)
 1315              		.loc 1 604 2 is_stmt 1 view .LVU341
 604:Core/Src/main.c **** 	if (status)
 1316              		.loc 1 604 29 is_stmt 0 view .LVU342
 1317 0016 FFF7FEFF 		bl	ov7670_check_link
 1318              	.LVL69:
 605:Core/Src/main.c **** 		Error_Handler();
 1319              		.loc 1 605 2 is_stmt 1 view .LVU343
 605:Core/Src/main.c **** 		Error_Handler();
 1320              		.loc 1 605 5 is_stmt 0 view .LVU344
 1321 001a D8B9     		cbnz	r0, .L78
 1322 001c 0446     		mov	r4, r0
 608:Core/Src/main.c **** 	status |= ov7670_send_default_registers();
 1323              		.loc 1 608 2 is_stmt 1 view .LVU345
 608:Core/Src/main.c **** 	status |= ov7670_send_default_registers();
 1324              		.loc 1 608 12 is_stmt 0 view .LVU346
 1325 001e FFF7FEFF 		bl	ov7670_reset
 1326              	.LVL70:
 608:Core/Src/main.c **** 	status |= ov7670_send_default_registers();
 1327              		.loc 1 608 9 discriminator 1 view .LVU347
ARM GAS  /tmp/cc8D2ZRv.s 			page 42


 1328 0022 0443     		orrs	r4, r4, r0
 1329              	.LVL71:
 608:Core/Src/main.c **** 	status |= ov7670_send_default_registers();
 1330              		.loc 1 608 9 discriminator 1 view .LVU348
 1331 0024 E4B2     		uxtb	r4, r4
 1332              	.LVL72:
 609:Core/Src/main.c **** 	status |= ov7670_set_qcif();
 1333              		.loc 1 609 2 is_stmt 1 view .LVU349
 609:Core/Src/main.c **** 	status |= ov7670_set_qcif();
 1334              		.loc 1 609 12 is_stmt 0 view .LVU350
 1335 0026 FFF7FEFF 		bl	ov7670_send_default_registers
 1336              	.LVL73:
 609:Core/Src/main.c **** 	status |= ov7670_set_qcif();
 1337              		.loc 1 609 9 discriminator 1 view .LVU351
 1338 002a 0443     		orrs	r4, r4, r0
 1339              	.LVL74:
 609:Core/Src/main.c **** 	status |= ov7670_set_qcif();
 1340              		.loc 1 609 9 discriminator 1 view .LVU352
 1341 002c E4B2     		uxtb	r4, r4
 1342              	.LVL75:
 610:Core/Src/main.c **** 	status |= ov7670_set_plck_prescalar(1);
 1343              		.loc 1 610 2 is_stmt 1 view .LVU353
 610:Core/Src/main.c **** 	status |= ov7670_set_plck_prescalar(1);
 1344              		.loc 1 610 12 is_stmt 0 view .LVU354
 1345 002e FFF7FEFF 		bl	ov7670_set_qcif
 1346              	.LVL76:
 610:Core/Src/main.c **** 	status |= ov7670_set_plck_prescalar(1);
 1347              		.loc 1 610 9 discriminator 1 view .LVU355
 1348 0032 0443     		orrs	r4, r4, r0
 1349              	.LVL77:
 610:Core/Src/main.c **** 	status |= ov7670_set_plck_prescalar(1);
 1350              		.loc 1 610 9 discriminator 1 view .LVU356
 1351 0034 E4B2     		uxtb	r4, r4
 1352              	.LVL78:
 611:Core/Src/main.c **** 	status |= ov7670_set_rgb_format();
 1353              		.loc 1 611 2 is_stmt 1 view .LVU357
 611:Core/Src/main.c **** 	status |= ov7670_set_rgb_format();
 1354              		.loc 1 611 12 is_stmt 0 view .LVU358
 1355 0036 0120     		movs	r0, #1
 1356 0038 FFF7FEFF 		bl	ov7670_set_plck_prescalar
 1357              	.LVL79:
 611:Core/Src/main.c **** 	status |= ov7670_set_rgb_format();
 1358              		.loc 1 611 9 discriminator 1 view .LVU359
 1359 003c 0443     		orrs	r4, r4, r0
 1360              	.LVL80:
 611:Core/Src/main.c **** 	status |= ov7670_set_rgb_format();
 1361              		.loc 1 611 9 discriminator 1 view .LVU360
 1362 003e E4B2     		uxtb	r4, r4
 1363              	.LVL81:
 612:Core/Src/main.c **** 	//status |= ov7670_set_test_pattern();
 1364              		.loc 1 612 2 is_stmt 1 view .LVU361
 612:Core/Src/main.c **** 	//status |= ov7670_set_test_pattern();
 1365              		.loc 1 612 12 is_stmt 0 view .LVU362
 1366 0040 FFF7FEFF 		bl	ov7670_set_rgb_format
 1367              	.LVL82:
 612:Core/Src/main.c **** 	//status |= ov7670_set_test_pattern();
 1368              		.loc 1 612 9 discriminator 1 view .LVU363
ARM GAS  /tmp/cc8D2ZRv.s 			page 43


 1369 0044 0443     		orrs	r4, r4, r0
 1370              	.LVL83:
 612:Core/Src/main.c **** 	//status |= ov7670_set_test_pattern();
 1371              		.loc 1 612 9 discriminator 1 view .LVU364
 1372 0046 E4B2     		uxtb	r4, r4
 1373              	.LVL84:
 615:Core/Src/main.c **** 	
 1374              		.loc 1 615 2 is_stmt 1 view .LVU365
 1375 0048 0A20     		movs	r0, #10
 1376 004a FFF7FEFF 		bl	HAL_Delay
 1377              	.LVL85:
 617:Core/Src/main.c **** 		Error_Handler();
 1378              		.loc 1 617 2 view .LVU366
 617:Core/Src/main.c **** 		Error_Handler();
 1379              		.loc 1 617 5 is_stmt 0 view .LVU367
 1380 004e 1CB9     		cbnz	r4, .L79
 619:Core/Src/main.c **** 
 1381              		.loc 1 619 1 view .LVU368
 1382 0050 02B0     		add	sp, sp, #8
 1383              	.LCFI30:
 1384              		.cfi_remember_state
 1385              		.cfi_def_cfa_offset 8
 1386              		@ sp needed
 1387 0052 10BD     		pop	{r4, pc}
 1388              	.LVL86:
 1389              	.L78:
 1390              	.LCFI31:
 1391              		.cfi_restore_state
 606:Core/Src/main.c **** 	
 1392              		.loc 1 606 3 is_stmt 1 view .LVU369
 1393 0054 FFF7FEFF 		bl	Error_Handler
 1394              	.LVL87:
 1395              	.L79:
 618:Core/Src/main.c **** }
 1396              		.loc 1 618 3 view .LVU370
 1397 0058 FFF7FEFF 		bl	Error_Handler
 1398              	.LVL88:
 1399              	.L81:
 1400              		.align	2
 1401              	.L80:
 1402 005c 00000000 		.word	.LANCHOR0
 1403 0060 00000000 		.word	hi2c2
 1404              		.cfi_endproc
 1405              	.LFE150:
 1407              		.section	.text.SystemClock_Config,"ax",%progbits
 1408              		.align	1
 1409              		.global	SystemClock_Config
 1410              		.syntax unified
 1411              		.thumb
 1412              		.thumb_func
 1414              	SystemClock_Config:
 1415              	.LFB132:
 215:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1416              		.loc 1 215 1 view -0
 1417              		.cfi_startproc
 1418              		@ args = 0, pretend = 0, frame = 80
 1419              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc8D2ZRv.s 			page 44


 1420 0000 00B5     		push	{lr}
 1421              	.LCFI32:
 1422              		.cfi_def_cfa_offset 4
 1423              		.cfi_offset 14, -4
 1424 0002 95B0     		sub	sp, sp, #84
 1425              	.LCFI33:
 1426              		.cfi_def_cfa_offset 88
 216:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1427              		.loc 1 216 3 view .LVU372
 216:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1428              		.loc 1 216 22 is_stmt 0 view .LVU373
 1429 0004 3022     		movs	r2, #48
 1430 0006 0021     		movs	r1, #0
 1431 0008 08A8     		add	r0, sp, #32
 1432 000a FFF7FEFF 		bl	memset
 1433              	.LVL89:
 217:Core/Src/main.c **** 
 1434              		.loc 1 217 3 is_stmt 1 view .LVU374
 217:Core/Src/main.c **** 
 1435              		.loc 1 217 22 is_stmt 0 view .LVU375
 1436 000e 0023     		movs	r3, #0
 1437 0010 0393     		str	r3, [sp, #12]
 1438 0012 0493     		str	r3, [sp, #16]
 1439 0014 0593     		str	r3, [sp, #20]
 1440 0016 0693     		str	r3, [sp, #24]
 1441 0018 0793     		str	r3, [sp, #28]
 221:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1442              		.loc 1 221 3 is_stmt 1 view .LVU376
 1443              	.LBB25:
 221:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1444              		.loc 1 221 3 view .LVU377
 1445 001a 0193     		str	r3, [sp, #4]
 221:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1446              		.loc 1 221 3 view .LVU378
 1447 001c 244A     		ldr	r2, .L88
 1448 001e 116C     		ldr	r1, [r2, #64]
 1449 0020 41F08051 		orr	r1, r1, #268435456
 1450 0024 1164     		str	r1, [r2, #64]
 221:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1451              		.loc 1 221 3 view .LVU379
 1452 0026 126C     		ldr	r2, [r2, #64]
 1453 0028 02F08052 		and	r2, r2, #268435456
 1454 002c 0192     		str	r2, [sp, #4]
 221:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1455              		.loc 1 221 3 view .LVU380
 1456 002e 019A     		ldr	r2, [sp, #4]
 1457              	.LBE25:
 221:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1458              		.loc 1 221 3 view .LVU381
 222:Core/Src/main.c **** 
 1459              		.loc 1 222 3 view .LVU382
 1460              	.LBB26:
 222:Core/Src/main.c **** 
 1461              		.loc 1 222 3 view .LVU383
 1462 0030 0293     		str	r3, [sp, #8]
 222:Core/Src/main.c **** 
 1463              		.loc 1 222 3 view .LVU384
ARM GAS  /tmp/cc8D2ZRv.s 			page 45


 1464 0032 204B     		ldr	r3, .L88+4
 1465 0034 1A68     		ldr	r2, [r3]
 1466 0036 42F48042 		orr	r2, r2, #16384
 1467 003a 1A60     		str	r2, [r3]
 222:Core/Src/main.c **** 
 1468              		.loc 1 222 3 view .LVU385
 1469 003c 1B68     		ldr	r3, [r3]
 1470 003e 03F48043 		and	r3, r3, #16384
 1471 0042 0293     		str	r3, [sp, #8]
 222:Core/Src/main.c **** 
 1472              		.loc 1 222 3 view .LVU386
 1473 0044 029B     		ldr	r3, [sp, #8]
 1474              	.LBE26:
 222:Core/Src/main.c **** 
 1475              		.loc 1 222 3 view .LVU387
 227:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1476              		.loc 1 227 3 view .LVU388
 227:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1477              		.loc 1 227 36 is_stmt 0 view .LVU389
 1478 0046 0323     		movs	r3, #3
 1479 0048 0893     		str	r3, [sp, #32]
 228:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1480              		.loc 1 228 3 is_stmt 1 view .LVU390
 228:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1481              		.loc 1 228 30 is_stmt 0 view .LVU391
 1482 004a 4FF48033 		mov	r3, #65536
 1483 004e 0993     		str	r3, [sp, #36]
 229:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1484              		.loc 1 229 3 is_stmt 1 view .LVU392
 229:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1485              		.loc 1 229 30 is_stmt 0 view .LVU393
 1486 0050 0123     		movs	r3, #1
 1487 0052 0B93     		str	r3, [sp, #44]
 230:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1488              		.loc 1 230 3 is_stmt 1 view .LVU394
 230:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1489              		.loc 1 230 41 is_stmt 0 view .LVU395
 1490 0054 1023     		movs	r3, #16
 1491 0056 0C93     		str	r3, [sp, #48]
 231:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1492              		.loc 1 231 3 is_stmt 1 view .LVU396
 231:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1493              		.loc 1 231 34 is_stmt 0 view .LVU397
 1494 0058 0222     		movs	r2, #2
 1495 005a 0E92     		str	r2, [sp, #56]
 232:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1496              		.loc 1 232 3 is_stmt 1 view .LVU398
 232:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1497              		.loc 1 232 35 is_stmt 0 view .LVU399
 1498 005c 4FF48003 		mov	r3, #4194304
 1499 0060 0F93     		str	r3, [sp, #60]
 233:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 1500              		.loc 1 233 3 is_stmt 1 view .LVU400
 233:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 1501              		.loc 1 233 30 is_stmt 0 view .LVU401
 1502 0062 0423     		movs	r3, #4
 1503 0064 1093     		str	r3, [sp, #64]
ARM GAS  /tmp/cc8D2ZRv.s 			page 46


 234:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1504              		.loc 1 234 3 is_stmt 1 view .LVU402
 234:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1505              		.loc 1 234 30 is_stmt 0 view .LVU403
 1506 0066 A821     		movs	r1, #168
 1507 0068 1191     		str	r1, [sp, #68]
 235:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1508              		.loc 1 235 3 is_stmt 1 view .LVU404
 235:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1509              		.loc 1 235 30 is_stmt 0 view .LVU405
 1510 006a 1292     		str	r2, [sp, #72]
 236:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1511              		.loc 1 236 3 is_stmt 1 view .LVU406
 236:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1512              		.loc 1 236 30 is_stmt 0 view .LVU407
 1513 006c 1393     		str	r3, [sp, #76]
 237:Core/Src/main.c ****   {
 1514              		.loc 1 237 3 is_stmt 1 view .LVU408
 237:Core/Src/main.c ****   {
 1515              		.loc 1 237 7 is_stmt 0 view .LVU409
 1516 006e 08A8     		add	r0, sp, #32
 1517 0070 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1518              	.LVL90:
 237:Core/Src/main.c ****   {
 1519              		.loc 1 237 6 discriminator 1 view .LVU410
 1520 0074 C0B9     		cbnz	r0, .L86
 244:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1521              		.loc 1 244 3 is_stmt 1 view .LVU411
 244:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1522              		.loc 1 244 31 is_stmt 0 view .LVU412
 1523 0076 0F23     		movs	r3, #15
 1524 0078 0393     		str	r3, [sp, #12]
 246:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1525              		.loc 1 246 3 is_stmt 1 view .LVU413
 246:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1526              		.loc 1 246 34 is_stmt 0 view .LVU414
 1527 007a 0223     		movs	r3, #2
 1528 007c 0493     		str	r3, [sp, #16]
 247:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 1529              		.loc 1 247 3 is_stmt 1 view .LVU415
 247:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 1530              		.loc 1 247 35 is_stmt 0 view .LVU416
 1531 007e 0023     		movs	r3, #0
 1532 0080 0593     		str	r3, [sp, #20]
 248:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 1533              		.loc 1 248 3 is_stmt 1 view .LVU417
 248:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 1534              		.loc 1 248 36 is_stmt 0 view .LVU418
 1535 0082 4FF4A053 		mov	r3, #5120
 1536 0086 0693     		str	r3, [sp, #24]
 249:Core/Src/main.c **** 
 1537              		.loc 1 249 3 is_stmt 1 view .LVU419
 249:Core/Src/main.c **** 
 1538              		.loc 1 249 36 is_stmt 0 view .LVU420
 1539 0088 4FF48053 		mov	r3, #4096
 1540 008c 0793     		str	r3, [sp, #28]
 251:Core/Src/main.c ****   {
ARM GAS  /tmp/cc8D2ZRv.s 			page 47


 1541              		.loc 1 251 3 is_stmt 1 view .LVU421
 251:Core/Src/main.c ****   {
 1542              		.loc 1 251 7 is_stmt 0 view .LVU422
 1543 008e 0521     		movs	r1, #5
 1544 0090 03A8     		add	r0, sp, #12
 1545 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1546              	.LVL91:
 251:Core/Src/main.c ****   {
 1547              		.loc 1 251 6 discriminator 1 view .LVU423
 1548 0096 48B9     		cbnz	r0, .L87
 255:Core/Src/main.c **** }
 1549              		.loc 1 255 3 is_stmt 1 view .LVU424
 1550 0098 0022     		movs	r2, #0
 1551 009a 1146     		mov	r1, r2
 1552 009c 1046     		mov	r0, r2
 1553 009e FFF7FEFF 		bl	HAL_RCC_MCOConfig
 1554              	.LVL92:
 256:Core/Src/main.c **** 
 1555              		.loc 1 256 1 is_stmt 0 view .LVU425
 1556 00a2 15B0     		add	sp, sp, #84
 1557              	.LCFI34:
 1558              		.cfi_remember_state
 1559              		.cfi_def_cfa_offset 4
 1560              		@ sp needed
 1561 00a4 5DF804FB 		ldr	pc, [sp], #4
 1562              	.L86:
 1563              	.LCFI35:
 1564              		.cfi_restore_state
 239:Core/Src/main.c ****   }
 1565              		.loc 1 239 5 is_stmt 1 view .LVU426
 1566 00a8 FFF7FEFF 		bl	Error_Handler
 1567              	.LVL93:
 1568              	.L87:
 253:Core/Src/main.c ****   }
 1569              		.loc 1 253 5 view .LVU427
 1570 00ac FFF7FEFF 		bl	Error_Handler
 1571              	.LVL94:
 1572              	.L89:
 1573              		.align	2
 1574              	.L88:
 1575 00b0 00380240 		.word	1073887232
 1576 00b4 00700040 		.word	1073770496
 1577              		.cfi_endproc
 1578              	.LFE132:
 1580              		.section	.text.main,"ax",%progbits
 1581              		.align	1
 1582              		.global	main
 1583              		.syntax unified
 1584              		.thumb
 1585              		.thumb_func
 1587              	main:
 1588              	.LFB131:
 132:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1589              		.loc 1 132 1 view -0
 1590              		.cfi_startproc
 1591              		@ Volatile: function does not return.
 1592              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/cc8D2ZRv.s 			page 48


 1593              		@ frame_needed = 0, uses_anonymous_args = 0
 1594 0000 00B5     		push	{lr}
 1595              	.LCFI36:
 1596              		.cfi_def_cfa_offset 4
 1597              		.cfi_offset 14, -4
 1598 0002 83B0     		sub	sp, sp, #12
 1599              	.LCFI37:
 1600              		.cfi_def_cfa_offset 16
 134:Core/Src/main.c ****     &_start_classifiers_load,
 1601              		.loc 1 134 3 view .LVU429
 1602              	.LVL95:
 1603              	.LBB27:
 1604              	.LBI27:
 434:Core/Src/main.c ****   uint32_t *load_addr,
 1605              		.loc 1 434 20 view .LVU430
 1606              	.LBB28:
 440:Core/Src/main.c ****   while (ccm_ptr < ccm_end)
 1607              		.loc 1 440 3 view .LVU431
 441:Core/Src/main.c ****     *ccm_ptr++ = *load_addr++;
 1608              		.loc 1 441 3 view .LVU432
 440:Core/Src/main.c ****   while (ccm_ptr < ccm_end)
 1609              		.loc 1 440 13 is_stmt 0 view .LVU433
 1610 0004 174B     		ldr	r3, .L95
 441:Core/Src/main.c ****     *ccm_ptr++ = *load_addr++;
 1611              		.loc 1 441 9 view .LVU434
 1612 0006 184A     		ldr	r2, .L95+4
 1613 0008 03E0     		b	.L91
 1614              	.LVL96:
 1615              	.L92:
 442:Core/Src/main.c **** }
 1616              		.loc 1 442 5 is_stmt 1 view .LVU435
 442:Core/Src/main.c **** }
 1617              		.loc 1 442 18 is_stmt 0 view .LVU436
 1618 000a 52F8041B 		ldr	r1, [r2], #4
 1619              	.LVL97:
 442:Core/Src/main.c **** }
 1620              		.loc 1 442 16 view .LVU437
 1621 000e 43F8041B 		str	r1, [r3], #4
 1622              	.LVL98:
 1623              	.L91:
 441:Core/Src/main.c ****     *ccm_ptr++ = *load_addr++;
 1624              		.loc 1 441 18 is_stmt 1 view .LVU438
 1625 0012 1649     		ldr	r1, .L95+8
 1626 0014 8B42     		cmp	r3, r1
 1627 0016 F8D3     		bcc	.L92
 1628              	.LVL99:
 441:Core/Src/main.c ****     *ccm_ptr++ = *load_addr++;
 1629              		.loc 1 441 18 is_stmt 0 view .LVU439
 1630              	.LBE28:
 1631              	.LBE27:
 144:Core/Src/main.c **** 
 1632              		.loc 1 144 3 is_stmt 1 view .LVU440
 1633 0018 FFF7FEFF 		bl	HAL_Init
 1634              	.LVL100:
 151:Core/Src/main.c **** 
 1635              		.loc 1 151 3 view .LVU441
 1636 001c FFF7FEFF 		bl	SystemClock_Config
ARM GAS  /tmp/cc8D2ZRv.s 			page 49


 1637              	.LVL101:
 157:Core/Src/main.c ****   MX_DMA_Init();
 1638              		.loc 1 157 3 view .LVU442
 1639 0020 FFF7FEFF 		bl	MX_GPIO_Init
 1640              	.LVL102:
 158:Core/Src/main.c ****   MX_FSMC_Init();
 1641              		.loc 1 158 3 view .LVU443
 1642 0024 FFF7FEFF 		bl	MX_DMA_Init
 1643              	.LVL103:
 159:Core/Src/main.c ****   MX_I2C2_Init();
 1644              		.loc 1 159 3 view .LVU444
 1645 0028 FFF7FEFF 		bl	MX_FSMC_Init
 1646              	.LVL104:
 160:Core/Src/main.c ****   MX_DCMI_Init();
 1647              		.loc 1 160 3 view .LVU445
 1648 002c FFF7FEFF 		bl	MX_I2C2_Init
 1649              	.LVL105:
 161:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1650              		.loc 1 161 3 view .LVU446
 1651 0030 FFF7FEFF 		bl	MX_DCMI_Init
 1652              	.LVL106:
 165:Core/Src/main.c ****     (integral_image_size) {
 1653              		.loc 1 165 3 view .LVU447
 166:Core/Src/main.c ****       .width = OV7670_IMAGE_WIDTH,
 1654              		.loc 1 166 27 is_stmt 0 view .LVU448
 1655 0034 0E4B     		ldr	r3, .L95+12
 1656 0036 9B88     		ldrh	r3, [r3, #4]
 1657 0038 ADF80430 		strh	r3, [sp, #4]	@ movhi
 165:Core/Src/main.c ****     (integral_image_size) {
 1658              		.loc 1 165 3 view .LVU449
 1659 003c 0D49     		ldr	r1, .L95+16
 1660 003e 0198     		ldr	r0, [sp, #4]
 1661 0040 FFF7FEFF 		bl	integral_image_create
 1662              	.LVL107:
 172:Core/Src/main.c ****     (uint8_t*)&_binary_lbpcascade_frontalface_32_improved_integer_bin_start,
 1663              		.loc 1 172 3 is_stmt 1 view .LVU450
 1664 0044 0C4A     		ldr	r2, .L95+20
 1665 0046 1321     		movs	r1, #19
 1666 0048 0648     		ldr	r0, .L95
 1667 004a FFF7FEFF 		bl	face_detector_builder_create
 1668              	.LVL108:
 178:Core/Src/main.c **** 	configure_camera();
 1669              		.loc 1 178 2 view .LVU451
 1670 004e FFF7FEFF 		bl	configure_display
 1671              	.LVL109:
 179:Core/Src/main.c **** 
 1672              		.loc 1 179 2 view .LVU452
 1673 0052 FFF7FEFF 		bl	configure_camera
 1674              	.LVL110:
 198:Core/Src/main.c **** 
 1675              		.loc 1 198 2 view .LVU453
 1676 0056 FFF7FEFF 		bl	ov7670_start_capture
 1677              	.LVL111:
 1678              	.L93:
 200:Core/Src/main.c ****   {
 1679              		.loc 1 200 3 view .LVU454
 205:Core/Src/main.c ****   }
ARM GAS  /tmp/cc8D2ZRv.s 			page 50


 1680              		.loc 1 205 3 discriminator 1 view .LVU455
 1681 005a 0848     		ldr	r0, .L95+24
 1682 005c FFF7FEFF 		bl	ov7670_send_captured_frame
 1683              	.LVL112:
 200:Core/Src/main.c ****   {
 1684              		.loc 1 200 9 view .LVU456
 1685 0060 FBE7     		b	.L93
 1686              	.L96:
 1687 0062 00BF     		.align	2
 1688              	.L95:
 1689 0064 00000000 		.word	_binary_lbpcascade_frontalface_32_improved_integer_bin_start
 1690 0068 00000000 		.word	_start_classifiers_load
 1691 006c 00000000 		.word	_binary_lbpcascade_frontalface_32_improved_integer_bin_end
 1692 0070 00000000 		.word	.LANCHOR0
 1693 0074 00000000 		.word	fill_integral_image
 1694 0078 00000000 		.word	get_rectangle_summarize
 1695 007c 00000000 		.word	hdcmi
 1696              		.cfi_endproc
 1697              	.LFE131:
 1699              		.section	.data.arguments,"aw"
 1700              		.align	2
 1703              	arguments:
 1704 0000 AC       		.byte	-84
 1705 0001 90       		.byte	-112
 1706 0002 0000     		.space	2
 1707 0004 0000803F 		.word	1065353216
 1708 0008 CDCC8C3F 		.word	1066192077
 1709 000c CDCCCC3D 		.word	1036831949
 1710 0010 01       		.byte	1
 1711 0011 000000   		.space	3
 1712              		.section	.bss.convertion_buffer,"aw",%nobits
 1713              		.align	2
 1716              	convertion_buffer:
 1717 0000 00000000 		.space	344
 1717      00000000 
 1717      00000000 
 1717      00000000 
 1717      00000000 
 1718              		.section	.bss.tft_io,"aw",%nobits
 1719              		.align	2
 1722              	tft_io:
 1723 0000 00000000 		.space	24
 1723      00000000 
 1723      00000000 
 1723      00000000 
 1723      00000000 
 1724              		.global	hsram1
 1725              		.section	.bss.hsram1,"aw",%nobits
 1726              		.align	2
 1729              	hsram1:
 1730 0000 00000000 		.space	80
 1730      00000000 
 1730      00000000 
 1730      00000000 
 1730      00000000 
 1731              		.global	hi2c2
 1732              		.section	.bss.hi2c2,"aw",%nobits
ARM GAS  /tmp/cc8D2ZRv.s 			page 51


 1733              		.align	2
 1736              	hi2c2:
 1737 0000 00000000 		.space	84
 1737      00000000 
 1737      00000000 
 1737      00000000 
 1737      00000000 
 1738              		.global	hdma_dcmi
 1739              		.section	.bss.hdma_dcmi,"aw",%nobits
 1740              		.align	2
 1743              	hdma_dcmi:
 1744 0000 00000000 		.space	96
 1744      00000000 
 1744      00000000 
 1744      00000000 
 1744      00000000 
 1745              		.global	hdcmi
 1746              		.section	.bss.hdcmi,"aw",%nobits
 1747              		.align	2
 1750              	hdcmi:
 1751 0000 00000000 		.space	64
 1751      00000000 
 1751      00000000 
 1751      00000000 
 1751      00000000 
 1752              		.section	.rodata
 1753              		.align	2
 1754              		.set	.LANCHOR0,. + 0
 1755              	.LC1:
 1756 0000 AC00     		.short	172
 1757 0002 9000     		.short	144
 1758              	.LC0:
 1759 0004 AC       		.byte	-84
 1760 0005 90       		.byte	-112
 1761              		.text
 1762              	.Letext0:
 1763              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1764              		.file 4 "/usr/src/arm-gnu-toolchain-13.3/arm-none-eabi/include/machine/_default_types.h"
 1765              		.file 5 "/usr/src/arm-gnu-toolchain-13.3/arm-none-eabi/include/sys/_stdint.h"
 1766              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1767              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1768              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1769              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1770              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1771              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dcmi_ex.h"
 1772              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dcmi.h"
 1773              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_fsmc.h"
 1774              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sram.h"
 1775              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1776              		.file 16 "External/ili9341_tft_driver/Inc/ili9341_tft_driver_defs.h"
 1777              		.file 17 "External/ov7670/Inc/ov7670.h"
 1778              		.file 18 "External/ov7670/Inc/ov7670_defs.h"
 1779              		.file 19 "External/LBPFeature/Inc/lbp_feature_defs.h"
 1780              		.file 20 "External/IntegralImage/Inc/integral_image_defs.h"
 1781              		.file 21 "External/BinaryStageParser/Inc/binary_stage_parser_defs.h"
 1782              		.file 22 "External/Area/Inc/area.h"
 1783              		.file 23 "External/FaceDetector/Inc/face_detector_defs.h"
ARM GAS  /tmp/cc8D2ZRv.s 			page 52


 1784              		.file 24 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1785              		.file 25 "External/FaceDetector/Inc/face_detector.h"
 1786              		.file 26 "External/IntegralImage/Inc/integral_image.h"
 1787              		.file 27 "External/ili9341_tft_driver/Inc/ili9341_tft_driver.h"
 1788              		.file 28 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1789              		.file 29 "External/FaceDetectorBuilder/Inc/face_detector_builder.h"
 1790              		.file 30 "<built-in>"
ARM GAS  /tmp/cc8D2ZRv.s 			page 53


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/cc8D2ZRv.s:21     .text.fill_integral_image:00000000 $t
     /tmp/cc8D2ZRv.s:26     .text.fill_integral_image:00000000 fill_integral_image
     /tmp/cc8D2ZRv.s:160    .text.fill_integral_image:0000006c $d
     /tmp/cc8D2ZRv.s:1716   .bss.convertion_buffer:00000000 convertion_buffer
     /tmp/cc8D2ZRv.s:165    .text.tft_write_data:00000000 $t
     /tmp/cc8D2ZRv.s:170    .text.tft_write_data:00000000 tft_write_data
     /tmp/cc8D2ZRv.s:187    .text.tft_write_data:00000008 $d
     /tmp/cc8D2ZRv.s:192    .text.tft_write_reg:00000000 $t
     /tmp/cc8D2ZRv.s:197    .text.tft_write_reg:00000000 tft_write_reg
     /tmp/cc8D2ZRv.s:215    .text.tft_read_data:00000000 $t
     /tmp/cc8D2ZRv.s:220    .text.tft_read_data:00000000 tft_read_data
     /tmp/cc8D2ZRv.s:262    .text.tft_read_data:00000020 $d
     /tmp/cc8D2ZRv.s:267    .text.draw_face:00000000 $t
     /tmp/cc8D2ZRv.s:272    .text.draw_face:00000000 draw_face
     /tmp/cc8D2ZRv.s:362    .text.get_rectangle_summarize:00000000 $t
     /tmp/cc8D2ZRv.s:367    .text.get_rectangle_summarize:00000000 get_rectangle_summarize
     /tmp/cc8D2ZRv.s:420    .text.tft_enable_backlight:00000000 $t
     /tmp/cc8D2ZRv.s:425    .text.tft_enable_backlight:00000000 tft_enable_backlight
     /tmp/cc8D2ZRv.s:451    .text.tft_enable_backlight:00000010 $d
     /tmp/cc8D2ZRv.s:456    .text.MX_GPIO_Init:00000000 $t
     /tmp/cc8D2ZRv.s:461    .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/cc8D2ZRv.s:639    .text.MX_GPIO_Init:000000c8 $d
     /tmp/cc8D2ZRv.s:646    .text.MX_DMA_Init:00000000 $t
     /tmp/cc8D2ZRv.s:651    .text.MX_DMA_Init:00000000 MX_DMA_Init
     /tmp/cc8D2ZRv.s:700    .text.MX_DMA_Init:00000030 $d
     /tmp/cc8D2ZRv.s:705    .text.draw_faces:00000000 $t
     /tmp/cc8D2ZRv.s:710    .text.draw_faces:00000000 draw_faces
     /tmp/cc8D2ZRv.s:792    .text.draw_faces:0000004c $d
     /tmp/cc8D2ZRv.s:1703   .data.arguments:00000000 arguments
     /tmp/cc8D2ZRv.s:797    .text.tft_init:00000000 $t
     /tmp/cc8D2ZRv.s:802    .text.tft_init:00000000 tft_init
     /tmp/cc8D2ZRv.s:823    .text.HAL_DCMI_FrameEventCallback:00000000 $t
     /tmp/cc8D2ZRv.s:829    .text.HAL_DCMI_FrameEventCallback:00000000 HAL_DCMI_FrameEventCallback
     /tmp/cc8D2ZRv.s:851    .text.HAL_DCMI_LineEventCallback:00000000 $t
     /tmp/cc8D2ZRv.s:857    .text.HAL_DCMI_LineEventCallback:00000000 HAL_DCMI_LineEventCallback
     /tmp/cc8D2ZRv.s:872    .text.HAL_DCMI_VsyncEventCallback:00000000 $t
     /tmp/cc8D2ZRv.s:878    .text.HAL_DCMI_VsyncEventCallback:00000000 HAL_DCMI_VsyncEventCallback
     /tmp/cc8D2ZRv.s:893    .text.HAL_DCMI_ErrorCallback:00000000 $t
     /tmp/cc8D2ZRv.s:899    .text.HAL_DCMI_ErrorCallback:00000000 HAL_DCMI_ErrorCallback
     /tmp/cc8D2ZRv.s:914    .text.Error_Handler:00000000 $t
     /tmp/cc8D2ZRv.s:920    .text.Error_Handler:00000000 Error_Handler
     /tmp/cc8D2ZRv.s:952    .text.MX_FSMC_Init:00000000 $t
     /tmp/cc8D2ZRv.s:957    .text.MX_FSMC_Init:00000000 MX_FSMC_Init
     /tmp/cc8D2ZRv.s:1077   .text.MX_FSMC_Init:00000064 $d
     /tmp/cc8D2ZRv.s:1729   .bss.hsram1:00000000 hsram1
     /tmp/cc8D2ZRv.s:1082   .text.MX_I2C2_Init:00000000 $t
     /tmp/cc8D2ZRv.s:1087   .text.MX_I2C2_Init:00000000 MX_I2C2_Init
     /tmp/cc8D2ZRv.s:1145   .text.MX_I2C2_Init:0000002c $d
     /tmp/cc8D2ZRv.s:1736   .bss.hi2c2:00000000 hi2c2
     /tmp/cc8D2ZRv.s:1152   .text.MX_DCMI_Init:00000000 $t
     /tmp/cc8D2ZRv.s:1157   .text.MX_DCMI_Init:00000000 MX_DCMI_Init
     /tmp/cc8D2ZRv.s:1212   .text.MX_DCMI_Init:00000028 $d
     /tmp/cc8D2ZRv.s:1750   .bss.hdcmi:00000000 hdcmi
     /tmp/cc8D2ZRv.s:1218   .text.configure_display:00000000 $t
     /tmp/cc8D2ZRv.s:1223   .text.configure_display:00000000 configure_display
ARM GAS  /tmp/cc8D2ZRv.s 			page 54


     /tmp/cc8D2ZRv.s:1272   .text.configure_display:00000034 $d
     /tmp/cc8D2ZRv.s:1722   .bss.tft_io:00000000 tft_io
     /tmp/cc8D2ZRv.s:1283   .text.configure_camera:00000000 $t
     /tmp/cc8D2ZRv.s:1288   .text.configure_camera:00000000 configure_camera
     /tmp/cc8D2ZRv.s:1402   .text.configure_camera:0000005c $d
     /tmp/cc8D2ZRv.s:1408   .text.SystemClock_Config:00000000 $t
     /tmp/cc8D2ZRv.s:1414   .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/cc8D2ZRv.s:1575   .text.SystemClock_Config:000000b0 $d
     /tmp/cc8D2ZRv.s:1581   .text.main:00000000 $t
     /tmp/cc8D2ZRv.s:1587   .text.main:00000000 main
     /tmp/cc8D2ZRv.s:1689   .text.main:00000064 $d
     /tmp/cc8D2ZRv.s:1700   .data.arguments:00000000 $d
     /tmp/cc8D2ZRv.s:1713   .bss.convertion_buffer:00000000 $d
     /tmp/cc8D2ZRv.s:1719   .bss.tft_io:00000000 $d
     /tmp/cc8D2ZRv.s:1726   .bss.hsram1:00000000 $d
     /tmp/cc8D2ZRv.s:1733   .bss.hi2c2:00000000 $d
     /tmp/cc8D2ZRv.s:1743   .bss.hdma_dcmi:00000000 hdma_dcmi
     /tmp/cc8D2ZRv.s:1740   .bss.hdma_dcmi:00000000 $d
     /tmp/cc8D2ZRv.s:1747   .bss.hdcmi:00000000 $d
     /tmp/cc8D2ZRv.s:1753   .rodata:00000000 $d

UNDEFINED SYMBOLS
integral_image_get_rectangle
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
integral_image_set
integral_image_calculate
face_detector_detect
face_detector_get_result
HAL_Delay
ov7670_frame_received
HAL_SRAM_Init
HAL_I2C_Init
HAL_DCMI_Init
ili9341_tft_driver_init
ov7670_create
ov7670_check_link
ov7670_reset
ov7670_send_default_registers
ov7670_set_qcif
ov7670_set_plck_prescalar
ov7670_set_rgb_format
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCC_MCOConfig
HAL_Init
integral_image_create
face_detector_builder_create
ov7670_start_capture
ov7670_send_captured_frame
_binary_lbpcascade_frontalface_32_improved_integer_bin_start
_start_classifiers_load
_binary_lbpcascade_frontalface_32_improved_integer_bin_end
