#include "Analysis/AMDGPUAllocation.h"
#include "triton/Analysis/Allocation.h"
#include "triton/Dialect/Triton/IR/Dialect.h"
#include "triton/Dialect/Triton/IR/Utility.h"
#include "triton/Dialect/TritonGPU/IR/Dialect.h"

#include "third_party/amd/include/Dialect/TritonAMDGPU/Utility/CommonUtils.h"

#ifdef __TLE__
#include "tle/dialect/include/IR/Dialect.h"
#include <limits>
#endif

namespace mlir::triton::AMD {

// Max shmem instruction in bits
constexpr int kMaxShmemVecBitLength = 128;

unsigned getNumScratchElemsPaddedCvt(RankedTensorType srcTy,
                                     RankedTensorType dstTy) {
  auto scratchConfig = getScratchConfigForCvt(srcTy, dstTy);
  return getNumScratchElements(scratchConfig.paddedRepShape);
}

SmallVector<unsigned> getRepShapeForCvt(RankedTensorType srcTy,
                                        RankedTensorType dstTy) {
  Attribute srcLayout = srcTy.getEncoding();
  Attribute dstLayout = dstTy.getEncoding();

  if (!cvtNeedsSharedMemory(srcTy, dstTy)) {
    return {};
  }

  if (shouldUseDistSmem(srcLayout, dstLayout)) {
    // TODO: padding to avoid bank conflicts
    return convertType<unsigned, int64_t>(gpu::getShapePerCTA(srcTy));
  }

  assert(srcLayout && dstLayout && "Unexpected layout in getRepShapeForCvt()");

  auto srcShapePerCTA = gpu::getShapePerCTA(srcTy);
  auto dstShapePerCTA = gpu::getShapePerCTA(dstTy);
  auto srcShapePerCTATile = ::mlir::triton::AMD::getShapePerCTATile(srcTy);
  auto dstShapePerCTATile = ::mlir::triton::AMD::getShapePerCTATile(dstTy);

  assert(srcTy.getRank() == dstTy.getRank() &&
         "src and dst must have the same rank");

  unsigned rank = dstTy.getRank();
  SmallVector<unsigned> repShape(rank);
  for (unsigned d = 0; d < rank; ++d) {
    repShape[d] =
        std::max(std::min<unsigned>(srcShapePerCTA[d], srcShapePerCTATile[d]),
                 std::min<unsigned>(dstShapePerCTA[d], dstShapePerCTATile[d]));
  }
  return repShape;
}

std::pair<unsigned, unsigned>
getScratchCvtInOutVecLengths(RankedTensorType srcTy, RankedTensorType dstTy) {
  Attribute srcLayout = srcTy.getEncoding();
  Attribute dstLayout = dstTy.getEncoding();

  auto srcLinAttr = gpu::toLinearEncoding(srcTy);
  auto dstLinAttr = gpu::toLinearEncoding(dstTy);
  auto inOrd = srcLinAttr.getOrder();
  auto outOrd = dstLinAttr.getOrder();

  unsigned rank = srcTy.getRank();

  unsigned srcContigPerThread = srcLinAttr.getContigPerThread()[inOrd[0]];
  unsigned dstContigPerThread = dstLinAttr.getContigPerThread()[outOrd[0]];
  unsigned innerDim = rank - 1;
  unsigned inVec = outOrd[0] != innerDim  ? 1
                   : inOrd[0] != innerDim ? 1
                                          : srcContigPerThread;
  unsigned outVec = outOrd[0] != innerDim ? 1 : dstContigPerThread;

  return {inVec, outVec};
}

ScratchConfig getScratchConfigForCvt(RankedTensorType srcTy,
                                     RankedTensorType dstTy) {
  // Initialize vector sizes and stride
  auto repShape = getRepShapeForCvt(srcTy, dstTy);
  if (repShape.empty())
    return ScratchConfig({}, {});
  ScratchConfig scratchConfig(repShape, repShape);
  auto rank = repShape.size();
  Attribute srcLayout = srcTy.getEncoding();
  Attribute dstLayout = dstTy.getEncoding();

  assert(cvtNeedsSharedMemory(srcTy, dstTy));
  auto outOrd = gpu::getOrder(dstTy);
  scratchConfig.order = outOrd;

  std::tie(scratchConfig.inVec, scratchConfig.outVec) =
      getScratchCvtInOutVecLengths(srcTy, dstTy);
  // We can't write a longer vector than the shape of shared memory.
  // This shape might be smaller than the tensor shape in case we decided to
  // do the conversion in multiple iterations.
  unsigned contiguousShapeDim = scratchConfig.repShape[scratchConfig.order[0]];
  scratchConfig.inVec = std::min(scratchConfig.inVec, contiguousShapeDim);
  scratchConfig.outVec = std::min(scratchConfig.outVec, contiguousShapeDim);
  // Clamp the vector length to kMaxShmemVecBitLength / element bitwidth as this
  // is the max vectorisation
  auto inBitWidth = getBitwidth(srcTy);
  auto outBitWidth = getBitwidth(dstTy);
  scratchConfig.inVec =
      std::min(scratchConfig.inVec, kMaxShmemVecBitLength / inBitWidth);
  scratchConfig.outVec =
      std::min(scratchConfig.outVec, kMaxShmemVecBitLength / outBitWidth);

  // No padding is required if the tensor is 1-D, or if all dimensions except
  // the first accessed dimension have a size of 1.
  if (rank <= 1 || product(repShape) == repShape[outOrd[0]])
    return scratchConfig;

  auto paddedSize = std::max(scratchConfig.inVec, scratchConfig.outVec);
  scratchConfig.paddedRepShape[outOrd[0]] += paddedSize;
  return scratchConfig;
}

unsigned getConvertLayoutScratchInBytes(RankedTensorType srcTy,
                                        RankedTensorType dstTy,
                                        bool usePadding) {
  if (!cvtNeedsSharedMemory(srcTy, dstTy))
    return 0;
  unsigned elems = 0;
  if (usePadding) {
    elems = getNumScratchElemsPaddedCvt(srcTy, dstTy);
  } else {
    elems = getNumScratchElemsSwizzledCvt(srcTy, dstTy);
  }
  return elems * getBitwidth(srcTy) / 8;
}

unsigned AMDAllocationAnalysisScratchSizeFn(Operation *op) {

  if (auto cvtLayout = dyn_cast<mlir::triton::gpu::ConvertLayoutOp>(op)) {
    auto srcTy = cvtLayout.getSrc().getType();
    auto dstTy = cvtLayout.getType();
    return getConvertLayoutScratchInBytes(srcTy, dstTy,
                                          op->hasAttr(AttrSharedMemPadded));
  }

#ifdef __TLE__
  // Tile-level extension (TLE) ops stage data through shared memory; register
  // their scratch sizes so attachAllocationSizeAndOffsetAttr assigns an
  // allocation.offset (mirrors the NVIDIA scratch-size function).
  if (auto cumsumOp = dyn_cast<mlir::triton::tle::ExclusiveCumsumOp>(op)) {
    auto srcTy = dyn_cast<RankedTensorType>(cumsumOp.getSrc().getType());
    if (!srcTy || srcTy.getRank() != 1)
      return 0;
    int64_t axisExtent = srcTy.getShape()[0];
    if (ShapedType::isDynamic(axisExtent) || axisExtent <= 0)
      return 0;
    unsigned elemBytes =
        static_cast<unsigned>(std::max<int>(1, getBitwidth(srcTy) / 8));
    int64_t numWarps = std::max<int64_t>(1, triton::gpu::lookupNumWarps(op));
    uint64_t totalBytes = (static_cast<uint64_t>(axisExtent) +
                           static_cast<uint64_t>(numWarps) + 1ull) *
                          elemBytes;
    if (totalBytes > std::numeric_limits<unsigned>::max())
      return 0;
    return static_cast<unsigned>(totalBytes);
  }
  if (auto extractTileOp = dyn_cast<mlir::triton::tle::ExtractTileOp>(op)) {
    auto dstTy = dyn_cast<RankedTensorType>(extractTileOp.getType());
    if (!dstTy)
      return 0;
    return static_cast<unsigned>(dstTy.getNumElements() *
                                 (getBitwidth(dstTy) / 8));
  }
  if (auto insertTileOp = dyn_cast<mlir::triton::tle::InsertTileOp>(op)) {
    auto tileTy =
        dyn_cast<RankedTensorType>(insertTileOp.getTile().getType());
    if (!tileTy)
      return 0;
    return static_cast<unsigned>(tileTy.getNumElements() *
                                 (getBitwidth(tileTy) / 8));
  }
#endif

  return defaultAllocationAnalysisScratchSizeFn(op);
}

} // namespace mlir::triton::AMD
