Analysis & Synthesis report for top
Fri Nov 29 16:14:18 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|assignments:a1|datapath:d1|moves_top:m_t2|moves_FSM:player2|current_state
 11. State Machine - |top|assignments:a1|datapath:d1|moves_top:m_t2|moves_FSM:player1|current_state
 12. State Machine - |top|assignments:a1|datapath:d1|moves_top:m_t1|moves_FSM:player2|current_state
 13. State Machine - |top|assignments:a1|datapath:d1|moves_top:m_t1|moves_FSM:player1|current_state
 14. State Machine - |top|assignments:a1|FSM:s1|current_state
 15. State Machine - |top|assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|s_ps2_transceiver
 16. State Machine - |top|assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 17. State Machine - |top|assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 18. User-Specified and Inferred Latches
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for assignments:a1|datapath:d1|sprite1_idle_rom:m12|altsyncram:altsyncram_component|altsyncram_pug1:auto_generated
 25. Source assignments for assignments:a1|datapath:d1|sprite1_kicking_rom:m13|altsyncram:altsyncram_component|altsyncram_r8h1:auto_generated
 26. Source assignments for assignments:a1|datapath:d1|sprite1_punching_rom:m14|altsyncram:altsyncram_component|altsyncram_nch1:auto_generated
 27. Source assignments for assignments:a1|datapath:d1|sprite1_crouching_rom:m15|altsyncram:altsyncram_component|altsyncram_tfh1:auto_generated
 28. Source assignments for assignments:a1|datapath:d1|sprite1_jumping_rom:m16|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated
 29. Source assignments for assignments:a1|datapath:d1|sprite1_sweeping_rom:m17|altsyncram:altsyncram_component|altsyncram_tch1:auto_generated
 30. Source assignments for assignments:a1|datapath:d1|sprite1_jumpkicking_rom:m18|altsyncram:altsyncram_component|altsyncram_nmh1:auto_generated
 31. Source assignments for assignments:a1|datapath:d1|sprite2_idle_rom:m22|altsyncram:altsyncram_component|altsyncram_qug1:auto_generated
 32. Source assignments for assignments:a1|datapath:d1|sprite2_kicking_rom:m23|altsyncram:altsyncram_component|altsyncram_s8h1:auto_generated
 33. Source assignments for assignments:a1|datapath:d1|sprite2_punching_rom:m24|altsyncram:altsyncram_component|altsyncram_och1:auto_generated
 34. Source assignments for assignments:a1|datapath:d1|sprite2_crouching_rom:m25|altsyncram:altsyncram_component|altsyncram_ufh1:auto_generated
 35. Source assignments for assignments:a1|datapath:d1|sprite2_jumping_rom:m26|altsyncram:altsyncram_component|altsyncram_m9h1:auto_generated
 36. Source assignments for assignments:a1|datapath:d1|sprite2_sweeping_rom:m27|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated
 37. Source assignments for assignments:a1|datapath:d1|sprite2_jumpkicking_rom:m28|altsyncram:altsyncram_component|altsyncram_omh1:auto_generated
 38. Source assignments for assignments:a1|datapath:d1|background_rom:m3|altsyncram:altsyncram_component|altsyncram_crg1:auto_generated
 39. Source assignments for assignments:a1|datapath:d1|startscreen_rom:m1|altsyncram:altsyncram_component|altsyncram_p2h1:auto_generated
 40. Source assignments for assignments:a1|datapath:d1|background_rom:m2|altsyncram:altsyncram_component|altsyncram_crg1:auto_generated
 41. Source assignments for assignments:a1|datapath:d1|p1_win_rom:wm1|altsyncram:altsyncram_component|altsyncram_qcg1:auto_generated
 42. Source assignments for assignments:a1|datapath:d1|p2_win_rom:wm2|altsyncram:altsyncram_component|altsyncram_rcg1:auto_generated
 43. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ivm1:auto_generated
 44. Parameter Settings for User Entity Instance: assignments:a1|PS2_Demo:p0|PS2_Controller:PS2
 45. Parameter Settings for User Entity Instance: assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 46. Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite1_idle_rom:m12|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite1_kicking_rom:m13|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite1_punching_rom:m14|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite1_crouching_rom:m15|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite1_jumping_rom:m16|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite1_sweeping_rom:m17|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite1_jumpkicking_rom:m18|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite2_idle_rom:m22|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite2_kicking_rom:m23|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite2_punching_rom:m24|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite2_crouching_rom:m25|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite2_jumping_rom:m26|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite2_sweeping_rom:m27|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite2_jumpkicking_rom:m28|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|background_rom:m3|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|startscreen_rom:m1|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|background_rom:m2|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|p1_win_rom:wm1|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|p2_win_rom:wm2|altsyncram:altsyncram_component
 65. Parameter Settings for User Entity Instance: vga_adapter:VGA
 66. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 67. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 68. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 69. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 70. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 71. Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Mod1
 72. Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Div1
 73. Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Mod0
 74. Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Div0
 75. Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Mod0
 76. Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Mod1
 77. Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Mod4
 78. Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Div0
 79. Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Div2
 80. Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Div1
 81. Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Div4
 82. Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Div3
 83. Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Mod3
 84. Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Mod2
 85. Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Div5
 86. Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Mod5
 87. altsyncram Parameter Settings by Entity Instance
 88. altpll Parameter Settings by Entity Instance
 89. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 90. Port Connectivity Checks: "assignments:a1|datapath:d1|moves_top:m_t2"
 91. Port Connectivity Checks: "assignments:a1|datapath:d1|moves_top:m_t1|Hexadecimal_To_Seven_Segment:h4"
 92. Port Connectivity Checks: "assignments:a1|datapath:d1|moves_top:m_t1|Hexadecimal_To_Seven_Segment:h5"
 93. Port Connectivity Checks: "assignments:a1|datapath:d1|moves_top:m_t1|Hexadecimal_To_Seven_Segment:h6"
 94. Port Connectivity Checks: "assignments:a1|datapath:d1|moves_top:m_t1|Hexadecimal_To_Seven_Segment:h7"
 95. Port Connectivity Checks: "assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"
 96. Port Connectivity Checks: "assignments:a1|datapath:d1|moves_top:m_t1"
 97. Port Connectivity Checks: "assignments:a1|PS2_Demo:p0|PS2_Controller:PS2"
 98. Port Connectivity Checks: "assignments:a1|PS2_Demo:p0"
 99. Post-Synthesis Netlist Statistics for Top Partition
100. Elapsed Time Per Partition
101. Analysis & Synthesis Messages
102. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 29 16:14:17 2019           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; top                                             ;
; Top-level Entity Name           ; top                                             ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 308                                             ;
; Total pins                      ; 124                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,679,552                                       ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                               ;
+-----------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                      ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+-----------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/vga_pll.v                      ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/vga_pll.v                        ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/vga_controller.v               ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/vga_controller.v                 ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/vga_address_translator.v       ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/vga_address_translator.v         ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/vga_adapter.v                  ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/vga_adapter.v                    ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v                          ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v                            ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/startscreen_rom.v              ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/startscreen_rom.v                ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_sweeping_rom.v         ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_sweeping_rom.v           ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_punching_rom.v         ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_punching_rom.v           ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_kicking_rom.v          ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_kicking_rom.v            ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_jumpkicking_rom.v      ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_jumpkicking_rom.v        ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_jumping_rom.v          ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_jumping_rom.v            ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_idle_rom.v             ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_idle_rom.v               ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_crouching_rom.v        ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_crouching_rom.v          ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_sweeping_rom.v         ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_sweeping_rom.v           ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_punching_rom.v         ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_punching_rom.v           ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_kicking_rom.v          ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_kicking_rom.v            ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_jumpkicking_rom.v      ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_jumpkicking_rom.v        ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_jumping_rom.v          ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_jumping_rom.v            ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_idle_rom.v             ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_idle_rom.v               ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_crouching_rom.v        ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_crouching_rom.v          ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/PS2_FSM_alt.v                  ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/PS2_FSM_alt.v                    ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/PS2_Demo.v                     ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/PS2_Demo.v                       ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/PS2_Controller.v               ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/PS2_Controller.v                 ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/p2_win_rom.v                   ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/p2_win_rom.v                     ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/p1_win_rom.v                   ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/p1_win_rom.v                     ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_top.v                    ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_top.v                      ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_FSM.v                    ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_FSM.v                      ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v               ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v                 ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/Hexadecimal_To_Seven_Segment.v ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/Hexadecimal_To_Seven_Segment.v   ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/FSM.v                          ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/FSM.v                            ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v                     ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v                       ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/background_rom.v               ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/background_rom.v                 ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/Altera_UP_PS2_Data_In.v        ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/Altera_UP_PS2_Data_In.v          ;         ;
; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/Altera_UP_PS2_Command_Out.v    ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/Altera_UP_PS2_Command_Out.v      ;         ;
; altsyncram.tdf                                                        ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                                                 ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                                           ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                                        ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal180.inc                                                        ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; a_rdenreg.inc                                                         ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                                            ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                                            ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                                          ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; altsyncram_pug1.tdf                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_pug1.tdf           ;         ;
; //srvd/homes$/wangbox2/desktop/sprite1_idle.mif                       ; yes             ; Auto-Found Memory Initialization File  ; //srvd/homes$/wangbox2/desktop/sprite1_idle.mif                         ;         ;
; altsyncram_r8h1.tdf                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_r8h1.tdf           ;         ;
; //srvd/homes$/wangbox2/desktop/sprite1_kicking.mif                    ; yes             ; Auto-Found Memory Initialization File  ; //srvd/homes$/wangbox2/desktop/sprite1_kicking.mif                      ;         ;
; altsyncram_nch1.tdf                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_nch1.tdf           ;         ;
; //srvd/homes$/wangbox2/desktop/sprite1_punching.mif                   ; yes             ; Auto-Found Memory Initialization File  ; //srvd/homes$/wangbox2/desktop/sprite1_punching.mif                     ;         ;
; altsyncram_tfh1.tdf                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_tfh1.tdf           ;         ;
; //srvd/homes$/wangbox2/desktop/sprite1_crouching.mif                  ; yes             ; Auto-Found Memory Initialization File  ; //srvd/homes$/wangbox2/desktop/sprite1_crouching.mif                    ;         ;
; altsyncram_l9h1.tdf                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_l9h1.tdf           ;         ;
; //srvd/homes$/wangbox2/desktop/sprite1_jumping.mif                    ; yes             ; Auto-Found Memory Initialization File  ; //srvd/homes$/wangbox2/desktop/sprite1_jumping.mif                      ;         ;
; altsyncram_tch1.tdf                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_tch1.tdf           ;         ;
; //srvd/homes$/wangbox2/desktop/sprite1_sweeping.mif                   ; yes             ; Auto-Found Memory Initialization File  ; //srvd/homes$/wangbox2/desktop/sprite1_sweeping.mif                     ;         ;
; altsyncram_nmh1.tdf                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_nmh1.tdf           ;         ;
; //srvd/homes$/wangbox2/desktop/sprite1_jumpkicking.mif                ; yes             ; Auto-Found Memory Initialization File  ; //srvd/homes$/wangbox2/desktop/sprite1_jumpkicking.mif                  ;         ;
; altsyncram_qug1.tdf                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_qug1.tdf           ;         ;
; sprite2_idle.mif                                                      ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_idle.mif                 ;         ;
; altsyncram_s8h1.tdf                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_s8h1.tdf           ;         ;
; //srvd/homes$/wangbox2/desktop/sprite2_kicking.mif                    ; yes             ; Auto-Found Memory Initialization File  ; //srvd/homes$/wangbox2/desktop/sprite2_kicking.mif                      ;         ;
; altsyncram_och1.tdf                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_och1.tdf           ;         ;
; //srvd/homes$/wangbox2/desktop/sprite2_punching.mif                   ; yes             ; Auto-Found Memory Initialization File  ; //srvd/homes$/wangbox2/desktop/sprite2_punching.mif                     ;         ;
; altsyncram_ufh1.tdf                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_ufh1.tdf           ;         ;
; sprite2_crouching.mif                                                 ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_crouching.mif            ;         ;
; altsyncram_m9h1.tdf                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_m9h1.tdf           ;         ;
; sprite2_jumping.mif                                                   ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_jumping.mif              ;         ;
; altsyncram_uch1.tdf                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_uch1.tdf           ;         ;
; sprite2_sweeping.mif                                                  ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_sweeping.mif             ;         ;
; altsyncram_omh1.tdf                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_omh1.tdf           ;         ;
; //srvd/homes$/wangbox2/desktop/sprite2_jumpkicking.mif                ; yes             ; Auto-Found Memory Initialization File  ; //srvd/homes$/wangbox2/desktop/sprite2_jumpkicking.mif                  ;         ;
; altsyncram_crg1.tdf                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_crg1.tdf           ;         ;
; background.mif                                                        ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/background.mif                   ;         ;
; decode_11a.tdf                                                        ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/decode_11a.tdf                ;         ;
; mux_pfb.tdf                                                           ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/mux_pfb.tdf                   ;         ;
; altsyncram_p2h1.tdf                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_p2h1.tdf           ;         ;
; start_screen.mif                                                      ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/start_screen.mif                 ;         ;
; altsyncram_qcg1.tdf                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_qcg1.tdf           ;         ;
; p1_win.mif                                                            ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/p1_win.mif                       ;         ;
; altsyncram_rcg1.tdf                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_rcg1.tdf           ;         ;
; p2_win.mif                                                            ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/p2_win.mif                       ;         ;
; altsyncram_ivm1.tdf                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_ivm1.tdf           ;         ;
; decode_7la.tdf                                                        ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/decode_7la.tdf                ;         ;
; decode_01a.tdf                                                        ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/decode_01a.tdf                ;         ;
; mux_ofb.tdf                                                           ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/mux_ofb.tdf                   ;         ;
; altpll.tdf                                                            ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                                                       ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                                                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                                                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; altpll_80u.tdf                                                        ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altpll_80u.tdf                ;         ;
; lpm_divide.tdf                                                        ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                                                       ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                                                   ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; lpm_divide_62m.tdf                                                    ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/lpm_divide_62m.tdf            ;         ;
; sign_div_unsign_9kh.tdf                                               ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/sign_div_unsign_9kh.tdf       ;         ;
; alt_u_div_ose.tdf                                                     ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/alt_u_div_ose.tdf             ;         ;
; lpm_divide_3am.tdf                                                    ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/lpm_divide_3am.tdf            ;         ;
; lpm_divide_p3m.tdf                                                    ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/lpm_divide_p3m.tdf            ;         ;
; sign_div_unsign_slh.tdf                                               ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/sign_div_unsign_slh.tdf       ;         ;
; alt_u_div_uve.tdf                                                     ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/alt_u_div_uve.tdf             ;         ;
; lpm_divide_mbm.tdf                                                    ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/lpm_divide_mbm.tdf            ;         ;
; lpm_divide_kbm.tdf                                                    ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/lpm_divide_kbm.tdf            ;         ;
; sign_div_unsign_qlh.tdf                                               ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/sign_div_unsign_qlh.tdf       ;         ;
; alt_u_div_qve.tdf                                                     ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/alt_u_div_qve.tdf             ;         ;
; lpm_divide_n3m.tdf                                                    ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/lpm_divide_n3m.tdf            ;         ;
+-----------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 2319           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 4370           ;
;     -- 7 input functions                    ; 10             ;
;     -- 6 input functions                    ; 253            ;
;     -- 5 input functions                    ; 186            ;
;     -- 4 input functions                    ; 738            ;
;     -- <=3 input functions                  ; 3183           ;
;                                             ;                ;
; Dedicated logic registers                   ; 308            ;
;                                             ;                ;
; I/O pins                                    ; 124            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2679552        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 592            ;
; Total fan-out                               ; 20257          ;
; Average fan-out                             ; 3.85           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                            ; Entity Name                  ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |top                                                    ; 4370 (0)            ; 308 (0)                   ; 2679552           ; 0          ; 124  ; 0            ; |top                                                                                                                                           ; top                          ; work         ;
;    |assignments:a1|                                     ; 4298 (2)            ; 278 (0)                   ; 2506752           ; 0          ; 0    ; 0            ; |top|assignments:a1                                                                                                                            ; assignments                  ; work         ;
;       |FSM:s1|                                          ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|FSM:s1                                                                                                                     ; FSM                          ; work         ;
;       |PS2_Demo:p0|                                     ; 111 (1)             ; 100 (8)                   ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|PS2_Demo:p0                                                                                                                ; PS2_Demo                     ; work         ;
;          |PS2_Controller:PS2|                           ; 106 (8)             ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|PS2_Demo:p0|PS2_Controller:PS2                                                                                             ; PS2_Controller               ; work         ;
;             |Altera_UP_PS2_Command_Out:PS2_Command_Out| ; 83 (83)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                   ; Altera_UP_PS2_Command_Out    ; work         ;
;             |Altera_UP_PS2_Data_In:PS2_Data_In|         ; 15 (15)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                           ; Altera_UP_PS2_Data_In        ; work         ;
;          |keyboard_FSM_alt:s1|                          ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|PS2_Demo:p0|keyboard_FSM_alt:s1                                                                                            ; keyboard_FSM_alt             ; work         ;
;       |datapath:d1|                                     ; 4176 (638)          ; 171 (129)                 ; 2506752           ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1                                                                                                                ; datapath                     ; work         ;
;          |background_rom:m2|                            ; 4 (0)               ; 2 (0)                     ; 294912            ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|background_rom:m2                                                                                              ; background_rom               ; work         ;
;             |altsyncram:altsyncram_component|           ; 4 (0)               ; 2 (0)                     ; 294912            ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|background_rom:m2|altsyncram:altsyncram_component                                                              ; altsyncram                   ; work         ;
;                |altsyncram_crg1:auto_generated|         ; 4 (0)               ; 2 (2)                     ; 294912            ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|background_rom:m2|altsyncram:altsyncram_component|altsyncram_crg1:auto_generated                               ; altsyncram_crg1              ; work         ;
;                   |decode_11a:rden_decode|              ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|background_rom:m2|altsyncram:altsyncram_component|altsyncram_crg1:auto_generated|decode_11a:rden_decode        ; decode_11a                   ; work         ;
;          |background_rom:m3|                            ; 4 (0)               ; 2 (0)                     ; 294912            ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|background_rom:m3                                                                                              ; background_rom               ; work         ;
;             |altsyncram:altsyncram_component|           ; 4 (0)               ; 2 (0)                     ; 294912            ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|background_rom:m3|altsyncram:altsyncram_component                                                              ; altsyncram                   ; work         ;
;                |altsyncram_crg1:auto_generated|         ; 4 (0)               ; 2 (2)                     ; 294912            ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|background_rom:m3|altsyncram:altsyncram_component|altsyncram_crg1:auto_generated                               ; altsyncram_crg1              ; work         ;
;                   |decode_11a:rden_decode|              ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|background_rom:m3|altsyncram:altsyncram_component|altsyncram_crg1:auto_generated|decode_11a:rden_decode        ; decode_11a                   ; work         ;
;          |lpm_divide:Div0|                              ; 291 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div0                                                                                                ; lpm_divide                   ; work         ;
;             |lpm_divide_mbm:auto_generated|             ; 291 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div0|lpm_divide_mbm:auto_generated                                                                  ; lpm_divide_mbm               ; work         ;
;                |sign_div_unsign_slh:divider|            ; 291 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div0|lpm_divide_mbm:auto_generated|sign_div_unsign_slh:divider                                      ; sign_div_unsign_slh          ; work         ;
;                   |alt_u_div_uve:divider|               ; 291 (291)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div0|lpm_divide_mbm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_uve:divider                ; alt_u_div_uve                ; work         ;
;          |lpm_divide:Div1|                              ; 291 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div1                                                                                                ; lpm_divide                   ; work         ;
;             |lpm_divide_mbm:auto_generated|             ; 291 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div1|lpm_divide_mbm:auto_generated                                                                  ; lpm_divide_mbm               ; work         ;
;                |sign_div_unsign_slh:divider|            ; 291 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div1|lpm_divide_mbm:auto_generated|sign_div_unsign_slh:divider                                      ; sign_div_unsign_slh          ; work         ;
;                   |alt_u_div_uve:divider|               ; 291 (291)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div1|lpm_divide_mbm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_uve:divider                ; alt_u_div_uve                ; work         ;
;          |lpm_divide:Div2|                              ; 224 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div2                                                                                                ; lpm_divide                   ; work         ;
;             |lpm_divide_kbm:auto_generated|             ; 224 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div2|lpm_divide_kbm:auto_generated                                                                  ; lpm_divide_kbm               ; work         ;
;                |sign_div_unsign_qlh:divider|            ; 224 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div2|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider                                      ; sign_div_unsign_qlh          ; work         ;
;                   |alt_u_div_qve:divider|               ; 224 (224)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div2|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider                ; alt_u_div_qve                ; work         ;
;          |lpm_divide:Div3|                              ; 207 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div3                                                                                                ; lpm_divide                   ; work         ;
;             |lpm_divide_kbm:auto_generated|             ; 207 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div3|lpm_divide_kbm:auto_generated                                                                  ; lpm_divide_kbm               ; work         ;
;                |sign_div_unsign_qlh:divider|            ; 207 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div3|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider                                      ; sign_div_unsign_qlh          ; work         ;
;                   |alt_u_div_qve:divider|               ; 207 (207)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div3|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider                ; alt_u_div_qve                ; work         ;
;          |lpm_divide:Div4|                              ; 291 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div4                                                                                                ; lpm_divide                   ; work         ;
;             |lpm_divide_mbm:auto_generated|             ; 291 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div4|lpm_divide_mbm:auto_generated                                                                  ; lpm_divide_mbm               ; work         ;
;                |sign_div_unsign_slh:divider|            ; 291 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div4|lpm_divide_mbm:auto_generated|sign_div_unsign_slh:divider                                      ; sign_div_unsign_slh          ; work         ;
;                   |alt_u_div_uve:divider|               ; 291 (291)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div4|lpm_divide_mbm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_uve:divider                ; alt_u_div_uve                ; work         ;
;          |lpm_divide:Div5|                              ; 224 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div5                                                                                                ; lpm_divide                   ; work         ;
;             |lpm_divide_kbm:auto_generated|             ; 224 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div5|lpm_divide_kbm:auto_generated                                                                  ; lpm_divide_kbm               ; work         ;
;                |sign_div_unsign_qlh:divider|            ; 224 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div5|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider                                      ; sign_div_unsign_qlh          ; work         ;
;                   |alt_u_div_qve:divider|               ; 224 (224)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Div5|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider                ; alt_u_div_qve                ; work         ;
;          |lpm_divide:Mod0|                              ; 291 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod0                                                                                                ; lpm_divide                   ; work         ;
;             |lpm_divide_p3m:auto_generated|             ; 291 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod0|lpm_divide_p3m:auto_generated                                                                  ; lpm_divide_p3m               ; work         ;
;                |sign_div_unsign_slh:divider|            ; 291 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod0|lpm_divide_p3m:auto_generated|sign_div_unsign_slh:divider                                      ; sign_div_unsign_slh          ; work         ;
;                   |alt_u_div_uve:divider|               ; 291 (291)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod0|lpm_divide_p3m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_uve:divider                ; alt_u_div_uve                ; work         ;
;          |lpm_divide:Mod1|                              ; 299 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod1                                                                                                ; lpm_divide                   ; work         ;
;             |lpm_divide_p3m:auto_generated|             ; 299 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod1|lpm_divide_p3m:auto_generated                                                                  ; lpm_divide_p3m               ; work         ;
;                |sign_div_unsign_slh:divider|            ; 299 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod1|lpm_divide_p3m:auto_generated|sign_div_unsign_slh:divider                                      ; sign_div_unsign_slh          ; work         ;
;                   |alt_u_div_uve:divider|               ; 299 (299)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod1|lpm_divide_p3m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_uve:divider                ; alt_u_div_uve                ; work         ;
;          |lpm_divide:Mod2|                              ; 230 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod2                                                                                                ; lpm_divide                   ; work         ;
;             |lpm_divide_n3m:auto_generated|             ; 230 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod2|lpm_divide_n3m:auto_generated                                                                  ; lpm_divide_n3m               ; work         ;
;                |sign_div_unsign_qlh:divider|            ; 230 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod2|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                                      ; sign_div_unsign_qlh          ; work         ;
;                   |alt_u_div_qve:divider|               ; 230 (230)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod2|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider                ; alt_u_div_qve                ; work         ;
;          |lpm_divide:Mod3|                              ; 215 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod3                                                                                                ; lpm_divide                   ; work         ;
;             |lpm_divide_n3m:auto_generated|             ; 215 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod3|lpm_divide_n3m:auto_generated                                                                  ; lpm_divide_n3m               ; work         ;
;                |sign_div_unsign_qlh:divider|            ; 215 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod3|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                                      ; sign_div_unsign_qlh          ; work         ;
;                   |alt_u_div_qve:divider|               ; 215 (215)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod3|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider                ; alt_u_div_qve                ; work         ;
;          |lpm_divide:Mod4|                              ; 299 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod4                                                                                                ; lpm_divide                   ; work         ;
;             |lpm_divide_p3m:auto_generated|             ; 299 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod4|lpm_divide_p3m:auto_generated                                                                  ; lpm_divide_p3m               ; work         ;
;                |sign_div_unsign_slh:divider|            ; 299 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod4|lpm_divide_p3m:auto_generated|sign_div_unsign_slh:divider                                      ; sign_div_unsign_slh          ; work         ;
;                   |alt_u_div_uve:divider|               ; 299 (299)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod4|lpm_divide_p3m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_uve:divider                ; alt_u_div_uve                ; work         ;
;          |lpm_divide:Mod5|                              ; 229 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod5                                                                                                ; lpm_divide                   ; work         ;
;             |lpm_divide_n3m:auto_generated|             ; 229 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod5|lpm_divide_n3m:auto_generated                                                                  ; lpm_divide_n3m               ; work         ;
;                |sign_div_unsign_qlh:divider|            ; 229 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod5|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                                      ; sign_div_unsign_qlh          ; work         ;
;                   |alt_u_div_qve:divider|               ; 229 (229)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|lpm_divide:Mod5|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider                ; alt_u_div_qve                ; work         ;
;          |moves_top:m_t1|                               ; 31 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t1                                                                                                 ; moves_top                    ; work         ;
;             |moves_FSM:player1|                         ; 15 (15)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t1|moves_FSM:player1                                                                               ; moves_FSM                    ; work         ;
;             |moves_FSM:player2|                         ; 16 (16)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t1|moves_FSM:player2                                                                               ; moves_FSM                    ; work         ;
;          |moves_top:m_t2|                               ; 400 (0)             ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2                                                                                                 ; moves_top                    ; work         ;
;             |Hexadecimal_To_Seven_Segment:h4|           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2|Hexadecimal_To_Seven_Segment:h4                                                                 ; Hexadecimal_To_Seven_Segment ; work         ;
;             |Hexadecimal_To_Seven_Segment:h5|           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2|Hexadecimal_To_Seven_Segment:h5                                                                 ; Hexadecimal_To_Seven_Segment ; work         ;
;             |Hexadecimal_To_Seven_Segment:h6|           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2|Hexadecimal_To_Seven_Segment:h6                                                                 ; Hexadecimal_To_Seven_Segment ; work         ;
;             |Hexadecimal_To_Seven_Segment:h7|           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2|Hexadecimal_To_Seven_Segment:h7                                                                 ; Hexadecimal_To_Seven_Segment ; work         ;
;             |lpm_divide:Div0|                           ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Div0                                                                                 ; lpm_divide                   ; work         ;
;                |lpm_divide_3am:auto_generated|          ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Div0|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am               ; work         ;
;                   |sign_div_unsign_9kh:divider|         ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Div0|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh          ; work         ;
;                      |alt_u_div_ose:divider|            ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Div0|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose                ; work         ;
;             |lpm_divide:Div1|                           ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Div1                                                                                 ; lpm_divide                   ; work         ;
;                |lpm_divide_3am:auto_generated|          ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Div1|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am               ; work         ;
;                   |sign_div_unsign_9kh:divider|         ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Div1|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh          ; work         ;
;                      |alt_u_div_ose:divider|            ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Div1|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose                ; work         ;
;             |lpm_divide:Mod0|                           ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Mod0                                                                                 ; lpm_divide                   ; work         ;
;                |lpm_divide_62m:auto_generated|          ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m               ; work         ;
;                   |sign_div_unsign_9kh:divider|         ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh          ; work         ;
;                      |alt_u_div_ose:divider|            ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose                ; work         ;
;             |lpm_divide:Mod1|                           ; 29 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Mod1                                                                                 ; lpm_divide                   ; work         ;
;                |lpm_divide_62m:auto_generated|          ; 29 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Mod1|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m               ; work         ;
;                   |sign_div_unsign_9kh:divider|         ; 29 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Mod1|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh          ; work         ;
;                      |alt_u_div_ose:divider|            ; 29 (29)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Mod1|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose                ; work         ;
;             |moves_FSM:player1|                         ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2|moves_FSM:player1                                                                               ; moves_FSM                    ; work         ;
;             |moves_FSM:player2|                         ; 15 (15)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2|moves_FSM:player2                                                                               ; moves_FSM                    ; work         ;
;             |moves_datapath:moves_datapath1|            ; 232 (232)           ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|moves_top:m_t2|moves_datapath:moves_datapath1                                                                  ; moves_datapath               ; work         ;
;          |p1_win_rom:wm1|                               ; 1 (0)               ; 0 (0)                     ; 294912            ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|p1_win_rom:wm1                                                                                                 ; p1_win_rom                   ; work         ;
;             |altsyncram:altsyncram_component|           ; 1 (0)               ; 0 (0)                     ; 294912            ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|p1_win_rom:wm1|altsyncram:altsyncram_component                                                                 ; altsyncram                   ; work         ;
;                |altsyncram_qcg1:auto_generated|         ; 1 (0)               ; 0 (0)                     ; 294912            ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|p1_win_rom:wm1|altsyncram:altsyncram_component|altsyncram_qcg1:auto_generated                                  ; altsyncram_qcg1              ; work         ;
;                   |decode_11a:rden_decode|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|p1_win_rom:wm1|altsyncram:altsyncram_component|altsyncram_qcg1:auto_generated|decode_11a:rden_decode           ; decode_11a                   ; work         ;
;          |p2_win_rom:wm2|                               ; 3 (0)               ; 2 (0)                     ; 294912            ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|p2_win_rom:wm2                                                                                                 ; p2_win_rom                   ; work         ;
;             |altsyncram:altsyncram_component|           ; 3 (0)               ; 2 (0)                     ; 294912            ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|p2_win_rom:wm2|altsyncram:altsyncram_component                                                                 ; altsyncram                   ; work         ;
;                |altsyncram_rcg1:auto_generated|         ; 3 (0)               ; 2 (2)                     ; 294912            ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|p2_win_rom:wm2|altsyncram:altsyncram_component|altsyncram_rcg1:auto_generated                                  ; altsyncram_rcg1              ; work         ;
;                   |decode_11a:rden_decode|              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|p2_win_rom:wm2|altsyncram:altsyncram_component|altsyncram_rcg1:auto_generated|decode_11a:rden_decode           ; decode_11a                   ; work         ;
;          |sprite1_crouching_rom:m15|                    ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite1_crouching_rom:m15                                                                                      ; sprite1_crouching_rom        ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite1_crouching_rom:m15|altsyncram:altsyncram_component                                                      ; altsyncram                   ; work         ;
;                |altsyncram_tfh1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite1_crouching_rom:m15|altsyncram:altsyncram_component|altsyncram_tfh1:auto_generated                       ; altsyncram_tfh1              ; work         ;
;          |sprite1_idle_rom:m12|                         ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite1_idle_rom:m12                                                                                           ; sprite1_idle_rom             ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite1_idle_rom:m12|altsyncram:altsyncram_component                                                           ; altsyncram                   ; work         ;
;                |altsyncram_pug1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite1_idle_rom:m12|altsyncram:altsyncram_component|altsyncram_pug1:auto_generated                            ; altsyncram_pug1              ; work         ;
;          |sprite1_jumping_rom:m16|                      ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite1_jumping_rom:m16                                                                                        ; sprite1_jumping_rom          ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite1_jumping_rom:m16|altsyncram:altsyncram_component                                                        ; altsyncram                   ; work         ;
;                |altsyncram_l9h1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite1_jumping_rom:m16|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated                         ; altsyncram_l9h1              ; work         ;
;          |sprite1_jumpkicking_rom:m18|                  ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite1_jumpkicking_rom:m18                                                                                    ; sprite1_jumpkicking_rom      ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite1_jumpkicking_rom:m18|altsyncram:altsyncram_component                                                    ; altsyncram                   ; work         ;
;                |altsyncram_nmh1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite1_jumpkicking_rom:m18|altsyncram:altsyncram_component|altsyncram_nmh1:auto_generated                     ; altsyncram_nmh1              ; work         ;
;          |sprite1_kicking_rom:m13|                      ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite1_kicking_rom:m13                                                                                        ; sprite1_kicking_rom          ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite1_kicking_rom:m13|altsyncram:altsyncram_component                                                        ; altsyncram                   ; work         ;
;                |altsyncram_r8h1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite1_kicking_rom:m13|altsyncram:altsyncram_component|altsyncram_r8h1:auto_generated                         ; altsyncram_r8h1              ; work         ;
;          |sprite1_punching_rom:m14|                     ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite1_punching_rom:m14                                                                                       ; sprite1_punching_rom         ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite1_punching_rom:m14|altsyncram:altsyncram_component                                                       ; altsyncram                   ; work         ;
;                |altsyncram_nch1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite1_punching_rom:m14|altsyncram:altsyncram_component|altsyncram_nch1:auto_generated                        ; altsyncram_nch1              ; work         ;
;          |sprite1_sweeping_rom:m17|                     ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite1_sweeping_rom:m17                                                                                       ; sprite1_sweeping_rom         ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite1_sweeping_rom:m17|altsyncram:altsyncram_component                                                       ; altsyncram                   ; work         ;
;                |altsyncram_tch1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite1_sweeping_rom:m17|altsyncram:altsyncram_component|altsyncram_tch1:auto_generated                        ; altsyncram_tch1              ; work         ;
;          |sprite2_crouching_rom:m25|                    ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite2_crouching_rom:m25                                                                                      ; sprite2_crouching_rom        ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite2_crouching_rom:m25|altsyncram:altsyncram_component                                                      ; altsyncram                   ; work         ;
;                |altsyncram_ufh1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite2_crouching_rom:m25|altsyncram:altsyncram_component|altsyncram_ufh1:auto_generated                       ; altsyncram_ufh1              ; work         ;
;          |sprite2_idle_rom:m22|                         ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite2_idle_rom:m22                                                                                           ; sprite2_idle_rom             ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite2_idle_rom:m22|altsyncram:altsyncram_component                                                           ; altsyncram                   ; work         ;
;                |altsyncram_qug1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite2_idle_rom:m22|altsyncram:altsyncram_component|altsyncram_qug1:auto_generated                            ; altsyncram_qug1              ; work         ;
;          |sprite2_jumping_rom:m26|                      ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite2_jumping_rom:m26                                                                                        ; sprite2_jumping_rom          ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite2_jumping_rom:m26|altsyncram:altsyncram_component                                                        ; altsyncram                   ; work         ;
;                |altsyncram_m9h1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite2_jumping_rom:m26|altsyncram:altsyncram_component|altsyncram_m9h1:auto_generated                         ; altsyncram_m9h1              ; work         ;
;          |sprite2_jumpkicking_rom:m28|                  ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite2_jumpkicking_rom:m28                                                                                    ; sprite2_jumpkicking_rom      ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite2_jumpkicking_rom:m28|altsyncram:altsyncram_component                                                    ; altsyncram                   ; work         ;
;                |altsyncram_omh1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite2_jumpkicking_rom:m28|altsyncram:altsyncram_component|altsyncram_omh1:auto_generated                     ; altsyncram_omh1              ; work         ;
;          |sprite2_kicking_rom:m23|                      ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite2_kicking_rom:m23                                                                                        ; sprite2_kicking_rom          ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite2_kicking_rom:m23|altsyncram:altsyncram_component                                                        ; altsyncram                   ; work         ;
;                |altsyncram_s8h1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite2_kicking_rom:m23|altsyncram:altsyncram_component|altsyncram_s8h1:auto_generated                         ; altsyncram_s8h1              ; work         ;
;          |sprite2_punching_rom:m24|                     ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite2_punching_rom:m24                                                                                       ; sprite2_punching_rom         ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite2_punching_rom:m24|altsyncram:altsyncram_component                                                       ; altsyncram                   ; work         ;
;                |altsyncram_och1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite2_punching_rom:m24|altsyncram:altsyncram_component|altsyncram_och1:auto_generated                        ; altsyncram_och1              ; work         ;
;          |sprite2_sweeping_rom:m27|                     ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite2_sweeping_rom:m27                                                                                       ; sprite2_sweeping_rom         ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite2_sweeping_rom:m27|altsyncram:altsyncram_component                                                       ; altsyncram                   ; work         ;
;                |altsyncram_uch1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|sprite2_sweeping_rom:m27|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated                        ; altsyncram_uch1              ; work         ;
;          |startscreen_rom:m1|                           ; 4 (0)               ; 2 (0)                     ; 294912            ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|startscreen_rom:m1                                                                                             ; startscreen_rom              ; work         ;
;             |altsyncram:altsyncram_component|           ; 4 (0)               ; 2 (0)                     ; 294912            ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|startscreen_rom:m1|altsyncram:altsyncram_component                                                             ; altsyncram                   ; work         ;
;                |altsyncram_p2h1:auto_generated|         ; 4 (0)               ; 2 (2)                     ; 294912            ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|startscreen_rom:m1|altsyncram:altsyncram_component|altsyncram_p2h1:auto_generated                              ; altsyncram_p2h1              ; work         ;
;                   |decode_11a:rden_decode|              ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|assignments:a1|datapath:d1|startscreen_rom:m1|altsyncram:altsyncram_component|altsyncram_p2h1:auto_generated|decode_11a:rden_decode       ; decode_11a                   ; work         ;
;    |vga_adapter:VGA|                                    ; 72 (2)              ; 30 (0)                    ; 172800            ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA                                                                                                                           ; vga_adapter                  ; work         ;
;       |altsyncram:VideoMemory|                          ; 16 (0)              ; 4 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                    ; altsyncram                   ; work         ;
;          |altsyncram_ivm1:auto_generated|               ; 16 (0)              ; 4 (4)                     ; 172800            ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ivm1:auto_generated                                                                     ; altsyncram_ivm1              ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ivm1:auto_generated|decode_01a:rden_decode_b                                            ; decode_01a                   ; work         ;
;             |decode_7la:decode2|                        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ivm1:auto_generated|decode_7la:decode2                                                  ; decode_7la                   ; work         ;
;             |mux_ofb:mux3|                              ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ivm1:auto_generated|mux_ofb:mux3                                                        ; mux_ofb                      ; work         ;
;       |vga_address_translator:user_input_translator|    ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                              ; vga_address_translator       ; work         ;
;       |vga_controller:controller|                       ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|vga_controller:controller                                                                                                 ; vga_controller               ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                    ; vga_address_translator       ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|vga_pll:mypll                                                                                                             ; vga_pll                      ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                     ; altpll                       ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                           ; altpll_80u                   ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; Name                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                        ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; assignments:a1|datapath:d1|background_rom:m2|altsyncram:altsyncram_component|altsyncram_crg1:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; 32768        ; 9            ; --           ; --           ; 294912 ; ../background.mif          ;
; assignments:a1|datapath:d1|background_rom:m3|altsyncram:altsyncram_component|altsyncram_crg1:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; 32768        ; 9            ; --           ; --           ; 294912 ; ../background.mif          ;
; assignments:a1|datapath:d1|p1_win_rom:wm1|altsyncram:altsyncram_component|altsyncram_qcg1:auto_generated|ALTSYNCRAM              ; AUTO ; ROM              ; 32768        ; 9            ; --           ; --           ; 294912 ; ../p1_win.mif              ;
; assignments:a1|datapath:d1|p2_win_rom:wm2|altsyncram:altsyncram_component|altsyncram_rcg1:auto_generated|ALTSYNCRAM              ; AUTO ; ROM              ; 32768        ; 9            ; --           ; --           ; 294912 ; ../p2_win.mif              ;
; assignments:a1|datapath:d1|sprite1_crouching_rom:m15|altsyncram:altsyncram_component|altsyncram_tfh1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM              ; 8192         ; 9            ; --           ; --           ; 73728  ; ../sprite1_crouching.mif   ;
; assignments:a1|datapath:d1|sprite1_idle_rom:m12|altsyncram:altsyncram_component|altsyncram_pug1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 8192         ; 9            ; --           ; --           ; 73728  ; ../sprite1_idle.mif        ;
; assignments:a1|datapath:d1|sprite1_jumping_rom:m16|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM              ; 8192         ; 9            ; --           ; --           ; 73728  ; ../sprite1_jumping.mif     ;
; assignments:a1|datapath:d1|sprite1_jumpkicking_rom:m18|altsyncram:altsyncram_component|altsyncram_nmh1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 8192         ; 9            ; --           ; --           ; 73728  ; ../sprite1_jumpkicking.mif ;
; assignments:a1|datapath:d1|sprite1_kicking_rom:m13|altsyncram:altsyncram_component|altsyncram_r8h1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM              ; 8192         ; 9            ; --           ; --           ; 73728  ; ../sprite1_kicking.mif     ;
; assignments:a1|datapath:d1|sprite1_punching_rom:m14|altsyncram:altsyncram_component|altsyncram_nch1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM              ; 8192         ; 9            ; --           ; --           ; 73728  ; ../sprite1_punching.mif    ;
; assignments:a1|datapath:d1|sprite1_sweeping_rom:m17|altsyncram:altsyncram_component|altsyncram_tch1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM              ; 8192         ; 9            ; --           ; --           ; 73728  ; ../sprite1_sweeping.mif    ;
; assignments:a1|datapath:d1|sprite2_crouching_rom:m25|altsyncram:altsyncram_component|altsyncram_ufh1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM              ; 8192         ; 9            ; --           ; --           ; 73728  ; ../sprite2_crouching.mif   ;
; assignments:a1|datapath:d1|sprite2_idle_rom:m22|altsyncram:altsyncram_component|altsyncram_qug1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 8192         ; 9            ; --           ; --           ; 73728  ; ../sprite2_idle.mif        ;
; assignments:a1|datapath:d1|sprite2_jumping_rom:m26|altsyncram:altsyncram_component|altsyncram_m9h1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM              ; 8192         ; 9            ; --           ; --           ; 73728  ; ../sprite2_jumping.mif     ;
; assignments:a1|datapath:d1|sprite2_jumpkicking_rom:m28|altsyncram:altsyncram_component|altsyncram_omh1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 8192         ; 9            ; --           ; --           ; 73728  ; ../sprite2_jumpkicking.mif ;
; assignments:a1|datapath:d1|sprite2_kicking_rom:m23|altsyncram:altsyncram_component|altsyncram_s8h1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM              ; 8192         ; 9            ; --           ; --           ; 73728  ; ../sprite2_kicking.mif     ;
; assignments:a1|datapath:d1|sprite2_punching_rom:m24|altsyncram:altsyncram_component|altsyncram_och1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM              ; 8192         ; 9            ; --           ; --           ; 73728  ; ../sprite2_punching.mif    ;
; assignments:a1|datapath:d1|sprite2_sweeping_rom:m27|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM              ; 8192         ; 9            ; --           ; --           ; 73728  ; ../sprite2_sweeping.mif    ;
; assignments:a1|datapath:d1|startscreen_rom:m1|altsyncram:altsyncram_component|altsyncram_p2h1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM              ; 32768        ; 9            ; --           ; --           ; 294912 ; ../start_screen.mif        ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ivm1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 19200        ; 9            ; 19200        ; 9            ; 172800 ; start_screen.mif           ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                             ; IP Include File                                                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|assignments:a1|datapath:d1|startscreen_rom:m1          ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/startscreen_rom.v         ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|assignments:a1|datapath:d1|background_rom:m2           ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/background_rom.v          ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|assignments:a1|datapath:d1|background_rom:m3           ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/background_rom.v          ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|assignments:a1|datapath:d1|sprite1_idle_rom:m12        ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_idle_rom.v        ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|assignments:a1|datapath:d1|sprite1_kicking_rom:m13     ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_kicking_rom.v     ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|assignments:a1|datapath:d1|sprite1_punching_rom:m14    ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_punching_rom.v    ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|assignments:a1|datapath:d1|sprite1_crouching_rom:m15   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_crouching_rom.v   ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|assignments:a1|datapath:d1|sprite1_jumping_rom:m16     ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_jumping_rom.v     ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|assignments:a1|datapath:d1|sprite1_sweeping_rom:m17    ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_sweeping_rom.v    ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|assignments:a1|datapath:d1|sprite1_jumpkicking_rom:m18 ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_jumpkicking_rom.v ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|assignments:a1|datapath:d1|sprite2_idle_rom:m22        ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_idle_rom.v        ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|assignments:a1|datapath:d1|sprite2_kicking_rom:m23     ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_kicking_rom.v     ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|assignments:a1|datapath:d1|sprite2_punching_rom:m24    ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_punching_rom.v    ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|assignments:a1|datapath:d1|sprite2_crouching_rom:m25   ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_crouching_rom.v   ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|assignments:a1|datapath:d1|sprite2_jumping_rom:m26     ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_jumping_rom.v     ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|assignments:a1|datapath:d1|sprite2_sweeping_rom:m27    ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_sweeping_rom.v    ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|assignments:a1|datapath:d1|sprite2_jumpkicking_rom:m28 ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_jumpkicking_rom.v ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|assignments:a1|datapath:d1|p1_win_rom:wm1              ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/p1_win_rom.v              ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|assignments:a1|datapath:d1|p2_win_rom:wm2              ; //SRVD/Homes$/wangbox2/Desktop/M1_Demo/p2_win_rom.v              ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|assignments:a1|datapath:d1|moves_top:m_t2|moves_FSM:player2|current_state                                                                                                                                                         ;
+---------------------------------+---------------------------------+------------------------------+-----------------------------+-------------------------------+------------------------------+-----------------------------+--------------------------+
; Name                            ; current_state.jumpkicking_state ; current_state.sweeping_state ; current_state.jumping_state ; current_state.crouching_state ; current_state.punching_state ; current_state.kicking_state ; current_state.idle_state ;
+---------------------------------+---------------------------------+------------------------------+-----------------------------+-------------------------------+------------------------------+-----------------------------+--------------------------+
; current_state.idle_state        ; 0                               ; 0                            ; 0                           ; 0                             ; 0                            ; 0                           ; 0                        ;
; current_state.kicking_state     ; 0                               ; 0                            ; 0                           ; 0                             ; 0                            ; 1                           ; 1                        ;
; current_state.punching_state    ; 0                               ; 0                            ; 0                           ; 0                             ; 1                            ; 0                           ; 1                        ;
; current_state.crouching_state   ; 0                               ; 0                            ; 0                           ; 1                             ; 0                            ; 0                           ; 1                        ;
; current_state.jumping_state     ; 0                               ; 0                            ; 1                           ; 0                             ; 0                            ; 0                           ; 1                        ;
; current_state.sweeping_state    ; 0                               ; 1                            ; 0                           ; 0                             ; 0                            ; 0                           ; 1                        ;
; current_state.jumpkicking_state ; 1                               ; 0                            ; 0                           ; 0                             ; 0                            ; 0                           ; 1                        ;
+---------------------------------+---------------------------------+------------------------------+-----------------------------+-------------------------------+------------------------------+-----------------------------+--------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|assignments:a1|datapath:d1|moves_top:m_t2|moves_FSM:player1|current_state                                                                                                                                                         ;
+---------------------------------+---------------------------------+------------------------------+-----------------------------+-------------------------------+------------------------------+-----------------------------+--------------------------+
; Name                            ; current_state.jumpkicking_state ; current_state.sweeping_state ; current_state.jumping_state ; current_state.crouching_state ; current_state.punching_state ; current_state.kicking_state ; current_state.idle_state ;
+---------------------------------+---------------------------------+------------------------------+-----------------------------+-------------------------------+------------------------------+-----------------------------+--------------------------+
; current_state.idle_state        ; 0                               ; 0                            ; 0                           ; 0                             ; 0                            ; 0                           ; 0                        ;
; current_state.kicking_state     ; 0                               ; 0                            ; 0                           ; 0                             ; 0                            ; 1                           ; 1                        ;
; current_state.punching_state    ; 0                               ; 0                            ; 0                           ; 0                             ; 1                            ; 0                           ; 1                        ;
; current_state.crouching_state   ; 0                               ; 0                            ; 0                           ; 1                             ; 0                            ; 0                           ; 1                        ;
; current_state.jumping_state     ; 0                               ; 0                            ; 1                           ; 0                             ; 0                            ; 0                           ; 1                        ;
; current_state.sweeping_state    ; 0                               ; 1                            ; 0                           ; 0                             ; 0                            ; 0                           ; 1                        ;
; current_state.jumpkicking_state ; 1                               ; 0                            ; 0                           ; 0                             ; 0                            ; 0                           ; 1                        ;
+---------------------------------+---------------------------------+------------------------------+-----------------------------+-------------------------------+------------------------------+-----------------------------+--------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|assignments:a1|datapath:d1|moves_top:m_t1|moves_FSM:player2|current_state                                                                                                                                                         ;
+---------------------------------+---------------------------------+------------------------------+-----------------------------+-------------------------------+------------------------------+-----------------------------+--------------------------+
; Name                            ; current_state.jumpkicking_state ; current_state.sweeping_state ; current_state.jumping_state ; current_state.crouching_state ; current_state.punching_state ; current_state.kicking_state ; current_state.idle_state ;
+---------------------------------+---------------------------------+------------------------------+-----------------------------+-------------------------------+------------------------------+-----------------------------+--------------------------+
; current_state.idle_state        ; 0                               ; 0                            ; 0                           ; 0                             ; 0                            ; 0                           ; 0                        ;
; current_state.kicking_state     ; 0                               ; 0                            ; 0                           ; 0                             ; 0                            ; 1                           ; 1                        ;
; current_state.punching_state    ; 0                               ; 0                            ; 0                           ; 0                             ; 1                            ; 0                           ; 1                        ;
; current_state.crouching_state   ; 0                               ; 0                            ; 0                           ; 1                             ; 0                            ; 0                           ; 1                        ;
; current_state.jumping_state     ; 0                               ; 0                            ; 1                           ; 0                             ; 0                            ; 0                           ; 1                        ;
; current_state.sweeping_state    ; 0                               ; 1                            ; 0                           ; 0                             ; 0                            ; 0                           ; 1                        ;
; current_state.jumpkicking_state ; 1                               ; 0                            ; 0                           ; 0                             ; 0                            ; 0                           ; 1                        ;
+---------------------------------+---------------------------------+------------------------------+-----------------------------+-------------------------------+------------------------------+-----------------------------+--------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|assignments:a1|datapath:d1|moves_top:m_t1|moves_FSM:player1|current_state                                                                                                                                                         ;
+---------------------------------+---------------------------------+------------------------------+-----------------------------+-------------------------------+------------------------------+-----------------------------+--------------------------+
; Name                            ; current_state.jumpkicking_state ; current_state.sweeping_state ; current_state.jumping_state ; current_state.crouching_state ; current_state.punching_state ; current_state.kicking_state ; current_state.idle_state ;
+---------------------------------+---------------------------------+------------------------------+-----------------------------+-------------------------------+------------------------------+-----------------------------+--------------------------+
; current_state.idle_state        ; 0                               ; 0                            ; 0                           ; 0                             ; 0                            ; 0                           ; 0                        ;
; current_state.kicking_state     ; 0                               ; 0                            ; 0                           ; 0                             ; 0                            ; 1                           ; 1                        ;
; current_state.punching_state    ; 0                               ; 0                            ; 0                           ; 0                             ; 1                            ; 0                           ; 1                        ;
; current_state.crouching_state   ; 0                               ; 0                            ; 0                           ; 1                             ; 0                            ; 0                           ; 1                        ;
; current_state.jumping_state     ; 0                               ; 0                            ; 1                           ; 0                             ; 0                            ; 0                           ; 1                        ;
; current_state.sweeping_state    ; 0                               ; 1                            ; 0                           ; 0                             ; 0                            ; 0                           ; 1                        ;
; current_state.jumpkicking_state ; 1                               ; 0                            ; 0                           ; 0                             ; 0                            ; 0                           ; 1                        ;
+---------------------------------+---------------------------------+------------------------------+-----------------------------+-------------------------------+------------------------------+-----------------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|assignments:a1|FSM:s1|current_state                                                                                                                                                                   ;
+----------------------------+-------------------------+--------------------------+---------------------------+----------------------------+--------------------------+--------------------------+---------------------------+
; Name                       ; current_state.win_state ; current_state.bkgd_state ; current_state.erase_state ; current_state.update_state ; current_state.wait_state ; current_state.draw_state ; current_state.reset_state ;
+----------------------------+-------------------------+--------------------------+---------------------------+----------------------------+--------------------------+--------------------------+---------------------------+
; current_state.reset_state  ; 0                       ; 0                        ; 0                         ; 0                          ; 0                        ; 0                        ; 0                         ;
; current_state.draw_state   ; 0                       ; 0                        ; 0                         ; 0                          ; 0                        ; 1                        ; 1                         ;
; current_state.wait_state   ; 0                       ; 0                        ; 0                         ; 0                          ; 1                        ; 0                        ; 1                         ;
; current_state.update_state ; 0                       ; 0                        ; 0                         ; 1                          ; 0                        ; 0                        ; 1                         ;
; current_state.erase_state  ; 0                       ; 0                        ; 1                         ; 0                          ; 0                        ; 0                        ; 1                         ;
; current_state.bkgd_state   ; 0                       ; 1                        ; 0                         ; 0                          ; 0                        ; 0                        ; 1                         ;
; current_state.win_state    ; 1                       ; 0                        ; 0                         ; 0                          ; 0                        ; 0                        ; 1                         ;
+----------------------------+-------------------------+--------------------------+---------------------------+----------------------------+--------------------------+--------------------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                    ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+--------------------------------------------------------+---------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal ; Free of Timing Hazards ;
+--------------------------------------------------------+---------------------+------------------------+
; assignments:a1|datapath:d1|GameState.player1_wins_3382 ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 1      ;                     ;                        ;
+--------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                            ; Reason for Removal                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; assignments:a1|datapath:d1|y_start1[0]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                ;
; assignments:a1|datapath:d1|y_start2[0..6]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                ;
; assignments:a1|datapath:d1|y_start1[1..6]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                ;
; assignments:a1|PS2_Demo:p0|keyboard_FSM_alt:s1|current_state[2..4]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|idle_counter[0..7]                                                                         ; Lost fanout                                                                                                                           ;
; assignments:a1|datapath:d1|p1_win_rom:wm1|altsyncram:altsyncram_component|altsyncram_qcg1:auto_generated|address_reg_a[1]                ; Merged with assignments:a1|datapath:d1|p2_win_rom:wm2|altsyncram:altsyncram_component|altsyncram_rcg1:auto_generated|address_reg_a[1] ;
; assignments:a1|datapath:d1|p1_win_rom:wm1|altsyncram:altsyncram_component|altsyncram_qcg1:auto_generated|address_reg_a[0]                ; Merged with assignments:a1|datapath:d1|p2_win_rom:wm2|altsyncram:altsyncram_component|altsyncram_rcg1:auto_generated|address_reg_a[0] ;
; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                ; Merged with assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                    ;
; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                   ; Stuck at GND due to stuck port data_in                                                                                                ;
; assignments:a1|datapath:d1|moves_top:m_t2|moves_FSM:player2|current_state~2                                                              ; Lost fanout                                                                                                                           ;
; assignments:a1|datapath:d1|moves_top:m_t2|moves_FSM:player2|current_state~3                                                              ; Lost fanout                                                                                                                           ;
; assignments:a1|datapath:d1|moves_top:m_t2|moves_FSM:player2|current_state~4                                                              ; Lost fanout                                                                                                                           ;
; assignments:a1|datapath:d1|moves_top:m_t2|moves_FSM:player1|current_state~2                                                              ; Lost fanout                                                                                                                           ;
; assignments:a1|datapath:d1|moves_top:m_t2|moves_FSM:player1|current_state~3                                                              ; Lost fanout                                                                                                                           ;
; assignments:a1|datapath:d1|moves_top:m_t2|moves_FSM:player1|current_state~4                                                              ; Lost fanout                                                                                                                           ;
; assignments:a1|datapath:d1|moves_top:m_t1|moves_FSM:player2|current_state~2                                                              ; Lost fanout                                                                                                                           ;
; assignments:a1|datapath:d1|moves_top:m_t1|moves_FSM:player2|current_state~3                                                              ; Lost fanout                                                                                                                           ;
; assignments:a1|datapath:d1|moves_top:m_t1|moves_FSM:player2|current_state~4                                                              ; Lost fanout                                                                                                                           ;
; assignments:a1|datapath:d1|moves_top:m_t1|moves_FSM:player1|current_state~2                                                              ; Lost fanout                                                                                                                           ;
; assignments:a1|datapath:d1|moves_top:m_t1|moves_FSM:player1|current_state~3                                                              ; Lost fanout                                                                                                                           ;
; assignments:a1|datapath:d1|moves_top:m_t1|moves_FSM:player1|current_state~4                                                              ; Lost fanout                                                                                                                           ;
; assignments:a1|FSM:s1|current_state~2                                                                                                    ; Lost fanout                                                                                                                           ;
; assignments:a1|FSM:s1|current_state~3                                                                                                    ; Lost fanout                                                                                                                           ;
; assignments:a1|FSM:s1|current_state~4                                                                                                    ; Lost fanout                                                                                                                           ;
; assignments:a1|FSM:s1|current_state~5                                                                                                    ; Lost fanout                                                                                                                           ;
; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|s_ps2_transceiver~2                                                                        ; Lost fanout                                                                                                                           ;
; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|s_ps2_transceiver~3                                                                        ; Lost fanout                                                                                                                           ;
; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                              ; Lost fanout                                                                                                                           ;
; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                              ; Lost fanout                                                                                                                           ;
; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                              ; Lost fanout                                                                                                                           ;
; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                         ; Lost fanout                                                                                                                           ;
; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                         ; Lost fanout                                                                                                                           ;
; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                 ; Lost fanout                                                                                                                           ;
; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                    ; Lost fanout                                                                                                                           ;
; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE               ; Stuck at GND due to stuck port data_in                                                                                                ;
; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT   ; Lost fanout                                                                                                                           ;
; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; Lost fanout                                                                                                                           ;
; Total Number of Removed Registers = 67                                                                                                   ;                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                   ;
+-----------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|idle_counter[3]                           ; Lost Fanouts              ; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|idle_counter[4],                                                                           ;
;                                                                                         ;                           ; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|idle_counter[5],                                                                           ;
;                                                                                         ;                           ; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|idle_counter[6],                                                                           ;
;                                                                                         ;                           ; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|idle_counter[7]                                                                            ;
; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|s_ps2_transceiver~2                       ; Lost Fanouts              ; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                ;
;                                                                                         ;                           ; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                   ;
;                                                                                         ;                           ; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,  ;
;                                                                                         ;                           ; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ;
; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; Stuck at GND              ; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                ;
;                                                                                         ; due to stuck port data_in ; assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ;
+-----------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 308   ;
; Number of registers using Synchronous Clear  ; 194   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 26    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 218   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                         ;
+--------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                          ; Fan out ;
+--------------------------------------------------------------------------------------------+---------+
; assignments:a1|datapath:d1|moves_top:m_t2|moves_datapath:moves_datapath1|player1_health[2] ; 57      ;
; assignments:a1|datapath:d1|moves_top:m_t2|moves_datapath:moves_datapath1|player1_health[4] ; 52      ;
; assignments:a1|datapath:d1|button_update_data[0]                                           ; 22      ;
; assignments:a1|datapath:d1|button_update_data[1]                                           ; 20      ;
; assignments:a1|datapath:d1|button_update_data[2]                                           ; 22      ;
; assignments:a1|datapath:d1|x_start1[0]                                                     ; 8       ;
; assignments:a1|datapath:d1|out[20]                                                         ; 3       ;
; assignments:a1|datapath:d1|out[23]                                                         ; 3       ;
; assignments:a1|datapath:d1|out[5]                                                          ; 4       ;
; assignments:a1|datapath:d1|out[4]                                                          ; 3       ;
; assignments:a1|datapath:d1|out[3]                                                          ; 3       ;
; assignments:a1|datapath:d1|out[2]                                                          ; 3       ;
; assignments:a1|datapath:d1|out[0]                                                          ; 3       ;
; assignments:a1|datapath:d1|out[1]                                                          ; 3       ;
; assignments:a1|datapath:d1|out[19]                                                         ; 3       ;
; assignments:a1|datapath:d1|out[15]                                                         ; 3       ;
; assignments:a1|datapath:d1|out[12]                                                         ; 3       ;
; assignments:a1|datapath:d1|out[10]                                                         ; 3       ;
; assignments:a1|datapath:d1|out[6]                                                          ; 3       ;
; assignments:a1|datapath:d1|out[9]                                                          ; 3       ;
; assignments:a1|datapath:d1|x_start2[4]                                                     ; 9       ;
; assignments:a1|datapath:d1|x_start2[5]                                                     ; 8       ;
; assignments:a1|datapath:d1|x_start2[6]                                                     ; 8       ;
; assignments:a1|datapath:d1|x_start2[1]                                                     ; 7       ;
; assignments:a1|datapath:d1|x_start2[0]                                                     ; 7       ;
; Total number of inverted registers = 25                                                    ;         ;
+--------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[7]                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|assignments:a1|datapath:d1|temp[6]                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|assignments:a1|datapath:d1|temp[8]                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[0]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|assignments:a1|PS2_Demo:p0|last_data_received[6]                                                                     ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |top|assignments:a1|datapath:d1|out[27]                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|assignments:a1|datapath:d1|x_start2[3]                                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|assignments:a1|datapath:d1|x_start1[1]                                                                               ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top|assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12] ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top|assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[6]           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3]                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|assignments:a1|datapath:d1|screen_temp[8]                                                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |top|assignments:a1|datapath:d1|screen_temp[0]                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|assignments:a1|datapath:d1|bkgd0_temp[9]                                                                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |top|assignments:a1|datapath:d1|bkgd0_temp[7]                                                                             ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |top|assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[13]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|assignments:a1|datapath:d1|win_temp[14]                                                                              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |top|assignments:a1|datapath:d1|win_temp[6]                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|assignments:a1|datapath:d1|key_update_data[4]                                                                        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |top|assignments:a1|datapath:d1|x_out[4]                                                                                  ;
; 9:1                ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |top|assignments:a1|datapath:d1|y_out[6]                                                                                  ;
; 27:1               ; 2 bits    ; 36 LEs        ; 20 LEs               ; 16 LEs                 ; Yes        ; |top|assignments:a1|datapath:d1|moves_top:m_t2|moves_datapath:moves_datapath1|player1_health[3]                           ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |top|assignments:a1|datapath:d1|out[1]                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|assignments:a1|datapath:d1|x_start2[5]                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|assignments:a1|datapath:d1|button_update_data[1]                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ivm1:auto_generated|mux_ofb:mux3|result_node[1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|assignments:a1|datapath:d1|moves_top:m_t2|moves_FSM:player2|next_state                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|assignments:a1|datapath:d1|moves_top:m_t2|moves_FSM:player1|next_state                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|assignments:a1|datapath:d1|moves_top:m_t2|moves_FSM:player1|next_state                                               ;
; 16:1               ; 9 bits    ; 90 LEs        ; 81 LEs               ; 9 LEs                  ; No         ; |top|assignments:a1|datapath:d1|sprite_color[3]                                                                           ;
; 21:1               ; 9 bits    ; 126 LEs       ; 126 LEs              ; 0 LEs                  ; No         ; |top|assignments:a1|datapath:d1|colour_out[3]                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assignments:a1|datapath:d1|sprite1_idle_rom:m12|altsyncram:altsyncram_component|altsyncram_pug1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assignments:a1|datapath:d1|sprite1_kicking_rom:m13|altsyncram:altsyncram_component|altsyncram_r8h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assignments:a1|datapath:d1|sprite1_punching_rom:m14|altsyncram:altsyncram_component|altsyncram_nch1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assignments:a1|datapath:d1|sprite1_crouching_rom:m15|altsyncram:altsyncram_component|altsyncram_tfh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assignments:a1|datapath:d1|sprite1_jumping_rom:m16|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assignments:a1|datapath:d1|sprite1_sweeping_rom:m17|altsyncram:altsyncram_component|altsyncram_tch1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assignments:a1|datapath:d1|sprite1_jumpkicking_rom:m18|altsyncram:altsyncram_component|altsyncram_nmh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assignments:a1|datapath:d1|sprite2_idle_rom:m22|altsyncram:altsyncram_component|altsyncram_qug1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assignments:a1|datapath:d1|sprite2_kicking_rom:m23|altsyncram:altsyncram_component|altsyncram_s8h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assignments:a1|datapath:d1|sprite2_punching_rom:m24|altsyncram:altsyncram_component|altsyncram_och1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assignments:a1|datapath:d1|sprite2_crouching_rom:m25|altsyncram:altsyncram_component|altsyncram_ufh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assignments:a1|datapath:d1|sprite2_jumping_rom:m26|altsyncram:altsyncram_component|altsyncram_m9h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assignments:a1|datapath:d1|sprite2_sweeping_rom:m27|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assignments:a1|datapath:d1|sprite2_jumpkicking_rom:m28|altsyncram:altsyncram_component|altsyncram_omh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assignments:a1|datapath:d1|background_rom:m3|altsyncram:altsyncram_component|altsyncram_crg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assignments:a1|datapath:d1|startscreen_rom:m1|altsyncram:altsyncram_component|altsyncram_p2h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assignments:a1|datapath:d1|background_rom:m2|altsyncram:altsyncram_component|altsyncram_crg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assignments:a1|datapath:d1|p1_win_rom:wm1|altsyncram:altsyncram_component|altsyncram_qcg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assignments:a1|datapath:d1|p2_win_rom:wm2|altsyncram:altsyncram_component|altsyncram_rcg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ivm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assignments:a1|PS2_Demo:p0|PS2_Controller:PS2 ;
+------------------+-------+-----------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                            ;
+------------------+-------+-----------------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                                  ;
+------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                           ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                           ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                          ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                           ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                           ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                          ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                           ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                           ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                          ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                          ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                          ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                          ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                          ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                          ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                          ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                          ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite1_idle_rom:m12|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; ../sprite1_idle.mif  ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_pug1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite1_kicking_rom:m13|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                              ;
+------------------------------------+------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                                           ;
; WIDTH_A                            ; 9                      ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 13                     ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 8192                   ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                           ;
; WIDTH_B                            ; 1                      ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                           ;
; INIT_FILE                          ; ../sprite1_kicking.mif ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_r8h1        ; Untyped                                                           ;
+------------------------------------+------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite1_punching_rom:m14|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                              ;
+------------------------------------+-------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                                           ;
; WIDTH_A                            ; 9                       ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 13                      ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 8192                    ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                           ;
; WIDTH_B                            ; 1                       ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                           ;
; INIT_FILE                          ; ../sprite1_punching.mif ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_nch1         ; Untyped                                                           ;
+------------------------------------+-------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite1_crouching_rom:m15|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                              ;
+------------------------------------+--------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                                           ;
; WIDTH_A                            ; 9                        ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 13                       ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 8192                     ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                           ;
; WIDTH_B                            ; 1                        ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                           ;
; INIT_FILE                          ; ../sprite1_crouching.mif ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_tfh1          ; Untyped                                                           ;
+------------------------------------+--------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite1_jumping_rom:m16|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                              ;
+------------------------------------+------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                                           ;
; WIDTH_A                            ; 9                      ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 13                     ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 8192                   ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                           ;
; WIDTH_B                            ; 1                      ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                           ;
; INIT_FILE                          ; ../sprite1_jumping.mif ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_l9h1        ; Untyped                                                           ;
+------------------------------------+------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite1_sweeping_rom:m17|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                              ;
+------------------------------------+-------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                                           ;
; WIDTH_A                            ; 9                       ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 13                      ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 8192                    ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                           ;
; WIDTH_B                            ; 1                       ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                           ;
; INIT_FILE                          ; ../sprite1_sweeping.mif ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_tch1         ; Untyped                                                           ;
+------------------------------------+-------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite1_jumpkicking_rom:m18|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                              ;
+------------------------------------+----------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                           ;
; WIDTH_A                            ; 9                          ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 13                         ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 8192                       ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                           ;
; WIDTH_B                            ; 1                          ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                           ;
; INIT_FILE                          ; ../sprite1_jumpkicking.mif ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_nmh1            ; Untyped                                                           ;
+------------------------------------+----------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite2_idle_rom:m22|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; ../sprite2_idle.mif  ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_qug1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite2_kicking_rom:m23|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                              ;
+------------------------------------+------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                                           ;
; WIDTH_A                            ; 9                      ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 13                     ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 8192                   ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                           ;
; WIDTH_B                            ; 1                      ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                           ;
; INIT_FILE                          ; ../sprite2_kicking.mif ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_s8h1        ; Untyped                                                           ;
+------------------------------------+------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite2_punching_rom:m24|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                              ;
+------------------------------------+-------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                                           ;
; WIDTH_A                            ; 9                       ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 13                      ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 8192                    ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                           ;
; WIDTH_B                            ; 1                       ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                           ;
; INIT_FILE                          ; ../sprite2_punching.mif ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_och1         ; Untyped                                                           ;
+------------------------------------+-------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite2_crouching_rom:m25|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                              ;
+------------------------------------+--------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                                           ;
; WIDTH_A                            ; 9                        ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 13                       ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 8192                     ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                           ;
; WIDTH_B                            ; 1                        ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                           ;
; INIT_FILE                          ; ../sprite2_crouching.mif ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_ufh1          ; Untyped                                                           ;
+------------------------------------+--------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite2_jumping_rom:m26|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                              ;
+------------------------------------+------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                                           ;
; WIDTH_A                            ; 9                      ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 13                     ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 8192                   ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                           ;
; WIDTH_B                            ; 1                      ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                           ;
; INIT_FILE                          ; ../sprite2_jumping.mif ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_m9h1        ; Untyped                                                           ;
+------------------------------------+------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite2_sweeping_rom:m27|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                              ;
+------------------------------------+-------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                                           ;
; WIDTH_A                            ; 9                       ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 13                      ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 8192                    ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                           ;
; WIDTH_B                            ; 1                       ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                           ;
; INIT_FILE                          ; ../sprite2_sweeping.mif ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_uch1         ; Untyped                                                           ;
+------------------------------------+-------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|sprite2_jumpkicking_rom:m28|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                              ;
+------------------------------------+----------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                           ;
; WIDTH_A                            ; 9                          ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 13                         ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 8192                       ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                           ;
; WIDTH_B                            ; 1                          ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                           ;
; INIT_FILE                          ; ../sprite2_jumpkicking.mif ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_omh1            ; Untyped                                                           ;
+------------------------------------+----------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|background_rom:m3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                       ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; ../background.mif    ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_crg1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|startscreen_rom:m1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ../start_screen.mif  ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_p2h1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|background_rom:m2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                       ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; ../background.mif    ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_crg1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|p1_win_rom:wm1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                    ;
; WIDTH_A                            ; 9                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; ../p1_win.mif        ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_qcg1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assignments:a1|datapath:d1|p2_win_rom:wm2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                    ;
; WIDTH_A                            ; 9                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; ../p2_win.mif        ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_rcg1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+------------------+-----------------+
; Parameter Name          ; Value            ; Type            ;
+-------------------------+------------------+-----------------+
; BITS_PER_COLOUR_CHANNEL ; 3                ; Signed Integer  ;
; MONOCHROME              ; FALSE            ; String          ;
; RESOLUTION              ; 160x120          ; String          ;
; BACKGROUND_IMAGE        ; start_screen.mif ; String          ;
+-------------------------+------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 9                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 9                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; start_screen.mif     ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_ivm1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 3          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                           ;
; LPM_WIDTHD             ; 8              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_p3m ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                           ;
; LPM_WIDTHD             ; 8              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_p3m ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Mod4 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                           ;
; LPM_WIDTHD             ; 8              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_p3m ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                           ;
; LPM_WIDTHD             ; 8              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_mbm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                           ;
; LPM_WIDTHD             ; 6              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_kbm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                           ;
; LPM_WIDTHD             ; 8              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_mbm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Div4 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                           ;
; LPM_WIDTHD             ; 8              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_mbm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Div3 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                           ;
; LPM_WIDTHD             ; 6              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_kbm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Mod3 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                           ;
; LPM_WIDTHD             ; 6              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Mod2 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                           ;
; LPM_WIDTHD             ; 6              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Div5 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                           ;
; LPM_WIDTHD             ; 6              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_kbm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: assignments:a1|datapath:d1|lpm_divide:Mod5 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                           ;
; LPM_WIDTHD             ; 6              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances                ; 20                                                                                     ;
; Entity Instance                           ; assignments:a1|datapath:d1|sprite1_idle_rom:m12|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 9                                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; assignments:a1|datapath:d1|sprite1_kicking_rom:m13|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 9                                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; assignments:a1|datapath:d1|sprite1_punching_rom:m14|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 9                                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; assignments:a1|datapath:d1|sprite1_crouching_rom:m15|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 9                                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; assignments:a1|datapath:d1|sprite1_jumping_rom:m16|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 9                                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; assignments:a1|datapath:d1|sprite1_sweeping_rom:m17|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 9                                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; assignments:a1|datapath:d1|sprite1_jumpkicking_rom:m18|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 9                                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; assignments:a1|datapath:d1|sprite2_idle_rom:m22|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 9                                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; assignments:a1|datapath:d1|sprite2_kicking_rom:m23|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 9                                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; assignments:a1|datapath:d1|sprite2_punching_rom:m24|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 9                                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; assignments:a1|datapath:d1|sprite2_crouching_rom:m25|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 9                                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; assignments:a1|datapath:d1|sprite2_jumping_rom:m26|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 9                                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; assignments:a1|datapath:d1|sprite2_sweeping_rom:m27|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 9                                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; assignments:a1|datapath:d1|sprite2_jumpkicking_rom:m28|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 9                                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; assignments:a1|datapath:d1|background_rom:m3|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 9                                                                                      ;
;     -- NUMWORDS_A                         ; 32768                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; assignments:a1|datapath:d1|startscreen_rom:m1|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 9                                                                                      ;
;     -- NUMWORDS_A                         ; 32768                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; assignments:a1|datapath:d1|background_rom:m2|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 9                                                                                      ;
;     -- NUMWORDS_A                         ; 32768                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; assignments:a1|datapath:d1|p1_win_rom:wm1|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 9                                                                                      ;
;     -- NUMWORDS_A                         ; 32768                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; assignments:a1|datapath:d1|p2_win_rom:wm2|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 9                                                                                      ;
;     -- NUMWORDS_A                         ; 32768                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 9                                                                                      ;
;     -- NUMWORDS_A                         ; 19200                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 9                                                                                      ;
;     -- NUMWORDS_B                         ; 19200                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "assignments:a1|datapath:d1|moves_top:m_t2" ;
+-------------------+--------+----------+-------------------------------+
; Port              ; Type   ; Severity ; Details                       ;
+-------------------+--------+----------+-------------------------------+
; player1_state_out ; Output ; Info     ; Explicitly unconnected        ;
; player2_state_out ; Output ; Info     ; Explicitly unconnected        ;
+-------------------+--------+----------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assignments:a1|datapath:d1|moves_top:m_t1|Hexadecimal_To_Seven_Segment:h4"                                                                                                              ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_number ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assignments:a1|datapath:d1|moves_top:m_t1|Hexadecimal_To_Seven_Segment:h5"                                                                                                              ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_number ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assignments:a1|datapath:d1|moves_top:m_t1|Hexadecimal_To_Seven_Segment:h6"                                                                                                              ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_number ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assignments:a1|datapath:d1|moves_top:m_t1|Hexadecimal_To_Seven_Segment:h7"                                                                                                              ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_number ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"                                                                                                                ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; player1_state ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; player2_state ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "assignments:a1|datapath:d1|moves_top:m_t1" ;
+--------------------+--------+----------+------------------------------+
; Port               ; Type   ; Severity ; Details                      ;
+--------------------+--------+----------+------------------------------+
; distance           ; Input  ; Info     ; Explicitly unconnected       ;
; p1_health1         ; Output ; Info     ; Explicitly unconnected       ;
; p1_health0         ; Output ; Info     ; Explicitly unconnected       ;
; p2_health1         ; Output ; Info     ; Explicitly unconnected       ;
; p2_health0         ; Output ; Info     ; Explicitly unconnected       ;
; player1_health_out ; Output ; Info     ; Explicitly unconnected       ;
; player2_health_out ; Output ; Info     ; Explicitly unconnected       ;
+--------------------+--------+----------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assignments:a1|PS2_Demo:p0|PS2_Controller:PS2"                                                                                                                        ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "assignments:a1|PS2_Demo:p0" ;
+------+--------+----------+-----------------------------+
; Port ; Type   ; Severity ; Details                     ;
+------+--------+----------+-----------------------------+
; HEX0 ; Output ; Info     ; Explicitly unconnected      ;
; HEX1 ; Output ; Info     ; Explicitly unconnected      ;
; HEX2 ; Output ; Info     ; Explicitly unconnected      ;
; HEX3 ; Output ; Info     ; Explicitly unconnected      ;
; HEX4 ; Output ; Info     ; Explicitly unconnected      ;
; HEX5 ; Output ; Info     ; Explicitly unconnected      ;
; HEX6 ; Output ; Info     ; Explicitly unconnected      ;
; HEX7 ; Output ; Info     ; Explicitly unconnected      ;
+------+--------+----------+-----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 308                         ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 61                          ;
;     ENA CLR           ; 6                           ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 141                         ;
;     SCLR              ; 33                          ;
;     plain             ; 47                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 4373                        ;
;     arith             ; 2076                        ;
;         0 data inputs ; 361                         ;
;         1 data inputs ; 473                         ;
;         2 data inputs ; 80                          ;
;         3 data inputs ; 759                         ;
;         4 data inputs ; 402                         ;
;         5 data inputs ; 1                           ;
;     extend            ; 10                          ;
;         7 data inputs ; 10                          ;
;     normal            ; 2127                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 864                         ;
;         3 data inputs ; 491                         ;
;         4 data inputs ; 330                         ;
;         5 data inputs ; 185                         ;
;         6 data inputs ; 253                         ;
;     shared            ; 160                         ;
;         0 data inputs ; 41                          ;
;         1 data inputs ; 90                          ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 6                           ;
; boundary_port         ; 124                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 333                         ;
;                       ;                             ;
; Max LUT depth         ; 33.70                       ;
; Average LUT depth     ; 22.55                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:26     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Fri Nov 29 16:11:36 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off M1_Demo -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/vga_adapter.v Line: 78
Info (12021): Found 2 design units, including 2 entities, in source file top.v
    Info (12023): Found entity 1: top File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 1
    Info (12023): Found entity 2: assignments File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 107
Info (12021): Found 1 design units, including 1 entities, in source file startscreen_rom.v
    Info (12023): Found entity 1: startscreen_rom File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/startscreen_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sprite2_sweeping_rom.v
    Info (12023): Found entity 1: sprite2_sweeping_rom File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_sweeping_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sprite2_punching_rom.v
    Info (12023): Found entity 1: sprite2_punching_rom File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_punching_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sprite2_kicking_rom.v
    Info (12023): Found entity 1: sprite2_kicking_rom File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_kicking_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sprite2_jumpkicking_rom.v
    Info (12023): Found entity 1: sprite2_jumpkicking_rom File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_jumpkicking_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sprite2_jumping_rom.v
    Info (12023): Found entity 1: sprite2_jumping_rom File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_jumping_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sprite2_idle_rom.v
    Info (12023): Found entity 1: sprite2_idle_rom File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_idle_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sprite2_crouching_rom.v
    Info (12023): Found entity 1: sprite2_crouching_rom File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_crouching_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sprite1_sweeping_rom.v
    Info (12023): Found entity 1: sprite1_sweeping_rom File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_sweeping_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sprite1_punching_rom.v
    Info (12023): Found entity 1: sprite1_punching_rom File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_punching_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sprite1_kicking_rom.v
    Info (12023): Found entity 1: sprite1_kicking_rom File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_kicking_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sprite1_jumpkicking_rom.v
    Info (12023): Found entity 1: sprite1_jumpkicking_rom File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_jumpkicking_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sprite1_jumping_rom.v
    Info (12023): Found entity 1: sprite1_jumping_rom File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_jumping_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sprite1_idle_rom.v
    Info (12023): Found entity 1: sprite1_idle_rom File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_idle_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sprite1_crouching_rom.v
    Info (12023): Found entity 1: sprite1_crouching_rom File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_crouching_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ps2_fsm_alt.v
    Info (12023): Found entity 1: keyboard_FSM_alt File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/PS2_FSM_alt.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_fsm.v
    Info (12023): Found entity 1: keyboard_FSM File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/PS2_FSM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_demo.v
    Info (12023): Found entity 1: PS2_Demo File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/PS2_Demo.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file p2_win_rom.v
    Info (12023): Found entity 1: p2_win_rom File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/p2_win_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file p1_win_rom.v
    Info (12023): Found entity 1: p1_win_rom File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/p1_win_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file moves_top.v
    Info (12023): Found entity 1: moves_top File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file moves_fsm.v
    Info (12023): Found entity 1: moves_FSM File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_FSM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file moves_datapath.v
    Info (12023): Found entity 1: moves_datapath File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/Hexadecimal_To_Seven_Segment.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fsm.v
    Info (12023): Found entity 1: FSM File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/FSM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 1
Warning (10229): Verilog HDL Expression warning at buttons_FSM.v(6): truncated literal to match 2 bits File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/buttons_FSM.v Line: 6
Warning (10229): Verilog HDL Expression warning at buttons_FSM.v(10): truncated literal to match 2 bits File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/buttons_FSM.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file buttons_fsm.v
    Info (12023): Found entity 1: buttons_FSM File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/buttons_FSM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file background_rom.v
    Info (12023): Found entity 1: background_rom File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/background_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/Altera_UP_PS2_Command_Out.v Line: 10
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "assignments" for hierarchy "assignments:a1" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 73
Info (12128): Elaborating entity "PS2_Demo" for hierarchy "assignments:a1|PS2_Demo:p0" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 161
Warning (10034): Output port "HEX1" at PS2_Demo.v(42) has no driver File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/PS2_Demo.v Line: 42
Warning (10034): Output port "HEX2" at PS2_Demo.v(43) has no driver File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/PS2_Demo.v Line: 43
Warning (10034): Output port "HEX3" at PS2_Demo.v(44) has no driver File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/PS2_Demo.v Line: 44
Warning (10034): Output port "HEX4" at PS2_Demo.v(45) has no driver File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/PS2_Demo.v Line: 45
Warning (10034): Output port "HEX5" at PS2_Demo.v(46) has no driver File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/PS2_Demo.v Line: 46
Warning (10034): Output port "HEX6" at PS2_Demo.v(47) has no driver File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/PS2_Demo.v Line: 47
Warning (10034): Output port "HEX7" at PS2_Demo.v(48) has no driver File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/PS2_Demo.v Line: 48
Info (12128): Elaborating entity "keyboard_FSM_alt" for hierarchy "assignments:a1|PS2_Demo:p0|keyboard_FSM_alt:s1" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/PS2_Demo.v Line: 88
Info (12128): Elaborating entity "Hexadecimal_To_Seven_Segment" for hierarchy "assignments:a1|PS2_Demo:p0|keyboard_FSM_alt:s1|Hexadecimal_To_Seven_Segment:Segment0" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/PS2_FSM_alt.v Line: 64
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "assignments:a1|PS2_Demo:p0|PS2_Controller:PS2" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/PS2_Demo.v Line: 126
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/PS2_Controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "assignments:a1|PS2_Demo:p0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/PS2_Controller.v Line: 266
Info (12128): Elaborating entity "FSM" for hierarchy "assignments:a1|FSM:s1" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 180
Info (12128): Elaborating entity "datapath" for hierarchy "assignments:a1|datapath:d1" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 182
Warning (10230): Verilog HDL assignment warning at datapath.v(42): truncated value with size 32 to match size of target (28) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 42
Warning (10230): Verilog HDL assignment warning at datapath.v(58): truncated value with size 32 to match size of target (1) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 58
Warning (10230): Verilog HDL assignment warning at datapath.v(73): truncated value with size 32 to match size of target (8) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 73
Warning (10230): Verilog HDL assignment warning at datapath.v(75): truncated value with size 32 to match size of target (8) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 75
Warning (10230): Verilog HDL assignment warning at datapath.v(90): truncated value with size 32 to match size of target (8) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 90
Warning (10230): Verilog HDL assignment warning at datapath.v(92): truncated value with size 32 to match size of target (8) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 92
Warning (10240): Verilog HDL Always Construct warning at datapath.v(100): inferring latch(es) for variable "GameState", which holds its previous value in one or more paths through the always construct File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 100
Warning (10230): Verilog HDL assignment warning at datapath.v(143): truncated value with size 32 to match size of target (15) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 143
Warning (10230): Verilog HDL assignment warning at datapath.v(144): truncated value with size 32 to match size of target (8) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 144
Warning (10230): Verilog HDL assignment warning at datapath.v(145): truncated value with size 32 to match size of target (7) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 145
Warning (10230): Verilog HDL assignment warning at datapath.v(155): truncated value with size 32 to match size of target (15) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 155
Warning (10230): Verilog HDL assignment warning at datapath.v(156): truncated value with size 32 to match size of target (8) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 156
Warning (10230): Verilog HDL assignment warning at datapath.v(157): truncated value with size 32 to match size of target (7) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 157
Warning (10230): Verilog HDL assignment warning at datapath.v(165): truncated value with size 32 to match size of target (14) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 165
Warning (10230): Verilog HDL assignment warning at datapath.v(169): truncated value with size 32 to match size of target (8) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 169
Warning (10230): Verilog HDL assignment warning at datapath.v(170): truncated value with size 32 to match size of target (7) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 170
Warning (10230): Verilog HDL assignment warning at datapath.v(174): truncated value with size 32 to match size of target (8) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 174
Warning (10230): Verilog HDL assignment warning at datapath.v(175): truncated value with size 32 to match size of target (7) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 175
Warning (10230): Verilog HDL assignment warning at datapath.v(182): truncated value with size 32 to match size of target (15) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 182
Warning (10230): Verilog HDL assignment warning at datapath.v(183): truncated value with size 32 to match size of target (8) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 183
Warning (10230): Verilog HDL assignment warning at datapath.v(184): truncated value with size 32 to match size of target (7) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 184
Warning (10230): Verilog HDL assignment warning at datapath.v(202): truncated value with size 32 to match size of target (8) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 202
Warning (10230): Verilog HDL assignment warning at datapath.v(224): truncated value with size 32 to match size of target (13) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 224
Warning (10230): Verilog HDL assignment warning at datapath.v(286): truncated value with size 32 to match size of target (15) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 286
Warning (10230): Verilog HDL assignment warning at datapath.v(293): truncated value with size 32 to match size of target (15) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 293
Warning (10230): Verilog HDL assignment warning at datapath.v(298): truncated value with size 32 to match size of target (15) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 298
Warning (10230): Verilog HDL assignment warning at datapath.v(305): truncated value with size 32 to match size of target (15) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 305
Info (10041): Inferred latch for "GameState.player1_wins" at datapath.v(105) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 105
Info (10041): Inferred latch for "GameState.player2_wins" at datapath.v(105) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 105
Info (10041): Inferred latch for "GameState.00" at datapath.v(105) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 105
Info (12128): Elaborating entity "moves_top" for hierarchy "assignments:a1|datapath:d1|moves_top:m_t1" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 210
Info (12128): Elaborating entity "moves_FSM" for hierarchy "assignments:a1|datapath:d1|moves_top:m_t1|moves_FSM:player1" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_top.v Line: 32
Info (12128): Elaborating entity "moves_datapath" for hierarchy "assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_top.v Line: 34
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(24): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 24
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(26): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 26
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(32): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 32
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(34): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 34
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(37): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 37
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(41): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 41
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(43): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 43
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(47): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 47
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(49): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 49
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(52): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 52
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(54): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 54
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(60): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 60
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(62): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 62
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(64): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 64
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(69): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 69
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(79): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 79
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(86): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 86
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(92): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 92
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(97): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 97
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(99): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 99
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(101): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 101
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(103): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 103
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(112): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 112
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(114): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 114
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(116): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 116
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(120): truncated value with size 32 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 120
Warning (10230): Verilog HDL assignment warning at moves_datapath.v(131): truncated value with size 7 to match size of target (6) File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_datapath.v Line: 131
Info (12128): Elaborating entity "sprite1_idle_rom" for hierarchy "assignments:a1|datapath:d1|sprite1_idle_rom:m12" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 232
Info (12128): Elaborating entity "altsyncram" for hierarchy "assignments:a1|datapath:d1|sprite1_idle_rom:m12|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_idle_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|sprite1_idle_rom:m12|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_idle_rom.v Line: 81
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|sprite1_idle_rom:m12|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_idle_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprite1_idle.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_pug1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_pug1 File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_pug1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pug1" for hierarchy "assignments:a1|datapath:d1|sprite1_idle_rom:m12|altsyncram:altsyncram_component|altsyncram_pug1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sprite1_kicking_rom" for hierarchy "assignments:a1|datapath:d1|sprite1_kicking_rom:m13" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 233
Info (12128): Elaborating entity "altsyncram" for hierarchy "assignments:a1|datapath:d1|sprite1_kicking_rom:m13|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_kicking_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|sprite1_kicking_rom:m13|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_kicking_rom.v Line: 81
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|sprite1_kicking_rom:m13|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_kicking_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprite1_kicking.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_r8h1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_r8h1 File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_r8h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r8h1" for hierarchy "assignments:a1|datapath:d1|sprite1_kicking_rom:m13|altsyncram:altsyncram_component|altsyncram_r8h1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sprite1_punching_rom" for hierarchy "assignments:a1|datapath:d1|sprite1_punching_rom:m14" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 234
Info (12128): Elaborating entity "altsyncram" for hierarchy "assignments:a1|datapath:d1|sprite1_punching_rom:m14|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_punching_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|sprite1_punching_rom:m14|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_punching_rom.v Line: 81
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|sprite1_punching_rom:m14|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_punching_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprite1_punching.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_nch1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_nch1 File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_nch1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nch1" for hierarchy "assignments:a1|datapath:d1|sprite1_punching_rom:m14|altsyncram:altsyncram_component|altsyncram_nch1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sprite1_crouching_rom" for hierarchy "assignments:a1|datapath:d1|sprite1_crouching_rom:m15" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 235
Info (12128): Elaborating entity "altsyncram" for hierarchy "assignments:a1|datapath:d1|sprite1_crouching_rom:m15|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_crouching_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|sprite1_crouching_rom:m15|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_crouching_rom.v Line: 81
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|sprite1_crouching_rom:m15|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_crouching_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprite1_crouching.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_tfh1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_tfh1 File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_tfh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tfh1" for hierarchy "assignments:a1|datapath:d1|sprite1_crouching_rom:m15|altsyncram:altsyncram_component|altsyncram_tfh1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sprite1_jumping_rom" for hierarchy "assignments:a1|datapath:d1|sprite1_jumping_rom:m16" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 236
Info (12128): Elaborating entity "altsyncram" for hierarchy "assignments:a1|datapath:d1|sprite1_jumping_rom:m16|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_jumping_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|sprite1_jumping_rom:m16|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_jumping_rom.v Line: 81
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|sprite1_jumping_rom:m16|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_jumping_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprite1_jumping.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_l9h1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_l9h1 File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_l9h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_l9h1" for hierarchy "assignments:a1|datapath:d1|sprite1_jumping_rom:m16|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sprite1_sweeping_rom" for hierarchy "assignments:a1|datapath:d1|sprite1_sweeping_rom:m17" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 237
Info (12128): Elaborating entity "altsyncram" for hierarchy "assignments:a1|datapath:d1|sprite1_sweeping_rom:m17|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_sweeping_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|sprite1_sweeping_rom:m17|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_sweeping_rom.v Line: 81
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|sprite1_sweeping_rom:m17|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_sweeping_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprite1_sweeping.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_tch1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_tch1 File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_tch1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tch1" for hierarchy "assignments:a1|datapath:d1|sprite1_sweeping_rom:m17|altsyncram:altsyncram_component|altsyncram_tch1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sprite1_jumpkicking_rom" for hierarchy "assignments:a1|datapath:d1|sprite1_jumpkicking_rom:m18" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 238
Info (12128): Elaborating entity "altsyncram" for hierarchy "assignments:a1|datapath:d1|sprite1_jumpkicking_rom:m18|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_jumpkicking_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|sprite1_jumpkicking_rom:m18|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_jumpkicking_rom.v Line: 81
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|sprite1_jumpkicking_rom:m18|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite1_jumpkicking_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprite1_jumpkicking.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_nmh1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_nmh1 File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_nmh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nmh1" for hierarchy "assignments:a1|datapath:d1|sprite1_jumpkicking_rom:m18|altsyncram:altsyncram_component|altsyncram_nmh1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sprite2_idle_rom" for hierarchy "assignments:a1|datapath:d1|sprite2_idle_rom:m22" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 247
Info (12128): Elaborating entity "altsyncram" for hierarchy "assignments:a1|datapath:d1|sprite2_idle_rom:m22|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_idle_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|sprite2_idle_rom:m22|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_idle_rom.v Line: 81
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|sprite2_idle_rom:m22|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_idle_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprite2_idle.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_qug1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_qug1 File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_qug1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qug1" for hierarchy "assignments:a1|datapath:d1|sprite2_idle_rom:m22|altsyncram:altsyncram_component|altsyncram_qug1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sprite2_kicking_rom" for hierarchy "assignments:a1|datapath:d1|sprite2_kicking_rom:m23" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 248
Info (12128): Elaborating entity "altsyncram" for hierarchy "assignments:a1|datapath:d1|sprite2_kicking_rom:m23|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_kicking_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|sprite2_kicking_rom:m23|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_kicking_rom.v Line: 81
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|sprite2_kicking_rom:m23|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_kicking_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprite2_kicking.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_s8h1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_s8h1 File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_s8h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s8h1" for hierarchy "assignments:a1|datapath:d1|sprite2_kicking_rom:m23|altsyncram:altsyncram_component|altsyncram_s8h1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sprite2_punching_rom" for hierarchy "assignments:a1|datapath:d1|sprite2_punching_rom:m24" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 249
Info (12128): Elaborating entity "altsyncram" for hierarchy "assignments:a1|datapath:d1|sprite2_punching_rom:m24|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_punching_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|sprite2_punching_rom:m24|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_punching_rom.v Line: 81
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|sprite2_punching_rom:m24|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_punching_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprite2_punching.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_och1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_och1 File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_och1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_och1" for hierarchy "assignments:a1|datapath:d1|sprite2_punching_rom:m24|altsyncram:altsyncram_component|altsyncram_och1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sprite2_crouching_rom" for hierarchy "assignments:a1|datapath:d1|sprite2_crouching_rom:m25" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 250
Info (12128): Elaborating entity "altsyncram" for hierarchy "assignments:a1|datapath:d1|sprite2_crouching_rom:m25|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_crouching_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|sprite2_crouching_rom:m25|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_crouching_rom.v Line: 81
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|sprite2_crouching_rom:m25|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_crouching_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprite2_crouching.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_ufh1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_ufh1 File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_ufh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ufh1" for hierarchy "assignments:a1|datapath:d1|sprite2_crouching_rom:m25|altsyncram:altsyncram_component|altsyncram_ufh1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sprite2_jumping_rom" for hierarchy "assignments:a1|datapath:d1|sprite2_jumping_rom:m26" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 251
Info (12128): Elaborating entity "altsyncram" for hierarchy "assignments:a1|datapath:d1|sprite2_jumping_rom:m26|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_jumping_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|sprite2_jumping_rom:m26|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_jumping_rom.v Line: 81
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|sprite2_jumping_rom:m26|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_jumping_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprite2_jumping.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_m9h1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_m9h1 File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_m9h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_m9h1" for hierarchy "assignments:a1|datapath:d1|sprite2_jumping_rom:m26|altsyncram:altsyncram_component|altsyncram_m9h1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sprite2_sweeping_rom" for hierarchy "assignments:a1|datapath:d1|sprite2_sweeping_rom:m27" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 252
Info (12128): Elaborating entity "altsyncram" for hierarchy "assignments:a1|datapath:d1|sprite2_sweeping_rom:m27|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_sweeping_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|sprite2_sweeping_rom:m27|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_sweeping_rom.v Line: 81
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|sprite2_sweeping_rom:m27|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_sweeping_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprite2_sweeping.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_uch1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_uch1 File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_uch1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_uch1" for hierarchy "assignments:a1|datapath:d1|sprite2_sweeping_rom:m27|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sprite2_jumpkicking_rom" for hierarchy "assignments:a1|datapath:d1|sprite2_jumpkicking_rom:m28" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 253
Info (12128): Elaborating entity "altsyncram" for hierarchy "assignments:a1|datapath:d1|sprite2_jumpkicking_rom:m28|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_jumpkicking_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|sprite2_jumpkicking_rom:m28|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_jumpkicking_rom.v Line: 81
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|sprite2_jumpkicking_rom:m28|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/sprite2_jumpkicking_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprite2_jumpkicking.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_omh1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_omh1 File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_omh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_omh1" for hierarchy "assignments:a1|datapath:d1|sprite2_jumpkicking_rom:m28|altsyncram:altsyncram_component|altsyncram_omh1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "background_rom" for hierarchy "assignments:a1|datapath:d1|background_rom:m3" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 289
Info (12128): Elaborating entity "altsyncram" for hierarchy "assignments:a1|datapath:d1|background_rom:m3|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/background_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|background_rom:m3|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/background_rom.v Line: 81
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|background_rom:m3|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/background_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../background.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_crg1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_crg1 File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_crg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_crg1" for hierarchy "assignments:a1|datapath:d1|background_rom:m3|altsyncram:altsyncram_component|altsyncram_crg1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file db/decode_11a.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decode_11a File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/decode_11a.tdf Line: 22
Info (12128): Elaborating entity "decode_11a" for hierarchy "assignments:a1|datapath:d1|background_rom:m3|altsyncram:altsyncram_component|altsyncram_crg1:auto_generated|decode_11a:rden_decode" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_crg1.tdf Line: 39
Warning (12125): Using design file db/mux_pfb.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux_pfb File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/mux_pfb.tdf Line: 22
Info (12128): Elaborating entity "mux_pfb" for hierarchy "assignments:a1|datapath:d1|background_rom:m3|altsyncram:altsyncram_component|altsyncram_crg1:auto_generated|mux_pfb:mux2" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_crg1.tdf Line: 40
Info (12128): Elaborating entity "startscreen_rom" for hierarchy "assignments:a1|datapath:d1|startscreen_rom:m1" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 294
Info (12128): Elaborating entity "altsyncram" for hierarchy "assignments:a1|datapath:d1|startscreen_rom:m1|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/startscreen_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|startscreen_rom:m1|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/startscreen_rom.v Line: 81
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|startscreen_rom:m1|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/startscreen_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../start_screen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_p2h1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_p2h1 File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_p2h1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_p2h1" for hierarchy "assignments:a1|datapath:d1|startscreen_rom:m1|altsyncram:altsyncram_component|altsyncram_p2h1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "p1_win_rom" for hierarchy "assignments:a1|datapath:d1|p1_win_rom:wm1" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 306
Info (12128): Elaborating entity "altsyncram" for hierarchy "assignments:a1|datapath:d1|p1_win_rom:wm1|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/p1_win_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|p1_win_rom:wm1|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/p1_win_rom.v Line: 81
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|p1_win_rom:wm1|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/p1_win_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../p1_win.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_qcg1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_qcg1 File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_qcg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_qcg1" for hierarchy "assignments:a1|datapath:d1|p1_win_rom:wm1|altsyncram:altsyncram_component|altsyncram_qcg1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "p2_win_rom" for hierarchy "assignments:a1|datapath:d1|p2_win_rom:wm2" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 307
Info (12128): Elaborating entity "altsyncram" for hierarchy "assignments:a1|datapath:d1|p2_win_rom:wm2|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/p2_win_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|p2_win_rom:wm2|altsyncram:altsyncram_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/p2_win_rom.v Line: 81
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|p2_win_rom:wm2|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/p2_win_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../p2_win.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_rcg1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_rcg1 File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_rcg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_rcg1" for hierarchy "assignments:a1|datapath:d1|p2_win_rom:wm2|altsyncram:altsyncram_component|altsyncram_rcg1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 93
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "start_screen.mif"
Warning (12125): Using design file db/altsyncram_ivm1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_ivm1 File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_ivm1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_ivm1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ivm1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file db/decode_7la.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decode_7la File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ivm1:auto_generated|decode_7la:decode2" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_ivm1.tdf Line: 46
Warning (12125): Using design file db/decode_01a.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decode_01a File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ivm1:auto_generated|decode_01a:rden_decode_b" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_ivm1.tdf Line: 47
Warning (12125): Using design file db/mux_ofb.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux_ofb File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/mux_ofb.tdf Line: 22
Info (12128): Elaborating entity "mux_ofb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ivm1:auto_generated|mux_ofb:mux3" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altsyncram_ivm1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Warning (12125): Using design file db/altpll_80u.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altpll_80u File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/vga_adapter.v Line: 262
Warning (12020): Port "ordered port 0" on the entity instantiation of "h4" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_top.v Line: 40
Warning (12020): Port "ordered port 0" on the entity instantiation of "h5" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_top.v Line: 39
Warning (12020): Port "ordered port 0" on the entity instantiation of "h6" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_top.v Line: 37
Warning (12020): Port "ordered port 0" on the entity instantiation of "h7" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_top.v Line: 36
Warning (12020): Port "ordered port 3" on the entity instantiation of "moves_datapath1" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored. File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_top.v Line: 34
Warning (12020): Port "ordered port 4" on the entity instantiation of "moves_datapath1" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored. File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_top.v Line: 34
Info (278001): Inferred 16 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "assignments:a1|datapath:d1|moves_top:m_t2|Mod1" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_top.v Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "assignments:a1|datapath:d1|moves_top:m_t2|Div1" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_top.v Line: 39
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "assignments:a1|datapath:d1|moves_top:m_t2|Mod0" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_top.v Line: 37
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "assignments:a1|datapath:d1|moves_top:m_t2|Div0" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_top.v Line: 36
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "assignments:a1|datapath:d1|Mod0" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 144
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "assignments:a1|datapath:d1|Mod1" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 156
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "assignments:a1|datapath:d1|Mod4" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 183
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "assignments:a1|datapath:d1|Div0" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 145
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "assignments:a1|datapath:d1|Div2" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 170
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "assignments:a1|datapath:d1|Div1" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 157
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "assignments:a1|datapath:d1|Div4" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 184
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "assignments:a1|datapath:d1|Div3" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 175
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "assignments:a1|datapath:d1|Mod3" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 174
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "assignments:a1|datapath:d1|Mod2" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 169
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "assignments:a1|datapath:d1|Div5" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 287
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "assignments:a1|datapath:d1|Mod5" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 287
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Mod1" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_top.v Line: 40
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Mod1" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_top.v Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/lpm_divide_62m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/sign_div_unsign_9kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/alt_u_div_ose.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Div1" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_top.v Line: 39
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|moves_top:m_t2|lpm_divide:Div1" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/moves_top.v Line: 39
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf
    Info (12023): Found entity 1: lpm_divide_3am File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/lpm_divide_3am.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|lpm_divide:Mod0" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 144
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|lpm_divide:Mod0" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 144
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_p3m.tdf
    Info (12023): Found entity 1: lpm_divide_p3m File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/lpm_divide_p3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/sign_div_unsign_slh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf
    Info (12023): Found entity 1: alt_u_div_uve File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/alt_u_div_uve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|lpm_divide:Div0" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 145
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|lpm_divide:Div0" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 145
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mbm.tdf
    Info (12023): Found entity 1: lpm_divide_mbm File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/lpm_divide_mbm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|lpm_divide:Div2" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 170
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|lpm_divide:Div2" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 170
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf
    Info (12023): Found entity 1: lpm_divide_kbm File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/lpm_divide_kbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/sign_div_unsign_qlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf
    Info (12023): Found entity 1: alt_u_div_qve File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/alt_u_div_qve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|lpm_divide:Div3" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 175
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|lpm_divide:Div3" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 175
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "assignments:a1|datapath:d1|lpm_divide:Mod3" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 174
Info (12133): Instantiated megafunction "assignments:a1|datapath:d1|lpm_divide:Mod3" with the following parameter: File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/datapath.v Line: 174
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf
    Info (12023): Found entity 1: lpm_divide_n3m File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/lpm_divide_n3m.tdf Line: 24
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 39
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 50
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 50
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 50
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 50
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 50
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 50
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 50
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 51
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 51
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 51
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 51
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 51
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 51
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 51
Info (286030): Timing-Driven Synthesis is running
Info (17049): 35 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file //SRVD/Homes$/wangbox2/Desktop/M1_Demo/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 42 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 33
    Warning (15610): No output dependent on input pin "SW[1]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 33
    Warning (15610): No output dependent on input pin "SW[2]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 33
    Warning (15610): No output dependent on input pin "SW[3]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 33
    Warning (15610): No output dependent on input pin "SW[4]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 33
    Warning (15610): No output dependent on input pin "SW[5]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 33
    Warning (15610): No output dependent on input pin "SW[6]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 33
    Warning (15610): No output dependent on input pin "SW[7]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 33
    Warning (15610): No output dependent on input pin "SW[8]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 33
    Warning (15610): No output dependent on input pin "SW[9]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 33
    Warning (15610): No output dependent on input pin "KEY[1]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 31
    Warning (15610): No output dependent on input pin "KEY[2]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 31
    Warning (15610): No output dependent on input pin "GPIO_0[0]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[1]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[2]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[3]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[4]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[5]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[6]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[7]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[8]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[9]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[11]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[13]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[15]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[17]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[19]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[21]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[22]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[23]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[24]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[25]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[26]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[27]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[28]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[29]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[30]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[31]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[32]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[33]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[34]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
    Warning (15610): No output dependent on input pin "GPIO_0[35]" File: //SRVD/Homes$/wangbox2/Desktop/M1_Demo/top.v Line: 45
Info (21057): Implemented 4917 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 51 input pins
    Info (21059): Implemented 71 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 4459 logic cells
    Info (21064): Implemented 333 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 156 warnings
    Info: Peak virtual memory: 831 megabytes
    Info: Processing ended: Fri Nov 29 16:14:19 2019
    Info: Elapsed time: 00:02:43
    Info: Total CPU time (on all processors): 00:01:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in //SRVD/Homes$/wangbox2/Desktop/M1_Demo/output_files/top.map.smsg.


