
*** Running vivado
    with args -log design_1_GAME_logic_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_GAME_logic_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_GAME_logic_0_0.tcl -notrace
Command: synth_design -top design_1_GAME_logic_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_GAME_logic_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18112
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1036.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_GAME_logic_0_0' [c:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/bd/design_1/ip/design_1_GAME_logic_0_0/synth/design_1_GAME_logic_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'GAME_logic' [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/GAME_logic.v:3]
	Parameter H_TOT bound to: 800 - type: integer 
	Parameter V_TOT bound to: 525 - type: integer 
	Parameter P_NUM bound to: 4 - type: integer 
	Parameter H_SIZE bound to: 10 - type: integer 
	Parameter V_SIZE bound to: 10 - type: integer 
	Parameter W_SIZE bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'GAME_state' [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/GAME_state.v:4]
	Parameter S_GAME_INIT bound to: 2'b00 
	Parameter S_GAME_PAUSED bound to: 2'b01 
	Parameter S_GAME_RUNNING bound to: 2'b10 
	Parameter S_GAME_OVER bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/GAME_state.v:40]
INFO: [Synth 8-226] default block is never used [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/GAME_state.v:72]
INFO: [Synth 8-6155] done synthesizing module 'GAME_state' (1#1) [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/GAME_state.v:4]
INFO: [Synth 8-6157] synthesizing module 'POSEDGE_detection' [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/POSEDGE_detection.v:4]
INFO: [Synth 8-6155] done synthesizing module 'POSEDGE_detection' (2#1) [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/POSEDGE_detection.v:4]
INFO: [Synth 8-6157] synthesizing module 'PIPE_state' [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/PIPE_state.v:3]
	Parameter S_PIPE_INIT bound to: 2'b00 
	Parameter S_PIPE_PAUSED bound to: 2'b01 
	Parameter S_PIPE_MOVE bound to: 2'b10 
	Parameter S_PIPE_LOAD bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/PIPE_state.v:43]
INFO: [Synth 8-226] default block is never used [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/PIPE_state.v:82]
INFO: [Synth 8-6155] done synthesizing module 'PIPE_state' (3#1) [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/PIPE_state.v:3]
INFO: [Synth 8-6157] synthesizing module 'PIPE_position' [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/PIPE_position.v:4]
	Parameter H_TOT bound to: 800 - type: integer 
	Parameter RST_POS bound to: 0 - type: integer 
	Parameter START_POS bound to: 150 - type: integer 
	Parameter END_POS bound to: 0 - type: integer 
	Parameter START_SPEED bound to: 800000 - type: integer 
	Parameter MAX_SPEED bound to: 100000 - type: integer 
	Parameter SPEED_INC bound to: 10000 - type: integer 
	Parameter P_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MYCOUNTER' [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/MYCOUNTER.v:3]
	Parameter LIM bound to: 800000 - type: integer 
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MYCOUNTER' (4#1) [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/MYCOUNTER.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PIPE_position' (5#1) [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/PIPE_position.v:4]
INFO: [Synth 8-6157] synthesizing module 'WINDOW_regs' [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/WINDOW_regs.v:3]
	Parameter V_TOT bound to: 525 - type: integer 
	Parameter P_NUM bound to: 4 - type: integer 
	Parameter V_SIZE bound to: 10 - type: integer 
	Parameter W_SIZE bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'WINDOW_regs' (6#1) [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/WINDOW_regs.v:3]
INFO: [Synth 8-6157] synthesizing module 'RND_generator' [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/RND_generator.v:3]
	Parameter V_TOT bound to: 525 - type: integer 
	Parameter OFFSET bound to: 40 - type: integer 
	Parameter V_SIZE bound to: 10 - type: integer 
	Parameter LFSR_SIZE bound to: 16 - type: integer 
	Parameter MOD_LFSR bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RND_generator' (7#1) [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/RND_generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'BIRD_state' [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/BIRD_state.v:4]
	Parameter S_BIRD_INIT bound to: 2'b00 
	Parameter S_BIRD_PAUSED bound to: 2'b01 
	Parameter S_BIRD_MOVE bound to: 2'b10 
	Parameter S_BIRD_DEAD bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/BIRD_state.v:36]
INFO: [Synth 8-226] default block is never used [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/BIRD_state.v:65]
INFO: [Synth 8-6155] done synthesizing module 'BIRD_state' (8#1) [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/BIRD_state.v:4]
INFO: [Synth 8-6157] synthesizing module 'BIRD_position' [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/BIRD_position.v:4]
	Parameter V_TOT bound to: 525 - type: integer 
	Parameter START_POS bound to: 220 - type: integer 
	Parameter GROUND_POS bound to: 435 - type: integer 
	Parameter SKY_POS bound to: 0 - type: integer 
	Parameter B_WIDTH bound to: 16 - type: integer 
	Parameter BIRD_SPEED bound to: 100000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MYCOUNTER__parameterized0' [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/MYCOUNTER.v:3]
	Parameter LIM bound to: 100000 - type: integer 
	Parameter N bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MYCOUNTER__parameterized0' (8#1) [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/MYCOUNTER.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BIRD_position' (9#1) [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/BIRD_position.v:4]
INFO: [Synth 8-6157] synthesizing module 'BIRD_collision' [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/BIRD_collision.v:4]
	Parameter H_TOT bound to: 800 - type: integer 
	Parameter V_TOT bound to: 525 - type: integer 
	Parameter GROUND_POS bound to: 435 - type: integer 
	Parameter SKY_POS bound to: 0 - type: integer 
	Parameter B_POS_X bound to: 191 - type: integer 
	Parameter B_WIDTH bound to: 16 - type: integer 
	Parameter P_WIDTH bound to: 40 - type: integer 
	Parameter P_DISTANCE bound to: 150 - type: integer 
	Parameter P_WINDOW bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BIRD_collision' (10#1) [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/BIRD_collision.v:4]
INFO: [Synth 8-6155] done synthesizing module 'GAME_logic' (11#1) [C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/new/GAME_logic.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_GAME_logic_0_0' (12#1) [c:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.srcs/sources_1/bd/design_1/ip/design_1_GAME_logic_0_0/synth/design_1_GAME_logic_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1036.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1036.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1036.555 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1036.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1036.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1036.555 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1036.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1036.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1036.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rCurrentState_reg' in module 'GAME_state'
INFO: [Synth 8-802] inferred FSM for state register 'rCurrent_State_reg' in module 'PIPE_state'
INFO: [Synth 8-802] inferred FSM for state register 'rCurrentState_reg' in module 'BIRD_state'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             S_GAME_INIT |                               00 |                               00
           S_GAME_PAUSED |                               01 |                               01
          S_GAME_RUNNING |                               10 |                               10
             S_GAME_OVER |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rCurrentState_reg' using encoding 'sequential' in module 'GAME_state'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             S_PIPE_INIT |                               00 |                               00
           S_PIPE_PAUSED |                               01 |                               01
             S_PIPE_MOVE |                               10 |                               10
             S_PIPE_LOAD |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rCurrent_State_reg' using encoding 'sequential' in module 'PIPE_state'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             S_BIRD_INIT |                               00 |                               00
           S_BIRD_PAUSED |                               01 |                               01
             S_BIRD_MOVE |                               10 |                               10
             S_BIRD_DEAD |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rCurrentState_reg' using encoding 'sequential' in module 'BIRD_state'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1036.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input   20 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   3 Input   18 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1036.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1036.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1036.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1036.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1036.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1036.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1036.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1036.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1036.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1036.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    25|
|2     |LUT1   |    18|
|3     |LUT2   |    30|
|4     |LUT3   |    13|
|5     |LUT4   |    41|
|6     |LUT5   |    12|
|7     |LUT6   |    31|
|8     |FDRE   |   109|
|9     |FDSE   |    27|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1036.555 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1036.555 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1036.555 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1036.555 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1036.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1036.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.runs/design_1_GAME_logic_0_0_synth_1/design_1_GAME_logic_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/staea/Documents/KUL/DDC/Project/flappy_bird/flappy_bird.runs/design_1_GAME_logic_0_0_synth_1/design_1_GAME_logic_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_GAME_logic_0_0_utilization_synth.rpt -pb design_1_GAME_logic_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 22:55:33 2024...
