<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: pwm                                 Date:  1- 7-2024,  3:56PM
Device Used: XC9536XL-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
20 /36  ( 56%) 57  /180  ( 32%) 29 /108 ( 27%)   17 /36  ( 47%) 13 /34  ( 38%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           9/18        9/54       16/90       3/17
FB2          11/18       20/54       41/90      10/17
             -----       -----       -----      -----    
             20/36       29/108      57/180     13/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk_counter' mapped onto global clock net GCK1.
Signal 'lach' mapped onto global clock net GCK2.
Global output enable net(s) unused.
Signal 'start' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    9           9    |  I/O              :     8      28
Output        :    1           1    |  GCK/IO           :     2       3
Bidirectional :    0           0    |  GTS/IO           :     2       2
GCK           :    2           2    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     13          13

** Power Data **

There are 20 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'pwm.ise'.
*************************  Summary of Mapped Logic  ************************

** 1 Outputs **

Signal                       Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                         Pts   Inps          No.  Type    Use     Mode Rate State
out_pwm                      1     2     FB2_2   44   I/O     O       STD  FAST 

** 19 Buried Nodes **

Signal                       Total Total Loc     Pwr  Reg Init
Name                         Pts   Inps          Mode State
reg_count<0>                 0     0     FB1_10  STD  RESET
reg_pwm<7>                   2     2     FB1_11  STD  RESET
reg_pwm<6>                   2     2     FB1_12  STD  RESET
reg_pwm<5>                   2     2     FB1_13  STD  RESET
reg_pwm<4>                   2     2     FB1_14  STD  RESET
reg_pwm<3>                   2     2     FB1_15  STD  RESET
reg_pwm<2>                   2     2     FB1_16  STD  RESET
reg_pwm<1>                   2     2     FB1_17  STD  RESET
reg_pwm<0>                   2     2     FB1_18  STD  RESET
$OpTx$INV$3                  8     8     FB2_3   STD  
reg_count<7>                 1     7     FB2_8   STD  RESET
reg_count<6>                 1     6     FB2_9   STD  RESET
reg_count<5>                 1     5     FB2_10  STD  RESET
reg_count<4>                 1     4     FB2_11  STD  RESET
reg_count<3>                 1     3     FB2_12  STD  RESET
reg_count<2>                 1     2     FB2_13  STD  RESET
reg_count<1>                 1     1     FB2_14  STD  RESET
$OpTx$$OpTx$FX_DC$5_INV$175  1     2     FB2_15  STD  
pwm_out                      24    12    FB2_18  STD  RESET

** 12 Inputs **

Signal                       Loc     Pin  Pin     Pin     
Name                                 No.  Type    Use     
number<7>                    FB1_1   2    I/O     I
clk_counter                  FB1_3   5~   GCK/I/O GCK
lach                         FB1_5   6~   GCK/I/O GCK
number<6>                    FB2_1   1    I/O     I
number<4>                    FB2_3   42   GTS/I/O I
number<3>                    FB2_5   40   GTS/I/O I
start                        FB2_6   39~  GSR/I/O GSR/I
number<0>                    FB2_8   37   I/O     I
select_source_laser          FB2_9   36   I/O     I
number<1>                    FB2_11  34   I/O     I
number<2>                    FB2_13  29   I/O     I
number<5>                    FB2_15  27   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1   2     I/O     I
(unused)              0       0     0   5     FB1_2   3     I/O     
(unused)              0       0     0   5     FB1_3   5     GCK/I/O GCK
(unused)              0       0     0   5     FB1_4   4     I/O     
(unused)              0       0     0   5     FB1_5   6     GCK/I/O GCK
(unused)              0       0     0   5     FB1_6   8     I/O     
(unused)              0       0     0   5     FB1_7   7     GCK/I/O 
(unused)              0       0     0   5     FB1_8   9     I/O     
(unused)              0       0     0   5     FB1_9   11    I/O     
reg_count<0>          0       0     0   5     FB1_10  12    I/O     (b)
reg_pwm<7>            2       0     0   3     FB1_11  13    I/O     (b)
reg_pwm<6>            2       0     0   3     FB1_12  14    I/O     (b)
reg_pwm<5>            2       0     0   3     FB1_13  18    I/O     (b)
reg_pwm<4>            2       0     0   3     FB1_14  19    I/O     (b)
reg_pwm<3>            2       0     0   3     FB1_15  20    I/O     (b)
reg_pwm<2>            2       0     0   3     FB1_16  22    I/O     (b)
reg_pwm<1>            2       0     0   3     FB1_17  24    I/O     (b)
reg_pwm<0>            2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: number<0>          4: number<3>          7: number<6> 
  2: number<1>          5: number<4>          8: number<7> 
  3: number<2>          6: number<5>          9: start 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
reg_count<0>         ........................................ 0
reg_pwm<7>           .......XX............................... 2
reg_pwm<6>           ......X.X............................... 2
reg_pwm<5>           .....X..X............................... 2
reg_pwm<4>           ....X...X............................... 2
reg_pwm<3>           ...X....X............................... 2
reg_pwm<2>           ..X.....X............................... 2
reg_pwm<1>           .X......X............................... 2
reg_pwm<0>           X.......X............................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               20/34
Number of signals used by logic mapping into function block:  20
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB2_1   1     I/O     I
out_pwm               1       0   /\4   0     FB2_2   44    I/O     O
$OpTx$INV$3           8       3<-   0   0     FB2_3   42    GTS/I/O I
(unused)              0       0   /\3   2     FB2_4   43    I/O     (b)
(unused)              0       0     0   5     FB2_5   40    GTS/I/O I
(unused)              0       0     0   5     FB2_6   39    GSR/I/O GSR/I
(unused)              0       0     0   5     FB2_7   38    I/O     
reg_count<7>          1       0     0   4     FB2_8   37    I/O     I
reg_count<6>          1       0     0   4     FB2_9   36    I/O     I
reg_count<5>          1       0     0   4     FB2_10  35    I/O     (b)
reg_count<4>          1       0     0   4     FB2_11  34    I/O     I
reg_count<3>          1       0     0   4     FB2_12  33    I/O     (b)
reg_count<2>          1       0     0   4     FB2_13  29    I/O     I
reg_count<1>          1       0     0   4     FB2_14  28    I/O     (b)
$OpTx$$OpTx$FX_DC$5_INV$175
                      1       0     0   4     FB2_15  27    I/O     I
(unused)              0       0   \/5   0     FB2_16  26    I/O     (b)
(unused)              0       0   \/5   0     FB2_17  25    I/O     (b)
pwm_out              24      19<-   0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$5_INV$175   8: reg_count<4>      15: reg_pwm<3> 
  2: $OpTx$INV$3                   9: reg_count<5>      16: reg_pwm<4> 
  3: pwm_out                      10: reg_count<6>      17: reg_pwm<5> 
  4: reg_count<0>                 11: reg_count<7>      18: reg_pwm<6> 
  5: reg_count<1>                 12: reg_pwm<0>        19: reg_pwm<7> 
  6: reg_count<2>                 13: reg_pwm<1>        20: select_source_laser 
  7: reg_count<3>                 14: reg_pwm<2>       

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
out_pwm              ..X................X.................... 2
$OpTx$INV$3          ...XXX.X...XXX.X........................ 8
reg_count<7>         ...XXXXXXX.............................. 7
reg_count<6>         ...XXXXXX............................... 6
reg_count<5>         ...XXXXX................................ 5
reg_count<4>         ...XXXX................................. 4
reg_count<3>         ...XXX.................................. 3
reg_count<2>         ...XX................................... 2
reg_count<1>         ...X.................................... 1
$OpTx$$OpTx$FX_DC$5_INV$175 
                     ..........X.......X..................... 2
pwm_out              XX....XXXXX...XXXXX..................... 12
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$$OpTx$FX_DC$5_INV$175 <= (NOT reg_count(7) AND reg_pwm(7));


$OpTx$INV$3 <= ((NOT reg_count(0) AND NOT reg_count(1) AND reg_pwm(2) AND 
	reg_pwm(0))
	OR (NOT reg_count(0) AND NOT reg_count(2) AND reg_pwm(1) AND 
	reg_pwm(0))
	OR (NOT reg_count(0) AND reg_pwm(1) AND reg_pwm(2) AND 
	reg_pwm(0))
	OR (NOT reg_count(4) AND reg_pwm(4))
	OR (NOT reg_count(2) AND reg_pwm(2))
	OR (NOT reg_count(1) AND NOT reg_count(2) AND reg_pwm(1))
	OR (NOT reg_count(1) AND reg_pwm(1) AND reg_pwm(2))
	OR (NOT reg_count(0) AND NOT reg_count(1) AND NOT reg_count(2) AND 
	reg_pwm(0)));










out_pwm <= NOT ((NOT pwm_out AND select_source_laser));

FDCPE_pwm_out: FDCPE port map (pwm_out,pwm_out_D,clk_counter,NOT start,'0');
pwm_out_D <= ((out_pwm_OBUF.EXP)
	OR (reg_count(4) AND reg_count(6) AND NOT reg_pwm(4) AND 
	NOT reg_pwm(5) AND NOT $OpTx$$OpTx$FX_DC$5_INV$175)
	OR (reg_count(4) AND NOT reg_pwm(4) AND NOT reg_pwm(6) AND 
	NOT reg_pwm(5) AND NOT $OpTx$$OpTx$FX_DC$5_INV$175)
	OR (reg_count(6) AND reg_count(3) AND NOT reg_pwm(5) AND 
	NOT $OpTx$INV$3 AND NOT $OpTx$$OpTx$FX_DC$5_INV$175)
	OR (reg_count(6) AND NOT reg_pwm(3) AND NOT reg_pwm(5) AND 
	NOT $OpTx$INV$3 AND NOT $OpTx$$OpTx$FX_DC$5_INV$175)
	OR (NOT reg_pwm(6) AND NOT reg_pwm(3) AND NOT reg_pwm(5) AND 
	NOT $OpTx$INV$3 AND NOT $OpTx$$OpTx$FX_DC$5_INV$175)
	OR (EXP6_.EXP)
	OR (reg_count(4) AND reg_count(5) AND NOT reg_pwm(4) AND 
	NOT reg_pwm(6) AND NOT $OpTx$$OpTx$FX_DC$5_INV$175)
	OR (reg_count(6) AND reg_count(3) AND reg_count(5) AND 
	NOT $OpTx$INV$3 AND NOT $OpTx$$OpTx$FX_DC$5_INV$175)
	OR (reg_count(6) AND reg_count(5) AND NOT reg_pwm(3) AND 
	NOT $OpTx$INV$3 AND NOT $OpTx$$OpTx$FX_DC$5_INV$175)
	OR (reg_count(3) AND reg_count(5) AND NOT reg_pwm(6) AND 
	NOT $OpTx$INV$3 AND NOT $OpTx$$OpTx$FX_DC$5_INV$175)
	OR (reg_count(5) AND NOT reg_pwm(6) AND NOT reg_pwm(3) AND 
	NOT $OpTx$INV$3 AND NOT $OpTx$$OpTx$FX_DC$5_INV$175)
	OR (reg_count(7) AND NOT reg_pwm(7))
	OR (reg_count(6) AND NOT reg_pwm(6) AND 
	NOT $OpTx$$OpTx$FX_DC$5_INV$175)
	OR (reg_count(6) AND reg_count(5) AND NOT reg_pwm(5) AND 
	NOT $OpTx$$OpTx$FX_DC$5_INV$175)
	OR (reg_count(5) AND NOT reg_pwm(6) AND NOT reg_pwm(5) AND 
	NOT $OpTx$$OpTx$FX_DC$5_INV$175)
	OR (reg_count(4) AND reg_count(6) AND reg_count(5) AND 
	NOT reg_pwm(4) AND NOT $OpTx$$OpTx$FX_DC$5_INV$175));

FTCPE_reg_count0: FTCPE port map (reg_count(0),'1',clk_counter,NOT start,'0');

FTCPE_reg_count1: FTCPE port map (reg_count(1),reg_count(0),clk_counter,NOT start,'0');

FTCPE_reg_count2: FTCPE port map (reg_count(2),reg_count_T(2),clk_counter,NOT start,'0');
reg_count_T(2) <= (reg_count(0) AND reg_count(1));

FTCPE_reg_count3: FTCPE port map (reg_count(3),reg_count_T(3),clk_counter,NOT start,'0');
reg_count_T(3) <= (reg_count(0) AND reg_count(1) AND reg_count(2));

FTCPE_reg_count4: FTCPE port map (reg_count(4),reg_count_T(4),clk_counter,NOT start,'0');
reg_count_T(4) <= (reg_count(0) AND reg_count(1) AND reg_count(2) AND 
	reg_count(3));

FTCPE_reg_count5: FTCPE port map (reg_count(5),reg_count_T(5),clk_counter,NOT start,'0');
reg_count_T(5) <= (reg_count(4) AND reg_count(0) AND reg_count(1) AND 
	reg_count(2) AND reg_count(3));

FTCPE_reg_count6: FTCPE port map (reg_count(6),reg_count_T(6),clk_counter,NOT start,'0');
reg_count_T(6) <= (reg_count(4) AND reg_count(0) AND reg_count(1) AND 
	reg_count(2) AND reg_count(3) AND reg_count(5));

FTCPE_reg_count7: FTCPE port map (reg_count(7),reg_count_T(7),clk_counter,NOT start,'0');
reg_count_T(7) <= (reg_count(4) AND reg_count(6) AND reg_count(0) AND 
	reg_count(1) AND reg_count(2) AND reg_count(3) AND reg_count(5));

FDCPE_reg_pwm0: FDCPE port map (reg_pwm(0),number(0),lach,'0','0',NOT start);

FDCPE_reg_pwm1: FDCPE port map (reg_pwm(1),number(1),lach,'0','0',NOT start);

FDCPE_reg_pwm2: FDCPE port map (reg_pwm(2),number(2),lach,'0','0',NOT start);

FDCPE_reg_pwm3: FDCPE port map (reg_pwm(3),number(3),lach,'0','0',NOT start);

FDCPE_reg_pwm4: FDCPE port map (reg_pwm(4),number(4),lach,'0','0',NOT start);

FDCPE_reg_pwm5: FDCPE port map (reg_pwm(5),number(5),lach,'0','0',NOT start);

FDCPE_reg_pwm6: FDCPE port map (reg_pwm(6),number(6),lach,'0','0',NOT start);

FDCPE_reg_pwm7: FDCPE port map (reg_pwm(7),number(7),lach,'0','0',NOT start);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9536XL-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9536XL-5-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 number<6>                        23 GND                           
  2 number<7>                        24 KPR                           
  3 KPR                              25 KPR                           
  4 KPR                              26 KPR                           
  5 clk_counter                      27 number<5>                     
  6 lach                             28 KPR                           
  7 KPR                              29 number<2>                     
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 KPR                              33 KPR                           
 12 KPR                              34 number<1>                     
 13 KPR                              35 KPR                           
 14 KPR                              36 select_source_laser           
 15 TDI                              37 number<0>                     
 16 TMS                              38 KPR                           
 17 TCK                              39 start                         
 18 KPR                              40 number<3>                     
 19 KPR                              41 VCC                           
 20 KPR                              42 number<4>                     
 21 VCC                              43 KPR                           
 22 KPR                              44 out_pwm                       


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95*xl-*-*
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
