PPA Report for sync_pos_edge_reg_pipelined.v (Module: sync_pos_edge_reg_pipelined)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 29
IO Count: 21
Cell Count: 79

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 673.85 MHz
Reg-to-Reg Critical Path Delay: 1.261 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
