
MSC_STM32F411RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cedc  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002dc  0800d074  0800d074  0000e074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d350  0800d350  0000f030  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d350  0800d350  0000e350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d358  0800d358  0000f030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d358  0800d358  0000e358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d35c  0800d35c  0000e35c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000030  20000000  0800d360  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00010f9c  20000030  0800d390  0000f030  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20010fcc  0800d390  0000ffcc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f030  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002423d  00000000  00000000  0000f060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000055da  00000000  00000000  0003329d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018d0  00000000  00000000  00038878  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014bf  00000000  00000000  0003a148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ddaa  00000000  00000000  0003b607  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000208a9  00000000  00000000  000593b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b4fb7  00000000  00000000  00079c5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012ec11  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000069fc  00000000  00000000  0012ec54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00135650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000030 	.word	0x20000030
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800d05c 	.word	0x0800d05c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000034 	.word	0x20000034
 80001d4:	0800d05c 	.word	0x0800d05c

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <tud_hid_set_report_cb>:

#include <usb_class.h>

// 1. Set Report Callback
void tud_hid_set_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t const* buffer, uint16_t bufsize)
{
 8000504:	b480      	push	{r7}
 8000506:	b083      	sub	sp, #12
 8000508:	af00      	add	r7, sp, #0
 800050a:	603b      	str	r3, [r7, #0]
 800050c:	4603      	mov	r3, r0
 800050e:	71fb      	strb	r3, [r7, #7]
 8000510:	460b      	mov	r3, r1
 8000512:	71bb      	strb	r3, [r7, #6]
 8000514:	4613      	mov	r3, r2
 8000516:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) bufsize;
}
 8000518:	bf00      	nop
 800051a:	370c      	adds	r7, #12
 800051c:	46bd      	mov	sp, r7
 800051e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000522:	4770      	bx	lr

08000524 <tud_hid_get_report_cb>:

// 2. Get Report Callback
uint16_t tud_hid_get_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t* buffer, uint16_t reqlen)
{
 8000524:	b480      	push	{r7}
 8000526:	b083      	sub	sp, #12
 8000528:	af00      	add	r7, sp, #0
 800052a:	603b      	str	r3, [r7, #0]
 800052c:	4603      	mov	r3, r0
 800052e:	71fb      	strb	r3, [r7, #7]
 8000530:	460b      	mov	r3, r1
 8000532:	71bb      	strb	r3, [r7, #6]
 8000534:	4613      	mov	r3, r2
 8000536:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) reqlen;
  return 0;
 8000538:	2300      	movs	r3, #0
}
 800053a:	4618      	mov	r0, r3
 800053c:	370c      	adds	r7, #12
 800053e:	46bd      	mov	sp, r7
 8000540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000544:	4770      	bx	lr
	...

08000548 <HAL_TIM_OC_DelayElapsedCallback>:
bool is_ready = true;

uint16_t normal_arr = 10000-1;
uint16_t emerg_arr = 1000-1;

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim){
 8000548:	b580      	push	{r7, lr}
 800054a:	b082      	sub	sp, #8
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
	if(is_ready){
 8000550:	4b05      	ldr	r3, [pc, #20]	@ (8000568 <HAL_TIM_OC_DelayElapsedCallback+0x20>)
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	2b00      	cmp	r3, #0
 8000556:	d003      	beq.n	8000560 <HAL_TIM_OC_DelayElapsedCallback+0x18>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000558:	2120      	movs	r1, #32
 800055a:	4804      	ldr	r0, [pc, #16]	@ (800056c <HAL_TIM_OC_DelayElapsedCallback+0x24>)
 800055c:	f001 fd4d 	bl	8001ffa <HAL_GPIO_TogglePin>
	}
}
 8000560:	bf00      	nop
 8000562:	3708      	adds	r7, #8
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}
 8000568:	20000000 	.word	0x20000000
 800056c:	40020000 	.word	0x40020000

08000570 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
 8000576:	4603      	mov	r3, r0
 8000578:	80fb      	strh	r3, [r7, #6]
	is_ready = false;
 800057a:	4b18      	ldr	r3, [pc, #96]	@ (80005dc <HAL_GPIO_EXTI_Callback+0x6c>)
 800057c:	2200      	movs	r2, #0
 800057e:	701a      	strb	r2, [r3, #0]

	if(g_is_emergency_mode){
 8000580:	4b17      	ldr	r3, [pc, #92]	@ (80005e0 <HAL_GPIO_EXTI_Callback+0x70>)
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	2b00      	cmp	r3, #0
 8000586:	d00a      	beq.n	800059e <HAL_GPIO_EXTI_Callback+0x2e>
		// emergency -> normal
		__HAL_TIM_SET_AUTORELOAD(&htim11, normal_arr);
 8000588:	4b16      	ldr	r3, [pc, #88]	@ (80005e4 <HAL_GPIO_EXTI_Callback+0x74>)
 800058a:	881a      	ldrh	r2, [r3, #0]
 800058c:	4b16      	ldr	r3, [pc, #88]	@ (80005e8 <HAL_GPIO_EXTI_Callback+0x78>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000592:	4b14      	ldr	r3, [pc, #80]	@ (80005e4 <HAL_GPIO_EXTI_Callback+0x74>)
 8000594:	881b      	ldrh	r3, [r3, #0]
 8000596:	461a      	mov	r2, r3
 8000598:	4b13      	ldr	r3, [pc, #76]	@ (80005e8 <HAL_GPIO_EXTI_Callback+0x78>)
 800059a:	60da      	str	r2, [r3, #12]
 800059c:	e009      	b.n	80005b2 <HAL_GPIO_EXTI_Callback+0x42>
	}else{
		// normal -> emergency
		__HAL_TIM_SET_AUTORELOAD(&htim11, emerg_arr);
 800059e:	4b13      	ldr	r3, [pc, #76]	@ (80005ec <HAL_GPIO_EXTI_Callback+0x7c>)
 80005a0:	881a      	ldrh	r2, [r3, #0]
 80005a2:	4b11      	ldr	r3, [pc, #68]	@ (80005e8 <HAL_GPIO_EXTI_Callback+0x78>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80005a8:	4b10      	ldr	r3, [pc, #64]	@ (80005ec <HAL_GPIO_EXTI_Callback+0x7c>)
 80005aa:	881b      	ldrh	r3, [r3, #0]
 80005ac:	461a      	mov	r2, r3
 80005ae:	4b0e      	ldr	r3, [pc, #56]	@ (80005e8 <HAL_GPIO_EXTI_Callback+0x78>)
 80005b0:	60da      	str	r2, [r3, #12]
	}

	g_is_emergency_mode = !g_is_emergency_mode;
 80005b2:	4b0b      	ldr	r3, [pc, #44]	@ (80005e0 <HAL_GPIO_EXTI_Callback+0x70>)
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	bf14      	ite	ne
 80005ba:	2301      	movne	r3, #1
 80005bc:	2300      	moveq	r3, #0
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	f083 0301 	eor.w	r3, r3, #1
 80005c4:	b2db      	uxtb	r3, r3
 80005c6:	f003 0301 	and.w	r3, r3, #1
 80005ca:	b2da      	uxtb	r2, r3
 80005cc:	4b04      	ldr	r3, [pc, #16]	@ (80005e0 <HAL_GPIO_EXTI_Callback+0x70>)
 80005ce:	701a      	strb	r2, [r3, #0]
}
 80005d0:	bf00      	nop
 80005d2:	370c      	adds	r7, #12
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr
 80005dc:	20000000 	.word	0x20000000
 80005e0:	20000680 	.word	0x20000680
 80005e4:	20000002 	.word	0x20000002
 80005e8:	2000004c 	.word	0x2000004c
 80005ec:	20000004 	.word	0x20000004

080005f0 <mod_change_watchdog>:

void mod_change_watchdog(){
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
	if(!is_ready){
 80005f4:	4b09      	ldr	r3, [pc, #36]	@ (800061c <mod_change_watchdog+0x2c>)
 80005f6:	781b      	ldrb	r3, [r3, #0]
 80005f8:	f083 0301 	eor.w	r3, r3, #1
 80005fc:	b2db      	uxtb	r3, r3
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d00a      	beq.n	8000618 <mod_change_watchdog+0x28>
		tud_disconnect();
 8000602:	f007 fd53 	bl	80080ac <tud_disconnect>
		HAL_Delay(500);
 8000606:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800060a:	f000 ff39 	bl	8001480 <HAL_Delay>
		tud_connect();
 800060e:	f007 fd59 	bl	80080c4 <tud_connect>

		is_ready = true;
 8000612:	4b02      	ldr	r3, [pc, #8]	@ (800061c <mod_change_watchdog+0x2c>)
 8000614:	2201      	movs	r2, #1
 8000616:	701a      	strb	r2, [r3, #0]
	}
}
 8000618:	bf00      	nop
 800061a:	bd80      	pop	{r7, pc}
 800061c:	20000000 	.word	0x20000000

08000620 <cdc_task>:

void cdc_task(void) {
 8000620:	b580      	push	{r7, lr}
 8000622:	b096      	sub	sp, #88	@ 0x58
 8000624:	af00      	add	r7, sp, #0
    // 1. 긴급 모드가 아니면 CDC 처리를 하지 않음
    if (!g_is_emergency_mode) return;
 8000626:	4b17      	ldr	r3, [pc, #92]	@ (8000684 <cdc_task+0x64>)
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	f083 0301 	eor.w	r3, r3, #1
 800062e:	b2db      	uxtb	r3, r3
 8000630:	2b00      	cmp	r3, #0
 8000632:	d123      	bne.n	800067c <cdc_task+0x5c>
TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_ready(void) {
  return tud_cdc_n_ready(0);
}

TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_connected(void) {
  return tud_cdc_n_connected(0);
 8000634:	2000      	movs	r0, #0
 8000636:	f003 fe43 	bl	80042c0 <tud_cdc_n_connected>
 800063a:	4603      	mov	r3, r0

    // 2. PC와 연결되어 있는지 확인 (DTR 신호 체크)
    if (tud_cdc_connected()) {
 800063c:	2b00      	cmp	r3, #0
 800063e:	d01e      	beq.n	800067e <cdc_task+0x5e>
TU_ATTR_ALWAYS_INLINE static inline void tud_cdc_set_wanted_char(char wanted) {
  tud_cdc_n_set_wanted_char(0, wanted);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_available(void) {
  return tud_cdc_n_available(0);
 8000640:	2000      	movs	r0, #0
 8000642:	f003 fe83 	bl	800434c <tud_cdc_n_available>
 8000646:	4603      	mov	r3, r0
        // 3. 읽을 데이터가 있는지 확인
        if (tud_cdc_available()) {
 8000648:	2b00      	cmp	r3, #0
 800064a:	d018      	beq.n	800067e <cdc_task+0x5e>
 800064c:	1d3b      	adds	r3, r7, #4
 800064e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000650:	2340      	movs	r3, #64	@ 0x40
 8000652:	647b      	str	r3, [r7, #68]	@ 0x44
TU_ATTR_ALWAYS_INLINE static inline int32_t tud_cdc_read_char(void) {
  return tud_cdc_n_read_char(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_read(void* buffer, uint32_t bufsize) {
  return tud_cdc_n_read(0, buffer, bufsize);
 8000654:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000656:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8000658:	2000      	movs	r0, #0
 800065a:	f003 febf 	bl	80043dc <tud_cdc_n_read>
 800065e:	4603      	mov	r3, r0
            // 버퍼 생성
            char buf[64];

            // 데이터 읽기
            uint32_t count = tud_cdc_read(buf, sizeof(buf));
 8000660:	657b      	str	r3, [r7, #84]	@ 0x54
 8000662:	1d3b      	adds	r3, r7, #4
 8000664:	653b      	str	r3, [r7, #80]	@ 0x50
 8000666:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000668:	64fb      	str	r3, [r7, #76]	@ 0x4c
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_char(char ch) {
  return tud_cdc_n_write_char(0, ch);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write(void const* buffer, uint32_t bufsize) {
  return tud_cdc_n_write(0, buffer, bufsize);
 800066a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800066c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800066e:	2000      	movs	r0, #0
 8000670:	f003 fed8 	bl	8004424 <tud_cdc_n_write>
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_str(char const* str) {
  return tud_cdc_n_write_str(0, str);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_flush(void) {
  return tud_cdc_n_write_flush(0);
 8000674:	2000      	movs	r0, #0
 8000676:	f003 fef9 	bl	800446c <tud_cdc_n_write_flush>
 800067a:	e000      	b.n	800067e <cdc_task+0x5e>
    if (!g_is_emergency_mode) return;
 800067c:	bf00      	nop

            // 전송 버퍼 비우기 (즉시 전송)
            tud_cdc_write_flush();
        }
    }
}
 800067e:	3758      	adds	r7, #88	@ 0x58
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}
 8000684:	20000680 	.word	0x20000680

08000688 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800068c:	f000 fe86 	bl	800139c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000690:	f000 f830 	bl	80006f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000694:	f000 f962 	bl	800095c <MX_GPIO_Init>
  MX_DMA_Init();
 8000698:	f000 f938 	bl	800090c <MX_DMA_Init>
  MX_USART2_UART_Init();
 800069c:	f000 f8de 	bl	800085c <MX_USART2_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80006a0:	f000 f906 	bl	80008b0 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM11_Init();
 80006a4:	f000 f88e 	bl	80007c4 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_OC_Start_IT(&htim11, TIM_CHANNEL_1);
 80006a8:	2100      	movs	r1, #0
 80006aa:	4810      	ldr	r0, [pc, #64]	@ (80006ec <main+0x64>)
 80006ac:	f002 fb28 	bl	8002d00 <HAL_TIM_OC_Start_IT>

  init_disk_data();
 80006b0:	f000 f9d0 	bl	8000a54 <init_disk_data>
  tusb_init();
 80006b4:	2100      	movs	r1, #0
 80006b6:	2000      	movs	r0, #0
 80006b8:	f00b fe58 	bl	800c36c <tusb_rhport_init>
void tud_task_ext(uint32_t timeout_ms, bool in_isr);

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void) {
  tud_task_ext(UINT32_MAX, false);
 80006bc:	2100      	movs	r1, #0
 80006be:	f04f 30ff 	mov.w	r0, #4294967295
 80006c2:	f007 fe6d 	bl	80083a0 <tud_task_ext>
}
 80006c6:	bf00      	nop
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  tud_task();
	  mod_change_watchdog();
 80006c8:	f7ff ff92 	bl	80005f0 <mod_change_watchdog>
	  if(!g_is_emergency_mode){
 80006cc:	4b08      	ldr	r3, [pc, #32]	@ (80006f0 <main+0x68>)
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	f083 0301 	eor.w	r3, r3, #1
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d004      	beq.n	80006e4 <main+0x5c>
		  vendor_task();
 80006da:	f000 fe07 	bl	80012ec <vendor_task>
		  //	  hid_task();
		  check_usb_file_smart();
 80006de:	f000 fa4f 	bl	8000b80 <check_usb_file_smart>
 80006e2:	e7eb      	b.n	80006bc <main+0x34>
	  }else{
		  cdc_task();
 80006e4:	f7ff ff9c 	bl	8000620 <cdc_task>
	  tud_task();
 80006e8:	e7e8      	b.n	80006bc <main+0x34>
 80006ea:	bf00      	nop
 80006ec:	2000004c 	.word	0x2000004c
 80006f0:	20000680 	.word	0x20000680

080006f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b094      	sub	sp, #80	@ 0x50
 80006f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006fa:	f107 0320 	add.w	r3, r7, #32
 80006fe:	2230      	movs	r2, #48	@ 0x30
 8000700:	2100      	movs	r1, #0
 8000702:	4618      	mov	r0, r3
 8000704:	f00c fc59 	bl	800cfba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000708:	f107 030c 	add.w	r3, r7, #12
 800070c:	2200      	movs	r2, #0
 800070e:	601a      	str	r2, [r3, #0]
 8000710:	605a      	str	r2, [r3, #4]
 8000712:	609a      	str	r2, [r3, #8]
 8000714:	60da      	str	r2, [r3, #12]
 8000716:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000718:	2300      	movs	r3, #0
 800071a:	60bb      	str	r3, [r7, #8]
 800071c:	4b27      	ldr	r3, [pc, #156]	@ (80007bc <SystemClock_Config+0xc8>)
 800071e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000720:	4a26      	ldr	r2, [pc, #152]	@ (80007bc <SystemClock_Config+0xc8>)
 8000722:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000726:	6413      	str	r3, [r2, #64]	@ 0x40
 8000728:	4b24      	ldr	r3, [pc, #144]	@ (80007bc <SystemClock_Config+0xc8>)
 800072a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800072c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000730:	60bb      	str	r3, [r7, #8]
 8000732:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000734:	2300      	movs	r3, #0
 8000736:	607b      	str	r3, [r7, #4]
 8000738:	4b21      	ldr	r3, [pc, #132]	@ (80007c0 <SystemClock_Config+0xcc>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a20      	ldr	r2, [pc, #128]	@ (80007c0 <SystemClock_Config+0xcc>)
 800073e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000742:	6013      	str	r3, [r2, #0]
 8000744:	4b1e      	ldr	r3, [pc, #120]	@ (80007c0 <SystemClock_Config+0xcc>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800074c:	607b      	str	r3, [r7, #4]
 800074e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000750:	2301      	movs	r3, #1
 8000752:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000754:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000758:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800075a:	2302      	movs	r3, #2
 800075c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800075e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000762:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000764:	2304      	movs	r3, #4
 8000766:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000768:	2348      	movs	r3, #72	@ 0x48
 800076a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800076c:	2302      	movs	r3, #2
 800076e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000770:	2303      	movs	r3, #3
 8000772:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000774:	f107 0320 	add.w	r3, r7, #32
 8000778:	4618      	mov	r0, r3
 800077a:	f001 fd81 	bl	8002280 <HAL_RCC_OscConfig>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000784:	f000 f960 	bl	8000a48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000788:	230f      	movs	r3, #15
 800078a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800078c:	2302      	movs	r3, #2
 800078e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000790:	2300      	movs	r3, #0
 8000792:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000794:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000798:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800079a:	2300      	movs	r3, #0
 800079c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800079e:	f107 030c 	add.w	r3, r7, #12
 80007a2:	2102      	movs	r1, #2
 80007a4:	4618      	mov	r0, r3
 80007a6:	f001 ffe3 	bl	8002770 <HAL_RCC_ClockConfig>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80007b0:	f000 f94a 	bl	8000a48 <Error_Handler>
  }
}
 80007b4:	bf00      	nop
 80007b6:	3750      	adds	r7, #80	@ 0x50
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	40023800 	.word	0x40023800
 80007c0:	40007000 	.word	0x40007000

080007c4 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b088      	sub	sp, #32
 80007c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80007ca:	1d3b      	adds	r3, r7, #4
 80007cc:	2200      	movs	r2, #0
 80007ce:	601a      	str	r2, [r3, #0]
 80007d0:	605a      	str	r2, [r3, #4]
 80007d2:	609a      	str	r2, [r3, #8]
 80007d4:	60da      	str	r2, [r3, #12]
 80007d6:	611a      	str	r2, [r3, #16]
 80007d8:	615a      	str	r2, [r3, #20]
 80007da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80007dc:	4b1d      	ldr	r3, [pc, #116]	@ (8000854 <MX_TIM11_Init+0x90>)
 80007de:	4a1e      	ldr	r2, [pc, #120]	@ (8000858 <MX_TIM11_Init+0x94>)
 80007e0:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 7200-1;
 80007e2:	4b1c      	ldr	r3, [pc, #112]	@ (8000854 <MX_TIM11_Init+0x90>)
 80007e4:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80007e8:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007ea:	4b1a      	ldr	r3, [pc, #104]	@ (8000854 <MX_TIM11_Init+0x90>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 10000-1;
 80007f0:	4b18      	ldr	r3, [pc, #96]	@ (8000854 <MX_TIM11_Init+0x90>)
 80007f2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80007f6:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007f8:	4b16      	ldr	r3, [pc, #88]	@ (8000854 <MX_TIM11_Init+0x90>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007fe:	4b15      	ldr	r3, [pc, #84]	@ (8000854 <MX_TIM11_Init+0x90>)
 8000800:	2200      	movs	r2, #0
 8000802:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8000804:	4813      	ldr	r0, [pc, #76]	@ (8000854 <MX_TIM11_Init+0x90>)
 8000806:	f002 f9d3 	bl	8002bb0 <HAL_TIM_Base_Init>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <MX_TIM11_Init+0x50>
  {
    Error_Handler();
 8000810:	f000 f91a 	bl	8000a48 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 8000814:	480f      	ldr	r0, [pc, #60]	@ (8000854 <MX_TIM11_Init+0x90>)
 8000816:	f002 fa1a 	bl	8002c4e <HAL_TIM_OC_Init>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <MX_TIM11_Init+0x60>
  {
    Error_Handler();
 8000820:	f000 f912 	bl	8000a48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000824:	2300      	movs	r3, #0
 8000826:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000828:	2300      	movs	r3, #0
 800082a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800082c:	2300      	movs	r3, #0
 800082e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000830:	2300      	movs	r3, #0
 8000832:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000834:	1d3b      	adds	r3, r7, #4
 8000836:	2200      	movs	r2, #0
 8000838:	4619      	mov	r1, r3
 800083a:	4806      	ldr	r0, [pc, #24]	@ (8000854 <MX_TIM11_Init+0x90>)
 800083c:	f002 fc4e 	bl	80030dc <HAL_TIM_OC_ConfigChannel>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <MX_TIM11_Init+0x86>
  {
    Error_Handler();
 8000846:	f000 f8ff 	bl	8000a48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800084a:	bf00      	nop
 800084c:	3720      	adds	r7, #32
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	2000004c 	.word	0x2000004c
 8000858:	40014800 	.word	0x40014800

0800085c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000860:	4b11      	ldr	r3, [pc, #68]	@ (80008a8 <MX_USART2_UART_Init+0x4c>)
 8000862:	4a12      	ldr	r2, [pc, #72]	@ (80008ac <MX_USART2_UART_Init+0x50>)
 8000864:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000866:	4b10      	ldr	r3, [pc, #64]	@ (80008a8 <MX_USART2_UART_Init+0x4c>)
 8000868:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800086c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800086e:	4b0e      	ldr	r3, [pc, #56]	@ (80008a8 <MX_USART2_UART_Init+0x4c>)
 8000870:	2200      	movs	r2, #0
 8000872:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000874:	4b0c      	ldr	r3, [pc, #48]	@ (80008a8 <MX_USART2_UART_Init+0x4c>)
 8000876:	2200      	movs	r2, #0
 8000878:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800087a:	4b0b      	ldr	r3, [pc, #44]	@ (80008a8 <MX_USART2_UART_Init+0x4c>)
 800087c:	2200      	movs	r2, #0
 800087e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000880:	4b09      	ldr	r3, [pc, #36]	@ (80008a8 <MX_USART2_UART_Init+0x4c>)
 8000882:	220c      	movs	r2, #12
 8000884:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000886:	4b08      	ldr	r3, [pc, #32]	@ (80008a8 <MX_USART2_UART_Init+0x4c>)
 8000888:	2200      	movs	r2, #0
 800088a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800088c:	4b06      	ldr	r3, [pc, #24]	@ (80008a8 <MX_USART2_UART_Init+0x4c>)
 800088e:	2200      	movs	r2, #0
 8000890:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000892:	4805      	ldr	r0, [pc, #20]	@ (80008a8 <MX_USART2_UART_Init+0x4c>)
 8000894:	f002 fef1 	bl	800367a <HAL_UART_Init>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800089e:	f000 f8d3 	bl	8000a48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008a2:	bf00      	nop
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	20000094 	.word	0x20000094
 80008ac:	40004400 	.word	0x40004400

080008b0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80008b4:	4b14      	ldr	r3, [pc, #80]	@ (8000908 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008b6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80008ba:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80008bc:	4b12      	ldr	r3, [pc, #72]	@ (8000908 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008be:	2204      	movs	r2, #4
 80008c0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80008c2:	4b11      	ldr	r3, [pc, #68]	@ (8000908 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008c4:	2202      	movs	r2, #2
 80008c6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80008c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000908 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80008ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000908 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008d0:	2202      	movs	r2, #2
 80008d2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80008d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000908 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80008da:	4b0b      	ldr	r3, [pc, #44]	@ (8000908 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008dc:	2200      	movs	r2, #0
 80008de:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80008e0:	4b09      	ldr	r3, [pc, #36]	@ (8000908 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80008e6:	4b08      	ldr	r3, [pc, #32]	@ (8000908 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80008ec:	4b06      	ldr	r3, [pc, #24]	@ (8000908 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80008f2:	4805      	ldr	r0, [pc, #20]	@ (8000908 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008f4:	f001 fbb4 	bl	8002060 <HAL_PCD_Init>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80008fe:	f000 f8a3 	bl	8000a48 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000902:	bf00      	nop
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	2000019c 	.word	0x2000019c

0800090c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000912:	2300      	movs	r3, #0
 8000914:	607b      	str	r3, [r7, #4]
 8000916:	4b10      	ldr	r3, [pc, #64]	@ (8000958 <MX_DMA_Init+0x4c>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091a:	4a0f      	ldr	r2, [pc, #60]	@ (8000958 <MX_DMA_Init+0x4c>)
 800091c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000920:	6313      	str	r3, [r2, #48]	@ 0x30
 8000922:	4b0d      	ldr	r3, [pc, #52]	@ (8000958 <MX_DMA_Init+0x4c>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000926:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800092a:	607b      	str	r3, [r7, #4]
 800092c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800092e:	2200      	movs	r2, #0
 8000930:	2100      	movs	r1, #0
 8000932:	2010      	movs	r0, #16
 8000934:	f000 fea3 	bl	800167e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000938:	2010      	movs	r0, #16
 800093a:	f000 febc 	bl	80016b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800093e:	2200      	movs	r2, #0
 8000940:	2100      	movs	r1, #0
 8000942:	2011      	movs	r0, #17
 8000944:	f000 fe9b 	bl	800167e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000948:	2011      	movs	r0, #17
 800094a:	f000 feb4 	bl	80016b6 <HAL_NVIC_EnableIRQ>

}
 800094e:	bf00      	nop
 8000950:	3708      	adds	r7, #8
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	40023800 	.word	0x40023800

0800095c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b08a      	sub	sp, #40	@ 0x28
 8000960:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000962:	f107 0314 	add.w	r3, r7, #20
 8000966:	2200      	movs	r2, #0
 8000968:	601a      	str	r2, [r3, #0]
 800096a:	605a      	str	r2, [r3, #4]
 800096c:	609a      	str	r2, [r3, #8]
 800096e:	60da      	str	r2, [r3, #12]
 8000970:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000972:	2300      	movs	r3, #0
 8000974:	613b      	str	r3, [r7, #16]
 8000976:	4b31      	ldr	r3, [pc, #196]	@ (8000a3c <MX_GPIO_Init+0xe0>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097a:	4a30      	ldr	r2, [pc, #192]	@ (8000a3c <MX_GPIO_Init+0xe0>)
 800097c:	f043 0304 	orr.w	r3, r3, #4
 8000980:	6313      	str	r3, [r2, #48]	@ 0x30
 8000982:	4b2e      	ldr	r3, [pc, #184]	@ (8000a3c <MX_GPIO_Init+0xe0>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000986:	f003 0304 	and.w	r3, r3, #4
 800098a:	613b      	str	r3, [r7, #16]
 800098c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800098e:	2300      	movs	r3, #0
 8000990:	60fb      	str	r3, [r7, #12]
 8000992:	4b2a      	ldr	r3, [pc, #168]	@ (8000a3c <MX_GPIO_Init+0xe0>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000996:	4a29      	ldr	r2, [pc, #164]	@ (8000a3c <MX_GPIO_Init+0xe0>)
 8000998:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800099c:	6313      	str	r3, [r2, #48]	@ 0x30
 800099e:	4b27      	ldr	r3, [pc, #156]	@ (8000a3c <MX_GPIO_Init+0xe0>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009a6:	60fb      	str	r3, [r7, #12]
 80009a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	60bb      	str	r3, [r7, #8]
 80009ae:	4b23      	ldr	r3, [pc, #140]	@ (8000a3c <MX_GPIO_Init+0xe0>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b2:	4a22      	ldr	r2, [pc, #136]	@ (8000a3c <MX_GPIO_Init+0xe0>)
 80009b4:	f043 0301 	orr.w	r3, r3, #1
 80009b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ba:	4b20      	ldr	r3, [pc, #128]	@ (8000a3c <MX_GPIO_Init+0xe0>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009be:	f003 0301 	and.w	r3, r3, #1
 80009c2:	60bb      	str	r3, [r7, #8]
 80009c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009c6:	2300      	movs	r3, #0
 80009c8:	607b      	str	r3, [r7, #4]
 80009ca:	4b1c      	ldr	r3, [pc, #112]	@ (8000a3c <MX_GPIO_Init+0xe0>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ce:	4a1b      	ldr	r2, [pc, #108]	@ (8000a3c <MX_GPIO_Init+0xe0>)
 80009d0:	f043 0302 	orr.w	r3, r3, #2
 80009d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009d6:	4b19      	ldr	r3, [pc, #100]	@ (8000a3c <MX_GPIO_Init+0xe0>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009da:	f003 0302 	and.w	r3, r3, #2
 80009de:	607b      	str	r3, [r7, #4]
 80009e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009e2:	2200      	movs	r2, #0
 80009e4:	2120      	movs	r1, #32
 80009e6:	4816      	ldr	r0, [pc, #88]	@ (8000a40 <MX_GPIO_Init+0xe4>)
 80009e8:	f001 faee 	bl	8001fc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009f2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80009f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f8:	2300      	movs	r3, #0
 80009fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009fc:	f107 0314 	add.w	r3, r7, #20
 8000a00:	4619      	mov	r1, r3
 8000a02:	4810      	ldr	r0, [pc, #64]	@ (8000a44 <MX_GPIO_Init+0xe8>)
 8000a04:	f001 f95c 	bl	8001cc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a08:	2320      	movs	r3, #32
 8000a0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a10:	2300      	movs	r3, #0
 8000a12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a14:	2300      	movs	r3, #0
 8000a16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a18:	f107 0314 	add.w	r3, r7, #20
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4808      	ldr	r0, [pc, #32]	@ (8000a40 <MX_GPIO_Init+0xe4>)
 8000a20:	f001 f94e 	bl	8001cc0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000a24:	2200      	movs	r2, #0
 8000a26:	2100      	movs	r1, #0
 8000a28:	2028      	movs	r0, #40	@ 0x28
 8000a2a:	f000 fe28 	bl	800167e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000a2e:	2028      	movs	r0, #40	@ 0x28
 8000a30:	f000 fe41 	bl	80016b6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a34:	bf00      	nop
 8000a36:	3728      	adds	r7, #40	@ 0x28
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	40023800 	.word	0x40023800
 8000a40:	40020000 	.word	0x40020000
 8000a44:	40020800 	.word	0x40020800

08000a48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a4c:	b672      	cpsid	i
}
 8000a4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a50:	bf00      	nop
 8000a52:	e7fd      	b.n	8000a50 <Error_Handler+0x8>

08000a54 <init_disk_data>:
uint8_t msc_disk[DISK_BLOCK_NUM][DISK_BLOCK_SIZE];

#define DEFAULT_FILE_CONTENT "MODE=TURBO\r\n"

void init_disk_data(void)
{
 8000a54:	b5b0      	push	{r4, r5, r7, lr}
 8000a56:	b0a4      	sub	sp, #144	@ 0x90
 8000a58:	af00      	add	r7, sp, #0
  // 1. 전체 초기화
  memset(msc_disk, 0, sizeof(msc_disk));
 8000a5a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000a5e:	2100      	movs	r1, #0
 8000a60:	483f      	ldr	r0, [pc, #252]	@ (8000b60 <init_disk_data+0x10c>)
 8000a62:	f00c faaa 	bl	800cfba <memset>

  // --------------------------------------------------------
  // 2. [LBA 0] 부트 섹터 (Boot Sector)
  // --------------------------------------------------------
  uint8_t const boot_sector[] = {
 8000a66:	4b3f      	ldr	r3, [pc, #252]	@ (8000b64 <init_disk_data+0x110>)
 8000a68:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 8000a6c:	461d      	mov	r5, r3
 8000a6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a76:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a78:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a7a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000a7e:	c407      	stmia	r4!, {r0, r1, r2}
 8000a80:	8023      	strh	r3, [r4, #0]
    0x29,                         // Extended Boot Signature
    0x30, 0x12, 0x34, 0x56,       // Volume Serial Number
    'S', 'T', 'M', '3', '2', ' ', 'U', 'S', 'B', ' ', ' ', // Volume Label (11 bytes)
    'F', 'A', 'T', '1', '2', ' ', ' ', ' '  // FS Type
  };
  memcpy(msc_disk[0], boot_sector, sizeof(boot_sector));
 8000a82:	4b37      	ldr	r3, [pc, #220]	@ (8000b60 <init_disk_data+0x10c>)
 8000a84:	461c      	mov	r4, r3
 8000a86:	f107 054c 	add.w	r5, r7, #76	@ 0x4c
 8000a8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a92:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a94:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a96:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000a9a:	c407      	stmia	r4!, {r0, r1, r2}
 8000a9c:	8023      	strh	r3, [r4, #0]
  msc_disk[0][510] = 0x55; msc_disk[0][511] = 0xAA; // Boot Signature
 8000a9e:	4b30      	ldr	r3, [pc, #192]	@ (8000b60 <init_disk_data+0x10c>)
 8000aa0:	2255      	movs	r2, #85	@ 0x55
 8000aa2:	f883 21fe 	strb.w	r2, [r3, #510]	@ 0x1fe
 8000aa6:	4b2e      	ldr	r3, [pc, #184]	@ (8000b60 <init_disk_data+0x10c>)
 8000aa8:	22aa      	movs	r2, #170	@ 0xaa
 8000aaa:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
  // Byte 3: Entry 2 (Low 8)  = 0xFF
  // Byte 4: Entry 2 (High 4) = 0x0F
  // 결과: F8 FF FF FF 0F

  // [수정] 0xF0(Floppy)가 아니라 0xF8(HDD)로 시작해야 함!
  uint8_t fat_data[] = { 0xF8, 0xFF, 0xFF, 0xFF, 0x0F };
 8000aae:	4a2e      	ldr	r2, [pc, #184]	@ (8000b68 <init_disk_data+0x114>)
 8000ab0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000ab4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ab8:	6018      	str	r0, [r3, #0]
 8000aba:	3304      	adds	r3, #4
 8000abc:	7019      	strb	r1, [r3, #0]
  memcpy(msc_disk[1], fat_data, sizeof(fat_data));
 8000abe:	4b28      	ldr	r3, [pc, #160]	@ (8000b60 <init_disk_data+0x10c>)
 8000ac0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000ac4:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8000ac8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000acc:	6018      	str	r0, [r3, #0]
 8000ace:	3304      	adds	r3, #4
 8000ad0:	7019      	strb	r1, [r3, #0]
  memcpy(msc_disk[2], fat_data, sizeof(fat_data));
 8000ad2:	4b23      	ldr	r3, [pc, #140]	@ (8000b60 <init_disk_data+0x10c>)
 8000ad4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000ad8:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8000adc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ae0:	6018      	str	r0, [r3, #0]
 8000ae2:	3304      	adds	r3, #4
 8000ae4:	7019      	strb	r1, [r3, #0]

  // --------------------------------------------------------
  // 4. [LBA 3] 루트 디렉토리
  // --------------------------------------------------------
  uint8_t* root_dir = msc_disk[3];
 8000ae6:	4b21      	ldr	r3, [pc, #132]	@ (8000b6c <init_disk_data+0x118>)
 8000ae8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

  // (1) 볼륨 레이블 (Entry 0)
  uint8_t const vol_entry[] = {
 8000aec:	4b20      	ldr	r3, [pc, #128]	@ (8000b70 <init_disk_data+0x11c>)
 8000aee:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8000af2:	461d      	mov	r5, r3
 8000af4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000af6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000af8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000afc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    'S', 'T', 'M', '3', '2', ' ', 'U', 'S', 'B', ' ', ' ',
    0x08, 0,0,0,0,0,0,0,0,0,0, 0,0,0,0, 0,0, 0,0,0,0
  };
  memcpy(root_dir, vol_entry, 32);
 8000b00:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000b04:	461d      	mov	r5, r3
 8000b06:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8000b0a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b0c:	6028      	str	r0, [r5, #0]
 8000b0e:	6069      	str	r1, [r5, #4]
 8000b10:	60aa      	str	r2, [r5, #8]
 8000b12:	60eb      	str	r3, [r5, #12]
 8000b14:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b16:	6128      	str	r0, [r5, #16]
 8000b18:	6169      	str	r1, [r5, #20]
 8000b1a:	61aa      	str	r2, [r5, #24]
 8000b1c:	61eb      	str	r3, [r5, #28]

  // (2) 파일 엔트리 "CONFIG.TXT" (Entry 1)
  uint8_t const file_entry[] = {
 8000b1e:	4b15      	ldr	r3, [pc, #84]	@ (8000b74 <init_disk_data+0x120>)
 8000b20:	1d3c      	adds	r4, r7, #4
 8000b22:	461d      	mov	r5, r3
 8000b24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b28:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000b2c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    0x21, 0x54,                             // 시간 (대략 10:33:02) - 0이면 일부 OS 싫어함
    0x69, 0x54,                             // 날짜 (대략 2022-03-09)
    0x02, 0x00,                             // 시작 클러스터 (2번)
    (uint8_t)strlen(DEFAULT_FILE_CONTENT), 0, 0, 0  // 파일 크기
  };
  memcpy(root_dir + 32, file_entry, 32);
 8000b30:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000b34:	3320      	adds	r3, #32
 8000b36:	461d      	mov	r5, r3
 8000b38:	1d3c      	adds	r4, r7, #4
 8000b3a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b3c:	6028      	str	r0, [r5, #0]
 8000b3e:	6069      	str	r1, [r5, #4]
 8000b40:	60aa      	str	r2, [r5, #8]
 8000b42:	60eb      	str	r3, [r5, #12]
 8000b44:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b46:	6128      	str	r0, [r5, #16]
 8000b48:	6169      	str	r1, [r5, #20]
 8000b4a:	61aa      	str	r2, [r5, #24]
 8000b4c:	61eb      	str	r3, [r5, #28]

  // --------------------------------------------------------
  // 5. [LBA 4] 데이터 영역 (Cluster 2)
  // --------------------------------------------------------
  memcpy(msc_disk[4], DEFAULT_FILE_CONTENT, strlen(DEFAULT_FILE_CONTENT));
 8000b4e:	220c      	movs	r2, #12
 8000b50:	4909      	ldr	r1, [pc, #36]	@ (8000b78 <init_disk_data+0x124>)
 8000b52:	480a      	ldr	r0, [pc, #40]	@ (8000b7c <init_disk_data+0x128>)
 8000b54:	f00c fa74 	bl	800d040 <memcpy>
}
 8000b58:	bf00      	nop
 8000b5a:	3790      	adds	r7, #144	@ 0x90
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bdb0      	pop	{r4, r5, r7, pc}
 8000b60:	20000684 	.word	0x20000684
 8000b64:	0800d084 	.word	0x0800d084
 8000b68:	0800d0c4 	.word	0x0800d0c4
 8000b6c:	20000c84 	.word	0x20000c84
 8000b70:	0800d0cc 	.word	0x0800d0cc
 8000b74:	0800d0ec 	.word	0x0800d0ec
 8000b78:	0800d074 	.word	0x0800d074
 8000b7c:	20000e84 	.word	0x20000e84

08000b80 <check_usb_file_smart>:

void check_usb_file_smart(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b088      	sub	sp, #32
 8000b84:	af00      	add	r7, sp, #0
    // 1. 루트 디렉토리 영역 탐색 (LBA 3 ~ 18)
    for (int lba = ROOT_DIR_LBA; lba < ROOT_DIR_LBA + MAX_ROOT_SECTORS; lba++)
 8000b86:	2303      	movs	r3, #3
 8000b88:	61fb      	str	r3, [r7, #28]
 8000b8a:	e05c      	b.n	8000c46 <check_usb_file_smart+0xc6>
    {
        uint8_t* sector = msc_disk[lba]; // 해당 섹터 포인터
 8000b8c:	69fb      	ldr	r3, [r7, #28]
 8000b8e:	025b      	lsls	r3, r3, #9
 8000b90:	4a33      	ldr	r2, [pc, #204]	@ (8000c60 <check_usb_file_smart+0xe0>)
 8000b92:	4413      	add	r3, r2
 8000b94:	617b      	str	r3, [r7, #20]

        // 한 섹터(512B) 안에 디렉토리 엔트리(32B)가 16개 들어있음
        for (int i = 0; i < 512; i += 32)
 8000b96:	2300      	movs	r3, #0
 8000b98:	61bb      	str	r3, [r7, #24]
 8000b9a:	e04d      	b.n	8000c38 <check_usb_file_smart+0xb8>
        {
            fat_dir_entry_t* entry = (fat_dir_entry_t*) &sector[i];
 8000b9c:	69bb      	ldr	r3, [r7, #24]
 8000b9e:	697a      	ldr	r2, [r7, #20]
 8000ba0:	4413      	add	r3, r2
 8000ba2:	613b      	str	r3, [r7, #16]
            // 2. 파일 이름 비교
            // FAT 파일 시스템은 이름(8) + 확장자(3) 형태로 저장됨. (공백으로 채워짐)
            // "CONFIG.TXT" -> "CONFIG  TXT"

            // 첫 글자가 0x00이면 더 이상 파일 없음 (탐색 종료)
            if (entry->name[0] == 0x00) return;
 8000ba4:	693b      	ldr	r3, [r7, #16]
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d050      	beq.n	8000c4e <check_usb_file_smart+0xce>
            // 첫 글자가 0xE5이면 삭제된 파일 (건너뜀)
            if (entry->name[0] == 0xE5) continue;
 8000bac:	693b      	ldr	r3, [r7, #16]
 8000bae:	781b      	ldrb	r3, [r3, #0]
 8000bb0:	2be5      	cmp	r3, #229	@ 0xe5
 8000bb2:	d03d      	beq.n	8000c30 <check_usb_file_smart+0xb0>

            // 이름 "CONFIG  " 와 확장자 "TXT" 확인
            if (memcmp(entry->name, "CONFIG  ", 8) == 0 &&
 8000bb4:	693b      	ldr	r3, [r7, #16]
 8000bb6:	2208      	movs	r2, #8
 8000bb8:	492a      	ldr	r1, [pc, #168]	@ (8000c64 <check_usb_file_smart+0xe4>)
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f00c f9d3 	bl	800cf66 <memcmp>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d135      	bne.n	8000c32 <check_usb_file_smart+0xb2>
                memcmp(entry->ext,  "TXT", 3) == 0)
 8000bc6:	693b      	ldr	r3, [r7, #16]
 8000bc8:	3308      	adds	r3, #8
 8000bca:	2203      	movs	r2, #3
 8000bcc:	4926      	ldr	r1, [pc, #152]	@ (8000c68 <check_usb_file_smart+0xe8>)
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f00c f9c9 	bl	800cf66 <memcmp>
 8000bd4:	4603      	mov	r3, r0
            if (memcmp(entry->name, "CONFIG  ", 8) == 0 &&
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d12b      	bne.n	8000c32 <check_usb_file_smart+0xb2>

                // 3. 데이터 위치 계산
                // 클러스터 번호를 LBA로 변환
                // 공식: LBA = Data_Start + (Cluster - 2) * SectorsPerCluster
                // (우리는 SectorsPerCluster = 1로 설정했음)
                uint16_t cluster = entry->start_cluster;
 8000bda:	693b      	ldr	r3, [r7, #16]
 8000bdc:	7e9a      	ldrb	r2, [r3, #26]
 8000bde:	7edb      	ldrb	r3, [r3, #27]
 8000be0:	021b      	lsls	r3, r3, #8
 8000be2:	4313      	orrs	r3, r2
 8000be4:	81fb      	strh	r3, [r7, #14]
                uint32_t target_lba = DATA_START_LBA + (cluster - 2);
 8000be6:	89fb      	ldrh	r3, [r7, #14]
 8000be8:	3302      	adds	r3, #2
 8000bea:	60bb      	str	r3, [r7, #8]

                // 범위 체크 (안전장치)
                if (target_lba >= DISK_BLOCK_NUM) return;
 8000bec:	68bb      	ldr	r3, [r7, #8]
 8000bee:	2b7f      	cmp	r3, #127	@ 0x7f
 8000bf0:	d82f      	bhi.n	8000c52 <check_usb_file_smart+0xd2>

                // 4. 내용 읽기
                char* file_content = (char*) msc_disk[target_lba];
 8000bf2:	68bb      	ldr	r3, [r7, #8]
 8000bf4:	025b      	lsls	r3, r3, #9
 8000bf6:	4a1a      	ldr	r2, [pc, #104]	@ (8000c60 <check_usb_file_smart+0xe0>)
 8000bf8:	4413      	add	r3, r2
 8000bfa:	607b      	str	r3, [r7, #4]

                // 내용 확인 및 동작
                if (strstr(file_content, "MODE=LINUX") != NULL)
 8000bfc:	491b      	ldr	r1, [pc, #108]	@ (8000c6c <check_usb_file_smart+0xec>)
 8000bfe:	6878      	ldr	r0, [r7, #4]
 8000c00:	f00c f9e3 	bl	800cfca <strstr>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d005      	beq.n	8000c16 <check_usb_file_smart+0x96>
                {
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); // LED ON
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	2120      	movs	r1, #32
 8000c0e:	4818      	ldr	r0, [pc, #96]	@ (8000c70 <check_usb_file_smart+0xf0>)
 8000c10:	f001 f9da 	bl	8001fc8 <HAL_GPIO_WritePin>
                {
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); // LED OFF
                }

                // 파일을 찾았으니 더 이상 탐색 불필요
                return;
 8000c14:	e01f      	b.n	8000c56 <check_usb_file_smart+0xd6>
                else if (strstr(file_content, "MODE=WINDOW") != NULL)
 8000c16:	4917      	ldr	r1, [pc, #92]	@ (8000c74 <check_usb_file_smart+0xf4>)
 8000c18:	6878      	ldr	r0, [r7, #4]
 8000c1a:	f00c f9d6 	bl	800cfca <strstr>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d018      	beq.n	8000c56 <check_usb_file_smart+0xd6>
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); // LED OFF
 8000c24:	2200      	movs	r2, #0
 8000c26:	2120      	movs	r1, #32
 8000c28:	4811      	ldr	r0, [pc, #68]	@ (8000c70 <check_usb_file_smart+0xf0>)
 8000c2a:	f001 f9cd 	bl	8001fc8 <HAL_GPIO_WritePin>
                return;
 8000c2e:	e012      	b.n	8000c56 <check_usb_file_smart+0xd6>
            if (entry->name[0] == 0xE5) continue;
 8000c30:	bf00      	nop
        for (int i = 0; i < 512; i += 32)
 8000c32:	69bb      	ldr	r3, [r7, #24]
 8000c34:	3320      	adds	r3, #32
 8000c36:	61bb      	str	r3, [r7, #24]
 8000c38:	69bb      	ldr	r3, [r7, #24]
 8000c3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000c3e:	dbad      	blt.n	8000b9c <check_usb_file_smart+0x1c>
    for (int lba = ROOT_DIR_LBA; lba < ROOT_DIR_LBA + MAX_ROOT_SECTORS; lba++)
 8000c40:	69fb      	ldr	r3, [r7, #28]
 8000c42:	3301      	adds	r3, #1
 8000c44:	61fb      	str	r3, [r7, #28]
 8000c46:	69fb      	ldr	r3, [r7, #28]
 8000c48:	2b03      	cmp	r3, #3
 8000c4a:	dd9f      	ble.n	8000b8c <check_usb_file_smart+0xc>
 8000c4c:	e004      	b.n	8000c58 <check_usb_file_smart+0xd8>
            if (entry->name[0] == 0x00) return;
 8000c4e:	bf00      	nop
 8000c50:	e002      	b.n	8000c58 <check_usb_file_smart+0xd8>
                if (target_lba >= DISK_BLOCK_NUM) return;
 8000c52:	bf00      	nop
 8000c54:	e000      	b.n	8000c58 <check_usb_file_smart+0xd8>
                return;
 8000c56:	bf00      	nop
            }
        }
    }
}
 8000c58:	3720      	adds	r7, #32
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	20000684 	.word	0x20000684
 8000c64:	0800d10c 	.word	0x0800d10c
 8000c68:	0800d118 	.word	0x0800d118
 8000c6c:	0800d11c 	.word	0x0800d11c
 8000c70:	40020000 	.word	0x40020000
 8000c74:	0800d128 	.word	0x0800d128

08000c78 <tud_msc_inquiry_cb>:
// TinyUSB Callbacks
// ---------------------------------------------------------

// Inquiry
void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4])
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b084      	sub	sp, #16
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	60b9      	str	r1, [r7, #8]
 8000c80:	607a      	str	r2, [r7, #4]
 8000c82:	603b      	str	r3, [r7, #0]
 8000c84:	4603      	mov	r3, r0
 8000c86:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  memcpy(vendor_id,  "STM32   ", 8);
 8000c88:	2208      	movs	r2, #8
 8000c8a:	4909      	ldr	r1, [pc, #36]	@ (8000cb0 <tud_msc_inquiry_cb+0x38>)
 8000c8c:	68b8      	ldr	r0, [r7, #8]
 8000c8e:	f00c f9d7 	bl	800d040 <memcpy>
  memcpy(product_id, "RAM Disk        ", 16);
 8000c92:	2210      	movs	r2, #16
 8000c94:	4907      	ldr	r1, [pc, #28]	@ (8000cb4 <tud_msc_inquiry_cb+0x3c>)
 8000c96:	6878      	ldr	r0, [r7, #4]
 8000c98:	f00c f9d2 	bl	800d040 <memcpy>
  memcpy(product_rev, "1.0 ", 4);
 8000c9c:	2204      	movs	r2, #4
 8000c9e:	4906      	ldr	r1, [pc, #24]	@ (8000cb8 <tud_msc_inquiry_cb+0x40>)
 8000ca0:	6838      	ldr	r0, [r7, #0]
 8000ca2:	f00c f9cd 	bl	800d040 <memcpy>
}
 8000ca6:	bf00      	nop
 8000ca8:	3710      	adds	r7, #16
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	0800d134 	.word	0x0800d134
 8000cb4:	0800d140 	.word	0x0800d140
 8000cb8:	0800d154 	.word	0x0800d154

08000cbc <tud_msc_test_unit_ready_cb>:

// Ready Check
bool tud_msc_test_unit_ready_cb(uint8_t lun) { (void) lun; return true; }
 8000cbc:	b480      	push	{r7}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	71fb      	strb	r3, [r7, #7]
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	4618      	mov	r0, r3
 8000cca:	370c      	adds	r7, #12
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr

08000cd4 <tud_msc_capacity_cb>:

// Capacity
void tud_msc_capacity_cb(uint8_t lun, uint32_t* block_count, uint16_t* block_size)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b085      	sub	sp, #20
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	4603      	mov	r3, r0
 8000cdc:	60b9      	str	r1, [r7, #8]
 8000cde:	607a      	str	r2, [r7, #4]
 8000ce0:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  *block_count = DISK_BLOCK_NUM;
 8000ce2:	68bb      	ldr	r3, [r7, #8]
 8000ce4:	2280      	movs	r2, #128	@ 0x80
 8000ce6:	601a      	str	r2, [r3, #0]
  *block_size  = DISK_BLOCK_SIZE;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000cee:	801a      	strh	r2, [r3, #0]
}
 8000cf0:	bf00      	nop
 8000cf2:	3714      	adds	r7, #20
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr

08000cfc <tud_msc_read10_cb>:

// READ (이제 배열에서 그냥 읽으면 됩니다!)
int32_t tud_msc_read10_cb(uint8_t lun, uint32_t lba, uint32_t offset, void* buffer, uint32_t bufsize)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b088      	sub	sp, #32
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	60b9      	str	r1, [r7, #8]
 8000d04:	607a      	str	r2, [r7, #4]
 8000d06:	603b      	str	r3, [r7, #0]
 8000d08:	4603      	mov	r3, r0
 8000d0a:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  uint8_t* ptr = (uint8_t*)buffer;
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	61fb      	str	r3, [r7, #28]

  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000d10:	2300      	movs	r3, #0
 8000d12:	61bb      	str	r3, [r7, #24]
 8000d14:	e020      	b.n	8000d58 <tud_msc_read10_cb+0x5c>
    uint32_t current_lba = lba + i;
 8000d16:	68ba      	ldr	r2, [r7, #8]
 8000d18:	69bb      	ldr	r3, [r7, #24]
 8000d1a:	4413      	add	r3, r2
 8000d1c:	617b      	str	r3, [r7, #20]

    if (current_lba < DISK_BLOCK_NUM) {
 8000d1e:	697b      	ldr	r3, [r7, #20]
 8000d20:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d22:	d80c      	bhi.n	8000d3e <tud_msc_read10_cb+0x42>
      memcpy(ptr, msc_disk[current_lba] + offset, 512);
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	025b      	lsls	r3, r3, #9
 8000d28:	4a10      	ldr	r2, [pc, #64]	@ (8000d6c <tud_msc_read10_cb+0x70>)
 8000d2a:	441a      	add	r2, r3
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	4413      	add	r3, r2
 8000d30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d34:	4619      	mov	r1, r3
 8000d36:	69f8      	ldr	r0, [r7, #28]
 8000d38:	f00c f982 	bl	800d040 <memcpy>
 8000d3c:	e005      	b.n	8000d4a <tud_msc_read10_cb+0x4e>
    } else {
      memset(ptr, 0, 512); // 범위 밖은 0 처리
 8000d3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d42:	2100      	movs	r1, #0
 8000d44:	69f8      	ldr	r0, [r7, #28]
 8000d46:	f00c f938 	bl	800cfba <memset>
    }
    ptr += 512;
 8000d4a:	69fb      	ldr	r3, [r7, #28]
 8000d4c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000d50:	61fb      	str	r3, [r7, #28]
  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000d52:	69bb      	ldr	r3, [r7, #24]
 8000d54:	3301      	adds	r3, #1
 8000d56:	61bb      	str	r3, [r7, #24]
 8000d58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d5a:	0a5b      	lsrs	r3, r3, #9
 8000d5c:	69ba      	ldr	r2, [r7, #24]
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	d3d9      	bcc.n	8000d16 <tud_msc_read10_cb+0x1a>
  }
  return bufsize;
 8000d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	3720      	adds	r7, #32
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	20000684 	.word	0x20000684

08000d70 <tud_msc_write10_cb>:

// WRITE (이제 배열에 쓰면 됩니다!)
int32_t tud_msc_write10_cb(uint8_t lun, uint32_t lba, uint32_t offset, uint8_t* buffer, uint32_t bufsize)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b088      	sub	sp, #32
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	60b9      	str	r1, [r7, #8]
 8000d78:	607a      	str	r2, [r7, #4]
 8000d7a:	603b      	str	r3, [r7, #0]
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  uint8_t* ptr = (uint8_t*)buffer;
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	61fb      	str	r3, [r7, #28]

  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000d84:	2300      	movs	r3, #0
 8000d86:	61bb      	str	r3, [r7, #24]
 8000d88:	e019      	b.n	8000dbe <tud_msc_write10_cb+0x4e>
    uint32_t current_lba = lba + i;
 8000d8a:	68ba      	ldr	r2, [r7, #8]
 8000d8c:	69bb      	ldr	r3, [r7, #24]
 8000d8e:	4413      	add	r3, r2
 8000d90:	617b      	str	r3, [r7, #20]

    if (current_lba < DISK_BLOCK_NUM) {
 8000d92:	697b      	ldr	r3, [r7, #20]
 8000d94:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d96:	d80b      	bhi.n	8000db0 <tud_msc_write10_cb+0x40>
      memcpy(msc_disk[current_lba] + offset, ptr, 512);
 8000d98:	697b      	ldr	r3, [r7, #20]
 8000d9a:	025b      	lsls	r3, r3, #9
 8000d9c:	4a0d      	ldr	r2, [pc, #52]	@ (8000dd4 <tud_msc_write10_cb+0x64>)
 8000d9e:	441a      	add	r2, r3
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	4413      	add	r3, r2
 8000da4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000da8:	69f9      	ldr	r1, [r7, #28]
 8000daa:	4618      	mov	r0, r3
 8000dac:	f00c f948 	bl	800d040 <memcpy>
    }
    ptr += 512;
 8000db0:	69fb      	ldr	r3, [r7, #28]
 8000db2:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000db6:	61fb      	str	r3, [r7, #28]
  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000db8:	69bb      	ldr	r3, [r7, #24]
 8000dba:	3301      	adds	r3, #1
 8000dbc:	61bb      	str	r3, [r7, #24]
 8000dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dc0:	0a5b      	lsrs	r3, r3, #9
 8000dc2:	69ba      	ldr	r2, [r7, #24]
 8000dc4:	429a      	cmp	r2, r3
 8000dc6:	d3e0      	bcc.n	8000d8a <tud_msc_write10_cb+0x1a>
  }
  return bufsize;
 8000dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	3720      	adds	r7, #32
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	20000684 	.word	0x20000684

08000dd8 <tud_msc_scsi_cb>:

int32_t tud_msc_scsi_cb(uint8_t lun, uint8_t const scsi_cmd[16], void* buffer, uint16_t bufsize)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b086      	sub	sp, #24
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	60b9      	str	r1, [r7, #8]
 8000de0:	607a      	str	r2, [r7, #4]
 8000de2:	461a      	mov	r2, r3
 8000de4:	4603      	mov	r3, r0
 8000de6:	73fb      	strb	r3, [r7, #15]
 8000de8:	4613      	mov	r3, r2
 8000dea:	81bb      	strh	r3, [r7, #12]
  void const* response = NULL;
 8000dec:	2300      	movs	r3, #0
 8000dee:	617b      	str	r3, [r7, #20]
  int32_t resplen = 0;
 8000df0:	2300      	movs	r3, #0
 8000df2:	613b      	str	r3, [r7, #16]

  // 명령어 종류에 따라 처리
  switch ( scsi_cmd[0] )
 8000df4:	68bb      	ldr	r3, [r7, #8]
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	2b5a      	cmp	r3, #90	@ 0x5a
 8000dfa:	d00c      	beq.n	8000e16 <tud_msc_scsi_cb+0x3e>
 8000dfc:	2b5a      	cmp	r3, #90	@ 0x5a
 8000dfe:	dc0f      	bgt.n	8000e20 <tud_msc_scsi_cb+0x48>
 8000e00:	2b1a      	cmp	r3, #26
 8000e02:	d003      	beq.n	8000e0c <tud_msc_scsi_cb+0x34>
 8000e04:	2b1e      	cmp	r3, #30
 8000e06:	d10b      	bne.n	8000e20 <tud_msc_scsi_cb+0x48>
  {
    // [중요] 리눅스가 장치 잠금/해제 시도할 때 OK 해줘야 함
    case SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL:
      // 그냥 성공(0) 했다고 거짓말하면 됨
      return 0;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	e01f      	b.n	8000e4c <tud_msc_scsi_cb+0x74>
    // [중요] 리눅스는 MODE_SENSE_6 (0x1A)를 자주 씀
    case SCSI_CMD_MODE_SENSE_6:
    {
      // "쓰기 금지(Write Protect) 아님" 이라고 알려주는 헤더
      static uint8_t const mode_sense_data[4] = { 0x03, 0x00, 0x00, 0x00 };
      response = mode_sense_data;
 8000e0c:	4b11      	ldr	r3, [pc, #68]	@ (8000e54 <tud_msc_scsi_cb+0x7c>)
 8000e0e:	617b      	str	r3, [r7, #20]
      resplen  = 4;
 8000e10:	2304      	movs	r3, #4
 8000e12:	613b      	str	r3, [r7, #16]
      break;
 8000e14:	e007      	b.n	8000e26 <tud_msc_scsi_cb+0x4e>

    // 윈도우가 쓰는 MODE_SENSE_10 (0x5A)
    case SCSI_CMD_MODE_SENSE_10:
    {
      static uint8_t const mode_sense_data[8] = { 0x00, 0x06, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
      response = mode_sense_data;
 8000e16:	4b10      	ldr	r3, [pc, #64]	@ (8000e58 <tud_msc_scsi_cb+0x80>)
 8000e18:	617b      	str	r3, [r7, #20]
      resplen  = 8;
 8000e1a:	2308      	movs	r3, #8
 8000e1c:	613b      	str	r3, [r7, #16]
      break;
 8000e1e:	e002      	b.n	8000e26 <tud_msc_scsi_cb+0x4e>
    }

    // 그 외 모르는 명령어는 거부 (-1)
    default:
      return -1;
 8000e20:	f04f 33ff 	mov.w	r3, #4294967295
 8000e24:	e012      	b.n	8000e4c <tud_msc_scsi_cb+0x74>
  }

  // 응답 데이터 복사 (버퍼 오버플로우 방지)
  if ( response && resplen > 0 )
 8000e26:	697b      	ldr	r3, [r7, #20]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d00e      	beq.n	8000e4a <tud_msc_scsi_cb+0x72>
 8000e2c:	693b      	ldr	r3, [r7, #16]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	dd0b      	ble.n	8000e4a <tud_msc_scsi_cb+0x72>
  {
    if ( resplen > bufsize ) resplen = bufsize;
 8000e32:	89bb      	ldrh	r3, [r7, #12]
 8000e34:	693a      	ldr	r2, [r7, #16]
 8000e36:	429a      	cmp	r2, r3
 8000e38:	dd01      	ble.n	8000e3e <tud_msc_scsi_cb+0x66>
 8000e3a:	89bb      	ldrh	r3, [r7, #12]
 8000e3c:	613b      	str	r3, [r7, #16]
    memcpy(buffer, response, resplen);
 8000e3e:	693b      	ldr	r3, [r7, #16]
 8000e40:	461a      	mov	r2, r3
 8000e42:	6979      	ldr	r1, [r7, #20]
 8000e44:	6878      	ldr	r0, [r7, #4]
 8000e46:	f00c f8fb 	bl	800d040 <memcpy>
  }

  return resplen;
 8000e4a:	693b      	ldr	r3, [r7, #16]
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	3718      	adds	r7, #24
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	0800d164 	.word	0x0800d164
 8000e58:	0800d168 	.word	0x0800d168

08000e5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e62:	2300      	movs	r3, #0
 8000e64:	607b      	str	r3, [r7, #4]
 8000e66:	4b10      	ldr	r3, [pc, #64]	@ (8000ea8 <HAL_MspInit+0x4c>)
 8000e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e6a:	4a0f      	ldr	r2, [pc, #60]	@ (8000ea8 <HAL_MspInit+0x4c>)
 8000e6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e70:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e72:	4b0d      	ldr	r3, [pc, #52]	@ (8000ea8 <HAL_MspInit+0x4c>)
 8000e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e7a:	607b      	str	r3, [r7, #4]
 8000e7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e7e:	2300      	movs	r3, #0
 8000e80:	603b      	str	r3, [r7, #0]
 8000e82:	4b09      	ldr	r3, [pc, #36]	@ (8000ea8 <HAL_MspInit+0x4c>)
 8000e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e86:	4a08      	ldr	r2, [pc, #32]	@ (8000ea8 <HAL_MspInit+0x4c>)
 8000e88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e8e:	4b06      	ldr	r3, [pc, #24]	@ (8000ea8 <HAL_MspInit+0x4c>)
 8000e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e96:	603b      	str	r3, [r7, #0]
 8000e98:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000e9a:	2007      	movs	r0, #7
 8000e9c:	f000 fbe4 	bl	8001668 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ea0:	bf00      	nop
 8000ea2:	3708      	adds	r7, #8
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	40023800 	.word	0x40023800

08000eac <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a0e      	ldr	r2, [pc, #56]	@ (8000ef4 <HAL_TIM_Base_MspInit+0x48>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d115      	bne.n	8000eea <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM11_MspInit 0 */

    /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	60fb      	str	r3, [r7, #12]
 8000ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ef8 <HAL_TIM_Base_MspInit+0x4c>)
 8000ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ec6:	4a0c      	ldr	r2, [pc, #48]	@ (8000ef8 <HAL_TIM_Base_MspInit+0x4c>)
 8000ec8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ecc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ece:	4b0a      	ldr	r3, [pc, #40]	@ (8000ef8 <HAL_TIM_Base_MspInit+0x4c>)
 8000ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ed2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000ed6:	60fb      	str	r3, [r7, #12]
 8000ed8:	68fb      	ldr	r3, [r7, #12]
    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8000eda:	2200      	movs	r2, #0
 8000edc:	2100      	movs	r1, #0
 8000ede:	201a      	movs	r0, #26
 8000ee0:	f000 fbcd 	bl	800167e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000ee4:	201a      	movs	r0, #26
 8000ee6:	f000 fbe6 	bl	80016b6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM11_MspInit 1 */

  }

}
 8000eea:	bf00      	nop
 8000eec:	3710      	adds	r7, #16
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	40014800 	.word	0x40014800
 8000ef8:	40023800 	.word	0x40023800

08000efc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b08a      	sub	sp, #40	@ 0x28
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f04:	f107 0314 	add.w	r3, r7, #20
 8000f08:	2200      	movs	r2, #0
 8000f0a:	601a      	str	r2, [r3, #0]
 8000f0c:	605a      	str	r2, [r3, #4]
 8000f0e:	609a      	str	r2, [r3, #8]
 8000f10:	60da      	str	r2, [r3, #12]
 8000f12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	4a48      	ldr	r2, [pc, #288]	@ (800103c <HAL_UART_MspInit+0x140>)
 8000f1a:	4293      	cmp	r3, r2
 8000f1c:	f040 808a 	bne.w	8001034 <HAL_UART_MspInit+0x138>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f20:	2300      	movs	r3, #0
 8000f22:	613b      	str	r3, [r7, #16]
 8000f24:	4b46      	ldr	r3, [pc, #280]	@ (8001040 <HAL_UART_MspInit+0x144>)
 8000f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f28:	4a45      	ldr	r2, [pc, #276]	@ (8001040 <HAL_UART_MspInit+0x144>)
 8000f2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f2e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f30:	4b43      	ldr	r3, [pc, #268]	@ (8001040 <HAL_UART_MspInit+0x144>)
 8000f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f38:	613b      	str	r3, [r7, #16]
 8000f3a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	60fb      	str	r3, [r7, #12]
 8000f40:	4b3f      	ldr	r3, [pc, #252]	@ (8001040 <HAL_UART_MspInit+0x144>)
 8000f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f44:	4a3e      	ldr	r2, [pc, #248]	@ (8001040 <HAL_UART_MspInit+0x144>)
 8000f46:	f043 0301 	orr.w	r3, r3, #1
 8000f4a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f4c:	4b3c      	ldr	r3, [pc, #240]	@ (8001040 <HAL_UART_MspInit+0x144>)
 8000f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f50:	f003 0301 	and.w	r3, r3, #1
 8000f54:	60fb      	str	r3, [r7, #12]
 8000f56:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000f58:	230c      	movs	r3, #12
 8000f5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f60:	2300      	movs	r3, #0
 8000f62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f64:	2303      	movs	r3, #3
 8000f66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f68:	2307      	movs	r3, #7
 8000f6a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f6c:	f107 0314 	add.w	r3, r7, #20
 8000f70:	4619      	mov	r1, r3
 8000f72:	4834      	ldr	r0, [pc, #208]	@ (8001044 <HAL_UART_MspInit+0x148>)
 8000f74:	f000 fea4 	bl	8001cc0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8000f78:	4b33      	ldr	r3, [pc, #204]	@ (8001048 <HAL_UART_MspInit+0x14c>)
 8000f7a:	4a34      	ldr	r2, [pc, #208]	@ (800104c <HAL_UART_MspInit+0x150>)
 8000f7c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8000f7e:	4b32      	ldr	r3, [pc, #200]	@ (8001048 <HAL_UART_MspInit+0x14c>)
 8000f80:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000f84:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f86:	4b30      	ldr	r3, [pc, #192]	@ (8001048 <HAL_UART_MspInit+0x14c>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f8c:	4b2e      	ldr	r3, [pc, #184]	@ (8001048 <HAL_UART_MspInit+0x14c>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000f92:	4b2d      	ldr	r3, [pc, #180]	@ (8001048 <HAL_UART_MspInit+0x14c>)
 8000f94:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f98:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f9a:	4b2b      	ldr	r3, [pc, #172]	@ (8001048 <HAL_UART_MspInit+0x14c>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000fa0:	4b29      	ldr	r3, [pc, #164]	@ (8001048 <HAL_UART_MspInit+0x14c>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8000fa6:	4b28      	ldr	r3, [pc, #160]	@ (8001048 <HAL_UART_MspInit+0x14c>)
 8000fa8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000fac:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000fae:	4b26      	ldr	r3, [pc, #152]	@ (8001048 <HAL_UART_MspInit+0x14c>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000fb4:	4b24      	ldr	r3, [pc, #144]	@ (8001048 <HAL_UART_MspInit+0x14c>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000fba:	4823      	ldr	r0, [pc, #140]	@ (8001048 <HAL_UART_MspInit+0x14c>)
 8000fbc:	f000 fb96 	bl	80016ec <HAL_DMA_Init>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d001      	beq.n	8000fca <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8000fc6:	f7ff fd3f 	bl	8000a48 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4a1e      	ldr	r2, [pc, #120]	@ (8001048 <HAL_UART_MspInit+0x14c>)
 8000fce:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000fd0:	4a1d      	ldr	r2, [pc, #116]	@ (8001048 <HAL_UART_MspInit+0x14c>)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8000fd6:	4b1e      	ldr	r3, [pc, #120]	@ (8001050 <HAL_UART_MspInit+0x154>)
 8000fd8:	4a1e      	ldr	r2, [pc, #120]	@ (8001054 <HAL_UART_MspInit+0x158>)
 8000fda:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8000fdc:	4b1c      	ldr	r3, [pc, #112]	@ (8001050 <HAL_UART_MspInit+0x154>)
 8000fde:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000fe2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000fe4:	4b1a      	ldr	r3, [pc, #104]	@ (8001050 <HAL_UART_MspInit+0x154>)
 8000fe6:	2240      	movs	r2, #64	@ 0x40
 8000fe8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fea:	4b19      	ldr	r3, [pc, #100]	@ (8001050 <HAL_UART_MspInit+0x154>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000ff0:	4b17      	ldr	r3, [pc, #92]	@ (8001050 <HAL_UART_MspInit+0x154>)
 8000ff2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ff6:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ff8:	4b15      	ldr	r3, [pc, #84]	@ (8001050 <HAL_UART_MspInit+0x154>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ffe:	4b14      	ldr	r3, [pc, #80]	@ (8001050 <HAL_UART_MspInit+0x154>)
 8001000:	2200      	movs	r2, #0
 8001002:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 8001004:	4b12      	ldr	r3, [pc, #72]	@ (8001050 <HAL_UART_MspInit+0x154>)
 8001006:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800100a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800100c:	4b10      	ldr	r3, [pc, #64]	@ (8001050 <HAL_UART_MspInit+0x154>)
 800100e:	2200      	movs	r2, #0
 8001010:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001012:	4b0f      	ldr	r3, [pc, #60]	@ (8001050 <HAL_UART_MspInit+0x154>)
 8001014:	2200      	movs	r2, #0
 8001016:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001018:	480d      	ldr	r0, [pc, #52]	@ (8001050 <HAL_UART_MspInit+0x154>)
 800101a:	f000 fb67 	bl	80016ec <HAL_DMA_Init>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8001024:	f7ff fd10 	bl	8000a48 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	4a09      	ldr	r2, [pc, #36]	@ (8001050 <HAL_UART_MspInit+0x154>)
 800102c:	639a      	str	r2, [r3, #56]	@ 0x38
 800102e:	4a08      	ldr	r2, [pc, #32]	@ (8001050 <HAL_UART_MspInit+0x154>)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001034:	bf00      	nop
 8001036:	3728      	adds	r7, #40	@ 0x28
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	40004400 	.word	0x40004400
 8001040:	40023800 	.word	0x40023800
 8001044:	40020000 	.word	0x40020000
 8001048:	200000dc 	.word	0x200000dc
 800104c:	40026088 	.word	0x40026088
 8001050:	2000013c 	.word	0x2000013c
 8001054:	400260a0 	.word	0x400260a0

08001058 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b08a      	sub	sp, #40	@ 0x28
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001060:	f107 0314 	add.w	r3, r7, #20
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	605a      	str	r2, [r3, #4]
 800106a:	609a      	str	r2, [r3, #8]
 800106c:	60da      	str	r2, [r3, #12]
 800106e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001078:	d13a      	bne.n	80010f0 <HAL_PCD_MspInit+0x98>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	613b      	str	r3, [r7, #16]
 800107e:	4b1e      	ldr	r3, [pc, #120]	@ (80010f8 <HAL_PCD_MspInit+0xa0>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	4a1d      	ldr	r2, [pc, #116]	@ (80010f8 <HAL_PCD_MspInit+0xa0>)
 8001084:	f043 0301 	orr.w	r3, r3, #1
 8001088:	6313      	str	r3, [r2, #48]	@ 0x30
 800108a:	4b1b      	ldr	r3, [pc, #108]	@ (80010f8 <HAL_PCD_MspInit+0xa0>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108e:	f003 0301 	and.w	r3, r3, #1
 8001092:	613b      	str	r3, [r7, #16]
 8001094:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001096:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800109a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800109c:	2302      	movs	r3, #2
 800109e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a0:	2300      	movs	r3, #0
 80010a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010a4:	2303      	movs	r3, #3
 80010a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80010a8:	230a      	movs	r3, #10
 80010aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ac:	f107 0314 	add.w	r3, r7, #20
 80010b0:	4619      	mov	r1, r3
 80010b2:	4812      	ldr	r0, [pc, #72]	@ (80010fc <HAL_PCD_MspInit+0xa4>)
 80010b4:	f000 fe04 	bl	8001cc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80010b8:	4b0f      	ldr	r3, [pc, #60]	@ (80010f8 <HAL_PCD_MspInit+0xa0>)
 80010ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010bc:	4a0e      	ldr	r2, [pc, #56]	@ (80010f8 <HAL_PCD_MspInit+0xa0>)
 80010be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010c2:	6353      	str	r3, [r2, #52]	@ 0x34
 80010c4:	2300      	movs	r3, #0
 80010c6:	60fb      	str	r3, [r7, #12]
 80010c8:	4b0b      	ldr	r3, [pc, #44]	@ (80010f8 <HAL_PCD_MspInit+0xa0>)
 80010ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010cc:	4a0a      	ldr	r2, [pc, #40]	@ (80010f8 <HAL_PCD_MspInit+0xa0>)
 80010ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010d2:	6453      	str	r3, [r2, #68]	@ 0x44
 80010d4:	4b08      	ldr	r3, [pc, #32]	@ (80010f8 <HAL_PCD_MspInit+0xa0>)
 80010d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010dc:	60fb      	str	r3, [r7, #12]
 80010de:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80010e0:	2200      	movs	r2, #0
 80010e2:	2100      	movs	r1, #0
 80010e4:	2043      	movs	r0, #67	@ 0x43
 80010e6:	f000 faca 	bl	800167e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80010ea:	2043      	movs	r0, #67	@ 0x43
 80010ec:	f000 fae3 	bl	80016b6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80010f0:	bf00      	nop
 80010f2:	3728      	adds	r7, #40	@ 0x28
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	40023800 	.word	0x40023800
 80010fc:	40020000 	.word	0x40020000

08001100 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001104:	bf00      	nop
 8001106:	e7fd      	b.n	8001104 <NMI_Handler+0x4>

08001108 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800110c:	bf00      	nop
 800110e:	e7fd      	b.n	800110c <HardFault_Handler+0x4>

08001110 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001114:	bf00      	nop
 8001116:	e7fd      	b.n	8001114 <MemManage_Handler+0x4>

08001118 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800111c:	bf00      	nop
 800111e:	e7fd      	b.n	800111c <BusFault_Handler+0x4>

08001120 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001124:	bf00      	nop
 8001126:	e7fd      	b.n	8001124 <UsageFault_Handler+0x4>

08001128 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800112c:	bf00      	nop
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr

08001136 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001136:	b480      	push	{r7}
 8001138:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800113a:	bf00      	nop
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr

08001144 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001148:	bf00      	nop
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr

08001152 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001152:	b580      	push	{r7, lr}
 8001154:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001156:	f000 f973 	bl	8001440 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800115a:	bf00      	nop
 800115c:	bd80      	pop	{r7, pc}
	...

08001160 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001164:	4802      	ldr	r0, [pc, #8]	@ (8001170 <DMA1_Stream5_IRQHandler+0x10>)
 8001166:	f000 fb6f 	bl	8001848 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800116a:	bf00      	nop
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	200000dc 	.word	0x200000dc

08001174 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001178:	4802      	ldr	r0, [pc, #8]	@ (8001184 <DMA1_Stream6_IRQHandler+0x10>)
 800117a:	f000 fb65 	bl	8001848 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800117e:	bf00      	nop
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	2000013c 	.word	0x2000013c

08001188 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 800118c:	4802      	ldr	r0, [pc, #8]	@ (8001198 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800118e:	f001 feb5 	bl	8002efc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001192:	bf00      	nop
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	2000004c 	.word	0x2000004c

0800119c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80011a0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80011a4:	f000 ff44 	bl	8002030 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80011a8:	bf00      	nop
 80011aa:	bd80      	pop	{r7, pc}

080011ac <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */
	tud_int_handler(0);
 80011b0:	2000      	movs	r0, #0
 80011b2:	f00a fcbd 	bl	800bb30 <dcd_int_handler>
	return;
 80011b6:	bf00      	nop
  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80011b8:	bd80      	pop	{r7, pc}
	...

080011bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011c0:	4b06      	ldr	r3, [pc, #24]	@ (80011dc <SystemInit+0x20>)
 80011c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011c6:	4a05      	ldr	r2, [pc, #20]	@ (80011dc <SystemInit+0x20>)
 80011c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011d0:	bf00      	nop
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	e000ed00 	.word	0xe000ed00

080011e0 <tud_descriptor_device_cb>:
    .iSerialNumber      = 0x03,
    .bNumConfigurations = 0x01
};

// Device Descriptor 콜백
uint8_t const * tud_descriptor_device_cb(void) {
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
    return (uint8_t const *) (g_is_emergency_mode ? &desc_device_emergency : &desc_device_normal);
 80011e4:	4b05      	ldr	r3, [pc, #20]	@ (80011fc <tud_descriptor_device_cb+0x1c>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <tud_descriptor_device_cb+0x10>
 80011ec:	4b04      	ldr	r3, [pc, #16]	@ (8001200 <tud_descriptor_device_cb+0x20>)
 80011ee:	e000      	b.n	80011f2 <tud_descriptor_device_cb+0x12>
 80011f0:	4b04      	ldr	r3, [pc, #16]	@ (8001204 <tud_descriptor_device_cb+0x24>)
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr
 80011fc:	20000680 	.word	0x20000680
 8001200:	0800d19c 	.word	0x0800d19c
 8001204:	0800d188 	.word	0x0800d188

08001208 <tud_hid_descriptor_report_cb>:
// --------------------------------------------------------------------+
// 2. HID Report Descriptor
// --------------------------------------------------------------------+
uint8_t const desc_hid_report[] = { TUD_HID_REPORT_DESC_KEYBOARD() };

uint8_t const * tud_hid_descriptor_report_cb(uint8_t instance) {
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	4603      	mov	r3, r0
 8001210:	71fb      	strb	r3, [r7, #7]
  (void) instance;
  return desc_hid_report;
 8001212:	4b03      	ldr	r3, [pc, #12]	@ (8001220 <tud_hid_descriptor_report_cb+0x18>)
}
 8001214:	4618      	mov	r0, r3
 8001216:	370c      	adds	r7, #12
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr
 8001220:	0800d1b0 	.word	0x0800d1b0

08001224 <tud_descriptor_configuration_cb>:
    TUD_CDC_DESCRIPTOR(0, 0, EPNUM_CDC_NOTIF, 8, EPNUM_CDC_OUT, EPNUM_CDC_IN, 64)
};


// Configuration Descriptor 콜백
uint8_t const * tud_descriptor_configuration_cb(uint8_t index) {
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	71fb      	strb	r3, [r7, #7]
  (void) index;
  // 모드에 따라 다른 배열 반환
  return (g_is_emergency_mode ? desc_configuration_emergency : desc_configuration_normal);
 800122e:	4b06      	ldr	r3, [pc, #24]	@ (8001248 <tud_descriptor_configuration_cb+0x24>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <tud_descriptor_configuration_cb+0x16>
 8001236:	4b05      	ldr	r3, [pc, #20]	@ (800124c <tud_descriptor_configuration_cb+0x28>)
 8001238:	e000      	b.n	800123c <tud_descriptor_configuration_cb+0x18>
 800123a:	4b05      	ldr	r3, [pc, #20]	@ (8001250 <tud_descriptor_configuration_cb+0x2c>)
}
 800123c:	4618      	mov	r0, r3
 800123e:	370c      	adds	r7, #12
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr
 8001248:	20000680 	.word	0x20000680
 800124c:	0800d244 	.word	0x0800d244
 8001250:	0800d1f4 	.word	0x0800d1f4

08001254 <tud_descriptor_string_cb>:

// String Descriptor (간단하게 유지)
uint16_t const desc_string_langid[] = { 4, TUSB_DESC_STRING, 0x0409 };
uint16_t const* tud_descriptor_string_cb(uint8_t index, uint16_t langid) {
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	4603      	mov	r3, r0
 800125c:	460a      	mov	r2, r1
 800125e:	71fb      	strb	r3, [r7, #7]
 8001260:	4613      	mov	r3, r2
 8001262:	80bb      	strh	r3, [r7, #4]
  (void) langid;
  if (index == 0) return desc_string_langid;
 8001264:	79fb      	ldrb	r3, [r7, #7]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d101      	bne.n	800126e <tud_descriptor_string_cb+0x1a>
 800126a:	4b04      	ldr	r3, [pc, #16]	@ (800127c <tud_descriptor_string_cb+0x28>)
 800126c:	e000      	b.n	8001270 <tud_descriptor_string_cb+0x1c>
  return NULL;
 800126e:	2300      	movs	r3, #0
}
 8001270:	4618      	mov	r0, r3
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr
 800127c:	0800d290 	.word	0x0800d290

08001280 <tud_vendor_rx_cb>:
 */
#include <usb_class.h>

// Vendor 데이터 수신 콜백
void tud_vendor_rx_cb(uint8_t itf, uint8_t const* buffer, uint32_t bufsize)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b09a      	sub	sp, #104	@ 0x68
 8001284:	af00      	add	r7, sp, #0
 8001286:	4603      	mov	r3, r0
 8001288:	60b9      	str	r1, [r7, #8]
 800128a:	607a      	str	r2, [r7, #4]
 800128c:	73fb      	strb	r3, [r7, #15]
  return tud_vendor_n_mounted(0);
}

#if CFG_TUD_VENDOR_RX_BUFSIZE > 0
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_available(void) {
  return tud_vendor_n_available(0);
 800128e:	2000      	movs	r0, #0
 8001290:	f005 fcd6 	bl	8006c40 <tud_vendor_n_available>
 8001294:	4603      	mov	r3, r0
  (void) itf;    // 사용 안 함
  (void) buffer; // [중요] 매개변수 무시! (믿지 않음)
  (void) bufsize;// [중요] 매개변수 무시! (믿지 않음)

  // 1. TinyUSB 내부에 진짜 쌓여있는 데이터 양을 확인
  uint32_t available = tud_vendor_available();
 8001296:	667b      	str	r3, [r7, #100]	@ 0x64

  // 2. 데이터가 진짜 있다면?
  if ( available > 0 )
 8001298:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800129a:	2b00      	cmp	r3, #0
 800129c:	d01f      	beq.n	80012de <tud_vendor_rx_cb+0x5e>
 800129e:	f107 0310 	add.w	r3, r7, #16
 80012a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80012a4:	2340      	movs	r3, #64	@ 0x40
 80012a6:	65bb      	str	r3, [r7, #88]	@ 0x58
TU_ATTR_ALWAYS_INLINE static inline bool tud_vendor_peek(uint8_t *ui8) {
  return tud_vendor_n_peek(0, ui8);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_read(void *buffer, uint32_t bufsize) {
  return tud_vendor_n_read(0, buffer, bufsize);
 80012a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80012aa:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80012ac:	2000      	movs	r0, #0
 80012ae:	f005 fd11 	bl	8006cd4 <tud_vendor_n_read>
 80012b2:	4603      	mov	r3, r0
  {
    uint8_t my_buffer[64]; // 우리가 직접 마련한 그릇

    // 3. 수동으로 읽어오기 (여기서 FIFO를 비웁니다)
    // 읽어온 바이트 수를 리턴받음
    uint32_t count = tud_vendor_read(my_buffer, sizeof(my_buffer));
 80012b4:	663b      	str	r3, [r7, #96]	@ 0x60

    // 읽어온 만큼만 처리
    if (count > 0)
 80012b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d010      	beq.n	80012de <tud_vendor_rx_cb+0x5e>
    {
       // [디버깅] LED 토글 (데이터 진짜 읽음!)
       HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80012bc:	2120      	movs	r1, #32
 80012be:	480a      	ldr	r0, [pc, #40]	@ (80012e8 <tud_vendor_rx_cb+0x68>)
 80012c0:	f000 fe9b 	bl	8001ffa <HAL_GPIO_TogglePin>
 80012c4:	f107 0310 	add.w	r3, r7, #16
 80012c8:	657b      	str	r3, [r7, #84]	@ 0x54
 80012ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80012cc:	653b      	str	r3, [r7, #80]	@ 0x50
  return tud_vendor_n_read_xfer(0);
}
#endif

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write(const void *buffer, uint32_t bufsize) {
  return tud_vendor_n_write(0, buffer, bufsize);
 80012ce:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80012d0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80012d2:	2000      	movs	r0, #0
 80012d4:	f005 fd22 	bl	8006d1c <tud_vendor_n_write>
  return tud_vendor_n_write_str(0, str);
}

#if CFG_TUD_VENDOR_TX_BUFSIZE > 0
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write_flush(void) {
  return tud_vendor_n_write_flush(0);
 80012d8:	2000      	movs	r0, #0
 80012da:	f005 fd43 	bl	8006d64 <tud_vendor_n_write_flush>

       // 5. [필수] 즉시 전송 명령 (Flush)
       tud_vendor_write_flush();
    }
  }
}
 80012de:	bf00      	nop
 80012e0:	3768      	adds	r7, #104	@ 0x68
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	40020000 	.word	0x40020000

080012ec <vendor_task>:

void vendor_task(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
  static uint32_t start_ms = 0;

  // 1초마다 실행
  if (HAL_GetTick() - start_ms < 1000) return;
 80012f2:	f000 f8b9 	bl	8001468 <HAL_GetTick>
 80012f6:	4602      	mov	r2, r0
 80012f8:	4b11      	ldr	r3, [pc, #68]	@ (8001340 <vendor_task+0x54>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	1ad3      	subs	r3, r2, r3
 80012fe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001302:	d319      	bcc.n	8001338 <vendor_task+0x4c>
  start_ms += 1000;
 8001304:	4b0e      	ldr	r3, [pc, #56]	@ (8001340 <vendor_task+0x54>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800130c:	4a0c      	ldr	r2, [pc, #48]	@ (8001340 <vendor_task+0x54>)
 800130e:	6013      	str	r3, [r2, #0]

  if (tud_mounted())
 8001310:	f006 fea6 	bl	8008060 <tud_mounted>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d00f      	beq.n	800133a <vendor_task+0x4e>
  {
    char *msg = "1234\n";
 800131a:	4b0a      	ldr	r3, [pc, #40]	@ (8001344 <vendor_task+0x58>)
 800131c:	60fb      	str	r3, [r7, #12]
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	60bb      	str	r3, [r7, #8]
 8001322:	2305      	movs	r3, #5
 8001324:	607b      	str	r3, [r7, #4]
  return tud_vendor_n_write(0, buffer, bufsize);
 8001326:	687a      	ldr	r2, [r7, #4]
 8001328:	68b9      	ldr	r1, [r7, #8]
 800132a:	2000      	movs	r0, #0
 800132c:	f005 fcf6 	bl	8006d1c <tud_vendor_n_write>
  return tud_vendor_n_write_flush(0);
 8001330:	2000      	movs	r0, #0
 8001332:	f005 fd17 	bl	8006d64 <tud_vendor_n_write_flush>
 8001336:	e000      	b.n	800133a <vendor_task+0x4e>
  if (HAL_GetTick() - start_ms < 1000) return;
 8001338:	bf00      	nop
    tud_vendor_write(msg, 5);

    // 강제로 플러시(Flush) 시도 - 버퍼에 있는 걸 즉시 하드웨어로 밀어내기
    tud_vendor_write_flush();
  }
}
 800133a:	3710      	adds	r7, #16
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	20010684 	.word	0x20010684
 8001344:	0800d15c 	.word	0x0800d15c

08001348 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001348:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001380 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800134c:	f7ff ff36 	bl	80011bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001350:	480c      	ldr	r0, [pc, #48]	@ (8001384 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001352:	490d      	ldr	r1, [pc, #52]	@ (8001388 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001354:	4a0d      	ldr	r2, [pc, #52]	@ (800138c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001356:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001358:	e002      	b.n	8001360 <LoopCopyDataInit>

0800135a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800135a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800135c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800135e:	3304      	adds	r3, #4

08001360 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001360:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001362:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001364:	d3f9      	bcc.n	800135a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001366:	4a0a      	ldr	r2, [pc, #40]	@ (8001390 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001368:	4c0a      	ldr	r4, [pc, #40]	@ (8001394 <LoopFillZerobss+0x22>)
  movs r3, #0
 800136a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800136c:	e001      	b.n	8001372 <LoopFillZerobss>

0800136e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800136e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001370:	3204      	adds	r2, #4

08001372 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001372:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001374:	d3fb      	bcc.n	800136e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001376:	f00b fe3f 	bl	800cff8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800137a:	f7ff f985 	bl	8000688 <main>
  bx  lr    
 800137e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001380:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001384:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001388:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 800138c:	0800d360 	.word	0x0800d360
  ldr r2, =_sbss
 8001390:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8001394:	20010fcc 	.word	0x20010fcc

08001398 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001398:	e7fe      	b.n	8001398 <ADC_IRQHandler>
	...

0800139c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013a0:	4b0e      	ldr	r3, [pc, #56]	@ (80013dc <HAL_Init+0x40>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a0d      	ldr	r2, [pc, #52]	@ (80013dc <HAL_Init+0x40>)
 80013a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80013aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80013ac:	4b0b      	ldr	r3, [pc, #44]	@ (80013dc <HAL_Init+0x40>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a0a      	ldr	r2, [pc, #40]	@ (80013dc <HAL_Init+0x40>)
 80013b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80013b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013b8:	4b08      	ldr	r3, [pc, #32]	@ (80013dc <HAL_Init+0x40>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a07      	ldr	r2, [pc, #28]	@ (80013dc <HAL_Init+0x40>)
 80013be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013c4:	2003      	movs	r0, #3
 80013c6:	f000 f94f 	bl	8001668 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013ca:	2000      	movs	r0, #0
 80013cc:	f000 f808 	bl	80013e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013d0:	f7ff fd44 	bl	8000e5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013d4:	2300      	movs	r3, #0
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	40023c00 	.word	0x40023c00

080013e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013e8:	4b12      	ldr	r3, [pc, #72]	@ (8001434 <HAL_InitTick+0x54>)
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	4b12      	ldr	r3, [pc, #72]	@ (8001438 <HAL_InitTick+0x58>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	4619      	mov	r1, r3
 80013f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80013fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80013fe:	4618      	mov	r0, r3
 8001400:	f000 f967 	bl	80016d2 <HAL_SYSTICK_Config>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800140a:	2301      	movs	r3, #1
 800140c:	e00e      	b.n	800142c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2b0f      	cmp	r3, #15
 8001412:	d80a      	bhi.n	800142a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001414:	2200      	movs	r2, #0
 8001416:	6879      	ldr	r1, [r7, #4]
 8001418:	f04f 30ff 	mov.w	r0, #4294967295
 800141c:	f000 f92f 	bl	800167e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001420:	4a06      	ldr	r2, [pc, #24]	@ (800143c <HAL_InitTick+0x5c>)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001426:	2300      	movs	r3, #0
 8001428:	e000      	b.n	800142c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800142a:	2301      	movs	r3, #1
}
 800142c:	4618      	mov	r0, r3
 800142e:	3708      	adds	r7, #8
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	20000008 	.word	0x20000008
 8001438:	20000010 	.word	0x20000010
 800143c:	2000000c 	.word	0x2000000c

08001440 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001444:	4b06      	ldr	r3, [pc, #24]	@ (8001460 <HAL_IncTick+0x20>)
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	461a      	mov	r2, r3
 800144a:	4b06      	ldr	r3, [pc, #24]	@ (8001464 <HAL_IncTick+0x24>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4413      	add	r3, r2
 8001450:	4a04      	ldr	r2, [pc, #16]	@ (8001464 <HAL_IncTick+0x24>)
 8001452:	6013      	str	r3, [r2, #0]
}
 8001454:	bf00      	nop
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	20000010 	.word	0x20000010
 8001464:	20010688 	.word	0x20010688

08001468 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  return uwTick;
 800146c:	4b03      	ldr	r3, [pc, #12]	@ (800147c <HAL_GetTick+0x14>)
 800146e:	681b      	ldr	r3, [r3, #0]
}
 8001470:	4618      	mov	r0, r3
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	20010688 	.word	0x20010688

08001480 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b084      	sub	sp, #16
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001488:	f7ff ffee 	bl	8001468 <HAL_GetTick>
 800148c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001498:	d005      	beq.n	80014a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800149a:	4b0a      	ldr	r3, [pc, #40]	@ (80014c4 <HAL_Delay+0x44>)
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	461a      	mov	r2, r3
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	4413      	add	r3, r2
 80014a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80014a6:	bf00      	nop
 80014a8:	f7ff ffde 	bl	8001468 <HAL_GetTick>
 80014ac:	4602      	mov	r2, r0
 80014ae:	68bb      	ldr	r3, [r7, #8]
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	68fa      	ldr	r2, [r7, #12]
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d8f7      	bhi.n	80014a8 <HAL_Delay+0x28>
  {
  }
}
 80014b8:	bf00      	nop
 80014ba:	bf00      	nop
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	20000010 	.word	0x20000010

080014c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b085      	sub	sp, #20
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f003 0307 	and.w	r3, r3, #7
 80014d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014d8:	4b0c      	ldr	r3, [pc, #48]	@ (800150c <__NVIC_SetPriorityGrouping+0x44>)
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014de:	68ba      	ldr	r2, [r7, #8]
 80014e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014e4:	4013      	ands	r3, r2
 80014e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014fa:	4a04      	ldr	r2, [pc, #16]	@ (800150c <__NVIC_SetPriorityGrouping+0x44>)
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	60d3      	str	r3, [r2, #12]
}
 8001500:	bf00      	nop
 8001502:	3714      	adds	r7, #20
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr
 800150c:	e000ed00 	.word	0xe000ed00

08001510 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001514:	4b04      	ldr	r3, [pc, #16]	@ (8001528 <__NVIC_GetPriorityGrouping+0x18>)
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	0a1b      	lsrs	r3, r3, #8
 800151a:	f003 0307 	and.w	r3, r3, #7
}
 800151e:	4618      	mov	r0, r3
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr
 8001528:	e000ed00 	.word	0xe000ed00

0800152c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	4603      	mov	r3, r0
 8001534:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800153a:	2b00      	cmp	r3, #0
 800153c:	db0b      	blt.n	8001556 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800153e:	79fb      	ldrb	r3, [r7, #7]
 8001540:	f003 021f 	and.w	r2, r3, #31
 8001544:	4907      	ldr	r1, [pc, #28]	@ (8001564 <__NVIC_EnableIRQ+0x38>)
 8001546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800154a:	095b      	lsrs	r3, r3, #5
 800154c:	2001      	movs	r0, #1
 800154e:	fa00 f202 	lsl.w	r2, r0, r2
 8001552:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001556:	bf00      	nop
 8001558:	370c      	adds	r7, #12
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	e000e100 	.word	0xe000e100

08001568 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	4603      	mov	r3, r0
 8001570:	6039      	str	r1, [r7, #0]
 8001572:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001574:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001578:	2b00      	cmp	r3, #0
 800157a:	db0a      	blt.n	8001592 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	b2da      	uxtb	r2, r3
 8001580:	490c      	ldr	r1, [pc, #48]	@ (80015b4 <__NVIC_SetPriority+0x4c>)
 8001582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001586:	0112      	lsls	r2, r2, #4
 8001588:	b2d2      	uxtb	r2, r2
 800158a:	440b      	add	r3, r1
 800158c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001590:	e00a      	b.n	80015a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	b2da      	uxtb	r2, r3
 8001596:	4908      	ldr	r1, [pc, #32]	@ (80015b8 <__NVIC_SetPriority+0x50>)
 8001598:	79fb      	ldrb	r3, [r7, #7]
 800159a:	f003 030f 	and.w	r3, r3, #15
 800159e:	3b04      	subs	r3, #4
 80015a0:	0112      	lsls	r2, r2, #4
 80015a2:	b2d2      	uxtb	r2, r2
 80015a4:	440b      	add	r3, r1
 80015a6:	761a      	strb	r2, [r3, #24]
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr
 80015b4:	e000e100 	.word	0xe000e100
 80015b8:	e000ed00 	.word	0xe000ed00

080015bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015bc:	b480      	push	{r7}
 80015be:	b089      	sub	sp, #36	@ 0x24
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	60f8      	str	r0, [r7, #12]
 80015c4:	60b9      	str	r1, [r7, #8]
 80015c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015d0:	69fb      	ldr	r3, [r7, #28]
 80015d2:	f1c3 0307 	rsb	r3, r3, #7
 80015d6:	2b04      	cmp	r3, #4
 80015d8:	bf28      	it	cs
 80015da:	2304      	movcs	r3, #4
 80015dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015de:	69fb      	ldr	r3, [r7, #28]
 80015e0:	3304      	adds	r3, #4
 80015e2:	2b06      	cmp	r3, #6
 80015e4:	d902      	bls.n	80015ec <NVIC_EncodePriority+0x30>
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	3b03      	subs	r3, #3
 80015ea:	e000      	b.n	80015ee <NVIC_EncodePriority+0x32>
 80015ec:	2300      	movs	r3, #0
 80015ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015f0:	f04f 32ff 	mov.w	r2, #4294967295
 80015f4:	69bb      	ldr	r3, [r7, #24]
 80015f6:	fa02 f303 	lsl.w	r3, r2, r3
 80015fa:	43da      	mvns	r2, r3
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	401a      	ands	r2, r3
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001604:	f04f 31ff 	mov.w	r1, #4294967295
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	fa01 f303 	lsl.w	r3, r1, r3
 800160e:	43d9      	mvns	r1, r3
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001614:	4313      	orrs	r3, r2
         );
}
 8001616:	4618      	mov	r0, r3
 8001618:	3724      	adds	r7, #36	@ 0x24
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
	...

08001624 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	3b01      	subs	r3, #1
 8001630:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001634:	d301      	bcc.n	800163a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001636:	2301      	movs	r3, #1
 8001638:	e00f      	b.n	800165a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800163a:	4a0a      	ldr	r2, [pc, #40]	@ (8001664 <SysTick_Config+0x40>)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	3b01      	subs	r3, #1
 8001640:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001642:	210f      	movs	r1, #15
 8001644:	f04f 30ff 	mov.w	r0, #4294967295
 8001648:	f7ff ff8e 	bl	8001568 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800164c:	4b05      	ldr	r3, [pc, #20]	@ (8001664 <SysTick_Config+0x40>)
 800164e:	2200      	movs	r2, #0
 8001650:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001652:	4b04      	ldr	r3, [pc, #16]	@ (8001664 <SysTick_Config+0x40>)
 8001654:	2207      	movs	r2, #7
 8001656:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001658:	2300      	movs	r3, #0
}
 800165a:	4618      	mov	r0, r3
 800165c:	3708      	adds	r7, #8
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	e000e010 	.word	0xe000e010

08001668 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001670:	6878      	ldr	r0, [r7, #4]
 8001672:	f7ff ff29 	bl	80014c8 <__NVIC_SetPriorityGrouping>
}
 8001676:	bf00      	nop
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}

0800167e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800167e:	b580      	push	{r7, lr}
 8001680:	b086      	sub	sp, #24
 8001682:	af00      	add	r7, sp, #0
 8001684:	4603      	mov	r3, r0
 8001686:	60b9      	str	r1, [r7, #8]
 8001688:	607a      	str	r2, [r7, #4]
 800168a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800168c:	2300      	movs	r3, #0
 800168e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001690:	f7ff ff3e 	bl	8001510 <__NVIC_GetPriorityGrouping>
 8001694:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	68b9      	ldr	r1, [r7, #8]
 800169a:	6978      	ldr	r0, [r7, #20]
 800169c:	f7ff ff8e 	bl	80015bc <NVIC_EncodePriority>
 80016a0:	4602      	mov	r2, r0
 80016a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016a6:	4611      	mov	r1, r2
 80016a8:	4618      	mov	r0, r3
 80016aa:	f7ff ff5d 	bl	8001568 <__NVIC_SetPriority>
}
 80016ae:	bf00      	nop
 80016b0:	3718      	adds	r7, #24
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}

080016b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016b6:	b580      	push	{r7, lr}
 80016b8:	b082      	sub	sp, #8
 80016ba:	af00      	add	r7, sp, #0
 80016bc:	4603      	mov	r3, r0
 80016be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7ff ff31 	bl	800152c <__NVIC_EnableIRQ>
}
 80016ca:	bf00      	nop
 80016cc:	3708      	adds	r7, #8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}

080016d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016d2:	b580      	push	{r7, lr}
 80016d4:	b082      	sub	sp, #8
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	f7ff ffa2 	bl	8001624 <SysTick_Config>
 80016e0:	4603      	mov	r3, r0
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
	...

080016ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b086      	sub	sp, #24
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80016f4:	2300      	movs	r3, #0
 80016f6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80016f8:	f7ff feb6 	bl	8001468 <HAL_GetTick>
 80016fc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d101      	bne.n	8001708 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	e099      	b.n	800183c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2202      	movs	r2, #2
 800170c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2200      	movs	r2, #0
 8001714:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f022 0201 	bic.w	r2, r2, #1
 8001726:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001728:	e00f      	b.n	800174a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800172a:	f7ff fe9d 	bl	8001468 <HAL_GetTick>
 800172e:	4602      	mov	r2, r0
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	1ad3      	subs	r3, r2, r3
 8001734:	2b05      	cmp	r3, #5
 8001736:	d908      	bls.n	800174a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2220      	movs	r2, #32
 800173c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2203      	movs	r2, #3
 8001742:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001746:	2303      	movs	r3, #3
 8001748:	e078      	b.n	800183c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f003 0301 	and.w	r3, r3, #1
 8001754:	2b00      	cmp	r3, #0
 8001756:	d1e8      	bne.n	800172a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001760:	697a      	ldr	r2, [r7, #20]
 8001762:	4b38      	ldr	r3, [pc, #224]	@ (8001844 <HAL_DMA_Init+0x158>)
 8001764:	4013      	ands	r3, r2
 8001766:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	685a      	ldr	r2, [r3, #4]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001776:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	691b      	ldr	r3, [r3, #16]
 800177c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001782:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	699b      	ldr	r3, [r3, #24]
 8001788:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800178e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6a1b      	ldr	r3, [r3, #32]
 8001794:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001796:	697a      	ldr	r2, [r7, #20]
 8001798:	4313      	orrs	r3, r2
 800179a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017a0:	2b04      	cmp	r3, #4
 80017a2:	d107      	bne.n	80017b4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ac:	4313      	orrs	r3, r2
 80017ae:	697a      	ldr	r2, [r7, #20]
 80017b0:	4313      	orrs	r3, r2
 80017b2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	697a      	ldr	r2, [r7, #20]
 80017ba:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	695b      	ldr	r3, [r3, #20]
 80017c2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	f023 0307 	bic.w	r3, r3, #7
 80017ca:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017d0:	697a      	ldr	r2, [r7, #20]
 80017d2:	4313      	orrs	r3, r2
 80017d4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017da:	2b04      	cmp	r3, #4
 80017dc:	d117      	bne.n	800180e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017e2:	697a      	ldr	r2, [r7, #20]
 80017e4:	4313      	orrs	r3, r2
 80017e6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d00e      	beq.n	800180e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80017f0:	6878      	ldr	r0, [r7, #4]
 80017f2:	f000 f9e9 	bl	8001bc8 <DMA_CheckFifoParam>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d008      	beq.n	800180e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2240      	movs	r2, #64	@ 0x40
 8001800:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2201      	movs	r2, #1
 8001806:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800180a:	2301      	movs	r3, #1
 800180c:	e016      	b.n	800183c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	697a      	ldr	r2, [r7, #20]
 8001814:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	f000 f9a0 	bl	8001b5c <DMA_CalcBaseAndBitshift>
 800181c:	4603      	mov	r3, r0
 800181e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001824:	223f      	movs	r2, #63	@ 0x3f
 8001826:	409a      	lsls	r2, r3
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2200      	movs	r2, #0
 8001830:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2201      	movs	r2, #1
 8001836:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800183a:	2300      	movs	r3, #0
}
 800183c:	4618      	mov	r0, r3
 800183e:	3718      	adds	r7, #24
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	f010803f 	.word	0xf010803f

08001848 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001850:	2300      	movs	r3, #0
 8001852:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001854:	4b8e      	ldr	r3, [pc, #568]	@ (8001a90 <HAL_DMA_IRQHandler+0x248>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a8e      	ldr	r2, [pc, #568]	@ (8001a94 <HAL_DMA_IRQHandler+0x24c>)
 800185a:	fba2 2303 	umull	r2, r3, r2, r3
 800185e:	0a9b      	lsrs	r3, r3, #10
 8001860:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001866:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001872:	2208      	movs	r2, #8
 8001874:	409a      	lsls	r2, r3
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	4013      	ands	r3, r2
 800187a:	2b00      	cmp	r3, #0
 800187c:	d01a      	beq.n	80018b4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f003 0304 	and.w	r3, r3, #4
 8001888:	2b00      	cmp	r3, #0
 800188a:	d013      	beq.n	80018b4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f022 0204 	bic.w	r2, r2, #4
 800189a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018a0:	2208      	movs	r2, #8
 80018a2:	409a      	lsls	r2, r3
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018ac:	f043 0201 	orr.w	r2, r3, #1
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018b8:	2201      	movs	r2, #1
 80018ba:	409a      	lsls	r2, r3
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	4013      	ands	r3, r2
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d012      	beq.n	80018ea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	695b      	ldr	r3, [r3, #20]
 80018ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d00b      	beq.n	80018ea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018d6:	2201      	movs	r2, #1
 80018d8:	409a      	lsls	r2, r3
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018e2:	f043 0202 	orr.w	r2, r3, #2
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018ee:	2204      	movs	r2, #4
 80018f0:	409a      	lsls	r2, r3
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	4013      	ands	r3, r2
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d012      	beq.n	8001920 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f003 0302 	and.w	r3, r3, #2
 8001904:	2b00      	cmp	r3, #0
 8001906:	d00b      	beq.n	8001920 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800190c:	2204      	movs	r2, #4
 800190e:	409a      	lsls	r2, r3
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001918:	f043 0204 	orr.w	r2, r3, #4
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001924:	2210      	movs	r2, #16
 8001926:	409a      	lsls	r2, r3
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	4013      	ands	r3, r2
 800192c:	2b00      	cmp	r3, #0
 800192e:	d043      	beq.n	80019b8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f003 0308 	and.w	r3, r3, #8
 800193a:	2b00      	cmp	r3, #0
 800193c:	d03c      	beq.n	80019b8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001942:	2210      	movs	r2, #16
 8001944:	409a      	lsls	r2, r3
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001954:	2b00      	cmp	r3, #0
 8001956:	d018      	beq.n	800198a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001962:	2b00      	cmp	r3, #0
 8001964:	d108      	bne.n	8001978 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196a:	2b00      	cmp	r3, #0
 800196c:	d024      	beq.n	80019b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	4798      	blx	r3
 8001976:	e01f      	b.n	80019b8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800197c:	2b00      	cmp	r3, #0
 800197e:	d01b      	beq.n	80019b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	4798      	blx	r3
 8001988:	e016      	b.n	80019b8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001994:	2b00      	cmp	r3, #0
 8001996:	d107      	bne.n	80019a8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f022 0208 	bic.w	r2, r2, #8
 80019a6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d003      	beq.n	80019b8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019bc:	2220      	movs	r2, #32
 80019be:	409a      	lsls	r2, r3
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	4013      	ands	r3, r2
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	f000 808f 	beq.w	8001ae8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f003 0310 	and.w	r3, r3, #16
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	f000 8087 	beq.w	8001ae8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019de:	2220      	movs	r2, #32
 80019e0:	409a      	lsls	r2, r3
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	2b05      	cmp	r3, #5
 80019f0:	d136      	bne.n	8001a60 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f022 0216 	bic.w	r2, r2, #22
 8001a00:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	695a      	ldr	r2, [r3, #20]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001a10:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d103      	bne.n	8001a22 <HAL_DMA_IRQHandler+0x1da>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d007      	beq.n	8001a32 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f022 0208 	bic.w	r2, r2, #8
 8001a30:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a36:	223f      	movs	r2, #63	@ 0x3f
 8001a38:	409a      	lsls	r2, r3
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2201      	movs	r2, #1
 8001a42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d07e      	beq.n	8001b54 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	4798      	blx	r3
        }
        return;
 8001a5e:	e079      	b.n	8001b54 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d01d      	beq.n	8001aaa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d10d      	bne.n	8001a98 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d031      	beq.n	8001ae8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a88:	6878      	ldr	r0, [r7, #4]
 8001a8a:	4798      	blx	r3
 8001a8c:	e02c      	b.n	8001ae8 <HAL_DMA_IRQHandler+0x2a0>
 8001a8e:	bf00      	nop
 8001a90:	20000008 	.word	0x20000008
 8001a94:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d023      	beq.n	8001ae8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	4798      	blx	r3
 8001aa8:	e01e      	b.n	8001ae8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d10f      	bne.n	8001ad8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f022 0210 	bic.w	r2, r2, #16
 8001ac6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2201      	movs	r2, #1
 8001acc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d003      	beq.n	8001ae8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d032      	beq.n	8001b56 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001af4:	f003 0301 	and.w	r3, r3, #1
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d022      	beq.n	8001b42 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2205      	movs	r2, #5
 8001b00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f022 0201 	bic.w	r2, r2, #1
 8001b12:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	3301      	adds	r3, #1
 8001b18:	60bb      	str	r3, [r7, #8]
 8001b1a:	697a      	ldr	r2, [r7, #20]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d307      	bcc.n	8001b30 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f003 0301 	and.w	r3, r3, #1
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d1f2      	bne.n	8001b14 <HAL_DMA_IRQHandler+0x2cc>
 8001b2e:	e000      	b.n	8001b32 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001b30:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2201      	movs	r2, #1
 8001b36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d005      	beq.n	8001b56 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b4e:	6878      	ldr	r0, [r7, #4]
 8001b50:	4798      	blx	r3
 8001b52:	e000      	b.n	8001b56 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001b54:	bf00      	nop
    }
  }
}
 8001b56:	3718      	adds	r7, #24
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b085      	sub	sp, #20
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	3b10      	subs	r3, #16
 8001b6c:	4a14      	ldr	r2, [pc, #80]	@ (8001bc0 <DMA_CalcBaseAndBitshift+0x64>)
 8001b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b72:	091b      	lsrs	r3, r3, #4
 8001b74:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001b76:	4a13      	ldr	r2, [pc, #76]	@ (8001bc4 <DMA_CalcBaseAndBitshift+0x68>)
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	461a      	mov	r2, r3
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	2b03      	cmp	r3, #3
 8001b88:	d909      	bls.n	8001b9e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001b92:	f023 0303 	bic.w	r3, r3, #3
 8001b96:	1d1a      	adds	r2, r3, #4
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	659a      	str	r2, [r3, #88]	@ 0x58
 8001b9c:	e007      	b.n	8001bae <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001ba6:	f023 0303 	bic.w	r3, r3, #3
 8001baa:	687a      	ldr	r2, [r7, #4]
 8001bac:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3714      	adds	r7, #20
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr
 8001bbe:	bf00      	nop
 8001bc0:	aaaaaaab 	.word	0xaaaaaaab
 8001bc4:	0800d298 	.word	0x0800d298

08001bc8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b085      	sub	sp, #20
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bd8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	699b      	ldr	r3, [r3, #24]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d11f      	bne.n	8001c22 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001be2:	68bb      	ldr	r3, [r7, #8]
 8001be4:	2b03      	cmp	r3, #3
 8001be6:	d856      	bhi.n	8001c96 <DMA_CheckFifoParam+0xce>
 8001be8:	a201      	add	r2, pc, #4	@ (adr r2, 8001bf0 <DMA_CheckFifoParam+0x28>)
 8001bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bee:	bf00      	nop
 8001bf0:	08001c01 	.word	0x08001c01
 8001bf4:	08001c13 	.word	0x08001c13
 8001bf8:	08001c01 	.word	0x08001c01
 8001bfc:	08001c97 	.word	0x08001c97
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c04:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d046      	beq.n	8001c9a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001c10:	e043      	b.n	8001c9a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c16:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001c1a:	d140      	bne.n	8001c9e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001c20:	e03d      	b.n	8001c9e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	699b      	ldr	r3, [r3, #24]
 8001c26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c2a:	d121      	bne.n	8001c70 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001c2c:	68bb      	ldr	r3, [r7, #8]
 8001c2e:	2b03      	cmp	r3, #3
 8001c30:	d837      	bhi.n	8001ca2 <DMA_CheckFifoParam+0xda>
 8001c32:	a201      	add	r2, pc, #4	@ (adr r2, 8001c38 <DMA_CheckFifoParam+0x70>)
 8001c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c38:	08001c49 	.word	0x08001c49
 8001c3c:	08001c4f 	.word	0x08001c4f
 8001c40:	08001c49 	.word	0x08001c49
 8001c44:	08001c61 	.word	0x08001c61
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	73fb      	strb	r3, [r7, #15]
      break;
 8001c4c:	e030      	b.n	8001cb0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c52:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d025      	beq.n	8001ca6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001c5e:	e022      	b.n	8001ca6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c64:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001c68:	d11f      	bne.n	8001caa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001c6e:	e01c      	b.n	8001caa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	2b02      	cmp	r3, #2
 8001c74:	d903      	bls.n	8001c7e <DMA_CheckFifoParam+0xb6>
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	2b03      	cmp	r3, #3
 8001c7a:	d003      	beq.n	8001c84 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001c7c:	e018      	b.n	8001cb0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	73fb      	strb	r3, [r7, #15]
      break;
 8001c82:	e015      	b.n	8001cb0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c88:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d00e      	beq.n	8001cae <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	73fb      	strb	r3, [r7, #15]
      break;
 8001c94:	e00b      	b.n	8001cae <DMA_CheckFifoParam+0xe6>
      break;
 8001c96:	bf00      	nop
 8001c98:	e00a      	b.n	8001cb0 <DMA_CheckFifoParam+0xe8>
      break;
 8001c9a:	bf00      	nop
 8001c9c:	e008      	b.n	8001cb0 <DMA_CheckFifoParam+0xe8>
      break;
 8001c9e:	bf00      	nop
 8001ca0:	e006      	b.n	8001cb0 <DMA_CheckFifoParam+0xe8>
      break;
 8001ca2:	bf00      	nop
 8001ca4:	e004      	b.n	8001cb0 <DMA_CheckFifoParam+0xe8>
      break;
 8001ca6:	bf00      	nop
 8001ca8:	e002      	b.n	8001cb0 <DMA_CheckFifoParam+0xe8>
      break;   
 8001caa:	bf00      	nop
 8001cac:	e000      	b.n	8001cb0 <DMA_CheckFifoParam+0xe8>
      break;
 8001cae:	bf00      	nop
    }
  } 
  
  return status; 
 8001cb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3714      	adds	r7, #20
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop

08001cc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b089      	sub	sp, #36	@ 0x24
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
 8001cc8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	61fb      	str	r3, [r7, #28]
 8001cda:	e159      	b.n	8001f90 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001cdc:	2201      	movs	r2, #1
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	697a      	ldr	r2, [r7, #20]
 8001cec:	4013      	ands	r3, r2
 8001cee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001cf0:	693a      	ldr	r2, [r7, #16]
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	f040 8148 	bne.w	8001f8a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	f003 0303 	and.w	r3, r3, #3
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d005      	beq.n	8001d12 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	d130      	bne.n	8001d74 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d18:	69fb      	ldr	r3, [r7, #28]
 8001d1a:	005b      	lsls	r3, r3, #1
 8001d1c:	2203      	movs	r2, #3
 8001d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d22:	43db      	mvns	r3, r3
 8001d24:	69ba      	ldr	r2, [r7, #24]
 8001d26:	4013      	ands	r3, r2
 8001d28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	68da      	ldr	r2, [r3, #12]
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	fa02 f303 	lsl.w	r3, r2, r3
 8001d36:	69ba      	ldr	r2, [r7, #24]
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	69ba      	ldr	r2, [r7, #24]
 8001d40:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d48:	2201      	movs	r2, #1
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d50:	43db      	mvns	r3, r3
 8001d52:	69ba      	ldr	r2, [r7, #24]
 8001d54:	4013      	ands	r3, r2
 8001d56:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	091b      	lsrs	r3, r3, #4
 8001d5e:	f003 0201 	and.w	r2, r3, #1
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	fa02 f303 	lsl.w	r3, r2, r3
 8001d68:	69ba      	ldr	r2, [r7, #24]
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	69ba      	ldr	r2, [r7, #24]
 8001d72:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f003 0303 	and.w	r3, r3, #3
 8001d7c:	2b03      	cmp	r3, #3
 8001d7e:	d017      	beq.n	8001db0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	2203      	movs	r2, #3
 8001d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d90:	43db      	mvns	r3, r3
 8001d92:	69ba      	ldr	r2, [r7, #24]
 8001d94:	4013      	ands	r3, r2
 8001d96:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	689a      	ldr	r2, [r3, #8]
 8001d9c:	69fb      	ldr	r3, [r7, #28]
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	fa02 f303 	lsl.w	r3, r2, r3
 8001da4:	69ba      	ldr	r2, [r7, #24]
 8001da6:	4313      	orrs	r3, r2
 8001da8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f003 0303 	and.w	r3, r3, #3
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d123      	bne.n	8001e04 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	08da      	lsrs	r2, r3, #3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	3208      	adds	r2, #8
 8001dc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	f003 0307 	and.w	r3, r3, #7
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	220f      	movs	r2, #15
 8001dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	69ba      	ldr	r2, [r7, #24]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	691a      	ldr	r2, [r3, #16]
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	f003 0307 	and.w	r3, r3, #7
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	fa02 f303 	lsl.w	r3, r2, r3
 8001df0:	69ba      	ldr	r2, [r7, #24]
 8001df2:	4313      	orrs	r3, r2
 8001df4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	08da      	lsrs	r2, r3, #3
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	3208      	adds	r2, #8
 8001dfe:	69b9      	ldr	r1, [r7, #24]
 8001e00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	005b      	lsls	r3, r3, #1
 8001e0e:	2203      	movs	r2, #3
 8001e10:	fa02 f303 	lsl.w	r3, r2, r3
 8001e14:	43db      	mvns	r3, r3
 8001e16:	69ba      	ldr	r2, [r7, #24]
 8001e18:	4013      	ands	r3, r2
 8001e1a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f003 0203 	and.w	r2, r3, #3
 8001e24:	69fb      	ldr	r3, [r7, #28]
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	69ba      	ldr	r2, [r7, #24]
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	69ba      	ldr	r2, [r7, #24]
 8001e36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	f000 80a2 	beq.w	8001f8a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e46:	2300      	movs	r3, #0
 8001e48:	60fb      	str	r3, [r7, #12]
 8001e4a:	4b57      	ldr	r3, [pc, #348]	@ (8001fa8 <HAL_GPIO_Init+0x2e8>)
 8001e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e4e:	4a56      	ldr	r2, [pc, #344]	@ (8001fa8 <HAL_GPIO_Init+0x2e8>)
 8001e50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e54:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e56:	4b54      	ldr	r3, [pc, #336]	@ (8001fa8 <HAL_GPIO_Init+0x2e8>)
 8001e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e5e:	60fb      	str	r3, [r7, #12]
 8001e60:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e62:	4a52      	ldr	r2, [pc, #328]	@ (8001fac <HAL_GPIO_Init+0x2ec>)
 8001e64:	69fb      	ldr	r3, [r7, #28]
 8001e66:	089b      	lsrs	r3, r3, #2
 8001e68:	3302      	adds	r3, #2
 8001e6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e70:	69fb      	ldr	r3, [r7, #28]
 8001e72:	f003 0303 	and.w	r3, r3, #3
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	220f      	movs	r2, #15
 8001e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7e:	43db      	mvns	r3, r3
 8001e80:	69ba      	ldr	r2, [r7, #24]
 8001e82:	4013      	ands	r3, r2
 8001e84:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4a49      	ldr	r2, [pc, #292]	@ (8001fb0 <HAL_GPIO_Init+0x2f0>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d019      	beq.n	8001ec2 <HAL_GPIO_Init+0x202>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4a48      	ldr	r2, [pc, #288]	@ (8001fb4 <HAL_GPIO_Init+0x2f4>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d013      	beq.n	8001ebe <HAL_GPIO_Init+0x1fe>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4a47      	ldr	r2, [pc, #284]	@ (8001fb8 <HAL_GPIO_Init+0x2f8>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d00d      	beq.n	8001eba <HAL_GPIO_Init+0x1fa>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4a46      	ldr	r2, [pc, #280]	@ (8001fbc <HAL_GPIO_Init+0x2fc>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d007      	beq.n	8001eb6 <HAL_GPIO_Init+0x1f6>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4a45      	ldr	r2, [pc, #276]	@ (8001fc0 <HAL_GPIO_Init+0x300>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d101      	bne.n	8001eb2 <HAL_GPIO_Init+0x1f2>
 8001eae:	2304      	movs	r3, #4
 8001eb0:	e008      	b.n	8001ec4 <HAL_GPIO_Init+0x204>
 8001eb2:	2307      	movs	r3, #7
 8001eb4:	e006      	b.n	8001ec4 <HAL_GPIO_Init+0x204>
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	e004      	b.n	8001ec4 <HAL_GPIO_Init+0x204>
 8001eba:	2302      	movs	r3, #2
 8001ebc:	e002      	b.n	8001ec4 <HAL_GPIO_Init+0x204>
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e000      	b.n	8001ec4 <HAL_GPIO_Init+0x204>
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	69fa      	ldr	r2, [r7, #28]
 8001ec6:	f002 0203 	and.w	r2, r2, #3
 8001eca:	0092      	lsls	r2, r2, #2
 8001ecc:	4093      	lsls	r3, r2
 8001ece:	69ba      	ldr	r2, [r7, #24]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ed4:	4935      	ldr	r1, [pc, #212]	@ (8001fac <HAL_GPIO_Init+0x2ec>)
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	089b      	lsrs	r3, r3, #2
 8001eda:	3302      	adds	r3, #2
 8001edc:	69ba      	ldr	r2, [r7, #24]
 8001ede:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ee2:	4b38      	ldr	r3, [pc, #224]	@ (8001fc4 <HAL_GPIO_Init+0x304>)
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	43db      	mvns	r3, r3
 8001eec:	69ba      	ldr	r2, [r7, #24]
 8001eee:	4013      	ands	r3, r2
 8001ef0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d003      	beq.n	8001f06 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001efe:	69ba      	ldr	r2, [r7, #24]
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	4313      	orrs	r3, r2
 8001f04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f06:	4a2f      	ldr	r2, [pc, #188]	@ (8001fc4 <HAL_GPIO_Init+0x304>)
 8001f08:	69bb      	ldr	r3, [r7, #24]
 8001f0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f0c:	4b2d      	ldr	r3, [pc, #180]	@ (8001fc4 <HAL_GPIO_Init+0x304>)
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	43db      	mvns	r3, r3
 8001f16:	69ba      	ldr	r2, [r7, #24]
 8001f18:	4013      	ands	r3, r2
 8001f1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d003      	beq.n	8001f30 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001f28:	69ba      	ldr	r2, [r7, #24]
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f30:	4a24      	ldr	r2, [pc, #144]	@ (8001fc4 <HAL_GPIO_Init+0x304>)
 8001f32:	69bb      	ldr	r3, [r7, #24]
 8001f34:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f36:	4b23      	ldr	r3, [pc, #140]	@ (8001fc4 <HAL_GPIO_Init+0x304>)
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	43db      	mvns	r3, r3
 8001f40:	69ba      	ldr	r2, [r7, #24]
 8001f42:	4013      	ands	r3, r2
 8001f44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d003      	beq.n	8001f5a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001f52:	69ba      	ldr	r2, [r7, #24]
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f5a:	4a1a      	ldr	r2, [pc, #104]	@ (8001fc4 <HAL_GPIO_Init+0x304>)
 8001f5c:	69bb      	ldr	r3, [r7, #24]
 8001f5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f60:	4b18      	ldr	r3, [pc, #96]	@ (8001fc4 <HAL_GPIO_Init+0x304>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	69ba      	ldr	r2, [r7, #24]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d003      	beq.n	8001f84 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f84:	4a0f      	ldr	r2, [pc, #60]	@ (8001fc4 <HAL_GPIO_Init+0x304>)
 8001f86:	69bb      	ldr	r3, [r7, #24]
 8001f88:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f8a:	69fb      	ldr	r3, [r7, #28]
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	61fb      	str	r3, [r7, #28]
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	2b0f      	cmp	r3, #15
 8001f94:	f67f aea2 	bls.w	8001cdc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f98:	bf00      	nop
 8001f9a:	bf00      	nop
 8001f9c:	3724      	adds	r7, #36	@ 0x24
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	40023800 	.word	0x40023800
 8001fac:	40013800 	.word	0x40013800
 8001fb0:	40020000 	.word	0x40020000
 8001fb4:	40020400 	.word	0x40020400
 8001fb8:	40020800 	.word	0x40020800
 8001fbc:	40020c00 	.word	0x40020c00
 8001fc0:	40021000 	.word	0x40021000
 8001fc4:	40013c00 	.word	0x40013c00

08001fc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	807b      	strh	r3, [r7, #2]
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fd8:	787b      	ldrb	r3, [r7, #1]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d003      	beq.n	8001fe6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fde:	887a      	ldrh	r2, [r7, #2]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001fe4:	e003      	b.n	8001fee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001fe6:	887b      	ldrh	r3, [r7, #2]
 8001fe8:	041a      	lsls	r2, r3, #16
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	619a      	str	r2, [r3, #24]
}
 8001fee:	bf00      	nop
 8001ff0:	370c      	adds	r7, #12
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr

08001ffa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	b085      	sub	sp, #20
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
 8002002:	460b      	mov	r3, r1
 8002004:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	695b      	ldr	r3, [r3, #20]
 800200a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800200c:	887a      	ldrh	r2, [r7, #2]
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	4013      	ands	r3, r2
 8002012:	041a      	lsls	r2, r3, #16
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	43d9      	mvns	r1, r3
 8002018:	887b      	ldrh	r3, [r7, #2]
 800201a:	400b      	ands	r3, r1
 800201c:	431a      	orrs	r2, r3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	619a      	str	r2, [r3, #24]
}
 8002022:	bf00      	nop
 8002024:	3714      	adds	r7, #20
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
	...

08002030 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	4603      	mov	r3, r0
 8002038:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800203a:	4b08      	ldr	r3, [pc, #32]	@ (800205c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800203c:	695a      	ldr	r2, [r3, #20]
 800203e:	88fb      	ldrh	r3, [r7, #6]
 8002040:	4013      	ands	r3, r2
 8002042:	2b00      	cmp	r3, #0
 8002044:	d006      	beq.n	8002054 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002046:	4a05      	ldr	r2, [pc, #20]	@ (800205c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002048:	88fb      	ldrh	r3, [r7, #6]
 800204a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800204c:	88fb      	ldrh	r3, [r7, #6]
 800204e:	4618      	mov	r0, r3
 8002050:	f7fe fa8e 	bl	8000570 <HAL_GPIO_EXTI_Callback>
  }
}
 8002054:	bf00      	nop
 8002056:	3708      	adds	r7, #8
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	40013c00 	.word	0x40013c00

08002060 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b086      	sub	sp, #24
 8002064:	af02      	add	r7, sp, #8
 8002066:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d101      	bne.n	8002072 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	e101      	b.n	8002276 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800207e:	b2db      	uxtb	r3, r3
 8002080:	2b00      	cmp	r3, #0
 8002082:	d106      	bne.n	8002092 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2200      	movs	r2, #0
 8002088:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f7fe ffe3 	bl	8001058 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2203      	movs	r2, #3
 8002096:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80020a0:	d102      	bne.n	80020a8 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2200      	movs	r2, #0
 80020a6:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4618      	mov	r0, r3
 80020ae:	f001 fe0d 	bl	8003ccc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6818      	ldr	r0, [r3, #0]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	7c1a      	ldrb	r2, [r3, #16]
 80020ba:	f88d 2000 	strb.w	r2, [sp]
 80020be:	3304      	adds	r3, #4
 80020c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020c2:	f001 fd9f 	bl	8003c04 <USB_CoreInit>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d005      	beq.n	80020d8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2202      	movs	r2, #2
 80020d0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e0ce      	b.n	8002276 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2100      	movs	r1, #0
 80020de:	4618      	mov	r0, r3
 80020e0:	f001 fe05 	bl	8003cee <USB_SetCurrentMode>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d005      	beq.n	80020f6 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2202      	movs	r2, #2
 80020ee:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e0bf      	b.n	8002276 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020f6:	2300      	movs	r3, #0
 80020f8:	73fb      	strb	r3, [r7, #15]
 80020fa:	e04a      	b.n	8002192 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80020fc:	7bfa      	ldrb	r2, [r7, #15]
 80020fe:	6879      	ldr	r1, [r7, #4]
 8002100:	4613      	mov	r3, r2
 8002102:	00db      	lsls	r3, r3, #3
 8002104:	4413      	add	r3, r2
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	440b      	add	r3, r1
 800210a:	3315      	adds	r3, #21
 800210c:	2201      	movs	r2, #1
 800210e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002110:	7bfa      	ldrb	r2, [r7, #15]
 8002112:	6879      	ldr	r1, [r7, #4]
 8002114:	4613      	mov	r3, r2
 8002116:	00db      	lsls	r3, r3, #3
 8002118:	4413      	add	r3, r2
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	440b      	add	r3, r1
 800211e:	3314      	adds	r3, #20
 8002120:	7bfa      	ldrb	r2, [r7, #15]
 8002122:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002124:	7bfa      	ldrb	r2, [r7, #15]
 8002126:	7bfb      	ldrb	r3, [r7, #15]
 8002128:	b298      	uxth	r0, r3
 800212a:	6879      	ldr	r1, [r7, #4]
 800212c:	4613      	mov	r3, r2
 800212e:	00db      	lsls	r3, r3, #3
 8002130:	4413      	add	r3, r2
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	440b      	add	r3, r1
 8002136:	332e      	adds	r3, #46	@ 0x2e
 8002138:	4602      	mov	r2, r0
 800213a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800213c:	7bfa      	ldrb	r2, [r7, #15]
 800213e:	6879      	ldr	r1, [r7, #4]
 8002140:	4613      	mov	r3, r2
 8002142:	00db      	lsls	r3, r3, #3
 8002144:	4413      	add	r3, r2
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	440b      	add	r3, r1
 800214a:	3318      	adds	r3, #24
 800214c:	2200      	movs	r2, #0
 800214e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002150:	7bfa      	ldrb	r2, [r7, #15]
 8002152:	6879      	ldr	r1, [r7, #4]
 8002154:	4613      	mov	r3, r2
 8002156:	00db      	lsls	r3, r3, #3
 8002158:	4413      	add	r3, r2
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	440b      	add	r3, r1
 800215e:	331c      	adds	r3, #28
 8002160:	2200      	movs	r2, #0
 8002162:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002164:	7bfa      	ldrb	r2, [r7, #15]
 8002166:	6879      	ldr	r1, [r7, #4]
 8002168:	4613      	mov	r3, r2
 800216a:	00db      	lsls	r3, r3, #3
 800216c:	4413      	add	r3, r2
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	440b      	add	r3, r1
 8002172:	3320      	adds	r3, #32
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002178:	7bfa      	ldrb	r2, [r7, #15]
 800217a:	6879      	ldr	r1, [r7, #4]
 800217c:	4613      	mov	r3, r2
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	4413      	add	r3, r2
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	440b      	add	r3, r1
 8002186:	3324      	adds	r3, #36	@ 0x24
 8002188:	2200      	movs	r2, #0
 800218a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800218c:	7bfb      	ldrb	r3, [r7, #15]
 800218e:	3301      	adds	r3, #1
 8002190:	73fb      	strb	r3, [r7, #15]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	791b      	ldrb	r3, [r3, #4]
 8002196:	7bfa      	ldrb	r2, [r7, #15]
 8002198:	429a      	cmp	r2, r3
 800219a:	d3af      	bcc.n	80020fc <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800219c:	2300      	movs	r3, #0
 800219e:	73fb      	strb	r3, [r7, #15]
 80021a0:	e044      	b.n	800222c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80021a2:	7bfa      	ldrb	r2, [r7, #15]
 80021a4:	6879      	ldr	r1, [r7, #4]
 80021a6:	4613      	mov	r3, r2
 80021a8:	00db      	lsls	r3, r3, #3
 80021aa:	4413      	add	r3, r2
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	440b      	add	r3, r1
 80021b0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80021b4:	2200      	movs	r2, #0
 80021b6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80021b8:	7bfa      	ldrb	r2, [r7, #15]
 80021ba:	6879      	ldr	r1, [r7, #4]
 80021bc:	4613      	mov	r3, r2
 80021be:	00db      	lsls	r3, r3, #3
 80021c0:	4413      	add	r3, r2
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	440b      	add	r3, r1
 80021c6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80021ca:	7bfa      	ldrb	r2, [r7, #15]
 80021cc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80021ce:	7bfa      	ldrb	r2, [r7, #15]
 80021d0:	6879      	ldr	r1, [r7, #4]
 80021d2:	4613      	mov	r3, r2
 80021d4:	00db      	lsls	r3, r3, #3
 80021d6:	4413      	add	r3, r2
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	440b      	add	r3, r1
 80021dc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80021e0:	2200      	movs	r2, #0
 80021e2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80021e4:	7bfa      	ldrb	r2, [r7, #15]
 80021e6:	6879      	ldr	r1, [r7, #4]
 80021e8:	4613      	mov	r3, r2
 80021ea:	00db      	lsls	r3, r3, #3
 80021ec:	4413      	add	r3, r2
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	440b      	add	r3, r1
 80021f2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80021f6:	2200      	movs	r2, #0
 80021f8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80021fa:	7bfa      	ldrb	r2, [r7, #15]
 80021fc:	6879      	ldr	r1, [r7, #4]
 80021fe:	4613      	mov	r3, r2
 8002200:	00db      	lsls	r3, r3, #3
 8002202:	4413      	add	r3, r2
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	440b      	add	r3, r1
 8002208:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800220c:	2200      	movs	r2, #0
 800220e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002210:	7bfa      	ldrb	r2, [r7, #15]
 8002212:	6879      	ldr	r1, [r7, #4]
 8002214:	4613      	mov	r3, r2
 8002216:	00db      	lsls	r3, r3, #3
 8002218:	4413      	add	r3, r2
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	440b      	add	r3, r1
 800221e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002222:	2200      	movs	r2, #0
 8002224:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002226:	7bfb      	ldrb	r3, [r7, #15]
 8002228:	3301      	adds	r3, #1
 800222a:	73fb      	strb	r3, [r7, #15]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	791b      	ldrb	r3, [r3, #4]
 8002230:	7bfa      	ldrb	r2, [r7, #15]
 8002232:	429a      	cmp	r2, r3
 8002234:	d3b5      	bcc.n	80021a2 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6818      	ldr	r0, [r3, #0]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	7c1a      	ldrb	r2, [r3, #16]
 800223e:	f88d 2000 	strb.w	r2, [sp]
 8002242:	3304      	adds	r3, #4
 8002244:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002246:	f001 fd9f 	bl	8003d88 <USB_DevInit>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d005      	beq.n	800225c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2202      	movs	r2, #2
 8002254:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	e00c      	b.n	8002276 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2200      	movs	r2, #0
 8002260:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2201      	movs	r2, #1
 8002266:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4618      	mov	r0, r3
 8002270:	f001 ff67 	bl	8004142 <USB_DevDisconnect>

  return HAL_OK;
 8002274:	2300      	movs	r3, #0
}
 8002276:	4618      	mov	r0, r3
 8002278:	3710      	adds	r7, #16
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
	...

08002280 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b086      	sub	sp, #24
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d101      	bne.n	8002292 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e267      	b.n	8002762 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0301 	and.w	r3, r3, #1
 800229a:	2b00      	cmp	r3, #0
 800229c:	d075      	beq.n	800238a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800229e:	4b88      	ldr	r3, [pc, #544]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	f003 030c 	and.w	r3, r3, #12
 80022a6:	2b04      	cmp	r3, #4
 80022a8:	d00c      	beq.n	80022c4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022aa:	4b85      	ldr	r3, [pc, #532]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80022b2:	2b08      	cmp	r3, #8
 80022b4:	d112      	bne.n	80022dc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022b6:	4b82      	ldr	r3, [pc, #520]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80022c2:	d10b      	bne.n	80022dc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022c4:	4b7e      	ldr	r3, [pc, #504]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d05b      	beq.n	8002388 <HAL_RCC_OscConfig+0x108>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d157      	bne.n	8002388 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	e242      	b.n	8002762 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022e4:	d106      	bne.n	80022f4 <HAL_RCC_OscConfig+0x74>
 80022e6:	4b76      	ldr	r3, [pc, #472]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a75      	ldr	r2, [pc, #468]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 80022ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022f0:	6013      	str	r3, [r2, #0]
 80022f2:	e01d      	b.n	8002330 <HAL_RCC_OscConfig+0xb0>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022fc:	d10c      	bne.n	8002318 <HAL_RCC_OscConfig+0x98>
 80022fe:	4b70      	ldr	r3, [pc, #448]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a6f      	ldr	r2, [pc, #444]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 8002304:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002308:	6013      	str	r3, [r2, #0]
 800230a:	4b6d      	ldr	r3, [pc, #436]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a6c      	ldr	r2, [pc, #432]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 8002310:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002314:	6013      	str	r3, [r2, #0]
 8002316:	e00b      	b.n	8002330 <HAL_RCC_OscConfig+0xb0>
 8002318:	4b69      	ldr	r3, [pc, #420]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a68      	ldr	r2, [pc, #416]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 800231e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002322:	6013      	str	r3, [r2, #0]
 8002324:	4b66      	ldr	r3, [pc, #408]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a65      	ldr	r2, [pc, #404]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 800232a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800232e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d013      	beq.n	8002360 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002338:	f7ff f896 	bl	8001468 <HAL_GetTick>
 800233c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800233e:	e008      	b.n	8002352 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002340:	f7ff f892 	bl	8001468 <HAL_GetTick>
 8002344:	4602      	mov	r2, r0
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	2b64      	cmp	r3, #100	@ 0x64
 800234c:	d901      	bls.n	8002352 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800234e:	2303      	movs	r3, #3
 8002350:	e207      	b.n	8002762 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002352:	4b5b      	ldr	r3, [pc, #364]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d0f0      	beq.n	8002340 <HAL_RCC_OscConfig+0xc0>
 800235e:	e014      	b.n	800238a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002360:	f7ff f882 	bl	8001468 <HAL_GetTick>
 8002364:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002366:	e008      	b.n	800237a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002368:	f7ff f87e 	bl	8001468 <HAL_GetTick>
 800236c:	4602      	mov	r2, r0
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	2b64      	cmp	r3, #100	@ 0x64
 8002374:	d901      	bls.n	800237a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002376:	2303      	movs	r3, #3
 8002378:	e1f3      	b.n	8002762 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800237a:	4b51      	ldr	r3, [pc, #324]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002382:	2b00      	cmp	r3, #0
 8002384:	d1f0      	bne.n	8002368 <HAL_RCC_OscConfig+0xe8>
 8002386:	e000      	b.n	800238a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002388:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 0302 	and.w	r3, r3, #2
 8002392:	2b00      	cmp	r3, #0
 8002394:	d063      	beq.n	800245e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002396:	4b4a      	ldr	r3, [pc, #296]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	f003 030c 	and.w	r3, r3, #12
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d00b      	beq.n	80023ba <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023a2:	4b47      	ldr	r3, [pc, #284]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80023aa:	2b08      	cmp	r3, #8
 80023ac:	d11c      	bne.n	80023e8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023ae:	4b44      	ldr	r3, [pc, #272]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d116      	bne.n	80023e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023ba:	4b41      	ldr	r3, [pc, #260]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0302 	and.w	r3, r3, #2
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d005      	beq.n	80023d2 <HAL_RCC_OscConfig+0x152>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	68db      	ldr	r3, [r3, #12]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d001      	beq.n	80023d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e1c7      	b.n	8002762 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023d2:	4b3b      	ldr	r3, [pc, #236]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	691b      	ldr	r3, [r3, #16]
 80023de:	00db      	lsls	r3, r3, #3
 80023e0:	4937      	ldr	r1, [pc, #220]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 80023e2:	4313      	orrs	r3, r2
 80023e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023e6:	e03a      	b.n	800245e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d020      	beq.n	8002432 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023f0:	4b34      	ldr	r3, [pc, #208]	@ (80024c4 <HAL_RCC_OscConfig+0x244>)
 80023f2:	2201      	movs	r2, #1
 80023f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023f6:	f7ff f837 	bl	8001468 <HAL_GetTick>
 80023fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023fc:	e008      	b.n	8002410 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023fe:	f7ff f833 	bl	8001468 <HAL_GetTick>
 8002402:	4602      	mov	r2, r0
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	2b02      	cmp	r3, #2
 800240a:	d901      	bls.n	8002410 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800240c:	2303      	movs	r3, #3
 800240e:	e1a8      	b.n	8002762 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002410:	4b2b      	ldr	r3, [pc, #172]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 0302 	and.w	r3, r3, #2
 8002418:	2b00      	cmp	r3, #0
 800241a:	d0f0      	beq.n	80023fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800241c:	4b28      	ldr	r3, [pc, #160]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	691b      	ldr	r3, [r3, #16]
 8002428:	00db      	lsls	r3, r3, #3
 800242a:	4925      	ldr	r1, [pc, #148]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 800242c:	4313      	orrs	r3, r2
 800242e:	600b      	str	r3, [r1, #0]
 8002430:	e015      	b.n	800245e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002432:	4b24      	ldr	r3, [pc, #144]	@ (80024c4 <HAL_RCC_OscConfig+0x244>)
 8002434:	2200      	movs	r2, #0
 8002436:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002438:	f7ff f816 	bl	8001468 <HAL_GetTick>
 800243c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800243e:	e008      	b.n	8002452 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002440:	f7ff f812 	bl	8001468 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	2b02      	cmp	r3, #2
 800244c:	d901      	bls.n	8002452 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e187      	b.n	8002762 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002452:	4b1b      	ldr	r3, [pc, #108]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0302 	and.w	r3, r3, #2
 800245a:	2b00      	cmp	r3, #0
 800245c:	d1f0      	bne.n	8002440 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 0308 	and.w	r3, r3, #8
 8002466:	2b00      	cmp	r3, #0
 8002468:	d036      	beq.n	80024d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	695b      	ldr	r3, [r3, #20]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d016      	beq.n	80024a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002472:	4b15      	ldr	r3, [pc, #84]	@ (80024c8 <HAL_RCC_OscConfig+0x248>)
 8002474:	2201      	movs	r2, #1
 8002476:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002478:	f7fe fff6 	bl	8001468 <HAL_GetTick>
 800247c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800247e:	e008      	b.n	8002492 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002480:	f7fe fff2 	bl	8001468 <HAL_GetTick>
 8002484:	4602      	mov	r2, r0
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	2b02      	cmp	r3, #2
 800248c:	d901      	bls.n	8002492 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800248e:	2303      	movs	r3, #3
 8002490:	e167      	b.n	8002762 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002492:	4b0b      	ldr	r3, [pc, #44]	@ (80024c0 <HAL_RCC_OscConfig+0x240>)
 8002494:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002496:	f003 0302 	and.w	r3, r3, #2
 800249a:	2b00      	cmp	r3, #0
 800249c:	d0f0      	beq.n	8002480 <HAL_RCC_OscConfig+0x200>
 800249e:	e01b      	b.n	80024d8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024a0:	4b09      	ldr	r3, [pc, #36]	@ (80024c8 <HAL_RCC_OscConfig+0x248>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024a6:	f7fe ffdf 	bl	8001468 <HAL_GetTick>
 80024aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024ac:	e00e      	b.n	80024cc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024ae:	f7fe ffdb 	bl	8001468 <HAL_GetTick>
 80024b2:	4602      	mov	r2, r0
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	2b02      	cmp	r3, #2
 80024ba:	d907      	bls.n	80024cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80024bc:	2303      	movs	r3, #3
 80024be:	e150      	b.n	8002762 <HAL_RCC_OscConfig+0x4e2>
 80024c0:	40023800 	.word	0x40023800
 80024c4:	42470000 	.word	0x42470000
 80024c8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024cc:	4b88      	ldr	r3, [pc, #544]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 80024ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024d0:	f003 0302 	and.w	r3, r3, #2
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d1ea      	bne.n	80024ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 0304 	and.w	r3, r3, #4
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	f000 8097 	beq.w	8002614 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024e6:	2300      	movs	r3, #0
 80024e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024ea:	4b81      	ldr	r3, [pc, #516]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 80024ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d10f      	bne.n	8002516 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024f6:	2300      	movs	r3, #0
 80024f8:	60bb      	str	r3, [r7, #8]
 80024fa:	4b7d      	ldr	r3, [pc, #500]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 80024fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fe:	4a7c      	ldr	r2, [pc, #496]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 8002500:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002504:	6413      	str	r3, [r2, #64]	@ 0x40
 8002506:	4b7a      	ldr	r3, [pc, #488]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 8002508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800250e:	60bb      	str	r3, [r7, #8]
 8002510:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002512:	2301      	movs	r3, #1
 8002514:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002516:	4b77      	ldr	r3, [pc, #476]	@ (80026f4 <HAL_RCC_OscConfig+0x474>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800251e:	2b00      	cmp	r3, #0
 8002520:	d118      	bne.n	8002554 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002522:	4b74      	ldr	r3, [pc, #464]	@ (80026f4 <HAL_RCC_OscConfig+0x474>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a73      	ldr	r2, [pc, #460]	@ (80026f4 <HAL_RCC_OscConfig+0x474>)
 8002528:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800252c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800252e:	f7fe ff9b 	bl	8001468 <HAL_GetTick>
 8002532:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002534:	e008      	b.n	8002548 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002536:	f7fe ff97 	bl	8001468 <HAL_GetTick>
 800253a:	4602      	mov	r2, r0
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	2b02      	cmp	r3, #2
 8002542:	d901      	bls.n	8002548 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002544:	2303      	movs	r3, #3
 8002546:	e10c      	b.n	8002762 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002548:	4b6a      	ldr	r3, [pc, #424]	@ (80026f4 <HAL_RCC_OscConfig+0x474>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002550:	2b00      	cmp	r3, #0
 8002552:	d0f0      	beq.n	8002536 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	2b01      	cmp	r3, #1
 800255a:	d106      	bne.n	800256a <HAL_RCC_OscConfig+0x2ea>
 800255c:	4b64      	ldr	r3, [pc, #400]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 800255e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002560:	4a63      	ldr	r2, [pc, #396]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 8002562:	f043 0301 	orr.w	r3, r3, #1
 8002566:	6713      	str	r3, [r2, #112]	@ 0x70
 8002568:	e01c      	b.n	80025a4 <HAL_RCC_OscConfig+0x324>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	2b05      	cmp	r3, #5
 8002570:	d10c      	bne.n	800258c <HAL_RCC_OscConfig+0x30c>
 8002572:	4b5f      	ldr	r3, [pc, #380]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 8002574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002576:	4a5e      	ldr	r2, [pc, #376]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 8002578:	f043 0304 	orr.w	r3, r3, #4
 800257c:	6713      	str	r3, [r2, #112]	@ 0x70
 800257e:	4b5c      	ldr	r3, [pc, #368]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 8002580:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002582:	4a5b      	ldr	r2, [pc, #364]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 8002584:	f043 0301 	orr.w	r3, r3, #1
 8002588:	6713      	str	r3, [r2, #112]	@ 0x70
 800258a:	e00b      	b.n	80025a4 <HAL_RCC_OscConfig+0x324>
 800258c:	4b58      	ldr	r3, [pc, #352]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 800258e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002590:	4a57      	ldr	r2, [pc, #348]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 8002592:	f023 0301 	bic.w	r3, r3, #1
 8002596:	6713      	str	r3, [r2, #112]	@ 0x70
 8002598:	4b55      	ldr	r3, [pc, #340]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 800259a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800259c:	4a54      	ldr	r2, [pc, #336]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 800259e:	f023 0304 	bic.w	r3, r3, #4
 80025a2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d015      	beq.n	80025d8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025ac:	f7fe ff5c 	bl	8001468 <HAL_GetTick>
 80025b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025b2:	e00a      	b.n	80025ca <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025b4:	f7fe ff58 	bl	8001468 <HAL_GetTick>
 80025b8:	4602      	mov	r2, r0
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d901      	bls.n	80025ca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80025c6:	2303      	movs	r3, #3
 80025c8:	e0cb      	b.n	8002762 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025ca:	4b49      	ldr	r3, [pc, #292]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 80025cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025ce:	f003 0302 	and.w	r3, r3, #2
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d0ee      	beq.n	80025b4 <HAL_RCC_OscConfig+0x334>
 80025d6:	e014      	b.n	8002602 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025d8:	f7fe ff46 	bl	8001468 <HAL_GetTick>
 80025dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025de:	e00a      	b.n	80025f6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025e0:	f7fe ff42 	bl	8001468 <HAL_GetTick>
 80025e4:	4602      	mov	r2, r0
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d901      	bls.n	80025f6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e0b5      	b.n	8002762 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025f6:	4b3e      	ldr	r3, [pc, #248]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 80025f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025fa:	f003 0302 	and.w	r3, r3, #2
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d1ee      	bne.n	80025e0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002602:	7dfb      	ldrb	r3, [r7, #23]
 8002604:	2b01      	cmp	r3, #1
 8002606:	d105      	bne.n	8002614 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002608:	4b39      	ldr	r3, [pc, #228]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 800260a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800260c:	4a38      	ldr	r2, [pc, #224]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 800260e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002612:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	699b      	ldr	r3, [r3, #24]
 8002618:	2b00      	cmp	r3, #0
 800261a:	f000 80a1 	beq.w	8002760 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800261e:	4b34      	ldr	r3, [pc, #208]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f003 030c 	and.w	r3, r3, #12
 8002626:	2b08      	cmp	r3, #8
 8002628:	d05c      	beq.n	80026e4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	699b      	ldr	r3, [r3, #24]
 800262e:	2b02      	cmp	r3, #2
 8002630:	d141      	bne.n	80026b6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002632:	4b31      	ldr	r3, [pc, #196]	@ (80026f8 <HAL_RCC_OscConfig+0x478>)
 8002634:	2200      	movs	r2, #0
 8002636:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002638:	f7fe ff16 	bl	8001468 <HAL_GetTick>
 800263c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800263e:	e008      	b.n	8002652 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002640:	f7fe ff12 	bl	8001468 <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	2b02      	cmp	r3, #2
 800264c:	d901      	bls.n	8002652 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	e087      	b.n	8002762 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002652:	4b27      	ldr	r3, [pc, #156]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800265a:	2b00      	cmp	r3, #0
 800265c:	d1f0      	bne.n	8002640 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	69da      	ldr	r2, [r3, #28]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6a1b      	ldr	r3, [r3, #32]
 8002666:	431a      	orrs	r2, r3
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800266c:	019b      	lsls	r3, r3, #6
 800266e:	431a      	orrs	r2, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002674:	085b      	lsrs	r3, r3, #1
 8002676:	3b01      	subs	r3, #1
 8002678:	041b      	lsls	r3, r3, #16
 800267a:	431a      	orrs	r2, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002680:	061b      	lsls	r3, r3, #24
 8002682:	491b      	ldr	r1, [pc, #108]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 8002684:	4313      	orrs	r3, r2
 8002686:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002688:	4b1b      	ldr	r3, [pc, #108]	@ (80026f8 <HAL_RCC_OscConfig+0x478>)
 800268a:	2201      	movs	r2, #1
 800268c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800268e:	f7fe feeb 	bl	8001468 <HAL_GetTick>
 8002692:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002694:	e008      	b.n	80026a8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002696:	f7fe fee7 	bl	8001468 <HAL_GetTick>
 800269a:	4602      	mov	r2, r0
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d901      	bls.n	80026a8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80026a4:	2303      	movs	r3, #3
 80026a6:	e05c      	b.n	8002762 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026a8:	4b11      	ldr	r3, [pc, #68]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d0f0      	beq.n	8002696 <HAL_RCC_OscConfig+0x416>
 80026b4:	e054      	b.n	8002760 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026b6:	4b10      	ldr	r3, [pc, #64]	@ (80026f8 <HAL_RCC_OscConfig+0x478>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026bc:	f7fe fed4 	bl	8001468 <HAL_GetTick>
 80026c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026c2:	e008      	b.n	80026d6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026c4:	f7fe fed0 	bl	8001468 <HAL_GetTick>
 80026c8:	4602      	mov	r2, r0
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d901      	bls.n	80026d6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80026d2:	2303      	movs	r3, #3
 80026d4:	e045      	b.n	8002762 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026d6:	4b06      	ldr	r3, [pc, #24]	@ (80026f0 <HAL_RCC_OscConfig+0x470>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d1f0      	bne.n	80026c4 <HAL_RCC_OscConfig+0x444>
 80026e2:	e03d      	b.n	8002760 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	699b      	ldr	r3, [r3, #24]
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d107      	bne.n	80026fc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80026ec:	2301      	movs	r3, #1
 80026ee:	e038      	b.n	8002762 <HAL_RCC_OscConfig+0x4e2>
 80026f0:	40023800 	.word	0x40023800
 80026f4:	40007000 	.word	0x40007000
 80026f8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80026fc:	4b1b      	ldr	r3, [pc, #108]	@ (800276c <HAL_RCC_OscConfig+0x4ec>)
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	699b      	ldr	r3, [r3, #24]
 8002706:	2b01      	cmp	r3, #1
 8002708:	d028      	beq.n	800275c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002714:	429a      	cmp	r2, r3
 8002716:	d121      	bne.n	800275c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002722:	429a      	cmp	r2, r3
 8002724:	d11a      	bne.n	800275c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002726:	68fa      	ldr	r2, [r7, #12]
 8002728:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800272c:	4013      	ands	r3, r2
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002732:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002734:	4293      	cmp	r3, r2
 8002736:	d111      	bne.n	800275c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002742:	085b      	lsrs	r3, r3, #1
 8002744:	3b01      	subs	r3, #1
 8002746:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002748:	429a      	cmp	r2, r3
 800274a:	d107      	bne.n	800275c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002756:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002758:	429a      	cmp	r2, r3
 800275a:	d001      	beq.n	8002760 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	e000      	b.n	8002762 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002760:	2300      	movs	r3, #0
}
 8002762:	4618      	mov	r0, r3
 8002764:	3718      	adds	r7, #24
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	40023800 	.word	0x40023800

08002770 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d101      	bne.n	8002784 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e0cc      	b.n	800291e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002784:	4b68      	ldr	r3, [pc, #416]	@ (8002928 <HAL_RCC_ClockConfig+0x1b8>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 0307 	and.w	r3, r3, #7
 800278c:	683a      	ldr	r2, [r7, #0]
 800278e:	429a      	cmp	r2, r3
 8002790:	d90c      	bls.n	80027ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002792:	4b65      	ldr	r3, [pc, #404]	@ (8002928 <HAL_RCC_ClockConfig+0x1b8>)
 8002794:	683a      	ldr	r2, [r7, #0]
 8002796:	b2d2      	uxtb	r2, r2
 8002798:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800279a:	4b63      	ldr	r3, [pc, #396]	@ (8002928 <HAL_RCC_ClockConfig+0x1b8>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0307 	and.w	r3, r3, #7
 80027a2:	683a      	ldr	r2, [r7, #0]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d001      	beq.n	80027ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80027a8:	2301      	movs	r3, #1
 80027aa:	e0b8      	b.n	800291e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0302 	and.w	r3, r3, #2
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d020      	beq.n	80027fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 0304 	and.w	r3, r3, #4
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d005      	beq.n	80027d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027c4:	4b59      	ldr	r3, [pc, #356]	@ (800292c <HAL_RCC_ClockConfig+0x1bc>)
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	4a58      	ldr	r2, [pc, #352]	@ (800292c <HAL_RCC_ClockConfig+0x1bc>)
 80027ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80027ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 0308 	and.w	r3, r3, #8
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d005      	beq.n	80027e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027dc:	4b53      	ldr	r3, [pc, #332]	@ (800292c <HAL_RCC_ClockConfig+0x1bc>)
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	4a52      	ldr	r2, [pc, #328]	@ (800292c <HAL_RCC_ClockConfig+0x1bc>)
 80027e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80027e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027e8:	4b50      	ldr	r3, [pc, #320]	@ (800292c <HAL_RCC_ClockConfig+0x1bc>)
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	494d      	ldr	r1, [pc, #308]	@ (800292c <HAL_RCC_ClockConfig+0x1bc>)
 80027f6:	4313      	orrs	r3, r2
 80027f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 0301 	and.w	r3, r3, #1
 8002802:	2b00      	cmp	r3, #0
 8002804:	d044      	beq.n	8002890 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	2b01      	cmp	r3, #1
 800280c:	d107      	bne.n	800281e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800280e:	4b47      	ldr	r3, [pc, #284]	@ (800292c <HAL_RCC_ClockConfig+0x1bc>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d119      	bne.n	800284e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e07f      	b.n	800291e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	2b02      	cmp	r3, #2
 8002824:	d003      	beq.n	800282e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800282a:	2b03      	cmp	r3, #3
 800282c:	d107      	bne.n	800283e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800282e:	4b3f      	ldr	r3, [pc, #252]	@ (800292c <HAL_RCC_ClockConfig+0x1bc>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d109      	bne.n	800284e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e06f      	b.n	800291e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800283e:	4b3b      	ldr	r3, [pc, #236]	@ (800292c <HAL_RCC_ClockConfig+0x1bc>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f003 0302 	and.w	r3, r3, #2
 8002846:	2b00      	cmp	r3, #0
 8002848:	d101      	bne.n	800284e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e067      	b.n	800291e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800284e:	4b37      	ldr	r3, [pc, #220]	@ (800292c <HAL_RCC_ClockConfig+0x1bc>)
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	f023 0203 	bic.w	r2, r3, #3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	4934      	ldr	r1, [pc, #208]	@ (800292c <HAL_RCC_ClockConfig+0x1bc>)
 800285c:	4313      	orrs	r3, r2
 800285e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002860:	f7fe fe02 	bl	8001468 <HAL_GetTick>
 8002864:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002866:	e00a      	b.n	800287e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002868:	f7fe fdfe 	bl	8001468 <HAL_GetTick>
 800286c:	4602      	mov	r2, r0
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002876:	4293      	cmp	r3, r2
 8002878:	d901      	bls.n	800287e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e04f      	b.n	800291e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800287e:	4b2b      	ldr	r3, [pc, #172]	@ (800292c <HAL_RCC_ClockConfig+0x1bc>)
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	f003 020c 	and.w	r2, r3, #12
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	429a      	cmp	r2, r3
 800288e:	d1eb      	bne.n	8002868 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002890:	4b25      	ldr	r3, [pc, #148]	@ (8002928 <HAL_RCC_ClockConfig+0x1b8>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 0307 	and.w	r3, r3, #7
 8002898:	683a      	ldr	r2, [r7, #0]
 800289a:	429a      	cmp	r2, r3
 800289c:	d20c      	bcs.n	80028b8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800289e:	4b22      	ldr	r3, [pc, #136]	@ (8002928 <HAL_RCC_ClockConfig+0x1b8>)
 80028a0:	683a      	ldr	r2, [r7, #0]
 80028a2:	b2d2      	uxtb	r2, r2
 80028a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028a6:	4b20      	ldr	r3, [pc, #128]	@ (8002928 <HAL_RCC_ClockConfig+0x1b8>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 0307 	and.w	r3, r3, #7
 80028ae:	683a      	ldr	r2, [r7, #0]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d001      	beq.n	80028b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e032      	b.n	800291e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 0304 	and.w	r3, r3, #4
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d008      	beq.n	80028d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028c4:	4b19      	ldr	r3, [pc, #100]	@ (800292c <HAL_RCC_ClockConfig+0x1bc>)
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	4916      	ldr	r1, [pc, #88]	@ (800292c <HAL_RCC_ClockConfig+0x1bc>)
 80028d2:	4313      	orrs	r3, r2
 80028d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f003 0308 	and.w	r3, r3, #8
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d009      	beq.n	80028f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028e2:	4b12      	ldr	r3, [pc, #72]	@ (800292c <HAL_RCC_ClockConfig+0x1bc>)
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	691b      	ldr	r3, [r3, #16]
 80028ee:	00db      	lsls	r3, r3, #3
 80028f0:	490e      	ldr	r1, [pc, #56]	@ (800292c <HAL_RCC_ClockConfig+0x1bc>)
 80028f2:	4313      	orrs	r3, r2
 80028f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028f6:	f000 f821 	bl	800293c <HAL_RCC_GetSysClockFreq>
 80028fa:	4602      	mov	r2, r0
 80028fc:	4b0b      	ldr	r3, [pc, #44]	@ (800292c <HAL_RCC_ClockConfig+0x1bc>)
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	091b      	lsrs	r3, r3, #4
 8002902:	f003 030f 	and.w	r3, r3, #15
 8002906:	490a      	ldr	r1, [pc, #40]	@ (8002930 <HAL_RCC_ClockConfig+0x1c0>)
 8002908:	5ccb      	ldrb	r3, [r1, r3]
 800290a:	fa22 f303 	lsr.w	r3, r2, r3
 800290e:	4a09      	ldr	r2, [pc, #36]	@ (8002934 <HAL_RCC_ClockConfig+0x1c4>)
 8002910:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002912:	4b09      	ldr	r3, [pc, #36]	@ (8002938 <HAL_RCC_ClockConfig+0x1c8>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4618      	mov	r0, r3
 8002918:	f7fe fd62 	bl	80013e0 <HAL_InitTick>

  return HAL_OK;
 800291c:	2300      	movs	r3, #0
}
 800291e:	4618      	mov	r0, r3
 8002920:	3710      	adds	r7, #16
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	40023c00 	.word	0x40023c00
 800292c:	40023800 	.word	0x40023800
 8002930:	0800d170 	.word	0x0800d170
 8002934:	20000008 	.word	0x20000008
 8002938:	2000000c 	.word	0x2000000c

0800293c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800293c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002940:	b094      	sub	sp, #80	@ 0x50
 8002942:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002944:	2300      	movs	r3, #0
 8002946:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002948:	2300      	movs	r3, #0
 800294a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800294c:	2300      	movs	r3, #0
 800294e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002950:	2300      	movs	r3, #0
 8002952:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002954:	4b79      	ldr	r3, [pc, #484]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x200>)
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	f003 030c 	and.w	r3, r3, #12
 800295c:	2b08      	cmp	r3, #8
 800295e:	d00d      	beq.n	800297c <HAL_RCC_GetSysClockFreq+0x40>
 8002960:	2b08      	cmp	r3, #8
 8002962:	f200 80e1 	bhi.w	8002b28 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002966:	2b00      	cmp	r3, #0
 8002968:	d002      	beq.n	8002970 <HAL_RCC_GetSysClockFreq+0x34>
 800296a:	2b04      	cmp	r3, #4
 800296c:	d003      	beq.n	8002976 <HAL_RCC_GetSysClockFreq+0x3a>
 800296e:	e0db      	b.n	8002b28 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002970:	4b73      	ldr	r3, [pc, #460]	@ (8002b40 <HAL_RCC_GetSysClockFreq+0x204>)
 8002972:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002974:	e0db      	b.n	8002b2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002976:	4b73      	ldr	r3, [pc, #460]	@ (8002b44 <HAL_RCC_GetSysClockFreq+0x208>)
 8002978:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800297a:	e0d8      	b.n	8002b2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800297c:	4b6f      	ldr	r3, [pc, #444]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x200>)
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002984:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002986:	4b6d      	ldr	r3, [pc, #436]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x200>)
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d063      	beq.n	8002a5a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002992:	4b6a      	ldr	r3, [pc, #424]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x200>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	099b      	lsrs	r3, r3, #6
 8002998:	2200      	movs	r2, #0
 800299a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800299c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800299e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80029a6:	2300      	movs	r3, #0
 80029a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80029aa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80029ae:	4622      	mov	r2, r4
 80029b0:	462b      	mov	r3, r5
 80029b2:	f04f 0000 	mov.w	r0, #0
 80029b6:	f04f 0100 	mov.w	r1, #0
 80029ba:	0159      	lsls	r1, r3, #5
 80029bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80029c0:	0150      	lsls	r0, r2, #5
 80029c2:	4602      	mov	r2, r0
 80029c4:	460b      	mov	r3, r1
 80029c6:	4621      	mov	r1, r4
 80029c8:	1a51      	subs	r1, r2, r1
 80029ca:	6139      	str	r1, [r7, #16]
 80029cc:	4629      	mov	r1, r5
 80029ce:	eb63 0301 	sbc.w	r3, r3, r1
 80029d2:	617b      	str	r3, [r7, #20]
 80029d4:	f04f 0200 	mov.w	r2, #0
 80029d8:	f04f 0300 	mov.w	r3, #0
 80029dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80029e0:	4659      	mov	r1, fp
 80029e2:	018b      	lsls	r3, r1, #6
 80029e4:	4651      	mov	r1, sl
 80029e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80029ea:	4651      	mov	r1, sl
 80029ec:	018a      	lsls	r2, r1, #6
 80029ee:	4651      	mov	r1, sl
 80029f0:	ebb2 0801 	subs.w	r8, r2, r1
 80029f4:	4659      	mov	r1, fp
 80029f6:	eb63 0901 	sbc.w	r9, r3, r1
 80029fa:	f04f 0200 	mov.w	r2, #0
 80029fe:	f04f 0300 	mov.w	r3, #0
 8002a02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002a06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002a0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002a0e:	4690      	mov	r8, r2
 8002a10:	4699      	mov	r9, r3
 8002a12:	4623      	mov	r3, r4
 8002a14:	eb18 0303 	adds.w	r3, r8, r3
 8002a18:	60bb      	str	r3, [r7, #8]
 8002a1a:	462b      	mov	r3, r5
 8002a1c:	eb49 0303 	adc.w	r3, r9, r3
 8002a20:	60fb      	str	r3, [r7, #12]
 8002a22:	f04f 0200 	mov.w	r2, #0
 8002a26:	f04f 0300 	mov.w	r3, #0
 8002a2a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002a2e:	4629      	mov	r1, r5
 8002a30:	024b      	lsls	r3, r1, #9
 8002a32:	4621      	mov	r1, r4
 8002a34:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002a38:	4621      	mov	r1, r4
 8002a3a:	024a      	lsls	r2, r1, #9
 8002a3c:	4610      	mov	r0, r2
 8002a3e:	4619      	mov	r1, r3
 8002a40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a42:	2200      	movs	r2, #0
 8002a44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a48:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002a4c:	f7fd fbc4 	bl	80001d8 <__aeabi_uldivmod>
 8002a50:	4602      	mov	r2, r0
 8002a52:	460b      	mov	r3, r1
 8002a54:	4613      	mov	r3, r2
 8002a56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a58:	e058      	b.n	8002b0c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a5a:	4b38      	ldr	r3, [pc, #224]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x200>)
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	099b      	lsrs	r3, r3, #6
 8002a60:	2200      	movs	r2, #0
 8002a62:	4618      	mov	r0, r3
 8002a64:	4611      	mov	r1, r2
 8002a66:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002a6a:	623b      	str	r3, [r7, #32]
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a70:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002a74:	4642      	mov	r2, r8
 8002a76:	464b      	mov	r3, r9
 8002a78:	f04f 0000 	mov.w	r0, #0
 8002a7c:	f04f 0100 	mov.w	r1, #0
 8002a80:	0159      	lsls	r1, r3, #5
 8002a82:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a86:	0150      	lsls	r0, r2, #5
 8002a88:	4602      	mov	r2, r0
 8002a8a:	460b      	mov	r3, r1
 8002a8c:	4641      	mov	r1, r8
 8002a8e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002a92:	4649      	mov	r1, r9
 8002a94:	eb63 0b01 	sbc.w	fp, r3, r1
 8002a98:	f04f 0200 	mov.w	r2, #0
 8002a9c:	f04f 0300 	mov.w	r3, #0
 8002aa0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002aa4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002aa8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002aac:	ebb2 040a 	subs.w	r4, r2, sl
 8002ab0:	eb63 050b 	sbc.w	r5, r3, fp
 8002ab4:	f04f 0200 	mov.w	r2, #0
 8002ab8:	f04f 0300 	mov.w	r3, #0
 8002abc:	00eb      	lsls	r3, r5, #3
 8002abe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ac2:	00e2      	lsls	r2, r4, #3
 8002ac4:	4614      	mov	r4, r2
 8002ac6:	461d      	mov	r5, r3
 8002ac8:	4643      	mov	r3, r8
 8002aca:	18e3      	adds	r3, r4, r3
 8002acc:	603b      	str	r3, [r7, #0]
 8002ace:	464b      	mov	r3, r9
 8002ad0:	eb45 0303 	adc.w	r3, r5, r3
 8002ad4:	607b      	str	r3, [r7, #4]
 8002ad6:	f04f 0200 	mov.w	r2, #0
 8002ada:	f04f 0300 	mov.w	r3, #0
 8002ade:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002ae2:	4629      	mov	r1, r5
 8002ae4:	028b      	lsls	r3, r1, #10
 8002ae6:	4621      	mov	r1, r4
 8002ae8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002aec:	4621      	mov	r1, r4
 8002aee:	028a      	lsls	r2, r1, #10
 8002af0:	4610      	mov	r0, r2
 8002af2:	4619      	mov	r1, r3
 8002af4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002af6:	2200      	movs	r2, #0
 8002af8:	61bb      	str	r3, [r7, #24]
 8002afa:	61fa      	str	r2, [r7, #28]
 8002afc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b00:	f7fd fb6a 	bl	80001d8 <__aeabi_uldivmod>
 8002b04:	4602      	mov	r2, r0
 8002b06:	460b      	mov	r3, r1
 8002b08:	4613      	mov	r3, r2
 8002b0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x200>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	0c1b      	lsrs	r3, r3, #16
 8002b12:	f003 0303 	and.w	r3, r3, #3
 8002b16:	3301      	adds	r3, #1
 8002b18:	005b      	lsls	r3, r3, #1
 8002b1a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002b1c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b20:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b24:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002b26:	e002      	b.n	8002b2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002b28:	4b05      	ldr	r3, [pc, #20]	@ (8002b40 <HAL_RCC_GetSysClockFreq+0x204>)
 8002b2a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002b2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3750      	adds	r7, #80	@ 0x50
 8002b34:	46bd      	mov	sp, r7
 8002b36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b3a:	bf00      	nop
 8002b3c:	40023800 	.word	0x40023800
 8002b40:	00f42400 	.word	0x00f42400
 8002b44:	007a1200 	.word	0x007a1200

08002b48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b4c:	4b03      	ldr	r3, [pc, #12]	@ (8002b5c <HAL_RCC_GetHCLKFreq+0x14>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr
 8002b5a:	bf00      	nop
 8002b5c:	20000008 	.word	0x20000008

08002b60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002b64:	f7ff fff0 	bl	8002b48 <HAL_RCC_GetHCLKFreq>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	4b05      	ldr	r3, [pc, #20]	@ (8002b80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	0a9b      	lsrs	r3, r3, #10
 8002b70:	f003 0307 	and.w	r3, r3, #7
 8002b74:	4903      	ldr	r1, [pc, #12]	@ (8002b84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b76:	5ccb      	ldrb	r3, [r1, r3]
 8002b78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	40023800 	.word	0x40023800
 8002b84:	0800d180 	.word	0x0800d180

08002b88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b8c:	f7ff ffdc 	bl	8002b48 <HAL_RCC_GetHCLKFreq>
 8002b90:	4602      	mov	r2, r0
 8002b92:	4b05      	ldr	r3, [pc, #20]	@ (8002ba8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	0b5b      	lsrs	r3, r3, #13
 8002b98:	f003 0307 	and.w	r3, r3, #7
 8002b9c:	4903      	ldr	r1, [pc, #12]	@ (8002bac <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b9e:	5ccb      	ldrb	r3, [r1, r3]
 8002ba0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	40023800 	.word	0x40023800
 8002bac:	0800d180 	.word	0x0800d180

08002bb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d101      	bne.n	8002bc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e041      	b.n	8002c46 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d106      	bne.n	8002bdc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	f7fe f968 	bl	8000eac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2202      	movs	r2, #2
 8002be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	3304      	adds	r3, #4
 8002bec:	4619      	mov	r1, r3
 8002bee:	4610      	mov	r0, r2
 8002bf0:	f000 faf8 	bl	80031e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2201      	movs	r2, #1
 8002c08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2201      	movs	r2, #1
 8002c18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2201      	movs	r2, #1
 8002c20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2201      	movs	r2, #1
 8002c28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2201      	movs	r2, #1
 8002c30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2201      	movs	r2, #1
 8002c38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2201      	movs	r2, #1
 8002c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002c44:	2300      	movs	r3, #0
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3708      	adds	r7, #8
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}

08002c4e <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8002c4e:	b580      	push	{r7, lr}
 8002c50:	b082      	sub	sp, #8
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d101      	bne.n	8002c60 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e041      	b.n	8002ce4 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d106      	bne.n	8002c7a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f000 f839 	bl	8002cec <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2202      	movs	r2, #2
 8002c7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	3304      	adds	r3, #4
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	4610      	mov	r0, r2
 8002c8e:	f000 faa9 	bl	80031e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2201      	movs	r2, #1
 8002c96:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2201      	movs	r2, #1
 8002cae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2201      	movs	r2, #1
 8002cce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2201      	movs	r2, #1
 8002cde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002ce2:	2300      	movs	r3, #0
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3708      	adds	r7, #8
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}

08002cec <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8002cf4:	bf00      	nop
 8002cf6:	370c      	adds	r7, #12
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr

08002d00 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d109      	bne.n	8002d28 <HAL_TIM_OC_Start_IT+0x28>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	bf14      	ite	ne
 8002d20:	2301      	movne	r3, #1
 8002d22:	2300      	moveq	r3, #0
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	e022      	b.n	8002d6e <HAL_TIM_OC_Start_IT+0x6e>
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	2b04      	cmp	r3, #4
 8002d2c:	d109      	bne.n	8002d42 <HAL_TIM_OC_Start_IT+0x42>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	bf14      	ite	ne
 8002d3a:	2301      	movne	r3, #1
 8002d3c:	2300      	moveq	r3, #0
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	e015      	b.n	8002d6e <HAL_TIM_OC_Start_IT+0x6e>
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	2b08      	cmp	r3, #8
 8002d46:	d109      	bne.n	8002d5c <HAL_TIM_OC_Start_IT+0x5c>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	bf14      	ite	ne
 8002d54:	2301      	movne	r3, #1
 8002d56:	2300      	moveq	r3, #0
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	e008      	b.n	8002d6e <HAL_TIM_OC_Start_IT+0x6e>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	bf14      	ite	ne
 8002d68:	2301      	movne	r3, #1
 8002d6a:	2300      	moveq	r3, #0
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d001      	beq.n	8002d76 <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e0b3      	b.n	8002ede <HAL_TIM_OC_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d104      	bne.n	8002d86 <HAL_TIM_OC_Start_IT+0x86>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2202      	movs	r2, #2
 8002d80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d84:	e013      	b.n	8002dae <HAL_TIM_OC_Start_IT+0xae>
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	2b04      	cmp	r3, #4
 8002d8a:	d104      	bne.n	8002d96 <HAL_TIM_OC_Start_IT+0x96>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2202      	movs	r2, #2
 8002d90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d94:	e00b      	b.n	8002dae <HAL_TIM_OC_Start_IT+0xae>
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	2b08      	cmp	r3, #8
 8002d9a:	d104      	bne.n	8002da6 <HAL_TIM_OC_Start_IT+0xa6>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2202      	movs	r2, #2
 8002da0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002da4:	e003      	b.n	8002dae <HAL_TIM_OC_Start_IT+0xae>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2202      	movs	r2, #2
 8002daa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	2b0c      	cmp	r3, #12
 8002db2:	d841      	bhi.n	8002e38 <HAL_TIM_OC_Start_IT+0x138>
 8002db4:	a201      	add	r2, pc, #4	@ (adr r2, 8002dbc <HAL_TIM_OC_Start_IT+0xbc>)
 8002db6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dba:	bf00      	nop
 8002dbc:	08002df1 	.word	0x08002df1
 8002dc0:	08002e39 	.word	0x08002e39
 8002dc4:	08002e39 	.word	0x08002e39
 8002dc8:	08002e39 	.word	0x08002e39
 8002dcc:	08002e03 	.word	0x08002e03
 8002dd0:	08002e39 	.word	0x08002e39
 8002dd4:	08002e39 	.word	0x08002e39
 8002dd8:	08002e39 	.word	0x08002e39
 8002ddc:	08002e15 	.word	0x08002e15
 8002de0:	08002e39 	.word	0x08002e39
 8002de4:	08002e39 	.word	0x08002e39
 8002de8:	08002e39 	.word	0x08002e39
 8002dec:	08002e27 	.word	0x08002e27
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	68da      	ldr	r2, [r3, #12]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f042 0202 	orr.w	r2, r2, #2
 8002dfe:	60da      	str	r2, [r3, #12]
      break;
 8002e00:	e01d      	b.n	8002e3e <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	68da      	ldr	r2, [r3, #12]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f042 0204 	orr.w	r2, r2, #4
 8002e10:	60da      	str	r2, [r3, #12]
      break;
 8002e12:	e014      	b.n	8002e3e <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	68da      	ldr	r2, [r3, #12]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f042 0208 	orr.w	r2, r2, #8
 8002e22:	60da      	str	r2, [r3, #12]
      break;
 8002e24:	e00b      	b.n	8002e3e <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	68da      	ldr	r2, [r3, #12]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f042 0210 	orr.w	r2, r2, #16
 8002e34:	60da      	str	r2, [r3, #12]
      break;
 8002e36:	e002      	b.n	8002e3e <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	73fb      	strb	r3, [r7, #15]
      break;
 8002e3c:	bf00      	nop
  }

  if (status == HAL_OK)
 8002e3e:	7bfb      	ldrb	r3, [r7, #15]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d14b      	bne.n	8002edc <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	2201      	movs	r2, #1
 8002e4a:	6839      	ldr	r1, [r7, #0]
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f000 fbdb 	bl	8003608 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a24      	ldr	r2, [pc, #144]	@ (8002ee8 <HAL_TIM_OC_Start_IT+0x1e8>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d107      	bne.n	8002e6c <HAL_TIM_OC_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e6a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a1d      	ldr	r2, [pc, #116]	@ (8002ee8 <HAL_TIM_OC_Start_IT+0x1e8>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d018      	beq.n	8002ea8 <HAL_TIM_OC_Start_IT+0x1a8>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e7e:	d013      	beq.n	8002ea8 <HAL_TIM_OC_Start_IT+0x1a8>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a19      	ldr	r2, [pc, #100]	@ (8002eec <HAL_TIM_OC_Start_IT+0x1ec>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d00e      	beq.n	8002ea8 <HAL_TIM_OC_Start_IT+0x1a8>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a18      	ldr	r2, [pc, #96]	@ (8002ef0 <HAL_TIM_OC_Start_IT+0x1f0>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d009      	beq.n	8002ea8 <HAL_TIM_OC_Start_IT+0x1a8>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a16      	ldr	r2, [pc, #88]	@ (8002ef4 <HAL_TIM_OC_Start_IT+0x1f4>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d004      	beq.n	8002ea8 <HAL_TIM_OC_Start_IT+0x1a8>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a15      	ldr	r2, [pc, #84]	@ (8002ef8 <HAL_TIM_OC_Start_IT+0x1f8>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d111      	bne.n	8002ecc <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	f003 0307 	and.w	r3, r3, #7
 8002eb2:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	2b06      	cmp	r3, #6
 8002eb8:	d010      	beq.n	8002edc <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f042 0201 	orr.w	r2, r2, #1
 8002ec8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002eca:	e007      	b.n	8002edc <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f042 0201 	orr.w	r2, r2, #1
 8002eda:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002edc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3710      	adds	r7, #16
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	40010000 	.word	0x40010000
 8002eec:	40000400 	.word	0x40000400
 8002ef0:	40000800 	.word	0x40000800
 8002ef4:	40000c00 	.word	0x40000c00
 8002ef8:	40014000 	.word	0x40014000

08002efc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	691b      	ldr	r3, [r3, #16]
 8002f12:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	f003 0302 	and.w	r3, r3, #2
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d020      	beq.n	8002f60 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	f003 0302 	and.w	r3, r3, #2
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d01b      	beq.n	8002f60 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f06f 0202 	mvn.w	r2, #2
 8002f30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2201      	movs	r2, #1
 8002f36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	699b      	ldr	r3, [r3, #24]
 8002f3e:	f003 0303 	and.w	r3, r3, #3
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d003      	beq.n	8002f4e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f000 f92e 	bl	80031a8 <HAL_TIM_IC_CaptureCallback>
 8002f4c:	e005      	b.n	8002f5a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f7fd fafa 	bl	8000548 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	f000 f931 	bl	80031bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	f003 0304 	and.w	r3, r3, #4
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d020      	beq.n	8002fac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	f003 0304 	and.w	r3, r3, #4
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d01b      	beq.n	8002fac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f06f 0204 	mvn.w	r2, #4
 8002f7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2202      	movs	r2, #2
 8002f82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	699b      	ldr	r3, [r3, #24]
 8002f8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d003      	beq.n	8002f9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f000 f908 	bl	80031a8 <HAL_TIM_IC_CaptureCallback>
 8002f98:	e005      	b.n	8002fa6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f7fd fad4 	bl	8000548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f000 f90b 	bl	80031bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	f003 0308 	and.w	r3, r3, #8
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d020      	beq.n	8002ff8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	f003 0308 	and.w	r3, r3, #8
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d01b      	beq.n	8002ff8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f06f 0208 	mvn.w	r2, #8
 8002fc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2204      	movs	r2, #4
 8002fce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	69db      	ldr	r3, [r3, #28]
 8002fd6:	f003 0303 	and.w	r3, r3, #3
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d003      	beq.n	8002fe6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f000 f8e2 	bl	80031a8 <HAL_TIM_IC_CaptureCallback>
 8002fe4:	e005      	b.n	8002ff2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f7fd faae 	bl	8000548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fec:	6878      	ldr	r0, [r7, #4]
 8002fee:	f000 f8e5 	bl	80031bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	f003 0310 	and.w	r3, r3, #16
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d020      	beq.n	8003044 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	f003 0310 	and.w	r3, r3, #16
 8003008:	2b00      	cmp	r3, #0
 800300a:	d01b      	beq.n	8003044 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f06f 0210 	mvn.w	r2, #16
 8003014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2208      	movs	r2, #8
 800301a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	69db      	ldr	r3, [r3, #28]
 8003022:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003026:	2b00      	cmp	r3, #0
 8003028:	d003      	beq.n	8003032 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f000 f8bc 	bl	80031a8 <HAL_TIM_IC_CaptureCallback>
 8003030:	e005      	b.n	800303e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003032:	6878      	ldr	r0, [r7, #4]
 8003034:	f7fd fa88 	bl	8000548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003038:	6878      	ldr	r0, [r7, #4]
 800303a:	f000 f8bf 	bl	80031bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	f003 0301 	and.w	r3, r3, #1
 800304a:	2b00      	cmp	r3, #0
 800304c:	d00c      	beq.n	8003068 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	f003 0301 	and.w	r3, r3, #1
 8003054:	2b00      	cmp	r3, #0
 8003056:	d007      	beq.n	8003068 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f06f 0201 	mvn.w	r2, #1
 8003060:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f000 f896 	bl	8003194 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800306e:	2b00      	cmp	r3, #0
 8003070:	d00c      	beq.n	800308c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003078:	2b00      	cmp	r3, #0
 800307a:	d007      	beq.n	800308c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003084:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f000 faed 	bl	8003666 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003092:	2b00      	cmp	r3, #0
 8003094:	d00c      	beq.n	80030b0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800309c:	2b00      	cmp	r3, #0
 800309e:	d007      	beq.n	80030b0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80030a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	f000 f890 	bl	80031d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	f003 0320 	and.w	r3, r3, #32
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d00c      	beq.n	80030d4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	f003 0320 	and.w	r3, r3, #32
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d007      	beq.n	80030d4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f06f 0220 	mvn.w	r2, #32
 80030cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f000 fabf 	bl	8003652 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80030d4:	bf00      	nop
 80030d6:	3710      	adds	r7, #16
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}

080030dc <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b086      	sub	sp, #24
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	60f8      	str	r0, [r7, #12]
 80030e4:	60b9      	str	r1, [r7, #8]
 80030e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030e8:	2300      	movs	r3, #0
 80030ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d101      	bne.n	80030fa <HAL_TIM_OC_ConfigChannel+0x1e>
 80030f6:	2302      	movs	r3, #2
 80030f8:	e048      	b.n	800318c <HAL_TIM_OC_ConfigChannel+0xb0>
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2201      	movs	r2, #1
 80030fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2b0c      	cmp	r3, #12
 8003106:	d839      	bhi.n	800317c <HAL_TIM_OC_ConfigChannel+0xa0>
 8003108:	a201      	add	r2, pc, #4	@ (adr r2, 8003110 <HAL_TIM_OC_ConfigChannel+0x34>)
 800310a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800310e:	bf00      	nop
 8003110:	08003145 	.word	0x08003145
 8003114:	0800317d 	.word	0x0800317d
 8003118:	0800317d 	.word	0x0800317d
 800311c:	0800317d 	.word	0x0800317d
 8003120:	08003153 	.word	0x08003153
 8003124:	0800317d 	.word	0x0800317d
 8003128:	0800317d 	.word	0x0800317d
 800312c:	0800317d 	.word	0x0800317d
 8003130:	08003161 	.word	0x08003161
 8003134:	0800317d 	.word	0x0800317d
 8003138:	0800317d 	.word	0x0800317d
 800313c:	0800317d 	.word	0x0800317d
 8003140:	0800316f 	.word	0x0800316f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	68b9      	ldr	r1, [r7, #8]
 800314a:	4618      	mov	r0, r3
 800314c:	f000 f8d0 	bl	80032f0 <TIM_OC1_SetConfig>
      break;
 8003150:	e017      	b.n	8003182 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	68b9      	ldr	r1, [r7, #8]
 8003158:	4618      	mov	r0, r3
 800315a:	f000 f92f 	bl	80033bc <TIM_OC2_SetConfig>
      break;
 800315e:	e010      	b.n	8003182 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	68b9      	ldr	r1, [r7, #8]
 8003166:	4618      	mov	r0, r3
 8003168:	f000 f994 	bl	8003494 <TIM_OC3_SetConfig>
      break;
 800316c:	e009      	b.n	8003182 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	68b9      	ldr	r1, [r7, #8]
 8003174:	4618      	mov	r0, r3
 8003176:	f000 f9f7 	bl	8003568 <TIM_OC4_SetConfig>
      break;
 800317a:	e002      	b.n	8003182 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	75fb      	strb	r3, [r7, #23]
      break;
 8003180:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2200      	movs	r2, #0
 8003186:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800318a:	7dfb      	ldrb	r3, [r7, #23]
}
 800318c:	4618      	mov	r0, r3
 800318e:	3718      	adds	r7, #24
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}

08003194 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003194:	b480      	push	{r7}
 8003196:	b083      	sub	sp, #12
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800319c:	bf00      	nop
 800319e:	370c      	adds	r7, #12
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr

080031a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031b0:	bf00      	nop
 80031b2:	370c      	adds	r7, #12
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr

080031bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80031c4:	bf00      	nop
 80031c6:	370c      	adds	r7, #12
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr

080031d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b083      	sub	sp, #12
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80031d8:	bf00      	nop
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr

080031e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b085      	sub	sp, #20
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	4a37      	ldr	r2, [pc, #220]	@ (80032d4 <TIM_Base_SetConfig+0xf0>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d00f      	beq.n	800321c <TIM_Base_SetConfig+0x38>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003202:	d00b      	beq.n	800321c <TIM_Base_SetConfig+0x38>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	4a34      	ldr	r2, [pc, #208]	@ (80032d8 <TIM_Base_SetConfig+0xf4>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d007      	beq.n	800321c <TIM_Base_SetConfig+0x38>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	4a33      	ldr	r2, [pc, #204]	@ (80032dc <TIM_Base_SetConfig+0xf8>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d003      	beq.n	800321c <TIM_Base_SetConfig+0x38>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	4a32      	ldr	r2, [pc, #200]	@ (80032e0 <TIM_Base_SetConfig+0xfc>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d108      	bne.n	800322e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003222:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	68fa      	ldr	r2, [r7, #12]
 800322a:	4313      	orrs	r3, r2
 800322c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4a28      	ldr	r2, [pc, #160]	@ (80032d4 <TIM_Base_SetConfig+0xf0>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d01b      	beq.n	800326e <TIM_Base_SetConfig+0x8a>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800323c:	d017      	beq.n	800326e <TIM_Base_SetConfig+0x8a>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4a25      	ldr	r2, [pc, #148]	@ (80032d8 <TIM_Base_SetConfig+0xf4>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d013      	beq.n	800326e <TIM_Base_SetConfig+0x8a>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4a24      	ldr	r2, [pc, #144]	@ (80032dc <TIM_Base_SetConfig+0xf8>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d00f      	beq.n	800326e <TIM_Base_SetConfig+0x8a>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a23      	ldr	r2, [pc, #140]	@ (80032e0 <TIM_Base_SetConfig+0xfc>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d00b      	beq.n	800326e <TIM_Base_SetConfig+0x8a>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a22      	ldr	r2, [pc, #136]	@ (80032e4 <TIM_Base_SetConfig+0x100>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d007      	beq.n	800326e <TIM_Base_SetConfig+0x8a>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4a21      	ldr	r2, [pc, #132]	@ (80032e8 <TIM_Base_SetConfig+0x104>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d003      	beq.n	800326e <TIM_Base_SetConfig+0x8a>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4a20      	ldr	r2, [pc, #128]	@ (80032ec <TIM_Base_SetConfig+0x108>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d108      	bne.n	8003280 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003274:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	68fa      	ldr	r2, [r7, #12]
 800327c:	4313      	orrs	r3, r2
 800327e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	695b      	ldr	r3, [r3, #20]
 800328a:	4313      	orrs	r3, r2
 800328c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	689a      	ldr	r2, [r3, #8]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a0c      	ldr	r2, [pc, #48]	@ (80032d4 <TIM_Base_SetConfig+0xf0>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d103      	bne.n	80032ae <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	691a      	ldr	r2, [r3, #16]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f043 0204 	orr.w	r2, r3, #4
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2201      	movs	r2, #1
 80032be:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	68fa      	ldr	r2, [r7, #12]
 80032c4:	601a      	str	r2, [r3, #0]
}
 80032c6:	bf00      	nop
 80032c8:	3714      	adds	r7, #20
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop
 80032d4:	40010000 	.word	0x40010000
 80032d8:	40000400 	.word	0x40000400
 80032dc:	40000800 	.word	0x40000800
 80032e0:	40000c00 	.word	0x40000c00
 80032e4:	40014000 	.word	0x40014000
 80032e8:	40014400 	.word	0x40014400
 80032ec:	40014800 	.word	0x40014800

080032f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b087      	sub	sp, #28
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
 80032f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6a1b      	ldr	r3, [r3, #32]
 80032fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6a1b      	ldr	r3, [r3, #32]
 8003304:	f023 0201 	bic.w	r2, r3, #1
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	699b      	ldr	r3, [r3, #24]
 8003316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800331e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	f023 0303 	bic.w	r3, r3, #3
 8003326:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	68fa      	ldr	r2, [r7, #12]
 800332e:	4313      	orrs	r3, r2
 8003330:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	f023 0302 	bic.w	r3, r3, #2
 8003338:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	697a      	ldr	r2, [r7, #20]
 8003340:	4313      	orrs	r3, r2
 8003342:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	4a1c      	ldr	r2, [pc, #112]	@ (80033b8 <TIM_OC1_SetConfig+0xc8>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d10c      	bne.n	8003366 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	f023 0308 	bic.w	r3, r3, #8
 8003352:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	697a      	ldr	r2, [r7, #20]
 800335a:	4313      	orrs	r3, r2
 800335c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	f023 0304 	bic.w	r3, r3, #4
 8003364:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4a13      	ldr	r2, [pc, #76]	@ (80033b8 <TIM_OC1_SetConfig+0xc8>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d111      	bne.n	8003392 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003374:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800337c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	695b      	ldr	r3, [r3, #20]
 8003382:	693a      	ldr	r2, [r7, #16]
 8003384:	4313      	orrs	r3, r2
 8003386:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	699b      	ldr	r3, [r3, #24]
 800338c:	693a      	ldr	r2, [r7, #16]
 800338e:	4313      	orrs	r3, r2
 8003390:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	693a      	ldr	r2, [r7, #16]
 8003396:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	68fa      	ldr	r2, [r7, #12]
 800339c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	685a      	ldr	r2, [r3, #4]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	697a      	ldr	r2, [r7, #20]
 80033aa:	621a      	str	r2, [r3, #32]
}
 80033ac:	bf00      	nop
 80033ae:	371c      	adds	r7, #28
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr
 80033b8:	40010000 	.word	0x40010000

080033bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80033bc:	b480      	push	{r7}
 80033be:	b087      	sub	sp, #28
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
 80033c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6a1b      	ldr	r3, [r3, #32]
 80033ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a1b      	ldr	r3, [r3, #32]
 80033d0:	f023 0210 	bic.w	r2, r3, #16
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	699b      	ldr	r3, [r3, #24]
 80033e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80033ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	021b      	lsls	r3, r3, #8
 80033fa:	68fa      	ldr	r2, [r7, #12]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	f023 0320 	bic.w	r3, r3, #32
 8003406:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	011b      	lsls	r3, r3, #4
 800340e:	697a      	ldr	r2, [r7, #20]
 8003410:	4313      	orrs	r3, r2
 8003412:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	4a1e      	ldr	r2, [pc, #120]	@ (8003490 <TIM_OC2_SetConfig+0xd4>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d10d      	bne.n	8003438 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003422:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	011b      	lsls	r3, r3, #4
 800342a:	697a      	ldr	r2, [r7, #20]
 800342c:	4313      	orrs	r3, r2
 800342e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003436:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	4a15      	ldr	r2, [pc, #84]	@ (8003490 <TIM_OC2_SetConfig+0xd4>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d113      	bne.n	8003468 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003446:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800344e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	695b      	ldr	r3, [r3, #20]
 8003454:	009b      	lsls	r3, r3, #2
 8003456:	693a      	ldr	r2, [r7, #16]
 8003458:	4313      	orrs	r3, r2
 800345a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	699b      	ldr	r3, [r3, #24]
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	693a      	ldr	r2, [r7, #16]
 8003464:	4313      	orrs	r3, r2
 8003466:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	693a      	ldr	r2, [r7, #16]
 800346c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	68fa      	ldr	r2, [r7, #12]
 8003472:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	685a      	ldr	r2, [r3, #4]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	697a      	ldr	r2, [r7, #20]
 8003480:	621a      	str	r2, [r3, #32]
}
 8003482:	bf00      	nop
 8003484:	371c      	adds	r7, #28
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
 800348e:	bf00      	nop
 8003490:	40010000 	.word	0x40010000

08003494 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003494:	b480      	push	{r7}
 8003496:	b087      	sub	sp, #28
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6a1b      	ldr	r3, [r3, #32]
 80034a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6a1b      	ldr	r3, [r3, #32]
 80034a8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	69db      	ldr	r3, [r3, #28]
 80034ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	f023 0303 	bic.w	r3, r3, #3
 80034ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	68fa      	ldr	r2, [r7, #12]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80034dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	021b      	lsls	r3, r3, #8
 80034e4:	697a      	ldr	r2, [r7, #20]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	4a1d      	ldr	r2, [pc, #116]	@ (8003564 <TIM_OC3_SetConfig+0xd0>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d10d      	bne.n	800350e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80034f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	021b      	lsls	r3, r3, #8
 8003500:	697a      	ldr	r2, [r7, #20]
 8003502:	4313      	orrs	r3, r2
 8003504:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800350c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	4a14      	ldr	r2, [pc, #80]	@ (8003564 <TIM_OC3_SetConfig+0xd0>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d113      	bne.n	800353e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800351c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003524:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	695b      	ldr	r3, [r3, #20]
 800352a:	011b      	lsls	r3, r3, #4
 800352c:	693a      	ldr	r2, [r7, #16]
 800352e:	4313      	orrs	r3, r2
 8003530:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	699b      	ldr	r3, [r3, #24]
 8003536:	011b      	lsls	r3, r3, #4
 8003538:	693a      	ldr	r2, [r7, #16]
 800353a:	4313      	orrs	r3, r2
 800353c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	693a      	ldr	r2, [r7, #16]
 8003542:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	68fa      	ldr	r2, [r7, #12]
 8003548:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	685a      	ldr	r2, [r3, #4]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	697a      	ldr	r2, [r7, #20]
 8003556:	621a      	str	r2, [r3, #32]
}
 8003558:	bf00      	nop
 800355a:	371c      	adds	r7, #28
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr
 8003564:	40010000 	.word	0x40010000

08003568 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003568:	b480      	push	{r7}
 800356a:	b087      	sub	sp, #28
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a1b      	ldr	r3, [r3, #32]
 8003576:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a1b      	ldr	r3, [r3, #32]
 800357c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	69db      	ldr	r3, [r3, #28]
 800358e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003596:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800359e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	021b      	lsls	r3, r3, #8
 80035a6:	68fa      	ldr	r2, [r7, #12]
 80035a8:	4313      	orrs	r3, r2
 80035aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80035b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	031b      	lsls	r3, r3, #12
 80035ba:	693a      	ldr	r2, [r7, #16]
 80035bc:	4313      	orrs	r3, r2
 80035be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	4a10      	ldr	r2, [pc, #64]	@ (8003604 <TIM_OC4_SetConfig+0x9c>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d109      	bne.n	80035dc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80035ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	695b      	ldr	r3, [r3, #20]
 80035d4:	019b      	lsls	r3, r3, #6
 80035d6:	697a      	ldr	r2, [r7, #20]
 80035d8:	4313      	orrs	r3, r2
 80035da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	697a      	ldr	r2, [r7, #20]
 80035e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	68fa      	ldr	r2, [r7, #12]
 80035e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	685a      	ldr	r2, [r3, #4]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	693a      	ldr	r2, [r7, #16]
 80035f4:	621a      	str	r2, [r3, #32]
}
 80035f6:	bf00      	nop
 80035f8:	371c      	adds	r7, #28
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr
 8003602:	bf00      	nop
 8003604:	40010000 	.word	0x40010000

08003608 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003608:	b480      	push	{r7}
 800360a:	b087      	sub	sp, #28
 800360c:	af00      	add	r7, sp, #0
 800360e:	60f8      	str	r0, [r7, #12]
 8003610:	60b9      	str	r1, [r7, #8]
 8003612:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	f003 031f 	and.w	r3, r3, #31
 800361a:	2201      	movs	r2, #1
 800361c:	fa02 f303 	lsl.w	r3, r2, r3
 8003620:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	6a1a      	ldr	r2, [r3, #32]
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	43db      	mvns	r3, r3
 800362a:	401a      	ands	r2, r3
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6a1a      	ldr	r2, [r3, #32]
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	f003 031f 	and.w	r3, r3, #31
 800363a:	6879      	ldr	r1, [r7, #4]
 800363c:	fa01 f303 	lsl.w	r3, r1, r3
 8003640:	431a      	orrs	r2, r3
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	621a      	str	r2, [r3, #32]
}
 8003646:	bf00      	nop
 8003648:	371c      	adds	r7, #28
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr

08003652 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003652:	b480      	push	{r7}
 8003654:	b083      	sub	sp, #12
 8003656:	af00      	add	r7, sp, #0
 8003658:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800365a:	bf00      	nop
 800365c:	370c      	adds	r7, #12
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr

08003666 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003666:	b480      	push	{r7}
 8003668:	b083      	sub	sp, #12
 800366a:	af00      	add	r7, sp, #0
 800366c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800366e:	bf00      	nop
 8003670:	370c      	adds	r7, #12
 8003672:	46bd      	mov	sp, r7
 8003674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003678:	4770      	bx	lr

0800367a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800367a:	b580      	push	{r7, lr}
 800367c:	b082      	sub	sp, #8
 800367e:	af00      	add	r7, sp, #0
 8003680:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d101      	bne.n	800368c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e042      	b.n	8003712 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003692:	b2db      	uxtb	r3, r3
 8003694:	2b00      	cmp	r3, #0
 8003696:	d106      	bne.n	80036a6 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2200      	movs	r2, #0
 800369c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80036a0:	6878      	ldr	r0, [r7, #4]
 80036a2:	f7fd fc2b 	bl	8000efc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2224      	movs	r2, #36	@ 0x24
 80036aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	68da      	ldr	r2, [r3, #12]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80036bc:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f000 f82c 	bl	800371c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	691a      	ldr	r2, [r3, #16]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80036d2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	695a      	ldr	r2, [r3, #20]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80036e2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	68da      	ldr	r2, [r3, #12]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80036f2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2220      	movs	r2, #32
 80036fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2220      	movs	r2, #32
 8003706:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2200      	movs	r2, #0
 800370e:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003710:	2300      	movs	r3, #0
}
 8003712:	4618      	mov	r0, r3
 8003714:	3708      	adds	r7, #8
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}
	...

0800371c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800371c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003720:	b0c0      	sub	sp, #256	@ 0x100
 8003722:	af00      	add	r7, sp, #0
 8003724:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003728:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	691b      	ldr	r3, [r3, #16]
 8003730:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003738:	68d9      	ldr	r1, [r3, #12]
 800373a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	ea40 0301 	orr.w	r3, r0, r1
 8003744:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003746:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800374a:	689a      	ldr	r2, [r3, #8]
 800374c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003750:	691b      	ldr	r3, [r3, #16]
 8003752:	431a      	orrs	r2, r3
 8003754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003758:	695b      	ldr	r3, [r3, #20]
 800375a:	431a      	orrs	r2, r3
 800375c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003760:	69db      	ldr	r3, [r3, #28]
 8003762:	4313      	orrs	r3, r2
 8003764:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	68db      	ldr	r3, [r3, #12]
 8003770:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003774:	f021 010c 	bic.w	r1, r1, #12
 8003778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003782:	430b      	orrs	r3, r1
 8003784:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003786:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	695b      	ldr	r3, [r3, #20]
 800378e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003792:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003796:	6999      	ldr	r1, [r3, #24]
 8003798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	ea40 0301 	orr.w	r3, r0, r1
 80037a2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80037a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	4b8f      	ldr	r3, [pc, #572]	@ (80039e8 <UART_SetConfig+0x2cc>)
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d005      	beq.n	80037bc <UART_SetConfig+0xa0>
 80037b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	4b8d      	ldr	r3, [pc, #564]	@ (80039ec <UART_SetConfig+0x2d0>)
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d104      	bne.n	80037c6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80037bc:	f7ff f9e4 	bl	8002b88 <HAL_RCC_GetPCLK2Freq>
 80037c0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80037c4:	e003      	b.n	80037ce <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80037c6:	f7ff f9cb 	bl	8002b60 <HAL_RCC_GetPCLK1Freq>
 80037ca:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037d2:	69db      	ldr	r3, [r3, #28]
 80037d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037d8:	f040 810c 	bne.w	80039f4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80037dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80037e0:	2200      	movs	r2, #0
 80037e2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80037e6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80037ea:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80037ee:	4622      	mov	r2, r4
 80037f0:	462b      	mov	r3, r5
 80037f2:	1891      	adds	r1, r2, r2
 80037f4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80037f6:	415b      	adcs	r3, r3
 80037f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80037fa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80037fe:	4621      	mov	r1, r4
 8003800:	eb12 0801 	adds.w	r8, r2, r1
 8003804:	4629      	mov	r1, r5
 8003806:	eb43 0901 	adc.w	r9, r3, r1
 800380a:	f04f 0200 	mov.w	r2, #0
 800380e:	f04f 0300 	mov.w	r3, #0
 8003812:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003816:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800381a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800381e:	4690      	mov	r8, r2
 8003820:	4699      	mov	r9, r3
 8003822:	4623      	mov	r3, r4
 8003824:	eb18 0303 	adds.w	r3, r8, r3
 8003828:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800382c:	462b      	mov	r3, r5
 800382e:	eb49 0303 	adc.w	r3, r9, r3
 8003832:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003836:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	2200      	movs	r2, #0
 800383e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003842:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003846:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800384a:	460b      	mov	r3, r1
 800384c:	18db      	adds	r3, r3, r3
 800384e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003850:	4613      	mov	r3, r2
 8003852:	eb42 0303 	adc.w	r3, r2, r3
 8003856:	657b      	str	r3, [r7, #84]	@ 0x54
 8003858:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800385c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003860:	f7fc fcba 	bl	80001d8 <__aeabi_uldivmod>
 8003864:	4602      	mov	r2, r0
 8003866:	460b      	mov	r3, r1
 8003868:	4b61      	ldr	r3, [pc, #388]	@ (80039f0 <UART_SetConfig+0x2d4>)
 800386a:	fba3 2302 	umull	r2, r3, r3, r2
 800386e:	095b      	lsrs	r3, r3, #5
 8003870:	011c      	lsls	r4, r3, #4
 8003872:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003876:	2200      	movs	r2, #0
 8003878:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800387c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003880:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003884:	4642      	mov	r2, r8
 8003886:	464b      	mov	r3, r9
 8003888:	1891      	adds	r1, r2, r2
 800388a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800388c:	415b      	adcs	r3, r3
 800388e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003890:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003894:	4641      	mov	r1, r8
 8003896:	eb12 0a01 	adds.w	sl, r2, r1
 800389a:	4649      	mov	r1, r9
 800389c:	eb43 0b01 	adc.w	fp, r3, r1
 80038a0:	f04f 0200 	mov.w	r2, #0
 80038a4:	f04f 0300 	mov.w	r3, #0
 80038a8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80038ac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80038b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80038b4:	4692      	mov	sl, r2
 80038b6:	469b      	mov	fp, r3
 80038b8:	4643      	mov	r3, r8
 80038ba:	eb1a 0303 	adds.w	r3, sl, r3
 80038be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80038c2:	464b      	mov	r3, r9
 80038c4:	eb4b 0303 	adc.w	r3, fp, r3
 80038c8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80038cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80038d8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80038dc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80038e0:	460b      	mov	r3, r1
 80038e2:	18db      	adds	r3, r3, r3
 80038e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80038e6:	4613      	mov	r3, r2
 80038e8:	eb42 0303 	adc.w	r3, r2, r3
 80038ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80038ee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80038f2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80038f6:	f7fc fc6f 	bl	80001d8 <__aeabi_uldivmod>
 80038fa:	4602      	mov	r2, r0
 80038fc:	460b      	mov	r3, r1
 80038fe:	4611      	mov	r1, r2
 8003900:	4b3b      	ldr	r3, [pc, #236]	@ (80039f0 <UART_SetConfig+0x2d4>)
 8003902:	fba3 2301 	umull	r2, r3, r3, r1
 8003906:	095b      	lsrs	r3, r3, #5
 8003908:	2264      	movs	r2, #100	@ 0x64
 800390a:	fb02 f303 	mul.w	r3, r2, r3
 800390e:	1acb      	subs	r3, r1, r3
 8003910:	00db      	lsls	r3, r3, #3
 8003912:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003916:	4b36      	ldr	r3, [pc, #216]	@ (80039f0 <UART_SetConfig+0x2d4>)
 8003918:	fba3 2302 	umull	r2, r3, r3, r2
 800391c:	095b      	lsrs	r3, r3, #5
 800391e:	005b      	lsls	r3, r3, #1
 8003920:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003924:	441c      	add	r4, r3
 8003926:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800392a:	2200      	movs	r2, #0
 800392c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003930:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003934:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003938:	4642      	mov	r2, r8
 800393a:	464b      	mov	r3, r9
 800393c:	1891      	adds	r1, r2, r2
 800393e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003940:	415b      	adcs	r3, r3
 8003942:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003944:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003948:	4641      	mov	r1, r8
 800394a:	1851      	adds	r1, r2, r1
 800394c:	6339      	str	r1, [r7, #48]	@ 0x30
 800394e:	4649      	mov	r1, r9
 8003950:	414b      	adcs	r3, r1
 8003952:	637b      	str	r3, [r7, #52]	@ 0x34
 8003954:	f04f 0200 	mov.w	r2, #0
 8003958:	f04f 0300 	mov.w	r3, #0
 800395c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003960:	4659      	mov	r1, fp
 8003962:	00cb      	lsls	r3, r1, #3
 8003964:	4651      	mov	r1, sl
 8003966:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800396a:	4651      	mov	r1, sl
 800396c:	00ca      	lsls	r2, r1, #3
 800396e:	4610      	mov	r0, r2
 8003970:	4619      	mov	r1, r3
 8003972:	4603      	mov	r3, r0
 8003974:	4642      	mov	r2, r8
 8003976:	189b      	adds	r3, r3, r2
 8003978:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800397c:	464b      	mov	r3, r9
 800397e:	460a      	mov	r2, r1
 8003980:	eb42 0303 	adc.w	r3, r2, r3
 8003984:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	2200      	movs	r2, #0
 8003990:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003994:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003998:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800399c:	460b      	mov	r3, r1
 800399e:	18db      	adds	r3, r3, r3
 80039a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80039a2:	4613      	mov	r3, r2
 80039a4:	eb42 0303 	adc.w	r3, r2, r3
 80039a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80039aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80039ae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80039b2:	f7fc fc11 	bl	80001d8 <__aeabi_uldivmod>
 80039b6:	4602      	mov	r2, r0
 80039b8:	460b      	mov	r3, r1
 80039ba:	4b0d      	ldr	r3, [pc, #52]	@ (80039f0 <UART_SetConfig+0x2d4>)
 80039bc:	fba3 1302 	umull	r1, r3, r3, r2
 80039c0:	095b      	lsrs	r3, r3, #5
 80039c2:	2164      	movs	r1, #100	@ 0x64
 80039c4:	fb01 f303 	mul.w	r3, r1, r3
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	00db      	lsls	r3, r3, #3
 80039cc:	3332      	adds	r3, #50	@ 0x32
 80039ce:	4a08      	ldr	r2, [pc, #32]	@ (80039f0 <UART_SetConfig+0x2d4>)
 80039d0:	fba2 2303 	umull	r2, r3, r2, r3
 80039d4:	095b      	lsrs	r3, r3, #5
 80039d6:	f003 0207 	and.w	r2, r3, #7
 80039da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4422      	add	r2, r4
 80039e2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80039e4:	e106      	b.n	8003bf4 <UART_SetConfig+0x4d8>
 80039e6:	bf00      	nop
 80039e8:	40011000 	.word	0x40011000
 80039ec:	40011400 	.word	0x40011400
 80039f0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80039f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039f8:	2200      	movs	r2, #0
 80039fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80039fe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003a02:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003a06:	4642      	mov	r2, r8
 8003a08:	464b      	mov	r3, r9
 8003a0a:	1891      	adds	r1, r2, r2
 8003a0c:	6239      	str	r1, [r7, #32]
 8003a0e:	415b      	adcs	r3, r3
 8003a10:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a12:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003a16:	4641      	mov	r1, r8
 8003a18:	1854      	adds	r4, r2, r1
 8003a1a:	4649      	mov	r1, r9
 8003a1c:	eb43 0501 	adc.w	r5, r3, r1
 8003a20:	f04f 0200 	mov.w	r2, #0
 8003a24:	f04f 0300 	mov.w	r3, #0
 8003a28:	00eb      	lsls	r3, r5, #3
 8003a2a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a2e:	00e2      	lsls	r2, r4, #3
 8003a30:	4614      	mov	r4, r2
 8003a32:	461d      	mov	r5, r3
 8003a34:	4643      	mov	r3, r8
 8003a36:	18e3      	adds	r3, r4, r3
 8003a38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003a3c:	464b      	mov	r3, r9
 8003a3e:	eb45 0303 	adc.w	r3, r5, r3
 8003a42:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003a46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003a52:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003a56:	f04f 0200 	mov.w	r2, #0
 8003a5a:	f04f 0300 	mov.w	r3, #0
 8003a5e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003a62:	4629      	mov	r1, r5
 8003a64:	008b      	lsls	r3, r1, #2
 8003a66:	4621      	mov	r1, r4
 8003a68:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a6c:	4621      	mov	r1, r4
 8003a6e:	008a      	lsls	r2, r1, #2
 8003a70:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003a74:	f7fc fbb0 	bl	80001d8 <__aeabi_uldivmod>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	460b      	mov	r3, r1
 8003a7c:	4b60      	ldr	r3, [pc, #384]	@ (8003c00 <UART_SetConfig+0x4e4>)
 8003a7e:	fba3 2302 	umull	r2, r3, r3, r2
 8003a82:	095b      	lsrs	r3, r3, #5
 8003a84:	011c      	lsls	r4, r3, #4
 8003a86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003a90:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003a94:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003a98:	4642      	mov	r2, r8
 8003a9a:	464b      	mov	r3, r9
 8003a9c:	1891      	adds	r1, r2, r2
 8003a9e:	61b9      	str	r1, [r7, #24]
 8003aa0:	415b      	adcs	r3, r3
 8003aa2:	61fb      	str	r3, [r7, #28]
 8003aa4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003aa8:	4641      	mov	r1, r8
 8003aaa:	1851      	adds	r1, r2, r1
 8003aac:	6139      	str	r1, [r7, #16]
 8003aae:	4649      	mov	r1, r9
 8003ab0:	414b      	adcs	r3, r1
 8003ab2:	617b      	str	r3, [r7, #20]
 8003ab4:	f04f 0200 	mov.w	r2, #0
 8003ab8:	f04f 0300 	mov.w	r3, #0
 8003abc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ac0:	4659      	mov	r1, fp
 8003ac2:	00cb      	lsls	r3, r1, #3
 8003ac4:	4651      	mov	r1, sl
 8003ac6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003aca:	4651      	mov	r1, sl
 8003acc:	00ca      	lsls	r2, r1, #3
 8003ace:	4610      	mov	r0, r2
 8003ad0:	4619      	mov	r1, r3
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	4642      	mov	r2, r8
 8003ad6:	189b      	adds	r3, r3, r2
 8003ad8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003adc:	464b      	mov	r3, r9
 8003ade:	460a      	mov	r2, r1
 8003ae0:	eb42 0303 	adc.w	r3, r2, r3
 8003ae4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	2200      	movs	r2, #0
 8003af0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003af2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003af4:	f04f 0200 	mov.w	r2, #0
 8003af8:	f04f 0300 	mov.w	r3, #0
 8003afc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003b00:	4649      	mov	r1, r9
 8003b02:	008b      	lsls	r3, r1, #2
 8003b04:	4641      	mov	r1, r8
 8003b06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b0a:	4641      	mov	r1, r8
 8003b0c:	008a      	lsls	r2, r1, #2
 8003b0e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003b12:	f7fc fb61 	bl	80001d8 <__aeabi_uldivmod>
 8003b16:	4602      	mov	r2, r0
 8003b18:	460b      	mov	r3, r1
 8003b1a:	4611      	mov	r1, r2
 8003b1c:	4b38      	ldr	r3, [pc, #224]	@ (8003c00 <UART_SetConfig+0x4e4>)
 8003b1e:	fba3 2301 	umull	r2, r3, r3, r1
 8003b22:	095b      	lsrs	r3, r3, #5
 8003b24:	2264      	movs	r2, #100	@ 0x64
 8003b26:	fb02 f303 	mul.w	r3, r2, r3
 8003b2a:	1acb      	subs	r3, r1, r3
 8003b2c:	011b      	lsls	r3, r3, #4
 8003b2e:	3332      	adds	r3, #50	@ 0x32
 8003b30:	4a33      	ldr	r2, [pc, #204]	@ (8003c00 <UART_SetConfig+0x4e4>)
 8003b32:	fba2 2303 	umull	r2, r3, r2, r3
 8003b36:	095b      	lsrs	r3, r3, #5
 8003b38:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b3c:	441c      	add	r4, r3
 8003b3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b42:	2200      	movs	r2, #0
 8003b44:	673b      	str	r3, [r7, #112]	@ 0x70
 8003b46:	677a      	str	r2, [r7, #116]	@ 0x74
 8003b48:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003b4c:	4642      	mov	r2, r8
 8003b4e:	464b      	mov	r3, r9
 8003b50:	1891      	adds	r1, r2, r2
 8003b52:	60b9      	str	r1, [r7, #8]
 8003b54:	415b      	adcs	r3, r3
 8003b56:	60fb      	str	r3, [r7, #12]
 8003b58:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b5c:	4641      	mov	r1, r8
 8003b5e:	1851      	adds	r1, r2, r1
 8003b60:	6039      	str	r1, [r7, #0]
 8003b62:	4649      	mov	r1, r9
 8003b64:	414b      	adcs	r3, r1
 8003b66:	607b      	str	r3, [r7, #4]
 8003b68:	f04f 0200 	mov.w	r2, #0
 8003b6c:	f04f 0300 	mov.w	r3, #0
 8003b70:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003b74:	4659      	mov	r1, fp
 8003b76:	00cb      	lsls	r3, r1, #3
 8003b78:	4651      	mov	r1, sl
 8003b7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b7e:	4651      	mov	r1, sl
 8003b80:	00ca      	lsls	r2, r1, #3
 8003b82:	4610      	mov	r0, r2
 8003b84:	4619      	mov	r1, r3
 8003b86:	4603      	mov	r3, r0
 8003b88:	4642      	mov	r2, r8
 8003b8a:	189b      	adds	r3, r3, r2
 8003b8c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003b8e:	464b      	mov	r3, r9
 8003b90:	460a      	mov	r2, r1
 8003b92:	eb42 0303 	adc.w	r3, r2, r3
 8003b96:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003b98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ba2:	667a      	str	r2, [r7, #100]	@ 0x64
 8003ba4:	f04f 0200 	mov.w	r2, #0
 8003ba8:	f04f 0300 	mov.w	r3, #0
 8003bac:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003bb0:	4649      	mov	r1, r9
 8003bb2:	008b      	lsls	r3, r1, #2
 8003bb4:	4641      	mov	r1, r8
 8003bb6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003bba:	4641      	mov	r1, r8
 8003bbc:	008a      	lsls	r2, r1, #2
 8003bbe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003bc2:	f7fc fb09 	bl	80001d8 <__aeabi_uldivmod>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	460b      	mov	r3, r1
 8003bca:	4b0d      	ldr	r3, [pc, #52]	@ (8003c00 <UART_SetConfig+0x4e4>)
 8003bcc:	fba3 1302 	umull	r1, r3, r3, r2
 8003bd0:	095b      	lsrs	r3, r3, #5
 8003bd2:	2164      	movs	r1, #100	@ 0x64
 8003bd4:	fb01 f303 	mul.w	r3, r1, r3
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	011b      	lsls	r3, r3, #4
 8003bdc:	3332      	adds	r3, #50	@ 0x32
 8003bde:	4a08      	ldr	r2, [pc, #32]	@ (8003c00 <UART_SetConfig+0x4e4>)
 8003be0:	fba2 2303 	umull	r2, r3, r2, r3
 8003be4:	095b      	lsrs	r3, r3, #5
 8003be6:	f003 020f 	and.w	r2, r3, #15
 8003bea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4422      	add	r2, r4
 8003bf2:	609a      	str	r2, [r3, #8]
}
 8003bf4:	bf00      	nop
 8003bf6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c00:	51eb851f 	.word	0x51eb851f

08003c04 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003c04:	b084      	sub	sp, #16
 8003c06:	b580      	push	{r7, lr}
 8003c08:	b084      	sub	sp, #16
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
 8003c0e:	f107 001c 	add.w	r0, r7, #28
 8003c12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003c16:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d123      	bne.n	8003c66 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c22:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	68db      	ldr	r3, [r3, #12]
 8003c2e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8003c32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	68db      	ldr	r3, [r3, #12]
 8003c3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003c46:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d105      	bne.n	8003c5a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	68db      	ldr	r3, [r3, #12]
 8003c52:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f000 faa0 	bl	80041a0 <USB_CoreReset>
 8003c60:	4603      	mov	r3, r0
 8003c62:	73fb      	strb	r3, [r7, #15]
 8003c64:	e01b      	b.n	8003c9e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	68db      	ldr	r3, [r3, #12]
 8003c6a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f000 fa94 	bl	80041a0 <USB_CoreReset>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003c7c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d106      	bne.n	8003c92 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c88:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	639a      	str	r2, [r3, #56]	@ 0x38
 8003c90:	e005      	b.n	8003c9e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c96:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003c9e:	7fbb      	ldrb	r3, [r7, #30]
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d10b      	bne.n	8003cbc <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	f043 0206 	orr.w	r2, r3, #6
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	f043 0220 	orr.w	r2, r3, #32
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	3710      	adds	r7, #16
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003cc8:	b004      	add	sp, #16
 8003cca:	4770      	bx	lr

08003ccc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b083      	sub	sp, #12
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	f023 0201 	bic.w	r2, r3, #1
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003ce0:	2300      	movs	r3, #0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	370c      	adds	r7, #12
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr

08003cee <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003cee:	b580      	push	{r7, lr}
 8003cf0:	b084      	sub	sp, #16
 8003cf2:	af00      	add	r7, sp, #0
 8003cf4:	6078      	str	r0, [r7, #4]
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003d0a:	78fb      	ldrb	r3, [r7, #3]
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d115      	bne.n	8003d3c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003d1c:	200a      	movs	r0, #10
 8003d1e:	f7fd fbaf 	bl	8001480 <HAL_Delay>
      ms += 10U;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	330a      	adds	r3, #10
 8003d26:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f000 fa2b 	bl	8004184 <USB_GetMode>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d01e      	beq.n	8003d72 <USB_SetCurrentMode+0x84>
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2bc7      	cmp	r3, #199	@ 0xc7
 8003d38:	d9f0      	bls.n	8003d1c <USB_SetCurrentMode+0x2e>
 8003d3a:	e01a      	b.n	8003d72 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003d3c:	78fb      	ldrb	r3, [r7, #3]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d115      	bne.n	8003d6e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	68db      	ldr	r3, [r3, #12]
 8003d46:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003d4e:	200a      	movs	r0, #10
 8003d50:	f7fd fb96 	bl	8001480 <HAL_Delay>
      ms += 10U;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	330a      	adds	r3, #10
 8003d58:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f000 fa12 	bl	8004184 <USB_GetMode>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d005      	beq.n	8003d72 <USB_SetCurrentMode+0x84>
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2bc7      	cmp	r3, #199	@ 0xc7
 8003d6a:	d9f0      	bls.n	8003d4e <USB_SetCurrentMode+0x60>
 8003d6c:	e001      	b.n	8003d72 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e005      	b.n	8003d7e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2bc8      	cmp	r3, #200	@ 0xc8
 8003d76:	d101      	bne.n	8003d7c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e000      	b.n	8003d7e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3710      	adds	r7, #16
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
	...

08003d88 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003d88:	b084      	sub	sp, #16
 8003d8a:	b580      	push	{r7, lr}
 8003d8c:	b086      	sub	sp, #24
 8003d8e:	af00      	add	r7, sp, #0
 8003d90:	6078      	str	r0, [r7, #4]
 8003d92:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8003d96:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003da2:	2300      	movs	r3, #0
 8003da4:	613b      	str	r3, [r7, #16]
 8003da6:	e009      	b.n	8003dbc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003da8:	687a      	ldr	r2, [r7, #4]
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	3340      	adds	r3, #64	@ 0x40
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	4413      	add	r3, r2
 8003db2:	2200      	movs	r2, #0
 8003db4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	3301      	adds	r3, #1
 8003dba:	613b      	str	r3, [r7, #16]
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	2b0e      	cmp	r3, #14
 8003dc0:	d9f2      	bls.n	8003da8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003dc2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d11c      	bne.n	8003e04 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	68fa      	ldr	r2, [r7, #12]
 8003dd4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003dd8:	f043 0302 	orr.w	r3, r3, #2
 8003ddc:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003de2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dee:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dfa:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	639a      	str	r2, [r3, #56]	@ 0x38
 8003e02:	e00b      	b.n	8003e1c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e08:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e14:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003e22:	461a      	mov	r2, r3
 8003e24:	2300      	movs	r3, #0
 8003e26:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003e28:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d10d      	bne.n	8003e4c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003e30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d104      	bne.n	8003e42 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003e38:	2100      	movs	r1, #0
 8003e3a:	6878      	ldr	r0, [r7, #4]
 8003e3c:	f000 f968 	bl	8004110 <USB_SetDevSpeed>
 8003e40:	e008      	b.n	8003e54 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003e42:	2101      	movs	r1, #1
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	f000 f963 	bl	8004110 <USB_SetDevSpeed>
 8003e4a:	e003      	b.n	8003e54 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003e4c:	2103      	movs	r1, #3
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f000 f95e 	bl	8004110 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003e54:	2110      	movs	r1, #16
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f000 f8fa 	bl	8004050 <USB_FlushTxFifo>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d001      	beq.n	8003e66 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f000 f924 	bl	80040b4 <USB_FlushRxFifo>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d001      	beq.n	8003e76 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e7c:	461a      	mov	r2, r3
 8003e7e:	2300      	movs	r3, #0
 8003e80:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e88:	461a      	mov	r2, r3
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e94:	461a      	mov	r2, r3
 8003e96:	2300      	movs	r3, #0
 8003e98:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	613b      	str	r3, [r7, #16]
 8003e9e:	e043      	b.n	8003f28 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	015a      	lsls	r2, r3, #5
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	4413      	add	r3, r2
 8003ea8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003eb6:	d118      	bne.n	8003eea <USB_DevInit+0x162>
    {
      if (i == 0U)
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d10a      	bne.n	8003ed4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	015a      	lsls	r2, r3, #5
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	4413      	add	r3, r2
 8003ec6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003eca:	461a      	mov	r2, r3
 8003ecc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003ed0:	6013      	str	r3, [r2, #0]
 8003ed2:	e013      	b.n	8003efc <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	015a      	lsls	r2, r3, #5
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	4413      	add	r3, r2
 8003edc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003ee6:	6013      	str	r3, [r2, #0]
 8003ee8:	e008      	b.n	8003efc <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	015a      	lsls	r2, r3, #5
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	4413      	add	r3, r2
 8003ef2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ef6:	461a      	mov	r2, r3
 8003ef8:	2300      	movs	r3, #0
 8003efa:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	015a      	lsls	r2, r3, #5
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	4413      	add	r3, r2
 8003f04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f08:	461a      	mov	r2, r3
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	015a      	lsls	r2, r3, #5
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	4413      	add	r3, r2
 8003f16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f1a:	461a      	mov	r2, r3
 8003f1c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003f20:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	3301      	adds	r3, #1
 8003f26:	613b      	str	r3, [r7, #16]
 8003f28:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d3b5      	bcc.n	8003ea0 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003f34:	2300      	movs	r3, #0
 8003f36:	613b      	str	r3, [r7, #16]
 8003f38:	e043      	b.n	8003fc2 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	015a      	lsls	r2, r3, #5
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	4413      	add	r3, r2
 8003f42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003f4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003f50:	d118      	bne.n	8003f84 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d10a      	bne.n	8003f6e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	015a      	lsls	r2, r3, #5
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	4413      	add	r3, r2
 8003f60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f64:	461a      	mov	r2, r3
 8003f66:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003f6a:	6013      	str	r3, [r2, #0]
 8003f6c:	e013      	b.n	8003f96 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	015a      	lsls	r2, r3, #5
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	4413      	add	r3, r2
 8003f76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003f80:	6013      	str	r3, [r2, #0]
 8003f82:	e008      	b.n	8003f96 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	015a      	lsls	r2, r3, #5
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	4413      	add	r3, r2
 8003f8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f90:	461a      	mov	r2, r3
 8003f92:	2300      	movs	r3, #0
 8003f94:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	015a      	lsls	r2, r3, #5
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	4413      	add	r3, r2
 8003f9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	015a      	lsls	r2, r3, #5
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	4413      	add	r3, r2
 8003fb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fb4:	461a      	mov	r2, r3
 8003fb6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003fba:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	3301      	adds	r3, #1
 8003fc0:	613b      	str	r3, [r7, #16]
 8003fc2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003fc6:	461a      	mov	r2, r3
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d3b5      	bcc.n	8003f3a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003fd4:	691b      	ldr	r3, [r3, #16]
 8003fd6:	68fa      	ldr	r2, [r7, #12]
 8003fd8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003fdc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003fe0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8003fee:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003ff0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d105      	bne.n	8004004 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	699b      	ldr	r3, [r3, #24]
 8003ffc:	f043 0210 	orr.w	r2, r3, #16
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	699a      	ldr	r2, [r3, #24]
 8004008:	4b10      	ldr	r3, [pc, #64]	@ (800404c <USB_DevInit+0x2c4>)
 800400a:	4313      	orrs	r3, r2
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004010:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004014:	2b00      	cmp	r3, #0
 8004016:	d005      	beq.n	8004024 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	699b      	ldr	r3, [r3, #24]
 800401c:	f043 0208 	orr.w	r2, r3, #8
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004024:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004028:	2b01      	cmp	r3, #1
 800402a:	d107      	bne.n	800403c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	699b      	ldr	r3, [r3, #24]
 8004030:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004034:	f043 0304 	orr.w	r3, r3, #4
 8004038:	687a      	ldr	r2, [r7, #4]
 800403a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800403c:	7dfb      	ldrb	r3, [r7, #23]
}
 800403e:	4618      	mov	r0, r3
 8004040:	3718      	adds	r7, #24
 8004042:	46bd      	mov	sp, r7
 8004044:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004048:	b004      	add	sp, #16
 800404a:	4770      	bx	lr
 800404c:	803c3800 	.word	0x803c3800

08004050 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004050:	b480      	push	{r7}
 8004052:	b085      	sub	sp, #20
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800405a:	2300      	movs	r3, #0
 800405c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	3301      	adds	r3, #1
 8004062:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800406a:	d901      	bls.n	8004070 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800406c:	2303      	movs	r3, #3
 800406e:	e01b      	b.n	80040a8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	691b      	ldr	r3, [r3, #16]
 8004074:	2b00      	cmp	r3, #0
 8004076:	daf2      	bge.n	800405e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004078:	2300      	movs	r3, #0
 800407a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	019b      	lsls	r3, r3, #6
 8004080:	f043 0220 	orr.w	r2, r3, #32
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	3301      	adds	r3, #1
 800408c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004094:	d901      	bls.n	800409a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	e006      	b.n	80040a8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	691b      	ldr	r3, [r3, #16]
 800409e:	f003 0320 	and.w	r3, r3, #32
 80040a2:	2b20      	cmp	r3, #32
 80040a4:	d0f0      	beq.n	8004088 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80040a6:	2300      	movs	r3, #0
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3714      	adds	r7, #20
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr

080040b4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b085      	sub	sp, #20
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80040bc:	2300      	movs	r3, #0
 80040be:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	3301      	adds	r3, #1
 80040c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80040cc:	d901      	bls.n	80040d2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80040ce:	2303      	movs	r3, #3
 80040d0:	e018      	b.n	8004104 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	691b      	ldr	r3, [r3, #16]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	daf2      	bge.n	80040c0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80040da:	2300      	movs	r3, #0
 80040dc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2210      	movs	r2, #16
 80040e2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	3301      	adds	r3, #1
 80040e8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80040f0:	d901      	bls.n	80040f6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e006      	b.n	8004104 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	691b      	ldr	r3, [r3, #16]
 80040fa:	f003 0310 	and.w	r3, r3, #16
 80040fe:	2b10      	cmp	r3, #16
 8004100:	d0f0      	beq.n	80040e4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004102:	2300      	movs	r3, #0
}
 8004104:	4618      	mov	r0, r3
 8004106:	3714      	adds	r7, #20
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr

08004110 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004110:	b480      	push	{r7}
 8004112:	b085      	sub	sp, #20
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	460b      	mov	r3, r1
 800411a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	78fb      	ldrb	r3, [r7, #3]
 800412a:	68f9      	ldr	r1, [r7, #12]
 800412c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004130:	4313      	orrs	r3, r2
 8004132:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3714      	adds	r7, #20
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr

08004142 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004142:	b480      	push	{r7}
 8004144:	b085      	sub	sp, #20
 8004146:	af00      	add	r7, sp, #0
 8004148:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	68fa      	ldr	r2, [r7, #12]
 8004158:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800415c:	f023 0303 	bic.w	r3, r3, #3
 8004160:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	68fa      	ldr	r2, [r7, #12]
 800416c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004170:	f043 0302 	orr.w	r3, r3, #2
 8004174:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004176:	2300      	movs	r3, #0
}
 8004178:	4618      	mov	r0, r3
 800417a:	3714      	adds	r7, #20
 800417c:	46bd      	mov	sp, r7
 800417e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004182:	4770      	bx	lr

08004184 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004184:	b480      	push	{r7}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	695b      	ldr	r3, [r3, #20]
 8004190:	f003 0301 	and.w	r3, r3, #1
}
 8004194:	4618      	mov	r0, r3
 8004196:	370c      	adds	r7, #12
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr

080041a0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b085      	sub	sp, #20
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80041a8:	2300      	movs	r3, #0
 80041aa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	3301      	adds	r3, #1
 80041b0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80041b8:	d901      	bls.n	80041be <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e022      	b.n	8004204 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	691b      	ldr	r3, [r3, #16]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	daf2      	bge.n	80041ac <USB_CoreReset+0xc>

  count = 10U;
 80041c6:	230a      	movs	r3, #10
 80041c8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80041ca:	e002      	b.n	80041d2 <USB_CoreReset+0x32>
  {
    count--;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	3b01      	subs	r3, #1
 80041d0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d1f9      	bne.n	80041cc <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	691b      	ldr	r3, [r3, #16]
 80041dc:	f043 0201 	orr.w	r2, r3, #1
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	3301      	adds	r3, #1
 80041e8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80041f0:	d901      	bls.n	80041f6 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e006      	b.n	8004204 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	691b      	ldr	r3, [r3, #16]
 80041fa:	f003 0301 	and.w	r3, r3, #1
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d0f0      	beq.n	80041e4 <USB_CoreReset+0x44>

  return HAL_OK;
 8004202:	2300      	movs	r3, #0
}
 8004204:	4618      	mov	r0, r3
 8004206:	3714      	adds	r7, #20
 8004208:	46bd      	mov	sp, r7
 800420a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420e:	4770      	bx	lr

08004210 <tud_cdc_rx_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_cdc_rx_cb(uint8_t itf) {
 8004210:	b480      	push	{r7}
 8004212:	b083      	sub	sp, #12
 8004214:	af00      	add	r7, sp, #0
 8004216:	4603      	mov	r3, r0
 8004218:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 800421a:	bf00      	nop
 800421c:	370c      	adds	r7, #12
 800421e:	46bd      	mov	sp, r7
 8004220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004224:	4770      	bx	lr

08004226 <tud_cdc_rx_wanted_cb>:

TU_ATTR_WEAK void tud_cdc_rx_wanted_cb(uint8_t itf, char wanted_char) {
 8004226:	b480      	push	{r7}
 8004228:	b083      	sub	sp, #12
 800422a:	af00      	add	r7, sp, #0
 800422c:	4603      	mov	r3, r0
 800422e:	460a      	mov	r2, r1
 8004230:	71fb      	strb	r3, [r7, #7]
 8004232:	4613      	mov	r3, r2
 8004234:	71bb      	strb	r3, [r7, #6]
  (void)itf;
  (void)wanted_char;
}
 8004236:	bf00      	nop
 8004238:	370c      	adds	r7, #12
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr

08004242 <tud_cdc_tx_complete_cb>:

TU_ATTR_WEAK void tud_cdc_tx_complete_cb(uint8_t itf) {
 8004242:	b480      	push	{r7}
 8004244:	b083      	sub	sp, #12
 8004246:	af00      	add	r7, sp, #0
 8004248:	4603      	mov	r3, r0
 800424a:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 800424c:	bf00      	nop
 800424e:	370c      	adds	r7, #12
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr

08004258 <tud_cdc_notify_complete_cb>:

TU_ATTR_WEAK void tud_cdc_notify_complete_cb(uint8_t itf) {
 8004258:	b480      	push	{r7}
 800425a:	b083      	sub	sp, #12
 800425c:	af00      	add	r7, sp, #0
 800425e:	4603      	mov	r3, r0
 8004260:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 8004262:	bf00      	nop
 8004264:	370c      	adds	r7, #12
 8004266:	46bd      	mov	sp, r7
 8004268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426c:	4770      	bx	lr

0800426e <tud_cdc_line_state_cb>:

TU_ATTR_WEAK void tud_cdc_line_state_cb(uint8_t itf, bool dtr, bool rts) {
 800426e:	b480      	push	{r7}
 8004270:	b083      	sub	sp, #12
 8004272:	af00      	add	r7, sp, #0
 8004274:	4603      	mov	r3, r0
 8004276:	71fb      	strb	r3, [r7, #7]
 8004278:	460b      	mov	r3, r1
 800427a:	71bb      	strb	r3, [r7, #6]
 800427c:	4613      	mov	r3, r2
 800427e:	717b      	strb	r3, [r7, #5]
  (void)itf;
  (void)dtr;
  (void)rts;
}
 8004280:	bf00      	nop
 8004282:	370c      	adds	r7, #12
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr

0800428c <tud_cdc_line_coding_cb>:

TU_ATTR_WEAK void tud_cdc_line_coding_cb(uint8_t itf, const cdc_line_coding_t *p_line_coding) {
 800428c:	b480      	push	{r7}
 800428e:	b083      	sub	sp, #12
 8004290:	af00      	add	r7, sp, #0
 8004292:	4603      	mov	r3, r0
 8004294:	6039      	str	r1, [r7, #0]
 8004296:	71fb      	strb	r3, [r7, #7]
  (void)itf;
  (void)p_line_coding;
}
 8004298:	bf00      	nop
 800429a:	370c      	adds	r7, #12
 800429c:	46bd      	mov	sp, r7
 800429e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a2:	4770      	bx	lr

080042a4 <tud_cdc_send_break_cb>:

TU_ATTR_WEAK void tud_cdc_send_break_cb(uint8_t itf, uint16_t duration_ms) {
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	4603      	mov	r3, r0
 80042ac:	460a      	mov	r2, r1
 80042ae:	71fb      	strb	r3, [r7, #7]
 80042b0:	4613      	mov	r3, r2
 80042b2:	80bb      	strh	r3, [r7, #4]
  (void)itf;
  (void)duration_ms;
}
 80042b4:	bf00      	nop
 80042b6:	370c      	adds	r7, #12
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <tud_cdc_n_connected>:
  const bool in_opened  = tu_edpt_stream_is_opened(&p_cdc->stream.tx);
  const bool out_opened = tu_edpt_stream_is_opened(&p_cdc->stream.rx);
  return in_opened && out_opened;
}

bool tud_cdc_n_connected(uint8_t itf) {
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b086      	sub	sp, #24
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	4603      	mov	r3, r0
 80042c8:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC);
 80042ca:	79fb      	ldrb	r3, [r7, #7]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d001      	beq.n	80042d4 <tud_cdc_n_connected+0x14>
 80042d0:	2300      	movs	r3, #0
 80042d2:	e034      	b.n	800433e <tud_cdc_n_connected+0x7e>
bool tud_suspended(void);

// Check if device is ready to transfer
TU_ATTR_ALWAYS_INLINE static inline
bool tud_ready(void) {
  const bool is_mounted = tud_mounted();
 80042d4:	f003 fec4 	bl	8008060 <tud_mounted>
 80042d8:	4603      	mov	r3, r0
 80042da:	75fb      	strb	r3, [r7, #23]
  const bool is_suspended = tud_suspended();
 80042dc:	f003 fed2 	bl	8008084 <tud_suspended>
 80042e0:	4603      	mov	r3, r0
 80042e2:	75bb      	strb	r3, [r7, #22]
  return is_mounted && !is_suspended;
 80042e4:	7dfb      	ldrb	r3, [r7, #23]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d007      	beq.n	80042fa <tud_cdc_n_connected+0x3a>
 80042ea:	7dbb      	ldrb	r3, [r7, #22]
 80042ec:	f083 0301 	eor.w	r3, r3, #1
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d001      	beq.n	80042fa <tud_cdc_n_connected+0x3a>
 80042f6:	2301      	movs	r3, #1
 80042f8:	e000      	b.n	80042fc <tud_cdc_n_connected+0x3c>
 80042fa:	2300      	movs	r3, #0
 80042fc:	f003 0301 	and.w	r3, r3, #1
 8004300:	b2db      	uxtb	r3, r3
  TU_VERIFY(tud_ready());
 8004302:	f083 0301 	eor.w	r3, r3, #1
 8004306:	b2db      	uxtb	r3, r3
 8004308:	2b00      	cmp	r3, #0
 800430a:	d001      	beq.n	8004310 <tud_cdc_n_connected+0x50>
 800430c:	2300      	movs	r3, #0
 800430e:	e016      	b.n	800433e <tud_cdc_n_connected+0x7e>
  // DTR (bit 0) active  is considered as connected
  return tu_bit_test(_cdcd_itf[itf].line_state, 0);
 8004310:	79fb      	ldrb	r3, [r7, #7]
 8004312:	4a0d      	ldr	r2, [pc, #52]	@ (8004348 <tud_cdc_n_connected+0x88>)
 8004314:	21b4      	movs	r1, #180	@ 0xb4
 8004316:	fb01 f303 	mul.w	r3, r1, r3
 800431a:	4413      	add	r3, r2
 800431c:	3303      	adds	r3, #3
 800431e:	781b      	ldrb	r3, [r3, #0]
 8004320:	613b      	str	r3, [r7, #16]
 8004322:	2300      	movs	r3, #0
 8004324:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }

//------------- Bits -------------//
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_set  (uint32_t value, uint8_t pos) { return value | TU_BIT(pos); }
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos)); }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8004326:	7bfb      	ldrb	r3, [r7, #15]
 8004328:	693a      	ldr	r2, [r7, #16]
 800432a:	fa22 f303 	lsr.w	r3, r2, r3
 800432e:	f003 0301 	and.w	r3, r3, #1
 8004332:	2b00      	cmp	r3, #0
 8004334:	bf14      	ite	ne
 8004336:	2301      	movne	r3, #1
 8004338:	2300      	moveq	r3, #0
 800433a:	b2db      	uxtb	r3, r3
 800433c:	bf00      	nop
}
 800433e:	4618      	mov	r0, r3
 8004340:	3718      	adds	r7, #24
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
 8004346:	bf00      	nop
 8004348:	2001068c 	.word	0x2001068c

0800434c <tud_cdc_n_available>:
}

//--------------------------------------------------------------------+
// READ API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_available(uint8_t itf) {
 800434c:	b480      	push	{r7}
 800434e:	b089      	sub	sp, #36	@ 0x24
 8004350:	af00      	add	r7, sp, #0
 8004352:	4603      	mov	r3, r0
 8004354:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 8004356:	79fb      	ldrb	r3, [r7, #7]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d001      	beq.n	8004360 <tud_cdc_n_available+0x14>
 800435c:	2300      	movs	r3, #0
 800435e:	e034      	b.n	80043ca <tud_cdc_n_available+0x7e>
  return tu_edpt_stream_read_available(&_cdcd_itf[itf].stream.rx);
 8004360:	79fb      	ldrb	r3, [r7, #7]
 8004362:	22b4      	movs	r2, #180	@ 0xb4
 8004364:	fb02 f303 	mul.w	r3, r2, r3
 8004368:	3318      	adds	r3, #24
 800436a:	4a1b      	ldr	r2, [pc, #108]	@ (80043d8 <tud_cdc_n_available+0x8c>)
 800436c:	4413      	add	r3, r2
 800436e:	3308      	adds	r3, #8
 8004370:	61fb      	str	r3, [r7, #28]
  }
}

// Get the number of bytes available for reading
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_edpt_stream_read_available(const tu_edpt_stream_t *s) {
  return (uint32_t) tu_fifo_count(&s->ff);
 8004372:	69fb      	ldr	r3, [r7, #28]
 8004374:	3308      	adds	r3, #8
 8004376:	61bb      	str	r3, [r7, #24]
  return wr_idx == rd_idx;
}

// return number of items in fifo, capped to fifo's depth
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_count(const tu_fifo_t *f) {
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	8899      	ldrh	r1, [r3, #4]
 800437c:	69bb      	ldr	r3, [r7, #24]
 800437e:	891b      	ldrh	r3, [r3, #8]
 8004380:	b29a      	uxth	r2, r3
 8004382:	69bb      	ldr	r3, [r7, #24]
 8004384:	895b      	ldrh	r3, [r3, #10]
 8004386:	b29b      	uxth	r3, r3
 8004388:	82f9      	strh	r1, [r7, #22]
 800438a:	82ba      	strh	r2, [r7, #20]
 800438c:	827b      	strh	r3, [r7, #18]
  if (wr_idx >= rd_idx) {
 800438e:	8aba      	ldrh	r2, [r7, #20]
 8004390:	8a7b      	ldrh	r3, [r7, #18]
 8004392:	429a      	cmp	r2, r3
 8004394:	d304      	bcc.n	80043a0 <tud_cdc_n_available+0x54>
    return (uint16_t)(wr_idx - rd_idx);
 8004396:	8aba      	ldrh	r2, [r7, #20]
 8004398:	8a7b      	ldrh	r3, [r7, #18]
 800439a:	1ad3      	subs	r3, r2, r3
 800439c:	b29b      	uxth	r3, r3
 800439e:	e008      	b.n	80043b2 <tud_cdc_n_available+0x66>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 80043a0:	8afb      	ldrh	r3, [r7, #22]
 80043a2:	005b      	lsls	r3, r3, #1
 80043a4:	b29a      	uxth	r2, r3
 80043a6:	8ab9      	ldrh	r1, [r7, #20]
 80043a8:	8a7b      	ldrh	r3, [r7, #18]
 80043aa:	1acb      	subs	r3, r1, r3
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	4413      	add	r3, r2
 80043b0:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 80043b2:	69ba      	ldr	r2, [r7, #24]
 80043b4:	8892      	ldrh	r2, [r2, #4]
 80043b6:	823b      	strh	r3, [r7, #16]
 80043b8:	4613      	mov	r3, r2
 80043ba:	81fb      	strh	r3, [r7, #14]

//------------- Min -------------//
TU_ATTR_ALWAYS_INLINE static inline uint8_t  tu_min8  (uint8_t  x, uint8_t y ) { return (x < y) ? x : y; }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80043bc:	8a3a      	ldrh	r2, [r7, #16]
 80043be:	89fb      	ldrh	r3, [r7, #14]
 80043c0:	4293      	cmp	r3, r2
 80043c2:	bf28      	it	cs
 80043c4:	4613      	movcs	r3, r2
 80043c6:	b29b      	uxth	r3, r3
 80043c8:	bf00      	nop
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3724      	adds	r7, #36	@ 0x24
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr
 80043d6:	bf00      	nop
 80043d8:	2001068c 	.word	0x2001068c

080043dc <tud_cdc_n_read>:

uint32_t tud_cdc_n_read(uint8_t itf, void* buffer, uint32_t bufsize) {
 80043dc:	b580      	push	{r7, lr}
 80043de:	b086      	sub	sp, #24
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	4603      	mov	r3, r0
 80043e4:	60b9      	str	r1, [r7, #8]
 80043e6:	607a      	str	r2, [r7, #4]
 80043e8:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 80043ea:	7bfb      	ldrb	r3, [r7, #15]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d001      	beq.n	80043f4 <tud_cdc_n_read+0x18>
 80043f0:	2300      	movs	r3, #0
 80043f2:	e010      	b.n	8004416 <tud_cdc_n_read+0x3a>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 80043f4:	7bfb      	ldrb	r3, [r7, #15]
 80043f6:	22b4      	movs	r2, #180	@ 0xb4
 80043f8:	fb02 f303 	mul.w	r3, r2, r3
 80043fc:	4a08      	ldr	r2, [pc, #32]	@ (8004420 <tud_cdc_n_read+0x44>)
 80043fe:	4413      	add	r3, r2
 8004400:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_read(p_cdc->rhport, &p_cdc->stream.rx, buffer, bufsize);
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	7818      	ldrb	r0, [r3, #0]
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	f103 0120 	add.w	r1, r3, #32
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	68ba      	ldr	r2, [r7, #8]
 8004410:	f008 fd86 	bl	800cf20 <tu_edpt_stream_read>
 8004414:	4603      	mov	r3, r0
}
 8004416:	4618      	mov	r0, r3
 8004418:	3718      	adds	r7, #24
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop
 8004420:	2001068c 	.word	0x2001068c

08004424 <tud_cdc_n_write>:
}

//--------------------------------------------------------------------+
// WRITE API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_write(uint8_t itf, const void* buffer, uint32_t bufsize) {
 8004424:	b580      	push	{r7, lr}
 8004426:	b086      	sub	sp, #24
 8004428:	af00      	add	r7, sp, #0
 800442a:	4603      	mov	r3, r0
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	607a      	str	r2, [r7, #4]
 8004430:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 8004432:	7bfb      	ldrb	r3, [r7, #15]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d001      	beq.n	800443c <tud_cdc_n_write+0x18>
 8004438:	2300      	movs	r3, #0
 800443a:	e010      	b.n	800445e <tud_cdc_n_write+0x3a>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 800443c:	7bfb      	ldrb	r3, [r7, #15]
 800443e:	22b4      	movs	r2, #180	@ 0xb4
 8004440:	fb02 f303 	mul.w	r3, r2, r3
 8004444:	4a08      	ldr	r2, [pc, #32]	@ (8004468 <tud_cdc_n_write+0x44>)
 8004446:	4413      	add	r3, r2
 8004448:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(p_cdc->rhport, &p_cdc->stream.tx, buffer, bufsize);
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	7818      	ldrb	r0, [r3, #0]
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	f103 010c 	add.w	r1, r3, #12
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	68ba      	ldr	r2, [r7, #8]
 8004458:	f008 face 	bl	800c9f8 <tu_edpt_stream_write>
 800445c:	4603      	mov	r3, r0
}
 800445e:	4618      	mov	r0, r3
 8004460:	3718      	adds	r7, #24
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}
 8004466:	bf00      	nop
 8004468:	2001068c 	.word	0x2001068c

0800446c <tud_cdc_n_write_flush>:

uint32_t tud_cdc_n_write_flush(uint8_t itf) {
 800446c:	b580      	push	{r7, lr}
 800446e:	b084      	sub	sp, #16
 8004470:	af00      	add	r7, sp, #0
 8004472:	4603      	mov	r3, r0
 8004474:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 8004476:	79fb      	ldrb	r3, [r7, #7]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d001      	beq.n	8004480 <tud_cdc_n_write_flush+0x14>
 800447c:	2300      	movs	r3, #0
 800447e:	e00f      	b.n	80044a0 <tud_cdc_n_write_flush+0x34>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 8004480:	79fb      	ldrb	r3, [r7, #7]
 8004482:	22b4      	movs	r2, #180	@ 0xb4
 8004484:	fb02 f303 	mul.w	r3, r2, r3
 8004488:	4a07      	ldr	r2, [pc, #28]	@ (80044a8 <tud_cdc_n_write_flush+0x3c>)
 800448a:	4413      	add	r3, r2
 800448c:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_xfer(p_cdc->rhport, &p_cdc->stream.tx);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	781a      	ldrb	r2, [r3, #0]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	330c      	adds	r3, #12
 8004496:	4619      	mov	r1, r3
 8004498:	4610      	mov	r0, r2
 800449a:	f008 f9dd 	bl	800c858 <tu_edpt_stream_write_xfer>
 800449e:	4603      	mov	r3, r0
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3710      	adds	r7, #16
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	2001068c 	.word	0x2001068c

080044ac <cdcd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void cdcd_init(void) {
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b088      	sub	sp, #32
 80044b0:	af04      	add	r7, sp, #16
  tu_memclr(_cdcd_itf, sizeof(_cdcd_itf));
 80044b2:	22b4      	movs	r2, #180	@ 0xb4
 80044b4:	2100      	movs	r1, #0
 80044b6:	4829      	ldr	r0, [pc, #164]	@ (800455c <cdcd_init+0xb0>)
 80044b8:	f008 fd7f 	bl	800cfba <memset>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 80044bc:	2300      	movs	r3, #0
 80044be:	73fb      	strb	r3, [r7, #15]
 80044c0:	e044      	b.n	800454c <cdcd_init+0xa0>
    cdcd_interface_t *p_cdc   = &_cdcd_itf[i];
 80044c2:	7bfb      	ldrb	r3, [r7, #15]
 80044c4:	22b4      	movs	r2, #180	@ 0xb4
 80044c6:	fb02 f303 	mul.w	r3, r2, r3
 80044ca:	4a24      	ldr	r2, [pc, #144]	@ (800455c <cdcd_init+0xb0>)
 80044cc:	4413      	add	r3, r2
 80044ce:	60bb      	str	r3, [r7, #8]
    p_cdc->wanted_char = (char) -1;
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	22ff      	movs	r2, #255	@ 0xff
 80044d4:	72da      	strb	r2, [r3, #11]

    // default line coding is : stop bit = 1, parity = none, data bits = 8
    p_cdc->line_coding.bit_rate = 115200;
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80044dc:	605a      	str	r2, [r3, #4]
    p_cdc->line_coding.stop_bits = 0;
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	2200      	movs	r2, #0
 80044e2:	721a      	strb	r2, [r3, #8]
    p_cdc->line_coding.parity = 0;
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	2200      	movs	r2, #0
 80044e8:	725a      	strb	r2, [r3, #9]
    p_cdc->line_coding.data_bits = 8;
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	2208      	movs	r2, #8
 80044ee:	729a      	strb	r2, [r3, #10]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    uint8_t *epout_buf = NULL;
 80044f0:	2300      	movs	r3, #0
 80044f2:	607b      	str	r3, [r7, #4]
    uint8_t *epin_buf  = NULL;
 80044f4:	2300      	movs	r3, #0
 80044f6:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *epout_buf = _cdcd_epbuf[i].epout;
    uint8_t *epin_buf  = _cdcd_epbuf[i].epin;
  #endif

    tu_edpt_stream_init(&p_cdc->stream.rx, false, false, false, p_cdc->stream.rx_ff_buf, CFG_TUD_CDC_RX_BUFSIZE,
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	f103 0020 	add.w	r0, r3, #32
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	3374      	adds	r3, #116	@ 0x74
 8004502:	2240      	movs	r2, #64	@ 0x40
 8004504:	9203      	str	r2, [sp, #12]
 8004506:	687a      	ldr	r2, [r7, #4]
 8004508:	9202      	str	r2, [sp, #8]
 800450a:	2240      	movs	r2, #64	@ 0x40
 800450c:	9201      	str	r2, [sp, #4]
 800450e:	9300      	str	r3, [sp, #0]
 8004510:	2300      	movs	r3, #0
 8004512:	2200      	movs	r2, #0
 8004514:	2100      	movs	r1, #0
 8004516:	f008 f8d2 	bl	800c6be <tu_edpt_stream_init>
                        epout_buf, CFG_TUD_CDC_EP_BUFSIZE);

    // TX fifo can be configured to change to overwritable if not connected (DTR bit not set). Without DTR we do not
    // know if data is actually polled by terminal. This way the most current data is prioritized.
    // Default: is overwritable
    tu_edpt_stream_init(&p_cdc->stream.tx, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected,
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	f103 000c 	add.w	r0, r3, #12
 8004520:	4b0f      	ldr	r3, [pc, #60]	@ (8004560 <cdcd_init+0xb4>)
 8004522:	781b      	ldrb	r3, [r3, #0]
 8004524:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004528:	b2d9      	uxtb	r1, r3
                        p_cdc->stream.tx_ff_buf, CFG_TUD_CDC_TX_BUFSIZE, epin_buf, CFG_TUD_CDC_EP_BUFSIZE);
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	3334      	adds	r3, #52	@ 0x34
    tu_edpt_stream_init(&p_cdc->stream.tx, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected,
 800452e:	2240      	movs	r2, #64	@ 0x40
 8004530:	9203      	str	r2, [sp, #12]
 8004532:	683a      	ldr	r2, [r7, #0]
 8004534:	9202      	str	r2, [sp, #8]
 8004536:	2240      	movs	r2, #64	@ 0x40
 8004538:	9201      	str	r2, [sp, #4]
 800453a:	9300      	str	r3, [sp, #0]
 800453c:	460b      	mov	r3, r1
 800453e:	2201      	movs	r2, #1
 8004540:	2100      	movs	r1, #0
 8004542:	f008 f8bc 	bl	800c6be <tu_edpt_stream_init>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8004546:	7bfb      	ldrb	r3, [r7, #15]
 8004548:	3301      	adds	r3, #1
 800454a:	73fb      	strb	r3, [r7, #15]
 800454c:	7bfb      	ldrb	r3, [r7, #15]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d0b7      	beq.n	80044c2 <cdcd_init+0x16>
  }
}
 8004552:	bf00      	nop
 8004554:	bf00      	nop
 8004556:	3710      	adds	r7, #16
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}
 800455c:	2001068c 	.word	0x2001068c
 8004560:	20000014 	.word	0x20000014

08004564 <cdcd_deinit>:

bool cdcd_deinit(void) {
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 800456a:	2300      	movs	r3, #0
 800456c:	71fb      	strb	r3, [r7, #7]
 800456e:	e013      	b.n	8004598 <cdcd_deinit+0x34>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 8004570:	79fb      	ldrb	r3, [r7, #7]
 8004572:	22b4      	movs	r2, #180	@ 0xb4
 8004574:	fb02 f303 	mul.w	r3, r2, r3
 8004578:	4a0b      	ldr	r2, [pc, #44]	@ (80045a8 <cdcd_deinit+0x44>)
 800457a:	4413      	add	r3, r2
 800457c:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_cdc->stream.rx);
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	3320      	adds	r3, #32
 8004582:	4618      	mov	r0, r3
 8004584:	f008 f8c3 	bl	800c70e <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_cdc->stream.tx);
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	330c      	adds	r3, #12
 800458c:	4618      	mov	r0, r3
 800458e:	f008 f8be 	bl	800c70e <tu_edpt_stream_deinit>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8004592:	79fb      	ldrb	r3, [r7, #7]
 8004594:	3301      	adds	r3, #1
 8004596:	71fb      	strb	r3, [r7, #7]
 8004598:	79fb      	ldrb	r3, [r7, #7]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d0e8      	beq.n	8004570 <cdcd_deinit+0xc>
  }
  return true;
 800459e:	2301      	movs	r3, #1
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3708      	adds	r7, #8
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	2001068c 	.word	0x2001068c

080045ac <cdcd_reset>:

void cdcd_reset(uint8_t rhport) {
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b086      	sub	sp, #24
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	4603      	mov	r3, r0
 80045b4:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 80045b6:	2300      	movs	r3, #0
 80045b8:	75fb      	strb	r3, [r7, #23]
 80045ba:	e028      	b.n	800460e <cdcd_reset+0x62>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 80045bc:	7dfb      	ldrb	r3, [r7, #23]
 80045be:	22b4      	movs	r2, #180	@ 0xb4
 80045c0:	fb02 f303 	mul.w	r3, r2, r3
 80045c4:	4a16      	ldr	r2, [pc, #88]	@ (8004620 <cdcd_reset+0x74>)
 80045c6:	4413      	add	r3, r2
 80045c8:	613b      	str	r3, [r7, #16]
    tu_memclr(p_cdc, ITF_MEM_RESET_SIZE);
 80045ca:	2204      	movs	r2, #4
 80045cc:	2100      	movs	r1, #0
 80045ce:	6938      	ldr	r0, [r7, #16]
 80045d0:	f008 fcf3 	bl	800cfba <memset>

    tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, _cdcd_cfg.tx_overwritabe_if_not_connected); // back to default
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	f103 0214 	add.w	r2, r3, #20
 80045da:	4b12      	ldr	r3, [pc, #72]	@ (8004624 <cdcd_reset+0x78>)
 80045dc:	781b      	ldrb	r3, [r3, #0]
 80045de:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	4619      	mov	r1, r3
 80045e6:	4610      	mov	r0, r2
 80045e8:	f002 fe98 	bl	800731c <tu_fifo_set_overwritable>
    tu_edpt_stream_close(&p_cdc->stream.rx);
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	3320      	adds	r3, #32
 80045f0:	60bb      	str	r3, [r7, #8]
  s->ep_addr = 0;
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	2200      	movs	r2, #0
 80045f6:	705a      	strb	r2, [r3, #1]
}
 80045f8:	bf00      	nop
    tu_edpt_stream_close(&p_cdc->stream.tx);
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	330c      	adds	r3, #12
 80045fe:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2200      	movs	r2, #0
 8004604:	705a      	strb	r2, [r3, #1]
}
 8004606:	bf00      	nop
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8004608:	7dfb      	ldrb	r3, [r7, #23]
 800460a:	3301      	adds	r3, #1
 800460c:	75fb      	strb	r3, [r7, #23]
 800460e:	7dfb      	ldrb	r3, [r7, #23]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d0d3      	beq.n	80045bc <cdcd_reset+0x10>
  }
}
 8004614:	bf00      	nop
 8004616:	bf00      	nop
 8004618:	3718      	adds	r7, #24
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	2001068c 	.word	0x2001068c
 8004624:	20000014 	.word	0x20000014

08004628 <cdcd_open>:

uint16_t cdcd_open(uint8_t rhport, const tusb_desc_interface_t* itf_desc, uint16_t max_len) {
 8004628:	b580      	push	{r7, lr}
 800462a:	b0b0      	sub	sp, #192	@ 0xc0
 800462c:	af00      	add	r7, sp, #0
 800462e:	4603      	mov	r3, r0
 8004630:	6039      	str	r1, [r7, #0]
 8004632:	71fb      	strb	r3, [r7, #7]
 8004634:	4613      	mov	r3, r2
 8004636:	80bb      	strh	r3, [r7, #4]
  // Only support ACM subclass
  TU_VERIFY(TUSB_CLASS_CDC == itf_desc->bInterfaceClass &&
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	795b      	ldrb	r3, [r3, #5]
 800463c:	2b02      	cmp	r3, #2
 800463e:	d103      	bne.n	8004648 <cdcd_open+0x20>
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	799b      	ldrb	r3, [r3, #6]
 8004644:	2b02      	cmp	r3, #2
 8004646:	d001      	beq.n	800464c <cdcd_open+0x24>
 8004648:	2300      	movs	r3, #0
 800464a:	e207      	b.n	8004a5c <cdcd_open+0x434>
 800464c:	2300      	movs	r3, #0
 800464e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8004652:	2300      	movs	r3, #0
 8004654:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8004658:	e02a      	b.n	80046b0 <cdcd_open+0x88>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 800465a:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800465e:	22b4      	movs	r2, #180	@ 0xb4
 8004660:	fb02 f303 	mul.w	r3, r2, r3
 8004664:	4aa3      	ldr	r2, [pc, #652]	@ (80048f4 <cdcd_open+0x2cc>)
 8004666:	4413      	add	r3, r2
 8004668:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 800466c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004670:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004674:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8004678:	429a      	cmp	r2, r3
 800467a:	d011      	beq.n	80046a0 <cdcd_open+0x78>
 800467c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004680:	7b5b      	ldrb	r3, [r3, #13]
 8004682:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8004686:	429a      	cmp	r2, r3
 8004688:	d00a      	beq.n	80046a0 <cdcd_open+0x78>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 800468a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800468e:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8004690:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8004694:	429a      	cmp	r2, r3
 8004696:	d106      	bne.n	80046a6 <cdcd_open+0x7e>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8004698:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800469c:	2b00      	cmp	r3, #0
 800469e:	d002      	beq.n	80046a6 <cdcd_open+0x7e>
      return idx;
 80046a0:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80046a4:	e009      	b.n	80046ba <cdcd_open+0x92>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 80046a6:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80046aa:	3301      	adds	r3, #1
 80046ac:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 80046b0:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d0d0      	beq.n	800465a <cdcd_open+0x32>
  return TUSB_INDEX_INVALID_8;
 80046b8:	23ff      	movs	r3, #255	@ 0xff
              CDC_COMM_SUBCLASS_ABSTRACT_CONTROL_MODEL == itf_desc->bInterfaceSubClass,
            0);

  const uint8_t cdc_id = find_cdc_itf(0); // Find available interface
 80046ba:	f887 30ba 	strb.w	r3, [r7, #186]	@ 0xba
  TU_ASSERT(cdc_id < CFG_TUD_CDC, 0);
 80046be:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d00c      	beq.n	80046e0 <cdcd_open+0xb8>
 80046c6:	4b8c      	ldr	r3, [pc, #560]	@ (80048f8 <cdcd_open+0x2d0>)
 80046c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80046cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 0301 	and.w	r3, r3, #1
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d000      	beq.n	80046dc <cdcd_open+0xb4>
 80046da:	be00      	bkpt	0x0000
 80046dc:	2300      	movs	r3, #0
 80046de:	e1bd      	b.n	8004a5c <cdcd_open+0x434>
  cdcd_interface_t *p_cdc = &_cdcd_itf[cdc_id];
 80046e0:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 80046e4:	22b4      	movs	r2, #180	@ 0xb4
 80046e6:	fb02 f303 	mul.w	r3, r2, r3
 80046ea:	4a82      	ldr	r2, [pc, #520]	@ (80048f4 <cdcd_open+0x2cc>)
 80046ec:	4413      	add	r3, r2
 80046ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

  //------------- Control Interface -------------//
  p_cdc->rhport = rhport;
 80046f2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80046f6:	79fa      	ldrb	r2, [r7, #7]
 80046f8:	701a      	strb	r2, [r3, #0]
  p_cdc->itf_num = itf_desc->bInterfaceNumber;
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	789a      	ldrb	r2, [r3, #2]
 80046fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004702:	705a      	strb	r2, [r3, #1]

  const uint8_t *p_desc   = (const uint8_t *)itf_desc;
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  const uint8_t *desc_end = p_desc + max_len;
 800470a:	88bb      	ldrh	r3, [r7, #4]
 800470c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8004710:	4413      	add	r3, r2
 8004712:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	67fb      	str	r3, [r7, #124]	@ 0x7c
// Descriptor helper
//--------------------------------------------------------------------+

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc) {
  uint8_t const* desc8 = (uint8_t const*) desc;
 800471a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800471c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return desc8 + desc8[DESC_OFFSET_LEN];
 800471e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004720:	781b      	ldrb	r3, [r3, #0]
 8004722:	461a      	mov	r2, r3
 8004724:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004726:	4413      	add	r3, r2

  // Skip all class-specific descriptor
  p_desc = tu_desc_next(itf_desc);
 8004728:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 800472c:	e00b      	b.n	8004746 <cdcd_open+0x11e>
 800472e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004732:	677b      	str	r3, [r7, #116]	@ 0x74
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004734:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004736:	673b      	str	r3, [r7, #112]	@ 0x70
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004738:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800473a:	781b      	ldrb	r3, [r3, #0]
 800473c:	461a      	mov	r2, r3
 800473e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004740:	4413      	add	r3, r2
    p_desc = tu_desc_next(p_desc);
 8004742:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004746:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800474a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800474c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004750:	66bb      	str	r3, [r7, #104]	@ 0x68
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_subtype(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_desc_in_bounds(const uint8_t *p_desc, const uint8_t *desc_end) {
  if (p_desc >= desc_end) {
 8004752:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004754:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004756:	429a      	cmp	r2, r3
 8004758:	d301      	bcc.n	800475e <cdcd_open+0x136>
    return false;
 800475a:	2300      	movs	r3, #0
 800475c:	e00e      	b.n	800477c <cdcd_open+0x154>
 800475e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004760:	667b      	str	r3, [r7, #100]	@ 0x64
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004762:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004764:	663b      	str	r3, [r7, #96]	@ 0x60
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004766:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004768:	781b      	ldrb	r3, [r3, #0]
 800476a:	461a      	mov	r2, r3
 800476c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800476e:	4413      	add	r3, r2
  }
  return tu_desc_next(p_desc) <= desc_end;
 8004770:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004772:	429a      	cmp	r2, r3
 8004774:	bf2c      	ite	cs
 8004776:	2301      	movcs	r3, #1
 8004778:	2300      	movcc	r3, #0
 800477a:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 800477c:	2b00      	cmp	r3, #0
 800477e:	d007      	beq.n	8004790 <cdcd_open+0x168>
 8004780:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004784:	65fb      	str	r3, [r7, #92]	@ 0x5c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8004786:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004788:	3301      	adds	r3, #1
 800478a:	781b      	ldrb	r3, [r3, #0]
 800478c:	2b24      	cmp	r3, #36	@ 0x24
 800478e:	d0ce      	beq.n	800472e <cdcd_open+0x106>
 8004790:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004794:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004796:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004798:	3301      	adds	r3, #1
 800479a:	781b      	ldrb	r3, [r3, #0]
  }

  // notification endpoint (optional)
  if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 800479c:	2b05      	cmp	r3, #5
 800479e:	d12e      	bne.n	80047fe <cdcd_open+0x1d6>
    const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 80047a0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80047a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 80047a8:	79fb      	ldrb	r3, [r7, #7]
 80047aa:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 80047ae:	4618      	mov	r0, r3
 80047b0:	f005 f848 	bl	8009844 <usbd_edpt_open>
 80047b4:	4603      	mov	r3, r0
 80047b6:	f083 0301 	eor.w	r3, r3, #1
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d00c      	beq.n	80047da <cdcd_open+0x1b2>
 80047c0:	4b4d      	ldr	r3, [pc, #308]	@ (80048f8 <cdcd_open+0x2d0>)
 80047c2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80047c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 0301 	and.w	r3, r3, #1
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d000      	beq.n	80047d6 <cdcd_open+0x1ae>
 80047d4:	be00      	bkpt	0x0000
 80047d6:	2300      	movs	r3, #0
 80047d8:	e140      	b.n	8004a5c <cdcd_open+0x434>
    p_cdc->ep_notify = desc_ep->bEndpointAddress;
 80047da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80047de:	789a      	ldrb	r2, [r3, #2]
 80047e0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80047e4:	709a      	strb	r2, [r3, #2]
 80047e6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80047ea:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const* desc8 = (uint8_t const*) desc;
 80047ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047ee:	653b      	str	r3, [r7, #80]	@ 0x50
  return desc8 + desc8[DESC_OFFSET_LEN];
 80047f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047f2:	781b      	ldrb	r3, [r3, #0]
 80047f4:	461a      	mov	r2, r3
 80047f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047f8:	4413      	add	r3, r2

    p_desc = tu_desc_next(p_desc);
 80047fa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80047fe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004802:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8004804:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004806:	3301      	adds	r3, #1
 8004808:	781b      	ldrb	r3, [r3, #0]
  }

  //------------- Data Interface (optional) -------------//
  if (TUSB_DESC_INTERFACE == tu_desc_type(p_desc)) {
 800480a:	2b04      	cmp	r3, #4
 800480c:	f040 8121 	bne.w	8004a52 <cdcd_open+0x42a>
    const tusb_desc_interface_t *data_itf_desc = (const tusb_desc_interface_t *)p_desc;
 8004810:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004814:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (TUSB_CLASS_CDC_DATA == data_itf_desc->bInterfaceClass) {
 8004818:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800481c:	795b      	ldrb	r3, [r3, #5]
 800481e:	2b0a      	cmp	r3, #10
 8004820:	f040 8117 	bne.w	8004a52 <cdcd_open+0x42a>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 8004824:	2300      	movs	r3, #0
 8004826:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 800482a:	e0fc      	b.n	8004a26 <cdcd_open+0x3fe>
 800482c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004830:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004832:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004836:	647b      	str	r3, [r7, #68]	@ 0x44
  if (p_desc >= desc_end) {
 8004838:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800483a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800483c:	429a      	cmp	r2, r3
 800483e:	d301      	bcc.n	8004844 <cdcd_open+0x21c>
    return false;
 8004840:	2300      	movs	r3, #0
 8004842:	e00e      	b.n	8004862 <cdcd_open+0x23a>
 8004844:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004846:	643b      	str	r3, [r7, #64]	@ 0x40
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004848:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800484a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return desc8 + desc8[DESC_OFFSET_LEN];
 800484c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800484e:	781b      	ldrb	r3, [r3, #0]
 8004850:	461a      	mov	r2, r3
 8004852:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004854:	4413      	add	r3, r2
  return tu_desc_next(p_desc) <= desc_end;
 8004856:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004858:	429a      	cmp	r2, r3
 800485a:	bf2c      	ite	cs
 800485c:	2301      	movcs	r3, #1
 800485e:	2300      	movcc	r3, #0
 8004860:	b2db      	uxtb	r3, r3
        if (!tu_desc_in_bounds(p_desc, desc_end)) {
 8004862:	f083 0301 	eor.w	r3, r3, #1
 8004866:	b2db      	uxtb	r3, r3
 8004868:	2b00      	cmp	r3, #0
 800486a:	f040 80e5 	bne.w	8004a38 <cdcd_open+0x410>
 800486e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004872:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004876:	637b      	str	r3, [r7, #52]	@ 0x34
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004878:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800487a:	781b      	ldrb	r3, [r3, #0]
 800487c:	461a      	mov	r2, r3
 800487e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004880:	4413      	add	r3, r2
          break;
        }
        p_desc = tu_desc_next(p_desc);
 8004882:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

        const tusb_desc_endpoint_t *desc_ep = (const tusb_desc_endpoint_t *)p_desc;
 8004886:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800488a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && TUSB_XFER_BULK == desc_ep->bmAttributes.xfer, 0);
 800488e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004892:	785b      	ldrb	r3, [r3, #1]
 8004894:	2b05      	cmp	r3, #5
 8004896:	d107      	bne.n	80048a8 <cdcd_open+0x280>
 8004898:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800489c:	78db      	ldrb	r3, [r3, #3]
 800489e:	f003 0303 	and.w	r3, r3, #3
 80048a2:	b2db      	uxtb	r3, r3
 80048a4:	2b02      	cmp	r3, #2
 80048a6:	d00c      	beq.n	80048c2 <cdcd_open+0x29a>
 80048a8:	4b13      	ldr	r3, [pc, #76]	@ (80048f8 <cdcd_open+0x2d0>)
 80048aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80048ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 0301 	and.w	r3, r3, #1
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d000      	beq.n	80048be <cdcd_open+0x296>
 80048bc:	be00      	bkpt	0x0000
 80048be:	2300      	movs	r3, #0
 80048c0:	e0cc      	b.n	8004a5c <cdcd_open+0x434>

        TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 80048c2:	79fb      	ldrb	r3, [r7, #7]
 80048c4:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 80048c8:	4618      	mov	r0, r3
 80048ca:	f004 ffbb 	bl	8009844 <usbd_edpt_open>
 80048ce:	4603      	mov	r3, r0
 80048d0:	f083 0301 	eor.w	r3, r3, #1
 80048d4:	b2db      	uxtb	r3, r3
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d010      	beq.n	80048fc <cdcd_open+0x2d4>
 80048da:	4b07      	ldr	r3, [pc, #28]	@ (80048f8 <cdcd_open+0x2d0>)
 80048dc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80048e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 0301 	and.w	r3, r3, #1
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d000      	beq.n	80048f0 <cdcd_open+0x2c8>
 80048ee:	be00      	bkpt	0x0000
 80048f0:	2300      	movs	r3, #0
 80048f2:	e0b3      	b.n	8004a5c <cdcd_open+0x434>
 80048f4:	2001068c 	.word	0x2001068c
 80048f8:	e000edf0 	.word	0xe000edf0
        if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 80048fc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004900:	789b      	ldrb	r3, [r3, #2]
 8004902:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
// Endpoint helper
//--------------------------------------------------------------------+

// Get direction from Endpoint address
TU_ATTR_ALWAYS_INLINE static inline tusb_dir_t tu_edpt_dir(uint8_t addr) {
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8004906:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800490a:	09db      	lsrs	r3, r3, #7
 800490c:	b2db      	uxtb	r3, r3
 800490e:	2b01      	cmp	r3, #1
 8004910:	d139      	bne.n	8004986 <cdcd_open+0x35e>
          tu_edpt_stream_t *stream_tx = &p_cdc->stream.tx;
 8004912:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004916:	330c      	adds	r3, #12
 8004918:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800491c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004920:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004922:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004926:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 8004928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800492a:	789a      	ldrb	r2, [r3, #2]
 800492c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800492e:	705a      	strb	r2, [r3, #1]
 8004930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004932:	627b      	str	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8004934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004936:	889b      	ldrh	r3, [r3, #4]
 8004938:	b29b      	uxth	r3, r3
 800493a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800493e:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 8004940:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004944:	bf0c      	ite	eq
 8004946:	2301      	moveq	r3, #1
 8004948:	2300      	movne	r3, #0
 800494a:	b2d9      	uxtb	r1, r3
 800494c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800494e:	7813      	ldrb	r3, [r2, #0]
 8004950:	f361 0341 	bfi	r3, r1, #1, #1
 8004954:	7013      	strb	r3, [r2, #0]
}
 8004956:	bf00      	nop

          tu_edpt_stream_open(stream_tx, desc_ep);
          if (_cdcd_cfg.tx_persistent) {
 8004958:	4b42      	ldr	r3, [pc, #264]	@ (8004a64 <cdcd_open+0x43c>)
 800495a:	781b      	ldrb	r3, [r3, #0]
 800495c:	f003 0302 	and.w	r3, r3, #2
 8004960:	b2db      	uxtb	r3, r3
 8004962:	2b00      	cmp	r3, #0
 8004964:	d006      	beq.n	8004974 <cdcd_open+0x34c>
            tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 8004966:	79fb      	ldrb	r3, [r7, #7]
 8004968:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 800496c:	4618      	mov	r0, r3
 800496e:	f007 ff73 	bl	800c858 <tu_edpt_stream_write_xfer>
 8004972:	e053      	b.n	8004a1c <cdcd_open+0x3f4>
 8004974:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004978:	623b      	str	r3, [r7, #32]
  return tu_fifo_clear(&s->ff);
 800497a:	6a3b      	ldr	r3, [r7, #32]
 800497c:	3308      	adds	r3, #8
 800497e:	4618      	mov	r0, r3
 8004980:	f002 fcbb 	bl	80072fa <tu_fifo_clear>
 8004984:	e04a      	b.n	8004a1c <cdcd_open+0x3f4>
          } else {
            tu_edpt_stream_clear(stream_tx);
          }
        } else {
          tu_edpt_stream_t *stream_rx = &p_cdc->stream.rx;
 8004986:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800498a:	3320      	adds	r3, #32
 800498c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004990:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004994:	61fb      	str	r3, [r7, #28]
 8004996:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800499a:	61bb      	str	r3, [r7, #24]
  s->ep_addr = desc_ep->bEndpointAddress;
 800499c:	69bb      	ldr	r3, [r7, #24]
 800499e:	789a      	ldrb	r2, [r3, #2]
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	705a      	strb	r2, [r3, #1]
 80049a4:	69bb      	ldr	r3, [r7, #24]
 80049a6:	617b      	str	r3, [r7, #20]
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	889b      	ldrh	r3, [r3, #4]
 80049ac:	b29b      	uxth	r3, r3
 80049ae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80049b2:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 80049b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049b8:	bf0c      	ite	eq
 80049ba:	2301      	moveq	r3, #1
 80049bc:	2300      	movne	r3, #0
 80049be:	b2d9      	uxtb	r1, r3
 80049c0:	69fa      	ldr	r2, [r7, #28]
 80049c2:	7813      	ldrb	r3, [r2, #0]
 80049c4:	f361 0341 	bfi	r3, r1, #1, #1
 80049c8:	7013      	strb	r3, [r2, #0]
}
 80049ca:	bf00      	nop

          tu_edpt_stream_open(stream_rx, desc_ep);
          if (!_cdcd_cfg.rx_persistent) {
 80049cc:	4b25      	ldr	r3, [pc, #148]	@ (8004a64 <cdcd_open+0x43c>)
 80049ce:	781b      	ldrb	r3, [r3, #0]
 80049d0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	f083 0301 	eor.w	r3, r3, #1
 80049da:	b2db      	uxtb	r3, r3
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d007      	beq.n	80049f0 <cdcd_open+0x3c8>
 80049e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80049e4:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	3308      	adds	r3, #8
 80049ea:	4618      	mov	r0, r3
 80049ec:	f002 fc85 	bl	80072fa <tu_fifo_clear>
            tu_edpt_stream_clear(stream_rx);
          }
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 80049f0:	79fb      	ldrb	r3, [r7, #7]
 80049f2:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 80049f6:	4618      	mov	r0, r3
 80049f8:	f008 f8f6 	bl	800cbe8 <tu_edpt_stream_read_xfer>
 80049fc:	4603      	mov	r3, r0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d10c      	bne.n	8004a1c <cdcd_open+0x3f4>
 8004a02:	4b19      	ldr	r3, [pc, #100]	@ (8004a68 <cdcd_open+0x440>)
 8004a04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004a08:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 0301 	and.w	r3, r3, #1
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d000      	beq.n	8004a18 <cdcd_open+0x3f0>
 8004a16:	be00      	bkpt	0x0000
 8004a18:	2300      	movs	r3, #0
 8004a1a:	e01f      	b.n	8004a5c <cdcd_open+0x434>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 8004a1c:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8004a20:	3301      	adds	r3, #1
 8004a22:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8004a26:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004a2a:	791b      	ldrb	r3, [r3, #4]
 8004a2c:	f897 20bb 	ldrb.w	r2, [r7, #187]	@ 0xbb
 8004a30:	429a      	cmp	r2, r3
 8004a32:	f4ff aefb 	bcc.w	800482c <cdcd_open+0x204>
 8004a36:	e000      	b.n	8004a3a <cdcd_open+0x412>
          break;
 8004a38:	bf00      	nop
 8004a3a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004a3e:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	781b      	ldrb	r3, [r3, #0]
 8004a48:	461a      	mov	r2, r3
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	4413      	add	r3, r2
        }
      }

      p_desc = tu_desc_next(p_desc);
 8004a4e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    }
  }

  return (uint16_t)(p_desc - (const uint8_t *)itf_desc);
 8004a52:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	b29b      	uxth	r3, r3
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	37c0      	adds	r7, #192	@ 0xc0
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}
 8004a64:	20000014 	.word	0x20000014
 8004a68:	e000edf0 	.word	0xe000edf0

08004a6c <cdcd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool cdcd_control_xfer_cb(uint8_t rhport, uint8_t stage, const tusb_control_request_t* request) {
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b08a      	sub	sp, #40	@ 0x28
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	4603      	mov	r3, r0
 8004a74:	603a      	str	r2, [r7, #0]
 8004a76:	71fb      	strb	r3, [r7, #7]
 8004a78:	460b      	mov	r3, r1
 8004a7a:	71bb      	strb	r3, [r7, #6]
  // Handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	781b      	ldrb	r3, [r3, #0]
 8004a80:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	2b20      	cmp	r3, #32
 8004a88:	d001      	beq.n	8004a8e <cdcd_control_xfer_cb+0x22>
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	e0d9      	b.n	8004c42 <cdcd_control_xfer_cb+0x1d6>

  uint8_t itf;
  cdcd_interface_t* p_cdc;

  // Identify which interface to use
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8004a8e:	2300      	movs	r3, #0
 8004a90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004a94:	e014      	b.n	8004ac0 <cdcd_control_xfer_cb+0x54>
    p_cdc = &_cdcd_itf[itf];
 8004a96:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004a9a:	22b4      	movs	r2, #180	@ 0xb4
 8004a9c:	fb02 f303 	mul.w	r3, r2, r3
 8004aa0:	4a6a      	ldr	r2, [pc, #424]	@ (8004c4c <cdcd_control_xfer_cb+0x1e0>)
 8004aa2:	4413      	add	r3, r2
 8004aa4:	623b      	str	r3, [r7, #32]
    if (p_cdc->itf_num == request->wIndex) {
 8004aa6:	6a3b      	ldr	r3, [r7, #32]
 8004aa8:	785b      	ldrb	r3, [r3, #1]
 8004aaa:	461a      	mov	r2, r3
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	889b      	ldrh	r3, [r3, #4]
 8004ab0:	b29b      	uxth	r3, r3
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d009      	beq.n	8004aca <cdcd_control_xfer_cb+0x5e>
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8004ab6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004aba:	3301      	adds	r3, #1
 8004abc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004ac0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d0e6      	beq.n	8004a96 <cdcd_control_xfer_cb+0x2a>
 8004ac8:	e000      	b.n	8004acc <cdcd_control_xfer_cb+0x60>
      break;
 8004aca:	bf00      	nop
    }
  }
  TU_VERIFY(itf < CFG_TUD_CDC);
 8004acc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d001      	beq.n	8004ad8 <cdcd_control_xfer_cb+0x6c>
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	e0b4      	b.n	8004c42 <cdcd_control_xfer_cb+0x1d6>

  switch (request->bRequest) {
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	785b      	ldrb	r3, [r3, #1]
 8004adc:	3b20      	subs	r3, #32
 8004ade:	2b03      	cmp	r3, #3
 8004ae0:	f200 80a5 	bhi.w	8004c2e <cdcd_control_xfer_cb+0x1c2>
 8004ae4:	a201      	add	r2, pc, #4	@ (adr r2, 8004aec <cdcd_control_xfer_cb+0x80>)
 8004ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aea:	bf00      	nop
 8004aec:	08004afd 	.word	0x08004afd
 8004af0:	08004b2d 	.word	0x08004b2d
 8004af4:	08004b45 	.word	0x08004b45
 8004af8:	08004c03 	.word	0x08004c03
    case CDC_REQUEST_SET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 8004afc:	79bb      	ldrb	r3, [r7, #6]
 8004afe:	2b01      	cmp	r3, #1
 8004b00:	d107      	bne.n	8004b12 <cdcd_control_xfer_cb+0xa6>
        TU_LOG_DRV("  Set Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 8004b02:	6a3b      	ldr	r3, [r7, #32]
 8004b04:	1d1a      	adds	r2, r3, #4
 8004b06:	79f8      	ldrb	r0, [r7, #7]
 8004b08:	2307      	movs	r3, #7
 8004b0a:	6839      	ldr	r1, [r7, #0]
 8004b0c:	f005 f9aa 	bl	8009e64 <tud_control_xfer>
      } else if (stage == CONTROL_STAGE_ACK) {
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
      } else {
        // nothing to do
      }
      break;
 8004b10:	e08f      	b.n	8004c32 <cdcd_control_xfer_cb+0x1c6>
      } else if (stage == CONTROL_STAGE_ACK) {
 8004b12:	79bb      	ldrb	r3, [r7, #6]
 8004b14:	2b03      	cmp	r3, #3
 8004b16:	f040 808c 	bne.w	8004c32 <cdcd_control_xfer_cb+0x1c6>
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
 8004b1a:	6a3b      	ldr	r3, [r7, #32]
 8004b1c:	1d1a      	adds	r2, r3, #4
 8004b1e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004b22:	4611      	mov	r1, r2
 8004b24:	4618      	mov	r0, r3
 8004b26:	f7ff fbb1 	bl	800428c <tud_cdc_line_coding_cb>
      break;
 8004b2a:	e082      	b.n	8004c32 <cdcd_control_xfer_cb+0x1c6>

    case CDC_REQUEST_GET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 8004b2c:	79bb      	ldrb	r3, [r7, #6]
 8004b2e:	2b01      	cmp	r3, #1
 8004b30:	f040 8081 	bne.w	8004c36 <cdcd_control_xfer_cb+0x1ca>
        TU_LOG_DRV("  Get Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 8004b34:	6a3b      	ldr	r3, [r7, #32]
 8004b36:	1d1a      	adds	r2, r3, #4
 8004b38:	79f8      	ldrb	r0, [r7, #7]
 8004b3a:	2307      	movs	r3, #7
 8004b3c:	6839      	ldr	r1, [r7, #0]
 8004b3e:	f005 f991 	bl	8009e64 <tud_control_xfer>
      }
      break;
 8004b42:	e078      	b.n	8004c36 <cdcd_control_xfer_cb+0x1ca>

    case CDC_REQUEST_SET_CONTROL_LINE_STATE:
      if (stage == CONTROL_STAGE_SETUP) {
 8004b44:	79bb      	ldrb	r3, [r7, #6]
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d105      	bne.n	8004b56 <cdcd_control_xfer_cb+0xea>
        tud_control_status(rhport, request);
 8004b4a:	79fb      	ldrb	r3, [r7, #7]
 8004b4c:	6839      	ldr	r1, [r7, #0]
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f005 f904 	bl	8009d5c <tud_control_status>
        TU_LOG_DRV("  Set Control Line State: DTR = %d, RTS = %d\r\n", dtr, rts);
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
      } else {
        // nothing to do
      }
      break;
 8004b54:	e071      	b.n	8004c3a <cdcd_control_xfer_cb+0x1ce>
      } else if (stage == CONTROL_STAGE_ACK) {
 8004b56:	79bb      	ldrb	r3, [r7, #6]
 8004b58:	2b03      	cmp	r3, #3
 8004b5a:	d16e      	bne.n	8004c3a <cdcd_control_xfer_cb+0x1ce>
        bool const dtr = tu_bit_test(request->wValue, 0);
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	885b      	ldrh	r3, [r3, #2]
 8004b60:	b29b      	uxth	r3, r3
 8004b62:	613b      	str	r3, [r7, #16]
 8004b64:	2300      	movs	r3, #0
 8004b66:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8004b68:	7bfb      	ldrb	r3, [r7, #15]
 8004b6a:	693a      	ldr	r2, [r7, #16]
 8004b6c:	fa22 f303 	lsr.w	r3, r2, r3
 8004b70:	f003 0301 	and.w	r3, r3, #1
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	bf14      	ite	ne
 8004b78:	2301      	movne	r3, #1
 8004b7a:	2300      	moveq	r3, #0
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	77fb      	strb	r3, [r7, #31]
        bool const rts = tu_bit_test(request->wValue, 1);
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	885b      	ldrh	r3, [r3, #2]
 8004b84:	b29b      	uxth	r3, r3
 8004b86:	61bb      	str	r3, [r7, #24]
 8004b88:	2301      	movs	r3, #1
 8004b8a:	75fb      	strb	r3, [r7, #23]
 8004b8c:	7dfb      	ldrb	r3, [r7, #23]
 8004b8e:	69ba      	ldr	r2, [r7, #24]
 8004b90:	fa22 f303 	lsr.w	r3, r2, r3
 8004b94:	f003 0301 	and.w	r3, r3, #1
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	bf14      	ite	ne
 8004b9c:	2301      	movne	r3, #1
 8004b9e:	2300      	moveq	r3, #0
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	77bb      	strb	r3, [r7, #30]
        p_cdc->line_state = (uint8_t) request->wValue;
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	885b      	ldrh	r3, [r3, #2]
 8004ba8:	b29b      	uxth	r3, r3
 8004baa:	b2da      	uxtb	r2, r3
 8004bac:	6a3b      	ldr	r3, [r7, #32]
 8004bae:	70da      	strb	r2, [r3, #3]
        if (_cdcd_cfg.tx_overwritabe_if_not_connected) {
 8004bb0:	4b27      	ldr	r3, [pc, #156]	@ (8004c50 <cdcd_control_xfer_cb+0x1e4>)
 8004bb2:	781b      	ldrb	r3, [r3, #0]
 8004bb4:	f003 0304 	and.w	r3, r3, #4
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d013      	beq.n	8004be6 <cdcd_control_xfer_cb+0x17a>
          tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, !dtr);
 8004bbe:	6a3b      	ldr	r3, [r7, #32]
 8004bc0:	f103 0214 	add.w	r2, r3, #20
 8004bc4:	7ffb      	ldrb	r3, [r7, #31]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	bf14      	ite	ne
 8004bca:	2301      	movne	r3, #1
 8004bcc:	2300      	moveq	r3, #0
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	f083 0301 	eor.w	r3, r3, #1
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	f003 0301 	and.w	r3, r3, #1
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	4619      	mov	r1, r3
 8004bde:	4610      	mov	r0, r2
 8004be0:	f002 fb9c 	bl	800731c <tu_fifo_set_overwritable>
 8004be4:	e005      	b.n	8004bf2 <cdcd_control_xfer_cb+0x186>
          tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, false);
 8004be6:	6a3b      	ldr	r3, [r7, #32]
 8004be8:	3314      	adds	r3, #20
 8004bea:	2100      	movs	r1, #0
 8004bec:	4618      	mov	r0, r3
 8004bee:	f002 fb95 	bl	800731c <tu_fifo_set_overwritable>
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
 8004bf2:	7fba      	ldrb	r2, [r7, #30]
 8004bf4:	7ff9      	ldrb	r1, [r7, #31]
 8004bf6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f7ff fb37 	bl	800426e <tud_cdc_line_state_cb>
      break;
 8004c00:	e01b      	b.n	8004c3a <cdcd_control_xfer_cb+0x1ce>

    case CDC_REQUEST_SEND_BREAK:
      if (stage == CONTROL_STAGE_SETUP) {
 8004c02:	79bb      	ldrb	r3, [r7, #6]
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d105      	bne.n	8004c14 <cdcd_control_xfer_cb+0x1a8>
        tud_control_status(rhport, request);
 8004c08:	79fb      	ldrb	r3, [r7, #7]
 8004c0a:	6839      	ldr	r1, [r7, #0]
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f005 f8a5 	bl	8009d5c <tud_control_status>
        TU_LOG_DRV("  Send Break\r\n");
        tud_cdc_send_break_cb(itf, request->wValue);
      } else {
        // nothing to do
      }
      break;
 8004c12:	e014      	b.n	8004c3e <cdcd_control_xfer_cb+0x1d2>
      } else if (stage == CONTROL_STAGE_ACK) {
 8004c14:	79bb      	ldrb	r3, [r7, #6]
 8004c16:	2b03      	cmp	r3, #3
 8004c18:	d111      	bne.n	8004c3e <cdcd_control_xfer_cb+0x1d2>
        tud_cdc_send_break_cb(itf, request->wValue);
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	885b      	ldrh	r3, [r3, #2]
 8004c1e:	b29a      	uxth	r2, r3
 8004c20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004c24:	4611      	mov	r1, r2
 8004c26:	4618      	mov	r0, r3
 8004c28:	f7ff fb3c 	bl	80042a4 <tud_cdc_send_break_cb>
      break;
 8004c2c:	e007      	b.n	8004c3e <cdcd_control_xfer_cb+0x1d2>

    default:
      return false; // stall unsupported request
 8004c2e:	2300      	movs	r3, #0
 8004c30:	e007      	b.n	8004c42 <cdcd_control_xfer_cb+0x1d6>
      break;
 8004c32:	bf00      	nop
 8004c34:	e004      	b.n	8004c40 <cdcd_control_xfer_cb+0x1d4>
      break;
 8004c36:	bf00      	nop
 8004c38:	e002      	b.n	8004c40 <cdcd_control_xfer_cb+0x1d4>
      break;
 8004c3a:	bf00      	nop
 8004c3c:	e000      	b.n	8004c40 <cdcd_control_xfer_cb+0x1d4>
      break;
 8004c3e:	bf00      	nop
  }

  return true;
 8004c40:	2301      	movs	r3, #1
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3728      	adds	r7, #40	@ 0x28
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}
 8004c4a:	bf00      	nop
 8004c4c:	2001068c 	.word	0x2001068c
 8004c50:	20000014 	.word	0x20000014

08004c54 <cdcd_xfer_cb>:

bool cdcd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b098      	sub	sp, #96	@ 0x60
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	603b      	str	r3, [r7, #0]
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	71fb      	strb	r3, [r7, #7]
 8004c60:	460b      	mov	r3, r1
 8004c62:	71bb      	strb	r3, [r7, #6]
 8004c64:	4613      	mov	r3, r2
 8004c66:	717b      	strb	r3, [r7, #5]
 8004c68:	79bb      	ldrb	r3, [r7, #6]
 8004c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8004c6e:	2300      	movs	r3, #0
 8004c70:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004c74:	e026      	b.n	8004cc4 <cdcd_xfer_cb+0x70>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 8004c76:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8004c7a:	22b4      	movs	r2, #180	@ 0xb4
 8004c7c:	fb02 f303 	mul.w	r3, r2, r3
 8004c80:	4a81      	ldr	r2, [pc, #516]	@ (8004e88 <cdcd_xfer_cb+0x234>)
 8004c82:	4413      	add	r3, r2
 8004c84:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8004c86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c88:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004c8c:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d00f      	beq.n	8004cb4 <cdcd_xfer_cb+0x60>
 8004c94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c96:	7b5b      	ldrb	r3, [r3, #13]
 8004c98:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d009      	beq.n	8004cb4 <cdcd_xfer_cb+0x60>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8004ca0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ca2:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8004ca4:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d106      	bne.n	8004cba <cdcd_xfer_cb+0x66>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8004cac:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d002      	beq.n	8004cba <cdcd_xfer_cb+0x66>
      return idx;
 8004cb4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8004cb8:	e009      	b.n	8004cce <cdcd_xfer_cb+0x7a>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8004cba:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004cc4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d0d4      	beq.n	8004c76 <cdcd_xfer_cb+0x22>
  return TUSB_INDEX_INVALID_8;
 8004ccc:	23ff      	movs	r3, #255	@ 0xff
  (void)result;

  uint8_t itf = find_cdc_itf(ep_addr);
 8004cce:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  TU_ASSERT(itf < CFG_TUD_CDC);
 8004cd2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d00a      	beq.n	8004cf0 <cdcd_xfer_cb+0x9c>
 8004cda:	4b6c      	ldr	r3, [pc, #432]	@ (8004e8c <cdcd_xfer_cb+0x238>)
 8004cdc:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 0301 	and.w	r3, r3, #1
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d000      	beq.n	8004cec <cdcd_xfer_cb+0x98>
 8004cea:	be00      	bkpt	0x0000
 8004cec:	2300      	movs	r3, #0
 8004cee:	e0c7      	b.n	8004e80 <cdcd_xfer_cb+0x22c>
  cdcd_interface_t *p_cdc     = &_cdcd_itf[itf];
 8004cf0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004cf4:	22b4      	movs	r2, #180	@ 0xb4
 8004cf6:	fb02 f303 	mul.w	r3, r2, r3
 8004cfa:	4a63      	ldr	r2, [pc, #396]	@ (8004e88 <cdcd_xfer_cb+0x234>)
 8004cfc:	4413      	add	r3, r2
 8004cfe:	653b      	str	r3, [r7, #80]	@ 0x50
  tu_edpt_stream_t *stream_rx = &p_cdc->stream.rx;
 8004d00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d02:	3320      	adds	r3, #32
 8004d04:	64fb      	str	r3, [r7, #76]	@ 0x4c
  tu_edpt_stream_t *stream_tx = &p_cdc->stream.tx;
 8004d06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d08:	330c      	adds	r3, #12
 8004d0a:	64bb      	str	r3, [r7, #72]	@ 0x48

  // Received new data, move to fifo
  if (ep_addr == stream_rx->ep_addr) {
 8004d0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d0e:	785b      	ldrb	r3, [r3, #1]
 8004d10:	79ba      	ldrb	r2, [r7, #6]
 8004d12:	429a      	cmp	r2, r3
 8004d14:	f040 8091 	bne.w	8004e3a <cdcd_xfer_cb+0x1e6>
 8004d18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d1a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 8004d20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d22:	3308      	adds	r3, #8
 8004d24:	633b      	str	r3, [r7, #48]	@ 0x30
  return f->depth;
 8004d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d28:	889b      	ldrh	r3, [r3, #4]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d014      	beq.n	8004d58 <cdcd_xfer_cb+0x104>
 8004d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d010      	beq.n	8004d58 <cdcd_xfer_cb+0x104>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 8004d36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d38:	f103 0208 	add.w	r2, r3, #8
 8004d3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004d42:	b289      	uxth	r1, r1
 8004d44:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d46:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d48:	460b      	mov	r3, r1
 8004d4a:	84fb      	strh	r3, [r7, #38]	@ 0x26
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 8004d4c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004d4e:	2300      	movs	r3, #0
 8004d50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d52:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004d54:	f002 fe1e 	bl	8007994 <tu_fifo_write_n_access_mode>
}
 8004d58:	bf00      	nop
    tu_edpt_stream_read_xfer_complete(stream_rx, xferred_bytes);

    // Check for wanted char and invoke wanted callback
    if (((signed char)p_cdc->wanted_char) != -1) {
 8004d5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d5c:	7adb      	ldrb	r3, [r3, #11]
 8004d5e:	2bff      	cmp	r3, #255	@ 0xff
 8004d60:	d04a      	beq.n	8004df8 <cdcd_xfer_cb+0x1a4>
      tu_fifo_buffer_info_t buf_info;
      tu_fifo_get_read_info(&stream_rx->ff, &buf_info);
 8004d62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d64:	3308      	adds	r3, #8
 8004d66:	f107 0208 	add.w	r2, r7, #8
 8004d6a:	4611      	mov	r1, r2
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	f003 f858 	bl	8007e22 <tu_fifo_get_read_info>

      // find backward
      uint8_t *ptr;
      if (buf_info.wrapped.len > 0) {
 8004d72:	8a3b      	ldrh	r3, [r7, #16]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d005      	beq.n	8004d84 <cdcd_xfer_cb+0x130>
        ptr = buf_info.wrapped.ptr + buf_info.wrapped.len - 1; // last byte of wrap buffer
 8004d78:	697a      	ldr	r2, [r7, #20]
 8004d7a:	8a3b      	ldrh	r3, [r7, #16]
 8004d7c:	3b01      	subs	r3, #1
 8004d7e:	4413      	add	r3, r2
 8004d80:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d82:	e00a      	b.n	8004d9a <cdcd_xfer_cb+0x146>
      } else if (buf_info.linear.len > 0) {
 8004d84:	893b      	ldrh	r3, [r7, #8]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d005      	beq.n	8004d96 <cdcd_xfer_cb+0x142>
        ptr = buf_info.linear.ptr + buf_info.linear.len - 1;   // last byte of linear buffer
 8004d8a:	68fa      	ldr	r2, [r7, #12]
 8004d8c:	893b      	ldrh	r3, [r7, #8]
 8004d8e:	3b01      	subs	r3, #1
 8004d90:	4413      	add	r3, r2
 8004d92:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d94:	e001      	b.n	8004d9a <cdcd_xfer_cb+0x146>
      } else {
        ptr = NULL;                                      // no data
 8004d96:	2300      	movs	r3, #0
 8004d98:	65fb      	str	r3, [r7, #92]	@ 0x5c
      }

      if (ptr != NULL) {
 8004d9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d02b      	beq.n	8004df8 <cdcd_xfer_cb+0x1a4>
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 8004da0:	2300      	movs	r3, #0
 8004da2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004da4:	e022      	b.n	8004dec <cdcd_xfer_cb+0x198>
          if (p_cdc->wanted_char == (char)*ptr) {
 8004da6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004da8:	7ada      	ldrb	r2, [r3, #11]
 8004daa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004dac:	781b      	ldrb	r3, [r3, #0]
 8004dae:	429a      	cmp	r2, r3
 8004db0:	d108      	bne.n	8004dc4 <cdcd_xfer_cb+0x170>
            tud_cdc_rx_wanted_cb(itf, p_cdc->wanted_char);
 8004db2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004db4:	7ada      	ldrb	r2, [r3, #11]
 8004db6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004dba:	4611      	mov	r1, r2
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f7ff fa32 	bl	8004226 <tud_cdc_rx_wanted_cb>
            break; // only invoke once per transfer, even if multiple wanted chars are present
 8004dc2:	e019      	b.n	8004df8 <cdcd_xfer_cb+0x1a4>
          }

          if (ptr == buf_info.wrapped.ptr) {
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d105      	bne.n	8004dd8 <cdcd_xfer_cb+0x184>
            ptr = buf_info.linear.ptr + buf_info.linear.len - 1; // last byte of linear buffer
 8004dcc:	68fa      	ldr	r2, [r7, #12]
 8004dce:	893b      	ldrh	r3, [r7, #8]
 8004dd0:	3b01      	subs	r3, #1
 8004dd2:	4413      	add	r3, r2
 8004dd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004dd6:	e006      	b.n	8004de6 <cdcd_xfer_cb+0x192>
          } else if (ptr == buf_info.linear.ptr) {
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d00a      	beq.n	8004df6 <cdcd_xfer_cb+0x1a2>
            break;                                         // reached the beginning
          } else {
            ptr--;
 8004de0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004de2:	3b01      	subs	r3, #1
 8004de4:	65fb      	str	r3, [r7, #92]	@ 0x5c
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 8004de6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004de8:	3301      	adds	r3, #1
 8004dea:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004dec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	429a      	cmp	r2, r3
 8004df2:	d3d8      	bcc.n	8004da6 <cdcd_xfer_cb+0x152>
 8004df4:	e000      	b.n	8004df8 <cdcd_xfer_cb+0x1a4>
            break;                                         // reached the beginning
 8004df6:	bf00      	nop
 8004df8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004dfa:	623b      	str	r3, [r7, #32]
  return tu_fifo_empty(&s->ff);
 8004dfc:	6a3b      	ldr	r3, [r7, #32]
 8004dfe:	3308      	adds	r3, #8
 8004e00:	61fb      	str	r3, [r7, #28]
  const uint16_t wr_idx = f->wr_idx;
 8004e02:	69fb      	ldr	r3, [r7, #28]
 8004e04:	891b      	ldrh	r3, [r3, #8]
 8004e06:	837b      	strh	r3, [r7, #26]
  const uint16_t rd_idx = f->rd_idx;
 8004e08:	69fb      	ldr	r3, [r7, #28]
 8004e0a:	895b      	ldrh	r3, [r3, #10]
 8004e0c:	833b      	strh	r3, [r7, #24]
  return wr_idx == rd_idx;
 8004e0e:	8b7a      	ldrh	r2, [r7, #26]
 8004e10:	8b3b      	ldrh	r3, [r7, #24]
 8004e12:	429a      	cmp	r2, r3
 8004e14:	bf0c      	ite	eq
 8004e16:	2301      	moveq	r3, #1
 8004e18:	2300      	movne	r3, #0
 8004e1a:	b2db      	uxtb	r3, r3
        }
      }
    }

    // invoke receive callback if there is still data
    if (!tu_edpt_stream_empty(stream_rx)) {
 8004e1c:	f083 0301 	eor.w	r3, r3, #1
 8004e20:	b2db      	uxtb	r3, r3
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d004      	beq.n	8004e30 <cdcd_xfer_cb+0x1dc>
      tud_cdc_rx_cb(itf);
 8004e26:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f7ff f9f0 	bl	8004210 <tud_cdc_rx_cb>
    }

    tu_edpt_stream_read_xfer(rhport, stream_rx); // prepare for more data
 8004e30:	79fb      	ldrb	r3, [r7, #7]
 8004e32:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004e34:	4618      	mov	r0, r3
 8004e36:	f007 fed7 	bl	800cbe8 <tu_edpt_stream_read_xfer>
  }

  // Data sent to host, we continue to fetch from tx fifo to send.
  // Note: This will cause incorrect baudrate set in line coding. Though maybe the baudrate is not really important !
  if (ep_addr == stream_tx->ep_addr) {
 8004e3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e3c:	785b      	ldrb	r3, [r3, #1]
 8004e3e:	79ba      	ldrb	r2, [r7, #6]
 8004e40:	429a      	cmp	r2, r3
 8004e42:	d112      	bne.n	8004e6a <cdcd_xfer_cb+0x216>
    tud_cdc_tx_complete_cb(itf); // invoke callback to possibly refill tx fifo
 8004e44:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f7ff f9fa 	bl	8004242 <tud_cdc_tx_complete_cb>

    if (0 == tu_edpt_stream_write_xfer(rhport, stream_tx)) {
 8004e4e:	79fb      	ldrb	r3, [r7, #7]
 8004e50:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004e52:	4618      	mov	r0, r3
 8004e54:	f007 fd00 	bl	800c858 <tu_edpt_stream_write_xfer>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d105      	bne.n	8004e6a <cdcd_xfer_cb+0x216>
      // If there is no data left, a ZLP should be sent if needed
      tu_edpt_stream_write_zlp_if_needed(rhport, stream_tx, xferred_bytes);
 8004e5e:	79fb      	ldrb	r3, [r7, #7]
 8004e60:	683a      	ldr	r2, [r7, #0]
 8004e62:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004e64:	4618      	mov	r0, r3
 8004e66:	f007 fc5d 	bl	800c724 <tu_edpt_stream_write_zlp_if_needed>
    }
  }

  // Sent notification to host
  if (ep_addr == p_cdc->ep_notify) {
 8004e6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e6c:	789b      	ldrb	r3, [r3, #2]
 8004e6e:	79ba      	ldrb	r2, [r7, #6]
 8004e70:	429a      	cmp	r2, r3
 8004e72:	d104      	bne.n	8004e7e <cdcd_xfer_cb+0x22a>
    tud_cdc_notify_complete_cb(itf);
 8004e74:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004e78:	4618      	mov	r0, r3
 8004e7a:	f7ff f9ed 	bl	8004258 <tud_cdc_notify_complete_cb>
  }

  return true;
 8004e7e:	2301      	movs	r3, #1
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	3760      	adds	r7, #96	@ 0x60
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}
 8004e88:	2001068c 	.word	0x2001068c
 8004e8c:	e000edf0 	.word	0xe000edf0

08004e90 <tud_hid_set_protocol_cb>:
}

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_hid_set_protocol_cb(uint8_t instance, uint8_t protocol) {
 8004e90:	b480      	push	{r7}
 8004e92:	b083      	sub	sp, #12
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	4603      	mov	r3, r0
 8004e98:	460a      	mov	r2, r1
 8004e9a:	71fb      	strb	r3, [r7, #7]
 8004e9c:	4613      	mov	r3, r2
 8004e9e:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) protocol;
}
 8004ea0:	bf00      	nop
 8004ea2:	370c      	adds	r7, #12
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eaa:	4770      	bx	lr

08004eac <tud_hid_set_idle_cb>:

TU_ATTR_WEAK bool tud_hid_set_idle_cb(uint8_t instance, uint8_t idle_rate) {
 8004eac:	b480      	push	{r7}
 8004eae:	b083      	sub	sp, #12
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	460a      	mov	r2, r1
 8004eb6:	71fb      	strb	r3, [r7, #7]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) idle_rate;
  return true;
 8004ebc:	2301      	movs	r3, #1
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	370c      	adds	r7, #12
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec8:	4770      	bx	lr

08004eca <tud_hid_report_complete_cb>:

TU_ATTR_WEAK void tud_hid_report_complete_cb(uint8_t instance, uint8_t const* report, uint16_t len) {
 8004eca:	b480      	push	{r7}
 8004ecc:	b083      	sub	sp, #12
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	6039      	str	r1, [r7, #0]
 8004ed4:	71fb      	strb	r3, [r7, #7]
 8004ed6:	4613      	mov	r3, r2
 8004ed8:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report;
  (void) len;
}
 8004eda:	bf00      	nop
 8004edc:	370c      	adds	r7, #12
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee4:	4770      	bx	lr

08004ee6 <tud_hid_report_failed_cb>:

// Invoked when a transfer wasn't successful
TU_ATTR_WEAK void tud_hid_report_failed_cb(uint8_t instance, hid_report_type_t report_type, uint8_t const* report, uint16_t xferred_bytes) {
 8004ee6:	b480      	push	{r7}
 8004ee8:	b083      	sub	sp, #12
 8004eea:	af00      	add	r7, sp, #0
 8004eec:	603a      	str	r2, [r7, #0]
 8004eee:	461a      	mov	r2, r3
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	71fb      	strb	r3, [r7, #7]
 8004ef4:	460b      	mov	r3, r1
 8004ef6:	71bb      	strb	r3, [r7, #6]
 8004ef8:	4613      	mov	r3, r2
 8004efa:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report_type;
  (void) report;
  (void) xferred_bytes;
}
 8004efc:	bf00      	nop
 8004efe:	370c      	adds	r7, #12
 8004f00:	46bd      	mov	sp, r7
 8004f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f06:	4770      	bx	lr

08004f08 <hidd_init>:
}

//--------------------------------------------------------------------+
// USBD-CLASS API
//--------------------------------------------------------------------+
void hidd_init(void) {
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	af00      	add	r7, sp, #0
  hidd_reset(0);
 8004f0c:	2000      	movs	r0, #0
 8004f0e:	f000 f80b 	bl	8004f28 <hidd_reset>
}
 8004f12:	bf00      	nop
 8004f14:	bd80      	pop	{r7, pc}

08004f16 <hidd_deinit>:

bool hidd_deinit(void) {
 8004f16:	b480      	push	{r7}
 8004f18:	af00      	add	r7, sp, #0
  return true;
 8004f1a:	2301      	movs	r3, #1
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f24:	4770      	bx	lr
	...

08004f28 <hidd_reset>:

void hidd_reset(uint8_t rhport) {
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b082      	sub	sp, #8
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	4603      	mov	r3, r0
 8004f30:	71fb      	strb	r3, [r7, #7]
  (void)rhport;
  tu_memclr(_hidd_itf, sizeof(_hidd_itf));
 8004f32:	220c      	movs	r2, #12
 8004f34:	2100      	movs	r1, #0
 8004f36:	4803      	ldr	r0, [pc, #12]	@ (8004f44 <hidd_reset+0x1c>)
 8004f38:	f008 f83f 	bl	800cfba <memset>
}
 8004f3c:	bf00      	nop
 8004f3e:	3708      	adds	r7, #8
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}
 8004f44:	20010740 	.word	0x20010740

08004f48 <hidd_open>:

uint16_t hidd_open(uint8_t rhport, tusb_desc_interface_t const *desc_itf, uint16_t max_len) {
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b094      	sub	sp, #80	@ 0x50
 8004f4c:	af02      	add	r7, sp, #8
 8004f4e:	4603      	mov	r3, r0
 8004f50:	6039      	str	r1, [r7, #0]
 8004f52:	71fb      	strb	r3, [r7, #7]
 8004f54:	4613      	mov	r3, r2
 8004f56:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_HID == desc_itf->bInterfaceClass, 0);
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	795b      	ldrb	r3, [r3, #5]
 8004f5c:	2b03      	cmp	r3, #3
 8004f5e:	d001      	beq.n	8004f64 <hidd_open+0x1c>
 8004f60:	2300      	movs	r3, #0
 8004f62:	e0d0      	b.n	8005106 <hidd_open+0x1be>

  // len = interface + hid + n*endpoints
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
                                       desc_itf->bNumEndpoints * sizeof(tusb_desc_endpoint_t));
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	791b      	ldrb	r3, [r3, #4]
 8004f68:	461a      	mov	r2, r3
 8004f6a:	00d2      	lsls	r2, r2, #3
 8004f6c:	1ad3      	subs	r3, r2, r3
 8004f6e:	b29b      	uxth	r3, r3
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
 8004f70:	3312      	adds	r3, #18
 8004f72:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  TU_ASSERT(max_len >= drv_len, 0);
 8004f76:	88ba      	ldrh	r2, [r7, #4]
 8004f78:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d20a      	bcs.n	8004f96 <hidd_open+0x4e>
 8004f80:	4b63      	ldr	r3, [pc, #396]	@ (8005110 <hidd_open+0x1c8>)
 8004f82:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f003 0301 	and.w	r3, r3, #1
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d000      	beq.n	8004f92 <hidd_open+0x4a>
 8004f90:	be00      	bkpt	0x0000
 8004f92:	2300      	movs	r3, #0
 8004f94:	e0b7      	b.n	8005106 <hidd_open+0x1be>

  // Find available interface
  hidd_interface_t *p_hid;
  uint8_t hid_id;
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 8004f96:	2300      	movs	r3, #0
 8004f98:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f9c:	e011      	b.n	8004fc2 <hidd_open+0x7a>
    p_hid = &_hidd_itf[hid_id];
 8004f9e:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8004fa2:	4613      	mov	r3, r2
 8004fa4:	005b      	lsls	r3, r3, #1
 8004fa6:	4413      	add	r3, r2
 8004fa8:	009b      	lsls	r3, r3, #2
 8004faa:	4a5a      	ldr	r2, [pc, #360]	@ (8005114 <hidd_open+0x1cc>)
 8004fac:	4413      	add	r3, r2
 8004fae:	647b      	str	r3, [r7, #68]	@ 0x44
    if (p_hid->ep_in == 0) {
 8004fb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004fb2:	785b      	ldrb	r3, [r3, #1]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d009      	beq.n	8004fcc <hidd_open+0x84>
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 8004fb8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004fbc:	3301      	adds	r3, #1
 8004fbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fc2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d0e9      	beq.n	8004f9e <hidd_open+0x56>
 8004fca:	e000      	b.n	8004fce <hidd_open+0x86>
      break;
 8004fcc:	bf00      	nop
    }
  }
  TU_ASSERT(hid_id < CFG_TUD_HID, 0);
 8004fce:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d00a      	beq.n	8004fec <hidd_open+0xa4>
 8004fd6:	4b4e      	ldr	r3, [pc, #312]	@ (8005110 <hidd_open+0x1c8>)
 8004fd8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 0301 	and.w	r3, r3, #1
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d000      	beq.n	8004fe8 <hidd_open+0xa0>
 8004fe6:	be00      	bkpt	0x0000
 8004fe8:	2300      	movs	r3, #0
 8004fea:	e08c      	b.n	8005106 <hidd_open+0x1be>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_id];
 8004fec:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8004ff0:	4613      	mov	r3, r2
 8004ff2:	005b      	lsls	r3, r3, #1
 8004ff4:	4413      	add	r3, r2
 8004ff6:	011b      	lsls	r3, r3, #4
 8004ff8:	4a47      	ldr	r2, [pc, #284]	@ (8005118 <hidd_open+0x1d0>)
 8004ffa:	4413      	add	r3, r2
 8004ffc:	63fb      	str	r3, [r7, #60]	@ 0x3c

  uint8_t const *p_desc = (uint8_t const *)desc_itf;
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005004:	61fb      	str	r3, [r7, #28]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8005006:	69fb      	ldr	r3, [r7, #28]
 8005008:	61bb      	str	r3, [r7, #24]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800500a:	69bb      	ldr	r3, [r7, #24]
 800500c:	781b      	ldrb	r3, [r3, #0]
 800500e:	461a      	mov	r2, r3
 8005010:	69bb      	ldr	r3, [r7, #24]
 8005012:	4413      	add	r3, r2

  //------------- HID descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 8005014:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005018:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800501a:	6a3b      	ldr	r3, [r7, #32]
 800501c:	3301      	adds	r3, #1
 800501e:	781b      	ldrb	r3, [r3, #0]
  TU_ASSERT(HID_DESC_TYPE_HID == tu_desc_type(p_desc), 0);
 8005020:	2b21      	cmp	r3, #33	@ 0x21
 8005022:	d00a      	beq.n	800503a <hidd_open+0xf2>
 8005024:	4b3a      	ldr	r3, [pc, #232]	@ (8005110 <hidd_open+0x1c8>)
 8005026:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 0301 	and.w	r3, r3, #1
 8005030:	2b00      	cmp	r3, #0
 8005032:	d000      	beq.n	8005036 <hidd_open+0xee>
 8005034:	be00      	bkpt	0x0000
 8005036:	2300      	movs	r3, #0
 8005038:	e065      	b.n	8005106 <hidd_open+0x1be>
  p_hid->hid_descriptor = (tusb_hid_descriptor_hid_t const *)p_desc;
 800503a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800503c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800503e:	609a      	str	r2, [r3, #8]
 8005040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005042:	617b      	str	r3, [r7, #20]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	613b      	str	r3, [r7, #16]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8005048:	693b      	ldr	r3, [r7, #16]
 800504a:	781b      	ldrb	r3, [r3, #0]
 800504c:	461a      	mov	r2, r3
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	4413      	add	r3, r2

  //------------- Endpoint Descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 8005052:	63bb      	str	r3, [r7, #56]	@ 0x38
  TU_ASSERT(usbd_open_edpt_pair(rhport, p_desc, desc_itf->bNumEndpoints, TUSB_XFER_INTERRUPT, &p_hid->ep_out, &p_hid->ep_in), 0);
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	7919      	ldrb	r1, [r3, #4]
 8005058:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800505a:	3302      	adds	r3, #2
 800505c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800505e:	3201      	adds	r2, #1
 8005060:	79f8      	ldrb	r0, [r7, #7]
 8005062:	9201      	str	r2, [sp, #4]
 8005064:	9300      	str	r3, [sp, #0]
 8005066:	2303      	movs	r3, #3
 8005068:	460a      	mov	r2, r1
 800506a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800506c:	f004 fb82 	bl	8009774 <usbd_open_edpt_pair>
 8005070:	4603      	mov	r3, r0
 8005072:	f083 0301 	eor.w	r3, r3, #1
 8005076:	b2db      	uxtb	r3, r3
 8005078:	2b00      	cmp	r3, #0
 800507a:	d00a      	beq.n	8005092 <hidd_open+0x14a>
 800507c:	4b24      	ldr	r3, [pc, #144]	@ (8005110 <hidd_open+0x1c8>)
 800507e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f003 0301 	and.w	r3, r3, #1
 8005088:	2b00      	cmp	r3, #0
 800508a:	d000      	beq.n	800508e <hidd_open+0x146>
 800508c:	be00      	bkpt	0x0000
 800508e:	2300      	movs	r3, #0
 8005090:	e039      	b.n	8005106 <hidd_open+0x1be>

  if (desc_itf->bInterfaceSubClass == HID_SUBCLASS_BOOT) {
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	799b      	ldrb	r3, [r3, #6]
 8005096:	2b01      	cmp	r3, #1
 8005098:	d103      	bne.n	80050a2 <hidd_open+0x15a>
    p_hid->itf_protocol = desc_itf->bInterfaceProtocol;
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	79da      	ldrb	r2, [r3, #7]
 800509e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050a0:	70da      	strb	r2, [r3, #3]
  }

  p_hid->protocol_mode = HID_PROTOCOL_REPORT; // Per Specs: default is report mode
 80050a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050a4:	2201      	movs	r2, #1
 80050a6:	719a      	strb	r2, [r3, #6]
  p_hid->itf_num = desc_itf->bInterfaceNumber;
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	789a      	ldrb	r2, [r3, #2]
 80050ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050ae:	701a      	strb	r2, [r3, #0]

  // Use offsetof to avoid pointer to the odd/misaligned address
  p_hid->report_desc_len = tu_unaligned_read16((uint8_t const *)p_hid->hid_descriptor + offsetof(tusb_hid_descriptor_hid_t, wReportLength));
 80050b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	3307      	adds	r3, #7
 80050b6:	60fb      	str	r3, [r7, #12]
  return *((uint16_t const *) mem);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	881a      	ldrh	r2, [r3, #0]
 80050bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050be:	809a      	strh	r2, [r3, #4]

  // Prepare for output endpoint
  if (p_hid->ep_out) {
 80050c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050c2:	789b      	ldrb	r3, [r3, #2]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d01c      	beq.n	8005102 <hidd_open+0x1ba>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false), drv_len);
 80050c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050ca:	7899      	ldrb	r1, [r3, #2]
 80050cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050ce:	f103 0220 	add.w	r2, r3, #32
 80050d2:	79f8      	ldrb	r0, [r7, #7]
 80050d4:	2300      	movs	r3, #0
 80050d6:	9300      	str	r3, [sp, #0]
 80050d8:	2310      	movs	r3, #16
 80050da:	f004 fc49 	bl	8009970 <usbd_edpt_xfer>
 80050de:	4603      	mov	r3, r0
 80050e0:	f083 0301 	eor.w	r3, r3, #1
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d00b      	beq.n	8005102 <hidd_open+0x1ba>
 80050ea:	4b09      	ldr	r3, [pc, #36]	@ (8005110 <hidd_open+0x1c8>)
 80050ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80050ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f003 0301 	and.w	r3, r3, #1
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d000      	beq.n	80050fc <hidd_open+0x1b4>
 80050fa:	be00      	bkpt	0x0000
 80050fc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8005100:	e001      	b.n	8005106 <hidd_open+0x1be>
  }

  return drv_len;
 8005102:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
}
 8005106:	4618      	mov	r0, r3
 8005108:	3748      	adds	r7, #72	@ 0x48
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
 800510e:	bf00      	nop
 8005110:	e000edf0 	.word	0xe000edf0
 8005114:	20010740 	.word	0x20010740
 8005118:	2001074c 	.word	0x2001074c

0800511c <hidd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool hidd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const *request) {
 800511c:	b580      	push	{r7, lr}
 800511e:	b094      	sub	sp, #80	@ 0x50
 8005120:	af02      	add	r7, sp, #8
 8005122:	4603      	mov	r3, r0
 8005124:	603a      	str	r2, [r7, #0]
 8005126:	71fb      	strb	r3, [r7, #7]
 8005128:	460b      	mov	r3, r1
 800512a:	71bb      	strb	r3, [r7, #6]
  TU_VERIFY(request->bmRequestType_bit.recipient == TUSB_REQ_RCPT_INTERFACE);
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	781b      	ldrb	r3, [r3, #0]
 8005130:	f003 031f 	and.w	r3, r3, #31
 8005134:	b2db      	uxtb	r3, r3
 8005136:	2b01      	cmp	r3, #1
 8005138:	d001      	beq.n	800513e <hidd_control_xfer_cb+0x22>
 800513a:	2300      	movs	r3, #0
 800513c:	e1d6      	b.n	80054ec <hidd_control_xfer_cb+0x3d0>

  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	889b      	ldrh	r3, [r3, #4]
 8005142:	b29b      	uxth	r3, r3
 8005144:	b2db      	uxtb	r3, r3
 8005146:	77fb      	strb	r3, [r7, #31]
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 8005148:	2300      	movs	r3, #0
 800514a:	77bb      	strb	r3, [r7, #30]
 800514c:	e00f      	b.n	800516e <hidd_control_xfer_cb+0x52>
    if (itf_num == _hidd_itf[i].itf_num) {
 800514e:	7fba      	ldrb	r2, [r7, #30]
 8005150:	498f      	ldr	r1, [pc, #572]	@ (8005390 <hidd_control_xfer_cb+0x274>)
 8005152:	4613      	mov	r3, r2
 8005154:	005b      	lsls	r3, r3, #1
 8005156:	4413      	add	r3, r2
 8005158:	009b      	lsls	r3, r3, #2
 800515a:	440b      	add	r3, r1
 800515c:	781b      	ldrb	r3, [r3, #0]
 800515e:	7ffa      	ldrb	r2, [r7, #31]
 8005160:	429a      	cmp	r2, r3
 8005162:	d101      	bne.n	8005168 <hidd_control_xfer_cb+0x4c>
      return i;
 8005164:	7fbb      	ldrb	r3, [r7, #30]
 8005166:	e006      	b.n	8005176 <hidd_control_xfer_cb+0x5a>
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 8005168:	7fbb      	ldrb	r3, [r7, #30]
 800516a:	3301      	adds	r3, #1
 800516c:	77bb      	strb	r3, [r7, #30]
 800516e:	7fbb      	ldrb	r3, [r7, #30]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d0ec      	beq.n	800514e <hidd_control_xfer_cb+0x32>
  return 0xFF;
 8005174:	23ff      	movs	r3, #255	@ 0xff
  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 8005176:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  TU_VERIFY(hid_itf < CFG_TUD_HID);
 800517a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800517e:	2b00      	cmp	r3, #0
 8005180:	d001      	beq.n	8005186 <hidd_control_xfer_cb+0x6a>
 8005182:	2300      	movs	r3, #0
 8005184:	e1b2      	b.n	80054ec <hidd_control_xfer_cb+0x3d0>
  hidd_interface_t *p_hid = &_hidd_itf[hid_itf];
 8005186:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800518a:	4613      	mov	r3, r2
 800518c:	005b      	lsls	r3, r3, #1
 800518e:	4413      	add	r3, r2
 8005190:	009b      	lsls	r3, r3, #2
 8005192:	4a7f      	ldr	r2, [pc, #508]	@ (8005390 <hidd_control_xfer_cb+0x274>)
 8005194:	4413      	add	r3, r2
 8005196:	637b      	str	r3, [r7, #52]	@ 0x34
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_itf];
 8005198:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800519c:	4613      	mov	r3, r2
 800519e:	005b      	lsls	r3, r3, #1
 80051a0:	4413      	add	r3, r2
 80051a2:	011b      	lsls	r3, r3, #4
 80051a4:	4a7b      	ldr	r2, [pc, #492]	@ (8005394 <hidd_control_xfer_cb+0x278>)
 80051a6:	4413      	add	r3, r2
 80051a8:	633b      	str	r3, [r7, #48]	@ 0x30

  if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_STANDARD) {
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	781b      	ldrb	r3, [r3, #0]
 80051ae:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80051b2:	b2db      	uxtb	r3, r3
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d145      	bne.n	8005244 <hidd_control_xfer_cb+0x128>
    //------------- STD Request -------------//
    if (stage == CONTROL_STAGE_SETUP) {
 80051b8:	79bb      	ldrb	r3, [r7, #6]
 80051ba:	2b01      	cmp	r3, #1
 80051bc:	f040 8195 	bne.w	80054ea <hidd_control_xfer_cb+0x3ce>
      uint8_t const desc_type = tu_u16_high(request->wValue);
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	885b      	ldrh	r3, [r3, #2]
 80051c4:	b29b      	uxth	r3, r3
 80051c6:	83bb      	strh	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 80051c8:	8bbb      	ldrh	r3, [r7, #28]
 80051ca:	0a1b      	lsrs	r3, r3, #8
 80051cc:	b29b      	uxth	r3, r3
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      // uint8_t const desc_index = tu_u16_low (request->wValue);

      if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_HID) {
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	785b      	ldrb	r3, [r3, #1]
 80051d8:	2b06      	cmp	r3, #6
 80051da:	d11b      	bne.n	8005214 <hidd_control_xfer_cb+0xf8>
 80051dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80051e0:	2b21      	cmp	r3, #33	@ 0x21
 80051e2:	d117      	bne.n	8005214 <hidd_control_xfer_cb+0xf8>
        TU_VERIFY(p_hid->hid_descriptor);
 80051e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d101      	bne.n	80051f0 <hidd_control_xfer_cb+0xd4>
 80051ec:	2300      	movs	r3, #0
 80051ee:	e17d      	b.n	80054ec <hidd_control_xfer_cb+0x3d0>
        TU_VERIFY(tud_control_xfer(rhport, request, (void *)(uintptr_t)p_hid->hid_descriptor, p_hid->hid_descriptor->bLength));
 80051f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051f2:	689a      	ldr	r2, [r3, #8]
 80051f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	781b      	ldrb	r3, [r3, #0]
 80051fa:	79f8      	ldrb	r0, [r7, #7]
 80051fc:	6839      	ldr	r1, [r7, #0]
 80051fe:	f004 fe31 	bl	8009e64 <tud_control_xfer>
 8005202:	4603      	mov	r3, r0
 8005204:	f083 0301 	eor.w	r3, r3, #1
 8005208:	b2db      	uxtb	r3, r3
 800520a:	2b00      	cmp	r3, #0
 800520c:	f000 816d 	beq.w	80054ea <hidd_control_xfer_cb+0x3ce>
 8005210:	2300      	movs	r3, #0
 8005212:	e16b      	b.n	80054ec <hidd_control_xfer_cb+0x3d0>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	785b      	ldrb	r3, [r3, #1]
 8005218:	2b06      	cmp	r3, #6
 800521a:	d111      	bne.n	8005240 <hidd_control_xfer_cb+0x124>
 800521c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005220:	2b22      	cmp	r3, #34	@ 0x22
 8005222:	d10d      	bne.n	8005240 <hidd_control_xfer_cb+0x124>
        uint8_t const *desc_report = tud_hid_descriptor_report_cb(hid_itf);
 8005224:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8005228:	4618      	mov	r0, r3
 800522a:	f7fb ffed 	bl	8001208 <tud_hid_descriptor_report_cb>
 800522e:	6238      	str	r0, [r7, #32]
        tud_control_xfer(rhport, request, (void *)(uintptr_t)desc_report, p_hid->report_desc_len);
 8005230:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005232:	889b      	ldrh	r3, [r3, #4]
 8005234:	79f8      	ldrb	r0, [r7, #7]
 8005236:	6a3a      	ldr	r2, [r7, #32]
 8005238:	6839      	ldr	r1, [r7, #0]
 800523a:	f004 fe13 	bl	8009e64 <tud_control_xfer>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 800523e:	e154      	b.n	80054ea <hidd_control_xfer_cb+0x3ce>
      } else {
        return false; // stall unsupported request
 8005240:	2300      	movs	r3, #0
 8005242:	e153      	b.n	80054ec <hidd_control_xfer_cb+0x3d0>
      }
    }
  } else if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS) {
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	781b      	ldrb	r3, [r3, #0]
 8005248:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800524c:	b2db      	uxtb	r3, r3
 800524e:	2b20      	cmp	r3, #32
 8005250:	f040 813e 	bne.w	80054d0 <hidd_control_xfer_cb+0x3b4>
    //------------- Class Specific Request -------------//
    switch (request->bRequest) {
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	785b      	ldrb	r3, [r3, #1]
 8005258:	3b01      	subs	r3, #1
 800525a:	2b0a      	cmp	r3, #10
 800525c:	f200 8136 	bhi.w	80054cc <hidd_control_xfer_cb+0x3b0>
 8005260:	a201      	add	r2, pc, #4	@ (adr r2, 8005268 <hidd_control_xfer_cb+0x14c>)
 8005262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005266:	bf00      	nop
 8005268:	08005295 	.word	0x08005295
 800526c:	0800546b 	.word	0x0800546b
 8005270:	08005481 	.word	0x08005481
 8005274:	080054cd 	.word	0x080054cd
 8005278:	080054cd 	.word	0x080054cd
 800527c:	080054cd 	.word	0x080054cd
 8005280:	080054cd 	.word	0x080054cd
 8005284:	080054cd 	.word	0x080054cd
 8005288:	0800536b 	.word	0x0800536b
 800528c:	08005425 	.word	0x08005425
 8005290:	08005497 	.word	0x08005497
      case HID_REQ_CONTROL_GET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 8005294:	79bb      	ldrb	r3, [r7, #6]
 8005296:	2b01      	cmp	r3, #1
 8005298:	f040 811c 	bne.w	80054d4 <hidd_control_xfer_cb+0x3b8>
          uint8_t const report_type = tu_u16_high(request->wValue);
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	885b      	ldrh	r3, [r3, #2]
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	82bb      	strh	r3, [r7, #20]
 80052a4:	8abb      	ldrh	r3, [r7, #20]
 80052a6:	0a1b      	lsrs	r3, r3, #8
 80052a8:	b29b      	uxth	r3, r3
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          uint8_t const report_id = tu_u16_low(request->wValue);
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	885b      	ldrh	r3, [r3, #2]
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	82fb      	strh	r3, [r7, #22]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 80052b8:	8afb      	ldrh	r3, [r7, #22]
 80052ba:	b2db      	uxtb	r3, r3
 80052bc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

          uint8_t* report_buf = p_epbuf->ctrl;
 80052c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052c2:	647b      	str	r3, [r7, #68]	@ 0x44
          uint16_t req_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	88db      	ldrh	r3, [r3, #6]
 80052c8:	b29b      	uxth	r3, r3
 80052ca:	837b      	strh	r3, [r7, #26]
 80052cc:	2310      	movs	r3, #16
 80052ce:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80052d0:	8b7a      	ldrh	r2, [r7, #26]
 80052d2:	8b3b      	ldrh	r3, [r7, #24]
 80052d4:	4293      	cmp	r3, r2
 80052d6:	bf28      	it	cs
 80052d8:	4613      	movcs	r3, r2
 80052da:	b29b      	uxth	r3, r3
 80052dc:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
          uint16_t xferlen = 0;
 80052e0:	2300      	movs	r3, #0
 80052e2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

          // If host request a specific Report ID, add ID to as 1 byte of response
          if ((report_id != HID_REPORT_TYPE_INVALID) && (req_len > 1)) {
 80052e6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d013      	beq.n	8005316 <hidd_control_xfer_cb+0x1fa>
 80052ee:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	d90f      	bls.n	8005316 <hidd_control_xfer_cb+0x1fa>
            *report_buf++ = report_id;
 80052f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80052f8:	1c5a      	adds	r2, r3, #1
 80052fa:	647a      	str	r2, [r7, #68]	@ 0x44
 80052fc:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8005300:	701a      	strb	r2, [r3, #0]
            req_len--;
 8005302:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8005306:	3b01      	subs	r3, #1
 8005308:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            xferlen++;
 800530c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8005310:	3301      	adds	r3, #1
 8005312:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          }

          xferlen += tud_hid_get_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, req_len);
 8005316:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800531a:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 800531e:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 8005322:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8005326:	9300      	str	r3, [sp, #0]
 8005328:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800532a:	f7fb f8fb 	bl	8000524 <tud_hid_get_report_cb>
 800532e:	4603      	mov	r3, r0
 8005330:	461a      	mov	r2, r3
 8005332:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8005336:	4413      	add	r3, r2
 8005338:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          TU_ASSERT(xferlen > 0);
 800533c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8005340:	2b00      	cmp	r3, #0
 8005342:	d10a      	bne.n	800535a <hidd_control_xfer_cb+0x23e>
 8005344:	4b14      	ldr	r3, [pc, #80]	@ (8005398 <hidd_control_xfer_cb+0x27c>)
 8005346:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f003 0301 	and.w	r3, r3, #1
 8005350:	2b00      	cmp	r3, #0
 8005352:	d000      	beq.n	8005356 <hidd_control_xfer_cb+0x23a>
 8005354:	be00      	bkpt	0x0000
 8005356:	2300      	movs	r3, #0
 8005358:	e0c8      	b.n	80054ec <hidd_control_xfer_cb+0x3d0>

          tud_control_xfer(rhport, request, p_epbuf->ctrl, xferlen);
 800535a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800535c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8005360:	79f8      	ldrb	r0, [r7, #7]
 8005362:	6839      	ldr	r1, [r7, #0]
 8005364:	f004 fd7e 	bl	8009e64 <tud_control_xfer>
        }
        break;
 8005368:	e0b4      	b.n	80054d4 <hidd_control_xfer_cb+0x3b8>

      case HID_REQ_CONTROL_SET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 800536a:	79bb      	ldrb	r3, [r7, #6]
 800536c:	2b01      	cmp	r3, #1
 800536e:	d115      	bne.n	800539c <hidd_control_xfer_cb+0x280>
          TU_VERIFY(request->wLength <= CFG_TUD_HID_EP_BUFSIZE);
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	88db      	ldrh	r3, [r3, #6]
 8005374:	b29b      	uxth	r3, r3
 8005376:	2b10      	cmp	r3, #16
 8005378:	d901      	bls.n	800537e <hidd_control_xfer_cb+0x262>
 800537a:	2300      	movs	r3, #0
 800537c:	e0b6      	b.n	80054ec <hidd_control_xfer_cb+0x3d0>
          tud_control_xfer(rhport, request, p_epbuf->ctrl, request->wLength);
 800537e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	88db      	ldrh	r3, [r3, #6]
 8005384:	b29b      	uxth	r3, r3
 8005386:	79f8      	ldrb	r0, [r7, #7]
 8005388:	6839      	ldr	r1, [r7, #0]
 800538a:	f004 fd6b 	bl	8009e64 <tud_control_xfer>
            report_len--;
          }

          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
        }
        break;
 800538e:	e0a3      	b.n	80054d8 <hidd_control_xfer_cb+0x3bc>
 8005390:	20010740 	.word	0x20010740
 8005394:	2001074c 	.word	0x2001074c
 8005398:	e000edf0 	.word	0xe000edf0
        } else if (stage == CONTROL_STAGE_ACK) {
 800539c:	79bb      	ldrb	r3, [r7, #6]
 800539e:	2b03      	cmp	r3, #3
 80053a0:	f040 809a 	bne.w	80054d8 <hidd_control_xfer_cb+0x3bc>
          uint8_t const report_type = tu_u16_high(request->wValue);
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	885b      	ldrh	r3, [r3, #2]
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	81bb      	strh	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 80053ac:	89bb      	ldrh	r3, [r7, #12]
 80053ae:	0a1b      	lsrs	r3, r3, #8
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	b2db      	uxtb	r3, r3
 80053b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          uint8_t const report_id = tu_u16_low(request->wValue);
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	885b      	ldrh	r3, [r3, #2]
 80053bc:	b29b      	uxth	r3, r3
 80053be:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 80053c0:	89fb      	ldrh	r3, [r7, #14]
 80053c2:	b2db      	uxtb	r3, r3
 80053c4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
          uint8_t const* report_buf = p_epbuf->ctrl;
 80053c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
          uint16_t report_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	88db      	ldrh	r3, [r3, #6]
 80053d0:	b29b      	uxth	r3, r3
 80053d2:	827b      	strh	r3, [r7, #18]
 80053d4:	2310      	movs	r3, #16
 80053d6:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80053d8:	8a7a      	ldrh	r2, [r7, #18]
 80053da:	8a3b      	ldrh	r3, [r7, #16]
 80053dc:	4293      	cmp	r3, r2
 80053de:	bf28      	it	cs
 80053e0:	4613      	movcs	r3, r2
 80053e2:	b29b      	uxth	r3, r3
 80053e4:	877b      	strh	r3, [r7, #58]	@ 0x3a
          if ((report_id != HID_REPORT_TYPE_INVALID) && (report_len > 1) && (report_id == report_buf[0])) {
 80053e6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d00e      	beq.n	800540c <hidd_control_xfer_cb+0x2f0>
 80053ee:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d90b      	bls.n	800540c <hidd_control_xfer_cb+0x2f0>
 80053f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053f6:	781b      	ldrb	r3, [r3, #0]
 80053f8:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80053fc:	429a      	cmp	r2, r3
 80053fe:	d105      	bne.n	800540c <hidd_control_xfer_cb+0x2f0>
            report_buf++;
 8005400:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005402:	3301      	adds	r3, #1
 8005404:	63fb      	str	r3, [r7, #60]	@ 0x3c
            report_len--;
 8005406:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005408:	3b01      	subs	r3, #1
 800540a:	877b      	strh	r3, [r7, #58]	@ 0x3a
          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
 800540c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8005410:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 8005414:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 8005418:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800541a:	9300      	str	r3, [sp, #0]
 800541c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800541e:	f7fb f871 	bl	8000504 <tud_hid_set_report_cb>
        break;
 8005422:	e059      	b.n	80054d8 <hidd_control_xfer_cb+0x3bc>

      case HID_REQ_CONTROL_SET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 8005424:	79bb      	ldrb	r3, [r7, #6]
 8005426:	2b01      	cmp	r3, #1
 8005428:	d158      	bne.n	80054dc <hidd_control_xfer_cb+0x3c0>
          p_hid->idle_rate = tu_u16_high(request->wValue);
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	885b      	ldrh	r3, [r3, #2]
 800542e:	b29b      	uxth	r3, r3
 8005430:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8005432:	897b      	ldrh	r3, [r7, #10]
 8005434:	0a1b      	lsrs	r3, r3, #8
 8005436:	b29b      	uxth	r3, r3
 8005438:	b2da      	uxtb	r2, r3
 800543a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800543c:	71da      	strb	r2, [r3, #7]
          TU_VERIFY(tud_hid_set_idle_cb(hid_itf, p_hid->idle_rate)); // stall if false
 800543e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005440:	79da      	ldrb	r2, [r3, #7]
 8005442:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8005446:	4611      	mov	r1, r2
 8005448:	4618      	mov	r0, r3
 800544a:	f7ff fd2f 	bl	8004eac <tud_hid_set_idle_cb>
 800544e:	4603      	mov	r3, r0
 8005450:	f083 0301 	eor.w	r3, r3, #1
 8005454:	b2db      	uxtb	r3, r3
 8005456:	2b00      	cmp	r3, #0
 8005458:	d001      	beq.n	800545e <hidd_control_xfer_cb+0x342>
 800545a:	2300      	movs	r3, #0
 800545c:	e046      	b.n	80054ec <hidd_control_xfer_cb+0x3d0>
          tud_control_status(rhport, request);
 800545e:	79fb      	ldrb	r3, [r7, #7]
 8005460:	6839      	ldr	r1, [r7, #0]
 8005462:	4618      	mov	r0, r3
 8005464:	f004 fc7a 	bl	8009d5c <tud_control_status>
        }
        break;
 8005468:	e038      	b.n	80054dc <hidd_control_xfer_cb+0x3c0>

      case HID_REQ_CONTROL_GET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 800546a:	79bb      	ldrb	r3, [r7, #6]
 800546c:	2b01      	cmp	r3, #1
 800546e:	d137      	bne.n	80054e0 <hidd_control_xfer_cb+0x3c4>
          // TODO idle rate of report
          tud_control_xfer(rhport, request, &p_hid->idle_rate, 1);
 8005470:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005472:	1dda      	adds	r2, r3, #7
 8005474:	79f8      	ldrb	r0, [r7, #7]
 8005476:	2301      	movs	r3, #1
 8005478:	6839      	ldr	r1, [r7, #0]
 800547a:	f004 fcf3 	bl	8009e64 <tud_control_xfer>
        }
        break;
 800547e:	e02f      	b.n	80054e0 <hidd_control_xfer_cb+0x3c4>

      case HID_REQ_CONTROL_GET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 8005480:	79bb      	ldrb	r3, [r7, #6]
 8005482:	2b01      	cmp	r3, #1
 8005484:	d12e      	bne.n	80054e4 <hidd_control_xfer_cb+0x3c8>
          tud_control_xfer(rhport, request, &p_hid->protocol_mode, 1);
 8005486:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005488:	1d9a      	adds	r2, r3, #6
 800548a:	79f8      	ldrb	r0, [r7, #7]
 800548c:	2301      	movs	r3, #1
 800548e:	6839      	ldr	r1, [r7, #0]
 8005490:	f004 fce8 	bl	8009e64 <tud_control_xfer>
        }
        break;
 8005494:	e026      	b.n	80054e4 <hidd_control_xfer_cb+0x3c8>

      case HID_REQ_CONTROL_SET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 8005496:	79bb      	ldrb	r3, [r7, #6]
 8005498:	2b01      	cmp	r3, #1
 800549a:	d105      	bne.n	80054a8 <hidd_control_xfer_cb+0x38c>
          tud_control_status(rhport, request);
 800549c:	79fb      	ldrb	r3, [r7, #7]
 800549e:	6839      	ldr	r1, [r7, #0]
 80054a0:	4618      	mov	r0, r3
 80054a2:	f004 fc5b 	bl	8009d5c <tud_control_status>
        } else if (stage == CONTROL_STAGE_ACK) {
          p_hid->protocol_mode = (uint8_t) request->wValue;
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
        }
        break;
 80054a6:	e01f      	b.n	80054e8 <hidd_control_xfer_cb+0x3cc>
        } else if (stage == CONTROL_STAGE_ACK) {
 80054a8:	79bb      	ldrb	r3, [r7, #6]
 80054aa:	2b03      	cmp	r3, #3
 80054ac:	d11c      	bne.n	80054e8 <hidd_control_xfer_cb+0x3cc>
          p_hid->protocol_mode = (uint8_t) request->wValue;
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	885b      	ldrh	r3, [r3, #2]
 80054b2:	b29b      	uxth	r3, r3
 80054b4:	b2da      	uxtb	r2, r3
 80054b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054b8:	719a      	strb	r2, [r3, #6]
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
 80054ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054bc:	799a      	ldrb	r2, [r3, #6]
 80054be:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80054c2:	4611      	mov	r1, r2
 80054c4:	4618      	mov	r0, r3
 80054c6:	f7ff fce3 	bl	8004e90 <tud_hid_set_protocol_cb>
        break;
 80054ca:	e00d      	b.n	80054e8 <hidd_control_xfer_cb+0x3cc>

      default:
        return false; // stall unsupported request
 80054cc:	2300      	movs	r3, #0
 80054ce:	e00d      	b.n	80054ec <hidd_control_xfer_cb+0x3d0>
    }
  } else {
    return false; // stall unsupported request
 80054d0:	2300      	movs	r3, #0
 80054d2:	e00b      	b.n	80054ec <hidd_control_xfer_cb+0x3d0>
        break;
 80054d4:	bf00      	nop
 80054d6:	e008      	b.n	80054ea <hidd_control_xfer_cb+0x3ce>
        break;
 80054d8:	bf00      	nop
 80054da:	e006      	b.n	80054ea <hidd_control_xfer_cb+0x3ce>
        break;
 80054dc:	bf00      	nop
 80054de:	e004      	b.n	80054ea <hidd_control_xfer_cb+0x3ce>
        break;
 80054e0:	bf00      	nop
 80054e2:	e002      	b.n	80054ea <hidd_control_xfer_cb+0x3ce>
        break;
 80054e4:	bf00      	nop
 80054e6:	e000      	b.n	80054ea <hidd_control_xfer_cb+0x3ce>
        break;
 80054e8:	bf00      	nop
  }

  return true;
 80054ea:	2301      	movs	r3, #1
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	3748      	adds	r7, #72	@ 0x48
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}

080054f4 <hidd_xfer_cb>:

bool hidd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b08a      	sub	sp, #40	@ 0x28
 80054f8:	af02      	add	r7, sp, #8
 80054fa:	603b      	str	r3, [r7, #0]
 80054fc:	4603      	mov	r3, r0
 80054fe:	71fb      	strb	r3, [r7, #7]
 8005500:	460b      	mov	r3, r1
 8005502:	71bb      	strb	r3, [r7, #6]
 8005504:	4613      	mov	r3, r2
 8005506:	717b      	strb	r3, [r7, #5]
  uint8_t instance;
  hidd_interface_t *p_hid;

  // Identify which interface to use
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 8005508:	2300      	movs	r3, #0
 800550a:	77fb      	strb	r3, [r7, #31]
 800550c:	e014      	b.n	8005538 <hidd_xfer_cb+0x44>
    p_hid = &_hidd_itf[instance];
 800550e:	7ffa      	ldrb	r2, [r7, #31]
 8005510:	4613      	mov	r3, r2
 8005512:	005b      	lsls	r3, r3, #1
 8005514:	4413      	add	r3, r2
 8005516:	009b      	lsls	r3, r3, #2
 8005518:	4a3f      	ldr	r2, [pc, #252]	@ (8005618 <hidd_xfer_cb+0x124>)
 800551a:	4413      	add	r3, r2
 800551c:	61bb      	str	r3, [r7, #24]
    if ((ep_addr == p_hid->ep_out) || (ep_addr == p_hid->ep_in)) {
 800551e:	69bb      	ldr	r3, [r7, #24]
 8005520:	789b      	ldrb	r3, [r3, #2]
 8005522:	79ba      	ldrb	r2, [r7, #6]
 8005524:	429a      	cmp	r2, r3
 8005526:	d00a      	beq.n	800553e <hidd_xfer_cb+0x4a>
 8005528:	69bb      	ldr	r3, [r7, #24]
 800552a:	785b      	ldrb	r3, [r3, #1]
 800552c:	79ba      	ldrb	r2, [r7, #6]
 800552e:	429a      	cmp	r2, r3
 8005530:	d005      	beq.n	800553e <hidd_xfer_cb+0x4a>
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 8005532:	7ffb      	ldrb	r3, [r7, #31]
 8005534:	3301      	adds	r3, #1
 8005536:	77fb      	strb	r3, [r7, #31]
 8005538:	7ffb      	ldrb	r3, [r7, #31]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d0e7      	beq.n	800550e <hidd_xfer_cb+0x1a>
      break;
    }
  }
  TU_ASSERT(instance < CFG_TUD_HID);
 800553e:	7ffb      	ldrb	r3, [r7, #31]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d00a      	beq.n	800555a <hidd_xfer_cb+0x66>
 8005544:	4b35      	ldr	r3, [pc, #212]	@ (800561c <hidd_xfer_cb+0x128>)
 8005546:	60fb      	str	r3, [r7, #12]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 0301 	and.w	r3, r3, #1
 8005550:	2b00      	cmp	r3, #0
 8005552:	d000      	beq.n	8005556 <hidd_xfer_cb+0x62>
 8005554:	be00      	bkpt	0x0000
 8005556:	2300      	movs	r3, #0
 8005558:	e059      	b.n	800560e <hidd_xfer_cb+0x11a>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[instance];
 800555a:	7ffa      	ldrb	r2, [r7, #31]
 800555c:	4613      	mov	r3, r2
 800555e:	005b      	lsls	r3, r3, #1
 8005560:	4413      	add	r3, r2
 8005562:	011b      	lsls	r3, r3, #4
 8005564:	4a2e      	ldr	r2, [pc, #184]	@ (8005620 <hidd_xfer_cb+0x12c>)
 8005566:	4413      	add	r3, r2
 8005568:	617b      	str	r3, [r7, #20]

  if (ep_addr == p_hid->ep_in) {
 800556a:	69bb      	ldr	r3, [r7, #24]
 800556c:	785b      	ldrb	r3, [r3, #1]
 800556e:	79ba      	ldrb	r2, [r7, #6]
 8005570:	429a      	cmp	r2, r3
 8005572:	d116      	bne.n	80055a2 <hidd_xfer_cb+0xae>
    // Input report
    if (XFER_RESULT_SUCCESS == result) {
 8005574:	797b      	ldrb	r3, [r7, #5]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d109      	bne.n	800558e <hidd_xfer_cb+0x9a>
      tud_hid_report_complete_cb(instance, p_epbuf->epin, (uint16_t) xferred_bytes);
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	f103 0110 	add.w	r1, r3, #16
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	b29a      	uxth	r2, r3
 8005584:	7ffb      	ldrb	r3, [r7, #31]
 8005586:	4618      	mov	r0, r3
 8005588:	f7ff fc9f 	bl	8004eca <tud_hid_report_complete_cb>
 800558c:	e03e      	b.n	800560c <hidd_xfer_cb+0x118>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_INPUT, p_epbuf->epin, (uint16_t) xferred_bytes);
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	f103 0210 	add.w	r2, r3, #16
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	b29b      	uxth	r3, r3
 8005598:	7ff8      	ldrb	r0, [r7, #31]
 800559a:	2101      	movs	r1, #1
 800559c:	f7ff fca3 	bl	8004ee6 <tud_hid_report_failed_cb>
 80055a0:	e034      	b.n	800560c <hidd_xfer_cb+0x118>
    }
  } else {
    // Output report
    if (XFER_RESULT_SUCCESS == result) {
 80055a2:	797b      	ldrb	r3, [r7, #5]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d10c      	bne.n	80055c2 <hidd_xfer_cb+0xce>
      tud_hid_set_report_cb(instance, 0, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t)xferred_bytes);
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	f103 0220 	add.w	r2, r3, #32
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	b29b      	uxth	r3, r3
 80055b2:	7ff8      	ldrb	r0, [r7, #31]
 80055b4:	9300      	str	r3, [sp, #0]
 80055b6:	4613      	mov	r3, r2
 80055b8:	2202      	movs	r2, #2
 80055ba:	2100      	movs	r1, #0
 80055bc:	f7fa ffa2 	bl	8000504 <tud_hid_set_report_cb>
 80055c0:	e008      	b.n	80055d4 <hidd_xfer_cb+0xe0>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t) xferred_bytes);
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	f103 0220 	add.w	r2, r3, #32
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	7ff8      	ldrb	r0, [r7, #31]
 80055ce:	2102      	movs	r1, #2
 80055d0:	f7ff fc89 	bl	8004ee6 <tud_hid_report_failed_cb>
    }

    // prepare for new transfer
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false));
 80055d4:	69bb      	ldr	r3, [r7, #24]
 80055d6:	7899      	ldrb	r1, [r3, #2]
 80055d8:	697b      	ldr	r3, [r7, #20]
 80055da:	f103 0220 	add.w	r2, r3, #32
 80055de:	79f8      	ldrb	r0, [r7, #7]
 80055e0:	2300      	movs	r3, #0
 80055e2:	9300      	str	r3, [sp, #0]
 80055e4:	2310      	movs	r3, #16
 80055e6:	f004 f9c3 	bl	8009970 <usbd_edpt_xfer>
 80055ea:	4603      	mov	r3, r0
 80055ec:	f083 0301 	eor.w	r3, r3, #1
 80055f0:	b2db      	uxtb	r3, r3
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d00a      	beq.n	800560c <hidd_xfer_cb+0x118>
 80055f6:	4b09      	ldr	r3, [pc, #36]	@ (800561c <hidd_xfer_cb+0x128>)
 80055f8:	613b      	str	r3, [r7, #16]
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f003 0301 	and.w	r3, r3, #1
 8005602:	2b00      	cmp	r3, #0
 8005604:	d000      	beq.n	8005608 <hidd_xfer_cb+0x114>
 8005606:	be00      	bkpt	0x0000
 8005608:	2300      	movs	r3, #0
 800560a:	e000      	b.n	800560e <hidd_xfer_cb+0x11a>
  }

  return true;
 800560c:	2301      	movs	r3, #1
}
 800560e:	4618      	mov	r0, r3
 8005610:	3720      	adds	r7, #32
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}
 8005616:	bf00      	nop
 8005618:	20010740 	.word	0x20010740
 800561c:	e000edf0 	.word	0xe000edf0
 8005620:	2001074c 	.word	0x2001074c

08005624 <tud_msc_inquiry2_cb>:
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4]) {
  (void) lun; (void) vendor_id; (void) product_id; (void) product_rev;
}
TU_ATTR_WEAK uint32_t tud_msc_inquiry2_cb(uint8_t lun, scsi_inquiry_resp_t *inquiry_resp, uint32_t bufsize) {
 8005624:	b480      	push	{r7}
 8005626:	b085      	sub	sp, #20
 8005628:	af00      	add	r7, sp, #0
 800562a:	4603      	mov	r3, r0
 800562c:	60b9      	str	r1, [r7, #8]
 800562e:	607a      	str	r2, [r7, #4]
 8005630:	73fb      	strb	r3, [r7, #15]
  (void) lun; (void) inquiry_resp; (void) bufsize;
  return 0;
 8005632:	2300      	movs	r3, #0
}
 8005634:	4618      	mov	r0, r3
 8005636:	3714      	adds	r7, #20
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr

08005640 <fail_scsi_op>:
  uint8_t rhport = p_msc->rhport;
  p_msc->stage = MSC_STAGE_CMD;
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
}

static void fail_scsi_op(mscd_interface_t* p_msc, uint8_t status) {
 8005640:	b580      	push	{r7, lr}
 8005642:	b088      	sub	sp, #32
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
 8005648:	460b      	mov	r3, r1
 800564a:	70fb      	strb	r3, [r7, #3]
  msc_cbw_t const * p_cbw = &p_msc->cbw;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	61fb      	str	r3, [r7, #28]
  msc_csw_t       * p_csw = &p_msc->csw;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	3320      	adds	r3, #32
 8005654:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	7fdb      	ldrb	r3, [r3, #31]
 800565a:	75fb      	strb	r3, [r7, #23]

  p_csw->status       = status;
 800565c:	69bb      	ldr	r3, [r7, #24]
 800565e:	78fa      	ldrb	r2, [r7, #3]
 8005660:	731a      	strb	r2, [r3, #12]
  p_csw->data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	689a      	ldr	r2, [r3, #8]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800566a:	1ad2      	subs	r2, r2, r3
 800566c:	69bb      	ldr	r3, [r7, #24]
 800566e:	609a      	str	r2, [r3, #8]
  p_msc->stage        = MSC_STAGE_STATUS;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2202      	movs	r2, #2
 8005674:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  // failed but sense key is not set: default to Illegal Request
  if (p_msc->sense_key == 0) {
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800567e:	2b00      	cmp	r3, #0
 8005680:	d106      	bne.n	8005690 <fail_scsi_op+0x50>
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_ILLEGAL_REQUEST, 0x20, 0x00);
 8005682:	69fb      	ldr	r3, [r7, #28]
 8005684:	7b58      	ldrb	r0, [r3, #13]
 8005686:	2300      	movs	r3, #0
 8005688:	2220      	movs	r2, #32
 800568a:	2105      	movs	r1, #5
 800568c:	f000 f984 	bl	8005998 <tud_msc_set_sense>
  }

  // If there is data stage and not yet complete, stall it
  if (p_cbw->total_bytes && p_csw->data_residue) {
 8005690:	69fb      	ldr	r3, [r7, #28]
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d028      	beq.n	80056ea <fail_scsi_op+0xaa>
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d024      	beq.n	80056ea <fail_scsi_op+0xaa>
    if (is_data_in(p_cbw->dir)) {
 80056a0:	69fb      	ldr	r3, [r7, #28]
 80056a2:	7b1b      	ldrb	r3, [r3, #12]
 80056a4:	75bb      	strb	r3, [r7, #22]
  return tu_bit_test(dir, 7);
 80056a6:	7dbb      	ldrb	r3, [r7, #22]
 80056a8:	613b      	str	r3, [r7, #16]
 80056aa:	2307      	movs	r3, #7
 80056ac:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 80056ae:	7bfb      	ldrb	r3, [r7, #15]
 80056b0:	693a      	ldr	r2, [r7, #16]
 80056b2:	fa22 f303 	lsr.w	r3, r2, r3
 80056b6:	f003 0301 	and.w	r3, r3, #1
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	bf14      	ite	ne
 80056be:	2301      	movne	r3, #1
 80056c0:	2300      	moveq	r3, #0
 80056c2:	b2db      	uxtb	r3, r3
    if (is_data_in(p_cbw->dir)) {
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d008      	beq.n	80056da <fail_scsi_op+0x9a>
      usbd_edpt_stall(rhport, p_msc->ep_in);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 80056ce:	7dfb      	ldrb	r3, [r7, #23]
 80056d0:	4611      	mov	r1, r2
 80056d2:	4618      	mov	r0, r3
 80056d4:	f004 fa6e 	bl	8009bb4 <usbd_edpt_stall>
    } else {
      usbd_edpt_stall(rhport, p_msc->ep_out);
    }
  }
}
 80056d8:	e007      	b.n	80056ea <fail_scsi_op+0xaa>
      usbd_edpt_stall(rhport, p_msc->ep_out);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 80056e0:	7dfb      	ldrb	r3, [r7, #23]
 80056e2:	4611      	mov	r1, r2
 80056e4:	4618      	mov	r0, r3
 80056e6:	f004 fa65 	bl	8009bb4 <usbd_edpt_stall>
}
 80056ea:	bf00      	nop
 80056ec:	3720      	adds	r7, #32
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}

080056f2 <rdwr10_validate_cmd>:
    return 0; // invalid block count
  }
  return (uint16_t) (cbw->total_bytes / block_count);
}

static uint8_t rdwr10_validate_cmd(msc_cbw_t const* cbw) {
 80056f2:	b480      	push	{r7}
 80056f4:	b08b      	sub	sp, #44	@ 0x2c
 80056f6:	af00      	add	r7, sp, #0
 80056f8:	6078      	str	r0, [r7, #4]
  uint8_t status = MSC_CSW_STATUS_PASSED;
 80056fa:	2300      	movs	r3, #0
 80056fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	623b      	str	r3, [r7, #32]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8005704:	6a3b      	ldr	r3, [r7, #32]
 8005706:	330f      	adds	r3, #15
 8005708:	3307      	adds	r3, #7
 800570a:	61fb      	str	r3, [r7, #28]
  return *((uint16_t const *) mem);
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	881b      	ldrh	r3, [r3, #0]
 8005710:	837b      	strh	r3, [r7, #26]
  return tu_ntohs(block_count);
 8005712:	8b7b      	ldrh	r3, [r7, #26]
 8005714:	ba5b      	rev16	r3, r3
 8005716:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 8005718:	84bb      	strh	r3, [r7, #36]	@ 0x24

  if (cbw->total_bytes == 0) {
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d106      	bne.n	8005730 <rdwr10_validate_cmd+0x3e>
    if (block_count > 0) {
 8005722:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005724:	2b00      	cmp	r3, #0
 8005726:	d04d      	beq.n	80057c4 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV("  SCSI case 2 (Hn < Di) or case 3 (Hn < Do) \r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8005728:	2302      	movs	r3, #2
 800572a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800572e:	e049      	b.n	80057c4 <rdwr10_validate_cmd+0xd2>
    } else {
      // no data transfer, only exist in complaint test suite
    }
  } else {
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	7bdb      	ldrb	r3, [r3, #15]
 8005734:	2b28      	cmp	r3, #40	@ 0x28
 8005736:	d11a      	bne.n	800576e <rdwr10_validate_cmd+0x7c>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	7b1b      	ldrb	r3, [r3, #12]
 800573c:	767b      	strb	r3, [r7, #25]
  return tu_bit_test(dir, 7);
 800573e:	7e7b      	ldrb	r3, [r7, #25]
 8005740:	617b      	str	r3, [r7, #20]
 8005742:	2307      	movs	r3, #7
 8005744:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8005746:	7cfb      	ldrb	r3, [r7, #19]
 8005748:	697a      	ldr	r2, [r7, #20]
 800574a:	fa22 f303 	lsr.w	r3, r2, r3
 800574e:	f003 0301 	and.w	r3, r3, #1
 8005752:	2b00      	cmp	r3, #0
 8005754:	bf14      	ite	ne
 8005756:	2301      	movne	r3, #1
 8005758:	2300      	moveq	r3, #0
 800575a:	b2db      	uxtb	r3, r3
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 800575c:	f083 0301 	eor.w	r3, r3, #1
 8005760:	b2db      	uxtb	r3, r3
 8005762:	2b00      	cmp	r3, #0
 8005764:	d003      	beq.n	800576e <rdwr10_validate_cmd+0x7c>
      TU_LOG_DRV("  SCSI case 10 (Ho <> Di)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8005766:	2302      	movs	r3, #2
 8005768:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800576c:	e02a      	b.n	80057c4 <rdwr10_validate_cmd+0xd2>
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	7bdb      	ldrb	r3, [r3, #15]
 8005772:	2b2a      	cmp	r3, #42	@ 0x2a
 8005774:	d117      	bne.n	80057a6 <rdwr10_validate_cmd+0xb4>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	7b1b      	ldrb	r3, [r3, #12]
 800577a:	74bb      	strb	r3, [r7, #18]
  return tu_bit_test(dir, 7);
 800577c:	7cbb      	ldrb	r3, [r7, #18]
 800577e:	60fb      	str	r3, [r7, #12]
 8005780:	2307      	movs	r3, #7
 8005782:	72fb      	strb	r3, [r7, #11]
 8005784:	7afb      	ldrb	r3, [r7, #11]
 8005786:	68fa      	ldr	r2, [r7, #12]
 8005788:	fa22 f303 	lsr.w	r3, r2, r3
 800578c:	f003 0301 	and.w	r3, r3, #1
 8005790:	2b00      	cmp	r3, #0
 8005792:	bf14      	ite	ne
 8005794:	2301      	movne	r3, #1
 8005796:	2300      	moveq	r3, #0
 8005798:	b2db      	uxtb	r3, r3
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 800579a:	2b00      	cmp	r3, #0
 800579c:	d003      	beq.n	80057a6 <rdwr10_validate_cmd+0xb4>
      TU_LOG_DRV("  SCSI case 8 (Hi <> Do)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 800579e:	2302      	movs	r3, #2
 80057a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80057a4:	e00e      	b.n	80057c4 <rdwr10_validate_cmd+0xd2>
    } else if (0 == block_count) {
 80057a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d103      	bne.n	80057b4 <rdwr10_validate_cmd+0xc2>
      TU_LOG_DRV("  SCSI case 4 Hi > Dn (READ10) or case 9 Ho > Dn (WRITE10) \r\n");
      status = MSC_CSW_STATUS_FAILED;
 80057ac:	2301      	movs	r3, #1
 80057ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80057b2:	e007      	b.n	80057c4 <rdwr10_validate_cmd+0xd2>
    } else if (cbw->total_bytes / block_count == 0) {
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	689a      	ldr	r2, [r3, #8]
 80057b8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80057ba:	429a      	cmp	r2, r3
 80057bc:	d202      	bcs.n	80057c4 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV(" Computed block size = 0. SCSI case 7 Hi < Di (READ10) or case 13 Ho < Do (WRIT10)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 80057be:	2302      	movs	r3, #2
 80057c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    } else {
      // nothing to do
    }
  }

  return status;
 80057c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	372c      	adds	r7, #44	@ 0x2c
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr

080057d4 <proc_stage_status>:

static bool proc_stage_status(mscd_interface_t *p_msc) {
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b08c      	sub	sp, #48	@ 0x30
 80057d8:	af02      	add	r7, sp, #8
 80057da:	6078      	str	r0, [r7, #4]
  uint8_t rhport = p_msc->rhport;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	7fdb      	ldrb	r3, [r3, #31]
 80057e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  msc_cbw_t const *p_cbw = &p_msc->cbw;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	623b      	str	r3, [r7, #32]

  // skip status if epin is currently stalled, will do it when received Clear Stall request
  if (!usbd_edpt_stalled(rhport, p_msc->ep_in)) {
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 80057ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80057f2:	4611      	mov	r1, r2
 80057f4:	4618      	mov	r0, r3
 80057f6:	f004 fa59 	bl	8009cac <usbd_edpt_stalled>
 80057fa:	4603      	mov	r3, r0
 80057fc:	f083 0301 	eor.w	r3, r3, #1
 8005800:	b2db      	uxtb	r3, r3
 8005802:	2b00      	cmp	r3, #0
 8005804:	d055      	beq.n	80058b2 <proc_stage_status+0xde>
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 8005806:	6a3b      	ldr	r3, [r7, #32]
 8005808:	689a      	ldr	r2, [r3, #8]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800580e:	429a      	cmp	r2, r3
 8005810:	d91d      	bls.n	800584e <proc_stage_status+0x7a>
 8005812:	6a3b      	ldr	r3, [r7, #32]
 8005814:	7b1b      	ldrb	r3, [r3, #12]
 8005816:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 8005818:	7efb      	ldrb	r3, [r7, #27]
 800581a:	617b      	str	r3, [r7, #20]
 800581c:	2307      	movs	r3, #7
 800581e:	74fb      	strb	r3, [r7, #19]
 8005820:	7cfb      	ldrb	r3, [r7, #19]
 8005822:	697a      	ldr	r2, [r7, #20]
 8005824:	fa22 f303 	lsr.w	r3, r2, r3
 8005828:	f003 0301 	and.w	r3, r3, #1
 800582c:	2b00      	cmp	r3, #0
 800582e:	bf14      	ite	ne
 8005830:	2301      	movne	r3, #1
 8005832:	2300      	moveq	r3, #0
 8005834:	b2db      	uxtb	r3, r3
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 8005836:	2b00      	cmp	r3, #0
 8005838:	d009      	beq.n	800584e <proc_stage_status+0x7a>
      // 6.7 The 13 Cases: case 5 (Hi > Di): STALL before status
      // TU_LOG_DRV("  SCSI case 5 (Hi > Di): %lu > %lu\r\n", p_cbw->total_bytes, p_msc->xferred_len);
      usbd_edpt_stall(rhport, p_msc->ep_in);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8005840:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005844:	4611      	mov	r1, r2
 8005846:	4618      	mov	r0, r3
 8005848:	f004 f9b4 	bl	8009bb4 <usbd_edpt_stall>
 800584c:	e031      	b.n	80058b2 <proc_stage_status+0xde>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	7fdb      	ldrb	r3, [r3, #31]
 8005856:	72fb      	strb	r3, [r7, #11]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	689a      	ldr	r2, [r3, #8]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005860:	1ad2      	subs	r2, r2, r3
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2203      	movs	r2, #3
 800586a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	3320      	adds	r3, #32
 8005872:	220d      	movs	r2, #13
 8005874:	4619      	mov	r1, r3
 8005876:	4811      	ldr	r0, [pc, #68]	@ (80058bc <proc_stage_status+0xe8>)
 8005878:	f007 fbe2 	bl	800d040 <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8005882:	7af8      	ldrb	r0, [r7, #11]
 8005884:	2300      	movs	r3, #0
 8005886:	9300      	str	r3, [sp, #0]
 8005888:	230d      	movs	r3, #13
 800588a:	4a0c      	ldr	r2, [pc, #48]	@ (80058bc <proc_stage_status+0xe8>)
 800588c:	f004 f870 	bl	8009970 <usbd_edpt_xfer>
 8005890:	4603      	mov	r3, r0
    } else {
      TU_ASSERT(send_csw(p_msc));
 8005892:	f083 0301 	eor.w	r3, r3, #1
 8005896:	b2db      	uxtb	r3, r3
 8005898:	2b00      	cmp	r3, #0
 800589a:	d00a      	beq.n	80058b2 <proc_stage_status+0xde>
 800589c:	4b08      	ldr	r3, [pc, #32]	@ (80058c0 <proc_stage_status+0xec>)
 800589e:	61fb      	str	r3, [r7, #28]
 80058a0:	69fb      	ldr	r3, [r7, #28]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f003 0301 	and.w	r3, r3, #1
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d000      	beq.n	80058ae <proc_stage_status+0xda>
 80058ac:	be00      	bkpt	0x0000
 80058ae:	2300      	movs	r3, #0
 80058b0:	e000      	b.n	80058b4 <proc_stage_status+0xe0>
  if (usbd_edpt_stalled(rhport, p_msc->ep_in)) {
    usbd_edpt_clear_stall(rhport, p_msc->ep_in);
    send_csw(p_msc);
  }
  #endif
  return true;
 80058b2:	2301      	movs	r3, #1
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3728      	adds	r7, #40	@ 0x28
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}
 80058bc:	200107bc 	.word	0x200107bc
 80058c0:	e000edf0 	.word	0xe000edf0

080058c4 <tud_msc_read10_complete_cb>:

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_read10_complete_cb(uint8_t lun) {
 80058c4:	b480      	push	{r7}
 80058c6:	b083      	sub	sp, #12
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	4603      	mov	r3, r0
 80058cc:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 80058ce:	bf00      	nop
 80058d0:	370c      	adds	r7, #12
 80058d2:	46bd      	mov	sp, r7
 80058d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d8:	4770      	bx	lr

080058da <tud_msc_write10_complete_cb>:

TU_ATTR_WEAK void tud_msc_write10_complete_cb(uint8_t lun) {
 80058da:	b480      	push	{r7}
 80058dc:	b083      	sub	sp, #12
 80058de:	af00      	add	r7, sp, #0
 80058e0:	4603      	mov	r3, r0
 80058e2:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 80058e4:	bf00      	nop
 80058e6:	370c      	adds	r7, #12
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr

080058f0 <tud_msc_scsi_complete_cb>:

TU_ATTR_WEAK void tud_msc_scsi_complete_cb(uint8_t lun, uint8_t const scsi_cmd[16]) {
 80058f0:	b480      	push	{r7}
 80058f2:	b083      	sub	sp, #12
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	4603      	mov	r3, r0
 80058f8:	6039      	str	r1, [r7, #0]
 80058fa:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  (void) scsi_cmd;
}
 80058fc:	bf00      	nop
 80058fe:	370c      	adds	r7, #12
 8005900:	46bd      	mov	sp, r7
 8005902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005906:	4770      	bx	lr

08005908 <tud_msc_get_maxlun_cb>:

TU_ATTR_WEAK uint8_t tud_msc_get_maxlun_cb(void) {
 8005908:	b480      	push	{r7}
 800590a:	af00      	add	r7, sp, #0
  return 1;
 800590c:	2301      	movs	r3, #1
}
 800590e:	4618      	mov	r0, r3
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <tud_msc_start_stop_cb>:

TU_ATTR_WEAK bool tud_msc_start_stop_cb(uint8_t lun, uint8_t power_condition, bool start, bool load_eject) {
 8005918:	b490      	push	{r4, r7}
 800591a:	b082      	sub	sp, #8
 800591c:	af00      	add	r7, sp, #0
 800591e:	4604      	mov	r4, r0
 8005920:	4608      	mov	r0, r1
 8005922:	4611      	mov	r1, r2
 8005924:	461a      	mov	r2, r3
 8005926:	4623      	mov	r3, r4
 8005928:	71fb      	strb	r3, [r7, #7]
 800592a:	4603      	mov	r3, r0
 800592c:	71bb      	strb	r3, [r7, #6]
 800592e:	460b      	mov	r3, r1
 8005930:	717b      	strb	r3, [r7, #5]
 8005932:	4613      	mov	r3, r2
 8005934:	713b      	strb	r3, [r7, #4]
  (void) lun;
  (void) power_condition;
  (void) start;
  (void) load_eject;
  return true;
 8005936:	2301      	movs	r3, #1
}
 8005938:	4618      	mov	r0, r3
 800593a:	3708      	adds	r7, #8
 800593c:	46bd      	mov	sp, r7
 800593e:	bc90      	pop	{r4, r7}
 8005940:	4770      	bx	lr

08005942 <tud_msc_prevent_allow_medium_removal_cb>:

TU_ATTR_WEAK bool tud_msc_prevent_allow_medium_removal_cb(uint8_t lun, uint8_t prohibit_removal, uint8_t control) {
 8005942:	b480      	push	{r7}
 8005944:	b083      	sub	sp, #12
 8005946:	af00      	add	r7, sp, #0
 8005948:	4603      	mov	r3, r0
 800594a:	71fb      	strb	r3, [r7, #7]
 800594c:	460b      	mov	r3, r1
 800594e:	71bb      	strb	r3, [r7, #6]
 8005950:	4613      	mov	r3, r2
 8005952:	717b      	strb	r3, [r7, #5]
  (void) lun;
  (void) prohibit_removal;
  (void) control;
  return true;
 8005954:	2301      	movs	r3, #1
}
 8005956:	4618      	mov	r0, r3
 8005958:	370c      	adds	r7, #12
 800595a:	46bd      	mov	sp, r7
 800595c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005960:	4770      	bx	lr

08005962 <tud_msc_request_sense_cb>:

TU_ATTR_WEAK int32_t tud_msc_request_sense_cb(uint8_t lun, void* buffer, uint16_t bufsize) {
 8005962:	b480      	push	{r7}
 8005964:	b083      	sub	sp, #12
 8005966:	af00      	add	r7, sp, #0
 8005968:	4603      	mov	r3, r0
 800596a:	6039      	str	r1, [r7, #0]
 800596c:	71fb      	strb	r3, [r7, #7]
 800596e:	4613      	mov	r3, r2
 8005970:	80bb      	strh	r3, [r7, #4]
  (void) lun;
  (void) buffer;
  (void) bufsize;
  return sizeof(scsi_sense_fixed_resp_t);
 8005972:	2312      	movs	r3, #18
}
 8005974:	4618      	mov	r0, r3
 8005976:	370c      	adds	r7, #12
 8005978:	46bd      	mov	sp, r7
 800597a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597e:	4770      	bx	lr

08005980 <tud_msc_is_writable_cb>:

TU_ATTR_WEAK bool tud_msc_is_writable_cb(uint8_t lun) {
 8005980:	b480      	push	{r7}
 8005982:	b083      	sub	sp, #12
 8005984:	af00      	add	r7, sp, #0
 8005986:	4603      	mov	r3, r0
 8005988:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  return true;
 800598a:	2301      	movs	r3, #1
}
 800598c:	4618      	mov	r0, r3
 800598e:	370c      	adds	r7, #12
 8005990:	46bd      	mov	sp, r7
 8005992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005996:	4770      	bx	lr

08005998 <tud_msc_set_sense>:
#endif

//--------------------------------------------------------------------+
// APPLICATION API
//--------------------------------------------------------------------+
bool tud_msc_set_sense(uint8_t lun, uint8_t sense_key, uint8_t add_sense_code, uint8_t add_sense_qualifier) {
 8005998:	b490      	push	{r4, r7}
 800599a:	b082      	sub	sp, #8
 800599c:	af00      	add	r7, sp, #0
 800599e:	4604      	mov	r4, r0
 80059a0:	4608      	mov	r0, r1
 80059a2:	4611      	mov	r1, r2
 80059a4:	461a      	mov	r2, r3
 80059a6:	4623      	mov	r3, r4
 80059a8:	71fb      	strb	r3, [r7, #7]
 80059aa:	4603      	mov	r3, r0
 80059ac:	71bb      	strb	r3, [r7, #6]
 80059ae:	460b      	mov	r3, r1
 80059b0:	717b      	strb	r3, [r7, #5]
 80059b2:	4613      	mov	r3, r2
 80059b4:	713b      	strb	r3, [r7, #4]
  (void) lun;
  _mscd_itf.sense_key           = sense_key;
 80059b6:	4a09      	ldr	r2, [pc, #36]	@ (80059dc <tud_msc_set_sense+0x44>)
 80059b8:	79bb      	ldrb	r3, [r7, #6]
 80059ba:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
  _mscd_itf.add_sense_code      = add_sense_code;
 80059be:	4a07      	ldr	r2, [pc, #28]	@ (80059dc <tud_msc_set_sense+0x44>)
 80059c0:	797b      	ldrb	r3, [r7, #5]
 80059c2:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
  _mscd_itf.add_sense_qualifier = add_sense_qualifier;
 80059c6:	4a05      	ldr	r2, [pc, #20]	@ (80059dc <tud_msc_set_sense+0x44>)
 80059c8:	793b      	ldrb	r3, [r7, #4]
 80059ca:	f882 303b 	strb.w	r3, [r2, #59]	@ 0x3b
  return true;
 80059ce:	2301      	movs	r3, #1
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	3708      	adds	r7, #8
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bc90      	pop	{r4, r7}
 80059d8:	4770      	bx	lr
 80059da:	bf00      	nop
 80059dc:	2001077c 	.word	0x2001077c

080059e0 <mscd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void mscd_init(void) {
 80059e0:	b580      	push	{r7, lr}
 80059e2:	af00      	add	r7, sp, #0
  TU_LOG_INT(CFG_TUD_MSC_LOG_LEVEL, sizeof(mscd_interface_t));
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 80059e4:	2240      	movs	r2, #64	@ 0x40
 80059e6:	2100      	movs	r1, #0
 80059e8:	4802      	ldr	r0, [pc, #8]	@ (80059f4 <mscd_init+0x14>)
 80059ea:	f007 fae6 	bl	800cfba <memset>
}
 80059ee:	bf00      	nop
 80059f0:	bd80      	pop	{r7, pc}
 80059f2:	bf00      	nop
 80059f4:	2001077c 	.word	0x2001077c

080059f8 <mscd_reset>:

bool mscd_deinit(void) {
  return true; // nothing to do
}

void mscd_reset(uint8_t rhport) {
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b082      	sub	sp, #8
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	4603      	mov	r3, r0
 8005a00:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 8005a02:	2240      	movs	r2, #64	@ 0x40
 8005a04:	2100      	movs	r1, #0
 8005a06:	4803      	ldr	r0, [pc, #12]	@ (8005a14 <mscd_reset+0x1c>)
 8005a08:	f007 fad7 	bl	800cfba <memset>
}
 8005a0c:	bf00      	nop
 8005a0e:	3708      	adds	r7, #8
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}
 8005a14:	2001077c 	.word	0x2001077c

08005a18 <mscd_open>:

uint16_t mscd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len) {
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b08e      	sub	sp, #56	@ 0x38
 8005a1c:	af02      	add	r7, sp, #8
 8005a1e:	4603      	mov	r3, r0
 8005a20:	6039      	str	r1, [r7, #0]
 8005a22:	71fb      	strb	r3, [r7, #7]
 8005a24:	4613      	mov	r3, r2
 8005a26:	80bb      	strh	r3, [r7, #4]
  // only support SCSI's BOT protocol
  TU_VERIFY(TUSB_CLASS_MSC    == itf_desc->bInterfaceClass &&
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	795b      	ldrb	r3, [r3, #5]
 8005a2c:	2b08      	cmp	r3, #8
 8005a2e:	d107      	bne.n	8005a40 <mscd_open+0x28>
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	799b      	ldrb	r3, [r3, #6]
 8005a34:	2b06      	cmp	r3, #6
 8005a36:	d103      	bne.n	8005a40 <mscd_open+0x28>
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	79db      	ldrb	r3, [r3, #7]
 8005a3c:	2b50      	cmp	r3, #80	@ 0x50
 8005a3e:	d001      	beq.n	8005a44 <mscd_open+0x2c>
 8005a40:	2300      	movs	r3, #0
 8005a42:	e064      	b.n	8005b0e <mscd_open+0xf6>
            MSC_SUBCLASS_SCSI == itf_desc->bInterfaceSubClass &&
            MSC_PROTOCOL_BOT  == itf_desc->bInterfaceProtocol, 0);
  uint16_t const drv_len = sizeof(tusb_desc_interface_t) + 2*sizeof(tusb_desc_endpoint_t);
 8005a44:	2317      	movs	r3, #23
 8005a46:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  TU_ASSERT(max_len >= drv_len, 0); // Max length must be at least 1 interface + 2 endpoints
 8005a48:	88ba      	ldrh	r2, [r7, #4]
 8005a4a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d20a      	bcs.n	8005a66 <mscd_open+0x4e>
 8005a50:	4b31      	ldr	r3, [pc, #196]	@ (8005b18 <mscd_open+0x100>)
 8005a52:	61fb      	str	r3, [r7, #28]
 8005a54:	69fb      	ldr	r3, [r7, #28]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 0301 	and.w	r3, r3, #1
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d000      	beq.n	8005a62 <mscd_open+0x4a>
 8005a60:	be00      	bkpt	0x0000
 8005a62:	2300      	movs	r3, #0
 8005a64:	e053      	b.n	8005b0e <mscd_open+0xf6>

  mscd_interface_t * p_msc = &_mscd_itf;
 8005a66:	4b2d      	ldr	r3, [pc, #180]	@ (8005b1c <mscd_open+0x104>)
 8005a68:	62bb      	str	r3, [r7, #40]	@ 0x28
  p_msc->itf_num = itf_desc->bInterfaceNumber;
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	789a      	ldrb	r2, [r3, #2]
 8005a6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a70:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  p_msc->rhport = rhport;
 8005a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a76:	79fa      	ldrb	r2, [r7, #7]
 8005a78:	77da      	strb	r2, [r3, #31]
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8005a7e:	69bb      	ldr	r3, [r7, #24]
 8005a80:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	781b      	ldrb	r3, [r3, #0]
 8005a86:	461a      	mov	r2, r3
 8005a88:	697b      	ldr	r3, [r7, #20]
 8005a8a:	1899      	adds	r1, r3, r2

  // Open endpoint pair
  TU_ASSERT(usbd_open_edpt_pair(rhport, tu_desc_next(itf_desc), 2, TUSB_XFER_BULK, &p_msc->ep_out, &p_msc->ep_in), 0);
 8005a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a8e:	332f      	adds	r3, #47	@ 0x2f
 8005a90:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a92:	322e      	adds	r2, #46	@ 0x2e
 8005a94:	79f8      	ldrb	r0, [r7, #7]
 8005a96:	9201      	str	r2, [sp, #4]
 8005a98:	9300      	str	r3, [sp, #0]
 8005a9a:	2302      	movs	r3, #2
 8005a9c:	2202      	movs	r2, #2
 8005a9e:	f003 fe69 	bl	8009774 <usbd_open_edpt_pair>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	f083 0301 	eor.w	r3, r3, #1
 8005aa8:	b2db      	uxtb	r3, r3
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d00a      	beq.n	8005ac4 <mscd_open+0xac>
 8005aae:	4b1a      	ldr	r3, [pc, #104]	@ (8005b18 <mscd_open+0x100>)
 8005ab0:	623b      	str	r3, [r7, #32]
 8005ab2:	6a3b      	ldr	r3, [r7, #32]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 0301 	and.w	r3, r3, #1
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d000      	beq.n	8005ac0 <mscd_open+0xa8>
 8005abe:	be00      	bkpt	0x0000
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	e024      	b.n	8005b0e <mscd_open+0xf6>
 8005ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ac6:	613b      	str	r3, [r7, #16]
  uint8_t rhport = p_msc->rhport;
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	7fdb      	ldrb	r3, [r3, #31]
 8005acc:	73fb      	strb	r3, [r7, #15]
  p_msc->stage = MSC_STAGE_CMD;
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8005adc:	7bf8      	ldrb	r0, [r7, #15]
 8005ade:	2300      	movs	r3, #0
 8005ae0:	9300      	str	r3, [sp, #0]
 8005ae2:	231f      	movs	r3, #31
 8005ae4:	4a0e      	ldr	r2, [pc, #56]	@ (8005b20 <mscd_open+0x108>)
 8005ae6:	f003 ff43 	bl	8009970 <usbd_edpt_xfer>
 8005aea:	4603      	mov	r3, r0

  // Prepare for Command Block Wrapper
  TU_ASSERT(prepare_cbw(p_msc), drv_len);
 8005aec:	f083 0301 	eor.w	r3, r3, #1
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d00a      	beq.n	8005b0c <mscd_open+0xf4>
 8005af6:	4b08      	ldr	r3, [pc, #32]	@ (8005b18 <mscd_open+0x100>)
 8005af8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 0301 	and.w	r3, r3, #1
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d000      	beq.n	8005b08 <mscd_open+0xf0>
 8005b06:	be00      	bkpt	0x0000
 8005b08:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005b0a:	e000      	b.n	8005b0e <mscd_open+0xf6>

  return drv_len;
 8005b0c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 8005b0e:	4618      	mov	r0, r3
 8005b10:	3730      	adds	r7, #48	@ 0x30
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}
 8005b16:	bf00      	nop
 8005b18:	e000edf0 	.word	0xe000edf0
 8005b1c:	2001077c 	.word	0x2001077c
 8005b20:	200107bc 	.word	0x200107bc

08005b24 <proc_bot_reset>:

static void proc_bot_reset(mscd_interface_t* p_msc) {
 8005b24:	b480      	push	{r7}
 8005b26:	b083      	sub	sp, #12
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
  p_msc->stage       = MSC_STAGE_CMD;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  p_msc->total_len   = 0;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	631a      	str	r2, [r3, #48]	@ 0x30
  p_msc->xferred_len = 0;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	635a      	str	r2, [r3, #52]	@ 0x34
  p_msc->sense_key           = 0;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2200      	movs	r2, #0
 8005b44:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  p_msc->add_sense_code      = 0;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  p_msc->add_sense_qualifier = 0;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2200      	movs	r2, #0
 8005b54:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
}
 8005b58:	bf00      	nop
 8005b5a:	370c      	adds	r7, #12
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b62:	4770      	bx	lr

08005b64 <mscd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool mscd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request) {
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b08e      	sub	sp, #56	@ 0x38
 8005b68:	af02      	add	r7, sp, #8
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	603a      	str	r2, [r7, #0]
 8005b6e:	71fb      	strb	r3, [r7, #7]
 8005b70:	460b      	mov	r3, r1
 8005b72:	71bb      	strb	r3, [r7, #6]
  if (stage != CONTROL_STAGE_SETUP) {
 8005b74:	79bb      	ldrb	r3, [r7, #6]
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d001      	beq.n	8005b7e <mscd_control_xfer_cb+0x1a>
    return true; // nothing to do with DATA & ACK stage
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e115      	b.n	8005daa <mscd_control_xfer_cb+0x246>
  }

  mscd_interface_t* p_msc = &_mscd_itf;
 8005b7e:	4b8d      	ldr	r3, [pc, #564]	@ (8005db4 <mscd_control_xfer_cb+0x250>)
 8005b80:	62fb      	str	r3, [r7, #44]	@ 0x2c

  // Clear Endpoint Feature (stall) for recovery
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	781b      	ldrb	r3, [r3, #0]
 8005b86:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005b8a:	b2db      	uxtb	r3, r3
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	f040 80c4 	bne.w	8005d1a <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	781b      	ldrb	r3, [r3, #0]
 8005b96:	f003 031f 	and.w	r3, r3, #31
 8005b9a:	b2db      	uxtb	r3, r3
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 8005b9c:	2b02      	cmp	r3, #2
 8005b9e:	f040 80bc 	bne.w	8005d1a <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	785b      	ldrb	r3, [r3, #1]
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 8005ba6:	2b01      	cmp	r3, #1
 8005ba8:	f040 80b7 	bne.w	8005d1a <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_FEATURE_EDPT_HALT == request->wValue ) {
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	885b      	ldrh	r3, [r3, #2]
 8005bb0:	b29b      	uxth	r3, r3
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	f040 80b1 	bne.w	8005d1a <mscd_control_xfer_cb+0x1b6>
    uint8_t const ep_addr = tu_u16_low(request->wIndex);
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	889b      	ldrh	r3, [r3, #4]
 8005bbc:	b29b      	uxth	r3, r3
 8005bbe:	83fb      	strh	r3, [r7, #30]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8005bc0:	8bfb      	ldrh	r3, [r7, #30]
 8005bc2:	b2db      	uxtb	r3, r3
 8005bc4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if (p_msc->stage == MSC_STAGE_NEED_RESET) {
 8005bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bca:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005bce:	2b04      	cmp	r3, #4
 8005bd0:	d107      	bne.n	8005be2 <mscd_control_xfer_cb+0x7e>
      // reset recovery is required to recover from this stage
      // Clear Stall request cannot resolve this -> continue to stall endpoint
      usbd_edpt_stall(rhport, ep_addr);
 8005bd2:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8005bd6:	79fb      	ldrb	r3, [r7, #7]
 8005bd8:	4611      	mov	r1, r2
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f003 ffea 	bl	8009bb4 <usbd_edpt_stall>
 8005be0:	e099      	b.n	8005d16 <mscd_control_xfer_cb+0x1b2>
    } else {
      if (ep_addr == p_msc->ep_in) {
 8005be2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005be4:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8005be8:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8005bec:	429a      	cmp	r2, r3
 8005bee:	d137      	bne.n	8005c60 <mscd_control_xfer_cb+0xfc>
        if (p_msc->stage == MSC_STAGE_STATUS) {
 8005bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bf2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005bf6:	2b02      	cmp	r3, #2
 8005bf8:	f040 808d 	bne.w	8005d16 <mscd_control_xfer_cb+0x1b2>
 8005bfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bfe:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 8005c00:	69bb      	ldr	r3, [r7, #24]
 8005c02:	7fdb      	ldrb	r3, [r3, #31]
 8005c04:	75fb      	strb	r3, [r7, #23]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 8005c06:	69bb      	ldr	r3, [r7, #24]
 8005c08:	689a      	ldr	r2, [r3, #8]
 8005c0a:	69bb      	ldr	r3, [r7, #24]
 8005c0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c0e:	1ad2      	subs	r2, r2, r3
 8005c10:	69bb      	ldr	r3, [r7, #24]
 8005c12:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 8005c14:	69bb      	ldr	r3, [r7, #24]
 8005c16:	2203      	movs	r2, #3
 8005c18:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 8005c1c:	69bb      	ldr	r3, [r7, #24]
 8005c1e:	3320      	adds	r3, #32
 8005c20:	220d      	movs	r2, #13
 8005c22:	4619      	mov	r1, r3
 8005c24:	4864      	ldr	r0, [pc, #400]	@ (8005db8 <mscd_control_xfer_cb+0x254>)
 8005c26:	f007 fa0b 	bl	800d040 <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8005c30:	7df8      	ldrb	r0, [r7, #23]
 8005c32:	2300      	movs	r3, #0
 8005c34:	9300      	str	r3, [sp, #0]
 8005c36:	230d      	movs	r3, #13
 8005c38:	4a5f      	ldr	r2, [pc, #380]	@ (8005db8 <mscd_control_xfer_cb+0x254>)
 8005c3a:	f003 fe99 	bl	8009970 <usbd_edpt_xfer>
 8005c3e:	4603      	mov	r3, r0
          // resume sending SCSI status if we are in this stage previously before stalled
          TU_ASSERT(send_csw(p_msc));
 8005c40:	f083 0301 	eor.w	r3, r3, #1
 8005c44:	b2db      	uxtb	r3, r3
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d065      	beq.n	8005d16 <mscd_control_xfer_cb+0x1b2>
 8005c4a:	4b5c      	ldr	r3, [pc, #368]	@ (8005dbc <mscd_control_xfer_cb+0x258>)
 8005c4c:	623b      	str	r3, [r7, #32]
 8005c4e:	6a3b      	ldr	r3, [r7, #32]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f003 0301 	and.w	r3, r3, #1
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d000      	beq.n	8005c5c <mscd_control_xfer_cb+0xf8>
 8005c5a:	be00      	bkpt	0x0000
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	e0a4      	b.n	8005daa <mscd_control_xfer_cb+0x246>
        }
      } else if (ep_addr == p_msc->ep_out) {
 8005c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c62:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8005c66:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8005c6a:	429a      	cmp	r2, r3
 8005c6c:	d153      	bne.n	8005d16 <mscd_control_xfer_cb+0x1b2>
        if (p_msc->stage == MSC_STAGE_CMD) {
 8005c6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c70:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d14e      	bne.n	8005d16 <mscd_control_xfer_cb+0x1b2>
          // part of reset recovery (probably due to invalid CBW) -> prepare for new command
          // Note: skip if already queued previously
          if (usbd_edpt_ready(rhport, p_msc->ep_out)) {
 8005c78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c7a:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8005c7e:	79fb      	ldrb	r3, [r7, #7]
 8005c80:	75bb      	strb	r3, [r7, #22]
 8005c82:	4613      	mov	r3, r2
 8005c84:	757b      	strb	r3, [r7, #21]
bool usbd_edpt_iso_activate(uint8_t rhport,  tusb_desc_endpoint_t const * p_endpoint_desc);

// Check if endpoint is ready (not busy and not stalled)
TU_ATTR_ALWAYS_INLINE static inline
bool usbd_edpt_ready(uint8_t rhport, uint8_t ep_addr) {
  const bool is_busy = usbd_edpt_busy(rhport, ep_addr);
 8005c86:	7d7a      	ldrb	r2, [r7, #21]
 8005c88:	7dbb      	ldrb	r3, [r7, #22]
 8005c8a:	4611      	mov	r1, r2
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	f003 ff63 	bl	8009b58 <usbd_edpt_busy>
 8005c92:	4603      	mov	r3, r0
 8005c94:	753b      	strb	r3, [r7, #20]
  const bool is_stalled = usbd_edpt_stalled(rhport, ep_addr);
 8005c96:	7d7a      	ldrb	r2, [r7, #21]
 8005c98:	7dbb      	ldrb	r3, [r7, #22]
 8005c9a:	4611      	mov	r1, r2
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	f004 f805 	bl	8009cac <usbd_edpt_stalled>
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	74fb      	strb	r3, [r7, #19]
  return !is_busy && !is_stalled;
 8005ca6:	7d3b      	ldrb	r3, [r7, #20]
 8005ca8:	f083 0301 	eor.w	r3, r3, #1
 8005cac:	b2db      	uxtb	r3, r3
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d007      	beq.n	8005cc2 <mscd_control_xfer_cb+0x15e>
 8005cb2:	7cfb      	ldrb	r3, [r7, #19]
 8005cb4:	f083 0301 	eor.w	r3, r3, #1
 8005cb8:	b2db      	uxtb	r3, r3
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d001      	beq.n	8005cc2 <mscd_control_xfer_cb+0x15e>
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	e000      	b.n	8005cc4 <mscd_control_xfer_cb+0x160>
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	f003 0301 	and.w	r3, r3, #1
 8005cc8:	b2db      	uxtb	r3, r3
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d023      	beq.n	8005d16 <mscd_control_xfer_cb+0x1b2>
 8005cce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cd0:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	7fdb      	ldrb	r3, [r3, #31]
 8005cd6:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8005ce6:	7af8      	ldrb	r0, [r7, #11]
 8005ce8:	2300      	movs	r3, #0
 8005cea:	9300      	str	r3, [sp, #0]
 8005cec:	231f      	movs	r3, #31
 8005cee:	4a32      	ldr	r2, [pc, #200]	@ (8005db8 <mscd_control_xfer_cb+0x254>)
 8005cf0:	f003 fe3e 	bl	8009970 <usbd_edpt_xfer>
 8005cf4:	4603      	mov	r3, r0
            TU_ASSERT(prepare_cbw(p_msc));
 8005cf6:	f083 0301 	eor.w	r3, r3, #1
 8005cfa:	b2db      	uxtb	r3, r3
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d00a      	beq.n	8005d16 <mscd_control_xfer_cb+0x1b2>
 8005d00:	4b2e      	ldr	r3, [pc, #184]	@ (8005dbc <mscd_control_xfer_cb+0x258>)
 8005d02:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 0301 	and.w	r3, r3, #1
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d000      	beq.n	8005d12 <mscd_control_xfer_cb+0x1ae>
 8005d10:	be00      	bkpt	0x0000
 8005d12:	2300      	movs	r3, #0
 8005d14:	e049      	b.n	8005daa <mscd_control_xfer_cb+0x246>
      } else {
        // nothing to do
      }
    }

    return true;
 8005d16:	2301      	movs	r3, #1
 8005d18:	e047      	b.n	8005daa <mscd_control_xfer_cb+0x246>
  }

  // From this point only handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	781b      	ldrb	r3, [r3, #0]
 8005d1e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005d22:	b2db      	uxtb	r3, r3
 8005d24:	2b20      	cmp	r3, #32
 8005d26:	d001      	beq.n	8005d2c <mscd_control_xfer_cb+0x1c8>
 8005d28:	2300      	movs	r3, #0
 8005d2a:	e03e      	b.n	8005daa <mscd_control_xfer_cb+0x246>

  switch ( request->bRequest ) {
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	785b      	ldrb	r3, [r3, #1]
 8005d30:	2bfe      	cmp	r3, #254	@ 0xfe
 8005d32:	d016      	beq.n	8005d62 <mscd_control_xfer_cb+0x1fe>
 8005d34:	2bff      	cmp	r3, #255	@ 0xff
 8005d36:	d135      	bne.n	8005da4 <mscd_control_xfer_cb+0x240>
    case MSC_REQ_RESET:
      TU_LOG_DRV("  MSC BOT Reset\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 0);
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	885b      	ldrh	r3, [r3, #2]
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d104      	bne.n	8005d4c <mscd_control_xfer_cb+0x1e8>
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	88db      	ldrh	r3, [r3, #6]
 8005d46:	b29b      	uxth	r3, r3
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d001      	beq.n	8005d50 <mscd_control_xfer_cb+0x1ec>
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	e02c      	b.n	8005daa <mscd_control_xfer_cb+0x246>
      proc_bot_reset(p_msc); // driver state reset
 8005d50:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005d52:	f7ff fee7 	bl	8005b24 <proc_bot_reset>
      tud_control_status(rhport, request);
 8005d56:	79fb      	ldrb	r3, [r7, #7]
 8005d58:	6839      	ldr	r1, [r7, #0]
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f003 fffe 	bl	8009d5c <tud_control_status>
    break;
 8005d60:	e022      	b.n	8005da8 <mscd_control_xfer_cb+0x244>

    case MSC_REQ_GET_MAX_LUN: {
      TU_LOG_DRV("  MSC Get Max Lun\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 1);
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	885b      	ldrh	r3, [r3, #2]
 8005d66:	b29b      	uxth	r3, r3
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d104      	bne.n	8005d76 <mscd_control_xfer_cb+0x212>
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	88db      	ldrh	r3, [r3, #6]
 8005d70:	b29b      	uxth	r3, r3
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d001      	beq.n	8005d7a <mscd_control_xfer_cb+0x216>
 8005d76:	2300      	movs	r3, #0
 8005d78:	e017      	b.n	8005daa <mscd_control_xfer_cb+0x246>

      uint8_t maxlun = tud_msc_get_maxlun_cb();
 8005d7a:	f7ff fdc5 	bl	8005908 <tud_msc_get_maxlun_cb>
 8005d7e:	4603      	mov	r3, r0
 8005d80:	72bb      	strb	r3, [r7, #10]
      TU_VERIFY(maxlun != 0);
 8005d82:	7abb      	ldrb	r3, [r7, #10]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d101      	bne.n	8005d8c <mscd_control_xfer_cb+0x228>
 8005d88:	2300      	movs	r3, #0
 8005d8a:	e00e      	b.n	8005daa <mscd_control_xfer_cb+0x246>
      maxlun--; // MAX LUN is minus 1 by specs
 8005d8c:	7abb      	ldrb	r3, [r7, #10]
 8005d8e:	3b01      	subs	r3, #1
 8005d90:	b2db      	uxtb	r3, r3
 8005d92:	72bb      	strb	r3, [r7, #10]
      tud_control_xfer(rhport, request, &maxlun, 1);
 8005d94:	f107 020a 	add.w	r2, r7, #10
 8005d98:	79f8      	ldrb	r0, [r7, #7]
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	6839      	ldr	r1, [r7, #0]
 8005d9e:	f004 f861 	bl	8009e64 <tud_control_xfer>
 8005da2:	e001      	b.n	8005da8 <mscd_control_xfer_cb+0x244>
      break;
    }

    default: return false; // stall unsupported request
 8005da4:	2300      	movs	r3, #0
 8005da6:	e000      	b.n	8005daa <mscd_control_xfer_cb+0x246>
  }

  return true;
 8005da8:	2301      	movs	r3, #1
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3730      	adds	r7, #48	@ 0x30
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}
 8005db2:	bf00      	nop
 8005db4:	2001077c 	.word	0x2001077c
 8005db8:	200107bc 	.word	0x200107bc
 8005dbc:	e000edf0 	.word	0xe000edf0

08005dc0 <mscd_xfer_cb>:

bool mscd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes) {
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b09c      	sub	sp, #112	@ 0x70
 8005dc4:	af02      	add	r7, sp, #8
 8005dc6:	603b      	str	r3, [r7, #0]
 8005dc8:	4603      	mov	r3, r0
 8005dca:	71fb      	strb	r3, [r7, #7]
 8005dcc:	460b      	mov	r3, r1
 8005dce:	71bb      	strb	r3, [r7, #6]
 8005dd0:	4613      	mov	r3, r2
 8005dd2:	717b      	strb	r3, [r7, #5]
  (void) event;

  mscd_interface_t* p_msc = &_mscd_itf;
 8005dd4:	4b93      	ldr	r3, [pc, #588]	@ (8006024 <mscd_xfer_cb+0x264>)
 8005dd6:	663b      	str	r3, [r7, #96]	@ 0x60
  msc_cbw_t * p_cbw = &p_msc->cbw;
 8005dd8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005dda:	65fb      	str	r3, [r7, #92]	@ 0x5c
  msc_csw_t * p_csw = &p_msc->csw;
 8005ddc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005dde:	3320      	adds	r3, #32
 8005de0:	65bb      	str	r3, [r7, #88]	@ 0x58

  switch (p_msc->stage) {
 8005de2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005de4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005de8:	2b03      	cmp	r3, #3
 8005dea:	f200 820e 	bhi.w	800620a <mscd_xfer_cb+0x44a>
 8005dee:	a201      	add	r2, pc, #4	@ (adr r2, 8005df4 <mscd_xfer_cb+0x34>)
 8005df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005df4:	08005e05 	.word	0x08005e05
 8005df8:	0800608d 	.word	0x0800608d
 8005dfc:	0800620b 	.word	0x0800620b
 8005e00:	08006179 	.word	0x08006179
    case MSC_STAGE_CMD: {
      //------------- new CBW received -------------//
      // Complete IN while waiting for CMD is usually Status of previous SCSI op, ignore it
      if (ep_addr != p_msc->ep_out) {
 8005e04:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005e06:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8005e0a:	79ba      	ldrb	r2, [r7, #6]
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	d001      	beq.n	8005e14 <mscd_xfer_cb+0x54>
        return true;
 8005e10:	2301      	movs	r3, #1
 8005e12:	e21b      	b.n	800624c <mscd_xfer_cb+0x48c>
 8005e14:	4b84      	ldr	r3, [pc, #528]	@ (8006028 <mscd_xfer_cb+0x268>)
 8005e16:	633b      	str	r3, [r7, #48]	@ 0x30
  return *((uint32_t const *) mem);
 8005e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e1a:	681b      	ldr	r3, [r3, #0]
      }

      const uint32_t signature = tu_le32toh(tu_unaligned_read32(_mscd_epbuf.buf));
 8005e1c:	647b      	str	r3, [r7, #68]	@ 0x44

      if (!(xferred_bytes == sizeof(msc_cbw_t) && signature == MSC_CBW_SIGNATURE)) {
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	2b1f      	cmp	r3, #31
 8005e22:	d103      	bne.n	8005e2c <mscd_xfer_cb+0x6c>
 8005e24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e26:	4a81      	ldr	r2, [pc, #516]	@ (800602c <mscd_xfer_cb+0x26c>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d015      	beq.n	8005e58 <mscd_xfer_cb+0x98>
        // BOT 6.6.1 If CBW is not valid stall both endpoints until reset recovery
        TU_LOG_DRV("  SCSI CBW is not valid\r\n");
        p_msc->stage = MSC_STAGE_NEED_RESET;
 8005e2c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005e2e:	2204      	movs	r2, #4
 8005e30:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        usbd_edpt_stall(rhport, p_msc->ep_in);
 8005e34:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005e36:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8005e3a:	79fb      	ldrb	r3, [r7, #7]
 8005e3c:	4611      	mov	r1, r2
 8005e3e:	4618      	mov	r0, r3
 8005e40:	f003 feb8 	bl	8009bb4 <usbd_edpt_stall>
        usbd_edpt_stall(rhport, p_msc->ep_out);
 8005e44:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005e46:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8005e4a:	79fb      	ldrb	r3, [r7, #7]
 8005e4c:	4611      	mov	r1, r2
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f003 feb0 	bl	8009bb4 <usbd_edpt_stall>
        return false;
 8005e54:	2300      	movs	r3, #0
 8005e56:	e1f9      	b.n	800624c <mscd_xfer_cb+0x48c>
      }

      memcpy(p_cbw, _mscd_epbuf.buf, sizeof(msc_cbw_t));
 8005e58:	221f      	movs	r2, #31
 8005e5a:	4973      	ldr	r1, [pc, #460]	@ (8006028 <mscd_xfer_cb+0x268>)
 8005e5c:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8005e5e:	f007 f8ef 	bl	800d040 <memcpy>

      TU_LOG_DRV("  SCSI Command [Lun%u]: %s\r\n", p_cbw->lun, tu_lookup_find(&_msc_scsi_cmd_table, p_cbw->command[0]));
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_cbw, xferred_bytes, 2);

      p_csw->signature    = MSC_CSW_SIGNATURE;
 8005e62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005e64:	2200      	movs	r2, #0
 8005e66:	f042 0255 	orr.w	r2, r2, #85	@ 0x55
 8005e6a:	701a      	strb	r2, [r3, #0]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 8005e72:	705a      	strb	r2, [r3, #1]
 8005e74:	2200      	movs	r2, #0
 8005e76:	f042 0242 	orr.w	r2, r2, #66	@ 0x42
 8005e7a:	709a      	strb	r2, [r3, #2]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 8005e82:	70da      	strb	r2, [r3, #3]
      p_csw->tag          = p_cbw->tag;
 8005e84:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e86:	685a      	ldr	r2, [r3, #4]
 8005e88:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005e8a:	605a      	str	r2, [r3, #4]
      p_csw->data_residue = 0;
 8005e8c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005e8e:	2200      	movs	r2, #0
 8005e90:	721a      	strb	r2, [r3, #8]
 8005e92:	2200      	movs	r2, #0
 8005e94:	725a      	strb	r2, [r3, #9]
 8005e96:	2200      	movs	r2, #0
 8005e98:	729a      	strb	r2, [r3, #10]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	72da      	strb	r2, [r3, #11]
      p_csw->status       = MSC_CSW_STATUS_PASSED;
 8005e9e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	731a      	strb	r2, [r3, #12]

      /*------------- Parse command and prepare DATA -------------*/
      p_msc->stage = MSC_STAGE_DATA;
 8005ea4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      p_msc->total_len = p_cbw->total_bytes;
 8005eac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005eae:	689a      	ldr	r2, [r3, #8]
 8005eb0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005eb2:	631a      	str	r2, [r3, #48]	@ 0x30
      p_msc->xferred_len = 0;
 8005eb4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	635a      	str	r2, [r3, #52]	@ 0x34

      // Read10 or Write10
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8005eba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ebc:	7bdb      	ldrb	r3, [r3, #15]
 8005ebe:	2b28      	cmp	r3, #40	@ 0x28
 8005ec0:	d003      	beq.n	8005eca <mscd_xfer_cb+0x10a>
 8005ec2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ec4:	7bdb      	ldrb	r3, [r3, #15]
 8005ec6:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ec8:	d125      	bne.n	8005f16 <mscd_xfer_cb+0x156>
        uint8_t const status = rdwr10_validate_cmd(p_cbw);
 8005eca:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8005ecc:	f7ff fc11 	bl	80056f2 <rdwr10_validate_cmd>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

        if (status != MSC_CSW_STATUS_PASSED) {
 8005ed6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d006      	beq.n	8005eec <mscd_xfer_cb+0x12c>
          fail_scsi_op(p_msc, status);
 8005ede:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8005ee2:	4619      	mov	r1, r3
 8005ee4:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8005ee6:	f7ff fbab 	bl	8005640 <fail_scsi_op>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8005eea:	e0ce      	b.n	800608a <mscd_xfer_cb+0x2ca>
        } else if (p_cbw->total_bytes > 0) {
 8005eec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d00b      	beq.n	8005f0c <mscd_xfer_cb+0x14c>
          if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 8005ef4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ef6:	7bdb      	ldrb	r3, [r3, #15]
 8005ef8:	2b28      	cmp	r3, #40	@ 0x28
 8005efa:	d103      	bne.n	8005f04 <mscd_xfer_cb+0x144>
            proc_read10_cmd(p_msc);
 8005efc:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8005efe:	f000 fc99 	bl	8006834 <proc_read10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8005f02:	e0c2      	b.n	800608a <mscd_xfer_cb+0x2ca>
          } else {
            proc_write10_cmd(p_msc);
 8005f04:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8005f06:	f000 fd6b 	bl	80069e0 <proc_write10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8005f0a:	e0be      	b.n	800608a <mscd_xfer_cb+0x2ca>
          }
        } else {
          // no data transfer, only exist in complaint test suite
          p_msc->stage = MSC_STAGE_STATUS;
 8005f0c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005f0e:	2202      	movs	r2, #2
 8005f10:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8005f14:	e0b9      	b.n	800608a <mscd_xfer_cb+0x2ca>
        }
      } else {
        // For other SCSI commands
        // 1. OUT : queue transfer (invoke app callback after done)
        // 2. IN & Zero: Process if is built-in, else Invoke app callback. Skip DATA if zero length
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 8005f16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d041      	beq.n	8005fa2 <mscd_xfer_cb+0x1e2>
 8005f1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f20:	7b1b      	ldrb	r3, [r3, #12]
 8005f22:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return tu_bit_test(dir, 7);
 8005f26:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005f2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f2c:	2307      	movs	r3, #7
 8005f2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8005f32:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005f36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005f38:	fa22 f303 	lsr.w	r3, r2, r3
 8005f3c:	f003 0301 	and.w	r3, r3, #1
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	bf14      	ite	ne
 8005f44:	2301      	movne	r3, #1
 8005f46:	2300      	moveq	r3, #0
 8005f48:	b2db      	uxtb	r3, r3
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 8005f4a:	f083 0301 	eor.w	r3, r3, #1
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d026      	beq.n	8005fa2 <mscd_xfer_cb+0x1e2>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 8005f54:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f5c:	d904      	bls.n	8005f68 <mscd_xfer_cb+0x1a8>
            TU_LOG_DRV("  SCSI reject non READ10/WRITE10 with large data\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8005f5e:	2101      	movs	r1, #1
 8005f60:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8005f62:	f7ff fb6d 	bl	8005640 <fail_scsi_op>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 8005f66:	e08f      	b.n	8006088 <mscd_xfer_cb+0x2c8>
          } else {
            // Didn't check for case 9 (Ho > Dn), which requires examining scsi command first
            // but it is OK to just receive data then responded with failed status
            TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_out, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 8005f68:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005f6a:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8005f6e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f72:	b29b      	uxth	r3, r3
 8005f74:	79f8      	ldrb	r0, [r7, #7]
 8005f76:	2200      	movs	r2, #0
 8005f78:	9200      	str	r2, [sp, #0]
 8005f7a:	4a2b      	ldr	r2, [pc, #172]	@ (8006028 <mscd_xfer_cb+0x268>)
 8005f7c:	f003 fcf8 	bl	8009970 <usbd_edpt_xfer>
 8005f80:	4603      	mov	r3, r0
 8005f82:	f083 0301 	eor.w	r3, r3, #1
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d07d      	beq.n	8006088 <mscd_xfer_cb+0x2c8>
 8005f8c:	4b28      	ldr	r3, [pc, #160]	@ (8006030 <mscd_xfer_cb+0x270>)
 8005f8e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f003 0301 	and.w	r3, r3, #1
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d000      	beq.n	8005f9e <mscd_xfer_cb+0x1de>
 8005f9c:	be00      	bkpt	0x0000
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	e154      	b.n	800624c <mscd_xfer_cb+0x48c>
          }
        } else {
          // First process if it is a built-in commands
          int32_t resplen = proc_builtin_scsi(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, CFG_TUD_MSC_EP_BUFSIZE);
 8005fa2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005fa4:	7b58      	ldrb	r0, [r3, #13]
 8005fa6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005fa8:	f103 010f 	add.w	r1, r3, #15
 8005fac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005fb0:	4a1d      	ldr	r2, [pc, #116]	@ (8006028 <mscd_xfer_cb+0x268>)
 8005fb2:	f000 f953 	bl	800625c <proc_builtin_scsi>
 8005fb6:	6678      	str	r0, [r7, #100]	@ 0x64

          // Invoke user callback if not built-in
          if ((resplen < 0) && (p_msc->sense_key == 0)) {
 8005fb8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	da10      	bge.n	8005fe0 <mscd_xfer_cb+0x220>
 8005fbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005fc0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d10b      	bne.n	8005fe0 <mscd_xfer_cb+0x220>
            resplen = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t)p_msc->total_len);
 8005fc8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005fca:	7b58      	ldrb	r0, [r3, #13]
 8005fcc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005fce:	f103 010f 	add.w	r1, r3, #15
 8005fd2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fd6:	b29b      	uxth	r3, r3
 8005fd8:	4a13      	ldr	r2, [pc, #76]	@ (8006028 <mscd_xfer_cb+0x268>)
 8005fda:	f7fa fefd 	bl	8000dd8 <tud_msc_scsi_cb>
 8005fde:	6678      	str	r0, [r7, #100]	@ 0x64
          }

          if (resplen < 0) {
 8005fe0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	da04      	bge.n	8005ff0 <mscd_xfer_cb+0x230>
            // unsupported command
            TU_LOG_DRV("  SCSI unsupported or failed command\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8005fe6:	2101      	movs	r1, #1
 8005fe8:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8005fea:	f7ff fb29 	bl	8005640 <fail_scsi_op>
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
            }
          }
        }
      }
      break;
 8005fee:	e10e      	b.n	800620e <mscd_xfer_cb+0x44e>
          } else if (resplen == 0) {
 8005ff0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d10d      	bne.n	8006012 <mscd_xfer_cb+0x252>
            if (p_cbw->total_bytes > 0) {
 8005ff6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d004      	beq.n	8006008 <mscd_xfer_cb+0x248>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8005ffe:	2101      	movs	r1, #1
 8006000:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8006002:	f7ff fb1d 	bl	8005640 <fail_scsi_op>
      break;
 8006006:	e102      	b.n	800620e <mscd_xfer_cb+0x44e>
              p_msc->stage = MSC_STAGE_STATUS;
 8006008:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800600a:	2202      	movs	r2, #2
 800600c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      break;
 8006010:	e0fd      	b.n	800620e <mscd_xfer_cb+0x44e>
            if (p_cbw->total_bytes == 0) {
 8006012:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d10c      	bne.n	8006034 <mscd_xfer_cb+0x274>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800601a:	2101      	movs	r1, #1
 800601c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800601e:	f7ff fb0f 	bl	8005640 <fail_scsi_op>
      break;
 8006022:	e0f4      	b.n	800620e <mscd_xfer_cb+0x44e>
 8006024:	2001077c 	.word	0x2001077c
 8006028:	200107bc 	.word	0x200107bc
 800602c:	43425355 	.word	0x43425355
 8006030:	e000edf0 	.word	0xe000edf0
              p_msc->total_len = tu_min32((uint32_t)resplen, p_cbw->total_bytes);
 8006034:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006036:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006038:	689b      	ldr	r3, [r3, #8]
 800603a:	623a      	str	r2, [r7, #32]
 800603c:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 800603e:	6a3a      	ldr	r2, [r7, #32]
 8006040:	69fb      	ldr	r3, [r7, #28]
 8006042:	429a      	cmp	r2, r3
 8006044:	bf28      	it	cs
 8006046:	461a      	movcs	r2, r3
 8006048:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800604a:	631a      	str	r2, [r3, #48]	@ 0x30
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 800604c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800604e:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8006052:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006056:	b29b      	uxth	r3, r3
 8006058:	79f8      	ldrb	r0, [r7, #7]
 800605a:	2200      	movs	r2, #0
 800605c:	9200      	str	r2, [sp, #0]
 800605e:	4a7d      	ldr	r2, [pc, #500]	@ (8006254 <mscd_xfer_cb+0x494>)
 8006060:	f003 fc86 	bl	8009970 <usbd_edpt_xfer>
 8006064:	4603      	mov	r3, r0
 8006066:	f083 0301 	eor.w	r3, r3, #1
 800606a:	b2db      	uxtb	r3, r3
 800606c:	2b00      	cmp	r3, #0
 800606e:	f000 80ce 	beq.w	800620e <mscd_xfer_cb+0x44e>
 8006072:	4b79      	ldr	r3, [pc, #484]	@ (8006258 <mscd_xfer_cb+0x498>)
 8006074:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006076:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f003 0301 	and.w	r3, r3, #1
 800607e:	2b00      	cmp	r3, #0
 8006080:	d000      	beq.n	8006084 <mscd_xfer_cb+0x2c4>
 8006082:	be00      	bkpt	0x0000
 8006084:	2300      	movs	r3, #0
 8006086:	e0e1      	b.n	800624c <mscd_xfer_cb+0x48c>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 8006088:	bf00      	nop
      break;
 800608a:	e0c0      	b.n	800620e <mscd_xfer_cb+0x44e>
    }

    case MSC_STAGE_DATA:
      TU_LOG_DRV("  SCSI Data [Lun%u]\r\n", p_cbw->lun);
      TU_ASSERT(xferred_bytes <= CFG_TUD_MSC_EP_BUFSIZE); // sanity check to avoid buffer overflow
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006092:	d90a      	bls.n	80060aa <mscd_xfer_cb+0x2ea>
 8006094:	4b70      	ldr	r3, [pc, #448]	@ (8006258 <mscd_xfer_cb+0x498>)
 8006096:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006098:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f003 0301 	and.w	r3, r3, #1
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d000      	beq.n	80060a6 <mscd_xfer_cb+0x2e6>
 80060a4:	be00      	bkpt	0x0000
 80060a6:	2300      	movs	r3, #0
 80060a8:	e0d0      	b.n	800624c <mscd_xfer_cb+0x48c>
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, _mscd_epbuf.buf, xferred_bytes, 2);

      if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 80060aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80060ac:	7bdb      	ldrb	r3, [r3, #15]
 80060ae:	2b28      	cmp	r3, #40	@ 0x28
 80060b0:	d114      	bne.n	80060dc <mscd_xfer_cb+0x31c>
        p_msc->xferred_len += xferred_bytes;
 80060b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80060b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	441a      	add	r2, r3
 80060ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80060bc:	635a      	str	r2, [r3, #52]	@ 0x34

        if ( p_msc->xferred_len >= p_msc->total_len ) {
 80060be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80060c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80060c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80060c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d304      	bcc.n	80060d4 <mscd_xfer_cb+0x314>
          // Data Stage is complete
          p_msc->stage = MSC_STAGE_STATUS;
 80060ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80060cc:	2202      	movs	r2, #2
 80060ce:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        } else {
          // This scenario with command that take more than one transfer is already rejected at Command stage
          TU_BREAKPOINT();
        }
      }
    break;
 80060d2:	e09e      	b.n	8006212 <mscd_xfer_cb+0x452>
          proc_read10_cmd(p_msc);
 80060d4:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80060d6:	f000 fbad 	bl	8006834 <proc_read10_cmd>
    break;
 80060da:	e09a      	b.n	8006212 <mscd_xfer_cb+0x452>
      } else if (SCSI_CMD_WRITE_10 == p_cbw->command[0]) {
 80060dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80060de:	7bdb      	ldrb	r3, [r3, #15]
 80060e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80060e2:	d104      	bne.n	80060ee <mscd_xfer_cb+0x32e>
        proc_write10_host_data(p_msc, xferred_bytes);
 80060e4:	6839      	ldr	r1, [r7, #0]
 80060e6:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80060e8:	f000 fcca 	bl	8006a80 <proc_write10_host_data>
    break;
 80060ec:	e091      	b.n	8006212 <mscd_xfer_cb+0x452>
        p_msc->xferred_len += xferred_bytes;
 80060ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80060f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	441a      	add	r2, r3
 80060f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80060f8:	635a      	str	r2, [r3, #52]	@ 0x34
        if ( !is_data_in(p_cbw->dir) ) {
 80060fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80060fc:	7b1b      	ldrb	r3, [r3, #12]
 80060fe:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 8006100:	7efb      	ldrb	r3, [r7, #27]
 8006102:	617b      	str	r3, [r7, #20]
 8006104:	2307      	movs	r3, #7
 8006106:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8006108:	7cfb      	ldrb	r3, [r7, #19]
 800610a:	697a      	ldr	r2, [r7, #20]
 800610c:	fa22 f303 	lsr.w	r3, r2, r3
 8006110:	f003 0301 	and.w	r3, r3, #1
 8006114:	2b00      	cmp	r3, #0
 8006116:	bf14      	ite	ne
 8006118:	2301      	movne	r3, #1
 800611a:	2300      	moveq	r3, #0
 800611c:	b2db      	uxtb	r3, r3
        if ( !is_data_in(p_cbw->dir) ) {
 800611e:	f083 0301 	eor.w	r3, r3, #1
 8006122:	b2db      	uxtb	r3, r3
 8006124:	2b00      	cmp	r3, #0
 8006126:	d012      	beq.n	800614e <mscd_xfer_cb+0x38e>
          int32_t cb_result = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t) p_msc->total_len);
 8006128:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800612a:	7b58      	ldrb	r0, [r3, #13]
 800612c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800612e:	f103 010f 	add.w	r1, r3, #15
 8006132:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006136:	b29b      	uxth	r3, r3
 8006138:	4a46      	ldr	r2, [pc, #280]	@ (8006254 <mscd_xfer_cb+0x494>)
 800613a:	f7fa fe4d 	bl	8000dd8 <tud_msc_scsi_cb>
 800613e:	6538      	str	r0, [r7, #80]	@ 0x50
          if ( cb_result < 0 ) {
 8006140:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006142:	2b00      	cmp	r3, #0
 8006144:	da03      	bge.n	800614e <mscd_xfer_cb+0x38e>
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8006146:	2101      	movs	r1, #1
 8006148:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800614a:	f7ff fa79 	bl	8005640 <fail_scsi_op>
        if ( p_msc->xferred_len >= p_msc->total_len ) {
 800614e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006150:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006152:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006156:	429a      	cmp	r2, r3
 8006158:	d304      	bcc.n	8006164 <mscd_xfer_cb+0x3a4>
          p_msc->stage = MSC_STAGE_STATUS;
 800615a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800615c:	2202      	movs	r2, #2
 800615e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    break;
 8006162:	e056      	b.n	8006212 <mscd_xfer_cb+0x452>
          TU_BREAKPOINT();
 8006164:	4b3c      	ldr	r3, [pc, #240]	@ (8006258 <mscd_xfer_cb+0x498>)
 8006166:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006168:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f003 0301 	and.w	r3, r3, #1
 8006170:	2b00      	cmp	r3, #0
 8006172:	d04e      	beq.n	8006212 <mscd_xfer_cb+0x452>
 8006174:	be00      	bkpt	0x0000
    break;
 8006176:	e04c      	b.n	8006212 <mscd_xfer_cb+0x452>
      // processed immediately after this switch, supposedly to be empty
    break;

    case MSC_STAGE_STATUS_SENT:
      // Status phase is complete
      if ((ep_addr == p_msc->ep_in) && (xferred_bytes == sizeof(msc_csw_t))) {
 8006178:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800617a:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800617e:	79ba      	ldrb	r2, [r7, #6]
 8006180:	429a      	cmp	r2, r3
 8006182:	d148      	bne.n	8006216 <mscd_xfer_cb+0x456>
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	2b0d      	cmp	r3, #13
 8006188:	d145      	bne.n	8006216 <mscd_xfer_cb+0x456>
        // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_csw, xferred_bytes, 2);

        // Invoke complete callback if defined
        // Note: There is racing issue with samd51 + qspi flash testing with arduino
        // if complete_cb() is invoked after queuing the status.
        switch (p_cbw->command[0]) {
 800618a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800618c:	7bdb      	ldrb	r3, [r3, #15]
 800618e:	2b28      	cmp	r3, #40	@ 0x28
 8006190:	d002      	beq.n	8006198 <mscd_xfer_cb+0x3d8>
 8006192:	2b2a      	cmp	r3, #42	@ 0x2a
 8006194:	d006      	beq.n	80061a4 <mscd_xfer_cb+0x3e4>
 8006196:	e00b      	b.n	80061b0 <mscd_xfer_cb+0x3f0>
          case SCSI_CMD_READ_10:
            tud_msc_read10_complete_cb(p_cbw->lun);
 8006198:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800619a:	7b5b      	ldrb	r3, [r3, #13]
 800619c:	4618      	mov	r0, r3
 800619e:	f7ff fb91 	bl	80058c4 <tud_msc_read10_complete_cb>
            break;
 80061a2:	e00e      	b.n	80061c2 <mscd_xfer_cb+0x402>

          case SCSI_CMD_WRITE_10:
            tud_msc_write10_complete_cb(p_cbw->lun);
 80061a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80061a6:	7b5b      	ldrb	r3, [r3, #13]
 80061a8:	4618      	mov	r0, r3
 80061aa:	f7ff fb96 	bl	80058da <tud_msc_write10_complete_cb>
            break;
 80061ae:	e008      	b.n	80061c2 <mscd_xfer_cb+0x402>

          default:
            tud_msc_scsi_complete_cb(p_cbw->lun, p_cbw->command);
 80061b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80061b2:	7b5a      	ldrb	r2, [r3, #13]
 80061b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80061b6:	330f      	adds	r3, #15
 80061b8:	4619      	mov	r1, r3
 80061ba:	4610      	mov	r0, r2
 80061bc:	f7ff fb98 	bl	80058f0 <tud_msc_scsi_complete_cb>
            break;
 80061c0:	bf00      	nop
 80061c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80061c4:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	7fdb      	ldrb	r3, [r3, #31]
 80061ca:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2200      	movs	r2, #0
 80061d0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 80061da:	7af8      	ldrb	r0, [r7, #11]
 80061dc:	2300      	movs	r3, #0
 80061de:	9300      	str	r3, [sp, #0]
 80061e0:	231f      	movs	r3, #31
 80061e2:	4a1c      	ldr	r2, [pc, #112]	@ (8006254 <mscd_xfer_cb+0x494>)
 80061e4:	f003 fbc4 	bl	8009970 <usbd_edpt_xfer>
 80061e8:	4603      	mov	r3, r0
        }

        TU_ASSERT(prepare_cbw(p_msc));
 80061ea:	f083 0301 	eor.w	r3, r3, #1
 80061ee:	b2db      	uxtb	r3, r3
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d010      	beq.n	8006216 <mscd_xfer_cb+0x456>
 80061f4:	4b18      	ldr	r3, [pc, #96]	@ (8006258 <mscd_xfer_cb+0x498>)
 80061f6:	657b      	str	r3, [r7, #84]	@ 0x54
 80061f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f003 0301 	and.w	r3, r3, #1
 8006200:	2b00      	cmp	r3, #0
 8006202:	d000      	beq.n	8006206 <mscd_xfer_cb+0x446>
 8006204:	be00      	bkpt	0x0000
 8006206:	2300      	movs	r3, #0
 8006208:	e020      	b.n	800624c <mscd_xfer_cb+0x48c>
        // Any xfer ended here is considered unknown error, ignore it
        TU_LOG1("  Warning expect SCSI Status but received unknown data\r\n");
      }
      break;

    default: break; // nothing to do
 800620a:	bf00      	nop
 800620c:	e004      	b.n	8006218 <mscd_xfer_cb+0x458>
      break;
 800620e:	bf00      	nop
 8006210:	e002      	b.n	8006218 <mscd_xfer_cb+0x458>
    break;
 8006212:	bf00      	nop
 8006214:	e000      	b.n	8006218 <mscd_xfer_cb+0x458>
      break;
 8006216:	bf00      	nop
  }

  if (p_msc->stage == MSC_STAGE_STATUS) {
 8006218:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800621a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800621e:	2b02      	cmp	r3, #2
 8006220:	d113      	bne.n	800624a <mscd_xfer_cb+0x48a>
    TU_ASSERT(proc_stage_status(p_msc));
 8006222:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8006224:	f7ff fad6 	bl	80057d4 <proc_stage_status>
 8006228:	4603      	mov	r3, r0
 800622a:	f083 0301 	eor.w	r3, r3, #1
 800622e:	b2db      	uxtb	r3, r3
 8006230:	2b00      	cmp	r3, #0
 8006232:	d00a      	beq.n	800624a <mscd_xfer_cb+0x48a>
 8006234:	4b08      	ldr	r3, [pc, #32]	@ (8006258 <mscd_xfer_cb+0x498>)
 8006236:	637b      	str	r3, [r7, #52]	@ 0x34
 8006238:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f003 0301 	and.w	r3, r3, #1
 8006240:	2b00      	cmp	r3, #0
 8006242:	d000      	beq.n	8006246 <mscd_xfer_cb+0x486>
 8006244:	be00      	bkpt	0x0000
 8006246:	2300      	movs	r3, #0
 8006248:	e000      	b.n	800624c <mscd_xfer_cb+0x48c>
  }

  return true;
 800624a:	2301      	movs	r3, #1
}
 800624c:	4618      	mov	r0, r3
 800624e:	3768      	adds	r7, #104	@ 0x68
 8006250:	46bd      	mov	sp, r7
 8006252:	bd80      	pop	{r7, pc}
 8006254:	200107bc 	.word	0x200107bc
 8006258:	e000edf0 	.word	0xe000edf0

0800625c <proc_builtin_scsi>:
/* SCSI Command Process
 *------------------------------------------------------------------*/

// return response's length (copied to buffer). Negative if it is not an built-in command or indicate Failed status (CSW)
// In case of a failed status, sense key must be set for reason of failure
static int32_t proc_builtin_scsi(uint8_t lun, uint8_t const scsi_cmd[16], uint8_t* buffer, uint32_t bufsize) {
 800625c:	b580      	push	{r7, lr}
 800625e:	b0ac      	sub	sp, #176	@ 0xb0
 8006260:	af00      	add	r7, sp, #0
 8006262:	60b9      	str	r1, [r7, #8]
 8006264:	607a      	str	r2, [r7, #4]
 8006266:	603b      	str	r3, [r7, #0]
 8006268:	4603      	mov	r3, r0
 800626a:	73fb      	strb	r3, [r7, #15]
  (void)bufsize; // TODO refractor later
  int32_t resplen;

  mscd_interface_t* p_msc = &_mscd_itf;
 800626c:	4bc6      	ldr	r3, [pc, #792]	@ (8006588 <proc_builtin_scsi+0x32c>)
 800626e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  switch (scsi_cmd[0]) {
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	781b      	ldrb	r3, [r3, #0]
 8006276:	2b25      	cmp	r3, #37	@ 0x25
 8006278:	f200 82c3 	bhi.w	8006802 <proc_builtin_scsi+0x5a6>
 800627c:	a201      	add	r2, pc, #4	@ (adr r2, 8006284 <proc_builtin_scsi+0x28>)
 800627e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006282:	bf00      	nop
 8006284:	0800631d 	.word	0x0800631d
 8006288:	08006803 	.word	0x08006803
 800628c:	08006803 	.word	0x08006803
 8006290:	08006735 	.word	0x08006735
 8006294:	08006803 	.word	0x08006803
 8006298:	08006803 	.word	0x08006803
 800629c:	08006803 	.word	0x08006803
 80062a0:	08006803 	.word	0x08006803
 80062a4:	08006803 	.word	0x08006803
 80062a8:	08006803 	.word	0x08006803
 80062ac:	08006803 	.word	0x08006803
 80062b0:	08006803 	.word	0x08006803
 80062b4:	08006803 	.word	0x08006803
 80062b8:	08006803 	.word	0x08006803
 80062bc:	08006803 	.word	0x08006803
 80062c0:	08006803 	.word	0x08006803
 80062c4:	08006803 	.word	0x08006803
 80062c8:	08006803 	.word	0x08006803
 80062cc:	080065fb 	.word	0x080065fb
 80062d0:	08006803 	.word	0x08006803
 80062d4:	08006803 	.word	0x08006803
 80062d8:	08006803 	.word	0x08006803
 80062dc:	08006803 	.word	0x08006803
 80062e0:	08006803 	.word	0x08006803
 80062e4:	08006803 	.word	0x08006803
 80062e8:	08006803 	.word	0x08006803
 80062ec:	08006679 	.word	0x08006679
 80062f0:	08006367 	.word	0x08006367
 80062f4:	08006803 	.word	0x08006803
 80062f8:	08006803 	.word	0x08006803
 80062fc:	080063ef 	.word	0x080063ef
 8006300:	08006803 	.word	0x08006803
 8006304:	08006803 	.word	0x08006803
 8006308:	08006803 	.word	0x08006803
 800630c:	08006803 	.word	0x08006803
 8006310:	08006527 	.word	0x08006527
 8006314:	08006803 	.word	0x08006803
 8006318:	0800644b 	.word	0x0800644b
    case SCSI_CMD_TEST_UNIT_READY:
      resplen = 0;
 800631c:	2300      	movs	r3, #0
 800631e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (!tud_msc_test_unit_ready_cb(lun)) {
 8006322:	7bfb      	ldrb	r3, [r7, #15]
 8006324:	4618      	mov	r0, r3
 8006326:	f7fa fcc9 	bl	8000cbc <tud_msc_test_unit_ready_cb>
 800632a:	4603      	mov	r3, r0
 800632c:	f083 0301 	eor.w	r3, r3, #1
 8006330:	b2db      	uxtb	r3, r3
 8006332:	2b00      	cmp	r3, #0
 8006334:	f000 826a 	beq.w	800680c <proc_builtin_scsi+0x5b0>
        // Failed status response
        resplen = -1;
 8006338:	f04f 33ff 	mov.w	r3, #4294967295
 800633c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 8006340:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006344:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006348:	2b00      	cmp	r3, #0
 800634a:	f040 825f 	bne.w	800680c <proc_builtin_scsi+0x5b0>
 800634e:	7bfb      	ldrb	r3, [r7, #15]
 8006350:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8006354:	f897 0093 	ldrb.w	r0, [r7, #147]	@ 0x93
 8006358:	2300      	movs	r3, #0
 800635a:	223a      	movs	r2, #58	@ 0x3a
 800635c:	2102      	movs	r1, #2
 800635e:	f7ff fb1b 	bl	8005998 <tud_msc_set_sense>
}
 8006362:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 8006364:	e252      	b.n	800680c <proc_builtin_scsi+0x5b0>

    case SCSI_CMD_START_STOP_UNIT: {
      resplen = 0;
 8006366:	2300      	movs	r3, #0
 8006368:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_start_stop_unit_t const* start_stop = (scsi_start_stop_unit_t const*)scsi_cmd;
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
      if (!tud_msc_start_stop_cb(lun, start_stop->power_condition, start_stop->start, start_stop->load_eject)) {
 8006372:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006376:	791b      	ldrb	r3, [r3, #4]
 8006378:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800637c:	b2db      	uxtb	r3, r3
 800637e:	4619      	mov	r1, r3
 8006380:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006384:	791b      	ldrb	r3, [r3, #4]
 8006386:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800638a:	b2db      	uxtb	r3, r3
 800638c:	2b00      	cmp	r3, #0
 800638e:	bf14      	ite	ne
 8006390:	2301      	movne	r3, #1
 8006392:	2300      	moveq	r3, #0
 8006394:	b2da      	uxtb	r2, r3
 8006396:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800639a:	791b      	ldrb	r3, [r3, #4]
 800639c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	bf14      	ite	ne
 80063a6:	2301      	movne	r3, #1
 80063a8:	2300      	moveq	r3, #0
 80063aa:	b2db      	uxtb	r3, r3
 80063ac:	7bf8      	ldrb	r0, [r7, #15]
 80063ae:	f7ff fab3 	bl	8005918 <tud_msc_start_stop_cb>
 80063b2:	4603      	mov	r3, r0
 80063b4:	f083 0301 	eor.w	r3, r3, #1
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	f000 8228 	beq.w	8006810 <proc_builtin_scsi+0x5b4>
        // Failed status response
        resplen = -1;
 80063c0:	f04f 33ff 	mov.w	r3, #4294967295
 80063c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 80063c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80063cc:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	f040 821d 	bne.w	8006810 <proc_builtin_scsi+0x5b4>
 80063d6:	7bfb      	ldrb	r3, [r7, #15]
 80063d8:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 80063dc:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 80063e0:	2300      	movs	r3, #0
 80063e2:	223a      	movs	r2, #58	@ 0x3a
 80063e4:	2102      	movs	r1, #2
 80063e6:	f7ff fad7 	bl	8005998 <tud_msc_set_sense>
}
 80063ea:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 80063ec:	e210      	b.n	8006810 <proc_builtin_scsi+0x5b4>
    }

    case SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL: {
      resplen = 0;
 80063ee:	2300      	movs	r3, #0
 80063f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_prevent_allow_medium_removal_t const* prevent_allow = (scsi_prevent_allow_medium_removal_t const*)scsi_cmd;
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      if (!tud_msc_prevent_allow_medium_removal_cb(lun, prevent_allow->prohibit_removal, prevent_allow->control)) {
 80063fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80063fe:	7919      	ldrb	r1, [r3, #4]
 8006400:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006404:	795a      	ldrb	r2, [r3, #5]
 8006406:	7bfb      	ldrb	r3, [r7, #15]
 8006408:	4618      	mov	r0, r3
 800640a:	f7ff fa9a 	bl	8005942 <tud_msc_prevent_allow_medium_removal_cb>
 800640e:	4603      	mov	r3, r0
 8006410:	f083 0301 	eor.w	r3, r3, #1
 8006414:	b2db      	uxtb	r3, r3
 8006416:	2b00      	cmp	r3, #0
 8006418:	f000 81fc 	beq.w	8006814 <proc_builtin_scsi+0x5b8>
        // Failed status response
        resplen = -1;
 800641c:	f04f 33ff 	mov.w	r3, #4294967295
 8006420:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 8006424:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006428:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800642c:	2b00      	cmp	r3, #0
 800642e:	f040 81f1 	bne.w	8006814 <proc_builtin_scsi+0x5b8>
 8006432:	7bfb      	ldrb	r3, [r7, #15]
 8006434:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8006438:	f897 0091 	ldrb.w	r0, [r7, #145]	@ 0x91
 800643c:	2300      	movs	r3, #0
 800643e:	223a      	movs	r2, #58	@ 0x3a
 8006440:	2102      	movs	r1, #2
 8006442:	f7ff faa9 	bl	8005998 <tud_msc_set_sense>
}
 8006446:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 8006448:	e1e4      	b.n	8006814 <proc_builtin_scsi+0x5b8>
    case SCSI_CMD_READ_CAPACITY_10: {
      uint32_t block_count;
      uint32_t block_size;
      uint16_t block_size_u16;

      tud_msc_capacity_cb(lun, &block_count, &block_size_u16);
 800644a:	f107 0246 	add.w	r2, r7, #70	@ 0x46
 800644e:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8006452:	7bfb      	ldrb	r3, [r7, #15]
 8006454:	4618      	mov	r0, r3
 8006456:	f7fa fc3d 	bl	8000cd4 <tud_msc_capacity_cb>
      block_size = (uint32_t)block_size_u16;
 800645a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800645e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 8006462:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006464:	2b00      	cmp	r3, #0
 8006466:	d003      	beq.n	8006470 <proc_builtin_scsi+0x214>
 8006468:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800646c:	2b00      	cmp	r3, #0
 800646e:	d116      	bne.n	800649e <proc_builtin_scsi+0x242>
        resplen = -1;
 8006470:	f04f 33ff 	mov.w	r3, #4294967295
 8006474:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 8006478:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800647c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006480:	2b00      	cmp	r3, #0
 8006482:	f040 81d0 	bne.w	8006826 <proc_builtin_scsi+0x5ca>
 8006486:	7bfb      	ldrb	r3, [r7, #15]
 8006488:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800648c:	f897 0090 	ldrb.w	r0, [r7, #144]	@ 0x90
 8006490:	2300      	movs	r3, #0
 8006492:	223a      	movs	r2, #58	@ 0x3a
 8006494:	2102      	movs	r1, #2
 8006496:	f7ff fa7f 	bl	8005998 <tud_msc_set_sense>
}
 800649a:	bf00      	nop
        if (p_msc->sense_key == 0) {
 800649c:	e1c3      	b.n	8006826 <proc_builtin_scsi+0x5ca>
          set_sense_medium_not_present(lun);
        }
      } else {
        scsi_read_capacity10_resp_t read_capa10;

        read_capa10.last_lba = tu_htonl(block_count-1);
 800649e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80064a0:	3b01      	subs	r3, #1
 80064a2:	ba1b      	rev	r3, r3
 80064a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        read_capa10.block_size = tu_htonl(block_size);
 80064a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80064aa:	ba1b      	rev	r3, r3
 80064ac:	643b      	str	r3, [r7, #64]	@ 0x40

        resplen = sizeof(read_capa10);
 80064ae:	2308      	movs	r3, #8
 80064b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_capa10, (size_t) resplen));
 80064b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80064b8:	687a      	ldr	r2, [r7, #4]
 80064ba:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80064be:	683a      	ldr	r2, [r7, #0]
 80064c0:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 80064c4:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 80064c8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80064cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (dest == NULL) {
 80064d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d102      	bne.n	80064de <proc_builtin_scsi+0x282>
    return -1;
 80064d8:	f04f 33ff 	mov.w	r3, #4294967295
 80064dc:	e01e      	b.n	800651c <proc_builtin_scsi+0x2c0>
  if (count == 0u) {
 80064de:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d101      	bne.n	80064ea <proc_builtin_scsi+0x28e>
    return 0;
 80064e6:	2300      	movs	r3, #0
 80064e8:	e018      	b.n	800651c <proc_builtin_scsi+0x2c0>
  if (src == NULL) {
 80064ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d102      	bne.n	80064f8 <proc_builtin_scsi+0x29c>
    return -1;
 80064f2:	f04f 33ff 	mov.w	r3, #4294967295
 80064f6:	e011      	b.n	800651c <proc_builtin_scsi+0x2c0>
  if (count > destsz) {
 80064f8:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80064fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006500:	429a      	cmp	r2, r3
 8006502:	d202      	bcs.n	800650a <proc_builtin_scsi+0x2ae>
    return -1;
 8006504:	f04f 33ff 	mov.w	r3, #4294967295
 8006508:	e008      	b.n	800651c <proc_builtin_scsi+0x2c0>
  (void) memcpy(dest, src, count);
 800650a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800650e:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8006512:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8006516:	f006 fd93 	bl	800d040 <memcpy>
  return 0;
 800651a:	2300      	movs	r3, #0
 800651c:	2b00      	cmp	r3, #0
 800651e:	f000 817b 	beq.w	8006818 <proc_builtin_scsi+0x5bc>
 8006522:	2300      	movs	r3, #0
 8006524:	e181      	b.n	800682a <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_READ_FORMAT_CAPACITY: {
      scsi_read_format_capacity_data_t read_fmt_capa = {
 8006526:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800652a:	2200      	movs	r2, #0
 800652c:	601a      	str	r2, [r3, #0]
 800652e:	605a      	str	r2, [r3, #4]
 8006530:	609a      	str	r2, [r3, #8]
 8006532:	2308      	movs	r3, #8
 8006534:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8006538:	2302      	movs	r3, #2
 800653a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
      };

      uint32_t block_count;
      uint16_t block_size;

      tud_msc_capacity_cb(lun, &block_count, &block_size);
 800653e:	f107 022a 	add.w	r2, r7, #42	@ 0x2a
 8006542:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8006546:	7bfb      	ldrb	r3, [r7, #15]
 8006548:	4618      	mov	r0, r3
 800654a:	f7fa fbc3 	bl	8000cd4 <tud_msc_capacity_cb>

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 800654e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006550:	2b00      	cmp	r3, #0
 8006552:	d002      	beq.n	800655a <proc_builtin_scsi+0x2fe>
 8006554:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006556:	2b00      	cmp	r3, #0
 8006558:	d118      	bne.n	800658c <proc_builtin_scsi+0x330>
        resplen = -1;
 800655a:	f04f 33ff 	mov.w	r3, #4294967295
 800655e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 8006562:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006566:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800656a:	2b00      	cmp	r3, #0
 800656c:	f040 815b 	bne.w	8006826 <proc_builtin_scsi+0x5ca>
 8006570:	7bfb      	ldrb	r3, [r7, #15]
 8006572:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8006576:	f897 007f 	ldrb.w	r0, [r7, #127]	@ 0x7f
 800657a:	2300      	movs	r3, #0
 800657c:	223a      	movs	r2, #58	@ 0x3a
 800657e:	2102      	movs	r1, #2
 8006580:	f7ff fa0a 	bl	8005998 <tud_msc_set_sense>
}
 8006584:	bf00      	nop
        if (p_msc->sense_key == 0) {
 8006586:	e14e      	b.n	8006826 <proc_builtin_scsi+0x5ca>
 8006588:	2001077c 	.word	0x2001077c
          set_sense_medium_not_present(lun);
        }
      } else {
        read_fmt_capa.block_num = tu_htonl(block_count);
 800658c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800658e:	ba1b      	rev	r3, r3
 8006590:	637b      	str	r3, [r7, #52]	@ 0x34
        read_fmt_capa.block_size_u16 = tu_htons(block_size);
 8006592:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006594:	ba5b      	rev16	r3, r3
 8006596:	b29b      	uxth	r3, r3
 8006598:	877b      	strh	r3, [r7, #58]	@ 0x3a

        resplen = sizeof(read_fmt_capa);
 800659a:	230c      	movs	r3, #12
 800659c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_fmt_capa, (size_t) resplen));
 80065a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80065a4:	687a      	ldr	r2, [r7, #4]
 80065a6:	67ba      	str	r2, [r7, #120]	@ 0x78
 80065a8:	683a      	ldr	r2, [r7, #0]
 80065aa:	677a      	str	r2, [r7, #116]	@ 0x74
 80065ac:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80065b0:	673a      	str	r2, [r7, #112]	@ 0x70
 80065b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (dest == NULL) {
 80065b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d102      	bne.n	80065c0 <proc_builtin_scsi+0x364>
    return -1;
 80065ba:	f04f 33ff 	mov.w	r3, #4294967295
 80065be:	e017      	b.n	80065f0 <proc_builtin_scsi+0x394>
  if (count == 0u) {
 80065c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d101      	bne.n	80065ca <proc_builtin_scsi+0x36e>
    return 0;
 80065c6:	2300      	movs	r3, #0
 80065c8:	e012      	b.n	80065f0 <proc_builtin_scsi+0x394>
  if (src == NULL) {
 80065ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d102      	bne.n	80065d6 <proc_builtin_scsi+0x37a>
    return -1;
 80065d0:	f04f 33ff 	mov.w	r3, #4294967295
 80065d4:	e00c      	b.n	80065f0 <proc_builtin_scsi+0x394>
  if (count > destsz) {
 80065d6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80065d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80065da:	429a      	cmp	r2, r3
 80065dc:	d202      	bcs.n	80065e4 <proc_builtin_scsi+0x388>
    return -1;
 80065de:	f04f 33ff 	mov.w	r3, #4294967295
 80065e2:	e005      	b.n	80065f0 <proc_builtin_scsi+0x394>
  (void) memcpy(dest, src, count);
 80065e4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80065e6:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 80065e8:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 80065ea:	f006 fd29 	bl	800d040 <memcpy>
  return 0;
 80065ee:	2300      	movs	r3, #0
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	f000 8113 	beq.w	800681c <proc_builtin_scsi+0x5c0>
 80065f6:	2300      	movs	r3, #0
 80065f8:	e117      	b.n	800682a <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_INQUIRY: {
      scsi_inquiry_resp_t *inquiry_rsp = (scsi_inquiry_resp_t *) buffer;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      tu_memclr(inquiry_rsp, sizeof(scsi_inquiry_resp_t));
 8006600:	2224      	movs	r2, #36	@ 0x24
 8006602:	2100      	movs	r1, #0
 8006604:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8006608:	f006 fcd7 	bl	800cfba <memset>
      inquiry_rsp->is_removable = 1;
 800660c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006610:	7853      	ldrb	r3, [r2, #1]
 8006612:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006616:	7053      	strb	r3, [r2, #1]
      inquiry_rsp->version = 2;
 8006618:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800661c:	2202      	movs	r2, #2
 800661e:	709a      	strb	r2, [r3, #2]
      inquiry_rsp->response_data_format = 2;
 8006620:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006624:	78d3      	ldrb	r3, [r2, #3]
 8006626:	2102      	movs	r1, #2
 8006628:	f361 0303 	bfi	r3, r1, #0, #4
 800662c:	70d3      	strb	r3, [r2, #3]
      inquiry_rsp->additional_length = sizeof(scsi_inquiry_resp_t) - 5;
 800662e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006632:	221f      	movs	r2, #31
 8006634:	711a      	strb	r2, [r3, #4]

      resplen = (int32_t) tud_msc_inquiry2_cb(lun, inquiry_rsp, bufsize);
 8006636:	7bfb      	ldrb	r3, [r7, #15]
 8006638:	683a      	ldr	r2, [r7, #0]
 800663a:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 800663e:	4618      	mov	r0, r3
 8006640:	f7fe fff0 	bl	8005624 <tud_msc_inquiry2_cb>
 8006644:	4603      	mov	r3, r0
 8006646:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (resplen == 0) {
 800664a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800664e:	2b00      	cmp	r3, #0
 8006650:	f040 80e6 	bne.w	8006820 <proc_builtin_scsi+0x5c4>
        // stub callback with no response, use v1 callback
        tud_msc_inquiry_cb(lun, inquiry_rsp->vendor_id, inquiry_rsp->product_id, inquiry_rsp->product_rev);
 8006654:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006658:	f103 0108 	add.w	r1, r3, #8
 800665c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006660:	f103 0210 	add.w	r2, r3, #16
 8006664:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006668:	3320      	adds	r3, #32
 800666a:	7bf8      	ldrb	r0, [r7, #15]
 800666c:	f7fa fb04 	bl	8000c78 <tud_msc_inquiry_cb>
        resplen = sizeof(scsi_inquiry_resp_t);
 8006670:	2324      	movs	r3, #36	@ 0x24
 8006672:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      }
      break;
 8006676:	e0d3      	b.n	8006820 <proc_builtin_scsi+0x5c4>
    }

    case SCSI_CMD_MODE_SENSE_6: {
      scsi_mode_sense6_resp_t mode_resp = {
 8006678:	2303      	movs	r3, #3
 800667a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800667e:	2300      	movs	r3, #0
 8006680:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8006684:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006688:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800668c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006690:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006694:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006698:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800669c:	2300      	movs	r3, #0
 800669e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        .write_protected = false,
        .reserved = 0,
        .block_descriptor_len = 0 // no block descriptor are included
      };

      bool writable = tud_msc_is_writable_cb(lun);
 80066a2:	7bfb      	ldrb	r3, [r7, #15]
 80066a4:	4618      	mov	r0, r3
 80066a6:	f7ff f96b 	bl	8005980 <tud_msc_is_writable_cb>
 80066aa:	4603      	mov	r3, r0
 80066ac:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b

      mode_resp.write_protected = !writable;
 80066b0:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	bf14      	ite	ne
 80066b8:	2301      	movne	r3, #1
 80066ba:	2300      	moveq	r3, #0
 80066bc:	b2db      	uxtb	r3, r3
 80066be:	f083 0301 	eor.w	r3, r3, #1
 80066c2:	b2db      	uxtb	r3, r3
 80066c4:	f003 0301 	and.w	r3, r3, #1
 80066c8:	b2da      	uxtb	r2, r3
 80066ca:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80066ce:	f362 13c7 	bfi	r3, r2, #7, #1
 80066d2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

      resplen = sizeof(mode_resp);
 80066d6:	2304      	movs	r3, #4
 80066d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &mode_resp, (size_t) resplen));
 80066dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80066e0:	687a      	ldr	r2, [r7, #4]
 80066e2:	66ba      	str	r2, [r7, #104]	@ 0x68
 80066e4:	683a      	ldr	r2, [r7, #0]
 80066e6:	667a      	str	r2, [r7, #100]	@ 0x64
 80066e8:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80066ec:	663a      	str	r2, [r7, #96]	@ 0x60
 80066ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (dest == NULL) {
 80066f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d102      	bne.n	80066fc <proc_builtin_scsi+0x4a0>
    return -1;
 80066f6:	f04f 33ff 	mov.w	r3, #4294967295
 80066fa:	e017      	b.n	800672c <proc_builtin_scsi+0x4d0>
  if (count == 0u) {
 80066fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d101      	bne.n	8006706 <proc_builtin_scsi+0x4aa>
    return 0;
 8006702:	2300      	movs	r3, #0
 8006704:	e012      	b.n	800672c <proc_builtin_scsi+0x4d0>
  if (src == NULL) {
 8006706:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006708:	2b00      	cmp	r3, #0
 800670a:	d102      	bne.n	8006712 <proc_builtin_scsi+0x4b6>
    return -1;
 800670c:	f04f 33ff 	mov.w	r3, #4294967295
 8006710:	e00c      	b.n	800672c <proc_builtin_scsi+0x4d0>
  if (count > destsz) {
 8006712:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006714:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006716:	429a      	cmp	r2, r3
 8006718:	d202      	bcs.n	8006720 <proc_builtin_scsi+0x4c4>
    return -1;
 800671a:	f04f 33ff 	mov.w	r3, #4294967295
 800671e:	e005      	b.n	800672c <proc_builtin_scsi+0x4d0>
  (void) memcpy(dest, src, count);
 8006720:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006722:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8006724:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8006726:	f006 fc8b 	bl	800d040 <memcpy>
  return 0;
 800672a:	2300      	movs	r3, #0
 800672c:	2b00      	cmp	r3, #0
 800672e:	d079      	beq.n	8006824 <proc_builtin_scsi+0x5c8>
 8006730:	2300      	movs	r3, #0
 8006732:	e07a      	b.n	800682a <proc_builtin_scsi+0x5ce>
      break;
    }

    case SCSI_CMD_REQUEST_SENSE: {
      scsi_sense_fixed_resp_t sense_rsp = {
 8006734:	f107 0310 	add.w	r3, r7, #16
 8006738:	2200      	movs	r2, #0
 800673a:	601a      	str	r2, [r3, #0]
 800673c:	605a      	str	r2, [r3, #4]
 800673e:	609a      	str	r2, [r3, #8]
 8006740:	60da      	str	r2, [r3, #12]
 8006742:	821a      	strh	r2, [r3, #16]
 8006744:	7c3b      	ldrb	r3, [r7, #16]
 8006746:	2270      	movs	r2, #112	@ 0x70
 8006748:	f362 0306 	bfi	r3, r2, #0, #7
 800674c:	743b      	strb	r3, [r7, #16]
 800674e:	7c3b      	ldrb	r3, [r7, #16]
 8006750:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006754:	743b      	strb	r3, [r7, #16]
        .response_code = 0x70, // current, fixed format
        .valid = 1
      };

      sense_rsp.add_sense_len = sizeof(scsi_sense_fixed_resp_t) - 8;
 8006756:	230a      	movs	r3, #10
 8006758:	75fb      	strb	r3, [r7, #23]
      sense_rsp.sense_key = (uint8_t)(p_msc->sense_key & 0x0F);
 800675a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800675e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006762:	f003 030f 	and.w	r3, r3, #15
 8006766:	b2da      	uxtb	r2, r3
 8006768:	7cbb      	ldrb	r3, [r7, #18]
 800676a:	f362 0303 	bfi	r3, r2, #0, #4
 800676e:	74bb      	strb	r3, [r7, #18]
      sense_rsp.add_sense_code = p_msc->add_sense_code;
 8006770:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006774:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006778:	773b      	strb	r3, [r7, #28]
      sense_rsp.add_sense_qualifier = p_msc->add_sense_qualifier;
 800677a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800677e:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8006782:	777b      	strb	r3, [r7, #29]

      resplen = sizeof(sense_rsp);
 8006784:	2312      	movs	r3, #18
 8006786:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &sense_rsp, (size_t) resplen));
 800678a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800678e:	687a      	ldr	r2, [r7, #4]
 8006790:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006792:	683a      	ldr	r2, [r7, #0]
 8006794:	657a      	str	r2, [r7, #84]	@ 0x54
 8006796:	f107 0210 	add.w	r2, r7, #16
 800679a:	653a      	str	r2, [r7, #80]	@ 0x50
 800679c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (dest == NULL) {
 800679e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d102      	bne.n	80067aa <proc_builtin_scsi+0x54e>
    return -1;
 80067a4:	f04f 33ff 	mov.w	r3, #4294967295
 80067a8:	e017      	b.n	80067da <proc_builtin_scsi+0x57e>
  if (count == 0u) {
 80067aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d101      	bne.n	80067b4 <proc_builtin_scsi+0x558>
    return 0;
 80067b0:	2300      	movs	r3, #0
 80067b2:	e012      	b.n	80067da <proc_builtin_scsi+0x57e>
  if (src == NULL) {
 80067b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d102      	bne.n	80067c0 <proc_builtin_scsi+0x564>
    return -1;
 80067ba:	f04f 33ff 	mov.w	r3, #4294967295
 80067be:	e00c      	b.n	80067da <proc_builtin_scsi+0x57e>
  if (count > destsz) {
 80067c0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80067c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067c4:	429a      	cmp	r2, r3
 80067c6:	d202      	bcs.n	80067ce <proc_builtin_scsi+0x572>
    return -1;
 80067c8:	f04f 33ff 	mov.w	r3, #4294967295
 80067cc:	e005      	b.n	80067da <proc_builtin_scsi+0x57e>
  (void) memcpy(dest, src, count);
 80067ce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80067d0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80067d2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80067d4:	f006 fc34 	bl	800d040 <memcpy>
  return 0;
 80067d8:	2300      	movs	r3, #0
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d001      	beq.n	80067e2 <proc_builtin_scsi+0x586>
 80067de:	2300      	movs	r3, #0
 80067e0:	e023      	b.n	800682a <proc_builtin_scsi+0x5ce>

      // request sense callback could overwrite the sense data
      resplen = tud_msc_request_sense_cb(lun, buffer, (uint16_t)bufsize);
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	b29a      	uxth	r2, r3
 80067e6:	7bfb      	ldrb	r3, [r7, #15]
 80067e8:	6879      	ldr	r1, [r7, #4]
 80067ea:	4618      	mov	r0, r3
 80067ec:	f7ff f8b9 	bl	8005962 <tud_msc_request_sense_cb>
 80067f0:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac

      // Clear sense data after copy
      (void) tud_msc_set_sense(lun, 0, 0, 0);
 80067f4:	7bf8      	ldrb	r0, [r7, #15]
 80067f6:	2300      	movs	r3, #0
 80067f8:	2200      	movs	r2, #0
 80067fa:	2100      	movs	r1, #0
 80067fc:	f7ff f8cc 	bl	8005998 <tud_msc_set_sense>
 8006800:	e011      	b.n	8006826 <proc_builtin_scsi+0x5ca>
      break;
    }

    default: resplen = -1;
 8006802:	f04f 33ff 	mov.w	r3, #4294967295
 8006806:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      break;
 800680a:	e00c      	b.n	8006826 <proc_builtin_scsi+0x5ca>
      break;
 800680c:	bf00      	nop
 800680e:	e00a      	b.n	8006826 <proc_builtin_scsi+0x5ca>
      break;
 8006810:	bf00      	nop
 8006812:	e008      	b.n	8006826 <proc_builtin_scsi+0x5ca>
      break;
 8006814:	bf00      	nop
 8006816:	e006      	b.n	8006826 <proc_builtin_scsi+0x5ca>
      break;
 8006818:	bf00      	nop
 800681a:	e004      	b.n	8006826 <proc_builtin_scsi+0x5ca>
      break;
 800681c:	bf00      	nop
 800681e:	e002      	b.n	8006826 <proc_builtin_scsi+0x5ca>
      break;
 8006820:	bf00      	nop
 8006822:	e000      	b.n	8006826 <proc_builtin_scsi+0x5ca>
      break;
 8006824:	bf00      	nop
  }

  return resplen;
 8006826:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
}
 800682a:	4618      	mov	r0, r3
 800682c:	37b0      	adds	r7, #176	@ 0xb0
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}
 8006832:	bf00      	nop

08006834 <proc_read10_cmd>:

static void proc_read10_cmd(mscd_interface_t* p_msc) {
 8006834:	b580      	push	{r7, lr}
 8006836:	b092      	sub	sp, #72	@ 0x48
 8006838:	af02      	add	r7, sp, #8
 800683a:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006840:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006842:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006846:	627b      	str	r3, [r7, #36]	@ 0x24
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8006848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800684a:	330f      	adds	r3, #15
 800684c:	3307      	adds	r3, #7
 800684e:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 8006850:	6a3b      	ldr	r3, [r7, #32]
 8006852:	881b      	ldrh	r3, [r3, #0]
 8006854:	83fb      	strh	r3, [r7, #30]
  return tu_ntohs(block_count);
 8006856:	8bfb      	ldrh	r3, [r7, #30]
 8006858:	ba5b      	rev16	r3, r3
 800685a:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 800685c:	83bb      	strh	r3, [r7, #28]
  if (block_count == 0) {
 800685e:	8bbb      	ldrh	r3, [r7, #28]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d101      	bne.n	8006868 <proc_read10_cmd+0x34>
    return 0; // invalid block count
 8006864:	2300      	movs	r3, #0
 8006866:	e005      	b.n	8006874 <proc_read10_cmd+0x40>
  return (uint16_t) (cbw->total_bytes / block_count);
 8006868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800686a:	689a      	ldr	r2, [r3, #8]
 800686c:	8bbb      	ldrh	r3, [r7, #28]
 800686e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006872:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 8006874:	877b      	strh	r3, [r7, #58]	@ 0x3a
  TU_VERIFY(block_sz != 0, );
 8006876:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006878:	2b00      	cmp	r3, #0
 800687a:	d043      	beq.n	8006904 <proc_read10_cmd+0xd0>
  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800687c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800687e:	330f      	adds	r3, #15
 8006880:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 8006882:	693b      	ldr	r3, [r7, #16]
 8006884:	3302      	adds	r3, #2
 8006886:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 800688e:	68bb      	ldr	r3, [r7, #8]
 8006890:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006896:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006898:	fbb1 f3f3 	udiv	r3, r1, r3
 800689c:	4413      	add	r3, r2
 800689e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t const offset = p_msc->xferred_len % block_sz;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068a4:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80068a6:	fbb3 f1f2 	udiv	r1, r3, r2
 80068aa:	fb01 f202 	mul.w	r2, r1, r2
 80068ae:	1a9b      	subs	r3, r3, r2
 80068b0:	633b      	str	r3, [r7, #48]	@ 0x30

  // remaining bytes capped at class buffer
  int32_t nbytes = (int32_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 80068b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068b4:	689a      	ldr	r2, [r3, #8]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068ba:	1ad3      	subs	r3, r2, r3
 80068bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80068c0:	61ba      	str	r2, [r7, #24]
 80068c2:	617b      	str	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 80068c4:	69ba      	ldr	r2, [r7, #24]
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	4293      	cmp	r3, r2
 80068ca:	bf28      	it	cs
 80068cc:	4613      	movcs	r3, r2
 80068ce:	62fb      	str	r3, [r7, #44]	@ 0x2c

  p_msc->pending_io = true;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  nbytes = tud_msc_read10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, (uint32_t)nbytes);
 80068d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068da:	7b58      	ldrb	r0, [r3, #13]
 80068dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068de:	9300      	str	r3, [sp, #0]
 80068e0:	4b0a      	ldr	r3, [pc, #40]	@ (800690c <proc_read10_cmd+0xd8>)
 80068e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068e4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80068e6:	f7fa fa09 	bl	8000cfc <tud_msc_read10_cb>
 80068ea:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (nbytes != TUD_MSC_RET_ASYNC) {
 80068ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068ee:	f113 0f02 	cmn.w	r3, #2
 80068f2:	d007      	beq.n	8006904 <proc_read10_cmd+0xd0>
    p_msc->pending_io = false;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2200      	movs	r2, #0
 80068f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_read_io_data(p_msc, nbytes);
 80068fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	f000 f806 	bl	8006910 <proc_read_io_data>
  }
}
 8006904:	3740      	adds	r7, #64	@ 0x40
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}
 800690a:	bf00      	nop
 800690c:	200107bc 	.word	0x200107bc

08006910 <proc_read_io_data>:

static void proc_read_io_data(mscd_interface_t* p_msc, int32_t nbytes) {
 8006910:	b580      	push	{r7, lr}
 8006912:	b08c      	sub	sp, #48	@ 0x30
 8006914:	af02      	add	r7, sp, #8
 8006916:	6078      	str	r0, [r7, #4]
 8006918:	6039      	str	r1, [r7, #0]
  const uint8_t rhport = p_msc->rhport;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	7fdb      	ldrb	r3, [r3, #31]
 800691e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (nbytes > 0) {
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	2b00      	cmp	r3, #0
 8006926:	dd1b      	ble.n	8006960 <proc_read_io_data+0x50>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	b29b      	uxth	r3, r3
 8006932:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 8006936:	2200      	movs	r2, #0
 8006938:	9200      	str	r2, [sp, #0]
 800693a:	4a27      	ldr	r2, [pc, #156]	@ (80069d8 <proc_read_io_data+0xc8>)
 800693c:	f003 f818 	bl	8009970 <usbd_edpt_xfer>
 8006940:	4603      	mov	r3, r0
 8006942:	f083 0301 	eor.w	r3, r3, #1
 8006946:	b2db      	uxtb	r3, r3
 8006948:	2b00      	cmp	r3, #0
 800694a:	d042      	beq.n	80069d2 <proc_read_io_data+0xc2>
 800694c:	4b23      	ldr	r3, [pc, #140]	@ (80069dc <proc_read_io_data+0xcc>)
 800694e:	623b      	str	r3, [r7, #32]
 8006950:	6a3b      	ldr	r3, [r7, #32]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f003 0301 	and.w	r3, r3, #1
 8006958:	2b00      	cmp	r3, #0
 800695a:	d039      	beq.n	80069d0 <proc_read_io_data+0xc0>
 800695c:	be00      	bkpt	0x0000
 800695e:	e037      	b.n	80069d0 <proc_read_io_data+0xc0>
  } else {
    // nbytes is status
    switch (nbytes) {
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006966:	d003      	beq.n	8006970 <proc_read_io_data+0x60>
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d00f      	beq.n	800698e <proc_read_io_data+0x7e>
      case TUD_MSC_RET_BUSY:
        // not ready yet -> fake a transfer complete so that this driver callback will fire again
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
        break;

      default: break; // nothing to do
 800696e:	e030      	b.n	80069d2 <proc_read_io_data+0xc2>
        set_sense_medium_not_present(p_msc->cbw.lun);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	7b5b      	ldrb	r3, [r3, #13]
 8006974:	77fb      	strb	r3, [r7, #31]
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8006976:	7ff8      	ldrb	r0, [r7, #31]
 8006978:	2300      	movs	r3, #0
 800697a:	223a      	movs	r2, #58	@ 0x3a
 800697c:	2102      	movs	r1, #2
 800697e:	f7ff f80b 	bl	8005998 <tud_msc_set_sense>
}
 8006982:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8006984:	2101      	movs	r1, #1
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f7fe fe5a 	bl	8005640 <fail_scsi_op>
        break;
 800698c:	e021      	b.n	80069d2 <proc_read_io_data+0xc2>
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8006994:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006998:	77bb      	strb	r3, [r7, #30]
 800699a:	4613      	mov	r3, r2
 800699c:	777b      	strb	r3, [r7, #29]
 800699e:	2300      	movs	r3, #0
 80069a0:	61bb      	str	r3, [r7, #24]
 80069a2:	2300      	movs	r3, #0
 80069a4:	75fb      	strb	r3, [r7, #23]
 80069a6:	2300      	movs	r3, #0
 80069a8:	75bb      	strb	r3, [r7, #22]
}

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 80069aa:	7fbb      	ldrb	r3, [r7, #30]
 80069ac:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 80069ae:	2307      	movs	r3, #7
 80069b0:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 80069b2:	7f7b      	ldrb	r3, [r7, #29]
 80069b4:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 80069b6:	69bb      	ldr	r3, [r7, #24]
 80069b8:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 80069ba:	7dfb      	ldrb	r3, [r7, #23]
 80069bc:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 80069be:	7dba      	ldrb	r2, [r7, #22]
 80069c0:	f107 0308 	add.w	r3, r7, #8
 80069c4:	4611      	mov	r1, r2
 80069c6:	4618      	mov	r0, r3
 80069c8:	f002 fbb8 	bl	800913c <dcd_event_handler>
}
 80069cc:	bf00      	nop
        break;
 80069ce:	e000      	b.n	80069d2 <proc_read_io_data+0xc2>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 80069d0:	bf00      	nop
    }
  }
}
 80069d2:	3728      	adds	r7, #40	@ 0x28
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}
 80069d8:	200107bc 	.word	0x200107bc
 80069dc:	e000edf0 	.word	0xe000edf0

080069e0 <proc_write10_cmd>:

static void proc_write10_cmd(mscd_interface_t* p_msc) {
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b08a      	sub	sp, #40	@ 0x28
 80069e4:	af02      	add	r7, sp, #8
 80069e6:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	61fb      	str	r3, [r7, #28]
  const bool writable = tud_msc_is_writable_cb(p_cbw->lun);
 80069ec:	69fb      	ldr	r3, [r7, #28]
 80069ee:	7b5b      	ldrb	r3, [r3, #13]
 80069f0:	4618      	mov	r0, r3
 80069f2:	f7fe ffc5 	bl	8005980 <tud_msc_is_writable_cb>
 80069f6:	4603      	mov	r3, r0
 80069f8:	76fb      	strb	r3, [r7, #27]

  if (!writable) {
 80069fa:	7efb      	ldrb	r3, [r7, #27]
 80069fc:	f083 0301 	eor.w	r3, r3, #1
 8006a00:	b2db      	uxtb	r3, r3
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d00b      	beq.n	8006a1e <proc_write10_cmd+0x3e>
    // Not writable, complete this SCSI op with error
    // Sense = Write protected
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_DATA_PROTECT, 0x27, 0x00);
 8006a06:	69fb      	ldr	r3, [r7, #28]
 8006a08:	7b58      	ldrb	r0, [r3, #13]
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	2227      	movs	r2, #39	@ 0x27
 8006a0e:	2107      	movs	r1, #7
 8006a10:	f7fe ffc2 	bl	8005998 <tud_msc_set_sense>
    fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8006a14:	2101      	movs	r1, #1
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f7fe fe12 	bl	8005640 <fail_scsi_op>
    return;
 8006a1c:	e029      	b.n	8006a72 <proc_write10_cmd+0x92>
  }

  // remaining bytes capped at class buffer
  uint16_t nbytes = (uint16_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 8006a1e:	69fb      	ldr	r3, [r7, #28]
 8006a20:	689a      	ldr	r2, [r3, #8]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a26:	1ad3      	subs	r3, r2, r3
 8006a28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006a2c:	613a      	str	r2, [r7, #16]
 8006a2e:	60fb      	str	r3, [r7, #12]
 8006a30:	693a      	ldr	r2, [r7, #16]
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	4293      	cmp	r3, r2
 8006a36:	bf28      	it	cs
 8006a38:	4613      	movcs	r3, r2
 8006a3a:	833b      	strh	r3, [r7, #24]
  // Write10 callback will be called later when usb transfer complete
  TU_ASSERT(usbd_edpt_xfer(p_msc->rhport, p_msc->ep_out, _mscd_epbuf.buf, nbytes, false),);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	7fd8      	ldrb	r0, [r3, #31]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8006a46:	8b3b      	ldrh	r3, [r7, #24]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	9200      	str	r2, [sp, #0]
 8006a4c:	4a0a      	ldr	r2, [pc, #40]	@ (8006a78 <proc_write10_cmd+0x98>)
 8006a4e:	f002 ff8f 	bl	8009970 <usbd_edpt_xfer>
 8006a52:	4603      	mov	r3, r0
 8006a54:	f083 0301 	eor.w	r3, r3, #1
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d009      	beq.n	8006a72 <proc_write10_cmd+0x92>
 8006a5e:	4b07      	ldr	r3, [pc, #28]	@ (8006a7c <proc_write10_cmd+0x9c>)
 8006a60:	617b      	str	r3, [r7, #20]
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f003 0301 	and.w	r3, r3, #1
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d000      	beq.n	8006a70 <proc_write10_cmd+0x90>
 8006a6e:	be00      	bkpt	0x0000
 8006a70:	bf00      	nop
}
 8006a72:	3720      	adds	r7, #32
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}
 8006a78:	200107bc 	.word	0x200107bc
 8006a7c:	e000edf0 	.word	0xe000edf0

08006a80 <proc_write10_host_data>:

// process new data arrived from WRITE10
static void proc_write10_host_data(mscd_interface_t* p_msc, uint32_t xferred_bytes) {
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b090      	sub	sp, #64	@ 0x40
 8006a84:	af02      	add	r7, sp, #8
 8006a86:	6078      	str	r0, [r7, #4]
 8006a88:	6039      	str	r1, [r7, #0]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a90:	623b      	str	r3, [r7, #32]
 8006a92:	6a3b      	ldr	r3, [r7, #32]
 8006a94:	61fb      	str	r3, [r7, #28]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8006a96:	69fb      	ldr	r3, [r7, #28]
 8006a98:	330f      	adds	r3, #15
 8006a9a:	3307      	adds	r3, #7
 8006a9c:	61bb      	str	r3, [r7, #24]
  return *((uint16_t const *) mem);
 8006a9e:	69bb      	ldr	r3, [r7, #24]
 8006aa0:	881b      	ldrh	r3, [r3, #0]
 8006aa2:	82fb      	strh	r3, [r7, #22]
  return tu_ntohs(block_count);
 8006aa4:	8afb      	ldrh	r3, [r7, #22]
 8006aa6:	ba5b      	rev16	r3, r3
 8006aa8:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 8006aaa:	82bb      	strh	r3, [r7, #20]
  if (block_count == 0) {
 8006aac:	8abb      	ldrh	r3, [r7, #20]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d101      	bne.n	8006ab6 <proc_write10_host_data+0x36>
    return 0; // invalid block count
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	e005      	b.n	8006ac2 <proc_write10_host_data+0x42>
  return (uint16_t) (cbw->total_bytes / block_count);
 8006ab6:	6a3b      	ldr	r3, [r7, #32]
 8006ab8:	689a      	ldr	r2, [r3, #8]
 8006aba:	8abb      	ldrh	r3, [r7, #20]
 8006abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ac0:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 8006ac2:	867b      	strh	r3, [r7, #50]	@ 0x32
  TU_VERIFY(block_sz != 0, );
 8006ac4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d035      	beq.n	8006b36 <proc_write10_host_data+0xb6>

  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8006aca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006acc:	330f      	adds	r3, #15
 8006ace:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	3302      	adds	r3, #2
 8006ad4:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006ae4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006ae6:	fbb1 f3f3 	udiv	r3, r1, r3
 8006aea:	4413      	add	r3, r2
 8006aec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t const offset = p_msc->xferred_len % block_sz;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006af2:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8006af4:	fbb3 f1f2 	udiv	r1, r3, r2
 8006af8:	fb01 f202 	mul.w	r2, r1, r2
 8006afc:	1a9b      	subs	r3, r3, r2
 8006afe:	62bb      	str	r3, [r7, #40]	@ 0x28

  p_msc->pending_io = true;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2201      	movs	r2, #1
 8006b04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  int32_t nbytes =  tud_msc_write10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, xferred_bytes);
 8006b08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b0a:	7b58      	ldrb	r0, [r3, #13]
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	9300      	str	r3, [sp, #0]
 8006b10:	4b0a      	ldr	r3, [pc, #40]	@ (8006b3c <proc_write10_host_data+0xbc>)
 8006b12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b14:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b16:	f7fa f92b 	bl	8000d70 <tud_msc_write10_cb>
 8006b1a:	6278      	str	r0, [r7, #36]	@ 0x24
  if (nbytes != TUD_MSC_RET_ASYNC) {
 8006b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b1e:	f113 0f02 	cmn.w	r3, #2
 8006b22:	d008      	beq.n	8006b36 <proc_write10_host_data+0xb6>
    p_msc->pending_io = false;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2200      	movs	r2, #0
 8006b28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_write_io_data(p_msc, xferred_bytes, nbytes);
 8006b2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b2e:	6839      	ldr	r1, [r7, #0]
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	f000 f805 	bl	8006b40 <proc_write_io_data>
  }
}
 8006b36:	3738      	adds	r7, #56	@ 0x38
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bd80      	pop	{r7, pc}
 8006b3c:	200107bc 	.word	0x200107bc

08006b40 <proc_write_io_data>:

static void proc_write_io_data(mscd_interface_t* p_msc, uint32_t xferred_bytes, int32_t nbytes) {
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b08c      	sub	sp, #48	@ 0x30
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	60f8      	str	r0, [r7, #12]
 8006b48:	60b9      	str	r1, [r7, #8]
 8006b4a:	607a      	str	r2, [r7, #4]
  if (nbytes < 0) {
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	da14      	bge.n	8006b7c <proc_write_io_data+0x3c>
    // nbytes is status
    switch (nbytes) {
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b58:	d15f      	bne.n	8006c1a <proc_write_io_data+0xda>
      case TUD_MSC_RET_ERROR:
        // IO error -> failed this scsi op
        TU_LOG_DRV("  IO write() failed\r\n");
        set_sense_medium_not_present(p_msc->cbw.lun);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	7b5b      	ldrb	r3, [r3, #13]
 8006b5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8006b62:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 8006b66:	2300      	movs	r3, #0
 8006b68:	223a      	movs	r2, #58	@ 0x3a
 8006b6a:	2102      	movs	r1, #2
 8006b6c:	f7fe ff14 	bl	8005998 <tud_msc_set_sense>
}
 8006b70:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8006b72:	2101      	movs	r1, #1
 8006b74:	68f8      	ldr	r0, [r7, #12]
 8006b76:	f7fe fd63 	bl	8005640 <fail_scsi_op>
        break;
 8006b7a:	e04f      	b.n	8006c1c <proc_write_io_data+0xdc>

      default: break; // nothing to do
    }
  } else {
    if ((uint32_t)nbytes < xferred_bytes) {
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	68ba      	ldr	r2, [r7, #8]
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d935      	bls.n	8006bf0 <proc_write_io_data+0xb0>
      // Application consume less than what we got including TUD_MSC_RET_BUSY (0)
      const uint32_t left_over = xferred_bytes - (uint32_t)nbytes;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	68ba      	ldr	r2, [r7, #8]
 8006b88:	1ad3      	subs	r3, r2, r3
 8006b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (nbytes > 0) {
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	dd07      	ble.n	8006ba2 <proc_write_io_data+0x62>
        memmove(_mscd_epbuf.buf, _mscd_epbuf.buf + nbytes, left_over);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	4a23      	ldr	r2, [pc, #140]	@ (8006c24 <proc_write_io_data+0xe4>)
 8006b96:	4413      	add	r3, r2
 8006b98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b9a:	4619      	mov	r1, r3
 8006b9c:	4821      	ldr	r0, [pc, #132]	@ (8006c24 <proc_write_io_data+0xe4>)
 8006b9e:	f006 f9f2 	bl	800cf86 <memmove>
      }

      // fake a transfer complete with adjusted parameters --> callback will be invoked with adjusted parameters
      dcd_event_xfer_complete(p_msc->rhport, p_msc->ep_out, left_over, XFER_RESULT_SUCCESS, false);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	7fda      	ldrb	r2, [r3, #31]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006bac:	f887 202a 	strb.w	r2, [r7, #42]	@ 0x2a
 8006bb0:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8006bb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bb8:	2300      	movs	r3, #0
 8006bba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 8006bc4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006bc8:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8006bca:	2307      	movs	r3, #7
 8006bcc:	757b      	strb	r3, [r7, #21]
  event.xfer_complete.ep_addr = ep_addr;
 8006bce:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006bd2:	763b      	strb	r3, [r7, #24]
  event.xfer_complete.len     = xferred_bytes;
 8006bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd6:	61fb      	str	r3, [r7, #28]
  event.xfer_complete.result  = result;
 8006bd8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006bdc:	767b      	strb	r3, [r7, #25]
  dcd_event_handler(&event, in_isr);
 8006bde:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8006be2:	f107 0314 	add.w	r3, r7, #20
 8006be6:	4611      	mov	r1, r2
 8006be8:	4618      	mov	r0, r3
 8006bea:	f002 faa7 	bl	800913c <dcd_event_handler>
}
 8006bee:	e015      	b.n	8006c1c <proc_write_io_data+0xdc>
    } else {
      // Application consume all bytes in our buffer
      p_msc->xferred_len += xferred_bytes;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	441a      	add	r2, r3
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	635a      	str	r2, [r3, #52]	@ 0x34

      if (p_msc->xferred_len >= p_msc->total_len) {
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c04:	429a      	cmp	r2, r3
 8006c06:	d304      	bcc.n	8006c12 <proc_write_io_data+0xd2>
        // Data Stage is complete
        p_msc->stage = MSC_STAGE_STATUS;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	2202      	movs	r2, #2
 8006c0c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        // prepare to receive more data from host
        proc_write10_cmd(p_msc);
      }
    }
  }
}
 8006c10:	e004      	b.n	8006c1c <proc_write_io_data+0xdc>
        proc_write10_cmd(p_msc);
 8006c12:	68f8      	ldr	r0, [r7, #12]
 8006c14:	f7ff fee4 	bl	80069e0 <proc_write10_cmd>
}
 8006c18:	e000      	b.n	8006c1c <proc_write_io_data+0xdc>
      default: break; // nothing to do
 8006c1a:	bf00      	nop
}
 8006c1c:	bf00      	nop
 8006c1e:	3730      	adds	r7, #48	@ 0x30
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bd80      	pop	{r7, pc}
 8006c24:	200107bc 	.word	0x200107bc

08006c28 <tud_vendor_tx_cb>:
  (void)idx;
  (void)buffer;
  (void)bufsize;
}

TU_ATTR_WEAK void tud_vendor_tx_cb(uint8_t idx, uint32_t sent_bytes) {
 8006c28:	b480      	push	{r7}
 8006c2a:	b083      	sub	sp, #12
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	4603      	mov	r3, r0
 8006c30:	6039      	str	r1, [r7, #0]
 8006c32:	71fb      	strb	r3, [r7, #7]
  (void)idx;
  (void) sent_bytes;
}
 8006c34:	bf00      	nop
 8006c36:	370c      	adds	r7, #12
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3e:	4770      	bx	lr

08006c40 <tud_vendor_n_available>:

//--------------------------------------------------------------------+
// Read API
//--------------------------------------------------------------------+
#if CFG_TUD_VENDOR_RX_BUFSIZE > 0
uint32_t tud_vendor_n_available(uint8_t idx) {
 8006c40:	b480      	push	{r7}
 8006c42:	b089      	sub	sp, #36	@ 0x24
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	4603      	mov	r3, r0
 8006c48:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 8006c4a:	79fb      	ldrb	r3, [r7, #7]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d001      	beq.n	8006c54 <tud_vendor_n_available+0x14>
 8006c50:	2300      	movs	r3, #0
 8006c52:	e036      	b.n	8006cc2 <tud_vendor_n_available+0x82>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 8006c54:	79fb      	ldrb	r3, [r7, #7]
 8006c56:	f240 422c 	movw	r2, #1068	@ 0x42c
 8006c5a:	fb02 f303 	mul.w	r3, r2, r3
 8006c5e:	4a1c      	ldr	r2, [pc, #112]	@ (8006cd0 <tud_vendor_n_available+0x90>)
 8006c60:	4413      	add	r3, r2
 8006c62:	61fb      	str	r3, [r7, #28]
  return tu_edpt_stream_read_available(&p_itf->stream.rx);
 8006c64:	69fb      	ldr	r3, [r7, #28]
 8006c66:	3318      	adds	r3, #24
 8006c68:	61bb      	str	r3, [r7, #24]
  return (uint32_t) tu_fifo_count(&s->ff);
 8006c6a:	69bb      	ldr	r3, [r7, #24]
 8006c6c:	3308      	adds	r3, #8
 8006c6e:	617b      	str	r3, [r7, #20]
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8006c70:	697b      	ldr	r3, [r7, #20]
 8006c72:	8899      	ldrh	r1, [r3, #4]
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	891b      	ldrh	r3, [r3, #8]
 8006c78:	b29a      	uxth	r2, r3
 8006c7a:	697b      	ldr	r3, [r7, #20]
 8006c7c:	895b      	ldrh	r3, [r3, #10]
 8006c7e:	b29b      	uxth	r3, r3
 8006c80:	8279      	strh	r1, [r7, #18]
 8006c82:	823a      	strh	r2, [r7, #16]
 8006c84:	81fb      	strh	r3, [r7, #14]
  if (wr_idx >= rd_idx) {
 8006c86:	8a3a      	ldrh	r2, [r7, #16]
 8006c88:	89fb      	ldrh	r3, [r7, #14]
 8006c8a:	429a      	cmp	r2, r3
 8006c8c:	d304      	bcc.n	8006c98 <tud_vendor_n_available+0x58>
    return (uint16_t)(wr_idx - rd_idx);
 8006c8e:	8a3a      	ldrh	r2, [r7, #16]
 8006c90:	89fb      	ldrh	r3, [r7, #14]
 8006c92:	1ad3      	subs	r3, r2, r3
 8006c94:	b29b      	uxth	r3, r3
 8006c96:	e008      	b.n	8006caa <tud_vendor_n_available+0x6a>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8006c98:	8a7b      	ldrh	r3, [r7, #18]
 8006c9a:	005b      	lsls	r3, r3, #1
 8006c9c:	b29a      	uxth	r2, r3
 8006c9e:	8a39      	ldrh	r1, [r7, #16]
 8006ca0:	89fb      	ldrh	r3, [r7, #14]
 8006ca2:	1acb      	subs	r3, r1, r3
 8006ca4:	b29b      	uxth	r3, r3
 8006ca6:	4413      	add	r3, r2
 8006ca8:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8006caa:	697a      	ldr	r2, [r7, #20]
 8006cac:	8892      	ldrh	r2, [r2, #4]
 8006cae:	81bb      	strh	r3, [r7, #12]
 8006cb0:	4613      	mov	r3, r2
 8006cb2:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8006cb4:	89ba      	ldrh	r2, [r7, #12]
 8006cb6:	897b      	ldrh	r3, [r7, #10]
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	bf28      	it	cs
 8006cbc:	4613      	movcs	r3, r2
 8006cbe:	b29b      	uxth	r3, r3
 8006cc0:	bf00      	nop
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3724      	adds	r7, #36	@ 0x24
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ccc:	4770      	bx	lr
 8006cce:	bf00      	nop
 8006cd0:	200109bc 	.word	0x200109bc

08006cd4 <tud_vendor_n_read>:
  TU_VERIFY(idx < CFG_TUD_VENDOR);
  vendord_interface_t *p_itf = &_vendord_itf[idx];
  return tu_edpt_stream_peek(&p_itf->stream.rx, u8);
}

uint32_t tud_vendor_n_read(uint8_t idx, void *buffer, uint32_t bufsize) {
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b086      	sub	sp, #24
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	4603      	mov	r3, r0
 8006cdc:	60b9      	str	r1, [r7, #8]
 8006cde:	607a      	str	r2, [r7, #4]
 8006ce0:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 8006ce2:	7bfb      	ldrb	r3, [r7, #15]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d001      	beq.n	8006cec <tud_vendor_n_read+0x18>
 8006ce8:	2300      	movs	r3, #0
 8006cea:	e011      	b.n	8006d10 <tud_vendor_n_read+0x3c>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 8006cec:	7bfb      	ldrb	r3, [r7, #15]
 8006cee:	f240 422c 	movw	r2, #1068	@ 0x42c
 8006cf2:	fb02 f303 	mul.w	r3, r2, r3
 8006cf6:	4a08      	ldr	r2, [pc, #32]	@ (8006d18 <tud_vendor_n_read+0x44>)
 8006cf8:	4413      	add	r3, r2
 8006cfa:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_read(p_itf->rhport, &p_itf->stream.rx, buffer, bufsize);
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	7818      	ldrb	r0, [r3, #0]
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	f103 0118 	add.w	r1, r3, #24
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	68ba      	ldr	r2, [r7, #8]
 8006d0a:	f006 f909 	bl	800cf20 <tu_edpt_stream_read>
 8006d0e:	4603      	mov	r3, r0
}
 8006d10:	4618      	mov	r0, r3
 8006d12:	3718      	adds	r7, #24
 8006d14:	46bd      	mov	sp, r7
 8006d16:	bd80      	pop	{r7, pc}
 8006d18:	200109bc 	.word	0x200109bc

08006d1c <tud_vendor_n_write>:


//--------------------------------------------------------------------+
// Write API
//--------------------------------------------------------------------+
uint32_t tud_vendor_n_write(uint8_t idx, const void *buffer, uint32_t bufsize) {
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b086      	sub	sp, #24
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	4603      	mov	r3, r0
 8006d24:	60b9      	str	r1, [r7, #8]
 8006d26:	607a      	str	r2, [r7, #4]
 8006d28:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 8006d2a:	7bfb      	ldrb	r3, [r7, #15]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d001      	beq.n	8006d34 <tud_vendor_n_write+0x18>
 8006d30:	2300      	movs	r3, #0
 8006d32:	e011      	b.n	8006d58 <tud_vendor_n_write+0x3c>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 8006d34:	7bfb      	ldrb	r3, [r7, #15]
 8006d36:	f240 422c 	movw	r2, #1068	@ 0x42c
 8006d3a:	fb02 f303 	mul.w	r3, r2, r3
 8006d3e:	4a08      	ldr	r2, [pc, #32]	@ (8006d60 <tud_vendor_n_write+0x44>)
 8006d40:	4413      	add	r3, r2
 8006d42:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(p_itf->rhport, &p_itf->stream.tx, buffer, (uint16_t)bufsize);
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	7818      	ldrb	r0, [r3, #0]
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	1d19      	adds	r1, r3, #4
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	b29b      	uxth	r3, r3
 8006d50:	68ba      	ldr	r2, [r7, #8]
 8006d52:	f005 fe51 	bl	800c9f8 <tu_edpt_stream_write>
 8006d56:	4603      	mov	r3, r0
}
 8006d58:	4618      	mov	r0, r3
 8006d5a:	3718      	adds	r7, #24
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	bd80      	pop	{r7, pc}
 8006d60:	200109bc 	.word	0x200109bc

08006d64 <tud_vendor_n_write_flush>:

#if CFG_TUD_VENDOR_TX_BUFSIZE > 0
uint32_t tud_vendor_n_write_flush(uint8_t idx) {
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b084      	sub	sp, #16
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	4603      	mov	r3, r0
 8006d6c:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 8006d6e:	79fb      	ldrb	r3, [r7, #7]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d001      	beq.n	8006d78 <tud_vendor_n_write_flush+0x14>
 8006d74:	2300      	movs	r3, #0
 8006d76:	e010      	b.n	8006d9a <tud_vendor_n_write_flush+0x36>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 8006d78:	79fb      	ldrb	r3, [r7, #7]
 8006d7a:	f240 422c 	movw	r2, #1068	@ 0x42c
 8006d7e:	fb02 f303 	mul.w	r3, r2, r3
 8006d82:	4a08      	ldr	r2, [pc, #32]	@ (8006da4 <tud_vendor_n_write_flush+0x40>)
 8006d84:	4413      	add	r3, r2
 8006d86:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_xfer(p_itf->rhport, &p_itf->stream.tx);
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	781a      	ldrb	r2, [r3, #0]
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	3304      	adds	r3, #4
 8006d90:	4619      	mov	r1, r3
 8006d92:	4610      	mov	r0, r2
 8006d94:	f005 fd60 	bl	800c858 <tu_edpt_stream_write_xfer>
 8006d98:	4603      	mov	r3, r0
}
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	3710      	adds	r7, #16
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bd80      	pop	{r7, pc}
 8006da2:	bf00      	nop
 8006da4:	200109bc 	.word	0x200109bc

08006da8 <vendord_init>:
#endif

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void vendord_init(void) {
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b08a      	sub	sp, #40	@ 0x28
 8006dac:	af04      	add	r7, sp, #16
  tu_memclr(_vendord_itf, sizeof(_vendord_itf));
 8006dae:	f240 422c 	movw	r2, #1068	@ 0x42c
 8006db2:	2100      	movs	r1, #0
 8006db4:	4822      	ldr	r0, [pc, #136]	@ (8006e40 <vendord_init+0x98>)
 8006db6:	f006 f900 	bl	800cfba <memset>

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8006dba:	2300      	movs	r3, #0
 8006dbc:	75fb      	strb	r3, [r7, #23]
 8006dbe:	e036      	b.n	8006e2e <vendord_init+0x86>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 8006dc0:	7dfb      	ldrb	r3, [r7, #23]
 8006dc2:	f240 422c 	movw	r2, #1068	@ 0x42c
 8006dc6:	fb02 f303 	mul.w	r3, r2, r3
 8006dca:	4a1d      	ldr	r2, [pc, #116]	@ (8006e40 <vendord_init+0x98>)
 8006dcc:	4413      	add	r3, r2
 8006dce:	613b      	str	r3, [r7, #16]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    #if CFG_TUD_VENDOR_RX_BUFSIZE == 0 // non-fifo rx still need ep buffer
    uint8_t *epout_buf = _vendord_epbuf[i].epout;
    #else
    uint8_t *epout_buf = NULL;
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	60fb      	str	r3, [r7, #12]
    #endif

    uint8_t *epin_buf = NULL;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	60bb      	str	r3, [r7, #8]
    uint8_t *epout_buf = _vendord_epbuf[i].epout;
    uint8_t *epin_buf  = _vendord_epbuf[i].epin;
  #endif

  #if CFG_TUD_VENDOR_RX_BUFSIZE > 0
    uint8_t *rx_ff_buf = p_itf->stream.rx_ff_buf;
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	f503 730b 	add.w	r3, r3, #556	@ 0x22c
 8006dde:	607b      	str	r3, [r7, #4]
  #else
    uint8_t *rx_ff_buf = NULL;
  #endif

    tu_edpt_stream_init(&p_itf->stream.rx, false, false, false, rx_ff_buf, CFG_TUD_VENDOR_RX_BUFSIZE, epout_buf,
 8006de0:	693b      	ldr	r3, [r7, #16]
 8006de2:	f103 0018 	add.w	r0, r3, #24
 8006de6:	2340      	movs	r3, #64	@ 0x40
 8006de8:	9303      	str	r3, [sp, #12]
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	9302      	str	r3, [sp, #8]
 8006dee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006df2:	9301      	str	r3, [sp, #4]
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	9300      	str	r3, [sp, #0]
 8006df8:	2300      	movs	r3, #0
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	2100      	movs	r1, #0
 8006dfe:	f005 fc5e 	bl	800c6be <tu_edpt_stream_init>
                        CFG_TUD_VENDOR_EPSIZE);

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    uint8_t *tx_ff_buf = p_itf->stream.tx_ff_buf;
 8006e02:	693b      	ldr	r3, [r7, #16]
 8006e04:	332c      	adds	r3, #44	@ 0x2c
 8006e06:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *tx_ff_buf = NULL;
  #endif

    tu_edpt_stream_init(&p_itf->stream.tx, false, true, false, tx_ff_buf, CFG_TUD_VENDOR_TX_BUFSIZE, epin_buf,
 8006e08:	693b      	ldr	r3, [r7, #16]
 8006e0a:	1d18      	adds	r0, r3, #4
 8006e0c:	2340      	movs	r3, #64	@ 0x40
 8006e0e:	9303      	str	r3, [sp, #12]
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	9302      	str	r3, [sp, #8]
 8006e14:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006e18:	9301      	str	r3, [sp, #4]
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	9300      	str	r3, [sp, #0]
 8006e1e:	2300      	movs	r3, #0
 8006e20:	2201      	movs	r2, #1
 8006e22:	2100      	movs	r1, #0
 8006e24:	f005 fc4b 	bl	800c6be <tu_edpt_stream_init>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8006e28:	7dfb      	ldrb	r3, [r7, #23]
 8006e2a:	3301      	adds	r3, #1
 8006e2c:	75fb      	strb	r3, [r7, #23]
 8006e2e:	7dfb      	ldrb	r3, [r7, #23]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d0c5      	beq.n	8006dc0 <vendord_init+0x18>
                        CFG_TUD_VENDOR_EPSIZE);
  }
}
 8006e34:	bf00      	nop
 8006e36:	bf00      	nop
 8006e38:	3718      	adds	r7, #24
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}
 8006e3e:	bf00      	nop
 8006e40:	200109bc 	.word	0x200109bc

08006e44 <vendord_deinit>:

bool vendord_deinit(void) {
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b082      	sub	sp, #8
 8006e48:	af00      	add	r7, sp, #0
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	71fb      	strb	r3, [r7, #7]
 8006e4e:	e014      	b.n	8006e7a <vendord_deinit+0x36>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 8006e50:	79fb      	ldrb	r3, [r7, #7]
 8006e52:	f240 422c 	movw	r2, #1068	@ 0x42c
 8006e56:	fb02 f303 	mul.w	r3, r2, r3
 8006e5a:	4a0c      	ldr	r2, [pc, #48]	@ (8006e8c <vendord_deinit+0x48>)
 8006e5c:	4413      	add	r3, r2
 8006e5e:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_itf->stream.rx);
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	3318      	adds	r3, #24
 8006e64:	4618      	mov	r0, r3
 8006e66:	f005 fc52 	bl	800c70e <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_itf->stream.tx);
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	3304      	adds	r3, #4
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f005 fc4d 	bl	800c70e <tu_edpt_stream_deinit>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8006e74:	79fb      	ldrb	r3, [r7, #7]
 8006e76:	3301      	adds	r3, #1
 8006e78:	71fb      	strb	r3, [r7, #7]
 8006e7a:	79fb      	ldrb	r3, [r7, #7]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d0e7      	beq.n	8006e50 <vendord_deinit+0xc>
  }
  return true;
 8006e80:	2301      	movs	r3, #1
}
 8006e82:	4618      	mov	r0, r3
 8006e84:	3708      	adds	r7, #8
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}
 8006e8a:	bf00      	nop
 8006e8c:	200109bc 	.word	0x200109bc

08006e90 <vendord_reset>:

void vendord_reset(uint8_t rhport) {
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b088      	sub	sp, #32
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	4603      	mov	r3, r0
 8006e98:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	77fb      	strb	r3, [r7, #31]
 8006e9e:	e02d      	b.n	8006efc <vendord_reset+0x6c>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 8006ea0:	7ffb      	ldrb	r3, [r7, #31]
 8006ea2:	f240 422c 	movw	r2, #1068	@ 0x42c
 8006ea6:	fb02 f303 	mul.w	r3, r2, r3
 8006eaa:	4a18      	ldr	r2, [pc, #96]	@ (8006f0c <vendord_reset+0x7c>)
 8006eac:	4413      	add	r3, r2
 8006eae:	61bb      	str	r3, [r7, #24]
    tu_memclr(p_itf, ITF_MEM_RESET_SIZE);
 8006eb0:	2202      	movs	r2, #2
 8006eb2:	2100      	movs	r1, #0
 8006eb4:	69b8      	ldr	r0, [r7, #24]
 8006eb6:	f006 f880 	bl	800cfba <memset>

    tu_edpt_stream_clear(&p_itf->stream.rx);
 8006eba:	69bb      	ldr	r3, [r7, #24]
 8006ebc:	3318      	adds	r3, #24
 8006ebe:	60bb      	str	r3, [r7, #8]
  return tu_fifo_clear(&s->ff);
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	3308      	adds	r3, #8
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	f000 fa18 	bl	80072fa <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.rx);
 8006eca:	69bb      	ldr	r3, [r7, #24]
 8006ecc:	3318      	adds	r3, #24
 8006ece:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	705a      	strb	r2, [r3, #1]
}
 8006ed6:	bf00      	nop

    tu_edpt_stream_clear(&p_itf->stream.tx);
 8006ed8:	69bb      	ldr	r3, [r7, #24]
 8006eda:	3304      	adds	r3, #4
 8006edc:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 8006ede:	693b      	ldr	r3, [r7, #16]
 8006ee0:	3308      	adds	r3, #8
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	f000 fa09 	bl	80072fa <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.tx);
 8006ee8:	69bb      	ldr	r3, [r7, #24]
 8006eea:	3304      	adds	r3, #4
 8006eec:	617b      	str	r3, [r7, #20]
  s->ep_addr = 0;
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	705a      	strb	r2, [r3, #1]
}
 8006ef4:	bf00      	nop
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8006ef6:	7ffb      	ldrb	r3, [r7, #31]
 8006ef8:	3301      	adds	r3, #1
 8006efa:	77fb      	strb	r3, [r7, #31]
 8006efc:	7ffb      	ldrb	r3, [r7, #31]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d0ce      	beq.n	8006ea0 <vendord_reset+0x10>
  }
}
 8006f02:	bf00      	nop
 8006f04:	bf00      	nop
 8006f06:	3720      	adds	r7, #32
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bd80      	pop	{r7, pc}
 8006f0c:	200109bc 	.word	0x200109bc

08006f10 <find_vendor_itf>:

// Find vendor interface by endpoint address
static uint8_t find_vendor_itf(uint8_t ep_addr) {
 8006f10:	b480      	push	{r7}
 8006f12:	b085      	sub	sp, #20
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	4603      	mov	r3, r0
 8006f18:	71fb      	strb	r3, [r7, #7]
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	73fb      	strb	r3, [r7, #15]
 8006f1e:	e023      	b.n	8006f68 <find_vendor_itf+0x58>
    const vendord_interface_t *p_vendor = &_vendord_itf[idx];
 8006f20:	7bfb      	ldrb	r3, [r7, #15]
 8006f22:	f240 422c 	movw	r2, #1068	@ 0x42c
 8006f26:	fb02 f303 	mul.w	r3, r2, r3
 8006f2a:	4a14      	ldr	r2, [pc, #80]	@ (8006f7c <find_vendor_itf+0x6c>)
 8006f2c:	4413      	add	r3, r2
 8006f2e:	60bb      	str	r3, [r7, #8]
    if (ep_addr == 0) {
 8006f30:	79fb      	ldrb	r3, [r7, #7]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d109      	bne.n	8006f4a <find_vendor_itf+0x3a>
      // find unused: require both ep == 0
      if (p_vendor->stream.rx.ep_addr == 0 && p_vendor->stream.tx.ep_addr == 0) {
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	7e5b      	ldrb	r3, [r3, #25]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d111      	bne.n	8006f62 <find_vendor_itf+0x52>
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	795b      	ldrb	r3, [r3, #5]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d10d      	bne.n	8006f62 <find_vendor_itf+0x52>
        return idx;
 8006f46:	7bfb      	ldrb	r3, [r7, #15]
 8006f48:	e012      	b.n	8006f70 <find_vendor_itf+0x60>
      }
    } else if (ep_addr == p_vendor->stream.rx.ep_addr || ep_addr == p_vendor->stream.tx.ep_addr) {
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	7e5b      	ldrb	r3, [r3, #25]
 8006f4e:	79fa      	ldrb	r2, [r7, #7]
 8006f50:	429a      	cmp	r2, r3
 8006f52:	d004      	beq.n	8006f5e <find_vendor_itf+0x4e>
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	795b      	ldrb	r3, [r3, #5]
 8006f58:	79fa      	ldrb	r2, [r7, #7]
 8006f5a:	429a      	cmp	r2, r3
 8006f5c:	d101      	bne.n	8006f62 <find_vendor_itf+0x52>
      return idx;
 8006f5e:	7bfb      	ldrb	r3, [r7, #15]
 8006f60:	e006      	b.n	8006f70 <find_vendor_itf+0x60>
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 8006f62:	7bfb      	ldrb	r3, [r7, #15]
 8006f64:	3301      	adds	r3, #1
 8006f66:	73fb      	strb	r3, [r7, #15]
 8006f68:	7bfb      	ldrb	r3, [r7, #15]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d0d8      	beq.n	8006f20 <find_vendor_itf+0x10>
    } else {
      // nothing to do
    }
  }
  return 0xff;
 8006f6e:	23ff      	movs	r3, #255	@ 0xff
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	3714      	adds	r7, #20
 8006f74:	46bd      	mov	sp, r7
 8006f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7a:	4770      	bx	lr
 8006f7c:	200109bc 	.word	0x200109bc

08006f80 <vendord_open>:

uint16_t vendord_open(uint8_t rhport, const tusb_desc_interface_t *desc_itf, uint16_t max_len) {
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b09e      	sub	sp, #120	@ 0x78
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	4603      	mov	r3, r0
 8006f88:	6039      	str	r1, [r7, #0]
 8006f8a:	71fb      	strb	r3, [r7, #7]
 8006f8c:	4613      	mov	r3, r2
 8006f8e:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_VENDOR_SPECIFIC == desc_itf->bInterfaceClass, 0);
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	795b      	ldrb	r3, [r3, #5]
 8006f94:	2bff      	cmp	r3, #255	@ 0xff
 8006f96:	d001      	beq.n	8006f9c <vendord_open+0x1c>
 8006f98:	2300      	movs	r3, #0
 8006f9a:	e0f4      	b.n	8007186 <vendord_open+0x206>
  const uint8_t* desc_end = (const uint8_t*)desc_itf + max_len;
 8006f9c:	88bb      	ldrh	r3, [r7, #4]
 8006f9e:	683a      	ldr	r2, [r7, #0]
 8006fa0:	4413      	add	r3, r2
 8006fa2:	673b      	str	r3, [r7, #112]	@ 0x70
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint8_t const* desc8 = (uint8_t const*) desc;
 8006fa8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006faa:	647b      	str	r3, [r7, #68]	@ 0x44
  return desc8 + desc8[DESC_OFFSET_LEN];
 8006fac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006fae:	781b      	ldrb	r3, [r3, #0]
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006fb4:	4413      	add	r3, r2
  const uint8_t* p_desc = tu_desc_next(desc_itf);
 8006fb6:	677b      	str	r3, [r7, #116]	@ 0x74

  // Find available interface
  const uint8_t idx = find_vendor_itf(0);
 8006fb8:	2000      	movs	r0, #0
 8006fba:	f7ff ffa9 	bl	8006f10 <find_vendor_itf>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  TU_ASSERT(idx < CFG_TUD_VENDOR, 0);
 8006fc4:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d00a      	beq.n	8006fe2 <vendord_open+0x62>
 8006fcc:	4b70      	ldr	r3, [pc, #448]	@ (8007190 <vendord_open+0x210>)
 8006fce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f003 0301 	and.w	r3, r3, #1
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d000      	beq.n	8006fde <vendord_open+0x5e>
 8006fdc:	be00      	bkpt	0x0000
 8006fde:	2300      	movs	r3, #0
 8006fe0:	e0d1      	b.n	8007186 <vendord_open+0x206>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 8006fe2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8006fe6:	f240 422c 	movw	r2, #1068	@ 0x42c
 8006fea:	fb02 f303 	mul.w	r3, r2, r3
 8006fee:	4a69      	ldr	r2, [pc, #420]	@ (8007194 <vendord_open+0x214>)
 8006ff0:	4413      	add	r3, r2
 8006ff2:	66bb      	str	r3, [r7, #104]	@ 0x68
  p_vendor->rhport  = rhport;
 8006ff4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006ff6:	79fa      	ldrb	r2, [r7, #7]
 8006ff8:	701a      	strb	r2, [r3, #0]
  p_vendor->itf_num = desc_itf->bInterfaceNumber;
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	789a      	ldrb	r2, [r3, #2]
 8006ffe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007000:	705a      	strb	r2, [r3, #1]

  while (tu_desc_in_bounds(p_desc, desc_end)) {
 8007002:	e0a0      	b.n	8007146 <vendord_open+0x1c6>
 8007004:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007006:	643b      	str	r3, [r7, #64]	@ 0x40
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8007008:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800700a:	3301      	adds	r3, #1
 800700c:	781b      	ldrb	r3, [r3, #0]
    const uint8_t desc_type = tu_desc_type(p_desc);
 800700e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (desc_type == TUSB_DESC_INTERFACE || desc_type == TUSB_DESC_INTERFACE_ASSOCIATION) {
 8007012:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007016:	2b04      	cmp	r3, #4
 8007018:	f000 80b1 	beq.w	800717e <vendord_open+0x1fe>
 800701c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007020:	2b0b      	cmp	r3, #11
 8007022:	f000 80ac 	beq.w	800717e <vendord_open+0x1fe>
      break; // end of this interface
    } else if (desc_type == TUSB_DESC_ENDPOINT) {
 8007026:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800702a:	2b05      	cmp	r3, #5
 800702c:	f040 8081 	bne.w	8007132 <vendord_open+0x1b2>
      const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 8007030:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007032:	663b      	str	r3, [r7, #96]	@ 0x60
      TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 8007034:	79fb      	ldrb	r3, [r7, #7]
 8007036:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8007038:	4618      	mov	r0, r3
 800703a:	f002 fc03 	bl	8009844 <usbd_edpt_open>
 800703e:	4603      	mov	r3, r0
 8007040:	f083 0301 	eor.w	r3, r3, #1
 8007044:	b2db      	uxtb	r3, r3
 8007046:	2b00      	cmp	r3, #0
 8007048:	d00a      	beq.n	8007060 <vendord_open+0xe0>
 800704a:	4b51      	ldr	r3, [pc, #324]	@ (8007190 <vendord_open+0x210>)
 800704c:	653b      	str	r3, [r7, #80]	@ 0x50
 800704e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f003 0301 	and.w	r3, r3, #1
 8007056:	2b00      	cmp	r3, #0
 8007058:	d000      	beq.n	800705c <vendord_open+0xdc>
 800705a:	be00      	bkpt	0x0000
 800705c:	2300      	movs	r3, #0
 800705e:	e092      	b.n	8007186 <vendord_open+0x206>

      // open endpoint stream, skip if already opened (multiple IN/OUT endpoints)
      if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 8007060:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007062:	789b      	ldrb	r3, [r3, #2]
 8007064:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007068:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800706c:	09db      	lsrs	r3, r3, #7
 800706e:	b2db      	uxtb	r3, r3
 8007070:	2b01      	cmp	r3, #1
 8007072:	d128      	bne.n	80070c6 <vendord_open+0x146>
        tu_edpt_stream_t *stream_tx = &p_vendor->stream.tx;
 8007074:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007076:	3304      	adds	r3, #4
 8007078:	657b      	str	r3, [r7, #84]	@ 0x54
        if (stream_tx->ep_addr == 0) {
 800707a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800707c:	785b      	ldrb	r3, [r3, #1]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d157      	bne.n	8007132 <vendord_open+0x1b2>
 8007082:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007084:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007086:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007088:	637b      	str	r3, [r7, #52]	@ 0x34
  s->ep_addr = desc_ep->bEndpointAddress;
 800708a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800708c:	789a      	ldrb	r2, [r3, #2]
 800708e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007090:	705a      	strb	r2, [r3, #1]
 8007092:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007094:	633b      	str	r3, [r7, #48]	@ 0x30
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8007096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007098:	889b      	ldrh	r3, [r3, #4]
 800709a:	b29b      	uxth	r3, r3
 800709c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80070a0:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 80070a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070a6:	bf0c      	ite	eq
 80070a8:	2301      	moveq	r3, #1
 80070aa:	2300      	movne	r3, #0
 80070ac:	b2d9      	uxtb	r1, r3
 80070ae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80070b0:	7813      	ldrb	r3, [r2, #0]
 80070b2:	f361 0341 	bfi	r3, r1, #1, #1
 80070b6:	7013      	strb	r3, [r2, #0]
}
 80070b8:	bf00      	nop
          tu_edpt_stream_open(stream_tx, desc_ep);
          tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 80070ba:	79fb      	ldrb	r3, [r7, #7]
 80070bc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80070be:	4618      	mov	r0, r3
 80070c0:	f005 fbca 	bl	800c858 <tu_edpt_stream_write_xfer>
 80070c4:	e035      	b.n	8007132 <vendord_open+0x1b2>
        }
      } else {
        tu_edpt_stream_t *stream_rx = &p_vendor->stream.rx;
 80070c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80070c8:	3318      	adds	r3, #24
 80070ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
        if (stream_rx->ep_addr == 0) {
 80070cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80070ce:	785b      	ldrb	r3, [r3, #1]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d12e      	bne.n	8007132 <vendord_open+0x1b2>
 80070d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80070d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80070d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80070da:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 80070dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070de:	789a      	ldrb	r2, [r3, #2]
 80070e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070e2:	705a      	strb	r2, [r3, #1]
 80070e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80070e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ea:	889b      	ldrh	r3, [r3, #4]
 80070ec:	b29b      	uxth	r3, r3
 80070ee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80070f2:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 80070f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070f8:	bf0c      	ite	eq
 80070fa:	2301      	moveq	r3, #1
 80070fc:	2300      	movne	r3, #0
 80070fe:	b2d9      	uxtb	r1, r3
 8007100:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007102:	7813      	ldrb	r3, [r2, #0]
 8007104:	f361 0341 	bfi	r3, r1, #1, #1
 8007108:	7013      	strb	r3, [r2, #0]
}
 800710a:	bf00      	nop
          tu_edpt_stream_open(stream_rx, desc_ep);
  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 800710c:	79fb      	ldrb	r3, [r7, #7]
 800710e:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8007110:	4618      	mov	r0, r3
 8007112:	f005 fd69 	bl	800cbe8 <tu_edpt_stream_read_xfer>
 8007116:	4603      	mov	r3, r0
 8007118:	2b00      	cmp	r3, #0
 800711a:	d10a      	bne.n	8007132 <vendord_open+0x1b2>
 800711c:	4b1c      	ldr	r3, [pc, #112]	@ (8007190 <vendord_open+0x210>)
 800711e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007120:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f003 0301 	and.w	r3, r3, #1
 8007128:	2b00      	cmp	r3, #0
 800712a:	d000      	beq.n	800712e <vendord_open+0x1ae>
 800712c:	be00      	bkpt	0x0000
 800712e:	2300      	movs	r3, #0
 8007130:	e029      	b.n	8007186 <vendord_open+0x206>
 8007132:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007134:	623b      	str	r3, [r7, #32]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8007136:	6a3b      	ldr	r3, [r7, #32]
 8007138:	61fb      	str	r3, [r7, #28]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800713a:	69fb      	ldr	r3, [r7, #28]
 800713c:	781b      	ldrb	r3, [r3, #0]
 800713e:	461a      	mov	r2, r3
 8007140:	69fb      	ldr	r3, [r7, #28]
 8007142:	4413      	add	r3, r2
  #endif
        }
      }
    }

    p_desc = tu_desc_next(p_desc);
 8007144:	677b      	str	r3, [r7, #116]	@ 0x74
 8007146:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007148:	61bb      	str	r3, [r7, #24]
 800714a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800714c:	617b      	str	r3, [r7, #20]
  if (p_desc >= desc_end) {
 800714e:	69ba      	ldr	r2, [r7, #24]
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	429a      	cmp	r2, r3
 8007154:	d301      	bcc.n	800715a <vendord_open+0x1da>
    return false;
 8007156:	2300      	movs	r3, #0
 8007158:	e00e      	b.n	8007178 <vendord_open+0x1f8>
 800715a:	69bb      	ldr	r3, [r7, #24]
 800715c:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800715e:	693b      	ldr	r3, [r7, #16]
 8007160:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	781b      	ldrb	r3, [r3, #0]
 8007166:	461a      	mov	r2, r3
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	4413      	add	r3, r2
  return tu_desc_next(p_desc) <= desc_end;
 800716c:	697a      	ldr	r2, [r7, #20]
 800716e:	429a      	cmp	r2, r3
 8007170:	bf2c      	ite	cs
 8007172:	2301      	movcs	r3, #1
 8007174:	2300      	movcc	r3, #0
 8007176:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 8007178:	2b00      	cmp	r3, #0
 800717a:	f47f af43 	bne.w	8007004 <vendord_open+0x84>
  }

  return (uint16_t) ((uintptr_t) p_desc - (uintptr_t) desc_itf);
 800717e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	1ad3      	subs	r3, r2, r3
 8007184:	b29b      	uxth	r3, r3
}
 8007186:	4618      	mov	r0, r3
 8007188:	3778      	adds	r7, #120	@ 0x78
 800718a:	46bd      	mov	sp, r7
 800718c:	bd80      	pop	{r7, pc}
 800718e:	bf00      	nop
 8007190:	e000edf0 	.word	0xe000edf0
 8007194:	200109bc 	.word	0x200109bc

08007198 <vendord_xfer_cb>:

bool vendord_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8007198:	b580      	push	{r7, lr}
 800719a:	b08a      	sub	sp, #40	@ 0x28
 800719c:	af00      	add	r7, sp, #0
 800719e:	603b      	str	r3, [r7, #0]
 80071a0:	4603      	mov	r3, r0
 80071a2:	71fb      	strb	r3, [r7, #7]
 80071a4:	460b      	mov	r3, r1
 80071a6:	71bb      	strb	r3, [r7, #6]
 80071a8:	4613      	mov	r3, r2
 80071aa:	717b      	strb	r3, [r7, #5]
  (void) result;
  const uint8_t idx = find_vendor_itf(ep_addr);
 80071ac:	79bb      	ldrb	r3, [r7, #6]
 80071ae:	4618      	mov	r0, r3
 80071b0:	f7ff feae 	bl	8006f10 <find_vendor_itf>
 80071b4:	4603      	mov	r3, r0
 80071b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  TU_VERIFY(idx < CFG_TUD_VENDOR);
 80071ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d001      	beq.n	80071c6 <vendord_xfer_cb+0x2e>
 80071c2:	2300      	movs	r3, #0
 80071c4:	e05f      	b.n	8007286 <vendord_xfer_cb+0xee>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 80071c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80071ca:	f240 422c 	movw	r2, #1068	@ 0x42c
 80071ce:	fb02 f303 	mul.w	r3, r2, r3
 80071d2:	4a2f      	ldr	r2, [pc, #188]	@ (8007290 <vendord_xfer_cb+0xf8>)
 80071d4:	4413      	add	r3, r2
 80071d6:	623b      	str	r3, [r7, #32]

  if (ep_addr == p_vendor->stream.rx.ep_addr) {
 80071d8:	6a3b      	ldr	r3, [r7, #32]
 80071da:	7e5b      	ldrb	r3, [r3, #25]
 80071dc:	79ba      	ldrb	r2, [r7, #6]
 80071de:	429a      	cmp	r2, r3
 80071e0:	d131      	bne.n	8007246 <vendord_xfer_cb+0xae>
    // Received new data: put into stream's fifo
    tu_edpt_stream_read_xfer_complete(&p_vendor->stream.rx, xferred_bytes);
 80071e2:	6a3b      	ldr	r3, [r7, #32]
 80071e4:	3318      	adds	r3, #24
 80071e6:	61fb      	str	r3, [r7, #28]
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	61bb      	str	r3, [r7, #24]
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 80071ec:	69fb      	ldr	r3, [r7, #28]
 80071ee:	3308      	adds	r3, #8
 80071f0:	617b      	str	r3, [r7, #20]
  return f->depth;
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	889b      	ldrh	r3, [r3, #4]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d014      	beq.n	8007224 <vendord_xfer_cb+0x8c>
 80071fa:	69fb      	ldr	r3, [r7, #28]
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d010      	beq.n	8007224 <vendord_xfer_cb+0x8c>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 8007202:	69fb      	ldr	r3, [r7, #28]
 8007204:	f103 0208 	add.w	r2, r3, #8
 8007208:	69fb      	ldr	r3, [r7, #28]
 800720a:	685b      	ldr	r3, [r3, #4]
 800720c:	69b9      	ldr	r1, [r7, #24]
 800720e:	b289      	uxth	r1, r1
 8007210:	613a      	str	r2, [r7, #16]
 8007212:	60fb      	str	r3, [r7, #12]
 8007214:	460b      	mov	r3, r1
 8007216:	817b      	strh	r3, [r7, #10]
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 8007218:	897a      	ldrh	r2, [r7, #10]
 800721a:	2300      	movs	r3, #0
 800721c:	68f9      	ldr	r1, [r7, #12]
 800721e:	6938      	ldr	r0, [r7, #16]
 8007220:	f000 fbb8 	bl	8007994 <tu_fifo_write_n_access_mode>
}
 8007224:	bf00      	nop

    // invoke callback
  #if CFG_TUD_VENDOR_RX_BUFSIZE == 0
    tud_vendor_rx_cb(idx, p_vendor->stream.rx.ep_buf, xferred_bytes);
  #else
    tud_vendor_rx_cb(idx, NULL, 0);
 8007226:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800722a:	2200      	movs	r2, #0
 800722c:	2100      	movs	r1, #0
 800722e:	4618      	mov	r0, r3
 8007230:	f7fa f826 	bl	8001280 <tud_vendor_rx_cb>
  #endif

  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
    tu_edpt_stream_read_xfer(rhport, &p_vendor->stream.rx); // prepare next data
 8007234:	6a3b      	ldr	r3, [r7, #32]
 8007236:	f103 0218 	add.w	r2, r3, #24
 800723a:	79fb      	ldrb	r3, [r7, #7]
 800723c:	4611      	mov	r1, r2
 800723e:	4618      	mov	r0, r3
 8007240:	f005 fcd2 	bl	800cbe8 <tu_edpt_stream_read_xfer>
 8007244:	e01e      	b.n	8007284 <vendord_xfer_cb+0xec>
  #endif
  } else if (ep_addr == p_vendor->stream.tx.ep_addr) {
 8007246:	6a3b      	ldr	r3, [r7, #32]
 8007248:	795b      	ldrb	r3, [r3, #5]
 800724a:	79ba      	ldrb	r2, [r7, #6]
 800724c:	429a      	cmp	r2, r3
 800724e:	d119      	bne.n	8007284 <vendord_xfer_cb+0xec>
    // Send complete
    tud_vendor_tx_cb(idx, (uint16_t)xferred_bytes);
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	b29b      	uxth	r3, r3
 8007254:	461a      	mov	r2, r3
 8007256:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800725a:	4611      	mov	r1, r2
 800725c:	4618      	mov	r0, r3
 800725e:	f7ff fce3 	bl	8006c28 <tud_vendor_tx_cb>

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    // try to send more if possible
    if (0 == tu_edpt_stream_write_xfer(rhport, &p_vendor->stream.tx)) {
 8007262:	6a3b      	ldr	r3, [r7, #32]
 8007264:	1d1a      	adds	r2, r3, #4
 8007266:	79fb      	ldrb	r3, [r7, #7]
 8007268:	4611      	mov	r1, r2
 800726a:	4618      	mov	r0, r3
 800726c:	f005 faf4 	bl	800c858 <tu_edpt_stream_write_xfer>
 8007270:	4603      	mov	r3, r0
 8007272:	2b00      	cmp	r3, #0
 8007274:	d106      	bne.n	8007284 <vendord_xfer_cb+0xec>
      // If there is no data left, a ZLP should be sent if xferred_bytes is multiple of EP Packet size and not zero
      tu_edpt_stream_write_zlp_if_needed(rhport, &p_vendor->stream.tx, xferred_bytes);
 8007276:	6a3b      	ldr	r3, [r7, #32]
 8007278:	1d19      	adds	r1, r3, #4
 800727a:	79fb      	ldrb	r3, [r7, #7]
 800727c:	683a      	ldr	r2, [r7, #0]
 800727e:	4618      	mov	r0, r3
 8007280:	f005 fa50 	bl	800c724 <tu_edpt_stream_write_zlp_if_needed>
    }
  #endif
  }

  return true;
 8007284:	2301      	movs	r3, #1
}
 8007286:	4618      	mov	r0, r3
 8007288:	3728      	adds	r7, #40	@ 0x28
 800728a:	46bd      	mov	sp, r7
 800728c:	bd80      	pop	{r7, pc}
 800728e:	bf00      	nop
 8007290:	200109bc 	.word	0x200109bc

08007294 <tu_fifo_config>:
#endif

//--------------------------------------------------------------------+
// Setup API
//--------------------------------------------------------------------+
bool tu_fifo_config(tu_fifo_t *f, void *buffer, uint16_t depth, uint16_t item_size, bool overwritable) {
 8007294:	b480      	push	{r7}
 8007296:	b085      	sub	sp, #20
 8007298:	af00      	add	r7, sp, #0
 800729a:	60f8      	str	r0, [r7, #12]
 800729c:	60b9      	str	r1, [r7, #8]
 800729e:	4611      	mov	r1, r2
 80072a0:	461a      	mov	r2, r3
 80072a2:	460b      	mov	r3, r1
 80072a4:	80fb      	strh	r3, [r7, #6]
 80072a6:	4613      	mov	r3, r2
 80072a8:	80bb      	strh	r3, [r7, #4]
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) {
 80072aa:	88fb      	ldrh	r3, [r7, #6]
 80072ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80072b0:	d901      	bls.n	80072b6 <tu_fifo_config+0x22>
    return false;
 80072b2:	2300      	movs	r3, #0
 80072b4:	e01b      	b.n	80072ee <tu_fifo_config+0x5a>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->buffer       = (uint8_t *)buffer;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	68ba      	ldr	r2, [r7, #8]
 80072ba:	601a      	str	r2, [r3, #0]
  f->depth        = depth;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	88fa      	ldrh	r2, [r7, #6]
 80072c0:	809a      	strh	r2, [r3, #4]
  f->item_size    = (uint16_t)(item_size & 0x7FFFu);
 80072c2:	88bb      	ldrh	r3, [r7, #4]
 80072c4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80072c8:	b299      	uxth	r1, r3
 80072ca:	68fa      	ldr	r2, [r7, #12]
 80072cc:	88d3      	ldrh	r3, [r2, #6]
 80072ce:	f361 030e 	bfi	r3, r1, #0, #15
 80072d2:	80d3      	strh	r3, [r2, #6]
  f->overwritable = overwritable;
 80072d4:	68fa      	ldr	r2, [r7, #12]
 80072d6:	79d3      	ldrb	r3, [r2, #7]
 80072d8:	7e39      	ldrb	r1, [r7, #24]
 80072da:	f361 13c7 	bfi	r3, r1, #7, #1
 80072de:	71d3      	strb	r3, [r2, #7]
  f->rd_idx       = 0u;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	2200      	movs	r2, #0
 80072e4:	815a      	strh	r2, [r3, #10]
  f->wr_idx       = 0u;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2200      	movs	r2, #0
 80072ea:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 80072ec:	2301      	movs	r3, #1
}
 80072ee:	4618      	mov	r0, r3
 80072f0:	3714      	adds	r7, #20
 80072f2:	46bd      	mov	sp, r7
 80072f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f8:	4770      	bx	lr

080072fa <tu_fifo_clear>:

// clear fifo by resetting read and write indices
bool tu_fifo_clear(tu_fifo_t *f) {
 80072fa:	b480      	push	{r7}
 80072fc:	b083      	sub	sp, #12
 80072fe:	af00      	add	r7, sp, #0
 8007300:	6078      	str	r0, [r7, #4]
  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2200      	movs	r2, #0
 8007306:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2200      	movs	r2, #0
 800730c:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);
  return true;
 800730e:	2301      	movs	r3, #1
}
 8007310:	4618      	mov	r0, r3
 8007312:	370c      	adds	r7, #12
 8007314:	46bd      	mov	sp, r7
 8007316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731a:	4770      	bx	lr

0800731c <tu_fifo_set_overwritable>:

// Change the fifo overwritable mode
bool tu_fifo_set_overwritable(tu_fifo_t *f, bool overwritable) {
 800731c:	b480      	push	{r7}
 800731e:	b083      	sub	sp, #12
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
 8007324:	460b      	mov	r3, r1
 8007326:	70fb      	strb	r3, [r7, #3]
  if (f->overwritable == overwritable) {
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	79db      	ldrb	r3, [r3, #7]
 800732c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007330:	b2db      	uxtb	r3, r3
 8007332:	78fa      	ldrb	r2, [r7, #3]
 8007334:	429a      	cmp	r2, r3
 8007336:	d101      	bne.n	800733c <tu_fifo_set_overwritable+0x20>
    return true;
 8007338:	2301      	movs	r3, #1
 800733a:	e006      	b.n	800734a <tu_fifo_set_overwritable+0x2e>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->overwritable = overwritable;
 800733c:	687a      	ldr	r2, [r7, #4]
 800733e:	79d3      	ldrb	r3, [r2, #7]
 8007340:	78f9      	ldrb	r1, [r7, #3]
 8007342:	f361 13c7 	bfi	r3, r1, #7, #1
 8007346:	71d3      	strb	r3, [r2, #7]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 8007348:	2301      	movs	r3, #1
}
 800734a:	4618      	mov	r0, r3
 800734c:	370c      	adds	r7, #12
 800734e:	46bd      	mov	sp, r7
 8007350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007354:	4770      	bx	lr

08007356 <ff_push_fixed_addr_rw32>:
// Pull & Push
// copy data to/from fifo without updating read/write pointers
//--------------------------------------------------------------------+
#ifdef CFG_TUSB_FIFO_ACCESS_FIXED_ADDR_RW32
// Copy to fifo from fixed address buffer (usually a rx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_push_fixed_addr_rw32(uint8_t *ff_buf, const volatile uint32_t *reg_rx, uint16_t len) {
 8007356:	b580      	push	{r7, lr}
 8007358:	b08a      	sub	sp, #40	@ 0x28
 800735a:	af00      	add	r7, sp, #0
 800735c:	60f8      	str	r0, [r7, #12]
 800735e:	60b9      	str	r1, [r7, #8]
 8007360:	4613      	mov	r3, r2
 8007362:	80fb      	strh	r3, [r7, #6]
  // Reading full available 32 bit words from const app address
  uint16_t full_words = len >> 2;
 8007364:	88fb      	ldrh	r3, [r7, #6]
 8007366:	089b      	lsrs	r3, r3, #2
 8007368:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (full_words--) {
 800736a:	e00d      	b.n	8007388 <ff_push_fixed_addr_rw32+0x32>
    const uint32_t tmp32 = *reg_rx;
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	623b      	str	r3, [r7, #32]
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	61fb      	str	r3, [r7, #28]
 8007376:	6a3b      	ldr	r3, [r7, #32]
 8007378:	61bb      	str	r3, [r7, #24]
  *((uint32_t *) mem) = value;
 800737a:	69fb      	ldr	r3, [r7, #28]
 800737c:	69ba      	ldr	r2, [r7, #24]
 800737e:	601a      	str	r2, [r3, #0]
}
 8007380:	bf00      	nop
    tu_unaligned_write32(ff_buf, tmp32);
    ff_buf += 4;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	3304      	adds	r3, #4
 8007386:	60fb      	str	r3, [r7, #12]
  while (full_words--) {
 8007388:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800738a:	1e5a      	subs	r2, r3, #1
 800738c:	84fa      	strh	r2, [r7, #38]	@ 0x26
 800738e:	2b00      	cmp	r3, #0
 8007390:	d1ec      	bne.n	800736c <ff_push_fixed_addr_rw32+0x16>
  }

  // Read the remaining 1-3 bytes from const app address
  const uint8_t bytes_rem = len & 0x03;
 8007392:	88fb      	ldrh	r3, [r7, #6]
 8007394:	b2db      	uxtb	r3, r3
 8007396:	f003 0303 	and.w	r3, r3, #3
 800739a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (bytes_rem) {
 800739e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d00a      	beq.n	80073bc <ff_push_fixed_addr_rw32+0x66>
    const uint32_t tmp32 = *reg_rx;
 80073a6:	68bb      	ldr	r3, [r7, #8]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	617b      	str	r3, [r7, #20]
    memcpy(ff_buf, &tmp32, bytes_rem);
 80073ac:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80073b0:	f107 0314 	add.w	r3, r7, #20
 80073b4:	4619      	mov	r1, r3
 80073b6:	68f8      	ldr	r0, [r7, #12]
 80073b8:	f005 fe42 	bl	800d040 <memcpy>
  }
}
 80073bc:	bf00      	nop
 80073be:	3728      	adds	r7, #40	@ 0x28
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bd80      	pop	{r7, pc}

080073c4 <ff_pull_fixed_addr_rw32>:

// Copy from fifo to fixed address buffer (usually a tx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_pull_fixed_addr_rw32(volatile uint32_t *reg_tx, const uint8_t *ff_buf, uint16_t len) {
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b088      	sub	sp, #32
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	60f8      	str	r0, [r7, #12]
 80073cc:	60b9      	str	r1, [r7, #8]
 80073ce:	4613      	mov	r3, r2
 80073d0:	80fb      	strh	r3, [r7, #6]
  // Write full available 32 bit words to const address
  uint16_t full_words = len >> 2u;
 80073d2:	88fb      	ldrh	r3, [r7, #6]
 80073d4:	089b      	lsrs	r3, r3, #2
 80073d6:	83fb      	strh	r3, [r7, #30]
  while (full_words--) {
 80073d8:	e008      	b.n	80073ec <ff_pull_fixed_addr_rw32+0x28>
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	61bb      	str	r3, [r7, #24]
  return *((uint32_t const *) mem);
 80073de:	69bb      	ldr	r3, [r7, #24]
 80073e0:	681a      	ldr	r2, [r3, #0]
    *reg_tx = tu_unaligned_read32(ff_buf);
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	601a      	str	r2, [r3, #0]
    ff_buf += 4u;
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	3304      	adds	r3, #4
 80073ea:	60bb      	str	r3, [r7, #8]
  while (full_words--) {
 80073ec:	8bfb      	ldrh	r3, [r7, #30]
 80073ee:	1e5a      	subs	r2, r3, #1
 80073f0:	83fa      	strh	r2, [r7, #30]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d1f1      	bne.n	80073da <ff_pull_fixed_addr_rw32+0x16>
  }

  // Write the remaining 1-3 bytes
  const uint8_t bytes_rem = len & 0x03;
 80073f6:	88fb      	ldrh	r3, [r7, #6]
 80073f8:	b2db      	uxtb	r3, r3
 80073fa:	f003 0303 	and.w	r3, r3, #3
 80073fe:	777b      	strb	r3, [r7, #29]
  if (bytes_rem) {
 8007400:	7f7b      	ldrb	r3, [r7, #29]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d00b      	beq.n	800741e <ff_pull_fixed_addr_rw32+0x5a>
    uint32_t tmp32 = 0u;
 8007406:	2300      	movs	r3, #0
 8007408:	617b      	str	r3, [r7, #20]
    memcpy(&tmp32, ff_buf, bytes_rem);
 800740a:	7f7a      	ldrb	r2, [r7, #29]
 800740c:	f107 0314 	add.w	r3, r7, #20
 8007410:	68b9      	ldr	r1, [r7, #8]
 8007412:	4618      	mov	r0, r3
 8007414:	f005 fe14 	bl	800d040 <memcpy>
    *reg_tx = tmp32;
 8007418:	697a      	ldr	r2, [r7, #20]
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	601a      	str	r2, [r3, #0]
  }
}
 800741e:	bf00      	nop
 8007420:	3720      	adds	r7, #32
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}

08007426 <ff_push_n>:
#endif

// send n items to fifo WITHOUT updating write pointer
static void ff_push_n(const tu_fifo_t *f, const void *app_buf, uint16_t n, uint16_t wr_ptr,
                      tu_fifo_access_mode_t copy_mode) {
 8007426:	b580      	push	{r7, lr}
 8007428:	b092      	sub	sp, #72	@ 0x48
 800742a:	af00      	add	r7, sp, #0
 800742c:	60f8      	str	r0, [r7, #12]
 800742e:	60b9      	str	r1, [r7, #8]
 8007430:	4611      	mov	r1, r2
 8007432:	461a      	mov	r2, r3
 8007434:	460b      	mov	r3, r1
 8007436:	80fb      	strh	r3, [r7, #6]
 8007438:	4613      	mov	r3, r2
 800743a:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - wr_ptr;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	889a      	ldrh	r2, [r3, #4]
 8007440:	88bb      	ldrh	r3, [r7, #4]
 8007442:	1ad3      	subs	r3, r2, r3
 8007444:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count;
 8007446:	88fa      	ldrh	r2, [r7, #6]
 8007448:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800744a:	1ad3      	subs	r3, r2, r3
 800744c:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	88db      	ldrh	r3, [r3, #6]
 8007452:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8007456:	b29b      	uxth	r3, r3
 8007458:	461a      	mov	r2, r3
 800745a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800745c:	fb13 f302 	smulbb	r3, r3, r2
 8007460:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	88db      	ldrh	r3, [r3, #6]
 8007466:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800746a:	b29b      	uxth	r3, r3
 800746c:	461a      	mov	r2, r3
 800746e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8007470:	fb13 f302 	smulbb	r3, r3, r2
 8007474:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  uint8_t *ff_buf = f->buffer + (wr_ptr * f->item_size);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	88ba      	ldrh	r2, [r7, #4]
 800747e:	68f9      	ldr	r1, [r7, #12]
 8007480:	88c9      	ldrh	r1, [r1, #6]
 8007482:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8007486:	b289      	uxth	r1, r1
 8007488:	fb01 f202 	mul.w	r2, r1, r2
 800748c:	4413      	add	r3, r2
 800748e:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 8007490:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8007494:	2b00      	cmp	r3, #0
 8007496:	d002      	beq.n	800749e <ff_push_n+0x78>
 8007498:	2b01      	cmp	r3, #1
 800749a:	d023      	beq.n	80074e4 <ff_push_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 800749c:	e0ba      	b.n	8007614 <ff_push_n+0x1ee>
      if (n <= lin_count) {
 800749e:	88fa      	ldrh	r2, [r7, #6]
 80074a0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d80d      	bhi.n	80074c2 <ff_push_n+0x9c>
        memcpy(ff_buf, app_buf, n * f->item_size);
 80074a6:	88fb      	ldrh	r3, [r7, #6]
 80074a8:	68fa      	ldr	r2, [r7, #12]
 80074aa:	88d2      	ldrh	r2, [r2, #6]
 80074ac:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80074b0:	b292      	uxth	r2, r2
 80074b2:	fb02 f303 	mul.w	r3, r2, r3
 80074b6:	461a      	mov	r2, r3
 80074b8:	68b9      	ldr	r1, [r7, #8]
 80074ba:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80074bc:	f005 fdc0 	bl	800d040 <memcpy>
      break;
 80074c0:	e0a8      	b.n	8007614 <ff_push_n+0x1ee>
        memcpy(ff_buf, app_buf, lin_bytes);                                    // linear part
 80074c2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80074c4:	461a      	mov	r2, r3
 80074c6:	68b9      	ldr	r1, [r7, #8]
 80074c8:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80074ca:	f005 fdb9 	bl	800d040 <memcpy>
        memcpy(f->buffer, ((const uint8_t *)app_buf) + lin_bytes, wrap_bytes); // wrapped part
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	6818      	ldr	r0, [r3, #0]
 80074d2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80074d4:	68ba      	ldr	r2, [r7, #8]
 80074d6:	4413      	add	r3, r2
 80074d8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80074dc:	4619      	mov	r1, r3
 80074de:	f005 fdaf 	bl	800d040 <memcpy>
      break;
 80074e2:	e097      	b.n	8007614 <ff_push_n+0x1ee>
      const volatile uint32_t *reg_rx = (volatile const uint32_t *)app_buf;
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 80074e8:	88fa      	ldrh	r2, [r7, #6]
 80074ea:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d80f      	bhi.n	8007510 <ff_push_n+0xea>
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, n * f->item_size);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	88db      	ldrh	r3, [r3, #6]
 80074f4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80074f8:	b29b      	uxth	r3, r3
 80074fa:	461a      	mov	r2, r3
 80074fc:	88fb      	ldrh	r3, [r7, #6]
 80074fe:	fb13 f302 	smulbb	r3, r3, r2
 8007502:	b29b      	uxth	r3, r3
 8007504:	461a      	mov	r2, r3
 8007506:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007508:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800750a:	f7ff ff24 	bl	8007356 <ff_push_fixed_addr_rw32>
      break;
 800750e:	e080      	b.n	8007612 <ff_push_n+0x1ec>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 8007510:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007512:	f023 0303 	bic.w	r3, r3, #3
 8007516:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, lin_4n_bytes);
 8007518:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800751a:	461a      	mov	r2, r3
 800751c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800751e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8007520:	f7ff ff19 	bl	8007356 <ff_push_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 8007524:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8007526:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007528:	4413      	add	r3, r2
 800752a:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 800752c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800752e:	b2db      	uxtb	r3, r3
 8007530:	f003 0303 	and.w	r3, r3, #3
 8007534:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 8007538:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800753c:	2b00      	cmp	r3, #0
 800753e:	d05a      	beq.n	80075f6 <ff_push_n+0x1d0>
          const uint8_t  remrem = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 8007540:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8007544:	b29b      	uxth	r3, r3
 8007546:	f1c3 0304 	rsb	r3, r3, #4
 800754a:	b29a      	uxth	r2, r3
 800754c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007550:	82fb      	strh	r3, [r7, #22]
 8007552:	4613      	mov	r3, r2
 8007554:	82bb      	strh	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8007556:	8afa      	ldrh	r2, [r7, #22]
 8007558:	8abb      	ldrh	r3, [r7, #20]
 800755a:	4293      	cmp	r3, r2
 800755c:	bf28      	it	cs
 800755e:	4613      	movcs	r3, r2
 8007560:	b29b      	uxth	r3, r3
 8007562:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t tmp32  = *reg_rx;
 8007566:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	62fb      	str	r3, [r7, #44]	@ 0x2c
          tu_scatter_write32(tmp32, ff_buf, rem, f->buffer, remrem);
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007572:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007574:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007576:	627a      	str	r2, [r7, #36]	@ 0x24
 8007578:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 800757c:	f887 2023 	strb.w	r2, [r7, #35]	@ 0x23
 8007580:	61fb      	str	r3, [r7, #28]
 8007582:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8007586:	76fb      	strb	r3, [r7, #27]
  for (uint8_t i = 0; i < len1; ++i) {
 8007588:	2300      	movs	r3, #0
 800758a:	76bb      	strb	r3, [r7, #26]
 800758c:	e00b      	b.n	80075a6 <ff_push_n+0x180>
    buf1[i] = (uint8_t)(value & 0xFF);
 800758e:	7ebb      	ldrb	r3, [r7, #26]
 8007590:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007592:	4413      	add	r3, r2
 8007594:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007596:	b2d2      	uxtb	r2, r2
 8007598:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 800759a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800759c:	0a1b      	lsrs	r3, r3, #8
 800759e:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len1; ++i) {
 80075a0:	7ebb      	ldrb	r3, [r7, #26]
 80075a2:	3301      	adds	r3, #1
 80075a4:	76bb      	strb	r3, [r7, #26]
 80075a6:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80075aa:	7ebb      	ldrb	r3, [r7, #26]
 80075ac:	429a      	cmp	r2, r3
 80075ae:	d8ee      	bhi.n	800758e <ff_push_n+0x168>
  for (uint8_t i = 0; i < len2; ++i) {
 80075b0:	2300      	movs	r3, #0
 80075b2:	767b      	strb	r3, [r7, #25]
 80075b4:	e00b      	b.n	80075ce <ff_push_n+0x1a8>
    buf2[i] = (uint8_t)(value & 0xFF);
 80075b6:	7e7b      	ldrb	r3, [r7, #25]
 80075b8:	69fa      	ldr	r2, [r7, #28]
 80075ba:	4413      	add	r3, r2
 80075bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80075be:	b2d2      	uxtb	r2, r2
 80075c0:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 80075c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075c4:	0a1b      	lsrs	r3, r3, #8
 80075c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len2; ++i) {
 80075c8:	7e7b      	ldrb	r3, [r7, #25]
 80075ca:	3301      	adds	r3, #1
 80075cc:	767b      	strb	r3, [r7, #25]
 80075ce:	7efa      	ldrb	r2, [r7, #27]
 80075d0:	7e7b      	ldrb	r3, [r7, #25]
 80075d2:	429a      	cmp	r2, r3
 80075d4:	d8ef      	bhi.n	80075b6 <ff_push_n+0x190>
}
 80075d6:	bf00      	nop
          wrap_bytes -= remrem;
 80075d8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80075dc:	b29b      	uxth	r3, r3
 80075de:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80075e2:	1ad3      	subs	r3, r2, r3
 80075e4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681a      	ldr	r2, [r3, #0]
 80075ec:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80075f0:	4413      	add	r3, r2
 80075f2:	643b      	str	r3, [r7, #64]	@ 0x40
 80075f4:	e002      	b.n	80075fc <ff_push_n+0x1d6>
          ff_buf = f->buffer; // wrap around to beginning
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 80075fc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007600:	2b00      	cmp	r3, #0
 8007602:	d006      	beq.n	8007612 <ff_push_n+0x1ec>
          ff_push_fixed_addr_rw32(ff_buf, reg_rx, wrap_bytes);
 8007604:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007608:	461a      	mov	r2, r3
 800760a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800760c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800760e:	f7ff fea2 	bl	8007356 <ff_push_fixed_addr_rw32>
      break;
 8007612:	bf00      	nop
  }
}
 8007614:	bf00      	nop
 8007616:	3748      	adds	r7, #72	@ 0x48
 8007618:	46bd      	mov	sp, r7
 800761a:	bd80      	pop	{r7, pc}

0800761c <ff_pull_n>:

// get n items from fifo WITHOUT updating read pointer
static void ff_pull_n(const tu_fifo_t *f, void *app_buf, uint16_t n, uint16_t rd_ptr, tu_fifo_access_mode_t copy_mode) {
 800761c:	b580      	push	{r7, lr}
 800761e:	b092      	sub	sp, #72	@ 0x48
 8007620:	af00      	add	r7, sp, #0
 8007622:	60f8      	str	r0, [r7, #12]
 8007624:	60b9      	str	r1, [r7, #8]
 8007626:	4611      	mov	r1, r2
 8007628:	461a      	mov	r2, r3
 800762a:	460b      	mov	r3, r1
 800762c:	80fb      	strh	r3, [r7, #6]
 800762e:	4613      	mov	r3, r2
 8007630:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - rd_ptr;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	889a      	ldrh	r2, [r3, #4]
 8007636:	88bb      	ldrh	r3, [r7, #4]
 8007638:	1ad3      	subs	r3, r2, r3
 800763a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count; // only used if wrapped
 800763c:	88fa      	ldrh	r2, [r7, #6]
 800763e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007640:	1ad3      	subs	r3, r2, r3
 8007642:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	88db      	ldrh	r3, [r3, #6]
 8007648:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800764c:	b29b      	uxth	r3, r3
 800764e:	461a      	mov	r2, r3
 8007650:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007652:	fb13 f302 	smulbb	r3, r3, r2
 8007656:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	88db      	ldrh	r3, [r3, #6]
 800765c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8007660:	b29b      	uxth	r3, r3
 8007662:	461a      	mov	r2, r3
 8007664:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8007666:	fb13 f302 	smulbb	r3, r3, r2
 800766a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  const uint8_t *ff_buf = f->buffer + (rd_ptr * f->item_size);
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	88ba      	ldrh	r2, [r7, #4]
 8007674:	68f9      	ldr	r1, [r7, #12]
 8007676:	88c9      	ldrh	r1, [r1, #6]
 8007678:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800767c:	b289      	uxth	r1, r1
 800767e:	fb01 f202 	mul.w	r2, r1, r2
 8007682:	4413      	add	r3, r2
 8007684:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 8007686:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800768a:	2b00      	cmp	r3, #0
 800768c:	d002      	beq.n	8007694 <ff_pull_n+0x78>
 800768e:	2b01      	cmp	r3, #1
 8007690:	d023      	beq.n	80076da <ff_pull_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 8007692:	e0c7      	b.n	8007824 <ff_pull_n+0x208>
      if (n <= lin_count) {
 8007694:	88fa      	ldrh	r2, [r7, #6]
 8007696:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007698:	429a      	cmp	r2, r3
 800769a:	d80d      	bhi.n	80076b8 <ff_pull_n+0x9c>
        memcpy(app_buf, ff_buf, n * f->item_size);
 800769c:	88fb      	ldrh	r3, [r7, #6]
 800769e:	68fa      	ldr	r2, [r7, #12]
 80076a0:	88d2      	ldrh	r2, [r2, #6]
 80076a2:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80076a6:	b292      	uxth	r2, r2
 80076a8:	fb02 f303 	mul.w	r3, r2, r3
 80076ac:	461a      	mov	r2, r3
 80076ae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80076b0:	68b8      	ldr	r0, [r7, #8]
 80076b2:	f005 fcc5 	bl	800d040 <memcpy>
      break;
 80076b6:	e0b5      	b.n	8007824 <ff_pull_n+0x208>
        memcpy(app_buf, ff_buf, lin_bytes);                            // linear part
 80076b8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80076ba:	461a      	mov	r2, r3
 80076bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80076be:	68b8      	ldr	r0, [r7, #8]
 80076c0:	f005 fcbe 	bl	800d040 <memcpy>
        memcpy((uint8_t *)app_buf + lin_bytes, f->buffer, wrap_bytes); // wrapped part
 80076c4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80076c6:	68ba      	ldr	r2, [r7, #8]
 80076c8:	18d0      	adds	r0, r2, r3
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80076d2:	4619      	mov	r1, r3
 80076d4:	f005 fcb4 	bl	800d040 <memcpy>
      break;
 80076d8:	e0a4      	b.n	8007824 <ff_pull_n+0x208>
      volatile uint32_t *reg_tx = (volatile uint32_t *)app_buf;
 80076da:	68bb      	ldr	r3, [r7, #8]
 80076dc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 80076de:	88fa      	ldrh	r2, [r7, #6]
 80076e0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80076e2:	429a      	cmp	r2, r3
 80076e4:	d80f      	bhi.n	8007706 <ff_pull_n+0xea>
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, n * f->item_size);
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	88db      	ldrh	r3, [r3, #6]
 80076ea:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80076ee:	b29b      	uxth	r3, r3
 80076f0:	461a      	mov	r2, r3
 80076f2:	88fb      	ldrh	r3, [r7, #6]
 80076f4:	fb13 f302 	smulbb	r3, r3, r2
 80076f8:	b29b      	uxth	r3, r3
 80076fa:	461a      	mov	r2, r3
 80076fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80076fe:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007700:	f7ff fe60 	bl	80073c4 <ff_pull_fixed_addr_rw32>
      break;
 8007704:	e08d      	b.n	8007822 <ff_pull_n+0x206>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 8007706:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007708:	f023 0303 	bic.w	r3, r3, #3
 800770c:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, lin_4n_bytes);
 800770e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8007710:	461a      	mov	r2, r3
 8007712:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007714:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007716:	f7ff fe55 	bl	80073c4 <ff_pull_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 800771a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800771c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800771e:	4413      	add	r3, r2
 8007720:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 8007722:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007724:	b2db      	uxtb	r3, r3
 8007726:	f003 0303 	and.w	r3, r3, #3
 800772a:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 800772e:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8007732:	2b00      	cmp	r3, #0
 8007734:	d067      	beq.n	8007806 <ff_pull_n+0x1ea>
          const uint8_t  remrem    = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 8007736:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800773a:	b29b      	uxth	r3, r3
 800773c:	f1c3 0304 	rsb	r3, r3, #4
 8007740:	b29a      	uxth	r2, r3
 8007742:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007746:	827b      	strh	r3, [r7, #18]
 8007748:	4613      	mov	r3, r2
 800774a:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800774c:	8a7a      	ldrh	r2, [r7, #18]
 800774e:	8a3b      	ldrh	r3, [r7, #16]
 8007750:	4293      	cmp	r3, r2
 8007752:	bf28      	it	cs
 8007754:	4613      	movcs	r3, r2
 8007756:	b29b      	uxth	r3, r3
 8007758:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t scatter32 = tu_scatter_read32(ff_buf, rem, f->buffer, remrem);
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007762:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007764:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8007768:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 800776c:	623b      	str	r3, [r7, #32]
 800776e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8007772:	77fb      	strb	r3, [r7, #31]
  uint32_t result = 0;
 8007774:	2300      	movs	r3, #0
 8007776:	61bb      	str	r3, [r7, #24]
  uint8_t  shift  = 0;
 8007778:	2300      	movs	r3, #0
 800777a:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 800777c:	2300      	movs	r3, #0
 800777e:	75bb      	strb	r3, [r7, #22]
 8007780:	e010      	b.n	80077a4 <ff_pull_n+0x188>
    result |= ((uint32_t)buf1[i]) << shift;
 8007782:	7dbb      	ldrb	r3, [r7, #22]
 8007784:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007786:	4413      	add	r3, r2
 8007788:	781b      	ldrb	r3, [r3, #0]
 800778a:	461a      	mov	r2, r3
 800778c:	7dfb      	ldrb	r3, [r7, #23]
 800778e:	fa02 f303 	lsl.w	r3, r2, r3
 8007792:	69ba      	ldr	r2, [r7, #24]
 8007794:	4313      	orrs	r3, r2
 8007796:	61bb      	str	r3, [r7, #24]
    shift += 8;
 8007798:	7dfb      	ldrb	r3, [r7, #23]
 800779a:	3308      	adds	r3, #8
 800779c:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 800779e:	7dbb      	ldrb	r3, [r7, #22]
 80077a0:	3301      	adds	r3, #1
 80077a2:	75bb      	strb	r3, [r7, #22]
 80077a4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80077a8:	7dbb      	ldrb	r3, [r7, #22]
 80077aa:	429a      	cmp	r2, r3
 80077ac:	d8e9      	bhi.n	8007782 <ff_pull_n+0x166>
  for (uint8_t i = 0; i < len2; ++i) {
 80077ae:	2300      	movs	r3, #0
 80077b0:	757b      	strb	r3, [r7, #21]
 80077b2:	e010      	b.n	80077d6 <ff_pull_n+0x1ba>
    result |= ((uint32_t)buf2[i]) << shift;
 80077b4:	7d7b      	ldrb	r3, [r7, #21]
 80077b6:	6a3a      	ldr	r2, [r7, #32]
 80077b8:	4413      	add	r3, r2
 80077ba:	781b      	ldrb	r3, [r3, #0]
 80077bc:	461a      	mov	r2, r3
 80077be:	7dfb      	ldrb	r3, [r7, #23]
 80077c0:	fa02 f303 	lsl.w	r3, r2, r3
 80077c4:	69ba      	ldr	r2, [r7, #24]
 80077c6:	4313      	orrs	r3, r2
 80077c8:	61bb      	str	r3, [r7, #24]
    shift += 8;
 80077ca:	7dfb      	ldrb	r3, [r7, #23]
 80077cc:	3308      	adds	r3, #8
 80077ce:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len2; ++i) {
 80077d0:	7d7b      	ldrb	r3, [r7, #21]
 80077d2:	3301      	adds	r3, #1
 80077d4:	757b      	strb	r3, [r7, #21]
 80077d6:	7ffa      	ldrb	r2, [r7, #31]
 80077d8:	7d7b      	ldrb	r3, [r7, #21]
 80077da:	429a      	cmp	r2, r3
 80077dc:	d8ea      	bhi.n	80077b4 <ff_pull_n+0x198>
  return result;
 80077de:	69bb      	ldr	r3, [r7, #24]
 80077e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
          *reg_tx = scatter32;
 80077e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80077e6:	601a      	str	r2, [r3, #0]
          wrap_bytes -= remrem;
 80077e8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80077ec:	b29b      	uxth	r3, r3
 80077ee:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80077f2:	1ad3      	subs	r3, r2, r3
 80077f4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681a      	ldr	r2, [r3, #0]
 80077fc:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8007800:	4413      	add	r3, r2
 8007802:	643b      	str	r3, [r7, #64]	@ 0x40
 8007804:	e002      	b.n	800780c <ff_pull_n+0x1f0>
          ff_buf = f->buffer;          // wrap around to beginning
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 800780c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007810:	2b00      	cmp	r3, #0
 8007812:	d006      	beq.n	8007822 <ff_pull_n+0x206>
          ff_pull_fixed_addr_rw32(reg_tx, ff_buf, wrap_bytes);
 8007814:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007818:	461a      	mov	r2, r3
 800781a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800781c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800781e:	f7ff fdd1 	bl	80073c4 <ff_pull_fixed_addr_rw32>
      break;
 8007822:	bf00      	nop
  }
}
 8007824:	bf00      	nop
 8007826:	3748      	adds	r7, #72	@ 0x48
 8007828:	46bd      	mov	sp, r7
 800782a:	bd80      	pop	{r7, pc}

0800782c <tu_fifo_peek_n_access_mode>:
//--------------------------------------------------------------------+

// Works on local copies of w and r
// Must be protected by read mutex since in case of an overflow read pointer gets modified
uint16_t tu_fifo_peek_n_access_mode(tu_fifo_t *f, void *p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx,
                                    tu_fifo_access_mode_t access_mode) {
 800782c:	b580      	push	{r7, lr}
 800782e:	b08c      	sub	sp, #48	@ 0x30
 8007830:	af02      	add	r7, sp, #8
 8007832:	60f8      	str	r0, [r7, #12]
 8007834:	60b9      	str	r1, [r7, #8]
 8007836:	4611      	mov	r1, r2
 8007838:	461a      	mov	r2, r3
 800783a:	460b      	mov	r3, r1
 800783c:	80fb      	strh	r3, [r7, #6]
 800783e:	4613      	mov	r3, r2
 8007840:	80bb      	strh	r3, [r7, #4]
  uint16_t count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	889b      	ldrh	r3, [r3, #4]
 8007846:	847b      	strh	r3, [r7, #34]	@ 0x22
 8007848:	88bb      	ldrh	r3, [r7, #4]
 800784a:	843b      	strh	r3, [r7, #32]
 800784c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800784e:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 8007850:	8c3a      	ldrh	r2, [r7, #32]
 8007852:	8bfb      	ldrh	r3, [r7, #30]
 8007854:	429a      	cmp	r2, r3
 8007856:	d304      	bcc.n	8007862 <tu_fifo_peek_n_access_mode+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 8007858:	8c3a      	ldrh	r2, [r7, #32]
 800785a:	8bfb      	ldrh	r3, [r7, #30]
 800785c:	1ad3      	subs	r3, r2, r3
 800785e:	b29b      	uxth	r3, r3
 8007860:	e008      	b.n	8007874 <tu_fifo_peek_n_access_mode+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8007862:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007864:	005b      	lsls	r3, r3, #1
 8007866:	b29a      	uxth	r2, r3
 8007868:	8c39      	ldrh	r1, [r7, #32]
 800786a:	8bfb      	ldrh	r3, [r7, #30]
 800786c:	1acb      	subs	r3, r1, r3
 800786e:	b29b      	uxth	r3, r3
 8007870:	4413      	add	r3, r2
 8007872:	b29b      	uxth	r3, r3
 8007874:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (count == 0) {
 8007876:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007878:	2b00      	cmp	r3, #0
 800787a:	d101      	bne.n	8007880 <tu_fifo_peek_n_access_mode+0x54>
    return 0; // nothing to peek
 800787c:	2300      	movs	r3, #0
 800787e:	e041      	b.n	8007904 <tu_fifo_peek_n_access_mode+0xd8>
  }

  // Check overflow and correct if required
  if (count > f->depth) {
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	889b      	ldrh	r3, [r3, #4]
 8007884:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007886:	429a      	cmp	r2, r3
 8007888:	d91b      	bls.n	80078c2 <tu_fifo_peek_n_access_mode+0x96>
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	61bb      	str	r3, [r7, #24]
 800788e:	88bb      	ldrh	r3, [r7, #4]
 8007890:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 8007892:	69bb      	ldr	r3, [r7, #24]
 8007894:	889b      	ldrh	r3, [r3, #4]
 8007896:	8afa      	ldrh	r2, [r7, #22]
 8007898:	429a      	cmp	r2, r3
 800789a:	d305      	bcc.n	80078a8 <tu_fifo_peek_n_access_mode+0x7c>
    rd_idx = wr_idx - f->depth;
 800789c:	69bb      	ldr	r3, [r7, #24]
 800789e:	889b      	ldrh	r3, [r3, #4]
 80078a0:	8afa      	ldrh	r2, [r7, #22]
 80078a2:	1ad3      	subs	r3, r2, r3
 80078a4:	82bb      	strh	r3, [r7, #20]
 80078a6:	e004      	b.n	80078b2 <tu_fifo_peek_n_access_mode+0x86>
    rd_idx = wr_idx + f->depth;
 80078a8:	69bb      	ldr	r3, [r7, #24]
 80078aa:	889a      	ldrh	r2, [r3, #4]
 80078ac:	8afb      	ldrh	r3, [r7, #22]
 80078ae:	4413      	add	r3, r2
 80078b0:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 80078b2:	69bb      	ldr	r3, [r7, #24]
 80078b4:	8aba      	ldrh	r2, [r7, #20]
 80078b6:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 80078b8:	8abb      	ldrh	r3, [r7, #20]
    rd_idx = correct_read_index(f, wr_idx);
 80078ba:	863b      	strh	r3, [r7, #48]	@ 0x30
    count  = f->depth;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	889b      	ldrh	r3, [r3, #4]
 80078c0:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }

  if (count < n) {
 80078c2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80078c4:	88fb      	ldrh	r3, [r7, #6]
 80078c6:	429a      	cmp	r2, r3
 80078c8:	d201      	bcs.n	80078ce <tu_fifo_peek_n_access_mode+0xa2>
    n = count; // limit to available count
 80078ca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80078cc:	80fb      	strh	r3, [r7, #6]
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	889b      	ldrh	r3, [r3, #4]
 80078d2:	827b      	strh	r3, [r7, #18]
 80078d4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80078d6:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 80078d8:	e003      	b.n	80078e2 <tu_fifo_peek_n_access_mode+0xb6>
    idx -= depth;
 80078da:	8a3a      	ldrh	r2, [r7, #16]
 80078dc:	8a7b      	ldrh	r3, [r7, #18]
 80078de:	1ad3      	subs	r3, r2, r3
 80078e0:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 80078e2:	8a7a      	ldrh	r2, [r7, #18]
 80078e4:	8a3b      	ldrh	r3, [r7, #16]
 80078e6:	429a      	cmp	r2, r3
 80078e8:	d9f7      	bls.n	80078da <tu_fifo_peek_n_access_mode+0xae>
  return idx;
 80078ea:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 80078ec:	84bb      	strh	r3, [r7, #36]	@ 0x24
  ff_pull_n(f, p_buffer, n, rd_ptr, access_mode);
 80078ee:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 80078f0:	88fa      	ldrh	r2, [r7, #6]
 80078f2:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80078f6:	9300      	str	r3, [sp, #0]
 80078f8:	460b      	mov	r3, r1
 80078fa:	68b9      	ldr	r1, [r7, #8]
 80078fc:	68f8      	ldr	r0, [r7, #12]
 80078fe:	f7ff fe8d 	bl	800761c <ff_pull_n>

  return n;
 8007902:	88fb      	ldrh	r3, [r7, #6]
}
 8007904:	4618      	mov	r0, r3
 8007906:	3728      	adds	r7, #40	@ 0x28
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}

0800790c <tu_fifo_read_n_access_mode>:
  ff_unlock(f->mutex_rd);
  return ret;
}

// Read n items from fifo with access mode
uint16_t tu_fifo_read_n_access_mode(tu_fifo_t *f, void *buffer, uint16_t n, tu_fifo_access_mode_t access_mode) {
 800790c:	b580      	push	{r7, lr}
 800790e:	b08a      	sub	sp, #40	@ 0x28
 8007910:	af02      	add	r7, sp, #8
 8007912:	60f8      	str	r0, [r7, #12]
 8007914:	60b9      	str	r1, [r7, #8]
 8007916:	4611      	mov	r1, r2
 8007918:	461a      	mov	r2, r3
 800791a:	460b      	mov	r3, r1
 800791c:	80fb      	strh	r3, [r7, #6]
 800791e:	4613      	mov	r3, r2
 8007920:	717b      	strb	r3, [r7, #5]
  ff_lock(f->mutex_rd);

  // Peek the data: f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n         = tu_fifo_peek_n_access_mode(f, buffer, n, f->wr_idx, f->rd_idx, access_mode);
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	891b      	ldrh	r3, [r3, #8]
 8007926:	b298      	uxth	r0, r3
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	895b      	ldrh	r3, [r3, #10]
 800792c:	b29b      	uxth	r3, r3
 800792e:	88f9      	ldrh	r1, [r7, #6]
 8007930:	797a      	ldrb	r2, [r7, #5]
 8007932:	9201      	str	r2, [sp, #4]
 8007934:	9300      	str	r3, [sp, #0]
 8007936:	4603      	mov	r3, r0
 8007938:	460a      	mov	r2, r1
 800793a:	68b9      	ldr	r1, [r7, #8]
 800793c:	68f8      	ldr	r0, [r7, #12]
 800793e:	f7ff ff75 	bl	800782c <tu_fifo_peek_n_access_mode>
 8007942:	4603      	mov	r3, r0
 8007944:	80fb      	strh	r3, [r7, #6]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	889a      	ldrh	r2, [r3, #4]
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	895b      	ldrh	r3, [r3, #10]
 800794e:	b29b      	uxth	r3, r3
 8007950:	83fa      	strh	r2, [r7, #30]
 8007952:	83bb      	strh	r3, [r7, #28]
 8007954:	88fb      	ldrh	r3, [r7, #6]
 8007956:	837b      	strh	r3, [r7, #26]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8007958:	8bba      	ldrh	r2, [r7, #28]
 800795a:	8b7b      	ldrh	r3, [r7, #26]
 800795c:	4413      	add	r3, r2
 800795e:	833b      	strh	r3, [r7, #24]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8007960:	8bba      	ldrh	r2, [r7, #28]
 8007962:	8b3b      	ldrh	r3, [r7, #24]
 8007964:	429a      	cmp	r2, r3
 8007966:	d804      	bhi.n	8007972 <tu_fifo_read_n_access_mode+0x66>
 8007968:	8b3a      	ldrh	r2, [r7, #24]
 800796a:	8bfb      	ldrh	r3, [r7, #30]
 800796c:	005b      	lsls	r3, r3, #1
 800796e:	429a      	cmp	r2, r3
 8007970:	db08      	blt.n	8007984 <tu_fifo_read_n_access_mode+0x78>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8007972:	8bfb      	ldrh	r3, [r7, #30]
 8007974:	005b      	lsls	r3, r3, #1
 8007976:	b29b      	uxth	r3, r3
 8007978:	425b      	negs	r3, r3
 800797a:	82fb      	strh	r3, [r7, #22]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800797c:	8b3a      	ldrh	r2, [r7, #24]
 800797e:	8afb      	ldrh	r3, [r7, #22]
 8007980:	4413      	add	r3, r2
 8007982:	833b      	strh	r3, [r7, #24]
  return new_idx;
 8007984:	8b3a      	ldrh	r2, [r7, #24]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	815a      	strh	r2, [r3, #10]

  ff_unlock(f->mutex_rd);
  return n;
 800798a:	88fb      	ldrh	r3, [r7, #6]
}
 800798c:	4618      	mov	r0, r3
 800798e:	3720      	adds	r7, #32
 8007990:	46bd      	mov	sp, r7
 8007992:	bd80      	pop	{r7, pc}

08007994 <tu_fifo_write_n_access_mode>:

// Write n items to fifo with access mode
uint16_t tu_fifo_write_n_access_mode(tu_fifo_t *f, const void *data, uint16_t n, tu_fifo_access_mode_t access_mode) {
 8007994:	b580      	push	{r7, lr}
 8007996:	b096      	sub	sp, #88	@ 0x58
 8007998:	af02      	add	r7, sp, #8
 800799a:	60f8      	str	r0, [r7, #12]
 800799c:	60b9      	str	r1, [r7, #8]
 800799e:	4611      	mov	r1, r2
 80079a0:	461a      	mov	r2, r3
 80079a2:	460b      	mov	r3, r1
 80079a4:	80fb      	strh	r3, [r7, #6]
 80079a6:	4613      	mov	r3, r2
 80079a8:	717b      	strb	r3, [r7, #5]
  if (n == 0) {
 80079aa:	88fb      	ldrh	r3, [r7, #6]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d101      	bne.n	80079b4 <tu_fifo_write_n_access_mode+0x20>
    return 0;
 80079b0:	2300      	movs	r3, #0
 80079b2:	e0fb      	b.n	8007bac <tu_fifo_write_n_access_mode+0x218>
  }

  ff_lock(f->mutex_wr);

  uint16_t wr_idx = f->wr_idx;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	891b      	ldrh	r3, [r3, #8]
 80079b8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  uint16_t rd_idx = f->rd_idx;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	895b      	ldrh	r3, [r3, #10]
 80079c0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  const uint8_t *buf8 = (const uint8_t *)data;
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	64bb      	str	r3, [r7, #72]	@ 0x48

  TU_LOG(TU_FIFO_DBG, "rd = %3u, wr = %3u, count = %3u, remain = %3u, n = %3u:  ", rd_idx, wr_idx,
         tu_ff_overflow_count(f->depth, wr_idx, rd_idx), tu_ff_remaining_local(f->depth, wr_idx, rd_idx), n);

  if (!f->overwritable) {
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	79db      	ldrb	r3, [r3, #7]
 80079cc:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80079d0:	b2db      	uxtb	r3, r3
 80079d2:	f083 0301 	eor.w	r3, r3, #1
 80079d6:	b2db      	uxtb	r3, r3
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d03a      	beq.n	8007a52 <tu_fifo_write_n_access_mode+0xbe>
    // limit up to full
    const uint16_t remain = tu_ff_remaining_local(f->depth, wr_idx, rd_idx);
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	889b      	ldrh	r3, [r3, #4]
 80079e0:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80079e2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80079e6:	873b      	strh	r3, [r7, #56]	@ 0x38
 80079e8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80079ec:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80079ee:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80079f0:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80079f2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80079f4:	867b      	strh	r3, [r7, #50]	@ 0x32
 80079f6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80079f8:	863b      	strh	r3, [r7, #48]	@ 0x30
  if (wr_idx >= rd_idx) {
 80079fa:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80079fc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80079fe:	429a      	cmp	r2, r3
 8007a00:	d304      	bcc.n	8007a0c <tu_fifo_write_n_access_mode+0x78>
    return (uint16_t)(wr_idx - rd_idx);
 8007a02:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8007a04:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007a06:	1ad3      	subs	r3, r2, r3
 8007a08:	b29b      	uxth	r3, r3
 8007a0a:	e008      	b.n	8007a1e <tu_fifo_write_n_access_mode+0x8a>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8007a0c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8007a0e:	005b      	lsls	r3, r3, #1
 8007a10:	b29a      	uxth	r2, r3
 8007a12:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 8007a14:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007a16:	1acb      	subs	r3, r1, r3
 8007a18:	b29b      	uxth	r3, r3
 8007a1a:	4413      	add	r3, r2
 8007a1c:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 8007a1e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 8007a20:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8007a22:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007a24:	429a      	cmp	r2, r3
 8007a26:	d904      	bls.n	8007a32 <tu_fifo_write_n_access_mode+0x9e>
 8007a28:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8007a2a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007a2c:	1ad3      	subs	r3, r2, r3
 8007a2e:	b29b      	uxth	r3, r3
 8007a30:	e000      	b.n	8007a34 <tu_fifo_write_n_access_mode+0xa0>
 8007a32:	2300      	movs	r3, #0
 8007a34:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8007a38:	88fb      	ldrh	r3, [r7, #6]
 8007a3a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8007a3c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8007a40:	87bb      	strh	r3, [r7, #60]	@ 0x3c
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8007a42:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8007a44:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8007a46:	4293      	cmp	r3, r2
 8007a48:	bf28      	it	cs
 8007a4a:	4613      	movcs	r3, r2
 8007a4c:	b29b      	uxth	r3, r3
    n                     = tu_min16(n, remain);
 8007a4e:	80fb      	strh	r3, [r7, #6]
 8007a50:	e06b      	b.n	8007b2a <tu_fifo_write_n_access_mode+0x196>
  } else {
    // In over-writable mode, fifo_write() is allowed even when fifo is full. In such case,
    // oldest data in fifo i.e. at read pointer data will be overwritten
    // Note: we can modify read buffer contents however we must not modify the read index itself within a write
    // function! Since it would end up in a race condition with read functions!
    if (n >= f->depth) {
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	889b      	ldrh	r3, [r3, #4]
 8007a56:	88fa      	ldrh	r2, [r7, #6]
 8007a58:	429a      	cmp	r2, r3
 8007a5a:	d319      	bcc.n	8007a90 <tu_fifo_write_n_access_mode+0xfc>
      // Only copy last part
      if (access_mode == TU_FIFO_INC_ADDR_RW8) {
 8007a5c:	797b      	ldrb	r3, [r7, #5]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d10e      	bne.n	8007a80 <tu_fifo_write_n_access_mode+0xec>
        buf8 += (n - f->depth) * f->item_size;
 8007a62:	88fb      	ldrh	r3, [r7, #6]
 8007a64:	68fa      	ldr	r2, [r7, #12]
 8007a66:	8892      	ldrh	r2, [r2, #4]
 8007a68:	1a9b      	subs	r3, r3, r2
 8007a6a:	68fa      	ldr	r2, [r7, #12]
 8007a6c:	88d2      	ldrh	r2, [r2, #6]
 8007a6e:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8007a72:	b292      	uxth	r2, r2
 8007a74:	fb02 f303 	mul.w	r3, r2, r3
 8007a78:	461a      	mov	r2, r3
 8007a7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a7c:	4413      	add	r3, r2
 8007a7e:	64bb      	str	r3, [r7, #72]	@ 0x48
      } else {
        // TODO should read from hw fifo to discard data, however reading an odd number could
        // accidentally discard data.
      }

      n = f->depth;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	889b      	ldrh	r3, [r3, #4]
 8007a84:	80fb      	strh	r3, [r7, #6]

      // We start writing at the read pointer's position since we fill the whole buffer
      wr_idx = rd_idx;
 8007a86:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007a8a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8007a8e:	e04c      	b.n	8007b2a <tu_fifo_write_n_access_mode+0x196>
    } else {
      const uint16_t overflowable_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	889b      	ldrh	r3, [r3, #4]
 8007a94:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8007a96:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007a9a:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8007a9c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007aa0:	853b      	strh	r3, [r7, #40]	@ 0x28
  if (wr_idx >= rd_idx) {
 8007aa2:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8007aa4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007aa6:	429a      	cmp	r2, r3
 8007aa8:	d304      	bcc.n	8007ab4 <tu_fifo_write_n_access_mode+0x120>
    return (uint16_t)(wr_idx - rd_idx);
 8007aaa:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8007aac:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007aae:	1ad3      	subs	r3, r2, r3
 8007ab0:	b29b      	uxth	r3, r3
 8007ab2:	e008      	b.n	8007ac6 <tu_fifo_write_n_access_mode+0x132>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8007ab4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007ab6:	005b      	lsls	r3, r3, #1
 8007ab8:	b29a      	uxth	r2, r3
 8007aba:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8007abc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007abe:	1acb      	subs	r3, r1, r3
 8007ac0:	b29b      	uxth	r3, r3
 8007ac2:	4413      	add	r3, r2
 8007ac4:	b29b      	uxth	r3, r3
 8007ac6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (overflowable_count + n >= 2 * f->depth) {
 8007aca:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8007ace:	88fb      	ldrh	r3, [r7, #6]
 8007ad0:	441a      	add	r2, r3
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	889b      	ldrh	r3, [r3, #4]
 8007ad6:	005b      	lsls	r3, r3, #1
 8007ad8:	429a      	cmp	r2, r3
 8007ada:	db26      	blt.n	8007b2a <tu_fifo_write_n_access_mode+0x196>
        // Double overflowed
        // Index is bigger than the allowed range [0,2*depth)
        // re-position write index to have a full fifo after pushed
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	8899      	ldrh	r1, [r3, #4]
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	889a      	ldrh	r2, [r3, #4]
 8007ae4:	88fb      	ldrh	r3, [r7, #6]
 8007ae6:	1ad3      	subs	r3, r2, r3
 8007ae8:	b29a      	uxth	r2, r3
 8007aea:	460b      	mov	r3, r1
 8007aec:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8007aee:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007af2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8007af4:	4613      	mov	r3, r2
 8007af6:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t new_idx = (uint16_t)(idx + offset);
 8007af8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007afa:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007afc:	4413      	add	r3, r2
 8007afe:	843b      	strh	r3, [r7, #32]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8007b00:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007b02:	8c3b      	ldrh	r3, [r7, #32]
 8007b04:	429a      	cmp	r2, r3
 8007b06:	d804      	bhi.n	8007b12 <tu_fifo_write_n_access_mode+0x17e>
 8007b08:	8c3a      	ldrh	r2, [r7, #32]
 8007b0a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007b0c:	005b      	lsls	r3, r3, #1
 8007b0e:	429a      	cmp	r2, r3
 8007b10:	db08      	blt.n	8007b24 <tu_fifo_write_n_access_mode+0x190>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8007b12:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007b14:	005b      	lsls	r3, r3, #1
 8007b16:	b29b      	uxth	r3, r3
 8007b18:	425b      	negs	r3, r3
 8007b1a:	83fb      	strh	r3, [r7, #30]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8007b1c:	8c3a      	ldrh	r2, [r7, #32]
 8007b1e:	8bfb      	ldrh	r3, [r7, #30]
 8007b20:	4413      	add	r3, r2
 8007b22:	843b      	strh	r3, [r7, #32]
  return new_idx;
 8007b24:	8c3b      	ldrh	r3, [r7, #32]
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 8007b26:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
        // we will correct (re-position) read index later on in fifo_read() function
      }
    }
  }

  if (n) {
 8007b2a:	88fb      	ldrh	r3, [r7, #6]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d03c      	beq.n	8007baa <tu_fifo_write_n_access_mode+0x216>
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	889b      	ldrh	r3, [r3, #4]
 8007b34:	827b      	strh	r3, [r7, #18]
 8007b36:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007b3a:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8007b3c:	e003      	b.n	8007b46 <tu_fifo_write_n_access_mode+0x1b2>
    idx -= depth;
 8007b3e:	8a3a      	ldrh	r2, [r7, #16]
 8007b40:	8a7b      	ldrh	r3, [r7, #18]
 8007b42:	1ad3      	subs	r3, r2, r3
 8007b44:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8007b46:	8a7a      	ldrh	r2, [r7, #18]
 8007b48:	8a3b      	ldrh	r3, [r7, #16]
 8007b4a:	429a      	cmp	r2, r3
 8007b4c:	d9f7      	bls.n	8007b3e <tu_fifo_write_n_access_mode+0x1aa>
  return idx;
 8007b4e:	8a3b      	ldrh	r3, [r7, #16]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8007b50:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    TU_LOG(TU_FIFO_DBG, "actual_n = %u, wr_ptr = %u", n, wr_ptr);

    ff_push_n(f, buf8, n, wr_ptr, access_mode);
 8007b54:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8007b58:	88fa      	ldrh	r2, [r7, #6]
 8007b5a:	797b      	ldrb	r3, [r7, #5]
 8007b5c:	9300      	str	r3, [sp, #0]
 8007b5e:	460b      	mov	r3, r1
 8007b60:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007b62:	68f8      	ldr	r0, [r7, #12]
 8007b64:	f7ff fc5f 	bl	8007426 <ff_push_n>
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	889b      	ldrh	r3, [r3, #4]
 8007b6c:	83bb      	strh	r3, [r7, #28]
 8007b6e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007b72:	837b      	strh	r3, [r7, #26]
 8007b74:	88fb      	ldrh	r3, [r7, #6]
 8007b76:	833b      	strh	r3, [r7, #24]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8007b78:	8b7a      	ldrh	r2, [r7, #26]
 8007b7a:	8b3b      	ldrh	r3, [r7, #24]
 8007b7c:	4413      	add	r3, r2
 8007b7e:	82fb      	strh	r3, [r7, #22]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8007b80:	8b7a      	ldrh	r2, [r7, #26]
 8007b82:	8afb      	ldrh	r3, [r7, #22]
 8007b84:	429a      	cmp	r2, r3
 8007b86:	d804      	bhi.n	8007b92 <tu_fifo_write_n_access_mode+0x1fe>
 8007b88:	8afa      	ldrh	r2, [r7, #22]
 8007b8a:	8bbb      	ldrh	r3, [r7, #28]
 8007b8c:	005b      	lsls	r3, r3, #1
 8007b8e:	429a      	cmp	r2, r3
 8007b90:	db08      	blt.n	8007ba4 <tu_fifo_write_n_access_mode+0x210>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8007b92:	8bbb      	ldrh	r3, [r7, #28]
 8007b94:	005b      	lsls	r3, r3, #1
 8007b96:	b29b      	uxth	r3, r3
 8007b98:	425b      	negs	r3, r3
 8007b9a:	82bb      	strh	r3, [r7, #20]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8007b9c:	8afa      	ldrh	r2, [r7, #22]
 8007b9e:	8abb      	ldrh	r3, [r7, #20]
 8007ba0:	4413      	add	r3, r2
 8007ba2:	82fb      	strh	r3, [r7, #22]
  return new_idx;
 8007ba4:	8afa      	ldrh	r2, [r7, #22]
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	811a      	strh	r2, [r3, #8]
    TU_LOG(TU_FIFO_DBG, "\tnew_wr = %u\r\n", f->wr_idx);
  }

  ff_unlock(f->mutex_wr);

  return n;
 8007baa:	88fb      	ldrh	r3, [r7, #6]
}
 8007bac:	4618      	mov	r0, r3
 8007bae:	3750      	adds	r7, #80	@ 0x50
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bd80      	pop	{r7, pc}

08007bb4 <ff_peek_local>:
// One API
//--------------------------------------------------------------------+

// peek() using local write/read index, correct read index if overflowed
// Be careful, caller must not lock mutex, since this Will also try to lock mutex
static bool ff_peek_local(tu_fifo_t *f, void *buf, uint16_t wr_idx, uint16_t rd_idx) {
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b08a      	sub	sp, #40	@ 0x28
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	60f8      	str	r0, [r7, #12]
 8007bbc:	60b9      	str	r1, [r7, #8]
 8007bbe:	4611      	mov	r1, r2
 8007bc0:	461a      	mov	r2, r3
 8007bc2:	460b      	mov	r3, r1
 8007bc4:	80fb      	strh	r3, [r7, #6]
 8007bc6:	4613      	mov	r3, r2
 8007bc8:	80bb      	strh	r3, [r7, #4]
  const uint16_t ovf_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	889b      	ldrh	r3, [r3, #4]
 8007bce:	847b      	strh	r3, [r7, #34]	@ 0x22
 8007bd0:	88fb      	ldrh	r3, [r7, #6]
 8007bd2:	843b      	strh	r3, [r7, #32]
 8007bd4:	88bb      	ldrh	r3, [r7, #4]
 8007bd6:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 8007bd8:	8c3a      	ldrh	r2, [r7, #32]
 8007bda:	8bfb      	ldrh	r3, [r7, #30]
 8007bdc:	429a      	cmp	r2, r3
 8007bde:	d304      	bcc.n	8007bea <ff_peek_local+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 8007be0:	8c3a      	ldrh	r2, [r7, #32]
 8007be2:	8bfb      	ldrh	r3, [r7, #30]
 8007be4:	1ad3      	subs	r3, r2, r3
 8007be6:	b29b      	uxth	r3, r3
 8007be8:	e008      	b.n	8007bfc <ff_peek_local+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8007bea:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007bec:	005b      	lsls	r3, r3, #1
 8007bee:	b29a      	uxth	r2, r3
 8007bf0:	8c39      	ldrh	r1, [r7, #32]
 8007bf2:	8bfb      	ldrh	r3, [r7, #30]
 8007bf4:	1acb      	subs	r3, r1, r3
 8007bf6:	b29b      	uxth	r3, r3
 8007bf8:	4413      	add	r3, r2
 8007bfa:	b29b      	uxth	r3, r3
 8007bfc:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (ovf_count == 0) {
 8007bfe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d101      	bne.n	8007c08 <ff_peek_local+0x54>
    return false; // nothing to peek
 8007c04:	2300      	movs	r3, #0
 8007c06:	e042      	b.n	8007c8e <ff_peek_local+0xda>
  }

  // Correct read index if overflow
  if (ovf_count > f->depth) {
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	889b      	ldrh	r3, [r3, #4]
 8007c0c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007c0e:	429a      	cmp	r2, r3
 8007c10:	d918      	bls.n	8007c44 <ff_peek_local+0x90>
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	61bb      	str	r3, [r7, #24]
 8007c16:	88fb      	ldrh	r3, [r7, #6]
 8007c18:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 8007c1a:	69bb      	ldr	r3, [r7, #24]
 8007c1c:	889b      	ldrh	r3, [r3, #4]
 8007c1e:	8afa      	ldrh	r2, [r7, #22]
 8007c20:	429a      	cmp	r2, r3
 8007c22:	d305      	bcc.n	8007c30 <ff_peek_local+0x7c>
    rd_idx = wr_idx - f->depth;
 8007c24:	69bb      	ldr	r3, [r7, #24]
 8007c26:	889b      	ldrh	r3, [r3, #4]
 8007c28:	8afa      	ldrh	r2, [r7, #22]
 8007c2a:	1ad3      	subs	r3, r2, r3
 8007c2c:	82bb      	strh	r3, [r7, #20]
 8007c2e:	e004      	b.n	8007c3a <ff_peek_local+0x86>
    rd_idx = wr_idx + f->depth;
 8007c30:	69bb      	ldr	r3, [r7, #24]
 8007c32:	889a      	ldrh	r2, [r3, #4]
 8007c34:	8afb      	ldrh	r3, [r7, #22]
 8007c36:	4413      	add	r3, r2
 8007c38:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 8007c3a:	69bb      	ldr	r3, [r7, #24]
 8007c3c:	8aba      	ldrh	r2, [r7, #20]
 8007c3e:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 8007c40:	8abb      	ldrh	r3, [r7, #20]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 8007c42:	80bb      	strh	r3, [r7, #4]
    ff_unlock(f->mutex_rd);
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	889b      	ldrh	r3, [r3, #4]
 8007c48:	827b      	strh	r3, [r7, #18]
 8007c4a:	88bb      	ldrh	r3, [r7, #4]
 8007c4c:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8007c4e:	e003      	b.n	8007c58 <ff_peek_local+0xa4>
    idx -= depth;
 8007c50:	8a3a      	ldrh	r2, [r7, #16]
 8007c52:	8a7b      	ldrh	r3, [r7, #18]
 8007c54:	1ad3      	subs	r3, r2, r3
 8007c56:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8007c58:	8a7a      	ldrh	r2, [r7, #18]
 8007c5a:	8a3b      	ldrh	r3, [r7, #16]
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	d9f7      	bls.n	8007c50 <ff_peek_local+0x9c>
  return idx;
 8007c60:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8007c62:	84bb      	strh	r3, [r7, #36]	@ 0x24
  memcpy(buf, f->buffer + (rd_ptr * f->item_size), f->item_size);
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007c6a:	68f9      	ldr	r1, [r7, #12]
 8007c6c:	88c9      	ldrh	r1, [r1, #6]
 8007c6e:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8007c72:	b289      	uxth	r1, r1
 8007c74:	fb01 f202 	mul.w	r2, r1, r2
 8007c78:	1899      	adds	r1, r3, r2
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	88db      	ldrh	r3, [r3, #6]
 8007c7e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8007c82:	b29b      	uxth	r3, r3
 8007c84:	461a      	mov	r2, r3
 8007c86:	68b8      	ldr	r0, [r7, #8]
 8007c88:	f005 f9da 	bl	800d040 <memcpy>

  return true;
 8007c8c:	2301      	movs	r3, #1
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3728      	adds	r7, #40	@ 0x28
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}

08007c96 <tu_fifo_read>:

// Read one element out of the buffer, correct read index if overflowed
bool tu_fifo_read(tu_fifo_t *f, void *buffer) {
 8007c96:	b580      	push	{r7, lr}
 8007c98:	b086      	sub	sp, #24
 8007c9a:	af00      	add	r7, sp, #0
 8007c9c:	6078      	str	r0, [r7, #4]
 8007c9e:	6039      	str	r1, [r7, #0]
  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  const bool ret = ff_peek_local(f, buffer, f->wr_idx, f->rd_idx);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	891b      	ldrh	r3, [r3, #8]
 8007ca4:	b29a      	uxth	r2, r3
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	895b      	ldrh	r3, [r3, #10]
 8007caa:	b29b      	uxth	r3, r3
 8007cac:	6839      	ldr	r1, [r7, #0]
 8007cae:	6878      	ldr	r0, [r7, #4]
 8007cb0:	f7ff ff80 	bl	8007bb4 <ff_peek_local>
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	75fb      	strb	r3, [r7, #23]
  if (ret) {
 8007cb8:	7dfb      	ldrb	r3, [r7, #23]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d021      	beq.n	8007d02 <tu_fifo_read+0x6c>
    ff_lock(f->mutex_rd);
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	889a      	ldrh	r2, [r3, #4]
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	895b      	ldrh	r3, [r3, #10]
 8007cc6:	b29b      	uxth	r3, r3
 8007cc8:	82ba      	strh	r2, [r7, #20]
 8007cca:	827b      	strh	r3, [r7, #18]
 8007ccc:	2301      	movs	r3, #1
 8007cce:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8007cd0:	8a7a      	ldrh	r2, [r7, #18]
 8007cd2:	8a3b      	ldrh	r3, [r7, #16]
 8007cd4:	4413      	add	r3, r2
 8007cd6:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8007cd8:	8a7a      	ldrh	r2, [r7, #18]
 8007cda:	89fb      	ldrh	r3, [r7, #14]
 8007cdc:	429a      	cmp	r2, r3
 8007cde:	d804      	bhi.n	8007cea <tu_fifo_read+0x54>
 8007ce0:	89fa      	ldrh	r2, [r7, #14]
 8007ce2:	8abb      	ldrh	r3, [r7, #20]
 8007ce4:	005b      	lsls	r3, r3, #1
 8007ce6:	429a      	cmp	r2, r3
 8007ce8:	db08      	blt.n	8007cfc <tu_fifo_read+0x66>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8007cea:	8abb      	ldrh	r3, [r7, #20]
 8007cec:	005b      	lsls	r3, r3, #1
 8007cee:	b29b      	uxth	r3, r3
 8007cf0:	425b      	negs	r3, r3
 8007cf2:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8007cf4:	89fa      	ldrh	r2, [r7, #14]
 8007cf6:	89bb      	ldrh	r3, [r7, #12]
 8007cf8:	4413      	add	r3, r2
 8007cfa:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 8007cfc:	89fa      	ldrh	r2, [r7, #14]
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	815a      	strh	r2, [r3, #10]
    ff_unlock(f->mutex_rd);
  }

  return ret;
 8007d02:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d04:	4618      	mov	r0, r3
 8007d06:	3718      	adds	r7, #24
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	bd80      	pop	{r7, pc}

08007d0c <tu_fifo_write>:
bool tu_fifo_peek(tu_fifo_t *f, void *p_buffer) {
  return ff_peek_local(f, p_buffer, f->wr_idx, f->rd_idx);
}

// Write one element into the buffer
bool tu_fifo_write(tu_fifo_t *f, const void *data) {
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b08a      	sub	sp, #40	@ 0x28
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
 8007d14:	6039      	str	r1, [r7, #0]
  bool ret;
  ff_lock(f->mutex_wr);

  const uint16_t wr_idx = f->wr_idx;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	891b      	ldrh	r3, [r3, #8]
 8007d1a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	61fb      	str	r3, [r7, #28]
}

// check if fifo is full
TU_ATTR_ALWAYS_INLINE static inline bool tu_fifo_full(const tu_fifo_t *f) {
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 8007d20:	69fb      	ldr	r3, [r7, #28]
 8007d22:	8899      	ldrh	r1, [r3, #4]
 8007d24:	69fb      	ldr	r3, [r7, #28]
 8007d26:	891b      	ldrh	r3, [r3, #8]
 8007d28:	b29a      	uxth	r2, r3
 8007d2a:	69fb      	ldr	r3, [r7, #28]
 8007d2c:	895b      	ldrh	r3, [r3, #10]
 8007d2e:	b29b      	uxth	r3, r3
 8007d30:	8379      	strh	r1, [r7, #26]
 8007d32:	833a      	strh	r2, [r7, #24]
 8007d34:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= rd_idx) {
 8007d36:	8b3a      	ldrh	r2, [r7, #24]
 8007d38:	8afb      	ldrh	r3, [r7, #22]
 8007d3a:	429a      	cmp	r2, r3
 8007d3c:	d304      	bcc.n	8007d48 <tu_fifo_write+0x3c>
    return (uint16_t)(wr_idx - rd_idx);
 8007d3e:	8b3a      	ldrh	r2, [r7, #24]
 8007d40:	8afb      	ldrh	r3, [r7, #22]
 8007d42:	1ad3      	subs	r3, r2, r3
 8007d44:	b29b      	uxth	r3, r3
 8007d46:	e008      	b.n	8007d5a <tu_fifo_write+0x4e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8007d48:	8b7b      	ldrh	r3, [r7, #26]
 8007d4a:	005b      	lsls	r3, r3, #1
 8007d4c:	b29a      	uxth	r2, r3
 8007d4e:	8b39      	ldrh	r1, [r7, #24]
 8007d50:	8afb      	ldrh	r3, [r7, #22]
 8007d52:	1acb      	subs	r3, r1, r3
 8007d54:	b29b      	uxth	r3, r3
 8007d56:	4413      	add	r3, r2
 8007d58:	b29b      	uxth	r3, r3
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 8007d5a:	69fa      	ldr	r2, [r7, #28]
 8007d5c:	8892      	ldrh	r2, [r2, #4]
 8007d5e:	4293      	cmp	r3, r2
 8007d60:	bf2c      	ite	cs
 8007d62:	2301      	movcs	r3, #1
 8007d64:	2300      	movcc	r3, #0
 8007d66:	b2db      	uxtb	r3, r3

  if (tu_fifo_full(f) && !f->overwritable) {
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d00d      	beq.n	8007d88 <tu_fifo_write+0x7c>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	79db      	ldrb	r3, [r3, #7]
 8007d70:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007d74:	b2db      	uxtb	r3, r3
 8007d76:	f083 0301 	eor.w	r3, r3, #1
 8007d7a:	b2db      	uxtb	r3, r3
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d003      	beq.n	8007d88 <tu_fifo_write+0x7c>
    ret = false;
 8007d80:	2300      	movs	r3, #0
 8007d82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007d86:	e046      	b.n	8007e16 <tu_fifo_write+0x10a>
  } else {
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	889b      	ldrh	r3, [r3, #4]
 8007d8c:	817b      	strh	r3, [r7, #10]
 8007d8e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007d90:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 8007d92:	e003      	b.n	8007d9c <tu_fifo_write+0x90>
    idx -= depth;
 8007d94:	893a      	ldrh	r2, [r7, #8]
 8007d96:	897b      	ldrh	r3, [r7, #10]
 8007d98:	1ad3      	subs	r3, r2, r3
 8007d9a:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 8007d9c:	897a      	ldrh	r2, [r7, #10]
 8007d9e:	893b      	ldrh	r3, [r7, #8]
 8007da0:	429a      	cmp	r2, r3
 8007da2:	d9f7      	bls.n	8007d94 <tu_fifo_write+0x88>
  return idx;
 8007da4:	893b      	ldrh	r3, [r7, #8]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8007da6:	847b      	strh	r3, [r7, #34]	@ 0x22
    memcpy(f->buffer + (wr_ptr * f->item_size), data, f->item_size);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8007dae:	6879      	ldr	r1, [r7, #4]
 8007db0:	88c9      	ldrh	r1, [r1, #6]
 8007db2:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8007db6:	b289      	uxth	r1, r1
 8007db8:	fb01 f202 	mul.w	r2, r1, r2
 8007dbc:	1898      	adds	r0, r3, r2
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	88db      	ldrh	r3, [r3, #6]
 8007dc2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8007dc6:	b29b      	uxth	r3, r3
 8007dc8:	461a      	mov	r2, r3
 8007dca:	6839      	ldr	r1, [r7, #0]
 8007dcc:	f005 f938 	bl	800d040 <memcpy>
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	889b      	ldrh	r3, [r3, #4]
 8007dd4:	82bb      	strh	r3, [r7, #20]
 8007dd6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007dd8:	827b      	strh	r3, [r7, #18]
 8007dda:	2301      	movs	r3, #1
 8007ddc:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8007dde:	8a7a      	ldrh	r2, [r7, #18]
 8007de0:	8a3b      	ldrh	r3, [r7, #16]
 8007de2:	4413      	add	r3, r2
 8007de4:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8007de6:	8a7a      	ldrh	r2, [r7, #18]
 8007de8:	89fb      	ldrh	r3, [r7, #14]
 8007dea:	429a      	cmp	r2, r3
 8007dec:	d804      	bhi.n	8007df8 <tu_fifo_write+0xec>
 8007dee:	89fa      	ldrh	r2, [r7, #14]
 8007df0:	8abb      	ldrh	r3, [r7, #20]
 8007df2:	005b      	lsls	r3, r3, #1
 8007df4:	429a      	cmp	r2, r3
 8007df6:	db08      	blt.n	8007e0a <tu_fifo_write+0xfe>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8007df8:	8abb      	ldrh	r3, [r7, #20]
 8007dfa:	005b      	lsls	r3, r3, #1
 8007dfc:	b29b      	uxth	r3, r3
 8007dfe:	425b      	negs	r3, r3
 8007e00:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8007e02:	89fa      	ldrh	r2, [r7, #14]
 8007e04:	89bb      	ldrh	r3, [r7, #12]
 8007e06:	4413      	add	r3, r2
 8007e08:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 8007e0a:	89fa      	ldrh	r2, [r7, #14]
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	811a      	strh	r2, [r3, #8]
    ret       = true;
 8007e10:	2301      	movs	r3, #1
 8007e12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  ff_unlock(f->mutex_wr);

  return ret;
 8007e16:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	3728      	adds	r7, #40	@ 0x28
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	bd80      	pop	{r7, pc}

08007e22 <tu_fifo_get_read_info>:
                    Pointer to FIFO
   @param[out]      *info
                    Pointer to struct which holds the desired infos
 */
/******************************************************************************/
void tu_fifo_get_read_info(tu_fifo_t *f, tu_fifo_buffer_info_t *info) {
 8007e22:	b480      	push	{r7}
 8007e24:	b08b      	sub	sp, #44	@ 0x2c
 8007e26:	af00      	add	r7, sp, #0
 8007e28:	6078      	str	r0, [r7, #4]
 8007e2a:	6039      	str	r1, [r7, #0]
  // Operate on temporary values in case they change in between
  uint16_t wr_idx = f->wr_idx;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	891b      	ldrh	r3, [r3, #8]
 8007e30:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t rd_idx = f->rd_idx;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	895b      	ldrh	r3, [r3, #10]
 8007e36:	84fb      	strh	r3, [r7, #38]	@ 0x26

  uint16_t cnt = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	889b      	ldrh	r3, [r3, #4]
 8007e3c:	83bb      	strh	r3, [r7, #28]
 8007e3e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007e40:	837b      	strh	r3, [r7, #26]
 8007e42:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007e44:	833b      	strh	r3, [r7, #24]
  if (wr_idx >= rd_idx) {
 8007e46:	8b7a      	ldrh	r2, [r7, #26]
 8007e48:	8b3b      	ldrh	r3, [r7, #24]
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	d304      	bcc.n	8007e58 <tu_fifo_get_read_info+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 8007e4e:	8b7a      	ldrh	r2, [r7, #26]
 8007e50:	8b3b      	ldrh	r3, [r7, #24]
 8007e52:	1ad3      	subs	r3, r2, r3
 8007e54:	b29b      	uxth	r3, r3
 8007e56:	e008      	b.n	8007e6a <tu_fifo_get_read_info+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8007e58:	8bbb      	ldrh	r3, [r7, #28]
 8007e5a:	005b      	lsls	r3, r3, #1
 8007e5c:	b29a      	uxth	r2, r3
 8007e5e:	8b79      	ldrh	r1, [r7, #26]
 8007e60:	8b3b      	ldrh	r3, [r7, #24]
 8007e62:	1acb      	subs	r3, r1, r3
 8007e64:	b29b      	uxth	r3, r3
 8007e66:	4413      	add	r3, r2
 8007e68:	b29b      	uxth	r3, r3
 8007e6a:	84bb      	strh	r3, [r7, #36]	@ 0x24

  // Check overflow and correct if required - may happen in case a DMA wrote too fast
  if (cnt > f->depth) {
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	889b      	ldrh	r3, [r3, #4]
 8007e70:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007e72:	429a      	cmp	r2, r3
 8007e74:	d91b      	bls.n	8007eae <tu_fifo_get_read_info+0x8c>
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	617b      	str	r3, [r7, #20]
 8007e7a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007e7c:	827b      	strh	r3, [r7, #18]
  if (wr_idx >= f->depth) {
 8007e7e:	697b      	ldr	r3, [r7, #20]
 8007e80:	889b      	ldrh	r3, [r3, #4]
 8007e82:	8a7a      	ldrh	r2, [r7, #18]
 8007e84:	429a      	cmp	r2, r3
 8007e86:	d305      	bcc.n	8007e94 <tu_fifo_get_read_info+0x72>
    rd_idx = wr_idx - f->depth;
 8007e88:	697b      	ldr	r3, [r7, #20]
 8007e8a:	889b      	ldrh	r3, [r3, #4]
 8007e8c:	8a7a      	ldrh	r2, [r7, #18]
 8007e8e:	1ad3      	subs	r3, r2, r3
 8007e90:	823b      	strh	r3, [r7, #16]
 8007e92:	e004      	b.n	8007e9e <tu_fifo_get_read_info+0x7c>
    rd_idx = wr_idx + f->depth;
 8007e94:	697b      	ldr	r3, [r7, #20]
 8007e96:	889a      	ldrh	r2, [r3, #4]
 8007e98:	8a7b      	ldrh	r3, [r7, #18]
 8007e9a:	4413      	add	r3, r2
 8007e9c:	823b      	strh	r3, [r7, #16]
  f->rd_idx = rd_idx;
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	8a3a      	ldrh	r2, [r7, #16]
 8007ea2:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 8007ea4:	8a3b      	ldrh	r3, [r7, #16]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 8007ea6:	84fb      	strh	r3, [r7, #38]	@ 0x26
    ff_unlock(f->mutex_rd);

    cnt = f->depth;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	889b      	ldrh	r3, [r3, #4]
 8007eac:	84bb      	strh	r3, [r7, #36]	@ 0x24
  }

  // Check if fifo is empty
  if (cnt == 0) {
 8007eae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d10c      	bne.n	8007ece <tu_fifo_get_read_info+0xac>
    info->linear.len  = 0;
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	801a      	strh	r2, [r3, #0]
    info->wrapped.len = 0;
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	811a      	strh	r2, [r3, #8]
    info->linear.ptr  = NULL;
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	605a      	str	r2, [r3, #4]
    info->wrapped.ptr = NULL;
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	2200      	movs	r2, #0
 8007eca:	60da      	str	r2, [r3, #12]
    return;
 8007ecc:	e045      	b.n	8007f5a <tu_fifo_get_read_info+0x138>
  }

  // Get relative pointers
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	889b      	ldrh	r3, [r3, #4]
 8007ed2:	817b      	strh	r3, [r7, #10]
 8007ed4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007ed6:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 8007ed8:	e003      	b.n	8007ee2 <tu_fifo_get_read_info+0xc0>
    idx -= depth;
 8007eda:	893a      	ldrh	r2, [r7, #8]
 8007edc:	897b      	ldrh	r3, [r7, #10]
 8007ede:	1ad3      	subs	r3, r2, r3
 8007ee0:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 8007ee2:	897a      	ldrh	r2, [r7, #10]
 8007ee4:	893b      	ldrh	r3, [r7, #8]
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d9f7      	bls.n	8007eda <tu_fifo_get_read_info+0xb8>
  return idx;
 8007eea:	893b      	ldrh	r3, [r7, #8]
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8007eec:	843b      	strh	r3, [r7, #32]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	889b      	ldrh	r3, [r3, #4]
 8007ef2:	81fb      	strh	r3, [r7, #14]
 8007ef4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007ef6:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 8007ef8:	e003      	b.n	8007f02 <tu_fifo_get_read_info+0xe0>
    idx -= depth;
 8007efa:	89ba      	ldrh	r2, [r7, #12]
 8007efc:	89fb      	ldrh	r3, [r7, #14]
 8007efe:	1ad3      	subs	r3, r2, r3
 8007f00:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 8007f02:	89fa      	ldrh	r2, [r7, #14]
 8007f04:	89bb      	ldrh	r3, [r7, #12]
 8007f06:	429a      	cmp	r2, r3
 8007f08:	d9f7      	bls.n	8007efa <tu_fifo_get_read_info+0xd8>
  return idx;
 8007f0a:	89bb      	ldrh	r3, [r7, #12]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8007f0c:	83fb      	strh	r3, [r7, #30]

  // Copy pointer to buffer to start reading from
  info->linear.ptr = &f->buffer[rd_ptr];
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681a      	ldr	r2, [r3, #0]
 8007f12:	8bfb      	ldrh	r3, [r7, #30]
 8007f14:	441a      	add	r2, r3
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	605a      	str	r2, [r3, #4]

  // Check if there is a wrap around necessary
  if (wr_ptr > rd_ptr) {
 8007f1a:	8c3a      	ldrh	r2, [r7, #32]
 8007f1c:	8bfb      	ldrh	r3, [r7, #30]
 8007f1e:	429a      	cmp	r2, r3
 8007f20:	d909      	bls.n	8007f36 <tu_fifo_get_read_info+0x114>
    // Non wrapping case
    info->linear.len = cnt;
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007f26:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = 0;
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = NULL;
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	2200      	movs	r2, #0
 8007f32:	60da      	str	r2, [r3, #12]
 8007f34:	e011      	b.n	8007f5a <tu_fifo_get_read_info+0x138>
  } else {
    info->linear.len = f->depth - rd_ptr; // Also the case if FIFO was full
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	889a      	ldrh	r2, [r3, #4]
 8007f3a:	8bfb      	ldrh	r3, [r7, #30]
 8007f3c:	1ad3      	subs	r3, r2, r3
 8007f3e:	b29a      	uxth	r2, r3
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = cnt - info->linear.len;
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	881b      	ldrh	r3, [r3, #0]
 8007f48:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007f4a:	1ad3      	subs	r3, r2, r3
 8007f4c:	b29a      	uxth	r2, r3
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = f->buffer;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681a      	ldr	r2, [r3, #0]
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	60da      	str	r2, [r3, #12]
  }
}
 8007f5a:	372c      	adds	r7, #44	@ 0x2c
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f62:	4770      	bx	lr

08007f64 <tud_event_hook_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_event_hook_cb(uint8_t rhport, uint32_t eventid, bool in_isr) {
 8007f64:	b480      	push	{r7}
 8007f66:	b083      	sub	sp, #12
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	6039      	str	r1, [r7, #0]
 8007f6e:	71fb      	strb	r3, [r7, #7]
 8007f70:	4613      	mov	r3, r2
 8007f72:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) eventid; (void) in_isr;
}
 8007f74:	bf00      	nop
 8007f76:	370c      	adds	r7, #12
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7e:	4770      	bx	lr

08007f80 <tud_sof_cb>:

TU_ATTR_WEAK void tud_sof_cb(uint32_t frame_count) {
 8007f80:	b480      	push	{r7}
 8007f82:	b083      	sub	sp, #12
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
  (void) frame_count;
}
 8007f88:	bf00      	nop
 8007f8a:	370c      	adds	r7, #12
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f92:	4770      	bx	lr

08007f94 <tud_descriptor_bos_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_bos_cb(void) {
 8007f94:	b480      	push	{r7}
 8007f96:	af00      	add	r7, sp, #0
  return NULL;
 8007f98:	2300      	movs	r3, #0
}
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa2:	4770      	bx	lr

08007fa4 <tud_descriptor_device_qualifier_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_device_qualifier_cb(void) {
 8007fa4:	b480      	push	{r7}
 8007fa6:	af00      	add	r7, sp, #0
  return NULL;
 8007fa8:	2300      	movs	r3, #0
}
 8007faa:	4618      	mov	r0, r3
 8007fac:	46bd      	mov	sp, r7
 8007fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb2:	4770      	bx	lr

08007fb4 <tud_descriptor_other_speed_configuration_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_other_speed_configuration_cb(uint8_t index) {
 8007fb4:	b480      	push	{r7}
 8007fb6:	b083      	sub	sp, #12
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	4603      	mov	r3, r0
 8007fbc:	71fb      	strb	r3, [r7, #7]
  (void) index;
  return NULL;
 8007fbe:	2300      	movs	r3, #0
}
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	370c      	adds	r7, #12
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fca:	4770      	bx	lr

08007fcc <tud_mount_cb>:

TU_ATTR_WEAK void tud_mount_cb(void) {
 8007fcc:	b480      	push	{r7}
 8007fce:	af00      	add	r7, sp, #0
}
 8007fd0:	bf00      	nop
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd8:	4770      	bx	lr

08007fda <tud_umount_cb>:

TU_ATTR_WEAK void tud_umount_cb(void) {
 8007fda:	b480      	push	{r7}
 8007fdc:	af00      	add	r7, sp, #0
}
 8007fde:	bf00      	nop
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe6:	4770      	bx	lr

08007fe8 <tud_suspend_cb>:

TU_ATTR_WEAK void tud_suspend_cb(bool remote_wakeup_en) {
 8007fe8:	b480      	push	{r7}
 8007fea:	b083      	sub	sp, #12
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	4603      	mov	r3, r0
 8007ff0:	71fb      	strb	r3, [r7, #7]
  (void) remote_wakeup_en;
}
 8007ff2:	bf00      	nop
 8007ff4:	370c      	adds	r7, #12
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffc:	4770      	bx	lr

08007ffe <tud_resume_cb>:

TU_ATTR_WEAK void tud_resume_cb(void) {
 8007ffe:	b480      	push	{r7}
 8008000:	af00      	add	r7, sp, #0
}
 8008002:	bf00      	nop
 8008004:	46bd      	mov	sp, r7
 8008006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800a:	4770      	bx	lr

0800800c <tud_vendor_control_xfer_cb>:

TU_ATTR_WEAK bool tud_vendor_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const* request) {
 800800c:	b480      	push	{r7}
 800800e:	b083      	sub	sp, #12
 8008010:	af00      	add	r7, sp, #0
 8008012:	4603      	mov	r3, r0
 8008014:	603a      	str	r2, [r7, #0]
 8008016:	71fb      	strb	r3, [r7, #7]
 8008018:	460b      	mov	r3, r1
 800801a:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) stage; (void) request;
  return false;
 800801c:	2300      	movs	r3, #0
}
 800801e:	4618      	mov	r0, r3
 8008020:	370c      	adds	r7, #12
 8008022:	46bd      	mov	sp, r7
 8008024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008028:	4770      	bx	lr

0800802a <dcd_dcache_clean>:

TU_ATTR_WEAK void dcd_disconnect(uint8_t rhport) {
  (void) rhport;
}

TU_ATTR_WEAK bool dcd_dcache_clean(const void* addr, uint32_t data_size) {
 800802a:	b480      	push	{r7}
 800802c:	b083      	sub	sp, #12
 800802e:	af00      	add	r7, sp, #0
 8008030:	6078      	str	r0, [r7, #4]
 8008032:	6039      	str	r1, [r7, #0]
  (void) addr; (void) data_size;
  return true;
 8008034:	2301      	movs	r3, #1
}
 8008036:	4618      	mov	r0, r3
 8008038:	370c      	adds	r7, #12
 800803a:	46bd      	mov	sp, r7
 800803c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008040:	4770      	bx	lr

08008042 <usbd_app_driver_get_cb>:
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK usbd_class_driver_t const* usbd_app_driver_get_cb(uint8_t* driver_count) {
 8008042:	b480      	push	{r7}
 8008044:	b083      	sub	sp, #12
 8008046:	af00      	add	r7, sp, #0
 8008048:	6078      	str	r0, [r7, #4]
  *driver_count = 0;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2200      	movs	r2, #0
 800804e:	701a      	strb	r2, [r3, #0]
  return NULL;
 8008050:	2300      	movs	r3, #0
}
 8008052:	4618      	mov	r0, r3
 8008054:	370c      	adds	r7, #12
 8008056:	46bd      	mov	sp, r7
 8008058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805c:	4770      	bx	lr
	...

08008060 <tud_mounted>:

bool tud_connected(void) {
  return _usbd_dev.connected;
}

bool tud_mounted(void) {
 8008060:	b480      	push	{r7}
 8008062:	af00      	add	r7, sp, #0
  return _usbd_dev.cfg_num ? true : false;
 8008064:	4b06      	ldr	r3, [pc, #24]	@ (8008080 <tud_mounted+0x20>)
 8008066:	785b      	ldrb	r3, [r3, #1]
 8008068:	b2db      	uxtb	r3, r3
 800806a:	2b00      	cmp	r3, #0
 800806c:	bf14      	ite	ne
 800806e:	2301      	movne	r3, #1
 8008070:	2300      	moveq	r3, #0
 8008072:	b2db      	uxtb	r3, r3
}
 8008074:	4618      	mov	r0, r3
 8008076:	46bd      	mov	sp, r7
 8008078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807c:	4770      	bx	lr
 800807e:	bf00      	nop
 8008080:	20010de8 	.word	0x20010de8

08008084 <tud_suspended>:

bool tud_suspended(void) {
 8008084:	b480      	push	{r7}
 8008086:	af00      	add	r7, sp, #0
  return _usbd_dev.suspended;
 8008088:	4b07      	ldr	r3, [pc, #28]	@ (80080a8 <tud_suspended+0x24>)
 800808a:	781b      	ldrb	r3, [r3, #0]
 800808c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008090:	b2db      	uxtb	r3, r3
 8008092:	2b00      	cmp	r3, #0
 8008094:	bf14      	ite	ne
 8008096:	2301      	movne	r3, #1
 8008098:	2300      	moveq	r3, #0
 800809a:	b2db      	uxtb	r3, r3
}
 800809c:	4618      	mov	r0, r3
 800809e:	46bd      	mov	sp, r7
 80080a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a4:	4770      	bx	lr
 80080a6:	bf00      	nop
 80080a8:	20010de8 	.word	0x20010de8

080080ac <tud_disconnect>:
  TU_VERIFY (_usbd_dev.suspended && _usbd_dev.remote_wakeup_support && _usbd_dev.remote_wakeup_en);
  dcd_remote_wakeup(_usbd_rhport);
  return true;
}

bool tud_disconnect(void) {
 80080ac:	b580      	push	{r7, lr}
 80080ae:	af00      	add	r7, sp, #0
  dcd_disconnect(_usbd_rhport);
 80080b0:	4b03      	ldr	r3, [pc, #12]	@ (80080c0 <tud_disconnect+0x14>)
 80080b2:	781b      	ldrb	r3, [r3, #0]
 80080b4:	4618      	mov	r0, r3
 80080b6:	f002 fe47 	bl	800ad48 <dcd_disconnect>
  return true;
 80080ba:	2301      	movs	r3, #1
}
 80080bc:	4618      	mov	r0, r3
 80080be:	bd80      	pop	{r7, pc}
 80080c0:	20000015 	.word	0x20000015

080080c4 <tud_connect>:

bool tud_connect(void) {
 80080c4:	b580      	push	{r7, lr}
 80080c6:	af00      	add	r7, sp, #0
  dcd_connect(_usbd_rhport);
 80080c8:	4b03      	ldr	r3, [pc, #12]	@ (80080d8 <tud_connect+0x14>)
 80080ca:	781b      	ldrb	r3, [r3, #0]
 80080cc:	4618      	mov	r0, r3
 80080ce:	f002 fe19 	bl	800ad04 <dcd_connect>
  return true;
 80080d2:	2301      	movs	r3, #1
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	bd80      	pop	{r7, pc}
 80080d8:	20000015 	.word	0x20000015

080080dc <tud_inited>:
}

//--------------------------------------------------------------------+
// USBD Task
//--------------------------------------------------------------------+
bool tud_inited(void) {
 80080dc:	b480      	push	{r7}
 80080de:	af00      	add	r7, sp, #0
  return _usbd_rhport != RHPORT_INVALID;
 80080e0:	4b05      	ldr	r3, [pc, #20]	@ (80080f8 <tud_inited+0x1c>)
 80080e2:	781b      	ldrb	r3, [r3, #0]
 80080e4:	2bff      	cmp	r3, #255	@ 0xff
 80080e6:	bf14      	ite	ne
 80080e8:	2301      	movne	r3, #1
 80080ea:	2300      	moveq	r3, #0
 80080ec:	b2db      	uxtb	r3, r3
}
 80080ee:	4618      	mov	r0, r3
 80080f0:	46bd      	mov	sp, r7
 80080f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f6:	4770      	bx	lr
 80080f8:	20000015 	.word	0x20000015

080080fc <tud_rhport_init>:

bool tud_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b08e      	sub	sp, #56	@ 0x38
 8008100:	af00      	add	r7, sp, #0
 8008102:	4603      	mov	r3, r0
 8008104:	6039      	str	r1, [r7, #0]
 8008106:	71fb      	strb	r3, [r7, #7]
  if (tud_inited()) {
 8008108:	f7ff ffe8 	bl	80080dc <tud_inited>
 800810c:	4603      	mov	r3, r0
 800810e:	2b00      	cmp	r3, #0
 8008110:	d001      	beq.n	8008116 <tud_rhport_init+0x1a>
    return true; // skip if already initialized
 8008112:	2301      	movs	r3, #1
 8008114:	e0b0      	b.n	8008278 <tud_rhport_init+0x17c>
  }
  TU_ASSERT(rh_init);
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d10a      	bne.n	8008132 <tud_rhport_init+0x36>
 800811c:	4b58      	ldr	r3, [pc, #352]	@ (8008280 <tud_rhport_init+0x184>)
 800811e:	61fb      	str	r3, [r7, #28]
 8008120:	69fb      	ldr	r3, [r7, #28]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f003 0301 	and.w	r3, r3, #1
 8008128:	2b00      	cmp	r3, #0
 800812a:	d000      	beq.n	800812e <tud_rhport_init+0x32>
 800812c:	be00      	bkpt	0x0000
 800812e:	2300      	movs	r3, #0
 8008130:	e0a2      	b.n	8008278 <tud_rhport_init+0x17c>
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(dcd_event_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_fifo_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_edpt_stream_t));
#endif

  tu_varclr(&_usbd_dev);
 8008132:	222c      	movs	r2, #44	@ 0x2c
 8008134:	2100      	movs	r1, #0
 8008136:	4853      	ldr	r0, [pc, #332]	@ (8008284 <tud_rhport_init+0x188>)
 8008138:	f004 ff3f 	bl	800cfba <memset>
  _usbd_queued_setup = 0;
 800813c:	4b52      	ldr	r3, [pc, #328]	@ (8008288 <tud_rhport_init+0x18c>)
 800813e:	2200      	movs	r2, #0
 8008140:	701a      	strb	r2, [r3, #0]
 8008142:	4b52      	ldr	r3, [pc, #328]	@ (800828c <tud_rhport_init+0x190>)
 8008144:	617b      	str	r3, [r7, #20]
#define OSAL_SPINLOCK_DEF(_name, _int_set) \
  osal_spinlock_t _name = { .interrupt_set = _int_set, .nested_count = 0 }

TU_ATTR_ALWAYS_INLINE static inline void osal_spin_init(osal_spinlock_t *ctx) {
  (void) ctx;
}
 8008146:	bf00      	nop
 8008148:	4b51      	ldr	r3, [pc, #324]	@ (8008290 <tud_rhport_init+0x194>)
 800814a:	61bb      	str	r3, [r7, #24]
    .interrupt_set = _int_set,                            \
    .ff = TU_FIFO_INIT(_name##_buf, _depth, _type, false) \
  }

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef) {
  (void) tu_fifo_clear(&qdef->ff);
 800814c:	69bb      	ldr	r3, [r7, #24]
 800814e:	3304      	adds	r3, #4
 8008150:	4618      	mov	r0, r3
 8008152:	f7ff f8d2 	bl	80072fa <tu_fifo_clear>
  return (osal_queue_t) qdef;
 8008156:	69bb      	ldr	r3, [r7, #24]
  _usbd_mutex = osal_mutex_create(&_ubsd_mutexdef);
  TU_ASSERT(_usbd_mutex);
#endif

  // Init device queue & task
  _usbd_q = osal_queue_create(&_usbd_qdef);
 8008158:	4a4e      	ldr	r2, [pc, #312]	@ (8008294 <tud_rhport_init+0x198>)
 800815a:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_q);
 800815c:	4b4d      	ldr	r3, [pc, #308]	@ (8008294 <tud_rhport_init+0x198>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d10a      	bne.n	800817a <tud_rhport_init+0x7e>
 8008164:	4b46      	ldr	r3, [pc, #280]	@ (8008280 <tud_rhport_init+0x184>)
 8008166:	623b      	str	r3, [r7, #32]
 8008168:	6a3b      	ldr	r3, [r7, #32]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f003 0301 	and.w	r3, r3, #1
 8008170:	2b00      	cmp	r3, #0
 8008172:	d000      	beq.n	8008176 <tud_rhport_init+0x7a>
 8008174:	be00      	bkpt	0x0000
 8008176:	2300      	movs	r3, #0
 8008178:	e07e      	b.n	8008278 <tud_rhport_init+0x17c>

  // Get application driver if available
  _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 800817a:	4847      	ldr	r0, [pc, #284]	@ (8008298 <tud_rhport_init+0x19c>)
 800817c:	f7ff ff61 	bl	8008042 <usbd_app_driver_get_cb>
 8008180:	4603      	mov	r3, r0
 8008182:	4a46      	ldr	r2, [pc, #280]	@ (800829c <tud_rhport_init+0x1a0>)
 8008184:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_app_driver_count + BUILTIN_DRIVER_COUNT <= UINT8_MAX);
 8008186:	4b44      	ldr	r3, [pc, #272]	@ (8008298 <tud_rhport_init+0x19c>)
 8008188:	781b      	ldrb	r3, [r3, #0]
 800818a:	2bfb      	cmp	r3, #251	@ 0xfb
 800818c:	d90a      	bls.n	80081a4 <tud_rhport_init+0xa8>
 800818e:	4b3c      	ldr	r3, [pc, #240]	@ (8008280 <tud_rhport_init+0x184>)
 8008190:	627b      	str	r3, [r7, #36]	@ 0x24
 8008192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f003 0301 	and.w	r3, r3, #1
 800819a:	2b00      	cmp	r3, #0
 800819c:	d000      	beq.n	80081a0 <tud_rhport_init+0xa4>
 800819e:	be00      	bkpt	0x0000
 80081a0:	2300      	movs	r3, #0
 80081a2:	e069      	b.n	8008278 <tud_rhport_init+0x17c>

  // Init class drivers
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 80081a4:	2300      	movs	r3, #0
 80081a6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80081aa:	e03f      	b.n	800822c <tud_rhport_init+0x130>
 80081ac:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80081b0:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 80081b2:	2300      	movs	r3, #0
 80081b4:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 80081b6:	4b38      	ldr	r3, [pc, #224]	@ (8008298 <tud_rhport_init+0x19c>)
 80081b8:	781b      	ldrb	r3, [r3, #0]
 80081ba:	7cfa      	ldrb	r2, [r7, #19]
 80081bc:	429a      	cmp	r2, r3
 80081be:	d209      	bcs.n	80081d4 <tud_rhport_init+0xd8>
    driver = &_app_driver[drvid];
 80081c0:	4b36      	ldr	r3, [pc, #216]	@ (800829c <tud_rhport_init+0x1a0>)
 80081c2:	6819      	ldr	r1, [r3, #0]
 80081c4:	7cfa      	ldrb	r2, [r7, #19]
 80081c6:	4613      	mov	r3, r2
 80081c8:	00db      	lsls	r3, r3, #3
 80081ca:	4413      	add	r3, r2
 80081cc:	009b      	lsls	r3, r3, #2
 80081ce:	440b      	add	r3, r1
 80081d0:	60fb      	str	r3, [r7, #12]
 80081d2:	e00f      	b.n	80081f4 <tud_rhport_init+0xf8>
    drvid -= _app_driver_count;
 80081d4:	4b30      	ldr	r3, [pc, #192]	@ (8008298 <tud_rhport_init+0x19c>)
 80081d6:	781b      	ldrb	r3, [r3, #0]
 80081d8:	7cfa      	ldrb	r2, [r7, #19]
 80081da:	1ad3      	subs	r3, r2, r3
 80081dc:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80081de:	7cfb      	ldrb	r3, [r7, #19]
 80081e0:	2b03      	cmp	r3, #3
 80081e2:	d807      	bhi.n	80081f4 <tud_rhport_init+0xf8>
      driver = &_usbd_driver[drvid];
 80081e4:	7cfa      	ldrb	r2, [r7, #19]
 80081e6:	4613      	mov	r3, r2
 80081e8:	00db      	lsls	r3, r3, #3
 80081ea:	4413      	add	r3, r2
 80081ec:	009b      	lsls	r3, r3, #2
 80081ee:	4a2c      	ldr	r2, [pc, #176]	@ (80082a0 <tud_rhport_init+0x1a4>)
 80081f0:	4413      	add	r3, r2
 80081f2:	60fb      	str	r3, [r7, #12]
  return driver;
 80081f4:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 80081f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TU_ASSERT(driver && driver->init);
 80081f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d003      	beq.n	8008206 <tud_rhport_init+0x10a>
 80081fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008200:	685b      	ldr	r3, [r3, #4]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d10a      	bne.n	800821c <tud_rhport_init+0x120>
 8008206:	4b1e      	ldr	r3, [pc, #120]	@ (8008280 <tud_rhport_init+0x184>)
 8008208:	62bb      	str	r3, [r7, #40]	@ 0x28
 800820a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f003 0301 	and.w	r3, r3, #1
 8008212:	2b00      	cmp	r3, #0
 8008214:	d000      	beq.n	8008218 <tud_rhport_init+0x11c>
 8008216:	be00      	bkpt	0x0000
 8008218:	2300      	movs	r3, #0
 800821a:	e02d      	b.n	8008278 <tud_rhport_init+0x17c>
    TU_LOG_USBD("%s init\r\n", driver->name);
    driver->init();
 800821c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800821e:	685b      	ldr	r3, [r3, #4]
 8008220:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8008222:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008226:	3301      	adds	r3, #1
 8008228:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800822c:	4b1a      	ldr	r3, [pc, #104]	@ (8008298 <tud_rhport_init+0x19c>)
 800822e:	781b      	ldrb	r3, [r3, #0]
 8008230:	3304      	adds	r3, #4
 8008232:	b2db      	uxtb	r3, r3
 8008234:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8008238:	429a      	cmp	r2, r3
 800823a:	d3b7      	bcc.n	80081ac <tud_rhport_init+0xb0>
  }

  _usbd_rhport = rhport;
 800823c:	4a19      	ldr	r2, [pc, #100]	@ (80082a4 <tud_rhport_init+0x1a8>)
 800823e:	79fb      	ldrb	r3, [r7, #7]
 8008240:	7013      	strb	r3, [r2, #0]

  // Init device controller driver
  TU_ASSERT(dcd_init(rhport, rh_init));
 8008242:	79fb      	ldrb	r3, [r7, #7]
 8008244:	6839      	ldr	r1, [r7, #0]
 8008246:	4618      	mov	r0, r3
 8008248:	f002 fc34 	bl	800aab4 <dcd_init>
 800824c:	4603      	mov	r3, r0
 800824e:	f083 0301 	eor.w	r3, r3, #1
 8008252:	b2db      	uxtb	r3, r3
 8008254:	2b00      	cmp	r3, #0
 8008256:	d00a      	beq.n	800826e <tud_rhport_init+0x172>
 8008258:	4b09      	ldr	r3, [pc, #36]	@ (8008280 <tud_rhport_init+0x184>)
 800825a:	633b      	str	r3, [r7, #48]	@ 0x30
 800825c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f003 0301 	and.w	r3, r3, #1
 8008264:	2b00      	cmp	r3, #0
 8008266:	d000      	beq.n	800826a <tud_rhport_init+0x16e>
 8008268:	be00      	bkpt	0x0000
 800826a:	2300      	movs	r3, #0
 800826c:	e004      	b.n	8008278 <tud_rhport_init+0x17c>
  dcd_int_enable(rhport);
 800826e:	79fb      	ldrb	r3, [r7, #7]
 8008270:	4618      	mov	r0, r3
 8008272:	f002 fcbd 	bl	800abf0 <dcd_int_enable>

  return true;
 8008276:	2301      	movs	r3, #1
}
 8008278:	4618      	mov	r0, r3
 800827a:	3738      	adds	r7, #56	@ 0x38
 800827c:	46bd      	mov	sp, r7
 800827e:	bd80      	pop	{r7, pc}
 8008280:	e000edf0 	.word	0xe000edf0
 8008284:	20010de8 	.word	0x20010de8
 8008288:	20010e14 	.word	0x20010e14
 800828c:	20000018 	.word	0x20000018
 8008290:	20000020 	.word	0x20000020
 8008294:	20010ee0 	.word	0x20010ee0
 8008298:	20010e1c 	.word	0x20010e1c
 800829c:	20010e18 	.word	0x20010e18
 80082a0:	0800d2a0 	.word	0x0800d2a0
 80082a4:	20000015 	.word	0x20000015

080082a8 <configuration_reset>:

  _usbd_rhport = RHPORT_INVALID;
  return true;
}

static void configuration_reset(uint8_t rhport) {
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b088      	sub	sp, #32
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	4603      	mov	r3, r0
 80082b0:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 80082b2:	2300      	movs	r3, #0
 80082b4:	77fb      	strb	r3, [r7, #31]
 80082b6:	e039      	b.n	800832c <configuration_reset+0x84>
 80082b8:	7ffb      	ldrb	r3, [r7, #31]
 80082ba:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 80082bc:	2300      	movs	r3, #0
 80082be:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 80082c0:	4b28      	ldr	r3, [pc, #160]	@ (8008364 <configuration_reset+0xbc>)
 80082c2:	781b      	ldrb	r3, [r3, #0]
 80082c4:	7cfa      	ldrb	r2, [r7, #19]
 80082c6:	429a      	cmp	r2, r3
 80082c8:	d209      	bcs.n	80082de <configuration_reset+0x36>
    driver = &_app_driver[drvid];
 80082ca:	4b27      	ldr	r3, [pc, #156]	@ (8008368 <configuration_reset+0xc0>)
 80082cc:	6819      	ldr	r1, [r3, #0]
 80082ce:	7cfa      	ldrb	r2, [r7, #19]
 80082d0:	4613      	mov	r3, r2
 80082d2:	00db      	lsls	r3, r3, #3
 80082d4:	4413      	add	r3, r2
 80082d6:	009b      	lsls	r3, r3, #2
 80082d8:	440b      	add	r3, r1
 80082da:	60fb      	str	r3, [r7, #12]
 80082dc:	e00f      	b.n	80082fe <configuration_reset+0x56>
    drvid -= _app_driver_count;
 80082de:	4b21      	ldr	r3, [pc, #132]	@ (8008364 <configuration_reset+0xbc>)
 80082e0:	781b      	ldrb	r3, [r3, #0]
 80082e2:	7cfa      	ldrb	r2, [r7, #19]
 80082e4:	1ad3      	subs	r3, r2, r3
 80082e6:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80082e8:	7cfb      	ldrb	r3, [r7, #19]
 80082ea:	2b03      	cmp	r3, #3
 80082ec:	d807      	bhi.n	80082fe <configuration_reset+0x56>
      driver = &_usbd_driver[drvid];
 80082ee:	7cfa      	ldrb	r2, [r7, #19]
 80082f0:	4613      	mov	r3, r2
 80082f2:	00db      	lsls	r3, r3, #3
 80082f4:	4413      	add	r3, r2
 80082f6:	009b      	lsls	r3, r3, #2
 80082f8:	4a1c      	ldr	r2, [pc, #112]	@ (800836c <configuration_reset+0xc4>)
 80082fa:	4413      	add	r3, r2
 80082fc:	60fb      	str	r3, [r7, #12]
  return driver;
 80082fe:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 8008300:	61bb      	str	r3, [r7, #24]
    TU_ASSERT(driver,);
 8008302:	69bb      	ldr	r3, [r7, #24]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d109      	bne.n	800831c <configuration_reset+0x74>
 8008308:	4b19      	ldr	r3, [pc, #100]	@ (8008370 <configuration_reset+0xc8>)
 800830a:	617b      	str	r3, [r7, #20]
 800830c:	697b      	ldr	r3, [r7, #20]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f003 0301 	and.w	r3, r3, #1
 8008314:	2b00      	cmp	r3, #0
 8008316:	d020      	beq.n	800835a <configuration_reset+0xb2>
 8008318:	be00      	bkpt	0x0000
 800831a:	e01e      	b.n	800835a <configuration_reset+0xb2>
    driver->reset(rhport);
 800831c:	69bb      	ldr	r3, [r7, #24]
 800831e:	68db      	ldr	r3, [r3, #12]
 8008320:	79fa      	ldrb	r2, [r7, #7]
 8008322:	4610      	mov	r0, r2
 8008324:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8008326:	7ffb      	ldrb	r3, [r7, #31]
 8008328:	3301      	adds	r3, #1
 800832a:	77fb      	strb	r3, [r7, #31]
 800832c:	4b0d      	ldr	r3, [pc, #52]	@ (8008364 <configuration_reset+0xbc>)
 800832e:	781b      	ldrb	r3, [r3, #0]
 8008330:	3304      	adds	r3, #4
 8008332:	b2db      	uxtb	r3, r3
 8008334:	7ffa      	ldrb	r2, [r7, #31]
 8008336:	429a      	cmp	r2, r3
 8008338:	d3be      	bcc.n	80082b8 <configuration_reset+0x10>
  }

  tu_varclr(&_usbd_dev);
 800833a:	222c      	movs	r2, #44	@ 0x2c
 800833c:	2100      	movs	r1, #0
 800833e:	480d      	ldr	r0, [pc, #52]	@ (8008374 <configuration_reset+0xcc>)
 8008340:	f004 fe3b 	bl	800cfba <memset>
  (void) memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 8008344:	2210      	movs	r2, #16
 8008346:	21ff      	movs	r1, #255	@ 0xff
 8008348:	480b      	ldr	r0, [pc, #44]	@ (8008378 <configuration_reset+0xd0>)
 800834a:	f004 fe36 	bl	800cfba <memset>
  (void) memset(_usbd_dev.ep2drv, DRVID_INVALID, sizeof(_usbd_dev.ep2drv)); // invalid mapping
 800834e:	220c      	movs	r2, #12
 8008350:	21ff      	movs	r1, #255	@ 0xff
 8008352:	480a      	ldr	r0, [pc, #40]	@ (800837c <configuration_reset+0xd4>)
 8008354:	f004 fe31 	bl	800cfba <memset>
 8008358:	e000      	b.n	800835c <configuration_reset+0xb4>
    TU_ASSERT(driver,);
 800835a:	bf00      	nop
}
 800835c:	3720      	adds	r7, #32
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}
 8008362:	bf00      	nop
 8008364:	20010e1c 	.word	0x20010e1c
 8008368:	20010e18 	.word	0x20010e18
 800836c:	0800d2a0 	.word	0x0800d2a0
 8008370:	e000edf0 	.word	0xe000edf0
 8008374:	20010de8 	.word	0x20010de8
 8008378:	20010dec 	.word	0x20010dec
 800837c:	20010dfc 	.word	0x20010dfc

08008380 <usbd_reset>:

static void usbd_reset(uint8_t rhport) {
 8008380:	b580      	push	{r7, lr}
 8008382:	b082      	sub	sp, #8
 8008384:	af00      	add	r7, sp, #0
 8008386:	4603      	mov	r3, r0
 8008388:	71fb      	strb	r3, [r7, #7]
  configuration_reset(rhport);
 800838a:	79fb      	ldrb	r3, [r7, #7]
 800838c:	4618      	mov	r0, r3
 800838e:	f7ff ff8b 	bl	80082a8 <configuration_reset>
  usbd_control_reset();
 8008392:	f001 fdd7 	bl	8009f44 <usbd_control_reset>
}
 8008396:	bf00      	nop
 8008398:	3708      	adds	r7, #8
 800839a:	46bd      	mov	sp, r7
 800839c:	bd80      	pop	{r7, pc}
	...

080083a0 <tud_task_ext>:
        application_code();
        tud_task(); // tinyusb device task
      }
    }
 */
void tud_task_ext(uint32_t timeout_ms, bool in_isr) {
 80083a0:	b590      	push	{r4, r7, lr}
 80083a2:	b093      	sub	sp, #76	@ 0x4c
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
 80083a8:	460b      	mov	r3, r1
 80083aa:	70fb      	strb	r3, [r7, #3]
  (void) in_isr; // not implemented yet

  // Skip if stack is not initialized
  if (!tud_inited()) {
 80083ac:	f7ff fe96 	bl	80080dc <tud_inited>
 80083b0:	4603      	mov	r3, r0
 80083b2:	f083 0301 	eor.w	r3, r3, #1
 80083b6:	b2db      	uxtb	r3, r3
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	f040 8191 	bne.w	80086e0 <tud_task_ext+0x340>
  }

  // Loop until there is no more events in the queue
  while (1) {
    dcd_event_t event;
    if (!osal_queue_receive(_usbd_q, &event, timeout_ms)) {
 80083be:	4bb5      	ldr	r3, [pc, #724]	@ (8008694 <tud_task_ext+0x2f4>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	633b      	str	r3, [r7, #48]	@ 0x30
 80083c4:	f107 030c 	add.w	r3, r7, #12
 80083c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	62bb      	str	r3, [r7, #40]	@ 0x28
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec) {
  (void) msec; // not used, always behave as msec = 0

  qhdl->interrupt_set(false);
 80083ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	2000      	movs	r0, #0
 80083d4:	4798      	blx	r3
  const bool success = tu_fifo_read(&qhdl->ff, data);
 80083d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083d8:	3304      	adds	r3, #4
 80083da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80083dc:	4618      	mov	r0, r3
 80083de:	f7ff fc5a 	bl	8007c96 <tu_fifo_read>
 80083e2:	4603      	mov	r3, r0
 80083e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  qhdl->interrupt_set(true);
 80083e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	2001      	movs	r0, #1
 80083ee:	4798      	blx	r3

  return success;
 80083f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80083f4:	f083 0301 	eor.w	r3, r3, #1
 80083f8:	b2db      	uxtb	r3, r3
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	f040 8172 	bne.w	80086e4 <tud_task_ext+0x344>
#if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
    if (event.event_id == DCD_EVENT_SETUP_RECEIVED) TU_LOG_USBD("\r\n"); // extra line for setup
    TU_LOG_USBD("USBD %s ", event.event_id < DCD_EVENT_COUNT ? _usbd_event_str[event.event_id] : "CORRUPTED");
#endif

    switch (event.event_id) {
 8008400:	7b7b      	ldrb	r3, [r7, #13]
 8008402:	3b01      	subs	r3, #1
 8008404:	2b07      	cmp	r3, #7
 8008406:	f200 8153 	bhi.w	80086b0 <tud_task_ext+0x310>
 800840a:	a201      	add	r2, pc, #4	@ (adr r2, 8008410 <tud_task_ext+0x70>)
 800840c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008410:	08008431 	.word	0x08008431
 8008414:	08008441 	.word	0x08008441
 8008418:	08008663 	.word	0x08008663
 800841c:	08008615 	.word	0x08008615
 8008420:	0800863f 	.word	0x0800863f
 8008424:	0800844f 	.word	0x0800844f
 8008428:	080084ff 	.word	0x080084ff
 800842c:	08008653 	.word	0x08008653
      case DCD_EVENT_BUS_RESET:
        TU_LOG_USBD(": %s Speed\r\n", tu_str_speed[event.bus_reset.speed]);
        usbd_reset(event.rhport);
 8008430:	7b3b      	ldrb	r3, [r7, #12]
 8008432:	4618      	mov	r0, r3
 8008434:	f7ff ffa4 	bl	8008380 <usbd_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 8008438:	7c3a      	ldrb	r2, [r7, #16]
 800843a:	4b97      	ldr	r3, [pc, #604]	@ (8008698 <tud_task_ext+0x2f8>)
 800843c:	709a      	strb	r2, [r3, #2]
        break;
 800843e:	e14e      	b.n	80086de <tud_task_ext+0x33e>

      case DCD_EVENT_UNPLUGGED:
        TU_LOG_USBD("\r\n");
        usbd_reset(event.rhport);
 8008440:	7b3b      	ldrb	r3, [r7, #12]
 8008442:	4618      	mov	r0, r3
 8008444:	f7ff ff9c 	bl	8008380 <usbd_reset>
        tud_umount_cb();
 8008448:	f7ff fdc7 	bl	8007fda <tud_umount_cb>
        break;
 800844c:	e147      	b.n	80086de <tud_task_ext+0x33e>

      case DCD_EVENT_SETUP_RECEIVED:
        TU_ASSERT(_usbd_queued_setup > 0,);
 800844e:	4b93      	ldr	r3, [pc, #588]	@ (800869c <tud_task_ext+0x2fc>)
 8008450:	781b      	ldrb	r3, [r3, #0]
 8008452:	b2db      	uxtb	r3, r3
 8008454:	2b00      	cmp	r3, #0
 8008456:	d10a      	bne.n	800846e <tud_task_ext+0xce>
 8008458:	4b91      	ldr	r3, [pc, #580]	@ (80086a0 <tud_task_ext+0x300>)
 800845a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800845c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f003 0301 	and.w	r3, r3, #1
 8008464:	2b00      	cmp	r3, #0
 8008466:	f000 813f 	beq.w	80086e8 <tud_task_ext+0x348>
 800846a:	be00      	bkpt	0x0000
 800846c:	e13c      	b.n	80086e8 <tud_task_ext+0x348>
        _usbd_queued_setup--;
 800846e:	4b8b      	ldr	r3, [pc, #556]	@ (800869c <tud_task_ext+0x2fc>)
 8008470:	781b      	ldrb	r3, [r3, #0]
 8008472:	b2db      	uxtb	r3, r3
 8008474:	3b01      	subs	r3, #1
 8008476:	b2da      	uxtb	r2, r3
 8008478:	4b88      	ldr	r3, [pc, #544]	@ (800869c <tud_task_ext+0x2fc>)
 800847a:	701a      	strb	r2, [r3, #0]
        TU_LOG_BUF(CFG_TUD_LOG_LEVEL, &event.setup_received, 8);
        if (_usbd_queued_setup != 0) {
 800847c:	4b87      	ldr	r3, [pc, #540]	@ (800869c <tud_task_ext+0x2fc>)
 800847e:	781b      	ldrb	r3, [r3, #0]
 8008480:	b2db      	uxtb	r3, r3
 8008482:	2b00      	cmp	r3, #0
 8008484:	f040 811e 	bne.w	80086c4 <tud_task_ext+0x324>
          break;
        }

        // Mark as connected after receiving 1st setup packet.
        // But it is easier to set it every time instead of wasting time to check then set
        _usbd_dev.connected = 1;
 8008488:	4a83      	ldr	r2, [pc, #524]	@ (8008698 <tud_task_ext+0x2f8>)
 800848a:	7813      	ldrb	r3, [r2, #0]
 800848c:	f043 0301 	orr.w	r3, r3, #1
 8008490:	7013      	strb	r3, [r2, #0]

        // mark both in & out control as free
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 8008492:	4a81      	ldr	r2, [pc, #516]	@ (8008698 <tud_task_ext+0x2f8>)
 8008494:	f892 3020 	ldrb.w	r3, [r2, #32]
 8008498:	f023 0301 	bic.w	r3, r3, #1
 800849c:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 80084a0:	4a7d      	ldr	r2, [pc, #500]	@ (8008698 <tud_task_ext+0x2f8>)
 80084a2:	f892 3020 	ldrb.w	r3, [r2, #32]
 80084a6:	f023 0304 	bic.w	r3, r3, #4
 80084aa:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_IN].busy = 0;
 80084ae:	4a7a      	ldr	r2, [pc, #488]	@ (8008698 <tud_task_ext+0x2f8>)
 80084b0:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 80084b4:	f023 0301 	bic.w	r3, r3, #1
 80084b8:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
        _usbd_dev.ep_status[0][TUSB_DIR_IN].claimed = 0;
 80084bc:	4a76      	ldr	r2, [pc, #472]	@ (8008698 <tud_task_ext+0x2f8>)
 80084be:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 80084c2:	f023 0304 	bic.w	r3, r3, #4
 80084c6:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

        // Process control request
        if (!process_control_request(event.rhport, &event.setup_received)) {
 80084ca:	7b3a      	ldrb	r2, [r7, #12]
 80084cc:	f107 030c 	add.w	r3, r7, #12
 80084d0:	3304      	adds	r3, #4
 80084d2:	4619      	mov	r1, r3
 80084d4:	4610      	mov	r0, r2
 80084d6:	f000 f927 	bl	8008728 <process_control_request>
 80084da:	4603      	mov	r3, r0
 80084dc:	f083 0301 	eor.w	r3, r3, #1
 80084e0:	b2db      	uxtb	r3, r3
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	f000 80f0 	beq.w	80086c8 <tud_task_ext+0x328>
          TU_LOG_USBD("  Stall EP0\r\n");
          // Failed -> stall both control endpoint IN and OUT
          dcd_edpt_stall(event.rhport, 0);
 80084e8:	7b3b      	ldrb	r3, [r7, #12]
 80084ea:	2100      	movs	r1, #0
 80084ec:	4618      	mov	r0, r3
 80084ee:	f002 fe07 	bl	800b100 <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 80084f2:	7b3b      	ldrb	r3, [r7, #12]
 80084f4:	2180      	movs	r1, #128	@ 0x80
 80084f6:	4618      	mov	r0, r3
 80084f8:	f002 fe02 	bl	800b100 <dcd_edpt_stall>
        }
        break;
 80084fc:	e0e4      	b.n	80086c8 <tud_task_ext+0x328>

      case DCD_EVENT_XFER_COMPLETE: {
        // Invoke the class callback associated with the endpoint address
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 80084fe:	7c3b      	ldrb	r3, [r7, #16]
 8008500:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8008504:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008508:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800850c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008510:	f003 030f 	and.w	r3, r3, #15
 8008514:	b2db      	uxtb	r3, r3
        uint8_t const epnum = tu_edpt_number(ep_addr);
 8008516:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 800851a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800851e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8008522:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008526:	09db      	lsrs	r3, r3, #7
 8008528:	b2db      	uxtb	r3, r3
        uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 800852a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

        TU_LOG_USBD("on EP %02X with %u bytes\r\n", ep_addr, (unsigned int) event.xfer_complete.len);

        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800852e:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8008532:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8008536:	4958      	ldr	r1, [pc, #352]	@ (8008698 <tud_task_ext+0x2f8>)
 8008538:	0052      	lsls	r2, r2, #1
 800853a:	440a      	add	r2, r1
 800853c:	4413      	add	r3, r2
 800853e:	f103 0220 	add.w	r2, r3, #32
 8008542:	7813      	ldrb	r3, [r2, #0]
 8008544:	f023 0301 	bic.w	r3, r3, #1
 8008548:	7013      	strb	r3, [r2, #0]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800854a:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800854e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8008552:	4951      	ldr	r1, [pc, #324]	@ (8008698 <tud_task_ext+0x2f8>)
 8008554:	0052      	lsls	r2, r2, #1
 8008556:	440a      	add	r2, r1
 8008558:	4413      	add	r3, r2
 800855a:	f103 0220 	add.w	r2, r3, #32
 800855e:	7813      	ldrb	r3, [r2, #0]
 8008560:	f023 0304 	bic.w	r3, r3, #4
 8008564:	7013      	strb	r3, [r2, #0]

        if (0 == epnum) {
 8008566:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800856a:	2b00      	cmp	r3, #0
 800856c:	d107      	bne.n	800857e <tud_task_ext+0x1de>
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 800856e:	7b38      	ldrb	r0, [r7, #12]
 8008570:	7c7a      	ldrb	r2, [r7, #17]
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 8008578:	f001 fd1a 	bl	8009fb0 <usbd_control_xfer_cb>
          TU_ASSERT(driver,);

          TU_LOG_USBD("  %s xfer callback\r\n", driver->name);
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
        }
        break;
 800857c:	e0af      	b.n	80086de <tud_task_ext+0x33e>
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800857e:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8008582:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8008586:	4944      	ldr	r1, [pc, #272]	@ (8008698 <tud_task_ext+0x2f8>)
 8008588:	0052      	lsls	r2, r2, #1
 800858a:	440a      	add	r2, r1
 800858c:	4413      	add	r3, r2
 800858e:	3314      	adds	r3, #20
 8008590:	781b      	ldrb	r3, [r3, #0]
 8008592:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  usbd_class_driver_t const *driver = NULL;
 8008596:	2300      	movs	r3, #0
 8008598:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 800859a:	4b42      	ldr	r3, [pc, #264]	@ (80086a4 <tud_task_ext+0x304>)
 800859c:	781b      	ldrb	r3, [r3, #0]
 800859e:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80085a2:	429a      	cmp	r2, r3
 80085a4:	d20a      	bcs.n	80085bc <tud_task_ext+0x21c>
    driver = &_app_driver[drvid];
 80085a6:	4b40      	ldr	r3, [pc, #256]	@ (80086a8 <tud_task_ext+0x308>)
 80085a8:	6819      	ldr	r1, [r3, #0]
 80085aa:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80085ae:	4613      	mov	r3, r2
 80085b0:	00db      	lsls	r3, r3, #3
 80085b2:	4413      	add	r3, r2
 80085b4:	009b      	lsls	r3, r3, #2
 80085b6:	440b      	add	r3, r1
 80085b8:	623b      	str	r3, [r7, #32]
 80085ba:	e013      	b.n	80085e4 <tud_task_ext+0x244>
    drvid -= _app_driver_count;
 80085bc:	4b39      	ldr	r3, [pc, #228]	@ (80086a4 <tud_task_ext+0x304>)
 80085be:	781b      	ldrb	r3, [r3, #0]
 80085c0:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80085c4:	1ad3      	subs	r3, r2, r3
 80085c6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80085ca:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80085ce:	2b03      	cmp	r3, #3
 80085d0:	d808      	bhi.n	80085e4 <tud_task_ext+0x244>
      driver = &_usbd_driver[drvid];
 80085d2:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80085d6:	4613      	mov	r3, r2
 80085d8:	00db      	lsls	r3, r3, #3
 80085da:	4413      	add	r3, r2
 80085dc:	009b      	lsls	r3, r3, #2
 80085de:	4a33      	ldr	r2, [pc, #204]	@ (80086ac <tud_task_ext+0x30c>)
 80085e0:	4413      	add	r3, r2
 80085e2:	623b      	str	r3, [r7, #32]
  return driver;
 80085e4:	6a3b      	ldr	r3, [r7, #32]
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 80085e6:	643b      	str	r3, [r7, #64]	@ 0x40
          TU_ASSERT(driver,);
 80085e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d109      	bne.n	8008602 <tud_task_ext+0x262>
 80085ee:	4b2c      	ldr	r3, [pc, #176]	@ (80086a0 <tud_task_ext+0x300>)
 80085f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f003 0301 	and.w	r3, r3, #1
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d076      	beq.n	80086ec <tud_task_ext+0x34c>
 80085fe:	be00      	bkpt	0x0000
 8008600:	e074      	b.n	80086ec <tud_task_ext+0x34c>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 8008602:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008604:	699c      	ldr	r4, [r3, #24]
 8008606:	7b38      	ldrb	r0, [r7, #12]
 8008608:	7c7a      	ldrb	r2, [r7, #17]
 800860a:	697b      	ldr	r3, [r7, #20]
 800860c:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 8008610:	47a0      	blx	r4
        break;
 8008612:	e064      	b.n	80086de <tud_task_ext+0x33e>

      case DCD_EVENT_SUSPEND:
        // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
        // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ), which result in a series of event
        // e.g suspend -> resume -> unplug/plug. Skip suspend/resume if not connected
        if (_usbd_dev.connected) {
 8008614:	4b20      	ldr	r3, [pc, #128]	@ (8008698 <tud_task_ext+0x2f8>)
 8008616:	781b      	ldrb	r3, [r3, #0]
 8008618:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800861c:	b2db      	uxtb	r3, r3
 800861e:	2b00      	cmp	r3, #0
 8008620:	d054      	beq.n	80086cc <tud_task_ext+0x32c>
          TU_LOG_USBD(": Remote Wakeup = %u\r\n", _usbd_dev.remote_wakeup_en);
          tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 8008622:	4b1d      	ldr	r3, [pc, #116]	@ (8008698 <tud_task_ext+0x2f8>)
 8008624:	781b      	ldrb	r3, [r3, #0]
 8008626:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800862a:	b2db      	uxtb	r3, r3
 800862c:	2b00      	cmp	r3, #0
 800862e:	bf14      	ite	ne
 8008630:	2301      	movne	r3, #1
 8008632:	2300      	moveq	r3, #0
 8008634:	b2db      	uxtb	r3, r3
 8008636:	4618      	mov	r0, r3
 8008638:	f7ff fcd6 	bl	8007fe8 <tud_suspend_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 800863c:	e046      	b.n	80086cc <tud_task_ext+0x32c>

      case DCD_EVENT_RESUME:
        if (_usbd_dev.connected) {
 800863e:	4b16      	ldr	r3, [pc, #88]	@ (8008698 <tud_task_ext+0x2f8>)
 8008640:	781b      	ldrb	r3, [r3, #0]
 8008642:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008646:	b2db      	uxtb	r3, r3
 8008648:	2b00      	cmp	r3, #0
 800864a:	d041      	beq.n	80086d0 <tud_task_ext+0x330>
          TU_LOG_USBD("\r\n");
          tud_resume_cb();
 800864c:	f7ff fcd7 	bl	8007ffe <tud_resume_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 8008650:	e03e      	b.n	80086d0 <tud_task_ext+0x330>

      case USBD_EVENT_FUNC_CALL:
        TU_LOG_USBD("\r\n");
        if (event.func_call.func != NULL) {
 8008652:	693b      	ldr	r3, [r7, #16]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d03d      	beq.n	80086d4 <tud_task_ext+0x334>
          event.func_call.func(event.func_call.param);
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	697a      	ldr	r2, [r7, #20]
 800865c:	4610      	mov	r0, r2
 800865e:	4798      	blx	r3
        }
        break;
 8008660:	e038      	b.n	80086d4 <tud_task_ext+0x334>

      case DCD_EVENT_SOF:
        if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 8008662:	4b0d      	ldr	r3, [pc, #52]	@ (8008698 <tud_task_ext+0x2f8>)
 8008664:	78db      	ldrb	r3, [r3, #3]
 8008666:	b2db      	uxtb	r3, r3
 8008668:	61fb      	str	r3, [r7, #28]
 800866a:	2300      	movs	r3, #0
 800866c:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800866e:	7efb      	ldrb	r3, [r7, #27]
 8008670:	69fa      	ldr	r2, [r7, #28]
 8008672:	fa22 f303 	lsr.w	r3, r2, r3
 8008676:	f003 0301 	and.w	r3, r3, #1
 800867a:	2b00      	cmp	r3, #0
 800867c:	bf14      	ite	ne
 800867e:	2301      	movne	r3, #1
 8008680:	2300      	moveq	r3, #0
 8008682:	b2db      	uxtb	r3, r3
 8008684:	2b00      	cmp	r3, #0
 8008686:	d027      	beq.n	80086d8 <tud_task_ext+0x338>
          TU_LOG_USBD("\r\n");
          tud_sof_cb(event.sof.frame_count);
 8008688:	693b      	ldr	r3, [r7, #16]
 800868a:	4618      	mov	r0, r3
 800868c:	f7ff fc78 	bl	8007f80 <tud_sof_cb>
        }
      break;
 8008690:	e022      	b.n	80086d8 <tud_task_ext+0x338>
 8008692:	bf00      	nop
 8008694:	20010ee0 	.word	0x20010ee0
 8008698:	20010de8 	.word	0x20010de8
 800869c:	20010e14 	.word	0x20010e14
 80086a0:	e000edf0 	.word	0xe000edf0
 80086a4:	20010e1c 	.word	0x20010e1c
 80086a8:	20010e18 	.word	0x20010e18
 80086ac:	0800d2a0 	.word	0x0800d2a0

      default:
        TU_BREAKPOINT();
 80086b0:	4b10      	ldr	r3, [pc, #64]	@ (80086f4 <tud_task_ext+0x354>)
 80086b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80086b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	f003 0301 	and.w	r3, r3, #1
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d00d      	beq.n	80086dc <tud_task_ext+0x33c>
 80086c0:	be00      	bkpt	0x0000
        break;
 80086c2:	e00b      	b.n	80086dc <tud_task_ext+0x33c>
          break;
 80086c4:	bf00      	nop
 80086c6:	e67a      	b.n	80083be <tud_task_ext+0x1e>
        break;
 80086c8:	bf00      	nop
 80086ca:	e678      	b.n	80083be <tud_task_ext+0x1e>
        break;
 80086cc:	bf00      	nop
 80086ce:	e676      	b.n	80083be <tud_task_ext+0x1e>
        break;
 80086d0:	bf00      	nop
 80086d2:	e674      	b.n	80083be <tud_task_ext+0x1e>
        break;
 80086d4:	bf00      	nop
 80086d6:	e672      	b.n	80083be <tud_task_ext+0x1e>
      break;
 80086d8:	bf00      	nop
 80086da:	e670      	b.n	80083be <tud_task_ext+0x1e>
        break;
 80086dc:	bf00      	nop
  while (1) {
 80086de:	e66e      	b.n	80083be <tud_task_ext+0x1e>
    return;
 80086e0:	bf00      	nop
 80086e2:	e004      	b.n	80086ee <tud_task_ext+0x34e>
      return;
 80086e4:	bf00      	nop
 80086e6:	e002      	b.n	80086ee <tud_task_ext+0x34e>
        TU_ASSERT(_usbd_queued_setup > 0,);
 80086e8:	bf00      	nop
 80086ea:	e000      	b.n	80086ee <tud_task_ext+0x34e>
          TU_ASSERT(driver,);
 80086ec:	bf00      	nop
#if CFG_TUSB_OS != OPT_OS_NONE && CFG_TUSB_OS != OPT_OS_PICO
    // return if there is no more events, for application to run other background
    if (osal_queue_empty(_usbd_q)) { return; }
#endif
  }
}
 80086ee:	374c      	adds	r7, #76	@ 0x4c
 80086f0:	46bd      	mov	sp, r7
 80086f2:	bd90      	pop	{r4, r7, pc}
 80086f4:	e000edf0 	.word	0xe000edf0

080086f8 <invoke_class_control>:
//--------------------------------------------------------------------+
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request) {
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b084      	sub	sp, #16
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	4603      	mov	r3, r0
 8008700:	60b9      	str	r1, [r7, #8]
 8008702:	607a      	str	r2, [r7, #4]
 8008704:	73fb      	strb	r3, [r7, #15]
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	695b      	ldr	r3, [r3, #20]
 800870a:	4618      	mov	r0, r3
 800870c:	f001 fc26 	bl	8009f5c <usbd_control_set_complete_callback>
  TU_LOG_USBD("  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	695b      	ldr	r3, [r3, #20]
 8008714:	7bf8      	ldrb	r0, [r7, #15]
 8008716:	687a      	ldr	r2, [r7, #4]
 8008718:	2101      	movs	r1, #1
 800871a:	4798      	blx	r3
 800871c:	4603      	mov	r3, r0
}
 800871e:	4618      	mov	r0, r3
 8008720:	3710      	adds	r7, #16
 8008722:	46bd      	mov	sp, r7
 8008724:	bd80      	pop	{r7, pc}
	...

08008728 <process_control_request>:

// This handles the actual request and its response.
// Returns false if unable to complete the request, causing caller to stall control endpoints.
static bool process_control_request(uint8_t rhport, tusb_control_request_t const * p_request) {
 8008728:	b580      	push	{r7, lr}
 800872a:	b09a      	sub	sp, #104	@ 0x68
 800872c:	af00      	add	r7, sp, #0
 800872e:	4603      	mov	r3, r0
 8008730:	6039      	str	r1, [r7, #0]
 8008732:	71fb      	strb	r3, [r7, #7]
  usbd_control_set_complete_callback(NULL);
 8008734:	2000      	movs	r0, #0
 8008736:	f001 fc11 	bl	8009f5c <usbd_control_set_complete_callback>
  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	781b      	ldrb	r3, [r3, #0]
 800873e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008742:	b2db      	uxtb	r3, r3
 8008744:	2b60      	cmp	r3, #96	@ 0x60
 8008746:	d10a      	bne.n	800875e <process_control_request+0x36>
 8008748:	4ba8      	ldr	r3, [pc, #672]	@ (80089ec <process_control_request+0x2c4>)
 800874a:	633b      	str	r3, [r7, #48]	@ 0x30
 800874c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	f003 0301 	and.w	r3, r3, #1
 8008754:	2b00      	cmp	r3, #0
 8008756:	d000      	beq.n	800875a <process_control_request+0x32>
 8008758:	be00      	bkpt	0x0000
 800875a:	2300      	movs	r3, #0
 800875c:	e2cf      	b.n	8008cfe <process_control_request+0x5d6>

  // Vendor request
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR ) {
 800875e:	683b      	ldr	r3, [r7, #0]
 8008760:	781b      	ldrb	r3, [r3, #0]
 8008762:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008766:	b2db      	uxtb	r3, r3
 8008768:	2b40      	cmp	r3, #64	@ 0x40
 800876a:	d10a      	bne.n	8008782 <process_control_request+0x5a>
    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 800876c:	48a0      	ldr	r0, [pc, #640]	@ (80089f0 <process_control_request+0x2c8>)
 800876e:	f001 fbf5 	bl	8009f5c <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 8008772:	79fb      	ldrb	r3, [r7, #7]
 8008774:	683a      	ldr	r2, [r7, #0]
 8008776:	2101      	movs	r1, #1
 8008778:	4618      	mov	r0, r3
 800877a:	f7ff fc47 	bl	800800c <tud_vendor_control_xfer_cb>
 800877e:	4603      	mov	r3, r0
 8008780:	e2bd      	b.n	8008cfe <process_control_request+0x5d6>
    TU_LOG_USBD("  %s", tu_str_std_request[p_request->bRequest]);
    if (TUSB_REQ_GET_DESCRIPTOR != p_request->bRequest) TU_LOG_USBD("\r\n");
  }
#endif

  switch (p_request->bmRequestType_bit.recipient) { //-V2520
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	781b      	ldrb	r3, [r3, #0]
 8008786:	f3c3 0304 	ubfx	r3, r3, #0, #5
 800878a:	b2db      	uxtb	r3, r3
 800878c:	2b02      	cmp	r3, #2
 800878e:	f000 81d5 	beq.w	8008b3c <process_control_request+0x414>
 8008792:	2b02      	cmp	r3, #2
 8008794:	f300 82a6 	bgt.w	8008ce4 <process_control_request+0x5bc>
 8008798:	2b00      	cmp	r3, #0
 800879a:	d003      	beq.n	80087a4 <process_control_request+0x7c>
 800879c:	2b01      	cmp	r3, #1
 800879e:	f000 8157 	beq.w	8008a50 <process_control_request+0x328>
 80087a2:	e29f      	b.n	8008ce4 <process_control_request+0x5bc>
    //------------- Device Requests e.g in enumeration -------------//
    case TUSB_REQ_RCPT_DEVICE:
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type ) {
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	781b      	ldrb	r3, [r3, #0]
 80087a8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80087ac:	b2db      	uxtb	r3, r3
 80087ae:	2b20      	cmp	r3, #32
 80087b0:	d14a      	bne.n	8008848 <process_control_request+0x120>
        uint8_t const itf = tu_u16_low(p_request->wIndex);
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	889b      	ldrh	r3, [r3, #4]
 80087b6:	b29b      	uxth	r3, r3
 80087b8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 80087ba:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80087bc:	b2db      	uxtb	r3, r3
 80087be:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 80087c2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80087c6:	2b0f      	cmp	r3, #15
 80087c8:	d901      	bls.n	80087ce <process_control_request+0xa6>
 80087ca:	2300      	movs	r3, #0
 80087cc:	e297      	b.n	8008cfe <process_control_request+0x5d6>

        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 80087ce:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80087d2:	4a88      	ldr	r2, [pc, #544]	@ (80089f4 <process_control_request+0x2cc>)
 80087d4:	4413      	add	r3, r2
 80087d6:	791b      	ldrb	r3, [r3, #4]
 80087d8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  usbd_class_driver_t const *driver = NULL;
 80087dc:	2300      	movs	r3, #0
 80087de:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (drvid < _app_driver_count) {
 80087e0:	4b85      	ldr	r3, [pc, #532]	@ (80089f8 <process_control_request+0x2d0>)
 80087e2:	781b      	ldrb	r3, [r3, #0]
 80087e4:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80087e8:	429a      	cmp	r2, r3
 80087ea:	d20a      	bcs.n	8008802 <process_control_request+0xda>
    driver = &_app_driver[drvid];
 80087ec:	4b83      	ldr	r3, [pc, #524]	@ (80089fc <process_control_request+0x2d4>)
 80087ee:	6819      	ldr	r1, [r3, #0]
 80087f0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80087f4:	4613      	mov	r3, r2
 80087f6:	00db      	lsls	r3, r3, #3
 80087f8:	4413      	add	r3, r2
 80087fa:	009b      	lsls	r3, r3, #2
 80087fc:	440b      	add	r3, r1
 80087fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008800:	e013      	b.n	800882a <process_control_request+0x102>
    drvid -= _app_driver_count;
 8008802:	4b7d      	ldr	r3, [pc, #500]	@ (80089f8 <process_control_request+0x2d0>)
 8008804:	781b      	ldrb	r3, [r3, #0]
 8008806:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800880a:	1ad3      	subs	r3, r2, r3
 800880c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8008810:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8008814:	2b03      	cmp	r3, #3
 8008816:	d808      	bhi.n	800882a <process_control_request+0x102>
      driver = &_usbd_driver[drvid];
 8008818:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800881c:	4613      	mov	r3, r2
 800881e:	00db      	lsls	r3, r3, #3
 8008820:	4413      	add	r3, r2
 8008822:	009b      	lsls	r3, r3, #2
 8008824:	4a76      	ldr	r2, [pc, #472]	@ (8008a00 <process_control_request+0x2d8>)
 8008826:	4413      	add	r3, r2
 8008828:	62bb      	str	r3, [r7, #40]	@ 0x28
  return driver;
 800882a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800882c:	63bb      	str	r3, [r7, #56]	@ 0x38
        TU_VERIFY(driver);
 800882e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008830:	2b00      	cmp	r3, #0
 8008832:	d101      	bne.n	8008838 <process_control_request+0x110>
 8008834:	2300      	movs	r3, #0
 8008836:	e262      	b.n	8008cfe <process_control_request+0x5d6>

        // forward to class driver: "non-STD request to Interface"
        return invoke_class_control(rhport, driver, p_request);
 8008838:	79fb      	ldrb	r3, [r7, #7]
 800883a:	683a      	ldr	r2, [r7, #0]
 800883c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800883e:	4618      	mov	r0, r3
 8008840:	f7ff ff5a 	bl	80086f8 <invoke_class_control>
 8008844:	4603      	mov	r3, r0
 8008846:	e25a      	b.n	8008cfe <process_control_request+0x5d6>
      }

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 8008848:	683b      	ldr	r3, [r7, #0]
 800884a:	781b      	ldrb	r3, [r3, #0]
 800884c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008850:	b2db      	uxtb	r3, r3
 8008852:	2b00      	cmp	r3, #0
 8008854:	d00a      	beq.n	800886c <process_control_request+0x144>
        // Non-standard request is not supported
        TU_BREAKPOINT();
 8008856:	4b65      	ldr	r3, [pc, #404]	@ (80089ec <process_control_request+0x2c4>)
 8008858:	643b      	str	r3, [r7, #64]	@ 0x40
 800885a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f003 0301 	and.w	r3, r3, #1
 8008862:	2b00      	cmp	r3, #0
 8008864:	d000      	beq.n	8008868 <process_control_request+0x140>
 8008866:	be00      	bkpt	0x0000
        return false;
 8008868:	2300      	movs	r3, #0
 800886a:	e248      	b.n	8008cfe <process_control_request+0x5d6>
      }

      switch (p_request->bRequest) { //-V2520
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	785b      	ldrb	r3, [r3, #1]
 8008870:	2b09      	cmp	r3, #9
 8008872:	f200 80e0 	bhi.w	8008a36 <process_control_request+0x30e>
 8008876:	a201      	add	r2, pc, #4	@ (adr r2, 800887c <process_control_request+0x154>)
 8008878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800887c:	08008a05 	.word	0x08008a05
 8008880:	080089c9 	.word	0x080089c9
 8008884:	08008a37 	.word	0x08008a37
 8008888:	080089a3 	.word	0x080089a3
 800888c:	08008a37 	.word	0x08008a37
 8008890:	080088a5 	.word	0x080088a5
 8008894:	08008989 	.word	0x08008989
 8008898:	08008a37 	.word	0x08008a37
 800889c:	080088c9 	.word	0x080088c9
 80088a0:	080088e1 	.word	0x080088e1
        case TUSB_REQ_SET_ADDRESS:
          // Depending on mcu, status phase could be sent either before or after changing device address,
          // or even require stack to not response with status at all
          // Therefore DCD must take full responsibility to response and include zlp status packet if needed.
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 80088a4:	6838      	ldr	r0, [r7, #0]
 80088a6:	f001 fb69 	bl	8009f7c <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	885b      	ldrh	r3, [r3, #2]
 80088ae:	b29b      	uxth	r3, r3
 80088b0:	b2da      	uxtb	r2, r3
 80088b2:	79fb      	ldrb	r3, [r7, #7]
 80088b4:	4611      	mov	r1, r2
 80088b6:	4618      	mov	r0, r3
 80088b8:	f002 f9ea 	bl	800ac90 <dcd_set_address>
          // skip tud_control_status()
          _usbd_dev.addressed = 1;
 80088bc:	4a4d      	ldr	r2, [pc, #308]	@ (80089f4 <process_control_request+0x2cc>)
 80088be:	7813      	ldrb	r3, [r2, #0]
 80088c0:	f043 0302 	orr.w	r3, r3, #2
 80088c4:	7013      	strb	r3, [r2, #0]
        break;
 80088c6:	e0c2      	b.n	8008a4e <process_control_request+0x326>

        case TUSB_REQ_GET_CONFIGURATION: {
          uint8_t cfg_num = _usbd_dev.cfg_num;
 80088c8:	4b4a      	ldr	r3, [pc, #296]	@ (80089f4 <process_control_request+0x2cc>)
 80088ca:	785b      	ldrb	r3, [r3, #1]
 80088cc:	b2db      	uxtb	r3, r3
 80088ce:	74fb      	strb	r3, [r7, #19]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 80088d0:	f107 0213 	add.w	r2, r7, #19
 80088d4:	79f8      	ldrb	r0, [r7, #7]
 80088d6:	2301      	movs	r3, #1
 80088d8:	6839      	ldr	r1, [r7, #0]
 80088da:	f001 fac3 	bl	8009e64 <tud_control_xfer>
        }
        break;
 80088de:	e0b6      	b.n	8008a4e <process_control_request+0x326>

        case TUSB_REQ_SET_CONFIGURATION: {
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	885b      	ldrh	r3, [r3, #2]
 80088e4:	b29b      	uxth	r3, r3
 80088e6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

          // Only process if new configure is different
          if (_usbd_dev.cfg_num != cfg_num) {
 80088ea:	4b42      	ldr	r3, [pc, #264]	@ (80089f4 <process_control_request+0x2cc>)
 80088ec:	785b      	ldrb	r3, [r3, #1]
 80088ee:	b2db      	uxtb	r3, r3
 80088f0:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80088f4:	429a      	cmp	r2, r3
 80088f6:	d041      	beq.n	800897c <process_control_request+0x254>
            if (_usbd_dev.cfg_num != 0) {
 80088f8:	4b3e      	ldr	r3, [pc, #248]	@ (80089f4 <process_control_request+0x2cc>)
 80088fa:	785b      	ldrb	r3, [r3, #1]
 80088fc:	b2db      	uxtb	r3, r3
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d014      	beq.n	800892c <process_control_request+0x204>
              // already configured: need to clear all endpoints and driver first
              TU_LOG_USBD("  Clear current Configuration (%u) before switching\r\n", _usbd_dev.cfg_num);

              dcd_sof_enable(rhport, false);
 8008902:	79fb      	ldrb	r3, [r7, #7]
 8008904:	2100      	movs	r1, #0
 8008906:	4618      	mov	r0, r3
 8008908:	f002 fa40 	bl	800ad8c <dcd_sof_enable>
              dcd_edpt_close_all(rhport);
 800890c:	79fb      	ldrb	r3, [r7, #7]
 800890e:	4618      	mov	r0, r3
 8008910:	f002 faa4 	bl	800ae5c <dcd_edpt_close_all>

              // close all drivers and current configured state except bus speed
              const uint8_t speed = _usbd_dev.speed;
 8008914:	4b37      	ldr	r3, [pc, #220]	@ (80089f4 <process_control_request+0x2cc>)
 8008916:	789b      	ldrb	r3, [r3, #2]
 8008918:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
              configuration_reset(rhport);
 800891c:	79fb      	ldrb	r3, [r7, #7]
 800891e:	4618      	mov	r0, r3
 8008920:	f7ff fcc2 	bl	80082a8 <configuration_reset>

              _usbd_dev.speed = speed; // restore speed
 8008924:	4a33      	ldr	r2, [pc, #204]	@ (80089f4 <process_control_request+0x2cc>)
 8008926:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800892a:	7093      	strb	r3, [r2, #2]
            }

            _usbd_dev.cfg_num = cfg_num;
 800892c:	4a31      	ldr	r2, [pc, #196]	@ (80089f4 <process_control_request+0x2cc>)
 800892e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008932:	7053      	strb	r3, [r2, #1]

            // Handle the new configuration
            if (cfg_num == 0) {
 8008934:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008938:	2b00      	cmp	r3, #0
 800893a:	d102      	bne.n	8008942 <process_control_request+0x21a>
              tud_umount_cb();
 800893c:	f7ff fb4d 	bl	8007fda <tud_umount_cb>
 8008940:	e01c      	b.n	800897c <process_control_request+0x254>
            } else {
              if (!process_set_config(rhport, cfg_num)) {
 8008942:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8008946:	79fb      	ldrb	r3, [r7, #7]
 8008948:	4611      	mov	r1, r2
 800894a:	4618      	mov	r0, r3
 800894c:	f000 f9e0 	bl	8008d10 <process_set_config>
 8008950:	4603      	mov	r3, r0
 8008952:	f083 0301 	eor.w	r3, r3, #1
 8008956:	b2db      	uxtb	r3, r3
 8008958:	2b00      	cmp	r3, #0
 800895a:	d00d      	beq.n	8008978 <process_control_request+0x250>
                _usbd_dev.cfg_num = 0;
 800895c:	4b25      	ldr	r3, [pc, #148]	@ (80089f4 <process_control_request+0x2cc>)
 800895e:	2200      	movs	r2, #0
 8008960:	705a      	strb	r2, [r3, #1]
                TU_ASSERT(false);
 8008962:	4b22      	ldr	r3, [pc, #136]	@ (80089ec <process_control_request+0x2c4>)
 8008964:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008966:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f003 0301 	and.w	r3, r3, #1
 800896e:	2b00      	cmp	r3, #0
 8008970:	d000      	beq.n	8008974 <process_control_request+0x24c>
 8008972:	be00      	bkpt	0x0000
 8008974:	2300      	movs	r3, #0
 8008976:	e1c2      	b.n	8008cfe <process_control_request+0x5d6>
              }
              tud_mount_cb();
 8008978:	f7ff fb28 	bl	8007fcc <tud_mount_cb>
            }
          }

          tud_control_status(rhport, p_request);
 800897c:	79fb      	ldrb	r3, [r7, #7]
 800897e:	6839      	ldr	r1, [r7, #0]
 8008980:	4618      	mov	r0, r3
 8008982:	f001 f9eb 	bl	8009d5c <tud_control_status>
        }
        break;
 8008986:	e062      	b.n	8008a4e <process_control_request+0x326>

        case TUSB_REQ_GET_DESCRIPTOR:
          TU_VERIFY(process_get_descriptor(rhport, p_request));
 8008988:	79fb      	ldrb	r3, [r7, #7]
 800898a:	6839      	ldr	r1, [r7, #0]
 800898c:	4618      	mov	r0, r3
 800898e:	f000 fafb 	bl	8008f88 <process_get_descriptor>
 8008992:	4603      	mov	r3, r0
 8008994:	f083 0301 	eor.w	r3, r3, #1
 8008998:	b2db      	uxtb	r3, r3
 800899a:	2b00      	cmp	r3, #0
 800899c:	d056      	beq.n	8008a4c <process_control_request+0x324>
 800899e:	2300      	movs	r3, #0
 80089a0:	e1ad      	b.n	8008cfe <process_control_request+0x5d6>
        break;

        case TUSB_REQ_SET_FEATURE:
          switch(p_request->wValue) { //-V2520
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	885b      	ldrh	r3, [r3, #2]
 80089a6:	b29b      	uxth	r3, r3
 80089a8:	2b01      	cmp	r3, #1
 80089aa:	d10b      	bne.n	80089c4 <process_control_request+0x29c>
            case TUSB_REQ_FEATURE_REMOTE_WAKEUP:
              TU_LOG_USBD("    Enable Remote Wakeup\r\n");
              // Host may enable remote wake up before suspending especially HID device
              _usbd_dev.remote_wakeup_en = true;
 80089ac:	4a11      	ldr	r2, [pc, #68]	@ (80089f4 <process_control_request+0x2cc>)
 80089ae:	7813      	ldrb	r3, [r2, #0]
 80089b0:	f043 0308 	orr.w	r3, r3, #8
 80089b4:	7013      	strb	r3, [r2, #0]
              tud_control_status(rhport, p_request);
 80089b6:	79fb      	ldrb	r3, [r7, #7]
 80089b8:	6839      	ldr	r1, [r7, #0]
 80089ba:	4618      	mov	r0, r3
 80089bc:	f001 f9ce 	bl	8009d5c <tud_control_status>
              break;
 80089c0:	bf00      	nop
            #endif

            // Stall unsupported feature selector
            default: return false;
          }
        break;
 80089c2:	e044      	b.n	8008a4e <process_control_request+0x326>
            default: return false;
 80089c4:	2300      	movs	r3, #0
 80089c6:	e19a      	b.n	8008cfe <process_control_request+0x5d6>

        case TUSB_REQ_CLEAR_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	885b      	ldrh	r3, [r3, #2]
 80089cc:	b29b      	uxth	r3, r3
 80089ce:	2b01      	cmp	r3, #1
 80089d0:	d001      	beq.n	80089d6 <process_control_request+0x2ae>
 80089d2:	2300      	movs	r3, #0
 80089d4:	e193      	b.n	8008cfe <process_control_request+0x5d6>
          TU_LOG_USBD("    Disable Remote Wakeup\r\n");

          // Host may disable remote wake up after resuming
          _usbd_dev.remote_wakeup_en = false;
 80089d6:	4a07      	ldr	r2, [pc, #28]	@ (80089f4 <process_control_request+0x2cc>)
 80089d8:	7813      	ldrb	r3, [r2, #0]
 80089da:	f023 0308 	bic.w	r3, r3, #8
 80089de:	7013      	strb	r3, [r2, #0]
          tud_control_status(rhport, p_request);
 80089e0:	79fb      	ldrb	r3, [r7, #7]
 80089e2:	6839      	ldr	r1, [r7, #0]
 80089e4:	4618      	mov	r0, r3
 80089e6:	f001 f9b9 	bl	8009d5c <tud_control_status>
          break;
 80089ea:	e030      	b.n	8008a4e <process_control_request+0x326>
 80089ec:	e000edf0 	.word	0xe000edf0
 80089f0:	0800800d 	.word	0x0800800d
 80089f4:	20010de8 	.word	0x20010de8
 80089f8:	20010e1c 	.word	0x20010e1c
 80089fc:	20010e18 	.word	0x20010e18
 8008a00:	0800d2a0 	.word	0x0800d2a0

        case TUSB_REQ_GET_STATUS: {
          // Device status bit mask
          // - Bit 0: Self Powered
          // - Bit 1: Remote Wakeup enabled
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 8008a04:	4b9b      	ldr	r3, [pc, #620]	@ (8008c74 <process_control_request+0x54c>)
 8008a06:	781b      	ldrb	r3, [r3, #0]
 8008a08:	095b      	lsrs	r3, r3, #5
 8008a0a:	b2db      	uxtb	r3, r3
 8008a0c:	f003 0301 	and.w	r3, r3, #1
 8008a10:	b29a      	uxth	r2, r3
 8008a12:	4b98      	ldr	r3, [pc, #608]	@ (8008c74 <process_control_request+0x54c>)
 8008a14:	781b      	ldrb	r3, [r3, #0]
 8008a16:	089b      	lsrs	r3, r3, #2
 8008a18:	b2db      	uxtb	r3, r3
 8008a1a:	f003 0302 	and.w	r3, r3, #2
 8008a1e:	b29b      	uxth	r3, r3
 8008a20:	4313      	orrs	r3, r2
 8008a22:	b29b      	uxth	r3, r3
 8008a24:	823b      	strh	r3, [r7, #16]
          tud_control_xfer(rhport, p_request, &status, 2);
 8008a26:	f107 0210 	add.w	r2, r7, #16
 8008a2a:	79f8      	ldrb	r0, [r7, #7]
 8008a2c:	2302      	movs	r3, #2
 8008a2e:	6839      	ldr	r1, [r7, #0]
 8008a30:	f001 fa18 	bl	8009e64 <tud_control_xfer>
          break;
 8008a34:	e00b      	b.n	8008a4e <process_control_request+0x326>
        }

        // Unknown/Unsupported request
        default: TU_BREAKPOINT(); return false;
 8008a36:	4b90      	ldr	r3, [pc, #576]	@ (8008c78 <process_control_request+0x550>)
 8008a38:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	f003 0301 	and.w	r3, r3, #1
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d000      	beq.n	8008a48 <process_control_request+0x320>
 8008a46:	be00      	bkpt	0x0000
 8008a48:	2300      	movs	r3, #0
 8008a4a:	e158      	b.n	8008cfe <process_control_request+0x5d6>
        break;
 8008a4c:	bf00      	nop
      }
    break;
 8008a4e:	e155      	b.n	8008cfc <process_control_request+0x5d4>

    //------------- Class/Interface Specific Request -------------//
    case TUSB_REQ_RCPT_INTERFACE: {
      uint8_t const itf = tu_u16_low(p_request->wIndex);
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	889b      	ldrh	r3, [r3, #4]
 8008a54:	b29b      	uxth	r3, r3
 8008a56:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8008a58:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008a5a:	b2db      	uxtb	r3, r3
 8008a5c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 8008a60:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008a64:	2b0f      	cmp	r3, #15
 8008a66:	d901      	bls.n	8008a6c <process_control_request+0x344>
 8008a68:	2300      	movs	r3, #0
 8008a6a:	e148      	b.n	8008cfe <process_control_request+0x5d6>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8008a6c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008a70:	4a80      	ldr	r2, [pc, #512]	@ (8008c74 <process_control_request+0x54c>)
 8008a72:	4413      	add	r3, r2
 8008a74:	791b      	ldrb	r3, [r3, #4]
 8008a76:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  usbd_class_driver_t const *driver = NULL;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 8008a7e:	4b7f      	ldr	r3, [pc, #508]	@ (8008c7c <process_control_request+0x554>)
 8008a80:	781b      	ldrb	r3, [r3, #0]
 8008a82:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8008a86:	429a      	cmp	r2, r3
 8008a88:	d20a      	bcs.n	8008aa0 <process_control_request+0x378>
    driver = &_app_driver[drvid];
 8008a8a:	4b7d      	ldr	r3, [pc, #500]	@ (8008c80 <process_control_request+0x558>)
 8008a8c:	6819      	ldr	r1, [r3, #0]
 8008a8e:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8008a92:	4613      	mov	r3, r2
 8008a94:	00db      	lsls	r3, r3, #3
 8008a96:	4413      	add	r3, r2
 8008a98:	009b      	lsls	r3, r3, #2
 8008a9a:	440b      	add	r3, r1
 8008a9c:	623b      	str	r3, [r7, #32]
 8008a9e:	e013      	b.n	8008ac8 <process_control_request+0x3a0>
    drvid -= _app_driver_count;
 8008aa0:	4b76      	ldr	r3, [pc, #472]	@ (8008c7c <process_control_request+0x554>)
 8008aa2:	781b      	ldrb	r3, [r3, #0]
 8008aa4:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8008aa8:	1ad3      	subs	r3, r2, r3
 8008aaa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8008aae:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008ab2:	2b03      	cmp	r3, #3
 8008ab4:	d808      	bhi.n	8008ac8 <process_control_request+0x3a0>
      driver = &_usbd_driver[drvid];
 8008ab6:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8008aba:	4613      	mov	r3, r2
 8008abc:	00db      	lsls	r3, r3, #3
 8008abe:	4413      	add	r3, r2
 8008ac0:	009b      	lsls	r3, r3, #2
 8008ac2:	4a70      	ldr	r2, [pc, #448]	@ (8008c84 <process_control_request+0x55c>)
 8008ac4:	4413      	add	r3, r2
 8008ac6:	623b      	str	r3, [r7, #32]
  return driver;
 8008ac8:	6a3b      	ldr	r3, [r7, #32]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8008aca:	653b      	str	r3, [r7, #80]	@ 0x50
      TU_VERIFY(driver);
 8008acc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d101      	bne.n	8008ad6 <process_control_request+0x3ae>
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	e113      	b.n	8008cfe <process_control_request+0x5d6>

      // all requests to Interface (STD or Class) is forwarded to class driver.
      // notable requests are: GET HID REPORT DESCRIPTOR, SET_INTERFACE, GET_INTERFACE
      if (!invoke_class_control(rhport, driver, p_request)) {
 8008ad6:	79fb      	ldrb	r3, [r7, #7]
 8008ad8:	683a      	ldr	r2, [r7, #0]
 8008ada:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008adc:	4618      	mov	r0, r3
 8008ade:	f7ff fe0b 	bl	80086f8 <invoke_class_control>
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	f083 0301 	eor.w	r3, r3, #1
 8008ae8:	b2db      	uxtb	r3, r3
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	f000 8105 	beq.w	8008cfa <process_control_request+0x5d2>
        // For GET_INTERFACE and SET_INTERFACE, it is mandatory to respond even if the class
        // driver doesn't use alternate settings or implement this
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	781b      	ldrb	r3, [r3, #0]
 8008af4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008af8:	b2db      	uxtb	r3, r3
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d001      	beq.n	8008b02 <process_control_request+0x3da>
 8008afe:	2300      	movs	r3, #0
 8008b00:	e0fd      	b.n	8008cfe <process_control_request+0x5d6>

        // Clear complete callback if driver set since it can also stall the request.
        usbd_control_set_complete_callback(NULL);
 8008b02:	2000      	movs	r0, #0
 8008b04:	f001 fa2a 	bl	8009f5c <usbd_control_set_complete_callback>

        switch (p_request->bRequest) { //-V2520
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	785b      	ldrb	r3, [r3, #1]
 8008b0c:	2b0a      	cmp	r3, #10
 8008b0e:	d002      	beq.n	8008b16 <process_control_request+0x3ee>
 8008b10:	2b0b      	cmp	r3, #11
 8008b12:	d00a      	beq.n	8008b2a <process_control_request+0x402>
 8008b14:	e00f      	b.n	8008b36 <process_control_request+0x40e>
          case TUSB_REQ_GET_INTERFACE: {
            uint8_t alternate = 0;
 8008b16:	2300      	movs	r3, #0
 8008b18:	73fb      	strb	r3, [r7, #15]
            tud_control_xfer(rhport, p_request, &alternate, 1);
 8008b1a:	f107 020f 	add.w	r2, r7, #15
 8008b1e:	79f8      	ldrb	r0, [r7, #7]
 8008b20:	2301      	movs	r3, #1
 8008b22:	6839      	ldr	r1, [r7, #0]
 8008b24:	f001 f99e 	bl	8009e64 <tud_control_xfer>
            break;
 8008b28:	e007      	b.n	8008b3a <process_control_request+0x412>
          }

          case TUSB_REQ_SET_INTERFACE:
            tud_control_status(rhport, p_request);
 8008b2a:	79fb      	ldrb	r3, [r7, #7]
 8008b2c:	6839      	ldr	r1, [r7, #0]
 8008b2e:	4618      	mov	r0, r3
 8008b30:	f001 f914 	bl	8009d5c <tud_control_status>
            break;
 8008b34:	e001      	b.n	8008b3a <process_control_request+0x412>

          default: return false;
 8008b36:	2300      	movs	r3, #0
 8008b38:	e0e1      	b.n	8008cfe <process_control_request+0x5d6>
        }
      }
      break;
 8008b3a:	e0de      	b.n	8008cfa <process_control_request+0x5d2>
    }

    //------------- Endpoint Request -------------//
    case TUSB_REQ_RCPT_ENDPOINT: {
      uint8_t const ep_addr = tu_u16_low(p_request->wIndex);
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	889b      	ldrh	r3, [r3, #4]
 8008b40:	b29b      	uxth	r3, r3
 8008b42:	83bb      	strh	r3, [r7, #28]
 8008b44:	8bbb      	ldrh	r3, [r7, #28]
 8008b46:	b2db      	uxtb	r3, r3
 8008b48:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8008b4c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008b50:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8008b52:	7fbb      	ldrb	r3, [r7, #30]
 8008b54:	f003 030f 	and.w	r3, r3, #15
 8008b58:	b2db      	uxtb	r3, r3
      uint8_t const ep_num  = tu_edpt_number(ep_addr);
 8008b5a:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8008b5e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008b62:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8008b64:	7ffb      	ldrb	r3, [r7, #31]
 8008b66:	09db      	lsrs	r3, r3, #7
 8008b68:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 8008b6a:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 8008b6e:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8008b72:	2b05      	cmp	r3, #5
 8008b74:	d90a      	bls.n	8008b8c <process_control_request+0x464>
 8008b76:	4b40      	ldr	r3, [pc, #256]	@ (8008c78 <process_control_request+0x550>)
 8008b78:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008b7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f003 0301 	and.w	r3, r3, #1
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d000      	beq.n	8008b88 <process_control_request+0x460>
 8008b86:	be00      	bkpt	0x0000
 8008b88:	2300      	movs	r3, #0
 8008b8a:	e0b8      	b.n	8008cfe <process_control_request+0x5d6>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 8008b8c:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 8008b90:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8008b94:	4937      	ldr	r1, [pc, #220]	@ (8008c74 <process_control_request+0x54c>)
 8008b96:	0052      	lsls	r2, r2, #1
 8008b98:	440a      	add	r2, r1
 8008b9a:	4413      	add	r3, r2
 8008b9c:	3314      	adds	r3, #20
 8008b9e:	781b      	ldrb	r3, [r3, #0]
 8008ba0:	76fb      	strb	r3, [r7, #27]
  usbd_class_driver_t const *driver = NULL;
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	617b      	str	r3, [r7, #20]
  if (drvid < _app_driver_count) {
 8008ba6:	4b35      	ldr	r3, [pc, #212]	@ (8008c7c <process_control_request+0x554>)
 8008ba8:	781b      	ldrb	r3, [r3, #0]
 8008baa:	7efa      	ldrb	r2, [r7, #27]
 8008bac:	429a      	cmp	r2, r3
 8008bae:	d209      	bcs.n	8008bc4 <process_control_request+0x49c>
    driver = &_app_driver[drvid];
 8008bb0:	4b33      	ldr	r3, [pc, #204]	@ (8008c80 <process_control_request+0x558>)
 8008bb2:	6819      	ldr	r1, [r3, #0]
 8008bb4:	7efa      	ldrb	r2, [r7, #27]
 8008bb6:	4613      	mov	r3, r2
 8008bb8:	00db      	lsls	r3, r3, #3
 8008bba:	4413      	add	r3, r2
 8008bbc:	009b      	lsls	r3, r3, #2
 8008bbe:	440b      	add	r3, r1
 8008bc0:	617b      	str	r3, [r7, #20]
 8008bc2:	e00f      	b.n	8008be4 <process_control_request+0x4bc>
    drvid -= _app_driver_count;
 8008bc4:	4b2d      	ldr	r3, [pc, #180]	@ (8008c7c <process_control_request+0x554>)
 8008bc6:	781b      	ldrb	r3, [r3, #0]
 8008bc8:	7efa      	ldrb	r2, [r7, #27]
 8008bca:	1ad3      	subs	r3, r2, r3
 8008bcc:	76fb      	strb	r3, [r7, #27]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8008bce:	7efb      	ldrb	r3, [r7, #27]
 8008bd0:	2b03      	cmp	r3, #3
 8008bd2:	d807      	bhi.n	8008be4 <process_control_request+0x4bc>
      driver = &_usbd_driver[drvid];
 8008bd4:	7efa      	ldrb	r2, [r7, #27]
 8008bd6:	4613      	mov	r3, r2
 8008bd8:	00db      	lsls	r3, r3, #3
 8008bda:	4413      	add	r3, r2
 8008bdc:	009b      	lsls	r3, r3, #2
 8008bde:	4a29      	ldr	r2, [pc, #164]	@ (8008c84 <process_control_request+0x55c>)
 8008be0:	4413      	add	r3, r2
 8008be2:	617b      	str	r3, [r7, #20]
  return driver;
 8008be4:	697b      	ldr	r3, [r7, #20]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 8008be6:	663b      	str	r3, [r7, #96]	@ 0x60

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 8008be8:	683b      	ldr	r3, [r7, #0]
 8008bea:	781b      	ldrb	r3, [r3, #0]
 8008bec:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008bf0:	b2db      	uxtb	r3, r3
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d00c      	beq.n	8008c10 <process_control_request+0x4e8>
        // Forward class request to its driver
        TU_VERIFY(driver);
 8008bf6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d101      	bne.n	8008c00 <process_control_request+0x4d8>
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	e07e      	b.n	8008cfe <process_control_request+0x5d6>
        return invoke_class_control(rhport, driver, p_request);
 8008c00:	79fb      	ldrb	r3, [r7, #7]
 8008c02:	683a      	ldr	r2, [r7, #0]
 8008c04:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8008c06:	4618      	mov	r0, r3
 8008c08:	f7ff fd76 	bl	80086f8 <invoke_class_control>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	e076      	b.n	8008cfe <process_control_request+0x5d6>
      } else {
        // Handle STD request to endpoint
        switch (p_request->bRequest) { //-V2520
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	785b      	ldrb	r3, [r3, #1]
 8008c14:	2b03      	cmp	r3, #3
 8008c16:	d01c      	beq.n	8008c52 <process_control_request+0x52a>
 8008c18:	2b03      	cmp	r3, #3
 8008c1a:	dc56      	bgt.n	8008cca <process_control_request+0x5a2>
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d002      	beq.n	8008c26 <process_control_request+0x4fe>
 8008c20:	2b01      	cmp	r3, #1
 8008c22:	d016      	beq.n	8008c52 <process_control_request+0x52a>
 8008c24:	e051      	b.n	8008cca <process_control_request+0x5a2>
          case TUSB_REQ_GET_STATUS: {
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001u : 0x0000u;
 8008c26:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8008c2a:	79fb      	ldrb	r3, [r7, #7]
 8008c2c:	4611      	mov	r1, r2
 8008c2e:	4618      	mov	r0, r3
 8008c30:	f001 f83c 	bl	8009cac <usbd_edpt_stalled>
 8008c34:	4603      	mov	r3, r0
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d001      	beq.n	8008c3e <process_control_request+0x516>
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	e000      	b.n	8008c40 <process_control_request+0x518>
 8008c3e:	2300      	movs	r3, #0
 8008c40:	81bb      	strh	r3, [r7, #12]
            tud_control_xfer(rhport, p_request, &status, 2);
 8008c42:	f107 020c 	add.w	r2, r7, #12
 8008c46:	79f8      	ldrb	r0, [r7, #7]
 8008c48:	2302      	movs	r3, #2
 8008c4a:	6839      	ldr	r1, [r7, #0]
 8008c4c:	f001 f90a 	bl	8009e64 <tud_control_xfer>
          }
          break;
 8008c50:	e047      	b.n	8008ce2 <process_control_request+0x5ba>

          case TUSB_REQ_CLEAR_FEATURE:
          case TUSB_REQ_SET_FEATURE: {
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue ) {
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	885b      	ldrh	r3, [r3, #2]
 8008c56:	b29b      	uxth	r3, r3
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d11c      	bne.n	8008c96 <process_control_request+0x56e>
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest ) {
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	785b      	ldrb	r3, [r3, #1]
 8008c60:	2b01      	cmp	r3, #1
 8008c62:	d111      	bne.n	8008c88 <process_control_request+0x560>
                usbd_edpt_clear_stall(rhport, ep_addr);
 8008c64:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8008c68:	79fb      	ldrb	r3, [r7, #7]
 8008c6a:	4611      	mov	r1, r2
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	f000 ffdf 	bl	8009c30 <usbd_edpt_clear_stall>
 8008c72:	e010      	b.n	8008c96 <process_control_request+0x56e>
 8008c74:	20010de8 	.word	0x20010de8
 8008c78:	e000edf0 	.word	0xe000edf0
 8008c7c:	20010e1c 	.word	0x20010e1c
 8008c80:	20010e18 	.word	0x20010e18
 8008c84:	0800d2a0 	.word	0x0800d2a0
              }else {
                usbd_edpt_stall(rhport, ep_addr);
 8008c88:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8008c8c:	79fb      	ldrb	r3, [r7, #7]
 8008c8e:	4611      	mov	r1, r2
 8008c90:	4618      	mov	r0, r3
 8008c92:	f000 ff8f 	bl	8009bb4 <usbd_edpt_stall>
              }
            }

            if (driver != NULL) {
 8008c96:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d021      	beq.n	8008ce0 <process_control_request+0x5b8>
              // Some classes such as USBTMC needs to clear/re-init its buffer when receiving CLEAR_FEATURE request
              // We will also forward std request targeted endpoint to class drivers as well

              // STD request must always be ACKed regardless of driver returned value
              // Also clear complete callback if driver set since it can also stall the request.
              (void) invoke_class_control(rhport, driver, p_request);
 8008c9c:	79fb      	ldrb	r3, [r7, #7]
 8008c9e:	683a      	ldr	r2, [r7, #0]
 8008ca0:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	f7ff fd28 	bl	80086f8 <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 8008ca8:	2000      	movs	r0, #0
 8008caa:	f001 f957 	bl	8009f5c <usbd_control_set_complete_callback>

              // skip ZLP status if driver already did that
              if (!_usbd_dev.ep_status[0][TUSB_DIR_IN].busy) {
 8008cae:	4b16      	ldr	r3, [pc, #88]	@ (8008d08 <process_control_request+0x5e0>)
 8008cb0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8008cb4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008cb8:	b2db      	uxtb	r3, r3
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d110      	bne.n	8008ce0 <process_control_request+0x5b8>
                tud_control_status(rhport, p_request);
 8008cbe:	79fb      	ldrb	r3, [r7, #7]
 8008cc0:	6839      	ldr	r1, [r7, #0]
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	f001 f84a 	bl	8009d5c <tud_control_status>
              }
            }
          }
          break;
 8008cc8:	e00a      	b.n	8008ce0 <process_control_request+0x5b8>

          // Unknown/Unsupported request
          default:
            TU_BREAKPOINT();
 8008cca:	4b10      	ldr	r3, [pc, #64]	@ (8008d0c <process_control_request+0x5e4>)
 8008ccc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008cce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f003 0301 	and.w	r3, r3, #1
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d000      	beq.n	8008cdc <process_control_request+0x5b4>
 8008cda:	be00      	bkpt	0x0000
            return false;
 8008cdc:	2300      	movs	r3, #0
 8008cde:	e00e      	b.n	8008cfe <process_control_request+0x5d6>
          break;
 8008ce0:	bf00      	nop
        }
      }
      break;
 8008ce2:	e00b      	b.n	8008cfc <process_control_request+0x5d4>
    }

    // Unknown recipient
    default:
      TU_BREAKPOINT();
 8008ce4:	4b09      	ldr	r3, [pc, #36]	@ (8008d0c <process_control_request+0x5e4>)
 8008ce6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ce8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f003 0301 	and.w	r3, r3, #1
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d000      	beq.n	8008cf6 <process_control_request+0x5ce>
 8008cf4:	be00      	bkpt	0x0000
      return false;
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	e001      	b.n	8008cfe <process_control_request+0x5d6>
      break;
 8008cfa:	bf00      	nop
  }

  return true;
 8008cfc:	2301      	movs	r3, #1
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	3768      	adds	r7, #104	@ 0x68
 8008d02:	46bd      	mov	sp, r7
 8008d04:	bd80      	pop	{r7, pc}
 8008d06:	bf00      	nop
 8008d08:	20010de8 	.word	0x20010de8
 8008d0c:	e000edf0 	.word	0xe000edf0

08008d10 <process_set_config>:

// Process Set Configure Request
// This function parse configuration descriptor & open drivers accordingly
static bool process_set_config(uint8_t rhport, uint8_t cfg_num)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b096      	sub	sp, #88	@ 0x58
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	4603      	mov	r3, r0
 8008d18:	460a      	mov	r2, r1
 8008d1a:	71fb      	strb	r3, [r7, #7]
 8008d1c:	4613      	mov	r3, r2
 8008d1e:	71bb      	strb	r3, [r7, #6]
  // index is cfg_num-1
  tusb_desc_configuration_t const * desc_cfg = (tusb_desc_configuration_t const *) tud_descriptor_configuration_cb(cfg_num-1);
 8008d20:	79bb      	ldrb	r3, [r7, #6]
 8008d22:	3b01      	subs	r3, #1
 8008d24:	b2db      	uxtb	r3, r3
 8008d26:	4618      	mov	r0, r3
 8008d28:	f7f8 fa7c 	bl	8001224 <tud_descriptor_configuration_cb>
 8008d2c:	64f8      	str	r0, [r7, #76]	@ 0x4c
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 8008d2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d003      	beq.n	8008d3c <process_set_config+0x2c>
 8008d34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d36:	785b      	ldrb	r3, [r3, #1]
 8008d38:	2b02      	cmp	r3, #2
 8008d3a:	d00a      	beq.n	8008d52 <process_set_config+0x42>
 8008d3c:	4b8b      	ldr	r3, [pc, #556]	@ (8008f6c <process_set_config+0x25c>)
 8008d3e:	623b      	str	r3, [r7, #32]
 8008d40:	6a3b      	ldr	r3, [r7, #32]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	f003 0301 	and.w	r3, r3, #1
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d000      	beq.n	8008d4e <process_set_config+0x3e>
 8008d4c:	be00      	bkpt	0x0000
 8008d4e:	2300      	movs	r3, #0
 8008d50:	e107      	b.n	8008f62 <process_set_config+0x252>

  // Parse configuration descriptor
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 8008d52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d54:	79db      	ldrb	r3, [r3, #7]
 8008d56:	115b      	asrs	r3, r3, #5
 8008d58:	f003 0301 	and.w	r3, r3, #1
 8008d5c:	b2d9      	uxtb	r1, r3
 8008d5e:	4a84      	ldr	r2, [pc, #528]	@ (8008f70 <process_set_config+0x260>)
 8008d60:	7813      	ldrb	r3, [r2, #0]
 8008d62:	f361 1304 	bfi	r3, r1, #4, #1
 8008d66:	7013      	strb	r3, [r2, #0]
  _usbd_dev.self_powered          = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED ) ? 1u : 0u;
 8008d68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d6a:	79db      	ldrb	r3, [r3, #7]
 8008d6c:	119b      	asrs	r3, r3, #6
 8008d6e:	f003 0301 	and.w	r3, r3, #1
 8008d72:	b2d9      	uxtb	r1, r3
 8008d74:	4a7e      	ldr	r2, [pc, #504]	@ (8008f70 <process_set_config+0x260>)
 8008d76:	7813      	ldrb	r3, [r2, #0]
 8008d78:	f361 1345 	bfi	r3, r1, #5, #1
 8008d7c:	7013      	strb	r3, [r2, #0]

  // Parse interface descriptor
  uint8_t const * p_desc   = ((uint8_t const*) desc_cfg) + sizeof(tusb_desc_configuration_t);
 8008d7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d80:	3309      	adds	r3, #9
 8008d82:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const * desc_end = ((uint8_t const*) desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 8008d84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d86:	885b      	ldrh	r3, [r3, #2]
 8008d88:	b29b      	uxth	r3, r3
 8008d8a:	461a      	mov	r2, r3
 8008d8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d8e:	4413      	add	r3, r2
 8008d90:	64bb      	str	r3, [r7, #72]	@ 0x48

  while( p_desc < desc_end )
 8008d92:	e0e0      	b.n	8008f56 <process_set_config+0x246>
  {
    uint8_t assoc_itf_count = 1;
 8008d94:	2301      	movs	r3, #1
 8008d96:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8008d9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d9c:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8008d9e:	69fb      	ldr	r3, [r7, #28]
 8008da0:	3301      	adds	r3, #1
 8008da2:	781b      	ldrb	r3, [r3, #0]

    // Class will always starts with Interface Association (if any) and then Interface descriptor
    if ( TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc) )
 8008da4:	2b0b      	cmp	r3, #11
 8008da6:	d10f      	bne.n	8008dc8 <process_set_config+0xb8>
    {
      tusb_desc_interface_assoc_t const * desc_iad = (tusb_desc_interface_assoc_t const *) p_desc;
 8008da8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008daa:	647b      	str	r3, [r7, #68]	@ 0x44
      assoc_itf_count = desc_iad->bInterfaceCount;
 8008dac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008dae:	78db      	ldrb	r3, [r3, #3]
 8008db0:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8008db4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008db6:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8008db8:	69bb      	ldr	r3, [r7, #24]
 8008dba:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8008dbc:	697b      	ldr	r3, [r7, #20]
 8008dbe:	781b      	ldrb	r3, [r3, #0]
 8008dc0:	461a      	mov	r2, r3
 8008dc2:	697b      	ldr	r3, [r7, #20]
 8008dc4:	4413      	add	r3, r2

      p_desc = tu_desc_next(p_desc); // next to Interface
 8008dc6:	657b      	str	r3, [r7, #84]	@ 0x54
 8008dc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008dca:	613b      	str	r3, [r7, #16]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8008dcc:	693b      	ldr	r3, [r7, #16]
 8008dce:	3301      	adds	r3, #1
 8008dd0:	781b      	ldrb	r3, [r3, #0]
      // IAD's first interface number and class should match with opened interface
      //TU_ASSERT(desc_iad->bFirstInterface == desc_itf->bInterfaceNumber &&
      //          desc_iad->bFunctionClass  == desc_itf->bInterfaceClass);
    }

    TU_ASSERT( TUSB_DESC_INTERFACE == tu_desc_type(p_desc) );
 8008dd2:	2b04      	cmp	r3, #4
 8008dd4:	d00a      	beq.n	8008dec <process_set_config+0xdc>
 8008dd6:	4b65      	ldr	r3, [pc, #404]	@ (8008f6c <process_set_config+0x25c>)
 8008dd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8008dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f003 0301 	and.w	r3, r3, #1
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d000      	beq.n	8008de8 <process_set_config+0xd8>
 8008de6:	be00      	bkpt	0x0000
 8008de8:	2300      	movs	r3, #0
 8008dea:	e0ba      	b.n	8008f62 <process_set_config+0x252>
    tusb_desc_interface_t const * desc_itf = (tusb_desc_interface_t const*) p_desc;
 8008dec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008dee:	643b      	str	r3, [r7, #64]	@ 0x40

    // Find driver for this interface
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 8008df0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008df2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008df4:	1ad3      	subs	r3, r2, r3
 8008df6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    uint8_t drv_id;
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 8008df8:	2300      	movs	r3, #0
 8008dfa:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 8008dfe:	e08e      	b.n	8008f1e <process_set_config+0x20e>
 8008e00:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8008e04:	73fb      	strb	r3, [r7, #15]
  usbd_class_driver_t const *driver = NULL;
 8008e06:	2300      	movs	r3, #0
 8008e08:	60bb      	str	r3, [r7, #8]
  if (drvid < _app_driver_count) {
 8008e0a:	4b5a      	ldr	r3, [pc, #360]	@ (8008f74 <process_set_config+0x264>)
 8008e0c:	781b      	ldrb	r3, [r3, #0]
 8008e0e:	7bfa      	ldrb	r2, [r7, #15]
 8008e10:	429a      	cmp	r2, r3
 8008e12:	d209      	bcs.n	8008e28 <process_set_config+0x118>
    driver = &_app_driver[drvid];
 8008e14:	4b58      	ldr	r3, [pc, #352]	@ (8008f78 <process_set_config+0x268>)
 8008e16:	6819      	ldr	r1, [r3, #0]
 8008e18:	7bfa      	ldrb	r2, [r7, #15]
 8008e1a:	4613      	mov	r3, r2
 8008e1c:	00db      	lsls	r3, r3, #3
 8008e1e:	4413      	add	r3, r2
 8008e20:	009b      	lsls	r3, r3, #2
 8008e22:	440b      	add	r3, r1
 8008e24:	60bb      	str	r3, [r7, #8]
 8008e26:	e00f      	b.n	8008e48 <process_set_config+0x138>
    drvid -= _app_driver_count;
 8008e28:	4b52      	ldr	r3, [pc, #328]	@ (8008f74 <process_set_config+0x264>)
 8008e2a:	781b      	ldrb	r3, [r3, #0]
 8008e2c:	7bfa      	ldrb	r2, [r7, #15]
 8008e2e:	1ad3      	subs	r3, r2, r3
 8008e30:	73fb      	strb	r3, [r7, #15]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8008e32:	7bfb      	ldrb	r3, [r7, #15]
 8008e34:	2b03      	cmp	r3, #3
 8008e36:	d807      	bhi.n	8008e48 <process_set_config+0x138>
      driver = &_usbd_driver[drvid];
 8008e38:	7bfa      	ldrb	r2, [r7, #15]
 8008e3a:	4613      	mov	r3, r2
 8008e3c:	00db      	lsls	r3, r3, #3
 8008e3e:	4413      	add	r3, r2
 8008e40:	009b      	lsls	r3, r3, #2
 8008e42:	4a4e      	ldr	r2, [pc, #312]	@ (8008f7c <process_set_config+0x26c>)
 8008e44:	4413      	add	r3, r2
 8008e46:	60bb      	str	r3, [r7, #8]
  return driver;
 8008e48:	68bb      	ldr	r3, [r7, #8]
    {
      usbd_class_driver_t const *driver = get_driver(drv_id);
 8008e4a:	63bb      	str	r3, [r7, #56]	@ 0x38
      TU_ASSERT(driver);
 8008e4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d10a      	bne.n	8008e68 <process_set_config+0x158>
 8008e52:	4b46      	ldr	r3, [pc, #280]	@ (8008f6c <process_set_config+0x25c>)
 8008e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f003 0301 	and.w	r3, r3, #1
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d000      	beq.n	8008e64 <process_set_config+0x154>
 8008e62:	be00      	bkpt	0x0000
 8008e64:	2300      	movs	r3, #0
 8008e66:	e07c      	b.n	8008f62 <process_set_config+0x252>
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 8008e68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e6a:	691b      	ldr	r3, [r3, #16]
 8008e6c:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8008e6e:	79f8      	ldrb	r0, [r7, #7]
 8008e70:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008e72:	4798      	blx	r3
 8008e74:	4603      	mov	r3, r0
 8008e76:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 8008e78:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008e7a:	2b08      	cmp	r3, #8
 8008e7c:	d94a      	bls.n	8008f14 <process_set_config+0x204>
 8008e7e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8008e80:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008e82:	429a      	cmp	r2, r3
 8008e84:	d846      	bhi.n	8008f14 <process_set_config+0x204>
        // Open successfully
        TU_LOG_USBD("  %s opened\r\n", driver->name);

        // Some drivers use 2 or more interfaces but may not have IAD e.g MIDI (always) or
        // BTH (even CDC) with class in device descriptor (single interface)
        if (assoc_itf_count == 1) {
 8008e86:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8008e8a:	2b01      	cmp	r3, #1
 8008e8c:	d107      	bne.n	8008e9e <process_set_config+0x18e>
          #if CFG_TUD_CDC
          if ( driver->open == cdcd_open ) {
 8008e8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e90:	691b      	ldr	r3, [r3, #16]
 8008e92:	4a3b      	ldr	r2, [pc, #236]	@ (8008f80 <process_set_config+0x270>)
 8008e94:	4293      	cmp	r3, r2
 8008e96:	d102      	bne.n	8008e9e <process_set_config+0x18e>
            assoc_itf_count = 2;
 8008e98:	2302      	movs	r3, #2
 8008e9a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
          }
          #endif
        }

        // bind (associated) interfaces to found driver
        for(uint8_t i=0; i<assoc_itf_count; i++)
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 8008ea4:	e024      	b.n	8008ef0 <process_set_config+0x1e0>
        {
          uint8_t const itf_num = desc_itf->bInterfaceNumber+i;
 8008ea6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ea8:	789a      	ldrb	r2, [r3, #2]
 8008eaa:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8008eae:	4413      	add	r3, r2
 8008eb0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

          // Interface number must not be used already
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 8008eb4:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8008eb8:	4a2d      	ldr	r2, [pc, #180]	@ (8008f70 <process_set_config+0x260>)
 8008eba:	4413      	add	r3, r2
 8008ebc:	791b      	ldrb	r3, [r3, #4]
 8008ebe:	2bff      	cmp	r3, #255	@ 0xff
 8008ec0:	d00a      	beq.n	8008ed8 <process_set_config+0x1c8>
 8008ec2:	4b2a      	ldr	r3, [pc, #168]	@ (8008f6c <process_set_config+0x25c>)
 8008ec4:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f003 0301 	and.w	r3, r3, #1
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d000      	beq.n	8008ed4 <process_set_config+0x1c4>
 8008ed2:	be00      	bkpt	0x0000
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	e044      	b.n	8008f62 <process_set_config+0x252>
          _usbd_dev.itf2drv[itf_num] = drv_id;
 8008ed8:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8008edc:	4a24      	ldr	r2, [pc, #144]	@ (8008f70 <process_set_config+0x260>)
 8008ede:	4413      	add	r3, r2
 8008ee0:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 8008ee4:	711a      	strb	r2, [r3, #4]
        for(uint8_t i=0; i<assoc_itf_count; i++)
 8008ee6:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8008eea:	3301      	adds	r3, #1
 8008eec:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 8008ef0:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 8008ef4:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8008ef8:	429a      	cmp	r2, r3
 8008efa:	d3d4      	bcc.n	8008ea6 <process_set_config+0x196>
        }

        // bind all endpoints to found driver
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 8008efc:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8008f00:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8008f02:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008f04:	481f      	ldr	r0, [pc, #124]	@ (8008f84 <process_set_config+0x274>)
 8008f06:	f003 fb95 	bl	800c634 <tu_edpt_bind_driver>

        // next Interface
        p_desc += drv_len;
 8008f0a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008f0c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008f0e:	4413      	add	r3, r2
 8008f10:	657b      	str	r3, [r7, #84]	@ 0x54

        break; // exit driver find loop
 8008f12:	e00d      	b.n	8008f30 <process_set_config+0x220>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 8008f14:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8008f18:	3301      	adds	r3, #1
 8008f1a:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 8008f1e:	4b15      	ldr	r3, [pc, #84]	@ (8008f74 <process_set_config+0x264>)
 8008f20:	781b      	ldrb	r3, [r3, #0]
 8008f22:	3304      	adds	r3, #4
 8008f24:	b2db      	uxtb	r3, r3
 8008f26:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 8008f2a:	429a      	cmp	r2, r3
 8008f2c:	f4ff af68 	bcc.w	8008e00 <process_set_config+0xf0>
      }
    }

    // Failed if there is no supported drivers
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 8008f30:	4b10      	ldr	r3, [pc, #64]	@ (8008f74 <process_set_config+0x264>)
 8008f32:	781b      	ldrb	r3, [r3, #0]
 8008f34:	3304      	adds	r3, #4
 8008f36:	b2db      	uxtb	r3, r3
 8008f38:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 8008f3c:	429a      	cmp	r2, r3
 8008f3e:	d30a      	bcc.n	8008f56 <process_set_config+0x246>
 8008f40:	4b0a      	ldr	r3, [pc, #40]	@ (8008f6c <process_set_config+0x25c>)
 8008f42:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f003 0301 	and.w	r3, r3, #1
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d000      	beq.n	8008f52 <process_set_config+0x242>
 8008f50:	be00      	bkpt	0x0000
 8008f52:	2300      	movs	r3, #0
 8008f54:	e005      	b.n	8008f62 <process_set_config+0x252>
  while( p_desc < desc_end )
 8008f56:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008f58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f5a:	429a      	cmp	r2, r3
 8008f5c:	f4ff af1a 	bcc.w	8008d94 <process_set_config+0x84>
  }

  return true;
 8008f60:	2301      	movs	r3, #1
}
 8008f62:	4618      	mov	r0, r3
 8008f64:	3758      	adds	r7, #88	@ 0x58
 8008f66:	46bd      	mov	sp, r7
 8008f68:	bd80      	pop	{r7, pc}
 8008f6a:	bf00      	nop
 8008f6c:	e000edf0 	.word	0xe000edf0
 8008f70:	20010de8 	.word	0x20010de8
 8008f74:	20010e1c 	.word	0x20010e1c
 8008f78:	20010e18 	.word	0x20010e18
 8008f7c:	0800d2a0 	.word	0x0800d2a0
 8008f80:	08004629 	.word	0x08004629
 8008f84:	20010dfc 	.word	0x20010dfc

08008f88 <process_get_descriptor>:

// return descriptor's buffer and update desc_len
static bool process_get_descriptor(uint8_t rhport, tusb_control_request_t const * p_request)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b094      	sub	sp, #80	@ 0x50
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	4603      	mov	r3, r0
 8008f90:	6039      	str	r1, [r7, #0]
 8008f92:	71fb      	strb	r3, [r7, #7]
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	885b      	ldrh	r3, [r3, #2]
 8008f98:	b29b      	uxth	r3, r3
 8008f9a:	84bb      	strh	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8008f9c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008f9e:	0a1b      	lsrs	r3, r3, #8
 8008fa0:	b29b      	uxth	r3, r3
 8008fa2:	b2db      	uxtb	r3, r3
 8008fa4:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  uint8_t const desc_index = tu_u16_low( p_request->wValue );
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	885b      	ldrh	r3, [r3, #2]
 8008fac:	b29b      	uxth	r3, r3
 8008fae:	84fb      	strh	r3, [r7, #38]	@ 0x26
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8008fb0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008fb2:	b2db      	uxtb	r3, r3
 8008fb4:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

  switch(desc_type) { //-V2520
 8008fb8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8008fbc:	3b01      	subs	r3, #1
 8008fbe:	2b0e      	cmp	r3, #14
 8008fc0:	f200 80b4 	bhi.w	800912c <process_get_descriptor+0x1a4>
 8008fc4:	a201      	add	r2, pc, #4	@ (adr r2, 8008fcc <process_get_descriptor+0x44>)
 8008fc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fca:	bf00      	nop
 8008fcc:	08009009 	.word	0x08009009
 8008fd0:	0800906d 	.word	0x0800906d
 8008fd4:	080090d3 	.word	0x080090d3
 8008fd8:	0800912d 	.word	0x0800912d
 8008fdc:	0800912d 	.word	0x0800912d
 8008fe0:	08009107 	.word	0x08009107
 8008fe4:	0800906d 	.word	0x0800906d
 8008fe8:	0800912d 	.word	0x0800912d
 8008fec:	0800912d 	.word	0x0800912d
 8008ff0:	0800912d 	.word	0x0800912d
 8008ff4:	0800912d 	.word	0x0800912d
 8008ff8:	0800912d 	.word	0x0800912d
 8008ffc:	0800912d 	.word	0x0800912d
 8009000:	0800912d 	.word	0x0800912d
 8009004:	0800903b 	.word	0x0800903b
    case TUSB_DESC_DEVICE: {
      TU_LOG_USBD(" Device\r\n");

      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 8009008:	f7f8 f8ea 	bl	80011e0 <tud_descriptor_device_cb>
 800900c:	62f8      	str	r0, [r7, #44]	@ 0x2c
      TU_ASSERT(desc_device);
 800900e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009010:	2b00      	cmp	r3, #0
 8009012:	d10a      	bne.n	800902a <process_get_descriptor+0xa2>
 8009014:	4b48      	ldr	r3, [pc, #288]	@ (8009138 <process_get_descriptor+0x1b0>)
 8009016:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	f003 0301 	and.w	r3, r3, #1
 8009020:	2b00      	cmp	r3, #0
 8009022:	d000      	beq.n	8009026 <process_get_descriptor+0x9e>
 8009024:	be00      	bkpt	0x0000
 8009026:	2300      	movs	r3, #0
 8009028:	e081      	b.n	800912e <process_get_descriptor+0x1a6>
        tusb_control_request_t mod_request = *p_request;
        mod_request.wLength = CFG_TUD_ENDPOINT0_SIZE;

        return tud_control_xfer(rhport, &mod_request, desc_device, CFG_TUD_ENDPOINT0_SIZE);
      }else {
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 800902a:	79f8      	ldrb	r0, [r7, #7]
 800902c:	2312      	movs	r3, #18
 800902e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009030:	6839      	ldr	r1, [r7, #0]
 8009032:	f000 ff17 	bl	8009e64 <tud_control_xfer>
 8009036:	4603      	mov	r3, r0
 8009038:	e079      	b.n	800912e <process_get_descriptor+0x1a6>

    case TUSB_DESC_BOS: {
      TU_LOG_USBD(" BOS\r\n");

      // requested by host if USB > 2.0 ( i.e 2.1 or 3.x )
      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 800903a:	f7fe ffab 	bl	8007f94 <tud_descriptor_bos_cb>
 800903e:	4603      	mov	r3, r0
 8009040:	647b      	str	r3, [r7, #68]	@ 0x44
      TU_VERIFY(desc_bos != 0);
 8009042:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009044:	2b00      	cmp	r3, #0
 8009046:	d101      	bne.n	800904c <process_get_descriptor+0xc4>
 8009048:	2300      	movs	r3, #0
 800904a:	e070      	b.n	800912e <process_get_descriptor+0x1a6>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_bos + offsetof(tusb_desc_bos_t, wTotalLength))) );
 800904c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800904e:	3302      	adds	r3, #2
 8009050:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 8009052:	6a3b      	ldr	r3, [r7, #32]
 8009054:	881b      	ldrh	r3, [r3, #0]
 8009056:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      return tud_control_xfer(rhport, p_request, (void*) desc_bos, total_len);
 800905a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800905c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8009060:	79f8      	ldrb	r0, [r7, #7]
 8009062:	6839      	ldr	r1, [r7, #0]
 8009064:	f000 fefe 	bl	8009e64 <tud_control_xfer>
 8009068:	4603      	mov	r3, r0
 800906a:	e060      	b.n	800912e <process_get_descriptor+0x1a6>

    case TUSB_DESC_CONFIGURATION:
    case TUSB_DESC_OTHER_SPEED_CONFIG: {
      uintptr_t desc_config;

      if ( desc_type == TUSB_DESC_CONFIGURATION ) {
 800906c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8009070:	2b02      	cmp	r3, #2
 8009072:	d114      	bne.n	800909e <process_get_descriptor+0x116>
        TU_LOG_USBD(" Configuration[%u]\r\n", desc_index);
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 8009074:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8009078:	4618      	mov	r0, r3
 800907a:	f7f8 f8d3 	bl	8001224 <tud_descriptor_configuration_cb>
 800907e:	4603      	mov	r3, r0
 8009080:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_ASSERT(desc_config != 0);
 8009082:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009084:	2b00      	cmp	r3, #0
 8009086:	d116      	bne.n	80090b6 <process_get_descriptor+0x12e>
 8009088:	4b2b      	ldr	r3, [pc, #172]	@ (8009138 <process_get_descriptor+0x1b0>)
 800908a:	637b      	str	r3, [r7, #52]	@ 0x34
 800908c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	f003 0301 	and.w	r3, r3, #1
 8009094:	2b00      	cmp	r3, #0
 8009096:	d000      	beq.n	800909a <process_get_descriptor+0x112>
 8009098:	be00      	bkpt	0x0000
 800909a:	2300      	movs	r3, #0
 800909c:	e047      	b.n	800912e <process_get_descriptor+0x1a6>
      }else {
        // Host only request this after getting Device Qualifier descriptor
        TU_LOG_USBD(" Other Speed Configuration\r\n");
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 800909e:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80090a2:	4618      	mov	r0, r3
 80090a4:	f7fe ff86 	bl	8007fb4 <tud_descriptor_other_speed_configuration_cb>
 80090a8:	4603      	mov	r3, r0
 80090aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_VERIFY(desc_config != 0);
 80090ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d101      	bne.n	80090b6 <process_get_descriptor+0x12e>
 80090b2:	2300      	movs	r3, #0
 80090b4:	e03b      	b.n	800912e <process_get_descriptor+0x1a6>
      }

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_config + offsetof(tusb_desc_configuration_t, wTotalLength))) );
 80090b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80090b8:	3302      	adds	r3, #2
 80090ba:	61fb      	str	r3, [r7, #28]
 80090bc:	69fb      	ldr	r3, [r7, #28]
 80090be:	881b      	ldrh	r3, [r3, #0]
 80090c0:	867b      	strh	r3, [r7, #50]	@ 0x32

      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 80090c2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80090c4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80090c6:	79f8      	ldrb	r0, [r7, #7]
 80090c8:	6839      	ldr	r1, [r7, #0]
 80090ca:	f000 fecb 	bl	8009e64 <tud_control_xfer>
 80090ce:	4603      	mov	r3, r0
 80090d0:	e02d      	b.n	800912e <process_get_descriptor+0x1a6>

    case TUSB_DESC_STRING: {
      TU_LOG_USBD(" String[%u]\r\n", desc_index);

      // String Descriptor always uses the desc set from user
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	889b      	ldrh	r3, [r3, #4]
 80090d6:	b29a      	uxth	r2, r3
 80090d8:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80090dc:	4611      	mov	r1, r2
 80090de:	4618      	mov	r0, r3
 80090e0:	f7f8 f8b8 	bl	8001254 <tud_descriptor_string_cb>
 80090e4:	63b8      	str	r0, [r7, #56]	@ 0x38
      TU_VERIFY(desc_str);
 80090e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d101      	bne.n	80090f0 <process_get_descriptor+0x168>
 80090ec:	2300      	movs	r3, #0
 80090ee:	e01e      	b.n	800912e <process_get_descriptor+0x1a6>
 80090f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090f2:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 80090f4:	69bb      	ldr	r3, [r7, #24]
 80090f6:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_str, tu_desc_len(desc_str));
 80090f8:	79f8      	ldrb	r0, [r7, #7]
 80090fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80090fc:	6839      	ldr	r1, [r7, #0]
 80090fe:	f000 feb1 	bl	8009e64 <tud_control_xfer>
 8009102:	4603      	mov	r3, r0
 8009104:	e013      	b.n	800912e <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    case TUSB_DESC_DEVICE_QUALIFIER: {
      TU_LOG_USBD(" Device Qualifier\r\n");
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 8009106:	f7fe ff4d 	bl	8007fa4 <tud_descriptor_device_qualifier_cb>
 800910a:	63f8      	str	r0, [r7, #60]	@ 0x3c
      TU_VERIFY(desc_qualifier);
 800910c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800910e:	2b00      	cmp	r3, #0
 8009110:	d101      	bne.n	8009116 <process_get_descriptor+0x18e>
 8009112:	2300      	movs	r3, #0
 8009114:	e00b      	b.n	800912e <process_get_descriptor+0x1a6>
 8009116:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009118:	617b      	str	r3, [r7, #20]
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	781b      	ldrb	r3, [r3, #0]
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 800911e:	79f8      	ldrb	r0, [r7, #7]
 8009120:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009122:	6839      	ldr	r1, [r7, #0]
 8009124:	f000 fe9e 	bl	8009e64 <tud_control_xfer>
 8009128:	4603      	mov	r3, r0
 800912a:	e000      	b.n	800912e <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    default: return false;
 800912c:	2300      	movs	r3, #0
  }
}
 800912e:	4618      	mov	r0, r3
 8009130:	3750      	adds	r7, #80	@ 0x50
 8009132:	46bd      	mov	sp, r7
 8009134:	bd80      	pop	{r7, pc}
 8009136:	bf00      	nop
 8009138:	e000edf0 	.word	0xe000edf0

0800913c <dcd_event_handler>:

//--------------------------------------------------------------------+
// DCD Event Handler
//--------------------------------------------------------------------+
TU_ATTR_FAST_FUNC void dcd_event_handler(dcd_event_t const* event, bool in_isr) {
 800913c:	b590      	push	{r4, r7, lr}
 800913e:	b0a5      	sub	sp, #148	@ 0x94
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
 8009144:	460b      	mov	r3, r1
 8009146:	70fb      	strb	r3, [r7, #3]
  bool send = false;
 8009148:	2300      	movs	r3, #0
 800914a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  switch (event->event_id) {
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	785b      	ldrb	r3, [r3, #1]
 8009152:	3b02      	subs	r3, #2
 8009154:	2b05      	cmp	r3, #5
 8009156:	f200 823c 	bhi.w	80095d2 <dcd_event_handler+0x496>
 800915a:	a201      	add	r2, pc, #4	@ (adr r2, 8009160 <dcd_event_handler+0x24>)
 800915c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009160:	08009179 	.word	0x08009179
 8009164:	080091e9 	.word	0x080091e9
 8009168:	080091a5 	.word	0x080091a5
 800916c:	080091c7 	.word	0x080091c7
 8009170:	08009449 	.word	0x08009449
 8009174:	0800945f 	.word	0x0800945f
    case DCD_EVENT_UNPLUGGED:
      _usbd_dev.connected = 0;
 8009178:	4aad      	ldr	r2, [pc, #692]	@ (8009430 <dcd_event_handler+0x2f4>)
 800917a:	7813      	ldrb	r3, [r2, #0]
 800917c:	f023 0301 	bic.w	r3, r3, #1
 8009180:	7013      	strb	r3, [r2, #0]
      _usbd_dev.addressed = 0;
 8009182:	4aab      	ldr	r2, [pc, #684]	@ (8009430 <dcd_event_handler+0x2f4>)
 8009184:	7813      	ldrb	r3, [r2, #0]
 8009186:	f023 0302 	bic.w	r3, r3, #2
 800918a:	7013      	strb	r3, [r2, #0]
      _usbd_dev.cfg_num = 0;
 800918c:	4ba8      	ldr	r3, [pc, #672]	@ (8009430 <dcd_event_handler+0x2f4>)
 800918e:	2200      	movs	r2, #0
 8009190:	705a      	strb	r2, [r3, #1]
      _usbd_dev.suspended = 0;
 8009192:	4aa7      	ldr	r2, [pc, #668]	@ (8009430 <dcd_event_handler+0x2f4>)
 8009194:	7813      	ldrb	r3, [r2, #0]
 8009196:	f023 0304 	bic.w	r3, r3, #4
 800919a:	7013      	strb	r3, [r2, #0]
      send = true;
 800919c:	2301      	movs	r3, #1
 800919e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 80091a2:	e221      	b.n	80095e8 <dcd_event_handler+0x4ac>
    case DCD_EVENT_SUSPEND:
      // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
      // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ).
      // In addition, some MCUs such as SAMD or boards that haven no VBUS detection cannot distinguish
      // suspended vs disconnected. We will skip handling SUSPEND/RESUME event if not currently connected
      if (_usbd_dev.connected) {
 80091a4:	4ba2      	ldr	r3, [pc, #648]	@ (8009430 <dcd_event_handler+0x2f4>)
 80091a6:	781b      	ldrb	r3, [r3, #0]
 80091a8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80091ac:	b2db      	uxtb	r3, r3
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	f000 8213 	beq.w	80095da <dcd_event_handler+0x49e>
        _usbd_dev.suspended = 1;
 80091b4:	4a9e      	ldr	r2, [pc, #632]	@ (8009430 <dcd_event_handler+0x2f4>)
 80091b6:	7813      	ldrb	r3, [r2, #0]
 80091b8:	f043 0304 	orr.w	r3, r3, #4
 80091bc:	7013      	strb	r3, [r2, #0]
        send = true;
 80091be:	2301      	movs	r3, #1
 80091c0:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 80091c4:	e209      	b.n	80095da <dcd_event_handler+0x49e>

    case DCD_EVENT_RESUME:
      // skip event if not connected (especially required for SAMD)
      if (_usbd_dev.connected) {
 80091c6:	4b9a      	ldr	r3, [pc, #616]	@ (8009430 <dcd_event_handler+0x2f4>)
 80091c8:	781b      	ldrb	r3, [r3, #0]
 80091ca:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80091ce:	b2db      	uxtb	r3, r3
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	f000 8204 	beq.w	80095de <dcd_event_handler+0x4a2>
        _usbd_dev.suspended = 0;
 80091d6:	4a96      	ldr	r2, [pc, #600]	@ (8009430 <dcd_event_handler+0x2f4>)
 80091d8:	7813      	ldrb	r3, [r2, #0]
 80091da:	f023 0304 	bic.w	r3, r3, #4
 80091de:	7013      	strb	r3, [r2, #0]
        send = true;
 80091e0:	2301      	movs	r3, #1
 80091e2:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 80091e6:	e1fa      	b.n	80095de <dcd_event_handler+0x4a2>

    case DCD_EVENT_SOF:
      // SOF driver handler in ISR context
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 80091e8:	2300      	movs	r3, #0
 80091ea:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 80091ee:	e044      	b.n	800927a <dcd_event_handler+0x13e>
 80091f0:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 80091f4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  usbd_class_driver_t const *driver = NULL;
 80091f8:	2300      	movs	r3, #0
 80091fa:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (drvid < _app_driver_count) {
 80091fc:	4b8d      	ldr	r3, [pc, #564]	@ (8009434 <dcd_event_handler+0x2f8>)
 80091fe:	781b      	ldrb	r3, [r3, #0]
 8009200:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8009204:	429a      	cmp	r2, r3
 8009206:	d20a      	bcs.n	800921e <dcd_event_handler+0xe2>
    driver = &_app_driver[drvid];
 8009208:	4b8b      	ldr	r3, [pc, #556]	@ (8009438 <dcd_event_handler+0x2fc>)
 800920a:	6819      	ldr	r1, [r3, #0]
 800920c:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8009210:	4613      	mov	r3, r2
 8009212:	00db      	lsls	r3, r3, #3
 8009214:	4413      	add	r3, r2
 8009216:	009b      	lsls	r3, r3, #2
 8009218:	440b      	add	r3, r1
 800921a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800921c:	e013      	b.n	8009246 <dcd_event_handler+0x10a>
    drvid -= _app_driver_count;
 800921e:	4b85      	ldr	r3, [pc, #532]	@ (8009434 <dcd_event_handler+0x2f8>)
 8009220:	781b      	ldrb	r3, [r3, #0]
 8009222:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8009226:	1ad3      	subs	r3, r2, r3
 8009228:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800922c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8009230:	2b03      	cmp	r3, #3
 8009232:	d808      	bhi.n	8009246 <dcd_event_handler+0x10a>
      driver = &_usbd_driver[drvid];
 8009234:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8009238:	4613      	mov	r3, r2
 800923a:	00db      	lsls	r3, r3, #3
 800923c:	4413      	add	r3, r2
 800923e:	009b      	lsls	r3, r3, #2
 8009240:	4a7e      	ldr	r2, [pc, #504]	@ (800943c <dcd_event_handler+0x300>)
 8009242:	4413      	add	r3, r2
 8009244:	67bb      	str	r3, [r7, #120]	@ 0x78
  return driver;
 8009246:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
        usbd_class_driver_t const* driver = get_driver(i);
 8009248:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        if (driver && driver->sof) {
 800924c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009250:	2b00      	cmp	r3, #0
 8009252:	d00d      	beq.n	8009270 <dcd_event_handler+0x134>
 8009254:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009258:	6a1b      	ldr	r3, [r3, #32]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d008      	beq.n	8009270 <dcd_event_handler+0x134>
          driver->sof(event->rhport, event->sof.frame_count);
 800925e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009262:	6a1b      	ldr	r3, [r3, #32]
 8009264:	687a      	ldr	r2, [r7, #4]
 8009266:	7810      	ldrb	r0, [r2, #0]
 8009268:	687a      	ldr	r2, [r7, #4]
 800926a:	6852      	ldr	r2, [r2, #4]
 800926c:	4611      	mov	r1, r2
 800926e:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8009270:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8009274:	3301      	adds	r3, #1
 8009276:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800927a:	4b6e      	ldr	r3, [pc, #440]	@ (8009434 <dcd_event_handler+0x2f8>)
 800927c:	781b      	ldrb	r3, [r3, #0]
 800927e:	3304      	adds	r3, #4
 8009280:	b2db      	uxtb	r3, r3
 8009282:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 8009286:	429a      	cmp	r2, r3
 8009288:	d3b2      	bcc.n	80091f0 <dcd_event_handler+0xb4>
        }
      }

      // Some MCUs after running dcd_remote_wakeup() does not have way to detect the end of remote wakeup
      // which last 1-15 ms. DCD can use SOF as a clear indicator that bus is back to operational
      if (_usbd_dev.suspended) {
 800928a:	4b69      	ldr	r3, [pc, #420]	@ (8009430 <dcd_event_handler+0x2f4>)
 800928c:	781b      	ldrb	r3, [r3, #0]
 800928e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009292:	b2db      	uxtb	r3, r3
 8009294:	2b00      	cmp	r3, #0
 8009296:	d05a      	beq.n	800934e <dcd_event_handler+0x212>
        _usbd_dev.suspended = 0;
 8009298:	4a65      	ldr	r2, [pc, #404]	@ (8009430 <dcd_event_handler+0x2f4>)
 800929a:	7813      	ldrb	r3, [r2, #0]
 800929c:	f023 0304 	bic.w	r3, r3, #4
 80092a0:	7013      	strb	r3, [r2, #0]

        dcd_event_t const event_resume = {.rhport = event->rhport, .event_id = DCD_EVENT_RESUME};
 80092a2:	f107 0314 	add.w	r3, r7, #20
 80092a6:	2200      	movs	r2, #0
 80092a8:	601a      	str	r2, [r3, #0]
 80092aa:	605a      	str	r2, [r3, #4]
 80092ac:	609a      	str	r2, [r3, #8]
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	781b      	ldrb	r3, [r3, #0]
 80092b2:	753b      	strb	r3, [r7, #20]
 80092b4:	2305      	movs	r3, #5
 80092b6:	757b      	strb	r3, [r7, #21]
 80092b8:	f107 0314 	add.w	r3, r7, #20
 80092bc:	677b      	str	r3, [r7, #116]	@ 0x74
 80092be:	78fb      	ldrb	r3, [r7, #3]
 80092c0:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 80092c4:	4b5e      	ldr	r3, [pc, #376]	@ (8009440 <dcd_event_handler+0x304>)
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80092ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80092cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80092ce:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 80092d2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const* data, bool in_isr) {
  if (!in_isr) {
 80092d6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80092da:	f083 0301 	eor.w	r3, r3, #1
 80092de:	b2db      	uxtb	r3, r3
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d003      	beq.n	80092ec <dcd_event_handler+0x1b0>
    qhdl->interrupt_set(false);
 80092e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	2000      	movs	r0, #0
 80092ea:	4798      	blx	r3
  }

  const bool success = tu_fifo_write(&qhdl->ff, data);
 80092ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092ee:	3304      	adds	r3, #4
 80092f0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80092f2:	4618      	mov	r0, r3
 80092f4:	f7fe fd0a 	bl	8007d0c <tu_fifo_write>
 80092f8:	4603      	mov	r3, r0
 80092fa:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

  if (!in_isr) {
 80092fe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8009302:	f083 0301 	eor.w	r3, r3, #1
 8009306:	b2db      	uxtb	r3, r3
 8009308:	2b00      	cmp	r3, #0
 800930a:	d003      	beq.n	8009314 <dcd_event_handler+0x1d8>
    qhdl->interrupt_set(true);
 800930c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	2001      	movs	r0, #1
 8009312:	4798      	blx	r3
  }

  return success;
 8009314:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8009318:	f083 0301 	eor.w	r3, r3, #1
 800931c:	b2db      	uxtb	r3, r3
 800931e:	2b00      	cmp	r3, #0
 8009320:	d009      	beq.n	8009336 <dcd_event_handler+0x1fa>
 8009322:	4b48      	ldr	r3, [pc, #288]	@ (8009444 <dcd_event_handler+0x308>)
 8009324:	663b      	str	r3, [r7, #96]	@ 0x60
 8009326:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	f003 0301 	and.w	r3, r3, #1
 800932e:	2b00      	cmp	r3, #0
 8009330:	d00c      	beq.n	800934c <dcd_event_handler+0x210>
 8009332:	be00      	bkpt	0x0000
 8009334:	e00a      	b.n	800934c <dcd_event_handler+0x210>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 8009336:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009338:	7818      	ldrb	r0, [r3, #0]
 800933a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800933c:	785b      	ldrb	r3, [r3, #1]
 800933e:	4619      	mov	r1, r3
 8009340:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8009344:	461a      	mov	r2, r3
 8009346:	f7fe fe0d 	bl	8007f64 <tud_event_hook_cb>
  return true;
 800934a:	e000      	b.n	800934e <dcd_event_handler+0x212>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800934c:	bf00      	nop
        queue_event(&event_resume, in_isr);
      }

      if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 800934e:	4b38      	ldr	r3, [pc, #224]	@ (8009430 <dcd_event_handler+0x2f4>)
 8009350:	78db      	ldrb	r3, [r3, #3]
 8009352:	b2db      	uxtb	r3, r3
 8009354:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009356:	2300      	movs	r3, #0
 8009358:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800935c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8009360:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009362:	fa22 f303 	lsr.w	r3, r2, r3
 8009366:	f003 0301 	and.w	r3, r3, #1
 800936a:	2b00      	cmp	r3, #0
 800936c:	bf14      	ite	ne
 800936e:	2301      	movne	r3, #1
 8009370:	2300      	moveq	r3, #0
 8009372:	b2db      	uxtb	r3, r3
 8009374:	2b00      	cmp	r3, #0
 8009376:	f000 8134 	beq.w	80095e2 <dcd_event_handler+0x4a6>
        dcd_event_t const event_sof = {.rhport = event->rhport, .event_id = DCD_EVENT_SOF, .sof.frame_count = event->sof.frame_count};
 800937a:	f107 0308 	add.w	r3, r7, #8
 800937e:	2200      	movs	r2, #0
 8009380:	601a      	str	r2, [r3, #0]
 8009382:	605a      	str	r2, [r3, #4]
 8009384:	609a      	str	r2, [r3, #8]
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	781b      	ldrb	r3, [r3, #0]
 800938a:	723b      	strb	r3, [r7, #8]
 800938c:	2303      	movs	r3, #3
 800938e:	727b      	strb	r3, [r7, #9]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	685b      	ldr	r3, [r3, #4]
 8009394:	60fb      	str	r3, [r7, #12]
 8009396:	f107 0308 	add.w	r3, r7, #8
 800939a:	657b      	str	r3, [r7, #84]	@ 0x54
 800939c:	78fb      	ldrb	r3, [r7, #3]
 800939e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 80093a2:	4b27      	ldr	r3, [pc, #156]	@ (8009440 <dcd_event_handler+0x304>)
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80093a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80093aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80093ac:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80093b0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (!in_isr) {
 80093b4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80093b8:	f083 0301 	eor.w	r3, r3, #1
 80093bc:	b2db      	uxtb	r3, r3
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d003      	beq.n	80093ca <dcd_event_handler+0x28e>
    qhdl->interrupt_set(false);
 80093c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	2000      	movs	r0, #0
 80093c8:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 80093ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093cc:	3304      	adds	r3, #4
 80093ce:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80093d0:	4618      	mov	r0, r3
 80093d2:	f7fe fc9b 	bl	8007d0c <tu_fifo_write>
 80093d6:	4603      	mov	r3, r0
 80093d8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  if (!in_isr) {
 80093dc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80093e0:	f083 0301 	eor.w	r3, r3, #1
 80093e4:	b2db      	uxtb	r3, r3
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d003      	beq.n	80093f2 <dcd_event_handler+0x2b6>
    qhdl->interrupt_set(true);
 80093ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	2001      	movs	r0, #1
 80093f0:	4798      	blx	r3
  return success;
 80093f2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80093f6:	f083 0301 	eor.w	r3, r3, #1
 80093fa:	b2db      	uxtb	r3, r3
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d009      	beq.n	8009414 <dcd_event_handler+0x2d8>
 8009400:	4b10      	ldr	r3, [pc, #64]	@ (8009444 <dcd_event_handler+0x308>)
 8009402:	643b      	str	r3, [r7, #64]	@ 0x40
 8009404:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	f003 0301 	and.w	r3, r3, #1
 800940c:	2b00      	cmp	r3, #0
 800940e:	d00c      	beq.n	800942a <dcd_event_handler+0x2ee>
 8009410:	be00      	bkpt	0x0000
 8009412:	e00a      	b.n	800942a <dcd_event_handler+0x2ee>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 8009414:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009416:	7818      	ldrb	r0, [r3, #0]
 8009418:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800941a:	785b      	ldrb	r3, [r3, #1]
 800941c:	4619      	mov	r1, r3
 800941e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8009422:	461a      	mov	r2, r3
 8009424:	f7fe fd9e 	bl	8007f64 <tud_event_hook_cb>
  return true;
 8009428:	e000      	b.n	800942c <dcd_event_handler+0x2f0>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800942a:	bf00      	nop
        queue_event(&event_sof, in_isr);
      }
      break;
 800942c:	e0d9      	b.n	80095e2 <dcd_event_handler+0x4a6>
 800942e:	bf00      	nop
 8009430:	20010de8 	.word	0x20010de8
 8009434:	20010e1c 	.word	0x20010e1c
 8009438:	20010e18 	.word	0x20010e18
 800943c:	0800d2a0 	.word	0x0800d2a0
 8009440:	20010ee0 	.word	0x20010ee0
 8009444:	e000edf0 	.word	0xe000edf0

    case DCD_EVENT_SETUP_RECEIVED:
      _usbd_queued_setup++;
 8009448:	4b90      	ldr	r3, [pc, #576]	@ (800968c <dcd_event_handler+0x550>)
 800944a:	781b      	ldrb	r3, [r3, #0]
 800944c:	b2db      	uxtb	r3, r3
 800944e:	3301      	adds	r3, #1
 8009450:	b2da      	uxtb	r2, r3
 8009452:	4b8e      	ldr	r3, [pc, #568]	@ (800968c <dcd_event_handler+0x550>)
 8009454:	701a      	strb	r2, [r3, #0]
      send = true;
 8009456:	2301      	movs	r3, #1
 8009458:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800945c:	e0c4      	b.n	80095e8 <dcd_event_handler+0x4ac>

    case DCD_EVENT_XFER_COMPLETE: {
      // Invoke the class callback associated with the endpoint address
      uint8_t const ep_addr = event->xfer_complete.ep_addr;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	791b      	ldrb	r3, [r3, #4]
 8009462:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
 8009466:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800946a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800946e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8009472:	f003 030f 	and.w	r3, r3, #15
 8009476:	b2db      	uxtb	r3, r3
      uint8_t const epnum = tu_edpt_number(ep_addr);
 8009478:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
 800947c:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 8009480:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009484:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009488:	09db      	lsrs	r3, r3, #7
 800948a:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 800948c:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

      send = true;
 8009490:	2301      	movs	r3, #1
 8009492:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      if(epnum > 0) {
 8009496:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800949a:	2b00      	cmp	r3, #0
 800949c:	f000 80a3 	beq.w	80095e6 <dcd_event_handler+0x4aa>
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 80094a0:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 80094a4:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 80094a8:	4979      	ldr	r1, [pc, #484]	@ (8009690 <dcd_event_handler+0x554>)
 80094aa:	0052      	lsls	r2, r2, #1
 80094ac:	440a      	add	r2, r1
 80094ae:	4413      	add	r3, r2
 80094b0:	3314      	adds	r3, #20
 80094b2:	781b      	ldrb	r3, [r3, #0]
 80094b4:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  usbd_class_driver_t const *driver = NULL;
 80094b8:	2300      	movs	r3, #0
 80094ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (drvid < _app_driver_count) {
 80094bc:	4b75      	ldr	r3, [pc, #468]	@ (8009694 <dcd_event_handler+0x558>)
 80094be:	781b      	ldrb	r3, [r3, #0]
 80094c0:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80094c4:	429a      	cmp	r2, r3
 80094c6:	d20a      	bcs.n	80094de <dcd_event_handler+0x3a2>
    driver = &_app_driver[drvid];
 80094c8:	4b73      	ldr	r3, [pc, #460]	@ (8009698 <dcd_event_handler+0x55c>)
 80094ca:	6819      	ldr	r1, [r3, #0]
 80094cc:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80094d0:	4613      	mov	r3, r2
 80094d2:	00db      	lsls	r3, r3, #3
 80094d4:	4413      	add	r3, r2
 80094d6:	009b      	lsls	r3, r3, #2
 80094d8:	440b      	add	r3, r1
 80094da:	63bb      	str	r3, [r7, #56]	@ 0x38
 80094dc:	e013      	b.n	8009506 <dcd_event_handler+0x3ca>
    drvid -= _app_driver_count;
 80094de:	4b6d      	ldr	r3, [pc, #436]	@ (8009694 <dcd_event_handler+0x558>)
 80094e0:	781b      	ldrb	r3, [r3, #0]
 80094e2:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80094e6:	1ad3      	subs	r3, r2, r3
 80094e8:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80094ec:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80094f0:	2b03      	cmp	r3, #3
 80094f2:	d808      	bhi.n	8009506 <dcd_event_handler+0x3ca>
      driver = &_usbd_driver[drvid];
 80094f4:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80094f8:	4613      	mov	r3, r2
 80094fa:	00db      	lsls	r3, r3, #3
 80094fc:	4413      	add	r3, r2
 80094fe:	009b      	lsls	r3, r3, #2
 8009500:	4a66      	ldr	r2, [pc, #408]	@ (800969c <dcd_event_handler+0x560>)
 8009502:	4413      	add	r3, r2
 8009504:	63bb      	str	r3, [r7, #56]	@ 0x38
  return driver;
 8009506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8009508:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

        if (driver && driver->xfer_isr) {
 800950c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009510:	2b00      	cmp	r3, #0
 8009512:	d068      	beq.n	80095e6 <dcd_event_handler+0x4aa>
 8009514:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009518:	69db      	ldr	r3, [r3, #28]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d063      	beq.n	80095e6 <dcd_event_handler+0x4aa>
          _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800951e:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8009522:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8009526:	495a      	ldr	r1, [pc, #360]	@ (8009690 <dcd_event_handler+0x554>)
 8009528:	0052      	lsls	r2, r2, #1
 800952a:	440a      	add	r2, r1
 800952c:	4413      	add	r3, r2
 800952e:	f103 0220 	add.w	r2, r3, #32
 8009532:	7813      	ldrb	r3, [r2, #0]
 8009534:	f023 0301 	bic.w	r3, r3, #1
 8009538:	7013      	strb	r3, [r2, #0]
          _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800953a:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800953e:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8009542:	4953      	ldr	r1, [pc, #332]	@ (8009690 <dcd_event_handler+0x554>)
 8009544:	0052      	lsls	r2, r2, #1
 8009546:	440a      	add	r2, r1
 8009548:	4413      	add	r3, r2
 800954a:	f103 0220 	add.w	r2, r3, #32
 800954e:	7813      	ldrb	r3, [r2, #0]
 8009550:	f023 0304 	bic.w	r3, r3, #4
 8009554:	7013      	strb	r3, [r2, #0]

          send = !driver->xfer_isr(event->rhport, ep_addr, (xfer_result_t) event->xfer_complete.result, event->xfer_complete.len);
 8009556:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800955a:	69dc      	ldr	r4, [r3, #28]
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	7818      	ldrb	r0, [r3, #0]
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	795a      	ldrb	r2, [r3, #5]
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	689b      	ldr	r3, [r3, #8]
 8009568:	f897 108d 	ldrb.w	r1, [r7, #141]	@ 0x8d
 800956c:	47a0      	blx	r4
 800956e:	4603      	mov	r3, r0
 8009570:	2b00      	cmp	r3, #0
 8009572:	bf14      	ite	ne
 8009574:	2301      	movne	r3, #1
 8009576:	2300      	moveq	r3, #0
 8009578:	b2db      	uxtb	r3, r3
 800957a:	f083 0301 	eor.w	r3, r3, #1
 800957e:	b2db      	uxtb	r3, r3
 8009580:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8009584:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8009588:	f003 0301 	and.w	r3, r3, #1
 800958c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

          // xfer_isr() is deferred to xfer_cb(), revert busy/claimed status
          if (send) {
 8009590:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8009594:	2b00      	cmp	r3, #0
 8009596:	d026      	beq.n	80095e6 <dcd_event_handler+0x4aa>
            _usbd_dev.ep_status[epnum][ep_dir].busy = 1;
 8009598:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800959c:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 80095a0:	493b      	ldr	r1, [pc, #236]	@ (8009690 <dcd_event_handler+0x554>)
 80095a2:	0052      	lsls	r2, r2, #1
 80095a4:	440a      	add	r2, r1
 80095a6:	4413      	add	r3, r2
 80095a8:	f103 0220 	add.w	r2, r3, #32
 80095ac:	7813      	ldrb	r3, [r2, #0]
 80095ae:	f043 0301 	orr.w	r3, r3, #1
 80095b2:	7013      	strb	r3, [r2, #0]
            _usbd_dev.ep_status[epnum][ep_dir].claimed = 1;
 80095b4:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 80095b8:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 80095bc:	4934      	ldr	r1, [pc, #208]	@ (8009690 <dcd_event_handler+0x554>)
 80095be:	0052      	lsls	r2, r2, #1
 80095c0:	440a      	add	r2, r1
 80095c2:	4413      	add	r3, r2
 80095c4:	f103 0220 	add.w	r2, r3, #32
 80095c8:	7813      	ldrb	r3, [r2, #0]
 80095ca:	f043 0304 	orr.w	r3, r3, #4
 80095ce:	7013      	strb	r3, [r2, #0]
          }
        }
      }
      break;
 80095d0:	e009      	b.n	80095e6 <dcd_event_handler+0x4aa>
    }

    default:
      send = true;
 80095d2:	2301      	movs	r3, #1
 80095d4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 80095d8:	e006      	b.n	80095e8 <dcd_event_handler+0x4ac>
      break;
 80095da:	bf00      	nop
 80095dc:	e004      	b.n	80095e8 <dcd_event_handler+0x4ac>
      break;
 80095de:	bf00      	nop
 80095e0:	e002      	b.n	80095e8 <dcd_event_handler+0x4ac>
      break;
 80095e2:	bf00      	nop
 80095e4:	e000      	b.n	80095e8 <dcd_event_handler+0x4ac>
      break;
 80095e6:	bf00      	nop
  }

  if (send) {
 80095e8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d049      	beq.n	8009684 <dcd_event_handler+0x548>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80095f4:	78fb      	ldrb	r3, [r7, #3]
 80095f6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 80095fa:	4b29      	ldr	r3, [pc, #164]	@ (80096a0 <dcd_event_handler+0x564>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009600:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009602:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009604:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009608:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (!in_isr) {
 800960c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009610:	f083 0301 	eor.w	r3, r3, #1
 8009614:	b2db      	uxtb	r3, r3
 8009616:	2b00      	cmp	r3, #0
 8009618:	d003      	beq.n	8009622 <dcd_event_handler+0x4e6>
    qhdl->interrupt_set(false);
 800961a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	2000      	movs	r0, #0
 8009620:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 8009622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009624:	3304      	adds	r3, #4
 8009626:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009628:	4618      	mov	r0, r3
 800962a:	f7fe fb6f 	bl	8007d0c <tu_fifo_write>
 800962e:	4603      	mov	r3, r0
 8009630:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  if (!in_isr) {
 8009634:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009638:	f083 0301 	eor.w	r3, r3, #1
 800963c:	b2db      	uxtb	r3, r3
 800963e:	2b00      	cmp	r3, #0
 8009640:	d003      	beq.n	800964a <dcd_event_handler+0x50e>
    qhdl->interrupt_set(true);
 8009642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	2001      	movs	r0, #1
 8009648:	4798      	blx	r3
  return success;
 800964a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800964e:	f083 0301 	eor.w	r3, r3, #1
 8009652:	b2db      	uxtb	r3, r3
 8009654:	2b00      	cmp	r3, #0
 8009656:	d009      	beq.n	800966c <dcd_event_handler+0x530>
 8009658:	4b12      	ldr	r3, [pc, #72]	@ (80096a4 <dcd_event_handler+0x568>)
 800965a:	623b      	str	r3, [r7, #32]
 800965c:	6a3b      	ldr	r3, [r7, #32]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	f003 0301 	and.w	r3, r3, #1
 8009664:	2b00      	cmp	r3, #0
 8009666:	d00c      	beq.n	8009682 <dcd_event_handler+0x546>
 8009668:	be00      	bkpt	0x0000
 800966a:	e00a      	b.n	8009682 <dcd_event_handler+0x546>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800966c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800966e:	7818      	ldrb	r0, [r3, #0]
 8009670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009672:	785b      	ldrb	r3, [r3, #1]
 8009674:	4619      	mov	r1, r3
 8009676:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800967a:	461a      	mov	r2, r3
 800967c:	f7fe fc72 	bl	8007f64 <tud_event_hook_cb>
  return true;
 8009680:	e000      	b.n	8009684 <dcd_event_handler+0x548>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8009682:	bf00      	nop
    queue_event(event, in_isr);
  }
}
 8009684:	bf00      	nop
 8009686:	3794      	adds	r7, #148	@ 0x94
 8009688:	46bd      	mov	sp, r7
 800968a:	bd90      	pop	{r4, r7, pc}
 800968c:	20010e14 	.word	0x20010e14
 8009690:	20010de8 	.word	0x20010de8
 8009694:	20010e1c 	.word	0x20010e1c
 8009698:	20010e18 	.word	0x20010e18
 800969c:	0800d2a0 	.word	0x0800d2a0
 80096a0:	20010ee0 	.word	0x20010ee0
 80096a4:	e000edf0 	.word	0xe000edf0

080096a8 <usbd_int_set>:

//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled) {
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b082      	sub	sp, #8
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	4603      	mov	r3, r0
 80096b0:	71fb      	strb	r3, [r7, #7]
  if (enabled) {
 80096b2:	79fb      	ldrb	r3, [r7, #7]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d005      	beq.n	80096c4 <usbd_int_set+0x1c>
    dcd_int_enable(_usbd_rhport);
 80096b8:	4b07      	ldr	r3, [pc, #28]	@ (80096d8 <usbd_int_set+0x30>)
 80096ba:	781b      	ldrb	r3, [r3, #0]
 80096bc:	4618      	mov	r0, r3
 80096be:	f001 fa97 	bl	800abf0 <dcd_int_enable>
  } else {
    dcd_int_disable(_usbd_rhport);
  }
}
 80096c2:	e004      	b.n	80096ce <usbd_int_set+0x26>
    dcd_int_disable(_usbd_rhport);
 80096c4:	4b04      	ldr	r3, [pc, #16]	@ (80096d8 <usbd_int_set+0x30>)
 80096c6:	781b      	ldrb	r3, [r3, #0]
 80096c8:	4618      	mov	r0, r3
 80096ca:	f001 fab9 	bl	800ac40 <dcd_int_disable>
}
 80096ce:	bf00      	nop
 80096d0:	3708      	adds	r7, #8
 80096d2:	46bd      	mov	sp, r7
 80096d4:	bd80      	pop	{r7, pc}
 80096d6:	bf00      	nop
 80096d8:	20000015 	.word	0x20000015

080096dc <usbd_spin_lock>:

void usbd_spin_lock(bool in_isr) {
 80096dc:	b580      	push	{r7, lr}
 80096de:	b084      	sub	sp, #16
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	4603      	mov	r3, r0
 80096e4:	71fb      	strb	r3, [r7, #7]
 80096e6:	4b0e      	ldr	r3, [pc, #56]	@ (8009720 <usbd_spin_lock+0x44>)
 80096e8:	60fb      	str	r3, [r7, #12]
 80096ea:	79fb      	ldrb	r3, [r7, #7]
 80096ec:	72fb      	strb	r3, [r7, #11]
  if (!in_isr && ctx->nested_count == 0) {
 80096ee:	7afb      	ldrb	r3, [r7, #11]
 80096f0:	f083 0301 	eor.w	r3, r3, #1
 80096f4:	b2db      	uxtb	r3, r3
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d007      	beq.n	800970a <usbd_spin_lock+0x2e>
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	685b      	ldr	r3, [r3, #4]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d103      	bne.n	800970a <usbd_spin_lock+0x2e>
    ctx->interrupt_set(false);
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	2000      	movs	r0, #0
 8009708:	4798      	blx	r3
  ctx->nested_count++;
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	685b      	ldr	r3, [r3, #4]
 800970e:	1c5a      	adds	r2, r3, #1
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	605a      	str	r2, [r3, #4]
}
 8009714:	bf00      	nop
  osal_spin_lock(&_usbd_spin, in_isr);
}
 8009716:	bf00      	nop
 8009718:	3710      	adds	r7, #16
 800971a:	46bd      	mov	sp, r7
 800971c:	bd80      	pop	{r7, pc}
 800971e:	bf00      	nop
 8009720:	20000018 	.word	0x20000018

08009724 <usbd_spin_unlock>:
void usbd_spin_unlock(bool in_isr) {
 8009724:	b580      	push	{r7, lr}
 8009726:	b084      	sub	sp, #16
 8009728:	af00      	add	r7, sp, #0
 800972a:	4603      	mov	r3, r0
 800972c:	71fb      	strb	r3, [r7, #7]
 800972e:	4b10      	ldr	r3, [pc, #64]	@ (8009770 <usbd_spin_unlock+0x4c>)
 8009730:	60fb      	str	r3, [r7, #12]
 8009732:	79fb      	ldrb	r3, [r7, #7]
 8009734:	72fb      	strb	r3, [r7, #11]
  if (ctx->nested_count == 0) {
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	685b      	ldr	r3, [r3, #4]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d013      	beq.n	8009766 <usbd_spin_unlock+0x42>
  ctx->nested_count--;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	685b      	ldr	r3, [r3, #4]
 8009742:	1e5a      	subs	r2, r3, #1
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	605a      	str	r2, [r3, #4]
  if (!in_isr && ctx->nested_count == 0) {
 8009748:	7afb      	ldrb	r3, [r7, #11]
 800974a:	f083 0301 	eor.w	r3, r3, #1
 800974e:	b2db      	uxtb	r3, r3
 8009750:	2b00      	cmp	r3, #0
 8009752:	d009      	beq.n	8009768 <usbd_spin_unlock+0x44>
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	685b      	ldr	r3, [r3, #4]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d105      	bne.n	8009768 <usbd_spin_unlock+0x44>
    ctx->interrupt_set(true);
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	2001      	movs	r0, #1
 8009762:	4798      	blx	r3
  osal_spin_unlock(&_usbd_spin, in_isr);
}
 8009764:	e000      	b.n	8009768 <usbd_spin_unlock+0x44>
    return; // spin is not locked to begin with
 8009766:	bf00      	nop
 8009768:	bf00      	nop
 800976a:	3710      	adds	r7, #16
 800976c:	46bd      	mov	sp, r7
 800976e:	bd80      	pop	{r7, pc}
 8009770:	20000018 	.word	0x20000018

08009774 <usbd_open_edpt_pair>:

// Parse consecutive endpoint descriptors (IN & OUT)
bool usbd_open_edpt_pair(uint8_t rhport, uint8_t const* p_desc, uint8_t ep_count, uint8_t xfer_type, uint8_t* ep_out, uint8_t* ep_in)
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b08a      	sub	sp, #40	@ 0x28
 8009778:	af00      	add	r7, sp, #0
 800977a:	6039      	str	r1, [r7, #0]
 800977c:	4611      	mov	r1, r2
 800977e:	461a      	mov	r2, r3
 8009780:	4603      	mov	r3, r0
 8009782:	71fb      	strb	r3, [r7, #7]
 8009784:	460b      	mov	r3, r1
 8009786:	71bb      	strb	r3, [r7, #6]
 8009788:	4613      	mov	r3, r2
 800978a:	717b      	strb	r3, [r7, #5]
  for(int i=0; i<ep_count; i++)
 800978c:	2300      	movs	r3, #0
 800978e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009790:	e04d      	b.n	800982e <usbd_open_edpt_pair+0xba>
  {
    tusb_desc_endpoint_t const * desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 8009792:	683b      	ldr	r3, [r7, #0]
 8009794:	623b      	str	r3, [r7, #32]

    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 8009796:	6a3b      	ldr	r3, [r7, #32]
 8009798:	785b      	ldrb	r3, [r3, #1]
 800979a:	2b05      	cmp	r3, #5
 800979c:	d108      	bne.n	80097b0 <usbd_open_edpt_pair+0x3c>
 800979e:	6a3b      	ldr	r3, [r7, #32]
 80097a0:	78db      	ldrb	r3, [r3, #3]
 80097a2:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80097a6:	b2db      	uxtb	r3, r3
 80097a8:	461a      	mov	r2, r3
 80097aa:	797b      	ldrb	r3, [r7, #5]
 80097ac:	4293      	cmp	r3, r2
 80097ae:	d00a      	beq.n	80097c6 <usbd_open_edpt_pair+0x52>
 80097b0:	4b23      	ldr	r3, [pc, #140]	@ (8009840 <usbd_open_edpt_pair+0xcc>)
 80097b2:	61bb      	str	r3, [r7, #24]
 80097b4:	69bb      	ldr	r3, [r7, #24]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	f003 0301 	and.w	r3, r3, #1
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d000      	beq.n	80097c2 <usbd_open_edpt_pair+0x4e>
 80097c0:	be00      	bkpt	0x0000
 80097c2:	2300      	movs	r3, #0
 80097c4:	e038      	b.n	8009838 <usbd_open_edpt_pair+0xc4>
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 80097c6:	79fb      	ldrb	r3, [r7, #7]
 80097c8:	6a39      	ldr	r1, [r7, #32]
 80097ca:	4618      	mov	r0, r3
 80097cc:	f000 f83a 	bl	8009844 <usbd_edpt_open>
 80097d0:	4603      	mov	r3, r0
 80097d2:	f083 0301 	eor.w	r3, r3, #1
 80097d6:	b2db      	uxtb	r3, r3
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d00a      	beq.n	80097f2 <usbd_open_edpt_pair+0x7e>
 80097dc:	4b18      	ldr	r3, [pc, #96]	@ (8009840 <usbd_open_edpt_pair+0xcc>)
 80097de:	61fb      	str	r3, [r7, #28]
 80097e0:	69fb      	ldr	r3, [r7, #28]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	f003 0301 	and.w	r3, r3, #1
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d000      	beq.n	80097ee <usbd_open_edpt_pair+0x7a>
 80097ec:	be00      	bkpt	0x0000
 80097ee:	2300      	movs	r3, #0
 80097f0:	e022      	b.n	8009838 <usbd_open_edpt_pair+0xc4>

    if ( tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN )
 80097f2:	6a3b      	ldr	r3, [r7, #32]
 80097f4:	789b      	ldrb	r3, [r3, #2]
 80097f6:	75fb      	strb	r3, [r7, #23]
 80097f8:	7dfb      	ldrb	r3, [r7, #23]
 80097fa:	09db      	lsrs	r3, r3, #7
 80097fc:	b2db      	uxtb	r3, r3
 80097fe:	2b01      	cmp	r3, #1
 8009800:	d104      	bne.n	800980c <usbd_open_edpt_pair+0x98>
    {
      (*ep_in) = desc_ep->bEndpointAddress;
 8009802:	6a3b      	ldr	r3, [r7, #32]
 8009804:	789a      	ldrb	r2, [r3, #2]
 8009806:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009808:	701a      	strb	r2, [r3, #0]
 800980a:	e003      	b.n	8009814 <usbd_open_edpt_pair+0xa0>
    }else
    {
      (*ep_out) = desc_ep->bEndpointAddress;
 800980c:	6a3b      	ldr	r3, [r7, #32]
 800980e:	789a      	ldrb	r2, [r3, #2]
 8009810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009812:	701a      	strb	r2, [r3, #0]
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009818:	693b      	ldr	r3, [r7, #16]
 800981a:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	781b      	ldrb	r3, [r3, #0]
 8009820:	461a      	mov	r2, r3
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	4413      	add	r3, r2
    }

    p_desc = tu_desc_next(p_desc);
 8009826:	603b      	str	r3, [r7, #0]
  for(int i=0; i<ep_count; i++)
 8009828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800982a:	3301      	adds	r3, #1
 800982c:	627b      	str	r3, [r7, #36]	@ 0x24
 800982e:	79bb      	ldrb	r3, [r7, #6]
 8009830:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009832:	429a      	cmp	r2, r3
 8009834:	dbad      	blt.n	8009792 <usbd_open_edpt_pair+0x1e>
  }

  return true;
 8009836:	2301      	movs	r3, #1
}
 8009838:	4618      	mov	r0, r3
 800983a:	3728      	adds	r7, #40	@ 0x28
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}
 8009840:	e000edf0 	.word	0xe000edf0

08009844 <usbd_edpt_open>:

//--------------------------------------------------------------------+
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_ep) {
 8009844:	b580      	push	{r7, lr}
 8009846:	b086      	sub	sp, #24
 8009848:	af00      	add	r7, sp, #0
 800984a:	4603      	mov	r3, r0
 800984c:	6039      	str	r1, [r7, #0]
 800984e:	71fb      	strb	r3, [r7, #7]
  rhport = _usbd_rhport;
 8009850:	4b1c      	ldr	r3, [pc, #112]	@ (80098c4 <usbd_edpt_open+0x80>)
 8009852:	781b      	ldrb	r3, [r3, #0]
 8009854:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 8009856:	683b      	ldr	r3, [r7, #0]
 8009858:	789b      	ldrb	r3, [r3, #2]
 800985a:	73fb      	strb	r3, [r7, #15]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800985c:	7bfb      	ldrb	r3, [r7, #15]
 800985e:	f003 030f 	and.w	r3, r3, #15
 8009862:	b2db      	uxtb	r3, r3
 8009864:	2b05      	cmp	r3, #5
 8009866:	d90a      	bls.n	800987e <usbd_edpt_open+0x3a>
 8009868:	4b17      	ldr	r3, [pc, #92]	@ (80098c8 <usbd_edpt_open+0x84>)
 800986a:	613b      	str	r3, [r7, #16]
 800986c:	693b      	ldr	r3, [r7, #16]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	f003 0301 	and.w	r3, r3, #1
 8009874:	2b00      	cmp	r3, #0
 8009876:	d000      	beq.n	800987a <usbd_edpt_open+0x36>
 8009878:	be00      	bkpt	0x0000
 800987a:	2300      	movs	r3, #0
 800987c:	e01d      	b.n	80098ba <usbd_edpt_open+0x76>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed, false));
 800987e:	4b13      	ldr	r3, [pc, #76]	@ (80098cc <usbd_edpt_open+0x88>)
 8009880:	789b      	ldrb	r3, [r3, #2]
 8009882:	2200      	movs	r2, #0
 8009884:	4619      	mov	r1, r3
 8009886:	6838      	ldr	r0, [r7, #0]
 8009888:	f002 fe3a 	bl	800c500 <tu_edpt_validate>
 800988c:	4603      	mov	r3, r0
 800988e:	f083 0301 	eor.w	r3, r3, #1
 8009892:	b2db      	uxtb	r3, r3
 8009894:	2b00      	cmp	r3, #0
 8009896:	d00a      	beq.n	80098ae <usbd_edpt_open+0x6a>
 8009898:	4b0b      	ldr	r3, [pc, #44]	@ (80098c8 <usbd_edpt_open+0x84>)
 800989a:	617b      	str	r3, [r7, #20]
 800989c:	697b      	ldr	r3, [r7, #20]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	f003 0301 	and.w	r3, r3, #1
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d000      	beq.n	80098aa <usbd_edpt_open+0x66>
 80098a8:	be00      	bkpt	0x0000
 80098aa:	2300      	movs	r3, #0
 80098ac:	e005      	b.n	80098ba <usbd_edpt_open+0x76>

  return dcd_edpt_open(rhport, desc_ep);
 80098ae:	79fb      	ldrb	r3, [r7, #7]
 80098b0:	6839      	ldr	r1, [r7, #0]
 80098b2:	4618      	mov	r0, r3
 80098b4:	f001 faa0 	bl	800adf8 <dcd_edpt_open>
 80098b8:	4603      	mov	r3, r0
}
 80098ba:	4618      	mov	r0, r3
 80098bc:	3718      	adds	r7, #24
 80098be:	46bd      	mov	sp, r7
 80098c0:	bd80      	pop	{r7, pc}
 80098c2:	bf00      	nop
 80098c4:	20000015 	.word	0x20000015
 80098c8:	e000edf0 	.word	0xe000edf0
 80098cc:	20010de8 	.word	0x20010de8

080098d0 <usbd_edpt_claim>:

bool usbd_edpt_claim(uint8_t rhport, uint8_t ep_addr) {
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b086      	sub	sp, #24
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	4603      	mov	r3, r0
 80098d8:	460a      	mov	r2, r1
 80098da:	71fb      	strb	r3, [r7, #7]
 80098dc:	4613      	mov	r3, r2
 80098de:	71bb      	strb	r3, [r7, #6]
 80098e0:	79bb      	ldrb	r3, [r7, #6]
 80098e2:	73bb      	strb	r3, [r7, #14]
 80098e4:	7bbb      	ldrb	r3, [r7, #14]
 80098e6:	f003 030f 	and.w	r3, r3, #15
 80098ea:	b2db      	uxtb	r3, r3
  (void) rhport;

  // TODO add this check later, also make sure we don't starve an out endpoint while suspending
  // TU_VERIFY(tud_ready());

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80098ec:	75fb      	strb	r3, [r7, #23]
 80098ee:	79bb      	ldrb	r3, [r7, #6]
 80098f0:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80098f2:	7bfb      	ldrb	r3, [r7, #15]
 80098f4:	09db      	lsrs	r3, r3, #7
 80098f6:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80098f8:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 80098fa:	7dfa      	ldrb	r2, [r7, #23]
 80098fc:	7dbb      	ldrb	r3, [r7, #22]
 80098fe:	0052      	lsls	r2, r2, #1
 8009900:	4413      	add	r3, r2
 8009902:	3320      	adds	r3, #32
 8009904:	4a05      	ldr	r2, [pc, #20]	@ (800991c <usbd_edpt_claim+0x4c>)
 8009906:	4413      	add	r3, r2
 8009908:	613b      	str	r3, [r7, #16]

  return tu_edpt_claim(ep_state, _usbd_mutex);
 800990a:	2100      	movs	r1, #0
 800990c:	6938      	ldr	r0, [r7, #16]
 800990e:	f002 fd91 	bl	800c434 <tu_edpt_claim>
 8009912:	4603      	mov	r3, r0
}
 8009914:	4618      	mov	r0, r3
 8009916:	3718      	adds	r7, #24
 8009918:	46bd      	mov	sp, r7
 800991a:	bd80      	pop	{r7, pc}
 800991c:	20010de8 	.word	0x20010de8

08009920 <usbd_edpt_release>:

bool usbd_edpt_release(uint8_t rhport, uint8_t ep_addr) {
 8009920:	b580      	push	{r7, lr}
 8009922:	b086      	sub	sp, #24
 8009924:	af00      	add	r7, sp, #0
 8009926:	4603      	mov	r3, r0
 8009928:	460a      	mov	r2, r1
 800992a:	71fb      	strb	r3, [r7, #7]
 800992c:	4613      	mov	r3, r2
 800992e:	71bb      	strb	r3, [r7, #6]
 8009930:	79bb      	ldrb	r3, [r7, #6]
 8009932:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8009934:	7bbb      	ldrb	r3, [r7, #14]
 8009936:	f003 030f 	and.w	r3, r3, #15
 800993a:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800993c:	75fb      	strb	r3, [r7, #23]
 800993e:	79bb      	ldrb	r3, [r7, #6]
 8009940:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009942:	7bfb      	ldrb	r3, [r7, #15]
 8009944:	09db      	lsrs	r3, r3, #7
 8009946:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8009948:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800994a:	7dfa      	ldrb	r2, [r7, #23]
 800994c:	7dbb      	ldrb	r3, [r7, #22]
 800994e:	0052      	lsls	r2, r2, #1
 8009950:	4413      	add	r3, r2
 8009952:	3320      	adds	r3, #32
 8009954:	4a05      	ldr	r2, [pc, #20]	@ (800996c <usbd_edpt_release+0x4c>)
 8009956:	4413      	add	r3, r2
 8009958:	613b      	str	r3, [r7, #16]

  return tu_edpt_release(ep_state, _usbd_mutex);
 800995a:	2100      	movs	r1, #0
 800995c:	6938      	ldr	r0, [r7, #16]
 800995e:	f002 fda5 	bl	800c4ac <tu_edpt_release>
 8009962:	4603      	mov	r3, r0
}
 8009964:	4618      	mov	r0, r3
 8009966:	3718      	adds	r7, #24
 8009968:	46bd      	mov	sp, r7
 800996a:	bd80      	pop	{r7, pc}
 800996c:	20010de8 	.word	0x20010de8

08009970 <usbd_edpt_xfer>:

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 8009970:	b580      	push	{r7, lr}
 8009972:	b088      	sub	sp, #32
 8009974:	af02      	add	r7, sp, #8
 8009976:	603a      	str	r2, [r7, #0]
 8009978:	461a      	mov	r2, r3
 800997a:	4603      	mov	r3, r0
 800997c:	71fb      	strb	r3, [r7, #7]
 800997e:	460b      	mov	r3, r1
 8009980:	71bb      	strb	r3, [r7, #6]
 8009982:	4613      	mov	r3, r2
 8009984:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 8009986:	4b34      	ldr	r3, [pc, #208]	@ (8009a58 <usbd_edpt_xfer+0xe8>)
 8009988:	781b      	ldrb	r3, [r3, #0]
 800998a:	71fb      	strb	r3, [r7, #7]
 800998c:	79bb      	ldrb	r3, [r7, #6]
 800998e:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8009990:	7abb      	ldrb	r3, [r7, #10]
 8009992:	f003 030f 	and.w	r3, r3, #15
 8009996:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8009998:	75fb      	strb	r3, [r7, #23]
 800999a:	79bb      	ldrb	r3, [r7, #6]
 800999c:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800999e:	7afb      	ldrb	r3, [r7, #11]
 80099a0:	09db      	lsrs	r3, r3, #7
 80099a2:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80099a4:	75bb      	strb	r3, [r7, #22]
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, buffer, total_bytes, 2);
  }
#endif

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 80099a6:	7dfa      	ldrb	r2, [r7, #23]
 80099a8:	7dbb      	ldrb	r3, [r7, #22]
 80099aa:	492c      	ldr	r1, [pc, #176]	@ (8009a5c <usbd_edpt_xfer+0xec>)
 80099ac:	0052      	lsls	r2, r2, #1
 80099ae:	440a      	add	r2, r1
 80099b0:	4413      	add	r3, r2
 80099b2:	3320      	adds	r3, #32
 80099b4:	781b      	ldrb	r3, [r3, #0]
 80099b6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80099ba:	b2db      	uxtb	r3, r3
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d00a      	beq.n	80099d6 <usbd_edpt_xfer+0x66>
 80099c0:	4b27      	ldr	r3, [pc, #156]	@ (8009a60 <usbd_edpt_xfer+0xf0>)
 80099c2:	60fb      	str	r3, [r7, #12]
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	f003 0301 	and.w	r3, r3, #1
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d000      	beq.n	80099d2 <usbd_edpt_xfer+0x62>
 80099d0:	be00      	bkpt	0x0000
 80099d2:	2300      	movs	r3, #0
 80099d4:	e03c      	b.n	8009a50 <usbd_edpt_xfer+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 80099d6:	7dfa      	ldrb	r2, [r7, #23]
 80099d8:	7dbb      	ldrb	r3, [r7, #22]
 80099da:	4920      	ldr	r1, [pc, #128]	@ (8009a5c <usbd_edpt_xfer+0xec>)
 80099dc:	0052      	lsls	r2, r2, #1
 80099de:	440a      	add	r2, r1
 80099e0:	4413      	add	r3, r2
 80099e2:	f103 0220 	add.w	r2, r3, #32
 80099e6:	7813      	ldrb	r3, [r2, #0]
 80099e8:	f043 0301 	orr.w	r3, r3, #1
 80099ec:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes, is_isr)) {
 80099ee:	88ba      	ldrh	r2, [r7, #4]
 80099f0:	79b9      	ldrb	r1, [r7, #6]
 80099f2:	79f8      	ldrb	r0, [r7, #7]
 80099f4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80099f8:	9300      	str	r3, [sp, #0]
 80099fa:	4613      	mov	r3, r2
 80099fc:	683a      	ldr	r2, [r7, #0]
 80099fe:	f001 fac5 	bl	800af8c <dcd_edpt_xfer>
 8009a02:	4603      	mov	r3, r0
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d001      	beq.n	8009a0c <usbd_edpt_xfer+0x9c>
    return true;
 8009a08:	2301      	movs	r3, #1
 8009a0a:	e021      	b.n	8009a50 <usbd_edpt_xfer+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8009a0c:	7dfa      	ldrb	r2, [r7, #23]
 8009a0e:	7dbb      	ldrb	r3, [r7, #22]
 8009a10:	4912      	ldr	r1, [pc, #72]	@ (8009a5c <usbd_edpt_xfer+0xec>)
 8009a12:	0052      	lsls	r2, r2, #1
 8009a14:	440a      	add	r2, r1
 8009a16:	4413      	add	r3, r2
 8009a18:	f103 0220 	add.w	r2, r3, #32
 8009a1c:	7813      	ldrb	r3, [r2, #0]
 8009a1e:	f023 0301 	bic.w	r3, r3, #1
 8009a22:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 8009a24:	7dfa      	ldrb	r2, [r7, #23]
 8009a26:	7dbb      	ldrb	r3, [r7, #22]
 8009a28:	490c      	ldr	r1, [pc, #48]	@ (8009a5c <usbd_edpt_xfer+0xec>)
 8009a2a:	0052      	lsls	r2, r2, #1
 8009a2c:	440a      	add	r2, r1
 8009a2e:	4413      	add	r3, r2
 8009a30:	f103 0220 	add.w	r2, r3, #32
 8009a34:	7813      	ldrb	r3, [r2, #0]
 8009a36:	f023 0304 	bic.w	r3, r3, #4
 8009a3a:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("FAILED\r\n");
    TU_BREAKPOINT();
 8009a3c:	4b08      	ldr	r3, [pc, #32]	@ (8009a60 <usbd_edpt_xfer+0xf0>)
 8009a3e:	613b      	str	r3, [r7, #16]
 8009a40:	693b      	ldr	r3, [r7, #16]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f003 0301 	and.w	r3, r3, #1
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d000      	beq.n	8009a4e <usbd_edpt_xfer+0xde>
 8009a4c:	be00      	bkpt	0x0000
    return false;
 8009a4e:	2300      	movs	r3, #0
  }
}
 8009a50:	4618      	mov	r0, r3
 8009a52:	3718      	adds	r7, #24
 8009a54:	46bd      	mov	sp, r7
 8009a56:	bd80      	pop	{r7, pc}
 8009a58:	20000015 	.word	0x20000015
 8009a5c:	20010de8 	.word	0x20010de8
 8009a60:	e000edf0 	.word	0xe000edf0

08009a64 <usbd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool usbd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b088      	sub	sp, #32
 8009a68:	af02      	add	r7, sp, #8
 8009a6a:	603a      	str	r2, [r7, #0]
 8009a6c:	461a      	mov	r2, r3
 8009a6e:	4603      	mov	r3, r0
 8009a70:	71fb      	strb	r3, [r7, #7]
 8009a72:	460b      	mov	r3, r1
 8009a74:	71bb      	strb	r3, [r7, #6]
 8009a76:	4613      	mov	r3, r2
 8009a78:	80bb      	strh	r3, [r7, #4]
  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
  rhport = _usbd_rhport;
 8009a7a:	4b34      	ldr	r3, [pc, #208]	@ (8009b4c <usbd_edpt_xfer_fifo+0xe8>)
 8009a7c:	781b      	ldrb	r3, [r3, #0]
 8009a7e:	71fb      	strb	r3, [r7, #7]
 8009a80:	79bb      	ldrb	r3, [r7, #6]
 8009a82:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8009a84:	7abb      	ldrb	r3, [r7, #10]
 8009a86:	f003 030f 	and.w	r3, r3, #15
 8009a8a:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8009a8c:	75fb      	strb	r3, [r7, #23]
 8009a8e:	79bb      	ldrb	r3, [r7, #6]
 8009a90:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009a92:	7afb      	ldrb	r3, [r7, #11]
 8009a94:	09db      	lsrs	r3, r3, #7
 8009a96:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8009a98:	75bb      	strb	r3, [r7, #22]

  TU_LOG_USBD("  Queue ISO EP %02X with %u bytes ... ", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like a race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 8009a9a:	7dfa      	ldrb	r2, [r7, #23]
 8009a9c:	7dbb      	ldrb	r3, [r7, #22]
 8009a9e:	492c      	ldr	r1, [pc, #176]	@ (8009b50 <usbd_edpt_xfer_fifo+0xec>)
 8009aa0:	0052      	lsls	r2, r2, #1
 8009aa2:	440a      	add	r2, r1
 8009aa4:	4413      	add	r3, r2
 8009aa6:	3320      	adds	r3, #32
 8009aa8:	781b      	ldrb	r3, [r3, #0]
 8009aaa:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009aae:	b2db      	uxtb	r3, r3
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d00a      	beq.n	8009aca <usbd_edpt_xfer_fifo+0x66>
 8009ab4:	4b27      	ldr	r3, [pc, #156]	@ (8009b54 <usbd_edpt_xfer_fifo+0xf0>)
 8009ab6:	60fb      	str	r3, [r7, #12]
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	f003 0301 	and.w	r3, r3, #1
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d000      	beq.n	8009ac6 <usbd_edpt_xfer_fifo+0x62>
 8009ac4:	be00      	bkpt	0x0000
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	e03c      	b.n	8009b44 <usbd_edpt_xfer_fifo+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer() could return
  // and usbd task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8009aca:	7dfa      	ldrb	r2, [r7, #23]
 8009acc:	7dbb      	ldrb	r3, [r7, #22]
 8009ace:	4920      	ldr	r1, [pc, #128]	@ (8009b50 <usbd_edpt_xfer_fifo+0xec>)
 8009ad0:	0052      	lsls	r2, r2, #1
 8009ad2:	440a      	add	r2, r1
 8009ad4:	4413      	add	r3, r2
 8009ad6:	f103 0220 	add.w	r2, r3, #32
 8009ada:	7813      	ldrb	r3, [r2, #0]
 8009adc:	f043 0301 	orr.w	r3, r3, #1
 8009ae0:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes, is_isr)) {
 8009ae2:	88ba      	ldrh	r2, [r7, #4]
 8009ae4:	79b9      	ldrb	r1, [r7, #6]
 8009ae6:	79f8      	ldrb	r0, [r7, #7]
 8009ae8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009aec:	9300      	str	r3, [sp, #0]
 8009aee:	4613      	mov	r3, r2
 8009af0:	683a      	ldr	r2, [r7, #0]
 8009af2:	f001 faa3 	bl	800b03c <dcd_edpt_xfer_fifo>
 8009af6:	4603      	mov	r3, r0
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d001      	beq.n	8009b00 <usbd_edpt_xfer_fifo+0x9c>
    TU_LOG_USBD("OK\r\n");
    return true;
 8009afc:	2301      	movs	r3, #1
 8009afe:	e021      	b.n	8009b44 <usbd_edpt_xfer_fifo+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8009b00:	7dfa      	ldrb	r2, [r7, #23]
 8009b02:	7dbb      	ldrb	r3, [r7, #22]
 8009b04:	4912      	ldr	r1, [pc, #72]	@ (8009b50 <usbd_edpt_xfer_fifo+0xec>)
 8009b06:	0052      	lsls	r2, r2, #1
 8009b08:	440a      	add	r2, r1
 8009b0a:	4413      	add	r3, r2
 8009b0c:	f103 0220 	add.w	r2, r3, #32
 8009b10:	7813      	ldrb	r3, [r2, #0]
 8009b12:	f023 0301 	bic.w	r3, r3, #1
 8009b16:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 8009b18:	7dfa      	ldrb	r2, [r7, #23]
 8009b1a:	7dbb      	ldrb	r3, [r7, #22]
 8009b1c:	490c      	ldr	r1, [pc, #48]	@ (8009b50 <usbd_edpt_xfer_fifo+0xec>)
 8009b1e:	0052      	lsls	r2, r2, #1
 8009b20:	440a      	add	r2, r1
 8009b22:	4413      	add	r3, r2
 8009b24:	f103 0220 	add.w	r2, r3, #32
 8009b28:	7813      	ldrb	r3, [r2, #0]
 8009b2a:	f023 0304 	bic.w	r3, r3, #4
 8009b2e:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("failed\r\n");
    TU_BREAKPOINT();
 8009b30:	4b08      	ldr	r3, [pc, #32]	@ (8009b54 <usbd_edpt_xfer_fifo+0xf0>)
 8009b32:	613b      	str	r3, [r7, #16]
 8009b34:	693b      	ldr	r3, [r7, #16]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	f003 0301 	and.w	r3, r3, #1
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d000      	beq.n	8009b42 <usbd_edpt_xfer_fifo+0xde>
 8009b40:	be00      	bkpt	0x0000
    return false;
 8009b42:	2300      	movs	r3, #0
  (void)ff;
  (void)total_bytes;
  (void)is_isr;
  return false;
  #endif
}
 8009b44:	4618      	mov	r0, r3
 8009b46:	3718      	adds	r7, #24
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	bd80      	pop	{r7, pc}
 8009b4c:	20000015 	.word	0x20000015
 8009b50:	20010de8 	.word	0x20010de8
 8009b54:	e000edf0 	.word	0xe000edf0

08009b58 <usbd_edpt_busy>:

bool usbd_edpt_busy(uint8_t rhport, uint8_t ep_addr) {
 8009b58:	b480      	push	{r7}
 8009b5a:	b085      	sub	sp, #20
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	4603      	mov	r3, r0
 8009b60:	460a      	mov	r2, r1
 8009b62:	71fb      	strb	r3, [r7, #7]
 8009b64:	4613      	mov	r3, r2
 8009b66:	71bb      	strb	r3, [r7, #6]
 8009b68:	79bb      	ldrb	r3, [r7, #6]
 8009b6a:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8009b6c:	7b3b      	ldrb	r3, [r7, #12]
 8009b6e:	f003 030f 	and.w	r3, r3, #15
 8009b72:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8009b74:	73fb      	strb	r3, [r7, #15]
 8009b76:	79bb      	ldrb	r3, [r7, #6]
 8009b78:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009b7a:	7b7b      	ldrb	r3, [r7, #13]
 8009b7c:	09db      	lsrs	r3, r3, #7
 8009b7e:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8009b80:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].busy;
 8009b82:	7bfa      	ldrb	r2, [r7, #15]
 8009b84:	7bbb      	ldrb	r3, [r7, #14]
 8009b86:	490a      	ldr	r1, [pc, #40]	@ (8009bb0 <usbd_edpt_busy+0x58>)
 8009b88:	0052      	lsls	r2, r2, #1
 8009b8a:	440a      	add	r2, r1
 8009b8c:	4413      	add	r3, r2
 8009b8e:	3320      	adds	r3, #32
 8009b90:	781b      	ldrb	r3, [r3, #0]
 8009b92:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009b96:	b2db      	uxtb	r3, r3
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	bf14      	ite	ne
 8009b9c:	2301      	movne	r3, #1
 8009b9e:	2300      	moveq	r3, #0
 8009ba0:	b2db      	uxtb	r3, r3
}
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	3714      	adds	r7, #20
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bac:	4770      	bx	lr
 8009bae:	bf00      	nop
 8009bb0:	20010de8 	.word	0x20010de8

08009bb4 <usbd_edpt_stall>:

void usbd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	b084      	sub	sp, #16
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	4603      	mov	r3, r0
 8009bbc:	460a      	mov	r2, r1
 8009bbe:	71fb      	strb	r3, [r7, #7]
 8009bc0:	4613      	mov	r3, r2
 8009bc2:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 8009bc4:	4b18      	ldr	r3, [pc, #96]	@ (8009c28 <usbd_edpt_stall+0x74>)
 8009bc6:	781b      	ldrb	r3, [r3, #0]
 8009bc8:	71fb      	strb	r3, [r7, #7]
 8009bca:	79bb      	ldrb	r3, [r7, #6]
 8009bcc:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8009bce:	7b3b      	ldrb	r3, [r7, #12]
 8009bd0:	f003 030f 	and.w	r3, r3, #15
 8009bd4:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8009bd6:	73fb      	strb	r3, [r7, #15]
 8009bd8:	79bb      	ldrb	r3, [r7, #6]
 8009bda:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009bdc:	7b7b      	ldrb	r3, [r7, #13]
 8009bde:	09db      	lsrs	r3, r3, #7
 8009be0:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8009be2:	73bb      	strb	r3, [r7, #14]

  // only stalled if currently cleared
  TU_LOG_USBD("    Stall EP %02X\r\n", ep_addr);
  dcd_edpt_stall(rhport, ep_addr);
 8009be4:	79ba      	ldrb	r2, [r7, #6]
 8009be6:	79fb      	ldrb	r3, [r7, #7]
 8009be8:	4611      	mov	r1, r2
 8009bea:	4618      	mov	r0, r3
 8009bec:	f001 fa88 	bl	800b100 <dcd_edpt_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 1;
 8009bf0:	7bfa      	ldrb	r2, [r7, #15]
 8009bf2:	7bbb      	ldrb	r3, [r7, #14]
 8009bf4:	490d      	ldr	r1, [pc, #52]	@ (8009c2c <usbd_edpt_stall+0x78>)
 8009bf6:	0052      	lsls	r2, r2, #1
 8009bf8:	440a      	add	r2, r1
 8009bfa:	4413      	add	r3, r2
 8009bfc:	f103 0220 	add.w	r2, r3, #32
 8009c00:	7813      	ldrb	r3, [r2, #0]
 8009c02:	f043 0302 	orr.w	r3, r3, #2
 8009c06:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8009c08:	7bfa      	ldrb	r2, [r7, #15]
 8009c0a:	7bbb      	ldrb	r3, [r7, #14]
 8009c0c:	4907      	ldr	r1, [pc, #28]	@ (8009c2c <usbd_edpt_stall+0x78>)
 8009c0e:	0052      	lsls	r2, r2, #1
 8009c10:	440a      	add	r2, r1
 8009c12:	4413      	add	r3, r2
 8009c14:	f103 0220 	add.w	r2, r3, #32
 8009c18:	7813      	ldrb	r3, [r2, #0]
 8009c1a:	f043 0301 	orr.w	r3, r3, #1
 8009c1e:	7013      	strb	r3, [r2, #0]
}
 8009c20:	bf00      	nop
 8009c22:	3710      	adds	r7, #16
 8009c24:	46bd      	mov	sp, r7
 8009c26:	bd80      	pop	{r7, pc}
 8009c28:	20000015 	.word	0x20000015
 8009c2c:	20010de8 	.word	0x20010de8

08009c30 <usbd_edpt_clear_stall>:

void usbd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b084      	sub	sp, #16
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	4603      	mov	r3, r0
 8009c38:	460a      	mov	r2, r1
 8009c3a:	71fb      	strb	r3, [r7, #7]
 8009c3c:	4613      	mov	r3, r2
 8009c3e:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 8009c40:	4b18      	ldr	r3, [pc, #96]	@ (8009ca4 <usbd_edpt_clear_stall+0x74>)
 8009c42:	781b      	ldrb	r3, [r3, #0]
 8009c44:	71fb      	strb	r3, [r7, #7]
 8009c46:	79bb      	ldrb	r3, [r7, #6]
 8009c48:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8009c4a:	7b3b      	ldrb	r3, [r7, #12]
 8009c4c:	f003 030f 	and.w	r3, r3, #15
 8009c50:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8009c52:	73fb      	strb	r3, [r7, #15]
 8009c54:	79bb      	ldrb	r3, [r7, #6]
 8009c56:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009c58:	7b7b      	ldrb	r3, [r7, #13]
 8009c5a:	09db      	lsrs	r3, r3, #7
 8009c5c:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8009c5e:	73bb      	strb	r3, [r7, #14]

  // only clear if currently stalled
  TU_LOG_USBD("    Clear Stall EP %02X\r\n", ep_addr);
  dcd_edpt_clear_stall(rhport, ep_addr);
 8009c60:	79ba      	ldrb	r2, [r7, #6]
 8009c62:	79fb      	ldrb	r3, [r7, #7]
 8009c64:	4611      	mov	r1, r2
 8009c66:	4618      	mov	r0, r3
 8009c68:	f001 fa80 	bl	800b16c <dcd_edpt_clear_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 8009c6c:	7bfa      	ldrb	r2, [r7, #15]
 8009c6e:	7bbb      	ldrb	r3, [r7, #14]
 8009c70:	490d      	ldr	r1, [pc, #52]	@ (8009ca8 <usbd_edpt_clear_stall+0x78>)
 8009c72:	0052      	lsls	r2, r2, #1
 8009c74:	440a      	add	r2, r1
 8009c76:	4413      	add	r3, r2
 8009c78:	f103 0220 	add.w	r2, r3, #32
 8009c7c:	7813      	ldrb	r3, [r2, #0]
 8009c7e:	f023 0302 	bic.w	r3, r3, #2
 8009c82:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 8009c84:	7bfa      	ldrb	r2, [r7, #15]
 8009c86:	7bbb      	ldrb	r3, [r7, #14]
 8009c88:	4907      	ldr	r1, [pc, #28]	@ (8009ca8 <usbd_edpt_clear_stall+0x78>)
 8009c8a:	0052      	lsls	r2, r2, #1
 8009c8c:	440a      	add	r2, r1
 8009c8e:	4413      	add	r3, r2
 8009c90:	f103 0220 	add.w	r2, r3, #32
 8009c94:	7813      	ldrb	r3, [r2, #0]
 8009c96:	f023 0301 	bic.w	r3, r3, #1
 8009c9a:	7013      	strb	r3, [r2, #0]
}
 8009c9c:	bf00      	nop
 8009c9e:	3710      	adds	r7, #16
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	bd80      	pop	{r7, pc}
 8009ca4:	20000015 	.word	0x20000015
 8009ca8:	20010de8 	.word	0x20010de8

08009cac <usbd_edpt_stalled>:

bool usbd_edpt_stalled(uint8_t rhport, uint8_t ep_addr) {
 8009cac:	b480      	push	{r7}
 8009cae:	b085      	sub	sp, #20
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	460a      	mov	r2, r1
 8009cb6:	71fb      	strb	r3, [r7, #7]
 8009cb8:	4613      	mov	r3, r2
 8009cba:	71bb      	strb	r3, [r7, #6]
 8009cbc:	79bb      	ldrb	r3, [r7, #6]
 8009cbe:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8009cc0:	7b3b      	ldrb	r3, [r7, #12]
 8009cc2:	f003 030f 	and.w	r3, r3, #15
 8009cc6:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8009cc8:	73fb      	strb	r3, [r7, #15]
 8009cca:	79bb      	ldrb	r3, [r7, #6]
 8009ccc:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009cce:	7b7b      	ldrb	r3, [r7, #13]
 8009cd0:	09db      	lsrs	r3, r3, #7
 8009cd2:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8009cd4:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].stalled;
 8009cd6:	7bfa      	ldrb	r2, [r7, #15]
 8009cd8:	7bbb      	ldrb	r3, [r7, #14]
 8009cda:	490a      	ldr	r1, [pc, #40]	@ (8009d04 <usbd_edpt_stalled+0x58>)
 8009cdc:	0052      	lsls	r2, r2, #1
 8009cde:	440a      	add	r2, r1
 8009ce0:	4413      	add	r3, r2
 8009ce2:	3320      	adds	r3, #32
 8009ce4:	781b      	ldrb	r3, [r3, #0]
 8009ce6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8009cea:	b2db      	uxtb	r3, r3
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	bf14      	ite	ne
 8009cf0:	2301      	movne	r3, #1
 8009cf2:	2300      	moveq	r3, #0
 8009cf4:	b2db      	uxtb	r3, r3
}
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	3714      	adds	r7, #20
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d00:	4770      	bx	lr
 8009d02:	bf00      	nop
 8009d04:	20010de8 	.word	0x20010de8

08009d08 <dcd_edpt0_status_complete>:
#include "device/usbd_pvt.h"

//--------------------------------------------------------------------+
// Callback weak stubs (called if application does not provide)
//--------------------------------------------------------------------+
TU_ATTR_WEAK void dcd_edpt0_status_complete(uint8_t rhport, const tusb_control_request_t* request) {
 8009d08:	b480      	push	{r7}
 8009d0a:	b083      	sub	sp, #12
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	4603      	mov	r3, r0
 8009d10:	6039      	str	r1, [r7, #0]
 8009d12:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) request;
}
 8009d14:	bf00      	nop
 8009d16:	370c      	adds	r7, #12
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1e:	4770      	bx	lr

08009d20 <status_stage_xact>:
//--------------------------------------------------------------------+
// Application API
//--------------------------------------------------------------------+

// Queue ZLP status transaction
static inline bool status_stage_xact(uint8_t rhport, const tusb_control_request_t* request) {
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b086      	sub	sp, #24
 8009d24:	af02      	add	r7, sp, #8
 8009d26:	4603      	mov	r3, r0
 8009d28:	6039      	str	r1, [r7, #0]
 8009d2a:	71fb      	strb	r3, [r7, #7]
  // Opposite to endpoint in Data Phase
  const uint8_t ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	781b      	ldrb	r3, [r3, #0]
 8009d30:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009d34:	b2db      	uxtb	r3, r3
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d001      	beq.n	8009d3e <status_stage_xact+0x1e>
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	e000      	b.n	8009d40 <status_stage_xact+0x20>
 8009d3e:	2380      	movs	r3, #128	@ 0x80
 8009d40:	73fb      	strb	r3, [r7, #15]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0, false);
 8009d42:	7bf9      	ldrb	r1, [r7, #15]
 8009d44:	79f8      	ldrb	r0, [r7, #7]
 8009d46:	2300      	movs	r3, #0
 8009d48:	9300      	str	r3, [sp, #0]
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	f7ff fe0f 	bl	8009970 <usbd_edpt_xfer>
 8009d52:	4603      	mov	r3, r0
}
 8009d54:	4618      	mov	r0, r3
 8009d56:	3710      	adds	r7, #16
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	bd80      	pop	{r7, pc}

08009d5c <tud_control_status>:

// Status phase
bool tud_control_status(uint8_t rhport, const tusb_control_request_t* request) {
 8009d5c:	b580      	push	{r7, lr}
 8009d5e:	b082      	sub	sp, #8
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	4603      	mov	r3, r0
 8009d64:	6039      	str	r1, [r7, #0]
 8009d66:	71fb      	strb	r3, [r7, #7]
  _ctrl_xfer.request = (*request);
 8009d68:	4b0b      	ldr	r3, [pc, #44]	@ (8009d98 <tud_control_status+0x3c>)
 8009d6a:	683a      	ldr	r2, [r7, #0]
 8009d6c:	6810      	ldr	r0, [r2, #0]
 8009d6e:	6851      	ldr	r1, [r2, #4]
 8009d70:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 8009d72:	4b09      	ldr	r3, [pc, #36]	@ (8009d98 <tud_control_status+0x3c>)
 8009d74:	2200      	movs	r2, #0
 8009d76:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 8009d78:	4b07      	ldr	r3, [pc, #28]	@ (8009d98 <tud_control_status+0x3c>)
 8009d7a:	2200      	movs	r2, #0
 8009d7c:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 8009d7e:	4b06      	ldr	r3, [pc, #24]	@ (8009d98 <tud_control_status+0x3c>)
 8009d80:	2200      	movs	r2, #0
 8009d82:	819a      	strh	r2, [r3, #12]

  return status_stage_xact(rhport, request);
 8009d84:	79fb      	ldrb	r3, [r7, #7]
 8009d86:	6839      	ldr	r1, [r7, #0]
 8009d88:	4618      	mov	r0, r3
 8009d8a:	f7ff ffc9 	bl	8009d20 <status_stage_xact>
 8009d8e:	4603      	mov	r3, r0
}
 8009d90:	4618      	mov	r0, r3
 8009d92:	3708      	adds	r7, #8
 8009d94:	46bd      	mov	sp, r7
 8009d96:	bd80      	pop	{r7, pc}
 8009d98:	20010ee4 	.word	0x20010ee4

08009d9c <data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool data_stage_xact(uint8_t rhport) {
 8009d9c:	b590      	push	{r4, r7, lr}
 8009d9e:	b08b      	sub	sp, #44	@ 0x2c
 8009da0:	af02      	add	r7, sp, #8
 8009da2:	4603      	mov	r3, r0
 8009da4:	71fb      	strb	r3, [r7, #7]
  const uint16_t xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_BUFSIZE);
 8009da6:	4b2d      	ldr	r3, [pc, #180]	@ (8009e5c <data_stage_xact+0xc0>)
 8009da8:	899a      	ldrh	r2, [r3, #12]
 8009daa:	4b2c      	ldr	r3, [pc, #176]	@ (8009e5c <data_stage_xact+0xc0>)
 8009dac:	89db      	ldrh	r3, [r3, #14]
 8009dae:	1ad3      	subs	r3, r2, r3
 8009db0:	b29b      	uxth	r3, r3
 8009db2:	837b      	strh	r3, [r7, #26]
 8009db4:	2340      	movs	r3, #64	@ 0x40
 8009db6:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8009db8:	8b7a      	ldrh	r2, [r7, #26]
 8009dba:	8b3b      	ldrh	r3, [r7, #24]
 8009dbc:	4293      	cmp	r3, r2
 8009dbe:	bf28      	it	cs
 8009dc0:	4613      	movcs	r3, r2
 8009dc2:	b29b      	uxth	r3, r3
 8009dc4:	83bb      	strh	r3, [r7, #28]
  uint8_t ep_addr = EDPT_CTRL_OUT;
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	77fb      	strb	r3, [r7, #31]

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN) {
 8009dca:	4b24      	ldr	r3, [pc, #144]	@ (8009e5c <data_stage_xact+0xc0>)
 8009dcc:	781b      	ldrb	r3, [r3, #0]
 8009dce:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009dd2:	b2db      	uxtb	r3, r3
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d02f      	beq.n	8009e38 <data_stage_xact+0x9c>
    ep_addr = EDPT_CTRL_IN;
 8009dd8:	2380      	movs	r3, #128	@ 0x80
 8009dda:	77fb      	strb	r3, [r7, #31]
    if (0u != xact_len) {
 8009ddc:	8bbb      	ldrh	r3, [r7, #28]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d02a      	beq.n	8009e38 <data_stage_xact+0x9c>
      TU_VERIFY(0 == tu_memcpy_s(_ctrl_epbuf.buf, CFG_TUD_ENDPOINT0_BUFSIZE, _ctrl_xfer.buffer, xact_len));
 8009de2:	4b1e      	ldr	r3, [pc, #120]	@ (8009e5c <data_stage_xact+0xc0>)
 8009de4:	689a      	ldr	r2, [r3, #8]
 8009de6:	8bbb      	ldrh	r3, [r7, #28]
 8009de8:	491d      	ldr	r1, [pc, #116]	@ (8009e60 <data_stage_xact+0xc4>)
 8009dea:	6179      	str	r1, [r7, #20]
 8009dec:	2140      	movs	r1, #64	@ 0x40
 8009dee:	6139      	str	r1, [r7, #16]
 8009df0:	60fa      	str	r2, [r7, #12]
 8009df2:	60bb      	str	r3, [r7, #8]
  if (dest == NULL) {
 8009df4:	697b      	ldr	r3, [r7, #20]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d102      	bne.n	8009e00 <data_stage_xact+0x64>
    return -1;
 8009dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8009dfe:	e017      	b.n	8009e30 <data_stage_xact+0x94>
  if (count == 0u) {
 8009e00:	68bb      	ldr	r3, [r7, #8]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d101      	bne.n	8009e0a <data_stage_xact+0x6e>
    return 0;
 8009e06:	2300      	movs	r3, #0
 8009e08:	e012      	b.n	8009e30 <data_stage_xact+0x94>
  if (src == NULL) {
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d102      	bne.n	8009e16 <data_stage_xact+0x7a>
    return -1;
 8009e10:	f04f 33ff 	mov.w	r3, #4294967295
 8009e14:	e00c      	b.n	8009e30 <data_stage_xact+0x94>
  if (count > destsz) {
 8009e16:	693a      	ldr	r2, [r7, #16]
 8009e18:	68bb      	ldr	r3, [r7, #8]
 8009e1a:	429a      	cmp	r2, r3
 8009e1c:	d202      	bcs.n	8009e24 <data_stage_xact+0x88>
    return -1;
 8009e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8009e22:	e005      	b.n	8009e30 <data_stage_xact+0x94>
  (void) memcpy(dest, src, count);
 8009e24:	68ba      	ldr	r2, [r7, #8]
 8009e26:	68f9      	ldr	r1, [r7, #12]
 8009e28:	6978      	ldr	r0, [r7, #20]
 8009e2a:	f003 f909 	bl	800d040 <memcpy>
  return 0;
 8009e2e:	2300      	movs	r3, #0
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d001      	beq.n	8009e38 <data_stage_xact+0x9c>
 8009e34:	2300      	movs	r3, #0
 8009e36:	e00d      	b.n	8009e54 <data_stage_xact+0xb8>
    }
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _ctrl_epbuf.buf : NULL, xact_len, false);
 8009e38:	8bbb      	ldrh	r3, [r7, #28]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d001      	beq.n	8009e42 <data_stage_xact+0xa6>
 8009e3e:	4a08      	ldr	r2, [pc, #32]	@ (8009e60 <data_stage_xact+0xc4>)
 8009e40:	e000      	b.n	8009e44 <data_stage_xact+0xa8>
 8009e42:	2200      	movs	r2, #0
 8009e44:	8bbb      	ldrh	r3, [r7, #28]
 8009e46:	7ff9      	ldrb	r1, [r7, #31]
 8009e48:	79f8      	ldrb	r0, [r7, #7]
 8009e4a:	2400      	movs	r4, #0
 8009e4c:	9400      	str	r4, [sp, #0]
 8009e4e:	f7ff fd8f 	bl	8009970 <usbd_edpt_xfer>
 8009e52:	4603      	mov	r3, r0
}
 8009e54:	4618      	mov	r0, r3
 8009e56:	3724      	adds	r7, #36	@ 0x24
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	bd90      	pop	{r4, r7, pc}
 8009e5c:	20010ee4 	.word	0x20010ee4
 8009e60:	20010ef8 	.word	0x20010ef8

08009e64 <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, const tusb_control_request_t* request, void* buffer, uint16_t len) {
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b088      	sub	sp, #32
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	60b9      	str	r1, [r7, #8]
 8009e6c:	607a      	str	r2, [r7, #4]
 8009e6e:	461a      	mov	r2, r3
 8009e70:	4603      	mov	r3, r0
 8009e72:	73fb      	strb	r3, [r7, #15]
 8009e74:	4613      	mov	r3, r2
 8009e76:	81bb      	strh	r3, [r7, #12]
  _ctrl_xfer.request = (*request);
 8009e78:	4b30      	ldr	r3, [pc, #192]	@ (8009f3c <tud_control_xfer+0xd8>)
 8009e7a:	68ba      	ldr	r2, [r7, #8]
 8009e7c:	6810      	ldr	r0, [r2, #0]
 8009e7e:	6851      	ldr	r1, [r2, #4]
 8009e80:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = (uint8_t*) buffer;
 8009e82:	4a2e      	ldr	r2, [pc, #184]	@ (8009f3c <tud_control_xfer+0xd8>)
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	6093      	str	r3, [r2, #8]
  _ctrl_xfer.total_xferred = 0U;
 8009e88:	4b2c      	ldr	r3, [pc, #176]	@ (8009f3c <tud_control_xfer+0xd8>)
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = tu_min16(len, request->wLength);
 8009e8e:	68bb      	ldr	r3, [r7, #8]
 8009e90:	88db      	ldrh	r3, [r3, #6]
 8009e92:	b29a      	uxth	r2, r3
 8009e94:	89bb      	ldrh	r3, [r7, #12]
 8009e96:	827b      	strh	r3, [r7, #18]
 8009e98:	4613      	mov	r3, r2
 8009e9a:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8009e9c:	8a7a      	ldrh	r2, [r7, #18]
 8009e9e:	8a3b      	ldrh	r3, [r7, #16]
 8009ea0:	4293      	cmp	r3, r2
 8009ea2:	bf28      	it	cs
 8009ea4:	4613      	movcs	r3, r2
 8009ea6:	b29a      	uxth	r2, r3
 8009ea8:	4b24      	ldr	r3, [pc, #144]	@ (8009f3c <tud_control_xfer+0xd8>)
 8009eaa:	819a      	strh	r2, [r3, #12]

  if (request->wLength > 0U) {
 8009eac:	68bb      	ldr	r3, [r7, #8]
 8009eae:	88db      	ldrh	r3, [r3, #6]
 8009eb0:	b29b      	uxth	r3, r3
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d026      	beq.n	8009f04 <tud_control_xfer+0xa0>
    if (_ctrl_xfer.data_len > 0U) {
 8009eb6:	4b21      	ldr	r3, [pc, #132]	@ (8009f3c <tud_control_xfer+0xd8>)
 8009eb8:	899b      	ldrh	r3, [r3, #12]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d00d      	beq.n	8009eda <tud_control_xfer+0x76>
      TU_ASSERT(buffer);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d10a      	bne.n	8009eda <tud_control_xfer+0x76>
 8009ec4:	4b1e      	ldr	r3, [pc, #120]	@ (8009f40 <tud_control_xfer+0xdc>)
 8009ec6:	61bb      	str	r3, [r7, #24]
 8009ec8:	69bb      	ldr	r3, [r7, #24]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	f003 0301 	and.w	r3, r3, #1
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d000      	beq.n	8009ed6 <tud_control_xfer+0x72>
 8009ed4:	be00      	bkpt	0x0000
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	e02b      	b.n	8009f32 <tud_control_xfer+0xce>
    }
    TU_ASSERT(data_stage_xact(rhport));
 8009eda:	7bfb      	ldrb	r3, [r7, #15]
 8009edc:	4618      	mov	r0, r3
 8009ede:	f7ff ff5d 	bl	8009d9c <data_stage_xact>
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	f083 0301 	eor.w	r3, r3, #1
 8009ee8:	b2db      	uxtb	r3, r3
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d020      	beq.n	8009f30 <tud_control_xfer+0xcc>
 8009eee:	4b14      	ldr	r3, [pc, #80]	@ (8009f40 <tud_control_xfer+0xdc>)
 8009ef0:	617b      	str	r3, [r7, #20]
 8009ef2:	697b      	ldr	r3, [r7, #20]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	f003 0301 	and.w	r3, r3, #1
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d000      	beq.n	8009f00 <tud_control_xfer+0x9c>
 8009efe:	be00      	bkpt	0x0000
 8009f00:	2300      	movs	r3, #0
 8009f02:	e016      	b.n	8009f32 <tud_control_xfer+0xce>
  } else {
    TU_ASSERT(status_stage_xact(rhport, request));
 8009f04:	7bfb      	ldrb	r3, [r7, #15]
 8009f06:	68b9      	ldr	r1, [r7, #8]
 8009f08:	4618      	mov	r0, r3
 8009f0a:	f7ff ff09 	bl	8009d20 <status_stage_xact>
 8009f0e:	4603      	mov	r3, r0
 8009f10:	f083 0301 	eor.w	r3, r3, #1
 8009f14:	b2db      	uxtb	r3, r3
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d00a      	beq.n	8009f30 <tud_control_xfer+0xcc>
 8009f1a:	4b09      	ldr	r3, [pc, #36]	@ (8009f40 <tud_control_xfer+0xdc>)
 8009f1c:	61fb      	str	r3, [r7, #28]
 8009f1e:	69fb      	ldr	r3, [r7, #28]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	f003 0301 	and.w	r3, r3, #1
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d000      	beq.n	8009f2c <tud_control_xfer+0xc8>
 8009f2a:	be00      	bkpt	0x0000
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	e000      	b.n	8009f32 <tud_control_xfer+0xce>
  }

  return true;
 8009f30:	2301      	movs	r3, #1
}
 8009f32:	4618      	mov	r0, r3
 8009f34:	3720      	adds	r7, #32
 8009f36:	46bd      	mov	sp, r7
 8009f38:	bd80      	pop	{r7, pc}
 8009f3a:	bf00      	nop
 8009f3c:	20010ee4 	.word	0x20010ee4
 8009f40:	e000edf0 	.word	0xe000edf0

08009f44 <usbd_control_reset>:
void usbd_control_reset(void);
void usbd_control_set_request(const tusb_control_request_t* request);
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp);
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes);

void usbd_control_reset(void) {
 8009f44:	b580      	push	{r7, lr}
 8009f46:	af00      	add	r7, sp, #0
  tu_varclr(&_ctrl_xfer);
 8009f48:	2214      	movs	r2, #20
 8009f4a:	2100      	movs	r1, #0
 8009f4c:	4802      	ldr	r0, [pc, #8]	@ (8009f58 <usbd_control_reset+0x14>)
 8009f4e:	f003 f834 	bl	800cfba <memset>
}
 8009f52:	bf00      	nop
 8009f54:	bd80      	pop	{r7, pc}
 8009f56:	bf00      	nop
 8009f58:	20010ee4 	.word	0x20010ee4

08009f5c <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp) {
 8009f5c:	b480      	push	{r7}
 8009f5e:	b083      	sub	sp, #12
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.complete_cb = fp;
 8009f64:	4a04      	ldr	r2, [pc, #16]	@ (8009f78 <usbd_control_set_complete_callback+0x1c>)
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	6113      	str	r3, [r2, #16]
}
 8009f6a:	bf00      	nop
 8009f6c:	370c      	adds	r7, #12
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f74:	4770      	bx	lr
 8009f76:	bf00      	nop
 8009f78:	20010ee4 	.word	0x20010ee4

08009f7c <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(const tusb_control_request_t* request) {
 8009f7c:	b480      	push	{r7}
 8009f7e:	b083      	sub	sp, #12
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.request = (*request);
 8009f84:	4b09      	ldr	r3, [pc, #36]	@ (8009fac <usbd_control_set_request+0x30>)
 8009f86:	687a      	ldr	r2, [r7, #4]
 8009f88:	6810      	ldr	r0, [r2, #0]
 8009f8a:	6851      	ldr	r1, [r2, #4]
 8009f8c:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 8009f8e:	4b07      	ldr	r3, [pc, #28]	@ (8009fac <usbd_control_set_request+0x30>)
 8009f90:	2200      	movs	r2, #0
 8009f92:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 8009f94:	4b05      	ldr	r3, [pc, #20]	@ (8009fac <usbd_control_set_request+0x30>)
 8009f96:	2200      	movs	r2, #0
 8009f98:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 8009f9a:	4b04      	ldr	r3, [pc, #16]	@ (8009fac <usbd_control_set_request+0x30>)
 8009f9c:	2200      	movs	r2, #0
 8009f9e:	819a      	strh	r2, [r3, #12]
}
 8009fa0:	bf00      	nop
 8009fa2:	370c      	adds	r7, #12
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009faa:	4770      	bx	lr
 8009fac:	20010ee4 	.word	0x20010ee4

08009fb0 <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8009fb0:	b580      	push	{r7, lr}
 8009fb2:	b088      	sub	sp, #32
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	603b      	str	r3, [r7, #0]
 8009fb8:	4603      	mov	r3, r0
 8009fba:	71fb      	strb	r3, [r7, #7]
 8009fbc:	460b      	mov	r3, r1
 8009fbe:	71bb      	strb	r3, [r7, #6]
 8009fc0:	4613      	mov	r3, r2
 8009fc2:	717b      	strb	r3, [r7, #5]
 8009fc4:	79bb      	ldrb	r3, [r7, #6]
 8009fc6:	73fb      	strb	r3, [r7, #15]
 8009fc8:	7bfb      	ldrb	r3, [r7, #15]
 8009fca:	09db      	lsrs	r3, r3, #7
 8009fcc:	b2db      	uxtb	r3, r3
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if (tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction) {
 8009fce:	4a4f      	ldr	r2, [pc, #316]	@ (800a10c <usbd_control_xfer_cb+0x15c>)
 8009fd0:	7812      	ldrb	r2, [r2, #0]
 8009fd2:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 8009fd6:	b2d2      	uxtb	r2, r2
 8009fd8:	4293      	cmp	r3, r2
 8009fda:	d01e      	beq.n	800a01a <usbd_control_xfer_cb+0x6a>
    TU_ASSERT(0 == xferred_bytes);
 8009fdc:	683b      	ldr	r3, [r7, #0]
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d00a      	beq.n	8009ff8 <usbd_control_xfer_cb+0x48>
 8009fe2:	4b4b      	ldr	r3, [pc, #300]	@ (800a110 <usbd_control_xfer_cb+0x160>)
 8009fe4:	613b      	str	r3, [r7, #16]
 8009fe6:	693b      	ldr	r3, [r7, #16]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	f003 0301 	and.w	r3, r3, #1
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d000      	beq.n	8009ff4 <usbd_control_xfer_cb+0x44>
 8009ff2:	be00      	bkpt	0x0000
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	e084      	b.n	800a102 <usbd_control_xfer_cb+0x152>

    // invoke optional dcd hook if available
    dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 8009ff8:	79fb      	ldrb	r3, [r7, #7]
 8009ffa:	4944      	ldr	r1, [pc, #272]	@ (800a10c <usbd_control_xfer_cb+0x15c>)
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	f7ff fe83 	bl	8009d08 <dcd_edpt0_status_complete>

    if (NULL != _ctrl_xfer.complete_cb) {
 800a002:	4b42      	ldr	r3, [pc, #264]	@ (800a10c <usbd_control_xfer_cb+0x15c>)
 800a004:	691b      	ldr	r3, [r3, #16]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d005      	beq.n	800a016 <usbd_control_xfer_cb+0x66>
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 800a00a:	4b40      	ldr	r3, [pc, #256]	@ (800a10c <usbd_control_xfer_cb+0x15c>)
 800a00c:	691b      	ldr	r3, [r3, #16]
 800a00e:	79f8      	ldrb	r0, [r7, #7]
 800a010:	4a3e      	ldr	r2, [pc, #248]	@ (800a10c <usbd_control_xfer_cb+0x15c>)
 800a012:	2103      	movs	r1, #3
 800a014:	4798      	blx	r3
    }

    return true;
 800a016:	2301      	movs	r3, #1
 800a018:	e073      	b.n	800a102 <usbd_control_xfer_cb+0x152>
  }

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT) {
 800a01a:	4b3c      	ldr	r3, [pc, #240]	@ (800a10c <usbd_control_xfer_cb+0x15c>)
 800a01c:	781b      	ldrb	r3, [r3, #0]
 800a01e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a022:	b2db      	uxtb	r3, r3
 800a024:	2b00      	cmp	r3, #0
 800a026:	d10c      	bne.n	800a042 <usbd_control_xfer_cb+0x92>
    TU_VERIFY(_ctrl_xfer.buffer);
 800a028:	4b38      	ldr	r3, [pc, #224]	@ (800a10c <usbd_control_xfer_cb+0x15c>)
 800a02a:	689b      	ldr	r3, [r3, #8]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d101      	bne.n	800a034 <usbd_control_xfer_cb+0x84>
 800a030:	2300      	movs	r3, #0
 800a032:	e066      	b.n	800a102 <usbd_control_xfer_cb+0x152>
    memcpy(_ctrl_xfer.buffer, _ctrl_epbuf.buf, xferred_bytes);
 800a034:	4b35      	ldr	r3, [pc, #212]	@ (800a10c <usbd_control_xfer_cb+0x15c>)
 800a036:	689b      	ldr	r3, [r3, #8]
 800a038:	683a      	ldr	r2, [r7, #0]
 800a03a:	4936      	ldr	r1, [pc, #216]	@ (800a114 <usbd_control_xfer_cb+0x164>)
 800a03c:	4618      	mov	r0, r3
 800a03e:	f002 ffff 	bl	800d040 <memcpy>
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, _ctrl_xfer.buffer, xferred_bytes, 2);
  }

  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 800a042:	4b32      	ldr	r3, [pc, #200]	@ (800a10c <usbd_control_xfer_cb+0x15c>)
 800a044:	89da      	ldrh	r2, [r3, #14]
 800a046:	683b      	ldr	r3, [r7, #0]
 800a048:	b29b      	uxth	r3, r3
 800a04a:	4413      	add	r3, r2
 800a04c:	b29a      	uxth	r2, r3
 800a04e:	4b2f      	ldr	r3, [pc, #188]	@ (800a10c <usbd_control_xfer_cb+0x15c>)
 800a050:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 800a052:	4b2e      	ldr	r3, [pc, #184]	@ (800a10c <usbd_control_xfer_cb+0x15c>)
 800a054:	689a      	ldr	r2, [r3, #8]
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	4413      	add	r3, r2
 800a05a:	4a2c      	ldr	r2, [pc, #176]	@ (800a10c <usbd_control_xfer_cb+0x15c>)
 800a05c:	6093      	str	r3, [r2, #8]

  // Data Stage is complete when all request's length are transferred or
  // a short packet is sent including zero-length packet.
  if ((_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) ||
 800a05e:	4b2b      	ldr	r3, [pc, #172]	@ (800a10c <usbd_control_xfer_cb+0x15c>)
 800a060:	88da      	ldrh	r2, [r3, #6]
 800a062:	4b2a      	ldr	r3, [pc, #168]	@ (800a10c <usbd_control_xfer_cb+0x15c>)
 800a064:	89db      	ldrh	r3, [r3, #14]
 800a066:	429a      	cmp	r2, r3
 800a068:	d002      	beq.n	800a070 <usbd_control_xfer_cb+0xc0>
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	2b3f      	cmp	r3, #63	@ 0x3f
 800a06e:	d831      	bhi.n	800a0d4 <usbd_control_xfer_cb+0x124>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
    // DATA stage is complete
    bool is_ok = true;
 800a070:	2301      	movs	r3, #1
 800a072:	77fb      	strb	r3, [r7, #31]

    // invoke complete callback if set
    // callback can still stall control in status phase e.g out data does not make sense
    if (NULL != _ctrl_xfer.complete_cb) {
 800a074:	4b25      	ldr	r3, [pc, #148]	@ (800a10c <usbd_control_xfer_cb+0x15c>)
 800a076:	691b      	ldr	r3, [r3, #16]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d007      	beq.n	800a08c <usbd_control_xfer_cb+0xdc>
      #if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
      usbd_driver_print_control_complete_name(_ctrl_xfer.complete_cb);
      #endif

      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 800a07c:	4b23      	ldr	r3, [pc, #140]	@ (800a10c <usbd_control_xfer_cb+0x15c>)
 800a07e:	691b      	ldr	r3, [r3, #16]
 800a080:	79f8      	ldrb	r0, [r7, #7]
 800a082:	4a22      	ldr	r2, [pc, #136]	@ (800a10c <usbd_control_xfer_cb+0x15c>)
 800a084:	2102      	movs	r1, #2
 800a086:	4798      	blx	r3
 800a088:	4603      	mov	r3, r0
 800a08a:	77fb      	strb	r3, [r7, #31]
    }

    if (is_ok) {
 800a08c:	7ffb      	ldrb	r3, [r7, #31]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d015      	beq.n	800a0be <usbd_control_xfer_cb+0x10e>
      TU_ASSERT(status_stage_xact(rhport, &_ctrl_xfer.request));
 800a092:	79fb      	ldrb	r3, [r7, #7]
 800a094:	491d      	ldr	r1, [pc, #116]	@ (800a10c <usbd_control_xfer_cb+0x15c>)
 800a096:	4618      	mov	r0, r3
 800a098:	f7ff fe42 	bl	8009d20 <status_stage_xact>
 800a09c:	4603      	mov	r3, r0
 800a09e:	f083 0301 	eor.w	r3, r3, #1
 800a0a2:	b2db      	uxtb	r3, r3
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d02a      	beq.n	800a0fe <usbd_control_xfer_cb+0x14e>
 800a0a8:	4b19      	ldr	r3, [pc, #100]	@ (800a110 <usbd_control_xfer_cb+0x160>)
 800a0aa:	617b      	str	r3, [r7, #20]
 800a0ac:	697b      	ldr	r3, [r7, #20]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	f003 0301 	and.w	r3, r3, #1
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d000      	beq.n	800a0ba <usbd_control_xfer_cb+0x10a>
 800a0b8:	be00      	bkpt	0x0000
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	e021      	b.n	800a102 <usbd_control_xfer_cb+0x152>
    } else {
      // Stall both IN and OUT control endpoint
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 800a0be:	79fb      	ldrb	r3, [r7, #7]
 800a0c0:	2100      	movs	r1, #0
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	f001 f81c 	bl	800b100 <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 800a0c8:	79fb      	ldrb	r3, [r7, #7]
 800a0ca:	2180      	movs	r1, #128	@ 0x80
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	f001 f817 	bl	800b100 <dcd_edpt_stall>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 800a0d2:	e014      	b.n	800a0fe <usbd_control_xfer_cb+0x14e>
    }
  } else {
    // More data to transfer
    TU_ASSERT(data_stage_xact(rhport));
 800a0d4:	79fb      	ldrb	r3, [r7, #7]
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	f7ff fe60 	bl	8009d9c <data_stage_xact>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	f083 0301 	eor.w	r3, r3, #1
 800a0e2:	b2db      	uxtb	r3, r3
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d00b      	beq.n	800a100 <usbd_control_xfer_cb+0x150>
 800a0e8:	4b09      	ldr	r3, [pc, #36]	@ (800a110 <usbd_control_xfer_cb+0x160>)
 800a0ea:	61bb      	str	r3, [r7, #24]
 800a0ec:	69bb      	ldr	r3, [r7, #24]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	f003 0301 	and.w	r3, r3, #1
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d000      	beq.n	800a0fa <usbd_control_xfer_cb+0x14a>
 800a0f8:	be00      	bkpt	0x0000
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	e001      	b.n	800a102 <usbd_control_xfer_cb+0x152>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 800a0fe:	bf00      	nop
  }

  return true;
 800a100:	2301      	movs	r3, #1
}
 800a102:	4618      	mov	r0, r3
 800a104:	3720      	adds	r7, #32
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}
 800a10a:	bf00      	nop
 800a10c:	20010ee4 	.word	0x20010ee4
 800a110:	e000edf0 	.word	0xe000edf0
 800a114:	20010ef8 	.word	0x20010ef8

0800a118 <__NVIC_EnableIRQ>:
{
 800a118:	b480      	push	{r7}
 800a11a:	b083      	sub	sp, #12
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	4603      	mov	r3, r0
 800a120:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a126:	2b00      	cmp	r3, #0
 800a128:	db0b      	blt.n	800a142 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a12a:	79fb      	ldrb	r3, [r7, #7]
 800a12c:	f003 021f 	and.w	r2, r3, #31
 800a130:	4907      	ldr	r1, [pc, #28]	@ (800a150 <__NVIC_EnableIRQ+0x38>)
 800a132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a136:	095b      	lsrs	r3, r3, #5
 800a138:	2001      	movs	r0, #1
 800a13a:	fa00 f202 	lsl.w	r2, r0, r2
 800a13e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800a142:	bf00      	nop
 800a144:	370c      	adds	r7, #12
 800a146:	46bd      	mov	sp, r7
 800a148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14c:	4770      	bx	lr
 800a14e:	bf00      	nop
 800a150:	e000e100 	.word	0xe000e100

0800a154 <__NVIC_DisableIRQ>:
{
 800a154:	b480      	push	{r7}
 800a156:	b083      	sub	sp, #12
 800a158:	af00      	add	r7, sp, #0
 800a15a:	4603      	mov	r3, r0
 800a15c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a15e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a162:	2b00      	cmp	r3, #0
 800a164:	db12      	blt.n	800a18c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a166:	79fb      	ldrb	r3, [r7, #7]
 800a168:	f003 021f 	and.w	r2, r3, #31
 800a16c:	490a      	ldr	r1, [pc, #40]	@ (800a198 <__NVIC_DisableIRQ+0x44>)
 800a16e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a172:	095b      	lsrs	r3, r3, #5
 800a174:	2001      	movs	r0, #1
 800a176:	fa00 f202 	lsl.w	r2, r0, r2
 800a17a:	3320      	adds	r3, #32
 800a17c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800a180:	f3bf 8f4f 	dsb	sy
}
 800a184:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a186:	f3bf 8f6f 	isb	sy
}
 800a18a:	bf00      	nop
}
 800a18c:	bf00      	nop
 800a18e:	370c      	adds	r7, #12
 800a190:	46bd      	mov	sp, r7
 800a192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a196:	4770      	bx	lr
 800a198:	e000e100 	.word	0xe000e100

0800a19c <dma_setup_prepare>:
  // Internal DMA only
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
}

static void dma_setup_prepare(uint8_t rhport) {
 800a19c:	b480      	push	{r7}
 800a19e:	b087      	sub	sp, #28
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	4603      	mov	r3, r0
 800a1a4:	71fb      	strb	r3, [r7, #7]
 800a1a6:	79fb      	ldrb	r3, [r7, #7]
 800a1a8:	74fb      	strb	r3, [r7, #19]

//--------------------------------------------------------------------+
// Core/Controller
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline dwc2_regs_t* DWC2_REG(uint8_t rhport) {
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800a1aa:	7cfb      	ldrb	r3, [r7, #19]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d001      	beq.n	800a1b4 <dma_setup_prepare+0x18>
    // user mis-configured, ignore and use first controller
    rhport = 0;
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	74fb      	strb	r3, [r7, #19]
  }
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800a1b4:	7cfb      	ldrb	r3, [r7, #19]
 800a1b6:	4a15      	ldr	r2, [pc, #84]	@ (800a20c <dma_setup_prepare+0x70>)
 800a1b8:	011b      	lsls	r3, r3, #4
 800a1ba:	4413      	add	r3, r2
 800a1bc:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800a1be:	617b      	str	r3, [r7, #20]

  if (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a) {
 800a1c0:	697b      	ldr	r3, [r7, #20]
 800a1c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1c4:	4a12      	ldr	r2, [pc, #72]	@ (800a210 <dma_setup_prepare+0x74>)
 800a1c6:	4293      	cmp	r3, r2
 800a1c8:	d909      	bls.n	800a1de <dma_setup_prepare+0x42>
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800a1ca:	697b      	ldr	r3, [r7, #20]
 800a1cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1d0:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	0fdb      	lsrs	r3, r3, #31
 800a1d8:	b2db      	uxtb	r3, r3
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d110      	bne.n	800a200 <dma_setup_prepare+0x64>
      return;
    }
  }

  // Receive only 1 packet
  dwc2->epout[0].doeptsiz = (1 << DOEPTSIZ_STUPCNT_Pos) | (1 << DOEPTSIZ_PKTCNT_Pos) | (8 << DOEPTSIZ_XFRSIZ_Pos);
 800a1de:	697b      	ldr	r3, [r7, #20]
 800a1e0:	4a0c      	ldr	r2, [pc, #48]	@ (800a214 <dma_setup_prepare+0x78>)
 800a1e2:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  dwc2->epout[0].doepdma = (uintptr_t) _dcd_usbbuf.setup_packet;
 800a1e6:	4a0c      	ldr	r2, [pc, #48]	@ (800a218 <dma_setup_prepare+0x7c>)
 800a1e8:	697b      	ldr	r3, [r7, #20]
 800a1ea:	f8c3 2b14 	str.w	r2, [r3, #2836]	@ 0xb14
  dwc2->epout[0].doepctl |= DOEPCTL_EPENA | DOEPCTL_USBAEP;
 800a1ee:	697b      	ldr	r3, [r7, #20]
 800a1f0:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 800a1f4:	f043 2280 	orr.w	r2, r3, #2147516416	@ 0x80008000
 800a1f8:	697b      	ldr	r3, [r7, #20]
 800a1fa:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 800a1fe:	e000      	b.n	800a202 <dma_setup_prepare+0x66>
      return;
 800a200:	bf00      	nop
}
 800a202:	371c      	adds	r7, #28
 800a204:	46bd      	mov	sp, r7
 800a206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20a:	4770      	bx	lr
 800a20c:	0800d330 	.word	0x0800d330
 800a210:	4f543009 	.word	0x4f543009
 800a214:	20080008 	.word	0x20080008
 800a218:	20010fc0 	.word	0x20010fc0

0800a21c <dfifo_alloc>:

TU_ATTR_ALWAYS_INLINE static inline uint16_t calc_device_grxfsiz(uint16_t largest_ep_size, uint8_t ep_count) {
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
}

static bool dfifo_alloc(uint8_t rhport, uint8_t ep_addr, uint16_t packet_size) {
 800a21c:	b480      	push	{r7}
 800a21e:	b091      	sub	sp, #68	@ 0x44
 800a220:	af00      	add	r7, sp, #0
 800a222:	4603      	mov	r3, r0
 800a224:	71fb      	strb	r3, [r7, #7]
 800a226:	460b      	mov	r3, r1
 800a228:	71bb      	strb	r3, [r7, #6]
 800a22a:	4613      	mov	r3, r2
 800a22c:	80bb      	strh	r3, [r7, #4]
 800a22e:	79fb      	ldrb	r3, [r7, #7]
 800a230:	767b      	strb	r3, [r7, #25]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800a232:	7e7b      	ldrb	r3, [r7, #25]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d001      	beq.n	800a23c <dfifo_alloc+0x20>
    rhport = 0;
 800a238:	2300      	movs	r3, #0
 800a23a:	767b      	strb	r3, [r7, #25]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800a23c:	7e7b      	ldrb	r3, [r7, #25]
 800a23e:	4a64      	ldr	r2, [pc, #400]	@ (800a3d0 <dfifo_alloc+0x1b4>)
 800a240:	011b      	lsls	r3, r3, #4
 800a242:	4413      	add	r3, r2
 800a244:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800a246:	63bb      	str	r3, [r7, #56]	@ 0x38
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 800a248:	79fb      	ldrb	r3, [r7, #7]
 800a24a:	011b      	lsls	r3, r3, #4
 800a24c:	4a60      	ldr	r2, [pc, #384]	@ (800a3d0 <dfifo_alloc+0x1b4>)
 800a24e:	4413      	add	r3, r2
 800a250:	637b      	str	r3, [r7, #52]	@ 0x34
  const uint8_t ep_count = dwc2_controller->ep_count;
 800a252:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a254:	7a1b      	ldrb	r3, [r3, #8]
 800a256:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800a25a:	79bb      	ldrb	r3, [r7, #6]
 800a25c:	76bb      	strb	r3, [r7, #26]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800a25e:	7ebb      	ldrb	r3, [r7, #26]
 800a260:	f003 030f 	and.w	r3, r3, #15
 800a264:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 800a266:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800a26a:	79bb      	ldrb	r3, [r7, #6]
 800a26c:	76fb      	strb	r3, [r7, #27]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800a26e:	7efb      	ldrb	r3, [r7, #27]
 800a270:	09db      	lsrs	r3, r3, #7
 800a272:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 800a274:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

  TU_ASSERT(epnum < ep_count);
 800a278:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800a27c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a280:	429a      	cmp	r2, r3
 800a282:	d30a      	bcc.n	800a29a <dfifo_alloc+0x7e>
 800a284:	4b53      	ldr	r3, [pc, #332]	@ (800a3d4 <dfifo_alloc+0x1b8>)
 800a286:	61fb      	str	r3, [r7, #28]
 800a288:	69fb      	ldr	r3, [r7, #28]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	f003 0301 	and.w	r3, r3, #1
 800a290:	2b00      	cmp	r3, #0
 800a292:	d000      	beq.n	800a296 <dfifo_alloc+0x7a>
 800a294:	be00      	bkpt	0x0000
 800a296:	2300      	movs	r3, #0
 800a298:	e094      	b.n	800a3c4 <dfifo_alloc+0x1a8>

  uint16_t fifo_size = tu_div_ceil(packet_size, 4);
 800a29a:	88bb      	ldrh	r3, [r7, #4]
 800a29c:	617b      	str	r3, [r7, #20]
 800a29e:	2304      	movs	r3, #4
 800a2a0:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800a2a2:	697a      	ldr	r2, [r7, #20]
 800a2a4:	693b      	ldr	r3, [r7, #16]
 800a2a6:	4413      	add	r3, r2
 800a2a8:	1e5a      	subs	r2, r3, #1
 800a2aa:	693b      	ldr	r3, [r7, #16]
 800a2ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2b0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  if (dir == TUSB_DIR_OUT) {
 800a2b2:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d12a      	bne.n	800a310 <dfifo_alloc+0xf4>
    // Calculate required size of RX FIFO
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 800a2ba:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a2bc:	009b      	lsls	r3, r3, #2
 800a2be:	b29b      	uxth	r3, r3
 800a2c0:	81fb      	strh	r3, [r7, #14]
 800a2c2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a2c6:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 800a2c8:	89fb      	ldrh	r3, [r7, #14]
 800a2ca:	089b      	lsrs	r3, r3, #2
 800a2cc:	b29b      	uxth	r3, r3
 800a2ce:	f103 0208 	add.w	r2, r3, #8
 800a2d2:	7b7b      	ldrb	r3, [r7, #13]
 800a2d4:	4413      	add	r3, r2
 800a2d6:	b29b      	uxth	r3, r3
 800a2d8:	005b      	lsls	r3, r3, #1
 800a2da:	b29b      	uxth	r3, r3
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 800a2dc:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // If size_rx needs to be extended check if there is enough free space
    if (dwc2->grxfsiz < new_sz) {
 800a2de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a2e2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a2e4:	429a      	cmp	r2, r3
 800a2e6:	d26c      	bcs.n	800a3c2 <dfifo_alloc+0x1a6>
      TU_ASSERT(new_sz <= _dcd_data.dfifo_top);
 800a2e8:	4b3b      	ldr	r3, [pc, #236]	@ (800a3d8 <dfifo_alloc+0x1bc>)
 800a2ea:	889b      	ldrh	r3, [r3, #4]
 800a2ec:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800a2ee:	429a      	cmp	r2, r3
 800a2f0:	d90a      	bls.n	800a308 <dfifo_alloc+0xec>
 800a2f2:	4b38      	ldr	r3, [pc, #224]	@ (800a3d4 <dfifo_alloc+0x1b8>)
 800a2f4:	623b      	str	r3, [r7, #32]
 800a2f6:	6a3b      	ldr	r3, [r7, #32]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	f003 0301 	and.w	r3, r3, #1
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d000      	beq.n	800a304 <dfifo_alloc+0xe8>
 800a302:	be00      	bkpt	0x0000
 800a304:	2300      	movs	r3, #0
 800a306:	e05d      	b.n	800a3c4 <dfifo_alloc+0x1a8>
      dwc2->grxfsiz = new_sz; // Enlarge RX FIFO
 800a308:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800a30a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a30c:	625a      	str	r2, [r3, #36]	@ 0x24
 800a30e:	e058      	b.n	800a3c2 <dfifo_alloc+0x1a6>
    }
  } else {
    // Check IN endpoints concurrently active limit
    if(0 != dwc2_controller->ep_in_count) {
 800a310:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a312:	7a5b      	ldrb	r3, [r3, #9]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d016      	beq.n	800a346 <dfifo_alloc+0x12a>
      TU_ASSERT(_dcd_data.allocated_epin_count < dwc2_controller->ep_in_count);
 800a318:	4b2f      	ldr	r3, [pc, #188]	@ (800a3d8 <dfifo_alloc+0x1bc>)
 800a31a:	799a      	ldrb	r2, [r3, #6]
 800a31c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a31e:	7a5b      	ldrb	r3, [r3, #9]
 800a320:	429a      	cmp	r2, r3
 800a322:	d30a      	bcc.n	800a33a <dfifo_alloc+0x11e>
 800a324:	4b2b      	ldr	r3, [pc, #172]	@ (800a3d4 <dfifo_alloc+0x1b8>)
 800a326:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	f003 0301 	and.w	r3, r3, #1
 800a330:	2b00      	cmp	r3, #0
 800a332:	d000      	beq.n	800a336 <dfifo_alloc+0x11a>
 800a334:	be00      	bkpt	0x0000
 800a336:	2300      	movs	r3, #0
 800a338:	e044      	b.n	800a3c4 <dfifo_alloc+0x1a8>
      _dcd_data.allocated_epin_count++;
 800a33a:	4b27      	ldr	r3, [pc, #156]	@ (800a3d8 <dfifo_alloc+0x1bc>)
 800a33c:	799b      	ldrb	r3, [r3, #6]
 800a33e:	3301      	adds	r3, #1
 800a340:	b2da      	uxtb	r2, r3
 800a342:	4b25      	ldr	r3, [pc, #148]	@ (800a3d8 <dfifo_alloc+0x1bc>)
 800a344:	719a      	strb	r2, [r3, #6]
    }

    // If The TXFELVL is configured as half empty, the fifo must be twice the max_size.
    if ((dwc2->gahbcfg & GAHBCFG_TX_FIFO_EPMTY_LVL) == 0) {
 800a346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a348:	689b      	ldr	r3, [r3, #8]
 800a34a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d102      	bne.n	800a358 <dfifo_alloc+0x13c>
      fifo_size *= 2;
 800a352:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a354:	005b      	lsls	r3, r3, #1
 800a356:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    }

    // Check if free space is available
    TU_ASSERT(_dcd_data.dfifo_top >= fifo_size + dwc2->grxfsiz);
 800a358:	4b1f      	ldr	r3, [pc, #124]	@ (800a3d8 <dfifo_alloc+0x1bc>)
 800a35a:	889b      	ldrh	r3, [r3, #4]
 800a35c:	4619      	mov	r1, r3
 800a35e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800a360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a364:	4413      	add	r3, r2
 800a366:	4299      	cmp	r1, r3
 800a368:	d20a      	bcs.n	800a380 <dfifo_alloc+0x164>
 800a36a:	4b1a      	ldr	r3, [pc, #104]	@ (800a3d4 <dfifo_alloc+0x1b8>)
 800a36c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a36e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	f003 0301 	and.w	r3, r3, #1
 800a376:	2b00      	cmp	r3, #0
 800a378:	d000      	beq.n	800a37c <dfifo_alloc+0x160>
 800a37a:	be00      	bkpt	0x0000
 800a37c:	2300      	movs	r3, #0
 800a37e:	e021      	b.n	800a3c4 <dfifo_alloc+0x1a8>
    _dcd_data.dfifo_top -= fifo_size;
 800a380:	4b15      	ldr	r3, [pc, #84]	@ (800a3d8 <dfifo_alloc+0x1bc>)
 800a382:	889a      	ldrh	r2, [r3, #4]
 800a384:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a386:	1ad3      	subs	r3, r2, r3
 800a388:	b29a      	uxth	r2, r3
 800a38a:	4b13      	ldr	r3, [pc, #76]	@ (800a3d8 <dfifo_alloc+0x1bc>)
 800a38c:	809a      	strh	r2, [r3, #4]
    // TU_LOG(DWC2_DEBUG, "    TX FIFO %u: allocated %u words at offset %u\r\n", epnum, fifo_size, dfifo_top);

    // Both TXFD and TXSA are in unit of 32-bit words.
    if (epnum == 0) {
 800a38e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800a392:	2b00      	cmp	r3, #0
 800a394:	d107      	bne.n	800a3a6 <dfifo_alloc+0x18a>
      dwc2->dieptxf0 = ((uint32_t) fifo_size << DIEPTXF0_TX0FD_Pos) | _dcd_data.dfifo_top;
 800a396:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a398:	041b      	lsls	r3, r3, #16
 800a39a:	4a0f      	ldr	r2, [pc, #60]	@ (800a3d8 <dfifo_alloc+0x1bc>)
 800a39c:	8892      	ldrh	r2, [r2, #4]
 800a39e:	431a      	orrs	r2, r3
 800a3a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3a2:	629a      	str	r2, [r3, #40]	@ 0x28
 800a3a4:	e00d      	b.n	800a3c2 <dfifo_alloc+0x1a6>
    } else {
      // DIEPTXF starts at FIFO #1.
      dwc2->dieptxf[epnum - 1] = ((uint32_t) fifo_size << DIEPTXF_INEPTXFD_Pos) | _dcd_data.dfifo_top;
 800a3a6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a3a8:	041a      	lsls	r2, r3, #16
 800a3aa:	4b0b      	ldr	r3, [pc, #44]	@ (800a3d8 <dfifo_alloc+0x1bc>)
 800a3ac:	889b      	ldrh	r3, [r3, #4]
 800a3ae:	4619      	mov	r1, r3
 800a3b0:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800a3b4:	3b01      	subs	r3, #1
 800a3b6:	430a      	orrs	r2, r1
 800a3b8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800a3ba:	3340      	adds	r3, #64	@ 0x40
 800a3bc:	009b      	lsls	r3, r3, #2
 800a3be:	440b      	add	r3, r1
 800a3c0:	605a      	str	r2, [r3, #4]
    }
  }

  return true;
 800a3c2:	2301      	movs	r3, #1
}
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	3744      	adds	r7, #68	@ 0x44
 800a3c8:	46bd      	mov	sp, r7
 800a3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ce:	4770      	bx	lr
 800a3d0:	0800d330 	.word	0x0800d330
 800a3d4:	e000edf0 	.word	0xe000edf0
 800a3d8:	20010fb8 	.word	0x20010fb8

0800a3dc <dfifo_device_init>:

static void dfifo_device_init(uint8_t rhport) {
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b088      	sub	sp, #32
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	4603      	mov	r3, r0
 800a3e4:	71fb      	strb	r3, [r7, #7]
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 800a3e6:	79fb      	ldrb	r3, [r7, #7]
 800a3e8:	011b      	lsls	r3, r3, #4
 800a3ea:	4a27      	ldr	r2, [pc, #156]	@ (800a488 <dfifo_device_init+0xac>)
 800a3ec:	4413      	add	r3, r2
 800a3ee:	61fb      	str	r3, [r7, #28]
 800a3f0:	79fb      	ldrb	r3, [r7, #7]
 800a3f2:	733b      	strb	r3, [r7, #12]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800a3f4:	7b3b      	ldrb	r3, [r7, #12]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d001      	beq.n	800a3fe <dfifo_device_init+0x22>
    rhport = 0;
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	733b      	strb	r3, [r7, #12]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800a3fe:	7b3b      	ldrb	r3, [r7, #12]
 800a400:	4a21      	ldr	r2, [pc, #132]	@ (800a488 <dfifo_device_init+0xac>)
 800a402:	011b      	lsls	r3, r3, #4
 800a404:	4413      	add	r3, r2
 800a406:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800a408:	61bb      	str	r3, [r7, #24]
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 800a40a:	69fb      	ldr	r3, [r7, #28]
 800a40c:	7a1b      	ldrb	r3, [r3, #8]
 800a40e:	2240      	movs	r2, #64	@ 0x40
 800a410:	81fa      	strh	r2, [r7, #14]
 800a412:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 800a414:	89fb      	ldrh	r3, [r7, #14]
 800a416:	089b      	lsrs	r3, r3, #2
 800a418:	b29b      	uxth	r3, r3
 800a41a:	f103 0208 	add.w	r2, r3, #8
 800a41e:	7b7b      	ldrb	r3, [r7, #13]
 800a420:	4413      	add	r3, r2
 800a422:	b29b      	uxth	r3, r3
 800a424:	005b      	lsls	r3, r3, #1
 800a426:	b29b      	uxth	r3, r3
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 800a428:	461a      	mov	r2, r3
 800a42a:	69bb      	ldr	r3, [r7, #24]
 800a42c:	625a      	str	r2, [r3, #36]	@ 0x24
 800a42e:	69bb      	ldr	r3, [r7, #24]
 800a430:	613b      	str	r3, [r7, #16]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800a432:	693b      	ldr	r3, [r7, #16]
 800a434:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a436:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800a438:	2300      	movs	r3, #0

  // Scatter/Gather DMA mode is not yet supported. Buffer DMA only need 1 words per endpoint direction
  const bool is_dma = dma_device_enabled(dwc2);
 800a43a:	75fb      	strb	r3, [r7, #23]
  _dcd_data.dfifo_top = dwc2_controller->ep_fifo_size/4;
 800a43c:	69fb      	ldr	r3, [r7, #28]
 800a43e:	68db      	ldr	r3, [r3, #12]
 800a440:	089b      	lsrs	r3, r3, #2
 800a442:	b29a      	uxth	r2, r3
 800a444:	4b11      	ldr	r3, [pc, #68]	@ (800a48c <dfifo_device_init+0xb0>)
 800a446:	809a      	strh	r2, [r3, #4]
  if (is_dma) {
 800a448:	7dfb      	ldrb	r3, [r7, #23]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d009      	beq.n	800a462 <dfifo_device_init+0x86>
    _dcd_data.dfifo_top -= 2 * dwc2_controller->ep_count;
 800a44e:	4b0f      	ldr	r3, [pc, #60]	@ (800a48c <dfifo_device_init+0xb0>)
 800a450:	889a      	ldrh	r2, [r3, #4]
 800a452:	69fb      	ldr	r3, [r7, #28]
 800a454:	7a1b      	ldrb	r3, [r3, #8]
 800a456:	005b      	lsls	r3, r3, #1
 800a458:	b29b      	uxth	r3, r3
 800a45a:	1ad3      	subs	r3, r2, r3
 800a45c:	b29a      	uxth	r2, r3
 800a45e:	4b0b      	ldr	r3, [pc, #44]	@ (800a48c <dfifo_device_init+0xb0>)
 800a460:	809a      	strh	r2, [r3, #4]
  }
  dwc2->gdfifocfg = ((uint32_t) _dcd_data.dfifo_top << GDFIFOCFG_EPINFOBASE_SHIFT) | _dcd_data.dfifo_top;
 800a462:	4b0a      	ldr	r3, [pc, #40]	@ (800a48c <dfifo_device_init+0xb0>)
 800a464:	889b      	ldrh	r3, [r3, #4]
 800a466:	461a      	mov	r2, r3
 800a468:	4613      	mov	r3, r2
 800a46a:	041b      	lsls	r3, r3, #16
 800a46c:	441a      	add	r2, r3
 800a46e:	69bb      	ldr	r3, [r7, #24]
 800a470:	65da      	str	r2, [r3, #92]	@ 0x5c

  // Allocate FIFO for EP0 IN
  (void) dfifo_alloc(rhport, 0x80, CFG_TUD_ENDPOINT0_SIZE);
 800a472:	79fb      	ldrb	r3, [r7, #7]
 800a474:	2240      	movs	r2, #64	@ 0x40
 800a476:	2180      	movs	r1, #128	@ 0x80
 800a478:	4618      	mov	r0, r3
 800a47a:	f7ff fecf 	bl	800a21c <dfifo_alloc>
}
 800a47e:	bf00      	nop
 800a480:	3720      	adds	r7, #32
 800a482:	46bd      	mov	sp, r7
 800a484:	bd80      	pop	{r7, pc}
 800a486:	bf00      	nop
 800a488:	0800d330 	.word	0x0800d330
 800a48c:	20010fb8 	.word	0x20010fb8

0800a490 <edpt_activate>:


//--------------------------------------------------------------------
// Endpoint
//--------------------------------------------------------------------
static void edpt_activate(uint8_t rhport, const tusb_desc_endpoint_t* p_endpoint_desc) {
 800a490:	b480      	push	{r7}
 800a492:	b08b      	sub	sp, #44	@ 0x2c
 800a494:	af00      	add	r7, sp, #0
 800a496:	4603      	mov	r3, r0
 800a498:	6039      	str	r1, [r7, #0]
 800a49a:	71fb      	strb	r3, [r7, #7]
 800a49c:	79fb      	ldrb	r3, [r7, #7]
 800a49e:	747b      	strb	r3, [r7, #17]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800a4a0:	7c7b      	ldrb	r3, [r7, #17]
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d001      	beq.n	800a4aa <edpt_activate+0x1a>
    rhport = 0;
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	747b      	strb	r3, [r7, #17]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800a4aa:	7c7b      	ldrb	r3, [r7, #17]
 800a4ac:	4a4f      	ldr	r2, [pc, #316]	@ (800a5ec <edpt_activate+0x15c>)
 800a4ae:	011b      	lsls	r3, r3, #4
 800a4b0:	4413      	add	r3, r2
 800a4b2:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800a4b4:	627b      	str	r3, [r7, #36]	@ 0x24
  const uint8_t epnum = tu_edpt_number(p_endpoint_desc->bEndpointAddress);
 800a4b6:	683b      	ldr	r3, [r7, #0]
 800a4b8:	789b      	ldrb	r3, [r3, #2]
 800a4ba:	74bb      	strb	r3, [r7, #18]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800a4bc:	7cbb      	ldrb	r3, [r7, #18]
 800a4be:	f003 030f 	and.w	r3, r3, #15
 800a4c2:	b2db      	uxtb	r3, r3
 800a4c4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  const uint8_t dir = tu_edpt_dir(p_endpoint_desc->bEndpointAddress);
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	789b      	ldrb	r3, [r3, #2]
 800a4cc:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800a4ce:	7cfb      	ldrb	r3, [r7, #19]
 800a4d0:	09db      	lsrs	r3, r3, #7
 800a4d2:	b2db      	uxtb	r3, r3
 800a4d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800a4d8:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800a4dc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800a4e0:	0052      	lsls	r2, r2, #1
 800a4e2:	4413      	add	r3, r2
 800a4e4:	011b      	lsls	r3, r3, #4
 800a4e6:	4a42      	ldr	r2, [pc, #264]	@ (800a5f0 <edpt_activate+0x160>)
 800a4e8:	4413      	add	r3, r2
 800a4ea:	61fb      	str	r3, [r7, #28]
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	617b      	str	r3, [r7, #20]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800a4f0:	697b      	ldr	r3, [r7, #20]
 800a4f2:	889b      	ldrh	r3, [r3, #4]
 800a4f4:	b29b      	uxth	r3, r3
 800a4f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a4fa:	b29a      	uxth	r2, r3
  xfer->max_size = tu_edpt_packet_size(p_endpoint_desc);
 800a4fc:	69fb      	ldr	r3, [r7, #28]
 800a4fe:	815a      	strh	r2, [r3, #10]

  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800a500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a502:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800a506:	60fb      	str	r3, [r7, #12]
  if (dsts.enum_speed == DCFG_SPEED_HIGH) {
 800a508:	7b3b      	ldrb	r3, [r7, #12]
 800a50a:	f003 0306 	and.w	r3, r3, #6
 800a50e:	b2db      	uxtb	r3, r3
 800a510:	2b00      	cmp	r3, #0
 800a512:	d109      	bne.n	800a528 <edpt_activate+0x98>
    xfer->interval = 1 << (p_endpoint_desc->bInterval - 1);
 800a514:	683b      	ldr	r3, [r7, #0]
 800a516:	799b      	ldrb	r3, [r3, #6]
 800a518:	3b01      	subs	r3, #1
 800a51a:	2201      	movs	r2, #1
 800a51c:	fa02 f303 	lsl.w	r3, r2, r3
 800a520:	b2da      	uxtb	r2, r3
 800a522:	69fb      	ldr	r3, [r7, #28]
 800a524:	731a      	strb	r2, [r3, #12]
 800a526:	e003      	b.n	800a530 <edpt_activate+0xa0>
  } else {
    xfer->interval =  p_endpoint_desc->bInterval;
 800a528:	683b      	ldr	r3, [r7, #0]
 800a52a:	799a      	ldrb	r2, [r3, #6]
 800a52c:	69fb      	ldr	r3, [r7, #28]
 800a52e:	731a      	strb	r2, [r3, #12]
  }

  // Endpoint control
  dwc2_depctl_t depctl = {.value = 0};
 800a530:	2300      	movs	r3, #0
 800a532:	60bb      	str	r3, [r7, #8]
  depctl.mps = xfer->max_size;
 800a534:	69fb      	ldr	r3, [r7, #28]
 800a536:	895b      	ldrh	r3, [r3, #10]
 800a538:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a53c:	b29a      	uxth	r2, r3
 800a53e:	893b      	ldrh	r3, [r7, #8]
 800a540:	f362 030a 	bfi	r3, r2, #0, #11
 800a544:	813b      	strh	r3, [r7, #8]
  depctl.active = 1;
 800a546:	7a7b      	ldrb	r3, [r7, #9]
 800a548:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a54c:	727b      	strb	r3, [r7, #9]
  depctl.type = p_endpoint_desc->bmAttributes.xfer;
 800a54e:	683b      	ldr	r3, [r7, #0]
 800a550:	78db      	ldrb	r3, [r3, #3]
 800a552:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800a556:	b2da      	uxtb	r2, r3
 800a558:	7abb      	ldrb	r3, [r7, #10]
 800a55a:	f362 0383 	bfi	r3, r2, #2, #2
 800a55e:	72bb      	strb	r3, [r7, #10]
  if (p_endpoint_desc->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS) {
 800a560:	683b      	ldr	r3, [r7, #0]
 800a562:	78db      	ldrb	r3, [r3, #3]
 800a564:	f003 0303 	and.w	r3, r3, #3
 800a568:	b2db      	uxtb	r3, r3
 800a56a:	2b01      	cmp	r3, #1
 800a56c:	d003      	beq.n	800a576 <edpt_activate+0xe6>
    depctl.set_data0_iso_even = 1;
 800a56e:	7afb      	ldrb	r3, [r7, #11]
 800a570:	f043 0310 	orr.w	r3, r3, #16
 800a574:	72fb      	strb	r3, [r7, #11]
  }
  if (dir == TUSB_DIR_IN) {
 800a576:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800a57a:	2b01      	cmp	r3, #1
 800a57c:	d108      	bne.n	800a590 <edpt_activate+0x100>
    depctl.tx_fifo_num = epnum;
 800a57e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a582:	f003 030f 	and.w	r3, r3, #15
 800a586:	b2da      	uxtb	r2, r3
 800a588:	897b      	ldrh	r3, [r7, #10]
 800a58a:	f362 1389 	bfi	r3, r2, #6, #4
 800a58e:	817b      	strh	r3, [r7, #10]
  }

  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800a590:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800a594:	2b01      	cmp	r3, #1
 800a596:	bf14      	ite	ne
 800a598:	2301      	movne	r3, #1
 800a59a:	2300      	moveq	r3, #0
 800a59c:	b2db      	uxtb	r3, r3
 800a59e:	461a      	mov	r2, r3
 800a5a0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a5a4:	0112      	lsls	r2, r2, #4
 800a5a6:	4413      	add	r3, r2
 800a5a8:	3348      	adds	r3, #72	@ 0x48
 800a5aa:	015b      	lsls	r3, r3, #5
 800a5ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a5ae:	4413      	add	r3, r2
 800a5b0:	61bb      	str	r3, [r7, #24]
  dep->ctl = depctl.value;
 800a5b2:	68ba      	ldr	r2, [r7, #8]
 800a5b4:	69bb      	ldr	r3, [r7, #24]
 800a5b6:	601a      	str	r2, [r3, #0]
  dwc2->daintmsk |= TU_BIT(epnum + DAINT_SHIFT(dir));
 800a5b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5ba:	f8d3 281c 	ldr.w	r2, [r3, #2076]	@ 0x81c
 800a5be:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a5c2:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 800a5c6:	2901      	cmp	r1, #1
 800a5c8:	d101      	bne.n	800a5ce <edpt_activate+0x13e>
 800a5ca:	2100      	movs	r1, #0
 800a5cc:	e000      	b.n	800a5d0 <edpt_activate+0x140>
 800a5ce:	2110      	movs	r1, #16
 800a5d0:	440b      	add	r3, r1
 800a5d2:	2101      	movs	r1, #1
 800a5d4:	fa01 f303 	lsl.w	r3, r1, r3
 800a5d8:	431a      	orrs	r2, r3
 800a5da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5dc:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
}
 800a5e0:	bf00      	nop
 800a5e2:	372c      	adds	r7, #44	@ 0x2c
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ea:	4770      	bx	lr
 800a5ec:	0800d330 	.word	0x0800d330
 800a5f0:	20010f38 	.word	0x20010f38

0800a5f4 <edpt_disable>:

static void edpt_disable(uint8_t rhport, uint8_t ep_addr, bool stall) {
 800a5f4:	b480      	push	{r7}
 800a5f6:	b08d      	sub	sp, #52	@ 0x34
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	4603      	mov	r3, r0
 800a5fc:	71fb      	strb	r3, [r7, #7]
 800a5fe:	460b      	mov	r3, r1
 800a600:	71bb      	strb	r3, [r7, #6]
 800a602:	4613      	mov	r3, r2
 800a604:	717b      	strb	r3, [r7, #5]
 800a606:	79fb      	ldrb	r3, [r7, #7]
 800a608:	777b      	strb	r3, [r7, #29]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800a60a:	7f7b      	ldrb	r3, [r7, #29]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d001      	beq.n	800a614 <edpt_disable+0x20>
    rhport = 0;
 800a610:	2300      	movs	r3, #0
 800a612:	777b      	strb	r3, [r7, #29]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800a614:	7f7b      	ldrb	r3, [r7, #29]
 800a616:	4a5e      	ldr	r2, [pc, #376]	@ (800a790 <edpt_disable+0x19c>)
 800a618:	011b      	lsls	r3, r3, #4
 800a61a:	4413      	add	r3, r2
 800a61c:	681b      	ldr	r3, [r3, #0]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800a61e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a620:	79bb      	ldrb	r3, [r7, #6]
 800a622:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800a624:	7fbb      	ldrb	r3, [r7, #30]
 800a626:	f003 030f 	and.w	r3, r3, #15
 800a62a:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 800a62c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a630:	79bb      	ldrb	r3, [r7, #6]
 800a632:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800a634:	7ffb      	ldrb	r3, [r7, #31]
 800a636:	09db      	lsrs	r3, r3, #7
 800a638:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 800a63a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800a63e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a642:	2b01      	cmp	r3, #1
 800a644:	bf14      	ite	ne
 800a646:	2301      	movne	r3, #1
 800a648:	2300      	moveq	r3, #0
 800a64a:	b2db      	uxtb	r3, r3
 800a64c:	461a      	mov	r2, r3
 800a64e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a652:	0112      	lsls	r2, r2, #4
 800a654:	4413      	add	r3, r2
 800a656:	3348      	adds	r3, #72	@ 0x48
 800a658:	015b      	lsls	r3, r3, #5
 800a65a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a65c:	4413      	add	r3, r2
 800a65e:	627b      	str	r3, [r7, #36]	@ 0x24

  const uint32_t stall_mask = (stall ? EPCTL_STALL : 0);
 800a660:	797b      	ldrb	r3, [r7, #5]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d002      	beq.n	800a66c <edpt_disable+0x78>
 800a666:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800a66a:	e000      	b.n	800a66e <edpt_disable+0x7a>
 800a66c:	2300      	movs	r3, #0
 800a66e:	623b      	str	r3, [r7, #32]

  if (dir == TUSB_DIR_IN) {
 800a670:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a674:	2b01      	cmp	r3, #1
 800a676:	d145      	bne.n	800a704 <edpt_disable+0x110>
 800a678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a67a:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800a67c:	69bb      	ldr	r3, [r7, #24]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	0fdb      	lsrs	r3, r3, #31
 800a682:	b2db      	uxtb	r3, r3
    if (!edpt_is_enabled(dep)) {
 800a684:	f083 0301 	eor.w	r3, r3, #1
 800a688:	b2db      	uxtb	r3, r3
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d008      	beq.n	800a6a0 <edpt_disable+0xac>
      dep->diepctl |= DIEPCTL_SNAK | stall_mask;
 800a68e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a690:	681a      	ldr	r2, [r3, #0]
 800a692:	6a3b      	ldr	r3, [r7, #32]
 800a694:	4313      	orrs	r3, r2
 800a696:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800a69a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a69c:	601a      	str	r2, [r3, #0]
 800a69e:	e01e      	b.n	800a6de <edpt_disable+0xea>
    } else {
      // Stop transmitting packets and NAK IN xfers.
      dep->diepctl |= DIEPCTL_SNAK;
 800a6a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800a6a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6aa:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_INEPNE) == 0) {}
 800a6ac:	bf00      	nop
 800a6ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6b0:	689b      	ldr	r3, [r3, #8]
 800a6b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d0f9      	beq.n	800a6ae <edpt_disable+0xba>

      // Disable the endpoint.
      dep->diepctl |= DIEPCTL_EPDIS | stall_mask;
 800a6ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6bc:	681a      	ldr	r2, [r3, #0]
 800a6be:	6a3b      	ldr	r3, [r7, #32]
 800a6c0:	4313      	orrs	r3, r2
 800a6c2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a6c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6c8:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_EPDISD_Msk) == 0) {}
 800a6ca:	bf00      	nop
 800a6cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6ce:	689b      	ldr	r3, [r3, #8]
 800a6d0:	f003 0302 	and.w	r3, r3, #2
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d0f9      	beq.n	800a6cc <edpt_disable+0xd8>

      dep->diepint = DIEPINT_EPDISD;
 800a6d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6da:	2202      	movs	r2, #2
 800a6dc:	609a      	str	r2, [r3, #8]
 800a6de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6e0:	617b      	str	r3, [r7, #20]
 800a6e2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a6e6:	74fb      	strb	r3, [r7, #19]
//--------------------------------------------------------------------+
// DFIFO
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_tx(dwc2_regs_t* dwc2, uint8_t fnum) {
  // flush TX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800a6e8:	7cfb      	ldrb	r3, [r7, #19]
 800a6ea:	019b      	lsls	r3, r3, #6
 800a6ec:	f043 0220 	orr.w	r2, r3, #32
 800a6f0:	697b      	ldr	r3, [r7, #20]
 800a6f2:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800a6f4:	bf00      	nop
 800a6f6:	697b      	ldr	r3, [r7, #20]
 800a6f8:	691b      	ldr	r3, [r3, #16]
 800a6fa:	f003 0320 	and.w	r3, r3, #32
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d1f9      	bne.n	800a6f6 <edpt_disable+0x102>
}
 800a702:	e03f      	b.n	800a784 <edpt_disable+0x190>
 800a704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a706:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	0fdb      	lsrs	r3, r3, #31
 800a70e:	b2db      	uxtb	r3, r3
    }

    // Flush the FIFO, and wait until we have confirmed it cleared.
    dfifo_flush_tx(dwc2, epnum);
  } else {
    if (!edpt_is_enabled(dep) || epnum == 0) {
 800a710:	f083 0301 	eor.w	r3, r3, #1
 800a714:	b2db      	uxtb	r3, r3
 800a716:	2b00      	cmp	r3, #0
 800a718:	d103      	bne.n	800a722 <edpt_disable+0x12e>
 800a71a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d106      	bne.n	800a730 <edpt_disable+0x13c>
      // non-control not-enabled: stall if set
      // For EP0 Out, keep it enabled to receive SETUP packets
      dep->doepctl |= stall_mask;
 800a722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a724:	681a      	ldr	r2, [r3, #0]
 800a726:	6a3b      	ldr	r3, [r7, #32]
 800a728:	431a      	orrs	r2, r3
 800a72a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a72c:	601a      	str	r2, [r3, #0]
 800a72e:	e029      	b.n	800a784 <edpt_disable+0x190>
    } else {
      // Asserting GONAK is required to STALL an OUT endpoint.
      // Simpler to use polling here, we don't use the "B"OUTNAKEFF interrupt
      // anyway, and it can't be cleared by user code. If this while loop never
      // finishes, we have bigger problems than just the stack.
      dwc2->dctl |= DCTL_SGONAK;
 800a730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a732:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800a736:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800a73a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a73c:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
      while ((dwc2->gintsts & GINTSTS_BOUTNAKEFF_Msk) == 0) {}
 800a740:	bf00      	nop
 800a742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a744:	695b      	ldr	r3, [r3, #20]
 800a746:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d0f9      	beq.n	800a742 <edpt_disable+0x14e>

      // Ditto here disable the endpoint.
      dep->doepctl |= DOEPCTL_EPDIS | stall_mask;
 800a74e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a750:	681a      	ldr	r2, [r3, #0]
 800a752:	6a3b      	ldr	r3, [r7, #32]
 800a754:	4313      	orrs	r3, r2
 800a756:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a75a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a75c:	601a      	str	r2, [r3, #0]
      while ((dep->doepint & DOEPINT_EPDISD_Msk) == 0) {}
 800a75e:	bf00      	nop
 800a760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a762:	689b      	ldr	r3, [r3, #8]
 800a764:	f003 0302 	and.w	r3, r3, #2
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d0f9      	beq.n	800a760 <edpt_disable+0x16c>

      dep->doepint = DOEPINT_EPDISD;
 800a76c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a76e:	2202      	movs	r2, #2
 800a770:	609a      	str	r2, [r3, #8]

      // Allow other OUT endpoints to keep receiving.
      dwc2->dctl |= DCTL_CGONAK;
 800a772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a774:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800a778:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800a77c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a77e:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
    }
  }
}
 800a782:	bf00      	nop
 800a784:	bf00      	nop
 800a786:	3734      	adds	r7, #52	@ 0x34
 800a788:	46bd      	mov	sp, r7
 800a78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78e:	4770      	bx	lr
 800a790:	0800d330 	.word	0x0800d330

0800a794 <epin_write_tx_fifo>:

static uint16_t epin_write_tx_fifo(uint8_t rhport, uint8_t epnum) {
 800a794:	b580      	push	{r7, lr}
 800a796:	b08c      	sub	sp, #48	@ 0x30
 800a798:	af00      	add	r7, sp, #0
 800a79a:	4603      	mov	r3, r0
 800a79c:	460a      	mov	r2, r1
 800a79e:	71fb      	strb	r3, [r7, #7]
 800a7a0:	4613      	mov	r3, r2
 800a7a2:	71bb      	strb	r3, [r7, #6]
 800a7a4:	79fb      	ldrb	r3, [r7, #7]
 800a7a6:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800a7a8:	7cfb      	ldrb	r3, [r7, #19]
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d001      	beq.n	800a7b2 <epin_write_tx_fifo+0x1e>
    rhport = 0;
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800a7b2:	7cfb      	ldrb	r3, [r7, #19]
 800a7b4:	4a37      	ldr	r2, [pc, #220]	@ (800a894 <epin_write_tx_fifo+0x100>)
 800a7b6:	011b      	lsls	r3, r3, #4
 800a7b8:	4413      	add	r3, r2
 800a7ba:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800a7bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  dwc2_dep_t* const epin = &dwc2->ep[0][epnum];
 800a7be:	79bb      	ldrb	r3, [r7, #6]
 800a7c0:	3348      	adds	r3, #72	@ 0x48
 800a7c2:	015b      	lsls	r3, r3, #5
 800a7c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a7c6:	4413      	add	r3, r2
 800a7c8:	627b      	str	r3, [r7, #36]	@ 0x24
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800a7ca:	79bb      	ldrb	r3, [r7, #6]
 800a7cc:	015b      	lsls	r3, r3, #5
 800a7ce:	3310      	adds	r3, #16
 800a7d0:	4a31      	ldr	r2, [pc, #196]	@ (800a898 <epin_write_tx_fifo+0x104>)
 800a7d2:	4413      	add	r3, r2
 800a7d4:	623b      	str	r3, [r7, #32]

  dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 800a7d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7d8:	691b      	ldr	r3, [r3, #16]
 800a7da:	60bb      	str	r3, [r7, #8]
  const uint16_t remain_packets = tsiz.packet_count;
 800a7dc:	897b      	ldrh	r3, [r7, #10]
 800a7de:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 800a7e2:	b29b      	uxth	r3, r3
 800a7e4:	83fb      	strh	r3, [r7, #30]

  uint16_t total_bytes_written = 0;
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  // Process every single packet (only whole packets can be written to fifo)
  for (uint16_t i = 0; i < remain_packets; i++) {
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800a7ee:	e045      	b.n	800a87c <epin_write_tx_fifo+0xe8>
    tsiz.value = epin->tsiz;
 800a7f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7f2:	691b      	ldr	r3, [r3, #16]
 800a7f4:	60bb      	str	r3, [r7, #8]
    const uint16_t remain_bytes = (uint16_t) tsiz.xfer_size;
 800a7f6:	68bb      	ldr	r3, [r7, #8]
 800a7f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a7fc:	83bb      	strh	r3, [r7, #28]
    const uint16_t xact_bytes = tu_min16(remain_bytes, xfer->max_size);
 800a7fe:	6a3b      	ldr	r3, [r7, #32]
 800a800:	895a      	ldrh	r2, [r3, #10]
 800a802:	8bbb      	ldrh	r3, [r7, #28]
 800a804:	823b      	strh	r3, [r7, #16]
 800a806:	4613      	mov	r3, r2
 800a808:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800a80a:	8a3a      	ldrh	r2, [r7, #16]
 800a80c:	89fb      	ldrh	r3, [r7, #14]
 800a80e:	4293      	cmp	r3, r2
 800a810:	bf28      	it	cs
 800a812:	4613      	movcs	r3, r2
 800a814:	b29b      	uxth	r3, r3
 800a816:	837b      	strh	r3, [r7, #26]

    // Check if dtxfsts has enough space available
    if (xact_bytes > ((epin->dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2)) {
 800a818:	8b7a      	ldrh	r2, [r7, #26]
 800a81a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a81c:	699b      	ldr	r3, [r3, #24]
 800a81e:	0099      	lsls	r1, r3, #2
 800a820:	4b1e      	ldr	r3, [pc, #120]	@ (800a89c <epin_write_tx_fifo+0x108>)
 800a822:	400b      	ands	r3, r1
 800a824:	429a      	cmp	r2, r3
 800a826:	d82e      	bhi.n	800a886 <epin_write_tx_fifo+0xf2>
      break;
    }

    // Push packet to Tx-FIFO
    if (xfer->ff) {
 800a828:	6a3b      	ldr	r3, [r7, #32]
 800a82a:	685b      	ldr	r3, [r3, #4]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d011      	beq.n	800a854 <epin_write_tx_fifo+0xc0>
      volatile uint32_t* tx_fifo = dwc2->fifo[epnum];
 800a830:	79bb      	ldrb	r3, [r7, #6]
 800a832:	3301      	adds	r3, #1
 800a834:	031b      	lsls	r3, r3, #12
 800a836:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a838:	4413      	add	r3, r2
 800a83a:	617b      	str	r3, [r7, #20]
      tu_fifo_read_n_access_mode(xfer->ff, (void *)(uintptr_t)tx_fifo, xact_bytes, TU_FIFO_FIXED_ADDR_RW32);
 800a83c:	6a3b      	ldr	r3, [r7, #32]
 800a83e:	6858      	ldr	r0, [r3, #4]
 800a840:	8b7a      	ldrh	r2, [r7, #26]
 800a842:	2301      	movs	r3, #1
 800a844:	6979      	ldr	r1, [r7, #20]
 800a846:	f7fd f861 	bl	800790c <tu_fifo_read_n_access_mode>
      total_bytes_written += xact_bytes;
 800a84a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800a84c:	8b7b      	ldrh	r3, [r7, #26]
 800a84e:	4413      	add	r3, r2
 800a850:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800a852:	e010      	b.n	800a876 <epin_write_tx_fifo+0xe2>
    } else {
      dfifo_write_packet(dwc2, epnum, xfer->buffer, xact_bytes);
 800a854:	6a3b      	ldr	r3, [r7, #32]
 800a856:	681a      	ldr	r2, [r3, #0]
 800a858:	8b7b      	ldrh	r3, [r7, #26]
 800a85a:	79b9      	ldrb	r1, [r7, #6]
 800a85c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a85e:	f001 fd3a 	bl	800c2d6 <dfifo_write_packet>
      xfer->buffer += xact_bytes;
 800a862:	6a3b      	ldr	r3, [r7, #32]
 800a864:	681a      	ldr	r2, [r3, #0]
 800a866:	8b7b      	ldrh	r3, [r7, #26]
 800a868:	441a      	add	r2, r3
 800a86a:	6a3b      	ldr	r3, [r7, #32]
 800a86c:	601a      	str	r2, [r3, #0]
      total_bytes_written += xact_bytes;
 800a86e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800a870:	8b7b      	ldrh	r3, [r7, #26]
 800a872:	4413      	add	r3, r2
 800a874:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  for (uint16_t i = 0; i < remain_packets; i++) {
 800a876:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800a878:	3301      	adds	r3, #1
 800a87a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800a87c:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800a87e:	8bfb      	ldrh	r3, [r7, #30]
 800a880:	429a      	cmp	r2, r3
 800a882:	d3b5      	bcc.n	800a7f0 <epin_write_tx_fifo+0x5c>
 800a884:	e000      	b.n	800a888 <epin_write_tx_fifo+0xf4>
      break;
 800a886:	bf00      	nop
    }
  }
  return total_bytes_written;
 800a888:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 800a88a:	4618      	mov	r0, r3
 800a88c:	3730      	adds	r7, #48	@ 0x30
 800a88e:	46bd      	mov	sp, r7
 800a890:	bd80      	pop	{r7, pc}
 800a892:	bf00      	nop
 800a894:	0800d330 	.word	0x0800d330
 800a898:	20010f38 	.word	0x20010f38
 800a89c:	0003fffc 	.word	0x0003fffc

0800a8a0 <edpt_schedule_packets>:

// Since this function returns void, it is not possible to return a boolean success message
// We must make sure that this function is not called when the EP is disabled
// Must be called from critical section
static void edpt_schedule_packets(uint8_t rhport, const uint8_t epnum, const uint8_t dir) {
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b092      	sub	sp, #72	@ 0x48
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	4603      	mov	r3, r0
 800a8a8:	71fb      	strb	r3, [r7, #7]
 800a8aa:	460b      	mov	r3, r1
 800a8ac:	71bb      	strb	r3, [r7, #6]
 800a8ae:	4613      	mov	r3, r2
 800a8b0:	717b      	strb	r3, [r7, #5]
 800a8b2:	79fb      	ldrb	r3, [r7, #7]
 800a8b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800a8b8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d002      	beq.n	800a8c6 <edpt_schedule_packets+0x26>
    rhport = 0;
 800a8c0:	2300      	movs	r3, #0
 800a8c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800a8c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a8ca:	4a77      	ldr	r2, [pc, #476]	@ (800aaa8 <edpt_schedule_packets+0x208>)
 800a8cc:	011b      	lsls	r3, r3, #4
 800a8ce:	4413      	add	r3, r2
 800a8d0:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800a8d2:	643b      	str	r3, [r7, #64]	@ 0x40
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, dir);
 800a8d4:	79ba      	ldrb	r2, [r7, #6]
 800a8d6:	797b      	ldrb	r3, [r7, #5]
 800a8d8:	0052      	lsls	r2, r2, #1
 800a8da:	4413      	add	r3, r2
 800a8dc:	011b      	lsls	r3, r3, #4
 800a8de:	4a73      	ldr	r2, [pc, #460]	@ (800aaac <edpt_schedule_packets+0x20c>)
 800a8e0:	4413      	add	r3, r2
 800a8e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800a8e4:	797b      	ldrb	r3, [r7, #5]
 800a8e6:	2b01      	cmp	r3, #1
 800a8e8:	bf14      	ite	ne
 800a8ea:	2301      	movne	r3, #1
 800a8ec:	2300      	moveq	r3, #0
 800a8ee:	b2db      	uxtb	r3, r3
 800a8f0:	461a      	mov	r2, r3
 800a8f2:	79bb      	ldrb	r3, [r7, #6]
 800a8f4:	0112      	lsls	r2, r2, #4
 800a8f6:	4413      	add	r3, r2
 800a8f8:	3348      	adds	r3, #72	@ 0x48
 800a8fa:	015b      	lsls	r3, r3, #5
 800a8fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a8fe:	4413      	add	r3, r2
 800a900:	63bb      	str	r3, [r7, #56]	@ 0x38

  uint16_t num_packets;
  uint16_t total_bytes;

  // EP0 is limited to one packet per xfer
  if (epnum == 0) {
 800a902:	79bb      	ldrb	r3, [r7, #6]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d11e      	bne.n	800a946 <edpt_schedule_packets+0xa6>
    total_bytes = tu_min16(_dcd_data.ep0_pending[dir], CFG_TUD_ENDPOINT0_SIZE);
 800a908:	797b      	ldrb	r3, [r7, #5]
 800a90a:	4a69      	ldr	r2, [pc, #420]	@ (800aab0 <edpt_schedule_packets+0x210>)
 800a90c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a910:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800a912:	2340      	movs	r3, #64	@ 0x40
 800a914:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800a916:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800a918:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a91a:	4293      	cmp	r3, r2
 800a91c:	bf28      	it	cs
 800a91e:	4613      	movcs	r3, r2
 800a920:	b29b      	uxth	r3, r3
 800a922:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    _dcd_data.ep0_pending[dir] -= total_bytes;
 800a926:	797b      	ldrb	r3, [r7, #5]
 800a928:	4a61      	ldr	r2, [pc, #388]	@ (800aab0 <edpt_schedule_packets+0x210>)
 800a92a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800a92e:	797b      	ldrb	r3, [r7, #5]
 800a930:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800a934:	1a8a      	subs	r2, r1, r2
 800a936:	b291      	uxth	r1, r2
 800a938:	4a5d      	ldr	r2, [pc, #372]	@ (800aab0 <edpt_schedule_packets+0x210>)
 800a93a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    num_packets = 1;
 800a93e:	2301      	movs	r3, #1
 800a940:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800a944:	e019      	b.n	800a97a <edpt_schedule_packets+0xda>
  } else {
    total_bytes = xfer->total_len;
 800a946:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a948:	891b      	ldrh	r3, [r3, #8]
 800a94a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    num_packets = tu_div_ceil(total_bytes, xfer->max_size);
 800a94e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800a952:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a954:	8952      	ldrh	r2, [r2, #10]
 800a956:	627b      	str	r3, [r7, #36]	@ 0x24
 800a958:	623a      	str	r2, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800a95a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a95c:	6a3b      	ldr	r3, [r7, #32]
 800a95e:	4413      	add	r3, r2
 800a960:	1e5a      	subs	r2, r3, #1
 800a962:	6a3b      	ldr	r3, [r7, #32]
 800a964:	fbb2 f3f3 	udiv	r3, r2, r3
 800a968:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if (num_packets == 0) {
 800a96c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a970:	2b00      	cmp	r3, #0
 800a972:	d102      	bne.n	800a97a <edpt_schedule_packets+0xda>
      num_packets = 1; // zero length packet still count as 1
 800a974:	2301      	movs	r3, #1
 800a976:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    }
  }

  // transfer size: A full OUT transfer (multiple packets, possibly) triggers XFRC.
  dwc2_ep_tsize_t deptsiz = {.value = 0};
 800a97a:	2300      	movs	r3, #0
 800a97c:	61bb      	str	r3, [r7, #24]
  deptsiz.xfer_size = total_bytes;
 800a97e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800a982:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800a986:	69bb      	ldr	r3, [r7, #24]
 800a988:	f362 0312 	bfi	r3, r2, #0, #19
 800a98c:	61bb      	str	r3, [r7, #24]
  deptsiz.packet_count = num_packets;
 800a98e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a992:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a996:	b29a      	uxth	r2, r3
 800a998:	8b7b      	ldrh	r3, [r7, #26]
 800a99a:	f362 03cc 	bfi	r3, r2, #3, #10
 800a99e:	837b      	strh	r3, [r7, #26]
  dep->tsiz = deptsiz.value;
 800a9a0:	69ba      	ldr	r2, [r7, #24]
 800a9a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9a4:	611a      	str	r2, [r3, #16]

  // control
  dwc2_depctl_t depctl = {.value = dep->ctl};
 800a9a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	617b      	str	r3, [r7, #20]
  depctl.clear_nak = 1;
 800a9ac:	7dfb      	ldrb	r3, [r7, #23]
 800a9ae:	f043 0304 	orr.w	r3, r3, #4
 800a9b2:	75fb      	strb	r3, [r7, #23]
  depctl.enable = 1;
 800a9b4:	7dfb      	ldrb	r3, [r7, #23]
 800a9b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a9ba:	75fb      	strb	r3, [r7, #23]
  if (depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS) {
 800a9bc:	7dbb      	ldrb	r3, [r7, #22]
 800a9be:	f003 030c 	and.w	r3, r3, #12
 800a9c2:	b2db      	uxtb	r3, r3
 800a9c4:	2b04      	cmp	r3, #4
 800a9c6:	d116      	bne.n	800a9f6 <edpt_schedule_packets+0x156>
    const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800a9c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a9ca:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800a9ce:	60fb      	str	r3, [r7, #12]
    const uint32_t odd_now = dsts.frame_number & 1u;
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800a9d6:	b29b      	uxth	r3, r3
 800a9d8:	f003 0301 	and.w	r3, r3, #1
 800a9dc:	637b      	str	r3, [r7, #52]	@ 0x34
    if (odd_now != 0) {
 800a9de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d004      	beq.n	800a9ee <edpt_schedule_packets+0x14e>
      depctl.set_data0_iso_even = 1;
 800a9e4:	7dfb      	ldrb	r3, [r7, #23]
 800a9e6:	f043 0310 	orr.w	r3, r3, #16
 800a9ea:	75fb      	strb	r3, [r7, #23]
 800a9ec:	e003      	b.n	800a9f6 <edpt_schedule_packets+0x156>
    } else {
      depctl.set_data1_iso_odd = 1;
 800a9ee:	7dfb      	ldrb	r3, [r7, #23]
 800a9f0:	f043 0320 	orr.w	r3, r3, #32
 800a9f4:	75fb      	strb	r3, [r7, #23]
 800a9f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a9f8:	61fb      	str	r3, [r7, #28]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800a9fa:	69fb      	ldr	r3, [r7, #28]
 800a9fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a9fe:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800aa00:	2300      	movs	r3, #0
    }
  }

  const bool is_dma = dma_device_enabled(dwc2);
 800aa02:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if(is_dma) {
 800aa06:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d021      	beq.n	800aa52 <edpt_schedule_packets+0x1b2>
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800aa0e:	797b      	ldrb	r3, [r7, #5]
 800aa10:	2b01      	cmp	r3, #1
 800aa12:	d10b      	bne.n	800aa2c <edpt_schedule_packets+0x18c>
 800aa14:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d007      	beq.n	800aa2c <edpt_schedule_packets+0x18c>
      dcd_dcache_clean(xfer->buffer, total_bytes);
 800aa1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800aa24:	4611      	mov	r1, r2
 800aa26:	4618      	mov	r0, r3
 800aa28:	f7fd faff 	bl	800802a <dcd_dcache_clean>
    }
    dep->diepdma = (uintptr_t) xfer->buffer;
 800aa2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	461a      	mov	r2, r3
 800aa32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa34:	615a      	str	r2, [r3, #20]
    dep->diepctl = depctl.value; // enable endpoint
 800aa36:	697a      	ldr	r2, [r7, #20]
 800aa38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa3a:	601a      	str	r2, [r3, #0]
    // Advance buffer pointer for EP0
    if (epnum == 0) {
 800aa3c:	79bb      	ldrb	r3, [r7, #6]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d12e      	bne.n	800aaa0 <edpt_schedule_packets+0x200>
      xfer->buffer += total_bytes;
 800aa42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa44:	681a      	ldr	r2, [r3, #0]
 800aa46:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800aa4a:	441a      	add	r2, r3
 800aa4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa4e:	601a      	str	r2, [r3, #0]
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
         dwc2->diepempmsk |= (1u << epnum);
      }
    }
  }
}
 800aa50:	e026      	b.n	800aaa0 <edpt_schedule_packets+0x200>
    dep->diepctl = depctl.value; // enable endpoint
 800aa52:	697a      	ldr	r2, [r7, #20]
 800aa54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa56:	601a      	str	r2, [r3, #0]
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800aa58:	797b      	ldrb	r3, [r7, #5]
 800aa5a:	2b01      	cmp	r3, #1
 800aa5c:	d120      	bne.n	800aaa0 <edpt_schedule_packets+0x200>
 800aa5e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d01c      	beq.n	800aaa0 <edpt_schedule_packets+0x200>
      const uint16_t xferred_bytes = epin_write_tx_fifo(rhport, epnum);
 800aa66:	79ba      	ldrb	r2, [r7, #6]
 800aa68:	79fb      	ldrb	r3, [r7, #7]
 800aa6a:	4611      	mov	r1, r2
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	f7ff fe91 	bl	800a794 <epin_write_tx_fifo>
 800aa72:	4603      	mov	r3, r0
 800aa74:	863b      	strh	r3, [r7, #48]	@ 0x30
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
 800aa76:	79bb      	ldrb	r3, [r7, #6]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d011      	beq.n	800aaa0 <edpt_schedule_packets+0x200>
 800aa7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa7e:	891b      	ldrh	r3, [r3, #8]
 800aa80:	461a      	mov	r2, r3
 800aa82:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800aa84:	1ad3      	subs	r3, r2, r3
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	dd0a      	ble.n	800aaa0 <edpt_schedule_packets+0x200>
         dwc2->diepempmsk |= (1u << epnum);
 800aa8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa8c:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800aa90:	79bb      	ldrb	r3, [r7, #6]
 800aa92:	2101      	movs	r1, #1
 800aa94:	fa01 f303 	lsl.w	r3, r1, r3
 800aa98:	431a      	orrs	r2, r3
 800aa9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa9c:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
}
 800aaa0:	bf00      	nop
 800aaa2:	3748      	adds	r7, #72	@ 0x48
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	bd80      	pop	{r7, pc}
 800aaa8:	0800d330 	.word	0x0800d330
 800aaac:	20010f38 	.word	0x20010f38
 800aab0:	20010fb8 	.word	0x20010fb8

0800aab4 <dcd_init>:

//--------------------------------------------------------------------
// Controller API
//--------------------------------------------------------------------
bool dcd_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b08c      	sub	sp, #48	@ 0x30
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	4603      	mov	r3, r0
 800aabc:	6039      	str	r1, [r7, #0]
 800aabe:	71fb      	strb	r3, [r7, #7]
 800aac0:	79fb      	ldrb	r3, [r7, #7]
 800aac2:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800aac4:	7dfb      	ldrb	r3, [r7, #23]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d001      	beq.n	800aace <dcd_init+0x1a>
    rhport = 0;
 800aaca:	2300      	movs	r3, #0
 800aacc:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800aace:	7dfb      	ldrb	r3, [r7, #23]
 800aad0:	4a43      	ldr	r2, [pc, #268]	@ (800abe0 <dcd_init+0x12c>)
 800aad2:	011b      	lsls	r3, r3, #4
 800aad4:	4413      	add	r3, r2
 800aad6:	681b      	ldr	r3, [r3, #0]
  (void) rh_init;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800aad8:	62bb      	str	r3, [r7, #40]	@ 0x28

  tu_memclr(&_dcd_data, sizeof(_dcd_data));
 800aada:	2208      	movs	r2, #8
 800aadc:	2100      	movs	r1, #0
 800aade:	4841      	ldr	r0, [pc, #260]	@ (800abe4 <dcd_init+0x130>)
 800aae0:	f002 fa6b 	bl	800cfba <memset>

  // Core Initialization
  const bool is_highspeed = dwc2_core_is_highspeed(dwc2, TUSB_ROLE_DEVICE);
 800aae4:	2101      	movs	r1, #1
 800aae6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aae8:	f001 fafa 	bl	800c0e0 <dwc2_core_is_highspeed>
 800aaec:	4603      	mov	r3, r0
 800aaee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800aaf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aaf4:	61bb      	str	r3, [r7, #24]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800aaf6:	69bb      	ldr	r3, [r7, #24]
 800aaf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aafa:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800aafc:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800aafe:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  TU_ASSERT(dwc2_core_init(rhport, is_highspeed, is_dma));
 800ab02:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800ab06:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 800ab0a:	79fb      	ldrb	r3, [r7, #7]
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	f001 fb05 	bl	800c11c <dwc2_core_init>
 800ab12:	4603      	mov	r3, r0
 800ab14:	f083 0301 	eor.w	r3, r3, #1
 800ab18:	b2db      	uxtb	r3, r3
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d00a      	beq.n	800ab34 <dcd_init+0x80>
 800ab1e:	4b32      	ldr	r3, [pc, #200]	@ (800abe8 <dcd_init+0x134>)
 800ab20:	61fb      	str	r3, [r7, #28]
 800ab22:	69fb      	ldr	r3, [r7, #28]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	f003 0301 	and.w	r3, r3, #1
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d000      	beq.n	800ab30 <dcd_init+0x7c>
 800ab2e:	be00      	bkpt	0x0000
 800ab30:	2300      	movs	r3, #0
 800ab32:	e050      	b.n	800abd6 <dcd_init+0x122>

  //------------- 7.1 Device Initialization -------------//
  // Set device max speed
  uint32_t dcfg = dwc2->dcfg & ~DCFG_DSPD_Msk;
 800ab34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab36:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800ab3a:	f023 0303 	bic.w	r3, r3, #3
 800ab3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (is_highspeed) {
 800ab40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d00d      	beq.n	800ab64 <dcd_init+0xb0>
    // dcfg Highspeed's mask is 0

    // XCVRDLY: transceiver delay between xcvr_sel and txvalid during device chirp is required
    // when using with some PHYs such as USB334x (USB3341, USB3343, USB3346, USB3347)
    const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800ab48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab4c:	60fb      	str	r3, [r7, #12]
    if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 800ab4e:	7b3b      	ldrb	r3, [r7, #12]
 800ab50:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800ab54:	b2db      	uxtb	r3, r3
 800ab56:	2b80      	cmp	r3, #128	@ 0x80
 800ab58:	d108      	bne.n	800ab6c <dcd_init+0xb8>
      dcfg |= DCFG_XCVRDLY;
 800ab5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ab60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ab62:	e003      	b.n	800ab6c <dcd_init+0xb8>
    }
  } else {
    dcfg |= DCFG_DSPD_FS << DCFG_DSPD_Pos;
 800ab64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab66:	f043 0303 	orr.w	r3, r3, #3
 800ab6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  dcfg |= DCFG_NZLSOHSK; // send STALL back and discard if host send non-zlp during control status
 800ab6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab6e:	f043 0304 	orr.w	r3, r3, #4
 800ab72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dwc2->dcfg = dcfg;
 800ab74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab78:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  dcd_disconnect(rhport);
 800ab7c:	79fb      	ldrb	r3, [r7, #7]
 800ab7e:	4618      	mov	r0, r3
 800ab80:	f000 f8e2 	bl	800ad48 <dcd_disconnect>

  // Force device mode
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_FHMOD) | GUSBCFG_FDMOD;
 800ab84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab86:	68db      	ldr	r3, [r3, #12]
 800ab88:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800ab8c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800ab90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab92:	60da      	str	r2, [r3, #12]

  // Clear A override, force B Valid
  dwc2->gotgctl = (dwc2->gotgctl & ~GOTGCTL_AVALOEN) | GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 800ab94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 800ab9c:	f043 02c0 	orr.w	r2, r3, #192	@ 0xc0
 800aba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aba2:	601a      	str	r2, [r3, #0]
  // No hardware detection of Vbus B-session is available on the STM32N6
  dwc2->stm32_gccfg |= STM32_GCCFG_VBVALOVAL;
#endif

  // Enable required interrupts
  dwc2->gintmsk |= GINTMSK_OTGINT | GINTMSK_USBRST | GINTMSK_ENUMDNEM | GINTMSK_WUIM;
 800aba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aba6:	699a      	ldr	r2, [r3, #24]
 800aba8:	4b10      	ldr	r3, [pc, #64]	@ (800abec <dcd_init+0x138>)
 800abaa:	4313      	orrs	r3, r2
 800abac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800abae:	6193      	str	r3, [r2, #24]

  // TX FIFO empty level for interrupt is complete empty
  uint32_t gahbcfg = dwc2->gahbcfg;
 800abb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abb2:	689b      	ldr	r3, [r3, #8]
 800abb4:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_TX_FIFO_EPMTY_LVL;
 800abb6:	6a3b      	ldr	r3, [r7, #32]
 800abb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800abbc:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_GINT; // Enable global interrupt
 800abbe:	6a3b      	ldr	r3, [r7, #32]
 800abc0:	f043 0301 	orr.w	r3, r3, #1
 800abc4:	623b      	str	r3, [r7, #32]
  dwc2->gahbcfg = gahbcfg;
 800abc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abc8:	6a3a      	ldr	r2, [r7, #32]
 800abca:	609a      	str	r2, [r3, #8]

  dcd_connect(rhport);
 800abcc:	79fb      	ldrb	r3, [r7, #7]
 800abce:	4618      	mov	r0, r3
 800abd0:	f000 f898 	bl	800ad04 <dcd_connect>
  return true;
 800abd4:	2301      	movs	r3, #1
}
 800abd6:	4618      	mov	r0, r3
 800abd8:	3730      	adds	r7, #48	@ 0x30
 800abda:	46bd      	mov	sp, r7
 800abdc:	bd80      	pop	{r7, pc}
 800abde:	bf00      	nop
 800abe0:	0800d330 	.word	0x0800d330
 800abe4:	20010fb8 	.word	0x20010fb8
 800abe8:	e000edf0 	.word	0xe000edf0
 800abec:	80003004 	.word	0x80003004

0800abf0 <dcd_int_enable>:

void dcd_int_enable(uint8_t rhport) {
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b084      	sub	sp, #16
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	4603      	mov	r3, r0
 800abf8:	71fb      	strb	r3, [r7, #7]
 800abfa:	79fb      	ldrb	r3, [r7, #7]
 800abfc:	73fb      	strb	r3, [r7, #15]
 800abfe:	2301      	movs	r3, #1
 800ac00:	73bb      	strb	r3, [r7, #14]
 800ac02:	2301      	movs	r3, #1
 800ac04:	737b      	strb	r3, [r7, #13]
// SystemCoreClock is already included by family header
// extern uint32_t SystemCoreClock;

TU_ATTR_ALWAYS_INLINE static inline void dwc2_int_set(uint8_t rhport, tusb_role_t role, bool enabled) {
  (void) role;
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 800ac06:	7bfb      	ldrb	r3, [r7, #15]
 800ac08:	4a0c      	ldr	r2, [pc, #48]	@ (800ac3c <dcd_int_enable+0x4c>)
 800ac0a:	011b      	lsls	r3, r3, #4
 800ac0c:	4413      	add	r3, r2
 800ac0e:	3304      	adds	r3, #4
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 800ac14:	7b7b      	ldrb	r3, [r7, #13]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d005      	beq.n	800ac26 <dcd_int_enable+0x36>
    NVIC_EnableIRQ(irqn);
 800ac1a:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800ac1e:	4618      	mov	r0, r3
 800ac20:	f7ff fa7a 	bl	800a118 <__NVIC_EnableIRQ>
  } else {
    NVIC_DisableIRQ(irqn);
  }
}
 800ac24:	e004      	b.n	800ac30 <dcd_int_enable+0x40>
    NVIC_DisableIRQ(irqn);
 800ac26:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	f7ff fa92 	bl	800a154 <__NVIC_DisableIRQ>
}
 800ac30:	bf00      	nop
  dwc2_dcd_int_enable(rhport);
}
 800ac32:	bf00      	nop
 800ac34:	3710      	adds	r7, #16
 800ac36:	46bd      	mov	sp, r7
 800ac38:	bd80      	pop	{r7, pc}
 800ac3a:	bf00      	nop
 800ac3c:	0800d330 	.word	0x0800d330

0800ac40 <dcd_int_disable>:

void dcd_int_disable(uint8_t rhport) {
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b084      	sub	sp, #16
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	4603      	mov	r3, r0
 800ac48:	71fb      	strb	r3, [r7, #7]
 800ac4a:	79fb      	ldrb	r3, [r7, #7]
 800ac4c:	73fb      	strb	r3, [r7, #15]
 800ac4e:	2301      	movs	r3, #1
 800ac50:	73bb      	strb	r3, [r7, #14]
 800ac52:	2300      	movs	r3, #0
 800ac54:	737b      	strb	r3, [r7, #13]
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 800ac56:	7bfb      	ldrb	r3, [r7, #15]
 800ac58:	4a0c      	ldr	r2, [pc, #48]	@ (800ac8c <dcd_int_disable+0x4c>)
 800ac5a:	011b      	lsls	r3, r3, #4
 800ac5c:	4413      	add	r3, r2
 800ac5e:	3304      	adds	r3, #4
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 800ac64:	7b7b      	ldrb	r3, [r7, #13]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d005      	beq.n	800ac76 <dcd_int_disable+0x36>
    NVIC_EnableIRQ(irqn);
 800ac6a:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800ac6e:	4618      	mov	r0, r3
 800ac70:	f7ff fa52 	bl	800a118 <__NVIC_EnableIRQ>
}
 800ac74:	e004      	b.n	800ac80 <dcd_int_disable+0x40>
    NVIC_DisableIRQ(irqn);
 800ac76:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	f7ff fa6a 	bl	800a154 <__NVIC_DisableIRQ>
}
 800ac80:	bf00      	nop
  dwc2_dcd_int_disable(rhport);
}
 800ac82:	bf00      	nop
 800ac84:	3710      	adds	r7, #16
 800ac86:	46bd      	mov	sp, r7
 800ac88:	bd80      	pop	{r7, pc}
 800ac8a:	bf00      	nop
 800ac8c:	0800d330 	.word	0x0800d330

0800ac90 <dcd_set_address>:

void dcd_set_address(uint8_t rhport, uint8_t dev_addr) {
 800ac90:	b580      	push	{r7, lr}
 800ac92:	b086      	sub	sp, #24
 800ac94:	af02      	add	r7, sp, #8
 800ac96:	4603      	mov	r3, r0
 800ac98:	460a      	mov	r2, r1
 800ac9a:	71fb      	strb	r3, [r7, #7]
 800ac9c:	4613      	mov	r3, r2
 800ac9e:	71bb      	strb	r3, [r7, #6]
 800aca0:	79fb      	ldrb	r3, [r7, #7]
 800aca2:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800aca4:	7a7b      	ldrb	r3, [r7, #9]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d001      	beq.n	800acae <dcd_set_address+0x1e>
    rhport = 0;
 800acaa:	2300      	movs	r3, #0
 800acac:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800acae:	7a7b      	ldrb	r3, [r7, #9]
 800acb0:	4a13      	ldr	r2, [pc, #76]	@ (800ad00 <dcd_set_address+0x70>)
 800acb2:	011b      	lsls	r3, r3, #4
 800acb4:	4413      	add	r3, r2
 800acb6:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800acb8:	60fb      	str	r3, [r7, #12]
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DAD_Msk) | (dev_addr << DCFG_DAD_Pos);
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800acc0:	f423 62fe 	bic.w	r2, r3, #2032	@ 0x7f0
 800acc4:	79bb      	ldrb	r3, [r7, #6]
 800acc6:	011b      	lsls	r3, r3, #4
 800acc8:	431a      	orrs	r2, r3
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
 800acd0:	2300      	movs	r3, #0
 800acd2:	72fb      	strb	r3, [r7, #11]
 800acd4:	2301      	movs	r3, #1
 800acd6:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
 800acd8:	7abb      	ldrb	r3, [r7, #10]
 800acda:	2b01      	cmp	r3, #1
 800acdc:	d101      	bne.n	800ace2 <dcd_set_address+0x52>
 800acde:	2280      	movs	r2, #128	@ 0x80
 800ace0:	e000      	b.n	800ace4 <dcd_set_address+0x54>
 800ace2:	2200      	movs	r2, #0
 800ace4:	7afb      	ldrb	r3, [r7, #11]
 800ace6:	4313      	orrs	r3, r2
 800ace8:	b2d9      	uxtb	r1, r3

  // Response with status after changing device address
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0, false);
 800acea:	79f8      	ldrb	r0, [r7, #7]
 800acec:	2300      	movs	r3, #0
 800acee:	9300      	str	r3, [sp, #0]
 800acf0:	2300      	movs	r3, #0
 800acf2:	2200      	movs	r2, #0
 800acf4:	f000 f94a 	bl	800af8c <dcd_edpt_xfer>
}
 800acf8:	bf00      	nop
 800acfa:	3710      	adds	r7, #16
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bd80      	pop	{r7, pc}
 800ad00:	0800d330 	.word	0x0800d330

0800ad04 <dcd_connect>:
  dwc2_remote_wakeup_delay();

  dwc2->dctl &= ~DCTL_RWUSIG;
}

void dcd_connect(uint8_t rhport) {
 800ad04:	b480      	push	{r7}
 800ad06:	b085      	sub	sp, #20
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	4603      	mov	r3, r0
 800ad0c:	71fb      	strb	r3, [r7, #7]
 800ad0e:	79fb      	ldrb	r3, [r7, #7]
 800ad10:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ad12:	7afb      	ldrb	r3, [r7, #11]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d001      	beq.n	800ad1c <dcd_connect+0x18>
    rhport = 0;
 800ad18:	2300      	movs	r3, #0
 800ad1a:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ad1c:	7afb      	ldrb	r3, [r7, #11]
 800ad1e:	4a09      	ldr	r2, [pc, #36]	@ (800ad44 <dcd_connect+0x40>)
 800ad20:	011b      	lsls	r3, r3, #4
 800ad22:	4413      	add	r3, r2
 800ad24:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800ad26:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 0;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl &= ~DCTL_SDIS;
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800ad2e:	f023 0202 	bic.w	r2, r3, #2
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800ad38:	bf00      	nop
 800ad3a:	3714      	adds	r7, #20
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad42:	4770      	bx	lr
 800ad44:	0800d330 	.word	0x0800d330

0800ad48 <dcd_disconnect>:

void dcd_disconnect(uint8_t rhport) {
 800ad48:	b480      	push	{r7}
 800ad4a:	b085      	sub	sp, #20
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	4603      	mov	r3, r0
 800ad50:	71fb      	strb	r3, [r7, #7]
 800ad52:	79fb      	ldrb	r3, [r7, #7]
 800ad54:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ad56:	7afb      	ldrb	r3, [r7, #11]
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d001      	beq.n	800ad60 <dcd_disconnect+0x18>
    rhport = 0;
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ad60:	7afb      	ldrb	r3, [r7, #11]
 800ad62:	4a09      	ldr	r2, [pc, #36]	@ (800ad88 <dcd_disconnect+0x40>)
 800ad64:	011b      	lsls	r3, r3, #4
 800ad66:	4413      	add	r3, r2
 800ad68:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800ad6a:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 1;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl |= DCTL_SDIS;
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800ad72:	f043 0202 	orr.w	r2, r3, #2
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800ad7c:	bf00      	nop
 800ad7e:	3714      	adds	r7, #20
 800ad80:	46bd      	mov	sp, r7
 800ad82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad86:	4770      	bx	lr
 800ad88:	0800d330 	.word	0x0800d330

0800ad8c <dcd_sof_enable>:

// Be advised: audio, video and possibly other iso-ep classes use dcd_sof_enable() to enable/disable its corresponding ISR on purpose!
void dcd_sof_enable(uint8_t rhport, bool en) {
 800ad8c:	b480      	push	{r7}
 800ad8e:	b085      	sub	sp, #20
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	4603      	mov	r3, r0
 800ad94:	460a      	mov	r2, r1
 800ad96:	71fb      	strb	r3, [r7, #7]
 800ad98:	4613      	mov	r3, r2
 800ad9a:	71bb      	strb	r3, [r7, #6]
 800ad9c:	79fb      	ldrb	r3, [r7, #7]
 800ad9e:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ada0:	7afb      	ldrb	r3, [r7, #11]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d001      	beq.n	800adaa <dcd_sof_enable+0x1e>
    rhport = 0;
 800ada6:	2300      	movs	r3, #0
 800ada8:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800adaa:	7afb      	ldrb	r3, [r7, #11]
 800adac:	4a10      	ldr	r2, [pc, #64]	@ (800adf0 <dcd_sof_enable+0x64>)
 800adae:	011b      	lsls	r3, r3, #4
 800adb0:	4413      	add	r3, r2
 800adb2:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800adb4:	60fb      	str	r3, [r7, #12]

  _dcd_data.sof_en = en;
 800adb6:	4a0f      	ldr	r2, [pc, #60]	@ (800adf4 <dcd_sof_enable+0x68>)
 800adb8:	79bb      	ldrb	r3, [r7, #6]
 800adba:	71d3      	strb	r3, [r2, #7]

  if (en) {
 800adbc:	79bb      	ldrb	r3, [r7, #6]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d009      	beq.n	800add6 <dcd_sof_enable+0x4a>
    dwc2->gintsts = GINTSTS_SOF;
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	2208      	movs	r2, #8
 800adc6:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_SOFM;
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	699b      	ldr	r3, [r3, #24]
 800adcc:	f043 0208 	orr.w	r2, r3, #8
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	619a      	str	r2, [r3, #24]
  } else {
    dwc2->gintmsk &= ~GINTMSK_SOFM;
  }
}
 800add4:	e005      	b.n	800ade2 <dcd_sof_enable+0x56>
    dwc2->gintmsk &= ~GINTMSK_SOFM;
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	699b      	ldr	r3, [r3, #24]
 800adda:	f023 0208 	bic.w	r2, r3, #8
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	619a      	str	r2, [r3, #24]
}
 800ade2:	bf00      	nop
 800ade4:	3714      	adds	r7, #20
 800ade6:	46bd      	mov	sp, r7
 800ade8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adec:	4770      	bx	lr
 800adee:	bf00      	nop
 800adf0:	0800d330 	.word	0x0800d330
 800adf4:	20010fb8 	.word	0x20010fb8

0800adf8 <dcd_edpt_open>:

/*------------------------------------------------------------------*/
/* DCD Endpoint port
 *------------------------------------------------------------------*/

bool dcd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_edpt) {
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b084      	sub	sp, #16
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	4603      	mov	r3, r0
 800ae00:	6039      	str	r1, [r7, #0]
 800ae02:	71fb      	strb	r3, [r7, #7]
  TU_ASSERT(dfifo_alloc(rhport, desc_edpt->bEndpointAddress, tu_edpt_packet_size(desc_edpt)));
 800ae04:	683b      	ldr	r3, [r7, #0]
 800ae06:	7899      	ldrb	r1, [r3, #2]
 800ae08:	683b      	ldr	r3, [r7, #0]
 800ae0a:	60bb      	str	r3, [r7, #8]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800ae0c:	68bb      	ldr	r3, [r7, #8]
 800ae0e:	889b      	ldrh	r3, [r3, #4]
 800ae10:	b29b      	uxth	r3, r3
 800ae12:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ae16:	b29a      	uxth	r2, r3
 800ae18:	79fb      	ldrb	r3, [r7, #7]
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	f7ff f9fe 	bl	800a21c <dfifo_alloc>
 800ae20:	4603      	mov	r3, r0
 800ae22:	f083 0301 	eor.w	r3, r3, #1
 800ae26:	b2db      	uxtb	r3, r3
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d00a      	beq.n	800ae42 <dcd_edpt_open+0x4a>
 800ae2c:	4b0a      	ldr	r3, [pc, #40]	@ (800ae58 <dcd_edpt_open+0x60>)
 800ae2e:	60fb      	str	r3, [r7, #12]
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	f003 0301 	and.w	r3, r3, #1
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d000      	beq.n	800ae3e <dcd_edpt_open+0x46>
 800ae3c:	be00      	bkpt	0x0000
 800ae3e:	2300      	movs	r3, #0
 800ae40:	e005      	b.n	800ae4e <dcd_edpt_open+0x56>
  edpt_activate(rhport, desc_edpt);
 800ae42:	79fb      	ldrb	r3, [r7, #7]
 800ae44:	6839      	ldr	r1, [r7, #0]
 800ae46:	4618      	mov	r0, r3
 800ae48:	f7ff fb22 	bl	800a490 <edpt_activate>
  return true;
 800ae4c:	2301      	movs	r3, #1
}
 800ae4e:	4618      	mov	r0, r3
 800ae50:	3710      	adds	r7, #16
 800ae52:	46bd      	mov	sp, r7
 800ae54:	bd80      	pop	{r7, pc}
 800ae56:	bf00      	nop
 800ae58:	e000edf0 	.word	0xe000edf0

0800ae5c <dcd_edpt_close_all>:

// Close all non-control endpoints, cancel all pending transfers if any.
void dcd_edpt_close_all(uint8_t rhport) {
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	b08c      	sub	sp, #48	@ 0x30
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	4603      	mov	r3, r0
 800ae64:	71fb      	strb	r3, [r7, #7]
 800ae66:	79fb      	ldrb	r3, [r7, #7]
 800ae68:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ae6a:	7ffb      	ldrb	r3, [r7, #31]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d001      	beq.n	800ae74 <dcd_edpt_close_all+0x18>
    rhport = 0;
 800ae70:	2300      	movs	r3, #0
 800ae72:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ae74:	7ffb      	ldrb	r3, [r7, #31]
 800ae76:	4a42      	ldr	r2, [pc, #264]	@ (800af80 <dcd_edpt_close_all+0x124>)
 800ae78:	011b      	lsls	r3, r3, #4
 800ae7a:	4413      	add	r3, r2
 800ae7c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800ae7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 800ae80:	79fb      	ldrb	r3, [r7, #7]
 800ae82:	4a3f      	ldr	r2, [pc, #252]	@ (800af80 <dcd_edpt_close_all+0x124>)
 800ae84:	011b      	lsls	r3, r3, #4
 800ae86:	4413      	add	r3, r2
 800ae88:	3308      	adds	r3, #8
 800ae8a:	781b      	ldrb	r3, [r3, #0]
 800ae8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  usbd_spin_lock(false);
 800ae90:	2000      	movs	r0, #0
 800ae92:	f7fe fc23 	bl	80096dc <usbd_spin_lock>

  _dcd_data.allocated_epin_count = 0;
 800ae96:	4b3b      	ldr	r3, [pc, #236]	@ (800af84 <dcd_edpt_close_all+0x128>)
 800ae98:	2200      	movs	r2, #0
 800ae9a:	719a      	strb	r2, [r3, #6]

  // Disable non-control interrupt
  dwc2->daintmsk = (1 << DAINTMSK_OEPM_Pos) | (1 << DAINTMSK_IEPM_Pos);
 800ae9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae9e:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 800aea2:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c

  for (uint8_t n = 1; n < ep_count; n++) {
 800aea6:	2301      	movs	r3, #1
 800aea8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800aeac:	e038      	b.n	800af20 <dcd_edpt_close_all+0xc4>
    for (uint8_t d = 0; d < 2; d++) {
 800aeae:	2300      	movs	r3, #0
 800aeb0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800aeb4:	e02b      	b.n	800af0e <dcd_edpt_close_all+0xb2>
      dwc2_dep_t* dep = &dwc2->ep[d][n];
 800aeb6:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800aeba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800aebe:	0112      	lsls	r2, r2, #4
 800aec0:	4413      	add	r3, r2
 800aec2:	3348      	adds	r3, #72	@ 0x48
 800aec4:	015b      	lsls	r3, r3, #5
 800aec6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aec8:	4413      	add	r3, r2
 800aeca:	623b      	str	r3, [r7, #32]
 800aecc:	6a3b      	ldr	r3, [r7, #32]
 800aece:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800aed0:	69bb      	ldr	r3, [r7, #24]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	0fdb      	lsrs	r3, r3, #31
 800aed6:	b2db      	uxtb	r3, r3
      if (edpt_is_enabled(dep)) {
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d005      	beq.n	800aee8 <dcd_edpt_close_all+0x8c>
        dep->ctl |= EPCTL_SNAK | EPCTL_EPDIS;
 800aedc:	6a3b      	ldr	r3, [r7, #32]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 800aee4:	6a3b      	ldr	r3, [r7, #32]
 800aee6:	601a      	str	r2, [r3, #0]
      }
      xfer_status[n][1-d].max_size = 0;
 800aee8:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800aeec:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800aef0:	f1c3 0301 	rsb	r3, r3, #1
 800aef4:	4924      	ldr	r1, [pc, #144]	@ (800af88 <dcd_edpt_close_all+0x12c>)
 800aef6:	0052      	lsls	r2, r2, #1
 800aef8:	4413      	add	r3, r2
 800aefa:	011b      	lsls	r3, r3, #4
 800aefc:	440b      	add	r3, r1
 800aefe:	330a      	adds	r3, #10
 800af00:	2200      	movs	r2, #0
 800af02:	801a      	strh	r2, [r3, #0]
    for (uint8_t d = 0; d < 2; d++) {
 800af04:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800af08:	3301      	adds	r3, #1
 800af0a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800af0e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800af12:	2b01      	cmp	r3, #1
 800af14:	d9cf      	bls.n	800aeb6 <dcd_edpt_close_all+0x5a>
  for (uint8_t n = 1; n < ep_count; n++) {
 800af16:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800af1a:	3301      	adds	r3, #1
 800af1c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800af20:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800af24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800af28:	429a      	cmp	r2, r3
 800af2a:	d3c0      	bcc.n	800aeae <dcd_edpt_close_all+0x52>
 800af2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af2e:	613b      	str	r3, [r7, #16]
 800af30:	2310      	movs	r3, #16
 800af32:	73fb      	strb	r3, [r7, #15]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800af34:	7bfb      	ldrb	r3, [r7, #15]
 800af36:	019b      	lsls	r3, r3, #6
 800af38:	f043 0220 	orr.w	r2, r3, #32
 800af3c:	693b      	ldr	r3, [r7, #16]
 800af3e:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800af40:	bf00      	nop
 800af42:	693b      	ldr	r3, [r7, #16]
 800af44:	691b      	ldr	r3, [r3, #16]
 800af46:	f003 0320 	and.w	r3, r3, #32
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d1f9      	bne.n	800af42 <dcd_edpt_close_all+0xe6>
}
 800af4e:	bf00      	nop
 800af50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af52:	617b      	str	r3, [r7, #20]

TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_rx(dwc2_regs_t* dwc2) {
  // flush RX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800af54:	697b      	ldr	r3, [r7, #20]
 800af56:	2210      	movs	r2, #16
 800af58:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800af5a:	bf00      	nop
 800af5c:	697b      	ldr	r3, [r7, #20]
 800af5e:	691b      	ldr	r3, [r3, #16]
 800af60:	f003 0310 	and.w	r3, r3, #16
 800af64:	2b00      	cmp	r3, #0
 800af66:	d1f9      	bne.n	800af5c <dcd_edpt_close_all+0x100>
}
 800af68:	bf00      	nop
    }
  }

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport); // re-init dfifo
 800af6a:	79fb      	ldrb	r3, [r7, #7]
 800af6c:	4618      	mov	r0, r3
 800af6e:	f7ff fa35 	bl	800a3dc <dfifo_device_init>

  usbd_spin_unlock(false);
 800af72:	2000      	movs	r0, #0
 800af74:	f7fe fbd6 	bl	8009724 <usbd_spin_unlock>
}
 800af78:	bf00      	nop
 800af7a:	3730      	adds	r7, #48	@ 0x30
 800af7c:	46bd      	mov	sp, r7
 800af7e:	bd80      	pop	{r7, pc}
 800af80:	0800d330 	.word	0x0800d330
 800af84:	20010fb8 	.word	0x20010fb8
 800af88:	20010f38 	.word	0x20010f38

0800af8c <dcd_edpt_xfer>:
  edpt_disable(rhport, p_endpoint_desc->bEndpointAddress, false);
  edpt_activate(rhport, p_endpoint_desc);
  return true;
}

bool dcd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b086      	sub	sp, #24
 800af90:	af00      	add	r7, sp, #0
 800af92:	603a      	str	r2, [r7, #0]
 800af94:	461a      	mov	r2, r3
 800af96:	4603      	mov	r3, r0
 800af98:	71fb      	strb	r3, [r7, #7]
 800af9a:	460b      	mov	r3, r1
 800af9c:	71bb      	strb	r3, [r7, #6]
 800af9e:	4613      	mov	r3, r2
 800afa0:	80bb      	strh	r3, [r7, #4]
 800afa2:	79bb      	ldrb	r3, [r7, #6]
 800afa4:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800afa6:	7bbb      	ldrb	r3, [r7, #14]
 800afa8:	f003 030f 	and.w	r3, r3, #15
 800afac:	b2db      	uxtb	r3, r3
  (void) is_isr;
  uint8_t const epnum = tu_edpt_number(ep_addr);
 800afae:	75bb      	strb	r3, [r7, #22]
 800afb0:	79bb      	ldrb	r3, [r7, #6]
 800afb2:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800afb4:	7bfb      	ldrb	r3, [r7, #15]
 800afb6:	09db      	lsrs	r3, r3, #7
 800afb8:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800afba:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800afbc:	7dba      	ldrb	r2, [r7, #22]
 800afbe:	7d7b      	ldrb	r3, [r7, #21]
 800afc0:	0052      	lsls	r2, r2, #1
 800afc2:	4413      	add	r3, r2
 800afc4:	011b      	lsls	r3, r3, #4
 800afc6:	4a1b      	ldr	r2, [pc, #108]	@ (800b034 <dcd_edpt_xfer+0xa8>)
 800afc8:	4413      	add	r3, r2
 800afca:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 800afcc:	f897 3020 	ldrb.w	r3, [r7, #32]
 800afd0:	4618      	mov	r0, r3
 800afd2:	f7fe fb83 	bl	80096dc <usbd_spin_lock>

  if (xfer->max_size == 0) {
 800afd6:	693b      	ldr	r3, [r7, #16]
 800afd8:	895b      	ldrh	r3, [r3, #10]
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d102      	bne.n	800afe4 <dcd_edpt_xfer+0x58>
    ret = false;  // Endpoint is closed
 800afde:	2300      	movs	r3, #0
 800afe0:	75fb      	strb	r3, [r7, #23]
 800afe2:	e01c      	b.n	800b01e <dcd_edpt_xfer+0x92>
  } else {
    xfer->buffer = buffer;
 800afe4:	693b      	ldr	r3, [r7, #16]
 800afe6:	683a      	ldr	r2, [r7, #0]
 800afe8:	601a      	str	r2, [r3, #0]
    xfer->ff = NULL;
 800afea:	693b      	ldr	r3, [r7, #16]
 800afec:	2200      	movs	r2, #0
 800afee:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 800aff0:	693b      	ldr	r3, [r7, #16]
 800aff2:	88ba      	ldrh	r2, [r7, #4]
 800aff4:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 800aff6:	693b      	ldr	r3, [r7, #16]
 800aff8:	7b1a      	ldrb	r2, [r3, #12]
 800affa:	693b      	ldr	r3, [r7, #16]
 800affc:	735a      	strb	r2, [r3, #13]

    // EP0 can only handle one packet
    if (epnum == 0) {
 800affe:	7dbb      	ldrb	r3, [r7, #22]
 800b000:	2b00      	cmp	r3, #0
 800b002:	d104      	bne.n	800b00e <dcd_edpt_xfer+0x82>
      _dcd_data.ep0_pending[dir] = total_bytes;
 800b004:	7d7b      	ldrb	r3, [r7, #21]
 800b006:	490c      	ldr	r1, [pc, #48]	@ (800b038 <dcd_edpt_xfer+0xac>)
 800b008:	88ba      	ldrh	r2, [r7, #4]
 800b00a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    }

    // Schedule packets to be sent within interrupt
    edpt_schedule_packets(rhport, epnum, dir);
 800b00e:	7d7a      	ldrb	r2, [r7, #21]
 800b010:	7db9      	ldrb	r1, [r7, #22]
 800b012:	79fb      	ldrb	r3, [r7, #7]
 800b014:	4618      	mov	r0, r3
 800b016:	f7ff fc43 	bl	800a8a0 <edpt_schedule_packets>
    ret = true;
 800b01a:	2301      	movs	r3, #1
 800b01c:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 800b01e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b022:	4618      	mov	r0, r3
 800b024:	f7fe fb7e 	bl	8009724 <usbd_spin_unlock>

  return ret;
 800b028:	7dfb      	ldrb	r3, [r7, #23]
}
 800b02a:	4618      	mov	r0, r3
 800b02c:	3718      	adds	r7, #24
 800b02e:	46bd      	mov	sp, r7
 800b030:	bd80      	pop	{r7, pc}
 800b032:	bf00      	nop
 800b034:	20010f38 	.word	0x20010f38
 800b038:	20010fb8 	.word	0x20010fb8

0800b03c <dcd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool dcd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 800b03c:	b580      	push	{r7, lr}
 800b03e:	b086      	sub	sp, #24
 800b040:	af00      	add	r7, sp, #0
 800b042:	603a      	str	r2, [r7, #0]
 800b044:	461a      	mov	r2, r3
 800b046:	4603      	mov	r3, r0
 800b048:	71fb      	strb	r3, [r7, #7]
 800b04a:	460b      	mov	r3, r1
 800b04c:	71bb      	strb	r3, [r7, #6]
 800b04e:	4613      	mov	r3, r2
 800b050:	80bb      	strh	r3, [r7, #4]
  (void) is_isr;
  // USB buffers always work in bytes so to avoid unnecessary divisions we demand item_size = 1
  TU_ASSERT(ff->item_size == 1);
 800b052:	683b      	ldr	r3, [r7, #0]
 800b054:	88db      	ldrh	r3, [r3, #6]
 800b056:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800b05a:	b29b      	uxth	r3, r3
 800b05c:	2b01      	cmp	r3, #1
 800b05e:	d00a      	beq.n	800b076 <dcd_edpt_xfer_fifo+0x3a>
 800b060:	4b25      	ldr	r3, [pc, #148]	@ (800b0f8 <dcd_edpt_xfer_fifo+0xbc>)
 800b062:	60fb      	str	r3, [r7, #12]
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	f003 0301 	and.w	r3, r3, #1
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d000      	beq.n	800b072 <dcd_edpt_xfer_fifo+0x36>
 800b070:	be00      	bkpt	0x0000
 800b072:	2300      	movs	r3, #0
 800b074:	e03b      	b.n	800b0ee <dcd_edpt_xfer_fifo+0xb2>
 800b076:	79bb      	ldrb	r3, [r7, #6]
 800b078:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800b07a:	7abb      	ldrb	r3, [r7, #10]
 800b07c:	f003 030f 	and.w	r3, r3, #15
 800b080:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800b082:	75bb      	strb	r3, [r7, #22]
 800b084:	79bb      	ldrb	r3, [r7, #6]
 800b086:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800b088:	7afb      	ldrb	r3, [r7, #11]
 800b08a:	09db      	lsrs	r3, r3, #7
 800b08c:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800b08e:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800b090:	7dba      	ldrb	r2, [r7, #22]
 800b092:	7d7b      	ldrb	r3, [r7, #21]
 800b094:	0052      	lsls	r2, r2, #1
 800b096:	4413      	add	r3, r2
 800b098:	011b      	lsls	r3, r3, #4
 800b09a:	4a18      	ldr	r2, [pc, #96]	@ (800b0fc <dcd_edpt_xfer_fifo+0xc0>)
 800b09c:	4413      	add	r3, r2
 800b09e:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 800b0a0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b0a4:	4618      	mov	r0, r3
 800b0a6:	f7fe fb19 	bl	80096dc <usbd_spin_lock>

  if (xfer->max_size == 0) {
 800b0aa:	693b      	ldr	r3, [r7, #16]
 800b0ac:	895b      	ldrh	r3, [r3, #10]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d102      	bne.n	800b0b8 <dcd_edpt_xfer_fifo+0x7c>
    ret = false;  // Endpoint is closed
 800b0b2:	2300      	movs	r3, #0
 800b0b4:	75fb      	strb	r3, [r7, #23]
 800b0b6:	e014      	b.n	800b0e2 <dcd_edpt_xfer_fifo+0xa6>
  } else {
    xfer->buffer = NULL;
 800b0b8:	693b      	ldr	r3, [r7, #16]
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	601a      	str	r2, [r3, #0]
    xfer->ff = ff;
 800b0be:	693b      	ldr	r3, [r7, #16]
 800b0c0:	683a      	ldr	r2, [r7, #0]
 800b0c2:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 800b0c4:	693b      	ldr	r3, [r7, #16]
 800b0c6:	88ba      	ldrh	r2, [r7, #4]
 800b0c8:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 800b0ca:	693b      	ldr	r3, [r7, #16]
 800b0cc:	7b1a      	ldrb	r2, [r3, #12]
 800b0ce:	693b      	ldr	r3, [r7, #16]
 800b0d0:	735a      	strb	r2, [r3, #13]

    // Schedule packets to be sent within interrupt
    // TODO xfer fifo may only available for slave mode
    edpt_schedule_packets(rhport, epnum, dir);
 800b0d2:	7d7a      	ldrb	r2, [r7, #21]
 800b0d4:	7db9      	ldrb	r1, [r7, #22]
 800b0d6:	79fb      	ldrb	r3, [r7, #7]
 800b0d8:	4618      	mov	r0, r3
 800b0da:	f7ff fbe1 	bl	800a8a0 <edpt_schedule_packets>
    ret = true;
 800b0de:	2301      	movs	r3, #1
 800b0e0:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 800b0e2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	f7fe fb1c 	bl	8009724 <usbd_spin_unlock>

  return ret;
 800b0ec:	7dfb      	ldrb	r3, [r7, #23]
}
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	3718      	adds	r7, #24
 800b0f2:	46bd      	mov	sp, r7
 800b0f4:	bd80      	pop	{r7, pc}
 800b0f6:	bf00      	nop
 800b0f8:	e000edf0 	.word	0xe000edf0
 800b0fc:	20010f38 	.word	0x20010f38

0800b100 <dcd_edpt_stall>:

void dcd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 800b100:	b580      	push	{r7, lr}
 800b102:	b086      	sub	sp, #24
 800b104:	af00      	add	r7, sp, #0
 800b106:	4603      	mov	r3, r0
 800b108:	460a      	mov	r2, r1
 800b10a:	71fb      	strb	r3, [r7, #7]
 800b10c:	4613      	mov	r3, r2
 800b10e:	71bb      	strb	r3, [r7, #6]
 800b110:	79fb      	ldrb	r3, [r7, #7]
 800b112:	74bb      	strb	r3, [r7, #18]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b114:	7cbb      	ldrb	r3, [r7, #18]
 800b116:	2b00      	cmp	r3, #0
 800b118:	d001      	beq.n	800b11e <dcd_edpt_stall+0x1e>
    rhport = 0;
 800b11a:	2300      	movs	r3, #0
 800b11c:	74bb      	strb	r3, [r7, #18]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b11e:	7cbb      	ldrb	r3, [r7, #18]
 800b120:	4a11      	ldr	r2, [pc, #68]	@ (800b168 <dcd_edpt_stall+0x68>)
 800b122:	011b      	lsls	r3, r3, #4
 800b124:	4413      	add	r3, r2
 800b126:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800b128:	617b      	str	r3, [r7, #20]
  edpt_disable(rhport, ep_addr, true);
 800b12a:	79b9      	ldrb	r1, [r7, #6]
 800b12c:	79fb      	ldrb	r3, [r7, #7]
 800b12e:	2201      	movs	r2, #1
 800b130:	4618      	mov	r0, r3
 800b132:	f7ff fa5f 	bl	800a5f4 <edpt_disable>
 800b136:	79bb      	ldrb	r3, [r7, #6]
 800b138:	74fb      	strb	r3, [r7, #19]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800b13a:	7cfb      	ldrb	r3, [r7, #19]
 800b13c:	f003 030f 	and.w	r3, r3, #15
 800b140:	b2db      	uxtb	r3, r3

  // For control endpoint, prepare to receive SETUP packet
  if (tu_edpt_number(ep_addr) == 0) {
 800b142:	2b00      	cmp	r3, #0
 800b144:	d10b      	bne.n	800b15e <dcd_edpt_stall+0x5e>
 800b146:	697b      	ldr	r3, [r7, #20]
 800b148:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b14e:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800b150:	2300      	movs	r3, #0
    if (dma_device_enabled(dwc2)) {
 800b152:	2b00      	cmp	r3, #0
 800b154:	d003      	beq.n	800b15e <dcd_edpt_stall+0x5e>
      dma_setup_prepare(rhport);
 800b156:	79fb      	ldrb	r3, [r7, #7]
 800b158:	4618      	mov	r0, r3
 800b15a:	f7ff f81f 	bl	800a19c <dma_setup_prepare>
    }
  }
}
 800b15e:	bf00      	nop
 800b160:	3718      	adds	r7, #24
 800b162:	46bd      	mov	sp, r7
 800b164:	bd80      	pop	{r7, pc}
 800b166:	bf00      	nop
 800b168:	0800d330 	.word	0x0800d330

0800b16c <dcd_edpt_clear_stall>:

void dcd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 800b16c:	b480      	push	{r7}
 800b16e:	b087      	sub	sp, #28
 800b170:	af00      	add	r7, sp, #0
 800b172:	4603      	mov	r3, r0
 800b174:	460a      	mov	r2, r1
 800b176:	71fb      	strb	r3, [r7, #7]
 800b178:	4613      	mov	r3, r2
 800b17a:	71bb      	strb	r3, [r7, #6]
 800b17c:	79fb      	ldrb	r3, [r7, #7]
 800b17e:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b180:	7a7b      	ldrb	r3, [r7, #9]
 800b182:	2b00      	cmp	r3, #0
 800b184:	d001      	beq.n	800b18a <dcd_edpt_clear_stall+0x1e>
    rhport = 0;
 800b186:	2300      	movs	r3, #0
 800b188:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b18a:	7a7b      	ldrb	r3, [r7, #9]
 800b18c:	4a19      	ldr	r2, [pc, #100]	@ (800b1f4 <dcd_edpt_clear_stall+0x88>)
 800b18e:	011b      	lsls	r3, r3, #4
 800b190:	4413      	add	r3, r2
 800b192:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800b194:	617b      	str	r3, [r7, #20]
 800b196:	79bb      	ldrb	r3, [r7, #6]
 800b198:	72bb      	strb	r3, [r7, #10]
 800b19a:	7abb      	ldrb	r3, [r7, #10]
 800b19c:	f003 030f 	and.w	r3, r3, #15
 800b1a0:	b2db      	uxtb	r3, r3
  uint8_t const epnum = tu_edpt_number(ep_addr);
 800b1a2:	74fb      	strb	r3, [r7, #19]
 800b1a4:	79bb      	ldrb	r3, [r7, #6]
 800b1a6:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800b1a8:	7afb      	ldrb	r3, [r7, #11]
 800b1aa:	09db      	lsrs	r3, r3, #7
 800b1ac:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800b1ae:	74bb      	strb	r3, [r7, #18]
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800b1b0:	7cbb      	ldrb	r3, [r7, #18]
 800b1b2:	2b01      	cmp	r3, #1
 800b1b4:	bf14      	ite	ne
 800b1b6:	2301      	movne	r3, #1
 800b1b8:	2300      	moveq	r3, #0
 800b1ba:	b2db      	uxtb	r3, r3
 800b1bc:	461a      	mov	r2, r3
 800b1be:	7cfb      	ldrb	r3, [r7, #19]
 800b1c0:	0112      	lsls	r2, r2, #4
 800b1c2:	4413      	add	r3, r2
 800b1c4:	3348      	adds	r3, #72	@ 0x48
 800b1c6:	015b      	lsls	r3, r3, #5
 800b1c8:	697a      	ldr	r2, [r7, #20]
 800b1ca:	4413      	add	r3, r2
 800b1cc:	60fb      	str	r3, [r7, #12]

  // Clear stall and reset data toggle
  dep->ctl &= ~EPCTL_STALL;;
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	601a      	str	r2, [r3, #0]
  dep->ctl |= EPCTL_SD0PID_SEVNFRM;
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	601a      	str	r2, [r3, #0]
}
 800b1e6:	bf00      	nop
 800b1e8:	371c      	adds	r7, #28
 800b1ea:	46bd      	mov	sp, r7
 800b1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f0:	4770      	bx	lr
 800b1f2:	bf00      	nop
 800b1f4:	0800d330 	.word	0x0800d330

0800b1f8 <handle_bus_reset>:
// Interrupt Handler
//--------------------------------------------------------------------

// 7.4.1 Initialization on USB Reset
// Must be called from critical section
static void handle_bus_reset(uint8_t rhport) {
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b090      	sub	sp, #64	@ 0x40
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	4603      	mov	r3, r0
 800b200:	71fb      	strb	r3, [r7, #7]
 800b202:	79fb      	ldrb	r3, [r7, #7]
 800b204:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b208:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d002      	beq.n	800b216 <handle_bus_reset+0x1e>
    rhport = 0;
 800b210:	2300      	movs	r3, #0
 800b212:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b216:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b21a:	4a75      	ldr	r2, [pc, #468]	@ (800b3f0 <handle_bus_reset+0x1f8>)
 800b21c:	011b      	lsls	r3, r3, #4
 800b21e:	4413      	add	r3, r2
 800b220:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 800b222:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b226:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800b228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b22a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b22c:	60bb      	str	r3, [r7, #8]
  return ghwcfg2.num_dev_ep + 1;
 800b22e:	7a7b      	ldrb	r3, [r7, #9]
 800b230:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800b234:	b2db      	uxtb	r3, r3
 800b236:	3301      	adds	r3, #1
 800b238:	b2db      	uxtb	r3, r3
  const uint8_t ep_count =  dwc2_ep_count(dwc2);
 800b23a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  tu_memclr(xfer_status, sizeof(xfer_status));
 800b23e:	2280      	movs	r2, #128	@ 0x80
 800b240:	2100      	movs	r1, #0
 800b242:	486c      	ldr	r0, [pc, #432]	@ (800b3f4 <handle_bus_reset+0x1fc>)
 800b244:	f001 feb9 	bl	800cfba <memset>

  _dcd_data.sof_en = false;
 800b248:	4b6b      	ldr	r3, [pc, #428]	@ (800b3f8 <handle_bus_reset+0x200>)
 800b24a:	2200      	movs	r2, #0
 800b24c:	71da      	strb	r2, [r3, #7]
  _dcd_data.allocated_epin_count = 0;
 800b24e:	4b6a      	ldr	r3, [pc, #424]	@ (800b3f8 <handle_bus_reset+0x200>)
 800b250:	2200      	movs	r2, #0
 800b252:	719a      	strb	r2, [r3, #6]

  // 1. NAK for all OUT endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 800b254:	2300      	movs	r3, #0
 800b256:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b25a:	e014      	b.n	800b286 <handle_bus_reset+0x8e>
    dwc2->epout[n].doepctl |= DOEPCTL_SNAK;
 800b25c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b260:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b262:	3358      	adds	r3, #88	@ 0x58
 800b264:	015b      	lsls	r3, r3, #5
 800b266:	4413      	add	r3, r2
 800b268:	681a      	ldr	r2, [r3, #0]
 800b26a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b26e:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 800b272:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b274:	3358      	adds	r3, #88	@ 0x58
 800b276:	015b      	lsls	r3, r3, #5
 800b278:	440b      	add	r3, r1
 800b27a:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 800b27c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b280:	3301      	adds	r3, #1
 800b282:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b286:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800b28a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b28e:	429a      	cmp	r2, r3
 800b290:	d3e4      	bcc.n	800b25c <handle_bus_reset+0x64>
  }

  // Disable all IN endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 800b292:	2300      	movs	r3, #0
 800b294:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800b298:	e019      	b.n	800b2ce <handle_bus_reset+0xd6>
    dwc2_dep_t* dep = &dwc2->epin[n];
 800b29a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800b29e:	3348      	adds	r3, #72	@ 0x48
 800b2a0:	015b      	lsls	r3, r3, #5
 800b2a2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b2a4:	4413      	add	r3, r2
 800b2a6:	633b      	str	r3, [r7, #48]	@ 0x30
 800b2a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2aa:	627b      	str	r3, [r7, #36]	@ 0x24
  return (dep->ctl & EPCTL_EPENA) != 0;
 800b2ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	0fdb      	lsrs	r3, r3, #31
 800b2b2:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(dep)) {
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d005      	beq.n	800b2c4 <handle_bus_reset+0xcc>
      dep->diepctl |= DIEPCTL_SNAK | DIEPCTL_EPDIS;
 800b2b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 800b2c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2c2:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 800b2c4:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800b2c8:	3301      	adds	r3, #1
 800b2ca:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800b2ce:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800b2d2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b2d6:	429a      	cmp	r2, r3
 800b2d8:	d3df      	bcc.n	800b29a <handle_bus_reset+0xa2>
    }
  }

  // 2. Set up interrupt mask for EP0
  dwc2->daintmsk = TU_BIT(DAINTMSK_OEPM_Pos) | TU_BIT(DAINTMSK_IEPM_Pos);
 800b2da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2dc:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 800b2e0:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
  dwc2->doepmsk = DOEPMSK_STUPM | DOEPMSK_XFRCM;
 800b2e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2e6:	2209      	movs	r2, #9
 800b2e8:	f8c3 2814 	str.w	r2, [r3, #2068]	@ 0x814
  dwc2->diepmsk = DIEPMSK_TOM | DIEPMSK_XFRCM;
 800b2ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2ee:	2209      	movs	r2, #9
 800b2f0:	f8c3 2810 	str.w	r2, [r3, #2064]	@ 0x810
 800b2f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2f6:	61fb      	str	r3, [r7, #28]
 800b2f8:	2310      	movs	r3, #16
 800b2fa:	76fb      	strb	r3, [r7, #27]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800b2fc:	7efb      	ldrb	r3, [r7, #27]
 800b2fe:	019b      	lsls	r3, r3, #6
 800b300:	f043 0220 	orr.w	r2, r3, #32
 800b304:	69fb      	ldr	r3, [r7, #28]
 800b306:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800b308:	bf00      	nop
 800b30a:	69fb      	ldr	r3, [r7, #28]
 800b30c:	691b      	ldr	r3, [r3, #16]
 800b30e:	f003 0320 	and.w	r3, r3, #32
 800b312:	2b00      	cmp	r3, #0
 800b314:	d1f9      	bne.n	800b30a <handle_bus_reset+0x112>
}
 800b316:	bf00      	nop
 800b318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b31a:	623b      	str	r3, [r7, #32]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800b31c:	6a3b      	ldr	r3, [r7, #32]
 800b31e:	2210      	movs	r2, #16
 800b320:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800b322:	bf00      	nop
 800b324:	6a3b      	ldr	r3, [r7, #32]
 800b326:	691b      	ldr	r3, [r3, #16]
 800b328:	f003 0310 	and.w	r3, r3, #16
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d1f9      	bne.n	800b324 <handle_bus_reset+0x12c>
}
 800b330:	bf00      	nop

  // 4. Set up DFIFO
  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport);
 800b332:	79fb      	ldrb	r3, [r7, #7]
 800b334:	4618      	mov	r0, r3
 800b336:	f7ff f851 	bl	800a3dc <dfifo_device_init>

  // 5. Reset device address
  dwc2_dcfg_t dcfg = {.value = dwc2->dcfg};
 800b33a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b33c:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800b340:	613b      	str	r3, [r7, #16]
  dcfg.address = 0;
 800b342:	8a3b      	ldrh	r3, [r7, #16]
 800b344:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800b348:	823b      	strh	r3, [r7, #16]
  dwc2->dcfg = dcfg.value;
 800b34a:	693a      	ldr	r2, [r7, #16]
 800b34c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b34e:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  // 6. Configure maximum packet size for EP0
  uint8_t mps = 0;
 800b352:	2300      	movs	r3, #0
 800b354:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  switch (CFG_TUD_ENDPOINT0_SIZE) {
    case 8: mps = 3; break;
    case 16: mps = 2; break;
    case 32: mps = 1; break;
    case 64: mps = 0; break;
 800b358:	2300      	movs	r3, #0
 800b35a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800b35e:	bf00      	nop
    default: mps = 0; break;
  }

  dwc2->epin[0].ctl &= ~DIEPCTL0_MPSIZ_Msk;
 800b360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b362:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 800b366:	f023 0203 	bic.w	r2, r3, #3
 800b36a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b36c:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl &= ~DOEPCTL0_MPSIZ_Msk;
 800b370:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b372:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 800b376:	f023 0203 	bic.w	r2, r3, #3
 800b37a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b37c:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
  dwc2->epin[0].ctl |= mps << DIEPCTL0_MPSIZ_Pos;
 800b380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b382:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 800b386:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800b38a:	431a      	orrs	r2, r3
 800b38c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b38e:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl |= mps << DOEPCTL0_MPSIZ_Pos;
 800b392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b394:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 800b398:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800b39c:	431a      	orrs	r2, r3
 800b39e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3a0:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00

  xfer_status[0][TUSB_DIR_OUT].max_size = CFG_TUD_ENDPOINT0_SIZE;
 800b3a4:	4b13      	ldr	r3, [pc, #76]	@ (800b3f4 <handle_bus_reset+0x1fc>)
 800b3a6:	2240      	movs	r2, #64	@ 0x40
 800b3a8:	815a      	strh	r2, [r3, #10]
  xfer_status[0][TUSB_DIR_IN].max_size = CFG_TUD_ENDPOINT0_SIZE;
 800b3aa:	4b12      	ldr	r3, [pc, #72]	@ (800b3f4 <handle_bus_reset+0x1fc>)
 800b3ac:	2240      	movs	r2, #64	@ 0x40
 800b3ae:	835a      	strh	r2, [r3, #26]
 800b3b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3b2:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800b3b4:	697b      	ldr	r3, [r7, #20]
 800b3b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b3b8:	60fb      	str	r3, [r7, #12]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800b3ba:	2300      	movs	r3, #0

  if(dma_device_enabled(dwc2)) {
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d004      	beq.n	800b3ca <handle_bus_reset+0x1d2>
    dma_setup_prepare(rhport);
 800b3c0:	79fb      	ldrb	r3, [r7, #7]
 800b3c2:	4618      	mov	r0, r3
 800b3c4:	f7fe feea 	bl	800a19c <dma_setup_prepare>
 800b3c8:	e007      	b.n	800b3da <handle_bus_reset+0x1e2>
  } else {
    dwc2->epout[0].doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 800b3ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3cc:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 800b3d0:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 800b3d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3d6:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  }

  dwc2->gintmsk |= GINTMSK_OEPINT | GINTMSK_IEPINT | GINTMSK_IISOIXFRM;
 800b3da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3dc:	699b      	ldr	r3, [r3, #24]
 800b3de:	f443 12e0 	orr.w	r2, r3, #1835008	@ 0x1c0000
 800b3e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3e4:	619a      	str	r2, [r3, #24]
}
 800b3e6:	bf00      	nop
 800b3e8:	3740      	adds	r7, #64	@ 0x40
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	bd80      	pop	{r7, pc}
 800b3ee:	bf00      	nop
 800b3f0:	0800d330 	.word	0x0800d330
 800b3f4:	20010f38 	.word	0x20010f38
 800b3f8:	20010fb8 	.word	0x20010fb8

0800b3fc <handle_enum_done>:

static void handle_enum_done(uint8_t rhport) {
 800b3fc:	b580      	push	{r7, lr}
 800b3fe:	b08a      	sub	sp, #40	@ 0x28
 800b400:	af00      	add	r7, sp, #0
 800b402:	4603      	mov	r3, r0
 800b404:	71fb      	strb	r3, [r7, #7]
 800b406:	79fb      	ldrb	r3, [r7, #7]
 800b408:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b40a:	7ffb      	ldrb	r3, [r7, #31]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d001      	beq.n	800b414 <handle_enum_done+0x18>
    rhport = 0;
 800b410:	2300      	movs	r3, #0
 800b412:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b414:	7ffb      	ldrb	r3, [r7, #31]
 800b416:	4a1b      	ldr	r2, [pc, #108]	@ (800b484 <handle_enum_done+0x88>)
 800b418:	011b      	lsls	r3, r3, #4
 800b41a:	4413      	add	r3, r2
 800b41c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 800b41e:	623b      	str	r3, [r7, #32]
  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800b420:	6a3b      	ldr	r3, [r7, #32]
 800b422:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800b426:	61bb      	str	r3, [r7, #24]
  tusb_speed_t speed;
  switch (dsts.enum_speed) {
 800b428:	7e3b      	ldrb	r3, [r7, #24]
 800b42a:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800b42e:	b2db      	uxtb	r3, r3
 800b430:	2b00      	cmp	r3, #0
 800b432:	d002      	beq.n	800b43a <handle_enum_done+0x3e>
 800b434:	2b02      	cmp	r3, #2
 800b436:	d004      	beq.n	800b442 <handle_enum_done+0x46>
 800b438:	e007      	b.n	800b44a <handle_enum_done+0x4e>
    case DCFG_SPEED_HIGH:
      speed = TUSB_SPEED_HIGH;
 800b43a:	2302      	movs	r3, #2
 800b43c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800b440:	e007      	b.n	800b452 <handle_enum_done+0x56>

    case DCFG_SPEED_LOW:
      speed = TUSB_SPEED_LOW;
 800b442:	2301      	movs	r3, #1
 800b444:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800b448:	e003      	b.n	800b452 <handle_enum_done+0x56>

    case DCFG_SPEED_FULL_30_60MHZ:
    case DCFG_SPEED_FULL_48MHZ:
    default:
      speed = TUSB_SPEED_FULL;
 800b44a:	2300      	movs	r3, #0
 800b44c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800b450:	bf00      	nop
 800b452:	79fb      	ldrb	r3, [r7, #7]
 800b454:	77bb      	strb	r3, [r7, #30]
 800b456:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b45a:	777b      	strb	r3, [r7, #29]
 800b45c:	2301      	movs	r3, #1
 800b45e:	773b      	strb	r3, [r7, #28]
  event.rhport = rhport;
 800b460:	7fbb      	ldrb	r3, [r7, #30]
 800b462:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_BUS_RESET;
 800b464:	2301      	movs	r3, #1
 800b466:	737b      	strb	r3, [r7, #13]
  event.bus_reset.speed = speed;
 800b468:	7f7b      	ldrb	r3, [r7, #29]
 800b46a:	743b      	strb	r3, [r7, #16]
  dcd_event_handler(&event, in_isr);
 800b46c:	7f3a      	ldrb	r2, [r7, #28]
 800b46e:	f107 030c 	add.w	r3, r7, #12
 800b472:	4611      	mov	r1, r2
 800b474:	4618      	mov	r0, r3
 800b476:	f7fd fe61 	bl	800913c <dcd_event_handler>
}
 800b47a:	bf00      	nop
  }

  // TODO must update GUSBCFG_TRDT according to link speed
  dcd_event_bus_reset(rhport, speed, true);
}
 800b47c:	bf00      	nop
 800b47e:	3728      	adds	r7, #40	@ 0x28
 800b480:	46bd      	mov	sp, r7
 800b482:	bd80      	pop	{r7, pc}
 800b484:	0800d330 	.word	0x0800d330

0800b488 <handle_rxflvl_irq>:
}
#endif

#if CFG_TUD_DWC2_SLAVE_ENABLE
// Process shared receive FIFO, this interrupt is only used in Slave mode
static void handle_rxflvl_irq(uint8_t rhport) {
 800b488:	b580      	push	{r7, lr}
 800b48a:	b08c      	sub	sp, #48	@ 0x30
 800b48c:	af00      	add	r7, sp, #0
 800b48e:	4603      	mov	r3, r0
 800b490:	71fb      	strb	r3, [r7, #7]
 800b492:	79fb      	ldrb	r3, [r7, #7]
 800b494:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b496:	7cfb      	ldrb	r3, [r7, #19]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d001      	beq.n	800b4a0 <handle_rxflvl_irq+0x18>
    rhport = 0;
 800b49c:	2300      	movs	r3, #0
 800b49e:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b4a0:	7cfb      	ldrb	r3, [r7, #19]
 800b4a2:	4a45      	ldr	r2, [pc, #276]	@ (800b5b8 <handle_rxflvl_irq+0x130>)
 800b4a4:	011b      	lsls	r3, r3, #4
 800b4a6:	4413      	add	r3, r2
 800b4a8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800b4aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 800b4ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b4b2:	62bb      	str	r3, [r7, #40]	@ 0x28

  // Pop control word off FIFO
  const dwc2_grxstsp_t grxstsp = {.value = dwc2->grxstsp};
 800b4b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4b6:	6a1b      	ldr	r3, [r3, #32]
 800b4b8:	60fb      	str	r3, [r7, #12]
  const uint8_t epnum = grxstsp.ep_ch_num;
 800b4ba:	7b3b      	ldrb	r3, [r7, #12]
 800b4bc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800b4c0:	b2db      	uxtb	r3, r3
 800b4c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  dwc2_dep_t* epout = &dwc2->epout[epnum];
 800b4c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b4ca:	3358      	adds	r3, #88	@ 0x58
 800b4cc:	015b      	lsls	r3, r3, #5
 800b4ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b4d0:	4413      	add	r3, r2
 800b4d2:	623b      	str	r3, [r7, #32]

  switch (grxstsp.packet_status) {
 800b4d4:	7bbb      	ldrb	r3, [r7, #14]
 800b4d6:	f3c3 0343 	ubfx	r3, r3, #1, #4
 800b4da:	b2db      	uxtb	r3, r3
 800b4dc:	3b01      	subs	r3, #1
 800b4de:	2b05      	cmp	r3, #5
 800b4e0:	d862      	bhi.n	800b5a8 <handle_rxflvl_irq+0x120>
 800b4e2:	a201      	add	r2, pc, #4	@ (adr r2, 800b4e8 <handle_rxflvl_irq+0x60>)
 800b4e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4e8:	0800b5a9 	.word	0x0800b5a9
 800b4ec:	0800b527 	.word	0x0800b527
 800b4f0:	0800b5a9 	.word	0x0800b5a9
 800b4f4:	0800b519 	.word	0x0800b519
 800b4f8:	0800b5a9 	.word	0x0800b5a9
 800b4fc:	0800b501 	.word	0x0800b501
      // Global OUT NAK: do nothing
      break;

    case GRXSTS_PKTSTS_SETUP_RX: {
      // Setup packet received
      uint32_t* setup = (uint32_t*)(uintptr_t) _dcd_usbbuf.setup_packet;
 800b500:	4b2e      	ldr	r3, [pc, #184]	@ (800b5bc <handle_rxflvl_irq+0x134>)
 800b502:	61fb      	str	r3, [r7, #28]
      // We can receive up to three setup packets in succession, but only the last one is valid.
      setup[0] = (*rx_fifo);
 800b504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b506:	681a      	ldr	r2, [r3, #0]
 800b508:	69fb      	ldr	r3, [r7, #28]
 800b50a:	601a      	str	r2, [r3, #0]
      setup[1] = (*rx_fifo);
 800b50c:	69fb      	ldr	r3, [r7, #28]
 800b50e:	3304      	adds	r3, #4
 800b510:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b512:	6812      	ldr	r2, [r2, #0]
 800b514:	601a      	str	r2, [r3, #0]
      break;
 800b516:	e04a      	b.n	800b5ae <handle_rxflvl_irq+0x126>
    }

    case GRXSTS_PKTSTS_SETUP_DONE:
      // Setup packet done:
      // After popping this out, dwc2 asserts a DOEPINT_SETUP interrupt which is handled by handle_epout_irq()
      epout->doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 800b518:	6a3b      	ldr	r3, [r7, #32]
 800b51a:	691b      	ldr	r3, [r3, #16]
 800b51c:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 800b520:	6a3b      	ldr	r3, [r7, #32]
 800b522:	611a      	str	r2, [r3, #16]
      break;
 800b524:	e043      	b.n	800b5ae <handle_rxflvl_irq+0x126>

    case GRXSTS_PKTSTS_RX_DATA: {
      // Out packet received
      const uint16_t byte_count = grxstsp.byte_count;
 800b526:	89bb      	ldrh	r3, [r7, #12]
 800b528:	f3c3 130a 	ubfx	r3, r3, #4, #11
 800b52c:	b29b      	uxth	r3, r3
 800b52e:	837b      	strh	r3, [r7, #26]
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 800b530:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b534:	015b      	lsls	r3, r3, #5
 800b536:	4a22      	ldr	r2, [pc, #136]	@ (800b5c0 <handle_rxflvl_irq+0x138>)
 800b538:	4413      	add	r3, r2
 800b53a:	617b      	str	r3, [r7, #20]

      if (byte_count != 0) {
 800b53c:	8b7b      	ldrh	r3, [r7, #26]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d018      	beq.n	800b574 <handle_rxflvl_irq+0xec>
        // Read packet off RxFIFO
        if (xfer->ff != NULL) {
 800b542:	697b      	ldr	r3, [r7, #20]
 800b544:	685b      	ldr	r3, [r3, #4]
 800b546:	2b00      	cmp	r3, #0
 800b548:	d007      	beq.n	800b55a <handle_rxflvl_irq+0xd2>
          tu_fifo_write_n_access_mode(xfer->ff, (const void *)(uintptr_t)rx_fifo, byte_count, TU_FIFO_FIXED_ADDR_RW32);
 800b54a:	697b      	ldr	r3, [r7, #20]
 800b54c:	6858      	ldr	r0, [r3, #4]
 800b54e:	8b7a      	ldrh	r2, [r7, #26]
 800b550:	2301      	movs	r3, #1
 800b552:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b554:	f7fc fa1e 	bl	8007994 <tu_fifo_write_n_access_mode>
 800b558:	e00c      	b.n	800b574 <handle_rxflvl_irq+0xec>
        } else {
          dfifo_read_packet(dwc2, xfer->buffer, byte_count);
 800b55a:	697b      	ldr	r3, [r7, #20]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	8b7a      	ldrh	r2, [r7, #26]
 800b560:	4619      	mov	r1, r3
 800b562:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b564:	f000 fe66 	bl	800c234 <dfifo_read_packet>
          xfer->buffer += byte_count;
 800b568:	697b      	ldr	r3, [r7, #20]
 800b56a:	681a      	ldr	r2, [r3, #0]
 800b56c:	8b7b      	ldrh	r3, [r7, #26]
 800b56e:	441a      	add	r2, r3
 800b570:	697b      	ldr	r3, [r7, #20]
 800b572:	601a      	str	r2, [r3, #0]
        }
      }

      // short packet (including ZLP when byte_count == 0), minus remaining bytes (xfer_size)
      if (byte_count < xfer->max_size) {
 800b574:	697b      	ldr	r3, [r7, #20]
 800b576:	895b      	ldrh	r3, [r3, #10]
 800b578:	8b7a      	ldrh	r2, [r7, #26]
 800b57a:	429a      	cmp	r2, r3
 800b57c:	d216      	bcs.n	800b5ac <handle_rxflvl_irq+0x124>
        const dwc2_ep_tsize_t tsiz = {.value = epout->tsiz};
 800b57e:	6a3b      	ldr	r3, [r7, #32]
 800b580:	691b      	ldr	r3, [r3, #16]
 800b582:	60bb      	str	r3, [r7, #8]
        xfer->total_len -= tsiz.xfer_size;
 800b584:	697b      	ldr	r3, [r7, #20]
 800b586:	891a      	ldrh	r2, [r3, #8]
 800b588:	68bb      	ldr	r3, [r7, #8]
 800b58a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b58e:	b29b      	uxth	r3, r3
 800b590:	1ad3      	subs	r3, r2, r3
 800b592:	b29a      	uxth	r2, r3
 800b594:	697b      	ldr	r3, [r7, #20]
 800b596:	811a      	strh	r2, [r3, #8]
        if (epnum == 0) {
 800b598:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d105      	bne.n	800b5ac <handle_rxflvl_irq+0x124>
          _dcd_data.ep0_pending[TUSB_DIR_OUT] = 0;
 800b5a0:	4b08      	ldr	r3, [pc, #32]	@ (800b5c4 <handle_rxflvl_irq+0x13c>)
 800b5a2:	2200      	movs	r2, #0
 800b5a4:	801a      	strh	r2, [r3, #0]
        }
      }
      break;
 800b5a6:	e001      	b.n	800b5ac <handle_rxflvl_irq+0x124>
      // Out packet done
      // After this entry is popped from the receive FIFO, dwc2 asserts a Transfer Completed interrupt on
      // the specified OUT endpoint which will be handled by handle_epout_irq()
      break;

    default: break; // nothing to do
 800b5a8:	bf00      	nop
 800b5aa:	e000      	b.n	800b5ae <handle_rxflvl_irq+0x126>
      break;
 800b5ac:	bf00      	nop
  }
}
 800b5ae:	bf00      	nop
 800b5b0:	3730      	adds	r7, #48	@ 0x30
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	bd80      	pop	{r7, pc}
 800b5b6:	bf00      	nop
 800b5b8:	0800d330 	.word	0x0800d330
 800b5bc:	20010fc0 	.word	0x20010fc0
 800b5c0:	20010f38 	.word	0x20010f38
 800b5c4:	20010fb8 	.word	0x20010fb8

0800b5c8 <handle_epout_slave>:

static void handle_epout_slave(uint8_t rhport, uint8_t epnum, dwc2_doepint_t doepint_bm) {
 800b5c8:	b580      	push	{r7, lr}
 800b5ca:	b090      	sub	sp, #64	@ 0x40
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	4603      	mov	r3, r0
 800b5d0:	603a      	str	r2, [r7, #0]
 800b5d2:	71fb      	strb	r3, [r7, #7]
 800b5d4:	460b      	mov	r3, r1
 800b5d6:	71bb      	strb	r3, [r7, #6]
  if (doepint_bm.setup_phase_done) {
 800b5d8:	783b      	ldrb	r3, [r7, #0]
 800b5da:	f003 0308 	and.w	r3, r3, #8
 800b5de:	b2db      	uxtb	r3, r3
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d03d      	beq.n	800b660 <handle_epout_slave+0x98>
 800b5e4:	79fb      	ldrb	r3, [r7, #7]
 800b5e6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b5ea:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d002      	beq.n	800b5f8 <handle_epout_slave+0x30>
    rhport = 0;
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b5f8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b5fc:	4a3f      	ldr	r2, [pc, #252]	@ (800b6fc <handle_epout_slave+0x134>)
 800b5fe:	011b      	lsls	r3, r3, #4
 800b600:	4413      	add	r3, r2
 800b602:	681b      	ldr	r3, [r3, #0]
    // Cleanup previous pending EP0 IN transfer if any
    dwc2_dep_t* epin0 = &DWC2_REG(rhport)->epin[0];
 800b604:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b608:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b60a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b60c:	637b      	str	r3, [r7, #52]	@ 0x34
  return (dep->ctl & EPCTL_EPENA) != 0;
 800b60e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	0fdb      	lsrs	r3, r3, #31
 800b614:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(epin0)) {
 800b616:	2b00      	cmp	r3, #0
 800b618:	d005      	beq.n	800b626 <handle_epout_slave+0x5e>
      edpt_disable(rhport, 0x80, false);
 800b61a:	79fb      	ldrb	r3, [r7, #7]
 800b61c:	2200      	movs	r2, #0
 800b61e:	2180      	movs	r1, #128	@ 0x80
 800b620:	4618      	mov	r0, r3
 800b622:	f7fe ffe7 	bl	800a5f4 <edpt_disable>
 800b626:	79fb      	ldrb	r3, [r7, #7]
 800b628:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800b62c:	4b34      	ldr	r3, [pc, #208]	@ (800b700 <handle_epout_slave+0x138>)
 800b62e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b630:	2301      	movs	r3, #1
 800b632:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  event.rhport = rhport;
 800b636:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b63a:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_SETUP_RECEIVED;
 800b63c:	2306      	movs	r3, #6
 800b63e:	757b      	strb	r3, [r7, #21]
  (void) memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 800b640:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b642:	f107 0318 	add.w	r3, r7, #24
 800b646:	6810      	ldr	r0, [r2, #0]
 800b648:	6851      	ldr	r1, [r2, #4]
 800b64a:	c303      	stmia	r3!, {r0, r1}
  dcd_event_handler(&event, in_isr);
 800b64c:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800b650:	f107 0314 	add.w	r3, r7, #20
 800b654:	4611      	mov	r1, r2
 800b656:	4618      	mov	r0, r3
 800b658:	f7fd fd70 	bl	800913c <dcd_event_handler>
}
 800b65c:	bf00      	nop
    }
    dcd_event_setup_received(rhport, _dcd_usbbuf.setup_packet, true);
    return;
 800b65e:	e04a      	b.n	800b6f6 <handle_epout_slave+0x12e>
  }

  // Normal OUT transfer complete
  if (doepint_bm.xfer_complete) {
 800b660:	783b      	ldrb	r3, [r7, #0]
 800b662:	f003 0301 	and.w	r3, r3, #1
 800b666:	b2db      	uxtb	r3, r3
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d044      	beq.n	800b6f6 <handle_epout_slave+0x12e>
    // only handle data skip if it is setup or status related
    // Note: even though (xfer_complete + status_phase_rx) is for buffered DMA only, for STM32L47x (dwc2 v3.00a) they
    // can is set when GRXSTS_PKTSTS_SETUP_RX is popped therefore they can bet set before/together with setup_phase_done
    if (!doepint_bm.status_phase_rx && !doepint_bm.setup_packet_rx) {
 800b66c:	783b      	ldrb	r3, [r7, #0]
 800b66e:	f003 0320 	and.w	r3, r3, #32
 800b672:	b2db      	uxtb	r3, r3
 800b674:	2b00      	cmp	r3, #0
 800b676:	d13e      	bne.n	800b6f6 <handle_epout_slave+0x12e>
 800b678:	787b      	ldrb	r3, [r7, #1]
 800b67a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b67e:	b2db      	uxtb	r3, r3
 800b680:	2b00      	cmp	r3, #0
 800b682:	d138      	bne.n	800b6f6 <handle_epout_slave+0x12e>
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 800b684:	79bb      	ldrb	r3, [r7, #6]
 800b686:	015b      	lsls	r3, r3, #5
 800b688:	4a1e      	ldr	r2, [pc, #120]	@ (800b704 <handle_epout_slave+0x13c>)
 800b68a:	4413      	add	r3, r2
 800b68c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((epnum == 0) && _dcd_data.ep0_pending[TUSB_DIR_OUT]) {
 800b68e:	79bb      	ldrb	r3, [r7, #6]
 800b690:	2b00      	cmp	r3, #0
 800b692:	d10a      	bne.n	800b6aa <handle_epout_slave+0xe2>
 800b694:	4b1c      	ldr	r3, [pc, #112]	@ (800b708 <handle_epout_slave+0x140>)
 800b696:	881b      	ldrh	r3, [r3, #0]
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d006      	beq.n	800b6aa <handle_epout_slave+0xe2>
        // EP0 can only handle one packet, Schedule another packet to be received.
        edpt_schedule_packets(rhport, epnum, TUSB_DIR_OUT);
 800b69c:	79b9      	ldrb	r1, [r7, #6]
 800b69e:	79fb      	ldrb	r3, [r7, #7]
 800b6a0:	2200      	movs	r2, #0
 800b6a2:	4618      	mov	r0, r3
 800b6a4:	f7ff f8fc 	bl	800a8a0 <edpt_schedule_packets>
 800b6a8:	e025      	b.n	800b6f6 <handle_epout_slave+0x12e>
      } else {
        dcd_event_xfer_complete(rhport, epnum, xfer->total_len, XFER_RESULT_SUCCESS, true);
 800b6aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b6ac:	891b      	ldrh	r3, [r3, #8]
 800b6ae:	461a      	mov	r2, r3
 800b6b0:	79fb      	ldrb	r3, [r7, #7]
 800b6b2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b6b6:	79bb      	ldrb	r3, [r7, #6]
 800b6b8:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800b6bc:	627a      	str	r2, [r7, #36]	@ 0x24
 800b6be:	2300      	movs	r3, #0
 800b6c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b6c4:	2301      	movs	r3, #1
 800b6c6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800b6ca:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b6ce:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800b6d0:	2307      	movs	r3, #7
 800b6d2:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 800b6d4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800b6d8:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 800b6da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6dc:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 800b6de:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b6e2:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 800b6e4:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800b6e8:	f107 0308 	add.w	r3, r7, #8
 800b6ec:	4611      	mov	r1, r2
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	f7fd fd24 	bl	800913c <dcd_event_handler>
}
 800b6f4:	bf00      	nop
      }
    }
  }
}
 800b6f6:	3740      	adds	r7, #64	@ 0x40
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	bd80      	pop	{r7, pc}
 800b6fc:	0800d330 	.word	0x0800d330
 800b700:	20010fc0 	.word	0x20010fc0
 800b704:	20010f38 	.word	0x20010f38
 800b708:	20010fb8 	.word	0x20010fb8

0800b70c <handle_epin_slave>:

static void handle_epin_slave(uint8_t rhport, uint8_t epnum, dwc2_diepint_t diepint_bm) {
 800b70c:	b580      	push	{r7, lr}
 800b70e:	b08e      	sub	sp, #56	@ 0x38
 800b710:	af00      	add	r7, sp, #0
 800b712:	4603      	mov	r3, r0
 800b714:	603a      	str	r2, [r7, #0]
 800b716:	71fb      	strb	r3, [r7, #7]
 800b718:	460b      	mov	r3, r1
 800b71a:	71bb      	strb	r3, [r7, #6]
 800b71c:	79fb      	ldrb	r3, [r7, #7]
 800b71e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b722:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b726:	2b00      	cmp	r3, #0
 800b728:	d002      	beq.n	800b730 <handle_epin_slave+0x24>
    rhport = 0;
 800b72a:	2300      	movs	r3, #0
 800b72c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b730:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b734:	4a42      	ldr	r2, [pc, #264]	@ (800b840 <handle_epin_slave+0x134>)
 800b736:	011b      	lsls	r3, r3, #4
 800b738:	4413      	add	r3, r2
 800b73a:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800b73c:	637b      	str	r3, [r7, #52]	@ 0x34
  dwc2_dep_t* epin = &dwc2->epin[epnum];
 800b73e:	79bb      	ldrb	r3, [r7, #6]
 800b740:	3348      	adds	r3, #72	@ 0x48
 800b742:	015b      	lsls	r3, r3, #5
 800b744:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b746:	4413      	add	r3, r2
 800b748:	633b      	str	r3, [r7, #48]	@ 0x30
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800b74a:	79bb      	ldrb	r3, [r7, #6]
 800b74c:	015b      	lsls	r3, r3, #5
 800b74e:	3310      	adds	r3, #16
 800b750:	4a3c      	ldr	r2, [pc, #240]	@ (800b844 <handle_epin_slave+0x138>)
 800b752:	4413      	add	r3, r2
 800b754:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (diepint_bm.xfer_complete) {
 800b756:	783b      	ldrb	r3, [r7, #0]
 800b758:	f003 0301 	and.w	r3, r3, #1
 800b75c:	b2db      	uxtb	r3, r3
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d037      	beq.n	800b7d2 <handle_epin_slave+0xc6>
    if ((epnum == 0) && (0 != _dcd_data.ep0_pending[TUSB_DIR_IN])) {
 800b762:	79bb      	ldrb	r3, [r7, #6]
 800b764:	2b00      	cmp	r3, #0
 800b766:	d10a      	bne.n	800b77e <handle_epin_slave+0x72>
 800b768:	4b37      	ldr	r3, [pc, #220]	@ (800b848 <handle_epin_slave+0x13c>)
 800b76a:	885b      	ldrh	r3, [r3, #2]
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d006      	beq.n	800b77e <handle_epin_slave+0x72>
      // EP0 can only handle one packet. Schedule another packet to be transmitted.
      edpt_schedule_packets(rhport, epnum, TUSB_DIR_IN);
 800b770:	79b9      	ldrb	r1, [r7, #6]
 800b772:	79fb      	ldrb	r3, [r7, #7]
 800b774:	2201      	movs	r2, #1
 800b776:	4618      	mov	r0, r3
 800b778:	f7ff f892 	bl	800a8a0 <edpt_schedule_packets>
 800b77c:	e029      	b.n	800b7d2 <handle_epin_slave+0xc6>
    } else {
      dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 800b77e:	79bb      	ldrb	r3, [r7, #6]
 800b780:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b784:	b2d9      	uxtb	r1, r3
 800b786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b788:	891b      	ldrh	r3, [r3, #8]
 800b78a:	461a      	mov	r2, r3
 800b78c:	79fb      	ldrb	r3, [r7, #7]
 800b78e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b792:	460b      	mov	r3, r1
 800b794:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800b798:	627a      	str	r2, [r7, #36]	@ 0x24
 800b79a:	2300      	movs	r3, #0
 800b79c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b7a0:	2301      	movs	r3, #1
 800b7a2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800b7a6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b7aa:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800b7ac:	2307      	movs	r3, #7
 800b7ae:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 800b7b0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800b7b4:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 800b7b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7b8:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 800b7ba:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b7be:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 800b7c0:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800b7c4:	f107 030c 	add.w	r3, r7, #12
 800b7c8:	4611      	mov	r1, r2
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	f7fd fcb6 	bl	800913c <dcd_event_handler>
}
 800b7d0:	bf00      	nop
  }

  // TX FIFO empty bit is read-only. It will only be cleared by hardware when written bytes is more than
  // - 64 bytes or
  // - Half/Empty of TX FIFO size (configured by GAHBCFG.TXFELVL)
  if (diepint_bm.txfifo_empty && tu_bit_test(dwc2->diepempmsk, epnum)) {
 800b7d2:	783b      	ldrb	r3, [r7, #0]
 800b7d4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b7d8:	b2db      	uxtb	r3, r3
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d02c      	beq.n	800b838 <handle_epin_slave+0x12c>
 800b7de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7e0:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 800b7e4:	61fb      	str	r3, [r7, #28]
 800b7e6:	79bb      	ldrb	r3, [r7, #6]
 800b7e8:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800b7ea:	7efb      	ldrb	r3, [r7, #27]
 800b7ec:	69fa      	ldr	r2, [r7, #28]
 800b7ee:	fa22 f303 	lsr.w	r3, r2, r3
 800b7f2:	f003 0301 	and.w	r3, r3, #1
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	bf14      	ite	ne
 800b7fa:	2301      	movne	r3, #1
 800b7fc:	2300      	moveq	r3, #0
 800b7fe:	b2db      	uxtb	r3, r3
 800b800:	2b00      	cmp	r3, #0
 800b802:	d019      	beq.n	800b838 <handle_epin_slave+0x12c>
    epin_write_tx_fifo(rhport, epnum);
 800b804:	79ba      	ldrb	r2, [r7, #6]
 800b806:	79fb      	ldrb	r3, [r7, #7]
 800b808:	4611      	mov	r1, r2
 800b80a:	4618      	mov	r0, r3
 800b80c:	f7fe ffc2 	bl	800a794 <epin_write_tx_fifo>

    // Turn off TXFE if all bytes are written.
    dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 800b810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b812:	691b      	ldr	r3, [r3, #16]
 800b814:	60bb      	str	r3, [r7, #8]
    if (tsiz.xfer_size == 0) {
 800b816:	68bb      	ldr	r3, [r7, #8]
 800b818:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d10b      	bne.n	800b838 <handle_epin_slave+0x12c>
      dwc2->diepempmsk &= ~(1u << epnum);
 800b820:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b822:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800b826:	79bb      	ldrb	r3, [r7, #6]
 800b828:	2101      	movs	r1, #1
 800b82a:	fa01 f303 	lsl.w	r3, r1, r3
 800b82e:	43db      	mvns	r3, r3
 800b830:	401a      	ands	r2, r3
 800b832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b834:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
    }
  }
}
 800b838:	bf00      	nop
 800b83a:	3738      	adds	r7, #56	@ 0x38
 800b83c:	46bd      	mov	sp, r7
 800b83e:	bd80      	pop	{r7, pc}
 800b840:	0800d330 	.word	0x0800d330
 800b844:	20010f38 	.word	0x20010f38
 800b848:	20010fb8 	.word	0x20010fb8

0800b84c <handle_ep_irq>:
    }
  }
}
#endif

static void handle_ep_irq(uint8_t rhport, uint8_t dir) {
 800b84c:	b580      	push	{r7, lr}
 800b84e:	b090      	sub	sp, #64	@ 0x40
 800b850:	af00      	add	r7, sp, #0
 800b852:	4603      	mov	r3, r0
 800b854:	460a      	mov	r2, r1
 800b856:	71fb      	strb	r3, [r7, #7]
 800b858:	4613      	mov	r3, r2
 800b85a:	71bb      	strb	r3, [r7, #6]
 800b85c:	79fb      	ldrb	r3, [r7, #7]
 800b85e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b862:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b866:	2b00      	cmp	r3, #0
 800b868:	d002      	beq.n	800b870 <handle_ep_irq+0x24>
    rhport = 0;
 800b86a:	2300      	movs	r3, #0
 800b86c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b870:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b874:	4a3e      	ldr	r2, [pc, #248]	@ (800b970 <handle_ep_irq+0x124>)
 800b876:	011b      	lsls	r3, r3, #4
 800b878:	4413      	add	r3, r2
 800b87a:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800b87c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b87e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b880:	627b      	str	r3, [r7, #36]	@ 0x24
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800b882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b884:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b886:	617b      	str	r3, [r7, #20]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800b888:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800b88a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800b88e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b890:	62bb      	str	r3, [r7, #40]	@ 0x28
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800b892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b894:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b896:	613b      	str	r3, [r7, #16]
  return ghwcfg2.num_dev_ep + 1;
 800b898:	7c7b      	ldrb	r3, [r7, #17]
 800b89a:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800b89e:	b2db      	uxtb	r3, r3
 800b8a0:	3301      	adds	r3, #1
 800b8a2:	b2db      	uxtb	r3, r3
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 800b8a4:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  const uint8_t daint_offset = (dir == TUSB_DIR_IN) ? DAINT_IEPINT_Pos : DAINT_OEPINT_Pos;
 800b8a8:	79bb      	ldrb	r3, [r7, #6]
 800b8aa:	2b01      	cmp	r3, #1
 800b8ac:	d101      	bne.n	800b8b2 <handle_ep_irq+0x66>
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	e000      	b.n	800b8b4 <handle_ep_irq+0x68>
 800b8b2:	2310      	movs	r3, #16
 800b8b4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  dwc2_dep_t* ep_base = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][0];
 800b8b8:	79bb      	ldrb	r3, [r7, #6]
 800b8ba:	2b01      	cmp	r3, #1
 800b8bc:	bf14      	ite	ne
 800b8be:	2301      	movne	r3, #1
 800b8c0:	2300      	moveq	r3, #0
 800b8c2:	b2db      	uxtb	r3, r3
 800b8c4:	025b      	lsls	r3, r3, #9
 800b8c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b8ca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b8cc:	4413      	add	r3, r2
 800b8ce:	633b      	str	r3, [r7, #48]	@ 0x30

  // DAINT for a given EP clears when DEPINTx is cleared.
  // EPINT will be cleared when DAINT bits are cleared.
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800b8d0:	2300      	movs	r3, #0
 800b8d2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b8d6:	e03f      	b.n	800b958 <handle_ep_irq+0x10c>
    if (tu_bit_test(dwc2->daint,daint_offset + epnum)) {
 800b8d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8da:	f8d3 3818 	ldr.w	r3, [r3, #2072]	@ 0x818
 800b8de:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 800b8e2:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800b8e6:	440a      	add	r2, r1
 800b8e8:	b2d2      	uxtb	r2, r2
 800b8ea:	61fb      	str	r3, [r7, #28]
 800b8ec:	4613      	mov	r3, r2
 800b8ee:	76fb      	strb	r3, [r7, #27]
 800b8f0:	7efb      	ldrb	r3, [r7, #27]
 800b8f2:	69fa      	ldr	r2, [r7, #28]
 800b8f4:	fa22 f303 	lsr.w	r3, r2, r3
 800b8f8:	f003 0301 	and.w	r3, r3, #1
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	bf14      	ite	ne
 800b900:	2301      	movne	r3, #1
 800b902:	2300      	moveq	r3, #0
 800b904:	b2db      	uxtb	r3, r3
 800b906:	2b00      	cmp	r3, #0
 800b908:	d021      	beq.n	800b94e <handle_ep_irq+0x102>
      dwc2_dep_t* epout = &ep_base[epnum];
 800b90a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b90e:	015b      	lsls	r3, r3, #5
 800b910:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b912:	4413      	add	r3, r2
 800b914:	62fb      	str	r3, [r7, #44]	@ 0x2c
      union {
        uint32_t value;
        dwc2_diepint_t diepint_bm;
        dwc2_doepint_t doepint_bm;
      } intr;
      intr.value = epout->intr;
 800b916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b918:	689b      	ldr	r3, [r3, #8]
 800b91a:	60fb      	str	r3, [r7, #12]

      epout->intr = intr.value; // Clear interrupt //-V::2584::{otg_int}
 800b91c:	68fa      	ldr	r2, [r7, #12]
 800b91e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b920:	609a      	str	r2, [r3, #8]

      if (is_dma) {
 800b922:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b926:	2b00      	cmp	r3, #0
 800b928:	d111      	bne.n	800b94e <handle_ep_irq+0x102>
          handle_epout_dma(rhport, epnum, intr.doepint_bm);
        }
        #endif
      } else {
        #if CFG_TUD_DWC2_SLAVE_ENABLE
        if (dir == TUSB_DIR_IN) {
 800b92a:	79bb      	ldrb	r3, [r7, #6]
 800b92c:	2b01      	cmp	r3, #1
 800b92e:	d107      	bne.n	800b940 <handle_ep_irq+0xf4>
          handle_epin_slave(rhport, epnum, intr.diepint_bm);
 800b930:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800b934:	79fb      	ldrb	r3, [r7, #7]
 800b936:	68fa      	ldr	r2, [r7, #12]
 800b938:	4618      	mov	r0, r3
 800b93a:	f7ff fee7 	bl	800b70c <handle_epin_slave>
 800b93e:	e006      	b.n	800b94e <handle_ep_irq+0x102>
        } else {
          handle_epout_slave(rhport, epnum, intr.doepint_bm);
 800b940:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800b944:	79fb      	ldrb	r3, [r7, #7]
 800b946:	68fa      	ldr	r2, [r7, #12]
 800b948:	4618      	mov	r0, r3
 800b94a:	f7ff fe3d 	bl	800b5c8 <handle_epout_slave>
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800b94e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b952:	3301      	adds	r3, #1
 800b954:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b958:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800b95c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800b960:	429a      	cmp	r2, r3
 800b962:	d3b9      	bcc.n	800b8d8 <handle_ep_irq+0x8c>
        }
        #endif
      }
    }
  }
}
 800b964:	bf00      	nop
 800b966:	bf00      	nop
 800b968:	3740      	adds	r7, #64	@ 0x40
 800b96a:	46bd      	mov	sp, r7
 800b96c:	bd80      	pop	{r7, pc}
 800b96e:	bf00      	nop
 800b970:	0800d330 	.word	0x0800d330

0800b974 <handle_incomplete_iso_in>:

static void handle_incomplete_iso_in(uint8_t rhport) {
 800b974:	b580      	push	{r7, lr}
 800b976:	b096      	sub	sp, #88	@ 0x58
 800b978:	af00      	add	r7, sp, #0
 800b97a:	4603      	mov	r3, r0
 800b97c:	71fb      	strb	r3, [r7, #7]
 800b97e:	79fb      	ldrb	r3, [r7, #7]
 800b980:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b984:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d002      	beq.n	800b992 <handle_incomplete_iso_in+0x1e>
    rhport = 0;
 800b98c:	2300      	movs	r3, #0
 800b98e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b992:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800b996:	4a64      	ldr	r2, [pc, #400]	@ (800bb28 <handle_incomplete_iso_in+0x1b4>)
 800b998:	011b      	lsls	r3, r3, #4
 800b99a:	4413      	add	r3, r2
 800b99c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t      *dwc2    = DWC2_REG(rhport);
 800b99e:	653b      	str	r3, [r7, #80]	@ 0x50
  const dwc2_dsts_t dsts    = {.value = dwc2->dsts};
 800b9a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b9a2:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800b9a6:	623b      	str	r3, [r7, #32]
  const uint32_t    odd_now = dsts.frame_number & 1u;
 800b9a8:	6a3b      	ldr	r3, [r7, #32]
 800b9aa:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800b9ae:	b29b      	uxth	r3, r3
 800b9b0:	f003 0301 	and.w	r3, r3, #1
 800b9b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b9b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b9b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800b9ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b9be:	61fb      	str	r3, [r7, #28]
  return ghwcfg2.num_dev_ep + 1;
 800b9c0:	7f7b      	ldrb	r3, [r7, #29]
 800b9c2:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800b9c6:	b2db      	uxtb	r3, r3
 800b9c8:	3301      	adds	r3, #1
 800b9ca:	b2db      	uxtb	r3, r3

  // Loop over all IN endpoints
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 800b9cc:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800b9d6:	e09a      	b.n	800bb0e <handle_incomplete_iso_in+0x19a>
    dwc2_dep_t   *epin   = &dwc2->epin[epnum];
 800b9d8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b9dc:	3348      	adds	r3, #72	@ 0x48
 800b9de:	015b      	lsls	r3, r3, #5
 800b9e0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b9e2:	4413      	add	r3, r2
 800b9e4:	647b      	str	r3, [r7, #68]	@ 0x44
    dwc2_depctl_t depctl = {.value = epin->diepctl};
 800b9e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	61bb      	str	r3, [r7, #24]
    // Read DSTS and DIEPCTLn for all isochronous endpoints. If the current EP is enabled and the read value of
    // DSTS.SOFFN is the targeted uframe number for this EP, then this EP has an incomplete transfer.
    if (depctl.enable && depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS && depctl.dpid_iso_odd == odd_now) {
 800b9ec:	7efb      	ldrb	r3, [r7, #27]
 800b9ee:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b9f2:	b2db      	uxtb	r3, r3
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	f000 8085 	beq.w	800bb04 <handle_incomplete_iso_in+0x190>
 800b9fa:	7ebb      	ldrb	r3, [r7, #26]
 800b9fc:	f003 030c 	and.w	r3, r3, #12
 800ba00:	b2db      	uxtb	r3, r3
 800ba02:	2b04      	cmp	r3, #4
 800ba04:	d17e      	bne.n	800bb04 <handle_incomplete_iso_in+0x190>
 800ba06:	7ebb      	ldrb	r3, [r7, #26]
 800ba08:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800ba0c:	b2db      	uxtb	r3, r3
 800ba0e:	461a      	mov	r2, r3
 800ba10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba12:	4293      	cmp	r3, r2
 800ba14:	d176      	bne.n	800bb04 <handle_incomplete_iso_in+0x190>
      xfer_ctl_t *xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800ba16:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ba1a:	015b      	lsls	r3, r3, #5
 800ba1c:	3310      	adds	r3, #16
 800ba1e:	4a43      	ldr	r2, [pc, #268]	@ (800bb2c <handle_incomplete_iso_in+0x1b8>)
 800ba20:	4413      	add	r3, r2
 800ba22:	643b      	str	r3, [r7, #64]	@ 0x40
      if (xfer->iso_retry > 0) {
 800ba24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba26:	7b5b      	ldrb	r3, [r3, #13]
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d038      	beq.n	800ba9e <handle_incomplete_iso_in+0x12a>
        xfer->iso_retry--;
 800ba2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba2e:	7b5b      	ldrb	r3, [r3, #13]
 800ba30:	3b01      	subs	r3, #1
 800ba32:	b2da      	uxtb	r2, r3
 800ba34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba36:	735a      	strb	r2, [r3, #13]
        // Restart ISO transfe: re-write TSIZ and CTL
        dwc2_ep_tsize_t deptsiz = {.value = 0};
 800ba38:	2300      	movs	r3, #0
 800ba3a:	60bb      	str	r3, [r7, #8]
        deptsiz.xfer_size       = xfer->total_len;
 800ba3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba3e:	891b      	ldrh	r3, [r3, #8]
 800ba40:	461a      	mov	r2, r3
 800ba42:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800ba46:	68bb      	ldr	r3, [r7, #8]
 800ba48:	f362 0312 	bfi	r3, r2, #0, #19
 800ba4c:	60bb      	str	r3, [r7, #8]
        deptsiz.packet_count    = tu_div_ceil(xfer->total_len, xfer->max_size);
 800ba4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba50:	891b      	ldrh	r3, [r3, #8]
 800ba52:	461a      	mov	r2, r3
 800ba54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba56:	895b      	ldrh	r3, [r3, #10]
 800ba58:	637a      	str	r2, [r7, #52]	@ 0x34
 800ba5a:	633b      	str	r3, [r7, #48]	@ 0x30
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800ba5c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ba5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba60:	4413      	add	r3, r2
 800ba62:	1e5a      	subs	r2, r3, #1
 800ba64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba66:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ba6e:	b29a      	uxth	r2, r3
 800ba70:	897b      	ldrh	r3, [r7, #10]
 800ba72:	f362 03cc 	bfi	r3, r2, #3, #10
 800ba76:	817b      	strh	r3, [r7, #10]
        epin->tsiz              = deptsiz.value;
 800ba78:	68ba      	ldr	r2, [r7, #8]
 800ba7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba7c:	611a      	str	r2, [r3, #16]

        if (odd_now) {
 800ba7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d004      	beq.n	800ba8e <handle_incomplete_iso_in+0x11a>
          depctl.set_data0_iso_even = 1;
 800ba84:	7efb      	ldrb	r3, [r7, #27]
 800ba86:	f043 0310 	orr.w	r3, r3, #16
 800ba8a:	76fb      	strb	r3, [r7, #27]
 800ba8c:	e003      	b.n	800ba96 <handle_incomplete_iso_in+0x122>
        } else {
          depctl.set_data1_iso_odd = 1;
 800ba8e:	7efb      	ldrb	r3, [r7, #27]
 800ba90:	f043 0320 	orr.w	r3, r3, #32
 800ba94:	76fb      	strb	r3, [r7, #27]
        }
        epin->diepctl = depctl.value;
 800ba96:	69ba      	ldr	r2, [r7, #24]
 800ba98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba9a:	601a      	str	r2, [r3, #0]
 800ba9c:	e032      	b.n	800bb04 <handle_incomplete_iso_in+0x190>
      } else {
        // too many retries, give up
        edpt_disable(rhport, epnum | TUSB_DIR_IN_MASK, false);
 800ba9e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800baa2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800baa6:	b2d9      	uxtb	r1, r3
 800baa8:	79fb      	ldrb	r3, [r7, #7]
 800baaa:	2200      	movs	r2, #0
 800baac:	4618      	mov	r0, r3
 800baae:	f7fe fda1 	bl	800a5f4 <edpt_disable>
        dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, 0, XFER_RESULT_FAILED, true);
 800bab2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800bab6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800baba:	b2da      	uxtb	r2, r3
 800babc:	79fb      	ldrb	r3, [r7, #7]
 800babe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800bac2:	4613      	mov	r3, r2
 800bac4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800bac8:	2300      	movs	r3, #0
 800baca:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bacc:	2301      	movs	r3, #1
 800bace:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bad2:	2301      	movs	r3, #1
 800bad4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  event.rhport = rhport;
 800bad8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800badc:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800bade:	2307      	movs	r3, #7
 800bae0:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 800bae2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800bae6:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 800bae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baea:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 800baec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800baf0:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 800baf2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800baf6:	f107 030c 	add.w	r3, r7, #12
 800bafa:	4611      	mov	r1, r2
 800bafc:	4618      	mov	r0, r3
 800bafe:	f7fd fb1d 	bl	800913c <dcd_event_handler>
}
 800bb02:	bf00      	nop
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800bb04:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800bb08:	3301      	adds	r3, #1
 800bb0a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800bb0e:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800bb12:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800bb16:	429a      	cmp	r2, r3
 800bb18:	f4ff af5e 	bcc.w	800b9d8 <handle_incomplete_iso_in+0x64>
      }
    }
  }
}
 800bb1c:	bf00      	nop
 800bb1e:	bf00      	nop
 800bb20:	3758      	adds	r7, #88	@ 0x58
 800bb22:	46bd      	mov	sp, r7
 800bb24:	bd80      	pop	{r7, pc}
 800bb26:	bf00      	nop
 800bb28:	0800d330 	.word	0x0800d330
 800bb2c:	20010f38 	.word	0x20010f38

0800bb30 <dcd_int_handler>:
     GINTSTS:    OEPInt    IEPInt | USBReset | EnumDone | USBSusp | WkUpInt | OTGInt | SOF | RXFLVL

  Note: when OTG_MULTI_PROC_INTRPT = 1, Device Each endpoint interrupt deachint/deachmsk/diepeachmsk/doepeachmsk
  are combined to generate dedicated interrupt line for each endpoint.
 */
void dcd_int_handler(uint8_t rhport) {
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b098      	sub	sp, #96	@ 0x60
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	4603      	mov	r3, r0
 800bb38:	71fb      	strb	r3, [r7, #7]
 800bb3a:	79fb      	ldrb	r3, [r7, #7]
 800bb3c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800bb40:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d002      	beq.n	800bb4e <dcd_int_handler+0x1e>
    rhport = 0;
 800bb48:	2300      	movs	r3, #0
 800bb4a:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800bb4e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800bb52:	4a94      	ldr	r2, [pc, #592]	@ (800bda4 <dcd_int_handler+0x274>)
 800bb54:	011b      	lsls	r3, r3, #4
 800bb56:	4413      	add	r3, r2
 800bb58:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800bb5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  const uint32_t gintmask = dwc2->gintmsk;
 800bb5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bb5e:	699b      	ldr	r3, [r3, #24]
 800bb60:	65bb      	str	r3, [r7, #88]	@ 0x58
  const uint32_t gintsts = dwc2->gintsts & gintmask;
 800bb62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bb64:	695b      	ldr	r3, [r3, #20]
 800bb66:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bb68:	4013      	ands	r3, r2
 800bb6a:	657b      	str	r3, [r7, #84]	@ 0x54

  if (gintsts & GINTSTS_USBRST) {
 800bb6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bb6e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d00d      	beq.n	800bb92 <dcd_int_handler+0x62>
    // USBRST is start of reset.
    dwc2->gintsts = GINTSTS_USBRST;
 800bb76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bb78:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800bb7c:	615a      	str	r2, [r3, #20]

    usbd_spin_lock(true);
 800bb7e:	2001      	movs	r0, #1
 800bb80:	f7fd fdac 	bl	80096dc <usbd_spin_lock>
    handle_bus_reset(rhport);
 800bb84:	79fb      	ldrb	r3, [r7, #7]
 800bb86:	4618      	mov	r0, r3
 800bb88:	f7ff fb36 	bl	800b1f8 <handle_bus_reset>
    usbd_spin_unlock(true);
 800bb8c:	2001      	movs	r0, #1
 800bb8e:	f7fd fdc9 	bl	8009724 <usbd_spin_unlock>
  }

  if (gintsts & GINTSTS_ENUMDNE) {
 800bb92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bb94:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d011      	beq.n	800bbc0 <dcd_int_handler+0x90>
    // ENUMDNE is the end of reset where speed of the link is detected
    dwc2->gintsts = GINTSTS_ENUMDNE;
 800bb9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bb9e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800bba2:	615a      	str	r2, [r3, #20]
    // There may be a pending suspend event, so we clear it first
    dwc2->gintsts = GINTSTS_USBSUSP;
 800bba4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bba6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800bbaa:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800bbac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bbae:	699b      	ldr	r3, [r3, #24]
 800bbb0:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800bbb4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bbb6:	619a      	str	r2, [r3, #24]
    handle_enum_done(rhport);
 800bbb8:	79fb      	ldrb	r3, [r7, #7]
 800bbba:	4618      	mov	r0, r3
 800bbbc:	f7ff fc1e 	bl	800b3fc <handle_enum_done>
  }

  if (gintsts & GINTSTS_USBSUSP) {
 800bbc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bbc2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d023      	beq.n	800bc12 <dcd_int_handler+0xe2>
    dwc2->gintsts = GINTSTS_USBSUSP;
 800bbca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bbcc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800bbd0:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk &= ~GINTMSK_USBSUSPM;
 800bbd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bbd4:	699b      	ldr	r3, [r3, #24]
 800bbd6:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800bbda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bbdc:	619a      	str	r2, [r3, #24]
 800bbde:	79fb      	ldrb	r3, [r7, #7]
 800bbe0:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 800bbe4:	2304      	movs	r3, #4
 800bbe6:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 800bbea:	2301      	movs	r3, #1
 800bbec:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  event.rhport = rhport;
 800bbf0:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800bbf4:	f887 3020 	strb.w	r3, [r7, #32]
  event.event_id = eid;
 800bbf8:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800bbfc:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  dcd_event_handler(&event, in_isr);
 800bc00:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 800bc04:	f107 0320 	add.w	r3, r7, #32
 800bc08:	4611      	mov	r1, r2
 800bc0a:	4618      	mov	r0, r3
 800bc0c:	f7fd fa96 	bl	800913c <dcd_event_handler>
}
 800bc10:	bf00      	nop
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if (gintsts & GINTSTS_WKUINT) {
 800bc12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	da23      	bge.n	800bc60 <dcd_int_handler+0x130>
    dwc2->gintsts = GINTSTS_WKUINT;
 800bc18:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bc1a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800bc1e:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800bc20:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bc22:	699b      	ldr	r3, [r3, #24]
 800bc24:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800bc28:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bc2a:	619a      	str	r2, [r3, #24]
 800bc2c:	79fb      	ldrb	r3, [r7, #7]
 800bc2e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800bc32:	2305      	movs	r3, #5
 800bc34:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 800bc38:	2301      	movs	r3, #1
 800bc3a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  event.rhport = rhport;
 800bc3e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800bc42:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  event.event_id = eid;
 800bc46:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bc4a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dcd_event_handler(&event, in_isr);
 800bc4e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800bc52:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800bc56:	4611      	mov	r1, r2
 800bc58:	4618      	mov	r0, r3
 800bc5a:	f7fd fa6f 	bl	800913c <dcd_event_handler>
}
 800bc5e:	bf00      	nop
  }

  // TODO check GINTSTS_DISCINT for disconnect detection
  // if(int_status & GINTSTS_DISCINT)

  if (gintsts & GINTSTS_OTGINT) {
 800bc60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bc62:	f003 0304 	and.w	r3, r3, #4
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d022      	beq.n	800bcb0 <dcd_int_handler+0x180>
    // OTG INT bit is read-only
    const uint32_t otg_int = dwc2->gotgint;
 800bc6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bc6c:	685b      	ldr	r3, [r3, #4]
 800bc6e:	653b      	str	r3, [r7, #80]	@ 0x50

    if (otg_int & GOTGINT_SEDET) {
 800bc70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc72:	f003 0304 	and.w	r3, r3, #4
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d017      	beq.n	800bcaa <dcd_int_handler+0x17a>
 800bc7a:	79fb      	ldrb	r3, [r7, #7]
 800bc7c:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 800bc80:	2302      	movs	r3, #2
 800bc82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc86:	2301      	movs	r3, #1
 800bc88:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  event.rhport = rhport;
 800bc8c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800bc90:	753b      	strb	r3, [r7, #20]
  event.event_id = eid;
 800bc92:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bc96:	757b      	strb	r3, [r7, #21]
  dcd_event_handler(&event, in_isr);
 800bc98:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 800bc9c:	f107 0314 	add.w	r3, r7, #20
 800bca0:	4611      	mov	r1, r2
 800bca2:	4618      	mov	r0, r3
 800bca4:	f7fd fa4a 	bl	800913c <dcd_event_handler>
}
 800bca8:	bf00      	nop
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    dwc2->gotgint = otg_int;
 800bcaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bcac:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bcae:	605a      	str	r2, [r3, #4]
  }

  if(gintsts & GINTSTS_SOF) {
 800bcb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bcb2:	f003 0308 	and.w	r3, r3, #8
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d034      	beq.n	800bd24 <dcd_int_handler+0x1f4>
    dwc2->gintsts = GINTSTS_SOF;
 800bcba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bcbc:	2208      	movs	r2, #8
 800bcbe:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800bcc0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bcc2:	699b      	ldr	r3, [r3, #24]
 800bcc4:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800bcc8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bcca:	619a      	str	r2, [r3, #24]
    const uint32_t frame = (dwc2->dsts & DSTS_FNSOF) >> DSTS_FNSOF_Pos;
 800bccc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bcce:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800bcd2:	0a1b      	lsrs	r3, r3, #8
 800bcd4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800bcd8:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // Disable SOF interrupt if SOF was not explicitly enabled since SOF was used for remote wakeup detection
    if (!_dcd_data.sof_en) {
 800bcda:	4b33      	ldr	r3, [pc, #204]	@ (800bda8 <dcd_int_handler+0x278>)
 800bcdc:	79db      	ldrb	r3, [r3, #7]
 800bcde:	f083 0301 	eor.w	r3, r3, #1
 800bce2:	b2db      	uxtb	r3, r3
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d005      	beq.n	800bcf4 <dcd_int_handler+0x1c4>
      dwc2->gintmsk &= ~GINTMSK_SOFM;
 800bce8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bcea:	699b      	ldr	r3, [r3, #24]
 800bcec:	f023 0208 	bic.w	r2, r3, #8
 800bcf0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bcf2:	619a      	str	r2, [r3, #24]
 800bcf4:	79fb      	ldrb	r3, [r7, #7]
 800bcf6:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 800bcfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bcfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bcfe:	2301      	movs	r3, #1
 800bd00:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

TU_ATTR_ALWAYS_INLINE static inline void dcd_event_sof(uint8_t rhport, uint32_t frame_count, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 800bd04:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800bd08:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_SOF;
 800bd0a:	2303      	movs	r3, #3
 800bd0c:	727b      	strb	r3, [r7, #9]
  event.sof.frame_count = frame_count;
 800bd0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd10:	60fb      	str	r3, [r7, #12]
  dcd_event_handler(&event, in_isr);
 800bd12:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800bd16:	f107 0308 	add.w	r3, r7, #8
 800bd1a:	4611      	mov	r1, r2
 800bd1c:	4618      	mov	r0, r3
 800bd1e:	f7fd fa0d 	bl	800913c <dcd_event_handler>
}
 800bd22:	bf00      	nop
    dcd_event_sof(rhport, frame, true);
  }

#if CFG_TUD_DWC2_SLAVE_ENABLE
  // RxFIFO non-empty interrupt handling.
  if (gintsts & GINTSTS_RXFLVL) {
 800bd24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bd26:	f003 0310 	and.w	r3, r3, #16
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d015      	beq.n	800bd5a <dcd_int_handler+0x22a>
    // RXFLVL bit is read-only
    dwc2->gintmsk &= ~GINTMSK_RXFLVLM; // disable RXFLVL interrupt while reading
 800bd2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bd30:	699b      	ldr	r3, [r3, #24]
 800bd32:	f023 0210 	bic.w	r2, r3, #16
 800bd36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bd38:	619a      	str	r2, [r3, #24]

    do {
      handle_rxflvl_irq(rhport); // read all packets
 800bd3a:	79fb      	ldrb	r3, [r7, #7]
 800bd3c:	4618      	mov	r0, r3
 800bd3e:	f7ff fba3 	bl	800b488 <handle_rxflvl_irq>
    } while(dwc2->gintsts & GINTSTS_RXFLVL);
 800bd42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bd44:	695b      	ldr	r3, [r3, #20]
 800bd46:	f003 0310 	and.w	r3, r3, #16
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d1f5      	bne.n	800bd3a <dcd_int_handler+0x20a>

    dwc2->gintmsk |= GINTMSK_RXFLVLM;
 800bd4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bd50:	699b      	ldr	r3, [r3, #24]
 800bd52:	f043 0210 	orr.w	r2, r3, #16
 800bd56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bd58:	619a      	str	r2, [r3, #24]
  }
#endif

  // OUT endpoint interrupt handling.
  if (gintsts & GINTSTS_OEPINT) {
 800bd5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bd5c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d004      	beq.n	800bd6e <dcd_int_handler+0x23e>
    // OEPINT is read-only, clear using DOEPINTn
    handle_ep_irq(rhport, TUSB_DIR_OUT);
 800bd64:	79fb      	ldrb	r3, [r7, #7]
 800bd66:	2100      	movs	r1, #0
 800bd68:	4618      	mov	r0, r3
 800bd6a:	f7ff fd6f 	bl	800b84c <handle_ep_irq>
  }

  // IN endpoint interrupt handling.
  if (gintsts & GINTSTS_IEPINT) {
 800bd6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bd70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d004      	beq.n	800bd82 <dcd_int_handler+0x252>
    // IEPINT bit read-only, clear using DIEPINTn
    handle_ep_irq(rhport, TUSB_DIR_IN);
 800bd78:	79fb      	ldrb	r3, [r7, #7]
 800bd7a:	2101      	movs	r1, #1
 800bd7c:	4618      	mov	r0, r3
 800bd7e:	f7ff fd65 	bl	800b84c <handle_ep_irq>
  }

  // Incomplete isochronous IN transfer interrupt handling.
  if (gintsts & GINTSTS_IISOIXFR) {
 800bd82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bd84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d007      	beq.n	800bd9c <dcd_int_handler+0x26c>
    dwc2->gintsts = GINTSTS_IISOIXFR;
 800bd8c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bd8e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800bd92:	615a      	str	r2, [r3, #20]
    handle_incomplete_iso_in(rhport);
 800bd94:	79fb      	ldrb	r3, [r7, #7]
 800bd96:	4618      	mov	r0, r3
 800bd98:	f7ff fdec 	bl	800b974 <handle_incomplete_iso_in>
  }
}
 800bd9c:	bf00      	nop
 800bd9e:	3760      	adds	r7, #96	@ 0x60
 800bda0:	46bd      	mov	sp, r7
 800bda2:	bd80      	pop	{r7, pc}
 800bda4:	0800d330 	.word	0x0800d330
 800bda8:	20010fb8 	.word	0x20010fb8

0800bdac <dwc2_phy_init>:

// MCU specific PHY init, called BEFORE core reset
// - dwc2 3.30a (H5) use USB_HS_PHYC
// - dwc2 4.11a (U5) use femtoPHY
// - dwc2 x.xxx (WBA) use USB_OTG_HS
static inline void dwc2_phy_init(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 800bdac:	b480      	push	{r7}
 800bdae:	b083      	sub	sp, #12
 800bdb0:	af00      	add	r7, sp, #0
 800bdb2:	6078      	str	r0, [r7, #4]
 800bdb4:	460b      	mov	r3, r1
 800bdb6:	70fb      	strb	r3, [r7, #3]
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 800bdb8:	78fb      	ldrb	r3, [r7, #3]
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d106      	bne.n	800bdcc <dwc2_phy_init+0x20>
    // Enable on-chip FS PHY
    dwc2->stm32_gccfg |= STM32_GCCFG_PWRDWN;
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdc2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	639a      	str	r2, [r3, #56]	@ 0x38
      #else

      #endif
    }
  }
}
 800bdca:	e005      	b.n	800bdd8 <dwc2_phy_init+0x2c>
    dwc2->stm32_gccfg &= ~STM32_GCCFG_PWRDWN;
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdd0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800bdd8:	bf00      	nop
 800bdda:	370c      	adds	r7, #12
 800bddc:	46bd      	mov	sp, r7
 800bdde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bde2:	4770      	bx	lr

0800bde4 <dwc2_phy_update>:

// MCU specific PHY update, it is called AFTER init() and core reset
static inline void dwc2_phy_update(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 800bde4:	b480      	push	{r7}
 800bde6:	b085      	sub	sp, #20
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	6078      	str	r0, [r7, #4]
 800bdec:	460b      	mov	r3, r1
 800bdee:	70fb      	strb	r3, [r7, #3]
  // used to set turnaround time for fullspeed, nothing to do in highspeed mode
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 800bdf0:	78fb      	ldrb	r3, [r7, #3]
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d152      	bne.n	800be9c <dwc2_phy_update+0xb8>
    // Turnaround timeout depends on the AHB clock dictated by STM32 Reference Manual
    uint32_t turnaround;

    if (SystemCoreClock >= 32000000u) {
 800bdf6:	4b2c      	ldr	r3, [pc, #176]	@ (800bea8 <dwc2_phy_update+0xc4>)
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	4a2c      	ldr	r2, [pc, #176]	@ (800beac <dwc2_phy_update+0xc8>)
 800bdfc:	4293      	cmp	r3, r2
 800bdfe:	d302      	bcc.n	800be06 <dwc2_phy_update+0x22>
      turnaround = 0x6u;
 800be00:	2306      	movs	r3, #6
 800be02:	60fb      	str	r3, [r7, #12]
 800be04:	e041      	b.n	800be8a <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 27500000u) {
 800be06:	4b28      	ldr	r3, [pc, #160]	@ (800bea8 <dwc2_phy_update+0xc4>)
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	4a29      	ldr	r2, [pc, #164]	@ (800beb0 <dwc2_phy_update+0xcc>)
 800be0c:	4293      	cmp	r3, r2
 800be0e:	d902      	bls.n	800be16 <dwc2_phy_update+0x32>
      turnaround = 0x7u;
 800be10:	2307      	movs	r3, #7
 800be12:	60fb      	str	r3, [r7, #12]
 800be14:	e039      	b.n	800be8a <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 24000000u) {
 800be16:	4b24      	ldr	r3, [pc, #144]	@ (800bea8 <dwc2_phy_update+0xc4>)
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	4a26      	ldr	r2, [pc, #152]	@ (800beb4 <dwc2_phy_update+0xd0>)
 800be1c:	4293      	cmp	r3, r2
 800be1e:	d302      	bcc.n	800be26 <dwc2_phy_update+0x42>
      turnaround = 0x8u;
 800be20:	2308      	movs	r3, #8
 800be22:	60fb      	str	r3, [r7, #12]
 800be24:	e031      	b.n	800be8a <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 21800000u) {
 800be26:	4b20      	ldr	r3, [pc, #128]	@ (800bea8 <dwc2_phy_update+0xc4>)
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	4a23      	ldr	r2, [pc, #140]	@ (800beb8 <dwc2_phy_update+0xd4>)
 800be2c:	4293      	cmp	r3, r2
 800be2e:	d902      	bls.n	800be36 <dwc2_phy_update+0x52>
      turnaround = 0x9u;
 800be30:	2309      	movs	r3, #9
 800be32:	60fb      	str	r3, [r7, #12]
 800be34:	e029      	b.n	800be8a <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 20000000u) {
 800be36:	4b1c      	ldr	r3, [pc, #112]	@ (800bea8 <dwc2_phy_update+0xc4>)
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	4a20      	ldr	r2, [pc, #128]	@ (800bebc <dwc2_phy_update+0xd8>)
 800be3c:	4293      	cmp	r3, r2
 800be3e:	d902      	bls.n	800be46 <dwc2_phy_update+0x62>
      turnaround = 0xAu;
 800be40:	230a      	movs	r3, #10
 800be42:	60fb      	str	r3, [r7, #12]
 800be44:	e021      	b.n	800be8a <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 18500000u) {
 800be46:	4b18      	ldr	r3, [pc, #96]	@ (800bea8 <dwc2_phy_update+0xc4>)
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	4a1d      	ldr	r2, [pc, #116]	@ (800bec0 <dwc2_phy_update+0xdc>)
 800be4c:	4293      	cmp	r3, r2
 800be4e:	d902      	bls.n	800be56 <dwc2_phy_update+0x72>
      turnaround = 0xBu;
 800be50:	230b      	movs	r3, #11
 800be52:	60fb      	str	r3, [r7, #12]
 800be54:	e019      	b.n	800be8a <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 17200000u) {
 800be56:	4b14      	ldr	r3, [pc, #80]	@ (800bea8 <dwc2_phy_update+0xc4>)
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	4a1a      	ldr	r2, [pc, #104]	@ (800bec4 <dwc2_phy_update+0xe0>)
 800be5c:	4293      	cmp	r3, r2
 800be5e:	d302      	bcc.n	800be66 <dwc2_phy_update+0x82>
      turnaround = 0xCu;
 800be60:	230c      	movs	r3, #12
 800be62:	60fb      	str	r3, [r7, #12]
 800be64:	e011      	b.n	800be8a <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 16000000u) {
 800be66:	4b10      	ldr	r3, [pc, #64]	@ (800bea8 <dwc2_phy_update+0xc4>)
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	4a17      	ldr	r2, [pc, #92]	@ (800bec8 <dwc2_phy_update+0xe4>)
 800be6c:	4293      	cmp	r3, r2
 800be6e:	d302      	bcc.n	800be76 <dwc2_phy_update+0x92>
      turnaround = 0xDu;
 800be70:	230d      	movs	r3, #13
 800be72:	60fb      	str	r3, [r7, #12]
 800be74:	e009      	b.n	800be8a <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 15000000u) {
 800be76:	4b0c      	ldr	r3, [pc, #48]	@ (800bea8 <dwc2_phy_update+0xc4>)
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	4a14      	ldr	r2, [pc, #80]	@ (800becc <dwc2_phy_update+0xe8>)
 800be7c:	4293      	cmp	r3, r2
 800be7e:	d302      	bcc.n	800be86 <dwc2_phy_update+0xa2>
      turnaround = 0xEu;
 800be80:	230e      	movs	r3, #14
 800be82:	60fb      	str	r3, [r7, #12]
 800be84:	e001      	b.n	800be8a <dwc2_phy_update+0xa6>
    }
    else {
      turnaround = 0xFu;
 800be86:	230f      	movs	r3, #15
 800be88:	60fb      	str	r3, [r7, #12]
    }

    dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (turnaround << GUSBCFG_TRDT_Pos);
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	68db      	ldr	r3, [r3, #12]
 800be8e:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	029b      	lsls	r3, r3, #10
 800be96:	431a      	orrs	r2, r3
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	60da      	str	r2, [r3, #12]
  }
}
 800be9c:	bf00      	nop
 800be9e:	3714      	adds	r7, #20
 800bea0:	46bd      	mov	sp, r7
 800bea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea6:	4770      	bx	lr
 800bea8:	20000008 	.word	0x20000008
 800beac:	01e84800 	.word	0x01e84800
 800beb0:	01a39ddf 	.word	0x01a39ddf
 800beb4:	016e3600 	.word	0x016e3600
 800beb8:	014ca43f 	.word	0x014ca43f
 800bebc:	01312cff 	.word	0x01312cff
 800bec0:	011a499f 	.word	0x011a499f
 800bec4:	01067380 	.word	0x01067380
 800bec8:	00f42400 	.word	0x00f42400
 800becc:	00e4e1c0 	.word	0x00e4e1c0

0800bed0 <reset_core>:
#include "dwc2_common.h"

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
static void reset_core(dwc2_regs_t* dwc2) {
 800bed0:	b480      	push	{r7}
 800bed2:	b085      	sub	sp, #20
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	6078      	str	r0, [r7, #4]
  // The software must check that bit 31 in this register is set to 1 (AHB Master is Idle) before starting any operation
  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {
 800bed8:	bf00      	nop
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	691b      	ldr	r3, [r3, #16]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	dafb      	bge.n	800beda <reset_core+0xa>
  }

  // load gsnpsid (it is not readable after reset is asserted)
  const uint32_t gsnpsid = dwc2->gsnpsid;
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bee6:	60fb      	str	r3, [r7, #12]

  // reset core
  dwc2->grstctl |= GRSTCTL_CSRST;
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	691b      	ldr	r3, [r3, #16]
 800beec:	f043 0201 	orr.w	r2, r3, #1
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	611a      	str	r2, [r3, #16]

  if ((gsnpsid & DWC2_CORE_REV_MASK) < (DWC2_CORE_REV_4_20a & DWC2_CORE_REV_MASK)) {
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	b29b      	uxth	r3, r3
 800bef8:	f244 2209 	movw	r2, #16905	@ 0x4209
 800befc:	4293      	cmp	r3, r2
 800befe:	d807      	bhi.n	800bf10 <reset_core+0x40>
    // prior v4.20a: CSRST is self-clearing and the core clears this bit after all the necessary logic is reset in
    // the core, which can take several clocks, depending on the current state of the core. Once this bit has been
    // cleared, the software must wait at least 3 PHY clocks before accessing the PHY domain (synchronization delay).
    while (dwc2->grstctl & GRSTCTL_CSRST) {}
 800bf00:	bf00      	nop
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	691b      	ldr	r3, [r3, #16]
 800bf06:	f003 0301 	and.w	r3, r3, #1
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d1f9      	bne.n	800bf02 <reset_core+0x32>
 800bf0e:	e010      	b.n	800bf32 <reset_core+0x62>
  } else {
    // From v4.20a: CSRST bit is write only. The application must clear this bit after checking the bit 29 of this
    // register i.e Core Soft Reset Done CSRT_DONE (w1c)
    while (!(dwc2->grstctl & GRSTCTL_CSRST_DONE)) {}
 800bf10:	bf00      	nop
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	691b      	ldr	r3, [r3, #16]
 800bf16:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d0f9      	beq.n	800bf12 <reset_core+0x42>
    dwc2->grstctl = (dwc2->grstctl & ~GRSTCTL_CSRST) | GRSTCTL_CSRST_DONE;
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	691b      	ldr	r3, [r3, #16]
 800bf22:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800bf26:	f023 0301 	bic.w	r3, r3, #1
 800bf2a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	611a      	str	r2, [r3, #16]
  }

  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {} // wait for AHB master IDLE
 800bf32:	bf00      	nop
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	691b      	ldr	r3, [r3, #16]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	dafb      	bge.n	800bf34 <reset_core+0x64>
}
 800bf3c:	bf00      	nop
 800bf3e:	bf00      	nop
 800bf40:	3714      	adds	r7, #20
 800bf42:	46bd      	mov	sp, r7
 800bf44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf48:	4770      	bx	lr

0800bf4a <phy_fs_init>:

static void phy_fs_init(dwc2_regs_t* dwc2) {
 800bf4a:	b580      	push	{r7, lr}
 800bf4c:	b084      	sub	sp, #16
 800bf4e:	af00      	add	r7, sp, #0
 800bf50:	6078      	str	r0, [r7, #4]
  TU_LOG(DWC2_COMMON_DEBUG, "Fullspeed PHY init\r\n");

  uint32_t gusbcfg = dwc2->gusbcfg;
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	68db      	ldr	r3, [r3, #12]
 800bf56:	60fb      	str	r3, [r7, #12]

  // Select FS PHY
  gusbcfg |= GUSBCFG_PHYSEL;
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bf5e:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	68fa      	ldr	r2, [r7, #12]
 800bf64:	60da      	str	r2, [r3, #12]

  // MCU specific PHY init before reset
  dwc2_phy_init(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 800bf66:	2100      	movs	r1, #0
 800bf68:	6878      	ldr	r0, [r7, #4]
 800bf6a:	f7ff ff1f 	bl	800bdac <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 800bf6e:	6878      	ldr	r0, [r7, #4]
 800bf70:	f7ff ffae 	bl	800bed0 <reset_core>

  // USB turnaround time is critical for certification where long cables and 5-Hubs are used.
  // So if you need the AHB to run at less than 30 MHz, and if USB turnaround time is not critical,
  // these bits can be programmed to a larger value. Default is 5
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 800bf7a:	60fb      	str	r3, [r7, #12]
  gusbcfg |= 5u << GUSBCFG_TRDT_Pos;
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 800bf82:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	68fa      	ldr	r2, [r7, #12]
 800bf88:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 800bf8a:	2100      	movs	r1, #0
 800bf8c:	6878      	ldr	r0, [r7, #4]
 800bf8e:	f7ff ff29 	bl	800bde4 <dwc2_phy_update>
}
 800bf92:	bf00      	nop
 800bf94:	3710      	adds	r7, #16
 800bf96:	46bd      	mov	sp, r7
 800bf98:	bd80      	pop	{r7, pc}

0800bf9a <phy_hs_init>:

static void phy_hs_init(dwc2_regs_t* dwc2) {
 800bf9a:	b580      	push	{r7, lr}
 800bf9c:	b086      	sub	sp, #24
 800bf9e:	af00      	add	r7, sp, #0
 800bfa0:	6078      	str	r0, [r7, #4]
  uint32_t gusbcfg = dwc2->gusbcfg;
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	68db      	ldr	r3, [r3, #12]
 800bfa6:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bfac:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg4_t ghwcfg4 = {.value = dwc2->ghwcfg4};
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bfb2:	60bb      	str	r3, [r7, #8]

  uint8_t phy_width;
  if (CFG_TUSB_MCU != OPT_MCU_AT32F402_405 && // at32f402_405 does not support 16-bit
 800bfb4:	7a7b      	ldrb	r3, [r7, #9]
 800bfb6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800bfba:	b2db      	uxtb	r3, r3
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d002      	beq.n	800bfc6 <phy_hs_init+0x2c>
      ghwcfg4.phy_data_width) {
    phy_width = 16; // 16-bit PHY interface if supported
 800bfc0:	2310      	movs	r3, #16
 800bfc2:	74fb      	strb	r3, [r7, #19]
 800bfc4:	e001      	b.n	800bfca <phy_hs_init+0x30>
  } else {
    phy_width = 8; // 8-bit PHY interface
 800bfc6:	2308      	movs	r3, #8
 800bfc8:	74fb      	strb	r3, [r7, #19]
  }

  // De-select FS PHY
  gusbcfg &= ~GUSBCFG_PHYSEL;
 800bfca:	697b      	ldr	r3, [r7, #20]
 800bfcc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bfd0:	617b      	str	r3, [r7, #20]

  if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 800bfd2:	7b3b      	ldrb	r3, [r7, #12]
 800bfd4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800bfd8:	b2db      	uxtb	r3, r3
 800bfda:	2b80      	cmp	r3, #128	@ 0x80
 800bfdc:	d114      	bne.n	800c008 <phy_hs_init+0x6e>
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed ULPI PHY init\r\n");

    // Select ULPI PHY (external)
    gusbcfg |= GUSBCFG_ULPI_UTMI_SEL;
 800bfde:	697b      	ldr	r3, [r7, #20]
 800bfe0:	f043 0310 	orr.w	r3, r3, #16
 800bfe4:	617b      	str	r3, [r7, #20]

    // ULPI is always 8-bit interface
    gusbcfg &= ~GUSBCFG_PHYIF16;
 800bfe6:	697b      	ldr	r3, [r7, #20]
 800bfe8:	f023 0308 	bic.w	r3, r3, #8
 800bfec:	617b      	str	r3, [r7, #20]

    // ULPI select single data rate
    gusbcfg &= ~GUSBCFG_DDRSEL;
 800bfee:	697b      	ldr	r3, [r7, #20]
 800bff0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bff4:	617b      	str	r3, [r7, #20]

    // default internal VBUS Indicator and Drive
    gusbcfg &= ~(GUSBCFG_ULPIEVBUSD | GUSBCFG_ULPIEVBUSI);
 800bff6:	697b      	ldr	r3, [r7, #20]
 800bff8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800bffc:	617b      	str	r3, [r7, #20]

    // Disable FS/LS ULPI
    gusbcfg &= ~(GUSBCFG_ULPIFSLS | GUSBCFG_ULPICSM);
 800bffe:	697b      	ldr	r3, [r7, #20]
 800c000:	f423 2320 	bic.w	r3, r3, #655360	@ 0xa0000
 800c004:	617b      	str	r3, [r7, #20]
 800c006:	e00f      	b.n	800c028 <phy_hs_init+0x8e>
  } else {
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed UTMI+ PHY init\r\n");

    // Select UTMI+ PHY (internal)
    gusbcfg &= ~GUSBCFG_ULPI_UTMI_SEL;
 800c008:	697b      	ldr	r3, [r7, #20]
 800c00a:	f023 0310 	bic.w	r3, r3, #16
 800c00e:	617b      	str	r3, [r7, #20]

    // Set 16-bit interface if supported
    if (phy_width == 16) {
 800c010:	7cfb      	ldrb	r3, [r7, #19]
 800c012:	2b10      	cmp	r3, #16
 800c014:	d104      	bne.n	800c020 <phy_hs_init+0x86>
      gusbcfg |= GUSBCFG_PHYIF16;
 800c016:	697b      	ldr	r3, [r7, #20]
 800c018:	f043 0308 	orr.w	r3, r3, #8
 800c01c:	617b      	str	r3, [r7, #20]
 800c01e:	e003      	b.n	800c028 <phy_hs_init+0x8e>
    } else {
      gusbcfg &= ~GUSBCFG_PHYIF16;
 800c020:	697b      	ldr	r3, [r7, #20]
 800c022:	f023 0308 	bic.w	r3, r3, #8
 800c026:	617b      	str	r3, [r7, #20]
    }
  }

  // Apply config
  dwc2->gusbcfg = gusbcfg;
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	697a      	ldr	r2, [r7, #20]
 800c02c:	60da      	str	r2, [r3, #12]

  // mcu specific phy init
  dwc2_phy_init(dwc2, ghwcfg2.hs_phy_type);
 800c02e:	7b3b      	ldrb	r3, [r7, #12]
 800c030:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800c034:	b2db      	uxtb	r3, r3
 800c036:	4619      	mov	r1, r3
 800c038:	6878      	ldr	r0, [r7, #4]
 800c03a:	f7ff feb7 	bl	800bdac <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 800c03e:	6878      	ldr	r0, [r7, #4]
 800c040:	f7ff ff46 	bl	800bed0 <reset_core>

  // Set turn-around, must after core reset otherwise it will be clear
  // - 9 if using 8-bit PHY interface
  // - 5 if using 16-bit PHY interface
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 800c044:	697b      	ldr	r3, [r7, #20]
 800c046:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 800c04a:	617b      	str	r3, [r7, #20]
  gusbcfg |= (phy_width == 16 ? 5u : 9u) << GUSBCFG_TRDT_Pos;
 800c04c:	7cfb      	ldrb	r3, [r7, #19]
 800c04e:	2b10      	cmp	r3, #16
 800c050:	d102      	bne.n	800c058 <phy_hs_init+0xbe>
 800c052:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800c056:	e001      	b.n	800c05c <phy_hs_init+0xc2>
 800c058:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 800c05c:	697a      	ldr	r2, [r7, #20]
 800c05e:	4313      	orrs	r3, r2
 800c060:	617b      	str	r3, [r7, #20]
  dwc2->gusbcfg = gusbcfg;
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	697a      	ldr	r2, [r7, #20]
 800c066:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, ghwcfg2.hs_phy_type);
 800c068:	7b3b      	ldrb	r3, [r7, #12]
 800c06a:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800c06e:	b2db      	uxtb	r3, r3
 800c070:	4619      	mov	r1, r3
 800c072:	6878      	ldr	r0, [r7, #4]
 800c074:	f7ff feb6 	bl	800bde4 <dwc2_phy_update>
}
 800c078:	bf00      	nop
 800c07a:	3718      	adds	r7, #24
 800c07c:	46bd      	mov	sp, r7
 800c07e:	bd80      	pop	{r7, pc}

0800c080 <check_dwc2>:

static bool check_dwc2(dwc2_regs_t* dwc2) {
 800c080:	b480      	push	{r7}
 800c082:	b085      	sub	sp, #20
 800c084:	af00      	add	r7, sp, #0
 800c086:	6078      	str	r0, [r7, #4]

  // For some reason: GD32VF103 gsnpsid and all hwcfg register are always zero (skip it)
  (void)dwc2;
#if !TU_CHECK_MCU(OPT_MCU_GD32VF103)
  enum { GSNPSID_ID_MASK = TU_GENMASK(31, 16) };
  const uint32_t gsnpsid = dwc2->gsnpsid & GSNPSID_ID_MASK;
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c08c:	0c1b      	lsrs	r3, r3, #16
 800c08e:	041b      	lsls	r3, r3, #16
 800c090:	60fb      	str	r3, [r7, #12]
  TU_ASSERT(gsnpsid == DWC2_OTG_ID || gsnpsid == DWC2_FS_IOT_ID || gsnpsid == DWC2_HS_IOT_ID);
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	4a0e      	ldr	r2, [pc, #56]	@ (800c0d0 <check_dwc2+0x50>)
 800c096:	4293      	cmp	r3, r2
 800c098:	d012      	beq.n	800c0c0 <check_dwc2+0x40>
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	4a0d      	ldr	r2, [pc, #52]	@ (800c0d4 <check_dwc2+0x54>)
 800c09e:	4293      	cmp	r3, r2
 800c0a0:	d00e      	beq.n	800c0c0 <check_dwc2+0x40>
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	4a0c      	ldr	r2, [pc, #48]	@ (800c0d8 <check_dwc2+0x58>)
 800c0a6:	4293      	cmp	r3, r2
 800c0a8:	d00a      	beq.n	800c0c0 <check_dwc2+0x40>
 800c0aa:	4b0c      	ldr	r3, [pc, #48]	@ (800c0dc <check_dwc2+0x5c>)
 800c0ac:	60bb      	str	r3, [r7, #8]
 800c0ae:	68bb      	ldr	r3, [r7, #8]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	f003 0301 	and.w	r3, r3, #1
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d000      	beq.n	800c0bc <check_dwc2+0x3c>
 800c0ba:	be00      	bkpt	0x0000
 800c0bc:	2300      	movs	r3, #0
 800c0be:	e000      	b.n	800c0c2 <check_dwc2+0x42>
#endif

  return true;
 800c0c0:	2301      	movs	r3, #1
}
 800c0c2:	4618      	mov	r0, r3
 800c0c4:	3714      	adds	r7, #20
 800c0c6:	46bd      	mov	sp, r7
 800c0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0cc:	4770      	bx	lr
 800c0ce:	bf00      	nop
 800c0d0:	4f540000 	.word	0x4f540000
 800c0d4:	55310000 	.word	0x55310000
 800c0d8:	55320000 	.word	0x55320000
 800c0dc:	e000edf0 	.word	0xe000edf0

0800c0e0 <dwc2_core_is_highspeed>:

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
bool dwc2_core_is_highspeed(dwc2_regs_t* dwc2, tusb_role_t role) {
 800c0e0:	b480      	push	{r7}
 800c0e2:	b085      	sub	sp, #20
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	6078      	str	r0, [r7, #4]
 800c0e8:	460b      	mov	r3, r1
 800c0ea:	70fb      	strb	r3, [r7, #3]
  (void)dwc2;
#if CFG_TUD_ENABLED
  if (role == TUSB_ROLE_DEVICE && !TUD_OPT_HIGH_SPEED) {
 800c0ec:	78fb      	ldrb	r3, [r7, #3]
 800c0ee:	2b01      	cmp	r3, #1
 800c0f0:	d101      	bne.n	800c0f6 <dwc2_core_is_highspeed+0x16>
    return false;
 800c0f2:	2300      	movs	r3, #0
 800c0f4:	e00b      	b.n	800c10e <dwc2_core_is_highspeed+0x2e>
  if (role == TUSB_ROLE_HOST && !TUH_OPT_HIGH_SPEED) {
    return false;
  }
#endif

  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c0fa:	60fb      	str	r3, [r7, #12]
  return ghwcfg2.hs_phy_type != GHWCFG2_HSPHY_NOT_SUPPORTED;
 800c0fc:	7b3b      	ldrb	r3, [r7, #12]
 800c0fe:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800c102:	b2db      	uxtb	r3, r3
 800c104:	2b00      	cmp	r3, #0
 800c106:	bf14      	ite	ne
 800c108:	2301      	movne	r3, #1
 800c10a:	2300      	moveq	r3, #0
 800c10c:	b2db      	uxtb	r3, r3
}
 800c10e:	4618      	mov	r0, r3
 800c110:	3714      	adds	r7, #20
 800c112:	46bd      	mov	sp, r7
 800c114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c118:	4770      	bx	lr
	...

0800c11c <dwc2_core_init>:
 * - Dedicated FS PHY is internal with clock 48Mhz.
 *
 * In addition, UTMI+/ULPI can be shared to run at fullspeed mode with 48Mhz
 *
*/
bool dwc2_core_init(uint8_t rhport, bool is_highspeed, bool is_dma) {
 800c11c:	b580      	push	{r7, lr}
 800c11e:	b088      	sub	sp, #32
 800c120:	af00      	add	r7, sp, #0
 800c122:	4603      	mov	r3, r0
 800c124:	71fb      	strb	r3, [r7, #7]
 800c126:	460b      	mov	r3, r1
 800c128:	71bb      	strb	r3, [r7, #6]
 800c12a:	4613      	mov	r3, r2
 800c12c:	717b      	strb	r3, [r7, #5]
 800c12e:	79fb      	ldrb	r3, [r7, #7]
 800c130:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c132:	7dfb      	ldrb	r3, [r7, #23]
 800c134:	2b00      	cmp	r3, #0
 800c136:	d001      	beq.n	800c13c <dwc2_core_init+0x20>
    rhport = 0;
 800c138:	2300      	movs	r3, #0
 800c13a:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c13c:	7dfb      	ldrb	r3, [r7, #23]
 800c13e:	4a3b      	ldr	r2, [pc, #236]	@ (800c22c <dwc2_core_init+0x110>)
 800c140:	011b      	lsls	r3, r3, #4
 800c142:	4413      	add	r3, r2
 800c144:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800c146:	61fb      	str	r3, [r7, #28]

  // Check Synopsys ID register, failed if controller clock/power is not enabled
  TU_ASSERT(check_dwc2(dwc2));
 800c148:	69f8      	ldr	r0, [r7, #28]
 800c14a:	f7ff ff99 	bl	800c080 <check_dwc2>
 800c14e:	4603      	mov	r3, r0
 800c150:	f083 0301 	eor.w	r3, r3, #1
 800c154:	b2db      	uxtb	r3, r3
 800c156:	2b00      	cmp	r3, #0
 800c158:	d00a      	beq.n	800c170 <dwc2_core_init+0x54>
 800c15a:	4b35      	ldr	r3, [pc, #212]	@ (800c230 <dwc2_core_init+0x114>)
 800c15c:	61bb      	str	r3, [r7, #24]
 800c15e:	69bb      	ldr	r3, [r7, #24]
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	f003 0301 	and.w	r3, r3, #1
 800c166:	2b00      	cmp	r3, #0
 800c168:	d000      	beq.n	800c16c <dwc2_core_init+0x50>
 800c16a:	be00      	bkpt	0x0000
 800c16c:	2300      	movs	r3, #0
 800c16e:	e058      	b.n	800c222 <dwc2_core_init+0x106>

  // disable global interrupt
  dwc2->gahbcfg &= ~GAHBCFG_GINT;
 800c170:	69fb      	ldr	r3, [r7, #28]
 800c172:	689b      	ldr	r3, [r3, #8]
 800c174:	f023 0201 	bic.w	r2, r3, #1
 800c178:	69fb      	ldr	r3, [r7, #28]
 800c17a:	609a      	str	r2, [r3, #8]

  if (is_highspeed) {
 800c17c:	79bb      	ldrb	r3, [r7, #6]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d003      	beq.n	800c18a <dwc2_core_init+0x6e>
    phy_hs_init(dwc2);
 800c182:	69f8      	ldr	r0, [r7, #28]
 800c184:	f7ff ff09 	bl	800bf9a <phy_hs_init>
 800c188:	e002      	b.n	800c190 <dwc2_core_init+0x74>
  } else {
    phy_fs_init(dwc2);
 800c18a:	69f8      	ldr	r0, [r7, #28]
 800c18c:	f7ff fedd 	bl	800bf4a <phy_fs_init>
   * this field is added to the high/full speed interpacket timeout
   * duration in the core to account for any additional delays
   * introduced by the PHY. This can be required, because the delay
   * introduced by the PHY in generating the linestate condition
   * can vary from one PHY to another. */
  dwc2->gusbcfg |= (7ul << GUSBCFG_TOCAL_Pos);
 800c190:	69fb      	ldr	r3, [r7, #28]
 800c192:	68db      	ldr	r3, [r3, #12]
 800c194:	f043 0207 	orr.w	r2, r3, #7
 800c198:	69fb      	ldr	r3, [r7, #28]
 800c19a:	60da      	str	r2, [r3, #12]

  // Enable PHY clock TODO stop/gate clock when suspended mode
  dwc2->pcgcctl &= ~(PCGCCTL_STOPPCLK | PCGCCTL_GATEHCLK | PCGCCTL_PWRCLMP | PCGCCTL_RSTPDWNMODULE);
 800c19c:	69fb      	ldr	r3, [r7, #28]
 800c19e:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800c1a2:	f023 020f 	bic.w	r2, r3, #15
 800c1a6:	69fb      	ldr	r3, [r7, #28]
 800c1a8:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00
 800c1ac:	69fb      	ldr	r3, [r7, #28]
 800c1ae:	60fb      	str	r3, [r7, #12]
 800c1b0:	2310      	movs	r3, #16
 800c1b2:	72fb      	strb	r3, [r7, #11]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800c1b4:	7afb      	ldrb	r3, [r7, #11]
 800c1b6:	019b      	lsls	r3, r3, #6
 800c1b8:	f043 0220 	orr.w	r2, r3, #32
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800c1c0:	bf00      	nop
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	691b      	ldr	r3, [r3, #16]
 800c1c6:	f003 0320 	and.w	r3, r3, #32
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d1f9      	bne.n	800c1c2 <dwc2_core_init+0xa6>
}
 800c1ce:	bf00      	nop
 800c1d0:	69fb      	ldr	r3, [r7, #28]
 800c1d2:	613b      	str	r3, [r7, #16]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800c1d4:	693b      	ldr	r3, [r7, #16]
 800c1d6:	2210      	movs	r2, #16
 800c1d8:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800c1da:	bf00      	nop
 800c1dc:	693b      	ldr	r3, [r7, #16]
 800c1de:	691b      	ldr	r3, [r3, #16]
 800c1e0:	f003 0310 	and.w	r3, r3, #16
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d1f9      	bne.n	800c1dc <dwc2_core_init+0xc0>
}
 800c1e8:	bf00      	nop

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);

  // Clear pending and disable all interrupts
  dwc2->gintsts = 0xFFFFFFFFU;
 800c1ea:	69fb      	ldr	r3, [r7, #28]
 800c1ec:	f04f 32ff 	mov.w	r2, #4294967295
 800c1f0:	615a      	str	r2, [r3, #20]
  dwc2->gotgint = 0xFFFFFFFFU;
 800c1f2:	69fb      	ldr	r3, [r7, #28]
 800c1f4:	f04f 32ff 	mov.w	r2, #4294967295
 800c1f8:	605a      	str	r2, [r3, #4]
  dwc2->gintmsk = 0;
 800c1fa:	69fb      	ldr	r3, [r7, #28]
 800c1fc:	2200      	movs	r2, #0
 800c1fe:	619a      	str	r2, [r3, #24]

  TU_LOG(DWC2_COMMON_DEBUG, "DMA = %u\r\n", is_dma);

  if (is_dma) {
 800c200:	797b      	ldrb	r3, [r7, #5]
 800c202:	2b00      	cmp	r3, #0
 800c204:	d006      	beq.n	800c214 <dwc2_core_init+0xf8>
    // DMA seems to be only settable after a core reset, and not possible to switch on-the-fly
    dwc2->gahbcfg |= GAHBCFG_DMAEN | GAHBCFG_HBSTLEN_2;
 800c206:	69fb      	ldr	r3, [r7, #28]
 800c208:	689b      	ldr	r3, [r3, #8]
 800c20a:	f043 0226 	orr.w	r2, r3, #38	@ 0x26
 800c20e:	69fb      	ldr	r3, [r7, #28]
 800c210:	609a      	str	r2, [r3, #8]
 800c212:	e005      	b.n	800c220 <dwc2_core_init+0x104>
  } else {
    dwc2->gintmsk |= GINTSTS_RXFLVL;
 800c214:	69fb      	ldr	r3, [r7, #28]
 800c216:	699b      	ldr	r3, [r3, #24]
 800c218:	f043 0210 	orr.w	r2, r3, #16
 800c21c:	69fb      	ldr	r3, [r7, #28]
 800c21e:	619a      	str	r2, [r3, #24]
  }

  return true;
 800c220:	2301      	movs	r3, #1
}
 800c222:	4618      	mov	r0, r3
 800c224:	3720      	adds	r7, #32
 800c226:	46bd      	mov	sp, r7
 800c228:	bd80      	pop	{r7, pc}
 800c22a:	bf00      	nop
 800c22c:	0800d340 	.word	0x0800d340
 800c230:	e000edf0 	.word	0xe000edf0

0800c234 <dfifo_read_packet>:

//--------------------------------------------------------------------
// DFIFO
//--------------------------------------------------------------------
// Read a single data packet from receive DFIFO
void dfifo_read_packet(dwc2_regs_t* dwc2, uint8_t* dst, uint16_t len) {
 800c234:	b480      	push	{r7}
 800c236:	b08f      	sub	sp, #60	@ 0x3c
 800c238:	af00      	add	r7, sp, #0
 800c23a:	60f8      	str	r0, [r7, #12]
 800c23c:	60b9      	str	r1, [r7, #8]
 800c23e:	4613      	mov	r3, r2
 800c240:	80fb      	strh	r3, [r7, #6]
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c248:	633b      	str	r3, [r7, #48]	@ 0x30

  // Reading full available 32 bit words from fifo
  uint16_t word_count = len >> 2;
 800c24a:	88fb      	ldrh	r3, [r7, #6]
 800c24c:	089b      	lsrs	r3, r3, #2
 800c24e:	86fb      	strh	r3, [r7, #54]	@ 0x36
  while (word_count--) {
 800c250:	e00b      	b.n	800c26a <dfifo_read_packet+0x36>
    tu_unaligned_write32(dst, *rx_fifo);
 800c252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	68ba      	ldr	r2, [r7, #8]
 800c258:	627a      	str	r2, [r7, #36]	@ 0x24
 800c25a:	623b      	str	r3, [r7, #32]
  *((uint32_t *) mem) = value;
 800c25c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c25e:	6a3a      	ldr	r2, [r7, #32]
 800c260:	601a      	str	r2, [r3, #0]
}
 800c262:	bf00      	nop
    dst += 4;
 800c264:	68bb      	ldr	r3, [r7, #8]
 800c266:	3304      	adds	r3, #4
 800c268:	60bb      	str	r3, [r7, #8]
  while (word_count--) {
 800c26a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c26c:	1e5a      	subs	r2, r3, #1
 800c26e:	86fa      	strh	r2, [r7, #54]	@ 0x36
 800c270:	2b00      	cmp	r3, #0
 800c272:	d1ee      	bne.n	800c252 <dfifo_read_packet+0x1e>
  }

  // Read the remaining 1-3 bytes from fifo
  const uint8_t bytes_rem = len & 0x03;
 800c274:	88fb      	ldrh	r3, [r7, #6]
 800c276:	b2db      	uxtb	r3, r3
 800c278:	f003 0303 	and.w	r3, r3, #3
 800c27c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (bytes_rem != 0) {
 800c280:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c284:	2b00      	cmp	r3, #0
 800c286:	d020      	beq.n	800c2ca <dfifo_read_packet+0x96>
    const uint32_t tmp = *rx_fifo;
 800c288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c28e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c290:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte0(uint32_t ui32) { return TU_U32_BYTE0(ui32); }
 800c292:	69fb      	ldr	r3, [r7, #28]
 800c294:	b2da      	uxtb	r2, r3
    dst[0] = tu_u32_byte0(tmp);
 800c296:	68bb      	ldr	r3, [r7, #8]
 800c298:	701a      	strb	r2, [r3, #0]
    if (bytes_rem > 1) {
 800c29a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c29e:	2b01      	cmp	r3, #1
 800c2a0:	d907      	bls.n	800c2b2 <dfifo_read_packet+0x7e>
      dst[1] = tu_u32_byte1(tmp);
 800c2a2:	68bb      	ldr	r3, [r7, #8]
 800c2a4:	3301      	adds	r3, #1
 800c2a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c2a8:	61ba      	str	r2, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte1(uint32_t ui32) { return TU_U32_BYTE1(ui32); }
 800c2aa:	69ba      	ldr	r2, [r7, #24]
 800c2ac:	0a12      	lsrs	r2, r2, #8
 800c2ae:	b2d2      	uxtb	r2, r2
 800c2b0:	701a      	strb	r2, [r3, #0]
    }
    if (bytes_rem > 2) {
 800c2b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c2b6:	2b02      	cmp	r3, #2
 800c2b8:	d907      	bls.n	800c2ca <dfifo_read_packet+0x96>
      dst[2] = tu_u32_byte2(tmp);
 800c2ba:	68bb      	ldr	r3, [r7, #8]
 800c2bc:	3302      	adds	r3, #2
 800c2be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c2c0:	617a      	str	r2, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte2(uint32_t ui32) { return TU_U32_BYTE2(ui32); }
 800c2c2:	697a      	ldr	r2, [r7, #20]
 800c2c4:	0c12      	lsrs	r2, r2, #16
 800c2c6:	b2d2      	uxtb	r2, r2
 800c2c8:	701a      	strb	r2, [r3, #0]
    }
  }
}
 800c2ca:	bf00      	nop
 800c2cc:	373c      	adds	r7, #60	@ 0x3c
 800c2ce:	46bd      	mov	sp, r7
 800c2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d4:	4770      	bx	lr

0800c2d6 <dfifo_write_packet>:

// Write a single data packet to DFIFO
void dfifo_write_packet(dwc2_regs_t* dwc2, uint8_t fifo_num, const uint8_t* src, uint16_t len) {
 800c2d6:	b480      	push	{r7}
 800c2d8:	b08b      	sub	sp, #44	@ 0x2c
 800c2da:	af00      	add	r7, sp, #0
 800c2dc:	60f8      	str	r0, [r7, #12]
 800c2de:	607a      	str	r2, [r7, #4]
 800c2e0:	461a      	mov	r2, r3
 800c2e2:	460b      	mov	r3, r1
 800c2e4:	72fb      	strb	r3, [r7, #11]
 800c2e6:	4613      	mov	r3, r2
 800c2e8:	813b      	strh	r3, [r7, #8]
  volatile uint32_t* tx_fifo = dwc2->fifo[fifo_num];
 800c2ea:	7afb      	ldrb	r3, [r7, #11]
 800c2ec:	3301      	adds	r3, #1
 800c2ee:	031b      	lsls	r3, r3, #12
 800c2f0:	68fa      	ldr	r2, [r7, #12]
 800c2f2:	4413      	add	r3, r2
 800c2f4:	61fb      	str	r3, [r7, #28]

  // Pushing full available 32 bit words to fifo
  uint16_t word_count = len >> 2;
 800c2f6:	893b      	ldrh	r3, [r7, #8]
 800c2f8:	089b      	lsrs	r3, r3, #2
 800c2fa:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (word_count--) {
 800c2fc:	e008      	b.n	800c310 <dfifo_write_packet+0x3a>
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	617b      	str	r3, [r7, #20]
  return *((uint32_t const *) mem);
 800c302:	697b      	ldr	r3, [r7, #20]
 800c304:	681a      	ldr	r2, [r3, #0]
    *tx_fifo = tu_unaligned_read32(src);
 800c306:	69fb      	ldr	r3, [r7, #28]
 800c308:	601a      	str	r2, [r3, #0]
    src += 4;
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	3304      	adds	r3, #4
 800c30e:	607b      	str	r3, [r7, #4]
  while (word_count--) {
 800c310:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c312:	1e5a      	subs	r2, r3, #1
 800c314:	84fa      	strh	r2, [r7, #38]	@ 0x26
 800c316:	2b00      	cmp	r3, #0
 800c318:	d1f1      	bne.n	800c2fe <dfifo_write_packet+0x28>
  }

  // Write the remaining 1-3 bytes into fifo
  const uint8_t bytes_rem = len & 0x03;
 800c31a:	893b      	ldrh	r3, [r7, #8]
 800c31c:	b2db      	uxtb	r3, r3
 800c31e:	f003 0303 	and.w	r3, r3, #3
 800c322:	76fb      	strb	r3, [r7, #27]
  if (bytes_rem) {
 800c324:	7efb      	ldrb	r3, [r7, #27]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d019      	beq.n	800c35e <dfifo_write_packet+0x88>
    uint32_t tmp_word = src[0];
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	781b      	ldrb	r3, [r3, #0]
 800c32e:	623b      	str	r3, [r7, #32]
    if (bytes_rem > 1) {
 800c330:	7efb      	ldrb	r3, [r7, #27]
 800c332:	2b01      	cmp	r3, #1
 800c334:	d906      	bls.n	800c344 <dfifo_write_packet+0x6e>
      tmp_word |= (src[1] << 8);
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	3301      	adds	r3, #1
 800c33a:	781b      	ldrb	r3, [r3, #0]
 800c33c:	021b      	lsls	r3, r3, #8
 800c33e:	6a3a      	ldr	r2, [r7, #32]
 800c340:	4313      	orrs	r3, r2
 800c342:	623b      	str	r3, [r7, #32]
    }
    if (bytes_rem > 2) {
 800c344:	7efb      	ldrb	r3, [r7, #27]
 800c346:	2b02      	cmp	r3, #2
 800c348:	d906      	bls.n	800c358 <dfifo_write_packet+0x82>
      tmp_word |= (src[2] << 16);
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	3302      	adds	r3, #2
 800c34e:	781b      	ldrb	r3, [r3, #0]
 800c350:	041b      	lsls	r3, r3, #16
 800c352:	6a3a      	ldr	r2, [r7, #32]
 800c354:	4313      	orrs	r3, r2
 800c356:	623b      	str	r3, [r7, #32]
    }

    *tx_fifo = tmp_word;
 800c358:	69fb      	ldr	r3, [r7, #28]
 800c35a:	6a3a      	ldr	r2, [r7, #32]
 800c35c:	601a      	str	r2, [r3, #0]
  }
}
 800c35e:	bf00      	nop
 800c360:	372c      	adds	r7, #44	@ 0x2c
 800c362:	46bd      	mov	sp, r7
 800c364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c368:	4770      	bx	lr
	...

0800c36c <tusb_rhport_init>:
}

//--------------------------------------------------------------------+
// Public API
//--------------------------------------------------------------------+
bool tusb_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800c36c:	b580      	push	{r7, lr}
 800c36e:	b086      	sub	sp, #24
 800c370:	af00      	add	r7, sp, #0
 800c372:	4603      	mov	r3, r0
 800c374:	6039      	str	r1, [r7, #0]
 800c376:	71fb      	strb	r3, [r7, #7]
  //  backward compatible called with tusb_init(void)
  #if defined(TUD_OPT_RHPORT) || defined(TUH_OPT_RHPORT)
  if (rh_init == NULL) {
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d11f      	bne.n	800c3be <tusb_rhport_init+0x52>
    #if CFG_TUD_ENABLED && defined(TUD_OPT_RHPORT)
    // init device stack CFG_TUSB_RHPORTx_MODE must be defined
    const tusb_rhport_init_t dev_init = {
 800c37e:	2301      	movs	r3, #1
 800c380:	723b      	strb	r3, [r7, #8]
 800c382:	2300      	movs	r3, #0
 800c384:	727b      	strb	r3, [r7, #9]
      .role = TUSB_ROLE_DEVICE,
      .speed = TUD_OPT_HIGH_SPEED ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL
    };
    TU_ASSERT ( tud_rhport_init(TUD_OPT_RHPORT, &dev_init) );
 800c386:	f107 0308 	add.w	r3, r7, #8
 800c38a:	4619      	mov	r1, r3
 800c38c:	2000      	movs	r0, #0
 800c38e:	f7fb feb5 	bl	80080fc <tud_rhport_init>
 800c392:	4603      	mov	r3, r0
 800c394:	f083 0301 	eor.w	r3, r3, #1
 800c398:	b2db      	uxtb	r3, r3
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d00a      	beq.n	800c3b4 <tusb_rhport_init+0x48>
 800c39e:	4b23      	ldr	r3, [pc, #140]	@ (800c42c <tusb_rhport_init+0xc0>)
 800c3a0:	60fb      	str	r3, [r7, #12]
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	f003 0301 	and.w	r3, r3, #1
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d000      	beq.n	800c3b0 <tusb_rhport_init+0x44>
 800c3ae:	be00      	bkpt	0x0000
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	e036      	b.n	800c422 <tusb_rhport_init+0xb6>
    _tusb_rhport_role[TUD_OPT_RHPORT] = TUSB_ROLE_DEVICE;
 800c3b4:	4b1e      	ldr	r3, [pc, #120]	@ (800c430 <tusb_rhport_init+0xc4>)
 800c3b6:	2201      	movs	r2, #1
 800c3b8:	701a      	strb	r2, [r3, #0]
    };
    TU_ASSERT( tuh_rhport_init(TUH_OPT_RHPORT, &host_init) );
    _tusb_rhport_role[TUH_OPT_RHPORT] = TUSB_ROLE_HOST;
    #endif

    return true;
 800c3ba:	2301      	movs	r3, #1
 800c3bc:	e031      	b.n	800c422 <tusb_rhport_init+0xb6>
  }
  #endif

  // new API with explicit rhport and role
  TU_ASSERT(rhport < TUP_USBIP_CONTROLLER_NUM && rh_init->role != TUSB_ROLE_INVALID);
 800c3be:	79fb      	ldrb	r3, [r7, #7]
 800c3c0:	2b01      	cmp	r3, #1
 800c3c2:	d803      	bhi.n	800c3cc <tusb_rhport_init+0x60>
 800c3c4:	683b      	ldr	r3, [r7, #0]
 800c3c6:	781b      	ldrb	r3, [r3, #0]
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d10a      	bne.n	800c3e2 <tusb_rhport_init+0x76>
 800c3cc:	4b17      	ldr	r3, [pc, #92]	@ (800c42c <tusb_rhport_init+0xc0>)
 800c3ce:	613b      	str	r3, [r7, #16]
 800c3d0:	693b      	ldr	r3, [r7, #16]
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	f003 0301 	and.w	r3, r3, #1
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d000      	beq.n	800c3de <tusb_rhport_init+0x72>
 800c3dc:	be00      	bkpt	0x0000
 800c3de:	2300      	movs	r3, #0
 800c3e0:	e01f      	b.n	800c422 <tusb_rhport_init+0xb6>
  _tusb_rhport_role[rhport] = rh_init->role;
 800c3e2:	79fb      	ldrb	r3, [r7, #7]
 800c3e4:	683a      	ldr	r2, [r7, #0]
 800c3e6:	7811      	ldrb	r1, [r2, #0]
 800c3e8:	4a11      	ldr	r2, [pc, #68]	@ (800c430 <tusb_rhport_init+0xc4>)
 800c3ea:	54d1      	strb	r1, [r2, r3]

  #if CFG_TUD_ENABLED
  if (rh_init->role == TUSB_ROLE_DEVICE) {
 800c3ec:	683b      	ldr	r3, [r7, #0]
 800c3ee:	781b      	ldrb	r3, [r3, #0]
 800c3f0:	2b01      	cmp	r3, #1
 800c3f2:	d115      	bne.n	800c420 <tusb_rhport_init+0xb4>
    TU_ASSERT(tud_rhport_init(rhport, rh_init));
 800c3f4:	79fb      	ldrb	r3, [r7, #7]
 800c3f6:	6839      	ldr	r1, [r7, #0]
 800c3f8:	4618      	mov	r0, r3
 800c3fa:	f7fb fe7f 	bl	80080fc <tud_rhport_init>
 800c3fe:	4603      	mov	r3, r0
 800c400:	f083 0301 	eor.w	r3, r3, #1
 800c404:	b2db      	uxtb	r3, r3
 800c406:	2b00      	cmp	r3, #0
 800c408:	d00a      	beq.n	800c420 <tusb_rhport_init+0xb4>
 800c40a:	4b08      	ldr	r3, [pc, #32]	@ (800c42c <tusb_rhport_init+0xc0>)
 800c40c:	617b      	str	r3, [r7, #20]
 800c40e:	697b      	ldr	r3, [r7, #20]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	f003 0301 	and.w	r3, r3, #1
 800c416:	2b00      	cmp	r3, #0
 800c418:	d000      	beq.n	800c41c <tusb_rhport_init+0xb0>
 800c41a:	be00      	bkpt	0x0000
 800c41c:	2300      	movs	r3, #0
 800c41e:	e000      	b.n	800c422 <tusb_rhport_init+0xb6>
  if (rh_init->role == TUSB_ROLE_HOST) {
    TU_ASSERT(tuh_rhport_init(rhport, rh_init));
  }
  #endif

  return true;
 800c420:	2301      	movs	r3, #1
}
 800c422:	4618      	mov	r0, r3
 800c424:	3718      	adds	r7, #24
 800c426:	46bd      	mov	sp, r7
 800c428:	bd80      	pop	{r7, pc}
 800c42a:	bf00      	nop
 800c42c:	e000edf0 	.word	0xe000edf0
 800c430:	20010fc8 	.word	0x20010fc8

0800c434 <tu_edpt_claim>:

//--------------------------------------------------------------------+
// Endpoint Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 800c434:	b480      	push	{r7}
 800c436:	b085      	sub	sp, #20
 800c438:	af00      	add	r7, sp, #0
 800c43a:	6078      	str	r0, [r7, #4]
 800c43c:	6039      	str	r1, [r7, #0]
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY(ep_state->busy == 0);
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	781b      	ldrb	r3, [r3, #0]
 800c442:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800c446:	b2db      	uxtb	r3, r3
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d001      	beq.n	800c450 <tu_edpt_claim+0x1c>
 800c44c:	2300      	movs	r3, #0
 800c44e:	e027      	b.n	800c4a0 <tu_edpt_claim+0x6c>
  TU_VERIFY(ep_state->claimed == 0);
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	781b      	ldrb	r3, [r3, #0]
 800c454:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800c458:	b2db      	uxtb	r3, r3
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d001      	beq.n	800c462 <tu_edpt_claim+0x2e>
 800c45e:	2300      	movs	r3, #0
 800c460:	e01e      	b.n	800c4a0 <tu_edpt_claim+0x6c>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	781b      	ldrb	r3, [r3, #0]
 800c466:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800c46a:	b2db      	uxtb	r3, r3
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d108      	bne.n	800c482 <tu_edpt_claim+0x4e>
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	781b      	ldrb	r3, [r3, #0]
 800c474:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800c478:	b2db      	uxtb	r3, r3
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d101      	bne.n	800c482 <tu_edpt_claim+0x4e>
 800c47e:	2301      	movs	r3, #1
 800c480:	e000      	b.n	800c484 <tu_edpt_claim+0x50>
 800c482:	2300      	movs	r3, #0
 800c484:	73fb      	strb	r3, [r7, #15]
 800c486:	7bfb      	ldrb	r3, [r7, #15]
 800c488:	f003 0301 	and.w	r3, r3, #1
 800c48c:	73fb      	strb	r3, [r7, #15]
  if (available) {
 800c48e:	7bfb      	ldrb	r3, [r7, #15]
 800c490:	2b00      	cmp	r3, #0
 800c492:	d004      	beq.n	800c49e <tu_edpt_claim+0x6a>
    ep_state->claimed = 1;
 800c494:	687a      	ldr	r2, [r7, #4]
 800c496:	7813      	ldrb	r3, [r2, #0]
 800c498:	f043 0304 	orr.w	r3, r3, #4
 800c49c:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return available;
 800c49e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4a0:	4618      	mov	r0, r3
 800c4a2:	3714      	adds	r7, #20
 800c4a4:	46bd      	mov	sp, r7
 800c4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4aa:	4770      	bx	lr

0800c4ac <tu_edpt_release>:

bool tu_edpt_release(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 800c4ac:	b480      	push	{r7}
 800c4ae:	b085      	sub	sp, #20
 800c4b0:	af00      	add	r7, sp, #0
 800c4b2:	6078      	str	r0, [r7, #4]
 800c4b4:	6039      	str	r1, [r7, #0]
  (void) mutex;
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	781b      	ldrb	r3, [r3, #0]
 800c4ba:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800c4be:	b2db      	uxtb	r3, r3
 800c4c0:	2b01      	cmp	r3, #1
 800c4c2:	d108      	bne.n	800c4d6 <tu_edpt_release+0x2a>
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	781b      	ldrb	r3, [r3, #0]
 800c4c8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800c4cc:	b2db      	uxtb	r3, r3
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d101      	bne.n	800c4d6 <tu_edpt_release+0x2a>
 800c4d2:	2301      	movs	r3, #1
 800c4d4:	e000      	b.n	800c4d8 <tu_edpt_release+0x2c>
 800c4d6:	2300      	movs	r3, #0
 800c4d8:	73fb      	strb	r3, [r7, #15]
 800c4da:	7bfb      	ldrb	r3, [r7, #15]
 800c4dc:	f003 0301 	and.w	r3, r3, #1
 800c4e0:	73fb      	strb	r3, [r7, #15]
  if (ret) {
 800c4e2:	7bfb      	ldrb	r3, [r7, #15]
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d004      	beq.n	800c4f2 <tu_edpt_release+0x46>
    ep_state->claimed = 0;
 800c4e8:	687a      	ldr	r2, [r7, #4]
 800c4ea:	7813      	ldrb	r3, [r2, #0]
 800c4ec:	f023 0304 	bic.w	r3, r3, #4
 800c4f0:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return ret;
 800c4f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4f4:	4618      	mov	r0, r3
 800c4f6:	3714      	adds	r7, #20
 800c4f8:	46bd      	mov	sp, r7
 800c4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4fe:	4770      	bx	lr

0800c500 <tu_edpt_validate>:

bool tu_edpt_validate(tusb_desc_endpoint_t const* desc_ep, tusb_speed_t speed, bool is_host) {
 800c500:	b480      	push	{r7}
 800c502:	b08b      	sub	sp, #44	@ 0x2c
 800c504:	af00      	add	r7, sp, #0
 800c506:	6078      	str	r0, [r7, #4]
 800c508:	460b      	mov	r3, r1
 800c50a:	70fb      	strb	r3, [r7, #3]
 800c50c:	4613      	mov	r3, r2
 800c50e:	70bb      	strb	r3, [r7, #2]
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	60bb      	str	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800c514:	68bb      	ldr	r3, [r7, #8]
 800c516:	889b      	ldrh	r3, [r3, #4]
 800c518:	b29b      	uxth	r3, r3
 800c51a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c51e:	b29b      	uxth	r3, r3
  uint16_t const max_packet_size = tu_edpt_packet_size(desc_ep);
 800c520:	84fb      	strh	r3, [r7, #38]	@ 0x26
  TU_LOG2("  Open EP %02X with Size = %u\r\n", desc_ep->bEndpointAddress, max_packet_size);

  switch (desc_ep->bmAttributes.xfer) {
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	78db      	ldrb	r3, [r3, #3]
 800c526:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800c52a:	b2db      	uxtb	r3, r3
 800c52c:	2b03      	cmp	r3, #3
 800c52e:	d059      	beq.n	800c5e4 <tu_edpt_validate+0xe4>
 800c530:	2b03      	cmp	r3, #3
 800c532:	dc6e      	bgt.n	800c612 <tu_edpt_validate+0x112>
 800c534:	2b01      	cmp	r3, #1
 800c536:	d002      	beq.n	800c53e <tu_edpt_validate+0x3e>
 800c538:	2b02      	cmp	r3, #2
 800c53a:	d018      	beq.n	800c56e <tu_edpt_validate+0x6e>
 800c53c:	e069      	b.n	800c612 <tu_edpt_validate+0x112>
    case TUSB_XFER_ISOCHRONOUS: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 1023);
 800c53e:	78fb      	ldrb	r3, [r7, #3]
 800c540:	2b02      	cmp	r3, #2
 800c542:	d102      	bne.n	800c54a <tu_edpt_validate+0x4a>
 800c544:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c548:	e001      	b.n	800c54e <tu_edpt_validate+0x4e>
 800c54a:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 800c54e:	827b      	strh	r3, [r7, #18]
      TU_ASSERT(max_packet_size <= spec_size);
 800c550:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800c552:	8a7b      	ldrh	r3, [r7, #18]
 800c554:	429a      	cmp	r2, r3
 800c556:	d95e      	bls.n	800c616 <tu_edpt_validate+0x116>
 800c558:	4b35      	ldr	r3, [pc, #212]	@ (800c630 <tu_edpt_validate+0x130>)
 800c55a:	60fb      	str	r3, [r7, #12]
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	f003 0301 	and.w	r3, r3, #1
 800c564:	2b00      	cmp	r3, #0
 800c566:	d000      	beq.n	800c56a <tu_edpt_validate+0x6a>
 800c568:	be00      	bkpt	0x0000
 800c56a:	2300      	movs	r3, #0
 800c56c:	e059      	b.n	800c622 <tu_edpt_validate+0x122>
      break;
    }

    case TUSB_XFER_BULK:
      if (speed == TUSB_SPEED_HIGH) {
 800c56e:	78fb      	ldrb	r3, [r7, #3]
 800c570:	2b02      	cmp	r3, #2
 800c572:	d10e      	bne.n	800c592 <tu_edpt_validate+0x92>
        // Bulk highspeed must be EXACTLY 512
        TU_ASSERT(max_packet_size == 512);
 800c574:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c576:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c57a:	d04e      	beq.n	800c61a <tu_edpt_validate+0x11a>
 800c57c:	4b2c      	ldr	r3, [pc, #176]	@ (800c630 <tu_edpt_validate+0x130>)
 800c57e:	617b      	str	r3, [r7, #20]
 800c580:	697b      	ldr	r3, [r7, #20]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	f003 0301 	and.w	r3, r3, #1
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d000      	beq.n	800c58e <tu_edpt_validate+0x8e>
 800c58c:	be00      	bkpt	0x0000
 800c58e:	2300      	movs	r3, #0
 800c590:	e047      	b.n	800c622 <tu_edpt_validate+0x122>
      } else {
        // Bulk fullspeed can only be 8, 16, 32, 64
        if (is_host && max_packet_size == 512) {
 800c592:	78bb      	ldrb	r3, [r7, #2]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d00e      	beq.n	800c5b6 <tu_edpt_validate+0xb6>
 800c598:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c59a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c59e:	d10a      	bne.n	800c5b6 <tu_edpt_validate+0xb6>
          // HACK: while in host mode, some device incorrectly always report 512 regardless of link speed
          // overwrite descriptor to force 64
          TU_LOG1("  WARN: EP max packet size is 512 in fullspeed, force to 64\r\n");
          tusb_desc_endpoint_t* hacked_ep = (tusb_desc_endpoint_t*) (uintptr_t) desc_ep;
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	61fb      	str	r3, [r7, #28]
          hacked_ep->wMaxPacketSize = tu_htole16(64);
 800c5a4:	69fb      	ldr	r3, [r7, #28]
 800c5a6:	2200      	movs	r2, #0
 800c5a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c5ac:	711a      	strb	r2, [r3, #4]
 800c5ae:	2200      	movs	r2, #0
 800c5b0:	715a      	strb	r2, [r3, #5]
        if (is_host && max_packet_size == 512) {
 800c5b2:	bf00      	nop
        } else {
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
                    max_packet_size == 32 || max_packet_size == 64);
        }
      }
      break;
 800c5b4:	e031      	b.n	800c61a <tu_edpt_validate+0x11a>
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
 800c5b6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c5b8:	2b08      	cmp	r3, #8
 800c5ba:	d02e      	beq.n	800c61a <tu_edpt_validate+0x11a>
 800c5bc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c5be:	2b10      	cmp	r3, #16
 800c5c0:	d02b      	beq.n	800c61a <tu_edpt_validate+0x11a>
 800c5c2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c5c4:	2b20      	cmp	r3, #32
 800c5c6:	d028      	beq.n	800c61a <tu_edpt_validate+0x11a>
 800c5c8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c5ca:	2b40      	cmp	r3, #64	@ 0x40
 800c5cc:	d025      	beq.n	800c61a <tu_edpt_validate+0x11a>
 800c5ce:	4b18      	ldr	r3, [pc, #96]	@ (800c630 <tu_edpt_validate+0x130>)
 800c5d0:	61bb      	str	r3, [r7, #24]
 800c5d2:	69bb      	ldr	r3, [r7, #24]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	f003 0301 	and.w	r3, r3, #1
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d000      	beq.n	800c5e0 <tu_edpt_validate+0xe0>
 800c5de:	be00      	bkpt	0x0000
 800c5e0:	2300      	movs	r3, #0
 800c5e2:	e01e      	b.n	800c622 <tu_edpt_validate+0x122>

    case TUSB_XFER_INTERRUPT: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
 800c5e4:	78fb      	ldrb	r3, [r7, #3]
 800c5e6:	2b02      	cmp	r3, #2
 800c5e8:	d102      	bne.n	800c5f0 <tu_edpt_validate+0xf0>
 800c5ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c5ee:	e000      	b.n	800c5f2 <tu_edpt_validate+0xf2>
 800c5f0:	2340      	movs	r3, #64	@ 0x40
 800c5f2:	84bb      	strh	r3, [r7, #36]	@ 0x24
      TU_ASSERT(max_packet_size <= spec_size);
 800c5f4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800c5f6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c5f8:	429a      	cmp	r2, r3
 800c5fa:	d910      	bls.n	800c61e <tu_edpt_validate+0x11e>
 800c5fc:	4b0c      	ldr	r3, [pc, #48]	@ (800c630 <tu_edpt_validate+0x130>)
 800c5fe:	623b      	str	r3, [r7, #32]
 800c600:	6a3b      	ldr	r3, [r7, #32]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	f003 0301 	and.w	r3, r3, #1
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d000      	beq.n	800c60e <tu_edpt_validate+0x10e>
 800c60c:	be00      	bkpt	0x0000
 800c60e:	2300      	movs	r3, #0
 800c610:	e007      	b.n	800c622 <tu_edpt_validate+0x122>
      break;
    }

    default:
      return false;
 800c612:	2300      	movs	r3, #0
 800c614:	e005      	b.n	800c622 <tu_edpt_validate+0x122>
      break;
 800c616:	bf00      	nop
 800c618:	e002      	b.n	800c620 <tu_edpt_validate+0x120>
      break;
 800c61a:	bf00      	nop
 800c61c:	e000      	b.n	800c620 <tu_edpt_validate+0x120>
      break;
 800c61e:	bf00      	nop
  }

  return true;
 800c620:	2301      	movs	r3, #1
}
 800c622:	4618      	mov	r0, r3
 800c624:	372c      	adds	r7, #44	@ 0x2c
 800c626:	46bd      	mov	sp, r7
 800c628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c62c:	4770      	bx	lr
 800c62e:	bf00      	nop
 800c630:	e000edf0 	.word	0xe000edf0

0800c634 <tu_edpt_bind_driver>:

void tu_edpt_bind_driver(uint8_t ep2drv[][2], tusb_desc_interface_t const* desc_itf, uint16_t desc_len,
                         uint8_t driver_id) {
 800c634:	b480      	push	{r7}
 800c636:	b08d      	sub	sp, #52	@ 0x34
 800c638:	af00      	add	r7, sp, #0
 800c63a:	60f8      	str	r0, [r7, #12]
 800c63c:	60b9      	str	r1, [r7, #8]
 800c63e:	4611      	mov	r1, r2
 800c640:	461a      	mov	r2, r3
 800c642:	460b      	mov	r3, r1
 800c644:	80fb      	strh	r3, [r7, #6]
 800c646:	4613      	mov	r3, r2
 800c648:	717b      	strb	r3, [r7, #5]
  uint8_t const* p_desc = (uint8_t const*) desc_itf;
 800c64a:	68bb      	ldr	r3, [r7, #8]
 800c64c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t const* desc_end = p_desc + desc_len;
 800c64e:	88fb      	ldrh	r3, [r7, #6]
 800c650:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c652:	4413      	add	r3, r2
 800c654:	62bb      	str	r3, [r7, #40]	@ 0x28

  while (p_desc < desc_end) {
 800c656:	e027      	b.n	800c6a8 <tu_edpt_bind_driver+0x74>
 800c658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c65a:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800c65c:	6a3b      	ldr	r3, [r7, #32]
 800c65e:	3301      	adds	r3, #1
 800c660:	781b      	ldrb	r3, [r3, #0]
    if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 800c662:	2b05      	cmp	r3, #5
 800c664:	d116      	bne.n	800c694 <tu_edpt_bind_driver+0x60>
      uint8_t const ep_addr = ((tusb_desc_endpoint_t const*) p_desc)->bEndpointAddress;
 800c666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c668:	789b      	ldrb	r3, [r3, #2]
 800c66a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c66e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c672:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800c674:	7fbb      	ldrb	r3, [r7, #30]
 800c676:	f003 030f 	and.w	r3, r3, #15
 800c67a:	b2db      	uxtb	r3, r3
      TU_LOG(2, "  Bind EP %02x to driver id %u\r\n", ep_addr, driver_id);
      ep2drv[tu_edpt_number(ep_addr)][tu_edpt_dir(ep_addr)] = driver_id;
 800c67c:	005b      	lsls	r3, r3, #1
 800c67e:	68fa      	ldr	r2, [r7, #12]
 800c680:	4413      	add	r3, r2
 800c682:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c686:	77fa      	strb	r2, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800c688:	7ffa      	ldrb	r2, [r7, #31]
 800c68a:	09d2      	lsrs	r2, r2, #7
 800c68c:	b2d2      	uxtb	r2, r2
 800c68e:	4611      	mov	r1, r2
 800c690:	797a      	ldrb	r2, [r7, #5]
 800c692:	545a      	strb	r2, [r3, r1]
 800c694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c696:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800c698:	69bb      	ldr	r3, [r7, #24]
 800c69a:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800c69c:	697b      	ldr	r3, [r7, #20]
 800c69e:	781b      	ldrb	r3, [r3, #0]
 800c6a0:	461a      	mov	r2, r3
 800c6a2:	697b      	ldr	r3, [r7, #20]
 800c6a4:	4413      	add	r3, r2
    }
    p_desc = tu_desc_next(p_desc);
 800c6a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (p_desc < desc_end) {
 800c6a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c6aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6ac:	429a      	cmp	r2, r3
 800c6ae:	d3d3      	bcc.n	800c658 <tu_edpt_bind_driver+0x24>
  }
}
 800c6b0:	bf00      	nop
 800c6b2:	bf00      	nop
 800c6b4:	3734      	adds	r7, #52	@ 0x34
 800c6b6:	46bd      	mov	sp, r7
 800c6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6bc:	4770      	bx	lr

0800c6be <tu_edpt_stream_init>:
//--------------------------------------------------------------------+
// Endpoint Stream Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_stream_init(tu_edpt_stream_t* s, bool is_host, bool is_tx, bool overwritable,
                         void* ff_buf, uint16_t ff_bufsize, uint8_t* ep_buf, uint16_t ep_bufsize) {
 800c6be:	b580      	push	{r7, lr}
 800c6c0:	b084      	sub	sp, #16
 800c6c2:	af02      	add	r7, sp, #8
 800c6c4:	6078      	str	r0, [r7, #4]
 800c6c6:	4608      	mov	r0, r1
 800c6c8:	4611      	mov	r1, r2
 800c6ca:	461a      	mov	r2, r3
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	70fb      	strb	r3, [r7, #3]
 800c6d0:	460b      	mov	r3, r1
 800c6d2:	70bb      	strb	r3, [r7, #2]
 800c6d4:	4613      	mov	r3, r2
 800c6d6:	707b      	strb	r3, [r7, #1]
  (void) is_tx;

  s->is_host = is_host;
 800c6d8:	687a      	ldr	r2, [r7, #4]
 800c6da:	7813      	ldrb	r3, [r2, #0]
 800c6dc:	78f9      	ldrb	r1, [r7, #3]
 800c6de:	f361 0300 	bfi	r3, r1, #0, #1
 800c6e2:	7013      	strb	r3, [r2, #0]
  tu_fifo_config(&s->ff, ff_buf, ff_bufsize, 1, overwritable);
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	f103 0008 	add.w	r0, r3, #8
 800c6ea:	8aba      	ldrh	r2, [r7, #20]
 800c6ec:	787b      	ldrb	r3, [r7, #1]
 800c6ee:	9300      	str	r3, [sp, #0]
 800c6f0:	2301      	movs	r3, #1
 800c6f2:	6939      	ldr	r1, [r7, #16]
 800c6f4:	f7fa fdce 	bl	8007294 <tu_fifo_config>
    osal_mutex_t new_mutex = osal_mutex_create(&s->ff_mutexdef);
    tu_fifo_config_mutex(&s->ff, is_tx ? new_mutex : NULL, is_tx ? NULL : new_mutex);
  }
  #endif

  s->ep_buf = ep_buf;
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	69ba      	ldr	r2, [r7, #24]
 800c6fc:	605a      	str	r2, [r3, #4]
  s->ep_bufsize = ep_bufsize;
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	8bba      	ldrh	r2, [r7, #28]
 800c702:	805a      	strh	r2, [r3, #2]

  return true;
 800c704:	2301      	movs	r3, #1
}
 800c706:	4618      	mov	r0, r3
 800c708:	3708      	adds	r7, #8
 800c70a:	46bd      	mov	sp, r7
 800c70c:	bd80      	pop	{r7, pc}

0800c70e <tu_edpt_stream_deinit>:

bool tu_edpt_stream_deinit(tu_edpt_stream_t *s) {
 800c70e:	b480      	push	{r7}
 800c710:	b083      	sub	sp, #12
 800c712:	af00      	add	r7, sp, #0
 800c714:	6078      	str	r0, [r7, #4]
  }
  if (s->ff.mutex_rd) {
    osal_mutex_delete(s->ff.mutex_rd);
  }
  #endif
  return true;
 800c716:	2301      	movs	r3, #1
}
 800c718:	4618      	mov	r0, r3
 800c71a:	370c      	adds	r7, #12
 800c71c:	46bd      	mov	sp, r7
 800c71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c722:	4770      	bx	lr

0800c724 <tu_edpt_stream_write_zlp_if_needed>:
}

//--------------------------------------------------------------------+
// Stream Write
//--------------------------------------------------------------------+
bool tu_edpt_stream_write_zlp_if_needed(uint8_t hwid, tu_edpt_stream_t* s, uint32_t last_xferred_bytes) {
 800c724:	b590      	push	{r4, r7, lr}
 800c726:	b091      	sub	sp, #68	@ 0x44
 800c728:	af02      	add	r7, sp, #8
 800c72a:	4603      	mov	r3, r0
 800c72c:	60b9      	str	r1, [r7, #8]
 800c72e:	607a      	str	r2, [r7, #4]
 800c730:	73fb      	strb	r3, [r7, #15]
  // ZLP condition: no pending data, last transferred bytes is multiple of packet size
  const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800c732:	68bb      	ldr	r3, [r7, #8]
 800c734:	781b      	ldrb	r3, [r3, #0]
 800c736:	f003 0302 	and.w	r3, r3, #2
 800c73a:	b2db      	uxtb	r3, r3
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d002      	beq.n	800c746 <tu_edpt_stream_write_zlp_if_needed+0x22>
 800c740:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c744:	e000      	b.n	800c748 <tu_edpt_stream_write_zlp_if_needed+0x24>
 800c746:	2340      	movs	r3, #64	@ 0x40
 800c748:	86fb      	strh	r3, [r7, #54]	@ 0x36
  TU_VERIFY(tu_fifo_empty(&s->ff) && last_xferred_bytes > 0 && (0 == (last_xferred_bytes & (mps - 1))));
 800c74a:	68bb      	ldr	r3, [r7, #8]
 800c74c:	3308      	adds	r3, #8
 800c74e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const uint16_t wr_idx = f->wr_idx;
 800c750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c752:	891b      	ldrh	r3, [r3, #8]
 800c754:	857b      	strh	r3, [r7, #42]	@ 0x2a
  const uint16_t rd_idx = f->rd_idx;
 800c756:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c758:	895b      	ldrh	r3, [r3, #10]
 800c75a:	853b      	strh	r3, [r7, #40]	@ 0x28
  return wr_idx == rd_idx;
 800c75c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800c75e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c760:	429a      	cmp	r2, r3
 800c762:	bf0c      	ite	eq
 800c764:	2301      	moveq	r3, #1
 800c766:	2300      	movne	r3, #0
 800c768:	b2db      	uxtb	r3, r3
 800c76a:	f083 0301 	eor.w	r3, r3, #1
 800c76e:	b2db      	uxtb	r3, r3
 800c770:	2b00      	cmp	r3, #0
 800c772:	d109      	bne.n	800c788 <tu_edpt_stream_write_zlp_if_needed+0x64>
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	2b00      	cmp	r3, #0
 800c778:	d006      	beq.n	800c788 <tu_edpt_stream_write_zlp_if_needed+0x64>
 800c77a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c77c:	3b01      	subs	r3, #1
 800c77e:	461a      	mov	r2, r3
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	4013      	ands	r3, r2
 800c784:	2b00      	cmp	r3, #0
 800c786:	d001      	beq.n	800c78c <tu_edpt_stream_write_zlp_if_needed+0x68>
 800c788:	2300      	movs	r3, #0
 800c78a:	e05e      	b.n	800c84a <tu_edpt_stream_write_zlp_if_needed+0x126>
 800c78c:	7bfb      	ldrb	r3, [r7, #15]
 800c78e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c792:	68bb      	ldr	r3, [r7, #8]
 800c794:	623b      	str	r3, [r7, #32]
  if (s->is_host) {
 800c796:	6a3b      	ldr	r3, [r7, #32]
 800c798:	781b      	ldrb	r3, [r3, #0]
 800c79a:	f003 0301 	and.w	r3, r3, #1
 800c79e:	b2db      	uxtb	r3, r3
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d109      	bne.n	800c7b8 <tu_edpt_stream_write_zlp_if_needed+0x94>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800c7a4:	6a3b      	ldr	r3, [r7, #32]
 800c7a6:	785a      	ldrb	r2, [r3, #1]
 800c7a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c7ac:	4611      	mov	r1, r2
 800c7ae:	4618      	mov	r0, r3
 800c7b0:	f7fd f88e 	bl	80098d0 <usbd_edpt_claim>
 800c7b4:	4603      	mov	r3, r0
 800c7b6:	e000      	b.n	800c7ba <tu_edpt_stream_write_zlp_if_needed+0x96>
  return false;
 800c7b8:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s));
 800c7ba:	f083 0301 	eor.w	r3, r3, #1
 800c7be:	b2db      	uxtb	r3, r3
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d001      	beq.n	800c7c8 <tu_edpt_stream_write_zlp_if_needed+0xa4>
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	e040      	b.n	800c84a <tu_edpt_stream_write_zlp_if_needed+0x126>
 800c7c8:	7bfb      	ldrb	r3, [r7, #15]
 800c7ca:	77fb      	strb	r3, [r7, #31]
 800c7cc:	68bb      	ldr	r3, [r7, #8]
 800c7ce:	61bb      	str	r3, [r7, #24]
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 800c7d4:	69bb      	ldr	r3, [r7, #24]
 800c7d6:	781b      	ldrb	r3, [r3, #0]
 800c7d8:	f003 0301 	and.w	r3, r3, #1
 800c7dc:	b2db      	uxtb	r3, r3
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d121      	bne.n	800c826 <tu_edpt_stream_write_zlp_if_needed+0x102>
    if (s->ep_buf == NULL) {
 800c7e2:	69bb      	ldr	r3, [r7, #24]
 800c7e4:	685b      	ldr	r3, [r3, #4]
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d10c      	bne.n	800c804 <tu_edpt_stream_write_zlp_if_needed+0xe0>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800c7ea:	69bb      	ldr	r3, [r7, #24]
 800c7ec:	7859      	ldrb	r1, [r3, #1]
 800c7ee:	69bb      	ldr	r3, [r7, #24]
 800c7f0:	f103 0208 	add.w	r2, r3, #8
 800c7f4:	8afb      	ldrh	r3, [r7, #22]
 800c7f6:	7ff8      	ldrb	r0, [r7, #31]
 800c7f8:	2400      	movs	r4, #0
 800c7fa:	9400      	str	r4, [sp, #0]
 800c7fc:	f7fd f932 	bl	8009a64 <usbd_edpt_xfer_fifo>
 800c800:	4603      	mov	r3, r0
 800c802:	e011      	b.n	800c828 <tu_edpt_stream_write_zlp_if_needed+0x104>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800c804:	69bb      	ldr	r3, [r7, #24]
 800c806:	7859      	ldrb	r1, [r3, #1]
 800c808:	8afb      	ldrh	r3, [r7, #22]
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d002      	beq.n	800c814 <tu_edpt_stream_write_zlp_if_needed+0xf0>
 800c80e:	69bb      	ldr	r3, [r7, #24]
 800c810:	685a      	ldr	r2, [r3, #4]
 800c812:	e000      	b.n	800c816 <tu_edpt_stream_write_zlp_if_needed+0xf2>
 800c814:	2200      	movs	r2, #0
 800c816:	8afb      	ldrh	r3, [r7, #22]
 800c818:	7ff8      	ldrb	r0, [r7, #31]
 800c81a:	2400      	movs	r4, #0
 800c81c:	9400      	str	r4, [sp, #0]
 800c81e:	f7fd f8a7 	bl	8009970 <usbd_edpt_xfer>
 800c822:	4603      	mov	r3, r0
 800c824:	e000      	b.n	800c828 <tu_edpt_stream_write_zlp_if_needed+0x104>
  return false;
 800c826:	2300      	movs	r3, #0
  TU_ASSERT(stream_xfer(hwid, s, 0));
 800c828:	f083 0301 	eor.w	r3, r3, #1
 800c82c:	b2db      	uxtb	r3, r3
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d00a      	beq.n	800c848 <tu_edpt_stream_write_zlp_if_needed+0x124>
 800c832:	4b08      	ldr	r3, [pc, #32]	@ (800c854 <tu_edpt_stream_write_zlp_if_needed+0x130>)
 800c834:	633b      	str	r3, [r7, #48]	@ 0x30
 800c836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	f003 0301 	and.w	r3, r3, #1
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d000      	beq.n	800c844 <tu_edpt_stream_write_zlp_if_needed+0x120>
 800c842:	be00      	bkpt	0x0000
 800c844:	2300      	movs	r3, #0
 800c846:	e000      	b.n	800c84a <tu_edpt_stream_write_zlp_if_needed+0x126>
  return true;
 800c848:	2301      	movs	r3, #1
}
 800c84a:	4618      	mov	r0, r3
 800c84c:	373c      	adds	r7, #60	@ 0x3c
 800c84e:	46bd      	mov	sp, r7
 800c850:	bd90      	pop	{r4, r7, pc}
 800c852:	bf00      	nop
 800c854:	e000edf0 	.word	0xe000edf0

0800c858 <tu_edpt_stream_write_xfer>:

uint32_t tu_edpt_stream_write_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 800c858:	b590      	push	{r4, r7, lr}
 800c85a:	b093      	sub	sp, #76	@ 0x4c
 800c85c:	af02      	add	r7, sp, #8
 800c85e:	4603      	mov	r3, r0
 800c860:	6039      	str	r1, [r7, #0]
 800c862:	71fb      	strb	r3, [r7, #7]
  const uint16_t ff_count = tu_fifo_count(&s->ff);
 800c864:	683b      	ldr	r3, [r7, #0]
 800c866:	3308      	adds	r3, #8
 800c868:	637b      	str	r3, [r7, #52]	@ 0x34
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800c86a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c86c:	8899      	ldrh	r1, [r3, #4]
 800c86e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c870:	891b      	ldrh	r3, [r3, #8]
 800c872:	b29a      	uxth	r2, r3
 800c874:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c876:	895b      	ldrh	r3, [r3, #10]
 800c878:	b29b      	uxth	r3, r3
 800c87a:	8679      	strh	r1, [r7, #50]	@ 0x32
 800c87c:	863a      	strh	r2, [r7, #48]	@ 0x30
 800c87e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  if (wr_idx >= rd_idx) {
 800c880:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800c882:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c884:	429a      	cmp	r2, r3
 800c886:	d304      	bcc.n	800c892 <tu_edpt_stream_write_xfer+0x3a>
    return (uint16_t)(wr_idx - rd_idx);
 800c888:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800c88a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c88c:	1ad3      	subs	r3, r2, r3
 800c88e:	b29b      	uxth	r3, r3
 800c890:	e008      	b.n	800c8a4 <tu_edpt_stream_write_xfer+0x4c>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800c892:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c894:	005b      	lsls	r3, r3, #1
 800c896:	b29a      	uxth	r2, r3
 800c898:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 800c89a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c89c:	1acb      	subs	r3, r1, r3
 800c89e:	b29b      	uxth	r3, r3
 800c8a0:	4413      	add	r3, r2
 800c8a2:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800c8a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c8a6:	8892      	ldrh	r2, [r2, #4]
 800c8a8:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800c8aa:	4613      	mov	r3, r2
 800c8ac:	857b      	strh	r3, [r7, #42]	@ 0x2a
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800c8ae:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800c8b0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800c8b2:	4293      	cmp	r3, r2
 800c8b4:	bf28      	it	cs
 800c8b6:	4613      	movcs	r3, r2
 800c8b8:	b29b      	uxth	r3, r3
 800c8ba:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TU_VERIFY(ff_count > 0, 0); // skip if no data
 800c8bc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d101      	bne.n	800c8c6 <tu_edpt_stream_write_xfer+0x6e>
 800c8c2:	2300      	movs	r3, #0
 800c8c4:	e091      	b.n	800c9ea <tu_edpt_stream_write_xfer+0x192>
 800c8c6:	79fb      	ldrb	r3, [r7, #7]
 800c8c8:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800c8cc:	683b      	ldr	r3, [r7, #0]
 800c8ce:	627b      	str	r3, [r7, #36]	@ 0x24
  if (s->is_host) {
 800c8d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8d2:	781b      	ldrb	r3, [r3, #0]
 800c8d4:	f003 0301 	and.w	r3, r3, #1
 800c8d8:	b2db      	uxtb	r3, r3
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d109      	bne.n	800c8f2 <tu_edpt_stream_write_xfer+0x9a>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800c8de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8e0:	785a      	ldrb	r2, [r3, #1]
 800c8e2:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800c8e6:	4611      	mov	r1, r2
 800c8e8:	4618      	mov	r0, r3
 800c8ea:	f7fc fff1 	bl	80098d0 <usbd_edpt_claim>
 800c8ee:	4603      	mov	r3, r0
 800c8f0:	e000      	b.n	800c8f4 <tu_edpt_stream_write_xfer+0x9c>
  return false;
 800c8f2:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s), 0);
 800c8f4:	f083 0301 	eor.w	r3, r3, #1
 800c8f8:	b2db      	uxtb	r3, r3
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d001      	beq.n	800c902 <tu_edpt_stream_write_xfer+0xaa>
 800c8fe:	2300      	movs	r3, #0
 800c900:	e073      	b.n	800c9ea <tu_edpt_stream_write_xfer+0x192>

  // Pull data from FIFO -> EP buf
  uint16_t count;
  if (s->ep_buf == NULL) {
 800c902:	683b      	ldr	r3, [r7, #0]
 800c904:	685b      	ldr	r3, [r3, #4]
 800c906:	2b00      	cmp	r3, #0
 800c908:	d102      	bne.n	800c910 <tu_edpt_stream_write_xfer+0xb8>
    count = ff_count;
 800c90a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c90c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c90e:	e012      	b.n	800c936 <tu_edpt_stream_write_xfer+0xde>
  } else {
    count = tu_fifo_read_n(&s->ff, s->ep_buf, s->ep_bufsize);
 800c910:	683b      	ldr	r3, [r7, #0]
 800c912:	f103 0208 	add.w	r2, r3, #8
 800c916:	683b      	ldr	r3, [r7, #0]
 800c918:	685b      	ldr	r3, [r3, #4]
 800c91a:	6839      	ldr	r1, [r7, #0]
 800c91c:	8849      	ldrh	r1, [r1, #2]
 800c91e:	623a      	str	r2, [r7, #32]
 800c920:	61fb      	str	r3, [r7, #28]
 800c922:	460b      	mov	r3, r1
 800c924:	837b      	strh	r3, [r7, #26]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 800c926:	8b7a      	ldrh	r2, [r7, #26]
 800c928:	2300      	movs	r3, #0
 800c92a:	69f9      	ldr	r1, [r7, #28]
 800c92c:	6a38      	ldr	r0, [r7, #32]
 800c92e:	f7fa ffed 	bl	800790c <tu_fifo_read_n_access_mode>
 800c932:	4603      	mov	r3, r0
 800c934:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  }

  if (count > 0) {
 800c936:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d041      	beq.n	800c9c0 <tu_edpt_stream_write_xfer+0x168>
 800c93c:	79fb      	ldrb	r3, [r7, #7]
 800c93e:	767b      	strb	r3, [r7, #25]
 800c940:	683b      	ldr	r3, [r7, #0]
 800c942:	617b      	str	r3, [r7, #20]
 800c944:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c946:	827b      	strh	r3, [r7, #18]
  if (s->is_host) {
 800c948:	697b      	ldr	r3, [r7, #20]
 800c94a:	781b      	ldrb	r3, [r3, #0]
 800c94c:	f003 0301 	and.w	r3, r3, #1
 800c950:	b2db      	uxtb	r3, r3
 800c952:	2b00      	cmp	r3, #0
 800c954:	d121      	bne.n	800c99a <tu_edpt_stream_write_xfer+0x142>
    if (s->ep_buf == NULL) {
 800c956:	697b      	ldr	r3, [r7, #20]
 800c958:	685b      	ldr	r3, [r3, #4]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d10c      	bne.n	800c978 <tu_edpt_stream_write_xfer+0x120>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800c95e:	697b      	ldr	r3, [r7, #20]
 800c960:	7859      	ldrb	r1, [r3, #1]
 800c962:	697b      	ldr	r3, [r7, #20]
 800c964:	f103 0208 	add.w	r2, r3, #8
 800c968:	8a7b      	ldrh	r3, [r7, #18]
 800c96a:	7e78      	ldrb	r0, [r7, #25]
 800c96c:	2400      	movs	r4, #0
 800c96e:	9400      	str	r4, [sp, #0]
 800c970:	f7fd f878 	bl	8009a64 <usbd_edpt_xfer_fifo>
 800c974:	4603      	mov	r3, r0
 800c976:	e011      	b.n	800c99c <tu_edpt_stream_write_xfer+0x144>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800c978:	697b      	ldr	r3, [r7, #20]
 800c97a:	7859      	ldrb	r1, [r3, #1]
 800c97c:	8a7b      	ldrh	r3, [r7, #18]
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d002      	beq.n	800c988 <tu_edpt_stream_write_xfer+0x130>
 800c982:	697b      	ldr	r3, [r7, #20]
 800c984:	685a      	ldr	r2, [r3, #4]
 800c986:	e000      	b.n	800c98a <tu_edpt_stream_write_xfer+0x132>
 800c988:	2200      	movs	r2, #0
 800c98a:	8a7b      	ldrh	r3, [r7, #18]
 800c98c:	7e78      	ldrb	r0, [r7, #25]
 800c98e:	2400      	movs	r4, #0
 800c990:	9400      	str	r4, [sp, #0]
 800c992:	f7fc ffed 	bl	8009970 <usbd_edpt_xfer>
 800c996:	4603      	mov	r3, r0
 800c998:	e000      	b.n	800c99c <tu_edpt_stream_write_xfer+0x144>
  return false;
 800c99a:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, count), 0);
 800c99c:	f083 0301 	eor.w	r3, r3, #1
 800c9a0:	b2db      	uxtb	r3, r3
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d00a      	beq.n	800c9bc <tu_edpt_stream_write_xfer+0x164>
 800c9a6:	4b13      	ldr	r3, [pc, #76]	@ (800c9f4 <tu_edpt_stream_write_xfer+0x19c>)
 800c9a8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c9aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	f003 0301 	and.w	r3, r3, #1
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d000      	beq.n	800c9b8 <tu_edpt_stream_write_xfer+0x160>
 800c9b6:	be00      	bkpt	0x0000
 800c9b8:	2300      	movs	r3, #0
 800c9ba:	e016      	b.n	800c9ea <tu_edpt_stream_write_xfer+0x192>
    return count;
 800c9bc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c9be:	e014      	b.n	800c9ea <tu_edpt_stream_write_xfer+0x192>
 800c9c0:	79fb      	ldrb	r3, [r7, #7]
 800c9c2:	747b      	strb	r3, [r7, #17]
 800c9c4:	683b      	ldr	r3, [r7, #0]
 800c9c6:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	781b      	ldrb	r3, [r3, #0]
 800c9cc:	f003 0301 	and.w	r3, r3, #1
 800c9d0:	b2db      	uxtb	r3, r3
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d107      	bne.n	800c9e6 <tu_edpt_stream_write_xfer+0x18e>
    return usbd_edpt_release(hwid, s->ep_addr);
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	785a      	ldrb	r2, [r3, #1]
 800c9da:	7c7b      	ldrb	r3, [r7, #17]
 800c9dc:	4611      	mov	r1, r2
 800c9de:	4618      	mov	r0, r3
 800c9e0:	f7fc ff9e 	bl	8009920 <usbd_edpt_release>
 800c9e4:	e000      	b.n	800c9e8 <tu_edpt_stream_write_xfer+0x190>
  return false;
 800c9e6:	bf00      	nop
  } else {
    // Release endpoint since we don't make any transfer
    // Note: data is dropped if terminal is not connected
    stream_release(hwid, s);
    return 0;
 800c9e8:	2300      	movs	r3, #0
  }
}
 800c9ea:	4618      	mov	r0, r3
 800c9ec:	3744      	adds	r7, #68	@ 0x44
 800c9ee:	46bd      	mov	sp, r7
 800c9f0:	bd90      	pop	{r4, r7, pc}
 800c9f2:	bf00      	nop
 800c9f4:	e000edf0 	.word	0xe000edf0

0800c9f8 <tu_edpt_stream_write>:

uint32_t tu_edpt_stream_write(uint8_t hwid, tu_edpt_stream_t *s, const void *buffer, uint32_t bufsize) {
 800c9f8:	b590      	push	{r4, r7, lr}
 800c9fa:	b09b      	sub	sp, #108	@ 0x6c
 800c9fc:	af02      	add	r7, sp, #8
 800c9fe:	60b9      	str	r1, [r7, #8]
 800ca00:	607a      	str	r2, [r7, #4]
 800ca02:	603b      	str	r3, [r7, #0]
 800ca04:	4603      	mov	r3, r0
 800ca06:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(bufsize > 0); // TODO support ZLP
 800ca08:	683b      	ldr	r3, [r7, #0]
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d101      	bne.n	800ca12 <tu_edpt_stream_write+0x1a>
 800ca0e:	2300      	movs	r3, #0
 800ca10:	e0e3      	b.n	800cbda <tu_edpt_stream_write+0x1e2>

  if (0 == tu_fifo_depth(&s->ff)) {
 800ca12:	68bb      	ldr	r3, [r7, #8]
 800ca14:	3308      	adds	r3, #8
 800ca16:	653b      	str	r3, [r7, #80]	@ 0x50
  return f->depth;
 800ca18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca1a:	889b      	ldrh	r3, [r3, #4]
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d17e      	bne.n	800cb1e <tu_edpt_stream_write+0x126>
 800ca20:	7bfb      	ldrb	r3, [r7, #15]
 800ca22:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800ca26:	68bb      	ldr	r3, [r7, #8]
 800ca28:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (s->is_host) {
 800ca2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca2c:	781b      	ldrb	r3, [r3, #0]
 800ca2e:	f003 0301 	and.w	r3, r3, #1
 800ca32:	b2db      	uxtb	r3, r3
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d109      	bne.n	800ca4c <tu_edpt_stream_write+0x54>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800ca38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca3a:	785a      	ldrb	r2, [r3, #1]
 800ca3c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800ca40:	4611      	mov	r1, r2
 800ca42:	4618      	mov	r0, r3
 800ca44:	f7fc ff44 	bl	80098d0 <usbd_edpt_claim>
 800ca48:	4603      	mov	r3, r0
 800ca4a:	e000      	b.n	800ca4e <tu_edpt_stream_write+0x56>
  return false;
 800ca4c:	2300      	movs	r3, #0
    // non-fifo mode
    TU_VERIFY(stream_claim(hwid, s), 0);
 800ca4e:	f083 0301 	eor.w	r3, r3, #1
 800ca52:	b2db      	uxtb	r3, r3
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d001      	beq.n	800ca5c <tu_edpt_stream_write+0x64>
 800ca58:	2300      	movs	r3, #0
 800ca5a:	e0be      	b.n	800cbda <tu_edpt_stream_write+0x1e2>
    uint32_t xact_len;
    if (s->ep_buf != NULL) {
 800ca5c:	68bb      	ldr	r3, [r7, #8]
 800ca5e:	685b      	ldr	r3, [r3, #4]
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d013      	beq.n	800ca8c <tu_edpt_stream_write+0x94>
      // using ep buf
      xact_len = tu_min32(bufsize, s->ep_bufsize);
 800ca64:	68bb      	ldr	r3, [r7, #8]
 800ca66:	885b      	ldrh	r3, [r3, #2]
 800ca68:	461a      	mov	r2, r3
 800ca6a:	683b      	ldr	r3, [r7, #0]
 800ca6c:	647b      	str	r3, [r7, #68]	@ 0x44
 800ca6e:	643a      	str	r2, [r7, #64]	@ 0x40
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 800ca70:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ca72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca74:	4293      	cmp	r3, r2
 800ca76:	bf28      	it	cs
 800ca78:	4613      	movcs	r3, r2
 800ca7a:	65fb      	str	r3, [r7, #92]	@ 0x5c
      memcpy(s->ep_buf, buffer, xact_len);
 800ca7c:	68bb      	ldr	r3, [r7, #8]
 800ca7e:	685b      	ldr	r3, [r3, #4]
 800ca80:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ca82:	6879      	ldr	r1, [r7, #4]
 800ca84:	4618      	mov	r0, r3
 800ca86:	f000 fadb 	bl	800d040 <memcpy>
 800ca8a:	e001      	b.n	800ca90 <tu_edpt_stream_write+0x98>
    } else {
      // using hwfifo
      xact_len = bufsize;
 800ca8c:	683b      	ldr	r3, [r7, #0]
 800ca8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    }
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 800ca90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ca92:	b29a      	uxth	r2, r3
 800ca94:	7bfb      	ldrb	r3, [r7, #15]
 800ca96:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800ca9a:	68bb      	ldr	r3, [r7, #8]
 800ca9c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ca9e:	4613      	mov	r3, r2
 800caa0:	86fb      	strh	r3, [r7, #54]	@ 0x36
  if (s->is_host) {
 800caa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800caa4:	781b      	ldrb	r3, [r3, #0]
 800caa6:	f003 0301 	and.w	r3, r3, #1
 800caaa:	b2db      	uxtb	r3, r3
 800caac:	2b00      	cmp	r3, #0
 800caae:	d123      	bne.n	800caf8 <tu_edpt_stream_write+0x100>
    if (s->ep_buf == NULL) {
 800cab0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cab2:	685b      	ldr	r3, [r3, #4]
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d10d      	bne.n	800cad4 <tu_edpt_stream_write+0xdc>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800cab8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800caba:	7859      	ldrb	r1, [r3, #1]
 800cabc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cabe:	f103 0208 	add.w	r2, r3, #8
 800cac2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cac4:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 800cac8:	2400      	movs	r4, #0
 800caca:	9400      	str	r4, [sp, #0]
 800cacc:	f7fc ffca 	bl	8009a64 <usbd_edpt_xfer_fifo>
 800cad0:	4603      	mov	r3, r0
 800cad2:	e012      	b.n	800cafa <tu_edpt_stream_write+0x102>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800cad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cad6:	7859      	ldrb	r1, [r3, #1]
 800cad8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d002      	beq.n	800cae4 <tu_edpt_stream_write+0xec>
 800cade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cae0:	685a      	ldr	r2, [r3, #4]
 800cae2:	e000      	b.n	800cae6 <tu_edpt_stream_write+0xee>
 800cae4:	2200      	movs	r2, #0
 800cae6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cae8:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 800caec:	2400      	movs	r4, #0
 800caee:	9400      	str	r4, [sp, #0]
 800caf0:	f7fc ff3e 	bl	8009970 <usbd_edpt_xfer>
 800caf4:	4603      	mov	r3, r0
 800caf6:	e000      	b.n	800cafa <tu_edpt_stream_write+0x102>
  return false;
 800caf8:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 800cafa:	f083 0301 	eor.w	r3, r3, #1
 800cafe:	b2db      	uxtb	r3, r3
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d00a      	beq.n	800cb1a <tu_edpt_stream_write+0x122>
 800cb04:	4b37      	ldr	r3, [pc, #220]	@ (800cbe4 <tu_edpt_stream_write+0x1ec>)
 800cb06:	657b      	str	r3, [r7, #84]	@ 0x54
 800cb08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	f003 0301 	and.w	r3, r3, #1
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d000      	beq.n	800cb16 <tu_edpt_stream_write+0x11e>
 800cb14:	be00      	bkpt	0x0000
 800cb16:	2300      	movs	r3, #0
 800cb18:	e05f      	b.n	800cbda <tu_edpt_stream_write+0x1e2>

    return xact_len;
 800cb1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cb1c:	e05d      	b.n	800cbda <tu_edpt_stream_write+0x1e2>
  } else {
    const uint16_t ret = tu_fifo_write_n(&s->ff, buffer, (uint16_t) bufsize);
 800cb1e:	68bb      	ldr	r3, [r7, #8]
 800cb20:	3308      	adds	r3, #8
 800cb22:	683a      	ldr	r2, [r7, #0]
 800cb24:	b292      	uxth	r2, r2
 800cb26:	633b      	str	r3, [r7, #48]	@ 0x30
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cb2c:	4613      	mov	r3, r2
 800cb2e:	857b      	strh	r3, [r7, #42]	@ 0x2a
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 800cb30:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800cb32:	2300      	movs	r3, #0
 800cb34:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cb36:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cb38:	f7fa ff2c 	bl	8007994 <tu_fifo_write_n_access_mode>
 800cb3c:	4603      	mov	r3, r0
 800cb3e:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

    // flush if fifo has more than packet size or
    // in rare case: fifo depth is configured too small (which never reach packet size)
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800cb42:	68bb      	ldr	r3, [r7, #8]
 800cb44:	781b      	ldrb	r3, [r3, #0]
 800cb46:	f003 0302 	and.w	r3, r3, #2
 800cb4a:	b2db      	uxtb	r3, r3
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d002      	beq.n	800cb56 <tu_edpt_stream_write+0x15e>
 800cb50:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cb54:	e000      	b.n	800cb58 <tu_edpt_stream_write+0x160>
 800cb56:	2340      	movs	r3, #64	@ 0x40
 800cb58:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
    if ((tu_fifo_count(&s->ff) >= mps) || (tu_fifo_depth(&s->ff) < mps)) {
 800cb5c:	68bb      	ldr	r3, [r7, #8]
 800cb5e:	3308      	adds	r3, #8
 800cb60:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800cb62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb64:	8899      	ldrh	r1, [r3, #4]
 800cb66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb68:	891b      	ldrh	r3, [r3, #8]
 800cb6a:	b29a      	uxth	r2, r3
 800cb6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb6e:	895b      	ldrh	r3, [r3, #10]
 800cb70:	b29b      	uxth	r3, r3
 800cb72:	8479      	strh	r1, [r7, #34]	@ 0x22
 800cb74:	843a      	strh	r2, [r7, #32]
 800cb76:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800cb78:	8c3a      	ldrh	r2, [r7, #32]
 800cb7a:	8bfb      	ldrh	r3, [r7, #30]
 800cb7c:	429a      	cmp	r2, r3
 800cb7e:	d304      	bcc.n	800cb8a <tu_edpt_stream_write+0x192>
    return (uint16_t)(wr_idx - rd_idx);
 800cb80:	8c3a      	ldrh	r2, [r7, #32]
 800cb82:	8bfb      	ldrh	r3, [r7, #30]
 800cb84:	1ad3      	subs	r3, r2, r3
 800cb86:	b29b      	uxth	r3, r3
 800cb88:	e008      	b.n	800cb9c <tu_edpt_stream_write+0x1a4>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800cb8a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cb8c:	005b      	lsls	r3, r3, #1
 800cb8e:	b29a      	uxth	r2, r3
 800cb90:	8c39      	ldrh	r1, [r7, #32]
 800cb92:	8bfb      	ldrh	r3, [r7, #30]
 800cb94:	1acb      	subs	r3, r1, r3
 800cb96:	b29b      	uxth	r3, r3
 800cb98:	4413      	add	r3, r2
 800cb9a:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800cb9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cb9e:	8892      	ldrh	r2, [r2, #4]
 800cba0:	83bb      	strh	r3, [r7, #28]
 800cba2:	4613      	mov	r3, r2
 800cba4:	837b      	strh	r3, [r7, #26]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800cba6:	8bba      	ldrh	r2, [r7, #28]
 800cba8:	8b7b      	ldrh	r3, [r7, #26]
 800cbaa:	4293      	cmp	r3, r2
 800cbac:	bf28      	it	cs
 800cbae:	4613      	movcs	r3, r2
 800cbb0:	b29b      	uxth	r3, r3
 800cbb2:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 800cbb6:	429a      	cmp	r2, r3
 800cbb8:	d908      	bls.n	800cbcc <tu_edpt_stream_write+0x1d4>
 800cbba:	68bb      	ldr	r3, [r7, #8]
 800cbbc:	3308      	adds	r3, #8
 800cbbe:	617b      	str	r3, [r7, #20]
  return f->depth;
 800cbc0:	697b      	ldr	r3, [r7, #20]
 800cbc2:	889b      	ldrh	r3, [r3, #4]
 800cbc4:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 800cbc8:	429a      	cmp	r2, r3
 800cbca:	d904      	bls.n	800cbd6 <tu_edpt_stream_write+0x1de>
      tu_edpt_stream_write_xfer(hwid, s);
 800cbcc:	7bfb      	ldrb	r3, [r7, #15]
 800cbce:	68b9      	ldr	r1, [r7, #8]
 800cbd0:	4618      	mov	r0, r3
 800cbd2:	f7ff fe41 	bl	800c858 <tu_edpt_stream_write_xfer>
    }
    return ret;
 800cbd6:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
  }
}
 800cbda:	4618      	mov	r0, r3
 800cbdc:	3764      	adds	r7, #100	@ 0x64
 800cbde:	46bd      	mov	sp, r7
 800cbe0:	bd90      	pop	{r4, r7, pc}
 800cbe2:	bf00      	nop
 800cbe4:	e000edf0 	.word	0xe000edf0

0800cbe8 <tu_edpt_stream_read_xfer>:
}

//--------------------------------------------------------------------+
// Stream Read
//--------------------------------------------------------------------+
uint32_t tu_edpt_stream_read_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 800cbe8:	b590      	push	{r4, r7, lr}
 800cbea:	b09f      	sub	sp, #124	@ 0x7c
 800cbec:	af02      	add	r7, sp, #8
 800cbee:	4603      	mov	r3, r0
 800cbf0:	6039      	str	r1, [r7, #0]
 800cbf2:	71fb      	strb	r3, [r7, #7]
  if (0 == tu_fifo_depth(&s->ff)) {
 800cbf4:	683b      	ldr	r3, [r7, #0]
 800cbf6:	3308      	adds	r3, #8
 800cbf8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cbfa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cbfc:	889b      	ldrh	r3, [r3, #4]
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d16f      	bne.n	800cce2 <tu_edpt_stream_read_xfer+0xfa>
    // non-fifo mode: RX need ep buffer
    TU_VERIFY(s->ep_buf != NULL, 0);
 800cc02:	683b      	ldr	r3, [r7, #0]
 800cc04:	685b      	ldr	r3, [r3, #4]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d101      	bne.n	800cc0e <tu_edpt_stream_read_xfer+0x26>
 800cc0a:	2300      	movs	r3, #0
 800cc0c:	e181      	b.n	800cf12 <tu_edpt_stream_read_xfer+0x32a>
 800cc0e:	79fb      	ldrb	r3, [r7, #7]
 800cc10:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 800cc14:	683b      	ldr	r3, [r7, #0]
 800cc16:	657b      	str	r3, [r7, #84]	@ 0x54
  if (s->is_host) {
 800cc18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cc1a:	781b      	ldrb	r3, [r3, #0]
 800cc1c:	f003 0301 	and.w	r3, r3, #1
 800cc20:	b2db      	uxtb	r3, r3
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d109      	bne.n	800cc3a <tu_edpt_stream_read_xfer+0x52>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800cc26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cc28:	785a      	ldrb	r2, [r3, #1]
 800cc2a:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800cc2e:	4611      	mov	r1, r2
 800cc30:	4618      	mov	r0, r3
 800cc32:	f7fc fe4d 	bl	80098d0 <usbd_edpt_claim>
 800cc36:	4603      	mov	r3, r0
 800cc38:	e000      	b.n	800cc3c <tu_edpt_stream_read_xfer+0x54>
  return false;
 800cc3a:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 800cc3c:	f083 0301 	eor.w	r3, r3, #1
 800cc40:	b2db      	uxtb	r3, r3
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d001      	beq.n	800cc4a <tu_edpt_stream_read_xfer+0x62>
 800cc46:	2300      	movs	r3, #0
 800cc48:	e163      	b.n	800cf12 <tu_edpt_stream_read_xfer+0x32a>
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 800cc4a:	683b      	ldr	r3, [r7, #0]
 800cc4c:	885a      	ldrh	r2, [r3, #2]
 800cc4e:	79fb      	ldrb	r3, [r7, #7]
 800cc50:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800cc54:	683b      	ldr	r3, [r7, #0]
 800cc56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cc58:	4613      	mov	r3, r2
 800cc5a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
  if (s->is_host) {
 800cc5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc60:	781b      	ldrb	r3, [r3, #0]
 800cc62:	f003 0301 	and.w	r3, r3, #1
 800cc66:	b2db      	uxtb	r3, r3
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d126      	bne.n	800ccba <tu_edpt_stream_read_xfer+0xd2>
    if (s->ep_buf == NULL) {
 800cc6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc6e:	685b      	ldr	r3, [r3, #4]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d10e      	bne.n	800cc92 <tu_edpt_stream_read_xfer+0xaa>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800cc74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc76:	7859      	ldrb	r1, [r3, #1]
 800cc78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc7a:	f103 0208 	add.w	r2, r3, #8
 800cc7e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800cc82:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 800cc86:	2400      	movs	r4, #0
 800cc88:	9400      	str	r4, [sp, #0]
 800cc8a:	f7fc feeb 	bl	8009a64 <usbd_edpt_xfer_fifo>
 800cc8e:	4603      	mov	r3, r0
 800cc90:	e014      	b.n	800ccbc <tu_edpt_stream_read_xfer+0xd4>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800cc92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc94:	7859      	ldrb	r1, [r3, #1]
 800cc96:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d002      	beq.n	800cca4 <tu_edpt_stream_read_xfer+0xbc>
 800cc9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cca0:	685a      	ldr	r2, [r3, #4]
 800cca2:	e000      	b.n	800cca6 <tu_edpt_stream_read_xfer+0xbe>
 800cca4:	2200      	movs	r2, #0
 800cca6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800ccaa:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 800ccae:	2400      	movs	r4, #0
 800ccb0:	9400      	str	r4, [sp, #0]
 800ccb2:	f7fc fe5d 	bl	8009970 <usbd_edpt_xfer>
 800ccb6:	4603      	mov	r3, r0
 800ccb8:	e000      	b.n	800ccbc <tu_edpt_stream_read_xfer+0xd4>
  return false;
 800ccba:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 800ccbc:	f083 0301 	eor.w	r3, r3, #1
 800ccc0:	b2db      	uxtb	r3, r3
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d00a      	beq.n	800ccdc <tu_edpt_stream_read_xfer+0xf4>
 800ccc6:	4b95      	ldr	r3, [pc, #596]	@ (800cf1c <tu_edpt_stream_read_xfer+0x334>)
 800ccc8:	663b      	str	r3, [r7, #96]	@ 0x60
 800ccca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	f003 0301 	and.w	r3, r3, #1
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d000      	beq.n	800ccd8 <tu_edpt_stream_read_xfer+0xf0>
 800ccd6:	be00      	bkpt	0x0000
 800ccd8:	2300      	movs	r3, #0
 800ccda:	e11a      	b.n	800cf12 <tu_edpt_stream_read_xfer+0x32a>
    return s->ep_bufsize;
 800ccdc:	683b      	ldr	r3, [r7, #0]
 800ccde:	885b      	ldrh	r3, [r3, #2]
 800cce0:	e117      	b.n	800cf12 <tu_edpt_stream_read_xfer+0x32a>
  } else {
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800cce2:	683b      	ldr	r3, [r7, #0]
 800cce4:	781b      	ldrb	r3, [r3, #0]
 800cce6:	f003 0302 	and.w	r3, r3, #2
 800ccea:	b2db      	uxtb	r3, r3
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d002      	beq.n	800ccf6 <tu_edpt_stream_read_xfer+0x10e>
 800ccf0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ccf4:	e000      	b.n	800ccf8 <tu_edpt_stream_read_xfer+0x110>
 800ccf6:	2340      	movs	r3, #64	@ 0x40
 800ccf8:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    uint16_t available = tu_fifo_remaining(&s->ff);
 800ccfc:	683b      	ldr	r3, [r7, #0]
 800ccfe:	3308      	adds	r3, #8
 800cd00:	647b      	str	r3, [r7, #68]	@ 0x44
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_remaining(const tu_fifo_t *f) {
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800cd02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd04:	8899      	ldrh	r1, [r3, #4]
 800cd06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd08:	891b      	ldrh	r3, [r3, #8]
 800cd0a:	b29a      	uxth	r2, r3
 800cd0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd0e:	895b      	ldrh	r3, [r3, #10]
 800cd10:	b29b      	uxth	r3, r3
 800cd12:	f8a7 1042 	strh.w	r1, [r7, #66]	@ 0x42
 800cd16:	f8a7 2040 	strh.w	r2, [r7, #64]	@ 0x40
 800cd1a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800cd1c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800cd20:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800cd22:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800cd26:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800cd28:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800cd2a:	873b      	strh	r3, [r7, #56]	@ 0x38
  if (wr_idx >= rd_idx) {
 800cd2c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800cd2e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800cd30:	429a      	cmp	r2, r3
 800cd32:	d304      	bcc.n	800cd3e <tu_edpt_stream_read_xfer+0x156>
    return (uint16_t)(wr_idx - rd_idx);
 800cd34:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800cd36:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800cd38:	1ad3      	subs	r3, r2, r3
 800cd3a:	b29b      	uxth	r3, r3
 800cd3c:	e008      	b.n	800cd50 <tu_edpt_stream_read_xfer+0x168>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800cd3e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800cd40:	005b      	lsls	r3, r3, #1
 800cd42:	b29a      	uxth	r2, r3
 800cd44:	8f79      	ldrh	r1, [r7, #58]	@ 0x3a
 800cd46:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800cd48:	1acb      	subs	r3, r1, r3
 800cd4a:	b29b      	uxth	r3, r3
 800cd4c:	4413      	add	r3, r2
 800cd4e:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800cd50:	86fb      	strh	r3, [r7, #54]	@ 0x36
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800cd52:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800cd56:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cd58:	429a      	cmp	r2, r3
 800cd5a:	d905      	bls.n	800cd68 <tu_edpt_stream_read_xfer+0x180>
 800cd5c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800cd60:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cd62:	1ad3      	subs	r3, r2, r3
 800cd64:	b29b      	uxth	r3, r3
 800cd66:	e000      	b.n	800cd6a <tu_edpt_stream_read_xfer+0x182>
 800cd68:	2300      	movs	r3, #0
 800cd6a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    // Prepare for incoming data but only allow what we can store in the ring buffer.
    // TODO Actually we can still carry out the transfer, keeping count of received bytes
    // and slowly move it to the FIFO when read().
    // This pre-check reduces endpoint claiming
    TU_VERIFY(available >= mps);
 800cd6e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800cd72:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800cd76:	429a      	cmp	r2, r3
 800cd78:	d201      	bcs.n	800cd7e <tu_edpt_stream_read_xfer+0x196>
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	e0c9      	b.n	800cf12 <tu_edpt_stream_read_xfer+0x32a>
 800cd7e:	79fb      	ldrb	r3, [r7, #7]
 800cd80:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800cd84:	683b      	ldr	r3, [r7, #0]
 800cd86:	633b      	str	r3, [r7, #48]	@ 0x30
  if (s->is_host) {
 800cd88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd8a:	781b      	ldrb	r3, [r3, #0]
 800cd8c:	f003 0301 	and.w	r3, r3, #1
 800cd90:	b2db      	uxtb	r3, r3
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d109      	bne.n	800cdaa <tu_edpt_stream_read_xfer+0x1c2>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800cd96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd98:	785a      	ldrb	r2, [r3, #1]
 800cd9a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800cd9e:	4611      	mov	r1, r2
 800cda0:	4618      	mov	r0, r3
 800cda2:	f7fc fd95 	bl	80098d0 <usbd_edpt_claim>
 800cda6:	4603      	mov	r3, r0
 800cda8:	e000      	b.n	800cdac <tu_edpt_stream_read_xfer+0x1c4>
  return false;
 800cdaa:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 800cdac:	f083 0301 	eor.w	r3, r3, #1
 800cdb0:	b2db      	uxtb	r3, r3
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d001      	beq.n	800cdba <tu_edpt_stream_read_xfer+0x1d2>
 800cdb6:	2300      	movs	r3, #0
 800cdb8:	e0ab      	b.n	800cf12 <tu_edpt_stream_read_xfer+0x32a>
    available = tu_fifo_remaining(&s->ff); // re-get available since fifo can be changed
 800cdba:	683b      	ldr	r3, [r7, #0]
 800cdbc:	3308      	adds	r3, #8
 800cdbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800cdc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdc2:	8899      	ldrh	r1, [r3, #4]
 800cdc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdc6:	891b      	ldrh	r3, [r3, #8]
 800cdc8:	b29a      	uxth	r2, r3
 800cdca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdcc:	895b      	ldrh	r3, [r3, #10]
 800cdce:	b29b      	uxth	r3, r3
 800cdd0:	8579      	strh	r1, [r7, #42]	@ 0x2a
 800cdd2:	853a      	strh	r2, [r7, #40]	@ 0x28
 800cdd4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800cdd6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800cdd8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800cdda:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cddc:	847b      	strh	r3, [r7, #34]	@ 0x22
 800cdde:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800cde0:	843b      	strh	r3, [r7, #32]
  if (wr_idx >= rd_idx) {
 800cde2:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800cde4:	8c3b      	ldrh	r3, [r7, #32]
 800cde6:	429a      	cmp	r2, r3
 800cde8:	d304      	bcc.n	800cdf4 <tu_edpt_stream_read_xfer+0x20c>
    return (uint16_t)(wr_idx - rd_idx);
 800cdea:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800cdec:	8c3b      	ldrh	r3, [r7, #32]
 800cdee:	1ad3      	subs	r3, r2, r3
 800cdf0:	b29b      	uxth	r3, r3
 800cdf2:	e008      	b.n	800ce06 <tu_edpt_stream_read_xfer+0x21e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800cdf4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cdf6:	005b      	lsls	r3, r3, #1
 800cdf8:	b29a      	uxth	r2, r3
 800cdfa:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800cdfc:	8c3b      	ldrh	r3, [r7, #32]
 800cdfe:	1acb      	subs	r3, r1, r3
 800ce00:	b29b      	uxth	r3, r3
 800ce02:	4413      	add	r3, r2
 800ce04:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800ce06:	83fb      	strh	r3, [r7, #30]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800ce08:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800ce0a:	8bfb      	ldrh	r3, [r7, #30]
 800ce0c:	429a      	cmp	r2, r3
 800ce0e:	d904      	bls.n	800ce1a <tu_edpt_stream_read_xfer+0x232>
 800ce10:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800ce12:	8bfb      	ldrh	r3, [r7, #30]
 800ce14:	1ad3      	subs	r3, r2, r3
 800ce16:	b29b      	uxth	r3, r3
 800ce18:	e000      	b.n	800ce1c <tu_edpt_stream_read_xfer+0x234>
 800ce1a:	2300      	movs	r3, #0
 800ce1c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    if (available >= mps) {
 800ce20:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800ce24:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800ce28:	429a      	cmp	r2, r3
 800ce2a:	d35d      	bcc.n	800cee8 <tu_edpt_stream_read_xfer+0x300>
      // multiple of packet size limit by ep bufsize
      uint16_t count = (uint16_t) (available & ~(mps - 1));
 800ce2c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800ce30:	425b      	negs	r3, r3
 800ce32:	b29b      	uxth	r3, r3
 800ce34:	b21a      	sxth	r2, r3
 800ce36:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
 800ce3a:	4013      	ands	r3, r2
 800ce3c:	b21b      	sxth	r3, r3
 800ce3e:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
      count = tu_min16(count, s->ep_bufsize);
 800ce42:	683b      	ldr	r3, [r7, #0]
 800ce44:	885a      	ldrh	r2, [r3, #2]
 800ce46:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800ce4a:	82bb      	strh	r3, [r7, #20]
 800ce4c:	4613      	mov	r3, r2
 800ce4e:	827b      	strh	r3, [r7, #18]
 800ce50:	8aba      	ldrh	r2, [r7, #20]
 800ce52:	8a7b      	ldrh	r3, [r7, #18]
 800ce54:	4293      	cmp	r3, r2
 800ce56:	bf28      	it	cs
 800ce58:	4613      	movcs	r3, r2
 800ce5a:	b29b      	uxth	r3, r3
 800ce5c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800ce60:	79fb      	ldrb	r3, [r7, #7]
 800ce62:	777b      	strb	r3, [r7, #29]
 800ce64:	683b      	ldr	r3, [r7, #0]
 800ce66:	61bb      	str	r3, [r7, #24]
 800ce68:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800ce6c:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 800ce6e:	69bb      	ldr	r3, [r7, #24]
 800ce70:	781b      	ldrb	r3, [r3, #0]
 800ce72:	f003 0301 	and.w	r3, r3, #1
 800ce76:	b2db      	uxtb	r3, r3
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d121      	bne.n	800cec0 <tu_edpt_stream_read_xfer+0x2d8>
    if (s->ep_buf == NULL) {
 800ce7c:	69bb      	ldr	r3, [r7, #24]
 800ce7e:	685b      	ldr	r3, [r3, #4]
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d10c      	bne.n	800ce9e <tu_edpt_stream_read_xfer+0x2b6>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800ce84:	69bb      	ldr	r3, [r7, #24]
 800ce86:	7859      	ldrb	r1, [r3, #1]
 800ce88:	69bb      	ldr	r3, [r7, #24]
 800ce8a:	f103 0208 	add.w	r2, r3, #8
 800ce8e:	8afb      	ldrh	r3, [r7, #22]
 800ce90:	7f78      	ldrb	r0, [r7, #29]
 800ce92:	2400      	movs	r4, #0
 800ce94:	9400      	str	r4, [sp, #0]
 800ce96:	f7fc fde5 	bl	8009a64 <usbd_edpt_xfer_fifo>
 800ce9a:	4603      	mov	r3, r0
 800ce9c:	e011      	b.n	800cec2 <tu_edpt_stream_read_xfer+0x2da>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800ce9e:	69bb      	ldr	r3, [r7, #24]
 800cea0:	7859      	ldrb	r1, [r3, #1]
 800cea2:	8afb      	ldrh	r3, [r7, #22]
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d002      	beq.n	800ceae <tu_edpt_stream_read_xfer+0x2c6>
 800cea8:	69bb      	ldr	r3, [r7, #24]
 800ceaa:	685a      	ldr	r2, [r3, #4]
 800ceac:	e000      	b.n	800ceb0 <tu_edpt_stream_read_xfer+0x2c8>
 800ceae:	2200      	movs	r2, #0
 800ceb0:	8afb      	ldrh	r3, [r7, #22]
 800ceb2:	7f78      	ldrb	r0, [r7, #29]
 800ceb4:	2400      	movs	r4, #0
 800ceb6:	9400      	str	r4, [sp, #0]
 800ceb8:	f7fc fd5a 	bl	8009970 <usbd_edpt_xfer>
 800cebc:	4603      	mov	r3, r0
 800cebe:	e000      	b.n	800cec2 <tu_edpt_stream_read_xfer+0x2da>
  return false;
 800cec0:	2300      	movs	r3, #0
      TU_ASSERT(stream_xfer(hwid, s, count), 0);
 800cec2:	f083 0301 	eor.w	r3, r3, #1
 800cec6:	b2db      	uxtb	r3, r3
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d00a      	beq.n	800cee2 <tu_edpt_stream_read_xfer+0x2fa>
 800cecc:	4b13      	ldr	r3, [pc, #76]	@ (800cf1c <tu_edpt_stream_read_xfer+0x334>)
 800cece:	667b      	str	r3, [r7, #100]	@ 0x64
 800ced0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	f003 0301 	and.w	r3, r3, #1
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d000      	beq.n	800cede <tu_edpt_stream_read_xfer+0x2f6>
 800cedc:	be00      	bkpt	0x0000
 800cede:	2300      	movs	r3, #0
 800cee0:	e017      	b.n	800cf12 <tu_edpt_stream_read_xfer+0x32a>
      return count;
 800cee2:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800cee6:	e014      	b.n	800cf12 <tu_edpt_stream_read_xfer+0x32a>
 800cee8:	79fb      	ldrb	r3, [r7, #7]
 800ceea:	747b      	strb	r3, [r7, #17]
 800ceec:	683b      	ldr	r3, [r7, #0]
 800ceee:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	781b      	ldrb	r3, [r3, #0]
 800cef4:	f003 0301 	and.w	r3, r3, #1
 800cef8:	b2db      	uxtb	r3, r3
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d107      	bne.n	800cf0e <tu_edpt_stream_read_xfer+0x326>
    return usbd_edpt_release(hwid, s->ep_addr);
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	785a      	ldrb	r2, [r3, #1]
 800cf02:	7c7b      	ldrb	r3, [r7, #17]
 800cf04:	4611      	mov	r1, r2
 800cf06:	4618      	mov	r0, r3
 800cf08:	f7fc fd0a 	bl	8009920 <usbd_edpt_release>
 800cf0c:	e000      	b.n	800cf10 <tu_edpt_stream_read_xfer+0x328>
  return false;
 800cf0e:	bf00      	nop
    } else {
      // Release endpoint since we don't make any transfer
      stream_release(hwid, s);
      return 0;
 800cf10:	2300      	movs	r3, #0
    }
  }
}
 800cf12:	4618      	mov	r0, r3
 800cf14:	3774      	adds	r7, #116	@ 0x74
 800cf16:	46bd      	mov	sp, r7
 800cf18:	bd90      	pop	{r4, r7, pc}
 800cf1a:	bf00      	nop
 800cf1c:	e000edf0 	.word	0xe000edf0

0800cf20 <tu_edpt_stream_read>:

uint32_t tu_edpt_stream_read(uint8_t hwid, tu_edpt_stream_t* s, void* buffer, uint32_t bufsize) {
 800cf20:	b580      	push	{r7, lr}
 800cf22:	b088      	sub	sp, #32
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	60b9      	str	r1, [r7, #8]
 800cf28:	607a      	str	r2, [r7, #4]
 800cf2a:	603b      	str	r3, [r7, #0]
 800cf2c:	4603      	mov	r3, r0
 800cf2e:	73fb      	strb	r3, [r7, #15]
  const uint32_t num_read = tu_fifo_read_n(&s->ff, buffer, (uint16_t)bufsize);
 800cf30:	68bb      	ldr	r3, [r7, #8]
 800cf32:	3308      	adds	r3, #8
 800cf34:	683a      	ldr	r2, [r7, #0]
 800cf36:	b292      	uxth	r2, r2
 800cf38:	61bb      	str	r3, [r7, #24]
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	617b      	str	r3, [r7, #20]
 800cf3e:	4613      	mov	r3, r2
 800cf40:	827b      	strh	r3, [r7, #18]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 800cf42:	8a7a      	ldrh	r2, [r7, #18]
 800cf44:	2300      	movs	r3, #0
 800cf46:	6979      	ldr	r1, [r7, #20]
 800cf48:	69b8      	ldr	r0, [r7, #24]
 800cf4a:	f7fa fcdf 	bl	800790c <tu_fifo_read_n_access_mode>
 800cf4e:	4603      	mov	r3, r0
 800cf50:	61fb      	str	r3, [r7, #28]
  tu_edpt_stream_read_xfer(hwid, s);
 800cf52:	7bfb      	ldrb	r3, [r7, #15]
 800cf54:	68b9      	ldr	r1, [r7, #8]
 800cf56:	4618      	mov	r0, r3
 800cf58:	f7ff fe46 	bl	800cbe8 <tu_edpt_stream_read_xfer>
  return num_read;
 800cf5c:	69fb      	ldr	r3, [r7, #28]
}
 800cf5e:	4618      	mov	r0, r3
 800cf60:	3720      	adds	r7, #32
 800cf62:	46bd      	mov	sp, r7
 800cf64:	bd80      	pop	{r7, pc}

0800cf66 <memcmp>:
 800cf66:	b510      	push	{r4, lr}
 800cf68:	3901      	subs	r1, #1
 800cf6a:	4402      	add	r2, r0
 800cf6c:	4290      	cmp	r0, r2
 800cf6e:	d101      	bne.n	800cf74 <memcmp+0xe>
 800cf70:	2000      	movs	r0, #0
 800cf72:	e005      	b.n	800cf80 <memcmp+0x1a>
 800cf74:	7803      	ldrb	r3, [r0, #0]
 800cf76:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800cf7a:	42a3      	cmp	r3, r4
 800cf7c:	d001      	beq.n	800cf82 <memcmp+0x1c>
 800cf7e:	1b18      	subs	r0, r3, r4
 800cf80:	bd10      	pop	{r4, pc}
 800cf82:	3001      	adds	r0, #1
 800cf84:	e7f2      	b.n	800cf6c <memcmp+0x6>

0800cf86 <memmove>:
 800cf86:	4288      	cmp	r0, r1
 800cf88:	b510      	push	{r4, lr}
 800cf8a:	eb01 0402 	add.w	r4, r1, r2
 800cf8e:	d902      	bls.n	800cf96 <memmove+0x10>
 800cf90:	4284      	cmp	r4, r0
 800cf92:	4623      	mov	r3, r4
 800cf94:	d807      	bhi.n	800cfa6 <memmove+0x20>
 800cf96:	1e43      	subs	r3, r0, #1
 800cf98:	42a1      	cmp	r1, r4
 800cf9a:	d008      	beq.n	800cfae <memmove+0x28>
 800cf9c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cfa0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cfa4:	e7f8      	b.n	800cf98 <memmove+0x12>
 800cfa6:	4402      	add	r2, r0
 800cfa8:	4601      	mov	r1, r0
 800cfaa:	428a      	cmp	r2, r1
 800cfac:	d100      	bne.n	800cfb0 <memmove+0x2a>
 800cfae:	bd10      	pop	{r4, pc}
 800cfb0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cfb4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cfb8:	e7f7      	b.n	800cfaa <memmove+0x24>

0800cfba <memset>:
 800cfba:	4402      	add	r2, r0
 800cfbc:	4603      	mov	r3, r0
 800cfbe:	4293      	cmp	r3, r2
 800cfc0:	d100      	bne.n	800cfc4 <memset+0xa>
 800cfc2:	4770      	bx	lr
 800cfc4:	f803 1b01 	strb.w	r1, [r3], #1
 800cfc8:	e7f9      	b.n	800cfbe <memset+0x4>

0800cfca <strstr>:
 800cfca:	780a      	ldrb	r2, [r1, #0]
 800cfcc:	b570      	push	{r4, r5, r6, lr}
 800cfce:	b96a      	cbnz	r2, 800cfec <strstr+0x22>
 800cfd0:	bd70      	pop	{r4, r5, r6, pc}
 800cfd2:	429a      	cmp	r2, r3
 800cfd4:	d109      	bne.n	800cfea <strstr+0x20>
 800cfd6:	460c      	mov	r4, r1
 800cfd8:	4605      	mov	r5, r0
 800cfda:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d0f6      	beq.n	800cfd0 <strstr+0x6>
 800cfe2:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800cfe6:	429e      	cmp	r6, r3
 800cfe8:	d0f7      	beq.n	800cfda <strstr+0x10>
 800cfea:	3001      	adds	r0, #1
 800cfec:	7803      	ldrb	r3, [r0, #0]
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d1ef      	bne.n	800cfd2 <strstr+0x8>
 800cff2:	4618      	mov	r0, r3
 800cff4:	e7ec      	b.n	800cfd0 <strstr+0x6>
	...

0800cff8 <__libc_init_array>:
 800cff8:	b570      	push	{r4, r5, r6, lr}
 800cffa:	4d0d      	ldr	r5, [pc, #52]	@ (800d030 <__libc_init_array+0x38>)
 800cffc:	4c0d      	ldr	r4, [pc, #52]	@ (800d034 <__libc_init_array+0x3c>)
 800cffe:	1b64      	subs	r4, r4, r5
 800d000:	10a4      	asrs	r4, r4, #2
 800d002:	2600      	movs	r6, #0
 800d004:	42a6      	cmp	r6, r4
 800d006:	d109      	bne.n	800d01c <__libc_init_array+0x24>
 800d008:	4d0b      	ldr	r5, [pc, #44]	@ (800d038 <__libc_init_array+0x40>)
 800d00a:	4c0c      	ldr	r4, [pc, #48]	@ (800d03c <__libc_init_array+0x44>)
 800d00c:	f000 f826 	bl	800d05c <_init>
 800d010:	1b64      	subs	r4, r4, r5
 800d012:	10a4      	asrs	r4, r4, #2
 800d014:	2600      	movs	r6, #0
 800d016:	42a6      	cmp	r6, r4
 800d018:	d105      	bne.n	800d026 <__libc_init_array+0x2e>
 800d01a:	bd70      	pop	{r4, r5, r6, pc}
 800d01c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d020:	4798      	blx	r3
 800d022:	3601      	adds	r6, #1
 800d024:	e7ee      	b.n	800d004 <__libc_init_array+0xc>
 800d026:	f855 3b04 	ldr.w	r3, [r5], #4
 800d02a:	4798      	blx	r3
 800d02c:	3601      	adds	r6, #1
 800d02e:	e7f2      	b.n	800d016 <__libc_init_array+0x1e>
 800d030:	0800d358 	.word	0x0800d358
 800d034:	0800d358 	.word	0x0800d358
 800d038:	0800d358 	.word	0x0800d358
 800d03c:	0800d35c 	.word	0x0800d35c

0800d040 <memcpy>:
 800d040:	440a      	add	r2, r1
 800d042:	4291      	cmp	r1, r2
 800d044:	f100 33ff 	add.w	r3, r0, #4294967295
 800d048:	d100      	bne.n	800d04c <memcpy+0xc>
 800d04a:	4770      	bx	lr
 800d04c:	b510      	push	{r4, lr}
 800d04e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d052:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d056:	4291      	cmp	r1, r2
 800d058:	d1f9      	bne.n	800d04e <memcpy+0xe>
 800d05a:	bd10      	pop	{r4, pc}

0800d05c <_init>:
 800d05c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d05e:	bf00      	nop
 800d060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d062:	bc08      	pop	{r3}
 800d064:	469e      	mov	lr, r3
 800d066:	4770      	bx	lr

0800d068 <_fini>:
 800d068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d06a:	bf00      	nop
 800d06c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d06e:	bc08      	pop	{r3}
 800d070:	469e      	mov	lr, r3
 800d072:	4770      	bx	lr
