
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CodigoPractica4.vhd
Options:    -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalce22v10-15pc -b CodigoPractica4.vhd -u Practica4DFAMoore.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Tue Sep 27 16:33:33 2016

Library 'work' => directory 'lc22v10'
Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work'
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Tue Sep 27 16:33:34 2016

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Tue Sep 27 16:33:34 2016

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 4 equations, 34 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------
Created 52 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (16:33:36)

Input File(s): CodigoPractica4.pla
Device       : C22V10
Package      : palce22v10-15pc
ReportFile   : CodigoPractica4.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (16:33:36)

Messages:
  Information: Process virtual 'transicion_0D'transicion_0D ... expanded.
  Information: Process virtual 'transicion_2D'transicion_2D ... expanded.
  Information: Process virtual 'transicion_3D'transicion_3D ... expanded.
  Information: Process virtual 'transicion_6D'transicion_6D ... expanded.
  Information: Process virtual 'transicion_9D'transicion_9D ... expanded.
  Information: Process virtual 'transicion_0'transicion_0 ... expanded.
  Information: Process virtual 'transicion_2'transicion_2 ... expanded.
  Information: Process virtual 'transicion_3'transicion_3 ... expanded.
  Information: Process virtual 'transicion_6'transicion_6 ... expanded.
  Information: Process virtual 'transicion_8'transicion_8 ... expanded.
  Information: Process virtual 'transicion_9'transicion_9 ... expanded.
  Information: Optimizing logic using best output polarity for signals:
         anodo(0).D anodo(1).D anodo(2).D

  Information: Selected logic optimization OFF for signals:
         anodo(0).AP anodo(0).C anodo(1).AP anodo(1).C anodo(2).AR anodo(2).C
         display(0) display(1) display(2) display(3).D display(3).AR
         display(3).C display(4) display(5).D display(5).AR display(5).C
         display(6).D display(6).AR display(6).C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (16:33:36)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (16:33:36)
</CYPRESSTAG>

    /anodo(0).D =
          anodo(0).Q * anodo(2).Q * /display(0) * display(3).Q * 
          /display(5).Q * /display(6).Q 

    anodo(0).AR =
          clr 

    anodo(0).SP =
          GND

    anodo(0).C =
          clk 

    /anodo(1).D =
          anodo(0).Q * /anodo(2).Q * display(0) * /display(3).Q * 
          /display(5).Q * /display(6).Q 

    anodo(1).AR =
          clr 

    anodo(1).SP =
          GND

    anodo(1).C =
          clk 

    anodo(2).D =
          anodo(0).Q * anodo(2).Q * /display(0) * display(3).Q * 
          /display(5).Q * /display(6).Q 
        + anodo(0).Q * /anodo(2).Q * display(0) * /display(3).Q * 
          /display(5).Q * /display(6).Q 

    anodo(2).AR =
          clr 

    anodo(2).SP =
          GND

    anodo(2).C =
          clk 

    display(0) =
          anodo(1).Q 

    display(1) =
          display(6).Q 

    display(2) =
          display(5).Q 

    display(3).D =
          anodo(0).Q * /anodo(2).Q * display(0) * /display(3).Q * 
          /display(5).Q * /display(6).Q 

    display(3).AR =
          clr 

    display(3).SP =
          GND

    display(3).C =
          clk 

    display(4) =
          display(5).Q 

    display(5).D =
          GND

    display(5).AR =
          clr 

    display(5).SP =
          GND

    display(5).C =
          clk 

    display(6).D =
          anodo(0).Q * anodo(2).Q * /display(0) * display(3).Q * 
          /display(5).Q * /display(6).Q 

    display(6).AR =
          clr 

    display(6).SP =
          GND

    display(6).C =
          clk 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (16:33:36)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (16:33:36)
</CYPRESSTAG>
Messages:
  Information: All signals pre-placed in user design.


                                 C22V10
                 __________________________________________
            clk =| 1|                                  |24|* not used       
       not used *| 2|                                  |23|= anodo(1)       
       not used *| 3|                                  |22|= anodo(2)       
       not used *| 4|                                  |21|= display(6)     
       not used *| 5|                                  |20|= display(5)     
       not used *| 6|                                  |19|= display(4)     
       not used *| 7|                                  |18|= display(3)     
       not used *| 8|                                  |17|= display(2)     
       not used *| 9|                                  |16|= display(1)     
       not used *|10|                                  |15|= display(0)     
       not used *|11|                                  |14|= anodo(0)       
       not used *|12|                                  |13|= clr            
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
  Information: Checking for duplicate NODE logic.
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (16:33:36)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    1  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |   10  |   10  |
                 ______________________________________
                                          12  /   22   = 54  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  anodo(0)        |   1  |   8  |
                 | 15  |  display(0)      |   1  |  10  |
                 | 16  |  display(1)      |   1  |  12  |
                 | 17  |  display(2)      |   1  |  14  |
                 | 18  |  display(3)      |   1  |  16  |
                 | 19  |  display(4)      |   1  |  16  |
                 | 20  |  display(5)      |   1  |  14  |
                 | 21  |  display(6)      |   1  |  12  |
                 | 22  |  anodo(2)        |   2  |  10  |
                 | 23  |  anodo(1)        |   1  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             11  / 121   = 9   %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (16:33:36)

Messages:
  Information: Output file 'CodigoPractica4.pin' created.
  Information: Output file 'CodigoPractica4.jed' created.

  Usercode:    
  Checksum:    6BA5



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 16:33:36
