{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669955950434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669955950439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 23:39:10 2022 " "Processing started: Thu Dec 01 23:39:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669955950439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955950439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project3Top -c project3Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off project3Top -c project3Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955950439 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669955950939 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669955950939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_project3.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_project3.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_project3 " "Found entity 1: tb_project3" {  } { { "tb_project3.v" "" { Text "C:/Users/liupp/Desktop/DATA/ECE/ECE3544-2022-fall/lab5/square-root-finder/project3Top_zx_restored/tb_project3.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955957868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955957868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw2dec.v 1 1 " "Found 1 design units, including 1 entities, in source file sw2dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 SW2dec " "Found entity 1: SW2dec" {  } { { "SW2dec.v" "" { Text "C:/Users/liupp/Desktop/DATA/ECE/ECE3544-2022-fall/lab5/square-root-finder/project3Top_zx_restored/SW2dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955957872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955957872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_driver " "Found entity 1: seven_seg_driver" {  } { { "seven_seg_driver.v" "" { Text "C:/Users/liupp/Desktop/DATA/ECE/ECE3544-2022-fall/lab5/square-root-finder/project3Top_zx_restored/seven_seg_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955957876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955957876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypressed.v 1 1 " "Found 1 design units, including 1 entities, in source file keypressed.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypressed " "Found entity 1: keypressed" {  } { { "keypressed.v" "" { Text "C:/Users/liupp/Desktop/DATA/ECE/ECE3544-2022-fall/lab5/square-root-finder/project3Top_zx_restored/keypressed.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955957879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955957879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3top.v 1 1 " "Found 1 design units, including 1 entities, in source file project3top.v" { { "Info" "ISGN_ENTITY_NAME" "1 project3Top " "Found entity 1: project3Top" {  } { { "project3Top.v" "" { Text "C:/Users/liupp/Desktop/DATA/ECE/ECE3544-2022-fall/lab5/square-root-finder/project3Top_zx_restored/project3Top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955957883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955957883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "run.v 1 1 " "Found 1 design units, including 1 entities, in source file run.v" { { "Info" "ISGN_ENTITY_NAME" "1 run " "Found entity 1: run" {  } { { "run.v" "" { Text "C:/Users/liupp/Desktop/DATA/ECE/ECE3544-2022-fall/lab5/square-root-finder/project3Top_zx_restored/run.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955957886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955957886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newton.v 1 1 " "Found 1 design units, including 1 entities, in source file newton.v" { { "Info" "ISGN_ENTITY_NAME" "1 newton " "Found entity 1: newton" {  } { { "newton.v" "" { Text "C:/Users/liupp/Desktop/DATA/ECE/ECE3544-2022-fall/lab5/square-root-finder/project3Top_zx_restored/newton.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669955957890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955957890 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project3Top " "Elaborating entity \"project3Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669955957979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SW2dec SW2dec:F1 " "Elaborating entity \"SW2dec\" for hierarchy \"SW2dec:F1\"" {  } { { "project3Top.v" "F1" { Text "C:/Users/liupp/Desktop/DATA/ECE/ECE3544-2022-fall/lab5/square-root-finder/project3Top_zx_restored/project3Top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955957981 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SW2dec.v(23) " "Verilog HDL assignment warning at SW2dec.v(23): truncated value with size 32 to match size of target (10)" {  } { { "SW2dec.v" "" { Text "C:/Users/liupp/Desktop/DATA/ECE/ECE3544-2022-fall/lab5/square-root-finder/project3Top_zx_restored/SW2dec.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955957982 "|project3Top|SW2dec:F1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newton newton:F2 " "Elaborating entity \"newton\" for hierarchy \"newton:F2\"" {  } { { "project3Top.v" "F2" { Text "C:/Users/liupp/Desktop/DATA/ECE/ECE3544-2022-fall/lab5/square-root-finder/project3Top_zx_restored/project3Top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955957983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 newton.v(21) " "Verilog HDL assignment warning at newton.v(21): truncated value with size 32 to match size of target (4)" {  } { { "newton.v" "" { Text "C:/Users/liupp/Desktop/DATA/ECE/ECE3544-2022-fall/lab5/square-root-finder/project3Top_zx_restored/newton.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955957984 "|project3Top|newton:F2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 newton.v(23) " "Verilog HDL assignment warning at newton.v(23): truncated value with size 32 to match size of target (4)" {  } { { "newton.v" "" { Text "C:/Users/liupp/Desktop/DATA/ECE/ECE3544-2022-fall/lab5/square-root-finder/project3Top_zx_restored/newton.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955957984 "|project3Top|newton:F2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 newton.v(25) " "Verilog HDL assignment warning at newton.v(25): truncated value with size 32 to match size of target (4)" {  } { { "newton.v" "" { Text "C:/Users/liupp/Desktop/DATA/ECE/ECE3544-2022-fall/lab5/square-root-finder/project3Top_zx_restored/newton.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955957984 "|project3Top|newton:F2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 newton.v(28) " "Verilog HDL assignment warning at newton.v(28): truncated value with size 32 to match size of target (4)" {  } { { "newton.v" "" { Text "C:/Users/liupp/Desktop/DATA/ECE/ECE3544-2022-fall/lab5/square-root-finder/project3Top_zx_restored/newton.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955957985 "|project3Top|newton:F2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 newton.v(32) " "Verilog HDL assignment warning at newton.v(32): truncated value with size 32 to match size of target (4)" {  } { { "newton.v" "" { Text "C:/Users/liupp/Desktop/DATA/ECE/ECE3544-2022-fall/lab5/square-root-finder/project3Top_zx_restored/newton.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955957985 "|project3Top|newton:F2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 newton.v(37) " "Verilog HDL assignment warning at newton.v(37): truncated value with size 32 to match size of target (4)" {  } { { "newton.v" "" { Text "C:/Users/liupp/Desktop/DATA/ECE/ECE3544-2022-fall/lab5/square-root-finder/project3Top_zx_restored/newton.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955957985 "|project3Top|newton:F2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 newton.v(51) " "Verilog HDL assignment warning at newton.v(51): truncated value with size 32 to match size of target (20)" {  } { { "newton.v" "" { Text "C:/Users/liupp/Desktop/DATA/ECE/ECE3544-2022-fall/lab5/square-root-finder/project3Top_zx_restored/newton.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669955957985 "|project3Top|newton:F2"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "31 19 0 a newton.v(60) " "Verilog HDL error at newton.v(60): index 31 cannot fall outside the declared range \[19:0\] for vector \"a\"" {  } { { "newton.v" "" { Text "C:/Users/liupp/Desktop/DATA/ECE/ECE3544-2022-fall/lab5/square-root-finder/project3Top_zx_restored/newton.v" 60 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955957986 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "30 19 0 a newton.v(60) " "Verilog HDL error at newton.v(60): index 30 cannot fall outside the declared range \[19:0\] for vector \"a\"" {  } { { "newton.v" "" { Text "C:/Users/liupp/Desktop/DATA/ECE/ECE3544-2022-fall/lab5/square-root-finder/project3Top_zx_restored/newton.v" 60 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955957986 ""}
{ "Error" "EVRFX_VERI_TASK_FUNCTION_FAILED" "sqrt newton.v(73) " "Verilog HDL error at newton.v(73): failed to elaborate task or function \"sqrt\"" {  } { { "newton.v" "" { Text "C:/Users/liupp/Desktop/DATA/ECE/ECE3544-2022-fall/lab5/square-root-finder/project3Top_zx_restored/newton.v" 73 0 0 } }  } 0 10903 "Verilog HDL error at %2!s!: failed to elaborate task or function \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955957986 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "newton:F2 " "Can't elaborate user hierarchy \"newton:F2\"" {  } { { "project3Top.v" "F2" { Text "C:/Users/liupp/Desktop/DATA/ECE/ECE3544-2022-fall/lab5/square-root-finder/project3Top_zx_restored/project3Top.v" 27 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669955957986 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669955958045 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 01 23:39:18 2022 " "Processing ended: Thu Dec 01 23:39:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669955958045 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669955958045 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669955958045 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955958045 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669955958632 ""}
