<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MOD60/MOD60.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MOD60_FPGA.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MOD60_FPGA.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MOD60_FPGA.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MOD60_FPGA.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MOD60_FPGA.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MOD60_FPGA.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MOD60_FPGA.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MOD60_FPGA.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MOD60_FPGA_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MOD60_FPGA_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MOD60_FPGA_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MOD60_FPGA_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testfull_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testfull_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testfull_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1728664190" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1728664190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728664501" xil_pn:in_ck="-389884687540041" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1728664501">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MOD60/FREQ_DIV.v"/>
      <outfile xil_pn:name="MOD60/MOD60.v"/>
      <outfile xil_pn:name="MOD60/MOD60_FPGA.v"/>
      <outfile xil_pn:name="MOD60/TM1638.v"/>
      <outfile xil_pn:name="MOD60/testbench.v"/>
      <outfile xil_pn:name="MOD60/testfull.v"/>
    </transform>
    <transform xil_pn:end_ts="1728664485" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4334507443078155414" xil_pn:start_ts="1728664485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728664485" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6852404640989857770" xil_pn:start_ts="1728664485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728664190" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3004436027644995033" xil_pn:start_ts="1728664190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728664501" xil_pn:in_ck="-389884687540041" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1728664501">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MOD60/FREQ_DIV.v"/>
      <outfile xil_pn:name="MOD60/MOD60.v"/>
      <outfile xil_pn:name="MOD60/MOD60_FPGA.v"/>
      <outfile xil_pn:name="MOD60/TM1638.v"/>
      <outfile xil_pn:name="MOD60/testbench.v"/>
      <outfile xil_pn:name="MOD60/testfull.v"/>
    </transform>
    <transform xil_pn:end_ts="1728664505" xil_pn:in_ck="-389884687540041" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-228756717963534108" xil_pn:start_ts="1728664501">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="testfull_beh.prj"/>
      <outfile xil_pn:name="testfull_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1728664505" xil_pn:in_ck="-1944332517901467164" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5947918187855803079" xil_pn:start_ts="1728664505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="testfull_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1728293741" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1728293741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728293741" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8091445075555039098" xil_pn:start_ts="1728293741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728293741" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3004436027644995033" xil_pn:start_ts="1728293741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728293741" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1728293741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728293741" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8415499631660533082" xil_pn:start_ts="1728293741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728293741" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5702940744460053484" xil_pn:start_ts="1728293741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728293741" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8215477185581735503" xil_pn:start_ts="1728293741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728294210" xil_pn:in_ck="6777230758016671612" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-6366746402769130863" xil_pn:start_ts="1728294172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="MOD60_FPGA.lso"/>
      <outfile xil_pn:name="MOD60_FPGA.ngc"/>
      <outfile xil_pn:name="MOD60_FPGA.ngr"/>
      <outfile xil_pn:name="MOD60_FPGA.prj"/>
      <outfile xil_pn:name="MOD60_FPGA.stx"/>
      <outfile xil_pn:name="MOD60_FPGA.syr"/>
      <outfile xil_pn:name="MOD60_FPGA.xst"/>
      <outfile xil_pn:name="MOD60_FPGA_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
