INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/ButtonDebouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ButtonDebouncer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/Combinatorial.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Combinatorial'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/ROM_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM_3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/TestingSystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestingSystem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/counter_mod8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_mod8'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.srcs/sim_1/new/TestingSystem_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestingSystem_TB'
