
Smart-LCD_SW.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000018  00800100  00001db0  00001e44  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001db0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000002f  00800118  00800118  00001e5c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001e5c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001e8c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002f8  00000000  00000000  00001ecc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000657a  00000000  00000000  000021c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000018a0  00000000  00000000  0000873e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000049c4  00000000  00000000  00009fde  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000a64  00000000  00000000  0000e9a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00013259  00000000  00000000  0000f408  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000392c  00000000  00000000  00022661  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000298  00000000  00000000  00025f8d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000193b  00000000  00000000  00026225  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	86 c3       	rjmp	.+1804   	; 0x70e <__ctors_end>
       2:	00 00       	nop
       4:	82 c6       	rjmp	.+3332   	; 0xd0a <__vector_1>
       6:	00 00       	nop
       8:	8b c6       	rjmp	.+3350   	; 0xd20 <__vector_2>
       a:	00 00       	nop
       c:	94 c6       	rjmp	.+3368   	; 0xd36 <__vector_3>
       e:	00 00       	nop
      10:	9d c6       	rjmp	.+3386   	; 0xd4c <__vector_4>
      12:	00 00       	nop
      14:	a6 c6       	rjmp	.+3404   	; 0xd62 <__vector_5>
      16:	00 00       	nop
      18:	af c6       	rjmp	.+3422   	; 0xd78 <__vector_6>
      1a:	00 00       	nop
      1c:	b8 c6       	rjmp	.+3440   	; 0xd8e <__vector_7>
      1e:	00 00       	nop
      20:	c1 c6       	rjmp	.+3458   	; 0xda4 <__vector_8>
      22:	00 00       	nop
      24:	ca c6       	rjmp	.+3476   	; 0xdba <__vector_9>
      26:	00 00       	nop
      28:	d3 c6       	rjmp	.+3494   	; 0xdd0 <__vector_10>
      2a:	00 00       	nop
      2c:	dc c6       	rjmp	.+3512   	; 0xde6 <__vector_11>
      2e:	00 00       	nop
      30:	e5 c6       	rjmp	.+3530   	; 0xdfc <__vector_12>
      32:	00 00       	nop
      34:	ee c6       	rjmp	.+3548   	; 0xe12 <__vector_13>
      36:	00 00       	nop
      38:	f7 c6       	rjmp	.+3566   	; 0xe28 <__vector_14>
      3a:	00 00       	nop
      3c:	00 c7       	rjmp	.+3584   	; 0xe3e <__vector_15>
      3e:	00 00       	nop
      40:	09 c7       	rjmp	.+3602   	; 0xe54 <__vector_16>
      42:	00 00       	nop
      44:	12 c7       	rjmp	.+3620   	; 0xe6a <__vector_17>
      46:	00 00       	nop
      48:	1b c7       	rjmp	.+3638   	; 0xe80 <__vector_18>
      4a:	00 00       	nop
      4c:	24 c7       	rjmp	.+3656   	; 0xe96 <__vector_19>
      4e:	00 00       	nop
      50:	2d c7       	rjmp	.+3674   	; 0xeac <__vector_20>
      52:	00 00       	nop
      54:	93 c7       	rjmp	.+3878   	; 0xf7c <__vector_21>
      56:	00 00       	nop
      58:	d7 c7       	rjmp	.+4014   	; 0x1008 <__vector_22>
      5a:	00 00       	nop
      5c:	e0 c7       	rjmp	.+4032   	; 0x101e <__vector_23>
      5e:	00 00       	nop
      60:	e9 c7       	rjmp	.+4050   	; 0x1034 <__vector_24>
      62:	00 00       	nop
      64:	0c 94 46 08 	jmp	0x108c	; 0x108c <__vector_25>
      68:	a0 09       	sbc	r26, r0
      6a:	69 0a       	sbc	r6, r25
      6c:	69 0a       	sbc	r6, r25
      6e:	69 0a       	sbc	r6, r25
      70:	69 0a       	sbc	r6, r25
      72:	69 0a       	sbc	r6, r25
      74:	69 0a       	sbc	r6, r25
      76:	69 0a       	sbc	r6, r25
      78:	a5 09       	sbc	r26, r5
      7a:	69 0a       	sbc	r6, r25
      7c:	69 0a       	sbc	r6, r25
      7e:	69 0a       	sbc	r6, r25
      80:	69 0a       	sbc	r6, r25
      82:	69 0a       	sbc	r6, r25
      84:	69 0a       	sbc	r6, r25
      86:	69 0a       	sbc	r6, r25
      88:	a5 09       	sbc	r26, r5
      8a:	69 0a       	sbc	r6, r25
      8c:	69 0a       	sbc	r6, r25
      8e:	69 0a       	sbc	r6, r25
      90:	69 0a       	sbc	r6, r25
      92:	69 0a       	sbc	r6, r25
      94:	69 0a       	sbc	r6, r25
      96:	69 0a       	sbc	r6, r25
      98:	b1 09       	sbc	r27, r1
      9a:	69 0a       	sbc	r6, r25
      9c:	69 0a       	sbc	r6, r25
      9e:	69 0a       	sbc	r6, r25
      a0:	69 0a       	sbc	r6, r25
      a2:	69 0a       	sbc	r6, r25
      a4:	69 0a       	sbc	r6, r25
      a6:	69 0a       	sbc	r6, r25
      a8:	b4 09       	sbc	r27, r4
      aa:	69 0a       	sbc	r6, r25
      ac:	69 0a       	sbc	r6, r25
      ae:	69 0a       	sbc	r6, r25
      b0:	69 0a       	sbc	r6, r25
      b2:	69 0a       	sbc	r6, r25
      b4:	69 0a       	sbc	r6, r25
      b6:	69 0a       	sbc	r6, r25
      b8:	cc 09       	sbc	r28, r12
      ba:	69 0a       	sbc	r6, r25
      bc:	69 0a       	sbc	r6, r25
      be:	69 0a       	sbc	r6, r25
      c0:	69 0a       	sbc	r6, r25
      c2:	69 0a       	sbc	r6, r25
      c4:	69 0a       	sbc	r6, r25
      c6:	69 0a       	sbc	r6, r25
      c8:	d2 09       	sbc	r29, r2
      ca:	69 0a       	sbc	r6, r25
      cc:	69 0a       	sbc	r6, r25
      ce:	69 0a       	sbc	r6, r25
      d0:	69 0a       	sbc	r6, r25
      d2:	69 0a       	sbc	r6, r25
      d4:	69 0a       	sbc	r6, r25
      d6:	69 0a       	sbc	r6, r25
      d8:	69 0a       	sbc	r6, r25
      da:	69 0a       	sbc	r6, r25
      dc:	69 0a       	sbc	r6, r25
      de:	69 0a       	sbc	r6, r25
      e0:	69 0a       	sbc	r6, r25
      e2:	69 0a       	sbc	r6, r25
      e4:	69 0a       	sbc	r6, r25
      e6:	69 0a       	sbc	r6, r25
      e8:	69 0a       	sbc	r6, r25
      ea:	69 0a       	sbc	r6, r25
      ec:	69 0a       	sbc	r6, r25
      ee:	69 0a       	sbc	r6, r25
      f0:	69 0a       	sbc	r6, r25
      f2:	69 0a       	sbc	r6, r25
      f4:	69 0a       	sbc	r6, r25
      f6:	69 0a       	sbc	r6, r25
      f8:	69 0a       	sbc	r6, r25
      fa:	69 0a       	sbc	r6, r25
      fc:	69 0a       	sbc	r6, r25
      fe:	69 0a       	sbc	r6, r25
     100:	69 0a       	sbc	r6, r25
     102:	69 0a       	sbc	r6, r25
     104:	69 0a       	sbc	r6, r25
     106:	69 0a       	sbc	r6, r25
     108:	69 0a       	sbc	r6, r25
     10a:	69 0a       	sbc	r6, r25
     10c:	69 0a       	sbc	r6, r25
     10e:	69 0a       	sbc	r6, r25
     110:	69 0a       	sbc	r6, r25
     112:	69 0a       	sbc	r6, r25
     114:	69 0a       	sbc	r6, r25
     116:	69 0a       	sbc	r6, r25
     118:	d5 09       	sbc	r29, r5
     11a:	69 0a       	sbc	r6, r25
     11c:	69 0a       	sbc	r6, r25
     11e:	69 0a       	sbc	r6, r25
     120:	69 0a       	sbc	r6, r25
     122:	69 0a       	sbc	r6, r25
     124:	69 0a       	sbc	r6, r25
     126:	69 0a       	sbc	r6, r25
     128:	d5 09       	sbc	r29, r5
     12a:	69 0a       	sbc	r6, r25
     12c:	69 0a       	sbc	r6, r25
     12e:	69 0a       	sbc	r6, r25
     130:	69 0a       	sbc	r6, r25
     132:	69 0a       	sbc	r6, r25
     134:	69 0a       	sbc	r6, r25
     136:	69 0a       	sbc	r6, r25
     138:	dd 09       	sbc	r29, r13
     13a:	69 0a       	sbc	r6, r25
     13c:	69 0a       	sbc	r6, r25
     13e:	69 0a       	sbc	r6, r25
     140:	69 0a       	sbc	r6, r25
     142:	69 0a       	sbc	r6, r25
     144:	69 0a       	sbc	r6, r25
     146:	69 0a       	sbc	r6, r25
     148:	dd 09       	sbc	r29, r13
     14a:	69 0a       	sbc	r6, r25
     14c:	69 0a       	sbc	r6, r25
     14e:	69 0a       	sbc	r6, r25
     150:	69 0a       	sbc	r6, r25
     152:	69 0a       	sbc	r6, r25
     154:	69 0a       	sbc	r6, r25
     156:	69 0a       	sbc	r6, r25
     158:	e5 09       	sbc	r30, r5
     15a:	69 0a       	sbc	r6, r25
     15c:	69 0a       	sbc	r6, r25
     15e:	69 0a       	sbc	r6, r25
     160:	69 0a       	sbc	r6, r25
     162:	69 0a       	sbc	r6, r25
     164:	69 0a       	sbc	r6, r25
     166:	69 0a       	sbc	r6, r25
     168:	16 0a       	sbc	r1, r22
     16a:	69 0a       	sbc	r6, r25
     16c:	69 0a       	sbc	r6, r25
     16e:	69 0a       	sbc	r6, r25
     170:	69 0a       	sbc	r6, r25
     172:	69 0a       	sbc	r6, r25
     174:	69 0a       	sbc	r6, r25
     176:	69 0a       	sbc	r6, r25
     178:	e5 09       	sbc	r30, r5
     17a:	69 0a       	sbc	r6, r25
     17c:	69 0a       	sbc	r6, r25
     17e:	69 0a       	sbc	r6, r25
     180:	69 0a       	sbc	r6, r25
     182:	69 0a       	sbc	r6, r25
     184:	69 0a       	sbc	r6, r25
     186:	69 0a       	sbc	r6, r25
     188:	16 0a       	sbc	r1, r22
     18a:	69 0a       	sbc	r6, r25
     18c:	69 0a       	sbc	r6, r25
     18e:	69 0a       	sbc	r6, r25
     190:	69 0a       	sbc	r6, r25
     192:	69 0a       	sbc	r6, r25
     194:	69 0a       	sbc	r6, r25
     196:	69 0a       	sbc	r6, r25
     198:	22 0a       	sbc	r2, r18
     19a:	69 0a       	sbc	r6, r25
     19c:	69 0a       	sbc	r6, r25
     19e:	69 0a       	sbc	r6, r25
     1a0:	69 0a       	sbc	r6, r25
     1a2:	69 0a       	sbc	r6, r25
     1a4:	69 0a       	sbc	r6, r25
     1a6:	69 0a       	sbc	r6, r25
     1a8:	2b 0a       	sbc	r2, r27
     1aa:	69 0a       	sbc	r6, r25
     1ac:	69 0a       	sbc	r6, r25
     1ae:	69 0a       	sbc	r6, r25
     1b0:	69 0a       	sbc	r6, r25
     1b2:	69 0a       	sbc	r6, r25
     1b4:	69 0a       	sbc	r6, r25
     1b6:	69 0a       	sbc	r6, r25
     1b8:	2b 0a       	sbc	r2, r27
     1ba:	69 0a       	sbc	r6, r25
     1bc:	69 0a       	sbc	r6, r25
     1be:	69 0a       	sbc	r6, r25
     1c0:	69 0a       	sbc	r6, r25
     1c2:	69 0a       	sbc	r6, r25
     1c4:	69 0a       	sbc	r6, r25
     1c6:	69 0a       	sbc	r6, r25
     1c8:	43 0a       	sbc	r4, r19
     1ca:	69 0a       	sbc	r6, r25
     1cc:	69 0a       	sbc	r6, r25
     1ce:	69 0a       	sbc	r6, r25
     1d0:	69 0a       	sbc	r6, r25
     1d2:	69 0a       	sbc	r6, r25
     1d4:	69 0a       	sbc	r6, r25
     1d6:	69 0a       	sbc	r6, r25
     1d8:	5c 0a       	sbc	r5, r28
     1da:	69 0a       	sbc	r6, r25
     1dc:	69 0a       	sbc	r6, r25
     1de:	69 0a       	sbc	r6, r25
     1e0:	69 0a       	sbc	r6, r25
     1e2:	69 0a       	sbc	r6, r25
     1e4:	69 0a       	sbc	r6, r25
     1e6:	69 0a       	sbc	r6, r25
     1e8:	65 0a       	sbc	r6, r21

000001ea <__trampolines_end>:
     1ea:	00 00       	nop
     1ec:	00 00       	nop
     1ee:	00 00       	nop
     1f0:	00 20       	and	r0, r0
     1f2:	20 20       	and	r2, r0
     1f4:	20 20       	and	r2, r0
     1f6:	00 20       	and	r0, r0
     1f8:	50 50       	subi	r21, 0x00	; 0
     1fa:	50 00       	.word	0x0050	; ????
     1fc:	00 00       	nop
     1fe:	00 50       	subi	r16, 0x00	; 0
     200:	50 f8       	bld	r5, 0
     202:	50 f8       	bld	r5, 0
     204:	50 50       	subi	r21, 0x00	; 0
     206:	20 78       	andi	r18, 0x80	; 128
     208:	a0 70       	andi	r26, 0x00	; 0
     20a:	28 f0       	brcs	.+10     	; 0x216 <__trampolines_end+0x2c>
     20c:	20 c0       	rjmp	.+64     	; 0x24e <__trampolines_end+0x64>
     20e:	c8 10       	cpse	r12, r8
     210:	20 40       	sbci	r18, 0x00	; 0
     212:	98 18       	sub	r9, r8
     214:	60 90 a0 40 	lds	r6, 0x40A0	; 0x8040a0 <__bss_end+0x3f59>
     218:	a8 90       	.word	0x90a8	; ????
     21a:	68 60       	ori	r22, 0x08	; 8
     21c:	20 40       	sbci	r18, 0x00	; 0
     21e:	00 00       	nop
     220:	00 00       	nop
     222:	10 20       	and	r1, r0
     224:	40 40       	sbci	r20, 0x00	; 0
     226:	40 20       	and	r4, r0
     228:	10 40       	sbci	r17, 0x00	; 0
     22a:	20 10       	cpse	r2, r0
     22c:	10 10       	cpse	r1, r0
     22e:	20 40       	sbci	r18, 0x00	; 0
     230:	00 50       	subi	r16, 0x00	; 0
     232:	20 f8       	bld	r2, 0
     234:	20 50       	subi	r18, 0x00	; 0
     236:	00 00       	nop
     238:	20 20       	and	r2, r0
     23a:	f8 20       	and	r15, r8
     23c:	20 00       	.word	0x0020	; ????
     23e:	00 00       	nop
     240:	00 00       	nop
     242:	60 20       	and	r6, r0
     244:	40 00       	.word	0x0040	; ????
     246:	00 00       	nop
     248:	f8 00       	.word	0x00f8	; ????
     24a:	00 00       	nop
     24c:	00 00       	nop
     24e:	00 00       	nop
     250:	00 60       	ori	r16, 0x00	; 0
     252:	60 00       	.word	0x0060	; ????
     254:	08 10       	cpse	r0, r8
     256:	20 40       	sbci	r18, 0x00	; 0
     258:	80 00       	.word	0x0080	; ????
     25a:	70 88       	ldd	r7, Z+16	; 0x10
     25c:	98 a8       	ldd	r9, Y+48	; 0x30
     25e:	c8 88       	ldd	r12, Y+16	; 0x10
     260:	70 20       	and	r7, r0
     262:	60 20       	and	r6, r0
     264:	20 20       	and	r2, r0
     266:	20 70       	andi	r18, 0x00	; 0
     268:	70 88       	ldd	r7, Z+16	; 0x10
     26a:	08 10       	cpse	r0, r8
     26c:	20 40       	sbci	r18, 0x00	; 0
     26e:	f8 f8       	.word	0xf8f8	; ????
     270:	10 20       	and	r1, r0
     272:	10 08       	sbc	r1, r0
     274:	88 70       	andi	r24, 0x08	; 8
     276:	10 30       	cpi	r17, 0x00	; 0
     278:	50 90 f8 10 	lds	r5, 0x10F8	; 0x8010f8 <__bss_end+0xfb1>
     27c:	10 f8       	bld	r1, 0
     27e:	80 f0       	brcs	.+32     	; 0x2a0 <__trampolines_end+0xb6>
     280:	08 08       	sbc	r0, r8
     282:	88 70       	andi	r24, 0x08	; 8
     284:	30 40       	sbci	r19, 0x00	; 0
     286:	80 f0       	brcs	.+32     	; 0x2a8 <__trampolines_end+0xbe>
     288:	88 88       	ldd	r8, Y+16	; 0x10
     28a:	70 f8       	bld	r7, 0
     28c:	08 10       	cpse	r0, r8
     28e:	20 40       	sbci	r18, 0x00	; 0
     290:	40 40       	sbci	r20, 0x00	; 0
     292:	70 88       	ldd	r7, Z+16	; 0x10
     294:	88 70       	andi	r24, 0x08	; 8
     296:	88 88       	ldd	r8, Y+16	; 0x10
     298:	70 70       	andi	r23, 0x00	; 0
     29a:	88 88       	ldd	r8, Y+16	; 0x10
     29c:	78 08       	sbc	r7, r8
     29e:	10 60       	ori	r17, 0x00	; 0
     2a0:	00 60       	ori	r16, 0x00	; 0
     2a2:	60 00       	.word	0x0060	; ????
     2a4:	60 60       	ori	r22, 0x00	; 0
     2a6:	00 00       	nop
     2a8:	60 60       	ori	r22, 0x00	; 0
     2aa:	00 60       	ori	r16, 0x00	; 0
     2ac:	20 40       	sbci	r18, 0x00	; 0
     2ae:	08 10       	cpse	r0, r8
     2b0:	20 40       	sbci	r18, 0x00	; 0
     2b2:	20 10       	cpse	r2, r0
     2b4:	08 00       	.word	0x0008	; ????
     2b6:	00 f8       	bld	r0, 0
     2b8:	00 f8       	bld	r0, 0
     2ba:	00 00       	nop
     2bc:	80 40       	sbci	r24, 0x00	; 0
     2be:	20 10       	cpse	r2, r0
     2c0:	20 40       	sbci	r18, 0x00	; 0
     2c2:	80 70       	andi	r24, 0x00	; 0
     2c4:	88 08       	sbc	r8, r8
     2c6:	10 20       	and	r1, r0
     2c8:	00 20       	and	r0, r0
     2ca:	70 88       	ldd	r7, Z+16	; 0x10
     2cc:	08 68       	ori	r16, 0x88	; 136
     2ce:	a8 a8       	ldd	r10, Y+48	; 0x30
     2d0:	70 70       	andi	r23, 0x00	; 0
     2d2:	88 88       	ldd	r8, Y+16	; 0x10
     2d4:	88 f8       	.word	0xf888	; ????
     2d6:	88 88       	ldd	r8, Y+16	; 0x10
     2d8:	f0 88       	ldd	r15, Z+16	; 0x10
     2da:	88 f0       	brcs	.+34     	; 0x2fe <__trampolines_end+0x114>
     2dc:	88 88       	ldd	r8, Y+16	; 0x10
     2de:	f0 70       	andi	r31, 0x00	; 0
     2e0:	88 80       	ld	r8, Y
     2e2:	80 80       	ld	r8, Z
     2e4:	88 70       	andi	r24, 0x08	; 8
     2e6:	e0 90 88 88 	lds	r14, 0x8888	; 0x808888 <__bss_end+0x8741>
     2ea:	88 90       	.word	0x9088	; ????
     2ec:	e0 f8       	bld	r14, 0
     2ee:	80 80       	ld	r8, Z
     2f0:	f0 80       	ld	r15, Z
     2f2:	80 f8       	bld	r8, 0
     2f4:	f8 80       	ld	r15, Y
     2f6:	80 e0       	ldi	r24, 0x00	; 0
     2f8:	80 80       	ld	r8, Z
     2fa:	80 70       	andi	r24, 0x00	; 0
     2fc:	88 80       	ld	r8, Y
     2fe:	80 98       	cbi	0x10, 0	; 16
     300:	88 70       	andi	r24, 0x08	; 8
     302:	88 88       	ldd	r8, Y+16	; 0x10
     304:	88 f8       	.word	0xf888	; ????
     306:	88 88       	ldd	r8, Y+16	; 0x10
     308:	88 70       	andi	r24, 0x08	; 8
     30a:	20 20       	and	r2, r0
     30c:	20 20       	and	r2, r0
     30e:	20 70       	andi	r18, 0x00	; 0
     310:	38 10       	cpse	r3, r8
     312:	10 10       	cpse	r1, r0
     314:	10 90 60 88 	lds	r1, 0x8860	; 0x808860 <__bss_end+0x8719>
     318:	90 a0       	ldd	r9, Z+32	; 0x20
     31a:	c0 a0       	ldd	r12, Z+32	; 0x20
     31c:	90 88       	ldd	r9, Z+16	; 0x10
     31e:	80 80       	ld	r8, Z
     320:	80 80       	ld	r8, Z
     322:	80 80       	ld	r8, Z
     324:	f8 88       	ldd	r15, Y+16	; 0x10
     326:	d8 a8       	ldd	r13, Y+48	; 0x30
     328:	88 88       	ldd	r8, Y+16	; 0x10
     32a:	88 88       	ldd	r8, Y+16	; 0x10
     32c:	88 88       	ldd	r8, Y+16	; 0x10
     32e:	c8 a8       	ldd	r12, Y+48	; 0x30
     330:	98 88       	ldd	r9, Y+16	; 0x10
     332:	88 70       	andi	r24, 0x08	; 8
     334:	88 88       	ldd	r8, Y+16	; 0x10
     336:	88 88       	ldd	r8, Y+16	; 0x10
     338:	88 70       	andi	r24, 0x08	; 8
     33a:	f0 88       	ldd	r15, Z+16	; 0x10
     33c:	88 f0       	brcs	.+34     	; 0x360 <__trampolines_end+0x176>
     33e:	80 80       	ld	r8, Z
     340:	80 70       	andi	r24, 0x00	; 0
     342:	88 88       	ldd	r8, Y+16	; 0x10
     344:	88 a8       	ldd	r8, Y+48	; 0x30
     346:	90 68       	ori	r25, 0x80	; 128
     348:	f0 88       	ldd	r15, Z+16	; 0x10
     34a:	88 f0       	brcs	.+34     	; 0x36e <__trampolines_end+0x184>
     34c:	a0 90 88 78 	lds	r10, 0x7888	; 0x807888 <__bss_end+0x7741>
     350:	80 80       	ld	r8, Z
     352:	70 08       	sbc	r7, r0
     354:	08 f0       	brcs	.+2      	; 0x358 <__trampolines_end+0x16e>
     356:	f8 20       	and	r15, r8
     358:	20 20       	and	r2, r0
     35a:	20 20       	and	r2, r0
     35c:	20 88       	ldd	r2, Z+16	; 0x10
     35e:	88 88       	ldd	r8, Y+16	; 0x10
     360:	88 88       	ldd	r8, Y+16	; 0x10
     362:	88 70       	andi	r24, 0x08	; 8
     364:	88 88       	ldd	r8, Y+16	; 0x10
     366:	88 88       	ldd	r8, Y+16	; 0x10
     368:	88 50       	subi	r24, 0x08	; 8
     36a:	20 88       	ldd	r2, Z+16	; 0x10
     36c:	88 88       	ldd	r8, Y+16	; 0x10
     36e:	a8 a8       	ldd	r10, Y+48	; 0x30
     370:	d8 88       	ldd	r13, Y+16	; 0x10
     372:	88 88       	ldd	r8, Y+16	; 0x10
     374:	50 20       	and	r5, r0
     376:	50 88       	ldd	r5, Z+16	; 0x10
     378:	88 88       	ldd	r8, Y+16	; 0x10
     37a:	88 50       	subi	r24, 0x08	; 8
     37c:	20 20       	and	r2, r0
     37e:	20 20       	and	r2, r0
     380:	f8 08       	sbc	r15, r8
     382:	10 20       	and	r1, r0
     384:	40 80       	ld	r4, Z
     386:	f8 38       	cpi	r31, 0x88	; 136
     388:	20 20       	and	r2, r0
     38a:	20 20       	and	r2, r0
     38c:	20 38       	cpi	r18, 0x80	; 128
     38e:	00 80       	ld	r0, Z
     390:	40 20       	and	r4, r0
     392:	10 08       	sbc	r1, r0
     394:	00 e0       	ldi	r16, 0x00	; 0
     396:	20 20       	and	r2, r0
     398:	20 20       	and	r2, r0
     39a:	20 e0       	ldi	r18, 0x00	; 0
     39c:	20 50       	subi	r18, 0x00	; 0
     39e:	88 00       	.word	0x0088	; ????
	...
     3a8:	00 f8       	bld	r0, 0
     3aa:	40 20       	and	r4, r0
     3ac:	10 00       	.word	0x0010	; ????
     3ae:	00 00       	nop
     3b0:	00 00       	nop
     3b2:	00 70       	andi	r16, 0x00	; 0
     3b4:	08 78       	andi	r16, 0x88	; 136
     3b6:	88 78       	andi	r24, 0x88	; 136
     3b8:	80 80       	ld	r8, Z
     3ba:	b0 c8       	rjmp	.-3744   	; 0xfffff51c <__eeprom_end+0xff7ef51c>
     3bc:	88 88       	ldd	r8, Y+16	; 0x10
     3be:	f0 00       	.word	0x00f0	; ????
     3c0:	00 70       	andi	r16, 0x00	; 0
     3c2:	80 80       	ld	r8, Z
     3c4:	88 70       	andi	r24, 0x08	; 8
     3c6:	08 08       	sbc	r0, r8
     3c8:	68 98       	cbi	0x0d, 0	; 13
     3ca:	88 88       	ldd	r8, Y+16	; 0x10
     3cc:	78 00       	.word	0x0078	; ????
     3ce:	00 70       	andi	r16, 0x00	; 0
     3d0:	88 f8       	.word	0xf888	; ????
     3d2:	80 70       	andi	r24, 0x00	; 0
     3d4:	30 48       	sbci	r19, 0x80	; 128
     3d6:	40 e0       	ldi	r20, 0x00	; 0
     3d8:	40 40       	sbci	r20, 0x00	; 0
     3da:	40 00       	.word	0x0040	; ????
     3dc:	00 78       	andi	r16, 0x80	; 128
     3de:	88 78       	andi	r24, 0x88	; 136
     3e0:	08 30       	cpi	r16, 0x08	; 8
     3e2:	80 80       	ld	r8, Z
     3e4:	b0 c8       	rjmp	.-3744   	; 0xfffff546 <__eeprom_end+0xff7ef546>
     3e6:	88 88       	ldd	r8, Y+16	; 0x10
     3e8:	88 20       	and	r8, r8
     3ea:	00 60       	ori	r16, 0x00	; 0
     3ec:	20 20       	and	r2, r0
     3ee:	20 70       	andi	r18, 0x00	; 0
     3f0:	10 00       	.word	0x0010	; ????
     3f2:	30 10       	cpse	r3, r0
     3f4:	10 90 60 40 	lds	r1, 0x4060	; 0x804060 <__bss_end+0x3f19>
     3f8:	40 48       	sbci	r20, 0x80	; 128
     3fa:	50 60       	ori	r21, 0x00	; 0
     3fc:	50 48       	sbci	r21, 0x80	; 128
     3fe:	60 20       	and	r6, r0
     400:	20 20       	and	r2, r0
     402:	20 20       	and	r2, r0
     404:	70 00       	.word	0x0070	; ????
     406:	00 d0       	rcall	.+0      	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
     408:	a8 a8       	ldd	r10, Y+48	; 0x30
     40a:	88 88       	ldd	r8, Y+16	; 0x10
     40c:	00 00       	nop
     40e:	b0 c8       	rjmp	.-3744   	; 0xfffff570 <__eeprom_end+0xff7ef570>
     410:	88 88       	ldd	r8, Y+16	; 0x10
     412:	88 00       	.word	0x0088	; ????
     414:	00 70       	andi	r16, 0x00	; 0
     416:	88 88       	ldd	r8, Y+16	; 0x10
     418:	88 70       	andi	r24, 0x08	; 8
     41a:	00 00       	nop
     41c:	f0 88       	ldd	r15, Z+16	; 0x10
     41e:	f0 80       	ld	r15, Z
     420:	80 00       	.word	0x0080	; ????
     422:	00 68       	ori	r16, 0x80	; 128
     424:	98 78       	andi	r25, 0x88	; 136
     426:	08 08       	sbc	r0, r8
     428:	00 00       	nop
     42a:	b0 c8       	rjmp	.-3744   	; 0xfffff58c <__eeprom_end+0xff7ef58c>
     42c:	80 80       	ld	r8, Z
     42e:	80 00       	.word	0x0080	; ????
     430:	00 70       	andi	r16, 0x00	; 0
     432:	80 70       	andi	r24, 0x00	; 0
     434:	08 f0       	brcs	.+2      	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
     436:	40 40       	sbci	r20, 0x00	; 0
     438:	e0 40       	sbci	r30, 0x00	; 0
     43a:	40 48       	sbci	r20, 0x80	; 128
     43c:	30 00       	.word	0x0030	; ????
     43e:	00 88       	ldd	r0, Z+16	; 0x10
     440:	88 88       	ldd	r8, Y+16	; 0x10
     442:	98 68       	ori	r25, 0x88	; 136
     444:	00 00       	nop
     446:	88 88       	ldd	r8, Y+16	; 0x10
     448:	88 50       	subi	r24, 0x08	; 8
     44a:	20 00       	.word	0x0020	; ????
     44c:	00 88       	ldd	r0, Z+16	; 0x10
     44e:	88 a8       	ldd	r8, Y+48	; 0x30
     450:	a8 50       	subi	r26, 0x08	; 8
     452:	00 00       	nop
     454:	88 50       	subi	r24, 0x08	; 8
     456:	20 50       	subi	r18, 0x00	; 0
     458:	88 00       	.word	0x0088	; ????
     45a:	00 88       	ldd	r0, Z+16	; 0x10
     45c:	88 78       	andi	r24, 0x88	; 136
     45e:	08 70       	andi	r16, 0x08	; 8
     460:	00 00       	nop
     462:	f8 10       	cpse	r15, r8
     464:	20 40       	sbci	r18, 0x00	; 0
     466:	f8 10       	cpse	r15, r8
     468:	20 20       	and	r2, r0
     46a:	40 20       	and	r4, r0
     46c:	20 10       	cpse	r2, r0
     46e:	20 20       	and	r2, r0
     470:	20 20       	and	r2, r0
     472:	20 20       	and	r2, r0
     474:	20 40       	sbci	r18, 0x00	; 0
     476:	20 20       	and	r2, r0
     478:	10 20       	and	r1, r0
     47a:	20 40       	sbci	r18, 0x00	; 0

0000047c <sysfont_glyphs>:
     47c:	00 00 00 00 00 00 00 20 20 20 20 20 00 20 50 50     .......     . PP
     48c:	50 00 00 00 00 50 50 f8 50 f8 50 50 20 78 a0 70     P....PP.P.PP x.p
     49c:	28 f0 20 c0 c8 10 20 40 98 18 60 90 a0 40 a8 90     (. ... @..`..@..
     4ac:	68 60 20 40 00 00 00 00 10 20 40 40 40 20 10 40     h` @..... @@@ .@
     4bc:	20 10 10 10 20 40 00 50 20 f8 20 50 00 00 20 20      ... @.P . P..  
     4cc:	f8 20 20 00 00 00 00 00 60 20 40 00 00 00 f8 00     .  .....` @.....
     4dc:	00 00 00 00 00 00 00 60 60 00 08 10 20 40 80 00     .......``... @..
     4ec:	70 88 98 a8 c8 88 70 20 60 20 20 20 20 70 70 88     p.....p `    pp.
     4fc:	08 10 20 40 f8 f8 10 20 10 08 88 70 10 30 50 90     .. @... ...p.0P.
     50c:	f8 10 10 f8 80 f0 08 08 88 70 30 40 80 f0 88 88     .........p0@....
     51c:	70 f8 08 10 20 40 40 40 70 88 88 70 88 88 70 70     p... @@@p..p..pp
     52c:	88 88 78 08 10 60 00 60 60 00 60 60 00 00 60 60     ..x..`.``.``..``
     53c:	00 60 20 40 08 10 20 40 20 10 08 00 00 f8 00 f8     .` @.. @ .......
     54c:	00 00 80 40 20 10 20 40 80 70 88 08 10 20 00 20     ...@ . @.p... . 
     55c:	70 88 08 68 a8 a8 70 70 88 88 88 f8 88 88 f0 88     p..h..pp........
     56c:	88 f0 88 88 f0 70 88 80 80 80 88 70 e0 90 88 88     .....p.....p....
     57c:	88 90 e0 f8 80 80 f0 80 80 f8 f8 80 80 e0 80 80     ................
     58c:	80 70 88 80 80 98 88 70 88 88 88 f8 88 88 88 70     .p.....p.......p
     59c:	20 20 20 20 20 70 38 10 10 10 10 90 60 88 90 a0          p8.....`...
     5ac:	c0 a0 90 88 80 80 80 80 80 80 f8 88 d8 a8 88 88     ................
     5bc:	88 88 88 88 c8 a8 98 88 88 70 88 88 88 88 88 70     .........p.....p
     5cc:	f0 88 88 f0 80 80 80 70 88 88 88 a8 90 68 f0 88     .......p.....h..
     5dc:	88 f0 a0 90 88 78 80 80 70 08 08 f0 f8 20 20 20     .....x..p....   
     5ec:	20 20 20 88 88 88 88 88 88 70 88 88 88 88 88 50        ......p.....P
     5fc:	20 88 88 88 a8 a8 d8 88 88 88 50 20 50 88 88 88      .........P P...
     60c:	88 50 20 20 20 20 f8 08 10 20 40 80 f8 38 20 20     .P    ... @..8  
     61c:	20 20 20 38 00 80 40 20 10 08 00 e0 20 20 20 20        8..@ ....    
     62c:	20 e0 20 50 88 00 00 00 00 00 00 00 00 00 00 f8      . P............
     63c:	40 20 10 00 00 00 00 00 00 70 08 78 88 78 80 80     @ .......p.x.x..
     64c:	b0 c8 88 88 f0 00 00 70 80 80 88 70 08 08 68 98     .......p...p..h.
     65c:	88 88 78 00 00 70 88 f8 80 70 30 48 40 e0 40 40     ..x..p...p0H@.@@
     66c:	40 00 00 78 88 78 08 30 80 80 b0 c8 88 88 88 20     @..x.x.0....... 
     67c:	00 60 20 20 20 70 10 00 30 10 10 90 60 40 40 48     .`   p..0...`@@H
     68c:	50 60 50 48 60 20 20 20 20 20 70 00 00 d0 a8 a8     P`PH`     p.....
     69c:	88 88 00 00 b0 c8 88 88 88 00 00 70 88 88 88 70     ...........p...p
     6ac:	00 00 f0 88 f0 80 80 00 00 68 98 78 08 08 00 00     .........h.x....
     6bc:	b0 c8 80 80 80 00 00 70 80 70 08 f0 40 40 e0 40     .......p.p..@@.@
     6cc:	40 48 30 00 00 88 88 88 98 68 00 00 88 88 88 50     @H0......h.....P
     6dc:	20 00 00 88 88 a8 a8 50 00 00 88 50 20 50 88 00      ......P...P P..
     6ec:	00 88 88 78 08 70 00 00 f8 10 20 40 f8 10 20 20     ...x.p.... @..  
     6fc:	40 20 20 10 20 20 20 20 20 20 20 40 20 20 10 20     @  .       @  . 
     70c:	20 40                                                @

0000070e <__ctors_end>:
     70e:	11 24       	eor	r1, r1
     710:	1f be       	out	0x3f, r1	; 63
     712:	cf ef       	ldi	r28, 0xFF	; 255
     714:	d8 e0       	ldi	r29, 0x08	; 8
     716:	de bf       	out	0x3e, r29	; 62
     718:	cd bf       	out	0x3d, r28	; 61

0000071a <__do_copy_data>:
     71a:	11 e0       	ldi	r17, 0x01	; 1
     71c:	a0 e0       	ldi	r26, 0x00	; 0
     71e:	b1 e0       	ldi	r27, 0x01	; 1
     720:	e0 eb       	ldi	r30, 0xB0	; 176
     722:	fd e1       	ldi	r31, 0x1D	; 29
     724:	02 c0       	rjmp	.+4      	; 0x72a <__do_copy_data+0x10>
     726:	05 90       	lpm	r0, Z+
     728:	0d 92       	st	X+, r0
     72a:	a8 31       	cpi	r26, 0x18	; 24
     72c:	b1 07       	cpc	r27, r17
     72e:	d9 f7       	brne	.-10     	; 0x726 <__do_copy_data+0xc>

00000730 <__do_clear_bss>:
     730:	21 e0       	ldi	r18, 0x01	; 1
     732:	a8 e1       	ldi	r26, 0x18	; 24
     734:	b1 e0       	ldi	r27, 0x01	; 1
     736:	01 c0       	rjmp	.+2      	; 0x73a <.do_clear_bss_start>

00000738 <.do_clear_bss_loop>:
     738:	1d 92       	st	X+, r1

0000073a <.do_clear_bss_start>:
     73a:	a7 34       	cpi	r26, 0x47	; 71
     73c:	b2 07       	cpc	r27, r18
     73e:	e1 f7       	brne	.-8      	; 0x738 <.do_clear_bss_loop>
     740:	f9 d6       	rcall	.+3570   	; 0x1534 <main>
     742:	0c 94 d6 0e 	jmp	0x1dac	; 0x1dac <_exit>

00000746 <sysclk_init>:

/**
 *  Function to initialize the clock and disable clock for not required modules.
 */
void sysclk_init(void)
{
     746:	cf 93       	push	r28
     748:	df 93       	push	r29
     74a:	1f 92       	push	r1
     74c:	cd b7       	in	r28, 0x3d	; 61
     74e:	de b7       	in	r29, 0x3e	; 62
	/* Turn off all peripheral clocks that can be turned off.
	 * The debugWIRE system of some devices that shares system clock with the SPI module.
	 * Thus the PRSPI bit in the PRR register must not be set when debugging.
	 */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
		*(reg++) = 0xFF;
     750:	8f ef       	ldi	r24, 0xFF	; 255
     752:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     756:	8f b7       	in	r24, 0x3f	; 63
     758:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     75a:	f8 94       	cli
	return flags;
     75c:	89 81       	ldd	r24, Y+1	; 0x01
static inline void sysclk_set_prescalers(uint8_t psdiv)
{
#if !MEGA_UNSPECIFIED
	irqflags_t flags = cpu_irq_save();

	ASM(
     75e:	5f 93       	push	r21
     760:	50 e8       	ldi	r21, 0x80	; 128
     762:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
     766:	50 e0       	ldi	r21, 0x00	; 0
     768:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
     76c:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     76e:	8f bf       	out	0x3f, r24	; 63
	if ((CONFIG_SYSCLK_PSDIV != SYSCLK_PSDIV_8) ||
			(SYSCLK_PSDIV_8 != CLKPR)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSDIV);
	}
#endif
}
     770:	0f 90       	pop	r0
     772:	df 91       	pop	r29
     774:	cf 91       	pop	r28
     776:	08 95       	ret

00000778 <sysclk_enable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bitmask) of the peripheral module to be enabled.
 */
void sysclk_enable_module(enum power_red_id port, uint8_t id)
{
     778:	cf 93       	push	r28
     77a:	df 93       	push	r29
     77c:	1f 92       	push	r1
     77e:	cd b7       	in	r28, 0x3d	; 61
     780:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     782:	9f b7       	in	r25, 0x3f	; 63
     784:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     786:	f8 94       	cli
	return flags;
     788:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();

	if (port < NUMBER_OF_POWER_REG) {
     78a:	81 11       	cpse	r24, r1
     78c:	06 c0       	rjmp	.+12     	; 0x79a <sysclk_enable_module+0x22>
		*(reg + port)  &= ~id;
     78e:	e4 e6       	ldi	r30, 0x64	; 100
     790:	f0 e0       	ldi	r31, 0x00	; 0
     792:	60 95       	com	r22
     794:	80 81       	ld	r24, Z
     796:	68 23       	and	r22, r24
     798:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     79a:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
     79c:	0f 90       	pop	r0
     79e:	df 91       	pop	r29
     7a0:	cf 91       	pop	r28
     7a2:	08 95       	ret

000007a4 <sysclk_disable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bit mask) of the peripheral module to be disabled.
 */
void sysclk_disable_module( enum power_red_id port, uint8_t id)
{
     7a4:	cf 93       	push	r28
     7a6:	df 93       	push	r29
     7a8:	1f 92       	push	r1
     7aa:	cd b7       	in	r28, 0x3d	; 61
     7ac:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     7ae:	9f b7       	in	r25, 0x3f	; 63
     7b0:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     7b2:	f8 94       	cli
	return flags;
     7b4:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();
	if (port < NUMBER_OF_POWER_REG) {
     7b6:	81 11       	cpse	r24, r1
     7b8:	05 c0       	rjmp	.+10     	; 0x7c4 <sysclk_disable_module+0x20>
		*(reg + port) |= id;
     7ba:	e4 e6       	ldi	r30, 0x64	; 100
     7bc:	f0 e0       	ldi	r31, 0x00	; 0
     7be:	80 81       	ld	r24, Z
     7c0:	68 2b       	or	r22, r24
     7c2:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     7c4:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
     7c6:	0f 90       	pop	r0
     7c8:	df 91       	pop	r29
     7ca:	cf 91       	pop	r28
     7cc:	08 95       	ret

000007ce <gfx_mono_generic_draw_horizontal_line>:
		}

		/* Next X. */
		++offset_x;
	}
}
     7ce:	ff 92       	push	r15
     7d0:	0f 93       	push	r16
     7d2:	1f 93       	push	r17
     7d4:	cf 93       	push	r28
     7d6:	df 93       	push	r29
     7d8:	e4 2f       	mov	r30, r20
     7da:	f0 e0       	ldi	r31, 0x00	; 0
     7dc:	e8 0f       	add	r30, r24
     7de:	f1 1d       	adc	r31, r1
     7e0:	e1 3f       	cpi	r30, 0xF1	; 241
     7e2:	f1 05       	cpc	r31, r1
     7e4:	1c f0       	brlt	.+6      	; 0x7ec <gfx_mono_generic_draw_horizontal_line+0x1e>
     7e6:	c0 ef       	ldi	r28, 0xF0	; 240
     7e8:	4c 2f       	mov	r20, r28
     7ea:	48 1b       	sub	r20, r24
     7ec:	44 23       	and	r20, r20
     7ee:	09 f4       	brne	.+2      	; 0x7f2 <gfx_mono_generic_draw_horizontal_line+0x24>
     7f0:	53 c0       	rjmp	.+166    	; 0x898 <gfx_mono_generic_draw_horizontal_line+0xca>
     7f2:	d6 2f       	mov	r29, r22
     7f4:	d6 95       	lsr	r29
     7f6:	d6 95       	lsr	r29
     7f8:	d6 95       	lsr	r29
     7fa:	ed 2f       	mov	r30, r29
     7fc:	f0 e0       	ldi	r31, 0x00	; 0
     7fe:	f1 95       	neg	r31
     800:	e1 95       	neg	r30
     802:	f1 09       	sbc	r31, r1
     804:	ee 0f       	add	r30, r30
     806:	ff 1f       	adc	r31, r31
     808:	ee 0f       	add	r30, r30
     80a:	ff 1f       	adc	r31, r31
     80c:	ee 0f       	add	r30, r30
     80e:	ff 1f       	adc	r31, r31
     810:	df 01       	movw	r26, r30
     812:	a6 0f       	add	r26, r22
     814:	b1 1d       	adc	r27, r1
     816:	bd 01       	movw	r22, r26
     818:	e1 e0       	ldi	r30, 0x01	; 1
     81a:	f0 e0       	ldi	r31, 0x00	; 0
     81c:	df 01       	movw	r26, r30
     81e:	02 c0       	rjmp	.+4      	; 0x824 <gfx_mono_generic_draw_horizontal_line+0x56>
     820:	aa 0f       	add	r26, r26
     822:	bb 1f       	adc	r27, r27
     824:	6a 95       	dec	r22
     826:	e2 f7       	brpl	.-8      	; 0x820 <gfx_mono_generic_draw_horizontal_line+0x52>
     828:	fa 2e       	mov	r15, r26
     82a:	21 30       	cpi	r18, 0x01	; 1
     82c:	21 f0       	breq	.+8      	; 0x836 <gfx_mono_generic_draw_horizontal_line+0x68>
     82e:	98 f0       	brcs	.+38     	; 0x856 <gfx_mono_generic_draw_horizontal_line+0x88>
     830:	22 30       	cpi	r18, 0x02	; 2
     832:	19 f1       	breq	.+70     	; 0x87a <gfx_mono_generic_draw_horizontal_line+0xac>
     834:	31 c0       	rjmp	.+98     	; 0x898 <gfx_mono_generic_draw_horizontal_line+0xca>
     836:	c4 2f       	mov	r28, r20
     838:	1f ef       	ldi	r17, 0xFF	; 255
     83a:	18 0f       	add	r17, r24
     83c:	01 2f       	mov	r16, r17
     83e:	0c 0f       	add	r16, r28
     840:	60 2f       	mov	r22, r16
     842:	8d 2f       	mov	r24, r29
     844:	76 d1       	rcall	.+748    	; 0xb32 <gfx_mono_lcd_uc1608_get_byte>
     846:	48 2f       	mov	r20, r24
     848:	4f 29       	or	r20, r15
     84a:	60 2f       	mov	r22, r16
     84c:	8d 2f       	mov	r24, r29
     84e:	59 d1       	rcall	.+690    	; 0xb02 <gfx_mono_lcd_uc1608_put_byte>
     850:	c1 50       	subi	r28, 0x01	; 1
     852:	a1 f7       	brne	.-24     	; 0x83c <gfx_mono_generic_draw_horizontal_line+0x6e>
     854:	21 c0       	rjmp	.+66     	; 0x898 <gfx_mono_generic_draw_horizontal_line+0xca>
     856:	c4 2f       	mov	r28, r20
     858:	1f ef       	ldi	r17, 0xFF	; 255
     85a:	18 0f       	add	r17, r24
     85c:	fa 2e       	mov	r15, r26
     85e:	f0 94       	com	r15
     860:	01 2f       	mov	r16, r17
     862:	0c 0f       	add	r16, r28
     864:	60 2f       	mov	r22, r16
     866:	8d 2f       	mov	r24, r29
     868:	64 d1       	rcall	.+712    	; 0xb32 <gfx_mono_lcd_uc1608_get_byte>
     86a:	48 2f       	mov	r20, r24
     86c:	4f 21       	and	r20, r15
     86e:	60 2f       	mov	r22, r16
     870:	8d 2f       	mov	r24, r29
     872:	47 d1       	rcall	.+654    	; 0xb02 <gfx_mono_lcd_uc1608_put_byte>
     874:	c1 50       	subi	r28, 0x01	; 1
     876:	a1 f7       	brne	.-24     	; 0x860 <gfx_mono_generic_draw_horizontal_line+0x92>
     878:	0f c0       	rjmp	.+30     	; 0x898 <gfx_mono_generic_draw_horizontal_line+0xca>
     87a:	c4 2f       	mov	r28, r20
     87c:	1f ef       	ldi	r17, 0xFF	; 255
     87e:	18 0f       	add	r17, r24
     880:	01 2f       	mov	r16, r17
     882:	0c 0f       	add	r16, r28
     884:	60 2f       	mov	r22, r16
     886:	8d 2f       	mov	r24, r29
     888:	54 d1       	rcall	.+680    	; 0xb32 <gfx_mono_lcd_uc1608_get_byte>
     88a:	48 2f       	mov	r20, r24
     88c:	4f 25       	eor	r20, r15
     88e:	60 2f       	mov	r22, r16
     890:	8d 2f       	mov	r24, r29
     892:	37 d1       	rcall	.+622    	; 0xb02 <gfx_mono_lcd_uc1608_put_byte>
     894:	c1 50       	subi	r28, 0x01	; 1
     896:	a1 f7       	brne	.-24     	; 0x880 <gfx_mono_generic_draw_horizontal_line+0xb2>
     898:	df 91       	pop	r29
     89a:	cf 91       	pop	r28
     89c:	1f 91       	pop	r17
     89e:	0f 91       	pop	r16
     8a0:	ff 90       	pop	r15
     8a2:	08 95       	ret

000008a4 <gfx_mono_generic_draw_vertical_line>:
     8a4:	ef 92       	push	r14
     8a6:	ff 92       	push	r15
     8a8:	0f 93       	push	r16
     8aa:	1f 93       	push	r17
     8ac:	cf 93       	push	r28
     8ae:	df 93       	push	r29
     8b0:	44 23       	and	r20, r20
     8b2:	09 f4       	brne	.+2      	; 0x8b6 <gfx_mono_generic_draw_vertical_line+0x12>
     8b4:	46 c0       	rjmp	.+140    	; 0x942 <__stack+0x43>
     8b6:	12 2f       	mov	r17, r18
     8b8:	d8 2f       	mov	r29, r24
     8ba:	9f ef       	ldi	r25, 0xFF	; 255
     8bc:	96 0f       	add	r25, r22
     8be:	94 0f       	add	r25, r20
     8c0:	69 13       	cpse	r22, r25
     8c2:	03 c0       	rjmp	.+6      	; 0x8ca <gfx_mono_generic_draw_vertical_line+0x26>
     8c4:	42 2f       	mov	r20, r18
     8c6:	80 d1       	rcall	.+768    	; 0xbc8 <gfx_mono_lcd_uc1608_draw_pixel>
     8c8:	3c c0       	rjmp	.+120    	; 0x942 <__stack+0x43>
     8ca:	9f 37       	cpi	r25, 0x7F	; 127
     8cc:	08 f0       	brcs	.+2      	; 0x8d0 <gfx_mono_generic_draw_vertical_line+0x2c>
     8ce:	9f e7       	ldi	r25, 0x7F	; 127
     8d0:	c6 2f       	mov	r28, r22
     8d2:	c6 95       	lsr	r28
     8d4:	c6 95       	lsr	r28
     8d6:	c6 95       	lsr	r28
     8d8:	09 2f       	mov	r16, r25
     8da:	06 95       	lsr	r16
     8dc:	06 95       	lsr	r16
     8de:	06 95       	lsr	r16
     8e0:	67 70       	andi	r22, 0x07	; 7
     8e2:	2f ef       	ldi	r18, 0xFF	; 255
     8e4:	30 e0       	ldi	r19, 0x00	; 0
     8e6:	a9 01       	movw	r20, r18
     8e8:	02 c0       	rjmp	.+4      	; 0x8ee <gfx_mono_generic_draw_vertical_line+0x4a>
     8ea:	44 0f       	add	r20, r20
     8ec:	55 1f       	adc	r21, r21
     8ee:	6a 95       	dec	r22
     8f0:	e2 f7       	brpl	.-8      	; 0x8ea <gfx_mono_generic_draw_vertical_line+0x46>
     8f2:	97 70       	andi	r25, 0x07	; 7
     8f4:	67 e0       	ldi	r22, 0x07	; 7
     8f6:	70 e0       	ldi	r23, 0x00	; 0
     8f8:	fb 01       	movw	r30, r22
     8fa:	e9 1b       	sub	r30, r25
     8fc:	f1 09       	sbc	r31, r1
     8fe:	79 01       	movw	r14, r18
     900:	02 c0       	rjmp	.+4      	; 0x906 <__stack+0x7>
     902:	f5 94       	asr	r15
     904:	e7 94       	ror	r14
     906:	ea 95       	dec	r30
     908:	e2 f7       	brpl	.-8      	; 0x902 <__stack+0x3>
     90a:	c0 13       	cpse	r28, r16
     90c:	06 c0       	rjmp	.+12     	; 0x91a <__stack+0x1b>
     90e:	4e 21       	and	r20, r14
     910:	21 2f       	mov	r18, r17
     912:	6d 2f       	mov	r22, r29
     914:	8c 2f       	mov	r24, r28
     916:	25 d1       	rcall	.+586    	; 0xb62 <gfx_mono_lcd_uc1608_mask_byte>
     918:	14 c0       	rjmp	.+40     	; 0x942 <__stack+0x43>
     91a:	21 2f       	mov	r18, r17
     91c:	6d 2f       	mov	r22, r29
     91e:	8c 2f       	mov	r24, r28
     920:	20 d1       	rcall	.+576    	; 0xb62 <gfx_mono_lcd_uc1608_mask_byte>
     922:	cf 5f       	subi	r28, 0xFF	; 255
     924:	c0 17       	cp	r28, r16
     926:	40 f4       	brcc	.+16     	; 0x938 <__stack+0x39>
     928:	21 2f       	mov	r18, r17
     92a:	4f ef       	ldi	r20, 0xFF	; 255
     92c:	6d 2f       	mov	r22, r29
     92e:	8c 2f       	mov	r24, r28
     930:	18 d1       	rcall	.+560    	; 0xb62 <gfx_mono_lcd_uc1608_mask_byte>
     932:	cf 5f       	subi	r28, 0xFF	; 255
     934:	c0 17       	cp	r28, r16
     936:	c0 f3       	brcs	.-16     	; 0x928 <__stack+0x29>
     938:	21 2f       	mov	r18, r17
     93a:	4e 2d       	mov	r20, r14
     93c:	6d 2f       	mov	r22, r29
     93e:	80 2f       	mov	r24, r16
     940:	10 d1       	rcall	.+544    	; 0xb62 <gfx_mono_lcd_uc1608_mask_byte>
     942:	df 91       	pop	r29
     944:	cf 91       	pop	r28
     946:	1f 91       	pop	r17
     948:	0f 91       	pop	r16
     94a:	ff 90       	pop	r15
     94c:	ef 90       	pop	r14
     94e:	08 95       	ret

00000950 <gfx_mono_generic_draw_rect>:
     950:	ff 92       	push	r15
     952:	0f 93       	push	r16
     954:	1f 93       	push	r17
     956:	cf 93       	push	r28
     958:	df 93       	push	r29
     95a:	d8 2f       	mov	r29, r24
     95c:	16 2f       	mov	r17, r22
     95e:	c4 2f       	mov	r28, r20
     960:	f2 2e       	mov	r15, r18
     962:	20 2f       	mov	r18, r16
     964:	34 df       	rcall	.-408    	; 0x7ce <gfx_mono_generic_draw_horizontal_line>
     966:	6f ef       	ldi	r22, 0xFF	; 255
     968:	6f 0d       	add	r22, r15
     96a:	61 0f       	add	r22, r17
     96c:	20 2f       	mov	r18, r16
     96e:	4c 2f       	mov	r20, r28
     970:	8d 2f       	mov	r24, r29
     972:	2d df       	rcall	.-422    	; 0x7ce <gfx_mono_generic_draw_horizontal_line>
     974:	20 2f       	mov	r18, r16
     976:	4f 2d       	mov	r20, r15
     978:	61 2f       	mov	r22, r17
     97a:	8d 2f       	mov	r24, r29
     97c:	93 df       	rcall	.-218    	; 0x8a4 <gfx_mono_generic_draw_vertical_line>
     97e:	8f ef       	ldi	r24, 0xFF	; 255
     980:	8c 0f       	add	r24, r28
     982:	20 2f       	mov	r18, r16
     984:	4f 2d       	mov	r20, r15
     986:	61 2f       	mov	r22, r17
     988:	8d 0f       	add	r24, r29
     98a:	8c df       	rcall	.-232    	; 0x8a4 <gfx_mono_generic_draw_vertical_line>
     98c:	df 91       	pop	r29
     98e:	cf 91       	pop	r28
     990:	1f 91       	pop	r17
     992:	0f 91       	pop	r16
     994:	ff 90       	pop	r15
     996:	08 95       	ret

00000998 <gfx_mono_generic_draw_filled_rect>:
     998:	ff 92       	push	r15
     99a:	0f 93       	push	r16
     99c:	1f 93       	push	r17
     99e:	cf 93       	push	r28
     9a0:	df 93       	push	r29
     9a2:	22 23       	and	r18, r18
     9a4:	69 f0       	breq	.+26     	; 0x9c0 <gfx_mono_generic_draw_filled_rect+0x28>
     9a6:	c2 2f       	mov	r28, r18
     9a8:	f4 2e       	mov	r15, r20
     9aa:	18 2f       	mov	r17, r24
     9ac:	df ef       	ldi	r29, 0xFF	; 255
     9ae:	d6 0f       	add	r29, r22
     9b0:	6d 2f       	mov	r22, r29
     9b2:	6c 0f       	add	r22, r28
     9b4:	20 2f       	mov	r18, r16
     9b6:	4f 2d       	mov	r20, r15
     9b8:	81 2f       	mov	r24, r17
     9ba:	09 df       	rcall	.-494    	; 0x7ce <gfx_mono_generic_draw_horizontal_line>
     9bc:	c1 50       	subi	r28, 0x01	; 1
     9be:	c1 f7       	brne	.-16     	; 0x9b0 <gfx_mono_generic_draw_filled_rect+0x18>
     9c0:	df 91       	pop	r29
     9c2:	cf 91       	pop	r28
     9c4:	1f 91       	pop	r17
     9c6:	0f 91       	pop	r16
     9c8:	ff 90       	pop	r15
     9ca:	08 95       	ret

000009cc <gfx_mono_generic_draw_filled_circle>:
 * \param  quadrant_mask Bitmask indicating which quadrants to draw.
 */
void gfx_mono_generic_draw_filled_circle(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t radius, enum gfx_mono_color color,
		uint8_t quadrant_mask)
{
     9cc:	5f 92       	push	r5
     9ce:	6f 92       	push	r6
     9d0:	7f 92       	push	r7
     9d2:	8f 92       	push	r8
     9d4:	9f 92       	push	r9
     9d6:	af 92       	push	r10
     9d8:	bf 92       	push	r11
     9da:	cf 92       	push	r12
     9dc:	df 92       	push	r13
     9de:	ef 92       	push	r14
     9e0:	ff 92       	push	r15
     9e2:	0f 93       	push	r16
     9e4:	1f 93       	push	r17
     9e6:	cf 93       	push	r28
     9e8:	df 93       	push	r29
     9ea:	88 2e       	mov	r8, r24
     9ec:	96 2e       	mov	r9, r22
     9ee:	c4 2f       	mov	r28, r20
     9f0:	a2 2e       	mov	r10, r18
	gfx_coord_t offset_x;
	gfx_coord_t offset_y;
	int16_t error;

	/* Draw only a pixel if radius is zero. */
	if (radius == 0) {
     9f2:	41 11       	cpse	r20, r1
     9f4:	03 c0       	rjmp	.+6      	; 0x9fc <gfx_mono_generic_draw_filled_circle+0x30>
		gfx_mono_draw_pixel(x, y, color);
     9f6:	42 2f       	mov	r20, r18
     9f8:	e7 d0       	rcall	.+462    	; 0xbc8 <gfx_mono_lcd_uc1608_draw_pixel>
		return;
     9fa:	73 c0       	rjmp	.+230    	; 0xae2 <gfx_mono_generic_draw_filled_circle+0x116>
	}

	/* Set up start iterators. */
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;
     9fc:	e4 2e       	mov	r14, r20
     9fe:	f1 2c       	mov	r15, r1
     a00:	ee 0c       	add	r14, r14
     a02:	ff 1c       	adc	r15, r15
     a04:	f1 94       	neg	r15
     a06:	e1 94       	neg	r14
     a08:	f1 08       	sbc	r15, r1
     a0a:	83 e0       	ldi	r24, 0x03	; 3
     a0c:	e8 0e       	add	r14, r24
     a0e:	f1 1c       	adc	r15, r1
     a10:	b6 2e       	mov	r11, r22
     a12:	c8 2c       	mov	r12, r8
     a14:	d8 2c       	mov	r13, r8
     a16:	11 e0       	ldi	r17, 0x01	; 1
		gfx_mono_draw_pixel(x, y, color);
		return;
	}

	/* Set up start iterators. */
	offset_x = 0;
     a18:	d0 e0       	ldi	r29, 0x00	; 0
	error = 3 - 2 * radius;

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw vertical lines tracking each quadrant. */
		if (quadrant_mask & GFX_QUADRANT0) {
     a1a:	80 2f       	mov	r24, r16
     a1c:	83 70       	andi	r24, 0x03	; 3
     a1e:	58 2e       	mov	r5, r24
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT1) {
     a20:	80 2f       	mov	r24, r16
     a22:	8c 70       	andi	r24, 0x0C	; 12
     a24:	68 2e       	mov	r6, r24
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT2) {
     a26:	80 2f       	mov	r24, r16
     a28:	80 73       	andi	r24, 0x30	; 48
     a2a:	78 2e       	mov	r7, r24
					y, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
					y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT3) {
     a2c:	00 7c       	andi	r16, 0xC0	; 192
	error = 3 - 2 * radius;

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw vertical lines tracking each quadrant. */
		if (quadrant_mask & GFX_QUADRANT0) {
     a2e:	55 20       	and	r5, r5
     a30:	69 f0       	breq	.+26     	; 0xa4c <gfx_mono_generic_draw_filled_circle+0x80>
			gfx_mono_draw_vertical_line(x + offset_y,
     a32:	2a 2d       	mov	r18, r10
     a34:	41 2f       	mov	r20, r17
     a36:	6b 2d       	mov	r22, r11
     a38:	8c 2f       	mov	r24, r28
     a3a:	88 0d       	add	r24, r8
     a3c:	33 df       	rcall	.-410    	; 0x8a4 <gfx_mono_generic_draw_vertical_line>
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
     a3e:	2a 2d       	mov	r18, r10
     a40:	41 e0       	ldi	r20, 0x01	; 1
     a42:	4c 0f       	add	r20, r28
     a44:	69 2d       	mov	r22, r9
     a46:	6c 1b       	sub	r22, r28
     a48:	8d 2d       	mov	r24, r13
     a4a:	2c df       	rcall	.-424    	; 0x8a4 <gfx_mono_generic_draw_vertical_line>
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT1) {
     a4c:	66 20       	and	r6, r6
     a4e:	69 f0       	breq	.+26     	; 0xa6a <gfx_mono_generic_draw_filled_circle+0x9e>
			gfx_mono_draw_vertical_line(x - offset_y,
     a50:	2a 2d       	mov	r18, r10
     a52:	41 2f       	mov	r20, r17
     a54:	6b 2d       	mov	r22, r11
     a56:	88 2d       	mov	r24, r8
     a58:	8c 1b       	sub	r24, r28
     a5a:	24 df       	rcall	.-440    	; 0x8a4 <gfx_mono_generic_draw_vertical_line>
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
     a5c:	2a 2d       	mov	r18, r10
     a5e:	41 e0       	ldi	r20, 0x01	; 1
     a60:	4c 0f       	add	r20, r28
     a62:	69 2d       	mov	r22, r9
     a64:	6c 1b       	sub	r22, r28
     a66:	8c 2d       	mov	r24, r12
     a68:	1d df       	rcall	.-454    	; 0x8a4 <gfx_mono_generic_draw_vertical_line>
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT2) {
     a6a:	77 20       	and	r7, r7
     a6c:	61 f0       	breq	.+24     	; 0xa86 <gfx_mono_generic_draw_filled_circle+0xba>
			gfx_mono_draw_vertical_line(x - offset_y,
     a6e:	2a 2d       	mov	r18, r10
     a70:	41 2f       	mov	r20, r17
     a72:	69 2d       	mov	r22, r9
     a74:	88 2d       	mov	r24, r8
     a76:	8c 1b       	sub	r24, r28
     a78:	15 df       	rcall	.-470    	; 0x8a4 <gfx_mono_generic_draw_vertical_line>
					y, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
     a7a:	2a 2d       	mov	r18, r10
     a7c:	41 e0       	ldi	r20, 0x01	; 1
     a7e:	4c 0f       	add	r20, r28
     a80:	69 2d       	mov	r22, r9
     a82:	8c 2d       	mov	r24, r12
     a84:	0f df       	rcall	.-482    	; 0x8a4 <gfx_mono_generic_draw_vertical_line>
					y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT3) {
     a86:	00 23       	and	r16, r16
     a88:	61 f0       	breq	.+24     	; 0xaa2 <gfx_mono_generic_draw_filled_circle+0xd6>
			gfx_mono_draw_vertical_line(x + offset_y,
     a8a:	2a 2d       	mov	r18, r10
     a8c:	41 2f       	mov	r20, r17
     a8e:	69 2d       	mov	r22, r9
     a90:	8c 2f       	mov	r24, r28
     a92:	88 0d       	add	r24, r8
     a94:	07 df       	rcall	.-498    	; 0x8a4 <gfx_mono_generic_draw_vertical_line>
					y, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
     a96:	2a 2d       	mov	r18, r10
     a98:	41 e0       	ldi	r20, 0x01	; 1
     a9a:	4c 0f       	add	r20, r28
     a9c:	69 2d       	mov	r22, r9
     a9e:	8d 2d       	mov	r24, r13
     aa0:	01 df       	rcall	.-510    	; 0x8a4 <gfx_mono_generic_draw_vertical_line>
					y, offset_y + 1, color);
		}

		/* Update error value and step offset_y when required. */
		if (error < 0) {
     aa2:	ff 20       	and	r15, r15
     aa4:	54 f4       	brge	.+20     	; 0xaba <gfx_mono_generic_draw_filled_circle+0xee>
			error += ((offset_x << 2) + 6);
     aa6:	8d 2f       	mov	r24, r29
     aa8:	90 e0       	ldi	r25, 0x00	; 0
     aaa:	88 0f       	add	r24, r24
     aac:	99 1f       	adc	r25, r25
     aae:	88 0f       	add	r24, r24
     ab0:	99 1f       	adc	r25, r25
     ab2:	06 96       	adiw	r24, 0x06	; 6
     ab4:	e8 0e       	add	r14, r24
     ab6:	f9 1e       	adc	r15, r25
     ab8:	0c c0       	rjmp	.+24     	; 0xad2 <gfx_mono_generic_draw_filled_circle+0x106>
		} else {
			error += (((offset_x - offset_y) << 2) + 10);
     aba:	ed 2f       	mov	r30, r29
     abc:	f0 e0       	ldi	r31, 0x00	; 0
     abe:	ec 1b       	sub	r30, r28
     ac0:	f1 09       	sbc	r31, r1
     ac2:	ee 0f       	add	r30, r30
     ac4:	ff 1f       	adc	r31, r31
     ac6:	ee 0f       	add	r30, r30
     ac8:	ff 1f       	adc	r31, r31
     aca:	3a 96       	adiw	r30, 0x0a	; 10
     acc:	ee 0e       	add	r14, r30
     ace:	ff 1e       	adc	r15, r31
			--offset_y;
     ad0:	c1 50       	subi	r28, 0x01	; 1
		}

		/* Next X. */
		++offset_x;
     ad2:	df 5f       	subi	r29, 0xFF	; 255
     ad4:	1f 5f       	subi	r17, 0xFF	; 255
     ad6:	d3 94       	inc	r13
     ad8:	ca 94       	dec	r12
     ada:	ba 94       	dec	r11
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
     adc:	cd 17       	cp	r28, r29
     ade:	08 f0       	brcs	.+2      	; 0xae2 <gfx_mono_generic_draw_filled_circle+0x116>
     ae0:	a6 cf       	rjmp	.-180    	; 0xa2e <gfx_mono_generic_draw_filled_circle+0x62>
		}

		/* Next X. */
		++offset_x;
	}
}
     ae2:	df 91       	pop	r29
     ae4:	cf 91       	pop	r28
     ae6:	1f 91       	pop	r17
     ae8:	0f 91       	pop	r16
     aea:	ff 90       	pop	r15
     aec:	ef 90       	pop	r14
     aee:	df 90       	pop	r13
     af0:	cf 90       	pop	r12
     af2:	bf 90       	pop	r11
     af4:	af 90       	pop	r10
     af6:	9f 90       	pop	r9
     af8:	8f 90       	pop	r8
     afa:	7f 90       	pop	r7
     afc:	6f 90       	pop	r6
     afe:	5f 90       	pop	r5
     b00:	08 95       	ret

00000b02 <gfx_mono_lcd_uc1608_put_byte>:
		
		byte = gfx_mono_lcd_uc1608_get_byte(page, x);
		isSet = (byte & pixel_mask) ?  GFX_PIXEL_SET : GFX_PIXEL_CLR;
	}
	return isSet;
}
     b02:	cf 93       	push	r28
     b04:	df 93       	push	r29
     b06:	80 31       	cpi	r24, 0x10	; 16
     b08:	88 f4       	brcc	.+34     	; 0xb2c <gfx_mono_lcd_uc1608_put_byte+0x2a>
     b0a:	60 3f       	cpi	r22, 0xF0	; 240
     b0c:	78 f4       	brcc	.+30     	; 0xb2c <gfx_mono_lcd_uc1608_put_byte+0x2a>
     b0e:	d4 2f       	mov	r29, r20
     b10:	c6 2f       	mov	r28, r22
     b12:	8f 70       	andi	r24, 0x0F	; 15
     b14:	80 6b       	ori	r24, 0xB0	; 176
     b16:	f8 d2       	rcall	.+1520   	; 0x1108 <lcd_bus_write_cmd>
     b18:	8c 2f       	mov	r24, r28
     b1a:	8f 70       	andi	r24, 0x0F	; 15
     b1c:	f5 d2       	rcall	.+1514   	; 0x1108 <lcd_bus_write_cmd>
     b1e:	8c 2f       	mov	r24, r28
     b20:	82 95       	swap	r24
     b22:	8f 70       	andi	r24, 0x0F	; 15
     b24:	80 61       	ori	r24, 0x10	; 16
     b26:	f0 d2       	rcall	.+1504   	; 0x1108 <lcd_bus_write_cmd>
     b28:	8d 2f       	mov	r24, r29
     b2a:	07 d3       	rcall	.+1550   	; 0x113a <lcd_bus_write_ram>
     b2c:	df 91       	pop	r29
     b2e:	cf 91       	pop	r28
     b30:	08 95       	ret

00000b32 <gfx_mono_lcd_uc1608_get_byte>:
     b32:	cf 93       	push	r28
     b34:	80 31       	cpi	r24, 0x10	; 16
     b36:	80 f4       	brcc	.+32     	; 0xb58 <gfx_mono_lcd_uc1608_get_byte+0x26>
     b38:	60 3f       	cpi	r22, 0xF0	; 240
     b3a:	80 f4       	brcc	.+32     	; 0xb5c <gfx_mono_lcd_uc1608_get_byte+0x2a>
     b3c:	c6 2f       	mov	r28, r22
     b3e:	8f 70       	andi	r24, 0x0F	; 15
     b40:	80 6b       	ori	r24, 0xB0	; 176
     b42:	e2 d2       	rcall	.+1476   	; 0x1108 <lcd_bus_write_cmd>
     b44:	8c 2f       	mov	r24, r28
     b46:	8f 70       	andi	r24, 0x0F	; 15
     b48:	df d2       	rcall	.+1470   	; 0x1108 <lcd_bus_write_cmd>
     b4a:	8c 2f       	mov	r24, r28
     b4c:	82 95       	swap	r24
     b4e:	8f 70       	andi	r24, 0x0F	; 15
     b50:	80 61       	ori	r24, 0x10	; 16
     b52:	da d2       	rcall	.+1460   	; 0x1108 <lcd_bus_write_cmd>
     b54:	0b d3       	rcall	.+1558   	; 0x116c <lcd_bus_read_ram>
     b56:	03 c0       	rjmp	.+6      	; 0xb5e <gfx_mono_lcd_uc1608_get_byte+0x2c>
     b58:	80 e0       	ldi	r24, 0x00	; 0
     b5a:	01 c0       	rjmp	.+2      	; 0xb5e <gfx_mono_lcd_uc1608_get_byte+0x2c>
     b5c:	80 e0       	ldi	r24, 0x00	; 0
     b5e:	cf 91       	pop	r28
     b60:	08 95       	ret

00000b62 <gfx_mono_lcd_uc1608_mask_byte>:
 * \param column     Page offset (x coordinate)
 * \param pixel_mask Mask for pixel operation
 * \param color      Pixel operation
 */
void gfx_mono_lcd_uc1608_mask_byte(gfx_coord_t page, gfx_coord_t column, gfx_mono_color_t pixel_mask, gfx_mono_color_t color)
{
     b62:	ff 92       	push	r15
     b64:	0f 93       	push	r16
     b66:	1f 93       	push	r17
     b68:	cf 93       	push	r28
     b6a:	df 93       	push	r29
	uint8_t data = 0;
	
	if ((page < GFX_MONO_LCD_PAGES) && (column < GFX_MONO_LCD_WIDTH)) {
     b6c:	80 31       	cpi	r24, 0x10	; 16
     b6e:	30 f5       	brcc	.+76     	; 0xbbc <gfx_mono_lcd_uc1608_mask_byte+0x5a>
     b70:	60 3f       	cpi	r22, 0xF0	; 240
     b72:	20 f5       	brcc	.+72     	; 0xbbc <gfx_mono_lcd_uc1608_mask_byte+0x5a>
     b74:	d2 2f       	mov	r29, r18
     b76:	14 2f       	mov	r17, r20
     b78:	c6 2f       	mov	r28, r22
		lcd_bus_write_cmd(0b10110000 | (page & 0b00001111));			// Set Page Address
     b7a:	8f 70       	andi	r24, 0x0F	; 15
     b7c:	80 6b       	ori	r24, 0xB0	; 176
     b7e:	c4 d2       	rcall	.+1416   	; 0x1108 <lcd_bus_write_cmd>
		
		lcd_bus_write_cmd(0b00000000 |  (column       & 0b00001111));	// Set Column Address LSB
     b80:	8c 2f       	mov	r24, r28
     b82:	8f 70       	andi	r24, 0x0F	; 15
     b84:	f8 2e       	mov	r15, r24
     b86:	c0 d2       	rcall	.+1408   	; 0x1108 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00010000 | ((column >> 4) & 0b00001111));	// Set Column Address MSB
     b88:	c2 95       	swap	r28
     b8a:	cf 70       	andi	r28, 0x0F	; 15
     b8c:	c0 61       	ori	r28, 0x10	; 16
     b8e:	8c 2f       	mov	r24, r28
     b90:	bb d2       	rcall	.+1398   	; 0x1108 <lcd_bus_write_cmd>
		
		data = lcd_bus_read_ram();										// Read byte slice from RAM
     b92:	ec d2       	rcall	.+1496   	; 0x116c <lcd_bus_read_ram>
     b94:	08 2f       	mov	r16, r24
		switch (color) {
     b96:	d1 30       	cpi	r29, 0x01	; 1
     b98:	41 f0       	breq	.+16     	; 0xbaa <gfx_mono_lcd_uc1608_mask_byte+0x48>
     b9a:	18 f0       	brcs	.+6      	; 0xba2 <gfx_mono_lcd_uc1608_mask_byte+0x40>
     b9c:	d2 30       	cpi	r29, 0x02	; 2
     b9e:	39 f0       	breq	.+14     	; 0xbae <gfx_mono_lcd_uc1608_mask_byte+0x4c>
     ba0:	07 c0       	rjmp	.+14     	; 0xbb0 <gfx_mono_lcd_uc1608_mask_byte+0x4e>
			case GFX_PIXEL_CLR:
				data &= ~pixel_mask;
     ba2:	41 2f       	mov	r20, r17
     ba4:	40 95       	com	r20
     ba6:	04 23       	and	r16, r20
				break;
     ba8:	03 c0       	rjmp	.+6      	; 0xbb0 <gfx_mono_lcd_uc1608_mask_byte+0x4e>
			
			case GFX_PIXEL_SET:
				data |= pixel_mask;
     baa:	01 2b       	or	r16, r17
				break;
     bac:	01 c0       	rjmp	.+2      	; 0xbb0 <gfx_mono_lcd_uc1608_mask_byte+0x4e>
			
			case GFX_PIXEL_XOR:
				data ^= pixel_mask;
     bae:	01 27       	eor	r16, r17
				break;
		}

		lcd_bus_write_cmd(0b00000000 |  (column       & 0b00001111));	// Set Column Address LSB
     bb0:	8f 2d       	mov	r24, r15
     bb2:	aa d2       	rcall	.+1364   	; 0x1108 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00010000 | ((column >> 4) & 0b00001111));	// Set Column Address MSB
     bb4:	8c 2f       	mov	r24, r28
     bb6:	a8 d2       	rcall	.+1360   	; 0x1108 <lcd_bus_write_cmd>

		lcd_bus_write_ram(data);										// Write byte slice to RAM
     bb8:	80 2f       	mov	r24, r16
     bba:	bf d2       	rcall	.+1406   	; 0x113a <lcd_bus_write_ram>
	}
}
     bbc:	df 91       	pop	r29
     bbe:	cf 91       	pop	r28
     bc0:	1f 91       	pop	r17
     bc2:	0f 91       	pop	r16
     bc4:	ff 90       	pop	r15
     bc6:	08 95       	ret

00000bc8 <gfx_mono_lcd_uc1608_draw_pixel>:
 * \param y         Y coordinate of the pixel
 * \param color     Pixel operation.
 */
void gfx_mono_lcd_uc1608_draw_pixel(gfx_coord_t x, gfx_coord_t y, gfx_mono_color_t color)
{
	if ((x < GFX_MONO_LCD_WIDTH) && (y < GFX_MONO_LCD_HEIGHT)) {
     bc8:	80 3f       	cpi	r24, 0xF0	; 240
     bca:	98 f4       	brcc	.+38     	; 0xbf2 <gfx_mono_lcd_uc1608_draw_pixel+0x2a>
     bcc:	66 23       	and	r22, r22
     bce:	8c f0       	brlt	.+34     	; 0xbf2 <gfx_mono_lcd_uc1608_draw_pixel+0x2a>
     bd0:	24 2f       	mov	r18, r20
     bd2:	96 2f       	mov	r25, r22
     bd4:	68 2f       	mov	r22, r24
		gfx_coord_t			page		= y / GFX_MONO_LCD_PIXELS_PER_BYTE;
		gfx_mono_color_t	pixel_mask	= 1 << (y % GFX_MONO_LCD_PIXELS_PER_BYTE);
     bd6:	89 2f       	mov	r24, r25
     bd8:	87 70       	andi	r24, 0x07	; 7
     bda:	41 e0       	ldi	r20, 0x01	; 1
     bdc:	50 e0       	ldi	r21, 0x00	; 0
     bde:	02 c0       	rjmp	.+4      	; 0xbe4 <gfx_mono_lcd_uc1608_draw_pixel+0x1c>
     be0:	44 0f       	add	r20, r20
     be2:	55 1f       	adc	r21, r21
     be4:	8a 95       	dec	r24
     be6:	e2 f7       	brpl	.-8      	; 0xbe0 <gfx_mono_lcd_uc1608_draw_pixel+0x18>
		
		gfx_mono_lcd_uc1608_mask_byte(page, x, pixel_mask, color);
     be8:	89 2f       	mov	r24, r25
     bea:	86 95       	lsr	r24
     bec:	86 95       	lsr	r24
     bee:	86 95       	lsr	r24
     bf0:	b8 cf       	rjmp	.-144    	; 0xb62 <gfx_mono_lcd_uc1608_mask_byte>
     bf2:	08 95       	ret

00000bf4 <gfx_mono_draw_char>:
 * \param y        Y coordinate on screen.
 * \param font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
     bf4:	9f 92       	push	r9
     bf6:	af 92       	push	r10
     bf8:	bf 92       	push	r11
     bfa:	cf 92       	push	r12
     bfc:	df 92       	push	r13
     bfe:	ef 92       	push	r14
     c00:	ff 92       	push	r15
     c02:	0f 93       	push	r16
     c04:	1f 93       	push	r17
     c06:	cf 93       	push	r28
     c08:	df 93       	push	r29
     c0a:	c8 2f       	mov	r28, r24
     c0c:	e6 2e       	mov	r14, r22
     c0e:	b4 2e       	mov	r11, r20
     c10:	69 01       	movw	r12, r18
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
     c12:	00 e0       	ldi	r16, 0x00	; 0
     c14:	f9 01       	movw	r30, r18
     c16:	24 81       	ldd	r18, Z+4	; 0x04
     c18:	43 81       	ldd	r20, Z+3	; 0x03
     c1a:	6b 2d       	mov	r22, r11
     c1c:	8e 2d       	mov	r24, r14
     c1e:	bc de       	rcall	.-648    	; 0x998 <gfx_mono_generic_draw_filled_rect>
			GFX_PIXEL_CLR);

	switch (font->type) {
     c20:	f6 01       	movw	r30, r12
     c22:	80 81       	ld	r24, Z
     c24:	81 11       	cpse	r24, r1
     c26:	3a c0       	rjmp	.+116    	; 0xc9c <gfx_mono_draw_char+0xa8>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
     c28:	83 81       	ldd	r24, Z+3	; 0x03
     c2a:	28 2f       	mov	r18, r24
     c2c:	26 95       	lsr	r18
     c2e:	26 95       	lsr	r18
     c30:	26 95       	lsr	r18
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
     c32:	87 70       	andi	r24, 0x07	; 7
     c34:	09 f0       	breq	.+2      	; 0xc38 <gfx_mono_draw_char+0x44>
		char_row_size++;
     c36:	2f 5f       	subi	r18, 0xFF	; 255
	}

	glyph_data_offset = char_row_size * font->height *
     c38:	f6 01       	movw	r30, r12
     c3a:	a4 80       	ldd	r10, Z+4	; 0x04
     c3c:	2a 9d       	mul	r18, r10
     c3e:	90 01       	movw	r18, r0
     c40:	11 24       	eor	r1, r1
			((uint8_t)ch - font->first_char);
     c42:	8c 2f       	mov	r24, r28
     c44:	90 e0       	ldi	r25, 0x00	; 0
     c46:	45 81       	ldd	r20, Z+5	; 0x05
     c48:	84 1b       	sub	r24, r20
     c4a:	91 09       	sbc	r25, r1
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
		char_row_size++;
	}

	glyph_data_offset = char_row_size * font->height *
     c4c:	28 9f       	mul	r18, r24
     c4e:	a0 01       	movw	r20, r0
     c50:	29 9f       	mul	r18, r25
     c52:	50 0d       	add	r21, r0
     c54:	38 9f       	mul	r19, r24
     c56:	50 0d       	add	r21, r0
     c58:	11 24       	eor	r1, r1
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
     c5a:	01 81       	ldd	r16, Z+1	; 0x01
     c5c:	12 81       	ldd	r17, Z+2	; 0x02
     c5e:	04 0f       	add	r16, r20
     c60:	15 1f       	adc	r17, r21

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
     c62:	91 2c       	mov	r9, r1
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
     c64:	f6 01       	movw	r30, r12
     c66:	f3 80       	ldd	r15, Z+3	; 0x03

		for (i = 0; i < pixelsToDraw; i++) {
     c68:	ff 20       	and	r15, r15
     c6a:	a1 f0       	breq	.+40     	; 0xc94 <gfx_mono_draw_char+0xa0>
     c6c:	d9 2d       	mov	r29, r9
     c6e:	c9 2d       	mov	r28, r9
     c70:	8c 2f       	mov	r24, r28
     c72:	8e 0d       	add	r24, r14
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
     c74:	9c 2f       	mov	r25, r28
     c76:	97 70       	andi	r25, 0x07	; 7
     c78:	21 f4       	brne	.+8      	; 0xc82 <gfx_mono_draw_char+0x8e>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
     c7a:	f8 01       	movw	r30, r16
     c7c:	d4 91       	lpm	r29, Z
				glyph_data++;
     c7e:	0f 5f       	subi	r16, 0xFF	; 255
     c80:	1f 4f       	sbci	r17, 0xFF	; 255
			}

			if ((glyph_byte & 0x80)) {
     c82:	dd 23       	and	r29, r29
     c84:	1c f4       	brge	.+6      	; 0xc8c <gfx_mono_draw_char+0x98>
				gfx_mono_draw_pixel(inc_x, inc_y,
     c86:	41 e0       	ldi	r20, 0x01	; 1
     c88:	6b 2d       	mov	r22, r11
     c8a:	9e df       	rcall	.-196    	; 0xbc8 <gfx_mono_lcd_uc1608_draw_pixel>
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
     c8c:	dd 0f       	add	r29, r29

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
     c8e:	cf 5f       	subi	r28, 0xFF	; 255
     c90:	cf 11       	cpse	r28, r15
     c92:	ee cf       	rjmp	.-36     	; 0xc70 <gfx_mono_draw_char+0x7c>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
     c94:	b3 94       	inc	r11
		inc_x = x;
		rows_left--;
     c96:	aa 94       	dec	r10
	} while (rows_left > 0);
     c98:	a1 10       	cpse	r10, r1
     c9a:	e4 cf       	rjmp	.-56     	; 0xc64 <gfx_mono_draw_char+0x70>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
     c9c:	df 91       	pop	r29
     c9e:	cf 91       	pop	r28
     ca0:	1f 91       	pop	r17
     ca2:	0f 91       	pop	r16
     ca4:	ff 90       	pop	r15
     ca6:	ef 90       	pop	r14
     ca8:	df 90       	pop	r13
     caa:	cf 90       	pop	r12
     cac:	bf 90       	pop	r11
     cae:	af 90       	pop	r10
     cb0:	9f 90       	pop	r9
     cb2:	08 95       	ret

00000cb4 <gfx_mono_draw_string>:
 * \param y         Y coordinate on screen.
 * \param font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
     cb4:	df 92       	push	r13
     cb6:	ef 92       	push	r14
     cb8:	ff 92       	push	r15
     cba:	0f 93       	push	r16
     cbc:	1f 93       	push	r17
     cbe:	cf 93       	push	r28
     cc0:	df 93       	push	r29
     cc2:	04 2f       	mov	r16, r20
     cc4:	79 01       	movw	r14, r18
     cc6:	ec 01       	movw	r28, r24
     cc8:	16 2f       	mov	r17, r22

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
     cca:	d6 2e       	mov	r13, r22
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
     ccc:	89 91       	ld	r24, Y+
     cce:	8a 30       	cpi	r24, 0x0A	; 10
     cd0:	31 f4       	brne	.+12     	; 0xcde <gfx_mono_draw_string+0x2a>
     cd2:	f7 01       	movw	r30, r14
     cd4:	84 81       	ldd	r24, Z+4	; 0x04
     cd6:	8f 5f       	subi	r24, 0xFF	; 255
			x = start_of_string_position_x;
			y += font->height + 1;
     cd8:	08 0f       	add	r16, r24

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
     cda:	1d 2d       	mov	r17, r13
     cdc:	09 c0       	rjmp	.+18     	; 0xcf0 <gfx_mono_draw_string+0x3c>
			y += font->height + 1;
		} else if (*str == '\r') {
     cde:	8d 30       	cpi	r24, 0x0D	; 13
     ce0:	39 f0       	breq	.+14     	; 0xcf0 <gfx_mono_draw_string+0x3c>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
     ce2:	97 01       	movw	r18, r14
     ce4:	40 2f       	mov	r20, r16
     ce6:	61 2f       	mov	r22, r17
     ce8:	85 df       	rcall	.-246    	; 0xbf4 <gfx_mono_draw_char>
			x += font->width;
     cea:	f7 01       	movw	r30, r14
     cec:	83 81       	ldd	r24, Z+3	; 0x03
     cee:	18 0f       	add	r17, r24
		}
	} while (*(++str));
     cf0:	88 81       	ld	r24, Y
     cf2:	81 11       	cpse	r24, r1
     cf4:	eb cf       	rjmp	.-42     	; 0xccc <gfx_mono_draw_string+0x18>
}
     cf6:	df 91       	pop	r29
     cf8:	cf 91       	pop	r28
     cfa:	1f 91       	pop	r17
     cfc:	0f 91       	pop	r16
     cfe:	ff 90       	pop	r15
     d00:	ef 90       	pop	r14
     d02:	df 90       	pop	r13
     d04:	08 95       	ret

00000d06 <asm_break>:

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     d06:	98 95       	break
     d08:	08 95       	ret

00000d0a <__vector_1>:
	asm_break();
}


ISR(__vector_1, ISR_BLOCK)
{	/* INT0 */
     d0a:	1f 92       	push	r1
     d0c:	0f 92       	push	r0
     d0e:	0f b6       	in	r0, 0x3f	; 63
     d10:	0f 92       	push	r0
     d12:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     d14:	98 95       	break


ISR(__vector_1, ISR_BLOCK)
{	/* INT0 */
	s_bad_interrupt();
}
     d16:	0f 90       	pop	r0
     d18:	0f be       	out	0x3f, r0	; 63
     d1a:	0f 90       	pop	r0
     d1c:	1f 90       	pop	r1
     d1e:	18 95       	reti

00000d20 <__vector_2>:

ISR(__vector_2, ISR_BLOCK)
{	/* INT1 */
     d20:	1f 92       	push	r1
     d22:	0f 92       	push	r0
     d24:	0f b6       	in	r0, 0x3f	; 63
     d26:	0f 92       	push	r0
     d28:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     d2a:	98 95       	break
}

ISR(__vector_2, ISR_BLOCK)
{	/* INT1 */
	s_bad_interrupt();
}
     d2c:	0f 90       	pop	r0
     d2e:	0f be       	out	0x3f, r0	; 63
     d30:	0f 90       	pop	r0
     d32:	1f 90       	pop	r1
     d34:	18 95       	reti

00000d36 <__vector_3>:

ISR(__vector_3, ISR_BLOCK)
{	/* PCINT0 */
     d36:	1f 92       	push	r1
     d38:	0f 92       	push	r0
     d3a:	0f b6       	in	r0, 0x3f	; 63
     d3c:	0f 92       	push	r0
     d3e:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     d40:	98 95       	break
}

ISR(__vector_3, ISR_BLOCK)
{	/* PCINT0 */
	s_bad_interrupt();
}
     d42:	0f 90       	pop	r0
     d44:	0f be       	out	0x3f, r0	; 63
     d46:	0f 90       	pop	r0
     d48:	1f 90       	pop	r1
     d4a:	18 95       	reti

00000d4c <__vector_4>:

ISR(__vector_4, ISR_BLOCK)
{	/* PCINT1 */
     d4c:	1f 92       	push	r1
     d4e:	0f 92       	push	r0
     d50:	0f b6       	in	r0, 0x3f	; 63
     d52:	0f 92       	push	r0
     d54:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     d56:	98 95       	break
}

ISR(__vector_4, ISR_BLOCK)
{	/* PCINT1 */
	s_bad_interrupt();
}
     d58:	0f 90       	pop	r0
     d5a:	0f be       	out	0x3f, r0	; 63
     d5c:	0f 90       	pop	r0
     d5e:	1f 90       	pop	r1
     d60:	18 95       	reti

00000d62 <__vector_5>:

ISR(__vector_5, ISR_BLOCK)
{	/* PCINT2 */
     d62:	1f 92       	push	r1
     d64:	0f 92       	push	r0
     d66:	0f b6       	in	r0, 0x3f	; 63
     d68:	0f 92       	push	r0
     d6a:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     d6c:	98 95       	break
}

ISR(__vector_5, ISR_BLOCK)
{	/* PCINT2 */
	s_bad_interrupt();
}
     d6e:	0f 90       	pop	r0
     d70:	0f be       	out	0x3f, r0	; 63
     d72:	0f 90       	pop	r0
     d74:	1f 90       	pop	r1
     d76:	18 95       	reti

00000d78 <__vector_6>:

ISR(__vector_6, ISR_BLOCK)
{	/* WDT - Watchdog Timeout */
     d78:	1f 92       	push	r1
     d7a:	0f 92       	push	r0
     d7c:	0f b6       	in	r0, 0x3f	; 63
     d7e:	0f 92       	push	r0
     d80:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     d82:	98 95       	break
}

ISR(__vector_6, ISR_BLOCK)
{	/* WDT - Watchdog Timeout */
	s_bad_interrupt();
}
     d84:	0f 90       	pop	r0
     d86:	0f be       	out	0x3f, r0	; 63
     d88:	0f 90       	pop	r0
     d8a:	1f 90       	pop	r1
     d8c:	18 95       	reti

00000d8e <__vector_7>:

ISR(__vector_7, ISR_BLOCK)
{	/* TIMER 2 COMP-A */
     d8e:	1f 92       	push	r1
     d90:	0f 92       	push	r0
     d92:	0f b6       	in	r0, 0x3f	; 63
     d94:	0f 92       	push	r0
     d96:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     d98:	98 95       	break
}

ISR(__vector_7, ISR_BLOCK)
{	/* TIMER 2 COMP-A */
	s_bad_interrupt();
}
     d9a:	0f 90       	pop	r0
     d9c:	0f be       	out	0x3f, r0	; 63
     d9e:	0f 90       	pop	r0
     da0:	1f 90       	pop	r1
     da2:	18 95       	reti

00000da4 <__vector_8>:

ISR(__vector_8, ISR_BLOCK)
{	/* TIMER 2 COMP-B */
     da4:	1f 92       	push	r1
     da6:	0f 92       	push	r0
     da8:	0f b6       	in	r0, 0x3f	; 63
     daa:	0f 92       	push	r0
     dac:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     dae:	98 95       	break
}

ISR(__vector_8, ISR_BLOCK)
{	/* TIMER 2 COMP-B */
	s_bad_interrupt();
}
     db0:	0f 90       	pop	r0
     db2:	0f be       	out	0x3f, r0	; 63
     db4:	0f 90       	pop	r0
     db6:	1f 90       	pop	r1
     db8:	18 95       	reti

00000dba <__vector_9>:

ISR(__vector_9, ISR_BLOCK)
{	/* TIMER 2 OVF - Overflow */
     dba:	1f 92       	push	r1
     dbc:	0f 92       	push	r0
     dbe:	0f b6       	in	r0, 0x3f	; 63
     dc0:	0f 92       	push	r0
     dc2:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     dc4:	98 95       	break
}

ISR(__vector_9, ISR_BLOCK)
{	/* TIMER 2 OVF - Overflow */
	s_bad_interrupt();
}
     dc6:	0f 90       	pop	r0
     dc8:	0f be       	out	0x3f, r0	; 63
     dca:	0f 90       	pop	r0
     dcc:	1f 90       	pop	r1
     dce:	18 95       	reti

00000dd0 <__vector_10>:

ISR(__vector_10, ISR_BLOCK)
{	/* TIMER 1 CAPT */
     dd0:	1f 92       	push	r1
     dd2:	0f 92       	push	r0
     dd4:	0f b6       	in	r0, 0x3f	; 63
     dd6:	0f 92       	push	r0
     dd8:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     dda:	98 95       	break
}

ISR(__vector_10, ISR_BLOCK)
{	/* TIMER 1 CAPT */
	s_bad_interrupt();
}
     ddc:	0f 90       	pop	r0
     dde:	0f be       	out	0x3f, r0	; 63
     de0:	0f 90       	pop	r0
     de2:	1f 90       	pop	r1
     de4:	18 95       	reti

00000de6 <__vector_11>:

ISR(__vector_11, ISR_BLOCK)
{	/* TIMER 1 COMP-A */
     de6:	1f 92       	push	r1
     de8:	0f 92       	push	r0
     dea:	0f b6       	in	r0, 0x3f	; 63
     dec:	0f 92       	push	r0
     dee:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     df0:	98 95       	break
}

ISR(__vector_11, ISR_BLOCK)
{	/* TIMER 1 COMP-A */
	s_bad_interrupt();
}
     df2:	0f 90       	pop	r0
     df4:	0f be       	out	0x3f, r0	; 63
     df6:	0f 90       	pop	r0
     df8:	1f 90       	pop	r1
     dfa:	18 95       	reti

00000dfc <__vector_12>:

ISR(__vector_12, ISR_BLOCK)
{	/* TIMER 1 COMP-B */
     dfc:	1f 92       	push	r1
     dfe:	0f 92       	push	r0
     e00:	0f b6       	in	r0, 0x3f	; 63
     e02:	0f 92       	push	r0
     e04:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     e06:	98 95       	break
}

ISR(__vector_12, ISR_BLOCK)
{	/* TIMER 1 COMP-B */
	s_bad_interrupt();
}
     e08:	0f 90       	pop	r0
     e0a:	0f be       	out	0x3f, r0	; 63
     e0c:	0f 90       	pop	r0
     e0e:	1f 90       	pop	r1
     e10:	18 95       	reti

00000e12 <__vector_13>:

ISR(__vector_13, ISR_BLOCK)
{	/* TIMER 1 OVF - Overflow */
     e12:	1f 92       	push	r1
     e14:	0f 92       	push	r0
     e16:	0f b6       	in	r0, 0x3f	; 63
     e18:	0f 92       	push	r0
     e1a:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     e1c:	98 95       	break
}

ISR(__vector_13, ISR_BLOCK)
{	/* TIMER 1 OVF - Overflow */
	s_bad_interrupt();
}
     e1e:	0f 90       	pop	r0
     e20:	0f be       	out	0x3f, r0	; 63
     e22:	0f 90       	pop	r0
     e24:	1f 90       	pop	r1
     e26:	18 95       	reti

00000e28 <__vector_14>:

ISR(__vector_14, ISR_BLOCK)
{	/* TIMER 0 COMP-A */
     e28:	1f 92       	push	r1
     e2a:	0f 92       	push	r0
     e2c:	0f b6       	in	r0, 0x3f	; 63
     e2e:	0f 92       	push	r0
     e30:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     e32:	98 95       	break
}

ISR(__vector_14, ISR_BLOCK)
{	/* TIMER 0 COMP-A */
	s_bad_interrupt();
}
     e34:	0f 90       	pop	r0
     e36:	0f be       	out	0x3f, r0	; 63
     e38:	0f 90       	pop	r0
     e3a:	1f 90       	pop	r1
     e3c:	18 95       	reti

00000e3e <__vector_15>:

ISR(__vector_15, ISR_BLOCK)
{	/* TIMER 0 COMP-B */
     e3e:	1f 92       	push	r1
     e40:	0f 92       	push	r0
     e42:	0f b6       	in	r0, 0x3f	; 63
     e44:	0f 92       	push	r0
     e46:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     e48:	98 95       	break
}

ISR(__vector_15, ISR_BLOCK)
{	/* TIMER 0 COMP-B */
	s_bad_interrupt();
}
     e4a:	0f 90       	pop	r0
     e4c:	0f be       	out	0x3f, r0	; 63
     e4e:	0f 90       	pop	r0
     e50:	1f 90       	pop	r1
     e52:	18 95       	reti

00000e54 <__vector_16>:

ISR(__vector_16, ISR_BLOCK)
{	/* TIMER 0 OVF - Overflow */
     e54:	1f 92       	push	r1
     e56:	0f 92       	push	r0
     e58:	0f b6       	in	r0, 0x3f	; 63
     e5a:	0f 92       	push	r0
     e5c:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     e5e:	98 95       	break
}

ISR(__vector_16, ISR_BLOCK)
{	/* TIMER 0 OVF - Overflow */
	s_bad_interrupt();
}
     e60:	0f 90       	pop	r0
     e62:	0f be       	out	0x3f, r0	; 63
     e64:	0f 90       	pop	r0
     e66:	1f 90       	pop	r1
     e68:	18 95       	reti

00000e6a <__vector_17>:

ISR(__vector_17, ISR_BLOCK)
{	/* SPI, STC - Serial Transfer Complete */
     e6a:	1f 92       	push	r1
     e6c:	0f 92       	push	r0
     e6e:	0f b6       	in	r0, 0x3f	; 63
     e70:	0f 92       	push	r0
     e72:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     e74:	98 95       	break
}

ISR(__vector_17, ISR_BLOCK)
{	/* SPI, STC - Serial Transfer Complete */
	s_bad_interrupt();
}
     e76:	0f 90       	pop	r0
     e78:	0f be       	out	0x3f, r0	; 63
     e7a:	0f 90       	pop	r0
     e7c:	1f 90       	pop	r1
     e7e:	18 95       	reti

00000e80 <__vector_18>:

ISR(__vector_18, ISR_BLOCK)
{	/* USART, RX - Complete */
     e80:	1f 92       	push	r1
     e82:	0f 92       	push	r0
     e84:	0f b6       	in	r0, 0x3f	; 63
     e86:	0f 92       	push	r0
     e88:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     e8a:	98 95       	break
}

ISR(__vector_18, ISR_BLOCK)
{	/* USART, RX - Complete */
	s_bad_interrupt();
}
     e8c:	0f 90       	pop	r0
     e8e:	0f be       	out	0x3f, r0	; 63
     e90:	0f 90       	pop	r0
     e92:	1f 90       	pop	r1
     e94:	18 95       	reti

00000e96 <__vector_19>:

ISR(__vector_19, ISR_BLOCK)
{	/* USART, UDRE - Data Register Empty */
     e96:	1f 92       	push	r1
     e98:	0f 92       	push	r0
     e9a:	0f b6       	in	r0, 0x3f	; 63
     e9c:	0f 92       	push	r0
     e9e:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     ea0:	98 95       	break
}

ISR(__vector_19, ISR_BLOCK)
{	/* USART, UDRE - Data Register Empty */
	s_bad_interrupt();
}
     ea2:	0f 90       	pop	r0
     ea4:	0f be       	out	0x3f, r0	; 63
     ea6:	0f 90       	pop	r0
     ea8:	1f 90       	pop	r1
     eaa:	18 95       	reti

00000eac <__vector_20>:

ISR(__vector_20, ISR_BLOCK)
{	/* USART, TX - Complete */
     eac:	1f 92       	push	r1
     eae:	0f 92       	push	r0
     eb0:	0f b6       	in	r0, 0x3f	; 63
     eb2:	0f 92       	push	r0
     eb4:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     eb6:	98 95       	break
}

ISR(__vector_20, ISR_BLOCK)
{	/* USART, TX - Complete */
	s_bad_interrupt();
}
     eb8:	0f 90       	pop	r0
     eba:	0f be       	out	0x3f, r0	; 63
     ebc:	0f 90       	pop	r0
     ebe:	1f 90       	pop	r1
     ec0:	18 95       	reti

00000ec2 <__vector_21__bottom>:
	__vector_21__bottom(reason, adc_val);
}

/* do not static this function to avoid code inlining that would inherit many push operations in the critical section */
void __vector_21__bottom(uint8_t reason, uint16_t adc_val)
{
     ec2:	cf 92       	push	r12
     ec4:	df 92       	push	r13
     ec6:	ef 92       	push	r14
     ec8:	ff 92       	push	r15
     eca:	cf 93       	push	r28
     ecc:	df 93       	push	r29
     ece:	eb 01       	movw	r28, r22
	/* Low pass filtering and enhancing the data depth */
	
	if (reason == ADC_STATE_VLD_LDR) {
     ed0:	81 30       	cpi	r24, 0x01	; 1
     ed2:	31 f5       	brne	.+76     	; 0xf20 <__vector_21__bottom+0x5e>
		g_adc_ldr	= 0.90f * g_adc_ldr		+ 0.10f * adc_val;
     ed4:	26 e6       	ldi	r18, 0x66	; 102
     ed6:	36 e6       	ldi	r19, 0x66	; 102
     ed8:	46 e6       	ldi	r20, 0x66	; 102
     eda:	5f e3       	ldi	r21, 0x3F	; 63
     edc:	60 91 42 01 	lds	r22, 0x0142	; 0x800142 <g_adc_ldr>
     ee0:	70 91 43 01 	lds	r23, 0x0143	; 0x800143 <g_adc_ldr+0x1>
     ee4:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <g_adc_ldr+0x2>
     ee8:	90 91 45 01 	lds	r25, 0x0145	; 0x800145 <g_adc_ldr+0x3>
     eec:	f6 d6       	rcall	.+3564   	; 0x1cda <__mulsf3>
     eee:	6b 01       	movw	r12, r22
     ef0:	7c 01       	movw	r14, r24
     ef2:	be 01       	movw	r22, r28
     ef4:	80 e0       	ldi	r24, 0x00	; 0
     ef6:	90 e0       	ldi	r25, 0x00	; 0
     ef8:	3a d6       	rcall	.+3188   	; 0x1b6e <__floatunsisf>
     efa:	2d ec       	ldi	r18, 0xCD	; 205
     efc:	3c ec       	ldi	r19, 0xCC	; 204
     efe:	4c ec       	ldi	r20, 0xCC	; 204
     f00:	5d e3       	ldi	r21, 0x3D	; 61
     f02:	eb d6       	rcall	.+3542   	; 0x1cda <__mulsf3>
     f04:	9b 01       	movw	r18, r22
     f06:	ac 01       	movw	r20, r24
     f08:	c7 01       	movw	r24, r14
     f0a:	b6 01       	movw	r22, r12
     f0c:	2f d5       	rcall	.+2654   	; 0x196c <__addsf3>
     f0e:	60 93 42 01 	sts	0x0142, r22	; 0x800142 <g_adc_ldr>
     f12:	70 93 43 01 	sts	0x0143, r23	; 0x800143 <g_adc_ldr+0x1>
     f16:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <g_adc_ldr+0x2>
     f1a:	90 93 45 01 	sts	0x0145, r25	; 0x800145 <g_adc_ldr+0x3>
     f1e:	27 c0       	rjmp	.+78     	; 0xf6e <__vector_21__bottom+0xac>
		
		} else if (reason == ADC_STATE_VLD_TEMP) {
     f20:	83 30       	cpi	r24, 0x03	; 3
     f22:	29 f5       	brne	.+74     	; 0xf6e <__vector_21__bottom+0xac>
		g_adc_temp	= 0.97f * g_adc_temp	+ 0.03f * adc_val;
     f24:	2c ee       	ldi	r18, 0xEC	; 236
     f26:	31 e5       	ldi	r19, 0x51	; 81
     f28:	48 e7       	ldi	r20, 0x78	; 120
     f2a:	5f e3       	ldi	r21, 0x3F	; 63
     f2c:	60 91 3a 01 	lds	r22, 0x013A	; 0x80013a <g_adc_temp>
     f30:	70 91 3b 01 	lds	r23, 0x013B	; 0x80013b <g_adc_temp+0x1>
     f34:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <g_adc_temp+0x2>
     f38:	90 91 3d 01 	lds	r25, 0x013D	; 0x80013d <g_adc_temp+0x3>
     f3c:	ce d6       	rcall	.+3484   	; 0x1cda <__mulsf3>
     f3e:	6b 01       	movw	r12, r22
     f40:	7c 01       	movw	r14, r24
     f42:	be 01       	movw	r22, r28
     f44:	80 e0       	ldi	r24, 0x00	; 0
     f46:	90 e0       	ldi	r25, 0x00	; 0
     f48:	12 d6       	rcall	.+3108   	; 0x1b6e <__floatunsisf>
     f4a:	2f e8       	ldi	r18, 0x8F	; 143
     f4c:	32 ec       	ldi	r19, 0xC2	; 194
     f4e:	45 ef       	ldi	r20, 0xF5	; 245
     f50:	5c e3       	ldi	r21, 0x3C	; 60
     f52:	c3 d6       	rcall	.+3462   	; 0x1cda <__mulsf3>
     f54:	9b 01       	movw	r18, r22
     f56:	ac 01       	movw	r20, r24
     f58:	c7 01       	movw	r24, r14
     f5a:	b6 01       	movw	r22, r12
     f5c:	07 d5       	rcall	.+2574   	; 0x196c <__addsf3>
     f5e:	60 93 3a 01 	sts	0x013A, r22	; 0x80013a <g_adc_temp>
     f62:	70 93 3b 01 	sts	0x013B, r23	; 0x80013b <g_adc_temp+0x1>
     f66:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <g_adc_temp+0x2>
     f6a:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <g_adc_temp+0x3>
	}
}
     f6e:	df 91       	pop	r29
     f70:	cf 91       	pop	r28
     f72:	ff 90       	pop	r15
     f74:	ef 90       	pop	r14
     f76:	df 90       	pop	r13
     f78:	cf 90       	pop	r12
     f7a:	08 95       	ret

00000f7c <__vector_21>:
{	/* USART, TX - Complete */
	s_bad_interrupt();
}

ISR(__vector_21, ISR_BLOCK)  // ISR_BLOCK, ISR_NOBLOCK, ISR_NAKED
{	/* ADC */
     f7c:	1f 92       	push	r1
     f7e:	0f 92       	push	r0
     f80:	0f b6       	in	r0, 0x3f	; 63
     f82:	0f 92       	push	r0
     f84:	11 24       	eor	r1, r1
     f86:	2f 93       	push	r18
     f88:	3f 93       	push	r19
     f8a:	4f 93       	push	r20
     f8c:	5f 93       	push	r21
     f8e:	6f 93       	push	r22
     f90:	7f 93       	push	r23
     f92:	8f 93       	push	r24
     f94:	9f 93       	push	r25
     f96:	af 93       	push	r26
     f98:	bf 93       	push	r27
     f9a:	ef 93       	push	r30
     f9c:	ff 93       	push	r31
	uint16_t adc_val;
	uint8_t  reason = g_adc_state;
     f9e:	80 91 46 01 	lds	r24, 0x0146	; 0x800146 <g_adc_state>
	
	/* CLI part */
	adc_val  = ADCL;
     fa2:	60 91 78 00 	lds	r22, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
	adc_val |= ADCH << 8;
     fa6:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
     faa:	70 e0       	ldi	r23, 0x00	; 0
     fac:	79 2b       	or	r23, r25
	
	switch (g_adc_state) {
     fae:	81 30       	cpi	r24, 0x01	; 1
     fb0:	41 f0       	breq	.+16     	; 0xfc2 <__vector_21+0x46>
     fb2:	18 f0       	brcs	.+6      	; 0xfba <__vector_21+0x3e>
     fb4:	82 30       	cpi	r24, 0x02	; 2
     fb6:	61 f0       	breq	.+24     	; 0xfd0 <__vector_21+0x54>
     fb8:	0f c0       	rjmp	.+30     	; 0xfd8 <__vector_21+0x5c>
		case ADC_STATE_PRE_LDR:
		// drop one ADC value after switching MUX
		g_adc_state = ADC_STATE_VLD_LDR;
     fba:	91 e0       	ldi	r25, 0x01	; 1
     fbc:	90 93 46 01 	sts	0x0146, r25	; 0x800146 <g_adc_state>
		break;
     fc0:	10 c0       	rjmp	.+32     	; 0xfe2 <__vector_21+0x66>
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
     fc2:	98 ec       	ldi	r25, 0xC8	; 200
     fc4:	90 93 7c 00 	sts	0x007C, r25	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
		
		case ADC_STATE_VLD_LDR:
		adc_set_admux(ADC_MUX_TEMPSENSE | ADC_VREF_1V1 | ADC_ADJUSTMENT_RIGHT);
		g_adc_state = ADC_STATE_PRE_TEMP;
     fc8:	92 e0       	ldi	r25, 0x02	; 2
     fca:	90 93 46 01 	sts	0x0146, r25	; 0x800146 <g_adc_state>
		break;
     fce:	09 c0       	rjmp	.+18     	; 0xfe2 <__vector_21+0x66>
		
		case ADC_STATE_PRE_TEMP:
		// drop one ADC value after switching MUX
		g_adc_state = ADC_STATE_VLD_TEMP;
     fd0:	93 e0       	ldi	r25, 0x03	; 3
     fd2:	90 93 46 01 	sts	0x0146, r25	; 0x800146 <g_adc_state>
		break;
     fd6:	05 c0       	rjmp	.+10     	; 0xfe2 <__vector_21+0x66>
     fd8:	90 ec       	ldi	r25, 0xC0	; 192
     fda:	90 93 7c 00 	sts	0x007C, r25	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
		case ADC_STATE_VLD_TEMP:
		// fall-through
		
		default:
		adc_set_admux(ADC_MUX_ADC0 | ADC_VREF_1V1 | ADC_ADJUSTMENT_RIGHT);
		g_adc_state = ADC_STATE_PRE_LDR;
     fde:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <g_adc_state>
	}
	
	/* SEI part */
	sei();
     fe2:	78 94       	sei
	__vector_21__bottom(reason, adc_val);
     fe4:	6e df       	rcall	.-292    	; 0xec2 <__vector_21__bottom>
}
     fe6:	ff 91       	pop	r31
     fe8:	ef 91       	pop	r30
     fea:	bf 91       	pop	r27
     fec:	af 91       	pop	r26
     fee:	9f 91       	pop	r25
     ff0:	8f 91       	pop	r24
     ff2:	7f 91       	pop	r23
     ff4:	6f 91       	pop	r22
     ff6:	5f 91       	pop	r21
     ff8:	4f 91       	pop	r20
     ffa:	3f 91       	pop	r19
     ffc:	2f 91       	pop	r18
     ffe:	0f 90       	pop	r0
    1000:	0f be       	out	0x3f, r0	; 63
    1002:	0f 90       	pop	r0
    1004:	1f 90       	pop	r1
    1006:	18 95       	reti

00001008 <__vector_22>:
		g_adc_temp	= 0.97f * g_adc_temp	+ 0.03f * adc_val;
	}
}

ISR(__vector_22, ISR_BLOCK)
{	/* EEREADY */
    1008:	1f 92       	push	r1
    100a:	0f 92       	push	r0
    100c:	0f b6       	in	r0, 0x3f	; 63
    100e:	0f 92       	push	r0
    1010:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
    1012:	98 95       	break
}

ISR(__vector_22, ISR_BLOCK)
{	/* EEREADY */
	s_bad_interrupt();
}
    1014:	0f 90       	pop	r0
    1016:	0f be       	out	0x3f, r0	; 63
    1018:	0f 90       	pop	r0
    101a:	1f 90       	pop	r1
    101c:	18 95       	reti

0000101e <__vector_23>:

ISR(__vector_23, ISR_BLOCK)
{	/* ANALOG COMP */
    101e:	1f 92       	push	r1
    1020:	0f 92       	push	r0
    1022:	0f b6       	in	r0, 0x3f	; 63
    1024:	0f 92       	push	r0
    1026:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
    1028:	98 95       	break
}

ISR(__vector_23, ISR_BLOCK)
{	/* ANALOG COMP */
	s_bad_interrupt();
}
    102a:	0f 90       	pop	r0
    102c:	0f be       	out	0x3f, r0	; 63
    102e:	0f 90       	pop	r0
    1030:	1f 90       	pop	r1
    1032:	18 95       	reti

00001034 <__vector_24>:

ISR(__vector_24, ISR_BLOCK)
{	/* TWI */
    1034:	1f 92       	push	r1
    1036:	0f 92       	push	r0
    1038:	0f b6       	in	r0, 0x3f	; 63
    103a:	0f 92       	push	r0
    103c:	11 24       	eor	r1, r1
    103e:	2f 93       	push	r18
    1040:	3f 93       	push	r19
    1042:	4f 93       	push	r20
    1044:	5f 93       	push	r21
    1046:	6f 93       	push	r22
    1048:	7f 93       	push	r23
    104a:	8f 93       	push	r24
    104c:	9f 93       	push	r25
    104e:	af 93       	push	r26
    1050:	bf 93       	push	r27
    1052:	ef 93       	push	r30
    1054:	ff 93       	push	r31
	uint8_t tws = TWSR & (0b1111 << TWS4);
    1056:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
	uint8_t twd = TWDR;
    105a:	60 91 bb 00 	lds	r22, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
	
	/* SEI part */
	sei();
    105e:	78 94       	sei
	__vector_24__bottom(tws, twd);
    1060:	80 7f       	andi	r24, 0xF0	; 240
    1062:	63 d1       	rcall	.+710    	; 0x132a <__vector_24__bottom>
	TWCR = _BV(TWINT);
    1064:	80 e8       	ldi	r24, 0x80	; 128
    1066:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
}
    106a:	ff 91       	pop	r31
    106c:	ef 91       	pop	r30
    106e:	bf 91       	pop	r27
    1070:	af 91       	pop	r26
    1072:	9f 91       	pop	r25
    1074:	8f 91       	pop	r24
    1076:	7f 91       	pop	r23
    1078:	6f 91       	pop	r22
    107a:	5f 91       	pop	r21
    107c:	4f 91       	pop	r20
    107e:	3f 91       	pop	r19
    1080:	2f 91       	pop	r18
    1082:	0f 90       	pop	r0
    1084:	0f be       	out	0x3f, r0	; 63
    1086:	0f 90       	pop	r0
    1088:	1f 90       	pop	r1
    108a:	18 95       	reti

0000108c <__vector_25>:

ISR(__vector_25, ISR_BLOCK)
{	/* SPM READY - Store Program Memory Ready */
    108c:	1f 92       	push	r1
    108e:	0f 92       	push	r0
    1090:	0f b6       	in	r0, 0x3f	; 63
    1092:	0f 92       	push	r0
    1094:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
    1096:	98 95       	break
}

ISR(__vector_25, ISR_BLOCK)
{	/* SPM READY - Store Program Memory Ready */
	s_bad_interrupt();
}
    1098:	0f 90       	pop	r0
    109a:	0f be       	out	0x3f, r0	; 63
    109c:	0f 90       	pop	r0
    109e:	1f 90       	pop	r1
    10a0:	18 95       	reti

000010a2 <lcd_bus_read_status>:
// hold a copy of a font size in the PROG memory section
SYSFONT_DEFINE_GLYPHS;


uint8_t lcd_bus_read_status(void)
{
    10a2:	cf 93       	push	r28
    10a4:	df 93       	push	r29
    10a6:	1f 92       	push	r1
    10a8:	cd b7       	in	r28, 0x3d	; 61
    10aa:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    10ac:	8f b7       	in	r24, 0x3f	; 63
    10ae:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    10b0:	f8 94       	cli
	return flags;
    10b2:	99 81       	ldd	r25, Y+1	; 0x01
	uint8_t data;
	irqflags_t flags = cpu_irq_save();

	PORTD = 0x00;													// Disable pull-ups
    10b4:	1b b8       	out	0x0b, r1	; 11
	DDRD  = 0x00;													// Disable bus-drivers
    10b6:	1a b8       	out	0x0a, r1	; 10
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    10b8:	28 98       	cbi	0x05, 0	; 5
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
    10ba:	2c 9a       	sbi	0x05, 4	; 5
    10bc:	2d 9a       	sbi	0x05, 5	; 5
	ioport_set_pin_level(LCD_CD, false);							// Select command-interface
	ioport_set_pin_level(LCD_RW, true);								// Bus-read
	ioport_set_pin_level(LCD_EN, true);								// Bus-enable
	barrier();

	nop();
    10be:	00 00       	nop
	data = PIND;													// Access needs 50ns: therefore take 2 cycles with 33ns each
    10c0:	89 b1       	in	r24, 0x09	; 9
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    10c2:	2d 98       	cbi	0x05, 5	; 5
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    10c4:	9f bf       	out	0x3f, r25	; 63
	ioport_set_pin_level(LCD_EN, false);							// Bus-disable
	
	cpu_irq_restore(flags);
	
	return data;
}
    10c6:	0f 90       	pop	r0
    10c8:	df 91       	pop	r29
    10ca:	cf 91       	pop	r28
    10cc:	08 95       	ret

000010ce <lcd_bus_wait_ready>:

void lcd_bus_wait_ready(void)
{
    10ce:	cf 93       	push	r28
    10d0:	df 93       	push	r29
    10d2:	00 d0       	rcall	.+0      	; 0x10d4 <lcd_bus_wait_ready+0x6>
    10d4:	cd b7       	in	r28, 0x3d	; 61
    10d6:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags;
	uint8_t data;
	
	data = lcd_bus_read_status();
    10d8:	e4 df       	rcall	.-56     	; 0x10a2 <lcd_bus_read_status>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    10da:	9f b7       	in	r25, 0x3f	; 63
    10dc:	9a 83       	std	Y+2, r25	; 0x02
	cpu_irq_disable();
    10de:	f8 94       	cli
	return flags;
    10e0:	9a 81       	ldd	r25, Y+2	; 0x02
	barrier();

	flags = cpu_irq_save();

	while (data & C_LCD_STATUS_M) {
    10e2:	80 79       	andi	r24, 0x90	; 144
    10e4:	59 f0       	breq	.+22     	; 0x10fc <lcd_bus_wait_ready+0x2e>
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
    10e6:	2d 9a       	sbi	0x05, 5	; 5
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    10e8:	9f bf       	out	0x3f, r25	; 63
		ioport_set_pin_level(LCD_EN, true);							// Bus-enable
		cpu_irq_restore(flags);
		barrier();

		nop();
    10ea:	00 00       	nop

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    10ec:	8f b7       	in	r24, 0x3f	; 63
    10ee:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    10f0:	f8 94       	cli
	return flags;
    10f2:	99 81       	ldd	r25, Y+1	; 0x01
		flags = cpu_irq_save();
		data = PIND;
    10f4:	89 b1       	in	r24, 0x09	; 9
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    10f6:	2d 98       	cbi	0x05, 5	; 5
	data = lcd_bus_read_status();
	barrier();

	flags = cpu_irq_save();

	while (data & C_LCD_STATUS_M) {
    10f8:	80 79       	andi	r24, 0x90	; 144
    10fa:	a9 f7       	brne	.-22     	; 0x10e6 <lcd_bus_wait_ready+0x18>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    10fc:	9f bf       	out	0x3f, r25	; 63
		data = PIND;
		ioport_set_pin_level(LCD_EN, false);						// Bus-disable
	}

	cpu_irq_restore(flags);
}
    10fe:	0f 90       	pop	r0
    1100:	0f 90       	pop	r0
    1102:	df 91       	pop	r29
    1104:	cf 91       	pop	r28
    1106:	08 95       	ret

00001108 <lcd_bus_write_cmd>:

void lcd_bus_write_cmd(uint8_t cmd)
{
    1108:	1f 93       	push	r17
    110a:	cf 93       	push	r28
    110c:	df 93       	push	r29
    110e:	1f 92       	push	r1
    1110:	cd b7       	in	r28, 0x3d	; 61
    1112:	de b7       	in	r29, 0x3e	; 62
    1114:	18 2f       	mov	r17, r24
	irqflags_t flags;

	lcd_bus_wait_ready();											// Wait until device is ready for next bus access
    1116:	db df       	rcall	.-74     	; 0x10ce <lcd_bus_wait_ready>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1118:	8f b7       	in	r24, 0x3f	; 63
    111a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    111c:	f8 94       	cli
	return flags;
    111e:	99 81       	ldd	r25, Y+1	; 0x01
	
	flags = cpu_irq_save();

	PORTD = cmd;													// Data to be written
    1120:	1b b9       	out	0x0b, r17	; 11
	DDRD  = 0xff;													// Enable bus-drivers
    1122:	8f ef       	ldi	r24, 0xFF	; 255
    1124:	8a b9       	out	0x0a, r24	; 10
    1126:	28 98       	cbi	0x05, 0	; 5
    1128:	2c 98       	cbi	0x05, 4	; 5
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
    112a:	2d 9a       	sbi	0x05, 5	; 5
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    112c:	2d 98       	cbi	0x05, 5	; 5
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    112e:	9f bf       	out	0x3f, r25	; 63
	barrier();

	ioport_set_pin_level(LCD_EN, false);							// Bus-disable

	cpu_irq_restore(flags);
}
    1130:	0f 90       	pop	r0
    1132:	df 91       	pop	r29
    1134:	cf 91       	pop	r28
    1136:	1f 91       	pop	r17
    1138:	08 95       	ret

0000113a <lcd_bus_write_ram>:

void lcd_bus_write_ram(uint8_t data)
{
    113a:	1f 93       	push	r17
    113c:	cf 93       	push	r28
    113e:	df 93       	push	r29
    1140:	1f 92       	push	r1
    1142:	cd b7       	in	r28, 0x3d	; 61
    1144:	de b7       	in	r29, 0x3e	; 62
    1146:	18 2f       	mov	r17, r24
	irqflags_t flags;

	lcd_bus_wait_ready();											// Wait until device is ready for next bus access
    1148:	c2 df       	rcall	.-124    	; 0x10ce <lcd_bus_wait_ready>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    114a:	8f b7       	in	r24, 0x3f	; 63
    114c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    114e:	f8 94       	cli
	return flags;
    1150:	99 81       	ldd	r25, Y+1	; 0x01
	
	flags = cpu_irq_save();

	PORTD = data;													// Data to be written
    1152:	1b b9       	out	0x0b, r17	; 11
	DDRD  = 0xff;													// Enable bus-drivers
    1154:	8f ef       	ldi	r24, 0xFF	; 255
    1156:	8a b9       	out	0x0a, r24	; 10
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
    1158:	28 9a       	sbi	0x05, 0	; 5
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    115a:	2c 98       	cbi	0x05, 4	; 5
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
    115c:	2d 9a       	sbi	0x05, 5	; 5
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    115e:	2d 98       	cbi	0x05, 5	; 5
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1160:	9f bf       	out	0x3f, r25	; 63
	barrier();

	ioport_set_pin_level(LCD_EN, false);							// Bus-disable

	cpu_irq_restore(flags);
}
    1162:	0f 90       	pop	r0
    1164:	df 91       	pop	r29
    1166:	cf 91       	pop	r28
    1168:	1f 91       	pop	r17
    116a:	08 95       	ret

0000116c <lcd_bus_read_ram>:

uint8_t lcd_bus_read_ram(void)
{
    116c:	cf 93       	push	r28
    116e:	df 93       	push	r29
    1170:	1f 92       	push	r1
    1172:	cd b7       	in	r28, 0x3d	; 61
    1174:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags;
	uint8_t data;

	lcd_bus_wait_ready();											// Wait until device is ready for next bus access
    1176:	ab df       	rcall	.-170    	; 0x10ce <lcd_bus_wait_ready>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1178:	8f b7       	in	r24, 0x3f	; 63
    117a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    117c:	f8 94       	cli
	return flags;
    117e:	99 81       	ldd	r25, Y+1	; 0x01
	
	flags = cpu_irq_save();
	
	PORTD = 0x00;													// Disable pull-ups
    1180:	1b b8       	out	0x0b, r1	; 11
	DDRD  = 0x00;													// Disable bus-drivers
    1182:	1a b8       	out	0x0a, r1	; 10
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
    1184:	28 9a       	sbi	0x05, 0	; 5
    1186:	2c 9a       	sbi	0x05, 4	; 5
    1188:	2d 9a       	sbi	0x05, 5	; 5
	ioport_set_pin_level(LCD_CD, true);								// Select RAM-interface
	ioport_set_pin_level(LCD_RW, true);								// Bus-read
	ioport_set_pin_level(LCD_EN, true);								// Bus-enable
	barrier();

	nop();
    118a:	00 00       	nop
	if (s_lcd_ram_read_nonvalid) {
    118c:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <__data_end>
    1190:	88 23       	and	r24, r24
    1192:	29 f0       	breq	.+10     	; 0x119e <lcd_bus_read_ram+0x32>
		data = PIND;												// discard void data from pipeline
    1194:	89 b1       	in	r24, 0x09	; 9
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    1196:	2d 98       	cbi	0x05, 5	; 5
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
    1198:	2d 9a       	sbi	0x05, 5	; 5
		ioport_set_pin_level(LCD_EN, false);						// Bus-disable
		barrier();
		ioport_set_pin_level(LCD_EN, true);							// Bus-enable
		s_lcd_ram_read_nonvalid = false;							// since here read returns valid data
    119a:	10 92 18 01 	sts	0x0118, r1	; 0x800118 <__data_end>
	}
	data = PIND;													// Access needs 50ns: therefore take 2 cycles with 33ns each
    119e:	89 b1       	in	r24, 0x09	; 9
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    11a0:	2d 98       	cbi	0x05, 5	; 5
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    11a2:	9f bf       	out	0x3f, r25	; 63
	ioport_set_pin_level(LCD_EN, false);							// Bus-disable

	cpu_irq_restore(flags);

	return data;
}
    11a4:	0f 90       	pop	r0
    11a6:	df 91       	pop	r29
    11a8:	cf 91       	pop	r28
    11aa:	08 95       	ret

000011ac <lcd_init>:


uint8_t lcd_init(void)
{
    11ac:	ff 92       	push	r15
    11ae:	0f 93       	push	r16
    11b0:	1f 93       	push	r17
    11b2:	cf 93       	push	r28
    11b4:	df 93       	push	r29
    11b6:	43 98       	cbi	0x08, 3	; 8
    11b8:	2d 98       	cbi	0x05, 5	; 5
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
    11ba:	43 9a       	sbi	0x08, 3	; 8
	delay_us(1);													// Stabilize bus
	ioport_set_pin_level(LCD_CS, true);								// Device-selected
	delay_us(1);													// Stabilize bus
	
	/* INIT sequence */
	lcd_bus_write_cmd(0b11100010);									// Reset display
    11bc:	82 ee       	ldi	r24, 0xE2	; 226
    11be:	a4 df       	rcall	.-184    	; 0x1108 <lcd_bus_write_cmd>
    11c0:	80 e0       	ldi	r24, 0x00	; 0
    11c2:	90 e0       	ldi	r25, 0x00	; 0
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
		barrier();
    11c4:	01 96       	adiw	r24, 0x01	; 1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    11c6:	8b 32       	cpi	r24, 0x2B	; 43
    11c8:	28 e6       	ldi	r18, 0x68	; 104
    11ca:	92 07       	cpc	r25, r18
    11cc:	d9 f7       	brne	.-10     	; 0x11c4 <lcd_init+0x18>
	delay_ms(20);													// Wait for the panel to get ready in case one is attached to the bus
	
	data = lcd_bus_read_status();									// Get current status
    11ce:	69 df       	rcall	.-302    	; 0x10a2 <lcd_bus_read_status>
	if (!(data & C_LCD_STATUS_M)) {
    11d0:	80 79       	andi	r24, 0x90	; 144
    11d2:	f8 2e       	mov	r15, r24
    11d4:	09 f0       	breq	.+2      	; 0x11d8 <lcd_init+0x2c>
    11d6:	46 c0       	rjmp	.+140    	; 0x1264 <lcd_init+0xb8>
		/* LCD panel reacts correctly - resume with INIT sequence */
		lcd_bus_write_cmd(0b00101000 | C_LCD_PWR_CTRL);				// Set Power Control
    11d8:	8d e2       	ldi	r24, 0x2D	; 45
    11da:	96 df       	rcall	.-212    	; 0x1108 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00100000 | C_LCD_MR_TC);				// Set MR and TC
    11dc:	85 e2       	ldi	r24, 0x25	; 37
    11de:	94 df       	rcall	.-216    	; 0x1108 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b11101000 | C_LCD_BIASRATIO);			// Set Bias Ratio
    11e0:	89 ee       	ldi	r24, 0xE9	; 233
    11e2:	92 df       	rcall	.-220    	; 0x1108 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10000001);								// Set Gain and PM (A)
    11e4:	81 e8       	ldi	r24, 0x81	; 129
    11e6:	90 df       	rcall	.-224    	; 0x1108 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(C_LCD_GAIN_PM);							// Set Gain and PM (B)
    11e8:	80 e2       	ldi	r24, 0x20	; 32
    11ea:	8e df       	rcall	.-228    	; 0x1108 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b11000000 | C_LCD_MAPPING);				// Set Mapping
    11ec:	80 ec       	ldi	r24, 0xC0	; 192
    11ee:	8c df       	rcall	.-232    	; 0x1108 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10000100 | C_LCD_AC);					// Set RAM Address Control
    11f0:	8c e8       	ldi	r24, 0x8C	; 140
    11f2:	8a df       	rcall	.-236    	; 0x1108 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10010000);								// Set Fixed Lines (0)
    11f4:	80 e9       	ldi	r24, 0x90	; 144
    11f6:	88 df       	rcall	.-240    	; 0x1108 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b01000000);								// Set Start Line (0)
    11f8:	80 e4       	ldi	r24, 0x40	; 64
    11fa:	86 df       	rcall	.-244    	; 0x1108 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b11101110);								// Reset Cursor Mode (destroys CA value)
    11fc:	8e ee       	ldi	r24, 0xEE	; 238
    11fe:	84 df       	rcall	.-248    	; 0x1108 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10110000);								// Set Page Address (0)
    1200:	80 eb       	ldi	r24, 0xB0	; 176
    1202:	82 df       	rcall	.-252    	; 0x1108 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
    1204:	80 e0       	ldi	r24, 0x00	; 0
    1206:	80 df       	rcall	.-256    	; 0x1108 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)
    1208:	80 e1       	ldi	r24, 0x10	; 16
    120a:	7e df       	rcall	.-260    	; 0x1108 <lcd_bus_write_cmd>
		s_lcd_ram_read_nonvalid = true;
    120c:	81 e0       	ldi	r24, 0x01	; 1
    120e:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <__data_end>
		lcd_bus_write_cmd(0b11101111);								// Set Cursor Mode
    1212:	8f ee       	ldi	r24, 0xEF	; 239
    1214:	79 df       	rcall	.-270    	; 0x1108 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b11101110);								// Reset Cursor Mode (now CR := CA)
    1216:	8e ee       	ldi	r24, 0xEE	; 238
    1218:	77 df       	rcall	.-274    	; 0x1108 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10100100);								// Disable DC[1] (all pixel on)
    121a:	84 ea       	ldi	r24, 0xA4	; 164
    121c:	75 df       	rcall	.-278    	; 0x1108 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10100110);								// Disable DC[0] (all pixel inverse)
    121e:	86 ea       	ldi	r24, 0xA6	; 166
    1220:	73 df       	rcall	.-282    	; 0x1108 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10101111);								// Enable  DC[2] (Display)
    1222:	8f ea       	ldi	r24, 0xAF	; 175
    1224:	71 df       	rcall	.-286    	; 0x1108 <lcd_bus_write_cmd>
    1226:	cc e7       	ldi	r28, 0x7C	; 124
    1228:	d4 e0       	ldi	r29, 0x04	; 4
    122a:	0c e6       	ldi	r16, 0x6C	; 108
    122c:	15 e0       	ldi	r17, 0x05	; 5
		
		// TEST 1
		for (int i = 0; i < 240; ++i) {
			lcd_bus_write_ram(PROGMEM_READ_BYTE(&(sysfont_glyphs[i])));
    122e:	fe 01       	movw	r30, r28
    1230:	84 91       	lpm	r24, Z
    1232:	83 df       	rcall	.-250    	; 0x113a <lcd_bus_write_ram>
    1234:	21 96       	adiw	r28, 0x01	; 1
		lcd_bus_write_cmd(0b10100100);								// Disable DC[1] (all pixel on)
		lcd_bus_write_cmd(0b10100110);								// Disable DC[0] (all pixel inverse)
		lcd_bus_write_cmd(0b10101111);								// Enable  DC[2] (Display)
		
		// TEST 1
		for (int i = 0; i < 240; ++i) {
    1236:	c0 17       	cp	r28, r16
    1238:	d1 07       	cpc	r29, r17
    123a:	c9 f7       	brne	.-14     	; 0x122e <lcd_init+0x82>
			lcd_bus_write_ram(PROGMEM_READ_BYTE(&(sysfont_glyphs[i])));
		}
		
		// TEST 2
		gfx_mono_draw_string("DF4IAH Smart-LCD", 8, 24, &sysfont);
    123c:	20 e0       	ldi	r18, 0x00	; 0
    123e:	31 e0       	ldi	r19, 0x01	; 1
    1240:	48 e1       	ldi	r20, 0x18	; 24
    1242:	68 e0       	ldi	r22, 0x08	; 8
    1244:	87 e0       	ldi	r24, 0x07	; 7
    1246:	91 e0       	ldi	r25, 0x01	; 1
    1248:	35 dd       	rcall	.-1430   	; 0xcb4 <gfx_mono_draw_string>
		
		// TEST 3
		gfx_mono_generic_draw_rect(43, 27, 50, 25, GFX_PIXEL_SET);
    124a:	01 e0       	ldi	r16, 0x01	; 1
    124c:	29 e1       	ldi	r18, 0x19	; 25
    124e:	42 e3       	ldi	r20, 0x32	; 50
    1250:	6b e1       	ldi	r22, 0x1B	; 27
    1252:	8b e2       	ldi	r24, 0x2B	; 43
    1254:	7d db       	rcall	.-2310   	; 0x950 <gfx_mono_generic_draw_rect>
		
		// TEST 4
		gfx_mono_generic_draw_filled_circle(97, 70, 24, GFX_PIXEL_SET, GFX_WHOLE);
    1256:	0f ef       	ldi	r16, 0xFF	; 255
    1258:	21 e0       	ldi	r18, 0x01	; 1
    125a:	48 e1       	ldi	r20, 0x18	; 24
    125c:	66 e4       	ldi	r22, 0x46	; 70
    125e:	81 e6       	ldi	r24, 0x61	; 97
    1260:	b5 db       	rcall	.-2198   	; 0x9cc <gfx_mono_generic_draw_filled_circle>
		
		return 0;													// Return OK
    1262:	02 c0       	rjmp	.+4      	; 0x1268 <lcd_init+0xbc>
		
	} else {
		return 1;													// Return failure
    1264:	ff 24       	eor	r15, r15
    1266:	f3 94       	inc	r15
	}
}
    1268:	8f 2d       	mov	r24, r15
    126a:	df 91       	pop	r29
    126c:	cf 91       	pop	r28
    126e:	1f 91       	pop	r17
    1270:	0f 91       	pop	r16
    1272:	ff 90       	pop	r15
    1274:	08 95       	ret

00001276 <lcd_shutdown>:

void lcd_shutdown(void)
{
	lcd_bus_write_cmd(0b11100010);									// Reset display
    1276:	82 ee       	ldi	r24, 0xE2	; 226
    1278:	47 df       	rcall	.-370    	; 0x1108 <lcd_bus_write_cmd>
    127a:	80 e0       	ldi	r24, 0x00	; 0
    127c:	90 e0       	ldi	r25, 0x00	; 0
		barrier();
    127e:	01 96       	adiw	r24, 0x01	; 1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    1280:	8b 36       	cpi	r24, 0x6B	; 107
    1282:	2a e0       	ldi	r18, 0x0A	; 10
    1284:	92 07       	cpc	r25, r18
    1286:	d9 f7       	brne	.-10     	; 0x127e <lcd_shutdown+0x8>
	delay_ms(2);													// Wait for the energy to dissipate
}
    1288:	08 95       	ret

0000128a <s_twcr_ack>:
static uint8_t s_rx_lock = 0;
static uint8_t s_rx_d[8];


static void s_twcr_ack(uint8_t set)
{
    128a:	cf 93       	push	r28
    128c:	df 93       	push	r29
    128e:	1f 92       	push	r1
    1290:	cd b7       	in	r28, 0x3d	; 61
    1292:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1294:	9f b7       	in	r25, 0x3f	; 63
    1296:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1298:	f8 94       	cli
	return flags;
    129a:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	if (set) {
    129c:	88 23       	and	r24, r24
    129e:	31 f0       	breq	.+12     	; 0x12ac <s_twcr_ack+0x22>
		TWCR |=   _BV(TWEA);					// ACK
    12a0:	ec eb       	ldi	r30, 0xBC	; 188
    12a2:	f0 e0       	ldi	r31, 0x00	; 0
    12a4:	80 81       	ld	r24, Z
    12a6:	80 64       	ori	r24, 0x40	; 64
    12a8:	80 83       	st	Z, r24
    12aa:	05 c0       	rjmp	.+10     	; 0x12b6 <s_twcr_ack+0x2c>
	} else {
		TWCR &= ~(_BV(TWEA));					// NACK
    12ac:	ec eb       	ldi	r30, 0xBC	; 188
    12ae:	f0 e0       	ldi	r31, 0x00	; 0
    12b0:	80 81       	ld	r24, Z
    12b2:	8f 7b       	andi	r24, 0xBF	; 191
    12b4:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    12b6:	9f bf       	out	0x3f, r25	; 63
	}

	cpu_irq_restore(flags);
}
    12b8:	0f 90       	pop	r0
    12ba:	df 91       	pop	r29
    12bc:	cf 91       	pop	r28
    12be:	08 95       	ret

000012c0 <s_twcr_all>:

static void s_twcr_all(uint8_t ctrl)
{
    12c0:	cf 93       	push	r28
    12c2:	df 93       	push	r29
    12c4:	1f 92       	push	r1
    12c6:	cd b7       	in	r28, 0x3d	; 61
    12c8:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    12ca:	9f b7       	in	r25, 0x3f	; 63
    12cc:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    12ce:	f8 94       	cli
	return flags;
    12d0:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	TWCR = ctrl;
    12d2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    12d6:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    12d8:	0f 90       	pop	r0
    12da:	df 91       	pop	r29
    12dc:	cf 91       	pop	r28
    12de:	08 95       	ret

000012e0 <s_twdr>:

static void s_twdr(uint8_t data_o)
{
    12e0:	cf 93       	push	r28
    12e2:	df 93       	push	r29
    12e4:	1f 92       	push	r1
    12e6:	cd b7       	in	r28, 0x3d	; 61
    12e8:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    12ea:	9f b7       	in	r25, 0x3f	; 63
    12ec:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    12ee:	f8 94       	cli
	return flags;
    12f0:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	TWDR = data_o;
    12f2:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    12f6:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    12f8:	0f 90       	pop	r0
    12fa:	df 91       	pop	r29
    12fc:	cf 91       	pop	r28
    12fe:	08 95       	ret

00001300 <s_twi_tx_done>:
}

static void s_twi_tx_done(void)
{
	// Called when  s_tx_lock == 0
	if (s_tx_next_len) {
    1300:	20 91 30 01 	lds	r18, 0x0130	; 0x800130 <s_tx_next_len>
    1304:	22 23       	and	r18, r18
    1306:	81 f0       	breq	.+32     	; 0x1328 <s_twi_tx_done+0x28>
    1308:	e2 2f       	mov	r30, r18
    130a:	f0 e0       	ldi	r31, 0x00	; 0
    130c:	e9 5d       	subi	r30, 0xD9	; 217
    130e:	fe 4f       	sbci	r31, 0xFE	; 254
    1310:	86 e2       	ldi	r24, 0x26	; 38
    1312:	91 e0       	ldi	r25, 0x01	; 1
		// Load	next master message
		for (int idx = s_tx_next_len; idx >= 0; --idx) {
			s_tx_d[idx] = s_tx_next_d[idx];
    1314:	12 92       	st	-Z, r1
static void s_twi_tx_done(void)
{
	// Called when  s_tx_lock == 0
	if (s_tx_next_len) {
		// Load	next master message
		for (int idx = s_tx_next_len; idx >= 0; --idx) {
    1316:	e8 17       	cp	r30, r24
    1318:	f9 07       	cpc	r31, r25
    131a:	e1 f7       	brne	.-8      	; 0x1314 <s_twi_tx_done+0x14>
			s_tx_d[idx] = s_tx_next_d[idx];
		}
		s_tx_len = s_tx_next_len;
    131c:	20 93 2e 01 	sts	0x012E, r18	; 0x80012e <s_tx_len>
		s_tx_next_len = 0;
    1320:	10 92 30 01 	sts	0x0130, r1	; 0x800130 <s_tx_next_len>
		s_twdr(0b11100101);						// Start condition
    1324:	85 ee       	ldi	r24, 0xE5	; 229
    1326:	dc cf       	rjmp	.-72     	; 0x12e0 <s_twdr>
    1328:	08 95       	ret

0000132a <__vector_24__bottom>:
	}
}


void __vector_24__bottom(uint8_t tws, uint8_t twd)
{
    132a:	cf 93       	push	r28
	static uint8_t pos_i	= 0;
	static uint8_t pos_o	= 0;
	static uint8_t cnt_i	= 0;
	static uint8_t cnt_o	= 0;
	
	switch(tws) {
    132c:	90 e0       	ldi	r25, 0x00	; 0
    132e:	fc 01       	movw	r30, r24
    1330:	38 97       	sbiw	r30, 0x08	; 8
    1332:	e1 3c       	cpi	r30, 0xC1	; 193
    1334:	f1 05       	cpc	r31, r1
    1336:	08 f0       	brcs	.+2      	; 0x133a <__vector_24__bottom+0x10>
    1338:	cc c0       	rjmp	.+408    	; 0x14d2 <__vector_24__bottom+0x1a8>
    133a:	ec 5c       	subi	r30, 0xCC	; 204
    133c:	ff 4f       	sbci	r31, 0xFF	; 255
    133e:	30 c5       	rjmp	.+2656   	; 0x1da0 <__tablejump2__>

	/* Master Transmitter Mode */
	
	case 0x08:									// Start condition transmitted
		s_tx_lock = 1;
    1340:	81 e0       	ldi	r24, 0x01	; 1
    1342:	80 93 2f 01 	sts	0x012F, r24	; 0x80012f <s_tx_lock>
		pos_o = 0;
    1346:	10 92 1c 01 	sts	0x011C, r1	; 0x80011c <pos_o.2504>
	case 0x10:									// Repeated start condition transmitted
	case 0x18:									// SLA+W transmitted and ACK received
		s_twdr(s_tx_d[pos_o++]);
    134a:	e0 91 1c 01 	lds	r30, 0x011C	; 0x80011c <pos_o.2504>
    134e:	81 e0       	ldi	r24, 0x01	; 1
    1350:	8e 0f       	add	r24, r30
    1352:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <pos_o.2504>
    1356:	f0 e0       	ldi	r31, 0x00	; 0
    1358:	ea 5d       	subi	r30, 0xDA	; 218
    135a:	fe 4f       	sbci	r31, 0xFE	; 254
    135c:	80 81       	ld	r24, Z
    135e:	c0 df       	rcall	.-128    	; 0x12e0 <s_twdr>
		break;
    1360:	b8 c0       	rjmp	.+368    	; 0x14d2 <__vector_24__bottom+0x1a8>
		
	case 0x20:									// SLA+W transmitted and NACK received
		s_twcr_all(0b10010101);					// Send NACK and STOP
    1362:	85 e9       	ldi	r24, 0x95	; 149
    1364:	ad df       	rcall	.-166    	; 0x12c0 <s_twcr_all>
		break;
    1366:	b5 c0       	rjmp	.+362    	; 0x14d2 <__vector_24__bottom+0x1a8>
		
	case 0x28:									// Data byte sent and ACK received
		if (pos_o < cnt_o) {
    1368:	e0 91 1c 01 	lds	r30, 0x011C	; 0x80011c <pos_o.2504>
    136c:	80 91 1b 01 	lds	r24, 0x011B	; 0x80011b <cnt_o.2506>
    1370:	e8 17       	cp	r30, r24
    1372:	60 f4       	brcc	.+24     	; 0x138c <__vector_24__bottom+0x62>
			s_twdr(s_tx_d[pos_o++]);
    1374:	81 e0       	ldi	r24, 0x01	; 1
    1376:	8e 0f       	add	r24, r30
    1378:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <pos_o.2504>
    137c:	f0 e0       	ldi	r31, 0x00	; 0
    137e:	ea 5d       	subi	r30, 0xDA	; 218
    1380:	fe 4f       	sbci	r31, 0xFE	; 254
    1382:	80 81       	ld	r24, Z
    1384:	ad df       	rcall	.-166    	; 0x12e0 <s_twdr>
			s_twcr_all(0b11000101);				// Send new data byte and ACK send enable
    1386:	85 ec       	ldi	r24, 0xC5	; 197
    1388:	9b df       	rcall	.-202    	; 0x12c0 <s_twcr_all>
    138a:	a3 c0       	rjmp	.+326    	; 0x14d2 <__vector_24__bottom+0x1a8>
		} else {
			s_twcr_all(0b11010101);				// Send STOP and ACK send enable
    138c:	85 ed       	ldi	r24, 0xD5	; 213
    138e:	98 df       	rcall	.-208    	; 0x12c0 <s_twcr_all>
			s_tx_lock = 0;
    1390:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <s_tx_lock>
			s_twi_tx_done();					// Message sent
    1394:	b5 df       	rcall	.-150    	; 0x1300 <s_twi_tx_done>
    1396:	9d c0       	rjmp	.+314    	; 0x14d2 <__vector_24__bottom+0x1a8>
		}
		break;
	
	case 0x30:									// Data byte sent and NACK received
		s_twcr_all(0b10010101);					// Send NACK and STOP
    1398:	85 e9       	ldi	r24, 0x95	; 149
    139a:	92 df       	rcall	.-220    	; 0x12c0 <s_twcr_all>
		s_tx_lock = 0;
    139c:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <s_tx_lock>
		s_twi_tx_done();						// Message failure
    13a0:	af df       	rcall	.-162    	; 0x1300 <s_twi_tx_done>
		break;
    13a2:	97 c0       	rjmp	.+302    	; 0x14d2 <__vector_24__bottom+0x1a8>
	
	case 0x38:									// Arbitration lost
		s_twcr_all(0b11100101);					// Send START (again) and ACK send enable
    13a4:	85 ee       	ldi	r24, 0xE5	; 229
    13a6:	8c df       	rcall	.-232    	; 0x12c0 <s_twcr_all>
		break;
    13a8:	94 c0       	rjmp	.+296    	; 0x14d2 <__vector_24__bottom+0x1a8>
	
	/* Slave Receiver Mode */
	
	case 0x60:									// SLA+W received and ACK sent
	case 0x68:
		s_rx_lock = 1;
    13aa:	81 e0       	ldi	r24, 0x01	; 1
    13ac:	80 93 25 01 	sts	0x0125, r24	; 0x800125 <s_rx_lock>
		s_rx_d[0] = twd;						// Target address
    13b0:	60 93 1d 01 	sts	0x011D, r22	; 0x80011d <s_rx_d>
		pos_i = 1;								// Starting of reception
    13b4:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <pos_i.2503>
		break;
    13b8:	8c c0       	rjmp	.+280    	; 0x14d2 <__vector_24__bottom+0x1a8>
	
	case 0x70:									// GCA received and ACK sent
	case 0x78:
		s_rx_lock = 1;
    13ba:	81 e0       	ldi	r24, 0x01	; 1
    13bc:	80 93 25 01 	sts	0x0125, r24	; 0x800125 <s_rx_lock>
		s_rx_d[0] = twd;						// GCA
    13c0:	60 93 1d 01 	sts	0x011D, r22	; 0x80011d <s_rx_d>
		pos_i = 1;								// Starting of reception
    13c4:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <pos_i.2503>
		break;
    13c8:	84 c0       	rjmp	.+264    	; 0x14d2 <__vector_24__bottom+0x1a8>
	
	case 0x80:									// Data after SLA+W received
	case 0x90:
		if (cnt_i == 0b111) {					// Open parameter form
    13ca:	80 91 19 01 	lds	r24, 0x0119	; 0x800119 <cnt_i.2505>
    13ce:	87 30       	cpi	r24, 0x07	; 7
    13d0:	61 f4       	brne	.+24     	; 0x13ea <__vector_24__bottom+0xc0>
			s_rx_d[2] = twd;
    13d2:	60 93 1f 01 	sts	0x011F, r22	; 0x80011f <s_rx_d+0x2>
			if (!s_twi_rcvd_command_open_form(s_rx_d, ++pos_i)) {
    13d6:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <pos_i.2503>
    13da:	8f 5f       	subi	r24, 0xFF	; 255
    13dc:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <pos_i.2503>
				s_twcr_ack(true);				// ACK
			} else {
				s_twcr_ack(false);				// NACK
    13e0:	80 e0       	ldi	r24, 0x00	; 0
    13e2:	53 df       	rcall	.-346    	; 0x128a <s_twcr_ack>
				cnt_i = 0;
    13e4:	10 92 19 01 	sts	0x0119, r1	; 0x800119 <cnt_i.2505>
    13e8:	74 c0       	rjmp	.+232    	; 0x14d2 <__vector_24__bottom+0x1a8>
			}

		} else {								// Closed parameter form
			if (pos_i <= 0b111) {
    13ea:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <pos_i.2503>
    13ee:	88 30       	cpi	r24, 0x08	; 8
    13f0:	28 f4       	brcc	.+10     	; 0x13fc <__vector_24__bottom+0xd2>
				s_rx_d[pos_i] = twd;
    13f2:	e8 2f       	mov	r30, r24
    13f4:	f0 e0       	ldi	r31, 0x00	; 0
    13f6:	e3 5e       	subi	r30, 0xE3	; 227
    13f8:	fe 4f       	sbci	r31, 0xFE	; 254
    13fa:	60 83       	st	Z, r22
			}
			if (pos_i == 1) {
    13fc:	81 30       	cpi	r24, 0x01	; 1
    13fe:	39 f4       	brne	.+14     	; 0x140e <__vector_24__bottom+0xe4>
				cnt_i = ((twd >> 5) & 0b111) + 1;
    1400:	62 95       	swap	r22
    1402:	66 95       	lsr	r22
    1404:	67 70       	andi	r22, 0x07	; 7
    1406:	6f 5f       	subi	r22, 0xFF	; 255
    1408:	60 93 19 01 	sts	0x0119, r22	; 0x800119 <cnt_i.2505>
    140c:	02 c0       	rjmp	.+4      	; 0x1412 <__vector_24__bottom+0xe8>
			}
			if (pos_i < 0b111) {
    140e:	87 30       	cpi	r24, 0x07	; 7
    1410:	18 f4       	brcc	.+6      	; 0x1418 <__vector_24__bottom+0xee>
				++pos_i;
    1412:	8f 5f       	subi	r24, 0xFF	; 255
    1414:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <pos_i.2503>
			}
			s_twcr_ack(pos_i <= cnt_i);			// ACK - NACK
    1418:	81 e0       	ldi	r24, 0x01	; 1
    141a:	20 91 1a 01 	lds	r18, 0x011A	; 0x80011a <pos_i.2503>
    141e:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <cnt_i.2505>
    1422:	92 17       	cp	r25, r18
    1424:	08 f4       	brcc	.+2      	; 0x1428 <__vector_24__bottom+0xfe>
    1426:	80 e0       	ldi	r24, 0x00	; 0
    1428:	30 df       	rcall	.-416    	; 0x128a <s_twcr_ack>
    142a:	53 c0       	rjmp	.+166    	; 0x14d2 <__vector_24__bottom+0x1a8>
		}
		break;
	
	case 0x88:									// NACK after last data byte sent
	case 0x98:
		if (cnt_i != 0b111) {
    142c:	80 91 19 01 	lds	r24, 0x0119	; 0x800119 <cnt_i.2505>
    1430:	87 30       	cpi	r24, 0x07	; 7
    1432:	29 f4       	brne	.+10     	; 0x143e <__vector_24__bottom+0x114>
			s_twi_rcvd_command_closed_form(s_rx_d, pos_i);	// Call interpreter for closed form of parameters
		} else {
			s_twi_rcvd_command_open_form(s_rx_d, ++pos_i);	// Call interpreter for open form of parameters
    1434:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <pos_i.2503>
    1438:	8f 5f       	subi	r24, 0xFF	; 255
    143a:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <pos_i.2503>
		}
		s_rx_lock = 0;
    143e:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <s_rx_lock>
		break;
    1442:	47 c0       	rjmp	.+142    	; 0x14d2 <__vector_24__bottom+0x1a8>
	
	case 0xA0:
		s_twcr_all(0b11000101);					// Send nothing
    1444:	85 ec       	ldi	r24, 0xC5	; 197
    1446:	3c df       	rcall	.-392    	; 0x12c0 <s_twcr_all>
		pos_i = 0;
    1448:	10 92 1a 01 	sts	0x011A, r1	; 0x80011a <pos_i.2503>
		cnt_i = 0;
    144c:	10 92 19 01 	sts	0x0119, r1	; 0x800119 <cnt_i.2505>
		s_rx_lock = 0;
    1450:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <s_rx_lock>
		break;
    1454:	3e c0       	rjmp	.+124    	; 0x14d2 <__vector_24__bottom+0x1a8>
	
	/* Slave Transmitter Mode */
	
	case 0xA8:									// SLA+R received and ACK has been returned
	case 0xB0:
		s_rx_lock = 1;
    1456:	81 e0       	ldi	r24, 0x01	; 1
    1458:	80 93 25 01 	sts	0x0125, r24	; 0x800125 <s_rx_lock>
		pos_o = 0;
    145c:	10 92 1c 01 	sts	0x011C, r1	; 0x80011c <pos_o.2504>
		s_twdr(cnt_o > pos_o ?  s_rx_d[pos_o++] : 0);
    1460:	c0 91 1b 01 	lds	r28, 0x011B	; 0x80011b <cnt_o.2506>
    1464:	cc 23       	and	r28, r28
    1466:	29 f0       	breq	.+10     	; 0x1472 <__vector_24__bottom+0x148>
    1468:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <pos_o.2504>
    146c:	80 91 1d 01 	lds	r24, 0x011D	; 0x80011d <s_rx_d>
    1470:	01 c0       	rjmp	.+2      	; 0x1474 <__vector_24__bottom+0x14a>
    1472:	8c 2f       	mov	r24, r28
    1474:	35 df       	rcall	.-406    	; 0x12e0 <s_twdr>
		s_twcr_ack(cnt_o > pos_o);				// ACK - NACK
    1476:	81 e0       	ldi	r24, 0x01	; 1
    1478:	90 91 1c 01 	lds	r25, 0x011C	; 0x80011c <pos_o.2504>
    147c:	9c 17       	cp	r25, r28
    147e:	08 f0       	brcs	.+2      	; 0x1482 <__vector_24__bottom+0x158>
    1480:	80 e0       	ldi	r24, 0x00	; 0
    1482:	03 df       	rcall	.-506    	; 0x128a <s_twcr_ack>
		break;
    1484:	26 c0       	rjmp	.+76     	; 0x14d2 <__vector_24__bottom+0x1a8>
	
	case 0xB8:									// Data sent and ACK has been returned
		s_twdr(cnt_o > pos_o ?  s_rx_d[pos_o++] : 0);
    1486:	c0 91 1b 01 	lds	r28, 0x011B	; 0x80011b <cnt_o.2506>
    148a:	e0 91 1c 01 	lds	r30, 0x011C	; 0x80011c <pos_o.2504>
    148e:	ec 17       	cp	r30, r28
    1490:	48 f4       	brcc	.+18     	; 0x14a4 <__vector_24__bottom+0x17a>
    1492:	81 e0       	ldi	r24, 0x01	; 1
    1494:	8e 0f       	add	r24, r30
    1496:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <pos_o.2504>
    149a:	f0 e0       	ldi	r31, 0x00	; 0
    149c:	e3 5e       	subi	r30, 0xE3	; 227
    149e:	fe 4f       	sbci	r31, 0xFE	; 254
    14a0:	80 81       	ld	r24, Z
    14a2:	01 c0       	rjmp	.+2      	; 0x14a6 <__vector_24__bottom+0x17c>
    14a4:	80 e0       	ldi	r24, 0x00	; 0
    14a6:	1c df       	rcall	.-456    	; 0x12e0 <s_twdr>
		s_twcr_ack(cnt_o > pos_o);				// ACK - NACK
    14a8:	81 e0       	ldi	r24, 0x01	; 1
    14aa:	90 91 1c 01 	lds	r25, 0x011C	; 0x80011c <pos_o.2504>
    14ae:	9c 17       	cp	r25, r28
    14b0:	08 f0       	brcs	.+2      	; 0x14b4 <__vector_24__bottom+0x18a>
    14b2:	80 e0       	ldi	r24, 0x00	; 0
    14b4:	ea de       	rcall	.-556    	; 0x128a <s_twcr_ack>
		break;
    14b6:	0d c0       	rjmp	.+26     	; 0x14d2 <__vector_24__bottom+0x1a8>
	
	case 0xC0:									// Data sent and NACK has been returned
		s_twcr_ack(false);						// NACK
    14b8:	80 e0       	ldi	r24, 0x00	; 0
    14ba:	e7 de       	rcall	.-562    	; 0x128a <s_twcr_ack>
		pos_o = 0;
    14bc:	10 92 1c 01 	sts	0x011C, r1	; 0x80011c <pos_o.2504>
		cnt_o = 0;
    14c0:	10 92 1b 01 	sts	0x011B, r1	; 0x80011b <cnt_o.2506>
		s_rx_lock = 0;
    14c4:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <s_rx_lock>
		break;
    14c8:	04 c0       	rjmp	.+8      	; 0x14d2 <__vector_24__bottom+0x1a8>
	
	case 0xC8:									// Superfluous ACK by master sent after NACK has been returned
		s_twcr_all(0b11000101);					// Send nothing
    14ca:	85 ec       	ldi	r24, 0xC5	; 197
    14cc:	f9 de       	rcall	.-526    	; 0x12c0 <s_twcr_all>
		s_rx_lock = 0;
    14ce:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <s_rx_lock>
		break;
	}
}
    14d2:	cf 91       	pop	r28
    14d4:	08 95       	ret

000014d6 <board_init>:
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    14d6:	21 98       	cbi	0x04, 1	; 4
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
    14d8:	29 98       	cbi	0x05, 1	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
    14da:	23 9a       	sbi	0x04, 3	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    14dc:	2b 98       	cbi	0x05, 3	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
    14de:	20 9a       	sbi	0x04, 0	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    14e0:	28 98       	cbi	0x05, 0	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
    14e2:	24 9a       	sbi	0x04, 4	; 4
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
    14e4:	2c 9a       	sbi	0x05, 4	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
    14e6:	25 9a       	sbi	0x04, 5	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    14e8:	2d 98       	cbi	0x05, 5	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
    14ea:	3b 9a       	sbi	0x07, 3	; 7
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    14ec:	43 98       	cbi	0x08, 3	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    14ee:	3e 98       	cbi	0x07, 6	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
    14f0:	46 9a       	sbi	0x08, 6	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    14f2:	50 98       	cbi	0x0a, 0	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
    14f4:	58 98       	cbi	0x0b, 0	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    14f6:	51 98       	cbi	0x0a, 1	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
    14f8:	59 98       	cbi	0x0b, 1	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    14fa:	52 98       	cbi	0x0a, 2	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
    14fc:	5a 98       	cbi	0x0b, 2	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    14fe:	53 98       	cbi	0x0a, 3	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
    1500:	5b 98       	cbi	0x0b, 3	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    1502:	54 98       	cbi	0x0a, 4	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
    1504:	5c 98       	cbi	0x0b, 4	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    1506:	55 98       	cbi	0x0a, 5	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
    1508:	5d 98       	cbi	0x0b, 5	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    150a:	56 98       	cbi	0x0a, 6	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
    150c:	5e 98       	cbi	0x0b, 6	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    150e:	57 98       	cbi	0x0a, 7	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
    1510:	5f 98       	cbi	0x0b, 7	; 11
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
    1512:	26 9a       	sbi	0x04, 6	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    1514:	2e 98       	cbi	0x05, 6	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
    1516:	27 9a       	sbi	0x04, 7	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    1518:	2f 98       	cbi	0x05, 7	; 5
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    151a:	22 98       	cbi	0x04, 2	; 4
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
    151c:	2a 98       	cbi	0x05, 2	; 5
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    151e:	39 98       	cbi	0x07, 1	; 7
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
    1520:	41 98       	cbi	0x08, 1	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    1522:	3a 98       	cbi	0x07, 2	; 7
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
    1524:	42 98       	cbi	0x08, 2	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    1526:	38 98       	cbi	0x07, 0	; 7
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
    1528:	40 98       	cbi	0x08, 0	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    152a:	3c 98       	cbi	0x07, 4	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
    152c:	44 9a       	sbi	0x08, 4	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    152e:	3d 98       	cbi	0x07, 5	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
    1530:	45 9a       	sbi	0x08, 5	; 8
    1532:	08 95       	ret

00001534 <main>:
	/* MAIN Loop Shutdown */
	runmode = 0;
}

int main (void)
{
    1534:	6f 92       	push	r6
    1536:	7f 92       	push	r7
    1538:	8f 92       	push	r8
    153a:	9f 92       	push	r9
    153c:	af 92       	push	r10
    153e:	bf 92       	push	r11
    1540:	cf 92       	push	r12
    1542:	df 92       	push	r13
    1544:	ef 92       	push	r14
    1546:	ff 92       	push	r15
    1548:	0f 93       	push	r16
    154a:	1f 93       	push	r17
    154c:	cf 93       	push	r28
    154e:	df 93       	push	r29
    1550:	cd b7       	in	r28, 0x3d	; 61
    1552:	de b7       	in	r29, 0x3e	; 62
    1554:	61 97       	sbiw	r28, 0x11	; 17
    1556:	0f b6       	in	r0, 0x3f	; 63
    1558:	f8 94       	cli
    155a:	de bf       	out	0x3e, r29	; 62
    155c:	0f be       	out	0x3f, r0	; 63
    155e:	cd bf       	out	0x3d, r28	; 61
	uint8_t retcode = 0;
	
	/* Init of sub-modules */
	sysclk_init();
    1560:	f2 d8       	rcall	.-3612   	; 0x746 <sysclk_init>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1562:	8f b7       	in	r24, 0x3f	; 63
    1564:	8c 87       	std	Y+12, r24	; 0x0c
	cpu_irq_disable();
    1566:	f8 94       	cli
	return flags;
    1568:	0c 85       	ldd	r16, Y+12	; 0x0c

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    156a:	8f b7       	in	r24, 0x3f	; 63
    156c:	8d 87       	std	Y+13, r24	; 0x0d
	cpu_irq_disable();
    156e:	f8 94       	cli
	return flags;
    1570:	8d 85       	ldd	r24, Y+13	; 0x0d
    1572:	5f 93       	push	r21
    1574:	50 e8       	ldi	r21, 0x80	; 128
    1576:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    157a:	50 e0       	ldi	r21, 0x00	; 0
    157c:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    1580:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1582:	8f bf       	out	0x3f, r24	; 63
	irqflags_t flags = cpu_irq_save();

	sysclk_set_prescalers(SYSCLK_PSDIV_1);
	
	/* Timer Synchronous Mode - prepare */
	GTCCR   = _BV(TSM)							// Timer Synchronous Mode active
    1584:	13 e8       	ldi	r17, 0x83	; 131
    1586:	13 bd       	out	0x23, r17	; 35
		    | _BV(PSRSYNC);						// Timer 0/1 prescaler is synced

	
	/* TC0: not in use */
	{
		sysclk_disable_module(0, PRTIM0);
    1588:	65 e0       	ldi	r22, 0x05	; 5
    158a:	80 e0       	ldi	r24, 0x00	; 0
    158c:	0b d9       	rcall	.-3562   	; 0x7a4 <sysclk_disable_module>
	}

	/* TC1 - OC1A: Audio output @ 16-bit counter PWM, used: 10-bit resolution - overflows with 15625 Hz */
	{
		sysclk_enable_module(0, PRTIM1);
    158e:	63 e0       	ldi	r22, 0x03	; 3
    1590:	80 e0       	ldi	r24, 0x00	; 0
    1592:	f2 d8       	rcall	.-3612   	; 0x778 <sysclk_enable_module>

		TCCR1A  = (0b10  << COM1A0)		 		// HI --> LO when compare value is reached - non-inverted PWM mode
    1594:	10 93 80 00 	sts	0x0080, r17	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
				| (0b11  << WGM10);				// WGM: 0b0111 = Fast PWM 10 bit

		TCCR1B  = ( 0b01 << WGM12)		 
    1598:	89 e0       	ldi	r24, 0x09	; 9
    159a:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
				| (0b001 << CS10);				// CLKio DIV 1 = 16 MHz
		   
		TCCR1C  = 0;
    159e:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__TEXT_REGION_LENGTH__+0x7e0082>

		TCNT1H  = 0b00000000           ;		// Clear current value for synchronous start (when restarting without reset)
    15a2:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
		TCNT1L	=            0b00000000;
    15a6:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	
		OCR1AH  =       0b10           ;		// Mid-range compare value for zero audio output
    15aa:	82 e0       	ldi	r24, 0x02	; 2
    15ac:	80 93 89 00 	sts	0x0089, r24	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
		OCR1AL  =            0b00000000;
    15b0:	10 92 88 00 	sts	0x0088, r1	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
	
		TIMSK1  = 0;							// no interrupts (when restarting without reset)
    15b4:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
		TIFR1   = 0b00100111;					// clear all flags (when restarting without reset)
    15b8:	87 e2       	ldi	r24, 0x27	; 39
    15ba:	86 bb       	out	0x16, r24	; 22
	}

	/* TC2 - OC2A: LCD backlight w/ 8-bit resolution - overflows with abt. 61 Hz */
	{
		sysclk_enable_module(0, PRTIM2);
    15bc:	66 e0       	ldi	r22, 0x06	; 6
    15be:	80 e0       	ldi	r24, 0x00	; 0
    15c0:	db d8       	rcall	.-3658   	; 0x778 <sysclk_enable_module>
	
		TCCR2A  = (0b10  << COM2A0)				// HI --> LO when compare value is reached - non-inverted PWM mode
    15c2:	10 93 b0 00 	sts	0x00B0, r17	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
				| (0b11  << WGM20);				// WGM: 0b011 = Fast PWM mode 8 bit

		TCCR2B  = ( 0b0  << WGM22)
    15c6:	87 e0       	ldi	r24, 0x07	; 7
    15c8:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
				| (0b111 << CS20);				// CLKio DIV 1024 = 15625 Hz
	
		TCNT2   = 0;							// Clear current value for synchronous start (when restarting without reset)
    15cc:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__TEXT_REGION_LENGTH__+0x7e00b2>
	
		OCR2A   = 0x40;							// LCD backlight dimmed down to 25% 
    15d0:	90 e4       	ldi	r25, 0x40	; 64
    15d2:	90 93 b3 00 	sts	0x00B3, r25	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>

		TIMSK2  = 0;							// no interrupts (when restarting without reset)
    15d6:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
		TIFR2   = 0b00000111;					// clear all flags (when restarting without reset)
    15da:	87 bb       	out	0x17, r24	; 23
	
		ASSR    = 0;							// no async TOSC1 mode
    15dc:	10 92 b6 00 	sts	0x00B6, r1	; 0x8000b6 <__TEXT_REGION_LENGTH__+0x7e00b6>
    15e0:	0f bf       	out	0x3f, r16	; 63
}


static void s_adc_init(void)
{
	sysclk_enable_module(0, PRADC);				// enable ADC sub-module
    15e2:	60 e0       	ldi	r22, 0x00	; 0
    15e4:	80 e0       	ldi	r24, 0x00	; 0
    15e6:	c8 d8       	rcall	.-3696   	; 0x778 <sysclk_enable_module>
 *
 * \param prescaler   ADC clock prescaler
 */
static inline void adc_init(enum adc_prescaler prescaler)
{
	ADCSRA = (uint8_t)prescaler | (1 << ADEN);
    15e8:	ea e7       	ldi	r30, 0x7A	; 122
    15ea:	f0 e0       	ldi	r31, 0x00	; 0
    15ec:	87 e8       	ldi	r24, 0x87	; 135
    15ee:	80 83       	st	Z, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    15f0:	8f b7       	in	r24, 0x3f	; 63
    15f2:	8b 87       	std	Y+11, r24	; 0x0b
	cpu_irq_disable();
    15f4:	f8 94       	cli
	return flags;
    15f6:	9b 85       	ldd	r25, Y+11	; 0x0b
 * \param pinmask   ADC pin bitmask
 */
static inline void adc_disable_digital_inputs(uint8_t pinmask)
{
#if defined(DIDR0)
	DIDR0 = pinmask;
    15f8:	81 e0       	ldi	r24, 0x01	; 1
    15fa:	80 93 7e 00 	sts	0x007E, r24	; 0x80007e <__TEXT_REGION_LENGTH__+0x7e007e>
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
    15fe:	80 ec       	ldi	r24, 0xC0	; 192
    1600:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
 */
static inline void adc_set_autotrigger_source(enum adc_auto_trigger_source trg)
{
	uint8_t temp;

	temp = (ADC_ADTS_REG & ~(ADC_ADTS_SOURCE_MASK));
    1604:	ab e7       	ldi	r26, 0x7B	; 123
    1606:	b0 e0       	ldi	r27, 0x00	; 0
    1608:	8c 91       	ld	r24, X
    160a:	88 7f       	andi	r24, 0xF8	; 248
	temp |= (uint8_t)trg;
    160c:	86 60       	ori	r24, 0x06	; 6
	ADC_ADTS_REG = temp;
    160e:	8c 93       	st	X, r24
}

/*  \brief Enable ADC interrupt */
static inline void adc_enable_interrupt(void)
{
	ADCSRA |= (1 << ADIE);
    1610:	80 81       	ld	r24, Z
    1612:	88 60       	ori	r24, 0x08	; 8
    1614:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1616:	9f bf       	out	0x3f, r25	; 63
	/* Init of sub-modules */
	sysclk_init();
	ioport_init();
	s_tc_init();
	s_adc_init();
	ACSR |= _BV(ACD);							// disable AnalogCompare sub-module
    1618:	80 b7       	in	r24, 0x30	; 48
    161a:	80 68       	ori	r24, 0x80	; 128
    161c:	80 bf       	out	0x30, r24	; 48
	
	/* I/O pins go active here */
	board_init();
    161e:	5b df       	rcall	.-330    	; 0x14d6 <board_init>
//@}
static inline reset_cause_t reset_cause_get_causes(void)
{
#if (MEGA_XX4 ||MEGA_XX4_A || MEGA_XX8 || MEGA_XX8_A || \
	MEGA_XX || MEGA_XX_UN2 || MEGA_XX0_1 || MEGA_RF || MEGA_UNCATEGORIZED) && !MEGA_XX_UN0 && !MEGA_XX_UN1
	uint8_t temp_mcsr = MCUSR ;
    1620:	84 b7       	in	r24, 0x34	; 52
    1622:	87 70       	andi	r24, 0x07	; 7
	
	reset_cause_t rc = reset_cause_get_causes();
	if (rc & CHIP_RESET_CAUSE_EXTRST	||
		rc & CHIP_RESET_CAUSE_BOD_CPU	||
    1624:	81 f1       	breq	.+96     	; 0x1686 <main+0x152>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1626:	8f b7       	in	r24, 0x3f	; 63
    1628:	8a 87       	std	Y+10, r24	; 0x0a
	cpu_irq_disable();
    162a:	f8 94       	cli
	return flags;
    162c:	8a 85       	ldd	r24, Y+10	; 0x0a

static void s_reset_global_vars(void)
{
	irqflags_t flags	= cpu_irq_save();
	
	g_adc_state			= ADC_STATE_PRE_LDR;
    162e:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <g_adc_state>
	g_adc_ldr			= 0.f;
    1632:	10 92 42 01 	sts	0x0142, r1	; 0x800142 <g_adc_ldr>
    1636:	10 92 43 01 	sts	0x0143, r1	; 0x800143 <g_adc_ldr+0x1>
    163a:	10 92 44 01 	sts	0x0144, r1	; 0x800144 <g_adc_ldr+0x2>
    163e:	10 92 45 01 	sts	0x0145, r1	; 0x800145 <g_adc_ldr+0x3>
	g_adc_ldr_last		= 0.f;
    1642:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <g_adc_ldr_last>
    1646:	10 92 3f 01 	sts	0x013F, r1	; 0x80013f <g_adc_ldr_last+0x1>
    164a:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <g_adc_ldr_last+0x2>
    164e:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <g_adc_ldr_last+0x3>
	g_adc_temp			= 0.f;
    1652:	10 92 3a 01 	sts	0x013A, r1	; 0x80013a <g_adc_temp>
    1656:	10 92 3b 01 	sts	0x013B, r1	; 0x80013b <g_adc_temp+0x1>
    165a:	10 92 3c 01 	sts	0x013C, r1	; 0x80013c <g_adc_temp+0x2>
    165e:	10 92 3d 01 	sts	0x013D, r1	; 0x80013d <g_adc_temp+0x3>
	g_temp				= 0.f;
    1662:	10 92 36 01 	sts	0x0136, r1	; 0x800136 <g_temp>
    1666:	10 92 37 01 	sts	0x0137, r1	; 0x800137 <g_temp+0x1>
    166a:	10 92 38 01 	sts	0x0138, r1	; 0x800138 <g_temp+0x2>
    166e:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <g_temp+0x3>
	g_temp_lcd_last		= 0.f;
    1672:	10 92 32 01 	sts	0x0132, r1	; 0x800132 <g_temp_lcd_last>
    1676:	10 92 33 01 	sts	0x0133, r1	; 0x800133 <g_temp_lcd_last+0x1>
    167a:	10 92 34 01 	sts	0x0134, r1	; 0x800134 <g_temp_lcd_last+0x2>
    167e:	10 92 35 01 	sts	0x0135, r1	; 0x800135 <g_temp_lcd_last+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1682:	8f bf       	out	0x3f, r24	; 63
    1684:	01 c0       	rjmp	.+2      	; 0x1688 <main+0x154>
		rc & CHIP_RESET_CAUSE_BOD_CPU	||
		rc & CHIP_RESET_CAUSE_POR) {
		s_reset_global_vars();
	} else {
		/* DEBUG */
		asm_break();
    1686:	3f db       	rcall	.-2434   	; 0xd06 <asm_break>
	cpu_irq_restore(flags);
}

static void s_twi_init(void)
{
	sysclk_enable_module(0, PRTWI);
    1688:	67 e0       	ldi	r22, 0x07	; 7
    168a:	80 e0       	ldi	r24, 0x00	; 0
    168c:	75 d8       	rcall	.-3862   	; 0x778 <sysclk_enable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    168e:	8f b7       	in	r24, 0x3f	; 63
    1690:	89 87       	std	Y+9, r24	; 0x09
	cpu_irq_disable();
    1692:	f8 94       	cli
	return flags;
    1694:	89 85       	ldd	r24, Y+9	; 0x09
	
	irqflags_t flags = cpu_irq_save();

	TWSR = (0b00 << TWPS0);
    1696:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
	TWBR = 12;	// TWI bit-rate = 400 kBit/sec @ 16 MHz when master mode active
    169a:	9c e0       	ldi	r25, 0x0C	; 12
    169c:	90 93 b8 00 	sts	0x00B8, r25	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>
	
	TWAR  = (TWI_SLAVE_ADDR    << TWA0) | (TWI_SLAVE_ADDR_GCE << TWGCE);
    16a0:	99 e7       	ldi	r25, 0x79	; 121
    16a2:	90 93 ba 00 	sts	0x00BA, r25	; 0x8000ba <__TEXT_REGION_LENGTH__+0x7e00ba>
	TWAMR = (TWI_SLAVE_ADDR_BM << TWAM0);
    16a6:	9f e7       	ldi	r25, 0x7F	; 127
    16a8:	90 93 bd 00 	sts	0x00BD, r25	; 0x8000bd <__TEXT_REGION_LENGTH__+0x7e00bd>

	TWCR = _BV(TWEA) | _BV(TWEN) | _BV(TWIE);
    16ac:	95 e4       	ldi	r25, 0x45	; 69
    16ae:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    16b2:	8f bf       	out	0x3f, r24	; 63
	}
	
	s_twi_init();
	
	/* All interrupt sources prepared here - IRQ activation */
	cpu_irq_enable();
    16b4:	78 94       	sei
	/* TC0: not in use */
	/* TC1: Audio output @ 16-bit counter PWM, used: 10-bit resolution */
	/* TC2: LCD backlight w/ 8-bit resolution */
	{
		/* Timer Synchronous Mode - trigger */
		GTCCR   = _BV(PSRSYNC);				    // trigger the sync for all counters
    16b6:	81 e0       	ldi	r24, 0x01	; 1
    16b8:	83 bd       	out	0x23, r24	; 35
	
	/* Start of sub-modules */
	s_tc_start();								// All clocks and PWM timers start here
	
	/* Initialize external components */
	lcd_init();
    16ba:	78 dd       	rcall	.-1296   	; 0x11ac <lcd_init>
	
	/* main loop */
    while (runmode) {
    16bc:	80 91 31 01 	lds	r24, 0x0131	; 0x800131 <runmode>
    16c0:	88 23       	and	r24, r24
    16c2:	09 f4       	brne	.+2      	; 0x16c6 <main+0x192>
    16c4:	cd c0       	rjmp	.+410    	; 0x1860 <main+0x32c>
	
	if (intensity < BL_OFF_INTENSITY) {
		pwm = BL_MIN_PWM + (uint8_t)((255 - BL_MIN_PWM) * (intensity / BL_OFF_INTENSITY));
	}
	
	OCR2A = pwm;								// no interrupt lock needed
    16c6:	03 eb       	ldi	r16, 0xB3	; 179
    16c8:	10 e0       	ldi	r17, 0x00	; 0
	/* calculate the 8-bit backlight PWM value based on the ADC LDR voltage */
	const uint16_t	MAX_INTENSITY		= 10000;
	const uint16_t	BL_OFF_INTENSITY	=  1000;
	const uint8_t	BL_MIN_PWM			=    26;  // 10%
	float			intensity			= MAX_INTENSITY;
	uint8_t			pwm					= 0;
    16ca:	61 2c       	mov	r6, r1
	s_task_temp(l_adc_temp);
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
    16cc:	77 24       	eor	r7, r7
    16ce:	73 94       	inc	r7

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    16d0:	8f b7       	in	r24, 0x3f	; 63
    16d2:	8f 83       	std	Y+7, r24	; 0x07
	cpu_irq_disable();
    16d4:	f8 94       	cli
	return flags;
    16d6:	8f 81       	ldd	r24, Y+7	; 0x07

static void s_task(void)
{
	/* TASK when woken up */
	irqflags_t flags		= cpu_irq_save();
	float l_adc_ldr			= g_adc_ldr;
    16d8:	c0 90 42 01 	lds	r12, 0x0142	; 0x800142 <g_adc_ldr>
    16dc:	d0 90 43 01 	lds	r13, 0x0143	; 0x800143 <g_adc_ldr+0x1>
    16e0:	e0 90 44 01 	lds	r14, 0x0144	; 0x800144 <g_adc_ldr+0x2>
    16e4:	f0 90 45 01 	lds	r15, 0x0145	; 0x800145 <g_adc_ldr+0x3>
	float l_adc_ldr_last	= g_adc_ldr_last;
    16e8:	20 91 3e 01 	lds	r18, 0x013E	; 0x80013e <g_adc_ldr_last>
    16ec:	30 91 3f 01 	lds	r19, 0x013F	; 0x80013f <g_adc_ldr_last+0x1>
    16f0:	40 91 40 01 	lds	r20, 0x0140	; 0x800140 <g_adc_ldr_last+0x2>
    16f4:	50 91 41 01 	lds	r21, 0x0141	; 0x800141 <g_adc_ldr_last+0x3>

	float l_adc_temp		= g_adc_temp;
    16f8:	80 90 3a 01 	lds	r8, 0x013A	; 0x80013a <g_adc_temp>
    16fc:	90 90 3b 01 	lds	r9, 0x013B	; 0x80013b <g_adc_temp+0x1>
    1700:	a0 90 3c 01 	lds	r10, 0x013C	; 0x80013c <g_adc_temp+0x2>
    1704:	b0 90 3d 01 	lds	r11, 0x013D	; 0x80013d <g_adc_temp+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1708:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);
	
	/* calculate new backlight PWM value and set that */
	if (abs(l_adc_ldr - l_adc_ldr_last) >= 0.5f) {
    170a:	c7 01       	movw	r24, r14
    170c:	b6 01       	movw	r22, r12
    170e:	2d d1       	rcall	.+602    	; 0x196a <__subsf3>
    1710:	fd d1       	rcall	.+1018   	; 0x1b0c <__fixsfsi>
    1712:	9b 01       	movw	r18, r22
    1714:	77 23       	and	r23, r23
    1716:	24 f4       	brge	.+8      	; 0x1720 <main+0x1ec>
    1718:	22 27       	eor	r18, r18
    171a:	33 27       	eor	r19, r19
    171c:	26 1b       	sub	r18, r22
    171e:	37 0b       	sbc	r19, r23
    1720:	b9 01       	movw	r22, r18
    1722:	33 0f       	add	r19, r19
    1724:	88 0b       	sbc	r24, r24
    1726:	99 0b       	sbc	r25, r25
    1728:	24 d2       	rcall	.+1096   	; 0x1b72 <__floatsisf>
    172a:	20 e0       	ldi	r18, 0x00	; 0
    172c:	30 e0       	ldi	r19, 0x00	; 0
    172e:	40 e0       	ldi	r20, 0x00	; 0
    1730:	5f e3       	ldi	r21, 0x3F	; 63
    1732:	cf d2       	rcall	.+1438   	; 0x1cd2 <__gesf2>
    1734:	88 23       	and	r24, r24
    1736:	0c f4       	brge	.+2      	; 0x173a <main+0x206>
    1738:	3e c0       	rjmp	.+124    	; 0x17b6 <main+0x282>
	const uint16_t	BL_OFF_INTENSITY	=  1000;
	const uint8_t	BL_MIN_PWM			=    26;  // 10%
	float			intensity			= MAX_INTENSITY;
	uint8_t			pwm					= 0;
	
	if (adc_ldr >= 1.f) {
    173a:	20 e0       	ldi	r18, 0x00	; 0
    173c:	30 e0       	ldi	r19, 0x00	; 0
    173e:	40 e8       	ldi	r20, 0x80	; 128
    1740:	5f e3       	ldi	r21, 0x3F	; 63
    1742:	c7 01       	movw	r24, r14
    1744:	b6 01       	movw	r22, r12
    1746:	c5 d2       	rcall	.+1418   	; 0x1cd2 <__gesf2>
    1748:	88 23       	and	r24, r24
    174a:	1c f1       	brlt	.+70     	; 0x1792 <main+0x25e>
		intensity = (MAX_INTENSITY >> 1) / adc_ldr;  // 1 <= adc <= 1023
    174c:	a7 01       	movw	r20, r14
    174e:	96 01       	movw	r18, r12
    1750:	60 e0       	ldi	r22, 0x00	; 0
    1752:	70 e4       	ldi	r23, 0x40	; 64
    1754:	8c e9       	ldi	r24, 0x9C	; 156
    1756:	95 e4       	ldi	r25, 0x45	; 69
    1758:	71 d1       	rcall	.+738    	; 0x1a3c <__divsf3>
    175a:	6e 87       	std	Y+14, r22	; 0x0e
    175c:	7f 87       	std	Y+15, r23	; 0x0f
    175e:	88 8b       	std	Y+16, r24	; 0x10
    1760:	99 8b       	std	Y+17, r25	; 0x11
	}
	
	if (intensity < BL_OFF_INTENSITY) {
    1762:	20 e0       	ldi	r18, 0x00	; 0
    1764:	30 e0       	ldi	r19, 0x00	; 0
    1766:	4a e7       	ldi	r20, 0x7A	; 122
    1768:	54 e4       	ldi	r21, 0x44	; 68
    176a:	64 d1       	rcall	.+712    	; 0x1a34 <__cmpsf2>
    176c:	88 23       	and	r24, r24
    176e:	9c f4       	brge	.+38     	; 0x1796 <main+0x262>
		pwm = BL_MIN_PWM + (uint8_t)((255 - BL_MIN_PWM) * (intensity / BL_OFF_INTENSITY));
    1770:	20 e0       	ldi	r18, 0x00	; 0
    1772:	30 e0       	ldi	r19, 0x00	; 0
    1774:	4a e7       	ldi	r20, 0x7A	; 122
    1776:	54 e4       	ldi	r21, 0x44	; 68
    1778:	6e 85       	ldd	r22, Y+14	; 0x0e
    177a:	7f 85       	ldd	r23, Y+15	; 0x0f
    177c:	88 89       	ldd	r24, Y+16	; 0x10
    177e:	99 89       	ldd	r25, Y+17	; 0x11
    1780:	5d d1       	rcall	.+698    	; 0x1a3c <__divsf3>
    1782:	20 e0       	ldi	r18, 0x00	; 0
    1784:	30 e0       	ldi	r19, 0x00	; 0
    1786:	45 e6       	ldi	r20, 0x65	; 101
    1788:	53 e4       	ldi	r21, 0x43	; 67
    178a:	a7 d2       	rcall	.+1358   	; 0x1cda <__mulsf3>
    178c:	c4 d1       	rcall	.+904    	; 0x1b16 <__fixunssfsi>
    178e:	66 5e       	subi	r22, 0xE6	; 230
    1790:	03 c0       	rjmp	.+6      	; 0x1798 <main+0x264>
	/* calculate the 8-bit backlight PWM value based on the ADC LDR voltage */
	const uint16_t	MAX_INTENSITY		= 10000;
	const uint16_t	BL_OFF_INTENSITY	=  1000;
	const uint8_t	BL_MIN_PWM			=    26;  // 10%
	float			intensity			= MAX_INTENSITY;
	uint8_t			pwm					= 0;
    1792:	66 2d       	mov	r22, r6
    1794:	01 c0       	rjmp	.+2      	; 0x1798 <main+0x264>
    1796:	66 2d       	mov	r22, r6
	
	if (intensity < BL_OFF_INTENSITY) {
		pwm = BL_MIN_PWM + (uint8_t)((255 - BL_MIN_PWM) * (intensity / BL_OFF_INTENSITY));
	}
	
	OCR2A = pwm;								// no interrupt lock needed
    1798:	f8 01       	movw	r30, r16
    179a:	60 83       	st	Z, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    179c:	8f b7       	in	r24, 0x3f	; 63
    179e:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
    17a0:	f8 94       	cli
	return flags;
    17a2:	88 85       	ldd	r24, Y+8	; 0x08
	/* calculate new backlight PWM value and set that */
	if (abs(l_adc_ldr - l_adc_ldr_last) >= 0.5f) {
		s_task_backlight(l_adc_ldr);
		
		flags = cpu_irq_save();
		g_adc_ldr_last = l_adc_ldr;
    17a4:	c0 92 3e 01 	sts	0x013E, r12	; 0x80013e <g_adc_ldr_last>
    17a8:	d0 92 3f 01 	sts	0x013F, r13	; 0x80013f <g_adc_ldr_last+0x1>
    17ac:	e0 92 40 01 	sts	0x0140, r14	; 0x800140 <g_adc_ldr_last+0x2>
    17b0:	f0 92 41 01 	sts	0x0141, r15	; 0x800141 <g_adc_ldr_last+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    17b4:	8f bf       	out	0x3f, r24	; 63
	const float C_temp_coef_ofs_atmel	= 1024 * 0.314f / 1.1f;
	const float C_temp_coef_ofs			= 54.0f + C_temp_coef_ofs_atmel;
	float l_temp_lcd_last;

	/* Temperature calculation for C */
	float l_temp = 25.f + ((adc_temp	- C_temp_coef_ofs) * C_temp_coef_k);
    17b6:	29 e1       	ldi	r18, 0x19	; 25
    17b8:	37 e2       	ldi	r19, 0x27	; 39
    17ba:	4d ea       	ldi	r20, 0xAD	; 173
    17bc:	53 e4       	ldi	r21, 0x43	; 67
    17be:	c5 01       	movw	r24, r10
    17c0:	b4 01       	movw	r22, r8
    17c2:	d3 d0       	rcall	.+422    	; 0x196a <__subsf3>
    17c4:	20 e0       	ldi	r18, 0x00	; 0
    17c6:	30 ea       	ldi	r19, 0xA0	; 160
    17c8:	47 e8       	ldi	r20, 0x87	; 135
    17ca:	5f e3       	ldi	r21, 0x3F	; 63
    17cc:	86 d2       	rcall	.+1292   	; 0x1cda <__mulsf3>
    17ce:	20 e0       	ldi	r18, 0x00	; 0
    17d0:	30 e0       	ldi	r19, 0x00	; 0
    17d2:	48 ec       	ldi	r20, 0xC8	; 200
    17d4:	51 e4       	ldi	r21, 0x41	; 65
    17d6:	ca d0       	rcall	.+404    	; 0x196c <__addsf3>
    17d8:	6b 01       	movw	r12, r22
    17da:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    17dc:	8f b7       	in	r24, 0x3f	; 63
    17de:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
    17e0:	f8 94       	cli
	return flags;
    17e2:	8d 81       	ldd	r24, Y+5	; 0x05
	
	irqflags_t flags = cpu_irq_save();
	l_temp_lcd_last = g_temp_lcd_last;
    17e4:	20 91 32 01 	lds	r18, 0x0132	; 0x800132 <g_temp_lcd_last>
    17e8:	30 91 33 01 	lds	r19, 0x0133	; 0x800133 <g_temp_lcd_last+0x1>
    17ec:	40 91 34 01 	lds	r20, 0x0134	; 0x800134 <g_temp_lcd_last+0x2>
    17f0:	50 91 35 01 	lds	r21, 0x0135	; 0x800135 <g_temp_lcd_last+0x3>
	g_temp = l_temp;
    17f4:	c0 92 36 01 	sts	0x0136, r12	; 0x800136 <g_temp>
    17f8:	d0 92 37 01 	sts	0x0137, r13	; 0x800137 <g_temp+0x1>
    17fc:	e0 92 38 01 	sts	0x0138, r14	; 0x800138 <g_temp+0x2>
    1800:	f0 92 39 01 	sts	0x0139, r15	; 0x800139 <g_temp+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1804:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);
	
	if (abs(l_temp - l_temp_lcd_last) > 1.f) {
    1806:	c7 01       	movw	r24, r14
    1808:	b6 01       	movw	r22, r12
    180a:	af d0       	rcall	.+350    	; 0x196a <__subsf3>
    180c:	7f d1       	rcall	.+766    	; 0x1b0c <__fixsfsi>
    180e:	9b 01       	movw	r18, r22
    1810:	77 23       	and	r23, r23
    1812:	24 f4       	brge	.+8      	; 0x181c <main+0x2e8>
    1814:	22 27       	eor	r18, r18
    1816:	33 27       	eor	r19, r19
    1818:	26 1b       	sub	r18, r22
    181a:	37 0b       	sbc	r19, r23
    181c:	b9 01       	movw	r22, r18
    181e:	33 0f       	add	r19, r19
    1820:	88 0b       	sbc	r24, r24
    1822:	99 0b       	sbc	r25, r25
    1824:	a6 d1       	rcall	.+844    	; 0x1b72 <__floatsisf>
    1826:	20 e0       	ldi	r18, 0x00	; 0
    1828:	30 e0       	ldi	r19, 0x00	; 0
    182a:	40 e8       	ldi	r20, 0x80	; 128
    182c:	5f e3       	ldi	r21, 0x3F	; 63
    182e:	51 d2       	rcall	.+1186   	; 0x1cd2 <__gesf2>
    1830:	18 16       	cp	r1, r24
    1832:	6c f4       	brge	.+26     	; 0x184e <main+0x31a>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1834:	8f b7       	in	r24, 0x3f	; 63
    1836:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
    1838:	f8 94       	cli
	return flags;
    183a:	8e 81       	ldd	r24, Y+6	; 0x06
		flags = cpu_irq_save();
		g_temp_lcd_last = l_temp;
    183c:	c0 92 32 01 	sts	0x0132, r12	; 0x800132 <g_temp_lcd_last>
    1840:	d0 92 33 01 	sts	0x0133, r13	; 0x800133 <g_temp_lcd_last+0x1>
    1844:	e0 92 34 01 	sts	0x0134, r14	; 0x800134 <g_temp_lcd_last+0x2>
    1848:	f0 92 35 01 	sts	0x0135, r15	; 0x800135 <g_temp_lcd_last+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    184c:	8f bf       	out	0x3f, r24	; 63
	s_task_temp(l_adc_temp);
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
    184e:	73 be       	out	0x33, r7	; 51
		  | _BV(SE);							// enable sleep command
	
	__asm__ __volatile__ ("sleep" ::: "memory");
    1850:	88 95       	sleep
	
	SMCR &= ~(_BV(SE));							// disable sleep command
    1852:	83 b7       	in	r24, 0x33	; 51
    1854:	8e 7f       	andi	r24, 0xFE	; 254
    1856:	83 bf       	out	0x33, r24	; 51
	
	/* Initialize external components */
	lcd_init();
	
	/* main loop */
    while (runmode) {
    1858:	80 91 31 01 	lds	r24, 0x0131	; 0x800131 <runmode>
    185c:	81 11       	cpse	r24, r1
    185e:	38 cf       	rjmp	.-400    	; 0x16d0 <main+0x19c>
	    s_enter_sleep(SLEEP_MODE_IDLE);
    }
	
	
	/* Shutdown external components */
	lcd_shutdown();
    1860:	0a dd       	rcall	.-1516   	; 0x1276 <lcd_shutdown>

	cpu_irq_disable();
    1862:	f8 94       	cli
    
	/* disable sub-modules */
	ACSR |= _BV(ACD);							// disable AnalogCompare sub-module
    1864:	80 b7       	in	r24, 0x30	; 48
    1866:	80 68       	ori	r24, 0x80	; 128
    1868:	80 bf       	out	0x30, r24	; 48
	sysclk_disable_module(0, PRSPI);
    186a:	62 e0       	ldi	r22, 0x02	; 2
    186c:	80 e0       	ldi	r24, 0x00	; 0
    186e:	0e 94 d2 03 	call	0x7a4	; 0x7a4 <sysclk_disable_module>
	sysclk_disable_module(0, PRUSART0);
    1872:	61 e0       	ldi	r22, 0x01	; 1
    1874:	80 e0       	ldi	r24, 0x00	; 0
    1876:	0e 94 d2 03 	call	0x7a4	; 0x7a4 <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    187a:	8f b7       	in	r24, 0x3f	; 63
    187c:	8c 83       	std	Y+4, r24	; 0x04
	cpu_irq_disable();
    187e:	f8 94       	cli
	return flags;
    1880:	8c 81       	ldd	r24, Y+4	; 0x04

static void s_twi_disable(void)
{
	irqflags_t flags = cpu_irq_save();

	TWCR = _BV(TWEN);							// disable the interrupt source
    1882:	ec eb       	ldi	r30, 0xBC	; 188
    1884:	f0 e0       	ldi	r31, 0x00	; 0
    1886:	94 e0       	ldi	r25, 0x04	; 4
    1888:	90 83       	st	Z, r25
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    188a:	3c 98       	cbi	0x07, 4	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
    188c:	44 9a       	sbi	0x08, 4	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    188e:	3d 98       	cbi	0x07, 5	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
    1890:	45 9a       	sbi	0x08, 5	; 8
	ioport_set_pin_mode(SDA_GPIO, IOPORT_MODE_PULLUP);

	ioport_set_pin_dir(SCL_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(SCL_GPIO, IOPORT_MODE_PULLUP);

	TWCR = 0;									// disable the TWI port
    1892:	10 82       	st	Z, r1
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1894:	8f bf       	out	0x3f, r24	; 63
	
	cpu_irq_restore(flags);

	sysclk_disable_module(0, PRTWI);
    1896:	67 e0       	ldi	r22, 0x07	; 7
    1898:	80 e0       	ldi	r24, 0x00	; 0
    189a:	0e 94 d2 03 	call	0x7a4	; 0x7a4 <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    189e:	8f b7       	in	r24, 0x3f	; 63
    18a0:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_disable();
    18a2:	f8 94       	cli
	return flags;
    18a4:	1b 81       	ldd	r17, Y+3	; 0x03
}

/*  \brief Disable ADC interrupt */
static inline void adc_disable_interrupt(void)
{
	ADCSRA &= ~(1 << ADIE);
    18a6:	ea e7       	ldi	r30, 0x7A	; 122
    18a8:	f0 e0       	ldi	r31, 0x00	; 0
    18aa:	80 81       	ld	r24, Z
    18ac:	87 7f       	andi	r24, 0xF7	; 247
    18ae:	80 83       	st	Z, r24
 */
static inline void adc_set_autotrigger_source(enum adc_auto_trigger_source trg)
{
	uint8_t temp;

	temp = (ADC_ADTS_REG & ~(ADC_ADTS_SOURCE_MASK));
    18b0:	eb e7       	ldi	r30, 0x7B	; 123
    18b2:	f0 e0       	ldi	r31, 0x00	; 0
    18b4:	80 81       	ld	r24, Z
    18b6:	88 7f       	andi	r24, 0xF8	; 248
	temp |= (uint8_t)trg;
	ADC_ADTS_REG = temp;
    18b8:	80 83       	st	Z, r24
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
    18ba:	10 92 7c 00 	sts	0x007C, r1	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
 * \param pinmask   ADC pin bitmask
 */
static inline void adc_disable_digital_inputs(uint8_t pinmask)
{
#if defined(DIDR0)
	DIDR0 = pinmask;
    18be:	10 92 7e 00 	sts	0x007E, r1	; 0x80007e <__TEXT_REGION_LENGTH__+0x7e007e>
	adc_disable_interrupt();					// disable the ADC interrupt
	adc_set_autotrigger_source(0);
	adc_set_admux(0);
	adc_disable_digital_inputs(0);

	sysclk_disable_module(0, PRADC);			// disable ADC sub-module
    18c2:	60 e0       	ldi	r22, 0x00	; 0
    18c4:	80 e0       	ldi	r24, 0x00	; 0
    18c6:	0e 94 d2 03 	call	0x7a4	; 0x7a4 <sysclk_disable_module>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    18ca:	1f bf       	out	0x3f, r17	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    18cc:	8f b7       	in	r24, 0x3f	; 63
    18ce:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    18d0:	f8 94       	cli
	return flags;
    18d2:	19 81       	ldd	r17, Y+1	; 0x01
{
	irqflags_t flags = cpu_irq_save();

	/* TC0: not in use */
	{
		sysclk_disable_module(0, PRTIM0);
    18d4:	65 e0       	ldi	r22, 0x05	; 5
    18d6:	80 e0       	ldi	r24, 0x00	; 0
    18d8:	0e 94 d2 03 	call	0x7a4	; 0x7a4 <sysclk_disable_module>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    18dc:	21 98       	cbi	0x04, 1	; 4
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
    18de:	29 98       	cbi	0x05, 1	; 5
	{
		// bring pin to high Z mode to reduce audible plop noise
		ioport_set_pin_dir(AUDIO_PWM, IOPORT_DIR_INPUT);
		ioport_set_pin_mode(AUDIO_PWM, IOPORT_MODE_PULLDOWN);

		TCCR1A  = 0;							// release alternate port function
    18e0:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
		TCCR1B  = 0;
    18e4:	10 92 81 00 	sts	0x0081, r1	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
		TCCR1C  = 0;
    18e8:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__TEXT_REGION_LENGTH__+0x7e0082>

		TIMSK1  = 0;							// no interrupts
    18ec:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>

		sysclk_disable_module(0, PRTIM1);
    18f0:	63 e0       	ldi	r22, 0x03	; 3
    18f2:	80 e0       	ldi	r24, 0x00	; 0
    18f4:	0e 94 d2 03 	call	0x7a4	; 0x7a4 <sysclk_disable_module>
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
    18f8:	23 9a       	sbi	0x04, 3	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    18fa:	2b 98       	cbi	0x05, 3	; 5
	/* TC2 - OC2A: LCD backlight w/ 8-bit resolution - overflows with abt. 61 Hz */
	{
		ioport_set_pin_dir(LCDBL_PWM, IOPORT_DIR_OUTPUT);
		ioport_set_pin_level(LCDBL_PWM, false);	// turn backlight off

		TCCR2A  = 0;							// release alternate port function
    18fc:	10 92 b0 00 	sts	0x00B0, r1	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
		TCCR2B  = 0;
    1900:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
		
		TIMSK2  = 0;							// no interrupts
    1904:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
		
		ASSR    = 0;							// no async TOSC1 mode
    1908:	10 92 b6 00 	sts	0x00B6, r1	; 0x8000b6 <__TEXT_REGION_LENGTH__+0x7e00b6>

		sysclk_disable_module(0, PRTIM2);
    190c:	66 e0       	ldi	r22, 0x06	; 6
    190e:	80 e0       	ldi	r24, 0x00	; 0
    1910:	0e 94 d2 03 	call	0x7a4	; 0x7a4 <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1914:	8f b7       	in	r24, 0x3f	; 63
    1916:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    1918:	f8 94       	cli
	return flags;
    191a:	8a 81       	ldd	r24, Y+2	; 0x02
    191c:	5f 93       	push	r21
    191e:	50 e8       	ldi	r21, 0x80	; 128
    1920:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    1924:	50 e0       	ldi	r21, 0x00	; 0
    1926:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    192a:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    192c:	8f bf       	out	0x3f, r24	; 63
    192e:	1f bf       	out	0x3f, r17	; 63
	s_task_temp(l_adc_temp);
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
    1930:	89 e0       	ldi	r24, 0x09	; 9
    1932:	83 bf       	out	0x33, r24	; 51
		  | _BV(SE);							// enable sleep command
	
	__asm__ __volatile__ ("sleep" ::: "memory");
    1934:	88 95       	sleep
	
	SMCR &= ~(_BV(SE));							// disable sleep command
    1936:	83 b7       	in	r24, 0x33	; 51
    1938:	8e 7f       	andi	r24, 0xFE	; 254
    193a:	83 bf       	out	0x33, r24	; 51
	s_tc_disable();
	
    s_enter_sleep(SLEEP_MODE_PWR_DOWN);
    
    return retcode;								// should never be reached
}
    193c:	80 e0       	ldi	r24, 0x00	; 0
    193e:	90 e0       	ldi	r25, 0x00	; 0
    1940:	61 96       	adiw	r28, 0x11	; 17
    1942:	0f b6       	in	r0, 0x3f	; 63
    1944:	f8 94       	cli
    1946:	de bf       	out	0x3e, r29	; 62
    1948:	0f be       	out	0x3f, r0	; 63
    194a:	cd bf       	out	0x3d, r28	; 61
    194c:	df 91       	pop	r29
    194e:	cf 91       	pop	r28
    1950:	1f 91       	pop	r17
    1952:	0f 91       	pop	r16
    1954:	ff 90       	pop	r15
    1956:	ef 90       	pop	r14
    1958:	df 90       	pop	r13
    195a:	cf 90       	pop	r12
    195c:	bf 90       	pop	r11
    195e:	af 90       	pop	r10
    1960:	9f 90       	pop	r9
    1962:	8f 90       	pop	r8
    1964:	7f 90       	pop	r7
    1966:	6f 90       	pop	r6
    1968:	08 95       	ret

0000196a <__subsf3>:
    196a:	50 58       	subi	r21, 0x80	; 128

0000196c <__addsf3>:
    196c:	bb 27       	eor	r27, r27
    196e:	aa 27       	eor	r26, r26
    1970:	0e d0       	rcall	.+28     	; 0x198e <__addsf3x>
    1972:	75 c1       	rjmp	.+746    	; 0x1c5e <__fp_round>
    1974:	66 d1       	rcall	.+716    	; 0x1c42 <__fp_pscA>
    1976:	30 f0       	brcs	.+12     	; 0x1984 <__addsf3+0x18>
    1978:	6b d1       	rcall	.+726    	; 0x1c50 <__fp_pscB>
    197a:	20 f0       	brcs	.+8      	; 0x1984 <__addsf3+0x18>
    197c:	31 f4       	brne	.+12     	; 0x198a <__addsf3+0x1e>
    197e:	9f 3f       	cpi	r25, 0xFF	; 255
    1980:	11 f4       	brne	.+4      	; 0x1986 <__addsf3+0x1a>
    1982:	1e f4       	brtc	.+6      	; 0x198a <__addsf3+0x1e>
    1984:	5b c1       	rjmp	.+694    	; 0x1c3c <__fp_nan>
    1986:	0e f4       	brtc	.+2      	; 0x198a <__addsf3+0x1e>
    1988:	e0 95       	com	r30
    198a:	e7 fb       	bst	r30, 7
    198c:	51 c1       	rjmp	.+674    	; 0x1c30 <__fp_inf>

0000198e <__addsf3x>:
    198e:	e9 2f       	mov	r30, r25
    1990:	77 d1       	rcall	.+750    	; 0x1c80 <__fp_split3>
    1992:	80 f3       	brcs	.-32     	; 0x1974 <__addsf3+0x8>
    1994:	ba 17       	cp	r27, r26
    1996:	62 07       	cpc	r22, r18
    1998:	73 07       	cpc	r23, r19
    199a:	84 07       	cpc	r24, r20
    199c:	95 07       	cpc	r25, r21
    199e:	18 f0       	brcs	.+6      	; 0x19a6 <__addsf3x+0x18>
    19a0:	71 f4       	brne	.+28     	; 0x19be <__addsf3x+0x30>
    19a2:	9e f5       	brtc	.+102    	; 0x1a0a <__addsf3x+0x7c>
    19a4:	8f c1       	rjmp	.+798    	; 0x1cc4 <__fp_zero>
    19a6:	0e f4       	brtc	.+2      	; 0x19aa <__addsf3x+0x1c>
    19a8:	e0 95       	com	r30
    19aa:	0b 2e       	mov	r0, r27
    19ac:	ba 2f       	mov	r27, r26
    19ae:	a0 2d       	mov	r26, r0
    19b0:	0b 01       	movw	r0, r22
    19b2:	b9 01       	movw	r22, r18
    19b4:	90 01       	movw	r18, r0
    19b6:	0c 01       	movw	r0, r24
    19b8:	ca 01       	movw	r24, r20
    19ba:	a0 01       	movw	r20, r0
    19bc:	11 24       	eor	r1, r1
    19be:	ff 27       	eor	r31, r31
    19c0:	59 1b       	sub	r21, r25
    19c2:	99 f0       	breq	.+38     	; 0x19ea <__addsf3x+0x5c>
    19c4:	59 3f       	cpi	r21, 0xF9	; 249
    19c6:	50 f4       	brcc	.+20     	; 0x19dc <__addsf3x+0x4e>
    19c8:	50 3e       	cpi	r21, 0xE0	; 224
    19ca:	68 f1       	brcs	.+90     	; 0x1a26 <__addsf3x+0x98>
    19cc:	1a 16       	cp	r1, r26
    19ce:	f0 40       	sbci	r31, 0x00	; 0
    19d0:	a2 2f       	mov	r26, r18
    19d2:	23 2f       	mov	r18, r19
    19d4:	34 2f       	mov	r19, r20
    19d6:	44 27       	eor	r20, r20
    19d8:	58 5f       	subi	r21, 0xF8	; 248
    19da:	f3 cf       	rjmp	.-26     	; 0x19c2 <__addsf3x+0x34>
    19dc:	46 95       	lsr	r20
    19de:	37 95       	ror	r19
    19e0:	27 95       	ror	r18
    19e2:	a7 95       	ror	r26
    19e4:	f0 40       	sbci	r31, 0x00	; 0
    19e6:	53 95       	inc	r21
    19e8:	c9 f7       	brne	.-14     	; 0x19dc <__addsf3x+0x4e>
    19ea:	7e f4       	brtc	.+30     	; 0x1a0a <__addsf3x+0x7c>
    19ec:	1f 16       	cp	r1, r31
    19ee:	ba 0b       	sbc	r27, r26
    19f0:	62 0b       	sbc	r22, r18
    19f2:	73 0b       	sbc	r23, r19
    19f4:	84 0b       	sbc	r24, r20
    19f6:	ba f0       	brmi	.+46     	; 0x1a26 <__addsf3x+0x98>
    19f8:	91 50       	subi	r25, 0x01	; 1
    19fa:	a1 f0       	breq	.+40     	; 0x1a24 <__addsf3x+0x96>
    19fc:	ff 0f       	add	r31, r31
    19fe:	bb 1f       	adc	r27, r27
    1a00:	66 1f       	adc	r22, r22
    1a02:	77 1f       	adc	r23, r23
    1a04:	88 1f       	adc	r24, r24
    1a06:	c2 f7       	brpl	.-16     	; 0x19f8 <__addsf3x+0x6a>
    1a08:	0e c0       	rjmp	.+28     	; 0x1a26 <__addsf3x+0x98>
    1a0a:	ba 0f       	add	r27, r26
    1a0c:	62 1f       	adc	r22, r18
    1a0e:	73 1f       	adc	r23, r19
    1a10:	84 1f       	adc	r24, r20
    1a12:	48 f4       	brcc	.+18     	; 0x1a26 <__addsf3x+0x98>
    1a14:	87 95       	ror	r24
    1a16:	77 95       	ror	r23
    1a18:	67 95       	ror	r22
    1a1a:	b7 95       	ror	r27
    1a1c:	f7 95       	ror	r31
    1a1e:	9e 3f       	cpi	r25, 0xFE	; 254
    1a20:	08 f0       	brcs	.+2      	; 0x1a24 <__addsf3x+0x96>
    1a22:	b3 cf       	rjmp	.-154    	; 0x198a <__addsf3+0x1e>
    1a24:	93 95       	inc	r25
    1a26:	88 0f       	add	r24, r24
    1a28:	08 f0       	brcs	.+2      	; 0x1a2c <__addsf3x+0x9e>
    1a2a:	99 27       	eor	r25, r25
    1a2c:	ee 0f       	add	r30, r30
    1a2e:	97 95       	ror	r25
    1a30:	87 95       	ror	r24
    1a32:	08 95       	ret

00001a34 <__cmpsf2>:
    1a34:	d9 d0       	rcall	.+434    	; 0x1be8 <__fp_cmp>
    1a36:	08 f4       	brcc	.+2      	; 0x1a3a <__cmpsf2+0x6>
    1a38:	81 e0       	ldi	r24, 0x01	; 1
    1a3a:	08 95       	ret

00001a3c <__divsf3>:
    1a3c:	0c d0       	rcall	.+24     	; 0x1a56 <__divsf3x>
    1a3e:	0f c1       	rjmp	.+542    	; 0x1c5e <__fp_round>
    1a40:	07 d1       	rcall	.+526    	; 0x1c50 <__fp_pscB>
    1a42:	40 f0       	brcs	.+16     	; 0x1a54 <__divsf3+0x18>
    1a44:	fe d0       	rcall	.+508    	; 0x1c42 <__fp_pscA>
    1a46:	30 f0       	brcs	.+12     	; 0x1a54 <__divsf3+0x18>
    1a48:	21 f4       	brne	.+8      	; 0x1a52 <__divsf3+0x16>
    1a4a:	5f 3f       	cpi	r21, 0xFF	; 255
    1a4c:	19 f0       	breq	.+6      	; 0x1a54 <__divsf3+0x18>
    1a4e:	f0 c0       	rjmp	.+480    	; 0x1c30 <__fp_inf>
    1a50:	51 11       	cpse	r21, r1
    1a52:	39 c1       	rjmp	.+626    	; 0x1cc6 <__fp_szero>
    1a54:	f3 c0       	rjmp	.+486    	; 0x1c3c <__fp_nan>

00001a56 <__divsf3x>:
    1a56:	14 d1       	rcall	.+552    	; 0x1c80 <__fp_split3>
    1a58:	98 f3       	brcs	.-26     	; 0x1a40 <__divsf3+0x4>

00001a5a <__divsf3_pse>:
    1a5a:	99 23       	and	r25, r25
    1a5c:	c9 f3       	breq	.-14     	; 0x1a50 <__divsf3+0x14>
    1a5e:	55 23       	and	r21, r21
    1a60:	b1 f3       	breq	.-20     	; 0x1a4e <__divsf3+0x12>
    1a62:	95 1b       	sub	r25, r21
    1a64:	55 0b       	sbc	r21, r21
    1a66:	bb 27       	eor	r27, r27
    1a68:	aa 27       	eor	r26, r26
    1a6a:	62 17       	cp	r22, r18
    1a6c:	73 07       	cpc	r23, r19
    1a6e:	84 07       	cpc	r24, r20
    1a70:	38 f0       	brcs	.+14     	; 0x1a80 <__divsf3_pse+0x26>
    1a72:	9f 5f       	subi	r25, 0xFF	; 255
    1a74:	5f 4f       	sbci	r21, 0xFF	; 255
    1a76:	22 0f       	add	r18, r18
    1a78:	33 1f       	adc	r19, r19
    1a7a:	44 1f       	adc	r20, r20
    1a7c:	aa 1f       	adc	r26, r26
    1a7e:	a9 f3       	breq	.-22     	; 0x1a6a <__divsf3_pse+0x10>
    1a80:	33 d0       	rcall	.+102    	; 0x1ae8 <__divsf3_pse+0x8e>
    1a82:	0e 2e       	mov	r0, r30
    1a84:	3a f0       	brmi	.+14     	; 0x1a94 <__divsf3_pse+0x3a>
    1a86:	e0 e8       	ldi	r30, 0x80	; 128
    1a88:	30 d0       	rcall	.+96     	; 0x1aea <__divsf3_pse+0x90>
    1a8a:	91 50       	subi	r25, 0x01	; 1
    1a8c:	50 40       	sbci	r21, 0x00	; 0
    1a8e:	e6 95       	lsr	r30
    1a90:	00 1c       	adc	r0, r0
    1a92:	ca f7       	brpl	.-14     	; 0x1a86 <__divsf3_pse+0x2c>
    1a94:	29 d0       	rcall	.+82     	; 0x1ae8 <__divsf3_pse+0x8e>
    1a96:	fe 2f       	mov	r31, r30
    1a98:	27 d0       	rcall	.+78     	; 0x1ae8 <__divsf3_pse+0x8e>
    1a9a:	66 0f       	add	r22, r22
    1a9c:	77 1f       	adc	r23, r23
    1a9e:	88 1f       	adc	r24, r24
    1aa0:	bb 1f       	adc	r27, r27
    1aa2:	26 17       	cp	r18, r22
    1aa4:	37 07       	cpc	r19, r23
    1aa6:	48 07       	cpc	r20, r24
    1aa8:	ab 07       	cpc	r26, r27
    1aaa:	b0 e8       	ldi	r27, 0x80	; 128
    1aac:	09 f0       	breq	.+2      	; 0x1ab0 <__divsf3_pse+0x56>
    1aae:	bb 0b       	sbc	r27, r27
    1ab0:	80 2d       	mov	r24, r0
    1ab2:	bf 01       	movw	r22, r30
    1ab4:	ff 27       	eor	r31, r31
    1ab6:	93 58       	subi	r25, 0x83	; 131
    1ab8:	5f 4f       	sbci	r21, 0xFF	; 255
    1aba:	2a f0       	brmi	.+10     	; 0x1ac6 <__divsf3_pse+0x6c>
    1abc:	9e 3f       	cpi	r25, 0xFE	; 254
    1abe:	51 05       	cpc	r21, r1
    1ac0:	68 f0       	brcs	.+26     	; 0x1adc <__divsf3_pse+0x82>
    1ac2:	b6 c0       	rjmp	.+364    	; 0x1c30 <__fp_inf>
    1ac4:	00 c1       	rjmp	.+512    	; 0x1cc6 <__fp_szero>
    1ac6:	5f 3f       	cpi	r21, 0xFF	; 255
    1ac8:	ec f3       	brlt	.-6      	; 0x1ac4 <__divsf3_pse+0x6a>
    1aca:	98 3e       	cpi	r25, 0xE8	; 232
    1acc:	dc f3       	brlt	.-10     	; 0x1ac4 <__divsf3_pse+0x6a>
    1ace:	86 95       	lsr	r24
    1ad0:	77 95       	ror	r23
    1ad2:	67 95       	ror	r22
    1ad4:	b7 95       	ror	r27
    1ad6:	f7 95       	ror	r31
    1ad8:	9f 5f       	subi	r25, 0xFF	; 255
    1ada:	c9 f7       	brne	.-14     	; 0x1ace <__divsf3_pse+0x74>
    1adc:	88 0f       	add	r24, r24
    1ade:	91 1d       	adc	r25, r1
    1ae0:	96 95       	lsr	r25
    1ae2:	87 95       	ror	r24
    1ae4:	97 f9       	bld	r25, 7
    1ae6:	08 95       	ret
    1ae8:	e1 e0       	ldi	r30, 0x01	; 1
    1aea:	66 0f       	add	r22, r22
    1aec:	77 1f       	adc	r23, r23
    1aee:	88 1f       	adc	r24, r24
    1af0:	bb 1f       	adc	r27, r27
    1af2:	62 17       	cp	r22, r18
    1af4:	73 07       	cpc	r23, r19
    1af6:	84 07       	cpc	r24, r20
    1af8:	ba 07       	cpc	r27, r26
    1afa:	20 f0       	brcs	.+8      	; 0x1b04 <__divsf3_pse+0xaa>
    1afc:	62 1b       	sub	r22, r18
    1afe:	73 0b       	sbc	r23, r19
    1b00:	84 0b       	sbc	r24, r20
    1b02:	ba 0b       	sbc	r27, r26
    1b04:	ee 1f       	adc	r30, r30
    1b06:	88 f7       	brcc	.-30     	; 0x1aea <__divsf3_pse+0x90>
    1b08:	e0 95       	com	r30
    1b0a:	08 95       	ret

00001b0c <__fixsfsi>:
    1b0c:	04 d0       	rcall	.+8      	; 0x1b16 <__fixunssfsi>
    1b0e:	68 94       	set
    1b10:	b1 11       	cpse	r27, r1
    1b12:	d9 c0       	rjmp	.+434    	; 0x1cc6 <__fp_szero>
    1b14:	08 95       	ret

00001b16 <__fixunssfsi>:
    1b16:	bc d0       	rcall	.+376    	; 0x1c90 <__fp_splitA>
    1b18:	88 f0       	brcs	.+34     	; 0x1b3c <__fixunssfsi+0x26>
    1b1a:	9f 57       	subi	r25, 0x7F	; 127
    1b1c:	90 f0       	brcs	.+36     	; 0x1b42 <__fixunssfsi+0x2c>
    1b1e:	b9 2f       	mov	r27, r25
    1b20:	99 27       	eor	r25, r25
    1b22:	b7 51       	subi	r27, 0x17	; 23
    1b24:	a0 f0       	brcs	.+40     	; 0x1b4e <__fixunssfsi+0x38>
    1b26:	d1 f0       	breq	.+52     	; 0x1b5c <__fixunssfsi+0x46>
    1b28:	66 0f       	add	r22, r22
    1b2a:	77 1f       	adc	r23, r23
    1b2c:	88 1f       	adc	r24, r24
    1b2e:	99 1f       	adc	r25, r25
    1b30:	1a f0       	brmi	.+6      	; 0x1b38 <__fixunssfsi+0x22>
    1b32:	ba 95       	dec	r27
    1b34:	c9 f7       	brne	.-14     	; 0x1b28 <__fixunssfsi+0x12>
    1b36:	12 c0       	rjmp	.+36     	; 0x1b5c <__fixunssfsi+0x46>
    1b38:	b1 30       	cpi	r27, 0x01	; 1
    1b3a:	81 f0       	breq	.+32     	; 0x1b5c <__fixunssfsi+0x46>
    1b3c:	c3 d0       	rcall	.+390    	; 0x1cc4 <__fp_zero>
    1b3e:	b1 e0       	ldi	r27, 0x01	; 1
    1b40:	08 95       	ret
    1b42:	c0 c0       	rjmp	.+384    	; 0x1cc4 <__fp_zero>
    1b44:	67 2f       	mov	r22, r23
    1b46:	78 2f       	mov	r23, r24
    1b48:	88 27       	eor	r24, r24
    1b4a:	b8 5f       	subi	r27, 0xF8	; 248
    1b4c:	39 f0       	breq	.+14     	; 0x1b5c <__fixunssfsi+0x46>
    1b4e:	b9 3f       	cpi	r27, 0xF9	; 249
    1b50:	cc f3       	brlt	.-14     	; 0x1b44 <__fixunssfsi+0x2e>
    1b52:	86 95       	lsr	r24
    1b54:	77 95       	ror	r23
    1b56:	67 95       	ror	r22
    1b58:	b3 95       	inc	r27
    1b5a:	d9 f7       	brne	.-10     	; 0x1b52 <__fixunssfsi+0x3c>
    1b5c:	3e f4       	brtc	.+14     	; 0x1b6c <__fixunssfsi+0x56>
    1b5e:	90 95       	com	r25
    1b60:	80 95       	com	r24
    1b62:	70 95       	com	r23
    1b64:	61 95       	neg	r22
    1b66:	7f 4f       	sbci	r23, 0xFF	; 255
    1b68:	8f 4f       	sbci	r24, 0xFF	; 255
    1b6a:	9f 4f       	sbci	r25, 0xFF	; 255
    1b6c:	08 95       	ret

00001b6e <__floatunsisf>:
    1b6e:	e8 94       	clt
    1b70:	09 c0       	rjmp	.+18     	; 0x1b84 <__floatsisf+0x12>

00001b72 <__floatsisf>:
    1b72:	97 fb       	bst	r25, 7
    1b74:	3e f4       	brtc	.+14     	; 0x1b84 <__floatsisf+0x12>
    1b76:	90 95       	com	r25
    1b78:	80 95       	com	r24
    1b7a:	70 95       	com	r23
    1b7c:	61 95       	neg	r22
    1b7e:	7f 4f       	sbci	r23, 0xFF	; 255
    1b80:	8f 4f       	sbci	r24, 0xFF	; 255
    1b82:	9f 4f       	sbci	r25, 0xFF	; 255
    1b84:	99 23       	and	r25, r25
    1b86:	a9 f0       	breq	.+42     	; 0x1bb2 <__floatsisf+0x40>
    1b88:	f9 2f       	mov	r31, r25
    1b8a:	96 e9       	ldi	r25, 0x96	; 150
    1b8c:	bb 27       	eor	r27, r27
    1b8e:	93 95       	inc	r25
    1b90:	f6 95       	lsr	r31
    1b92:	87 95       	ror	r24
    1b94:	77 95       	ror	r23
    1b96:	67 95       	ror	r22
    1b98:	b7 95       	ror	r27
    1b9a:	f1 11       	cpse	r31, r1
    1b9c:	f8 cf       	rjmp	.-16     	; 0x1b8e <__floatsisf+0x1c>
    1b9e:	fa f4       	brpl	.+62     	; 0x1bde <__floatsisf+0x6c>
    1ba0:	bb 0f       	add	r27, r27
    1ba2:	11 f4       	brne	.+4      	; 0x1ba8 <__floatsisf+0x36>
    1ba4:	60 ff       	sbrs	r22, 0
    1ba6:	1b c0       	rjmp	.+54     	; 0x1bde <__floatsisf+0x6c>
    1ba8:	6f 5f       	subi	r22, 0xFF	; 255
    1baa:	7f 4f       	sbci	r23, 0xFF	; 255
    1bac:	8f 4f       	sbci	r24, 0xFF	; 255
    1bae:	9f 4f       	sbci	r25, 0xFF	; 255
    1bb0:	16 c0       	rjmp	.+44     	; 0x1bde <__floatsisf+0x6c>
    1bb2:	88 23       	and	r24, r24
    1bb4:	11 f0       	breq	.+4      	; 0x1bba <__floatsisf+0x48>
    1bb6:	96 e9       	ldi	r25, 0x96	; 150
    1bb8:	11 c0       	rjmp	.+34     	; 0x1bdc <__floatsisf+0x6a>
    1bba:	77 23       	and	r23, r23
    1bbc:	21 f0       	breq	.+8      	; 0x1bc6 <__floatsisf+0x54>
    1bbe:	9e e8       	ldi	r25, 0x8E	; 142
    1bc0:	87 2f       	mov	r24, r23
    1bc2:	76 2f       	mov	r23, r22
    1bc4:	05 c0       	rjmp	.+10     	; 0x1bd0 <__floatsisf+0x5e>
    1bc6:	66 23       	and	r22, r22
    1bc8:	71 f0       	breq	.+28     	; 0x1be6 <__floatsisf+0x74>
    1bca:	96 e8       	ldi	r25, 0x86	; 134
    1bcc:	86 2f       	mov	r24, r22
    1bce:	70 e0       	ldi	r23, 0x00	; 0
    1bd0:	60 e0       	ldi	r22, 0x00	; 0
    1bd2:	2a f0       	brmi	.+10     	; 0x1bde <__floatsisf+0x6c>
    1bd4:	9a 95       	dec	r25
    1bd6:	66 0f       	add	r22, r22
    1bd8:	77 1f       	adc	r23, r23
    1bda:	88 1f       	adc	r24, r24
    1bdc:	da f7       	brpl	.-10     	; 0x1bd4 <__floatsisf+0x62>
    1bde:	88 0f       	add	r24, r24
    1be0:	96 95       	lsr	r25
    1be2:	87 95       	ror	r24
    1be4:	97 f9       	bld	r25, 7
    1be6:	08 95       	ret

00001be8 <__fp_cmp>:
    1be8:	99 0f       	add	r25, r25
    1bea:	00 08       	sbc	r0, r0
    1bec:	55 0f       	add	r21, r21
    1bee:	aa 0b       	sbc	r26, r26
    1bf0:	e0 e8       	ldi	r30, 0x80	; 128
    1bf2:	fe ef       	ldi	r31, 0xFE	; 254
    1bf4:	16 16       	cp	r1, r22
    1bf6:	17 06       	cpc	r1, r23
    1bf8:	e8 07       	cpc	r30, r24
    1bfa:	f9 07       	cpc	r31, r25
    1bfc:	c0 f0       	brcs	.+48     	; 0x1c2e <__fp_cmp+0x46>
    1bfe:	12 16       	cp	r1, r18
    1c00:	13 06       	cpc	r1, r19
    1c02:	e4 07       	cpc	r30, r20
    1c04:	f5 07       	cpc	r31, r21
    1c06:	98 f0       	brcs	.+38     	; 0x1c2e <__fp_cmp+0x46>
    1c08:	62 1b       	sub	r22, r18
    1c0a:	73 0b       	sbc	r23, r19
    1c0c:	84 0b       	sbc	r24, r20
    1c0e:	95 0b       	sbc	r25, r21
    1c10:	39 f4       	brne	.+14     	; 0x1c20 <__fp_cmp+0x38>
    1c12:	0a 26       	eor	r0, r26
    1c14:	61 f0       	breq	.+24     	; 0x1c2e <__fp_cmp+0x46>
    1c16:	23 2b       	or	r18, r19
    1c18:	24 2b       	or	r18, r20
    1c1a:	25 2b       	or	r18, r21
    1c1c:	21 f4       	brne	.+8      	; 0x1c26 <__fp_cmp+0x3e>
    1c1e:	08 95       	ret
    1c20:	0a 26       	eor	r0, r26
    1c22:	09 f4       	brne	.+2      	; 0x1c26 <__fp_cmp+0x3e>
    1c24:	a1 40       	sbci	r26, 0x01	; 1
    1c26:	a6 95       	lsr	r26
    1c28:	8f ef       	ldi	r24, 0xFF	; 255
    1c2a:	81 1d       	adc	r24, r1
    1c2c:	81 1d       	adc	r24, r1
    1c2e:	08 95       	ret

00001c30 <__fp_inf>:
    1c30:	97 f9       	bld	r25, 7
    1c32:	9f 67       	ori	r25, 0x7F	; 127
    1c34:	80 e8       	ldi	r24, 0x80	; 128
    1c36:	70 e0       	ldi	r23, 0x00	; 0
    1c38:	60 e0       	ldi	r22, 0x00	; 0
    1c3a:	08 95       	ret

00001c3c <__fp_nan>:
    1c3c:	9f ef       	ldi	r25, 0xFF	; 255
    1c3e:	80 ec       	ldi	r24, 0xC0	; 192
    1c40:	08 95       	ret

00001c42 <__fp_pscA>:
    1c42:	00 24       	eor	r0, r0
    1c44:	0a 94       	dec	r0
    1c46:	16 16       	cp	r1, r22
    1c48:	17 06       	cpc	r1, r23
    1c4a:	18 06       	cpc	r1, r24
    1c4c:	09 06       	cpc	r0, r25
    1c4e:	08 95       	ret

00001c50 <__fp_pscB>:
    1c50:	00 24       	eor	r0, r0
    1c52:	0a 94       	dec	r0
    1c54:	12 16       	cp	r1, r18
    1c56:	13 06       	cpc	r1, r19
    1c58:	14 06       	cpc	r1, r20
    1c5a:	05 06       	cpc	r0, r21
    1c5c:	08 95       	ret

00001c5e <__fp_round>:
    1c5e:	09 2e       	mov	r0, r25
    1c60:	03 94       	inc	r0
    1c62:	00 0c       	add	r0, r0
    1c64:	11 f4       	brne	.+4      	; 0x1c6a <__fp_round+0xc>
    1c66:	88 23       	and	r24, r24
    1c68:	52 f0       	brmi	.+20     	; 0x1c7e <__fp_round+0x20>
    1c6a:	bb 0f       	add	r27, r27
    1c6c:	40 f4       	brcc	.+16     	; 0x1c7e <__fp_round+0x20>
    1c6e:	bf 2b       	or	r27, r31
    1c70:	11 f4       	brne	.+4      	; 0x1c76 <__fp_round+0x18>
    1c72:	60 ff       	sbrs	r22, 0
    1c74:	04 c0       	rjmp	.+8      	; 0x1c7e <__fp_round+0x20>
    1c76:	6f 5f       	subi	r22, 0xFF	; 255
    1c78:	7f 4f       	sbci	r23, 0xFF	; 255
    1c7a:	8f 4f       	sbci	r24, 0xFF	; 255
    1c7c:	9f 4f       	sbci	r25, 0xFF	; 255
    1c7e:	08 95       	ret

00001c80 <__fp_split3>:
    1c80:	57 fd       	sbrc	r21, 7
    1c82:	90 58       	subi	r25, 0x80	; 128
    1c84:	44 0f       	add	r20, r20
    1c86:	55 1f       	adc	r21, r21
    1c88:	59 f0       	breq	.+22     	; 0x1ca0 <__fp_splitA+0x10>
    1c8a:	5f 3f       	cpi	r21, 0xFF	; 255
    1c8c:	71 f0       	breq	.+28     	; 0x1caa <__fp_splitA+0x1a>
    1c8e:	47 95       	ror	r20

00001c90 <__fp_splitA>:
    1c90:	88 0f       	add	r24, r24
    1c92:	97 fb       	bst	r25, 7
    1c94:	99 1f       	adc	r25, r25
    1c96:	61 f0       	breq	.+24     	; 0x1cb0 <__fp_splitA+0x20>
    1c98:	9f 3f       	cpi	r25, 0xFF	; 255
    1c9a:	79 f0       	breq	.+30     	; 0x1cba <__fp_splitA+0x2a>
    1c9c:	87 95       	ror	r24
    1c9e:	08 95       	ret
    1ca0:	12 16       	cp	r1, r18
    1ca2:	13 06       	cpc	r1, r19
    1ca4:	14 06       	cpc	r1, r20
    1ca6:	55 1f       	adc	r21, r21
    1ca8:	f2 cf       	rjmp	.-28     	; 0x1c8e <__fp_split3+0xe>
    1caa:	46 95       	lsr	r20
    1cac:	f1 df       	rcall	.-30     	; 0x1c90 <__fp_splitA>
    1cae:	08 c0       	rjmp	.+16     	; 0x1cc0 <__fp_splitA+0x30>
    1cb0:	16 16       	cp	r1, r22
    1cb2:	17 06       	cpc	r1, r23
    1cb4:	18 06       	cpc	r1, r24
    1cb6:	99 1f       	adc	r25, r25
    1cb8:	f1 cf       	rjmp	.-30     	; 0x1c9c <__fp_splitA+0xc>
    1cba:	86 95       	lsr	r24
    1cbc:	71 05       	cpc	r23, r1
    1cbe:	61 05       	cpc	r22, r1
    1cc0:	08 94       	sec
    1cc2:	08 95       	ret

00001cc4 <__fp_zero>:
    1cc4:	e8 94       	clt

00001cc6 <__fp_szero>:
    1cc6:	bb 27       	eor	r27, r27
    1cc8:	66 27       	eor	r22, r22
    1cca:	77 27       	eor	r23, r23
    1ccc:	cb 01       	movw	r24, r22
    1cce:	97 f9       	bld	r25, 7
    1cd0:	08 95       	ret

00001cd2 <__gesf2>:
    1cd2:	8a df       	rcall	.-236    	; 0x1be8 <__fp_cmp>
    1cd4:	08 f4       	brcc	.+2      	; 0x1cd8 <__gesf2+0x6>
    1cd6:	8f ef       	ldi	r24, 0xFF	; 255
    1cd8:	08 95       	ret

00001cda <__mulsf3>:
    1cda:	0b d0       	rcall	.+22     	; 0x1cf2 <__mulsf3x>
    1cdc:	c0 cf       	rjmp	.-128    	; 0x1c5e <__fp_round>
    1cde:	b1 df       	rcall	.-158    	; 0x1c42 <__fp_pscA>
    1ce0:	28 f0       	brcs	.+10     	; 0x1cec <__mulsf3+0x12>
    1ce2:	b6 df       	rcall	.-148    	; 0x1c50 <__fp_pscB>
    1ce4:	18 f0       	brcs	.+6      	; 0x1cec <__mulsf3+0x12>
    1ce6:	95 23       	and	r25, r21
    1ce8:	09 f0       	breq	.+2      	; 0x1cec <__mulsf3+0x12>
    1cea:	a2 cf       	rjmp	.-188    	; 0x1c30 <__fp_inf>
    1cec:	a7 cf       	rjmp	.-178    	; 0x1c3c <__fp_nan>
    1cee:	11 24       	eor	r1, r1
    1cf0:	ea cf       	rjmp	.-44     	; 0x1cc6 <__fp_szero>

00001cf2 <__mulsf3x>:
    1cf2:	c6 df       	rcall	.-116    	; 0x1c80 <__fp_split3>
    1cf4:	a0 f3       	brcs	.-24     	; 0x1cde <__mulsf3+0x4>

00001cf6 <__mulsf3_pse>:
    1cf6:	95 9f       	mul	r25, r21
    1cf8:	d1 f3       	breq	.-12     	; 0x1cee <__mulsf3+0x14>
    1cfa:	95 0f       	add	r25, r21
    1cfc:	50 e0       	ldi	r21, 0x00	; 0
    1cfe:	55 1f       	adc	r21, r21
    1d00:	62 9f       	mul	r22, r18
    1d02:	f0 01       	movw	r30, r0
    1d04:	72 9f       	mul	r23, r18
    1d06:	bb 27       	eor	r27, r27
    1d08:	f0 0d       	add	r31, r0
    1d0a:	b1 1d       	adc	r27, r1
    1d0c:	63 9f       	mul	r22, r19
    1d0e:	aa 27       	eor	r26, r26
    1d10:	f0 0d       	add	r31, r0
    1d12:	b1 1d       	adc	r27, r1
    1d14:	aa 1f       	adc	r26, r26
    1d16:	64 9f       	mul	r22, r20
    1d18:	66 27       	eor	r22, r22
    1d1a:	b0 0d       	add	r27, r0
    1d1c:	a1 1d       	adc	r26, r1
    1d1e:	66 1f       	adc	r22, r22
    1d20:	82 9f       	mul	r24, r18
    1d22:	22 27       	eor	r18, r18
    1d24:	b0 0d       	add	r27, r0
    1d26:	a1 1d       	adc	r26, r1
    1d28:	62 1f       	adc	r22, r18
    1d2a:	73 9f       	mul	r23, r19
    1d2c:	b0 0d       	add	r27, r0
    1d2e:	a1 1d       	adc	r26, r1
    1d30:	62 1f       	adc	r22, r18
    1d32:	83 9f       	mul	r24, r19
    1d34:	a0 0d       	add	r26, r0
    1d36:	61 1d       	adc	r22, r1
    1d38:	22 1f       	adc	r18, r18
    1d3a:	74 9f       	mul	r23, r20
    1d3c:	33 27       	eor	r19, r19
    1d3e:	a0 0d       	add	r26, r0
    1d40:	61 1d       	adc	r22, r1
    1d42:	23 1f       	adc	r18, r19
    1d44:	84 9f       	mul	r24, r20
    1d46:	60 0d       	add	r22, r0
    1d48:	21 1d       	adc	r18, r1
    1d4a:	82 2f       	mov	r24, r18
    1d4c:	76 2f       	mov	r23, r22
    1d4e:	6a 2f       	mov	r22, r26
    1d50:	11 24       	eor	r1, r1
    1d52:	9f 57       	subi	r25, 0x7F	; 127
    1d54:	50 40       	sbci	r21, 0x00	; 0
    1d56:	8a f0       	brmi	.+34     	; 0x1d7a <__mulsf3_pse+0x84>
    1d58:	e1 f0       	breq	.+56     	; 0x1d92 <__mulsf3_pse+0x9c>
    1d5a:	88 23       	and	r24, r24
    1d5c:	4a f0       	brmi	.+18     	; 0x1d70 <__mulsf3_pse+0x7a>
    1d5e:	ee 0f       	add	r30, r30
    1d60:	ff 1f       	adc	r31, r31
    1d62:	bb 1f       	adc	r27, r27
    1d64:	66 1f       	adc	r22, r22
    1d66:	77 1f       	adc	r23, r23
    1d68:	88 1f       	adc	r24, r24
    1d6a:	91 50       	subi	r25, 0x01	; 1
    1d6c:	50 40       	sbci	r21, 0x00	; 0
    1d6e:	a9 f7       	brne	.-22     	; 0x1d5a <__mulsf3_pse+0x64>
    1d70:	9e 3f       	cpi	r25, 0xFE	; 254
    1d72:	51 05       	cpc	r21, r1
    1d74:	70 f0       	brcs	.+28     	; 0x1d92 <__mulsf3_pse+0x9c>
    1d76:	5c cf       	rjmp	.-328    	; 0x1c30 <__fp_inf>
    1d78:	a6 cf       	rjmp	.-180    	; 0x1cc6 <__fp_szero>
    1d7a:	5f 3f       	cpi	r21, 0xFF	; 255
    1d7c:	ec f3       	brlt	.-6      	; 0x1d78 <__mulsf3_pse+0x82>
    1d7e:	98 3e       	cpi	r25, 0xE8	; 232
    1d80:	dc f3       	brlt	.-10     	; 0x1d78 <__mulsf3_pse+0x82>
    1d82:	86 95       	lsr	r24
    1d84:	77 95       	ror	r23
    1d86:	67 95       	ror	r22
    1d88:	b7 95       	ror	r27
    1d8a:	f7 95       	ror	r31
    1d8c:	e7 95       	ror	r30
    1d8e:	9f 5f       	subi	r25, 0xFF	; 255
    1d90:	c1 f7       	brne	.-16     	; 0x1d82 <__mulsf3_pse+0x8c>
    1d92:	fe 2b       	or	r31, r30
    1d94:	88 0f       	add	r24, r24
    1d96:	91 1d       	adc	r25, r1
    1d98:	96 95       	lsr	r25
    1d9a:	87 95       	ror	r24
    1d9c:	97 f9       	bld	r25, 7
    1d9e:	08 95       	ret

00001da0 <__tablejump2__>:
    1da0:	ee 0f       	add	r30, r30
    1da2:	ff 1f       	adc	r31, r31
    1da4:	05 90       	lpm	r0, Z+
    1da6:	f4 91       	lpm	r31, Z
    1da8:	e0 2d       	mov	r30, r0
    1daa:	09 94       	ijmp

00001dac <_exit>:
    1dac:	f8 94       	cli

00001dae <__stop_program>:
    1dae:	ff cf       	rjmp	.-2      	; 0x1dae <__stop_program>
