/*
 * GPU Top
 *
 * Copyright (C) 2014 Intel Corporation
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */


#pragma once

#ifndef EMSCRIPTEN
#include <asm/ioctl.h>
#endif

#include <stdint.h>



#define I915_PARAM_SUBSLICE_TOTAL	33
#define I915_PARAM_EU_TOTAL		34

typedef struct i915_getparam {
        int param;
        int *value;
} i915_getparam_t;

union drm_i915_gem_param_sseu {
	struct {
		uint8_t slice_mask;
		uint8_t subslice_mask;
		uint8_t min_eu_per_subslice;
		uint8_t max_eu_per_subslice;
	} packed;
	uint64_t value;
};

struct drm_i915_gem_context_create {
        /*  output: id of new context*/
        uint32_t ctx_id;
        uint32_t pad;
};

struct drm_i915_gem_context_destroy {
        uint32_t ctx_id;
        uint32_t pad;
};




enum i915_oa_format {
        I915_OA_FORMAT_A13 = 1,	    /* HSW only */
        I915_OA_FORMAT_A29,	    /* HSW only */
        I915_OA_FORMAT_A13_B8_C8,   /* HSW only */
        I915_OA_FORMAT_B4_C8,	    /* HSW only */
        I915_OA_FORMAT_A45_B8_C8,   /* HSW only */
        I915_OA_FORMAT_B4_C8_A16,   /* HSW only */
        I915_OA_FORMAT_C4_B8,	    /* HSW+ */

        /* Gen8+ */
        I915_OA_FORMAT_A12,
        I915_OA_FORMAT_A12_B8_C8,
        I915_OA_FORMAT_A32u40_A4u32_B8_C8,

        I915_OA_FORMAT_MAX	    /* non-ABI */
};



enum i915_perf_property_id {
	/**
	 * Open the stream for a specific context handle (as used with
	 * execbuffer2). A stream opened for a specific context this way
	 * won't typically require root privileges.
	 */
	DRM_I915_PERF_PROP_CTX_HANDLE = 1,

	/**
	 * A value of 1 requests the inclusion of raw OA unit reports as
	 * part of stream samples.
	 */
	DRM_I915_PERF_PROP_SAMPLE_OA,

	/**
	 * The value specifies which set of OA unit metrics should be
	 * be configured, defining the contents of any OA unit reports.
	 */
	DRM_I915_PERF_PROP_OA_METRICS_SET,

	/**
	 * The value specifies the size and layout of OA unit reports.
	 */
	DRM_I915_PERF_PROP_OA_FORMAT,

	/**
	 * Specifying this property implicitly requests periodic OA unit
	 * sampling and (at least on Haswell) the sampling frequency is derived
	 * from this exponent as follows:
	 *
	 *   80ns * 2^(period_exponent + 1)
	 */
	DRM_I915_PERF_PROP_OA_EXPONENT,

	/**
	 * Configure the stream to monitor sseu configuration changes.
	 */
	DRM_I915_PERF_PROP_SSEU_CHANGE,

	DRM_I915_PERF_PROP_MAX /* non-ABI */
};

struct i915_perf_open_param {
	uint32_t flags;
#define I915_PERF_FLAG_FD_CLOEXEC	(1<<0)
#define I915_PERF_FLAG_FD_NONBLOCK	(1<<1)
#define I915_PERF_FLAG_DISABLED		(1<<2)

	/** The number of u64 (id, value) pairs */
	uint32_t num_properties;

	/**
	 * Pointer to array of u64 (id, value) pairs configuring the stream
	 * to open.
	 */
	uint64_t properties_ptr;
};

/**
 * Common to all i915 perf records
 */
struct i915_perf_record_header {
        uint32_t type;
        uint16_t pad;
        uint16_t size;
};

enum i915_perf_record_type {

	/**
	 * Samples are the work horse record type whose contents are extensible
	 * and defined when opening an i915 perf stream based on the given
	 * properties.
	 *
	 * Boolean properties following the naming convention
	 * DRM_I915_PERF_SAMPLE_xyz_PROP request the inclusion of 'xyz' data in
	 * every sample.
	 *
	 * The order of these sample properties given by userspace has no
	 * affect on the ordering of data within a sample. The order is
	 * documented here.
	 *
	 * struct {
	 *     struct drm_i915_perf_record_header header;
	 *
	 *     { u32 oa_report[]; } && DRM_I915_PERF_PROP_SAMPLE_OA
	 * };
	 */
	DRM_I915_PERF_RECORD_SAMPLE = 1,

	/*
	 * Indicates that one or more OA reports were not written by the
	 * hardware. This can happen for example if an MI_REPORT_PERF_COUNT
	 * command collides with periodic sampling - which would be more likely
	 * at higher sampling frequencies.
	 */
	DRM_I915_PERF_RECORD_OA_REPORT_LOST = 2,

	/**
	 * An error occurred that resulted in all pending OA reports being lost.
	 */
	DRM_I915_PERF_RECORD_OA_BUFFER_LOST = 3,

	/**
	 * A change in the sseu configuration happened.
	 *
	 * struct {
	 *     struct drm_i915_perf_record_header header;
	 *     { struct drm_i915_perf_sseu_change change; } && DRM_I915_PERF_PROP_SSEU_CHANGE
	 * };
	 */
	DRM_I915_PERF_RECORD_SSEU_CHANGE = 4,

	DRM_I915_PERF_RECORD_MAX /* non-ABI */
};

struct drm_i915_perf_sseu_change {
	uint32_t hw_id;
	union drm_i915_gem_param_sseu sseu;
};

#ifndef EMSCRIPTEN
#define I915_IOCTL_GEM_CONTEXT_CREATE   _IOWR('d', 0x6d, struct drm_i915_gem_context_create)
#define I915_IOCTL_GEM_CONTEXT_DESTROY  _IOWR('d', 0x6e, struct drm_i915_gem_context_destroy)

#define I915_IOCTL_GETPARAM         _IOWR('d', 0x46, i915_getparam_t)
#define I915_IOCTL_PERF_OPEN        _IOW('d', 0x76, struct i915_perf_open_param)

#define I915_PERF_IOCTL_ENABLE      _IO('i', 0x0)
#define I915_PERF_IOCTL_DISABLE     _IO('i', 0x1)
#endif
