Analysis & Synthesis report for system_fpga
Tue Feb 25 15:32:32 2014
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1
 15. Parameter Settings for User Entity Instance: system:CPU
 16. Parameter Settings for User Entity Instance: system:CPU|pipeline:CPU
 17. Parameter Settings for User Entity Instance: system:CPU|pipeline:CPU|cache_control_if:ccif
 18. Parameter Settings for User Entity Instance: system:CPU|pipeline:CPU|datapath:DP
 19. Parameter Settings for User Entity Instance: system:CPU|pipeline:CPU|caches:CM
 20. Parameter Settings for User Entity Instance: system:CPU|pipeline:CPU|memory_control:CC
 21. Parameter Settings for User Entity Instance: system:CPU|ram:RAM
 22. Parameter Settings for User Entity Instance: system:CPU|ram:RAM|altsyncram:altsyncram_component
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "system:CPU|pipeline:CPU|datapath:DP|npc_mux:NPCMUX"
 25. Port Connectivity Checks: "system:CPU|pipeline:CPU|datapath:DP|mem_wb_latch:MEMWB"
 26. Port Connectivity Checks: "system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM"
 27. Port Connectivity Checks: "system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX"
 28. Port Connectivity Checks: "system:CPU|pipeline:CPU|datapath:DP|hazard_unit:HAZARDUNIT"
 29. Port Connectivity Checks: "system:CPU|pipeline:CPU|datapath:DP|alu:ALU"
 30. In-System Memory Content Editor Settings
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Feb 25 15:32:32 2014            ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; system_fpga                                      ;
; Top-level Entity Name              ; system_fpga                                      ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 4,301                                            ;
;     Total combinational functions  ; 3,225                                            ;
;     Dedicated logic registers      ; 1,753                                            ;
; Total registers                    ; 1753                                             ;
; Total pins                         ; 106                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 524,288                                          ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C8      ;                    ;
; Top-level entity name                                                      ; system_fpga        ; system_fpga        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 4                  ;                    ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+
; ../source/control_unit.sv        ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/control_unit.sv                           ;         ;
; ../source/alu.sv                 ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/alu.sv                                    ;         ;
; ../source/reg_dest_mux.sv        ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/reg_dest_mux.sv                           ;         ;
; ../source/branch_mux.sv          ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/branch_mux.sv                             ;         ;
; ../source/mem_to_reg_mux.sv      ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/mem_to_reg_mux.sv                         ;         ;
; ../source/npc_mux.sv             ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/npc_mux.sv                                ;         ;
; ../source/mem_wb_latch.sv        ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/mem_wb_latch.sv                           ;         ;
; ../source/hazard_unit.sv         ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv                            ;         ;
; ../source/if_id_latch.sv         ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv                            ;         ;
; ../source/program_count.sv       ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/program_count.sv                          ;         ;
; ../source/ex_mem_latch.sv        ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv                           ;         ;
; ../source/id_ex_latch.sv         ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv                            ;         ;
; ../source/alu_source_mux.sv      ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/alu_source_mux.sv                         ;         ;
; ../source/alu_a_mux.sv           ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/alu_a_mux.sv                              ;         ;
; ../source/register_file.sv       ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/register_file.sv                          ;         ;
; ../source/alu_b_mux.sv           ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/alu_b_mux.sv                              ;         ;
; ../source/extender.sv            ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/extender.sv                               ;         ;
; ../source/forward.sv             ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/forward.sv                                ;         ;
; ../source/caches.sv              ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/caches.sv                                 ;         ;
; ../source/datapath.sv            ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv                               ;         ;
; ../source/memory_control.sv      ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/memory_control.sv                         ;         ;
; ../source/ram.sv                 ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv                                    ;         ;
; ../source/pipeline.sv            ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/pipeline.sv                               ;         ;
; ../source/system.sv              ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/system.sv                                 ;         ;
; ../source/system_fpga.sv         ; yes             ; User SystemVerilog HDL File            ; /home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv                            ;         ;
; cpu_types_pkg.vh                 ; yes             ; Auto-Found Unspecified File            ; /home/ecegrid/a/mg201/ece437/pipelined/include/cpu_types_pkg.vh                         ;         ;
; datapath_cache_if.vh             ; yes             ; Auto-Found Unspecified File            ; /home/ecegrid/a/mg201/ece437/pipelined/include/datapath_cache_if.vh                     ;         ;
; register_file_if.vh              ; yes             ; Auto-Found Unspecified File            ; /home/ecegrid/a/mg201/ece437/pipelined/include/register_file_if.vh                      ;         ;
; cache_control_if.vh              ; yes             ; Auto-Found Unspecified File            ; /home/ecegrid/a/mg201/ece437/pipelined/include/cache_control_if.vh                      ;         ;
; cpu_ram_if.vh                    ; yes             ; Auto-Found Unspecified File            ; /home/ecegrid/a/mg201/ece437/pipelined/include/cpu_ram_if.vh                            ;         ;
; system_if.vh                     ; yes             ; Auto-Found Unspecified File            ; /home/ecegrid/a/mg201/ece437/pipelined/include/system_if.vh                             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; /package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_99f1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/db/altsyncram_99f1.tdf             ;         ;
; db/altsyncram_fta2.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/db/altsyncram_fta2.tdf             ;         ;
; meminit.hex                      ; yes             ; Auto-Found Memory Initialization File  ; /home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/meminit.hex                        ;         ;
; db/decode_jsa.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/db/decode_jsa.tdf                  ;         ;
; db/decode_c8a.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/db/decode_c8a.tdf                  ;         ;
; db/mux_gob.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/db/mux_gob.tdf                     ;         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction                 ; /package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd   ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                 ; /package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd        ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; /package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd           ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction                 ; /package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd      ;         ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 4,301        ;
;                                             ;              ;
; Total combinational functions               ; 3225         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 2575         ;
;     -- 3 input functions                    ; 482          ;
;     -- <=2 input functions                  ; 168          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 3043         ;
;     -- arithmetic mode                      ; 182          ;
;                                             ;              ;
; Total registers                             ; 1753         ;
;     -- Dedicated logic registers            ; 1753         ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 106          ;
; Total memory bits                           ; 524288       ;
; Embedded Multiplier 9-bit elements          ; 0            ;
; Maximum fan-out node                        ; KEY[3]~input ;
; Maximum fan-out                             ; 1606         ;
; Total fan-out                               ; 21343        ;
; Average fan-out                             ; 4.06         ;
+---------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                         ; Library Name ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |system_fpga                                                           ; 3225 (57)         ; 1753 (0)     ; 524288      ; 0            ; 0       ; 0         ; 106  ; 0            ; |system_fpga                                                                                                                                                                ; work         ;
;    |sld_hub:auto_hub|                                                  ; 112 (1)           ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|sld_hub:auto_hub                                                                                                                                               ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                   ; 111 (74)          ; 80 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                  ; work         ;
;          |sld_rom_sr:hub_info_reg|                                     ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                          ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                   ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                        ; work         ;
;    |system:CPU|                                                        ; 3056 (88)         ; 1673 (5)     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU                                                                                                                                                     ; work         ;
;       |pipeline:CPU|                                                   ; 2802 (0)          ; 1561 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|pipeline:CPU                                                                                                                                        ; work         ;
;          |caches:CM|                                                   ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|pipeline:CPU|caches:CM                                                                                                                              ; work         ;
;          |datapath:DP|                                                 ; 2768 (60)         ; 1529 (1)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP                                                                                                                            ; work         ;
;             |alu:ALU|                                                  ; 600 (600)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|alu:ALU                                                                                                                    ; work         ;
;             |alu_a_mux:ALUAMUX|                                        ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|alu_a_mux:ALUAMUX                                                                                                          ; work         ;
;             |alu_b_mux:ALUBMUX|                                        ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|alu_b_mux:ALUBMUX                                                                                                          ; work         ;
;             |alu_source_mux:alusourceMUX|                              ; 39 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|alu_source_mux:alusourceMUX                                                                                                ; work         ;
;             |control_unit:CONTROLUNIT|                                 ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|control_unit:CONTROLUNIT                                                                                                   ; work         ;
;             |ex_mem_latch:EXMEM|                                       ; 192 (192)         ; 174 (174)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM                                                                                                         ; work         ;
;             |extender:EXTENDER|                                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|extender:EXTENDER                                                                                                          ; work         ;
;             |forward:FORWADUNIT|                                       ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|forward:FORWADUNIT                                                                                                         ; work         ;
;             |hazard_unit:HAZARDUNIT|                                   ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|hazard_unit:HAZARDUNIT                                                                                                     ; work         ;
;             |id_ex_latch:IDEX|                                         ; 166 (166)         ; 146 (146)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX                                                                                                           ; work         ;
;             |if_id_latch:IFID|                                         ; 65 (65)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|if_id_latch:IFID                                                                                                           ; work         ;
;             |mem_to_reg_mux:MEMTOREG|                                  ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|mem_to_reg_mux:MEMTOREG                                                                                                    ; work         ;
;             |mem_wb_latch:MEMWB|                                       ; 0 (0)             ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|mem_wb_latch:MEMWB                                                                                                         ; work         ;
;             |npc_mux:NPCMUX|                                           ; 67 (67)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|npc_mux:NPCMUX                                                                                                             ; work         ;
;             |program_count:PC|                                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|program_count:PC                                                                                                           ; work         ;
;             |register_file:REGISTER|                                   ; 1319 (1319)       ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER                                                                                                     ; work         ;
;          |memory_control:CC|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|pipeline:CPU|memory_control:CC                                                                                                                      ; work         ;
;       |ram:RAM|                                                        ; 166 (64)          ; 107 (38)     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|ram:RAM                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 102 (0)           ; 69 (0)       ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|ram:RAM|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_99f1:auto_generated|                           ; 102 (0)           ; 69 (0)       ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated                                                                              ; work         ;
;                |altsyncram_fta2:altsyncram1|                           ; 4 (0)             ; 2 (2)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1                                                  ; work         ;
;                   |decode_jsa:decode4|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_jsa:decode4                               ; work         ;
;                   |decode_jsa:decode5|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_jsa:decode5                               ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 98 (75)           ; 67 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_fpga|system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------+
; Name                                                                                                                     ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF         ;
+--------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------+
; system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; meminit.hex ;
+--------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Register name                                                                                        ; Reason for Removal                                                                             ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[31]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[15]      ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[15]                   ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[15]      ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[30]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[14]      ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[14]                   ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[14]      ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[29]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[13]      ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[13]                   ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[13]      ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[28]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[12]      ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[12]                   ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[12]      ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[27]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[11]      ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[11]                   ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[11]      ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[26]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[10]      ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[10]                   ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[10]      ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[25]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[9]       ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[9]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[9]       ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[24]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[8]       ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[8]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[8]       ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[23]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[7]       ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[7]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[7]       ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[22]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[6]       ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[6]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[6]       ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[21]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[5]       ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[5]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[5]       ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[20]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[4]       ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[4]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[4]       ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[19]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[3]       ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[3]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[3]       ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[18]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[2]       ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[2]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[2]       ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[17]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[1]       ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[1]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[1]       ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[16]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[0]       ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[1,3,5,7,9,11,13]       ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[15]  ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[2,6,10]                ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[14]  ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[0,4,8]                 ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[12]  ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[17,19,21,23,25,27,29] ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[31] ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[18,22,26]             ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[30] ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[16,20,24]             ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[28] ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_iMemLoad[15]                             ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[31]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_iMemLoad[14]                             ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[30]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_iMemLoad[13]                             ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[29]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_iMemLoad[12]                             ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[28]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_iMemLoad[11]                             ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[27]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_iMemLoad[10]                             ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[26]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[9]                              ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[25]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_iMemLoad[9]                              ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[25]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_iMemLoad[8]                              ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[24]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_iMemLoad[7]                              ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[23]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_iMemLoad[6]                              ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[22]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_iMemLoad[4]                              ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[20]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_iMemLoad[3]                              ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[19]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_iMemLoad[2]                              ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[18]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[1]                              ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[17]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_iMemLoad[1]                              ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[17]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_iMemLoad[0]                              ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[16]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[3,7,11]                          ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[15]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[2,6,10]                          ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[14]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[1,5,9]                           ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[13]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[0,4,8]                           ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[12]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[17,21,25]                       ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[29]           ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[16,20,24]                       ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[28]           ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[19,23]                          ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[27]           ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[18,22]                          ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[26]           ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_iMemLoad[5]                              ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[5]            ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_imemload_output[0]                         ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[0]  ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[12]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[15]  ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[28]                   ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[31] ;
; system:CPU|pipeline:CPU|datapath:DP|mem_wb_latch:MEMWB|temp_upper16[3,7,11]                          ; Merged with system:CPU|pipeline:CPU|datapath:DP|mem_wb_latch:MEMWB|temp_upper16[15]            ;
; system:CPU|pipeline:CPU|datapath:DP|mem_wb_latch:MEMWB|temp_upper16[2,6,10]                          ; Merged with system:CPU|pipeline:CPU|datapath:DP|mem_wb_latch:MEMWB|temp_upper16[14]            ;
; system:CPU|pipeline:CPU|datapath:DP|mem_wb_latch:MEMWB|temp_upper16[1,5,9]                           ; Merged with system:CPU|pipeline:CPU|datapath:DP|mem_wb_latch:MEMWB|temp_upper16[13]            ;
; system:CPU|pipeline:CPU|datapath:DP|mem_wb_latch:MEMWB|temp_upper16[0,4,8]                           ; Merged with system:CPU|pipeline:CPU|datapath:DP|mem_wb_latch:MEMWB|temp_upper16[12]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[15]                             ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[31]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[14]                             ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[30]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[13]                             ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[29]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[12]                             ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[28]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[11]                             ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[27]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[10]                             ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[26]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[0]                              ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[16]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[27]                             ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[29]           ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[8]                              ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[24]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[7]                              ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[23]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[6]                              ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[22]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[5]                              ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[21]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[4]                              ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[20]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[3]                              ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[19]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[2]                              ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[18]            ;
; system:CPU|pipeline:CPU|datapath:DP|mem_wb_latch:MEMWB|temp_upper16[13..15]                          ; Merged with system:CPU|pipeline:CPU|datapath:DP|mem_wb_latch:MEMWB|temp_upper16[12]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[13..15]                          ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[12]            ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[28,29]                          ; Merged with system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_signZero[26]           ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[15]                    ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[14]  ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[31]                   ; Merged with system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_signzerovalue_output[30] ;
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[14]                    ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[12]                              ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|mem_wb_latch:MEMWB|temp_upper16[12]                              ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][0]                       ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][1]                       ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][2]                       ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][3]                       ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][4]                       ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][24]                      ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][10]                      ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][13]                      ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][18]                      ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][28]                      ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][14]                      ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][15]                      ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][17]                      ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][25]                      ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][5]                       ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][31]                      ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][6]                       ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][7]                       ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][30]                      ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][29]                      ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][27]                      ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][26]                      ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][8]                       ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][9]                       ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][23]                      ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][22]                      ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][21]                      ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][20]                      ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][19]                      ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][16]                      ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][11]                      ; Stuck at GND due to stuck port data_in                                                         ;
; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][12]                      ; Stuck at GND due to stuck port data_in                                                         ;
; Total Number of Removed Registers = 172                                                              ;                                                                                                ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                      ;
+-----------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+-----------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_uppersixteen_output[14] ; Stuck at GND              ; system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_upper16[12],         ;
;                                                                                   ; due to stuck port data_in ; system:CPU|pipeline:CPU|datapath:DP|mem_wb_latch:MEMWB|temp_upper16[12],         ;
;                                                                                   ;                           ; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][0],  ;
;                                                                                   ;                           ; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][1],  ;
;                                                                                   ;                           ; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][2],  ;
;                                                                                   ;                           ; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][3],  ;
;                                                                                   ;                           ; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][4],  ;
;                                                                                   ;                           ; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][10], ;
;                                                                                   ;                           ; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][13], ;
;                                                                                   ;                           ; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][14], ;
;                                                                                   ;                           ; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][15], ;
;                                                                                   ;                           ; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][5],  ;
;                                                                                   ;                           ; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][6],  ;
;                                                                                   ;                           ; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][7],  ;
;                                                                                   ;                           ; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][8],  ;
;                                                                                   ;                           ; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][9],  ;
;                                                                                   ;                           ; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][11], ;
;                                                                                   ;                           ; system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][12]  ;
+-----------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1753  ;
; Number of registers using Synchronous Clear  ; 25    ;
; Number of registers using Synchronous Load   ; 58    ;
; Number of registers using Asynchronous Clear ; 1626  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1660  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 3                                       ;         ;
+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |system_fpga|system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |system_fpga|system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system_fpga|system:CPU|ram:RAM|lcount[3]                                                                                                                                                   ;
; 3:1                ; 168 bits  ; 336 LEs       ; 168 LEs              ; 168 LEs                ; Yes        ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_rdat1[13]                                                                                                          ;
; 3:1                ; 129 bits  ; 258 LEs       ; 129 LEs              ; 129 LEs                ; Yes        ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_rdat_one_output[23]                                                                                                  ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|if_id_latch:IFID|temp_NPC_output[26]                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |system_fpga|system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_regdst_output[0]                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|storeregister[0][17]                                                                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |system_fpga|system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_branchDest[4]                                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_branch_output                                                                                                        ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_ALUop_output[2]                                                                                                      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |system_fpga|system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system_fpga|system:CPU|ram:RAM|ramif.ramload[0]                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |system_fpga|system:CPU|pipeline:CPU|memory_control:CC|ccif.ramstore[14]                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|mem_to_reg_mux:MEMTOREG|Mux25                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|mem_to_reg_mux:MEMTOREG|Mux10                                                                                                              ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|alu_source_mux:alusourceMUX|Mux7                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|alu_source_mux:alusourceMUX|Mux31                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|npc_mux:NPCMUX|Mux30                                                                                                                       ;
; 5:1                ; 28 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; No         ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|npc_mux:NPCMUX|Mux7                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system_fpga|system:CPU|pipeline:CPU|memory_control:CC|ccif.ramaddr[1]                                                                                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|alu_a_mux:ALUAMUX|alu_a_mux_output[11]                                                                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|alu_a_mux:ALUAMUX|alu_a_mux_output[25]                                                                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|alu_b_mux:ALUBMUX|alu_b_mux_output[5]                                                                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|alu_b_mux:ALUBMUX|alu_b_mux_output[27]                                                                                                     ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|Mux16                                                                                                               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER|Mux35                                                                                                               ;
; 21:1               ; 8 bits    ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; No         ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|alu:ALU|Mux19                                                                                                                              ;
; 21:1               ; 8 bits    ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; No         ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|alu:ALU|Mux8                                                                                                                               ;
; 22:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|alu:ALU|Mux27                                                                                                                              ;
; 22:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|alu:ALU|Mux4                                                                                                                               ;
; 23:1               ; 2 bits    ; 30 LEs        ; 16 LEs               ; 14 LEs                 ; No         ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|alu:ALU|Mux29                                                                                                                              ;
; 23:1               ; 2 bits    ; 30 LEs        ; 16 LEs               ; 14 LEs                 ; No         ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|alu:ALU|Mux2                                                                                                                               ;
; 24:1               ; 2 bits    ; 32 LEs        ; 18 LEs               ; 14 LEs                 ; No         ; |system_fpga|system:CPU|pipeline:CPU|datapath:DP|alu:ALU|Mux0                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system_fpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |system_fpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |system_fpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |system_fpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                      ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |system_fpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                               ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |system_fpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:CPU ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; CLKDIV         ; 2     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:CPU|pipeline:CPU ;
+----------------+----------------------------------+------------------+
; Parameter Name ; Value                            ; Type             ;
+----------------+----------------------------------+------------------+
; PC0            ; 00000000000000000000000000000000 ; Unsigned Binary  ;
+----------------+----------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:CPU|pipeline:CPU|cache_control_if:ccif ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; CPUS           ; 1     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:CPU|pipeline:CPU|datapath:DP ;
+----------------+----------------------------------+------------------------------+
; Parameter Name ; Value                            ; Type                         ;
+----------------+----------------------------------+------------------------------+
; PC_INIT        ; 00000000000000000000000000000000 ; Unsigned Binary              ;
+----------------+----------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:CPU|pipeline:CPU|caches:CM ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; CPUID          ; 0     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:CPU|pipeline:CPU|memory_control:CC ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; CPUS           ; 2     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:CPU|ram:RAM     ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BAD            ; 10111010110100011011101011010001 ; Unsigned Binary ;
; LAT            ; 1                                ; Signed Integer  ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:CPU|ram:RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; meminit.hex          ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_99f1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 1                                                  ;
; Entity Instance                           ; system:CPU|ram:RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                        ;
;     -- WIDTH_A                            ; 32                                                 ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:CPU|pipeline:CPU|datapath:DP|npc_mux:NPCMUX" ;
+----------------+-------+----------+--------------------------------------------+
; Port           ; Type  ; Severity ; Details                                    ;
+----------------+-------+----------+--------------------------------------------+
; jumpPC[31..30] ; Input ; Info     ; Stuck at GND                               ;
; jumpPC[1..0]   ; Input ; Info     ; Stuck at GND                               ;
+----------------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:CPU|pipeline:CPU|datapath:DP|mem_wb_latch:MEMWB"                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; pcselect ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM"                                         ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; signZero[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX" ;
+---------------------+-------+----------+-----------------------------------------+
; Port                ; Type  ; Severity ; Details                                 ;
+---------------------+-------+----------+-----------------------------------------+
; uppersixteen[15..0] ; Input ; Info     ; Stuck at GND                            ;
+---------------------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:CPU|pipeline:CPU|datapath:DP|hazard_unit:HAZARDUNIT"                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; mem_wb_stall ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:CPU|pipeline:CPU|datapath:DP|alu:ALU"                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; NEGATIVE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; OVERFLOW ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                      ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; 0              ; RAM         ; 32    ; 16384 ; Read/Write ; system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:07     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Feb 25 15:32:11 2014
Info: Command: quartus_map system_fpga -c system_fpga
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 3 design units, including 2 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/control_unit.sv
    Info (12022): Found design unit 1: cpu_types_pkg (SystemVerilog)
    Info (12023): Found entity 1: datapath_cache_if
    Info (12023): Found entity 2: control_unit
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/alu.sv
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/reg_dest_mux.sv
    Info (12023): Found entity 1: reg_dest_mux
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/branch_mux.sv
    Info (12023): Found entity 1: branch_mux
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/mem_to_reg_mux.sv
    Info (12023): Found entity 1: mem_to_reg_mux
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/npc_mux.sv
    Info (12023): Found entity 1: npc_mux
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/mem_wb_latch.sv
    Info (12023): Found entity 1: register_file_if
    Info (12023): Found entity 2: mem_wb_latch
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv
    Info (12023): Found entity 1: hazard_unit
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv
    Info (12023): Found entity 1: if_id_latch
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/program_count.sv
    Info (12023): Found entity 1: program_count
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv
    Info (12023): Found entity 1: ex_mem_latch
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv
    Info (12023): Found entity 1: id_ex_latch
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/alu_source_mux.sv
    Info (12023): Found entity 1: alu_source_mux
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/alu_a_mux.sv
    Info (12023): Found entity 1: alu_a_mux
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/register_file.sv
    Info (12023): Found entity 1: register_file
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/alu_b_mux.sv
    Info (12023): Found entity 1: alu_b_mux
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/extender.sv
    Info (12023): Found entity 1: extender
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/forward.sv
    Info (12023): Found entity 1: forward
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/caches.sv
    Info (12023): Found entity 1: cache_control_if
    Info (12023): Found entity 2: caches
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/memory_control.sv
    Info (12023): Found entity 1: memory_control
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv
    Info (12023): Found entity 1: cpu_ram_if
    Info (12023): Found entity 2: ram
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/pipeline.sv
    Info (12023): Found entity 1: pipeline
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/system.sv
    Info (12023): Found entity 1: system_if
    Info (12023): Found entity 2: system
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv
    Info (12023): Found entity 1: system_fpga
Info (12127): Elaborating entity "system_fpga" for the top level hierarchy
Warning (10034): Output port "LEDR[17..16]" at system_fpga.sv(18) has no driver
Warning (10034): Output port "LEDG[7..0]" at system_fpga.sv(19) has no driver
Info (12128): Elaborating entity "system_if" for hierarchy "system_if:syif"
Warning (12158): Entity "system_if" contains only dangling pins
Info (12128): Elaborating entity "system" for hierarchy "system:CPU"
Warning (10230): Verilog HDL assignment warning at system.sv(41): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "cpu_ram_if" for hierarchy "system:CPU|cpu_ram_if:prif"
Warning (12158): Entity "cpu_ram_if" contains only dangling pins
Info (12128): Elaborating entity "pipeline" for hierarchy "system:CPU|pipeline:CPU"
Info (12128): Elaborating entity "datapath_cache_if" for hierarchy "system:CPU|pipeline:CPU|datapath_cache_if:dcif"
Warning (12158): Entity "datapath_cache_if" contains only dangling pins
Info (12128): Elaborating entity "cache_control_if" for hierarchy "system:CPU|pipeline:CPU|cache_control_if:ccif"
Warning (12158): Entity "cache_control_if" contains only dangling pins
Info (12128): Elaborating entity "datapath" for hierarchy "system:CPU|pipeline:CPU|datapath:DP"
Warning (10036): Verilog HDL or VHDL warning at datapath.sv(52): object "alu_opcode" assigned a value but never read
Warning (10034): Output port "dpif.datomic" at datapath.sv(21) has no driver
Info (12128): Elaborating entity "register_file_if" for hierarchy "system:CPU|pipeline:CPU|datapath:DP|register_file_if:registerval"
Warning (12158): Entity "register_file_if" contains only dangling pins
Info (12128): Elaborating entity "register_file" for hierarchy "system:CPU|pipeline:CPU|datapath:DP|register_file:REGISTER"
Info (12128): Elaborating entity "program_count" for hierarchy "system:CPU|pipeline:CPU|datapath:DP|program_count:PC"
Info (12128): Elaborating entity "control_unit" for hierarchy "system:CPU|pipeline:CPU|datapath:DP|control_unit:CONTROLUNIT"
Warning (10036): Verilog HDL or VHDL warning at control_unit.sv(24): object "shiftcode" assigned a value but never read
Warning (10270): Verilog HDL Case Statement warning at control_unit.sv(57): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at control_unit.sv(138): incomplete case statement has no default case item
Info (12128): Elaborating entity "alu" for hierarchy "system:CPU|pipeline:CPU|datapath:DP|alu:ALU"
Info (12128): Elaborating entity "hazard_unit" for hierarchy "system:CPU|pipeline:CPU|datapath:DP|hazard_unit:HAZARDUNIT"
Warning (10230): Verilog HDL assignment warning at hazard_unit.sv(36): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at hazard_unit.sv(38): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "forward" for hierarchy "system:CPU|pipeline:CPU|datapath:DP|forward:FORWADUNIT"
Info (12128): Elaborating entity "if_id_latch" for hierarchy "system:CPU|pipeline:CPU|datapath:DP|if_id_latch:IFID"
Info (12128): Elaborating entity "id_ex_latch" for hierarchy "system:CPU|pipeline:CPU|datapath:DP|id_ex_latch:IDEX"
Warning (10230): Verilog HDL assignment warning at id_ex_latch.sv(68): truncated value with size 3 to match size of target (2)
Info (12128): Elaborating entity "ex_mem_latch" for hierarchy "system:CPU|pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM"
Info (12128): Elaborating entity "mem_wb_latch" for hierarchy "system:CPU|pipeline:CPU|datapath:DP|mem_wb_latch:MEMWB"
Warning (10230): Verilog HDL assignment warning at mem_wb_latch.sv(66): truncated value with size 3 to match size of target (2)
Info (12128): Elaborating entity "branch_mux" for hierarchy "system:CPU|pipeline:CPU|datapath:DP|branch_mux:BRANCHMUX"
Info (12128): Elaborating entity "npc_mux" for hierarchy "system:CPU|pipeline:CPU|datapath:DP|npc_mux:NPCMUX"
Info (12128): Elaborating entity "extender" for hierarchy "system:CPU|pipeline:CPU|datapath:DP|extender:EXTENDER"
Info (12128): Elaborating entity "alu_source_mux" for hierarchy "system:CPU|pipeline:CPU|datapath:DP|alu_source_mux:alusourceMUX"
Info (12128): Elaborating entity "reg_dest_mux" for hierarchy "system:CPU|pipeline:CPU|datapath:DP|reg_dest_mux:REGDESTMUX"
Info (12128): Elaborating entity "mem_to_reg_mux" for hierarchy "system:CPU|pipeline:CPU|datapath:DP|mem_to_reg_mux:MEMTOREG"
Info (12128): Elaborating entity "alu_a_mux" for hierarchy "system:CPU|pipeline:CPU|datapath:DP|alu_a_mux:ALUAMUX"
Info (12128): Elaborating entity "alu_b_mux" for hierarchy "system:CPU|pipeline:CPU|datapath:DP|alu_b_mux:ALUBMUX"
Info (12128): Elaborating entity "caches" for hierarchy "system:CPU|pipeline:CPU|caches:CM"
Warning (10230): Verilog HDL assignment warning at caches.sv(50): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at caches.sv(51): truncated value with size 32 to match size of target (1)
Warning (10034): Output port "ccif.ccwrite[0]" at caches.sv(20) has no driver
Warning (10034): Output port "ccif.cctrans[0]" at caches.sv(20) has no driver
Info (12128): Elaborating entity "memory_control" for hierarchy "system:CPU|pipeline:CPU|memory_control:CC"
Warning (10034): Output port "ccif.ccwait[0]" at memory_control.sv(18) has no driver
Warning (10034): Output port "ccif.ccinv[0]" at memory_control.sv(18) has no driver
Warning (10034): Output port "ccif.ccsnoopaddr[0]" at memory_control.sv(18) has no driver
Info (12128): Elaborating entity "ram" for hierarchy "system:CPU|ram:RAM"
Warning (10230): Verilog HDL assignment warning at ram.sv(67): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ram.sv(90): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:CPU|ram:RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "system:CPU|ram:RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "system:CPU|ram:RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "meminit.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_99f1.tdf
    Info (12023): Found entity 1: altsyncram_99f1
Info (12128): Elaborating entity "altsyncram_99f1" for hierarchy "system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fta2.tdf
    Info (12023): Found entity 1: altsyncram_fta2
Info (12128): Elaborating entity "altsyncram_fta2" for hierarchy "system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1"
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (961) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/meminit.hex" -- setting initial value for remaining addresses to 0
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa
Info (12128): Elaborating entity "decode_jsa" for hierarchy "system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_jsa:decode4"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a
Info (12128): Elaborating entity "decode_c8a" for hierarchy "system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_c8a:rden_decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob
Info (12128): Elaborating entity "mux_gob" for hierarchy "system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|mux_gob:mux6"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011264"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "system:CPU|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
Info (21057): Implemented 4604 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 84 output pins
    Info (21061): Implemented 4429 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 46 warnings
    Info: Peak virtual memory: 446 megabytes
    Info: Processing ended: Tue Feb 25 15:32:33 2014
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:15


