Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun  5 13:09:46 2025
| Host         : eecs3007vr01 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'sim_mic_dma_axis_data_fifo_0_0'

1. Summary
----------

SUCCESS in the upgrade of sim_mic_dma_axis_data_fifo_0_0 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 16) to (Rev. 15)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun  5 13:09:44 2025
| Host         : eecs3007vr01 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mic_dma_dma_0'

1. Summary
----------

SUCCESS in the upgrade of mic_dma_dma_0 (xilinx.com:ip:axi_dma:7.1) from (Rev. 35) to (Rev. 34)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun  5 13:09:44 2025
| Host         : eecs3007vr01 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mic_dma_axis_data_fifo_0_0'

1. Summary
----------

SUCCESS in the upgrade of mic_dma_axis_data_fifo_0_0 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 16) to (Rev. 15)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun  5 13:09:44 2025
| Host         : eecs3007vr01 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mic_dma_axi_smc_0'

1. Summary
----------

SUCCESS in the upgrade of mic_dma_axi_smc_0 (xilinx.com:ip:smartconnect:1.0) from (Rev. 26) to (Rev. 25)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection and Interface Information
---------------------------------------

Connection and Interface information can not be compared for deferred elaboration IPs.
mic_dma_axi_smc_0 may have connection or interface changes.







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun  5 13:09:44 2025
| Host         : eecs3007vr01 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mic_dma_axi_mem_intercon_1_0'

1. Summary
----------

SUCCESS in the upgrade of mic_dma_axi_mem_intercon_1_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 36) to (Rev. 34)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun  5 13:09:44 2025
| Host         : eecs3007vr01 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mic_dma_axi_mem_intercon_0'

1. Summary
----------

SUCCESS in the upgrade of mic_dma_axi_mem_intercon_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 36) to (Rev. 34)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (win64) Build 6060944 Thu Mar 06 19:10:01 MST 2025
| Date         : Fri May 30 16:51:13 2025
| Host         : DK-SLS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'sim_mic_dma_axis_data_fifo_0_0'

1. Summary
----------

SUCCESS in the upgrade of sim_mic_dma_axis_data_fifo_0_0 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (win64) Build 6060944 Thu Mar 06 19:10:01 MST 2025
| Date         : Fri May 30 16:51:10 2025
| Host         : DK-SLS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mic_dma_dma_0'

1. Summary
----------

SUCCESS in the upgrade of mic_dma_dma_0 (xilinx.com:ip:axi_dma:7.1) from (Rev. 34) to (Rev. 35)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (win64) Build 6060944 Thu Mar 06 19:10:01 MST 2025
| Date         : Fri May 30 16:51:10 2025
| Host         : DK-SLS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mic_dma_axis_data_fifo_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mic_dma_axis_data_fifo_0_0 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 15) to (Rev. 16)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'PROG_FULL_THRESH' from '11' to '202' has been ignored for IP 'mic_dma_axis_data_fifo_0_0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 -user_name mic_dma_axis_data_fifo_0_0
set_property -dict "\
  CONFIG.ACLKEN_CONV_MODE {0} \
  CONFIG.Component_Name {mic_dma_axis_data_fifo_0_0} \
  CONFIG.ENABLE_ECC {0} \
  CONFIG.FIFO_DEPTH {1024} \
  CONFIG.FIFO_MEMORY_TYPE {auto} \
  CONFIG.FIFO_MODE {1} \
  CONFIG.HAS_AEMPTY {0} \
  CONFIG.HAS_AFULL {0} \
  CONFIG.HAS_ECC_ERR_INJECT {0} \
  CONFIG.HAS_PROG_EMPTY {0} \
  CONFIG.HAS_PROG_FULL {0} \
  CONFIG.HAS_RD_DATA_COUNT {0} \
  CONFIG.HAS_TKEEP {0} \
  CONFIG.HAS_TLAST {1} \
  CONFIG.HAS_TREADY {1} \
  CONFIG.HAS_TSTRB {0} \
  CONFIG.HAS_WR_DATA_COUNT {0} \
  CONFIG.IS_ACLK_ASYNC {0} \
  CONFIG.M_AXIS.CLK_DOMAIN {mic_dma_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXIS.FREQ_HZ {100000000} \
  CONFIG.M_AXIS.HAS_TKEEP {0} \
  CONFIG.M_AXIS.HAS_TLAST {1} \
  CONFIG.M_AXIS.HAS_TREADY {1} \
  CONFIG.M_AXIS.HAS_TSTRB {0} \
  CONFIG.M_AXIS.INSERT_VIP {0} \
  CONFIG.M_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M_AXIS.PHASE {0.0} \
  CONFIG.M_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.M_AXIS.TDEST_WIDTH {0} \
  CONFIG.M_AXIS.TID_WIDTH {0} \
  CONFIG.M_AXIS.TUSER_WIDTH {0} \
  CONFIG.PROG_EMPTY_THRESH {5} \
  CONFIG.PROG_FULL_THRESH {202} \
  CONFIG.SYNCHRONIZATION_STAGES {3} \
  CONFIG.S_AXIS.CLK_DOMAIN {mic_dma_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXIS.FREQ_HZ {100000000} \
  CONFIG.S_AXIS.HAS_TKEEP {0} \
  CONFIG.S_AXIS.HAS_TLAST {1} \
  CONFIG.S_AXIS.HAS_TREADY {1} \
  CONFIG.S_AXIS.HAS_TSTRB {0} \
  CONFIG.S_AXIS.INSERT_VIP {0} \
  CONFIG.S_AXIS.LAYERED_METADATA {undef} \
  CONFIG.S_AXIS.PHASE {0.0} \
  CONFIG.S_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.S_AXIS.TDEST_WIDTH {0} \
  CONFIG.S_AXIS.TID_WIDTH {0} \
  CONFIG.S_AXIS.TUSER_WIDTH {0} \
  CONFIG.S_CLKIF.ASSOCIATED_BUSIF {S_AXIS:M_AXIS} \
  CONFIG.S_CLKIF.ASSOCIATED_PORT {} \
  CONFIG.S_CLKIF.ASSOCIATED_RESET {s_axis_aresetn} \
  CONFIG.S_CLKIF.CLK_DOMAIN {mic_dma_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_CLKIF.FREQ_HZ {100000000} \
  CONFIG.S_CLKIF.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S_CLKIF.INSERT_VIP {0} \
  CONFIG.S_CLKIF.PHASE {0.0} \
  CONFIG.S_RSTIF.INSERT_VIP {0} \
  CONFIG.S_RSTIF.POLARITY {ACTIVE_LOW} \
  CONFIG.TDATA_NUM_BYTES {4} \
  CONFIG.TDEST_WIDTH {0} \
  CONFIG.TID_WIDTH {0} \
  CONFIG.TUSER_WIDTH {0} " [get_ips mic_dma_axis_data_fifo_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (win64) Build 6060944 Thu Mar 06 19:10:01 MST 2025
| Date         : Fri May 30 16:51:10 2025
| Host         : DK-SLS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mic_dma_axi_smc_0'

1. Summary
----------

SUCCESS in the upgrade of mic_dma_axi_smc_0 (xilinx.com:ip:smartconnect:1.0) from (Rev. 25) to (Rev. 26)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection and Interface Information
---------------------------------------

Connection and Interface information can not be compared for deferred elaboration IPs.
mic_dma_axi_smc_0 may have connection or interface changes.







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (win64) Build 6060944 Thu Mar 06 19:10:01 MST 2025
| Date         : Fri May 30 16:51:10 2025
| Host         : DK-SLS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mic_dma_axi_mem_intercon_1_0'

1. Summary
----------

SUCCESS in the upgrade of mic_dma_axi_mem_intercon_1_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 34) to (Rev. 36)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (win64) Build 6060944 Thu Mar 06 19:10:01 MST 2025
| Date         : Fri May 30 16:51:10 2025
| Host         : DK-SLS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mic_dma_axi_mem_intercon_0'

1. Summary
----------

SUCCESS in the upgrade of mic_dma_axi_mem_intercon_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 34) to (Rev. 36)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu May 29 13:05:37 2025
| Host         : eecs3007vr01 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'sim_mic_dma_axis_data_fifo_0_0'

1. Summary
----------

SUCCESS in the upgrade of sim_mic_dma_axis_data_fifo_0_0 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 16) to (Rev. 15)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu May 29 13:05:35 2025
| Host         : eecs3007vr01 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mic_dma_dma_0'

1. Summary
----------

SUCCESS in the upgrade of mic_dma_dma_0 (xilinx.com:ip:axi_dma:7.1) from (Rev. 35) to (Rev. 34)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu May 29 13:05:35 2025
| Host         : eecs3007vr01 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mic_dma_axis_data_fifo_0_0'

1. Summary
----------

SUCCESS in the upgrade of mic_dma_axis_data_fifo_0_0 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 16) to (Rev. 15)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu May 29 13:05:35 2025
| Host         : eecs3007vr01 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mic_dma_axi_smc_0'

1. Summary
----------

SUCCESS in the upgrade of mic_dma_axi_smc_0 (xilinx.com:ip:smartconnect:1.0) from (Rev. 26) to (Rev. 25)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection and Interface Information
---------------------------------------

Connection and Interface information can not be compared for deferred elaboration IPs.
mic_dma_axi_smc_0 may have connection or interface changes.







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu May 29 13:05:35 2025
| Host         : eecs3007vr01 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mic_dma_axi_mem_intercon_1_0'

1. Summary
----------

SUCCESS in the upgrade of mic_dma_axi_mem_intercon_1_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 36) to (Rev. 34)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu May 29 13:05:35 2025
| Host         : eecs3007vr01 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mic_dma_axi_mem_intercon_0'

1. Summary
----------

SUCCESS in the upgrade of mic_dma_axi_mem_intercon_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 36) to (Rev. 34)

