
IO_Tile_1_17

 (3 1)  (45 273)  (45 273)  IO control bit: IOUP_REN_1

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0

 (12 10)  (52 283)  (52 283)  routing T_1_17.lc_trk_g1_4 <X> T_1_17.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (53 283)  (53 283)  routing T_1_17.lc_trk_g1_4 <X> T_1_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (22 283)  (22 283)  IOB_1 IO Functioning bit
 (13 11)  (53 282)  (53 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (35 285)  (35 285)  routing T_1_17.logic_op_bnr_4 <X> T_1_17.lc_trk_g1_4
 (7 13)  (37 285)  (37 285)  Enable bit of Mux _local_links/g1_mux_4 => logic_op_bnr_4 lc_trk_g1_4
 (17 13)  (23 285)  (23 285)  IOB_1 IO Functioning bit
 (16 14)  (22 287)  (22 287)  IOB_1 IO Functioning bit


IO_Tile_2_17

 (3 1)  (99 273)  (99 273)  IO control bit: IOUP_REN_1

 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (4 8)  (88 280)  (88 280)  routing T_2_17.logic_op_bot_0 <X> T_2_17.lc_trk_g1_0
 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0

 (4 9)  (88 281)  (88 281)  routing T_2_17.logic_op_bot_0 <X> T_2_17.lc_trk_g1_0
 (7 9)  (91 281)  (91 281)  Enable bit of Mux _local_links/g1_mux_0 => logic_op_bot_0 lc_trk_g1_0
 (12 10)  (106 283)  (106 283)  routing T_2_17.lc_trk_g1_0 <X> T_2_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (76 283)  (76 283)  IOB_1 IO Functioning bit
 (13 11)  (107 282)  (107 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (77 285)  (77 285)  IOB_1 IO Functioning bit
 (16 14)  (76 287)  (76 287)  IOB_1 IO Functioning bit


IO_Tile_3_17

 (3 1)  (153 273)  (153 273)  IO control bit: IOUP_REN_1

 (7 2)  (145 275)  (145 275)  Enable bit of Mux _local_links/g0_mux_3 => logic_op_bnl_3 lc_trk_g0_3
 (8 2)  (146 275)  (146 275)  routing T_3_17.logic_op_bnl_3 <X> T_3_17.lc_trk_g0_3
 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0

 (16 10)  (130 283)  (130 283)  IOB_1 IO Functioning bit
 (12 11)  (160 282)  (160 282)  routing T_3_17.lc_trk_g0_3 <X> T_3_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 282)  (161 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 285)  (131 285)  IOB_1 IO Functioning bit
 (16 14)  (130 287)  (130 287)  IOB_1 IO Functioning bit


IO_Tile_4_17

 (16 0)  (172 272)  (172 272)  IOB_0 IO Functioning bit
 (3 1)  (195 273)  (195 273)  IO control bit: IOUP_REN_1

 (17 3)  (173 274)  (173 274)  IOB_0 IO Functioning bit
 (12 4)  (202 276)  (202 276)  routing T_4_17.lc_trk_g1_5 <X> T_4_17.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (203 276)  (203 276)  routing T_4_17.lc_trk_g1_5 <X> T_4_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (172 276)  (172 276)  IOB_0 IO Functioning bit
 (13 5)  (203 277)  (203 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (194 279)  (194 279)  IO control bit: IOUP_REN_0

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0

 (12 10)  (202 283)  (202 283)  routing T_4_17.lc_trk_g1_4 <X> T_4_17.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (203 283)  (203 283)  routing T_4_17.lc_trk_g1_4 <X> T_4_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (172 283)  (172 283)  IOB_1 IO Functioning bit
 (13 11)  (203 282)  (203 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (184 284)  (184 284)  routing T_4_17.logic_op_bot_4 <X> T_4_17.lc_trk_g1_4
 (7 12)  (187 284)  (187 284)  Enable bit of Mux _local_links/g1_mux_5 => logic_op_bot_5 lc_trk_g1_5
 (8 12)  (188 284)  (188 284)  routing T_4_17.logic_op_bot_5 <X> T_4_17.lc_trk_g1_5
 (4 13)  (184 285)  (184 285)  routing T_4_17.logic_op_bot_4 <X> T_4_17.lc_trk_g1_4
 (7 13)  (187 285)  (187 285)  Enable bit of Mux _local_links/g1_mux_4 => logic_op_bot_4 lc_trk_g1_4
 (8 13)  (188 285)  (188 285)  routing T_4_17.logic_op_bot_5 <X> T_4_17.lc_trk_g1_5
 (17 13)  (173 285)  (173 285)  IOB_1 IO Functioning bit
 (16 14)  (172 287)  (172 287)  IOB_1 IO Functioning bit


IO_Tile_5_17

 (16 0)  (226 272)  (226 272)  IOB_0 IO Functioning bit
 (3 1)  (249 273)  (249 273)  IO control bit: IOUP_REN_1

 (17 3)  (227 274)  (227 274)  IOB_0 IO Functioning bit
 (12 4)  (256 276)  (256 276)  routing T_5_17.lc_trk_g1_1 <X> T_5_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (226 276)  (226 276)  IOB_0 IO Functioning bit
 (13 5)  (257 277)  (257 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (248 279)  (248 279)  IO control bit: IOUP_REN_0

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (7 8)  (241 280)  (241 280)  Enable bit of Mux _local_links/g1_mux_1 => logic_op_bnl_1 lc_trk_g1_1
 (8 8)  (242 280)  (242 280)  routing T_5_17.logic_op_bnl_1 <X> T_5_17.lc_trk_g1_1
 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0

 (4 10)  (238 283)  (238 283)  routing T_5_17.logic_op_bot_2 <X> T_5_17.lc_trk_g1_2
 (12 10)  (256 283)  (256 283)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (226 283)  (226 283)  IOB_1 IO Functioning bit
 (4 11)  (238 282)  (238 282)  routing T_5_17.logic_op_bot_2 <X> T_5_17.lc_trk_g1_2
 (7 11)  (241 282)  (241 282)  Enable bit of Mux _local_links/g1_mux_2 => logic_op_bot_2 lc_trk_g1_2
 (12 11)  (256 282)  (256 282)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (257 282)  (257 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (227 285)  (227 285)  IOB_1 IO Functioning bit
 (16 14)  (226 287)  (226 287)  IOB_1 IO Functioning bit


IO_Tile_6_17

 (16 0)  (280 272)  (280 272)  IOB_0 IO Functioning bit
 (3 1)  (303 273)  (303 273)  IO control bit: GIOUP1_REN_1

 (17 3)  (281 274)  (281 274)  IOB_0 IO Functioning bit
 (12 4)  (310 276)  (310 276)  routing T_6_17.lc_trk_g1_3 <X> T_6_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (280 276)  (280 276)  IOB_0 IO Functioning bit
 (12 5)  (310 277)  (310 277)  routing T_6_17.lc_trk_g1_3 <X> T_6_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (311 277)  (311 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (302 279)  (302 279)  IO control bit: GIOUP1_REN_0

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (4 8)  (292 280)  (292 280)  routing T_6_17.logic_op_bnl_0 <X> T_6_17.lc_trk_g1_0
 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0

 (7 9)  (295 281)  (295 281)  Enable bit of Mux _local_links/g1_mux_0 => logic_op_bnl_0 lc_trk_g1_0
 (7 10)  (295 283)  (295 283)  Enable bit of Mux _local_links/g1_mux_3 => logic_op_bnl_3 lc_trk_g1_3
 (8 10)  (296 283)  (296 283)  routing T_6_17.logic_op_bnl_3 <X> T_6_17.lc_trk_g1_3
 (12 10)  (310 283)  (310 283)  routing T_6_17.lc_trk_g1_0 <X> T_6_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (280 283)  (280 283)  IOB_1 IO Functioning bit
 (13 11)  (311 282)  (311 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (281 285)  (281 285)  IOB_1 IO Functioning bit
 (16 14)  (280 287)  (280 287)  IOB_1 IO Functioning bit


IO_Tile_7_17

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0



IO_Tile_9_17

 (3 6)  (469 279)  (469 279)  IO control bit: IOUP_IE_1

 (3 9)  (469 281)  (469 281)  IO control bit: IOUP_IE_0



IO_Tile_10_17

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0



IO_Tile_11_17

 (3 6)  (565 279)  (565 279)  IO control bit: IOUP_IE_1

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0



IO_Tile_12_17

 (3 6)  (619 279)  (619 279)  IO control bit: IOUP_IE_1

 (3 9)  (619 281)  (619 281)  IO control bit: IOUP_IE_0



IO_Tile_0_16

 (13 1)  (4 257)  (4 257)  routing T_0_16.span4_horz_25 <X> T_0_16.span4_vert_b_0
 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



LogicTile_1_16

 (27 0)  (45 256)  (45 256)  routing T_1_16.lc_trk_g3_0 <X> T_1_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 256)  (46 256)  routing T_1_16.lc_trk_g3_0 <X> T_1_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 256)  (47 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 256)  (50 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 256)  (54 256)  LC_0 Logic Functioning bit
 (37 0)  (55 256)  (55 256)  LC_0 Logic Functioning bit
 (38 0)  (56 256)  (56 256)  LC_0 Logic Functioning bit
 (39 0)  (57 256)  (57 256)  LC_0 Logic Functioning bit
 (44 0)  (62 256)  (62 256)  LC_0 Logic Functioning bit
 (45 0)  (63 256)  (63 256)  LC_0 Logic Functioning bit
 (40 1)  (58 257)  (58 257)  LC_0 Logic Functioning bit
 (41 1)  (59 257)  (59 257)  LC_0 Logic Functioning bit
 (42 1)  (60 257)  (60 257)  LC_0 Logic Functioning bit
 (43 1)  (61 257)  (61 257)  LC_0 Logic Functioning bit
 (49 1)  (67 257)  (67 257)  Carry_In_Mux bit 

 (2 2)  (20 258)  (20 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (25 2)  (43 258)  (43 258)  routing T_1_16.bnr_op_6 <X> T_1_16.lc_trk_g0_6
 (28 2)  (46 258)  (46 258)  routing T_1_16.lc_trk_g2_2 <X> T_1_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 258)  (47 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 258)  (50 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 258)  (54 258)  LC_1 Logic Functioning bit
 (37 2)  (55 258)  (55 258)  LC_1 Logic Functioning bit
 (38 2)  (56 258)  (56 258)  LC_1 Logic Functioning bit
 (39 2)  (57 258)  (57 258)  LC_1 Logic Functioning bit
 (44 2)  (62 258)  (62 258)  LC_1 Logic Functioning bit
 (48 2)  (66 258)  (66 258)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (18 259)  (18 259)  routing T_1_16.glb_netwk_1 <X> T_1_16.wire_logic_cluster/lc_7/clk
 (22 3)  (40 259)  (40 259)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (43 259)  (43 259)  routing T_1_16.bnr_op_6 <X> T_1_16.lc_trk_g0_6
 (30 3)  (48 259)  (48 259)  routing T_1_16.lc_trk_g2_2 <X> T_1_16.wire_logic_cluster/lc_1/in_1
 (40 3)  (58 259)  (58 259)  LC_1 Logic Functioning bit
 (41 3)  (59 259)  (59 259)  LC_1 Logic Functioning bit
 (42 3)  (60 259)  (60 259)  LC_1 Logic Functioning bit
 (43 3)  (61 259)  (61 259)  LC_1 Logic Functioning bit
 (14 4)  (32 260)  (32 260)  routing T_1_16.bnr_op_0 <X> T_1_16.lc_trk_g1_0
 (21 4)  (39 260)  (39 260)  routing T_1_16.bnr_op_3 <X> T_1_16.lc_trk_g1_3
 (22 4)  (40 260)  (40 260)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (45 260)  (45 260)  routing T_1_16.lc_trk_g1_0 <X> T_1_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 260)  (47 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 260)  (50 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 260)  (54 260)  LC_2 Logic Functioning bit
 (37 4)  (55 260)  (55 260)  LC_2 Logic Functioning bit
 (38 4)  (56 260)  (56 260)  LC_2 Logic Functioning bit
 (39 4)  (57 260)  (57 260)  LC_2 Logic Functioning bit
 (44 4)  (62 260)  (62 260)  LC_2 Logic Functioning bit
 (14 5)  (32 261)  (32 261)  routing T_1_16.bnr_op_0 <X> T_1_16.lc_trk_g1_0
 (17 5)  (35 261)  (35 261)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 5)  (39 261)  (39 261)  routing T_1_16.bnr_op_3 <X> T_1_16.lc_trk_g1_3
 (40 5)  (58 261)  (58 261)  LC_2 Logic Functioning bit
 (41 5)  (59 261)  (59 261)  LC_2 Logic Functioning bit
 (42 5)  (60 261)  (60 261)  LC_2 Logic Functioning bit
 (43 5)  (61 261)  (61 261)  LC_2 Logic Functioning bit
 (14 6)  (32 262)  (32 262)  routing T_1_16.bnr_op_4 <X> T_1_16.lc_trk_g1_4
 (17 6)  (35 262)  (35 262)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (36 262)  (36 262)  routing T_1_16.bnr_op_5 <X> T_1_16.lc_trk_g1_5
 (25 6)  (43 262)  (43 262)  routing T_1_16.wire_logic_cluster/lc_6/out <X> T_1_16.lc_trk_g1_6
 (27 6)  (45 262)  (45 262)  routing T_1_16.lc_trk_g1_3 <X> T_1_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 262)  (47 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 262)  (50 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 262)  (54 262)  LC_3 Logic Functioning bit
 (37 6)  (55 262)  (55 262)  LC_3 Logic Functioning bit
 (38 6)  (56 262)  (56 262)  LC_3 Logic Functioning bit
 (39 6)  (57 262)  (57 262)  LC_3 Logic Functioning bit
 (44 6)  (62 262)  (62 262)  LC_3 Logic Functioning bit
 (14 7)  (32 263)  (32 263)  routing T_1_16.bnr_op_4 <X> T_1_16.lc_trk_g1_4
 (17 7)  (35 263)  (35 263)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (36 263)  (36 263)  routing T_1_16.bnr_op_5 <X> T_1_16.lc_trk_g1_5
 (22 7)  (40 263)  (40 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (48 263)  (48 263)  routing T_1_16.lc_trk_g1_3 <X> T_1_16.wire_logic_cluster/lc_3/in_1
 (40 7)  (58 263)  (58 263)  LC_3 Logic Functioning bit
 (41 7)  (59 263)  (59 263)  LC_3 Logic Functioning bit
 (42 7)  (60 263)  (60 263)  LC_3 Logic Functioning bit
 (43 7)  (61 263)  (61 263)  LC_3 Logic Functioning bit
 (27 8)  (45 264)  (45 264)  routing T_1_16.lc_trk_g1_4 <X> T_1_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 264)  (47 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 264)  (48 264)  routing T_1_16.lc_trk_g1_4 <X> T_1_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 264)  (50 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 264)  (54 264)  LC_4 Logic Functioning bit
 (37 8)  (55 264)  (55 264)  LC_4 Logic Functioning bit
 (38 8)  (56 264)  (56 264)  LC_4 Logic Functioning bit
 (39 8)  (57 264)  (57 264)  LC_4 Logic Functioning bit
 (44 8)  (62 264)  (62 264)  LC_4 Logic Functioning bit
 (22 9)  (40 265)  (40 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (40 9)  (58 265)  (58 265)  LC_4 Logic Functioning bit
 (41 9)  (59 265)  (59 265)  LC_4 Logic Functioning bit
 (42 9)  (60 265)  (60 265)  LC_4 Logic Functioning bit
 (43 9)  (61 265)  (61 265)  LC_4 Logic Functioning bit
 (27 10)  (45 266)  (45 266)  routing T_1_16.lc_trk_g1_5 <X> T_1_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 266)  (47 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 266)  (48 266)  routing T_1_16.lc_trk_g1_5 <X> T_1_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 266)  (50 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 266)  (54 266)  LC_5 Logic Functioning bit
 (37 10)  (55 266)  (55 266)  LC_5 Logic Functioning bit
 (38 10)  (56 266)  (56 266)  LC_5 Logic Functioning bit
 (39 10)  (57 266)  (57 266)  LC_5 Logic Functioning bit
 (44 10)  (62 266)  (62 266)  LC_5 Logic Functioning bit
 (40 11)  (58 267)  (58 267)  LC_5 Logic Functioning bit
 (41 11)  (59 267)  (59 267)  LC_5 Logic Functioning bit
 (42 11)  (60 267)  (60 267)  LC_5 Logic Functioning bit
 (43 11)  (61 267)  (61 267)  LC_5 Logic Functioning bit
 (14 12)  (32 268)  (32 268)  routing T_1_16.wire_logic_cluster/lc_0/out <X> T_1_16.lc_trk_g3_0
 (27 12)  (45 268)  (45 268)  routing T_1_16.lc_trk_g1_6 <X> T_1_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 268)  (47 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 268)  (48 268)  routing T_1_16.lc_trk_g1_6 <X> T_1_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 268)  (50 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 268)  (54 268)  LC_6 Logic Functioning bit
 (37 12)  (55 268)  (55 268)  LC_6 Logic Functioning bit
 (38 12)  (56 268)  (56 268)  LC_6 Logic Functioning bit
 (39 12)  (57 268)  (57 268)  LC_6 Logic Functioning bit
 (44 12)  (62 268)  (62 268)  LC_6 Logic Functioning bit
 (45 12)  (63 268)  (63 268)  LC_6 Logic Functioning bit
 (17 13)  (35 269)  (35 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (48 269)  (48 269)  routing T_1_16.lc_trk_g1_6 <X> T_1_16.wire_logic_cluster/lc_6/in_1
 (40 13)  (58 269)  (58 269)  LC_6 Logic Functioning bit
 (41 13)  (59 269)  (59 269)  LC_6 Logic Functioning bit
 (42 13)  (60 269)  (60 269)  LC_6 Logic Functioning bit
 (43 13)  (61 269)  (61 269)  LC_6 Logic Functioning bit
 (46 13)  (64 269)  (64 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (18 270)  (18 270)  routing T_1_16.glb_netwk_6 <X> T_1_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 270)  (19 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (29 14)  (47 270)  (47 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 270)  (48 270)  routing T_1_16.lc_trk_g0_6 <X> T_1_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 270)  (50 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (55 270)  (55 270)  LC_7 Logic Functioning bit
 (39 14)  (57 270)  (57 270)  LC_7 Logic Functioning bit
 (41 14)  (59 270)  (59 270)  LC_7 Logic Functioning bit
 (43 14)  (61 270)  (61 270)  LC_7 Logic Functioning bit
 (0 15)  (18 271)  (18 271)  routing T_1_16.glb_netwk_6 <X> T_1_16.wire_logic_cluster/lc_7/s_r
 (30 15)  (48 271)  (48 271)  routing T_1_16.lc_trk_g0_6 <X> T_1_16.wire_logic_cluster/lc_7/in_1
 (37 15)  (55 271)  (55 271)  LC_7 Logic Functioning bit
 (39 15)  (57 271)  (57 271)  LC_7 Logic Functioning bit
 (41 15)  (59 271)  (59 271)  LC_7 Logic Functioning bit
 (43 15)  (61 271)  (61 271)  LC_7 Logic Functioning bit


LogicTile_2_16

 (8 0)  (80 256)  (80 256)  routing T_2_16.sp4_v_b_7 <X> T_2_16.sp4_h_r_1
 (9 0)  (81 256)  (81 256)  routing T_2_16.sp4_v_b_7 <X> T_2_16.sp4_h_r_1
 (10 0)  (82 256)  (82 256)  routing T_2_16.sp4_v_b_7 <X> T_2_16.sp4_h_r_1
 (16 0)  (88 256)  (88 256)  routing T_2_16.sp4_v_b_1 <X> T_2_16.lc_trk_g0_1
 (17 0)  (89 256)  (89 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (90 256)  (90 256)  routing T_2_16.sp4_v_b_1 <X> T_2_16.lc_trk_g0_1
 (26 0)  (98 256)  (98 256)  routing T_2_16.lc_trk_g1_5 <X> T_2_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (100 256)  (100 256)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 256)  (101 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 256)  (102 256)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 256)  (104 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 256)  (105 256)  routing T_2_16.lc_trk_g2_3 <X> T_2_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 256)  (108 256)  LC_0 Logic Functioning bit
 (37 0)  (109 256)  (109 256)  LC_0 Logic Functioning bit
 (38 0)  (110 256)  (110 256)  LC_0 Logic Functioning bit
 (43 0)  (115 256)  (115 256)  LC_0 Logic Functioning bit
 (45 0)  (117 256)  (117 256)  LC_0 Logic Functioning bit
 (22 1)  (94 257)  (94 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (96 257)  (96 257)  routing T_2_16.bot_op_2 <X> T_2_16.lc_trk_g0_2
 (27 1)  (99 257)  (99 257)  routing T_2_16.lc_trk_g1_5 <X> T_2_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 257)  (101 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 257)  (102 257)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 257)  (103 257)  routing T_2_16.lc_trk_g2_3 <X> T_2_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 257)  (104 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (105 257)  (105 257)  routing T_2_16.lc_trk_g2_0 <X> T_2_16.input_2_0
 (38 1)  (110 257)  (110 257)  LC_0 Logic Functioning bit
 (39 1)  (111 257)  (111 257)  LC_0 Logic Functioning bit
 (2 2)  (74 258)  (74 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (9 2)  (81 258)  (81 258)  routing T_2_16.sp4_h_r_10 <X> T_2_16.sp4_h_l_36
 (10 2)  (82 258)  (82 258)  routing T_2_16.sp4_h_r_10 <X> T_2_16.sp4_h_l_36
 (21 2)  (93 258)  (93 258)  routing T_2_16.sp4_v_b_7 <X> T_2_16.lc_trk_g0_7
 (22 2)  (94 258)  (94 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (95 258)  (95 258)  routing T_2_16.sp4_v_b_7 <X> T_2_16.lc_trk_g0_7
 (27 2)  (99 258)  (99 258)  routing T_2_16.lc_trk_g3_5 <X> T_2_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 258)  (100 258)  routing T_2_16.lc_trk_g3_5 <X> T_2_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 258)  (101 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 258)  (102 258)  routing T_2_16.lc_trk_g3_5 <X> T_2_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 258)  (104 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 258)  (105 258)  routing T_2_16.lc_trk_g3_1 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 258)  (106 258)  routing T_2_16.lc_trk_g3_1 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (107 258)  (107 258)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.input_2_1
 (38 2)  (110 258)  (110 258)  LC_1 Logic Functioning bit
 (45 2)  (117 258)  (117 258)  LC_1 Logic Functioning bit
 (52 2)  (124 258)  (124 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (72 259)  (72 259)  routing T_2_16.glb_netwk_1 <X> T_2_16.wire_logic_cluster/lc_7/clk
 (29 3)  (101 259)  (101 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (104 259)  (104 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (107 259)  (107 259)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.input_2_1
 (37 3)  (109 259)  (109 259)  LC_1 Logic Functioning bit
 (40 3)  (112 259)  (112 259)  LC_1 Logic Functioning bit
 (41 3)  (113 259)  (113 259)  LC_1 Logic Functioning bit
 (5 4)  (77 260)  (77 260)  routing T_2_16.sp4_v_b_3 <X> T_2_16.sp4_h_r_3
 (14 4)  (86 260)  (86 260)  routing T_2_16.lft_op_0 <X> T_2_16.lc_trk_g1_0
 (21 4)  (93 260)  (93 260)  routing T_2_16.sp4_v_b_11 <X> T_2_16.lc_trk_g1_3
 (22 4)  (94 260)  (94 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (95 260)  (95 260)  routing T_2_16.sp4_v_b_11 <X> T_2_16.lc_trk_g1_3
 (26 4)  (98 260)  (98 260)  routing T_2_16.lc_trk_g3_5 <X> T_2_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (101 260)  (101 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 260)  (103 260)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 260)  (104 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (38 4)  (110 260)  (110 260)  LC_2 Logic Functioning bit
 (40 4)  (112 260)  (112 260)  LC_2 Logic Functioning bit
 (45 4)  (117 260)  (117 260)  LC_2 Logic Functioning bit
 (52 4)  (124 260)  (124 260)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (6 5)  (78 261)  (78 261)  routing T_2_16.sp4_v_b_3 <X> T_2_16.sp4_h_r_3
 (15 5)  (87 261)  (87 261)  routing T_2_16.lft_op_0 <X> T_2_16.lc_trk_g1_0
 (17 5)  (89 261)  (89 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (93 261)  (93 261)  routing T_2_16.sp4_v_b_11 <X> T_2_16.lc_trk_g1_3
 (27 5)  (99 261)  (99 261)  routing T_2_16.lc_trk_g3_5 <X> T_2_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 261)  (100 261)  routing T_2_16.lc_trk_g3_5 <X> T_2_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 261)  (101 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 261)  (103 261)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 261)  (104 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (105 261)  (105 261)  routing T_2_16.lc_trk_g3_1 <X> T_2_16.input_2_2
 (34 5)  (106 261)  (106 261)  routing T_2_16.lc_trk_g3_1 <X> T_2_16.input_2_2
 (41 5)  (113 261)  (113 261)  LC_2 Logic Functioning bit
 (42 5)  (114 261)  (114 261)  LC_2 Logic Functioning bit
 (16 6)  (88 262)  (88 262)  routing T_2_16.sp4_v_b_5 <X> T_2_16.lc_trk_g1_5
 (17 6)  (89 262)  (89 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (90 262)  (90 262)  routing T_2_16.sp4_v_b_5 <X> T_2_16.lc_trk_g1_5
 (28 6)  (100 262)  (100 262)  routing T_2_16.lc_trk_g2_0 <X> T_2_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 262)  (101 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 262)  (103 262)  routing T_2_16.lc_trk_g1_5 <X> T_2_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 262)  (104 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 262)  (106 262)  routing T_2_16.lc_trk_g1_5 <X> T_2_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (107 262)  (107 262)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.input_2_3
 (36 6)  (108 262)  (108 262)  LC_3 Logic Functioning bit
 (42 6)  (114 262)  (114 262)  LC_3 Logic Functioning bit
 (45 6)  (117 262)  (117 262)  LC_3 Logic Functioning bit
 (15 7)  (87 263)  (87 263)  routing T_2_16.bot_op_4 <X> T_2_16.lc_trk_g1_4
 (17 7)  (89 263)  (89 263)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (94 263)  (94 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (96 263)  (96 263)  routing T_2_16.bot_op_6 <X> T_2_16.lc_trk_g1_6
 (26 7)  (98 263)  (98 263)  routing T_2_16.lc_trk_g2_3 <X> T_2_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 263)  (100 263)  routing T_2_16.lc_trk_g2_3 <X> T_2_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 263)  (101 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (104 263)  (104 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (105 263)  (105 263)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.input_2_3
 (35 7)  (107 263)  (107 263)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.input_2_3
 (37 7)  (109 263)  (109 263)  LC_3 Logic Functioning bit
 (39 7)  (111 263)  (111 263)  LC_3 Logic Functioning bit
 (8 8)  (80 264)  (80 264)  routing T_2_16.sp4_v_b_1 <X> T_2_16.sp4_h_r_7
 (9 8)  (81 264)  (81 264)  routing T_2_16.sp4_v_b_1 <X> T_2_16.sp4_h_r_7
 (10 8)  (82 264)  (82 264)  routing T_2_16.sp4_v_b_1 <X> T_2_16.sp4_h_r_7
 (15 8)  (87 264)  (87 264)  routing T_2_16.sp4_h_r_25 <X> T_2_16.lc_trk_g2_1
 (16 8)  (88 264)  (88 264)  routing T_2_16.sp4_h_r_25 <X> T_2_16.lc_trk_g2_1
 (17 8)  (89 264)  (89 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (94 264)  (94 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (98 264)  (98 264)  routing T_2_16.lc_trk_g1_5 <X> T_2_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (100 264)  (100 264)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 264)  (101 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 264)  (102 264)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 264)  (104 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 264)  (105 264)  routing T_2_16.lc_trk_g2_3 <X> T_2_16.wire_logic_cluster/lc_4/in_3
 (39 8)  (111 264)  (111 264)  LC_4 Logic Functioning bit
 (42 8)  (114 264)  (114 264)  LC_4 Logic Functioning bit
 (43 8)  (115 264)  (115 264)  LC_4 Logic Functioning bit
 (45 8)  (117 264)  (117 264)  LC_4 Logic Functioning bit
 (16 9)  (88 265)  (88 265)  routing T_2_16.sp12_v_b_8 <X> T_2_16.lc_trk_g2_0
 (17 9)  (89 265)  (89 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (90 265)  (90 265)  routing T_2_16.sp4_h_r_25 <X> T_2_16.lc_trk_g2_1
 (27 9)  (99 265)  (99 265)  routing T_2_16.lc_trk_g1_5 <X> T_2_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 265)  (101 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 265)  (102 265)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (103 265)  (103 265)  routing T_2_16.lc_trk_g2_3 <X> T_2_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 265)  (104 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (105 265)  (105 265)  routing T_2_16.lc_trk_g2_0 <X> T_2_16.input_2_4
 (37 9)  (109 265)  (109 265)  LC_4 Logic Functioning bit
 (21 10)  (93 266)  (93 266)  routing T_2_16.sp4_h_l_34 <X> T_2_16.lc_trk_g2_7
 (22 10)  (94 266)  (94 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (95 266)  (95 266)  routing T_2_16.sp4_h_l_34 <X> T_2_16.lc_trk_g2_7
 (24 10)  (96 266)  (96 266)  routing T_2_16.sp4_h_l_34 <X> T_2_16.lc_trk_g2_7
 (27 10)  (99 266)  (99 266)  routing T_2_16.lc_trk_g3_5 <X> T_2_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 266)  (100 266)  routing T_2_16.lc_trk_g3_5 <X> T_2_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 266)  (101 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 266)  (102 266)  routing T_2_16.lc_trk_g3_5 <X> T_2_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 266)  (104 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 266)  (105 266)  routing T_2_16.lc_trk_g3_1 <X> T_2_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 266)  (106 266)  routing T_2_16.lc_trk_g3_1 <X> T_2_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 266)  (107 266)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.input_2_5
 (36 10)  (108 266)  (108 266)  LC_5 Logic Functioning bit
 (41 10)  (113 266)  (113 266)  LC_5 Logic Functioning bit
 (45 10)  (117 266)  (117 266)  LC_5 Logic Functioning bit
 (21 11)  (93 267)  (93 267)  routing T_2_16.sp4_h_l_34 <X> T_2_16.lc_trk_g2_7
 (29 11)  (101 267)  (101 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (104 267)  (104 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (107 267)  (107 267)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.input_2_5
 (36 11)  (108 267)  (108 267)  LC_5 Logic Functioning bit
 (37 11)  (109 267)  (109 267)  LC_5 Logic Functioning bit
 (38 11)  (110 267)  (110 267)  LC_5 Logic Functioning bit
 (43 11)  (115 267)  (115 267)  LC_5 Logic Functioning bit
 (46 11)  (118 267)  (118 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (12 12)  (84 268)  (84 268)  routing T_2_16.sp4_v_b_5 <X> T_2_16.sp4_h_r_11
 (16 12)  (88 268)  (88 268)  routing T_2_16.sp12_v_t_14 <X> T_2_16.lc_trk_g3_1
 (17 12)  (89 268)  (89 268)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (21 12)  (93 268)  (93 268)  routing T_2_16.sp4_v_t_14 <X> T_2_16.lc_trk_g3_3
 (22 12)  (94 268)  (94 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (95 268)  (95 268)  routing T_2_16.sp4_v_t_14 <X> T_2_16.lc_trk_g3_3
 (26 12)  (98 268)  (98 268)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 268)  (99 268)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 268)  (101 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 268)  (102 268)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 268)  (103 268)  routing T_2_16.lc_trk_g1_4 <X> T_2_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 268)  (104 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 268)  (106 268)  routing T_2_16.lc_trk_g1_4 <X> T_2_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 268)  (108 268)  LC_6 Logic Functioning bit
 (11 13)  (83 269)  (83 269)  routing T_2_16.sp4_v_b_5 <X> T_2_16.sp4_h_r_11
 (13 13)  (85 269)  (85 269)  routing T_2_16.sp4_v_b_5 <X> T_2_16.sp4_h_r_11
 (18 13)  (90 269)  (90 269)  routing T_2_16.sp12_v_t_14 <X> T_2_16.lc_trk_g3_1
 (26 13)  (98 269)  (98 269)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 269)  (99 269)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 269)  (100 269)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 269)  (101 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 269)  (102 269)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (104 269)  (104 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (105 269)  (105 269)  routing T_2_16.lc_trk_g3_3 <X> T_2_16.input_2_6
 (34 13)  (106 269)  (106 269)  routing T_2_16.lc_trk_g3_3 <X> T_2_16.input_2_6
 (35 13)  (107 269)  (107 269)  routing T_2_16.lc_trk_g3_3 <X> T_2_16.input_2_6
 (48 13)  (120 269)  (120 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (16 14)  (88 270)  (88 270)  routing T_2_16.sp12_v_t_10 <X> T_2_16.lc_trk_g3_5
 (17 14)  (89 270)  (89 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (93 270)  (93 270)  routing T_2_16.sp4_v_t_18 <X> T_2_16.lc_trk_g3_7
 (22 14)  (94 270)  (94 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (95 270)  (95 270)  routing T_2_16.sp4_v_t_18 <X> T_2_16.lc_trk_g3_7
 (27 14)  (99 270)  (99 270)  routing T_2_16.lc_trk_g1_3 <X> T_2_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 270)  (101 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 270)  (104 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (40 14)  (112 270)  (112 270)  LC_7 Logic Functioning bit
 (52 14)  (124 270)  (124 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (99 271)  (99 271)  routing T_2_16.lc_trk_g1_0 <X> T_2_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 271)  (101 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 271)  (102 271)  routing T_2_16.lc_trk_g1_3 <X> T_2_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 271)  (103 271)  routing T_2_16.lc_trk_g0_2 <X> T_2_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 271)  (104 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (105 271)  (105 271)  routing T_2_16.lc_trk_g2_1 <X> T_2_16.input_2_7


RAM_Tile_3_16

 (8 4)  (134 260)  (134 260)  routing T_3_16.sp4_v_b_10 <X> T_3_16.sp4_h_r_4
 (9 4)  (135 260)  (135 260)  routing T_3_16.sp4_v_b_10 <X> T_3_16.sp4_h_r_4
 (10 4)  (136 260)  (136 260)  routing T_3_16.sp4_v_b_10 <X> T_3_16.sp4_h_r_4
 (12 4)  (138 260)  (138 260)  routing T_3_16.sp4_v_b_11 <X> T_3_16.sp4_h_r_5
 (11 5)  (137 261)  (137 261)  routing T_3_16.sp4_v_b_11 <X> T_3_16.sp4_h_r_5
 (13 5)  (139 261)  (139 261)  routing T_3_16.sp4_v_b_11 <X> T_3_16.sp4_h_r_5
 (9 14)  (135 270)  (135 270)  routing T_3_16.sp4_v_b_10 <X> T_3_16.sp4_h_l_47


LogicTile_4_16

 (14 0)  (182 256)  (182 256)  routing T_4_16.sp4_h_l_5 <X> T_4_16.lc_trk_g0_0
 (16 0)  (184 256)  (184 256)  routing T_4_16.sp4_v_b_1 <X> T_4_16.lc_trk_g0_1
 (17 0)  (185 256)  (185 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (186 256)  (186 256)  routing T_4_16.sp4_v_b_1 <X> T_4_16.lc_trk_g0_1
 (14 1)  (182 257)  (182 257)  routing T_4_16.sp4_h_l_5 <X> T_4_16.lc_trk_g0_0
 (15 1)  (183 257)  (183 257)  routing T_4_16.sp4_h_l_5 <X> T_4_16.lc_trk_g0_0
 (16 1)  (184 257)  (184 257)  routing T_4_16.sp4_h_l_5 <X> T_4_16.lc_trk_g0_0
 (17 1)  (185 257)  (185 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (2 2)  (170 258)  (170 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (29 2)  (197 258)  (197 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (200 258)  (200 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (202 258)  (202 258)  routing T_4_16.lc_trk_g1_1 <X> T_4_16.wire_logic_cluster/lc_1/in_3
 (38 2)  (206 258)  (206 258)  LC_1 Logic Functioning bit
 (41 2)  (209 258)  (209 258)  LC_1 Logic Functioning bit
 (45 2)  (213 258)  (213 258)  LC_1 Logic Functioning bit
 (0 3)  (168 259)  (168 259)  routing T_4_16.glb_netwk_1 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (29 3)  (197 259)  (197 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (200 259)  (200 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (201 259)  (201 259)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.input_2_1
 (35 3)  (203 259)  (203 259)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.input_2_1
 (39 3)  (207 259)  (207 259)  LC_1 Logic Functioning bit
 (40 3)  (208 259)  (208 259)  LC_1 Logic Functioning bit
 (41 3)  (209 259)  (209 259)  LC_1 Logic Functioning bit
 (42 3)  (210 259)  (210 259)  LC_1 Logic Functioning bit
 (15 4)  (183 260)  (183 260)  routing T_4_16.sp4_h_l_4 <X> T_4_16.lc_trk_g1_1
 (16 4)  (184 260)  (184 260)  routing T_4_16.sp4_h_l_4 <X> T_4_16.lc_trk_g1_1
 (17 4)  (185 260)  (185 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (186 260)  (186 260)  routing T_4_16.sp4_h_l_4 <X> T_4_16.lc_trk_g1_1
 (18 5)  (186 261)  (186 261)  routing T_4_16.sp4_h_l_4 <X> T_4_16.lc_trk_g1_1
 (21 8)  (189 264)  (189 264)  routing T_4_16.sp4_h_r_35 <X> T_4_16.lc_trk_g2_3
 (22 8)  (190 264)  (190 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (191 264)  (191 264)  routing T_4_16.sp4_h_r_35 <X> T_4_16.lc_trk_g2_3
 (24 8)  (192 264)  (192 264)  routing T_4_16.sp4_h_r_35 <X> T_4_16.lc_trk_g2_3
 (29 8)  (197 264)  (197 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (200 264)  (200 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 264)  (201 264)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (204 264)  (204 264)  LC_4 Logic Functioning bit
 (42 8)  (210 264)  (210 264)  LC_4 Logic Functioning bit
 (43 8)  (211 264)  (211 264)  LC_4 Logic Functioning bit
 (45 8)  (213 264)  (213 264)  LC_4 Logic Functioning bit
 (27 9)  (195 265)  (195 265)  routing T_4_16.lc_trk_g1_1 <X> T_4_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 265)  (197 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (199 265)  (199 265)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (200 265)  (200 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (39 9)  (207 265)  (207 265)  LC_4 Logic Functioning bit
 (41 9)  (209 265)  (209 265)  LC_4 Logic Functioning bit
 (29 10)  (197 266)  (197 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (200 266)  (200 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (202 266)  (202 266)  routing T_4_16.lc_trk_g1_1 <X> T_4_16.wire_logic_cluster/lc_5/in_3
 (38 10)  (206 266)  (206 266)  LC_5 Logic Functioning bit
 (40 10)  (208 266)  (208 266)  LC_5 Logic Functioning bit
 (45 10)  (213 266)  (213 266)  LC_5 Logic Functioning bit
 (29 11)  (197 267)  (197 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (200 267)  (200 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (201 267)  (201 267)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.input_2_5
 (35 11)  (203 267)  (203 267)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.input_2_5
 (40 11)  (208 267)  (208 267)  LC_5 Logic Functioning bit
 (43 11)  (211 267)  (211 267)  LC_5 Logic Functioning bit


LogicTile_5_16

 (26 0)  (248 256)  (248 256)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (249 256)  (249 256)  routing T_5_16.lc_trk_g3_4 <X> T_5_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (250 256)  (250 256)  routing T_5_16.lc_trk_g3_4 <X> T_5_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 256)  (251 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 256)  (252 256)  routing T_5_16.lc_trk_g3_4 <X> T_5_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (254 256)  (254 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 256)  (255 256)  routing T_5_16.lc_trk_g3_2 <X> T_5_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (256 256)  (256 256)  routing T_5_16.lc_trk_g3_2 <X> T_5_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (257 256)  (257 256)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.input_2_0
 (37 0)  (259 256)  (259 256)  LC_0 Logic Functioning bit
 (38 0)  (260 256)  (260 256)  LC_0 Logic Functioning bit
 (39 0)  (261 256)  (261 256)  LC_0 Logic Functioning bit
 (45 0)  (267 256)  (267 256)  LC_0 Logic Functioning bit
 (27 1)  (249 257)  (249 257)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 257)  (251 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (253 257)  (253 257)  routing T_5_16.lc_trk_g3_2 <X> T_5_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (254 257)  (254 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (255 257)  (255 257)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.input_2_0
 (35 1)  (257 257)  (257 257)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.input_2_0
 (38 1)  (260 257)  (260 257)  LC_0 Logic Functioning bit
 (39 1)  (261 257)  (261 257)  LC_0 Logic Functioning bit
 (40 1)  (262 257)  (262 257)  LC_0 Logic Functioning bit
 (2 2)  (224 258)  (224 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (222 259)  (222 259)  routing T_5_16.glb_netwk_1 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (26 4)  (248 260)  (248 260)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (249 260)  (249 260)  routing T_5_16.lc_trk_g3_4 <X> T_5_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (250 260)  (250 260)  routing T_5_16.lc_trk_g3_4 <X> T_5_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 260)  (251 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 260)  (252 260)  routing T_5_16.lc_trk_g3_4 <X> T_5_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (254 260)  (254 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 260)  (255 260)  routing T_5_16.lc_trk_g3_2 <X> T_5_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (256 260)  (256 260)  routing T_5_16.lc_trk_g3_2 <X> T_5_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (257 260)  (257 260)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.input_2_2
 (36 4)  (258 260)  (258 260)  LC_2 Logic Functioning bit
 (43 4)  (265 260)  (265 260)  LC_2 Logic Functioning bit
 (45 4)  (267 260)  (267 260)  LC_2 Logic Functioning bit
 (27 5)  (249 261)  (249 261)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 261)  (251 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (253 261)  (253 261)  routing T_5_16.lc_trk_g3_2 <X> T_5_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (254 261)  (254 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (255 261)  (255 261)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.input_2_2
 (35 5)  (257 261)  (257 261)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.input_2_2
 (41 5)  (263 261)  (263 261)  LC_2 Logic Functioning bit
 (42 5)  (264 261)  (264 261)  LC_2 Logic Functioning bit
 (16 6)  (238 262)  (238 262)  routing T_5_16.sp4_v_b_13 <X> T_5_16.lc_trk_g1_5
 (17 6)  (239 262)  (239 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (240 262)  (240 262)  routing T_5_16.sp4_v_b_13 <X> T_5_16.lc_trk_g1_5
 (27 6)  (249 262)  (249 262)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 262)  (251 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 262)  (252 262)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (253 262)  (253 262)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 262)  (254 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 262)  (255 262)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (257 262)  (257 262)  routing T_5_16.lc_trk_g3_4 <X> T_5_16.input_2_3
 (36 6)  (258 262)  (258 262)  LC_3 Logic Functioning bit
 (37 6)  (259 262)  (259 262)  LC_3 Logic Functioning bit
 (43 6)  (265 262)  (265 262)  LC_3 Logic Functioning bit
 (45 6)  (267 262)  (267 262)  LC_3 Logic Functioning bit
 (18 7)  (240 263)  (240 263)  routing T_5_16.sp4_v_b_13 <X> T_5_16.lc_trk_g1_5
 (26 7)  (248 263)  (248 263)  routing T_5_16.lc_trk_g3_2 <X> T_5_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (249 263)  (249 263)  routing T_5_16.lc_trk_g3_2 <X> T_5_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 263)  (250 263)  routing T_5_16.lc_trk_g3_2 <X> T_5_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 263)  (251 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (253 263)  (253 263)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (254 263)  (254 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (255 263)  (255 263)  routing T_5_16.lc_trk_g3_4 <X> T_5_16.input_2_3
 (34 7)  (256 263)  (256 263)  routing T_5_16.lc_trk_g3_4 <X> T_5_16.input_2_3
 (40 7)  (262 263)  (262 263)  LC_3 Logic Functioning bit
 (41 7)  (263 263)  (263 263)  LC_3 Logic Functioning bit
 (25 10)  (247 266)  (247 266)  routing T_5_16.sp4_h_r_38 <X> T_5_16.lc_trk_g2_6
 (22 11)  (244 267)  (244 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (245 267)  (245 267)  routing T_5_16.sp4_h_r_38 <X> T_5_16.lc_trk_g2_6
 (24 11)  (246 267)  (246 267)  routing T_5_16.sp4_h_r_38 <X> T_5_16.lc_trk_g2_6
 (25 12)  (247 268)  (247 268)  routing T_5_16.sp4_h_r_42 <X> T_5_16.lc_trk_g3_2
 (22 13)  (244 269)  (244 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (245 269)  (245 269)  routing T_5_16.sp4_h_r_42 <X> T_5_16.lc_trk_g3_2
 (24 13)  (246 269)  (246 269)  routing T_5_16.sp4_h_r_42 <X> T_5_16.lc_trk_g3_2
 (25 13)  (247 269)  (247 269)  routing T_5_16.sp4_h_r_42 <X> T_5_16.lc_trk_g3_2
 (14 14)  (236 270)  (236 270)  routing T_5_16.sp4_h_r_36 <X> T_5_16.lc_trk_g3_4
 (15 15)  (237 271)  (237 271)  routing T_5_16.sp4_h_r_36 <X> T_5_16.lc_trk_g3_4
 (16 15)  (238 271)  (238 271)  routing T_5_16.sp4_h_r_36 <X> T_5_16.lc_trk_g3_4
 (17 15)  (239 271)  (239 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


IO_Tile_13_16

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



LogicTile_1_15

 (27 0)  (45 240)  (45 240)  routing T_1_15.lc_trk_g3_0 <X> T_1_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 240)  (46 240)  routing T_1_15.lc_trk_g3_0 <X> T_1_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 240)  (47 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 240)  (50 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 240)  (54 240)  LC_0 Logic Functioning bit
 (37 0)  (55 240)  (55 240)  LC_0 Logic Functioning bit
 (38 0)  (56 240)  (56 240)  LC_0 Logic Functioning bit
 (39 0)  (57 240)  (57 240)  LC_0 Logic Functioning bit
 (44 0)  (62 240)  (62 240)  LC_0 Logic Functioning bit
 (45 0)  (63 240)  (63 240)  LC_0 Logic Functioning bit
 (48 0)  (66 240)  (66 240)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (40 241)  (40 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (41 241)  (41 241)  routing T_1_15.sp4_v_b_18 <X> T_1_15.lc_trk_g0_2
 (24 1)  (42 241)  (42 241)  routing T_1_15.sp4_v_b_18 <X> T_1_15.lc_trk_g0_2
 (40 1)  (58 241)  (58 241)  LC_0 Logic Functioning bit
 (41 1)  (59 241)  (59 241)  LC_0 Logic Functioning bit
 (42 1)  (60 241)  (60 241)  LC_0 Logic Functioning bit
 (43 1)  (61 241)  (61 241)  LC_0 Logic Functioning bit
 (49 1)  (67 241)  (67 241)  Carry_In_Mux bit 

 (2 2)  (20 242)  (20 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (25 2)  (43 242)  (43 242)  routing T_1_15.sp4_v_t_3 <X> T_1_15.lc_trk_g0_6
 (27 2)  (45 242)  (45 242)  routing T_1_15.lc_trk_g3_1 <X> T_1_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 242)  (46 242)  routing T_1_15.lc_trk_g3_1 <X> T_1_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 242)  (47 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 242)  (50 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 242)  (54 242)  LC_1 Logic Functioning bit
 (37 2)  (55 242)  (55 242)  LC_1 Logic Functioning bit
 (38 2)  (56 242)  (56 242)  LC_1 Logic Functioning bit
 (39 2)  (57 242)  (57 242)  LC_1 Logic Functioning bit
 (44 2)  (62 242)  (62 242)  LC_1 Logic Functioning bit
 (45 2)  (63 242)  (63 242)  LC_1 Logic Functioning bit
 (48 2)  (66 242)  (66 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (18 243)  (18 243)  routing T_1_15.glb_netwk_1 <X> T_1_15.wire_logic_cluster/lc_7/clk
 (15 3)  (33 243)  (33 243)  routing T_1_15.sp4_v_t_9 <X> T_1_15.lc_trk_g0_4
 (16 3)  (34 243)  (34 243)  routing T_1_15.sp4_v_t_9 <X> T_1_15.lc_trk_g0_4
 (17 3)  (35 243)  (35 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (40 243)  (40 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (41 243)  (41 243)  routing T_1_15.sp4_v_t_3 <X> T_1_15.lc_trk_g0_6
 (25 3)  (43 243)  (43 243)  routing T_1_15.sp4_v_t_3 <X> T_1_15.lc_trk_g0_6
 (40 3)  (58 243)  (58 243)  LC_1 Logic Functioning bit
 (41 3)  (59 243)  (59 243)  LC_1 Logic Functioning bit
 (42 3)  (60 243)  (60 243)  LC_1 Logic Functioning bit
 (43 3)  (61 243)  (61 243)  LC_1 Logic Functioning bit
 (27 4)  (45 244)  (45 244)  routing T_1_15.lc_trk_g1_4 <X> T_1_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 244)  (47 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 244)  (48 244)  routing T_1_15.lc_trk_g1_4 <X> T_1_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (50 244)  (50 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 244)  (54 244)  LC_2 Logic Functioning bit
 (37 4)  (55 244)  (55 244)  LC_2 Logic Functioning bit
 (38 4)  (56 244)  (56 244)  LC_2 Logic Functioning bit
 (39 4)  (57 244)  (57 244)  LC_2 Logic Functioning bit
 (44 4)  (62 244)  (62 244)  LC_2 Logic Functioning bit
 (48 4)  (66 244)  (66 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (15 5)  (33 245)  (33 245)  routing T_1_15.sp4_v_t_5 <X> T_1_15.lc_trk_g1_0
 (16 5)  (34 245)  (34 245)  routing T_1_15.sp4_v_t_5 <X> T_1_15.lc_trk_g1_0
 (17 5)  (35 245)  (35 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (40 5)  (58 245)  (58 245)  LC_2 Logic Functioning bit
 (41 5)  (59 245)  (59 245)  LC_2 Logic Functioning bit
 (42 5)  (60 245)  (60 245)  LC_2 Logic Functioning bit
 (43 5)  (61 245)  (61 245)  LC_2 Logic Functioning bit
 (14 6)  (32 246)  (32 246)  routing T_1_15.sp4_v_t_1 <X> T_1_15.lc_trk_g1_4
 (25 6)  (43 246)  (43 246)  routing T_1_15.wire_logic_cluster/lc_6/out <X> T_1_15.lc_trk_g1_6
 (29 6)  (47 246)  (47 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 246)  (48 246)  routing T_1_15.lc_trk_g0_6 <X> T_1_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 246)  (50 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 246)  (54 246)  LC_3 Logic Functioning bit
 (37 6)  (55 246)  (55 246)  LC_3 Logic Functioning bit
 (38 6)  (56 246)  (56 246)  LC_3 Logic Functioning bit
 (39 6)  (57 246)  (57 246)  LC_3 Logic Functioning bit
 (44 6)  (62 246)  (62 246)  LC_3 Logic Functioning bit
 (14 7)  (32 247)  (32 247)  routing T_1_15.sp4_v_t_1 <X> T_1_15.lc_trk_g1_4
 (16 7)  (34 247)  (34 247)  routing T_1_15.sp4_v_t_1 <X> T_1_15.lc_trk_g1_4
 (17 7)  (35 247)  (35 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (40 247)  (40 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (48 247)  (48 247)  routing T_1_15.lc_trk_g0_6 <X> T_1_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (58 247)  (58 247)  LC_3 Logic Functioning bit
 (41 7)  (59 247)  (59 247)  LC_3 Logic Functioning bit
 (42 7)  (60 247)  (60 247)  LC_3 Logic Functioning bit
 (43 7)  (61 247)  (61 247)  LC_3 Logic Functioning bit
 (48 7)  (66 247)  (66 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (45 248)  (45 248)  routing T_1_15.lc_trk_g1_0 <X> T_1_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 248)  (47 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 248)  (50 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 248)  (54 248)  LC_4 Logic Functioning bit
 (37 8)  (55 248)  (55 248)  LC_4 Logic Functioning bit
 (38 8)  (56 248)  (56 248)  LC_4 Logic Functioning bit
 (39 8)  (57 248)  (57 248)  LC_4 Logic Functioning bit
 (44 8)  (62 248)  (62 248)  LC_4 Logic Functioning bit
 (40 9)  (58 249)  (58 249)  LC_4 Logic Functioning bit
 (41 9)  (59 249)  (59 249)  LC_4 Logic Functioning bit
 (42 9)  (60 249)  (60 249)  LC_4 Logic Functioning bit
 (43 9)  (61 249)  (61 249)  LC_4 Logic Functioning bit
 (48 9)  (66 249)  (66 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (29 10)  (47 250)  (47 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (50 250)  (50 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 250)  (54 250)  LC_5 Logic Functioning bit
 (37 10)  (55 250)  (55 250)  LC_5 Logic Functioning bit
 (38 10)  (56 250)  (56 250)  LC_5 Logic Functioning bit
 (39 10)  (57 250)  (57 250)  LC_5 Logic Functioning bit
 (44 10)  (62 250)  (62 250)  LC_5 Logic Functioning bit
 (30 11)  (48 251)  (48 251)  routing T_1_15.lc_trk_g0_2 <X> T_1_15.wire_logic_cluster/lc_5/in_1
 (40 11)  (58 251)  (58 251)  LC_5 Logic Functioning bit
 (41 11)  (59 251)  (59 251)  LC_5 Logic Functioning bit
 (42 11)  (60 251)  (60 251)  LC_5 Logic Functioning bit
 (43 11)  (61 251)  (61 251)  LC_5 Logic Functioning bit
 (48 11)  (66 251)  (66 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (32 252)  (32 252)  routing T_1_15.wire_logic_cluster/lc_0/out <X> T_1_15.lc_trk_g3_0
 (17 12)  (35 252)  (35 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 252)  (36 252)  routing T_1_15.wire_logic_cluster/lc_1/out <X> T_1_15.lc_trk_g3_1
 (27 12)  (45 252)  (45 252)  routing T_1_15.lc_trk_g1_6 <X> T_1_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 252)  (47 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 252)  (48 252)  routing T_1_15.lc_trk_g1_6 <X> T_1_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 252)  (50 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 252)  (54 252)  LC_6 Logic Functioning bit
 (37 12)  (55 252)  (55 252)  LC_6 Logic Functioning bit
 (38 12)  (56 252)  (56 252)  LC_6 Logic Functioning bit
 (39 12)  (57 252)  (57 252)  LC_6 Logic Functioning bit
 (44 12)  (62 252)  (62 252)  LC_6 Logic Functioning bit
 (45 12)  (63 252)  (63 252)  LC_6 Logic Functioning bit
 (17 13)  (35 253)  (35 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (48 253)  (48 253)  routing T_1_15.lc_trk_g1_6 <X> T_1_15.wire_logic_cluster/lc_6/in_1
 (40 13)  (58 253)  (58 253)  LC_6 Logic Functioning bit
 (41 13)  (59 253)  (59 253)  LC_6 Logic Functioning bit
 (42 13)  (60 253)  (60 253)  LC_6 Logic Functioning bit
 (43 13)  (61 253)  (61 253)  LC_6 Logic Functioning bit
 (0 14)  (18 254)  (18 254)  routing T_1_15.glb_netwk_6 <X> T_1_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 254)  (19 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (29 14)  (47 254)  (47 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 254)  (48 254)  routing T_1_15.lc_trk_g0_4 <X> T_1_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 254)  (50 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (54 254)  (54 254)  LC_7 Logic Functioning bit
 (37 14)  (55 254)  (55 254)  LC_7 Logic Functioning bit
 (38 14)  (56 254)  (56 254)  LC_7 Logic Functioning bit
 (39 14)  (57 254)  (57 254)  LC_7 Logic Functioning bit
 (44 14)  (62 254)  (62 254)  LC_7 Logic Functioning bit
 (0 15)  (18 255)  (18 255)  routing T_1_15.glb_netwk_6 <X> T_1_15.wire_logic_cluster/lc_7/s_r
 (40 15)  (58 255)  (58 255)  LC_7 Logic Functioning bit
 (41 15)  (59 255)  (59 255)  LC_7 Logic Functioning bit
 (42 15)  (60 255)  (60 255)  LC_7 Logic Functioning bit
 (43 15)  (61 255)  (61 255)  LC_7 Logic Functioning bit
 (52 15)  (70 255)  (70 255)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_2_15

 (16 0)  (88 240)  (88 240)  routing T_2_15.sp4_v_b_9 <X> T_2_15.lc_trk_g0_1
 (17 0)  (89 240)  (89 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (90 240)  (90 240)  routing T_2_15.sp4_v_b_9 <X> T_2_15.lc_trk_g0_1
 (25 0)  (97 240)  (97 240)  routing T_2_15.wire_logic_cluster/lc_2/out <X> T_2_15.lc_trk_g0_2
 (26 0)  (98 240)  (98 240)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 240)  (99 240)  routing T_2_15.lc_trk_g3_2 <X> T_2_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 240)  (100 240)  routing T_2_15.lc_trk_g3_2 <X> T_2_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 240)  (101 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 240)  (103 240)  routing T_2_15.lc_trk_g0_5 <X> T_2_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 240)  (104 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (38 0)  (110 240)  (110 240)  LC_0 Logic Functioning bit
 (41 0)  (113 240)  (113 240)  LC_0 Logic Functioning bit
 (43 0)  (115 240)  (115 240)  LC_0 Logic Functioning bit
 (45 0)  (117 240)  (117 240)  LC_0 Logic Functioning bit
 (18 1)  (90 241)  (90 241)  routing T_2_15.sp4_v_b_9 <X> T_2_15.lc_trk_g0_1
 (22 1)  (94 241)  (94 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (98 241)  (98 241)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 241)  (99 241)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 241)  (101 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 241)  (102 241)  routing T_2_15.lc_trk_g3_2 <X> T_2_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 241)  (104 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (106 241)  (106 241)  routing T_2_15.lc_trk_g1_1 <X> T_2_15.input_2_0
 (36 1)  (108 241)  (108 241)  LC_0 Logic Functioning bit
 (38 1)  (110 241)  (110 241)  LC_0 Logic Functioning bit
 (41 1)  (113 241)  (113 241)  LC_0 Logic Functioning bit
 (43 1)  (115 241)  (115 241)  LC_0 Logic Functioning bit
 (2 2)  (74 242)  (74 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (15 2)  (87 242)  (87 242)  routing T_2_15.bot_op_5 <X> T_2_15.lc_trk_g0_5
 (17 2)  (89 242)  (89 242)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (99 242)  (99 242)  routing T_2_15.lc_trk_g1_3 <X> T_2_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 242)  (101 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 242)  (104 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (108 242)  (108 242)  LC_1 Logic Functioning bit
 (39 2)  (111 242)  (111 242)  LC_1 Logic Functioning bit
 (41 2)  (113 242)  (113 242)  LC_1 Logic Functioning bit
 (42 2)  (114 242)  (114 242)  LC_1 Logic Functioning bit
 (0 3)  (72 243)  (72 243)  routing T_2_15.glb_netwk_1 <X> T_2_15.wire_logic_cluster/lc_7/clk
 (30 3)  (102 243)  (102 243)  routing T_2_15.lc_trk_g1_3 <X> T_2_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 243)  (103 243)  routing T_2_15.lc_trk_g0_2 <X> T_2_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (108 243)  (108 243)  LC_1 Logic Functioning bit
 (39 3)  (111 243)  (111 243)  LC_1 Logic Functioning bit
 (41 3)  (113 243)  (113 243)  LC_1 Logic Functioning bit
 (42 3)  (114 243)  (114 243)  LC_1 Logic Functioning bit
 (16 4)  (88 244)  (88 244)  routing T_2_15.sp4_v_b_9 <X> T_2_15.lc_trk_g1_1
 (17 4)  (89 244)  (89 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (90 244)  (90 244)  routing T_2_15.sp4_v_b_9 <X> T_2_15.lc_trk_g1_1
 (21 4)  (93 244)  (93 244)  routing T_2_15.sp4_v_b_11 <X> T_2_15.lc_trk_g1_3
 (22 4)  (94 244)  (94 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (95 244)  (95 244)  routing T_2_15.sp4_v_b_11 <X> T_2_15.lc_trk_g1_3
 (26 4)  (98 244)  (98 244)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (101 244)  (101 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 244)  (103 244)  routing T_2_15.lc_trk_g0_5 <X> T_2_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 244)  (104 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (109 244)  (109 244)  LC_2 Logic Functioning bit
 (42 4)  (114 244)  (114 244)  LC_2 Logic Functioning bit
 (43 4)  (115 244)  (115 244)  LC_2 Logic Functioning bit
 (45 4)  (117 244)  (117 244)  LC_2 Logic Functioning bit
 (50 4)  (122 244)  (122 244)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (90 245)  (90 245)  routing T_2_15.sp4_v_b_9 <X> T_2_15.lc_trk_g1_1
 (21 5)  (93 245)  (93 245)  routing T_2_15.sp4_v_b_11 <X> T_2_15.lc_trk_g1_3
 (26 5)  (98 245)  (98 245)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 245)  (99 245)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 245)  (101 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (108 245)  (108 245)  LC_2 Logic Functioning bit
 (37 5)  (109 245)  (109 245)  LC_2 Logic Functioning bit
 (42 5)  (114 245)  (114 245)  LC_2 Logic Functioning bit
 (43 5)  (115 245)  (115 245)  LC_2 Logic Functioning bit
 (22 6)  (94 246)  (94 246)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (96 246)  (96 246)  routing T_2_15.top_op_7 <X> T_2_15.lc_trk_g1_7
 (26 6)  (98 246)  (98 246)  routing T_2_15.lc_trk_g0_5 <X> T_2_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 246)  (99 246)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 246)  (101 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 246)  (102 246)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 246)  (104 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 246)  (105 246)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (106 246)  (106 246)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (109 246)  (109 246)  LC_3 Logic Functioning bit
 (38 6)  (110 246)  (110 246)  LC_3 Logic Functioning bit
 (39 6)  (111 246)  (111 246)  LC_3 Logic Functioning bit
 (45 6)  (117 246)  (117 246)  LC_3 Logic Functioning bit
 (21 7)  (93 247)  (93 247)  routing T_2_15.top_op_7 <X> T_2_15.lc_trk_g1_7
 (29 7)  (101 247)  (101 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 247)  (102 247)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 247)  (103 247)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 247)  (104 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (108 247)  (108 247)  LC_3 Logic Functioning bit
 (37 7)  (109 247)  (109 247)  LC_3 Logic Functioning bit
 (38 7)  (110 247)  (110 247)  LC_3 Logic Functioning bit
 (39 7)  (111 247)  (111 247)  LC_3 Logic Functioning bit
 (51 7)  (123 247)  (123 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (26 8)  (98 248)  (98 248)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 248)  (99 248)  routing T_2_15.lc_trk_g3_4 <X> T_2_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 248)  (100 248)  routing T_2_15.lc_trk_g3_4 <X> T_2_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 248)  (101 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 248)  (102 248)  routing T_2_15.lc_trk_g3_4 <X> T_2_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 248)  (103 248)  routing T_2_15.lc_trk_g0_5 <X> T_2_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 248)  (104 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (38 8)  (110 248)  (110 248)  LC_4 Logic Functioning bit
 (41 8)  (113 248)  (113 248)  LC_4 Logic Functioning bit
 (43 8)  (115 248)  (115 248)  LC_4 Logic Functioning bit
 (45 8)  (117 248)  (117 248)  LC_4 Logic Functioning bit
 (26 9)  (98 249)  (98 249)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 249)  (99 249)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 249)  (101 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (104 249)  (104 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (106 249)  (106 249)  routing T_2_15.lc_trk_g1_1 <X> T_2_15.input_2_4
 (36 9)  (108 249)  (108 249)  LC_4 Logic Functioning bit
 (38 9)  (110 249)  (110 249)  LC_4 Logic Functioning bit
 (41 9)  (113 249)  (113 249)  LC_4 Logic Functioning bit
 (43 9)  (115 249)  (115 249)  LC_4 Logic Functioning bit
 (17 10)  (89 250)  (89 250)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (90 250)  (90 250)  routing T_2_15.bnl_op_5 <X> T_2_15.lc_trk_g2_5
 (22 10)  (94 250)  (94 250)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (96 250)  (96 250)  routing T_2_15.tnl_op_7 <X> T_2_15.lc_trk_g2_7
 (26 10)  (98 250)  (98 250)  routing T_2_15.lc_trk_g0_5 <X> T_2_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 250)  (99 250)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 250)  (101 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 250)  (102 250)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 250)  (103 250)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 250)  (104 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 250)  (105 250)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 250)  (106 250)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (109 250)  (109 250)  LC_5 Logic Functioning bit
 (38 10)  (110 250)  (110 250)  LC_5 Logic Functioning bit
 (39 10)  (111 250)  (111 250)  LC_5 Logic Functioning bit
 (45 10)  (117 250)  (117 250)  LC_5 Logic Functioning bit
 (51 10)  (123 250)  (123 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (90 251)  (90 251)  routing T_2_15.bnl_op_5 <X> T_2_15.lc_trk_g2_5
 (21 11)  (93 251)  (93 251)  routing T_2_15.tnl_op_7 <X> T_2_15.lc_trk_g2_7
 (29 11)  (101 251)  (101 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 251)  (102 251)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (104 251)  (104 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (108 251)  (108 251)  LC_5 Logic Functioning bit
 (37 11)  (109 251)  (109 251)  LC_5 Logic Functioning bit
 (38 11)  (110 251)  (110 251)  LC_5 Logic Functioning bit
 (39 11)  (111 251)  (111 251)  LC_5 Logic Functioning bit
 (22 12)  (94 252)  (94 252)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (96 252)  (96 252)  routing T_2_15.tnl_op_3 <X> T_2_15.lc_trk_g3_3
 (26 12)  (98 252)  (98 252)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (100 252)  (100 252)  routing T_2_15.lc_trk_g2_7 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 252)  (101 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 252)  (102 252)  routing T_2_15.lc_trk_g2_7 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 252)  (103 252)  routing T_2_15.lc_trk_g0_5 <X> T_2_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 252)  (104 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (38 12)  (110 252)  (110 252)  LC_6 Logic Functioning bit
 (41 12)  (113 252)  (113 252)  LC_6 Logic Functioning bit
 (43 12)  (115 252)  (115 252)  LC_6 Logic Functioning bit
 (45 12)  (117 252)  (117 252)  LC_6 Logic Functioning bit
 (21 13)  (93 253)  (93 253)  routing T_2_15.tnl_op_3 <X> T_2_15.lc_trk_g3_3
 (22 13)  (94 253)  (94 253)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (96 253)  (96 253)  routing T_2_15.tnl_op_2 <X> T_2_15.lc_trk_g3_2
 (25 13)  (97 253)  (97 253)  routing T_2_15.tnl_op_2 <X> T_2_15.lc_trk_g3_2
 (26 13)  (98 253)  (98 253)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 253)  (99 253)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 253)  (101 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 253)  (102 253)  routing T_2_15.lc_trk_g2_7 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (104 253)  (104 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (106 253)  (106 253)  routing T_2_15.lc_trk_g1_1 <X> T_2_15.input_2_6
 (36 13)  (108 253)  (108 253)  LC_6 Logic Functioning bit
 (38 13)  (110 253)  (110 253)  LC_6 Logic Functioning bit
 (41 13)  (113 253)  (113 253)  LC_6 Logic Functioning bit
 (43 13)  (115 253)  (115 253)  LC_6 Logic Functioning bit
 (0 14)  (72 254)  (72 254)  routing T_2_15.glb_netwk_6 <X> T_2_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 254)  (73 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (87 254)  (87 254)  routing T_2_15.tnl_op_5 <X> T_2_15.lc_trk_g3_5
 (17 14)  (89 254)  (89 254)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (26 14)  (98 254)  (98 254)  routing T_2_15.lc_trk_g0_5 <X> T_2_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 254)  (99 254)  routing T_2_15.lc_trk_g1_1 <X> T_2_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 254)  (101 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 254)  (103 254)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 254)  (104 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 254)  (106 254)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 254)  (107 254)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.input_2_7
 (37 14)  (109 254)  (109 254)  LC_7 Logic Functioning bit
 (42 14)  (114 254)  (114 254)  LC_7 Logic Functioning bit
 (43 14)  (115 254)  (115 254)  LC_7 Logic Functioning bit
 (45 14)  (117 254)  (117 254)  LC_7 Logic Functioning bit
 (0 15)  (72 255)  (72 255)  routing T_2_15.glb_netwk_6 <X> T_2_15.wire_logic_cluster/lc_7/s_r
 (14 15)  (86 255)  (86 255)  routing T_2_15.tnl_op_4 <X> T_2_15.lc_trk_g3_4
 (15 15)  (87 255)  (87 255)  routing T_2_15.tnl_op_4 <X> T_2_15.lc_trk_g3_4
 (17 15)  (89 255)  (89 255)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (90 255)  (90 255)  routing T_2_15.tnl_op_5 <X> T_2_15.lc_trk_g3_5
 (29 15)  (101 255)  (101 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 255)  (103 255)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 255)  (104 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (105 255)  (105 255)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.input_2_7
 (36 15)  (108 255)  (108 255)  LC_7 Logic Functioning bit
 (37 15)  (109 255)  (109 255)  LC_7 Logic Functioning bit
 (42 15)  (114 255)  (114 255)  LC_7 Logic Functioning bit
 (43 15)  (115 255)  (115 255)  LC_7 Logic Functioning bit
 (51 15)  (123 255)  (123 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_15

 (3 6)  (649 246)  (649 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 249)  (649 249)  IO control bit: IORIGHT_IE_0



IO_Tile_0_14

 (16 0)  (1 224)  (1 224)  IOB_0 IO Functioning bit
 (3 1)  (14 225)  (14 225)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 227)  (0 227)  IOB_0 IO Functioning bit
 (13 4)  (4 228)  (4 228)  routing T_0_14.lc_trk_g0_4 <X> T_0_14.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 228)  (1 228)  IOB_0 IO Functioning bit
 (4 5)  (13 229)  (13 229)  routing T_0_14.span12_horz_20 <X> T_0_14.lc_trk_g0_4
 (6 5)  (11 229)  (11 229)  routing T_0_14.span12_horz_20 <X> T_0_14.lc_trk_g0_4
 (7 5)  (10 229)  (10 229)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_20 lc_trk_g0_4
 (13 5)  (4 229)  (4 229)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 230)  (15 230)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0

 (12 10)  (5 234)  (5 234)  routing T_0_14.lc_trk_g1_2 <X> T_0_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 234)  (1 234)  IOB_1 IO Functioning bit
 (6 11)  (11 235)  (11 235)  routing T_0_14.span12_horz_10 <X> T_0_14.lc_trk_g1_2
 (7 11)  (10 235)  (10 235)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_10 lc_trk_g1_2
 (12 11)  (5 235)  (5 235)  routing T_0_14.lc_trk_g1_2 <X> T_0_14.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 235)  (4 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 237)  (0 237)  IOB_1 IO Functioning bit
 (16 14)  (1 238)  (1 238)  IOB_1 IO Functioning bit


LogicTile_1_14

 (27 0)  (45 224)  (45 224)  routing T_1_14.lc_trk_g3_2 <X> T_1_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 224)  (46 224)  routing T_1_14.lc_trk_g3_2 <X> T_1_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 224)  (47 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (62 224)  (62 224)  LC_0 Logic Functioning bit
 (30 1)  (48 225)  (48 225)  routing T_1_14.lc_trk_g3_2 <X> T_1_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 225)  (50 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (52 225)  (52 225)  routing T_1_14.lc_trk_g1_1 <X> T_1_14.input_2_0
 (2 2)  (20 226)  (20 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (45 226)  (45 226)  routing T_1_14.lc_trk_g3_1 <X> T_1_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 226)  (46 226)  routing T_1_14.lc_trk_g3_1 <X> T_1_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 226)  (47 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 226)  (50 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 226)  (54 226)  LC_1 Logic Functioning bit
 (37 2)  (55 226)  (55 226)  LC_1 Logic Functioning bit
 (38 2)  (56 226)  (56 226)  LC_1 Logic Functioning bit
 (39 2)  (57 226)  (57 226)  LC_1 Logic Functioning bit
 (44 2)  (62 226)  (62 226)  LC_1 Logic Functioning bit
 (45 2)  (63 226)  (63 226)  LC_1 Logic Functioning bit
 (0 3)  (18 227)  (18 227)  routing T_1_14.glb_netwk_1 <X> T_1_14.wire_logic_cluster/lc_7/clk
 (40 3)  (58 227)  (58 227)  LC_1 Logic Functioning bit
 (41 3)  (59 227)  (59 227)  LC_1 Logic Functioning bit
 (42 3)  (60 227)  (60 227)  LC_1 Logic Functioning bit
 (43 3)  (61 227)  (61 227)  LC_1 Logic Functioning bit
 (53 3)  (71 227)  (71 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (33 228)  (33 228)  routing T_1_14.bot_op_1 <X> T_1_14.lc_trk_g1_1
 (17 4)  (35 228)  (35 228)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (39 228)  (39 228)  routing T_1_14.wire_logic_cluster/lc_3/out <X> T_1_14.lc_trk_g1_3
 (22 4)  (40 228)  (40 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 228)  (43 228)  routing T_1_14.wire_logic_cluster/lc_2/out <X> T_1_14.lc_trk_g1_2
 (27 4)  (45 228)  (45 228)  routing T_1_14.lc_trk_g1_2 <X> T_1_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 228)  (47 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 228)  (50 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 228)  (54 228)  LC_2 Logic Functioning bit
 (37 4)  (55 228)  (55 228)  LC_2 Logic Functioning bit
 (38 4)  (56 228)  (56 228)  LC_2 Logic Functioning bit
 (39 4)  (57 228)  (57 228)  LC_2 Logic Functioning bit
 (44 4)  (62 228)  (62 228)  LC_2 Logic Functioning bit
 (45 4)  (63 228)  (63 228)  LC_2 Logic Functioning bit
 (22 5)  (40 229)  (40 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (48 229)  (48 229)  routing T_1_14.lc_trk_g1_2 <X> T_1_14.wire_logic_cluster/lc_2/in_1
 (40 5)  (58 229)  (58 229)  LC_2 Logic Functioning bit
 (41 5)  (59 229)  (59 229)  LC_2 Logic Functioning bit
 (42 5)  (60 229)  (60 229)  LC_2 Logic Functioning bit
 (43 5)  (61 229)  (61 229)  LC_2 Logic Functioning bit
 (21 6)  (39 230)  (39 230)  routing T_1_14.wire_logic_cluster/lc_7/out <X> T_1_14.lc_trk_g1_7
 (22 6)  (40 230)  (40 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (43 230)  (43 230)  routing T_1_14.wire_logic_cluster/lc_6/out <X> T_1_14.lc_trk_g1_6
 (27 6)  (45 230)  (45 230)  routing T_1_14.lc_trk_g1_3 <X> T_1_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 230)  (47 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 230)  (50 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 230)  (54 230)  LC_3 Logic Functioning bit
 (37 6)  (55 230)  (55 230)  LC_3 Logic Functioning bit
 (38 6)  (56 230)  (56 230)  LC_3 Logic Functioning bit
 (39 6)  (57 230)  (57 230)  LC_3 Logic Functioning bit
 (44 6)  (62 230)  (62 230)  LC_3 Logic Functioning bit
 (45 6)  (63 230)  (63 230)  LC_3 Logic Functioning bit
 (22 7)  (40 231)  (40 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (48 231)  (48 231)  routing T_1_14.lc_trk_g1_3 <X> T_1_14.wire_logic_cluster/lc_3/in_1
 (40 7)  (58 231)  (58 231)  LC_3 Logic Functioning bit
 (41 7)  (59 231)  (59 231)  LC_3 Logic Functioning bit
 (42 7)  (60 231)  (60 231)  LC_3 Logic Functioning bit
 (43 7)  (61 231)  (61 231)  LC_3 Logic Functioning bit
 (27 8)  (45 232)  (45 232)  routing T_1_14.lc_trk_g3_4 <X> T_1_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 232)  (46 232)  routing T_1_14.lc_trk_g3_4 <X> T_1_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 232)  (47 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 232)  (48 232)  routing T_1_14.lc_trk_g3_4 <X> T_1_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 232)  (50 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 232)  (54 232)  LC_4 Logic Functioning bit
 (37 8)  (55 232)  (55 232)  LC_4 Logic Functioning bit
 (38 8)  (56 232)  (56 232)  LC_4 Logic Functioning bit
 (39 8)  (57 232)  (57 232)  LC_4 Logic Functioning bit
 (44 8)  (62 232)  (62 232)  LC_4 Logic Functioning bit
 (45 8)  (63 232)  (63 232)  LC_4 Logic Functioning bit
 (40 9)  (58 233)  (58 233)  LC_4 Logic Functioning bit
 (41 9)  (59 233)  (59 233)  LC_4 Logic Functioning bit
 (42 9)  (60 233)  (60 233)  LC_4 Logic Functioning bit
 (43 9)  (61 233)  (61 233)  LC_4 Logic Functioning bit
 (27 10)  (45 234)  (45 234)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 234)  (46 234)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 234)  (47 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 234)  (48 234)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 234)  (50 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 234)  (54 234)  LC_5 Logic Functioning bit
 (37 10)  (55 234)  (55 234)  LC_5 Logic Functioning bit
 (38 10)  (56 234)  (56 234)  LC_5 Logic Functioning bit
 (39 10)  (57 234)  (57 234)  LC_5 Logic Functioning bit
 (44 10)  (62 234)  (62 234)  LC_5 Logic Functioning bit
 (30 11)  (48 235)  (48 235)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_5/in_1
 (40 11)  (58 235)  (58 235)  LC_5 Logic Functioning bit
 (41 11)  (59 235)  (59 235)  LC_5 Logic Functioning bit
 (42 11)  (60 235)  (60 235)  LC_5 Logic Functioning bit
 (43 11)  (61 235)  (61 235)  LC_5 Logic Functioning bit
 (17 12)  (35 236)  (35 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 236)  (36 236)  routing T_1_14.wire_logic_cluster/lc_1/out <X> T_1_14.lc_trk_g3_1
 (27 12)  (45 236)  (45 236)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 236)  (47 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 236)  (48 236)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 236)  (50 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 236)  (54 236)  LC_6 Logic Functioning bit
 (37 12)  (55 236)  (55 236)  LC_6 Logic Functioning bit
 (38 12)  (56 236)  (56 236)  LC_6 Logic Functioning bit
 (39 12)  (57 236)  (57 236)  LC_6 Logic Functioning bit
 (44 12)  (62 236)  (62 236)  LC_6 Logic Functioning bit
 (45 12)  (63 236)  (63 236)  LC_6 Logic Functioning bit
 (22 13)  (40 237)  (40 237)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (42 237)  (42 237)  routing T_1_14.tnr_op_2 <X> T_1_14.lc_trk_g3_2
 (30 13)  (48 237)  (48 237)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.wire_logic_cluster/lc_6/in_1
 (40 13)  (58 237)  (58 237)  LC_6 Logic Functioning bit
 (41 13)  (59 237)  (59 237)  LC_6 Logic Functioning bit
 (42 13)  (60 237)  (60 237)  LC_6 Logic Functioning bit
 (43 13)  (61 237)  (61 237)  LC_6 Logic Functioning bit
 (46 13)  (64 237)  (64 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (18 238)  (18 238)  routing T_1_14.glb_netwk_6 <X> T_1_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 238)  (19 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (32 238)  (32 238)  routing T_1_14.wire_logic_cluster/lc_4/out <X> T_1_14.lc_trk_g3_4
 (22 14)  (40 238)  (40 238)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (42 238)  (42 238)  routing T_1_14.tnr_op_7 <X> T_1_14.lc_trk_g3_7
 (27 14)  (45 238)  (45 238)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 238)  (47 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 238)  (48 238)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 238)  (50 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (54 238)  (54 238)  LC_7 Logic Functioning bit
 (37 14)  (55 238)  (55 238)  LC_7 Logic Functioning bit
 (38 14)  (56 238)  (56 238)  LC_7 Logic Functioning bit
 (39 14)  (57 238)  (57 238)  LC_7 Logic Functioning bit
 (44 14)  (62 238)  (62 238)  LC_7 Logic Functioning bit
 (45 14)  (63 238)  (63 238)  LC_7 Logic Functioning bit
 (47 14)  (65 238)  (65 238)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (18 239)  (18 239)  routing T_1_14.glb_netwk_6 <X> T_1_14.wire_logic_cluster/lc_7/s_r
 (17 15)  (35 239)  (35 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (48 239)  (48 239)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_7/in_1
 (40 15)  (58 239)  (58 239)  LC_7 Logic Functioning bit
 (41 15)  (59 239)  (59 239)  LC_7 Logic Functioning bit
 (42 15)  (60 239)  (60 239)  LC_7 Logic Functioning bit
 (43 15)  (61 239)  (61 239)  LC_7 Logic Functioning bit


LogicTile_2_14

 (21 0)  (93 224)  (93 224)  routing T_2_14.lft_op_3 <X> T_2_14.lc_trk_g0_3
 (22 0)  (94 224)  (94 224)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (96 224)  (96 224)  routing T_2_14.lft_op_3 <X> T_2_14.lc_trk_g0_3
 (26 0)  (98 224)  (98 224)  routing T_2_14.lc_trk_g0_4 <X> T_2_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (100 224)  (100 224)  routing T_2_14.lc_trk_g2_1 <X> T_2_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 224)  (101 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 224)  (103 224)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 224)  (104 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (108 224)  (108 224)  LC_0 Logic Functioning bit
 (22 1)  (94 225)  (94 225)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (96 225)  (96 225)  routing T_2_14.bot_op_2 <X> T_2_14.lc_trk_g0_2
 (29 1)  (101 225)  (101 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 225)  (103 225)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 225)  (104 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (107 225)  (107 225)  routing T_2_14.lc_trk_g0_2 <X> T_2_14.input_2_0
 (2 2)  (74 226)  (74 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (3 2)  (75 226)  (75 226)  routing T_2_14.sp12_v_t_23 <X> T_2_14.sp12_h_l_23
 (22 2)  (94 226)  (94 226)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (96 226)  (96 226)  routing T_2_14.bot_op_7 <X> T_2_14.lc_trk_g0_7
 (27 2)  (99 226)  (99 226)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 226)  (101 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 226)  (102 226)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 226)  (103 226)  routing T_2_14.lc_trk_g0_6 <X> T_2_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 226)  (104 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (109 226)  (109 226)  LC_1 Logic Functioning bit
 (38 2)  (110 226)  (110 226)  LC_1 Logic Functioning bit
 (42 2)  (114 226)  (114 226)  LC_1 Logic Functioning bit
 (43 2)  (115 226)  (115 226)  LC_1 Logic Functioning bit
 (45 2)  (117 226)  (117 226)  LC_1 Logic Functioning bit
 (48 2)  (120 226)  (120 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (72 227)  (72 227)  routing T_2_14.glb_netwk_1 <X> T_2_14.wire_logic_cluster/lc_7/clk
 (15 3)  (87 227)  (87 227)  routing T_2_14.bot_op_4 <X> T_2_14.lc_trk_g0_4
 (17 3)  (89 227)  (89 227)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (94 227)  (94 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (96 227)  (96 227)  routing T_2_14.bot_op_6 <X> T_2_14.lc_trk_g0_6
 (30 3)  (102 227)  (102 227)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 227)  (103 227)  routing T_2_14.lc_trk_g0_6 <X> T_2_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 227)  (104 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (105 227)  (105 227)  routing T_2_14.lc_trk_g2_1 <X> T_2_14.input_2_1
 (37 3)  (109 227)  (109 227)  LC_1 Logic Functioning bit
 (38 3)  (110 227)  (110 227)  LC_1 Logic Functioning bit
 (42 3)  (114 227)  (114 227)  LC_1 Logic Functioning bit
 (43 3)  (115 227)  (115 227)  LC_1 Logic Functioning bit
 (53 3)  (125 227)  (125 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (5 4)  (77 228)  (77 228)  routing T_2_14.sp4_v_b_9 <X> T_2_14.sp4_h_r_3
 (16 4)  (88 228)  (88 228)  routing T_2_14.sp12_h_r_9 <X> T_2_14.lc_trk_g1_1
 (17 4)  (89 228)  (89 228)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (26 4)  (98 228)  (98 228)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (100 228)  (100 228)  routing T_2_14.lc_trk_g2_1 <X> T_2_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 228)  (101 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (108 228)  (108 228)  LC_2 Logic Functioning bit
 (38 4)  (110 228)  (110 228)  LC_2 Logic Functioning bit
 (41 4)  (113 228)  (113 228)  LC_2 Logic Functioning bit
 (43 4)  (115 228)  (115 228)  LC_2 Logic Functioning bit
 (4 5)  (76 229)  (76 229)  routing T_2_14.sp4_v_b_9 <X> T_2_14.sp4_h_r_3
 (6 5)  (78 229)  (78 229)  routing T_2_14.sp4_v_b_9 <X> T_2_14.sp4_h_r_3
 (14 5)  (86 229)  (86 229)  routing T_2_14.top_op_0 <X> T_2_14.lc_trk_g1_0
 (15 5)  (87 229)  (87 229)  routing T_2_14.top_op_0 <X> T_2_14.lc_trk_g1_0
 (17 5)  (89 229)  (89 229)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (98 229)  (98 229)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 229)  (99 229)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 229)  (101 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (17 6)  (89 230)  (89 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (94 230)  (94 230)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (96 230)  (96 230)  routing T_2_14.bot_op_7 <X> T_2_14.lc_trk_g1_7
 (27 6)  (99 230)  (99 230)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 230)  (101 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 230)  (102 230)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 230)  (103 230)  routing T_2_14.lc_trk_g0_4 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 230)  (104 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (108 230)  (108 230)  LC_3 Logic Functioning bit
 (18 7)  (90 231)  (90 231)  routing T_2_14.sp4_r_v_b_29 <X> T_2_14.lc_trk_g1_5
 (30 7)  (102 231)  (102 231)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (104 231)  (104 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (105 231)  (105 231)  routing T_2_14.lc_trk_g2_1 <X> T_2_14.input_2_3
 (36 7)  (108 231)  (108 231)  LC_3 Logic Functioning bit
 (17 8)  (89 232)  (89 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (90 232)  (90 232)  routing T_2_14.wire_logic_cluster/lc_1/out <X> T_2_14.lc_trk_g2_1
 (21 8)  (93 232)  (93 232)  routing T_2_14.bnl_op_3 <X> T_2_14.lc_trk_g2_3
 (22 8)  (94 232)  (94 232)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (97 232)  (97 232)  routing T_2_14.bnl_op_2 <X> T_2_14.lc_trk_g2_2
 (28 8)  (100 232)  (100 232)  routing T_2_14.lc_trk_g2_3 <X> T_2_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 232)  (101 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 232)  (103 232)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 232)  (104 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 232)  (105 232)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 232)  (106 232)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 232)  (108 232)  LC_4 Logic Functioning bit
 (21 9)  (93 233)  (93 233)  routing T_2_14.bnl_op_3 <X> T_2_14.lc_trk_g2_3
 (22 9)  (94 233)  (94 233)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (97 233)  (97 233)  routing T_2_14.bnl_op_2 <X> T_2_14.lc_trk_g2_2
 (26 9)  (98 233)  (98 233)  routing T_2_14.lc_trk_g3_3 <X> T_2_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 233)  (99 233)  routing T_2_14.lc_trk_g3_3 <X> T_2_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 233)  (100 233)  routing T_2_14.lc_trk_g3_3 <X> T_2_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 233)  (101 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 233)  (102 233)  routing T_2_14.lc_trk_g2_3 <X> T_2_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (104 233)  (104 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (105 233)  (105 233)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.input_2_4
 (35 9)  (107 233)  (107 233)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.input_2_4
 (14 10)  (86 234)  (86 234)  routing T_2_14.sp4_v_b_36 <X> T_2_14.lc_trk_g2_4
 (21 10)  (93 234)  (93 234)  routing T_2_14.wire_logic_cluster/lc_7/out <X> T_2_14.lc_trk_g2_7
 (22 10)  (94 234)  (94 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (97 234)  (97 234)  routing T_2_14.wire_logic_cluster/lc_6/out <X> T_2_14.lc_trk_g2_6
 (26 10)  (98 234)  (98 234)  routing T_2_14.lc_trk_g2_7 <X> T_2_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (100 234)  (100 234)  routing T_2_14.lc_trk_g2_4 <X> T_2_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 234)  (101 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 234)  (102 234)  routing T_2_14.lc_trk_g2_4 <X> T_2_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 234)  (103 234)  routing T_2_14.lc_trk_g2_6 <X> T_2_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 234)  (104 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 234)  (105 234)  routing T_2_14.lc_trk_g2_6 <X> T_2_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 234)  (108 234)  LC_5 Logic Functioning bit
 (50 10)  (122 234)  (122 234)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (86 235)  (86 235)  routing T_2_14.sp4_v_b_36 <X> T_2_14.lc_trk_g2_4
 (16 11)  (88 235)  (88 235)  routing T_2_14.sp4_v_b_36 <X> T_2_14.lc_trk_g2_4
 (17 11)  (89 235)  (89 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (94 235)  (94 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (98 235)  (98 235)  routing T_2_14.lc_trk_g2_7 <X> T_2_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 235)  (100 235)  routing T_2_14.lc_trk_g2_7 <X> T_2_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 235)  (101 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 235)  (103 235)  routing T_2_14.lc_trk_g2_6 <X> T_2_14.wire_logic_cluster/lc_5/in_3
 (48 11)  (120 235)  (120 235)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (86 236)  (86 236)  routing T_2_14.sp4_v_t_21 <X> T_2_14.lc_trk_g3_0
 (15 12)  (87 236)  (87 236)  routing T_2_14.sp4_h_r_25 <X> T_2_14.lc_trk_g3_1
 (16 12)  (88 236)  (88 236)  routing T_2_14.sp4_h_r_25 <X> T_2_14.lc_trk_g3_1
 (17 12)  (89 236)  (89 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (94 236)  (94 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (95 236)  (95 236)  routing T_2_14.sp4_v_t_30 <X> T_2_14.lc_trk_g3_3
 (24 12)  (96 236)  (96 236)  routing T_2_14.sp4_v_t_30 <X> T_2_14.lc_trk_g3_3
 (29 12)  (101 236)  (101 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 236)  (103 236)  routing T_2_14.lc_trk_g3_6 <X> T_2_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 236)  (104 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 236)  (105 236)  routing T_2_14.lc_trk_g3_6 <X> T_2_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 236)  (106 236)  routing T_2_14.lc_trk_g3_6 <X> T_2_14.wire_logic_cluster/lc_6/in_3
 (40 12)  (112 236)  (112 236)  LC_6 Logic Functioning bit
 (14 13)  (86 237)  (86 237)  routing T_2_14.sp4_v_t_21 <X> T_2_14.lc_trk_g3_0
 (16 13)  (88 237)  (88 237)  routing T_2_14.sp4_v_t_21 <X> T_2_14.lc_trk_g3_0
 (17 13)  (89 237)  (89 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (90 237)  (90 237)  routing T_2_14.sp4_h_r_25 <X> T_2_14.lc_trk_g3_1
 (27 13)  (99 237)  (99 237)  routing T_2_14.lc_trk_g3_1 <X> T_2_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 237)  (100 237)  routing T_2_14.lc_trk_g3_1 <X> T_2_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 237)  (101 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 237)  (102 237)  routing T_2_14.lc_trk_g0_3 <X> T_2_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 237)  (103 237)  routing T_2_14.lc_trk_g3_6 <X> T_2_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 237)  (104 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (106 237)  (106 237)  routing T_2_14.lc_trk_g1_1 <X> T_2_14.input_2_6
 (1 14)  (73 238)  (73 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (86 238)  (86 238)  routing T_2_14.bnl_op_4 <X> T_2_14.lc_trk_g3_4
 (17 14)  (89 238)  (89 238)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (90 238)  (90 238)  routing T_2_14.bnl_op_5 <X> T_2_14.lc_trk_g3_5
 (21 14)  (93 238)  (93 238)  routing T_2_14.bnl_op_7 <X> T_2_14.lc_trk_g3_7
 (22 14)  (94 238)  (94 238)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (99 238)  (99 238)  routing T_2_14.lc_trk_g3_5 <X> T_2_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 238)  (100 238)  routing T_2_14.lc_trk_g3_5 <X> T_2_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 238)  (101 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 238)  (102 238)  routing T_2_14.lc_trk_g3_5 <X> T_2_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (103 238)  (103 238)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 238)  (104 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 238)  (105 238)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 238)  (106 238)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 238)  (108 238)  LC_7 Logic Functioning bit
 (0 15)  (72 239)  (72 239)  routing T_2_14.lc_trk_g1_5 <X> T_2_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (73 239)  (73 239)  routing T_2_14.lc_trk_g1_5 <X> T_2_14.wire_logic_cluster/lc_7/s_r
 (14 15)  (86 239)  (86 239)  routing T_2_14.bnl_op_4 <X> T_2_14.lc_trk_g3_4
 (17 15)  (89 239)  (89 239)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (90 239)  (90 239)  routing T_2_14.bnl_op_5 <X> T_2_14.lc_trk_g3_5
 (21 15)  (93 239)  (93 239)  routing T_2_14.bnl_op_7 <X> T_2_14.lc_trk_g3_7
 (22 15)  (94 239)  (94 239)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (96 239)  (96 239)  routing T_2_14.tnl_op_6 <X> T_2_14.lc_trk_g3_6
 (25 15)  (97 239)  (97 239)  routing T_2_14.tnl_op_6 <X> T_2_14.lc_trk_g3_6
 (27 15)  (99 239)  (99 239)  routing T_2_14.lc_trk_g3_0 <X> T_2_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 239)  (100 239)  routing T_2_14.lc_trk_g3_0 <X> T_2_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 239)  (101 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 239)  (103 239)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 239)  (104 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (106 239)  (106 239)  routing T_2_14.lc_trk_g1_0 <X> T_2_14.input_2_7


RAM_Tile_3_14

 (8 4)  (134 228)  (134 228)  routing T_3_14.sp4_v_b_10 <X> T_3_14.sp4_h_r_4
 (9 4)  (135 228)  (135 228)  routing T_3_14.sp4_v_b_10 <X> T_3_14.sp4_h_r_4
 (10 4)  (136 228)  (136 228)  routing T_3_14.sp4_v_b_10 <X> T_3_14.sp4_h_r_4


LogicTile_4_14

 (15 0)  (183 224)  (183 224)  routing T_4_14.sp4_h_l_4 <X> T_4_14.lc_trk_g0_1
 (16 0)  (184 224)  (184 224)  routing T_4_14.sp4_h_l_4 <X> T_4_14.lc_trk_g0_1
 (17 0)  (185 224)  (185 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (186 224)  (186 224)  routing T_4_14.sp4_h_l_4 <X> T_4_14.lc_trk_g0_1
 (18 1)  (186 225)  (186 225)  routing T_4_14.sp4_h_l_4 <X> T_4_14.lc_trk_g0_1
 (2 2)  (170 226)  (170 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (168 227)  (168 227)  routing T_4_14.glb_netwk_1 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (17 10)  (185 234)  (185 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (194 234)  (194 234)  routing T_4_14.lc_trk_g2_5 <X> T_4_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (195 234)  (195 234)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (196 234)  (196 234)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 234)  (197 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 234)  (198 234)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (200 234)  (200 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 234)  (201 234)  routing T_4_14.lc_trk_g3_3 <X> T_4_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (202 234)  (202 234)  routing T_4_14.lc_trk_g3_3 <X> T_4_14.wire_logic_cluster/lc_5/in_3
 (38 10)  (206 234)  (206 234)  LC_5 Logic Functioning bit
 (39 10)  (207 234)  (207 234)  LC_5 Logic Functioning bit
 (45 10)  (213 234)  (213 234)  LC_5 Logic Functioning bit
 (48 10)  (216 234)  (216 234)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (18 11)  (186 235)  (186 235)  routing T_4_14.sp4_r_v_b_37 <X> T_4_14.lc_trk_g2_5
 (28 11)  (196 235)  (196 235)  routing T_4_14.lc_trk_g2_5 <X> T_4_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 235)  (197 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (198 235)  (198 235)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (199 235)  (199 235)  routing T_4_14.lc_trk_g3_3 <X> T_4_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (200 235)  (200 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (37 11)  (205 235)  (205 235)  LC_5 Logic Functioning bit
 (38 11)  (206 235)  (206 235)  LC_5 Logic Functioning bit
 (41 11)  (209 235)  (209 235)  LC_5 Logic Functioning bit
 (22 12)  (190 236)  (190 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (191 236)  (191 236)  routing T_4_14.sp4_h_r_27 <X> T_4_14.lc_trk_g3_3
 (24 12)  (192 236)  (192 236)  routing T_4_14.sp4_h_r_27 <X> T_4_14.lc_trk_g3_3
 (21 13)  (189 237)  (189 237)  routing T_4_14.sp4_h_r_27 <X> T_4_14.lc_trk_g3_3
 (21 14)  (189 238)  (189 238)  routing T_4_14.sp4_v_t_26 <X> T_4_14.lc_trk_g3_7
 (22 14)  (190 238)  (190 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (191 238)  (191 238)  routing T_4_14.sp4_v_t_26 <X> T_4_14.lc_trk_g3_7
 (21 15)  (189 239)  (189 239)  routing T_4_14.sp4_v_t_26 <X> T_4_14.lc_trk_g3_7


IO_Tile_13_14

 (3 6)  (649 230)  (649 230)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 233)  (649 233)  IO control bit: IORIGHT_IE_0



IO_Tile_0_13

 (16 0)  (1 208)  (1 208)  IOB_0 IO Functioning bit
 (3 1)  (14 209)  (14 209)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 211)  (0 211)  IOB_0 IO Functioning bit
 (4 4)  (13 212)  (13 212)  routing T_0_13.span4_vert_b_12 <X> T_0_13.lc_trk_g0_4
 (6 4)  (11 212)  (11 212)  routing T_0_13.span12_horz_21 <X> T_0_13.lc_trk_g0_5
 (7 4)  (10 212)  (10 212)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_21 lc_trk_g0_5
 (13 4)  (4 212)  (4 212)  routing T_0_13.lc_trk_g0_4 <X> T_0_13.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 212)  (1 212)  IOB_0 IO Functioning bit
 (5 5)  (12 213)  (12 213)  routing T_0_13.span4_vert_b_12 <X> T_0_13.lc_trk_g0_4
 (7 5)  (10 213)  (10 213)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (8 5)  (9 213)  (9 213)  routing T_0_13.span12_horz_21 <X> T_0_13.lc_trk_g0_5
 (13 5)  (4 213)  (4 213)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 214)  (15 214)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 214)  (14 214)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 217)  (14 217)  IO control bit: BIOLEFT_IE_0

 (13 10)  (4 218)  (4 218)  routing T_0_13.lc_trk_g0_5 <X> T_0_13.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 218)  (1 218)  IOB_1 IO Functioning bit
 (13 11)  (4 219)  (4 219)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 221)  (0 221)  IOB_1 IO Functioning bit
 (16 14)  (1 222)  (1 222)  IOB_1 IO Functioning bit


LogicTile_1_13

 (14 0)  (32 208)  (32 208)  routing T_1_13.wire_logic_cluster/lc_0/out <X> T_1_13.lc_trk_g0_0
 (27 0)  (45 208)  (45 208)  routing T_1_13.lc_trk_g1_4 <X> T_1_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 208)  (47 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 208)  (48 208)  routing T_1_13.lc_trk_g1_4 <X> T_1_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 208)  (50 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 208)  (52 208)  routing T_1_13.lc_trk_g1_2 <X> T_1_13.wire_logic_cluster/lc_0/in_3
 (40 0)  (58 208)  (58 208)  LC_0 Logic Functioning bit
 (2 1)  (20 209)  (20 209)  Column buffer control bit: LH_colbuf_cntl_1

 (17 1)  (35 209)  (35 209)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (28 1)  (46 209)  (46 209)  routing T_1_13.lc_trk_g2_0 <X> T_1_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 209)  (47 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 209)  (49 209)  routing T_1_13.lc_trk_g1_2 <X> T_1_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 209)  (50 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (51 209)  (51 209)  routing T_1_13.lc_trk_g2_2 <X> T_1_13.input_2_0
 (35 1)  (53 209)  (53 209)  routing T_1_13.lc_trk_g2_2 <X> T_1_13.input_2_0
 (53 1)  (71 209)  (71 209)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (20 210)  (20 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (26 2)  (44 210)  (44 210)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 210)  (45 210)  routing T_1_13.lc_trk_g3_1 <X> T_1_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 210)  (46 210)  routing T_1_13.lc_trk_g3_1 <X> T_1_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 210)  (47 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 210)  (49 210)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 210)  (50 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 210)  (51 210)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 210)  (52 210)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (55 210)  (55 210)  LC_1 Logic Functioning bit
 (39 2)  (57 210)  (57 210)  LC_1 Logic Functioning bit
 (40 2)  (58 210)  (58 210)  LC_1 Logic Functioning bit
 (42 2)  (60 210)  (60 210)  LC_1 Logic Functioning bit
 (45 2)  (63 210)  (63 210)  LC_1 Logic Functioning bit
 (50 2)  (68 210)  (68 210)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (18 211)  (18 211)  routing T_1_13.glb_netwk_1 <X> T_1_13.wire_logic_cluster/lc_7/clk
 (26 3)  (44 211)  (44 211)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 211)  (45 211)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 211)  (46 211)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 211)  (47 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (39 3)  (57 211)  (57 211)  LC_1 Logic Functioning bit
 (40 3)  (58 211)  (58 211)  LC_1 Logic Functioning bit
 (42 3)  (60 211)  (60 211)  LC_1 Logic Functioning bit
 (53 3)  (71 211)  (71 211)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (32 212)  (32 212)  routing T_1_13.wire_logic_cluster/lc_0/out <X> T_1_13.lc_trk_g1_0
 (26 4)  (44 212)  (44 212)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (45 212)  (45 212)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (46 212)  (46 212)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 212)  (47 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 212)  (48 212)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (49 212)  (49 212)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 212)  (50 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 212)  (51 212)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 212)  (52 212)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (55 212)  (55 212)  LC_2 Logic Functioning bit
 (38 4)  (56 212)  (56 212)  LC_2 Logic Functioning bit
 (39 4)  (57 212)  (57 212)  LC_2 Logic Functioning bit
 (45 4)  (63 212)  (63 212)  LC_2 Logic Functioning bit
 (17 5)  (35 213)  (35 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (40 213)  (40 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (42 213)  (42 213)  routing T_1_13.top_op_2 <X> T_1_13.lc_trk_g1_2
 (25 5)  (43 213)  (43 213)  routing T_1_13.top_op_2 <X> T_1_13.lc_trk_g1_2
 (27 5)  (45 213)  (45 213)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 213)  (46 213)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 213)  (47 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 213)  (48 213)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (50 213)  (50 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (54 213)  (54 213)  LC_2 Logic Functioning bit
 (37 5)  (55 213)  (55 213)  LC_2 Logic Functioning bit
 (38 5)  (56 213)  (56 213)  LC_2 Logic Functioning bit
 (39 5)  (57 213)  (57 213)  LC_2 Logic Functioning bit
 (51 5)  (69 213)  (69 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (26 6)  (44 214)  (44 214)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (46 214)  (46 214)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 214)  (47 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 214)  (48 214)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (49 214)  (49 214)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 214)  (50 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 214)  (51 214)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 214)  (52 214)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.wire_logic_cluster/lc_3/in_3
 (38 6)  (56 214)  (56 214)  LC_3 Logic Functioning bit
 (41 6)  (59 214)  (59 214)  LC_3 Logic Functioning bit
 (43 6)  (61 214)  (61 214)  LC_3 Logic Functioning bit
 (45 6)  (63 214)  (63 214)  LC_3 Logic Functioning bit
 (14 7)  (32 215)  (32 215)  routing T_1_13.top_op_4 <X> T_1_13.lc_trk_g1_4
 (15 7)  (33 215)  (33 215)  routing T_1_13.top_op_4 <X> T_1_13.lc_trk_g1_4
 (17 7)  (35 215)  (35 215)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (44 215)  (44 215)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 215)  (45 215)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 215)  (46 215)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 215)  (47 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 215)  (48 215)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (50 215)  (50 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (52 215)  (52 215)  routing T_1_13.lc_trk_g1_0 <X> T_1_13.input_2_3
 (36 7)  (54 215)  (54 215)  LC_3 Logic Functioning bit
 (38 7)  (56 215)  (56 215)  LC_3 Logic Functioning bit
 (41 7)  (59 215)  (59 215)  LC_3 Logic Functioning bit
 (43 7)  (61 215)  (61 215)  LC_3 Logic Functioning bit
 (51 7)  (69 215)  (69 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (32 216)  (32 216)  routing T_1_13.sp4_v_b_24 <X> T_1_13.lc_trk_g2_0
 (25 8)  (43 216)  (43 216)  routing T_1_13.sp4_v_b_26 <X> T_1_13.lc_trk_g2_2
 (26 8)  (44 216)  (44 216)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 216)  (45 216)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 216)  (46 216)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 216)  (47 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 216)  (48 216)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 216)  (50 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 216)  (51 216)  routing T_1_13.lc_trk_g3_0 <X> T_1_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 216)  (52 216)  routing T_1_13.lc_trk_g3_0 <X> T_1_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (55 216)  (55 216)  LC_4 Logic Functioning bit
 (38 8)  (56 216)  (56 216)  LC_4 Logic Functioning bit
 (39 8)  (57 216)  (57 216)  LC_4 Logic Functioning bit
 (45 8)  (63 216)  (63 216)  LC_4 Logic Functioning bit
 (51 8)  (69 216)  (69 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (16 9)  (34 217)  (34 217)  routing T_1_13.sp4_v_b_24 <X> T_1_13.lc_trk_g2_0
 (17 9)  (35 217)  (35 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (40 217)  (40 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (41 217)  (41 217)  routing T_1_13.sp4_v_b_26 <X> T_1_13.lc_trk_g2_2
 (27 9)  (45 217)  (45 217)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 217)  (46 217)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 217)  (47 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 217)  (48 217)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (50 217)  (50 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (54 217)  (54 217)  LC_4 Logic Functioning bit
 (37 9)  (55 217)  (55 217)  LC_4 Logic Functioning bit
 (38 9)  (56 217)  (56 217)  LC_4 Logic Functioning bit
 (39 9)  (57 217)  (57 217)  LC_4 Logic Functioning bit
 (22 10)  (40 218)  (40 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (29 10)  (47 218)  (47 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 218)  (49 218)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 218)  (50 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 218)  (51 218)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 218)  (52 218)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 218)  (53 218)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.input_2_5
 (38 10)  (56 218)  (56 218)  LC_5 Logic Functioning bit
 (41 10)  (59 218)  (59 218)  LC_5 Logic Functioning bit
 (43 10)  (61 218)  (61 218)  LC_5 Logic Functioning bit
 (45 10)  (63 218)  (63 218)  LC_5 Logic Functioning bit
 (51 10)  (69 218)  (69 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (39 219)  (39 219)  routing T_1_13.sp4_r_v_b_39 <X> T_1_13.lc_trk_g2_7
 (22 11)  (40 219)  (40 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (41 219)  (41 219)  routing T_1_13.sp4_v_b_46 <X> T_1_13.lc_trk_g2_6
 (24 11)  (42 219)  (42 219)  routing T_1_13.sp4_v_b_46 <X> T_1_13.lc_trk_g2_6
 (26 11)  (44 219)  (44 219)  routing T_1_13.lc_trk_g3_2 <X> T_1_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 219)  (45 219)  routing T_1_13.lc_trk_g3_2 <X> T_1_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 219)  (46 219)  routing T_1_13.lc_trk_g3_2 <X> T_1_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 219)  (47 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (50 219)  (50 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (51 219)  (51 219)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.input_2_5
 (34 11)  (52 219)  (52 219)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.input_2_5
 (35 11)  (53 219)  (53 219)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.input_2_5
 (37 11)  (55 219)  (55 219)  LC_5 Logic Functioning bit
 (39 11)  (57 219)  (57 219)  LC_5 Logic Functioning bit
 (40 11)  (58 219)  (58 219)  LC_5 Logic Functioning bit
 (42 11)  (60 219)  (60 219)  LC_5 Logic Functioning bit
 (14 12)  (32 220)  (32 220)  routing T_1_13.sp4_v_t_21 <X> T_1_13.lc_trk_g3_0
 (17 12)  (35 220)  (35 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 220)  (36 220)  routing T_1_13.wire_logic_cluster/lc_1/out <X> T_1_13.lc_trk_g3_1
 (25 12)  (43 220)  (43 220)  routing T_1_13.sp4_v_t_23 <X> T_1_13.lc_trk_g3_2
 (26 12)  (44 220)  (44 220)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 220)  (45 220)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 220)  (46 220)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 220)  (47 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 220)  (48 220)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 220)  (49 220)  routing T_1_13.lc_trk_g2_7 <X> T_1_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 220)  (50 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 220)  (51 220)  routing T_1_13.lc_trk_g2_7 <X> T_1_13.wire_logic_cluster/lc_6/in_3
 (37 12)  (55 220)  (55 220)  LC_6 Logic Functioning bit
 (38 12)  (56 220)  (56 220)  LC_6 Logic Functioning bit
 (39 12)  (57 220)  (57 220)  LC_6 Logic Functioning bit
 (45 12)  (63 220)  (63 220)  LC_6 Logic Functioning bit
 (51 12)  (69 220)  (69 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (2 13)  (20 221)  (20 221)  Column buffer control bit: LH_colbuf_cntl_6

 (14 13)  (32 221)  (32 221)  routing T_1_13.sp4_v_t_21 <X> T_1_13.lc_trk_g3_0
 (16 13)  (34 221)  (34 221)  routing T_1_13.sp4_v_t_21 <X> T_1_13.lc_trk_g3_0
 (17 13)  (35 221)  (35 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (40 221)  (40 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (41 221)  (41 221)  routing T_1_13.sp4_v_t_23 <X> T_1_13.lc_trk_g3_2
 (25 13)  (43 221)  (43 221)  routing T_1_13.sp4_v_t_23 <X> T_1_13.lc_trk_g3_2
 (27 13)  (45 221)  (45 221)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 221)  (46 221)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 221)  (47 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 221)  (48 221)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (49 221)  (49 221)  routing T_1_13.lc_trk_g2_7 <X> T_1_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (50 221)  (50 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (54 221)  (54 221)  LC_6 Logic Functioning bit
 (37 13)  (55 221)  (55 221)  LC_6 Logic Functioning bit
 (38 13)  (56 221)  (56 221)  LC_6 Logic Functioning bit
 (39 13)  (57 221)  (57 221)  LC_6 Logic Functioning bit
 (53 13)  (71 221)  (71 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (18 222)  (18 222)  routing T_1_13.glb_netwk_6 <X> T_1_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 222)  (19 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (32 222)  (32 222)  routing T_1_13.sp4_v_t_17 <X> T_1_13.lc_trk_g3_4
 (15 14)  (33 222)  (33 222)  routing T_1_13.tnr_op_5 <X> T_1_13.lc_trk_g3_5
 (17 14)  (35 222)  (35 222)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (39 222)  (39 222)  routing T_1_13.sp4_v_t_26 <X> T_1_13.lc_trk_g3_7
 (22 14)  (40 222)  (40 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (41 222)  (41 222)  routing T_1_13.sp4_v_t_26 <X> T_1_13.lc_trk_g3_7
 (26 14)  (44 222)  (44 222)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 222)  (45 222)  routing T_1_13.lc_trk_g3_7 <X> T_1_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 222)  (46 222)  routing T_1_13.lc_trk_g3_7 <X> T_1_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 222)  (47 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 222)  (48 222)  routing T_1_13.lc_trk_g3_7 <X> T_1_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 222)  (49 222)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 222)  (50 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 222)  (51 222)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (52 222)  (52 222)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.wire_logic_cluster/lc_7/in_3
 (38 14)  (56 222)  (56 222)  LC_7 Logic Functioning bit
 (41 14)  (59 222)  (59 222)  LC_7 Logic Functioning bit
 (43 14)  (61 222)  (61 222)  LC_7 Logic Functioning bit
 (45 14)  (63 222)  (63 222)  LC_7 Logic Functioning bit
 (0 15)  (18 223)  (18 223)  routing T_1_13.glb_netwk_6 <X> T_1_13.wire_logic_cluster/lc_7/s_r
 (16 15)  (34 223)  (34 223)  routing T_1_13.sp4_v_t_17 <X> T_1_13.lc_trk_g3_4
 (17 15)  (35 223)  (35 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (21 15)  (39 223)  (39 223)  routing T_1_13.sp4_v_t_26 <X> T_1_13.lc_trk_g3_7
 (22 15)  (40 223)  (40 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (44 223)  (44 223)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (45 223)  (45 223)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 223)  (46 223)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 223)  (47 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 223)  (48 223)  routing T_1_13.lc_trk_g3_7 <X> T_1_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (50 223)  (50 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (52 223)  (52 223)  routing T_1_13.lc_trk_g1_0 <X> T_1_13.input_2_7
 (36 15)  (54 223)  (54 223)  LC_7 Logic Functioning bit
 (38 15)  (56 223)  (56 223)  LC_7 Logic Functioning bit
 (41 15)  (59 223)  (59 223)  LC_7 Logic Functioning bit
 (43 15)  (61 223)  (61 223)  LC_7 Logic Functioning bit
 (53 15)  (71 223)  (71 223)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_2_13

 (14 0)  (86 208)  (86 208)  routing T_2_13.lft_op_0 <X> T_2_13.lc_trk_g0_0
 (22 0)  (94 208)  (94 208)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (96 208)  (96 208)  routing T_2_13.top_op_3 <X> T_2_13.lc_trk_g0_3
 (25 0)  (97 208)  (97 208)  routing T_2_13.wire_logic_cluster/lc_2/out <X> T_2_13.lc_trk_g0_2
 (27 0)  (99 208)  (99 208)  routing T_2_13.lc_trk_g1_4 <X> T_2_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 208)  (101 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 208)  (102 208)  routing T_2_13.lc_trk_g1_4 <X> T_2_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 208)  (104 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 208)  (106 208)  routing T_2_13.lc_trk_g1_2 <X> T_2_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 208)  (107 208)  routing T_2_13.lc_trk_g3_5 <X> T_2_13.input_2_0
 (36 0)  (108 208)  (108 208)  LC_0 Logic Functioning bit
 (2 1)  (74 209)  (74 209)  Column buffer control bit: LH_colbuf_cntl_1

 (15 1)  (87 209)  (87 209)  routing T_2_13.lft_op_0 <X> T_2_13.lc_trk_g0_0
 (17 1)  (89 209)  (89 209)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (93 209)  (93 209)  routing T_2_13.top_op_3 <X> T_2_13.lc_trk_g0_3
 (22 1)  (94 209)  (94 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (98 209)  (98 209)  routing T_2_13.lc_trk_g0_2 <X> T_2_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 209)  (101 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 209)  (103 209)  routing T_2_13.lc_trk_g1_2 <X> T_2_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 209)  (104 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (105 209)  (105 209)  routing T_2_13.lc_trk_g3_5 <X> T_2_13.input_2_0
 (34 1)  (106 209)  (106 209)  routing T_2_13.lc_trk_g3_5 <X> T_2_13.input_2_0
 (2 2)  (74 210)  (74 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (86 210)  (86 210)  routing T_2_13.wire_logic_cluster/lc_4/out <X> T_2_13.lc_trk_g0_4
 (15 2)  (87 210)  (87 210)  routing T_2_13.top_op_5 <X> T_2_13.lc_trk_g0_5
 (17 2)  (89 210)  (89 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (28 2)  (100 210)  (100 210)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 210)  (101 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 210)  (102 210)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_1/in_1
 (38 2)  (110 210)  (110 210)  LC_1 Logic Functioning bit
 (41 2)  (113 210)  (113 210)  LC_1 Logic Functioning bit
 (45 2)  (117 210)  (117 210)  LC_1 Logic Functioning bit
 (46 2)  (118 210)  (118 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (122 210)  (122 210)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (124 210)  (124 210)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (72 211)  (72 211)  routing T_2_13.glb_netwk_1 <X> T_2_13.wire_logic_cluster/lc_7/clk
 (17 3)  (89 211)  (89 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (90 211)  (90 211)  routing T_2_13.top_op_5 <X> T_2_13.lc_trk_g0_5
 (28 3)  (100 211)  (100 211)  routing T_2_13.lc_trk_g2_1 <X> T_2_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 211)  (101 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 211)  (102 211)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (108 211)  (108 211)  LC_1 Logic Functioning bit
 (37 3)  (109 211)  (109 211)  LC_1 Logic Functioning bit
 (39 3)  (111 211)  (111 211)  LC_1 Logic Functioning bit
 (40 3)  (112 211)  (112 211)  LC_1 Logic Functioning bit
 (42 3)  (114 211)  (114 211)  LC_1 Logic Functioning bit
 (43 3)  (115 211)  (115 211)  LC_1 Logic Functioning bit
 (29 4)  (101 212)  (101 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (35 4)  (107 212)  (107 212)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.input_2_2
 (38 4)  (110 212)  (110 212)  LC_2 Logic Functioning bit
 (41 4)  (113 212)  (113 212)  LC_2 Logic Functioning bit
 (45 4)  (117 212)  (117 212)  LC_2 Logic Functioning bit
 (14 5)  (86 213)  (86 213)  routing T_2_13.top_op_0 <X> T_2_13.lc_trk_g1_0
 (15 5)  (87 213)  (87 213)  routing T_2_13.top_op_0 <X> T_2_13.lc_trk_g1_0
 (17 5)  (89 213)  (89 213)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (94 213)  (94 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (96 213)  (96 213)  routing T_2_13.top_op_2 <X> T_2_13.lc_trk_g1_2
 (25 5)  (97 213)  (97 213)  routing T_2_13.top_op_2 <X> T_2_13.lc_trk_g1_2
 (26 5)  (98 213)  (98 213)  routing T_2_13.lc_trk_g0_2 <X> T_2_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 213)  (101 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 213)  (102 213)  routing T_2_13.lc_trk_g0_3 <X> T_2_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (104 213)  (104 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (105 213)  (105 213)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.input_2_2
 (35 5)  (107 213)  (107 213)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.input_2_2
 (36 5)  (108 213)  (108 213)  LC_2 Logic Functioning bit
 (37 5)  (109 213)  (109 213)  LC_2 Logic Functioning bit
 (39 5)  (111 213)  (111 213)  LC_2 Logic Functioning bit
 (40 5)  (112 213)  (112 213)  LC_2 Logic Functioning bit
 (42 5)  (114 213)  (114 213)  LC_2 Logic Functioning bit
 (43 5)  (115 213)  (115 213)  LC_2 Logic Functioning bit
 (48 5)  (120 213)  (120 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (123 213)  (123 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (86 214)  (86 214)  routing T_2_13.wire_logic_cluster/lc_4/out <X> T_2_13.lc_trk_g1_4
 (15 6)  (87 214)  (87 214)  routing T_2_13.sp4_v_b_21 <X> T_2_13.lc_trk_g1_5
 (16 6)  (88 214)  (88 214)  routing T_2_13.sp4_v_b_21 <X> T_2_13.lc_trk_g1_5
 (17 6)  (89 214)  (89 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (93 214)  (93 214)  routing T_2_13.wire_logic_cluster/lc_7/out <X> T_2_13.lc_trk_g1_7
 (22 6)  (94 214)  (94 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (100 214)  (100 214)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 214)  (101 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 214)  (102 214)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 214)  (104 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 214)  (105 214)  routing T_2_13.lc_trk_g2_0 <X> T_2_13.wire_logic_cluster/lc_3/in_3
 (38 6)  (110 214)  (110 214)  LC_3 Logic Functioning bit
 (41 6)  (113 214)  (113 214)  LC_3 Logic Functioning bit
 (43 6)  (115 214)  (115 214)  LC_3 Logic Functioning bit
 (45 6)  (117 214)  (117 214)  LC_3 Logic Functioning bit
 (52 6)  (124 214)  (124 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (125 214)  (125 214)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (89 215)  (89 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (98 215)  (98 215)  routing T_2_13.lc_trk_g2_3 <X> T_2_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 215)  (100 215)  routing T_2_13.lc_trk_g2_3 <X> T_2_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 215)  (101 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 215)  (102 215)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (104 215)  (104 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (105 215)  (105 215)  routing T_2_13.lc_trk_g2_1 <X> T_2_13.input_2_3
 (36 7)  (108 215)  (108 215)  LC_3 Logic Functioning bit
 (37 7)  (109 215)  (109 215)  LC_3 Logic Functioning bit
 (39 7)  (111 215)  (111 215)  LC_3 Logic Functioning bit
 (40 7)  (112 215)  (112 215)  LC_3 Logic Functioning bit
 (42 7)  (114 215)  (114 215)  LC_3 Logic Functioning bit
 (51 7)  (123 215)  (123 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (86 216)  (86 216)  routing T_2_13.wire_logic_cluster/lc_0/out <X> T_2_13.lc_trk_g2_0
 (17 8)  (89 216)  (89 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (90 216)  (90 216)  routing T_2_13.wire_logic_cluster/lc_1/out <X> T_2_13.lc_trk_g2_1
 (21 8)  (93 216)  (93 216)  routing T_2_13.wire_logic_cluster/lc_3/out <X> T_2_13.lc_trk_g2_3
 (22 8)  (94 216)  (94 216)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (98 216)  (98 216)  routing T_2_13.lc_trk_g0_4 <X> T_2_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 216)  (99 216)  routing T_2_13.lc_trk_g1_2 <X> T_2_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 216)  (101 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (35 8)  (107 216)  (107 216)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.input_2_4
 (38 8)  (110 216)  (110 216)  LC_4 Logic Functioning bit
 (41 8)  (113 216)  (113 216)  LC_4 Logic Functioning bit
 (45 8)  (117 216)  (117 216)  LC_4 Logic Functioning bit
 (51 8)  (123 216)  (123 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (89 217)  (89 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (29 9)  (101 217)  (101 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 217)  (102 217)  routing T_2_13.lc_trk_g1_2 <X> T_2_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (104 217)  (104 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (105 217)  (105 217)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.input_2_4
 (35 9)  (107 217)  (107 217)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.input_2_4
 (36 9)  (108 217)  (108 217)  LC_4 Logic Functioning bit
 (37 9)  (109 217)  (109 217)  LC_4 Logic Functioning bit
 (39 9)  (111 217)  (111 217)  LC_4 Logic Functioning bit
 (40 9)  (112 217)  (112 217)  LC_4 Logic Functioning bit
 (42 9)  (114 217)  (114 217)  LC_4 Logic Functioning bit
 (43 9)  (115 217)  (115 217)  LC_4 Logic Functioning bit
 (3 10)  (75 218)  (75 218)  routing T_2_13.sp12_v_t_22 <X> T_2_13.sp12_h_l_22
 (16 10)  (88 218)  (88 218)  routing T_2_13.sp12_v_b_21 <X> T_2_13.lc_trk_g2_5
 (17 10)  (89 218)  (89 218)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (25 10)  (97 218)  (97 218)  routing T_2_13.wire_logic_cluster/lc_6/out <X> T_2_13.lc_trk_g2_6
 (28 10)  (100 218)  (100 218)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 218)  (101 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 218)  (102 218)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 218)  (103 218)  routing T_2_13.lc_trk_g3_5 <X> T_2_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 218)  (104 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 218)  (105 218)  routing T_2_13.lc_trk_g3_5 <X> T_2_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 218)  (106 218)  routing T_2_13.lc_trk_g3_5 <X> T_2_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (109 218)  (109 218)  LC_5 Logic Functioning bit
 (39 10)  (111 218)  (111 218)  LC_5 Logic Functioning bit
 (41 10)  (113 218)  (113 218)  LC_5 Logic Functioning bit
 (43 10)  (115 218)  (115 218)  LC_5 Logic Functioning bit
 (45 10)  (117 218)  (117 218)  LC_5 Logic Functioning bit
 (46 10)  (118 218)  (118 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (123 218)  (123 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (86 219)  (86 219)  routing T_2_13.sp4_r_v_b_36 <X> T_2_13.lc_trk_g2_4
 (17 11)  (89 219)  (89 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (90 219)  (90 219)  routing T_2_13.sp12_v_b_21 <X> T_2_13.lc_trk_g2_5
 (19 11)  (91 219)  (91 219)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (94 219)  (94 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (99 219)  (99 219)  routing T_2_13.lc_trk_g1_0 <X> T_2_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 219)  (101 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 219)  (102 219)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_5/in_1
 (36 11)  (108 219)  (108 219)  LC_5 Logic Functioning bit
 (37 11)  (109 219)  (109 219)  LC_5 Logic Functioning bit
 (38 11)  (110 219)  (110 219)  LC_5 Logic Functioning bit
 (39 11)  (111 219)  (111 219)  LC_5 Logic Functioning bit
 (28 12)  (100 220)  (100 220)  routing T_2_13.lc_trk_g2_5 <X> T_2_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 220)  (101 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 220)  (102 220)  routing T_2_13.lc_trk_g2_5 <X> T_2_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 220)  (103 220)  routing T_2_13.lc_trk_g0_5 <X> T_2_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 220)  (104 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (107 220)  (107 220)  routing T_2_13.lc_trk_g1_5 <X> T_2_13.input_2_6
 (36 12)  (108 220)  (108 220)  LC_6 Logic Functioning bit
 (2 13)  (74 221)  (74 221)  Column buffer control bit: LH_colbuf_cntl_6

 (29 13)  (101 221)  (101 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (104 221)  (104 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (106 221)  (106 221)  routing T_2_13.lc_trk_g1_5 <X> T_2_13.input_2_6
 (0 14)  (72 222)  (72 222)  routing T_2_13.lc_trk_g2_4 <X> T_2_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 222)  (73 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (89 222)  (89 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (90 222)  (90 222)  routing T_2_13.wire_logic_cluster/lc_5/out <X> T_2_13.lc_trk_g3_5
 (31 14)  (103 222)  (103 222)  routing T_2_13.lc_trk_g1_7 <X> T_2_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 222)  (104 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 222)  (106 222)  routing T_2_13.lc_trk_g1_7 <X> T_2_13.wire_logic_cluster/lc_7/in_3
 (38 14)  (110 222)  (110 222)  LC_7 Logic Functioning bit
 (39 14)  (111 222)  (111 222)  LC_7 Logic Functioning bit
 (42 14)  (114 222)  (114 222)  LC_7 Logic Functioning bit
 (43 14)  (115 222)  (115 222)  LC_7 Logic Functioning bit
 (45 14)  (117 222)  (117 222)  LC_7 Logic Functioning bit
 (50 14)  (122 222)  (122 222)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (73 223)  (73 223)  routing T_2_13.lc_trk_g2_4 <X> T_2_13.wire_logic_cluster/lc_7/s_r
 (31 15)  (103 223)  (103 223)  routing T_2_13.lc_trk_g1_7 <X> T_2_13.wire_logic_cluster/lc_7/in_3
 (38 15)  (110 223)  (110 223)  LC_7 Logic Functioning bit
 (39 15)  (111 223)  (111 223)  LC_7 Logic Functioning bit
 (42 15)  (114 223)  (114 223)  LC_7 Logic Functioning bit
 (43 15)  (115 223)  (115 223)  LC_7 Logic Functioning bit
 (53 15)  (125 223)  (125 223)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13

 (2 1)  (170 209)  (170 209)  Column buffer control bit: LH_colbuf_cntl_1

 (12 3)  (180 211)  (180 211)  routing T_4_13.sp4_h_l_39 <X> T_4_13.sp4_v_t_39


LogicTile_5_13

 (2 1)  (224 209)  (224 209)  Column buffer control bit: LH_colbuf_cntl_1

 (6 2)  (228 210)  (228 210)  routing T_5_13.sp4_h_l_42 <X> T_5_13.sp4_v_t_37


LogicTile_6_13



LogicTile_7_13



LogicTile_8_13



LogicTile_9_13



RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (3 6)  (649 214)  (649 214)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 217)  (649 217)  IO control bit: IORIGHT_IE_0



IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (12 4)  (5 196)  (5 196)  routing T_0_12.lc_trk_g1_7 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g1_7 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 196)  (1 196)  IOB_0 IO Functioning bit
 (12 5)  (5 197)  (5 197)  routing T_0_12.lc_trk_g1_7 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0

 (7 14)  (10 206)  (10 206)  Enable bit of Mux _local_links/g1_mux_7 => logic_op_rgt_7 lc_trk_g1_7
 (8 14)  (9 206)  (9 206)  routing T_0_12.logic_op_rgt_7 <X> T_0_12.lc_trk_g1_7
 (8 15)  (9 207)  (9 207)  routing T_0_12.logic_op_rgt_7 <X> T_0_12.lc_trk_g1_7


LogicTile_1_12

 (2 1)  (20 193)  (20 193)  Column buffer control bit: LH_colbuf_cntl_1

 (22 1)  (40 193)  (40 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (2 2)  (20 194)  (20 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (18 195)  (18 195)  routing T_1_12.glb_netwk_1 <X> T_1_12.wire_logic_cluster/lc_7/clk
 (14 12)  (32 204)  (32 204)  routing T_1_12.rgt_op_0 <X> T_1_12.lc_trk_g3_0
 (15 13)  (33 205)  (33 205)  routing T_1_12.rgt_op_0 <X> T_1_12.lc_trk_g3_0
 (17 13)  (35 205)  (35 205)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 14)  (40 206)  (40 206)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (42 206)  (42 206)  routing T_1_12.tnr_op_7 <X> T_1_12.lc_trk_g3_7
 (29 14)  (47 206)  (47 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 206)  (49 206)  routing T_1_12.lc_trk_g3_7 <X> T_1_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 206)  (50 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 206)  (51 206)  routing T_1_12.lc_trk_g3_7 <X> T_1_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (52 206)  (52 206)  routing T_1_12.lc_trk_g3_7 <X> T_1_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (53 206)  (53 206)  routing T_1_12.lc_trk_g3_4 <X> T_1_12.input_2_7
 (38 14)  (56 206)  (56 206)  LC_7 Logic Functioning bit
 (39 14)  (57 206)  (57 206)  LC_7 Logic Functioning bit
 (43 14)  (61 206)  (61 206)  LC_7 Logic Functioning bit
 (45 14)  (63 206)  (63 206)  LC_7 Logic Functioning bit
 (15 15)  (33 207)  (33 207)  routing T_1_12.tnr_op_4 <X> T_1_12.lc_trk_g3_4
 (17 15)  (35 207)  (35 207)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (27 15)  (45 207)  (45 207)  routing T_1_12.lc_trk_g3_0 <X> T_1_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 207)  (46 207)  routing T_1_12.lc_trk_g3_0 <X> T_1_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 207)  (47 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 207)  (48 207)  routing T_1_12.lc_trk_g0_2 <X> T_1_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (49 207)  (49 207)  routing T_1_12.lc_trk_g3_7 <X> T_1_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (50 207)  (50 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (51 207)  (51 207)  routing T_1_12.lc_trk_g3_4 <X> T_1_12.input_2_7
 (34 15)  (52 207)  (52 207)  routing T_1_12.lc_trk_g3_4 <X> T_1_12.input_2_7
 (39 15)  (57 207)  (57 207)  LC_7 Logic Functioning bit
 (40 15)  (58 207)  (58 207)  LC_7 Logic Functioning bit


LogicTile_2_12

 (14 0)  (86 192)  (86 192)  routing T_2_12.wire_logic_cluster/lc_0/out <X> T_2_12.lc_trk_g0_0
 (27 0)  (99 192)  (99 192)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 192)  (100 192)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 192)  (101 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 192)  (102 192)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 192)  (104 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 192)  (105 192)  routing T_2_12.lc_trk_g3_2 <X> T_2_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 192)  (106 192)  routing T_2_12.lc_trk_g3_2 <X> T_2_12.wire_logic_cluster/lc_0/in_3
 (37 0)  (109 192)  (109 192)  LC_0 Logic Functioning bit
 (38 0)  (110 192)  (110 192)  LC_0 Logic Functioning bit
 (42 0)  (114 192)  (114 192)  LC_0 Logic Functioning bit
 (43 0)  (115 192)  (115 192)  LC_0 Logic Functioning bit
 (45 0)  (117 192)  (117 192)  LC_0 Logic Functioning bit
 (52 0)  (124 192)  (124 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (2 1)  (74 193)  (74 193)  Column buffer control bit: LH_colbuf_cntl_1

 (17 1)  (89 193)  (89 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (28 1)  (100 193)  (100 193)  routing T_2_12.lc_trk_g2_0 <X> T_2_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 193)  (101 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 193)  (102 193)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 193)  (103 193)  routing T_2_12.lc_trk_g3_2 <X> T_2_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 193)  (104 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (108 193)  (108 193)  LC_0 Logic Functioning bit
 (37 1)  (109 193)  (109 193)  LC_0 Logic Functioning bit
 (42 1)  (114 193)  (114 193)  LC_0 Logic Functioning bit
 (43 1)  (115 193)  (115 193)  LC_0 Logic Functioning bit
 (47 1)  (119 193)  (119 193)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (123 193)  (123 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (74 194)  (74 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (72 195)  (72 195)  routing T_2_12.glb_netwk_1 <X> T_2_12.wire_logic_cluster/lc_7/clk
 (17 6)  (89 198)  (89 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (14 9)  (86 201)  (86 201)  routing T_2_12.tnl_op_0 <X> T_2_12.lc_trk_g2_0
 (15 9)  (87 201)  (87 201)  routing T_2_12.tnl_op_0 <X> T_2_12.lc_trk_g2_0
 (17 9)  (89 201)  (89 201)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (25 12)  (97 204)  (97 204)  routing T_2_12.sp4_v_t_23 <X> T_2_12.lc_trk_g3_2
 (22 13)  (94 205)  (94 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (95 205)  (95 205)  routing T_2_12.sp4_v_t_23 <X> T_2_12.lc_trk_g3_2
 (25 13)  (97 205)  (97 205)  routing T_2_12.sp4_v_t_23 <X> T_2_12.lc_trk_g3_2
 (1 14)  (73 206)  (73 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 207)  (72 207)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (73 207)  (73 207)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.wire_logic_cluster/lc_7/s_r
 (22 15)  (94 207)  (94 207)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (95 207)  (95 207)  routing T_2_12.sp12_v_t_21 <X> T_2_12.lc_trk_g3_6
 (25 15)  (97 207)  (97 207)  routing T_2_12.sp12_v_t_21 <X> T_2_12.lc_trk_g3_6


RAM_Tile_3_12

 (9 3)  (135 195)  (135 195)  routing T_3_12.sp4_v_b_5 <X> T_3_12.sp4_v_t_36
 (10 3)  (136 195)  (136 195)  routing T_3_12.sp4_v_b_5 <X> T_3_12.sp4_v_t_36
 (13 6)  (139 198)  (139 198)  routing T_3_12.sp4_v_b_5 <X> T_3_12.sp4_v_t_40


LogicTile_4_12

 (10 3)  (178 195)  (178 195)  routing T_4_12.sp4_h_l_45 <X> T_4_12.sp4_v_t_36


LogicTile_5_12



LogicTile_6_12



LogicTile_7_12



LogicTile_8_12



LogicTile_9_12



RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12



IO_Tile_13_12



IO_Tile_0_11

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_11

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 185)  (649 185)  IO control bit: IORIGHT_IE_0



IO_Tile_0_10

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_10

 (3 6)  (649 166)  (649 166)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 169)  (649 169)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_9

 (3 6)  (14 150)  (14 150)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0



RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_9

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1

 (3 9)  (649 153)  (649 153)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_8

 (14 4)  (3 132)  (3 132)  routing T_0_8.lc_trk_g0_7 <X> T_0_8.wire_gbuf/in
 (15 4)  (2 132)  (2 132)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (2 133)  (2 133)  routing T_0_8.lc_trk_g0_7 <X> T_0_8.wire_gbuf/in
 (2 6)  (15 134)  (15 134)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 134)  (14 134)  IO control bit: GIOLEFT1_IE_1

 (6 6)  (11 134)  (11 134)  routing T_0_8.span4_horz_15 <X> T_0_8.lc_trk_g0_7
 (7 6)  (10 134)  (10 134)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_15 lc_trk_g0_7
 (8 6)  (9 134)  (9 134)  routing T_0_8.span4_horz_15 <X> T_0_8.lc_trk_g0_7
 (8 7)  (9 135)  (9 135)  routing T_0_8.span4_horz_15 <X> T_0_8.lc_trk_g0_7
 (17 13)  (0 141)  (0 141)  IOB_1 IO Functioning bit


RAM_Tile_3_8

 (13 3)  (139 131)  (139 131)  routing T_3_8.sp4_v_b_9 <X> T_3_8.sp4_h_l_39
 (11 6)  (137 134)  (137 134)  routing T_3_8.sp4_v_b_9 <X> T_3_8.sp4_v_t_40
 (13 6)  (139 134)  (139 134)  routing T_3_8.sp4_v_b_9 <X> T_3_8.sp4_v_t_40


IO_Tile_13_8

 (16 0)  (662 128)  (662 128)  IOB_0 IO Functioning bit
 (17 3)  (663 131)  (663 131)  IOB_0 IO Functioning bit
 (4 4)  (650 132)  (650 132)  routing T_13_8.span4_vert_b_12 <X> T_13_8.lc_trk_g0_4
 (13 4)  (659 132)  (659 132)  routing T_13_8.lc_trk_g0_4 <X> T_13_8.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (662 132)  (662 132)  IOB_0 IO Functioning bit
 (5 5)  (651 133)  (651 133)  routing T_13_8.span4_vert_b_12 <X> T_13_8.lc_trk_g0_4
 (7 5)  (653 133)  (653 133)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (13 5)  (659 133)  (659 133)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (648 134)  (648 134)  IO control bit: GIORIGHT1_REN_0

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1

 (3 9)  (649 137)  (649 137)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_7

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_7

 (11 0)  (657 112)  (657 112)  routing T_13_7.span4_vert_b_0 <X> T_13_7.span4_vert_t_12
 (16 0)  (662 112)  (662 112)  IOB_0 IO Functioning bit
 (3 1)  (649 113)  (649 113)  IO control bit: IORIGHT_REN_1

 (17 3)  (663 115)  (663 115)  IOB_0 IO Functioning bit
 (13 4)  (659 116)  (659 116)  routing T_13_7.lc_trk_g0_6 <X> T_13_7.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (662 116)  (662 116)  IOB_0 IO Functioning bit
 (12 5)  (658 117)  (658 117)  routing T_13_7.lc_trk_g0_6 <X> T_13_7.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (659 117)  (659 117)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (648 118)  (648 118)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 118)  (649 118)  IO control bit: IORIGHT_IE_1

 (4 6)  (650 118)  (650 118)  routing T_13_7.span4_vert_b_14 <X> T_13_7.lc_trk_g0_6
 (5 7)  (651 119)  (651 119)  routing T_13_7.span4_vert_b_14 <X> T_13_7.lc_trk_g0_6
 (7 7)  (653 119)  (653 119)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (4 8)  (650 120)  (650 120)  routing T_13_7.span4_vert_b_8 <X> T_13_7.lc_trk_g1_0
 (3 9)  (649 121)  (649 121)  IO control bit: IORIGHT_IE_0

 (5 9)  (651 121)  (651 121)  routing T_13_7.span4_vert_b_8 <X> T_13_7.lc_trk_g1_0
 (7 9)  (653 121)  (653 121)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (12 10)  (658 122)  (658 122)  routing T_13_7.lc_trk_g1_0 <X> T_13_7.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (662 122)  (662 122)  IOB_1 IO Functioning bit
 (13 11)  (659 123)  (659 123)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (663 125)  (663 125)  IOB_1 IO Functioning bit
 (16 14)  (662 126)  (662 126)  IOB_1 IO Functioning bit


IO_Tile_0_6

 (3 6)  (14 102)  (14 102)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_6

 (3 1)  (649 97)  (649 97)  IO control bit: IORIGHT_REN_1

 (2 3)  (648 99)  (648 99)  Enable bit of Mux _out_links/OutMux9_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_12
 (17 3)  (663 99)  (663 99)  IOB_0 IO Functioning bit
 (2 6)  (648 102)  (648 102)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (11 6)  (657 102)  (657 102)  routing T_13_6.span4_vert_b_2 <X> T_13_6.span4_vert_t_14
 (12 10)  (658 106)  (658 106)  routing T_13_6.lc_trk_g1_6 <X> T_13_6.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (659 106)  (659 106)  routing T_13_6.lc_trk_g1_6 <X> T_13_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (662 106)  (662 106)  IOB_1 IO Functioning bit
 (12 11)  (658 107)  (658 107)  routing T_13_6.lc_trk_g1_6 <X> T_13_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (659 107)  (659 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (663 109)  (663 109)  IOB_1 IO Functioning bit
 (16 14)  (662 110)  (662 110)  IOB_1 IO Functioning bit
 (4 15)  (650 111)  (650 111)  routing T_13_6.span4_vert_b_6 <X> T_13_6.lc_trk_g1_6
 (5 15)  (651 111)  (651 111)  routing T_13_6.span4_vert_b_6 <X> T_13_6.lc_trk_g1_6
 (7 15)  (653 111)  (653 111)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


IO_Tile_0_5

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0



LogicTile_1_5



LogicTile_2_5



RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_5



LogicTile_5_5



LogicTile_6_5



LogicTile_7_5



LogicTile_8_5



LogicTile_9_5



RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5



LogicTile_12_5



IO_Tile_13_5

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 6)  (14 70)  (14 70)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: BIOLEFT_IE_0



LogicTile_1_4



LogicTile_2_4



RAM_Tile_3_4

 (4 14)  (130 78)  (130 78)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_v_t_44
 (6 14)  (132 78)  (132 78)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_v_t_44
 (5 15)  (131 79)  (131 79)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_v_t_44


LogicTile_4_4

 (19 15)  (187 79)  (187 79)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_4



LogicTile_6_4



LogicTile_7_4



LogicTile_8_4



LogicTile_9_4



RAM_Tile_10_4



LogicTile_11_4



LogicTile_12_4



IO_Tile_13_4

 (3 1)  (649 65)  (649 65)  IO control bit: IORIGHT_REN_1

 (2 3)  (648 67)  (648 67)  Enable bit of Mux _out_links/OutMux9_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_12
 (17 3)  (663 67)  (663 67)  IOB_0 IO Functioning bit
 (2 6)  (648 70)  (648 70)  IO control bit: IORIGHT_REN_0

 (16 8)  (662 72)  (662 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (2 11)  (648 75)  (648 75)  Enable bit of Mux _out_links/OutMux9_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_14
 (17 13)  (663 77)  (663 77)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_3

 (3 1)  (649 49)  (649 49)  IO control bit: IORIGHT_REN_1

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0

 (2 11)  (648 59)  (648 59)  Enable bit of Mux _out_links/OutMux9_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_14
 (17 13)  (663 61)  (663 61)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 6)  (14 38)  (14 38)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 41)  (14 41)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_2

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



GlobalNetwork_0_0

 (1 1)  (331 142)  (331 142)  routing T_0_0.padin_1 <X> T_0_0.glb_netwk_1


IO_Tile_1_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (3 6)  (99 8)  (99 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (99 6)  (99 6)  IO control bit: BIODOWN_IE_0



IO_Tile_3_0

 (3 6)  (153 8)  (153 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (153 6)  (153 6)  IO control bit: BIODOWN_IE_0



IO_Tile_4_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (195 6)  (195 6)  IO control bit: BIODOWN_IE_0



IO_Tile_5_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (3 6)  (303 8)  (303 8)  IO control bit: GIODOWN1_IE_1

 (3 9)  (303 6)  (303 6)  IO control bit: GIODOWN1_IE_0



IO_Tile_7_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (3 9)  (361 6)  (361 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_8_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0



IO_Tile_10_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0



IO_Tile_11_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


