Info (10281): Verilog HDL Declaration information at n_leds_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at n_leds_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at n_leds_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at n_leds_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at n_leds_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at n_leds_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at n_leds_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at n_leds_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv Line: 49
