

================================================================
== Vivado HLS Report for 'crypto_sort'
================================================================
* Date:           Mon Aug 24 19:52:46 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru09
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.574|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+------+----------+-----------+-----------+---------+----------+
        |                     |   Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      | min |  max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+-----+------+----------+-----------+-----------+---------+----------+
        |- Loop 1             |    ?|     ?|         ?|          -|          -|        9|    no    |
        | + Loop 1.1          |    0|  2535|   2 ~ 5  |          -|          -| 0 ~ 507 |    no    |
        | + Loop 1.2          |    ?|     ?|         ?|          -|          -|        ?|    no    |
        |  ++ Loop 1.2.1      |    ?|     ?|         ?|          -|          -|        ?|    no    |
        |   +++ Loop 1.2.1.1  |    ?|     ?|         3|          -|          -|        ?|    no    |
        +---------------------+-----+------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1155|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     203|
|Register         |        -|      -|     641|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     641|    1358|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_18_fu_206_p2     |     +    |      0|  0|  16|           9|           1|
    |sum4_fu_378_p2     |     +    |      0|  0|  17|          10|          10|
    |sum6_fu_416_p2     |     +    |      0|  0|  17|          10|          10|
    |sum_fu_232_p2      |     +    |      0|  0|  17|          10|          10|
    |tmp_248_fu_440_p2  |     +    |      0|  0|  71|          64|           1|
    |c_11_fu_452_p2     |     -    |      0|  0|  39|          32|          32|
    |c_fu_247_p2        |     -    |      0|  0|  39|          32|          32|
    |tmp_239_fu_311_p2  |     -    |      0|  0|  70|           9|          63|
    |tmp_s_fu_182_p2    |     -    |      0|  0|  68|           9|          61|
    |c_10_fu_284_p2     |    and   |      0|  0|  32|          32|          32|
    |c_14_fu_492_p2     |    and   |      0|  0|  32|          32|          32|
    |tmp_230_fu_216_p2  |    and   |      0|  0|   9|           9|           9|
    |tmp_234_fu_256_p2  |    and   |      0|  0|  32|          32|          32|
    |tmp_242_fu_358_p2  |    and   |      0|  0|  60|          60|          60|
    |tmp_246_fu_464_p2  |    and   |      0|  0|  32|          32|          32|
    |tmp_228_fu_201_p2  |   icmp   |      0|  0|  29|          61|          61|
    |tmp_231_fu_222_p2  |   icmp   |      0|  0|  13|           9|           1|
    |tmp_238_fu_306_p2  |   icmp   |      0|  0|  29|          62|          62|
    |tmp_240_fu_321_p2  |   icmp   |      0|  0|  29|          64|          64|
    |tmp_241_fu_349_p2  |   icmp   |      0|  0|  29|          64|          64|
    |tmp_243_fu_364_p2  |   icmp   |      0|  0|  29|          60|           1|
    |tmp_244_fu_407_p2  |   icmp   |      0|  0|  29|          63|          63|
    |tmp_fu_176_p2      |   icmp   |      0|  0|  29|          60|           1|
    |c_13_fu_484_p3     |  select  |      0|  0|   2|           1|           2|
    |c_9_fu_276_p3      |  select  |      0|  0|   2|           1|           2|
    |i_19_fu_327_p3     |  select  |      0|  0|  64|           1|          64|
    |a_1_fu_498_p2      |    xor   |      0|  0|  32|          32|          32|
    |ab_1_fu_446_p2     |    xor   |      0|  0|  32|          32|          32|
    |ab_fu_243_p2       |    xor   |      0|  0|  32|          32|          32|
    |c_12_fu_470_p2     |    xor   |      0|  0|  32|          32|          32|
    |c_8_fu_262_p2      |    xor   |      0|  0|  32|          32|          32|
    |tmp_233_fu_251_p2  |    xor   |      0|  0|  32|          32|          32|
    |tmp_236_fu_290_p2  |    xor   |      0|  0|  32|          32|          32|
    |tmp_237_fu_296_p2  |    xor   |      0|  0|  32|          32|          32|
    |tmp_245_fu_458_p2  |    xor   |      0|  0|  32|          32|          32|
    |tmp_247_fu_504_p2  |    xor   |      0|  0|  32|          32|          32|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|1155|        1148|        1122|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |a1_reg_153        |   9|          2|   32|         64|
    |ap_NS_fsm         |  59|         14|    1|         14|
    |array_r_address0  |  33|          6|    9|         54|
    |array_r_address1  |  27|          5|    9|         45|
    |array_r_d0        |  21|          4|   32|        128|
    |i_1_reg_120       |   9|          2|   64|        128|
    |i_2_reg_132       |   9|          2|   64|        128|
    |i_reg_97          |   9|          2|    9|         18|
    |p_reg_85          |   9|          2|    9|         18|
    |r5_reg_143        |   9|          2|    9|         18|
    |r_reg_108         |   9|          2|    9|         18|
    +------------------+----+-----------+-----+-----------+
    |Total             | 203|         43|  247|        633|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |a1_reg_153            |  32|   0|   32|          0|
    |a_1_reg_636           |  32|   0|   32|          0|
    |ap_CS_fsm             |  13|   0|   13|          0|
    |array_addr_1_reg_546  |   9|   0|    9|          0|
    |array_addr_2_reg_601  |   9|   0|    9|          0|
    |array_addr_3_reg_620  |   9|   0|    9|          0|
    |array_addr_reg_540    |   9|   0|    9|          0|
    |array_load_1_reg_559  |  32|   0|   32|          0|
    |array_load_reg_552    |  32|   0|   32|          0|
    |c_10_reg_566          |  32|   0|   32|          0|
    |i_18_reg_531          |   9|   0|    9|          0|
    |i_19_reg_579          |  64|   0|   64|          0|
    |i_1_reg_120           |  64|   0|   64|          0|
    |i_2_reg_132           |  64|   0|   64|          0|
    |i_reg_97              |   9|   0|    9|          0|
    |p_cast_cast9_reg_515  |   9|   0|   62|         53|
    |p_cast_reg_510        |   9|   0|   63|         54|
    |p_reg_85              |   9|   0|   60|         51|
    |r5_reg_143            |   9|   0|   62|         53|
    |r_reg_108             |   9|   0|   62|         53|
    |tmp_231_reg_536       |   1|   0|    1|          0|
    |tmp_239_cast_reg_574  |  64|   0|   64|          0|
    |tmp_243_reg_592       |   1|   0|    1|          0|
    |tmp_247_reg_641       |  32|   0|   32|          0|
    |tmp_252_reg_596       |  10|   0|   10|          0|
    |tmp_44_reg_626        |   8|   0|   62|         54|
    |tmp_s_reg_523         |  61|   0|   61|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 641|   0|  959|        318|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  crypto_sort | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  crypto_sort | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  crypto_sort | return value |
|ap_done           | out |    1| ap_ctrl_hs |  crypto_sort | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  crypto_sort | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  crypto_sort | return value |
|array_r_address0  | out |    9|  ap_memory |    array_r   |     array    |
|array_r_ce0       | out |    1|  ap_memory |    array_r   |     array    |
|array_r_we0       | out |    1|  ap_memory |    array_r   |     array    |
|array_r_d0        | out |   32|  ap_memory |    array_r   |     array    |
|array_r_q0        |  in |   32|  ap_memory |    array_r   |     array    |
|array_r_address1  | out |    9|  ap_memory |    array_r   |     array    |
|array_r_ce1       | out |    1|  ap_memory |    array_r   |     array    |
|array_r_we1       | out |    1|  ap_memory |    array_r   |     array    |
|array_r_d1        | out |   32|  ap_memory |    array_r   |     array    |
|array_r_q1        |  in |   32|  ap_memory |    array_r   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

