// Seed: 201478261
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  assign module_3.id_2 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1
    , id_4,
    input supply1 id_2
);
  assign id_4 = 1'b0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_3 (
    input tri0 id_0,
    input wand id_1,
    input tri1 id_2,
    input tri0 id_3
);
  wire id_5;
  wire id_6;
  wand id_7 = 1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7
  );
endmodule
