Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Mar 23 20:26:01 2025
| Host         : LukasDell running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              78 |           31 |
| No           | No                    | Yes                    |               6 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              29 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------------------+------------------------------+------------------+----------------+--------------+
|         Clock Signal        |       Enable Signal       |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+---------------------------+------------------------------+------------------+----------------+--------------+
|  JB_OBUF[6]                 | TX/r_Tx_Active2_out       |                              |                1 |              1 |         1.00 |
|  JB_OBUF[6]                 | TX/r_Tx_Done_i_1_n_0      |                              |                1 |              1 |         1.00 |
|  JB_OBUF[6]                 | TX/o_Tx_Serial_i_1_n_0    |                              |                1 |              2 |         2.00 |
|  display_driver/clk_div/CLK |                           |                              |                1 |              2 |         2.00 |
|  JB_OBUF[6]                 |                           | reset_IBUF                   |                5 |              6 |         1.20 |
|  JB_OBUF[6]                 | TX/r_Tx_Data[7]_i_1_n_0   |                              |                3 |              8 |         2.67 |
|  RX/r_Rx_DV_reg_0[0]        |                           |                              |                5 |              8 |         1.60 |
|  JB_OBUF[6]                 | RX/r_Clock_Count          | RX/r_Clock_Count[11]_i_1_n_0 |                3 |             12 |         4.00 |
|  JB_OBUF[6]                 | TX/o_Tx_Serial_i_1_n_0    | TX/r_Clock_Count[11]_i_1_n_0 |                4 |             12 |         3.00 |
|  JB_OBUF[6]                 | DEBOUNCE/count[0]_i_1_n_0 |                              |                5 |             17 |         3.40 |
|  JB_OBUF[6]                 |                           |                              |               12 |             22 |         1.83 |
|  clock_IBUF_BUFG            |                           |                              |               13 |             46 |         3.54 |
+-----------------------------+---------------------------+------------------------------+------------------+----------------+--------------+


