Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Sep 14 11:13:41 2018
| Host         : DESKTOP-BFI3NDQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.376      -61.453                     10                 2166        0.091        0.000                      0                 2166        3.000        0.000                       0                  1075  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
eth_rx_clk_pin  {0.000 4.000}        8.000           125.000         
sys_clk_pin     {0.000 5.000}        10.000          100.000         
  CLKFBIN       {0.000 5.000}        10.000          100.000         
  clk125MHz90   {-6.000 -2.000}      8.000           125.000         
  hehxd_n_6     {0.000 4.000}        8.000           125.000         
  hehxd_n_7     {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
eth_rx_clk_pin        4.091        0.000                      0                    5        0.282        0.000                      0                    5        3.500        0.000                       0                    10  
sys_clk_pin           2.343        0.000                      0                 1743        0.091        0.000                      0                 1743        3.000        0.000                       0                   819  
  CLKFBIN                                                                                                                                                         8.751        0.000                       0                     2  
  clk125MHz90                                                                                                                                                     5.845        0.000                       0                     3  
  hehxd_n_6          -3.366      -18.138                      8                  361        0.098        0.000                      0                  361        3.020        0.000                       0                   186  
  hehxd_n_7          15.135        0.000                      0                   55        0.261        0.000                      0                   55        9.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
hehxd_n_6       clk125MHz90          -0.140       -0.277                      2                    2        5.884        0.000                      0                    2  
eth_rx_clk_pin  hehxd_n_6             4.217        0.000                      0                    2        0.358        0.000                      0                    2  
sys_clk_pin     hehxd_n_6            -9.376      -61.175                      8                    8        0.613        0.000                      0                    8  
hehxd_n_7       hehxd_n_6             0.441        0.000                      0                   24        0.171        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk_pin
  To Clock:  eth_rx_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 hehxd/i_rgmii_rx/ddr_rxd0/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/i_rgmii_rx/link_1000mb_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk_pin rise@8.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.934ns (24.299%)  route 2.910ns (75.701%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.825    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.921 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           2.031     5.952    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    ILOGIC_X0Y96         IDDR                                         r  hehxd/i_rgmii_rx/ddr_rxd0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y96         IDDR (Prop_iddr_C_Q2)        0.508     6.460 r  hehxd/i_rgmii_rx/ddr_rxd0/Q2
                         net (fo=1, routed)           1.253     7.713    hehxd/i_rgmii_rx/p_0_in[0]
    SLICE_X0Y91          LUT6 (Prop_lut6_I1_O)        0.178     7.891 r  hehxd/i_rgmii_rx/link_full_duplex_i_3/O
                         net (fo=1, routed)           1.142     9.033    hehxd/i_rgmii_rx/link_full_duplex_i_3_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.124     9.157 r  hehxd/i_rgmii_rx/link_full_duplex_i_1/O
                         net (fo=4, routed)           0.515     9.672    hehxd/i_rgmii_rx/link_full_duplex_i_1_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I3_O)        0.124     9.796 r  hehxd/i_rgmii_rx/link_1000mb_i_1/O
                         net (fo=1, routed)           0.000     9.796    hehxd/i_rgmii_rx/link_1000mb_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  hehxd/i_rgmii_rx/link_1000mb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     8.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.640    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.731 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.884    13.615    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  hehxd/i_rgmii_rx/link_1000mb_reg/C
                         clock pessimism              0.279    13.894    
                         clock uncertainty           -0.035    13.858    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.029    13.887    hehxd/i_rgmii_rx/link_1000mb_reg
  -------------------------------------------------------------------
                         required time                         13.887    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 hehxd/i_rgmii_rx/ddr_rxd0/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/i_rgmii_rx/link_full_duplex_reg/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk_pin rise@8.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.810ns (22.769%)  route 2.747ns (77.231%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.825    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.921 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           2.031     5.952    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    ILOGIC_X0Y96         IDDR                                         r  hehxd/i_rgmii_rx/ddr_rxd0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y96         IDDR (Prop_iddr_C_Q2)        0.508     6.460 r  hehxd/i_rgmii_rx/ddr_rxd0/Q2
                         net (fo=1, routed)           1.253     7.713    hehxd/i_rgmii_rx/p_0_in[0]
    SLICE_X0Y91          LUT6 (Prop_lut6_I1_O)        0.178     7.891 r  hehxd/i_rgmii_rx/link_full_duplex_i_3/O
                         net (fo=1, routed)           1.142     9.033    hehxd/i_rgmii_rx/link_full_duplex_i_3_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.124     9.157 r  hehxd/i_rgmii_rx/link_full_duplex_i_1/O
                         net (fo=4, routed)           0.352     9.509    hehxd/i_rgmii_rx/link_full_duplex_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  hehxd/i_rgmii_rx/link_full_duplex_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     8.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.640    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.731 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.886    13.617    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  hehxd/i_rgmii_rx/link_full_duplex_reg/C
                         clock pessimism              0.279    13.896    
                         clock uncertainty           -0.035    13.860    
    SLICE_X0Y78          FDRE (Setup_fdre_C_CE)      -0.205    13.655    hehxd/i_rgmii_rx/link_full_duplex_reg
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 hehxd/i_rgmii_rx/ddr_rxd0/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/i_rgmii_rx/link_10mb_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk_pin rise@8.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.934ns (24.646%)  route 2.856ns (75.354%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.825    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.921 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           2.031     5.952    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    ILOGIC_X0Y96         IDDR                                         r  hehxd/i_rgmii_rx/ddr_rxd0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y96         IDDR (Prop_iddr_C_Q2)        0.508     6.460 r  hehxd/i_rgmii_rx/ddr_rxd0/Q2
                         net (fo=1, routed)           1.253     7.713    hehxd/i_rgmii_rx/p_0_in[0]
    SLICE_X0Y91          LUT6 (Prop_lut6_I1_O)        0.178     7.891 r  hehxd/i_rgmii_rx/link_full_duplex_i_3/O
                         net (fo=1, routed)           1.142     9.033    hehxd/i_rgmii_rx/link_full_duplex_i_3_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.124     9.157 r  hehxd/i_rgmii_rx/link_full_duplex_i_1/O
                         net (fo=4, routed)           0.461     9.618    hehxd/i_rgmii_rx/link_full_duplex_i_1_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I3_O)        0.124     9.742 r  hehxd/i_rgmii_rx/link_10mb_i_1/O
                         net (fo=1, routed)           0.000     9.742    hehxd/i_rgmii_rx/link_10mb_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  hehxd/i_rgmii_rx/link_10mb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     8.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.640    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.731 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.884    13.615    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  hehxd/i_rgmii_rx/link_10mb_reg/C
                         clock pessimism              0.279    13.894    
                         clock uncertainty           -0.035    13.858    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.031    13.889    hehxd/i_rgmii_rx/link_10mb_reg
  -------------------------------------------------------------------
                         required time                         13.889    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 hehxd/i_rgmii_rx/ddr_rxd0/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/i_rgmii_rx/link_100mb_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk_pin rise@8.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.934ns (24.757%)  route 2.839ns (75.243%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.825    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.921 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           2.031     5.952    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    ILOGIC_X0Y96         IDDR                                         r  hehxd/i_rgmii_rx/ddr_rxd0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y96         IDDR (Prop_iddr_C_Q2)        0.508     6.460 r  hehxd/i_rgmii_rx/ddr_rxd0/Q2
                         net (fo=1, routed)           1.253     7.713    hehxd/i_rgmii_rx/p_0_in[0]
    SLICE_X0Y91          LUT6 (Prop_lut6_I1_O)        0.178     7.891 r  hehxd/i_rgmii_rx/link_full_duplex_i_3/O
                         net (fo=1, routed)           1.142     9.033    hehxd/i_rgmii_rx/link_full_duplex_i_3_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.124     9.157 r  hehxd/i_rgmii_rx/link_full_duplex_i_1/O
                         net (fo=4, routed)           0.444     9.601    hehxd/i_rgmii_rx/link_full_duplex_i_1_n_0
    SLICE_X0Y77          LUT5 (Prop_lut5_I3_O)        0.124     9.725 r  hehxd/i_rgmii_rx/link_100mb_i_1/O
                         net (fo=1, routed)           0.000     9.725    hehxd/i_rgmii_rx/link_100mb_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  hehxd/i_rgmii_rx/link_100mb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     8.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.640    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.731 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.884    13.615    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  hehxd/i_rgmii_rx/link_100mb_reg/C
                         clock pessimism              0.279    13.894    
                         clock uncertainty           -0.035    13.858    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.031    13.889    hehxd/i_rgmii_rx/link_100mb_reg
  -------------------------------------------------------------------
                         required time                         13.889    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 hehxd/i_rgmii_rx/ddr_rxd1/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/i_rgmii_rx/link_full_duplex_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk_pin rise@8.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.697ns (28.117%)  route 1.782ns (71.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.825    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.921 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           2.030     5.951    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    ILOGIC_X0Y92         IDDR                                         r  hehxd/i_rgmii_rx/ddr_rxd1/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y92         IDDR (Prop_iddr_C_Q1)        0.517     6.468 f  hehxd/i_rgmii_rx/ddr_rxd1/Q1
                         net (fo=5, routed)           1.782     8.250    hehxd/i_rgmii_rx/ddr_rxd1_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I1_O)        0.180     8.430 r  hehxd/i_rgmii_rx/link_full_duplex_i_2/O
                         net (fo=1, routed)           0.000     8.430    hehxd/i_rgmii_rx/link_full_duplex_i_2_n_0
    SLICE_X0Y78          FDRE                                         r  hehxd/i_rgmii_rx/link_full_duplex_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     8.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.640    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.731 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.886    13.617    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  hehxd/i_rgmii_rx/link_full_duplex_reg/C
                         clock pessimism              0.279    13.896    
                         clock uncertainty           -0.035    13.860    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.029    13.889    hehxd/i_rgmii_rx/link_full_duplex_reg
  -------------------------------------------------------------------
                         required time                         13.889    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  5.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 hehxd/i_rgmii_rx/link_1000mb_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/i_rgmii_rx/link_1000mb_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk_pin rise@0.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.288    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.713     2.027    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  hehxd/i_rgmii_rx/link_1000mb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     2.168 r  hehxd/i_rgmii_rx/link_1000mb_reg/Q
                         net (fo=4, routed)           0.187     2.355    hehxd/i_rgmii_rx/leds_OBUF[2]
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.045     2.400 r  hehxd/i_rgmii_rx/link_1000mb_i_1/O
                         net (fo=1, routed)           0.000     2.400    hehxd/i_rgmii_rx/link_1000mb_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  hehxd/i_rgmii_rx/link_1000mb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.684    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.713 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.987     2.699    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  hehxd/i_rgmii_rx/link_1000mb_reg/C
                         clock pessimism             -0.672     2.027    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.091     2.118    hehxd/i_rgmii_rx/link_1000mb_reg
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 hehxd/i_rgmii_rx/link_100mb_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/i_rgmii_rx/link_100mb_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk_pin rise@0.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.851%)  route 0.238ns (56.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.288    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.713     2.027    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  hehxd/i_rgmii_rx/link_100mb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     2.168 r  hehxd/i_rgmii_rx/link_100mb_reg/Q
                         net (fo=4, routed)           0.238     2.407    hehxd/i_rgmii_rx/leds_OBUF[1]
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.045     2.452 r  hehxd/i_rgmii_rx/link_100mb_i_1/O
                         net (fo=1, routed)           0.000     2.452    hehxd/i_rgmii_rx/link_100mb_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  hehxd/i_rgmii_rx/link_100mb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.684    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.713 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.987     2.699    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  hehxd/i_rgmii_rx/link_100mb_reg/C
                         clock pessimism             -0.672     2.027    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.092     2.119    hehxd/i_rgmii_rx/link_100mb_reg
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 hehxd/i_rgmii_rx/link_10mb_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/i_rgmii_rx/link_10mb_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk_pin rise@0.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.269%)  route 0.244ns (56.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.288    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.713     2.027    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  hehxd/i_rgmii_rx/link_10mb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     2.168 r  hehxd/i_rgmii_rx/link_10mb_reg/Q
                         net (fo=4, routed)           0.244     2.412    hehxd/i_rgmii_rx/leds_OBUF[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.045     2.457 r  hehxd/i_rgmii_rx/link_10mb_i_1/O
                         net (fo=1, routed)           0.000     2.457    hehxd/i_rgmii_rx/link_10mb_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  hehxd/i_rgmii_rx/link_10mb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.684    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.713 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.987     2.699    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  hehxd/i_rgmii_rx/link_10mb_reg/C
                         clock pessimism             -0.672     2.027    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.092     2.119    hehxd/i_rgmii_rx/link_10mb_reg
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 hehxd/i_rgmii_rx/ddr_rxd2/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/i_rgmii_rx/link_full_duplex_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk_pin rise@0.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.250ns (31.784%)  route 0.537ns (68.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.288    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.713     2.027    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    ILOGIC_X0Y91         IDDR                                         r  hehxd/i_rgmii_rx/ddr_rxd2/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y91         IDDR (Prop_iddr_C_Q1)        0.180     2.207 f  hehxd/i_rgmii_rx/ddr_rxd2/Q1
                         net (fo=5, routed)           0.537     2.744    hehxd/i_rgmii_rx/Q1
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.070     2.814 r  hehxd/i_rgmii_rx/link_full_duplex_i_2/O
                         net (fo=1, routed)           0.000     2.814    hehxd/i_rgmii_rx/link_full_duplex_i_2_n_0
    SLICE_X0Y78          FDRE                                         r  hehxd/i_rgmii_rx/link_full_duplex_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.684    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.713 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.988     2.700    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  hehxd/i_rgmii_rx/link_full_duplex_reg/C
                         clock pessimism             -0.636     2.064    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.091     2.155    hehxd/i_rgmii_rx/link_full_duplex_reg
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 hehxd/i_rgmii_rx/ddr_rxd3/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/i_rgmii_rx/link_full_duplex_reg/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk_pin rise@0.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.249ns (32.957%)  route 0.507ns (67.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.288    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.711     2.025    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    ILOGIC_X0Y86         IDDR                                         r  hehxd/i_rgmii_rx/ddr_rxd3/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y86         IDDR (Prop_iddr_C_Q2)        0.179     2.204 r  hehxd/i_rgmii_rx/ddr_rxd3/Q2
                         net (fo=1, routed)           0.374     2.579    hehxd/i_rgmii_rx/Q2
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.070     2.649 r  hehxd/i_rgmii_rx/link_full_duplex_i_1/O
                         net (fo=4, routed)           0.132     2.781    hehxd/i_rgmii_rx/link_full_duplex_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  hehxd/i_rgmii_rx/link_full_duplex_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.684    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.713 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.988     2.700    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  hehxd/i_rgmii_rx/link_full_duplex_reg/C
                         clock pessimism             -0.636     2.064    
    SLICE_X0Y78          FDRE (Hold_fdre_C_CE)       -0.039     2.025    hehxd/i_rgmii_rx/link_full_duplex_reg
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.756    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_rxck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  eth_rxck_IBUF_BUFG_inst/I
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y86   hehxd/i_rgmii_rx/ddr_rxd3/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y79   hehxd/i_rgmii_rx/ddr_rx_ctl/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y96   hehxd/i_rgmii_rx/ddr_rxd0/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y92   hehxd/i_rgmii_rx/ddr_rxd1/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y91   hehxd/i_rgmii_rx/ddr_rxd2/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y77    hehxd/i_rgmii_rx/link_1000mb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y77    hehxd/i_rgmii_rx/link_100mb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y77    hehxd/i_rgmii_rx/link_10mb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y78    hehxd/i_rgmii_rx/link_full_duplex_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y78    hehxd/i_rgmii_rx/link_full_duplex_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y77    hehxd/i_rgmii_rx/link_1000mb_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y77    hehxd/i_rgmii_rx/link_100mb_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y77    hehxd/i_rgmii_rx/link_10mb_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y78    hehxd/i_rgmii_rx/link_full_duplex_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y77    hehxd/i_rgmii_rx/link_1000mb_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y77    hehxd/i_rgmii_rx/link_100mb_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y77    hehxd/i_rgmii_rx/link_10mb_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y77    hehxd/i_rgmii_rx/link_1000mb_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y77    hehxd/i_rgmii_rx/link_100mb_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y77    hehxd/i_rgmii_rx/link_10mb_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y77    hehxd/i_rgmii_rx/link_1000mb_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y77    hehxd/i_rgmii_rx/link_100mb_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y77    hehxd/i_rgmii_rx/link_10mb_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y78    hehxd/i_rgmii_rx/link_full_duplex_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y78    hehxd/i_rgmii_rx/link_full_duplex_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 aes/aes_block/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes/aes_block/u2/out_4_SB_MC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.609ns  (logic 1.725ns (22.671%)  route 5.884ns (77.329%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 15.391 - 10.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.023     5.708    aes/aes_block/clk100MHz_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  aes/aes_block/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     6.164 r  aes/aes_block/i_reg[0]/Q
                         net (fo=144, routed)         2.184     8.348    aes/aes_block/u2/i_reg[0]
    SLICE_X16Y67         LUT5 (Prop_lut5_I1_O)        0.150     8.498 r  aes/aes_block/u2/g0_b0__3_i_27/O
                         net (fo=1, routed)           0.970     9.468    aes/aes_block/u2/g0_b0__3_i_27_n_0
    SLICE_X16Y67         LUT5 (Prop_lut5_I1_O)        0.328     9.796 r  aes/aes_block/u2/g0_b0__3_i_6/O
                         net (fo=73, routed)          1.178    10.974    aes/aes_block/u2/g0_b0__3_i_6_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.124    11.098 r  aes/aes_block/u2/g1_b0__3/O
                         net (fo=1, routed)           0.000    11.098    aes/aes_block/u2/g1_b0__3_n_0
    SLICE_X7Y67          MUXF7 (Prop_muxf7_I1_O)      0.245    11.343 r  aes/aes_block/u2/out_1_SB_MC_reg[0]_i_9/O
                         net (fo=3, routed)           0.967    12.310    aes/aes_block/u2/out_1_SB_MC_reg[0]_i_9_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.298    12.608 r  aes/aes_block/u2/out_4_SB_MC[0]_i_3/O
                         net (fo=1, routed)           0.585    13.193    aes/aes_block/u2/out_4_SB_MC[0]_i_3_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I4_O)        0.124    13.317 r  aes/aes_block/u2/out_4_SB_MC[0]_i_1/O
                         net (fo=1, routed)           0.000    13.317    aes/aes_block/u2/out_4_SB_MC[0]_i_1_n_0
    SLICE_X4Y64          FDRE                                         r  aes/aes_block/u2/out_4_SB_MC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.891    15.391    aes/aes_block/u2/clk100MHz_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  aes/aes_block/u2/out_4_SB_MC_reg[0]/C
                         clock pessimism              0.273    15.664    
                         clock uncertainty           -0.035    15.629    
    SLICE_X4Y64          FDRE (Setup_fdre_C_D)        0.031    15.660    aes/aes_block/u2/out_4_SB_MC_reg[0]
  -------------------------------------------------------------------
                         required time                         15.660    
                         arrival time                         -13.317    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.422ns  (required time - arrival time)
  Source:                 aes/aes_block/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes/aes_block/u2/out_1_SB_MC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.529ns  (logic 1.725ns (22.912%)  route 5.804ns (77.088%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 15.390 - 10.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.023     5.708    aes/aes_block/clk100MHz_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  aes/aes_block/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     6.164 r  aes/aes_block/i_reg[0]/Q
                         net (fo=144, routed)         2.184     8.348    aes/aes_block/u2/i_reg[0]
    SLICE_X16Y67         LUT5 (Prop_lut5_I1_O)        0.150     8.498 r  aes/aes_block/u2/g0_b0__3_i_27/O
                         net (fo=1, routed)           0.970     9.468    aes/aes_block/u2/g0_b0__3_i_27_n_0
    SLICE_X16Y67         LUT5 (Prop_lut5_I1_O)        0.328     9.796 r  aes/aes_block/u2/g0_b0__3_i_6/O
                         net (fo=73, routed)          1.178    10.974    aes/aes_block/u2/g0_b0__3_i_6_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.124    11.098 r  aes/aes_block/u2/g1_b0__3/O
                         net (fo=1, routed)           0.000    11.098    aes/aes_block/u2/g1_b0__3_n_0
    SLICE_X7Y67          MUXF7 (Prop_muxf7_I1_O)      0.245    11.343 r  aes/aes_block/u2/out_1_SB_MC_reg[0]_i_9/O
                         net (fo=3, routed)           0.770    12.113    aes/aes_block/u2/out_1_SB_MC_reg[0]_i_9_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.298    12.411 r  aes/aes_block/u2/out_1_SB_MC[0]_i_4/O
                         net (fo=1, routed)           0.702    13.113    aes/aes_block/u2/out_1_SB_MC[0]_i_4_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.124    13.237 r  aes/aes_block/u2/out_1_SB_MC[0]_i_1/O
                         net (fo=1, routed)           0.000    13.237    aes/aes_block/u2/p_1_in[0]
    SLICE_X5Y65          FDRE                                         r  aes/aes_block/u2/out_1_SB_MC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.890    15.390    aes/aes_block/u2/clk100MHz_IBUF_BUFG
    SLICE_X5Y65          FDRE                                         r  aes/aes_block/u2/out_1_SB_MC_reg[0]/C
                         clock pessimism              0.273    15.663    
                         clock uncertainty           -0.035    15.628    
    SLICE_X5Y65          FDRE (Setup_fdre_C_D)        0.031    15.659    aes/aes_block/u2/out_1_SB_MC_reg[0]
  -------------------------------------------------------------------
                         required time                         15.659    
                         arrival time                         -13.237    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 aes/aes_block/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes/aes_block/u2/out_4_SB_MC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 1.721ns (23.064%)  route 5.741ns (76.936%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 15.391 - 10.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.023     5.708    aes/aes_block/clk100MHz_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  aes/aes_block/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     6.164 r  aes/aes_block/i_reg[0]/Q
                         net (fo=144, routed)         2.184     8.348    aes/aes_block/u2/i_reg[0]
    SLICE_X16Y67         LUT5 (Prop_lut5_I1_O)        0.150     8.498 r  aes/aes_block/u2/g0_b0__3_i_27/O
                         net (fo=1, routed)           0.970     9.468    aes/aes_block/u2/g0_b0__3_i_27_n_0
    SLICE_X16Y67         LUT5 (Prop_lut5_I1_O)        0.328     9.796 r  aes/aes_block/u2/g0_b0__3_i_6/O
                         net (fo=73, routed)          0.879    10.674    aes/aes_block/u2/g0_b0__3_i_6_n_0
    SLICE_X10Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.798 r  aes/aes_block/u2/g0_b2__12/O
                         net (fo=1, routed)           0.000    10.798    aes/aes_block/u2/g0_b2__12_n_0
    SLICE_X10Y66         MUXF7 (Prop_muxf7_I0_O)      0.241    11.039 r  aes/aes_block/u2/out_1_SB_MC_reg[1]_i_9/O
                         net (fo=4, routed)           0.871    11.910    aes/aes_block/u2/out_1_SB_MC_reg[1]_i_9_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I0_O)        0.298    12.208 r  aes/aes_block/u2/out_4_SB_MC[1]_i_3/O
                         net (fo=1, routed)           0.837    13.046    aes/aes_block/u2/out_4_SB_MC[1]_i_3_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I4_O)        0.124    13.170 r  aes/aes_block/u2/out_4_SB_MC[1]_i_1/O
                         net (fo=1, routed)           0.000    13.170    aes/aes_block/u2/out_4_SB_MC[1]_i_1_n_0
    SLICE_X4Y63          FDRE                                         r  aes/aes_block/u2/out_4_SB_MC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.891    15.391    aes/aes_block/u2/clk100MHz_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  aes/aes_block/u2/out_4_SB_MC_reg[1]/C
                         clock pessimism              0.273    15.664    
                         clock uncertainty           -0.035    15.629    
    SLICE_X4Y63          FDRE (Setup_fdre_C_D)        0.031    15.660    aes/aes_block/u2/out_4_SB_MC_reg[1]
  -------------------------------------------------------------------
                         required time                         15.660    
                         arrival time                         -13.170    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 aes/aes_block/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes/aes_block/u2/out_1_SB_MC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.405ns  (logic 1.721ns (23.241%)  route 5.684ns (76.759%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.023     5.708    aes/aes_block/clk100MHz_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  aes/aes_block/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     6.164 r  aes/aes_block/i_reg[0]/Q
                         net (fo=144, routed)         2.184     8.348    aes/aes_block/u2/i_reg[0]
    SLICE_X16Y67         LUT5 (Prop_lut5_I1_O)        0.150     8.498 r  aes/aes_block/u2/g0_b0__3_i_27/O
                         net (fo=1, routed)           0.970     9.468    aes/aes_block/u2/g0_b0__3_i_27_n_0
    SLICE_X16Y67         LUT5 (Prop_lut5_I1_O)        0.328     9.796 r  aes/aes_block/u2/g0_b0__3_i_6/O
                         net (fo=73, routed)          0.919    10.715    aes/aes_block/u2/g0_b0__3_i_6_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.124    10.839 r  aes/aes_block/u2/g0_b3__4/O
                         net (fo=1, routed)           0.000    10.839    aes/aes_block/u2/g0_b3__4_n_0
    SLICE_X6Y67          MUXF7 (Prop_muxf7_I0_O)      0.241    11.080 r  aes/aes_block/u2/out_1_SB_MC_reg[3]_i_11/O
                         net (fo=3, routed)           0.900    11.980    aes/aes_block/u2/out_1_SB_MC_reg[3]_i_11_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.298    12.278 r  aes/aes_block/u2/out_1_SB_MC[3]_i_4/O
                         net (fo=1, routed)           0.711    12.989    aes/aes_block/u2/out_1_SB_MC[3]_i_4_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I5_O)        0.124    13.113 r  aes/aes_block/u2/out_1_SB_MC[3]_i_1/O
                         net (fo=1, routed)           0.000    13.113    aes/aes_block/u2/p_1_in[3]
    SLICE_X3Y63          FDRE                                         r  aes/aes_block/u2/out_1_SB_MC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.893    15.393    aes/aes_block/u2/clk100MHz_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  aes/aes_block/u2/out_1_SB_MC_reg[3]/C
                         clock pessimism              0.287    15.680    
                         clock uncertainty           -0.035    15.645    
    SLICE_X3Y63          FDRE (Setup_fdre_C_D)        0.031    15.676    aes/aes_block/u2/out_1_SB_MC_reg[3]
  -------------------------------------------------------------------
                         required time                         15.676    
                         arrival time                         -13.113    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 aes/first_round_enable_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes/aes_block/u2/out_4_SB_MC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.432ns  (logic 1.553ns (20.897%)  route 5.879ns (79.103%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 15.392 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.942     5.627    aes/clk100MHz_IBUF_BUFG
    SLICE_X16Y61         FDRE                                         r  aes/first_round_enable_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDRE (Prop_fdre_C_Q)         0.518     6.145 r  aes/first_round_enable_reg_rep__1/Q
                         net (fo=102, routed)         1.651     7.796    aes/aes_block/u2/first_round_enable_reg_rep__1
    SLICE_X5Y68          LUT6 (Prop_lut6_I4_O)        0.124     7.920 f  aes/aes_block/u2/g0_b1__3_i_8/O
                         net (fo=1, routed)           0.433     8.353    aes/aes_block/u2/g0_b1__3_i_8_n_0
    SLICE_X5Y68          LUT3 (Prop_lut3_I2_O)        0.124     8.477 r  aes/aes_block/u2/g0_b1__3_i_1/O
                         net (fo=73, routed)          2.026    10.503    aes/aes_block/u2/g0_b1__3_i_1_n_0
    SLICE_X16Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.627 r  aes/aes_block/u2/g0_b6__10/O
                         net (fo=1, routed)           0.000    10.627    aes/aes_block/u2/g0_b6__10_n_0
    SLICE_X16Y64         MUXF7 (Prop_muxf7_I0_O)      0.241    10.868 r  aes/aes_block/u2/out_2_SB_MC_reg[6]_i_10/O
                         net (fo=4, routed)           0.903    11.772    aes/aes_block/u2/out_2_SB_MC_reg[6]_i_10_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.298    12.070 r  aes/aes_block/u2/out_4_SB_MC[5]_i_3/O
                         net (fo=1, routed)           0.865    12.935    aes/aes_block/u2/out_4_SB_MC[5]_i_3_n_0
    SLICE_X7Y62          LUT6 (Prop_lut6_I4_O)        0.124    13.059 r  aes/aes_block/u2/out_4_SB_MC[5]_i_1/O
                         net (fo=1, routed)           0.000    13.059    aes/aes_block/u2/out_4_SB_MC[5]_i_1_n_0
    SLICE_X7Y62          FDRE                                         r  aes/aes_block/u2/out_4_SB_MC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.892    15.392    aes/aes_block/u2/clk100MHz_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  aes/aes_block/u2/out_4_SB_MC_reg[5]/C
                         clock pessimism              0.273    15.665    
                         clock uncertainty           -0.035    15.630    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)        0.031    15.661    aes/aes_block/u2/out_4_SB_MC_reg[5]
  -------------------------------------------------------------------
                         required time                         15.661    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.670ns  (required time - arrival time)
  Source:                 aes/aes_block/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes/aes_block/u2/out_1_SB_MC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.251ns  (logic 1.721ns (23.736%)  route 5.530ns (76.264%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 15.314 - 10.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.023     5.708    aes/aes_block/clk100MHz_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  aes/aes_block/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     6.164 r  aes/aes_block/i_reg[0]/Q
                         net (fo=144, routed)         2.184     8.348    aes/aes_block/u2/i_reg[0]
    SLICE_X16Y67         LUT5 (Prop_lut5_I1_O)        0.150     8.498 r  aes/aes_block/u2/g0_b0__3_i_27/O
                         net (fo=1, routed)           0.970     9.468    aes/aes_block/u2/g0_b0__3_i_27_n_0
    SLICE_X16Y67         LUT5 (Prop_lut5_I1_O)        0.328     9.796 r  aes/aes_block/u2/g0_b0__3_i_6/O
                         net (fo=73, routed)          1.002    10.798    aes/aes_block/u2/g0_b0__3_i_6_n_0
    SLICE_X8Y66          LUT6 (Prop_lut6_I5_O)        0.124    10.922 r  aes/aes_block/u2/g0_b7__10/O
                         net (fo=1, routed)           0.000    10.922    aes/aes_block/u2/g0_b7__10_n_0
    SLICE_X8Y66          MUXF7 (Prop_muxf7_I0_O)      0.241    11.163 r  aes/aes_block/u2/out_1_SB_MC_reg[7]_i_14/O
                         net (fo=4, routed)           0.850    12.013    aes/aes_block/u2/out_1_SB_MC_reg[7]_i_14_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.298    12.311 r  aes/aes_block/u2/out_1_SB_MC[7]_i_6/O
                         net (fo=1, routed)           0.524    12.835    aes/aes_block/u2/out_1_SB_MC[7]_i_6_n_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I5_O)        0.124    12.959 r  aes/aes_block/u2/out_1_SB_MC[7]_i_2/O
                         net (fo=1, routed)           0.000    12.959    aes/aes_block/u2/p_1_in[7]
    SLICE_X8Y62          FDRE                                         r  aes/aes_block/u2/out_1_SB_MC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.814    15.314    aes/aes_block/u2/clk100MHz_IBUF_BUFG
    SLICE_X8Y62          FDRE                                         r  aes/aes_block/u2/out_1_SB_MC_reg[7]/C
                         clock pessimism              0.273    15.587    
                         clock uncertainty           -0.035    15.552    
    SLICE_X8Y62          FDRE (Setup_fdre_C_D)        0.077    15.629    aes/aes_block/u2/out_1_SB_MC_reg[7]
  -------------------------------------------------------------------
                         required time                         15.629    
                         arrival time                         -12.959    
  -------------------------------------------------------------------
                         slack                                  2.670    

Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 aes/aes_block/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes/aes_block/u2/out_2_SB_MC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.184ns  (logic 1.463ns (20.365%)  route 5.721ns (79.635%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 15.314 - 10.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.023     5.708    aes/aes_block/clk100MHz_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  aes/aes_block/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     6.164 r  aes/aes_block/i_reg[0]/Q
                         net (fo=144, routed)         1.825     7.989    aes/aes_block/u2/i_reg[0]
    SLICE_X12Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.113 f  aes/aes_block/u2/g0_b0__4_i_8/O
                         net (fo=1, routed)           0.466     8.579    aes/aes_block/u2/g0_b0__4_i_8_n_0
    SLICE_X12Y69         LUT3 (Prop_lut3_I2_O)        0.124     8.703 r  aes/aes_block/u2/g0_b0__4_i_1/O
                         net (fo=73, routed)          1.809    10.511    aes/aes_block/u2/g0_b0__4_i_1_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.124    10.635 r  aes/aes_block/u2/g2_b7__11/O
                         net (fo=1, routed)           0.000    10.635    aes/aes_block/u2/g2_b7__11_n_0
    SLICE_X5Y61          MUXF7 (Prop_muxf7_I0_O)      0.212    10.847 r  aes/aes_block/u2/out_1_SB_MC_reg[7]_i_13/O
                         net (fo=4, routed)           0.836    11.683    aes/aes_block/u2/out_1_SB_MC_reg[7]_i_13_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.299    11.982 r  aes/aes_block/u2/out_2_SB_MC[7]_i_5/O
                         net (fo=1, routed)           0.786    12.768    aes/aes_block/u2/out_2_SB_MC[7]_i_5_n_0
    SLICE_X11Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.892 r  aes/aes_block/u2/out_2_SB_MC[7]_i_2/O
                         net (fo=1, routed)           0.000    12.892    aes/aes_block/u2/out_2_SB_MC[7]_i_2_n_0
    SLICE_X11Y63         FDRE                                         r  aes/aes_block/u2/out_2_SB_MC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.814    15.314    aes/aes_block/u2/clk100MHz_IBUF_BUFG
    SLICE_X11Y63         FDRE                                         r  aes/aes_block/u2/out_2_SB_MC_reg[7]/C
                         clock pessimism              0.273    15.587    
                         clock uncertainty           -0.035    15.552    
    SLICE_X11Y63         FDRE (Setup_fdre_C_D)        0.031    15.583    aes/aes_block/u2/out_2_SB_MC_reg[7]
  -------------------------------------------------------------------
                         required time                         15.583    
                         arrival time                         -12.892    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 aes/aes_block/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes/aes_block/u2/out_4_SB_MC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 1.693ns (23.315%)  route 5.568ns (76.685%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.023     5.708    aes/aes_block/clk100MHz_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  aes/aes_block/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     6.164 r  aes/aes_block/i_reg[0]/Q
                         net (fo=144, routed)         2.184     8.348    aes/aes_block/u2/i_reg[0]
    SLICE_X16Y67         LUT5 (Prop_lut5_I1_O)        0.150     8.498 r  aes/aes_block/u2/g0_b0__3_i_27/O
                         net (fo=1, routed)           0.970     9.468    aes/aes_block/u2/g0_b0__3_i_27_n_0
    SLICE_X16Y67         LUT5 (Prop_lut5_I1_O)        0.328     9.796 r  aes/aes_block/u2/g0_b0__3_i_6/O
                         net (fo=73, routed)          0.996    10.792    aes/aes_block/u2/g0_b0__3_i_6_n_0
    SLICE_X8Y66          LUT6 (Prop_lut6_I5_O)        0.124    10.916 r  aes/aes_block/u2/g3_b7__10/O
                         net (fo=1, routed)           0.000    10.916    aes/aes_block/u2/g3_b7__10_n_0
    SLICE_X8Y66          MUXF7 (Prop_muxf7_I1_O)      0.214    11.130 r  aes/aes_block/u2/out_1_SB_MC_reg[7]_i_15/O
                         net (fo=4, routed)           0.691    11.820    aes/aes_block/u2/out_1_SB_MC_reg[7]_i_15_n_0
    SLICE_X9Y66          LUT6 (Prop_lut6_I2_O)        0.297    12.117 r  aes/aes_block/u2/out_4_SB_MC[7]_i_5/O
                         net (fo=1, routed)           0.728    12.845    aes/aes_block/u2/out_4_SB_MC[7]_i_5_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.124    12.969 r  aes/aes_block/u2/out_4_SB_MC[7]_i_2/O
                         net (fo=1, routed)           0.000    12.969    aes/aes_block/u2/out_4_SB_MC[7]_i_2_n_0
    SLICE_X4Y61          FDRE                                         r  aes/aes_block/u2/out_4_SB_MC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.893    15.393    aes/aes_block/u2/clk100MHz_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  aes/aes_block/u2/out_4_SB_MC_reg[7]/C
                         clock pessimism              0.273    15.666    
                         clock uncertainty           -0.035    15.631    
    SLICE_X4Y61          FDRE (Setup_fdre_C_D)        0.031    15.662    aes/aes_block/u2/out_4_SB_MC_reg[7]
  -------------------------------------------------------------------
                         required time                         15.662    
                         arrival time                         -12.969    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 aes/first_round_enable_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes/aes_block/u2/out_4_SB_MC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.243ns  (logic 1.785ns (24.644%)  route 5.458ns (75.356%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 15.313 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.942     5.627    aes/clk100MHz_IBUF_BUFG
    SLICE_X16Y61         FDRE                                         r  aes/first_round_enable_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDRE (Prop_fdre_C_Q)         0.518     6.145 r  aes/first_round_enable_reg_rep__1/Q
                         net (fo=102, routed)         1.563     7.708    aes/aes_block/u2/first_round_enable_reg_rep__1
    SLICE_X3Y67          LUT5 (Prop_lut5_I3_O)        0.153     7.861 r  aes/aes_block/u2/g0_b0__3_i_11/O
                         net (fo=1, routed)           0.674     8.535    aes/aes_block/u2/g0_b0__3_i_11_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I1_O)        0.327     8.862 r  aes/aes_block/u2/g0_b0__3_i_2/O
                         net (fo=73, routed)          1.827    10.689    aes/aes_block/u2/g0_b0__3_i_2_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.813 r  aes/aes_block/u2/g0_b5__10/O
                         net (fo=1, routed)           0.000    10.813    aes/aes_block/u2/g0_b5__10_n_0
    SLICE_X14Y63         MUXF7 (Prop_muxf7_I0_O)      0.241    11.054 r  aes/aes_block/u2/out_1_SB_MC_reg[4]_i_9/O
                         net (fo=4, routed)           0.677    11.731    aes/aes_block/u2/out_1_SB_MC_reg[4]_i_9_n_0
    SLICE_X13Y63         LUT6 (Prop_lut6_I0_O)        0.298    12.029 r  aes/aes_block/u2/out_4_SB_MC[4]_i_3/O
                         net (fo=1, routed)           0.717    12.746    aes/aes_block/u2/out_4_SB_MC[4]_i_3_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124    12.870 r  aes/aes_block/u2/out_4_SB_MC[4]_i_1/O
                         net (fo=1, routed)           0.000    12.870    aes/aes_block/u2/out_4_SB_MC[4]_i_1_n_0
    SLICE_X9Y63          FDRE                                         r  aes/aes_block/u2/out_4_SB_MC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.813    15.313    aes/aes_block/u2/clk100MHz_IBUF_BUFG
    SLICE_X9Y63          FDRE                                         r  aes/aes_block/u2/out_4_SB_MC_reg[4]/C
                         clock pessimism              0.273    15.586    
                         clock uncertainty           -0.035    15.551    
    SLICE_X9Y63          FDRE (Setup_fdre_C_D)        0.029    15.580    aes/aes_block/u2/out_4_SB_MC_reg[4]
  -------------------------------------------------------------------
                         required time                         15.580    
                         arrival time                         -12.870    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.723ns  (required time - arrival time)
  Source:                 aes/aes_block/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes/aes_block/u2/out_1_SB_MC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 1.693ns (23.675%)  route 5.458ns (76.325%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns = ( 15.315 - 10.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.023     5.708    aes/aes_block/clk100MHz_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  aes/aes_block/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     6.164 r  aes/aes_block/i_reg[0]/Q
                         net (fo=144, routed)         2.184     8.348    aes/aes_block/u2/i_reg[0]
    SLICE_X16Y67         LUT5 (Prop_lut5_I1_O)        0.150     8.498 r  aes/aes_block/u2/g0_b0__3_i_27/O
                         net (fo=1, routed)           0.970     9.468    aes/aes_block/u2/g0_b0__3_i_27_n_0
    SLICE_X16Y67         LUT5 (Prop_lut5_I1_O)        0.328     9.796 r  aes/aes_block/u2/g0_b0__3_i_6/O
                         net (fo=73, routed)          0.775    10.571    aes/aes_block/u2/g0_b0__3_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124    10.695 r  aes/aes_block/u2/g3_b6__7/O
                         net (fo=1, routed)           0.000    10.695    aes/aes_block/u2/g3_b6__7_n_0
    SLICE_X12Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    10.909 r  aes/aes_block/u2/out_1_SB_MC_reg[5]_i_10/O
                         net (fo=4, routed)           0.814    11.723    aes/aes_block/u2/out_1_SB_MC_reg[5]_i_10_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.297    12.020 r  aes/aes_block/u2/out_1_SB_MC[5]_i_4/O
                         net (fo=1, routed)           0.715    12.735    aes/aes_block/u2/out_1_SB_MC[5]_i_4_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I5_O)        0.124    12.859 r  aes/aes_block/u2/out_1_SB_MC[5]_i_1/O
                         net (fo=1, routed)           0.000    12.859    aes/aes_block/u2/p_1_in[5]
    SLICE_X9Y61          FDRE                                         r  aes/aes_block/u2/out_1_SB_MC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.815    15.315    aes/aes_block/u2/clk100MHz_IBUF_BUFG
    SLICE_X9Y61          FDRE                                         r  aes/aes_block/u2/out_1_SB_MC_reg[5]/C
                         clock pessimism              0.273    15.588    
                         clock uncertainty           -0.035    15.553    
    SLICE_X9Y61          FDRE (Setup_fdre_C_D)        0.029    15.582    aes/aes_block/u2/out_1_SB_MC_reg[5]
  -------------------------------------------------------------------
                         required time                         15.582    
                         arrival time                         -12.859    
  -------------------------------------------------------------------
                         slack                                  2.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 aes/aes_block/test_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes/aes_block/test_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.481%)  route 0.324ns (63.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.724     1.669    aes/aes_block/clk100MHz_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  aes/aes_block/test_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.810 r  aes/aes_block/test_reg[72]/Q
                         net (fo=4, routed)           0.196     2.006    aes/aes_block/key_block/Q[72]
    SLICE_X1Y49          LUT5 (Prop_lut5_I0_O)        0.045     2.051 r  aes/aes_block/key_block/test[8]_i_1/O
                         net (fo=2, routed)           0.128     2.179    aes/aes_block/key_temp_WH[8]
    SLICE_X1Y49          FDRE                                         r  aes/aes_block/test_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.077     2.270    aes/aes_block/clk100MHz_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  aes/aes_block/test_reg[8]/C
                         clock pessimism             -0.257     2.013    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.075     2.088    aes/aes_block/test_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 aes/aes_block/u3/data_out_XOR_MOD_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes/aes_block/data_out_AES_BLOCK_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.683     1.628    aes/aes_block/u3/clk100MHz_IBUF_BUFG
    SLICE_X15Y71         FDRE                                         r  aes/aes_block/u3/data_out_XOR_MOD_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  aes/aes_block/u3/data_out_XOR_MOD_reg[14]/Q
                         net (fo=1, routed)           0.052     1.821    aes/aes_block/data_out_temp[14]
    SLICE_X14Y71         FDRE                                         r  aes/aes_block/data_out_AES_BLOCK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.957     2.150    aes/aes_block/clk100MHz_IBUF_BUFG
    SLICE_X14Y71         FDRE                                         r  aes/aes_block/data_out_AES_BLOCK_reg[14]/C
                         clock pessimism             -0.509     1.641    
    SLICE_X14Y71         FDRE (Hold_fdre_C_D)         0.076     1.717    aes/aes_block/data_out_AES_BLOCK_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 aes/aes_block/data_out_AES_BLOCK_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes/data_in_temp_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.684     1.629    aes/aes_block/clk100MHz_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  aes/aes_block/data_out_AES_BLOCK_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  aes/aes_block/data_out_AES_BLOCK_reg[125]/Q
                         net (fo=2, routed)           0.068     1.839    aes/aes_block/data_out_TOP_reg[127][125]
    SLICE_X12Y70         LUT4 (Prop_lut4_I3_O)        0.045     1.884 r  aes/aes_block/data_in_temp[125]_i_1/O
                         net (fo=1, routed)           0.000     1.884    aes/data_in_temp0_in[125]
    SLICE_X12Y70         FDRE                                         r  aes/data_in_temp_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.958     2.151    aes/clk100MHz_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  aes/data_in_temp_reg[125]/C
                         clock pessimism             -0.509     1.642    
    SLICE_X12Y70         FDRE (Hold_fdre_C_D)         0.120     1.762    aes/data_in_temp_reg[125]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 aes/aes_block/u3/data_out_XOR_MOD_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes/aes_block/data_out_AES_BLOCK_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.174%)  route 0.115ns (44.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.714     1.659    aes/aes_block/u3/clk100MHz_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  aes/aes_block/u3/data_out_XOR_MOD_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     1.800 r  aes/aes_block/u3/data_out_XOR_MOD_reg[107]/Q
                         net (fo=1, routed)           0.115     1.915    aes/aes_block/data_out_temp[107]
    SLICE_X2Y67          FDRE                                         r  aes/aes_block/data_out_AES_BLOCK_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.992     2.185    aes/aes_block/clk100MHz_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  aes/aes_block/data_out_AES_BLOCK_reg[107]/C
                         clock pessimism             -0.486     1.699    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.076     1.775    aes/aes_block/data_out_AES_BLOCK_reg[107]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 aes/aes_block/u3/data_out_XOR_MOD_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes/aes_block/data_out_AES_BLOCK_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.683     1.628    aes/aes_block/u3/clk100MHz_IBUF_BUFG
    SLICE_X15Y71         FDRE                                         r  aes/aes_block/u3/data_out_XOR_MOD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  aes/aes_block/u3/data_out_XOR_MOD_reg[21]/Q
                         net (fo=1, routed)           0.099     1.869    aes/aes_block/data_out_temp[21]
    SLICE_X13Y70         FDRE                                         r  aes/aes_block/data_out_AES_BLOCK_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.958     2.151    aes/aes_block/clk100MHz_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  aes/aes_block/data_out_AES_BLOCK_reg[21]/C
                         clock pessimism             -0.508     1.643    
    SLICE_X13Y70         FDRE (Hold_fdre_C_D)         0.072     1.715    aes/aes_block/data_out_AES_BLOCK_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 aes/aes_block/data_out_AES_BLOCK_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes/data_in_temp_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.710     1.655    aes/aes_block/clk100MHz_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  aes/aes_block/data_out_AES_BLOCK_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.141     1.796 r  aes/aes_block/data_out_AES_BLOCK_reg[119]/Q
                         net (fo=2, routed)           0.103     1.900    aes/aes_block/data_out_TOP_reg[127][119]
    SLICE_X6Y72          LUT4 (Prop_lut4_I3_O)        0.045     1.945 r  aes/aes_block/data_in_temp[119]_i_1/O
                         net (fo=1, routed)           0.000     1.945    aes/data_in_temp0_in[119]
    SLICE_X6Y72          FDRE                                         r  aes/data_in_temp_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.985     2.178    aes/clk100MHz_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  aes/data_in_temp_reg[119]/C
                         clock pessimism             -0.510     1.668    
    SLICE_X6Y72          FDRE (Hold_fdre_C_D)         0.121     1.789    aes/data_in_temp_reg[119]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 aes/aes_block/u3/data_out_XOR_MOD_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes/aes_block/data_out_AES_BLOCK_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.708     1.653    aes/aes_block/u3/clk100MHz_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  aes/aes_block/u3/data_out_XOR_MOD_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     1.794 r  aes/aes_block/u3/data_out_XOR_MOD_reg[59]/Q
                         net (fo=1, routed)           0.103     1.897    aes/aes_block/data_out_temp[59]
    SLICE_X7Y72          FDRE                                         r  aes/aes_block/data_out_AES_BLOCK_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.985     2.178    aes/aes_block/clk100MHz_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  aes/aes_block/data_out_AES_BLOCK_reg[59]/C
                         clock pessimism             -0.510     1.668    
    SLICE_X7Y72          FDRE (Hold_fdre_C_D)         0.072     1.740    aes/aes_block/data_out_AES_BLOCK_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 aes/aes_block/u3/data_out_XOR_MOD_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes/aes_block/data_out_AES_BLOCK_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.711     1.656    aes/aes_block/u3/clk100MHz_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  aes/aes_block/u3/data_out_XOR_MOD_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.141     1.797 r  aes/aes_block/u3/data_out_XOR_MOD_reg[80]/Q
                         net (fo=1, routed)           0.110     1.907    aes/aes_block/data_out_temp[80]
    SLICE_X7Y69          FDRE                                         r  aes/aes_block/data_out_AES_BLOCK_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.988     2.181    aes/aes_block/clk100MHz_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  aes/aes_block/data_out_AES_BLOCK_reg[80]/C
                         clock pessimism             -0.510     1.671    
    SLICE_X7Y69          FDRE (Hold_fdre_C_D)         0.075     1.746    aes/aes_block/data_out_AES_BLOCK_reg[80]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 aes/aes_block/u3/data_out_XOR_MOD_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes/aes_block/data_out_AES_BLOCK_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.711     1.656    aes/aes_block/u3/clk100MHz_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  aes/aes_block/u3/data_out_XOR_MOD_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.141     1.797 r  aes/aes_block/u3/data_out_XOR_MOD_reg[88]/Q
                         net (fo=1, routed)           0.110     1.907    aes/aes_block/data_out_temp[88]
    SLICE_X7Y69          FDRE                                         r  aes/aes_block/data_out_AES_BLOCK_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.988     2.181    aes/aes_block/clk100MHz_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  aes/aes_block/data_out_AES_BLOCK_reg[88]/C
                         clock pessimism             -0.510     1.671    
    SLICE_X7Y69          FDRE (Hold_fdre_C_D)         0.071     1.742    aes/aes_block/data_out_AES_BLOCK_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 aes/aes_block/u3/data_out_XOR_MOD_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes/aes_block/data_out_AES_BLOCK_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.681     1.626    aes/aes_block/u3/clk100MHz_IBUF_BUFG
    SLICE_X19Y73         FDRE                                         r  aes/aes_block/u3/data_out_XOR_MOD_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y73         FDRE (Prop_fdre_C_Q)         0.141     1.767 r  aes/aes_block/u3/data_out_XOR_MOD_reg[66]/Q
                         net (fo=1, routed)           0.110     1.877    aes/aes_block/data_out_temp[66]
    SLICE_X18Y72         FDRE                                         r  aes/aes_block/data_out_AES_BLOCK_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.956     2.149    aes/aes_block/clk100MHz_IBUF_BUFG
    SLICE_X18Y72         FDRE                                         r  aes/aes_block/data_out_AES_BLOCK_reg[66]/C
                         clock pessimism             -0.508     1.641    
    SLICE_X18Y72         FDRE (Hold_fdre_C_D)         0.060     1.701    aes/aes_block/data_out_AES_BLOCK_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   clk100MHz_IBUF_BUFG_collapsed_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  hehxd/clocking/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X2Y60     aes/aes_block/FSM_onehot_state_aes_block_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X2Y60     aes/aes_block/FSM_onehot_state_aes_block_reg[1]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y60     aes/aes_block/FSM_onehot_state_aes_block_reg[2]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y60     aes/aes_block/FSM_onehot_state_aes_block_reg[3]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X4Y60     aes/aes_block/FSM_onehot_state_aes_block_reg[4]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X4Y60     aes/aes_block/busy_AES_BLOCK_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X16Y66    aes/aes_block/data_out_AES_BLOCK_reg[60]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X13Y73    aes/aes_block/data_out_AES_BLOCK_reg[61]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  hehxd/clocking/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  hehxd/clocking/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  hehxd/clocking/CLKIN1
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X7Y68     aes/aes_block/data_out_AES_BLOCK_reg[65]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X7Y68     aes/aes_block/data_out_AES_BLOCK_reg[79]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X16Y69    aes/data_in_temp_reg[102]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X14Y69    aes/data_in_temp_reg[108]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X9Y69     aes/data_in_temp_reg[10]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X14Y69    aes/data_in_temp_reg[110]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X6Y68     aes/data_in_temp_reg[113]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X18Y70    aes/data_in_temp_reg[117]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  hehxd/clocking/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  hehxd/clocking/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X4Y60     aes/aes_block/FSM_onehot_state_aes_block_reg[4]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X4Y60     aes/aes_block/busy_AES_BLOCK_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X16Y66    aes/aes_block/data_out_AES_BLOCK_reg[60]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X13Y73    aes/aes_block/data_out_AES_BLOCK_reg[61]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X9Y72     aes/aes_block/data_out_AES_BLOCK_reg[63]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X10Y73    aes/aes_block/data_out_AES_BLOCK_reg[64]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X18Y72    aes/aes_block/data_out_AES_BLOCK_reg[66]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y68     aes/aes_block/data_out_AES_BLOCK_reg[67]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hehxd/clocking/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  hehxd/clocking/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  hehxd/clocking/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  hehxd/clocking/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  hehxd/clocking/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk125MHz90
  To Clock:  clk125MHz90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125MHz90
Waveform(ns):       { -6.000 -2.000 }
Period(ns):         8.000
Sources:            { hehxd/clocking/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   hehxd/clk125MHz90_BUFG_inst/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    hehxd/i_rgmii_tx/tx_c/C
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  hehxd/clocking/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  hehxd/clocking/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  hehxd_n_6
  To Clock:  hehxd_n_6

Setup :            8  Failing Endpoints,  Worst Slack       -3.366ns,  Total Violation      -18.138ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.366ns  (required time - arrival time)
  Source:                 hehxd/data/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/data/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (hehxd_n_6 rise@8.000ns - hehxd_n_6 rise@0.000ns)
  Data Path Delay:        11.259ns  (logic 0.952ns (8.455%)  route 10.307ns (91.545%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.039ns = ( 18.039 - 8.000 ) 
    Source Clock Delay      (SCD):    10.693ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  tx_d0_i_1/O
                         net (fo=184, routed)         2.003    10.693    hehxd/data/clk125MHz
    SLICE_X4Y74          FDRE                                         r  hehxd/data/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.456    11.149 r  hehxd/data/counter_reg[0]/Q
                         net (fo=77, routed)          1.562    12.710    hehxd/data/I46[0]
    SLICE_X17Y72         LUT5 (Prop_lut5_I2_O)        0.124    12.834 r  hehxd/data/data[4]_i_8/O
                         net (fo=1, routed)           1.451    14.286    hehxd/data/data[4]_i_8_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.410 f  hehxd/data/data[4]_i_4/O
                         net (fo=1, routed)           0.452    14.862    hehxd/data/data[4]_i_4_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I0_O)        0.124    14.986 f  hehxd/data/data[4]_i_3/O
                         net (fo=1, routed)           6.843    21.828    hehxd/data/data[4]_i_3_n_0
    SLICE_X8Y73          LUT5 (Prop_lut5_I1_O)        0.124    21.952 r  hehxd/data/data[4]_i_1/O
                         net (fo=1, routed)           0.000    21.952    hehxd/data/data[4]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  hehxd/data/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     8.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    11.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    13.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    16.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.803    18.039    hehxd/data/clk125MHz
    SLICE_X8Y73          FDRE                                         r  hehxd/data/data_reg[4]/C
                         clock pessimism              0.542    18.581    
                         clock uncertainty           -0.071    18.510    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.077    18.587    hehxd/data/data_reg[4]
  -------------------------------------------------------------------
                         required time                         18.587    
                         arrival time                         -21.952    
  -------------------------------------------------------------------
                         slack                                 -3.366    

Slack (VIOLATED) :        -2.951ns  (required time - arrival time)
  Source:                 hehxd/data/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/data/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (hehxd_n_6 rise@8.000ns - hehxd_n_6 rise@0.000ns)
  Data Path Delay:        10.837ns  (logic 0.890ns (8.212%)  route 9.947ns (91.788%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.037ns = ( 18.037 - 8.000 ) 
    Source Clock Delay      (SCD):    10.698ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  tx_d0_i_1/O
                         net (fo=184, routed)         2.008    10.698    hehxd/data/clk125MHz
    SLICE_X2Y72          FDRE                                         r  hehxd/data/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    11.216 r  hehxd/data/counter_reg[1]/Q
                         net (fo=77, routed)          3.016    14.232    hehxd/data/counter_reg_n_0_[1]
    SLICE_X14Y70         LUT6 (Prop_lut6_I1_O)        0.124    14.356 f  hehxd/data/data[5]_i_6/O
                         net (fo=1, routed)           0.656    15.012    hehxd/data/data[5]_i_6_n_0
    SLICE_X15Y70         LUT6 (Prop_lut6_I2_O)        0.124    15.136 f  hehxd/data/data[5]_i_2/O
                         net (fo=1, routed)           6.275    21.411    hehxd/data/data[5]_i_2_n_0
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.124    21.535 r  hehxd/data/data[5]_i_1/O
                         net (fo=1, routed)           0.000    21.535    hehxd/data/data[5]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  hehxd/data/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     8.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    11.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    13.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    16.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.801    18.037    hehxd/data/clk125MHz
    SLICE_X8Y74          FDRE                                         r  hehxd/data/data_reg[5]/C
                         clock pessimism              0.542    18.579    
                         clock uncertainty           -0.071    18.508    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.077    18.585    hehxd/data/data_reg[5]
  -------------------------------------------------------------------
                         required time                         18.585    
                         arrival time                         -21.535    
  -------------------------------------------------------------------
                         slack                                 -2.951    

Slack (VIOLATED) :        -2.526ns  (required time - arrival time)
  Source:                 hehxd/data/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/data/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (hehxd_n_6 rise@8.000ns - hehxd_n_6 rise@0.000ns)
  Data Path Delay:        10.492ns  (logic 1.014ns (9.664%)  route 9.478ns (90.336%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.117ns = ( 18.117 - 8.000 ) 
    Source Clock Delay      (SCD):    10.698ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  tx_d0_i_1/O
                         net (fo=184, routed)         2.008    10.698    hehxd/data/clk125MHz
    SLICE_X2Y72          FDRE                                         r  hehxd/data/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    11.216 f  hehxd/data/counter_reg[1]/Q
                         net (fo=77, routed)          1.132    12.348    hehxd/data/counter_reg_n_0_[1]
    SLICE_X4Y70          LUT5 (Prop_lut5_I2_O)        0.124    12.472 r  hehxd/data/data[3]_i_8/O
                         net (fo=1, routed)           0.444    12.916    hehxd/data/data[3]_i_8_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124    13.040 f  hehxd/data/data[3]_i_4/O
                         net (fo=1, routed)           0.805    13.844    hehxd/data/data[3]_i_4_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.124    13.968 f  hehxd/data/data[3]_i_3/O
                         net (fo=1, routed)           7.098    21.066    hehxd/data/data[3]_i_3_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I1_O)        0.124    21.190 r  hehxd/data/data[3]_i_1/O
                         net (fo=1, routed)           0.000    21.190    hehxd/data/data[3]_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  hehxd/data/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     8.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    11.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    13.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    16.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.881    18.117    hehxd/data/clk125MHz
    SLICE_X6Y73          FDRE                                         r  hehxd/data/data_reg[3]/C
                         clock pessimism              0.542    18.659    
                         clock uncertainty           -0.071    18.588    
    SLICE_X6Y73          FDRE (Setup_fdre_C_D)        0.077    18.665    hehxd/data/data_reg[3]
  -------------------------------------------------------------------
                         required time                         18.665    
                         arrival time                         -21.190    
  -------------------------------------------------------------------
                         slack                                 -2.526    

Slack (VIOLATED) :        -2.492ns  (required time - arrival time)
  Source:                 hehxd/data/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/data/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (hehxd_n_6 rise@8.000ns - hehxd_n_6 rise@0.000ns)
  Data Path Delay:        10.385ns  (logic 1.014ns (9.764%)  route 9.371ns (90.236%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.039ns = ( 18.039 - 8.000 ) 
    Source Clock Delay      (SCD):    10.698ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  tx_d0_i_1/O
                         net (fo=184, routed)         2.008    10.698    hehxd/data/clk125MHz
    SLICE_X2Y72          FDRE                                         r  hehxd/data/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    11.216 f  hehxd/data/counter_reg[4]/Q
                         net (fo=77, routed)          2.344    13.560    hehxd/data/counter_reg_n_0_[4]
    SLICE_X14Y73         LUT5 (Prop_lut5_I2_O)        0.124    13.684 r  hehxd/data/data[6]_i_10/O
                         net (fo=1, routed)           0.282    13.966    hehxd/data/data[6]_i_10_n_0
    SLICE_X14Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.090 f  hehxd/data/data[6]_i_6/O
                         net (fo=1, routed)           1.207    15.297    hehxd/data/data[6]_i_6_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I4_O)        0.124    15.421 f  hehxd/data/data[6]_i_3/O
                         net (fo=1, routed)           5.538    20.959    hehxd/data/data[6]_i_3_n_0
    SLICE_X8Y73          LUT5 (Prop_lut5_I1_O)        0.124    21.083 r  hehxd/data/data[6]_i_1/O
                         net (fo=1, routed)           0.000    21.083    hehxd/data/data[6]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  hehxd/data/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     8.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    11.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    13.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    16.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.803    18.039    hehxd/data/clk125MHz
    SLICE_X8Y73          FDRE                                         r  hehxd/data/data_reg[6]/C
                         clock pessimism              0.542    18.581    
                         clock uncertainty           -0.071    18.510    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.081    18.591    hehxd/data/data_reg[6]
  -------------------------------------------------------------------
                         required time                         18.591    
                         arrival time                         -21.083    
  -------------------------------------------------------------------
                         slack                                 -2.492    

Slack (VIOLATED) :        -2.211ns  (required time - arrival time)
  Source:                 hehxd/data/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/data/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (hehxd_n_6 rise@8.000ns - hehxd_n_6 rise@0.000ns)
  Data Path Delay:        10.201ns  (logic 0.952ns (9.333%)  route 9.249ns (90.667%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.117ns = ( 18.117 - 8.000 ) 
    Source Clock Delay      (SCD):    10.693ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  tx_d0_i_1/O
                         net (fo=184, routed)         2.003    10.693    hehxd/data/clk125MHz
    SLICE_X4Y74          FDRE                                         r  hehxd/data/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.456    11.149 r  hehxd/data/counter_reg[0]/Q
                         net (fo=77, routed)          1.273    12.422    hehxd/data/I46[0]
    SLICE_X3Y72          LUT5 (Prop_lut5_I3_O)        0.124    12.546 r  hehxd/data/data[0]_i_11/O
                         net (fo=1, routed)           0.433    12.979    hehxd/data/data[0]_i_11_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.124    13.102 f  hehxd/data/data[0]_i_7/O
                         net (fo=1, routed)           1.102    14.205    hehxd/data/data[0]_i_7_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.124    14.329 f  hehxd/data/data[0]_i_3/O
                         net (fo=1, routed)           6.441    20.769    hehxd/data/data[0]_i_3_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I1_O)        0.124    20.893 r  hehxd/data/data[0]_i_1/O
                         net (fo=1, routed)           0.000    20.893    hehxd/data/data[0]_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  hehxd/data/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     8.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    11.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    13.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    16.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.881    18.117    hehxd/data/clk125MHz
    SLICE_X6Y73          FDRE                                         r  hehxd/data/data_reg[0]/C
                         clock pessimism              0.556    18.673    
                         clock uncertainty           -0.071    18.602    
    SLICE_X6Y73          FDRE (Setup_fdre_C_D)        0.081    18.683    hehxd/data/data_reg[0]
  -------------------------------------------------------------------
                         required time                         18.683    
                         arrival time                         -20.893    
  -------------------------------------------------------------------
                         slack                                 -2.211    

Slack (VIOLATED) :        -1.979ns  (required time - arrival time)
  Source:                 hehxd/data/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/data/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (hehxd_n_6 rise@8.000ns - hehxd_n_6 rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 1.014ns (10.244%)  route 8.884ns (89.756%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.115ns = ( 18.115 - 8.000 ) 
    Source Clock Delay      (SCD):    10.698ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  tx_d0_i_1/O
                         net (fo=184, routed)         2.008    10.698    hehxd/data/clk125MHz
    SLICE_X2Y72          FDRE                                         r  hehxd/data/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    11.216 r  hehxd/data/counter_reg[1]/Q
                         net (fo=77, routed)          2.309    13.525    hehxd/data/counter_reg_n_0_[1]
    SLICE_X16Y71         LUT5 (Prop_lut5_I2_O)        0.124    13.649 r  hehxd/data/data[2]_i_10/O
                         net (fo=1, routed)           0.490    14.138    hehxd/data/data[2]_i_10_n_0
    SLICE_X16Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.262 f  hehxd/data/data[2]_i_6/O
                         net (fo=1, routed)           0.648    14.910    hehxd/data/data[2]_i_6_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I1_O)        0.124    15.034 f  hehxd/data/data[2]_i_3/O
                         net (fo=1, routed)           5.438    20.472    hehxd/data/data[2]_i_3_n_0
    SLICE_X7Y74          LUT5 (Prop_lut5_I1_O)        0.124    20.596 r  hehxd/data/data[2]_i_1/O
                         net (fo=1, routed)           0.000    20.596    hehxd/data/data[2]_i_1_n_0
    SLICE_X7Y74          FDRE                                         r  hehxd/data/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     8.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    11.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    13.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    16.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.879    18.115    hehxd/data/clk125MHz
    SLICE_X7Y74          FDRE                                         r  hehxd/data/data_reg[2]/C
                         clock pessimism              0.542    18.657    
                         clock uncertainty           -0.071    18.586    
    SLICE_X7Y74          FDRE (Setup_fdre_C_D)        0.031    18.617    hehxd/data/data_reg[2]
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                         -20.596    
  -------------------------------------------------------------------
                         slack                                 -1.979    

Slack (VIOLATED) :        -1.927ns  (required time - arrival time)
  Source:                 hehxd/data/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/data/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (hehxd_n_6 rise@8.000ns - hehxd_n_6 rise@0.000ns)
  Data Path Delay:        9.818ns  (logic 1.014ns (10.328%)  route 8.804ns (89.672%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.037ns = ( 18.037 - 8.000 ) 
    Source Clock Delay      (SCD):    10.698ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  tx_d0_i_1/O
                         net (fo=184, routed)         2.008    10.698    hehxd/data/clk125MHz
    SLICE_X2Y72          FDRE                                         r  hehxd/data/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    11.216 r  hehxd/data/counter_reg[4]/Q
                         net (fo=77, routed)          1.739    12.955    hehxd/data/counter_reg_n_0_[4]
    SLICE_X8Y72          LUT5 (Prop_lut5_I1_O)        0.124    13.079 r  hehxd/data/data[7]_i_11/O
                         net (fo=1, routed)           0.282    13.361    hehxd/data/data[7]_i_11_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    13.485 f  hehxd/data/data[7]_i_7/O
                         net (fo=1, routed)           0.855    14.340    hehxd/data/data[7]_i_7_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.124    14.464 f  hehxd/data/data[7]_i_3/O
                         net (fo=1, routed)           5.928    20.392    hehxd/data/data[7]_i_3_n_0
    SLICE_X8Y74          LUT5 (Prop_lut5_I1_O)        0.124    20.516 r  hehxd/data/data[7]_i_1/O
                         net (fo=1, routed)           0.000    20.516    hehxd/data/data[7]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  hehxd/data/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     8.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    11.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    13.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    16.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.801    18.037    hehxd/data/clk125MHz
    SLICE_X8Y74          FDRE                                         r  hehxd/data/data_reg[7]/C
                         clock pessimism              0.542    18.579    
                         clock uncertainty           -0.071    18.508    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.081    18.589    hehxd/data/data_reg[7]
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                         -20.516    
  -------------------------------------------------------------------
                         slack                                 -1.927    

Slack (VIOLATED) :        -0.686ns  (required time - arrival time)
  Source:                 hehxd/data/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/data/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (hehxd_n_6 rise@8.000ns - hehxd_n_6 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 1.014ns (11.786%)  route 7.589ns (88.214%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.115ns = ( 18.115 - 8.000 ) 
    Source Clock Delay      (SCD):    10.698ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  tx_d0_i_1/O
                         net (fo=184, routed)         2.008    10.698    hehxd/data/clk125MHz
    SLICE_X2Y72          FDRE                                         r  hehxd/data/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    11.216 r  hehxd/data/counter_reg[4]/Q
                         net (fo=77, routed)          1.706    12.922    hehxd/data/counter_reg_n_0_[4]
    SLICE_X8Y71          LUT5 (Prop_lut5_I1_O)        0.124    13.046 r  hehxd/data/data[1]_i_8/O
                         net (fo=1, routed)           0.282    13.328    hehxd/data/data[1]_i_8_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I5_O)        0.124    13.452 f  hehxd/data/data[1]_i_4/O
                         net (fo=1, routed)           1.010    14.461    hehxd/data/data[1]_i_4_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.124    14.585 f  hehxd/data/data[1]_i_3/O
                         net (fo=1, routed)           4.592    19.177    hehxd/data/data[1]_i_3_n_0
    SLICE_X7Y74          LUT5 (Prop_lut5_I1_O)        0.124    19.301 r  hehxd/data/data[1]_i_1/O
                         net (fo=1, routed)           0.000    19.301    hehxd/data/data[1]_i_1_n_0
    SLICE_X7Y74          FDRE                                         r  hehxd/data/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     8.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    11.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    13.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    16.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.879    18.115    hehxd/data/clk125MHz
    SLICE_X7Y74          FDRE                                         r  hehxd/data/data_reg[1]/C
                         clock pessimism              0.542    18.657    
                         clock uncertainty           -0.071    18.586    
    SLICE_X7Y74          FDRE (Setup_fdre_C_D)        0.029    18.615    hehxd/data/data_reg[1]
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -19.301    
  -------------------------------------------------------------------
                         slack                                 -0.686    

Slack (MET) :             2.734ns  (required time - arrival time)
  Source:                 hehxd/i_rgmii_tx/first_quarter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/i_rgmii_tx/doutclk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (hehxd_n_6 rise@8.000ns - hehxd_n_6 rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 1.320ns (25.417%)  route 3.873ns (74.583%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.132ns = ( 18.132 - 8.000 ) 
    Source Clock Delay      (SCD):    10.704ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  tx_d0_i_1/O
                         net (fo=184, routed)         2.014    10.704    hehxd/i_rgmii_tx/clk125MHz
    SLICE_X5Y82          FDRE                                         r  hehxd/i_rgmii_tx/first_quarter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.419    11.123 r  hehxd/i_rgmii_tx/first_quarter_reg[2]/Q
                         net (fo=9, routed)           1.249    12.372    hehxd/i_rgmii_tx/first_quarter[2]
    SLICE_X7Y81          LUT5 (Prop_lut5_I0_O)        0.299    12.671 r  hehxd/i_rgmii_tx/doutctl[1]_i_18/O
                         net (fo=4, routed)           0.682    13.352    hehxd/i_rgmii_tx/doutctl[1]_i_18_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I4_O)        0.124    13.476 r  hehxd/i_rgmii_tx/doutclk[1]_i_7/O
                         net (fo=3, routed)           1.141    14.617    hehxd/i_rgmii_tx/doutclk[1]_i_7_n_0
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.150    14.767 r  hehxd/i_rgmii_tx/doutclk[0]_i_3/O
                         net (fo=1, routed)           0.802    15.569    hehxd/i_rgmii_tx/doutclk[0]_i_3_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I4_O)        0.328    15.897 r  hehxd/i_rgmii_tx/doutclk[0]_i_1/O
                         net (fo=1, routed)           0.000    15.897    hehxd/i_rgmii_tx/doutclk[0]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  hehxd/i_rgmii_tx/doutclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     8.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    11.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    13.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    16.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.896    18.132    hehxd/i_rgmii_tx/clk125MHz
    SLICE_X1Y89          FDRE                                         r  hehxd/i_rgmii_tx/doutclk_reg[0]/C
                         clock pessimism              0.542    18.674    
                         clock uncertainty           -0.071    18.603    
    SLICE_X1Y89          FDRE (Setup_fdre_C_D)        0.029    18.632    hehxd/i_rgmii_tx/doutclk_reg[0]
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -15.897    
  -------------------------------------------------------------------
                         slack                                  2.734    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 hehxd/i_rgmii_tx/first_quarter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/i_rgmii_tx/doutclk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (hehxd_n_6 rise@8.000ns - hehxd_n_6 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.090ns (21.209%)  route 4.049ns (78.791%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.131ns = ( 18.131 - 8.000 ) 
    Source Clock Delay      (SCD):    10.704ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  tx_d0_i_1/O
                         net (fo=184, routed)         2.014    10.704    hehxd/i_rgmii_tx/clk125MHz
    SLICE_X5Y82          FDRE                                         r  hehxd/i_rgmii_tx/first_quarter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.419    11.123 r  hehxd/i_rgmii_tx/first_quarter_reg[2]/Q
                         net (fo=9, routed)           1.249    12.372    hehxd/i_rgmii_tx/first_quarter[2]
    SLICE_X7Y81          LUT5 (Prop_lut5_I0_O)        0.299    12.671 r  hehxd/i_rgmii_tx/doutctl[1]_i_18/O
                         net (fo=4, routed)           0.691    13.361    hehxd/i_rgmii_tx/doutctl[1]_i_18_n_0
    SLICE_X2Y81          LUT3 (Prop_lut3_I1_O)        0.124    13.485 r  hehxd/i_rgmii_tx/dout[7]_i_3/O
                         net (fo=1, routed)           1.089    14.574    hehxd/i_rgmii_tx/dout[7]_i_3_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I0_O)        0.124    14.698 r  hehxd/i_rgmii_tx/dout[7]_i_1/O
                         net (fo=9, routed)           1.021    15.719    hehxd/i_rgmii_tx/dout[7]_i_1_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I4_O)        0.124    15.843 r  hehxd/i_rgmii_tx/doutclk[1]_i_1/O
                         net (fo=1, routed)           0.000    15.843    hehxd/i_rgmii_tx/doutclk[1]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  hehxd/i_rgmii_tx/doutclk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     8.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    11.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    13.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    16.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.895    18.131    hehxd/i_rgmii_tx/clk125MHz
    SLICE_X1Y88          FDRE                                         r  hehxd/i_rgmii_tx/doutclk_reg[1]/C
                         clock pessimism              0.542    18.673    
                         clock uncertainty           -0.071    18.602    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.032    18.634    hehxd/i_rgmii_tx/doutclk_reg[1]
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -15.843    
  -------------------------------------------------------------------
                         slack                                  2.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 hehxd/i_add_crc32/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/i_add_preamble/delay_data_reg[55]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - hehxd_n_6 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.872ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           0.927     2.672    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.698 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.711     3.409    hehxd/i_add_crc32/clk125MHz
    SLICE_X7Y79          FDRE                                         r  hehxd/i_add_crc32/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.128     3.537 r  hehxd/i_add_crc32/data_out_reg[7]/Q
                         net (fo=1, routed)           0.113     3.650    hehxd/i_add_preamble/data_out_reg[7]_0[7]
    SLICE_X6Y79          SRL16E                                       r  hehxd/i_add_preamble/delay_data_reg[55]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.987     4.294    hehxd/i_add_preamble/clk125MHz
    SLICE_X6Y79          SRL16E                                       r  hehxd/i_add_preamble/delay_data_reg[55]_srl7/CLK
                         clock pessimism             -0.872     3.422    
    SLICE_X6Y79          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     3.552    hehxd/i_add_preamble/delay_data_reg[55]_srl7
  -------------------------------------------------------------------
                         required time                         -3.552    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 hehxd/i_add_crc32/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/i_add_preamble/delay_data_reg[50]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - hehxd_n_6 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.872ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           0.927     2.672    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.698 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.711     3.409    hehxd/i_add_crc32/clk125MHz
    SLICE_X7Y79          FDRE                                         r  hehxd/i_add_crc32/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.128     3.537 r  hehxd/i_add_crc32/data_out_reg[2]/Q
                         net (fo=1, routed)           0.059     3.596    hehxd/i_add_preamble/data_out_reg[7]_0[2]
    SLICE_X6Y79          SRL16E                                       r  hehxd/i_add_preamble/delay_data_reg[50]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.987     4.294    hehxd/i_add_preamble/clk125MHz
    SLICE_X6Y79          SRL16E                                       r  hehxd/i_add_preamble/delay_data_reg[50]_srl7/CLK
                         clock pessimism             -0.872     3.422    
    SLICE_X6Y79          SRL16E (Hold_srl16e_CLK_D)
                                                      0.040     3.462    hehxd/i_add_preamble/delay_data_reg[50]_srl7
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.596    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hehxd/i_add_crc32/crc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/i_add_crc32/crc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - hehxd_n_6 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           0.927     2.672    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.698 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.708     3.406    hehxd/i_add_crc32/clk125MHz
    SLICE_X7Y76          FDRE                                         r  hehxd/i_add_crc32/crc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     3.547 r  hehxd/i_add_crc32/crc_reg[12]/Q
                         net (fo=1, routed)           0.087     3.634    hehxd/data/crc_reg[31][3]
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.045     3.679 r  hehxd/data/crc[20]_i_1/O
                         net (fo=1, routed)           0.000     3.679    hehxd/i_add_crc32/D[8]
    SLICE_X6Y76          FDRE                                         r  hehxd/i_add_crc32/crc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.983     4.290    hehxd/i_add_crc32/clk125MHz
    SLICE_X6Y76          FDRE                                         r  hehxd/i_add_crc32/crc_reg[20]/C
                         clock pessimism             -0.871     3.419    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.120     3.539    hehxd/i_add_crc32/crc_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.539    
                         arrival time                           3.679    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 hehxd/reset_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/reset_counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - hehxd_n_6 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.463%)  route 0.263ns (58.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           0.927     2.672    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.698 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.649     3.346    hehxd/clk125MHz
    SLICE_X163Y100       FDRE                                         r  hehxd/reset_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y100       FDRE (Prop_fdre_C_Q)         0.141     3.487 f  hehxd/reset_counter_reg[24]/Q
                         net (fo=3, routed)           0.114     3.602    hehxd/p_1_in__0
    SLICE_X162Y100       LUT1 (Prop_lut1_I0_O)        0.045     3.647 r  hehxd/reset_counter[0]_i_1/O
                         net (fo=25, routed)          0.148     3.795    hehxd/reset_counter[0]_i_1_n_0
    SLICE_X163Y98        FDRE                                         r  hehxd/reset_counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.992     4.299    hehxd/clk125MHz
    SLICE_X163Y98        FDRE                                         r  hehxd/reset_counter_reg[16]/C
                         clock pessimism             -0.615     3.684    
    SLICE_X163Y98        FDRE (Hold_fdre_C_CE)       -0.039     3.645    hehxd/reset_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.645    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 hehxd/reset_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/reset_counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - hehxd_n_6 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.463%)  route 0.263ns (58.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           0.927     2.672    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.698 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.649     3.346    hehxd/clk125MHz
    SLICE_X163Y100       FDRE                                         r  hehxd/reset_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y100       FDRE (Prop_fdre_C_Q)         0.141     3.487 f  hehxd/reset_counter_reg[24]/Q
                         net (fo=3, routed)           0.114     3.602    hehxd/p_1_in__0
    SLICE_X162Y100       LUT1 (Prop_lut1_I0_O)        0.045     3.647 r  hehxd/reset_counter[0]_i_1/O
                         net (fo=25, routed)          0.148     3.795    hehxd/reset_counter[0]_i_1_n_0
    SLICE_X163Y98        FDRE                                         r  hehxd/reset_counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.992     4.299    hehxd/clk125MHz
    SLICE_X163Y98        FDRE                                         r  hehxd/reset_counter_reg[17]/C
                         clock pessimism             -0.615     3.684    
    SLICE_X163Y98        FDRE (Hold_fdre_C_CE)       -0.039     3.645    hehxd/reset_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.645    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 hehxd/reset_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/reset_counter_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - hehxd_n_6 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.463%)  route 0.263ns (58.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           0.927     2.672    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.698 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.649     3.346    hehxd/clk125MHz
    SLICE_X163Y100       FDRE                                         r  hehxd/reset_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y100       FDRE (Prop_fdre_C_Q)         0.141     3.487 f  hehxd/reset_counter_reg[24]/Q
                         net (fo=3, routed)           0.114     3.602    hehxd/p_1_in__0
    SLICE_X162Y100       LUT1 (Prop_lut1_I0_O)        0.045     3.647 r  hehxd/reset_counter[0]_i_1/O
                         net (fo=25, routed)          0.148     3.795    hehxd/reset_counter[0]_i_1_n_0
    SLICE_X163Y98        FDRE                                         r  hehxd/reset_counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.992     4.299    hehxd/clk125MHz
    SLICE_X163Y98        FDRE                                         r  hehxd/reset_counter_reg[18]/C
                         clock pessimism             -0.615     3.684    
    SLICE_X163Y98        FDRE (Hold_fdre_C_CE)       -0.039     3.645    hehxd/reset_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.645    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 hehxd/reset_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/reset_counter_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - hehxd_n_6 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.463%)  route 0.263ns (58.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           0.927     2.672    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.698 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.649     3.346    hehxd/clk125MHz
    SLICE_X163Y100       FDRE                                         r  hehxd/reset_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y100       FDRE (Prop_fdre_C_Q)         0.141     3.487 f  hehxd/reset_counter_reg[24]/Q
                         net (fo=3, routed)           0.114     3.602    hehxd/p_1_in__0
    SLICE_X162Y100       LUT1 (Prop_lut1_I0_O)        0.045     3.647 r  hehxd/reset_counter[0]_i_1/O
                         net (fo=25, routed)          0.148     3.795    hehxd/reset_counter[0]_i_1_n_0
    SLICE_X163Y98        FDRE                                         r  hehxd/reset_counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.992     4.299    hehxd/clk125MHz
    SLICE_X163Y98        FDRE                                         r  hehxd/reset_counter_reg[19]/C
                         clock pessimism             -0.615     3.684    
    SLICE_X163Y98        FDRE (Hold_fdre_C_CE)       -0.039     3.645    hehxd/reset_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.645    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 hehxd/reset_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/reset_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - hehxd_n_6 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.355ns (76.332%)  route 0.110ns (23.668%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.229ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           0.927     2.672    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.698 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.715     3.413    hehxd/clk125MHz
    SLICE_X163Y99        FDRE                                         r  hehxd/reset_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y99        FDRE (Prop_fdre_C_Q)         0.141     3.554 r  hehxd/reset_counter_reg[22]/Q
                         net (fo=1, routed)           0.109     3.663    hehxd/reset_counter_reg_n_0_[22]
    SLICE_X163Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     3.823 r  hehxd/reset_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.824    hehxd/reset_counter_reg[20]_i_1_n_0
    SLICE_X163Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.878 r  hehxd/reset_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.878    hehxd/reset_counter_reg[24]_i_1_n_7
    SLICE_X163Y100       FDRE                                         r  hehxd/reset_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.922     4.229    hehxd/clk125MHz
    SLICE_X163Y100       FDRE                                         r  hehxd/reset_counter_reg[24]/C
                         clock pessimism             -0.615     3.614    
    SLICE_X163Y100       FDRE (Hold_fdre_C_D)         0.105     3.719    hehxd/reset_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.719    
                         arrival time                           3.878    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 hehxd/i_add_crc32/crc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/i_add_crc32/crc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - hehxd_n_6 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.006%)  route 0.109ns (36.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           0.927     2.672    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.698 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.710     3.408    hehxd/i_add_crc32/clk125MHz
    SLICE_X5Y77          FDRE                                         r  hehxd/i_add_crc32/crc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     3.549 r  hehxd/i_add_crc32/crc_reg[0]/Q
                         net (fo=2, routed)           0.109     3.658    hehxd/data/crc_reg[31][0]
    SLICE_X6Y77          LUT6 (Prop_lut6_I0_O)        0.045     3.703 r  hehxd/data/crc[8]_i_1/O
                         net (fo=1, routed)           0.000     3.703    hehxd/i_add_crc32/D[1]
    SLICE_X6Y77          FDRE                                         r  hehxd/i_add_crc32/crc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.985     4.292    hehxd/i_add_crc32/clk125MHz
    SLICE_X6Y77          FDRE                                         r  hehxd/i_add_crc32/crc_reg[8]/C
                         clock pessimism             -0.871     3.421    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.121     3.542    hehxd/i_add_crc32/crc_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.542    
                         arrival time                           3.703    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 hehxd/reset_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/eth_rst_b_reg/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - hehxd_n_6 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.229ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           0.927     2.672    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.698 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.649     3.346    hehxd/clk125MHz
    SLICE_X163Y100       FDRE                                         r  hehxd/reset_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y100       FDRE (Prop_fdre_C_Q)         0.141     3.487 r  hehxd/reset_counter_reg[24]/Q
                         net (fo=3, routed)           0.110     3.598    hehxd/p_1_in__0
    SLICE_X162Y100       LUT2 (Prop_lut2_I0_O)        0.045     3.643 r  hehxd/eth_rst_b_i_1/O
                         net (fo=1, routed)           0.000     3.643    hehxd/eth_rst_b_i_1_n_0
    SLICE_X162Y100       FDRE                                         r  hehxd/eth_rst_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.922     4.229    hehxd/clk125MHz
    SLICE_X162Y100       FDRE                                         r  hehxd/eth_rst_b_reg/C
                         clock pessimism             -0.870     3.359    
    SLICE_X162Y100       FDRE (Hold_fdre_C_D)         0.120     3.479    hehxd/eth_rst_b_reg
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                           3.643    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hehxd_n_6
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { hehxd/clocking/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0   tx_d0_i_1/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    hehxd/i_rgmii_tx/tx_ctl/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y77    hehxd/i_rgmii_tx/tx_d0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y75    hehxd/i_rgmii_tx/tx_d1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y76    hehxd/i_rgmii_tx/tx_d2/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y78    hehxd/i_rgmii_tx/tx_d3/C
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  hehxd/clocking/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X4Y74     hehxd/data/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X2Y74     hehxd/data/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X2Y74     hehxd/data/counter_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  hehxd/clocking/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y80     hehxd/i_add_preamble/delay_data_valid_reg[5]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y79     hehxd/i_add_preamble/delay_data_reg[48]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y79     hehxd/i_add_preamble/delay_data_reg[49]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y79     hehxd/i_add_preamble/delay_data_reg[50]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y79     hehxd/i_add_preamble/delay_data_reg[51]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y79     hehxd/i_add_preamble/delay_data_reg[52]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y79     hehxd/i_add_preamble/delay_data_reg[53]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y79     hehxd/i_add_preamble/delay_data_reg[54]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y79     hehxd/i_add_preamble/delay_data_reg[55]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y79     hehxd/i_add_preamble/delay_data_reg[48]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y79     hehxd/i_add_preamble/delay_data_reg[48]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y79     hehxd/i_add_preamble/delay_data_reg[49]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y79     hehxd/i_add_preamble/delay_data_reg[50]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y79     hehxd/i_add_preamble/delay_data_reg[51]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y79     hehxd/i_add_preamble/delay_data_reg[52]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y79     hehxd/i_add_preamble/delay_data_reg[53]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y79     hehxd/i_add_preamble/delay_data_reg[54]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y79     hehxd/i_add_preamble/delay_data_reg[55]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y79     hehxd/i_add_preamble/delay_data_reg[48]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y79     hehxd/i_add_preamble/delay_data_reg[49]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hehxd_n_7
  To Clock:  hehxd_n_7

Setup :            0  Failing Endpoints,  Worst Slack       15.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.135ns  (required time - arrival time)
  Source:                 hehxd/max_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             hehxd_n_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (hehxd_n_7 rise@20.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.626ns (39.878%)  route 2.451ns (60.122%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.117ns = ( 30.117 - 20.000 ) 
    Source Clock Delay      (SCD):    10.693ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.691     8.593    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.689 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          2.003    10.693    hehxd/clk50MHz
    SLICE_X4Y75          FDRE                                         r  hehxd/max_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419    11.112 r  hehxd/max_count_reg[1]/Q
                         net (fo=1, routed)           1.005    12.116    hehxd/max_count_reg_n_0_[1]
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.296    12.412 r  hehxd/start_sending_i_12/O
                         net (fo=1, routed)           0.000    12.412    hehxd/start_sending_i_12_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.925 r  hehxd/start_sending_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.925    hehxd/start_sending_reg_i_4_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.042 r  hehxd/start_sending_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.042    hehxd/start_sending_reg_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    13.323 r  hehxd/start_sending_reg_i_1/CO[0]
                         net (fo=28, routed)          1.447    14.770    hehxd/clear
    SLICE_X3Y74          FDRE                                         r  hehxd/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_7 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    23.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    25.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.576 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.569    28.145    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    28.236 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          1.881    30.117    hehxd/clk50MHz
    SLICE_X3Y74          FDRE                                         r  hehxd/count_reg[4]/C
                         clock pessimism              0.542    30.659    
                         clock uncertainty           -0.082    30.577    
    SLICE_X3Y74          FDRE (Setup_fdre_C_R)       -0.672    29.905    hehxd/count_reg[4]
  -------------------------------------------------------------------
                         required time                         29.905    
                         arrival time                         -14.770    
  -------------------------------------------------------------------
                         slack                                 15.135    

Slack (MET) :             15.135ns  (required time - arrival time)
  Source:                 hehxd/max_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             hehxd_n_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (hehxd_n_7 rise@20.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.626ns (39.878%)  route 2.451ns (60.122%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.117ns = ( 30.117 - 20.000 ) 
    Source Clock Delay      (SCD):    10.693ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.691     8.593    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.689 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          2.003    10.693    hehxd/clk50MHz
    SLICE_X4Y75          FDRE                                         r  hehxd/max_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419    11.112 r  hehxd/max_count_reg[1]/Q
                         net (fo=1, routed)           1.005    12.116    hehxd/max_count_reg_n_0_[1]
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.296    12.412 r  hehxd/start_sending_i_12/O
                         net (fo=1, routed)           0.000    12.412    hehxd/start_sending_i_12_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.925 r  hehxd/start_sending_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.925    hehxd/start_sending_reg_i_4_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.042 r  hehxd/start_sending_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.042    hehxd/start_sending_reg_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    13.323 r  hehxd/start_sending_reg_i_1/CO[0]
                         net (fo=28, routed)          1.447    14.770    hehxd/clear
    SLICE_X3Y74          FDRE                                         r  hehxd/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_7 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    23.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    25.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.576 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.569    28.145    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    28.236 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          1.881    30.117    hehxd/clk50MHz
    SLICE_X3Y74          FDRE                                         r  hehxd/count_reg[5]/C
                         clock pessimism              0.542    30.659    
                         clock uncertainty           -0.082    30.577    
    SLICE_X3Y74          FDRE (Setup_fdre_C_R)       -0.672    29.905    hehxd/count_reg[5]
  -------------------------------------------------------------------
                         required time                         29.905    
                         arrival time                         -14.770    
  -------------------------------------------------------------------
                         slack                                 15.135    

Slack (MET) :             15.135ns  (required time - arrival time)
  Source:                 hehxd/max_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             hehxd_n_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (hehxd_n_7 rise@20.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.626ns (39.878%)  route 2.451ns (60.122%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.117ns = ( 30.117 - 20.000 ) 
    Source Clock Delay      (SCD):    10.693ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.691     8.593    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.689 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          2.003    10.693    hehxd/clk50MHz
    SLICE_X4Y75          FDRE                                         r  hehxd/max_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419    11.112 r  hehxd/max_count_reg[1]/Q
                         net (fo=1, routed)           1.005    12.116    hehxd/max_count_reg_n_0_[1]
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.296    12.412 r  hehxd/start_sending_i_12/O
                         net (fo=1, routed)           0.000    12.412    hehxd/start_sending_i_12_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.925 r  hehxd/start_sending_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.925    hehxd/start_sending_reg_i_4_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.042 r  hehxd/start_sending_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.042    hehxd/start_sending_reg_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    13.323 r  hehxd/start_sending_reg_i_1/CO[0]
                         net (fo=28, routed)          1.447    14.770    hehxd/clear
    SLICE_X3Y74          FDRE                                         r  hehxd/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_7 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    23.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    25.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.576 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.569    28.145    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    28.236 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          1.881    30.117    hehxd/clk50MHz
    SLICE_X3Y74          FDRE                                         r  hehxd/count_reg[6]/C
                         clock pessimism              0.542    30.659    
                         clock uncertainty           -0.082    30.577    
    SLICE_X3Y74          FDRE (Setup_fdre_C_R)       -0.672    29.905    hehxd/count_reg[6]
  -------------------------------------------------------------------
                         required time                         29.905    
                         arrival time                         -14.770    
  -------------------------------------------------------------------
                         slack                                 15.135    

Slack (MET) :             15.135ns  (required time - arrival time)
  Source:                 hehxd/max_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             hehxd_n_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (hehxd_n_7 rise@20.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.626ns (39.878%)  route 2.451ns (60.122%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.117ns = ( 30.117 - 20.000 ) 
    Source Clock Delay      (SCD):    10.693ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.691     8.593    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.689 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          2.003    10.693    hehxd/clk50MHz
    SLICE_X4Y75          FDRE                                         r  hehxd/max_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419    11.112 r  hehxd/max_count_reg[1]/Q
                         net (fo=1, routed)           1.005    12.116    hehxd/max_count_reg_n_0_[1]
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.296    12.412 r  hehxd/start_sending_i_12/O
                         net (fo=1, routed)           0.000    12.412    hehxd/start_sending_i_12_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.925 r  hehxd/start_sending_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.925    hehxd/start_sending_reg_i_4_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.042 r  hehxd/start_sending_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.042    hehxd/start_sending_reg_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    13.323 r  hehxd/start_sending_reg_i_1/CO[0]
                         net (fo=28, routed)          1.447    14.770    hehxd/clear
    SLICE_X3Y74          FDRE                                         r  hehxd/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_7 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    23.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    25.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.576 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.569    28.145    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    28.236 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          1.881    30.117    hehxd/clk50MHz
    SLICE_X3Y74          FDRE                                         r  hehxd/count_reg[7]/C
                         clock pessimism              0.542    30.659    
                         clock uncertainty           -0.082    30.577    
    SLICE_X3Y74          FDRE (Setup_fdre_C_R)       -0.672    29.905    hehxd/count_reg[7]
  -------------------------------------------------------------------
                         required time                         29.905    
                         arrival time                         -14.770    
  -------------------------------------------------------------------
                         slack                                 15.135    

Slack (MET) :             15.704ns  (required time - arrival time)
  Source:                 hehxd/max_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             hehxd_n_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (hehxd_n_7 rise@20.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 1.626ns (46.325%)  route 1.884ns (53.675%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.119ns = ( 30.119 - 20.000 ) 
    Source Clock Delay      (SCD):    10.693ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.691     8.593    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.689 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          2.003    10.693    hehxd/clk50MHz
    SLICE_X4Y75          FDRE                                         r  hehxd/max_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419    11.112 r  hehxd/max_count_reg[1]/Q
                         net (fo=1, routed)           1.005    12.116    hehxd/max_count_reg_n_0_[1]
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.296    12.412 r  hehxd/start_sending_i_12/O
                         net (fo=1, routed)           0.000    12.412    hehxd/start_sending_i_12_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.925 r  hehxd/start_sending_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.925    hehxd/start_sending_reg_i_4_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.042 r  hehxd/start_sending_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.042    hehxd/start_sending_reg_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    13.323 r  hehxd/start_sending_reg_i_1/CO[0]
                         net (fo=28, routed)          0.879    14.203    hehxd/clear
    SLICE_X3Y73          FDRE                                         r  hehxd/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_7 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    23.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    25.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.576 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.569    28.145    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    28.236 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          1.883    30.119    hehxd/clk50MHz
    SLICE_X3Y73          FDRE                                         r  hehxd/count_reg[0]/C
                         clock pessimism              0.542    30.661    
                         clock uncertainty           -0.082    30.579    
    SLICE_X3Y73          FDRE (Setup_fdre_C_R)       -0.672    29.907    hehxd/count_reg[0]
  -------------------------------------------------------------------
                         required time                         29.907    
                         arrival time                         -14.203    
  -------------------------------------------------------------------
                         slack                                 15.704    

Slack (MET) :             15.704ns  (required time - arrival time)
  Source:                 hehxd/max_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             hehxd_n_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (hehxd_n_7 rise@20.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 1.626ns (46.325%)  route 1.884ns (53.675%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.119ns = ( 30.119 - 20.000 ) 
    Source Clock Delay      (SCD):    10.693ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.691     8.593    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.689 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          2.003    10.693    hehxd/clk50MHz
    SLICE_X4Y75          FDRE                                         r  hehxd/max_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419    11.112 r  hehxd/max_count_reg[1]/Q
                         net (fo=1, routed)           1.005    12.116    hehxd/max_count_reg_n_0_[1]
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.296    12.412 r  hehxd/start_sending_i_12/O
                         net (fo=1, routed)           0.000    12.412    hehxd/start_sending_i_12_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.925 r  hehxd/start_sending_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.925    hehxd/start_sending_reg_i_4_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.042 r  hehxd/start_sending_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.042    hehxd/start_sending_reg_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    13.323 r  hehxd/start_sending_reg_i_1/CO[0]
                         net (fo=28, routed)          0.879    14.203    hehxd/clear
    SLICE_X3Y73          FDRE                                         r  hehxd/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_7 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    23.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    25.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.576 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.569    28.145    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    28.236 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          1.883    30.119    hehxd/clk50MHz
    SLICE_X3Y73          FDRE                                         r  hehxd/count_reg[1]/C
                         clock pessimism              0.542    30.661    
                         clock uncertainty           -0.082    30.579    
    SLICE_X3Y73          FDRE (Setup_fdre_C_R)       -0.672    29.907    hehxd/count_reg[1]
  -------------------------------------------------------------------
                         required time                         29.907    
                         arrival time                         -14.203    
  -------------------------------------------------------------------
                         slack                                 15.704    

Slack (MET) :             15.704ns  (required time - arrival time)
  Source:                 hehxd/max_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             hehxd_n_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (hehxd_n_7 rise@20.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 1.626ns (46.325%)  route 1.884ns (53.675%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.119ns = ( 30.119 - 20.000 ) 
    Source Clock Delay      (SCD):    10.693ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.691     8.593    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.689 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          2.003    10.693    hehxd/clk50MHz
    SLICE_X4Y75          FDRE                                         r  hehxd/max_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419    11.112 r  hehxd/max_count_reg[1]/Q
                         net (fo=1, routed)           1.005    12.116    hehxd/max_count_reg_n_0_[1]
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.296    12.412 r  hehxd/start_sending_i_12/O
                         net (fo=1, routed)           0.000    12.412    hehxd/start_sending_i_12_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.925 r  hehxd/start_sending_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.925    hehxd/start_sending_reg_i_4_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.042 r  hehxd/start_sending_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.042    hehxd/start_sending_reg_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    13.323 r  hehxd/start_sending_reg_i_1/CO[0]
                         net (fo=28, routed)          0.879    14.203    hehxd/clear
    SLICE_X3Y73          FDRE                                         r  hehxd/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_7 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    23.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    25.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.576 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.569    28.145    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    28.236 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          1.883    30.119    hehxd/clk50MHz
    SLICE_X3Y73          FDRE                                         r  hehxd/count_reg[2]/C
                         clock pessimism              0.542    30.661    
                         clock uncertainty           -0.082    30.579    
    SLICE_X3Y73          FDRE (Setup_fdre_C_R)       -0.672    29.907    hehxd/count_reg[2]
  -------------------------------------------------------------------
                         required time                         29.907    
                         arrival time                         -14.203    
  -------------------------------------------------------------------
                         slack                                 15.704    

Slack (MET) :             15.704ns  (required time - arrival time)
  Source:                 hehxd/max_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             hehxd_n_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (hehxd_n_7 rise@20.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 1.626ns (46.325%)  route 1.884ns (53.675%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.119ns = ( 30.119 - 20.000 ) 
    Source Clock Delay      (SCD):    10.693ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.691     8.593    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.689 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          2.003    10.693    hehxd/clk50MHz
    SLICE_X4Y75          FDRE                                         r  hehxd/max_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419    11.112 r  hehxd/max_count_reg[1]/Q
                         net (fo=1, routed)           1.005    12.116    hehxd/max_count_reg_n_0_[1]
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.296    12.412 r  hehxd/start_sending_i_12/O
                         net (fo=1, routed)           0.000    12.412    hehxd/start_sending_i_12_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.925 r  hehxd/start_sending_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.925    hehxd/start_sending_reg_i_4_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.042 r  hehxd/start_sending_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.042    hehxd/start_sending_reg_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    13.323 r  hehxd/start_sending_reg_i_1/CO[0]
                         net (fo=28, routed)          0.879    14.203    hehxd/clear
    SLICE_X3Y73          FDRE                                         r  hehxd/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_7 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    23.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    25.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.576 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.569    28.145    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    28.236 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          1.883    30.119    hehxd/clk50MHz
    SLICE_X3Y73          FDRE                                         r  hehxd/count_reg[3]/C
                         clock pessimism              0.542    30.661    
                         clock uncertainty           -0.082    30.579    
    SLICE_X3Y73          FDRE (Setup_fdre_C_R)       -0.672    29.907    hehxd/count_reg[3]
  -------------------------------------------------------------------
                         required time                         29.907    
                         arrival time                         -14.203    
  -------------------------------------------------------------------
                         slack                                 15.704    

Slack (MET) :             15.766ns  (required time - arrival time)
  Source:                 hehxd/max_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             hehxd_n_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (hehxd_n_7 rise@20.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 1.626ns (47.133%)  route 1.824ns (52.867%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.120ns = ( 30.120 - 20.000 ) 
    Source Clock Delay      (SCD):    10.693ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.691     8.593    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.689 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          2.003    10.693    hehxd/clk50MHz
    SLICE_X4Y75          FDRE                                         r  hehxd/max_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419    11.112 r  hehxd/max_count_reg[1]/Q
                         net (fo=1, routed)           1.005    12.116    hehxd/max_count_reg_n_0_[1]
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.296    12.412 r  hehxd/start_sending_i_12/O
                         net (fo=1, routed)           0.000    12.412    hehxd/start_sending_i_12_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.925 r  hehxd/start_sending_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.925    hehxd/start_sending_reg_i_4_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.042 r  hehxd/start_sending_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.042    hehxd/start_sending_reg_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    13.323 r  hehxd/start_sending_reg_i_1/CO[0]
                         net (fo=28, routed)          0.819    14.143    hehxd/clear
    SLICE_X3Y77          FDRE                                         r  hehxd/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_7 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    23.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    25.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.576 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.569    28.145    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    28.236 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          1.884    30.120    hehxd/clk50MHz
    SLICE_X3Y77          FDRE                                         r  hehxd/count_reg[16]/C
                         clock pessimism              0.542    30.662    
                         clock uncertainty           -0.082    30.580    
    SLICE_X3Y77          FDRE (Setup_fdre_C_R)       -0.672    29.908    hehxd/count_reg[16]
  -------------------------------------------------------------------
                         required time                         29.908    
                         arrival time                         -14.143    
  -------------------------------------------------------------------
                         slack                                 15.766    

Slack (MET) :             15.766ns  (required time - arrival time)
  Source:                 hehxd/max_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             hehxd_n_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (hehxd_n_7 rise@20.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 1.626ns (47.133%)  route 1.824ns (52.867%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.120ns = ( 30.120 - 20.000 ) 
    Source Clock Delay      (SCD):    10.693ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.691     8.593    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.689 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          2.003    10.693    hehxd/clk50MHz
    SLICE_X4Y75          FDRE                                         r  hehxd/max_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419    11.112 r  hehxd/max_count_reg[1]/Q
                         net (fo=1, routed)           1.005    12.116    hehxd/max_count_reg_n_0_[1]
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.296    12.412 r  hehxd/start_sending_i_12/O
                         net (fo=1, routed)           0.000    12.412    hehxd/start_sending_i_12_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.925 r  hehxd/start_sending_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.925    hehxd/start_sending_reg_i_4_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.042 r  hehxd/start_sending_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.042    hehxd/start_sending_reg_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    13.323 r  hehxd/start_sending_reg_i_1/CO[0]
                         net (fo=28, routed)          0.819    14.143    hehxd/clear
    SLICE_X3Y77          FDRE                                         r  hehxd/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_7 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    23.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    25.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.576 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.569    28.145    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    28.236 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          1.884    30.120    hehxd/clk50MHz
    SLICE_X3Y77          FDRE                                         r  hehxd/count_reg[17]/C
                         clock pessimism              0.542    30.662    
                         clock uncertainty           -0.082    30.580    
    SLICE_X3Y77          FDRE (Setup_fdre_C_R)       -0.672    29.908    hehxd/count_reg[17]
  -------------------------------------------------------------------
                         required time                         29.908    
                         arrival time                         -14.143    
  -------------------------------------------------------------------
                         slack                                 15.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 hehxd/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             hehxd_n_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_7 rise@0.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           0.927     2.672    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.698 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.711     3.409    hehxd/clk50MHz
    SLICE_X3Y76          FDRE                                         r  hehxd/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     3.550 r  hehxd/count_reg[15]/Q
                         net (fo=2, routed)           0.117     3.667    hehxd/count_reg[15]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     3.775 r  hehxd/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.775    hehxd/count_reg[12]_i_1_n_4
    SLICE_X3Y76          FDRE                                         r  hehxd/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           1.005     3.278    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.307 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.985     4.292    hehxd/clk50MHz
    SLICE_X3Y76          FDRE                                         r  hehxd/count_reg[15]/C
                         clock pessimism             -0.883     3.409    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.105     3.514    hehxd/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.514    
                         arrival time                           3.775    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 hehxd/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             hehxd_n_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_7 rise@0.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.295ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.884ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           0.927     2.672    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.698 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.713     3.411    hehxd/clk50MHz
    SLICE_X3Y78          FDRE                                         r  hehxd/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     3.552 r  hehxd/count_reg[23]/Q
                         net (fo=2, routed)           0.118     3.670    hehxd/count_reg[23]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     3.778 r  hehxd/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.778    hehxd/count_reg[20]_i_1_n_4
    SLICE_X3Y78          FDRE                                         r  hehxd/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           1.005     3.278    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.307 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.988     4.295    hehxd/clk50MHz
    SLICE_X3Y78          FDRE                                         r  hehxd/count_reg[23]/C
                         clock pessimism             -0.884     3.411    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.105     3.516    hehxd/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.516    
                         arrival time                           3.778    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 hehxd/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             hehxd_n_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_7 rise@0.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           0.927     2.672    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.698 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.710     3.408    hehxd/clk50MHz
    SLICE_X3Y75          FDRE                                         r  hehxd/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     3.549 r  hehxd/count_reg[11]/Q
                         net (fo=2, routed)           0.119     3.668    hehxd/count_reg[11]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     3.776 r  hehxd/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.776    hehxd/count_reg[8]_i_1_n_4
    SLICE_X3Y75          FDRE                                         r  hehxd/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           1.005     3.278    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.307 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.984     4.291    hehxd/clk50MHz
    SLICE_X3Y75          FDRE                                         r  hehxd/count_reg[11]/C
                         clock pessimism             -0.883     3.408    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.105     3.513    hehxd/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.513    
                         arrival time                           3.776    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 hehxd/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             hehxd_n_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_7 rise@0.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           0.927     2.672    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.698 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.713     3.411    hehxd/clk50MHz
    SLICE_X3Y77          FDRE                                         r  hehxd/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     3.552 r  hehxd/count_reg[19]/Q
                         net (fo=2, routed)           0.120     3.672    hehxd/count_reg[19]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     3.780 r  hehxd/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.780    hehxd/count_reg[16]_i_1_n_4
    SLICE_X3Y77          FDRE                                         r  hehxd/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           1.005     3.278    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.307 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.987     4.294    hehxd/clk50MHz
    SLICE_X3Y77          FDRE                                         r  hehxd/count_reg[19]/C
                         clock pessimism             -0.883     3.411    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.105     3.516    hehxd/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.516    
                         arrival time                           3.780    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 hehxd/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             hehxd_n_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_7 rise@0.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           0.927     2.672    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.698 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.711     3.409    hehxd/clk50MHz
    SLICE_X3Y73          FDRE                                         r  hehxd/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     3.550 r  hehxd/count_reg[3]/Q
                         net (fo=2, routed)           0.120     3.670    hehxd/count_reg[3]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     3.778 r  hehxd/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.778    hehxd/count_reg[0]_i_1_n_4
    SLICE_X3Y73          FDRE                                         r  hehxd/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           1.005     3.278    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.307 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.985     4.292    hehxd/clk50MHz
    SLICE_X3Y73          FDRE                                         r  hehxd/count_reg[3]/C
                         clock pessimism             -0.883     3.409    
    SLICE_X3Y73          FDRE (Hold_fdre_C_D)         0.105     3.514    hehxd/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.514    
                         arrival time                           3.778    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 hehxd/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             hehxd_n_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_7 rise@0.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           0.927     2.672    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.698 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.710     3.408    hehxd/clk50MHz
    SLICE_X3Y75          FDRE                                         r  hehxd/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     3.549 r  hehxd/count_reg[8]/Q
                         net (fo=2, routed)           0.114     3.663    hehxd/count_reg[8]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.778 r  hehxd/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.778    hehxd/count_reg[8]_i_1_n_7
    SLICE_X3Y75          FDRE                                         r  hehxd/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           1.005     3.278    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.307 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.984     4.291    hehxd/clk50MHz
    SLICE_X3Y75          FDRE                                         r  hehxd/count_reg[8]/C
                         clock pessimism             -0.883     3.408    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.105     3.513    hehxd/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.513    
                         arrival time                           3.778    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 hehxd/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             hehxd_n_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_7 rise@0.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           0.927     2.672    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.698 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.711     3.409    hehxd/clk50MHz
    SLICE_X3Y76          FDRE                                         r  hehxd/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     3.550 r  hehxd/count_reg[12]/Q
                         net (fo=2, routed)           0.116     3.666    hehxd/count_reg[12]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.781 r  hehxd/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.781    hehxd/count_reg[12]_i_1_n_7
    SLICE_X3Y76          FDRE                                         r  hehxd/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           1.005     3.278    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.307 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.985     4.292    hehxd/clk50MHz
    SLICE_X3Y76          FDRE                                         r  hehxd/count_reg[12]/C
                         clock pessimism             -0.883     3.409    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.105     3.514    hehxd/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.514    
                         arrival time                           3.781    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 hehxd/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             hehxd_n_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_7 rise@0.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           0.927     2.672    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.698 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.711     3.409    hehxd/clk50MHz
    SLICE_X3Y76          FDRE                                         r  hehxd/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     3.550 r  hehxd/count_reg[14]/Q
                         net (fo=2, routed)           0.120     3.670    hehxd/count_reg[14]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     3.781 r  hehxd/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.781    hehxd/count_reg[12]_i_1_n_5
    SLICE_X3Y76          FDRE                                         r  hehxd/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           1.005     3.278    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.307 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.985     4.292    hehxd/clk50MHz
    SLICE_X3Y76          FDRE                                         r  hehxd/count_reg[14]/C
                         clock pessimism             -0.883     3.409    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.105     3.514    hehxd/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.514    
                         arrival time                           3.781    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 hehxd/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             hehxd_n_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_7 rise@0.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           0.927     2.672    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.698 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.710     3.408    hehxd/clk50MHz
    SLICE_X3Y75          FDRE                                         r  hehxd/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     3.549 r  hehxd/count_reg[10]/Q
                         net (fo=2, routed)           0.121     3.670    hehxd/count_reg[10]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     3.781 r  hehxd/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.781    hehxd/count_reg[8]_i_1_n_5
    SLICE_X3Y75          FDRE                                         r  hehxd/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           1.005     3.278    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.307 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.984     4.291    hehxd/clk50MHz
    SLICE_X3Y75          FDRE                                         r  hehxd/count_reg[10]/C
                         clock pessimism             -0.883     3.408    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.105     3.513    hehxd/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.513    
                         arrival time                           3.781    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 hehxd/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             hehxd_n_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_7 rise@0.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           0.927     2.672    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.698 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.713     3.411    hehxd/clk50MHz
    SLICE_X3Y77          FDRE                                         r  hehxd/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     3.552 r  hehxd/count_reg[16]/Q
                         net (fo=2, routed)           0.117     3.669    hehxd/count_reg[16]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.784 r  hehxd/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.784    hehxd/count_reg[16]_i_1_n_7
    SLICE_X3Y77          FDRE                                         r  hehxd/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           1.005     3.278    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.307 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.987     4.294    hehxd/clk50MHz
    SLICE_X3Y77          FDRE                                         r  hehxd/count_reg[16]/C
                         clock pessimism             -0.883     3.411    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.105     3.516    hehxd/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.516    
                         arrival time                           3.784    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hehxd_n_7
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { hehxd/clocking/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4   max_count_reg[16]_i_2/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  hehxd/clocking/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X3Y75     hehxd/count_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X4Y75     hehxd/max_count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X1Y75     hehxd/max_count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X1Y75     hehxd/max_count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X4Y75     hehxd/max_count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X4Y75     hehxd/max_count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X4Y75     hehxd/max_count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X1Y75     hehxd/max_count_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  hehxd/clocking/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X1Y76     hehxd/max_count_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X3Y73     hehxd/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X3Y76     hehxd/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X3Y76     hehxd/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X3Y76     hehxd/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X3Y76     hehxd/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X3Y73     hehxd/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X3Y73     hehxd/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X3Y73     hehxd/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X3Y77     hehxd/count_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y75     hehxd/max_count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y75     hehxd/max_count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y75     hehxd/max_count_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y75     hehxd/max_count_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y75     hehxd/max_count_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y76     hehxd/max_count_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y76     hehxd/max_count_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y76     hehxd/max_count_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y75     hehxd/max_count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y76     hehxd/max_count_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  hehxd_n_6
  To Clock:  clk125MHz90

Setup :            2  Failing Endpoints,  Worst Slack       -0.140ns,  Total Violation       -0.277ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.884ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.140ns  (required time - arrival time)
  Source:                 hehxd/i_rgmii_tx/doutclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/i_rgmii_tx/tx_c/D1
                            (rising edge-triggered cell ODDR clocked by clk125MHz90  {rise@-6.000ns fall@-2.000ns period=8.000ns})
  Path Group:             clk125MHz90
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk125MHz90 rise@2.000ns - hehxd_n_6 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.456ns (54.242%)  route 0.385ns (45.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.113ns = ( 12.113 - 2.000 ) 
    Source Clock Delay      (SCD):    10.713ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  tx_d0_i_1/O
                         net (fo=184, routed)         2.023    10.713    hehxd/i_rgmii_tx/clk125MHz
    SLICE_X1Y89          FDRE                                         r  hehxd/i_rgmii_tx/doutclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456    11.169 r  hehxd/i_rgmii_tx/doutclk_reg[0]/Q
                         net (fo=2, routed)           0.385    11.553    hehxd/i_rgmii_tx/doutclk_reg_n_0_[0]
    OLOGIC_X0Y89         ODDR                                         r  hehxd/i_rgmii_tx/tx_c/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk125MHz90 rise edge)
                                                      2.000     2.000 r  
    R4                                                0.000     2.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     2.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004     5.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994     7.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.576 r  hehxd/clocking/CLKOUT3
                         net (fo=1, routed)           2.569    10.145    hehxd/clk125MHz90
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.236 r  hehxd/clk125MHz90_BUFG_inst/O
                         net (fo=1, routed)           1.876    12.113    hehxd/i_rgmii_tx/clk125MHz90
    OLOGIC_X0Y89         ODDR                                         r  hehxd/i_rgmii_tx/tx_c/C
                         clock pessimism              0.326    12.439    
                         clock uncertainty           -0.191    12.247    
    OLOGIC_X0Y89         ODDR (Setup_oddr_C_D1)      -0.834    11.413    hehxd/i_rgmii_tx/tx_c
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                 -0.140    

Slack (VIOLATED) :        -0.137ns  (required time - arrival time)
  Source:                 hehxd/i_rgmii_tx/doutclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/i_rgmii_tx/tx_c/D2
                            (rising edge-triggered cell ODDR clocked by clk125MHz90  {rise@-6.000ns fall@-2.000ns period=8.000ns})
  Path Group:             clk125MHz90
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk125MHz90 rise@2.000ns - hehxd_n_6 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.456ns (54.387%)  route 0.382ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.113ns = ( 12.113 - 2.000 ) 
    Source Clock Delay      (SCD):    10.712ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  tx_d0_i_1/O
                         net (fo=184, routed)         2.022    10.712    hehxd/i_rgmii_tx/clk125MHz
    SLICE_X1Y88          FDRE                                         r  hehxd/i_rgmii_tx/doutclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456    11.168 r  hehxd/i_rgmii_tx/doutclk_reg[1]/Q
                         net (fo=2, routed)           0.382    11.550    hehxd/i_rgmii_tx/doutclk_reg_n_0_[1]
    OLOGIC_X0Y89         ODDR                                         r  hehxd/i_rgmii_tx/tx_c/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk125MHz90 rise edge)
                                                      2.000     2.000 r  
    R4                                                0.000     2.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     2.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004     5.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994     7.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.576 r  hehxd/clocking/CLKOUT3
                         net (fo=1, routed)           2.569    10.145    hehxd/clk125MHz90
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.236 r  hehxd/clk125MHz90_BUFG_inst/O
                         net (fo=1, routed)           1.876    12.113    hehxd/i_rgmii_tx/clk125MHz90
    OLOGIC_X0Y89         ODDR                                         r  hehxd/i_rgmii_tx/tx_c/C
                         clock pessimism              0.326    12.439    
                         clock uncertainty           -0.191    12.247    
    OLOGIC_X0Y89         ODDR (Setup_oddr_C_D2)      -0.834    11.413    hehxd/i_rgmii_tx/tx_c
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                         -11.550    
  -------------------------------------------------------------------
                         slack                                 -0.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.884ns  (arrival time - required time)
  Source:                 hehxd/i_rgmii_tx/doutclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/i_rgmii_tx/tx_c/D2
                            (rising edge-triggered cell ODDR clocked by clk125MHz90  {rise@-6.000ns fall@-2.000ns period=8.000ns})
  Path Group:             clk125MHz90
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clk125MHz90 rise@2.000ns - hehxd_n_6 rise@8.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.287%)  route 0.192ns (57.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 6.299 - 2.000 ) 
    Source Clock Delay      (SCD):    3.419ns = ( 11.419 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     8.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     8.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     8.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     8.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     9.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.745 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           0.927    10.672    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.698 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.721    11.419    hehxd/i_rgmii_tx/clk125MHz
    SLICE_X1Y88          FDRE                                         r  hehxd/i_rgmii_tx/doutclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141    11.560 r  hehxd/i_rgmii_tx/doutclk_reg[1]/Q
                         net (fo=2, routed)           0.192    11.752    hehxd/i_rgmii_tx/doutclk_reg_n_0_[1]
    OLOGIC_X0Y89         ODDR                                         r  hehxd/i_rgmii_tx/tx_c/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk125MHz90 rise edge)
                                                      2.000     2.000 r  
    R4                                                0.000     2.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     2.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     2.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     3.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     4.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     4.273 r  hehxd/clocking/CLKOUT3
                         net (fo=1, routed)           1.005     5.278    hehxd/clk125MHz90
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     5.307 r  hehxd/clk125MHz90_BUFG_inst/O
                         net (fo=1, routed)           0.992     6.299    hehxd/i_rgmii_tx/clk125MHz90
    OLOGIC_X0Y89         ODDR                                         r  hehxd/i_rgmii_tx/tx_c/C
                         clock pessimism             -0.528     5.771    
                         clock uncertainty            0.191     5.962    
    OLOGIC_X0Y89         ODDR (Hold_oddr_C_D2)       -0.093     5.869    hehxd/i_rgmii_tx/tx_c
  -------------------------------------------------------------------
                         required time                         -5.869    
                         arrival time                          11.752    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.885ns  (arrival time - required time)
  Source:                 hehxd/i_rgmii_tx/doutclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/i_rgmii_tx/tx_c/D1
                            (rising edge-triggered cell ODDR clocked by clk125MHz90  {rise@-6.000ns fall@-2.000ns period=8.000ns})
  Path Group:             clk125MHz90
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clk125MHz90 rise@2.000ns - hehxd_n_6 rise@8.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.131%)  route 0.194ns (57.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 6.299 - 2.000 ) 
    Source Clock Delay      (SCD):    3.419ns = ( 11.419 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     8.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     8.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     8.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     8.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     9.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.745 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           0.927    10.672    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.698 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.721    11.419    hehxd/i_rgmii_tx/clk125MHz
    SLICE_X1Y89          FDRE                                         r  hehxd/i_rgmii_tx/doutclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141    11.560 r  hehxd/i_rgmii_tx/doutclk_reg[0]/Q
                         net (fo=2, routed)           0.194    11.753    hehxd/i_rgmii_tx/doutclk_reg_n_0_[0]
    OLOGIC_X0Y89         ODDR                                         r  hehxd/i_rgmii_tx/tx_c/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk125MHz90 rise edge)
                                                      2.000     2.000 r  
    R4                                                0.000     2.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     2.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     2.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     3.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     4.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     4.273 r  hehxd/clocking/CLKOUT3
                         net (fo=1, routed)           1.005     5.278    hehxd/clk125MHz90
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     5.307 r  hehxd/clk125MHz90_BUFG_inst/O
                         net (fo=1, routed)           0.992     6.299    hehxd/i_rgmii_tx/clk125MHz90
    OLOGIC_X0Y89         ODDR                                         r  hehxd/i_rgmii_tx/tx_c/C
                         clock pessimism             -0.528     5.771    
                         clock uncertainty            0.191     5.962    
    OLOGIC_X0Y89         ODDR (Hold_oddr_C_D1)       -0.093     5.869    hehxd/i_rgmii_tx/tx_c
  -------------------------------------------------------------------
                         required time                         -5.869    
                         arrival time                          11.753    
  -------------------------------------------------------------------
                         slack                                  5.885    





---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk_pin
  To Clock:  hehxd_n_6

Setup :            0  Failing Endpoints,  Worst Slack        4.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 hehxd/i_rgmii_rx/link_1000mb_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/speed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (hehxd_n_6 rise@8.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        7.838ns  (logic 0.580ns (7.400%)  route 7.258ns (92.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.122ns = ( 18.122 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.825    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.921 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           2.008     5.930    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  hehxd/i_rgmii_rx/link_1000mb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     6.386 r  hehxd/i_rgmii_rx/link_1000mb_reg/Q
                         net (fo=4, routed)           7.258    13.643    hehxd/i_rgmii_rx/leds_OBUF[2]
    SLICE_X0Y71          LUT4 (Prop_lut4_I0_O)        0.124    13.767 r  hehxd/i_rgmii_rx/speed[0]_i_1/O
                         net (fo=1, routed)           0.000    13.767    hehxd/i_rgmii_rx_n_5
    SLICE_X0Y71          FDRE                                         r  hehxd/speed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     8.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    11.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    13.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    16.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.886    18.122    hehxd/clk125MHz
    SLICE_X0Y71          FDRE                                         r  hehxd/speed_reg[0]/C
                         clock pessimism              0.000    18.122    
                         clock uncertainty           -0.170    17.953    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)        0.032    17.985    hehxd/speed_reg[0]
  -------------------------------------------------------------------
                         required time                         17.985    
                         arrival time                         -13.767    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 hehxd/i_rgmii_rx/link_1000mb_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/speed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (hehxd_n_6 rise@8.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        7.864ns  (logic 0.606ns (7.706%)  route 7.258ns (92.294%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.122ns = ( 18.122 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.825    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.921 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           2.008     5.930    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  hehxd/i_rgmii_rx/link_1000mb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     6.386 r  hehxd/i_rgmii_rx/link_1000mb_reg/Q
                         net (fo=4, routed)           7.258    13.643    hehxd/i_rgmii_rx/leds_OBUF[2]
    SLICE_X0Y71          LUT4 (Prop_lut4_I0_O)        0.150    13.793 r  hehxd/i_rgmii_rx/speed[1]_i_1/O
                         net (fo=1, routed)           0.000    13.793    hehxd/i_rgmii_rx_n_4
    SLICE_X0Y71          FDRE                                         r  hehxd/speed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     8.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    11.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    13.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    16.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.886    18.122    hehxd/clk125MHz
    SLICE_X0Y71          FDRE                                         r  hehxd/speed_reg[1]/C
                         clock pessimism              0.000    18.122    
                         clock uncertainty           -0.170    17.953    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)        0.075    18.028    hehxd/speed_reg[1]
  -------------------------------------------------------------------
                         required time                         18.028    
                         arrival time                         -13.793    
  -------------------------------------------------------------------
                         slack                                  4.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 hehxd/i_rgmii_rx/link_100mb_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/speed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 0.467ns (7.936%)  route 5.417ns (92.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.701ns
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.640    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.731 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.884     5.615    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  hehxd/i_rgmii_rx/link_100mb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.367     5.982 f  hehxd/i_rgmii_rx/link_100mb_reg/Q
                         net (fo=4, routed)           5.417    11.399    hehxd/i_rgmii_rx/leds_OBUF[1]
    SLICE_X0Y71          LUT4 (Prop_lut4_I2_O)        0.100    11.499 r  hehxd/i_rgmii_rx/speed[0]_i_1/O
                         net (fo=1, routed)           0.000    11.499    hehxd/i_rgmii_rx_n_5
    SLICE_X0Y71          FDRE                                         r  hehxd/speed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  tx_d0_i_1/O
                         net (fo=184, routed)         2.011    10.701    hehxd/clk125MHz
    SLICE_X0Y71          FDRE                                         r  hehxd/speed_reg[0]/C
                         clock pessimism              0.000    10.701    
                         clock uncertainty            0.170    10.871    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.271    11.142    hehxd/speed_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.142    
                         arrival time                          11.499    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 hehxd/i_rgmii_rx/link_100mb_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hehxd/speed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 0.487ns (8.248%)  route 5.417ns (91.752%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.701ns
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.640    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.731 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.884     5.615    hehxd/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  hehxd/i_rgmii_rx/link_100mb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.367     5.982 r  hehxd/i_rgmii_rx/link_100mb_reg/Q
                         net (fo=4, routed)           5.417    11.399    hehxd/i_rgmii_rx/leds_OBUF[1]
    SLICE_X0Y71          LUT4 (Prop_lut4_I2_O)        0.120    11.519 r  hehxd/i_rgmii_rx/speed[1]_i_1/O
                         net (fo=1, routed)           0.000    11.519    hehxd/i_rgmii_rx_n_4
    SLICE_X0Y71          FDRE                                         r  hehxd/speed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  tx_d0_i_1/O
                         net (fo=184, routed)         2.011    10.701    hehxd/clk125MHz
    SLICE_X0Y71          FDRE                                         r  hehxd/speed_reg[1]/C
                         clock pessimism              0.000    10.701    
                         clock uncertainty            0.170    10.871    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.289    11.160    hehxd/speed_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.160    
                         arrival time                          11.519    
  -------------------------------------------------------------------
                         slack                                  0.360    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  hehxd_n_6

Setup :            8  Failing Endpoints,  Worst Slack       -9.376ns,  Total Violation      -61.175ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.613ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.376ns  (required time - arrival time)
  Source:                 aes/data_out_TOP_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hehxd/data/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (hehxd_n_6 rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        15.974ns  (logic 1.027ns (6.429%)  route 14.947ns (93.571%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        4.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.117ns = ( 42.117 - 32.000 ) 
    Source Clock Delay      (SCD):    5.616ns = ( 35.616 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    30.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114    33.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.931    35.616    aes/clk100MHz_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  aes/data_out_TOP_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.478    36.094 r  aes/data_out_TOP_reg[96]/Q
                         net (fo=1, routed)           7.899    43.993    hehxd/data/data_out_TOP[96]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.301    44.294 f  hehxd/data/data[0]_i_6/O
                         net (fo=1, routed)           0.607    44.901    hehxd/data/data[0]_i_6_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I2_O)        0.124    45.025 f  hehxd/data/data[0]_i_3/O
                         net (fo=1, routed)           6.441    51.466    hehxd/data/data[0]_i_3_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I1_O)        0.124    51.590 r  hehxd/data/data[0]_i_1/O
                         net (fo=1, routed)           0.000    51.590    hehxd/data/data[0]_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  hehxd/data/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                     32.000    32.000 r  
    R4                                                0.000    32.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    32.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    33.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    35.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    37.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    37.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    40.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.881    42.117    hehxd/data/clk125MHz
    SLICE_X6Y73          FDRE                                         r  hehxd/data/data_reg[0]/C
                         clock pessimism              0.185    42.302    
                         clock uncertainty           -0.170    42.133    
    SLICE_X6Y73          FDRE (Setup_fdre_C_D)        0.081    42.214    hehxd/data/data_reg[0]
  -------------------------------------------------------------------
                         required time                         42.214    
                         arrival time                         -51.590    
  -------------------------------------------------------------------
                         slack                                 -9.376    

Slack (VIOLATED) :        -8.839ns  (required time - arrival time)
  Source:                 aes/data_out_TOP_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hehxd/data/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (hehxd_n_6 rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        15.354ns  (logic 0.828ns (5.393%)  route 14.526ns (94.607%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        4.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.117ns = ( 42.117 - 32.000 ) 
    Source Clock Delay      (SCD):    5.695ns = ( 35.695 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    30.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114    33.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.010    35.695    aes/clk100MHz_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  aes/data_out_TOP_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.456    36.151 r  aes/data_out_TOP_reg[67]/Q
                         net (fo=1, routed)           6.623    42.774    hehxd/data/data_out_TOP[67]
    SLICE_X4Y70          LUT6 (Prop_lut6_I2_O)        0.124    42.898 f  hehxd/data/data[3]_i_4/O
                         net (fo=1, routed)           0.805    43.703    hehxd/data/data[3]_i_4_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.124    43.827 f  hehxd/data/data[3]_i_3/O
                         net (fo=1, routed)           7.098    50.925    hehxd/data/data[3]_i_3_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I1_O)        0.124    51.049 r  hehxd/data/data[3]_i_1/O
                         net (fo=1, routed)           0.000    51.049    hehxd/data/data[3]_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  hehxd/data/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                     32.000    32.000 r  
    R4                                                0.000    32.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    32.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    33.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    35.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    37.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    37.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    40.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.881    42.117    hehxd/data/clk125MHz
    SLICE_X6Y73          FDRE                                         r  hehxd/data/data_reg[3]/C
                         clock pessimism              0.185    42.302    
                         clock uncertainty           -0.170    42.133    
    SLICE_X6Y73          FDRE (Setup_fdre_C_D)        0.077    42.210    hehxd/data/data_reg[3]
  -------------------------------------------------------------------
                         required time                         42.210    
                         arrival time                         -51.049    
  -------------------------------------------------------------------
                         slack                                 -8.839    

Slack (VIOLATED) :        -8.729ns  (required time - arrival time)
  Source:                 aes/data_out_TOP_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hehxd/data/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (hehxd_n_6 rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        15.248ns  (logic 0.890ns (5.837%)  route 14.358ns (94.163%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.039ns = ( 42.039 - 32.000 ) 
    Source Clock Delay      (SCD):    5.613ns = ( 35.613 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    30.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114    33.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.928    35.613    aes/clk100MHz_IBUF_BUFG
    SLICE_X14Y72         FDRE                                         r  aes/data_out_TOP_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.518    36.131 r  aes/data_out_TOP_reg[12]/Q
                         net (fo=1, routed)           7.090    43.221    hehxd/data/data_out_TOP[12]
    SLICE_X14Y72         LUT6 (Prop_lut6_I0_O)        0.124    43.345 f  hehxd/data/data[4]_i_7/O
                         net (fo=1, routed)           0.425    43.770    hehxd/data/data[4]_i_7_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I5_O)        0.124    43.894 f  hehxd/data/data[4]_i_3/O
                         net (fo=1, routed)           6.843    50.737    hehxd/data/data[4]_i_3_n_0
    SLICE_X8Y73          LUT5 (Prop_lut5_I1_O)        0.124    50.861 r  hehxd/data/data[4]_i_1/O
                         net (fo=1, routed)           0.000    50.861    hehxd/data/data[4]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  hehxd/data/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                     32.000    32.000 r  
    R4                                                0.000    32.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    32.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    33.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    35.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    37.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    37.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    40.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.803    42.039    hehxd/data/clk125MHz
    SLICE_X8Y73          FDRE                                         r  hehxd/data/data_reg[4]/C
                         clock pessimism              0.185    42.224    
                         clock uncertainty           -0.170    42.055    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.077    42.132    hehxd/data/data_reg[4]
  -------------------------------------------------------------------
                         required time                         42.132    
                         arrival time                         -50.861    
  -------------------------------------------------------------------
                         slack                                 -8.729    

Slack (VIOLATED) :        -7.816ns  (required time - arrival time)
  Source:                 aes/data_out_TOP_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hehxd/data/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (hehxd_n_6 rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        14.256ns  (logic 0.828ns (5.808%)  route 13.428ns (94.192%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        4.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.037ns = ( 42.037 - 32.000 ) 
    Source Clock Delay      (SCD):    5.693ns = ( 35.693 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    30.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114    33.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.008    35.693    aes/clk100MHz_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  aes/data_out_TOP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.456    36.149 r  aes/data_out_TOP_reg[7]/Q
                         net (fo=1, routed)           6.645    42.794    hehxd/data/data_out_TOP[7]
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.124    42.918 f  hehxd/data/data[7]_i_7/O
                         net (fo=1, routed)           0.855    43.773    hehxd/data/data[7]_i_7_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.124    43.897 f  hehxd/data/data[7]_i_3/O
                         net (fo=1, routed)           5.928    49.825    hehxd/data/data[7]_i_3_n_0
    SLICE_X8Y74          LUT5 (Prop_lut5_I1_O)        0.124    49.949 r  hehxd/data/data[7]_i_1/O
                         net (fo=1, routed)           0.000    49.949    hehxd/data/data[7]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  hehxd/data/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                     32.000    32.000 r  
    R4                                                0.000    32.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    32.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    33.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    35.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    37.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    37.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    40.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.801    42.037    hehxd/data/clk125MHz
    SLICE_X8Y74          FDRE                                         r  hehxd/data/data_reg[7]/C
                         clock pessimism              0.185    42.222    
                         clock uncertainty           -0.170    42.053    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.081    42.134    hehxd/data/data_reg[7]
  -------------------------------------------------------------------
                         required time                         42.134    
                         arrival time                         -49.949    
  -------------------------------------------------------------------
                         slack                                 -7.816    

Slack (VIOLATED) :        -7.772ns  (required time - arrival time)
  Source:                 aes/data_out_TOP_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hehxd/data/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (hehxd_n_6 rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        14.285ns  (logic 0.952ns (6.664%)  route 13.333ns (93.336%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        4.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.037ns = ( 42.037 - 32.000 ) 
    Source Clock Delay      (SCD):    5.617ns = ( 35.617 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    30.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114    33.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.932    35.617    aes/clk100MHz_IBUF_BUFG
    SLICE_X15Y70         FDRE                                         r  aes/data_out_TOP_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    36.073 r  aes/data_out_TOP_reg[29]/Q
                         net (fo=1, routed)           6.151    42.224    hehxd/data/data_out_TOP[29]
    SLICE_X15Y70         LUT5 (Prop_lut5_I4_O)        0.124    42.348 r  hehxd/data/data[5]_i_9/O
                         net (fo=1, routed)           0.263    42.611    hehxd/data/data[5]_i_9_n_0
    SLICE_X15Y70         LUT6 (Prop_lut6_I5_O)        0.124    42.735 f  hehxd/data/data[5]_i_5/O
                         net (fo=1, routed)           0.643    43.379    hehxd/data/data[5]_i_5_n_0
    SLICE_X15Y70         LUT6 (Prop_lut6_I1_O)        0.124    43.503 f  hehxd/data/data[5]_i_2/O
                         net (fo=1, routed)           6.275    49.778    hehxd/data/data[5]_i_2_n_0
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.124    49.902 r  hehxd/data/data[5]_i_1/O
                         net (fo=1, routed)           0.000    49.902    hehxd/data/data[5]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  hehxd/data/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                     32.000    32.000 r  
    R4                                                0.000    32.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    32.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    33.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    35.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    37.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    37.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    40.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.801    42.037    hehxd/data/clk125MHz
    SLICE_X8Y74          FDRE                                         r  hehxd/data/data_reg[5]/C
                         clock pessimism              0.185    42.222    
                         clock uncertainty           -0.170    42.053    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.077    42.130    hehxd/data/data_reg[5]
  -------------------------------------------------------------------
                         required time                         42.130    
                         arrival time                         -49.902    
  -------------------------------------------------------------------
                         slack                                 -7.772    

Slack (VIOLATED) :        -7.417ns  (required time - arrival time)
  Source:                 aes/data_out_TOP_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hehxd/data/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (hehxd_n_6 rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        13.941ns  (logic 1.014ns (7.274%)  route 12.927ns (92.726%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        4.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.039ns = ( 42.039 - 32.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 35.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    30.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114    33.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.927    35.612    aes/clk100MHz_IBUF_BUFG
    SLICE_X14Y73         FDRE                                         r  aes/data_out_TOP_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.518    36.130 r  aes/data_out_TOP_reg[14]/Q
                         net (fo=1, routed)           6.152    42.282    hehxd/data/data_out_TOP[14]
    SLICE_X15Y73         LUT5 (Prop_lut5_I4_O)        0.124    42.406 r  hehxd/data/data[6]_i_9/O
                         net (fo=1, routed)           0.151    42.558    hehxd/data/data[6]_i_9_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I5_O)        0.124    42.682 f  hehxd/data/data[6]_i_5/O
                         net (fo=1, routed)           1.086    43.767    hehxd/data/data[6]_i_5_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I3_O)        0.124    43.891 f  hehxd/data/data[6]_i_3/O
                         net (fo=1, routed)           5.538    49.429    hehxd/data/data[6]_i_3_n_0
    SLICE_X8Y73          LUT5 (Prop_lut5_I1_O)        0.124    49.553 r  hehxd/data/data[6]_i_1/O
                         net (fo=1, routed)           0.000    49.553    hehxd/data/data[6]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  hehxd/data/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                     32.000    32.000 r  
    R4                                                0.000    32.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    32.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    33.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    35.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    37.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    37.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    40.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.803    42.039    hehxd/data/clk125MHz
    SLICE_X8Y73          FDRE                                         r  hehxd/data/data_reg[6]/C
                         clock pessimism              0.185    42.224    
                         clock uncertainty           -0.170    42.055    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.081    42.136    hehxd/data/data_reg[6]
  -------------------------------------------------------------------
                         required time                         42.136    
                         arrival time                         -49.553    
  -------------------------------------------------------------------
                         slack                                 -7.417    

Slack (VIOLATED) :        -6.135ns  (required time - arrival time)
  Source:                 aes/data_out_TOP_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hehxd/data/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (hehxd_n_6 rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        12.601ns  (logic 1.090ns (8.650%)  route 11.511ns (91.350%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        4.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.115ns = ( 42.115 - 32.000 ) 
    Source Clock Delay      (SCD):    5.694ns = ( 35.694 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    30.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114    33.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.009    35.694    aes/clk100MHz_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  aes/data_out_TOP_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.419    36.113 r  aes/data_out_TOP_reg[9]/Q
                         net (fo=1, routed)           5.809    41.922    hehxd/data/data_out_TOP[9]
    SLICE_X5Y71          LUT5 (Prop_lut5_I4_O)        0.299    42.221 r  hehxd/data/data[1]_i_11/O
                         net (fo=1, routed)           0.291    42.512    hehxd/data/data[1]_i_11_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.124    42.636 f  hehxd/data/data[1]_i_7/O
                         net (fo=1, routed)           0.820    43.455    hehxd/data/data[1]_i_7_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.124    43.579 f  hehxd/data/data[1]_i_3/O
                         net (fo=1, routed)           4.592    48.171    hehxd/data/data[1]_i_3_n_0
    SLICE_X7Y74          LUT5 (Prop_lut5_I1_O)        0.124    48.295 r  hehxd/data/data[1]_i_1/O
                         net (fo=1, routed)           0.000    48.295    hehxd/data/data[1]_i_1_n_0
    SLICE_X7Y74          FDRE                                         r  hehxd/data/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                     32.000    32.000 r  
    R4                                                0.000    32.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    32.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    33.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    35.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    37.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    37.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    40.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.879    42.115    hehxd/data/clk125MHz
    SLICE_X7Y74          FDRE                                         r  hehxd/data/data_reg[1]/C
                         clock pessimism              0.185    42.300    
                         clock uncertainty           -0.170    42.131    
    SLICE_X7Y74          FDRE (Setup_fdre_C_D)        0.029    42.160    hehxd/data/data_reg[1]
  -------------------------------------------------------------------
                         required time                         42.160    
                         arrival time                         -48.295    
  -------------------------------------------------------------------
                         slack                                 -6.135    

Slack (VIOLATED) :        -5.090ns  (required time - arrival time)
  Source:                 aes/data_out_TOP_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hehxd/data/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (hehxd_n_6 rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        11.635ns  (logic 1.145ns (9.841%)  route 10.490ns (90.159%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        4.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.115ns = ( 42.115 - 32.000 ) 
    Source Clock Delay      (SCD):    5.617ns = ( 35.617 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    30.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114    33.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.932    35.617    aes/clk100MHz_IBUF_BUFG
    SLICE_X16Y70         FDRE                                         r  aes/data_out_TOP_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y70         FDRE (Prop_fdre_C_Q)         0.478    36.095 r  aes/data_out_TOP_reg[90]/Q
                         net (fo=1, routed)           4.327    40.422    hehxd/data/data_out_TOP[90]
    SLICE_X16Y70         LUT5 (Prop_lut5_I4_O)        0.295    40.717 r  hehxd/data/data[2]_i_11/O
                         net (fo=1, routed)           0.282    40.999    hehxd/data/data[2]_i_11_n_0
    SLICE_X16Y70         LUT6 (Prop_lut6_I5_O)        0.124    41.123 f  hehxd/data/data[2]_i_7/O
                         net (fo=1, routed)           0.443    41.566    hehxd/data/data[2]_i_7_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I2_O)        0.124    41.690 f  hehxd/data/data[2]_i_3/O
                         net (fo=1, routed)           5.438    47.128    hehxd/data/data[2]_i_3_n_0
    SLICE_X7Y74          LUT5 (Prop_lut5_I1_O)        0.124    47.252 r  hehxd/data/data[2]_i_1/O
                         net (fo=1, routed)           0.000    47.252    hehxd/data/data[2]_i_1_n_0
    SLICE_X7Y74          FDRE                                         r  hehxd/data/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                     32.000    32.000 r  
    R4                                                0.000    32.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    32.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    33.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    35.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    37.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    37.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    40.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.879    42.115    hehxd/data/clk125MHz
    SLICE_X7Y74          FDRE                                         r  hehxd/data/data_reg[2]/C
                         clock pessimism              0.185    42.300    
                         clock uncertainty           -0.170    42.131    
    SLICE_X7Y74          FDRE (Setup_fdre_C_D)        0.031    42.162    hehxd/data/data_reg[2]
  -------------------------------------------------------------------
                         required time                         42.162    
                         arrival time                         -47.252    
  -------------------------------------------------------------------
                         slack                                 -5.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 aes/data_out_TOP_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hehxd/data/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.362ns (11.013%)  route 2.925ns (88.987%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        2.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.683     1.628    aes/clk100MHz_IBUF_BUFG
    SLICE_X17Y72         FDRE                                         r  aes/data_out_TOP_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y72         FDRE (Prop_fdre_C_Q)         0.128     1.756 r  aes/data_out_TOP_reg[50]/Q
                         net (fo=1, routed)           0.224     1.981    hehxd/data/data_out_TOP[50]
    SLICE_X16Y72         LUT5 (Prop_lut5_I4_O)        0.099     2.080 r  hehxd/data/data[2]_i_12/O
                         net (fo=1, routed)           0.054     2.134    hehxd/data/data[2]_i_12_n_0
    SLICE_X16Y72         LUT6 (Prop_lut6_I5_O)        0.045     2.179 f  hehxd/data/data[2]_i_8/O
                         net (fo=1, routed)           0.248     2.427    hehxd/data/data[2]_i_8_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I5_O)        0.045     2.472 f  hehxd/data/data[2]_i_3/O
                         net (fo=1, routed)           2.399     4.870    hehxd/data/data[2]_i_3_n_0
    SLICE_X7Y74          LUT5 (Prop_lut5_I1_O)        0.045     4.915 r  hehxd/data/data[2]_i_1/O
                         net (fo=1, routed)           0.000     4.915    hehxd/data/data[2]_i_1_n_0
    SLICE_X7Y74          FDRE                                         r  hehxd/data/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.982     4.289    hehxd/data/clk125MHz
    SLICE_X7Y74          FDRE                                         r  hehxd/data/data_reg[2]/C
                         clock pessimism             -0.248     4.040    
                         clock uncertainty            0.170     4.210    
    SLICE_X7Y74          FDRE (Hold_fdre_C_D)         0.092     4.302    hehxd/data/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.302    
                         arrival time                           4.915    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 aes/data_out_TOP_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hehxd/data/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 0.818ns (13.047%)  route 5.452ns (86.953%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        5.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.693ns
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004     3.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.806     5.306    aes/clk100MHz_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  aes/data_out_TOP_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.418     5.724 r  aes/data_out_TOP_reg[73]/Q
                         net (fo=1, routed)           0.334     6.058    hehxd/data/data_out_TOP[73]
    SLICE_X8Y71          LUT5 (Prop_lut5_I4_O)        0.100     6.158 r  hehxd/data/data[1]_i_8/O
                         net (fo=1, routed)           0.232     6.390    hehxd/data/data[1]_i_8_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I5_O)        0.100     6.490 f  hehxd/data/data[1]_i_4/O
                         net (fo=1, routed)           0.847     7.336    hehxd/data/data[1]_i_4_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.100     7.436 f  hehxd/data/data[1]_i_3/O
                         net (fo=1, routed)           4.039    11.475    hehxd/data/data[1]_i_3_n_0
    SLICE_X7Y74          LUT5 (Prop_lut5_I1_O)        0.100    11.575 r  hehxd/data/data[1]_i_1/O
                         net (fo=1, routed)           0.000    11.575    hehxd/data/data[1]_i_1_n_0
    SLICE_X7Y74          FDRE                                         r  hehxd/data/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129     5.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  tx_d0_i_1/O
                         net (fo=184, routed)         2.003    10.693    hehxd/data/clk125MHz
    SLICE_X7Y74          FDRE                                         r  hehxd/data/data_reg[1]/C
                         clock pessimism             -0.185    10.508    
                         clock uncertainty            0.170    10.678    
    SLICE_X7Y74          FDRE (Hold_fdre_C_D)         0.269    10.947    hehxd/data/data_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.947    
                         arrival time                          11.575    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 aes/data_out_TOP_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hehxd/data/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 0.321ns (9.623%)  route 3.015ns (90.377%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.261ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.684     1.629    aes/clk100MHz_IBUF_BUFG
    SLICE_X15Y70         FDRE                                         r  aes/data_out_TOP_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  aes/data_out_TOP_reg[45]/Q
                         net (fo=1, routed)           0.220     1.990    hehxd/data/data_out_TOP[45]
    SLICE_X15Y70         LUT5 (Prop_lut5_I0_O)        0.045     2.035 r  hehxd/data/data[5]_i_9/O
                         net (fo=1, routed)           0.082     2.117    hehxd/data/data[5]_i_9_n_0
    SLICE_X15Y70         LUT6 (Prop_lut6_I5_O)        0.045     2.162 f  hehxd/data/data[5]_i_5/O
                         net (fo=1, routed)           0.213     2.376    hehxd/data/data[5]_i_5_n_0
    SLICE_X15Y70         LUT6 (Prop_lut6_I1_O)        0.045     2.421 f  hehxd/data/data[5]_i_2/O
                         net (fo=1, routed)           2.499     4.920    hehxd/data/data[5]_i_2_n_0
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.045     4.965 r  hehxd/data/data[5]_i_1/O
                         net (fo=1, routed)           0.000     4.965    hehxd/data/data[5]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  hehxd/data/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.954     4.261    hehxd/data/clk125MHz
    SLICE_X8Y74          FDRE                                         r  hehxd/data/data_reg[5]/C
                         clock pessimism             -0.248     4.012    
                         clock uncertainty            0.170     4.182    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.120     4.302    hehxd/data/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.302    
                         arrival time                           4.965    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 aes/data_out_TOP_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hehxd/data/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.276ns (8.192%)  route 3.093ns (91.808%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.262ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.681     1.626    aes/clk100MHz_IBUF_BUFG
    SLICE_X15Y73         FDRE                                         r  aes/data_out_TOP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.141     1.767 r  aes/data_out_TOP_reg[6]/Q
                         net (fo=1, routed)           0.385     2.152    hehxd/data/data_out_TOP[6]
    SLICE_X15Y73         LUT6 (Prop_lut6_I0_O)        0.045     2.197 f  hehxd/data/data[6]_i_5/O
                         net (fo=1, routed)           0.361     2.558    hehxd/data/data[6]_i_5_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I3_O)        0.045     2.603 f  hehxd/data/data[6]_i_3/O
                         net (fo=1, routed)           2.348     4.950    hehxd/data/data[6]_i_3_n_0
    SLICE_X8Y73          LUT5 (Prop_lut5_I1_O)        0.045     4.995 r  hehxd/data/data[6]_i_1/O
                         net (fo=1, routed)           0.000     4.995    hehxd/data/data[6]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  hehxd/data/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.955     4.262    hehxd/data/clk125MHz
    SLICE_X8Y73          FDRE                                         r  hehxd/data/data_reg[6]/C
                         clock pessimism             -0.248     4.013    
                         clock uncertainty            0.170     4.183    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.121     4.304    hehxd/data/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.304    
                         arrival time                           4.995    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 aes/data_out_TOP_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hehxd/data/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.362ns (10.473%)  route 3.094ns (89.527%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.715     1.660    aes/clk100MHz_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  aes/data_out_TOP_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.128     1.788 r  aes/data_out_TOP_reg[51]/Q
                         net (fo=1, routed)           0.139     1.928    hehxd/data/data_out_TOP[51]
    SLICE_X3Y69          LUT5 (Prop_lut5_I4_O)        0.099     2.027 r  hehxd/data/data[3]_i_11/O
                         net (fo=1, routed)           0.050     2.077    hehxd/data/data[3]_i_11_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I5_O)        0.045     2.122 f  hehxd/data/data[3]_i_7/O
                         net (fo=1, routed)           0.210     2.332    hehxd/data/data[3]_i_7_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.045     2.377 f  hehxd/data/data[3]_i_3/O
                         net (fo=1, routed)           2.695     5.072    hehxd/data/data[3]_i_3_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I1_O)        0.045     5.117 r  hehxd/data/data[3]_i_1/O
                         net (fo=1, routed)           0.000     5.117    hehxd/data/data[3]_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  hehxd/data/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.983     4.290    hehxd/data/clk125MHz
    SLICE_X6Y73          FDRE                                         r  hehxd/data/data_reg[3]/C
                         clock pessimism             -0.248     4.041    
                         clock uncertainty            0.170     4.211    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.120     4.331    hehxd/data/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.331    
                         arrival time                           5.117    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 aes/data_out_TOP_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hehxd/data/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.299ns (8.578%)  route 3.187ns (91.422%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.262ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.683     1.628    aes/clk100MHz_IBUF_BUFG
    SLICE_X14Y72         FDRE                                         r  aes/data_out_TOP_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164     1.792 r  aes/data_out_TOP_reg[20]/Q
                         net (fo=1, routed)           0.221     2.013    hehxd/data/data_out_TOP[20]
    SLICE_X14Y72         LUT6 (Prop_lut6_I2_O)        0.045     2.058 f  hehxd/data/data[4]_i_7/O
                         net (fo=1, routed)           0.144     2.202    hehxd/data/data[4]_i_7_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I5_O)        0.045     2.247 f  hehxd/data/data[4]_i_3/O
                         net (fo=1, routed)           2.822     5.069    hehxd/data/data[4]_i_3_n_0
    SLICE_X8Y73          LUT5 (Prop_lut5_I1_O)        0.045     5.114 r  hehxd/data/data[4]_i_1/O
                         net (fo=1, routed)           0.000     5.114    hehxd/data/data[4]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  hehxd/data/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.955     4.262    hehxd/data/clk125MHz
    SLICE_X8Y73          FDRE                                         r  hehxd/data/data_reg[4]/C
                         clock pessimism             -0.248     4.013    
                         clock uncertainty            0.170     4.183    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.120     4.303    hehxd/data/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.303    
                         arrival time                           5.114    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 aes/data_out_TOP_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hehxd/data/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.299ns (8.506%)  route 3.216ns (91.494%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.261ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.683     1.628    aes/clk100MHz_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  aes/data_out_TOP_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164     1.792 r  aes/data_out_TOP_reg[23]/Q
                         net (fo=1, routed)           0.221     2.013    hehxd/data/data_out_TOP[23]
    SLICE_X8Y72          LUT6 (Prop_lut6_I4_O)        0.045     2.058 f  hehxd/data/data[7]_i_7/O
                         net (fo=1, routed)           0.340     2.399    hehxd/data/data[7]_i_7_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.045     2.444 f  hehxd/data/data[7]_i_3/O
                         net (fo=1, routed)           2.655     5.098    hehxd/data/data[7]_i_3_n_0
    SLICE_X8Y74          LUT5 (Prop_lut5_I1_O)        0.045     5.143 r  hehxd/data/data[7]_i_1/O
                         net (fo=1, routed)           0.000     5.143    hehxd/data/data[7]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  hehxd/data/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.954     4.261    hehxd/data/clk125MHz
    SLICE_X8Y74          FDRE                                         r  hehxd/data/data_reg[7]/C
                         clock pessimism             -0.248     4.012    
                         clock uncertainty            0.170     4.182    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.121     4.303    hehxd/data/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.303    
                         arrival time                           5.143    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 aes/data_out_TOP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hehxd/data/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.276ns (7.547%)  route 3.381ns (92.453%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.713     1.658    aes/clk100MHz_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  aes/data_out_TOP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141     1.799 r  aes/data_out_TOP_reg[0]/Q
                         net (fo=1, routed)           0.156     1.955    hehxd/data/data_out_TOP[0]
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.045     2.000 f  hehxd/data/data[0]_i_7/O
                         net (fo=1, routed)           0.347     2.348    hehxd/data/data[0]_i_7_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.045     2.393 f  hehxd/data/data[0]_i_3/O
                         net (fo=1, routed)           2.878     5.270    hehxd/data/data[0]_i_3_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I1_O)        0.045     5.315 r  hehxd/data/data[0]_i_1/O
                         net (fo=1, routed)           0.000     5.315    hehxd/data/data[0]_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  hehxd/data/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.983     4.290    hehxd/data/clk125MHz
    SLICE_X6Y73          FDRE                                         r  hehxd/data/data_reg[0]/C
                         clock pessimism             -0.248     4.041    
                         clock uncertainty            0.170     4.211    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.121     4.332    hehxd/data/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.332    
                         arrival time                           5.315    
  -------------------------------------------------------------------
                         slack                                  0.983    





---------------------------------------------------------------------------------------------------
From Clock:  hehxd_n_7
  To Clock:  hehxd_n_6

Setup :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 hehxd/start_sending_reg/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/data/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hehxd_n_6 rise@24.000ns - hehxd_n_7 rise@20.000ns)
  Data Path Delay:        2.582ns  (logic 0.766ns (29.667%)  route 1.816ns (70.333%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.120ns = ( 34.120 - 24.000 ) 
    Source Clock Delay      (SCD):    10.698ns = ( 30.698 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475    21.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114    23.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129    25.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    25.902 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.691    28.593    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    28.689 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          2.008    30.698    hehxd/clk50MHz
    SLICE_X2Y77          FDRE                                         r  hehxd/start_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518    31.216 r  hehxd/start_sending_reg/Q
                         net (fo=2, routed)           0.792    32.008    hehxd/data/start
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.124    32.132 r  hehxd/data/counter[11]_i_2/O
                         net (fo=13, routed)          0.526    32.657    data/start_internal_reg
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.124    32.781 r  data/counter[11]_i_1/O
                         net (fo=11, routed)          0.498    33.280    hehxd/data/counter_reg[5]_0
    SLICE_X2Y72          FDRE                                         r  hehxd/data/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                     24.000    24.000 r  
    R4                                                0.000    24.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    24.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    25.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    27.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    29.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    32.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.884    34.120    hehxd/data/clk125MHz
    SLICE_X2Y72          FDRE                                         r  hehxd/data/counter_reg[1]/C
                         clock pessimism              0.326    34.446    
                         clock uncertainty           -0.202    34.244    
    SLICE_X2Y72          FDRE (Setup_fdre_C_R)       -0.524    33.720    hehxd/data/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         33.720    
                         arrival time                         -33.280    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 hehxd/start_sending_reg/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/data/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hehxd_n_6 rise@24.000ns - hehxd_n_7 rise@20.000ns)
  Data Path Delay:        2.582ns  (logic 0.766ns (29.667%)  route 1.816ns (70.333%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.120ns = ( 34.120 - 24.000 ) 
    Source Clock Delay      (SCD):    10.698ns = ( 30.698 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475    21.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114    23.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129    25.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    25.902 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.691    28.593    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    28.689 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          2.008    30.698    hehxd/clk50MHz
    SLICE_X2Y77          FDRE                                         r  hehxd/start_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518    31.216 r  hehxd/start_sending_reg/Q
                         net (fo=2, routed)           0.792    32.008    hehxd/data/start
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.124    32.132 r  hehxd/data/counter[11]_i_2/O
                         net (fo=13, routed)          0.526    32.657    data/start_internal_reg
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.124    32.781 r  data/counter[11]_i_1/O
                         net (fo=11, routed)          0.498    33.280    hehxd/data/counter_reg[5]_0
    SLICE_X2Y72          FDRE                                         r  hehxd/data/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                     24.000    24.000 r  
    R4                                                0.000    24.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    24.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    25.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    27.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    29.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    32.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.884    34.120    hehxd/data/clk125MHz
    SLICE_X2Y72          FDRE                                         r  hehxd/data/counter_reg[2]/C
                         clock pessimism              0.326    34.446    
                         clock uncertainty           -0.202    34.244    
    SLICE_X2Y72          FDRE (Setup_fdre_C_R)       -0.524    33.720    hehxd/data/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         33.720    
                         arrival time                         -33.280    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 hehxd/start_sending_reg/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/data/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hehxd_n_6 rise@24.000ns - hehxd_n_7 rise@20.000ns)
  Data Path Delay:        2.582ns  (logic 0.766ns (29.667%)  route 1.816ns (70.333%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.120ns = ( 34.120 - 24.000 ) 
    Source Clock Delay      (SCD):    10.698ns = ( 30.698 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475    21.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114    23.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129    25.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    25.902 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.691    28.593    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    28.689 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          2.008    30.698    hehxd/clk50MHz
    SLICE_X2Y77          FDRE                                         r  hehxd/start_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518    31.216 r  hehxd/start_sending_reg/Q
                         net (fo=2, routed)           0.792    32.008    hehxd/data/start
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.124    32.132 r  hehxd/data/counter[11]_i_2/O
                         net (fo=13, routed)          0.526    32.657    data/start_internal_reg
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.124    32.781 r  data/counter[11]_i_1/O
                         net (fo=11, routed)          0.498    33.280    hehxd/data/counter_reg[5]_0
    SLICE_X2Y72          FDRE                                         r  hehxd/data/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                     24.000    24.000 r  
    R4                                                0.000    24.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    24.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    25.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    27.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    29.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    32.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.884    34.120    hehxd/data/clk125MHz
    SLICE_X2Y72          FDRE                                         r  hehxd/data/counter_reg[3]/C
                         clock pessimism              0.326    34.446    
                         clock uncertainty           -0.202    34.244    
    SLICE_X2Y72          FDRE (Setup_fdre_C_R)       -0.524    33.720    hehxd/data/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         33.720    
                         arrival time                         -33.280    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 hehxd/start_sending_reg/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/data/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hehxd_n_6 rise@24.000ns - hehxd_n_7 rise@20.000ns)
  Data Path Delay:        2.582ns  (logic 0.766ns (29.667%)  route 1.816ns (70.333%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.120ns = ( 34.120 - 24.000 ) 
    Source Clock Delay      (SCD):    10.698ns = ( 30.698 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475    21.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114    23.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129    25.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    25.902 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.691    28.593    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    28.689 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          2.008    30.698    hehxd/clk50MHz
    SLICE_X2Y77          FDRE                                         r  hehxd/start_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518    31.216 r  hehxd/start_sending_reg/Q
                         net (fo=2, routed)           0.792    32.008    hehxd/data/start
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.124    32.132 r  hehxd/data/counter[11]_i_2/O
                         net (fo=13, routed)          0.526    32.657    data/start_internal_reg
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.124    32.781 r  data/counter[11]_i_1/O
                         net (fo=11, routed)          0.498    33.280    hehxd/data/counter_reg[5]_0
    SLICE_X2Y72          FDRE                                         r  hehxd/data/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                     24.000    24.000 r  
    R4                                                0.000    24.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    24.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    25.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    27.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    29.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    32.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.884    34.120    hehxd/data/clk125MHz
    SLICE_X2Y72          FDRE                                         r  hehxd/data/counter_reg[4]/C
                         clock pessimism              0.326    34.446    
                         clock uncertainty           -0.202    34.244    
    SLICE_X2Y72          FDRE (Setup_fdre_C_R)       -0.524    33.720    hehxd/data/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         33.720    
                         arrival time                         -33.280    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 hehxd/start_sending_reg/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/data/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hehxd_n_6 rise@24.000ns - hehxd_n_7 rise@20.000ns)
  Data Path Delay:        2.579ns  (logic 0.766ns (29.704%)  route 1.813ns (70.296%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.119ns = ( 34.119 - 24.000 ) 
    Source Clock Delay      (SCD):    10.698ns = ( 30.698 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475    21.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114    23.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129    25.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    25.902 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.691    28.593    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    28.689 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          2.008    30.698    hehxd/clk50MHz
    SLICE_X2Y77          FDRE                                         r  hehxd/start_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518    31.216 r  hehxd/start_sending_reg/Q
                         net (fo=2, routed)           0.792    32.008    hehxd/data/start
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.124    32.132 r  hehxd/data/counter[11]_i_2/O
                         net (fo=13, routed)          0.526    32.657    data/start_internal_reg
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.124    32.781 r  data/counter[11]_i_1/O
                         net (fo=11, routed)          0.495    33.277    hehxd/data/counter_reg[5]_0
    SLICE_X2Y73          FDRE                                         r  hehxd/data/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                     24.000    24.000 r  
    R4                                                0.000    24.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    24.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    25.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    27.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    29.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    32.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.883    34.119    hehxd/data/clk125MHz
    SLICE_X2Y73          FDRE                                         r  hehxd/data/counter_reg[5]/C
                         clock pessimism              0.326    34.445    
                         clock uncertainty           -0.202    34.243    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.524    33.719    hehxd/data/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         33.719    
                         arrival time                         -33.277    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 hehxd/start_sending_reg/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/data/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hehxd_n_6 rise@24.000ns - hehxd_n_7 rise@20.000ns)
  Data Path Delay:        2.579ns  (logic 0.766ns (29.704%)  route 1.813ns (70.296%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.119ns = ( 34.119 - 24.000 ) 
    Source Clock Delay      (SCD):    10.698ns = ( 30.698 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475    21.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114    23.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129    25.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    25.902 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.691    28.593    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    28.689 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          2.008    30.698    hehxd/clk50MHz
    SLICE_X2Y77          FDRE                                         r  hehxd/start_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518    31.216 r  hehxd/start_sending_reg/Q
                         net (fo=2, routed)           0.792    32.008    hehxd/data/start
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.124    32.132 r  hehxd/data/counter[11]_i_2/O
                         net (fo=13, routed)          0.526    32.657    data/start_internal_reg
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.124    32.781 r  data/counter[11]_i_1/O
                         net (fo=11, routed)          0.495    33.277    hehxd/data/counter_reg[5]_0
    SLICE_X2Y73          FDRE                                         r  hehxd/data/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                     24.000    24.000 r  
    R4                                                0.000    24.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    24.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    25.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    27.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    29.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    32.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.883    34.119    hehxd/data/clk125MHz
    SLICE_X2Y73          FDRE                                         r  hehxd/data/counter_reg[6]/C
                         clock pessimism              0.326    34.445    
                         clock uncertainty           -0.202    34.243    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.524    33.719    hehxd/data/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         33.719    
                         arrival time                         -33.277    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 hehxd/start_sending_reg/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/data/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hehxd_n_6 rise@24.000ns - hehxd_n_7 rise@20.000ns)
  Data Path Delay:        2.579ns  (logic 0.766ns (29.704%)  route 1.813ns (70.296%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.119ns = ( 34.119 - 24.000 ) 
    Source Clock Delay      (SCD):    10.698ns = ( 30.698 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475    21.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114    23.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129    25.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    25.902 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.691    28.593    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    28.689 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          2.008    30.698    hehxd/clk50MHz
    SLICE_X2Y77          FDRE                                         r  hehxd/start_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518    31.216 r  hehxd/start_sending_reg/Q
                         net (fo=2, routed)           0.792    32.008    hehxd/data/start
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.124    32.132 r  hehxd/data/counter[11]_i_2/O
                         net (fo=13, routed)          0.526    32.657    data/start_internal_reg
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.124    32.781 r  data/counter[11]_i_1/O
                         net (fo=11, routed)          0.495    33.277    hehxd/data/counter_reg[5]_0
    SLICE_X2Y73          FDRE                                         r  hehxd/data/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                     24.000    24.000 r  
    R4                                                0.000    24.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    24.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    25.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    27.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    29.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    32.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.883    34.119    hehxd/data/clk125MHz
    SLICE_X2Y73          FDRE                                         r  hehxd/data/counter_reg[7]/C
                         clock pessimism              0.326    34.445    
                         clock uncertainty           -0.202    34.243    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.524    33.719    hehxd/data/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         33.719    
                         arrival time                         -33.277    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 hehxd/start_sending_reg/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/data/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hehxd_n_6 rise@24.000ns - hehxd_n_7 rise@20.000ns)
  Data Path Delay:        2.579ns  (logic 0.766ns (29.704%)  route 1.813ns (70.296%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.119ns = ( 34.119 - 24.000 ) 
    Source Clock Delay      (SCD):    10.698ns = ( 30.698 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475    21.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114    23.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129    25.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    25.902 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.691    28.593    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    28.689 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          2.008    30.698    hehxd/clk50MHz
    SLICE_X2Y77          FDRE                                         r  hehxd/start_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518    31.216 r  hehxd/start_sending_reg/Q
                         net (fo=2, routed)           0.792    32.008    hehxd/data/start
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.124    32.132 r  hehxd/data/counter[11]_i_2/O
                         net (fo=13, routed)          0.526    32.657    data/start_internal_reg
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.124    32.781 r  data/counter[11]_i_1/O
                         net (fo=11, routed)          0.495    33.277    hehxd/data/counter_reg[5]_0
    SLICE_X2Y73          FDRE                                         r  hehxd/data/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                     24.000    24.000 r  
    R4                                                0.000    24.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    24.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    25.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    27.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    29.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    32.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.883    34.119    hehxd/data/clk125MHz
    SLICE_X2Y73          FDRE                                         r  hehxd/data/counter_reg[8]/C
                         clock pessimism              0.326    34.445    
                         clock uncertainty           -0.202    34.243    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.524    33.719    hehxd/data/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         33.719    
                         arrival time                         -33.277    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 hehxd/start_sending_reg/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/data/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hehxd_n_6 rise@24.000ns - hehxd_n_7 rise@20.000ns)
  Data Path Delay:        2.438ns  (logic 0.766ns (31.420%)  route 1.672ns (68.580%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.117ns = ( 34.117 - 24.000 ) 
    Source Clock Delay      (SCD):    10.698ns = ( 30.698 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475    21.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114    23.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129    25.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    25.902 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.691    28.593    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    28.689 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          2.008    30.698    hehxd/clk50MHz
    SLICE_X2Y77          FDRE                                         r  hehxd/start_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518    31.216 r  hehxd/start_sending_reg/Q
                         net (fo=2, routed)           0.792    32.008    hehxd/data/start
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.124    32.132 r  hehxd/data/counter[11]_i_2/O
                         net (fo=13, routed)          0.526    32.657    data/start_internal_reg
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.124    32.781 r  data/counter[11]_i_1/O
                         net (fo=11, routed)          0.354    33.136    hehxd/data/counter_reg[5]_0
    SLICE_X2Y74          FDRE                                         r  hehxd/data/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                     24.000    24.000 r  
    R4                                                0.000    24.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    24.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    25.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    27.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    29.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    32.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.881    34.117    hehxd/data/clk125MHz
    SLICE_X2Y74          FDRE                                         r  hehxd/data/counter_reg[10]/C
                         clock pessimism              0.326    34.443    
                         clock uncertainty           -0.202    34.241    
    SLICE_X2Y74          FDRE (Setup_fdre_C_R)       -0.524    33.717    hehxd/data/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         33.717    
                         arrival time                         -33.136    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 hehxd/start_sending_reg/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/data/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hehxd_n_6 rise@24.000ns - hehxd_n_7 rise@20.000ns)
  Data Path Delay:        2.438ns  (logic 0.766ns (31.420%)  route 1.672ns (68.580%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.117ns = ( 34.117 - 24.000 ) 
    Source Clock Delay      (SCD):    10.698ns = ( 30.698 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.475    21.475 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.114    23.589    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    23.685 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         2.129    25.814    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    25.902 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           2.691    28.593    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    28.689 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          2.008    30.698    hehxd/clk50MHz
    SLICE_X2Y77          FDRE                                         r  hehxd/start_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518    31.216 r  hehxd/start_sending_reg/Q
                         net (fo=2, routed)           0.792    32.008    hehxd/data/start
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.124    32.132 r  hehxd/data/counter[11]_i_2/O
                         net (fo=13, routed)          0.526    32.657    data/start_internal_reg
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.124    32.781 r  data/counter[11]_i_1/O
                         net (fo=11, routed)          0.354    33.136    hehxd/data/counter_reg[5]_0
    SLICE_X2Y74          FDRE                                         r  hehxd/data/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                     24.000    24.000 r  
    R4                                                0.000    24.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    24.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         1.405    25.405 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           2.004    27.409    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.500 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.994    29.493    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.576 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    32.145    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.236 r  tx_d0_i_1/O
                         net (fo=184, routed)         1.881    34.117    hehxd/data/clk125MHz
    SLICE_X2Y74          FDRE                                         r  hehxd/data/counter_reg[11]/C
                         clock pessimism              0.326    34.443    
                         clock uncertainty           -0.202    34.241    
    SLICE_X2Y74          FDRE (Setup_fdre_C_R)       -0.524    33.717    hehxd/data/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         33.717    
                         arrival time                         -33.136    
  -------------------------------------------------------------------
                         slack                                  0.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 hehxd/start_sending_reg/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/data/start_internal_reg/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.209ns (25.672%)  route 0.605ns (74.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           0.927     2.672    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.698 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.713     3.411    hehxd/clk50MHz
    SLICE_X2Y77          FDRE                                         r  hehxd/start_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     3.575 r  hehxd/start_sending_reg/Q
                         net (fo=2, routed)           0.605     4.180    hehxd/data/start
    SLICE_X4Y74          LUT5 (Prop_lut5_I0_O)        0.045     4.225 r  hehxd/data/start_internal_i_1/O
                         net (fo=1, routed)           0.000     4.225    hehxd/data/start_internal_i_1_n_0
    SLICE_X4Y74          FDRE                                         r  hehxd/data/start_internal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.982     4.289    hehxd/data/clk125MHz
    SLICE_X4Y74          FDRE                                         r  hehxd/data/start_internal_reg/C
                         clock pessimism             -0.528     3.761    
                         clock uncertainty            0.202     3.962    
    SLICE_X4Y74          FDRE (Hold_fdre_C_D)         0.092     4.054    hehxd/data/start_internal_reg
  -------------------------------------------------------------------
                         required time                         -4.054    
                         arrival time                           4.225    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 hehxd/start_sending_reg/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/data/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.254ns (28.866%)  route 0.626ns (71.134%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           0.927     2.672    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.698 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.713     3.411    hehxd/clk50MHz
    SLICE_X2Y77          FDRE                                         r  hehxd/start_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     3.575 r  hehxd/start_sending_reg/Q
                         net (fo=2, routed)           0.339     3.914    hehxd/data/start
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.045     3.959 r  hehxd/data/counter[11]_i_2/O
                         net (fo=13, routed)          0.287     4.246    data/start_internal_reg
    SLICE_X4Y74          LUT2 (Prop_lut2_I0_O)        0.045     4.291 r  data/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.291    hehxd/data/counter_reg[0]_0
    SLICE_X4Y74          FDRE                                         r  hehxd/data/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.982     4.289    hehxd/data/clk125MHz
    SLICE_X4Y74          FDRE                                         r  hehxd/data/counter_reg[0]/C
                         clock pessimism             -0.528     3.761    
                         clock uncertainty            0.202     3.962    
    SLICE_X4Y74          FDRE (Hold_fdre_C_D)         0.091     4.053    hehxd/data/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.053    
                         arrival time                           4.291    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 hehxd/start_sending_reg/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/data/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.209ns (26.812%)  route 0.571ns (73.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           0.927     2.672    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.698 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.713     3.411    hehxd/clk50MHz
    SLICE_X2Y77          FDRE                                         r  hehxd/start_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     3.575 r  hehxd/start_sending_reg/Q
                         net (fo=2, routed)           0.339     3.914    hehxd/data/start
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.045     3.959 r  hehxd/data/counter[11]_i_2/O
                         net (fo=13, routed)          0.231     4.190    hehxd/data/counter_reg[1]_0
    SLICE_X2Y73          FDRE                                         r  hehxd/data/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.985     4.292    hehxd/data/clk125MHz
    SLICE_X2Y73          FDRE                                         r  hehxd/data/counter_reg[5]/C
                         clock pessimism             -0.528     3.764    
                         clock uncertainty            0.202     3.965    
    SLICE_X2Y73          FDRE (Hold_fdre_C_CE)       -0.016     3.949    hehxd/data/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.949    
                         arrival time                           4.190    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 hehxd/start_sending_reg/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/data/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.209ns (26.812%)  route 0.571ns (73.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           0.927     2.672    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.698 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.713     3.411    hehxd/clk50MHz
    SLICE_X2Y77          FDRE                                         r  hehxd/start_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     3.575 r  hehxd/start_sending_reg/Q
                         net (fo=2, routed)           0.339     3.914    hehxd/data/start
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.045     3.959 r  hehxd/data/counter[11]_i_2/O
                         net (fo=13, routed)          0.231     4.190    hehxd/data/counter_reg[1]_0
    SLICE_X2Y73          FDRE                                         r  hehxd/data/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.985     4.292    hehxd/data/clk125MHz
    SLICE_X2Y73          FDRE                                         r  hehxd/data/counter_reg[6]/C
                         clock pessimism             -0.528     3.764    
                         clock uncertainty            0.202     3.965    
    SLICE_X2Y73          FDRE (Hold_fdre_C_CE)       -0.016     3.949    hehxd/data/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.949    
                         arrival time                           4.190    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 hehxd/start_sending_reg/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/data/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.209ns (26.812%)  route 0.571ns (73.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           0.927     2.672    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.698 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.713     3.411    hehxd/clk50MHz
    SLICE_X2Y77          FDRE                                         r  hehxd/start_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     3.575 r  hehxd/start_sending_reg/Q
                         net (fo=2, routed)           0.339     3.914    hehxd/data/start
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.045     3.959 r  hehxd/data/counter[11]_i_2/O
                         net (fo=13, routed)          0.231     4.190    hehxd/data/counter_reg[1]_0
    SLICE_X2Y73          FDRE                                         r  hehxd/data/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.985     4.292    hehxd/data/clk125MHz
    SLICE_X2Y73          FDRE                                         r  hehxd/data/counter_reg[7]/C
                         clock pessimism             -0.528     3.764    
                         clock uncertainty            0.202     3.965    
    SLICE_X2Y73          FDRE (Hold_fdre_C_CE)       -0.016     3.949    hehxd/data/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.949    
                         arrival time                           4.190    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 hehxd/start_sending_reg/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/data/counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.209ns (26.812%)  route 0.571ns (73.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           0.927     2.672    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.698 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.713     3.411    hehxd/clk50MHz
    SLICE_X2Y77          FDRE                                         r  hehxd/start_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     3.575 r  hehxd/start_sending_reg/Q
                         net (fo=2, routed)           0.339     3.914    hehxd/data/start
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.045     3.959 r  hehxd/data/counter[11]_i_2/O
                         net (fo=13, routed)          0.231     4.190    hehxd/data/counter_reg[1]_0
    SLICE_X2Y73          FDRE                                         r  hehxd/data/counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.985     4.292    hehxd/data/clk125MHz
    SLICE_X2Y73          FDRE                                         r  hehxd/data/counter_reg[8]/C
                         clock pessimism             -0.528     3.764    
                         clock uncertainty            0.202     3.965    
    SLICE_X2Y73          FDRE (Hold_fdre_C_CE)       -0.016     3.949    hehxd/data/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.949    
                         arrival time                           4.190    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 hehxd/start_sending_reg/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/data/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.209ns (26.765%)  route 0.572ns (73.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           0.927     2.672    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.698 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.713     3.411    hehxd/clk50MHz
    SLICE_X2Y77          FDRE                                         r  hehxd/start_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     3.575 r  hehxd/start_sending_reg/Q
                         net (fo=2, routed)           0.339     3.914    hehxd/data/start
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.045     3.959 r  hehxd/data/counter[11]_i_2/O
                         net (fo=13, routed)          0.233     4.192    hehxd/data/counter_reg[1]_0
    SLICE_X2Y74          FDRE                                         r  hehxd/data/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.984     4.291    hehxd/data/clk125MHz
    SLICE_X2Y74          FDRE                                         r  hehxd/data/counter_reg[10]/C
                         clock pessimism             -0.528     3.763    
                         clock uncertainty            0.202     3.964    
    SLICE_X2Y74          FDRE (Hold_fdre_C_CE)       -0.016     3.948    hehxd/data/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.948    
                         arrival time                           4.192    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 hehxd/start_sending_reg/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/data/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.209ns (26.765%)  route 0.572ns (73.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           0.927     2.672    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.698 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.713     3.411    hehxd/clk50MHz
    SLICE_X2Y77          FDRE                                         r  hehxd/start_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     3.575 r  hehxd/start_sending_reg/Q
                         net (fo=2, routed)           0.339     3.914    hehxd/data/start
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.045     3.959 r  hehxd/data/counter[11]_i_2/O
                         net (fo=13, routed)          0.233     4.192    hehxd/data/counter_reg[1]_0
    SLICE_X2Y74          FDRE                                         r  hehxd/data/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.984     4.291    hehxd/data/clk125MHz
    SLICE_X2Y74          FDRE                                         r  hehxd/data/counter_reg[11]/C
                         clock pessimism             -0.528     3.763    
                         clock uncertainty            0.202     3.964    
    SLICE_X2Y74          FDRE (Hold_fdre_C_CE)       -0.016     3.948    hehxd/data/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.948    
                         arrival time                           4.192    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 hehxd/start_sending_reg/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/data/counter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.209ns (26.765%)  route 0.572ns (73.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           0.927     2.672    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.698 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.713     3.411    hehxd/clk50MHz
    SLICE_X2Y77          FDRE                                         r  hehxd/start_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     3.575 r  hehxd/start_sending_reg/Q
                         net (fo=2, routed)           0.339     3.914    hehxd/data/start
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.045     3.959 r  hehxd/data/counter[11]_i_2/O
                         net (fo=13, routed)          0.233     4.192    hehxd/data/counter_reg[1]_0
    SLICE_X2Y74          FDRE                                         r  hehxd/data/counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.984     4.291    hehxd/data/clk125MHz
    SLICE_X2Y74          FDRE                                         r  hehxd/data/counter_reg[9]/C
                         clock pessimism             -0.528     3.763    
                         clock uncertainty            0.202     3.964    
    SLICE_X2Y74          FDRE (Hold_fdre_C_CE)       -0.016     3.948    hehxd/data/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.948    
                         arrival time                           4.192    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 hehxd/start_sending_reg/C
                            (rising edge-triggered cell FDRE clocked by hehxd_n_7  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hehxd/data/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by hehxd_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hehxd_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hehxd_n_6 rise@0.000ns - hehxd_n_7 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.368%)  route 0.649ns (75.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hehxd_n_7 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         0.750     1.695    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.745 r  hehxd/clocking/CLKOUT1
                         net (fo=1, routed)           0.927     2.672    hehxd_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.698 r  max_count_reg[16]_i_2/O
                         net (fo=53, routed)          0.713     3.411    hehxd/clk50MHz
    SLICE_X2Y77          FDRE                                         r  hehxd/start_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     3.575 r  hehxd/start_sending_reg/Q
                         net (fo=2, routed)           0.339     3.914    hehxd/data/start
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.045     3.959 r  hehxd/data/counter[11]_i_2/O
                         net (fo=13, routed)          0.310     4.269    hehxd/data/counter_reg[1]_0
    SLICE_X2Y72          FDRE                                         r  hehxd/data/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hehxd_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_collapsed_inst/O
                         net (fo=818, routed)         1.027     2.220    hehxd/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  hehxd/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    hehxd_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  tx_d0_i_1/O
                         net (fo=184, routed)         0.987     4.294    hehxd/data/clk125MHz
    SLICE_X2Y72          FDRE                                         r  hehxd/data/counter_reg[1]/C
                         clock pessimism             -0.528     3.766    
                         clock uncertainty            0.202     3.967    
    SLICE_X2Y72          FDRE (Hold_fdre_C_CE)       -0.016     3.951    hehxd/data/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.951    
                         arrival time                           4.269    
  -------------------------------------------------------------------
                         slack                                  0.317    





