

================================================================
== Vivado HLS Report for 'operator_s'
================================================================
* Date:           Mon Aug 07 09:05:28 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        sty_awgn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.95|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   52|   52|   52|   52|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- noise_gen_loop          |   48|   48|        12|          -|          -|     4|    no    |
        | + normalizer_stage_loop  |    8|    8|         2|          -|          -|     4|    no    |
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      2|       0|    1873|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|       9|
|Memory           |        3|      -|      30|       5|
|Multiplexer      |        -|      -|       -|      66|
|Register         |        -|      -|     720|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        3|      3|     750|    1953|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+-------+---+----+
    |        Instance        |        Module       | BRAM_18K| DSP48E| FF| LUT|
    +------------------------+---------------------+---------+-------+---+----+
    |awgn_top_mux_42_9_1_U0  |awgn_top_mux_42_9_1  |        0|      0|  0|   9|
    +------------------------+---------------------+---------+-------+---+----+
    |Total                   |                     |        0|      0|  0|   9|
    +------------------------+---------------------+---------+-------+---+----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |awgn_top_mul_mul_eOg_U1  |awgn_top_mul_mul_eOg  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +--------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |coarseContents_U    |operator_s_coarsebkb  |        1|   0|   0|   512|   17|     1|         8704|
    |gradientContents_U  |operator_s_gradiecud  |        1|   0|   0|   512|   13|     1|         6656|
    |norm_V_U            |operator_s_norm_V     |        0|  30|   5|    20|   15|     1|          300|
    |scaleLookup_U       |operator_s_scaleLdEe  |        1|   0|   0|   256|   17|     1|         4352|
    +--------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total               |                      |        3|  30|   5|  1300|   62|     4|        20012|
    +--------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |r_V_31_fu_1160_p2               |     *    |      2|  0|    2|          31|          17|
    |bramChapter_3_V_10_fu_763_p2    |     +    |      0|  0|    9|           9|           9|
    |centralLimitNoise_V_fu_1148_p2  |     +    |      0|  0|   31|          31|          31|
    |i_1_fu_368_p2                   |     +    |      0|  0|    3|           3|           1|
    |noiseGen_0_V_2_fu_934_p2        |     +    |      0|  0|   29|          29|          29|
    |normStage_1_fu_672_p2           |     +    |      0|  0|    3|           3|           1|
    |r_V_fu_1169_p2                  |     +    |      0|  0|   49|          29|          49|
    |tmp1_fu_1138_p2                 |     +    |      0|  0|   30|          30|          30|
    |tmp_12_fu_691_p2                |     +    |      0|  0|    9|           9|           9|
    |tmp_16_fu_854_p2                |     +    |      0|  0|    6|           6|           6|
    |tmp_19_fu_821_p2                |     +    |      0|  0|    6|           6|           6|
    |tmp_4_fu_652_p2                 |     +    |      0|  0|    6|           6|           6|
    |tmp_8_fu_351_p2                 |     +    |      0|  0|    6|           6|           6|
    |tmp_fu_1128_p2                  |     +    |      0|  0|   30|          30|          30|
    |noiseGen_0_V_fu_928_p2          |     -    |      0|  0|   29|          29|          29|
    |op2_assign_2_fu_706_p2          |     -    |      0|  0|    3|           2|           3|
    |op2_assign_3_fu_748_p2          |     -    |      0|  0|    5|           5|           4|
    |sel_tmp10_fu_908_p2             |    and   |      0|  0|    1|           1|           1|
    |sel_tmp11_fu_955_p2             |    and   |      0|  0|    1|           1|           1|
    |sel_tmp12_fu_959_p2             |    and   |      0|  0|    1|           1|           1|
    |sel_tmp13_fu_963_p2             |    and   |      0|  0|    1|           1|           1|
    |sel_tmp14_fu_968_p2             |    and   |      0|  0|    1|           1|           1|
    |sel_tmp5_fu_945_p2              |    and   |      0|  0|    1|           1|           1|
    |sel_tmp6_fu_950_p2              |    and   |      0|  0|    1|           1|           1|
    |tmp12_fu_897_p2                 |    and   |      0|  0|    1|           1|           1|
    |tmp13_fu_903_p2                 |    and   |      0|  0|    1|           1|           1|
    |exitcond1_fu_362_p2             |   icmp   |      0|  0|    2|           3|           4|
    |exitcond_fu_666_p2              |   icmp   |      0|  0|    2|           3|           4|
    |icmp_fu_1195_p2                 |   icmp   |      0|  0|    2|           4|           1|
    |phitmp4_fu_742_p2               |   icmp   |      0|  0|    3|           9|           1|
    |sel_tmp1_fu_420_p2              |   icmp   |      0|  0|    1|           2|           1|
    |sel_tmp2_fu_426_p2              |   icmp   |      0|  0|    1|           2|           1|
    |sel_tmp7_fu_882_p2              |   icmp   |      0|  0|    1|           2|           1|
    |sel_tmp8_fu_887_p2              |   icmp   |      0|  0|    1|           2|           1|
    |sel_tmp9_fu_892_p2              |   icmp   |      0|  0|    2|           2|           3|
    |sel_tmp_fu_414_p2               |   icmp   |      0|  0|    2|           2|           3|
    |tmp_5_fu_1201_p2                |   icmp   |      0|  0|    7|          19|          16|
    |r_V_9_fu_390_p2                 |   lshr   |      0|  0|  406|         128|         128|
    |tmp_15_fu_732_p2                |   lshr   |      0|  0|   35|          15|          15|
    |or_cond2_fu_972_p2              |    or    |      0|  0|    1|           1|           1|
    |or_cond3_fu_985_p2              |    or    |      0|  0|    1|           1|           1|
    |or_cond4_fu_998_p2              |    or    |      0|  0|    1|           1|           1|
    |or_cond_fu_432_p2               |    or    |      0|  0|    1|           1|           1|
    |tmp_6_fu_1225_p2                |    or    |      0|  0|    1|           1|           1|
    |ap_return                       |  select  |      0|  0|   16|           1|          16|
    |bramChapter_0_V_1_fu_486_p3     |  select  |      0|  0|    9|           1|           1|
    |bramChapter_1_V_1_fu_478_p3     |  select  |      0|  0|    9|           1|           9|
    |bramChapter_3_V_3_fu_776_p3     |  select  |      0|  0|    9|           1|           9|
    |bramChapter_3_V_5_fu_790_p3     |  select  |      0|  0|    9|           1|           9|
    |bramChapter_3_V_7_fu_797_p3     |  select  |      0|  0|    9|           1|           9|
    |bramChapter_3_V_8_fu_804_p3     |  select  |      0|  0|    9|           1|           9|
    |bramChapter_3_V_9_fu_811_p3     |  select  |      0|  0|    9|           1|           9|
    |newSel10_fu_1042_p3             |  select  |      0|  0|   29|           1|          29|
    |newSel11_fu_1058_p3             |  select  |      0|  0|   29|           1|          29|
    |newSel12_fu_1066_p3             |  select  |      0|  0|   29|           1|          29|
    |newSel13_fu_1073_p3             |  select  |      0|  0|   29|           1|          29|
    |newSel14_fu_1080_p3             |  select  |      0|  0|   29|           1|          29|
    |newSel15_fu_769_p3              |  select  |      0|  0|    9|           1|           9|
    |newSel16_fu_783_p3              |  select  |      0|  0|    9|           1|           9|
    |newSel1_fu_446_p3               |  select  |      0|  0|    9|           1|           9|
    |newSel2_fu_454_p3               |  select  |      0|  0|    9|           1|           1|
    |newSel3_fu_462_p3               |  select  |      0|  0|    9|           1|           9|
    |newSel4_fu_978_p3               |  select  |      0|  0|   29|           1|          29|
    |newSel5_fu_990_p3               |  select  |      0|  0|   29|           1|          29|
    |newSel6_fu_1003_p3              |  select  |      0|  0|   29|           1|          29|
    |newSel7_fu_1035_p3              |  select  |      0|  0|   29|           1|          29|
    |newSel8_fu_1019_p3              |  select  |      0|  0|   29|           1|          29|
    |newSel9_fu_1027_p3              |  select  |      0|  0|   29|           1|          29|
    |newSel_fu_438_p3                |  select  |      0|  0|    9|           1|           9|
    |noiseGen_3_V_1_fu_1050_p3       |  select  |      0|  0|   29|           1|          29|
    |noiseGen_3_V_3_fu_1088_p3       |  select  |      0|  0|   29|           1|          29|
    |noiseGen_3_V_5_fu_1096_p3       |  select  |      0|  0|   29|           1|          29|
    |noiseGen_3_V_6_fu_1104_p3       |  select  |      0|  0|   29|           1|          29|
    |noiseGen_3_V_fu_1011_p3         |  select  |      0|  0|   29|           1|          29|
    |saturatedNoise_V_1_fu_1217_p3   |  select  |      0|  0|   16|           1|          15|
    |sel_tmp3_fu_470_p3              |  select  |      0|  0|    9|           1|           1|
    |r_V_14_fu_716_p2                |    shl   |      0|  0|    4|           1|           4|
    |r_V_15_fu_868_p2                |    shl   |      0|  0|   35|          15|          15|
    |r_V_16_fu_757_p2                |    shl   |      0|  0|   15|           1|           9|
    |op2_assign_1_fu_722_p2          |    xor   |      0|  0|    4|           4|           2|
    |r_V_20_fu_543_p2                |    xor   |      0|  0|   76|          64|          64|
    |r_V_22_fu_563_p2                |    xor   |      0|  0|   76|          64|          64|
    |r_V_24_fu_575_p2                |    xor   |      0|  0|   76|          64|          64|
    |r_V_26_fu_592_p2                |    xor   |      0|  0|   76|          64|          64|
    |r_V_28_fu_612_p2                |    xor   |      0|  0|   76|          64|          64|
    |r_V_30_fu_624_p2                |    xor   |      0|  0|   76|          64|          64|
    |sel_tmp4_fu_940_p2              |    xor   |      0|  0|    2|           1|           2|
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |Total                           |          |      2|  0| 1873|         909|        1472|
    +--------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |   4|         10|    1|         10|
    |bramChapter_3_V_1_fu_140  |   9|          2|    9|         18|
    |bramChapter_3_V_2_fu_144  |   9|          2|    9|         18|
    |bramChapter_3_V_4_fu_148  |   9|          2|    9|         18|
    |bramChapter_3_V_fu_152    |   9|          2|    9|         18|
    |i_reg_283                 |   3|          2|    3|          6|
    |normStage_reg_294         |   3|          2|    3|          6|
    |norm_V_address0           |   5|          5|    5|         25|
    |norm_V_d0                 |  15|          4|   15|         60|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  66|         31|   63|        179|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+-----+----+-----+-----------+
    |             Name             |  FF | LUT| Bits| Const Bits|
    +------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                     |    9|   0|    9|          0|
    |bramChapter_3_V_1_fu_140      |    9|   0|    9|          0|
    |bramChapter_3_V_2_fu_144      |    9|   0|    9|          0|
    |bramChapter_3_V_4_fu_148      |    9|   0|    9|          0|
    |bramChapter_3_V_fu_152        |    9|   0|    9|          0|
    |centralLimitNoise_V_reg_1437  |   31|   0|   31|          0|
    |coarseContents_load_reg_1400  |   17|   0|   17|          0|
    |i_1_reg_1297                  |    3|   0|    3|          0|
    |i_reg_283                     |    3|   0|    3|          0|
    |noiseGen_3_V_2_reg_259        |   29|   0|   29|          0|
    |noiseGen_3_V_4_reg_271        |   29|   0|   29|          0|
    |noiseGen_V_2_reg_247          |   29|   0|   29|          0|
    |noiseGen_V_3_reg_235          |   29|   0|   29|          0|
    |normStage_1_reg_1375          |    3|   0|    3|          0|
    |normStage_cast_reg_1367       |    3|   0|    4|          1|
    |normStage_reg_294             |    3|   0|    3|          0|
    |or_cond_reg_1351              |    1|   0|    1|          0|
    |p_Val2_s_reg_1278             |  128|   0|  128|          0|
    |r_V_12_reg_1405               |   23|   0|   23|          0|
    |r_V_31_reg_1447               |   48|   0|   48|          0|
    |r_V_9_reg_1310                |  128|   0|  128|          0|
    |scale_V_reg_1442              |   17|   0|   17|          0|
    |sel_tmp10_reg_1410            |    1|   0|    1|          0|
    |sel_tmp1_reg_1333             |    1|   0|    1|          0|
    |sel_tmp2_reg_1340             |    1|   0|    1|          0|
    |sel_tmp_reg_1325              |    1|   0|    1|          0|
    |tmp_21_reg_1302               |    2|   0|    2|          0|
    |tmp_22_reg_1316               |    1|   0|    1|          0|
    |tmp_23_reg_1382               |   10|   0|   10|          0|
    |tmp_8_reg_1287                |    6|   0|    6|          0|
    |uut_lfsr128_V                 |  128|   0|  128|          0|
    +------------------------------+-----+----+-----+-----------+
    |Total                         |  720|   0|  721|          1|
    +------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |  operator()  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |  operator()  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |  operator()  | return value |
|ap_done     | out |    1| ap_ctrl_hs |  operator()  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |  operator()  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |  operator()  | return value |
|ap_return   | out |   16| ap_ctrl_hs |  operator()  | return value |
|snr_V_read  |  in |    8|   ap_none  |  snr_V_read  |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

