<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1851" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1851{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_1851{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1851{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1851{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1851{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:-0.02px;}
#t6_1851{left:360px;bottom:751px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1851{left:70px;bottom:638px;letter-spacing:0.13px;}
#t8_1851{left:70px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_1851{left:70px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_1851{left:70px;bottom:573px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#tb_1851{left:70px;bottom:556px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tc_1851{left:70px;bottom:532px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#td_1851{left:70px;bottom:515px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#te_1851{left:70px;bottom:498px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_1851{left:70px;bottom:481px;letter-spacing:-0.13px;word-spacing:-1.16px;}
#tg_1851{left:70px;bottom:464px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_1851{left:70px;bottom:440px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_1851{left:70px;bottom:423px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tj_1851{left:70px;bottom:406px;letter-spacing:-0.13px;}
#tk_1851{left:70px;bottom:382px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_1851{left:70px;bottom:365px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_1851{left:70px;bottom:348px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#tn_1851{left:70px;bottom:331px;letter-spacing:-0.14px;}
#to_1851{left:70px;bottom:292px;letter-spacing:0.13px;}
#tp_1851{left:70px;bottom:267px;letter-spacing:-0.11px;}
#tq_1851{left:91px;bottom:249px;letter-spacing:-0.14px;}
#tr_1851{left:91px;bottom:231px;letter-spacing:-0.13px;}
#ts_1851{left:70px;bottom:212px;letter-spacing:-0.16px;}
#tt_1851{left:70px;bottom:194px;letter-spacing:-0.11px;}
#tu_1851{left:70px;bottom:176px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tv_1851{left:129px;bottom:176px;}
#tw_1851{left:141px;bottom:176px;}
#tx_1851{left:91px;bottom:157px;letter-spacing:-0.11px;}
#ty_1851{left:118px;bottom:139px;letter-spacing:-0.11px;}
#tz_1851{left:91px;bottom:121px;letter-spacing:-0.11px;}
#t10_1851{left:75px;bottom:1065px;letter-spacing:-0.15px;}
#t11_1851{left:225px;bottom:1065px;letter-spacing:-0.12px;}
#t12_1851{left:395px;bottom:1065px;letter-spacing:-0.1px;}
#t13_1851{left:395px;bottom:1050px;letter-spacing:-0.09px;}
#t14_1851{left:433px;bottom:1065px;letter-spacing:-0.1px;}
#t15_1851{left:433px;bottom:1050px;letter-spacing:-0.15px;}
#t16_1851{left:507px;bottom:1065px;letter-spacing:-0.15px;}
#t17_1851{left:507px;bottom:1050px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t18_1851{left:578px;bottom:1065px;letter-spacing:-0.12px;}
#t19_1851{left:75px;bottom:1027px;letter-spacing:-0.11px;}
#t1a_1851{left:225px;bottom:1027px;letter-spacing:-0.13px;}
#t1b_1851{left:395px;bottom:1027px;letter-spacing:-0.13px;}
#t1c_1851{left:433px;bottom:1027px;letter-spacing:-0.09px;}
#t1d_1851{left:507px;bottom:1027px;letter-spacing:-0.11px;}
#t1e_1851{left:578px;bottom:1027px;letter-spacing:-0.11px;}
#t1f_1851{left:578px;bottom:1010px;letter-spacing:-0.1px;}
#t1g_1851{left:75px;bottom:987px;letter-spacing:-0.12px;}
#t1h_1851{left:225px;bottom:987px;letter-spacing:-0.12px;}
#t1i_1851{left:395px;bottom:987px;letter-spacing:-0.16px;}
#t1j_1851{left:433px;bottom:987px;letter-spacing:-0.09px;}
#t1k_1851{left:507px;bottom:987px;letter-spacing:-0.12px;}
#t1l_1851{left:578px;bottom:987px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1m_1851{left:578px;bottom:970px;letter-spacing:-0.11px;}
#t1n_1851{left:75px;bottom:947px;letter-spacing:-0.11px;}
#t1o_1851{left:225px;bottom:947px;letter-spacing:-0.13px;}
#t1p_1851{left:395px;bottom:947px;letter-spacing:-0.13px;}
#t1q_1851{left:433px;bottom:947px;letter-spacing:-0.09px;}
#t1r_1851{left:507px;bottom:947px;letter-spacing:-0.11px;}
#t1s_1851{left:578px;bottom:947px;letter-spacing:-0.11px;}
#t1t_1851{left:578px;bottom:930px;letter-spacing:-0.1px;}
#t1u_1851{left:75px;bottom:907px;letter-spacing:-0.12px;}
#t1v_1851{left:225px;bottom:907px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1w_1851{left:395px;bottom:907px;letter-spacing:-0.14px;}
#t1x_1851{left:433px;bottom:907px;letter-spacing:-0.12px;}
#t1y_1851{left:507px;bottom:907px;letter-spacing:-0.12px;}
#t1z_1851{left:578px;bottom:907px;letter-spacing:-0.11px;}
#t20_1851{left:578px;bottom:891px;letter-spacing:-0.1px;}
#t21_1851{left:75px;bottom:868px;letter-spacing:-0.12px;}
#t22_1851{left:225px;bottom:868px;letter-spacing:-0.12px;}
#t23_1851{left:395px;bottom:868px;letter-spacing:-0.16px;}
#t24_1851{left:433px;bottom:868px;letter-spacing:-0.09px;}
#t25_1851{left:507px;bottom:868px;letter-spacing:-0.12px;}
#t26_1851{left:578px;bottom:868px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t27_1851{left:578px;bottom:851px;letter-spacing:-0.11px;}
#t28_1851{left:75px;bottom:828px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t29_1851{left:225px;bottom:828px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2a_1851{left:395px;bottom:828px;letter-spacing:-0.17px;}
#t2b_1851{left:433px;bottom:828px;letter-spacing:-0.09px;}
#t2c_1851{left:507px;bottom:828px;letter-spacing:-0.12px;}
#t2d_1851{left:578px;bottom:828px;letter-spacing:-0.11px;}
#t2e_1851{left:578px;bottom:811px;letter-spacing:-0.11px;}
#t2f_1851{left:85px;bottom:730px;letter-spacing:-0.15px;}
#t2g_1851{left:192px;bottom:730px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2h_1851{left:367px;bottom:730px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2i_1851{left:545px;bottom:730px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2j_1851{left:726px;bottom:730px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2k_1851{left:93px;bottom:706px;letter-spacing:-0.14px;}
#t2l_1851{left:181px;bottom:706px;letter-spacing:-0.13px;}
#t2m_1851{left:359px;bottom:706px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2n_1851{left:561px;bottom:706px;letter-spacing:-0.16px;}
#t2o_1851{left:747px;bottom:706px;letter-spacing:-0.13px;}
#t2p_1851{left:91px;bottom:681px;letter-spacing:-0.17px;}
#t2q_1851{left:181px;bottom:681px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2r_1851{left:359px;bottom:681px;letter-spacing:-0.12px;}
#t2s_1851{left:570px;bottom:681px;letter-spacing:-0.1px;}
#t2t_1851{left:747px;bottom:681px;letter-spacing:-0.12px;}

.s1_1851{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1851{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1851{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1851{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1851{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1851{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_1851{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1851" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1851Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1851" style="-webkit-user-select: none;"><object width="935" height="1210" data="1851/1851.svg" type="image/svg+xml" id="pdf1851" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1851" class="t s1_1851">SHRD—Double Precision Shift Right </span>
<span id="t2_1851" class="t s2_1851">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1851" class="t s1_1851">Vol. 2B </span><span id="t4_1851" class="t s1_1851">4-631 </span>
<span id="t5_1851" class="t s3_1851">SHRD—Double Precision Shift Right </span>
<span id="t6_1851" class="t s4_1851">Instruction Operand Encoding </span>
<span id="t7_1851" class="t s4_1851">Description </span>
<span id="t8_1851" class="t s5_1851">The SHRD instruction is useful for multi-precision shifts of 64 bits or more. </span>
<span id="t9_1851" class="t s5_1851">The instruction shifts the first operand (destination operand) to the right the number of bits specified by the third </span>
<span id="ta_1851" class="t s5_1851">operand (count operand). The second operand (source operand) provides bits to shift in from the left (starting with </span>
<span id="tb_1851" class="t s5_1851">the most significant bit of the destination operand). </span>
<span id="tc_1851" class="t s5_1851">The destination operand can be a register or a memory location; the source operand is a register. The count </span>
<span id="td_1851" class="t s5_1851">operand is an unsigned integer that can be stored in an immediate byte or the CL register. If the count operand is </span>
<span id="te_1851" class="t s5_1851">CL, the shift count is the logical AND of CL and a count mask. In non-64-bit modes and default 64-bit mode, the </span>
<span id="tf_1851" class="t s5_1851">width of the count mask is 5 bits. Only bits 0 through 4 of the count register are used (masking the count to a value </span>
<span id="tg_1851" class="t s5_1851">between 0 and 31). If the count is greater than the operand size, the result is undefined. </span>
<span id="th_1851" class="t s5_1851">If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand. For a 1-bit </span>
<span id="ti_1851" class="t s5_1851">shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. If the count operand is 0, flags are not </span>
<span id="tj_1851" class="t s5_1851">affected. </span>
<span id="tk_1851" class="t s5_1851">In 64-bit mode, the instruction’s default operation size is 32 bits. Using a REX prefix in the form of REX.R permits </span>
<span id="tl_1851" class="t s5_1851">access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits </span>
<span id="tm_1851" class="t s5_1851">(upgrading the count mask to 6 bits). See the summary chart at the beginning of this section for encoding data and </span>
<span id="tn_1851" class="t s5_1851">limits. </span>
<span id="to_1851" class="t s4_1851">Operation </span>
<span id="tp_1851" class="t s6_1851">IF (In 64-Bit Mode and REX.W = 1) </span>
<span id="tq_1851" class="t s6_1851">THEN COUNT := COUNT MOD 64; </span>
<span id="tr_1851" class="t s6_1851">ELSE COUNT := COUNT MOD 32; </span>
<span id="ts_1851" class="t s6_1851">FI </span>
<span id="tt_1851" class="t s6_1851">SIZE := OperandSize; </span>
<span id="tu_1851" class="t s6_1851">IF COUNT </span><span id="tv_1851" class="t s6_1851">= </span><span id="tw_1851" class="t s6_1851">0 </span>
<span id="tx_1851" class="t s6_1851">THEN </span>
<span id="ty_1851" class="t s6_1851">No operation; </span>
<span id="tz_1851" class="t s6_1851">ELSE </span>
<span id="t10_1851" class="t s7_1851">Opcode* </span><span id="t11_1851" class="t s7_1851">Instruction </span><span id="t12_1851" class="t s7_1851">Op/ </span>
<span id="t13_1851" class="t s7_1851">En </span>
<span id="t14_1851" class="t s7_1851">64-Bit </span>
<span id="t15_1851" class="t s7_1851">Mode </span>
<span id="t16_1851" class="t s7_1851">Compat/ </span>
<span id="t17_1851" class="t s7_1851">Leg Mode </span>
<span id="t18_1851" class="t s7_1851">Description </span>
<span id="t19_1851" class="t s6_1851">0F AC /r ib </span><span id="t1a_1851" class="t s6_1851">SHRD r/m16, r16, imm8 </span><span id="t1b_1851" class="t s6_1851">MRI </span><span id="t1c_1851" class="t s6_1851">Valid </span><span id="t1d_1851" class="t s6_1851">Valid </span><span id="t1e_1851" class="t s6_1851">Shift r/m16 to right imm8 places while </span>
<span id="t1f_1851" class="t s6_1851">shifting bits from r16 in from the left. </span>
<span id="t1g_1851" class="t s6_1851">0F AD /r </span><span id="t1h_1851" class="t s6_1851">SHRD r/m16, r16, CL </span><span id="t1i_1851" class="t s6_1851">MRC </span><span id="t1j_1851" class="t s6_1851">Valid </span><span id="t1k_1851" class="t s6_1851">Valid </span><span id="t1l_1851" class="t s6_1851">Shift r/m16 to right CL places while shifting </span>
<span id="t1m_1851" class="t s6_1851">bits from r16 in from the left. </span>
<span id="t1n_1851" class="t s6_1851">0F AC /r ib </span><span id="t1o_1851" class="t s6_1851">SHRD r/m32, r32, imm8 </span><span id="t1p_1851" class="t s6_1851">MRI </span><span id="t1q_1851" class="t s6_1851">Valid </span><span id="t1r_1851" class="t s6_1851">Valid </span><span id="t1s_1851" class="t s6_1851">Shift r/m32 to right imm8 places while </span>
<span id="t1t_1851" class="t s6_1851">shifting bits from r32 in from the left. </span>
<span id="t1u_1851" class="t s6_1851">REX.W + 0F AC /r ib </span><span id="t1v_1851" class="t s6_1851">SHRD r/m64, r64, imm8 </span><span id="t1w_1851" class="t s6_1851">MRI </span><span id="t1x_1851" class="t s6_1851">Valid </span><span id="t1y_1851" class="t s6_1851">N.E. </span><span id="t1z_1851" class="t s6_1851">Shift r/m64 to right imm8 places while </span>
<span id="t20_1851" class="t s6_1851">shifting bits from r64 in from the left. </span>
<span id="t21_1851" class="t s6_1851">0F AD /r </span><span id="t22_1851" class="t s6_1851">SHRD r/m32, r32, CL </span><span id="t23_1851" class="t s6_1851">MRC </span><span id="t24_1851" class="t s6_1851">Valid </span><span id="t25_1851" class="t s6_1851">Valid </span><span id="t26_1851" class="t s6_1851">Shift r/m32 to right CL places while shifting </span>
<span id="t27_1851" class="t s6_1851">bits from r32 in from the left. </span>
<span id="t28_1851" class="t s6_1851">REX.W + 0F AD /r </span><span id="t29_1851" class="t s6_1851">SHRD r/m64, r64, CL </span><span id="t2a_1851" class="t s6_1851">MRC </span><span id="t2b_1851" class="t s6_1851">Valid </span><span id="t2c_1851" class="t s6_1851">N.E. </span><span id="t2d_1851" class="t s6_1851">Shift r/m64 to right CL places while shifting </span>
<span id="t2e_1851" class="t s6_1851">bits from r64 in from the left. </span>
<span id="t2f_1851" class="t s7_1851">Op/En </span><span id="t2g_1851" class="t s7_1851">Operand 1 </span><span id="t2h_1851" class="t s7_1851">Operand 2 </span><span id="t2i_1851" class="t s7_1851">Operand 3 </span><span id="t2j_1851" class="t s7_1851">Operand 4 </span>
<span id="t2k_1851" class="t s6_1851">MRI </span><span id="t2l_1851" class="t s6_1851">ModRM:r/m (w) </span><span id="t2m_1851" class="t s6_1851">ModRM:reg (r) </span><span id="t2n_1851" class="t s6_1851">imm8 </span><span id="t2o_1851" class="t s6_1851">N/A </span>
<span id="t2p_1851" class="t s6_1851">MRC </span><span id="t2q_1851" class="t s6_1851">ModRM:r/m (w) </span><span id="t2r_1851" class="t s6_1851">ModRM:reg (r) </span><span id="t2s_1851" class="t s6_1851">CL </span><span id="t2t_1851" class="t s6_1851">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
