Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr  8 11:08:34 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               17          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (16)

1. checking no_clock (49)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[9] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (16)
-----------------------------
 There are 16 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.517       -0.975                      2                   66       -0.209       -0.416                      2                   66        4.500        0.000                       0                    52  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.517       -0.975                      2                   66       -0.209       -0.416                      2                   66        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            2  Failing Endpoints,  Worst Slack       -0.517ns,  Total Violation       -0.975ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.209ns,  Total Violation       -0.416ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.517ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.050ns  (logic 2.104ns (20.939%)  route 7.946ns (79.061%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=26, routed)          4.130    10.589    MineSweep_inst/RANDOMIZER/clk_IBUF
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.713 r  MineSweep_inst/RANDOMIZER/bombLocation[3]_i_1/O
                         net (fo=6, routed)           0.814    11.527    MineSweep_inst/RANDOMIZER/bomb3[3]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.651 r  MineSweep_inst/RANDOMIZER/bombLocation[13]_i_4/O
                         net (fo=6, routed)           0.903    12.554    MineSweep_inst/RANDOMIZER/bomb120_out
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.124    12.678 r  MineSweep_inst/RANDOMIZER/bombLocation[11]_i_4/O
                         net (fo=1, routed)           0.549    13.227    MineSweep_inst/RANDOMIZER/bomb1[1]
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.351 r  MineSweep_inst/RANDOMIZER/bombLocation[11]_i_1/O
                         net (fo=2, routed)           0.786    14.137    MineSweep_inst/RANDOMIZER/data[1]
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.150    14.287 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[1]_i_1/O
                         net (fo=1, routed)           0.763    15.050    MineSweep_inst/RANDOMIZER/p_0_in__0[1]
    SLICE_X38Y44         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X38Y44         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[1]/C
                         clock pessimism              0.000    14.786    
                         clock uncertainty           -0.035    14.751    
    SLICE_X38Y44         FDCE (Setup_fdce_C_D)       -0.218    14.533    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -15.050    
  -------------------------------------------------------------------
                         slack                                 -0.517    

Slack (VIOLATED) :        -0.458ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.942ns  (logic 2.787ns (28.035%)  route 7.155ns (71.965%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=26, routed)          4.061    10.519    MineSweep_inst/RANDOMIZER/clk_IBUF
    SLICE_X40Y45         LUT4 (Prop_lut4_I1_O)        0.152    10.671 r  MineSweep_inst/RANDOMIZER/bombLocation[1]_i_1/O
                         net (fo=6, routed)           0.887    11.559    MineSweep_inst/RANDOMIZER/bomb3[1]
    SLICE_X38Y45         LUT4 (Prop_lut4_I1_O)        0.354    11.913 f  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_5/O
                         net (fo=1, routed)           0.354    12.267    MineSweep_inst/RANDOMIZER/bombLocation[5]_i_5_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.348    12.615 f  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_2/O
                         net (fo=5, routed)           0.595    13.210    MineSweep_inst/RANDOMIZER/bomb21__0
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.153    13.363 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_4/O
                         net (fo=2, routed)           0.635    13.998    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_4_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I3_O)        0.322    14.320 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_1/O
                         net (fo=1, routed)           0.622    14.942    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_1_n_0
    SLICE_X40Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.447    14.788    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X40Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[6]/C
                         clock pessimism              0.000    14.788    
                         clock uncertainty           -0.035    14.753    
    SLICE_X40Y43         FDCE (Setup_fdce_C_D)       -0.269    14.484    MineSweep_inst/RANDOMIZER/bombLocation_reg[6]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                         -14.942    
  -------------------------------------------------------------------
                         slack                                 -0.458    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.538ns  (logic 2.788ns (29.234%)  route 6.750ns (70.766%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=26, routed)          4.061    10.519    MineSweep_inst/RANDOMIZER/clk_IBUF
    SLICE_X40Y45         LUT4 (Prop_lut4_I1_O)        0.152    10.671 r  MineSweep_inst/RANDOMIZER/bombLocation[1]_i_1/O
                         net (fo=6, routed)           0.887    11.559    MineSweep_inst/RANDOMIZER/bomb3[1]
    SLICE_X38Y45         LUT4 (Prop_lut4_I1_O)        0.354    11.913 r  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_5/O
                         net (fo=1, routed)           0.354    12.267    MineSweep_inst/RANDOMIZER/bombLocation[5]_i_5_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.348    12.615 r  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_2/O
                         net (fo=5, routed)           0.760    13.375    MineSweep_inst/RANDOMIZER/bomb21__0
    SLICE_X40Y43         LUT2 (Prop_lut2_I1_O)        0.150    13.525 r  MineSweep_inst/RANDOMIZER/bombLocation[7]_i_6/O
                         net (fo=2, routed)           0.687    14.212    MineSweep_inst/RANDOMIZER/bombLocation[7]_i_6_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.326    14.538 r  MineSweep_inst/RANDOMIZER/bombLocation[7]_i_1/O
                         net (fo=1, routed)           0.000    14.538    MineSweep_inst/RANDOMIZER/bombLocation[7]_i_1_n_0
    SLICE_X38Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X38Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[7]/C
                         clock pessimism              0.000    14.786    
                         clock uncertainty           -0.035    14.751    
    SLICE_X38Y43         FDCE (Setup_fdce_C_D)        0.079    14.830    MineSweep_inst/RANDOMIZER/bombLocation_reg[7]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -14.538    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.197ns  (logic 2.078ns (22.597%)  route 7.119ns (77.403%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=26, routed)          4.130    10.589    MineSweep_inst/RANDOMIZER/clk_IBUF
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.713 r  MineSweep_inst/RANDOMIZER/bombLocation[3]_i_1/O
                         net (fo=6, routed)           0.814    11.527    MineSweep_inst/RANDOMIZER/bomb3[3]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.651 r  MineSweep_inst/RANDOMIZER/bombLocation[13]_i_4/O
                         net (fo=6, routed)           0.699    12.349    MineSweep_inst/RANDOMIZER/bomb120_out
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.124    12.473 r  MineSweep_inst/RANDOMIZER/bombLocation[11]_i_2/O
                         net (fo=4, routed)           0.781    13.254    MineSweep_inst/RANDOMIZER/bomb116_out
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.124    13.378 r  MineSweep_inst/RANDOMIZER/bombLocation[12]_i_3/O
                         net (fo=4, routed)           0.695    14.073    MineSweep_inst/RANDOMIZER/bombLocation[12]_i_3_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.124    14.197 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[0]_i_1/O
                         net (fo=1, routed)           0.000    14.197    MineSweep_inst/RANDOMIZER/p_0_in__0[0]
    SLICE_X36Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X36Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/C
                         clock pessimism              0.000    14.786    
                         clock uncertainty           -0.035    14.751    
    SLICE_X36Y43         FDCE (Setup_fdce_C_D)        0.029    14.780    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -14.197    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.191ns  (logic 2.792ns (30.381%)  route 6.399ns (69.619%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=26, routed)          4.061    10.519    MineSweep_inst/RANDOMIZER/clk_IBUF
    SLICE_X40Y45         LUT4 (Prop_lut4_I1_O)        0.152    10.671 r  MineSweep_inst/RANDOMIZER/bombLocation[1]_i_1/O
                         net (fo=6, routed)           0.887    11.559    MineSweep_inst/RANDOMIZER/bomb3[1]
    SLICE_X38Y45         LUT4 (Prop_lut4_I1_O)        0.354    11.913 f  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_5/O
                         net (fo=1, routed)           0.354    12.267    MineSweep_inst/RANDOMIZER/bombLocation[5]_i_5_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.348    12.615 f  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_2/O
                         net (fo=5, routed)           0.595    13.210    MineSweep_inst/RANDOMIZER/bomb21__0
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.153    13.363 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_4/O
                         net (fo=2, routed)           0.501    13.864    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_4_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I3_O)        0.327    14.191 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_1/O
                         net (fo=1, routed)           0.000    14.191    MineSweep_inst/RANDOMIZER/p_0_in[1]
    SLICE_X39Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X39Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
                         clock pessimism              0.000    14.786    
                         clock uncertainty           -0.035    14.751    
    SLICE_X39Y43         FDCE (Setup_fdce_C_D)        0.031    14.782    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -14.191    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.179ns  (logic 2.788ns (30.379%)  route 6.390ns (69.621%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=26, routed)          4.061    10.519    MineSweep_inst/RANDOMIZER/clk_IBUF
    SLICE_X40Y45         LUT4 (Prop_lut4_I1_O)        0.152    10.671 r  MineSweep_inst/RANDOMIZER/bombLocation[1]_i_1/O
                         net (fo=6, routed)           0.887    11.559    MineSweep_inst/RANDOMIZER/bomb3[1]
    SLICE_X38Y45         LUT4 (Prop_lut4_I1_O)        0.354    11.913 r  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_5/O
                         net (fo=1, routed)           0.354    12.267    MineSweep_inst/RANDOMIZER/bombLocation[5]_i_5_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.348    12.615 r  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_2/O
                         net (fo=5, routed)           0.760    13.375    MineSweep_inst/RANDOMIZER/bomb21__0
    SLICE_X40Y43         LUT2 (Prop_lut2_I1_O)        0.150    13.525 r  MineSweep_inst/RANDOMIZER/bombLocation[7]_i_6/O
                         net (fo=2, routed)           0.328    13.853    MineSweep_inst/RANDOMIZER/bombLocation[7]_i_6_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I3_O)        0.326    14.179 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[2]_i_1/O
                         net (fo=1, routed)           0.000    14.179    MineSweep_inst/RANDOMIZER/p_0_in[2]
    SLICE_X37Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X37Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/C
                         clock pessimism              0.000    14.786    
                         clock uncertainty           -0.035    14.751    
    SLICE_X37Y43         FDCE (Setup_fdce_C_D)        0.029    14.780    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -14.179    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.030ns  (logic 2.436ns (26.982%)  route 6.593ns (73.018%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT6=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=26, routed)          4.061    10.519    MineSweep_inst/RANDOMIZER/clk_IBUF
    SLICE_X40Y45         LUT4 (Prop_lut4_I1_O)        0.152    10.671 r  MineSweep_inst/RANDOMIZER/bombLocation[1]_i_1/O
                         net (fo=6, routed)           0.887    11.559    MineSweep_inst/RANDOMIZER/bomb3[1]
    SLICE_X38Y45         LUT4 (Prop_lut4_I1_O)        0.354    11.913 r  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_5/O
                         net (fo=1, routed)           0.354    12.267    MineSweep_inst/RANDOMIZER/bombLocation[5]_i_5_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.348    12.615 r  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_2/O
                         net (fo=5, routed)           0.760    13.375    MineSweep_inst/RANDOMIZER/bomb21__0
    SLICE_X40Y43         LUT4 (Prop_lut4_I1_O)        0.124    13.499 r  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_1/O
                         net (fo=2, routed)           0.531    14.030    MineSweep_inst/RANDOMIZER/bombLocation[5]_i_1_n_0
    SLICE_X41Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.447    14.788    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X41Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[5]/C
                         clock pessimism              0.000    14.788    
                         clock uncertainty           -0.035    14.753    
    SLICE_X41Y43         FDCE (Setup_fdce_C_D)       -0.081    14.672    MineSweep_inst/RANDOMIZER/bombLocation_reg[5]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                         -14.030    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.099ns  (logic 2.078ns (22.842%)  route 7.020ns (77.158%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=26, routed)          4.130    10.589    MineSweep_inst/RANDOMIZER/clk_IBUF
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.713 r  MineSweep_inst/RANDOMIZER/bombLocation[3]_i_1/O
                         net (fo=6, routed)           0.814    11.527    MineSweep_inst/RANDOMIZER/bomb3[3]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.651 r  MineSweep_inst/RANDOMIZER/bombLocation[13]_i_4/O
                         net (fo=6, routed)           0.699    12.349    MineSweep_inst/RANDOMIZER/bomb120_out
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.124    12.473 r  MineSweep_inst/RANDOMIZER/bombLocation[11]_i_2/O
                         net (fo=4, routed)           0.781    13.254    MineSweep_inst/RANDOMIZER/bomb116_out
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.124    13.378 r  MineSweep_inst/RANDOMIZER/bombLocation[12]_i_3/O
                         net (fo=4, routed)           0.597    13.975    MineSweep_inst/RANDOMIZER/bombLocation[12]_i_3_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I1_O)        0.124    14.099 r  MineSweep_inst/RANDOMIZER/bombLocation[12]_i_1/O
                         net (fo=1, routed)           0.000    14.099    MineSweep_inst/RANDOMIZER/data[2]
    SLICE_X39Y44         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X39Y44         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[12]/C
                         clock pessimism              0.000    14.786    
                         clock uncertainty           -0.035    14.751    
    SLICE_X39Y44         FDCE (Setup_fdce_C_D)        0.032    14.783    MineSweep_inst/RANDOMIZER/bombLocation_reg[12]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -14.099    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.080ns  (logic 2.560ns (28.198%)  route 6.520ns (71.802%))
  Logic Levels:           6  (IBUF=1 LUT4=3 LUT6=2)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=26, routed)          4.061    10.519    MineSweep_inst/RANDOMIZER/clk_IBUF
    SLICE_X40Y45         LUT4 (Prop_lut4_I1_O)        0.152    10.671 r  MineSweep_inst/RANDOMIZER/bombLocation[1]_i_1/O
                         net (fo=6, routed)           0.887    11.559    MineSweep_inst/RANDOMIZER/bomb3[1]
    SLICE_X38Y45         LUT4 (Prop_lut4_I1_O)        0.354    11.913 r  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_5/O
                         net (fo=1, routed)           0.354    12.267    MineSweep_inst/RANDOMIZER/bombLocation[5]_i_5_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.348    12.615 r  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_2/O
                         net (fo=5, routed)           0.760    13.375    MineSweep_inst/RANDOMIZER/bomb21__0
    SLICE_X40Y43         LUT4 (Prop_lut4_I1_O)        0.124    13.499 r  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_1/O
                         net (fo=2, routed)           0.457    13.956    MineSweep_inst/RANDOMIZER/bombLocation[5]_i_1_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.080 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[0]_i_1/O
                         net (fo=1, routed)           0.000    14.080    MineSweep_inst/RANDOMIZER/p_0_in[0]
    SLICE_X39Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X39Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/C
                         clock pessimism              0.000    14.786    
                         clock uncertainty           -0.035    14.751    
    SLICE_X39Y43         FDCE (Setup_fdce_C_D)        0.029    14.780    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -14.080    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.128ns  (logic 2.078ns (22.770%)  route 7.049ns (77.230%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=26, routed)          4.130    10.589    MineSweep_inst/RANDOMIZER/clk_IBUF
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.713 r  MineSweep_inst/RANDOMIZER/bombLocation[3]_i_1/O
                         net (fo=6, routed)           0.814    11.527    MineSweep_inst/RANDOMIZER/bomb3[3]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.651 r  MineSweep_inst/RANDOMIZER/bombLocation[13]_i_4/O
                         net (fo=6, routed)           0.699    12.349    MineSweep_inst/RANDOMIZER/bomb120_out
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.124    12.473 r  MineSweep_inst/RANDOMIZER/bombLocation[11]_i_2/O
                         net (fo=4, routed)           0.735    13.208    MineSweep_inst/RANDOMIZER/bomb116_out
    SLICE_X39Y44         LUT4 (Prop_lut4_I2_O)        0.124    13.332 r  MineSweep_inst/RANDOMIZER/bombLocation[12]_i_2/O
                         net (fo=2, routed)           0.672    14.004    MineSweep_inst/RANDOMIZER/bombLocation[12]_i_2_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.128 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[2]_i_1/O
                         net (fo=1, routed)           0.000    14.128    MineSweep_inst/RANDOMIZER/p_0_in__0[2]
    SLICE_X38Y44         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X38Y44         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]/C
                         clock pessimism              0.000    14.786    
                         clock uncertainty           -0.035    14.751    
    SLICE_X38Y44         FDCE (Setup_fdce_C_D)        0.077    14.828    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -14.128    
  -------------------------------------------------------------------
                         slack                                  0.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.209ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 1.488ns (28.716%)  route 3.694ns (71.284%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.086ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          3.694     5.082    MineSweep_inst/RANDOMIZER/clk_IBUF
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.100     5.182 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count[0]_i_1/O
                         net (fo=1, routed)           0.000     5.182    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count[0]_i_1_n_0
    SLICE_X37Y45         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X37Y45         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[0]/C
                         clock pessimism              0.000     5.086    
                         clock uncertainty            0.035     5.122    
    SLICE_X37Y45         FDCE (Hold_fdce_C_D)         0.269     5.391    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.391    
                         arrival time                           5.182    
  -------------------------------------------------------------------
                         slack                                 -0.209    

Slack (VIOLATED) :        -0.207ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.510ns (29.018%)  route 3.694ns (70.982%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.086ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          3.694     5.082    MineSweep_inst/RANDOMIZER/clk_IBUF
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.122     5.204 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count[1]_i_1/O
                         net (fo=1, routed)           0.000     5.204    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count[1]_i_1_n_0
    SLICE_X37Y45         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X37Y45         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/C
                         clock pessimism              0.000     5.086    
                         clock uncertainty            0.035     5.122    
    SLICE_X37Y45         FDCE (Hold_fdce_C_D)         0.289     5.411    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.411    
                         arrival time                           5.204    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.588ns (28.319%)  route 4.020ns (71.681%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.086ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          3.442     4.830    MineSweep_inst/RANDOMIZER/clk_IBUF
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.100     4.930 f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_2/O
                         net (fo=8, routed)           0.578     5.508    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_2_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.100     5.608 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_1/O
                         net (fo=1, routed)           0.000     5.608    MineSweep_inst/RANDOMIZER/p_0_in[3]
    SLICE_X37Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X37Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]/C
                         clock pessimism              0.000     5.086    
                         clock uncertainty            0.035     5.122    
    SLICE_X37Y43         FDCE (Hold_fdce_C_D)         0.270     5.392    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.392    
                         arrival time                           5.608    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 1.488ns (26.732%)  route 4.078ns (73.268%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.087ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          3.532     4.920    MineSweep_inst/RANDOMIZER/clk_IBUF
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.100     5.020 r  MineSweep_inst/RANDOMIZER/bombLocation[3]_i_1/O
                         net (fo=6, routed)           0.546     5.566    MineSweep_inst/RANDOMIZER/bomb3[3]
    SLICE_X40Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.566     5.087    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X40Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[3]/C
                         clock pessimism              0.000     5.087    
                         clock uncertainty            0.035     5.123    
    SLICE_X40Y43         FDCE (Hold_fdce_C_D)         0.180     5.303    MineSweep_inst/RANDOMIZER/bombLocation_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.303    
                         arrival time                           5.566    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.563     1.446    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X36Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/Q
                         net (fo=23, routed)          0.185     1.772    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]
    SLICE_X36Y43         LUT5 (Prop_lut5_I4_O)        0.045     1.817 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    MineSweep_inst/RANDOMIZER/p_0_in__0[0]
    SLICE_X36Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X36Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDCE (Hold_fdce_C_D)         0.091     1.537    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.378ns (15.665%)  route 2.037ns (84.335%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.789     2.015    MineSweep_inst/RANDOMIZER/clk_IBUF
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.045     2.060 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_2/O
                         net (fo=8, routed)           0.249     2.309    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_2_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I3_O)        0.045     2.354 r  MineSweep_inst/RANDOMIZER/bombLocation[8]_i_2/O
                         net (fo=2, routed)           0.000     2.354    MineSweep_inst/RANDOMIZER/bomb21_in[3]
    SLICE_X38Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     2.416 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.416    MineSweep_inst/RANDOMIZER/bombLocation_reg[8]_i_1_n_0
    SLICE_X38Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X38Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[8]/C
                         clock pessimism              0.000     1.959    
                         clock uncertainty            0.035     1.995    
    SLICE_X38Y43         FDCE (Hold_fdce_C_D)         0.134     2.129    MineSweep_inst/RANDOMIZER/bombLocation_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/TileDriver_inst/tiles_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.053%)  route 0.209ns (52.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.563     1.446    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X40Y44         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[4]/Q
                         net (fo=15, routed)          0.209     1.796    MineSweep_inst/RANDOMIZER/bombLocation_reg_n_0_[4]
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.045     1.841 r  MineSweep_inst/RANDOMIZER/tiles[13]_i_1/O
                         net (fo=1, routed)           0.000     1.841    MineSweep_inst/TileDriver_inst/D[13]
    SLICE_X43Y43         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.833     1.960    MineSweep_inst/TileDriver_inst/CLK
    SLICE_X43Y43         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[13]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X43Y43         FDCE (Hold_fdce_C_D)         0.091     1.553    MineSweep_inst/TileDriver_inst/tiles_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.271ns (11.489%)  route 2.091ns (88.511%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.829     2.056    MineSweep_inst/RANDOMIZER/clk_IBUF
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.045     2.101 r  MineSweep_inst/RANDOMIZER/bombLocation[3]_i_1/O
                         net (fo=6, routed)           0.262     2.363    MineSweep_inst/RANDOMIZER/bomb3[3]
    SLICE_X40Y45         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.833     1.960    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X40Y45         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[3]/C
                         clock pessimism              0.000     1.960    
                         clock uncertainty            0.035     1.996    
    SLICE_X40Y45         FDCE (Hold_fdce_C_D)         0.066     2.062    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 1.484ns (27.042%)  route 4.004ns (72.958%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.086ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          3.257     4.645    MineSweep_inst/RANDOMIZER/clk_IBUF
    SLICE_X40Y45         LUT5 (Prop_lut5_I1_O)        0.096     4.741 r  MineSweep_inst/RANDOMIZER/bombLocation[2]_i_1/O
                         net (fo=6, routed)           0.747     5.488    MineSweep_inst/RANDOMIZER/bomb3[2]
    SLICE_X38Y45         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X38Y45         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[2]/C
                         clock pessimism              0.000     5.086    
                         clock uncertainty            0.035     5.122    
    SLICE_X38Y45         FDCE (Hold_fdce_C_D)         0.064     5.186    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.186    
                         arrival time                           5.488    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 1.484ns (27.194%)  route 3.973ns (72.806%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.087ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          3.257     4.645    MineSweep_inst/RANDOMIZER/clk_IBUF
    SLICE_X40Y45         LUT5 (Prop_lut5_I1_O)        0.096     4.741 r  MineSweep_inst/RANDOMIZER/bombLocation[2]_i_1/O
                         net (fo=6, routed)           0.716     5.457    MineSweep_inst/RANDOMIZER/bomb3[2]
    SLICE_X40Y44         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.566     5.087    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X40Y44         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[2]/C
                         clock pessimism              0.000     5.087    
                         clock uncertainty            0.035     5.123    
    SLICE_X40Y44         FDCE (Hold_fdce_C_D)         0.028     5.151    MineSweep_inst/RANDOMIZER/bombLocation_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.151    
                         arrival time                           5.457    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46   MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y44   MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y44   MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46   MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46   MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2Count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y43   MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.181ns  (logic 1.599ns (30.863%)  route 3.582ns (69.137%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.582     5.035    MineSweep_inst/MoveDetect_inst/sw_IBUF[0]
    SLICE_X38Y49         LUT4 (Prop_lut4_I0_O)        0.146     5.181 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.181    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[0]_i_1_n_0
    SLICE_X38Y49         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.916ns  (logic 1.574ns (32.010%)  route 3.343ns (67.990%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=4, routed)           3.343     4.792    MineSweep_inst/MoveDetect_inst/sw_IBUF[6]
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.916 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     4.916    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[6]_i_1_n_0
    SLICE_X40Y47         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.727ns  (logic 1.590ns (33.639%)  route 3.137ns (66.361%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=4, routed)           3.137     4.603    MineSweep_inst/MoveDetect_inst/sw_IBUF[5]
    SLICE_X39Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.727 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     4.727    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[5]_i_1_n_0
    SLICE_X39Y47         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.707ns  (logic 1.572ns (33.405%)  route 3.135ns (66.595%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           3.135     4.583    MineSweep_inst/MoveDetect_inst/sw_IBUF[3]
    SLICE_X38Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.707 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.707    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[3]_i_1_n_0
    SLICE_X38Y47         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.702ns  (logic 1.588ns (33.772%)  route 3.114ns (66.228%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           3.114     4.578    MineSweep_inst/MoveDetect_inst/sw_IBUF[2]
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.124     4.702 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.702    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[2]_i_1_n_0
    SLICE_X38Y46         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.604ns  (logic 1.583ns (34.381%)  route 3.021ns (65.619%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=4, routed)           3.021     4.480    MineSweep_inst/MoveDetect_inst/sw_IBUF[7]
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.604 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     4.604    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[7]_i_1_n_0
    SLICE_X37Y47         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.575ns  (logic 1.585ns (34.648%)  route 2.990ns (65.352%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           2.990     4.451    MineSweep_inst/MoveDetect_inst/sw_IBUF[1]
    SLICE_X39Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.575 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.575    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[1]_i_1_n_0
    SLICE_X39Y49         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.570ns  (logic 1.575ns (34.457%)  route 2.995ns (65.543%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           2.995     4.446    MineSweep_inst/MoveDetect_inst/sw_IBUF[4]
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.124     4.570 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     4.570    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[4]_i_1_n_0
    SLICE_X36Y46         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.184ns  (logic 1.576ns (37.673%)  route 2.608ns (62.327%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           2.608     4.060    MineSweep_inst/MoveDetect_inst/sw_IBUF[9]
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     4.184 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     4.184    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[9]_i_1_n_0
    SLICE_X37Y46         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.100ns  (logic 1.577ns (38.462%)  route 2.523ns (61.538%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=4, routed)           2.523     3.976    MineSweep_inst/MoveDetect_inst/sw_IBUF[13]
    SLICE_X36Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.100 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     4.100    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[13]_i_1_n_0
    SLICE_X36Y49         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.221ns (55.920%)  route 0.174ns (44.080%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         LDCE                         0.000     0.000 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[0]/G
    SLICE_X38Y49         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[0]/Q
                         net (fo=3, routed)           0.174     0.352    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg_n_0_[0]
    SLICE_X38Y49         LUT4 (Prop_lut4_I1_O)        0.043     0.395 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[0]_i_1_n_0
    SLICE_X38Y49         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.265ns (61.342%)  route 0.167ns (38.658%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         LDCE                         0.000     0.000 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[8]/G
    SLICE_X37Y48         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[8]/Q
                         net (fo=3, routed)           0.167     0.387    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg_n_0_[8]
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.045     0.432 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.432    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[8]_i_1_n_0
    SLICE_X37Y48         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.265ns (61.313%)  route 0.167ns (38.687%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         LDCE                         0.000     0.000 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[14]/G
    SLICE_X39Y48         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[14]/Q
                         net (fo=3, routed)           0.167     0.387    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg_n_0_[14]
    SLICE_X39Y48         LUT4 (Prop_lut4_I1_O)        0.045     0.432 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.432    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[14]_i_1_n_0
    SLICE_X39Y48         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.265ns (61.313%)  route 0.167ns (38.687%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         LDCE                         0.000     0.000 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[5]/G
    SLICE_X39Y47         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[5]/Q
                         net (fo=3, routed)           0.167     0.387    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg_n_0_[5]
    SLICE_X39Y47         LUT4 (Prop_lut4_I1_O)        0.045     0.432 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.432    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[5]_i_1_n_0
    SLICE_X39Y47         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.265ns (61.313%)  route 0.167ns (38.687%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         LDCE                         0.000     0.000 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[7]/G
    SLICE_X37Y47         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[7]/Q
                         net (fo=3, routed)           0.167     0.387    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg_n_0_[7]
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.045     0.432 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.432    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[7]_i_1_n_0
    SLICE_X37Y47         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.265ns (61.313%)  route 0.167ns (38.687%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         LDCE                         0.000     0.000 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[9]/G
    SLICE_X37Y46         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[9]/Q
                         net (fo=3, routed)           0.167     0.387    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg_n_0_[9]
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.045     0.432 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.432    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[9]_i_1_n_0
    SLICE_X37Y46         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.265ns (61.167%)  route 0.168ns (38.833%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         LDCE                         0.000     0.000 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[15]/G
    SLICE_X37Y49         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[15]/Q
                         net (fo=3, routed)           0.168     0.388    MineSweep_inst/MoveDetect_inst/p_0_in
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.045     0.433 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.433    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[15]_i_1_n_0
    SLICE_X37Y49         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.265ns (61.158%)  route 0.168ns (38.842%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         LDCE                         0.000     0.000 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[1]/G
    SLICE_X39Y49         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[1]/Q
                         net (fo=3, routed)           0.168     0.388    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg_n_0_[1]
    SLICE_X39Y49         LUT4 (Prop_lut4_I1_O)        0.045     0.433 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.433    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[1]_i_1_n_0
    SLICE_X39Y49         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.265ns (59.059%)  route 0.184ns (40.941%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         LDCE                         0.000     0.000 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[11]/G
    SLICE_X36Y48         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[11]/Q
                         net (fo=3, routed)           0.184     0.404    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg_n_0_[11]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.045     0.449 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.449    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[11]_i_1_n_0
    SLICE_X36Y48         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.265ns (59.059%)  route 0.184ns (40.941%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         LDCE                         0.000     0.000 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[6]/G
    SLICE_X40Y47         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[6]/Q
                         net (fo=3, routed)           0.184     0.404    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg_n_0_[6]
    SLICE_X40Y47         LUT4 (Prop_lut4_I1_O)        0.045     0.449 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.449    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[6]_i_1_n_0
    SLICE_X40Y47         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MineSweep_inst/TileDriver_inst/tiles_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.867ns  (logic 3.957ns (50.295%)  route 3.910ns (49.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    MineSweep_inst/TileDriver_inst/CLK
    SLICE_X41Y42         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  MineSweep_inst/TileDriver_inst/tiles_reg[7]/Q
                         net (fo=1, routed)           3.910     9.452    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.953 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.953    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/TileDriver_inst/tiles_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.844ns  (logic 4.099ns (52.254%)  route 3.745ns (47.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    MineSweep_inst/TileDriver_inst/CLK
    SLICE_X40Y41         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  MineSweep_inst/TileDriver_inst/tiles_reg[0]/Q
                         net (fo=1, routed)           3.745     9.250    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.680    12.930 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.930    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/TileDriver_inst/tiles_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.806ns  (logic 3.977ns (50.952%)  route 3.829ns (49.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.566     5.087    MineSweep_inst/TileDriver_inst/CLK
    SLICE_X45Y42         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  MineSweep_inst/TileDriver_inst/tiles_reg[15]/Q
                         net (fo=1, routed)           3.829     9.372    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.893 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.893    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/TileDriver_inst/tiles_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.675ns  (logic 3.960ns (51.596%)  route 3.715ns (48.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.564     5.085    MineSweep_inst/TileDriver_inst/CLK
    SLICE_X41Y40         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  MineSweep_inst/TileDriver_inst/tiles_reg[8]/Q
                         net (fo=1, routed)           3.715     9.256    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.760 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.760    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/TileDriver_inst/tiles_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.608ns  (logic 3.962ns (52.082%)  route 3.645ns (47.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    MineSweep_inst/TileDriver_inst/CLK
    SLICE_X41Y42         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  MineSweep_inst/TileDriver_inst/tiles_reg[6]/Q
                         net (fo=1, routed)           3.645     9.188    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.694 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.694    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/TileDriver_inst/tiles_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.535ns  (logic 3.965ns (52.624%)  route 3.570ns (47.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    MineSweep_inst/TileDriver_inst/CLK
    SLICE_X43Y42         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  MineSweep_inst/TileDriver_inst/tiles_reg[3]/Q
                         net (fo=1, routed)           3.570     9.112    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.621 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.621    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/TileDriver_inst/tiles_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.427ns  (logic 3.974ns (53.508%)  route 3.453ns (46.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.566     5.087    MineSweep_inst/TileDriver_inst/CLK
    SLICE_X44Y42         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  MineSweep_inst/TileDriver_inst/tiles_reg[12]/Q
                         net (fo=1, routed)           3.453     8.996    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.514 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.514    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/TileDriver_inst/tiles_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.422ns  (logic 3.963ns (53.399%)  route 3.459ns (46.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.566     5.087    MineSweep_inst/TileDriver_inst/CLK
    SLICE_X43Y43         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  MineSweep_inst/TileDriver_inst/tiles_reg[13]/Q
                         net (fo=1, routed)           3.459     9.002    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.509 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.509    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/TileDriver_inst/tiles_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.340ns  (logic 4.027ns (54.857%)  route 3.314ns (45.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    MineSweep_inst/TileDriver_inst/CLK
    SLICE_X42Y42         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  MineSweep_inst/TileDriver_inst/tiles_reg[4]/Q
                         net (fo=1, routed)           3.314     8.918    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    12.426 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.426    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/TileDriver_inst/tiles_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.323ns  (logic 3.970ns (54.220%)  route 3.352ns (45.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.566     5.087    MineSweep_inst/TileDriver_inst/CLK
    SLICE_X43Y43         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  MineSweep_inst/TileDriver_inst/tiles_reg[5]/Q
                         net (fo=1, routed)           3.352     8.896    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.410 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.410    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.186ns (42.854%)  route 0.248ns (57.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.563     1.446    MineSweep_inst/MoveDetect_inst/CLK
    SLICE_X39Y46         FDCE                                         r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[1]/Q
                         net (fo=42, routed)          0.248     1.835    MineSweep_inst/MoveDetect_inst/Q[1]
    SLICE_X36Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.880 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.880    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[12]_i_1_n_0
    SLICE_X36Y47         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.186ns (42.464%)  route 0.252ns (57.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.563     1.446    MineSweep_inst/MoveDetect_inst/CLK
    SLICE_X37Y45         FDCE                                         r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/Q
                         net (fo=42, routed)          0.252     1.839    MineSweep_inst/MoveDetect_inst/Q[0]
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.045     1.884 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.884    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[9]_i_1_n_0
    SLICE_X37Y46         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.186ns (41.417%)  route 0.263ns (58.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.563     1.446    MineSweep_inst/MoveDetect_inst/CLK
    SLICE_X37Y45         FDCE                                         r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/Q
                         net (fo=42, routed)          0.263     1.850    MineSweep_inst/MoveDetect_inst/Q[0]
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.045     1.895 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.895    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[4]_i_1_n_0
    SLICE_X36Y46         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.506ns  (logic 0.186ns (36.795%)  route 0.320ns (63.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.563     1.446    MineSweep_inst/MoveDetect_inst/CLK
    SLICE_X39Y46         FDCE                                         r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[1]/Q
                         net (fo=42, routed)          0.320     1.907    MineSweep_inst/MoveDetect_inst/Q[1]
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.952 r  MineSweep_inst/MoveDetect_inst/gamePlayMode_reg_i_1/O
                         net (fo=1, routed)           0.000     1.952    MineSweep_inst/MoveDetect_inst/gamePlayMode_reg_i_1_n_0
    SLICE_X36Y44         LDCE                                         r  MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.186ns (36.496%)  route 0.324ns (63.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.563     1.446    MineSweep_inst/MoveDetect_inst/CLK
    SLICE_X37Y45         FDCE                                         r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/Q
                         net (fo=42, routed)          0.324     1.911    MineSweep_inst/MoveDetect_inst/Q[0]
    SLICE_X39Y47         LUT4 (Prop_lut4_I2_O)        0.045     1.956 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.956    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[5]_i_1_n_0
    SLICE_X39Y47         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.186ns (36.330%)  route 0.326ns (63.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.563     1.446    MineSweep_inst/MoveDetect_inst/CLK
    SLICE_X37Y45         FDCE                                         r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/Q
                         net (fo=42, routed)          0.326     1.913    MineSweep_inst/MoveDetect_inst/Q[0]
    SLICE_X37Y47         LUT4 (Prop_lut4_I2_O)        0.045     1.958 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.958    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[7]_i_1_n_0
    SLICE_X37Y47         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.186ns (36.142%)  route 0.329ns (63.858%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.563     1.446    MineSweep_inst/MoveDetect_inst/CLK
    SLICE_X37Y45         FDCE                                         r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/Q
                         net (fo=42, routed)          0.329     1.916    MineSweep_inst/MoveDetect_inst/Q[0]
    SLICE_X38Y47         LUT4 (Prop_lut4_I2_O)        0.045     1.961 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.961    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[3]_i_1_n_0
    SLICE_X38Y47         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.186ns (32.269%)  route 0.390ns (67.731%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.563     1.446    MineSweep_inst/MoveDetect_inst/CLK
    SLICE_X37Y45         FDCE                                         r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/Q
                         net (fo=42, routed)          0.390     1.978    MineSweep_inst/MoveDetect_inst/Q[0]
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.045     2.023 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.023    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[6]_i_1_n_0
    SLICE_X40Y47         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.648ns  (logic 0.186ns (28.718%)  route 0.462ns (71.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.563     1.446    MineSweep_inst/MoveDetect_inst/CLK
    SLICE_X37Y45         FDCE                                         r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/Q
                         net (fo=42, routed)          0.462     2.049    MineSweep_inst/MoveDetect_inst/Q[0]
    SLICE_X39Y49         LUT4 (Prop_lut4_I2_O)        0.045     2.094 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.094    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[1]_i_1_n_0
    SLICE_X39Y49         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.654ns  (logic 0.187ns (28.608%)  route 0.467ns (71.392%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.563     1.446    MineSweep_inst/MoveDetect_inst/CLK
    SLICE_X37Y45         FDCE                                         r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/Q
                         net (fo=42, routed)          0.467     2.054    MineSweep_inst/MoveDetect_inst/Q[0]
    SLICE_X38Y49         LUT4 (Prop_lut4_I2_O)        0.046     2.100 r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.100    MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[0]_i_1_n_0
    SLICE_X38Y49         LDCE                                         r  MineSweep_inst/MoveDetect_inst/DETECT.moveTracker_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.037ns  (logic 2.110ns (26.252%)  route 5.927ns (73.748%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           3.681     5.145    MineSweep_inst/MoveDetect_inst/sw_IBUF[2]
    SLICE_X38Y46         LUT2 (Prop_lut2_I0_O)        0.152     5.297 f  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState[1]_i_7/O
                         net (fo=1, routed)           0.812     6.109    MineSweep_inst/MoveDetect_inst/moveTracker138_out
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.348     6.457 f  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState[1]_i_2/O
                         net (fo=2, routed)           0.952     7.409    MineSweep_inst/MoveDetect_inst/FSM_sequential_currState[1]_i_2_n_0
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.146     7.555 r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.482     8.037    MineSweep_inst/MoveDetect_inst/FSM_sequential_currState[0]_i_1_n_0
    SLICE_X37Y45         FDCE                                         r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445     4.786    MineSweep_inst/MoveDetect_inst/CLK
    SLICE_X37Y45         FDCE                                         r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.165ns  (logic 2.088ns (29.139%)  route 5.077ns (70.861%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           3.681     5.145    MineSweep_inst/MoveDetect_inst/sw_IBUF[2]
    SLICE_X38Y46         LUT2 (Prop_lut2_I0_O)        0.152     5.297 r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState[1]_i_7/O
                         net (fo=1, routed)           0.812     6.109    MineSweep_inst/MoveDetect_inst/moveTracker138_out
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.348     6.457 r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState[1]_i_2/O
                         net (fo=2, routed)           0.584     7.041    MineSweep_inst/MoveDetect_inst/FSM_sequential_currState[1]_i_2_n_0
    SLICE_X39Y46         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     7.165    MineSweep_inst/MoveDetect_inst/FSM_sequential_currState[1]_i_1_n_0
    SLICE_X39Y46         FDCE                                         r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445     4.786    MineSweep_inst/MoveDetect_inst/CLK
    SLICE_X39Y46         FDCE                                         r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 1.454ns (27.429%)  route 3.846ns (72.571%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          3.846     5.300    MineSweep_inst/RANDOMIZER/AR[0]
    SLICE_X40Y45         FDCE                                         f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.447     4.788    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X40Y45         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 1.454ns (27.429%)  route 3.846ns (72.571%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          3.846     5.300    MineSweep_inst/RANDOMIZER/AR[0]
    SLICE_X40Y45         FDCE                                         f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.447     4.788    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X40Y45         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 1.454ns (27.429%)  route 3.846ns (72.571%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          3.846     5.300    MineSweep_inst/RANDOMIZER/AR[0]
    SLICE_X40Y45         FDCE                                         f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.447     4.788    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X40Y45         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[4]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.272ns  (logic 1.454ns (27.576%)  route 3.818ns (72.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          3.818     5.272    MineSweep_inst/RANDOMIZER/AR[0]
    SLICE_X38Y45         FDCE                                         f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445     4.786    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X38Y45         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.272ns  (logic 1.454ns (27.576%)  route 3.818ns (72.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          3.818     5.272    MineSweep_inst/RANDOMIZER/AR[0]
    SLICE_X38Y45         FDCE                                         f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445     4.786    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X38Y45         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.217ns  (logic 1.454ns (27.868%)  route 3.763ns (72.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          3.763     5.217    MineSweep_inst/MoveDetect_inst/AR[0]
    SLICE_X37Y45         FDCE                                         f  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445     4.786    MineSweep_inst/MoveDetect_inst/CLK
    SLICE_X37Y45         FDCE                                         r  MineSweep_inst/MoveDetect_inst/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.217ns  (logic 1.454ns (27.868%)  route 3.763ns (72.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          3.763     5.217    MineSweep_inst/RANDOMIZER/AR[0]
    SLICE_X37Y45         FDCE                                         f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445     4.786    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X37Y45         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.217ns  (logic 1.454ns (27.868%)  route 3.763ns (72.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=51, routed)          3.763     5.217    MineSweep_inst/RANDOMIZER/AR[0]
    SLICE_X37Y45         FDCE                                         f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445     4.786    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X37Y45         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.163ns (47.934%)  route 0.177ns (52.066%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         LDCE                         0.000     0.000 r  MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/G
    SLICE_X36Y44         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/Q
                         net (fo=19, routed)          0.177     0.340    MineSweep_inst/RANDOMIZER/E[0]
    SLICE_X39Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X39Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/C

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.163ns (47.934%)  route 0.177ns (52.066%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         LDCE                         0.000     0.000 r  MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/G
    SLICE_X36Y44         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/Q
                         net (fo=19, routed)          0.177     0.340    MineSweep_inst/RANDOMIZER/E[0]
    SLICE_X39Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X39Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.163ns (42.481%)  route 0.221ns (57.519%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         LDCE                         0.000     0.000 r  MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/G
    SLICE_X36Y44         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/Q
                         net (fo=19, routed)          0.221     0.384    MineSweep_inst/RANDOMIZER/E[0]
    SLICE_X36Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X36Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/C

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.163ns (42.481%)  route 0.221ns (57.519%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         LDCE                         0.000     0.000 r  MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/G
    SLICE_X36Y44         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/Q
                         net (fo=19, routed)          0.221     0.384    MineSweep_inst/RANDOMIZER/E[0]
    SLICE_X37Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X37Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/C

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.163ns (42.481%)  route 0.221ns (57.519%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         LDCE                         0.000     0.000 r  MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/G
    SLICE_X36Y44         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/Q
                         net (fo=19, routed)          0.221     0.384    MineSweep_inst/RANDOMIZER/E[0]
    SLICE_X37Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X37Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]/C

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.163ns (42.481%)  route 0.221ns (57.519%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         LDCE                         0.000     0.000 r  MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/G
    SLICE_X36Y44         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/Q
                         net (fo=19, routed)          0.221     0.384    MineSweep_inst/RANDOMIZER/E[0]
    SLICE_X37Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X37Y43         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[4]/C

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.208ns (42.752%)  route 0.279ns (57.248%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         LDCE                         0.000     0.000 r  MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/G
    SLICE_X36Y44         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/Q
                         net (fo=19, routed)          0.279     0.442    MineSweep_inst/RANDOMIZER/E[0]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.045     0.487 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.487    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count[0]_i_1_n_0
    SLICE_X37Y45         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X37Y45         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[0]/C

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.211ns (43.102%)  route 0.279ns (56.898%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         LDCE                         0.000     0.000 r  MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/G
    SLICE_X36Y44         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/Q
                         net (fo=19, routed)          0.279     0.442    MineSweep_inst/RANDOMIZER/E[0]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.048     0.490 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.490    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count[1]_i_1_n_0
    SLICE_X37Y45         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X37Y45         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/C

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.163ns (31.477%)  route 0.355ns (68.523%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         LDCE                         0.000     0.000 r  MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/G
    SLICE_X36Y44         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/Q
                         net (fo=19, routed)          0.355     0.518    MineSweep_inst/RANDOMIZER/E[0]
    SLICE_X38Y44         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X38Y44         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[1]/C

Slack:                    inf
  Source:                 MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.163ns (31.477%)  route 0.355ns (68.523%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         LDCE                         0.000     0.000 r  MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/G
    SLICE_X36Y44         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  MineSweep_inst/MoveDetect_inst/gamePlayMode_reg/Q
                         net (fo=19, routed)          0.355     0.518    MineSweep_inst/RANDOMIZER/E[0]
    SLICE_X38Y44         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    MineSweep_inst/RANDOMIZER/CLK
    SLICE_X38Y44         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]/C





