{
    "search_metadata": {
        "id": "6256e27437b24a5b7eb932c6",
        "status": "Success",
        "json_endpoint": "https://serpapi.com/searches/6b826103c930691f/6256e27437b24a5b7eb932c6.json",
        "created_at": "2022-04-13 14:47:16 UTC",
        "processed_at": "2022-04-13 14:47:16 UTC",
        "google_scholar_author_url": "https://scholar.google.com/citations?user=uDOo1fUAAAAJ&hl=en&cstart=0&pagesize=100",
        "raw_html_file": "https://serpapi.com/searches/6b826103c930691f/6256e27437b24a5b7eb932c6.html",
        "total_time_taken": 0.23
    },
    "search_parameters": {
        "engine": "google_scholar_author",
        "author_id": "uDOo1fUAAAAJ",
        "hl": "en",
        "start": 0,
        "num": "100"
    },
    "author": {
        "name": "Anuj Grover",
        "affiliations": "IIIT Delhi, STMicroelectronics, IIT Delhi",
        "email": "Verified email at iiitd.ac.in",
        "website": "https://sites.google.com/iiitd.ac.in/anuj-grover/",
        "interests": [
            {
                "title": "Memory Design",
                "link": "https://scholar.google.com/citations?view_op=search_authors&hl=en&mauthors=label:memory_design",
                "serpapi_link": "https://serpapi.com/search.json?engine=google_scholar_profiles&hl=en&mauthors=label%3Amemory_design"
            },
            {
                "title": "Low Voltage Circuit Design",
                "link": "https://scholar.google.com/citations?view_op=search_authors&hl=en&mauthors=label:low_voltage_circuit_design",
                "serpapi_link": "https://serpapi.com/search.json?engine=google_scholar_profiles&hl=en&mauthors=label%3Alow_voltage_circuit_design"
            },
            {
                "title": "Hardware Security and Safety",
                "link": "https://scholar.google.com/citations?view_op=search_authors&hl=en&mauthors=label:hardware_security_and_safety",
                "serpapi_link": "https://serpapi.com/search.json?engine=google_scholar_profiles&hl=en&mauthors=label%3Ahardware_security_and_safety"
            },
            {
                "title": "Design for Test and Diagnosis",
                "link": "https://scholar.google.com/citations?view_op=search_authors&hl=en&mauthors=label:design_for_test_and_diagnosis",
                "serpapi_link": "https://serpapi.com/search.json?engine=google_scholar_profiles&hl=en&mauthors=label%3Adesign_for_test_and_diagnosis"
            }
        ],
        "thumbnail": "https://scholar.googleusercontent.com/citations?view_op=view_photo&user=uDOo1fUAAAAJ&citpid=1"
    },
    "articles": [
        {
            "title": "A 460 mhz at 397 mv, 2.6 ghz at 1.3 v, 32 bits vliw dsp embedding f max tracking",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:d1gkVwhDpl0C",
            "citation_id": "uDOo1fUAAAAJ:d1gkVwhDpl0C",
            "authors": "E Beigne, A Valentian, I Miro-Panades, R Wilson, P Flatresse, F Abouzeid, ...",
            "publication": "IEEE Journal of Solid-State Circuits 50 (1), 125-136, 2014",
            "cited_by": {
                "value": 57,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15087967860138442696",
                "serpapi_link": "https://serpapi.com/search.json?cites=15087967860138442696&engine=google_scholar&hl=en",
                "cites_id": "15087967860138442696"
            },
            "year": "2014"
        },
        {
            "title": "SRAM cell and cell layout method",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:roLk4NBRz8UC",
            "citation_id": "uDOo1fUAAAAJ:roLk4NBRz8UC",
            "authors": "A Grover, GS Visweswaran",
            "publication": "US Patent 9,305,633, 2016",
            "cited_by": {
                "value": 52,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17335145928283569765",
                "serpapi_link": "https://serpapi.com/search.json?cites=17335145928283569765&engine=google_scholar&hl=en",
                "cites_id": "17335145928283569765"
            },
            "year": "2016"
        },
        {
            "title": "A 460MHz at 397mV, 2.6GHz at 1.3V, 32b VLIW DSP, embedding FMAX tracking",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:u5HHmVD_uO8C",
            "citation_id": "uDOo1fUAAAAJ:u5HHmVD_uO8C",
            "authors": "R Wilson, E Beigne, P Flatresse, A Valentian, F Abouzeid, T Benoist, ...",
            "publication": "2014 IEEE International Solid-State Circuits Conference Digest of Technical \u2026, 2014",
            "cited_by": {
                "value": 48,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9920569799806915554",
                "serpapi_link": "https://serpapi.com/search.json?cites=9920569799806915554&engine=google_scholar&hl=en",
                "cites_id": "9920569799806915554"
            },
            "year": "2014"
        },
        {
            "title": "Resistive random access memory: a review of device challenges",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:L8Ckcad2t8MC",
            "citation_id": "uDOo1fUAAAAJ:L8Ckcad2t8MC",
            "authors": "V Gupta, S Kapur, S Saurabh, A Grover",
            "publication": "IETE Technical Review 37 (4), 377-390, 2020",
            "cited_by": {
                "value": 38,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2837120439642329325",
                "serpapi_link": "https://serpapi.com/search.json?cites=2837120439642329325&engine=google_scholar&hl=en",
                "cites_id": "2837120439642329325"
            },
            "year": "2020"
        },
        {
            "title": "Ultra-wide voltage range designs in fully-depleted silicon-on-insulator FETs",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:u-x6o8ySG0sC",
            "citation_id": "uDOo1fUAAAAJ:u-x6o8ySG0sC",
            "authors": "E Beign\u00e9, A Valentian, B Giraud, O Thomas, T Benoist, Y Thonnart, ...",
            "publication": "2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), 613-618, 2013",
            "cited_by": {
                "value": 33,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1938383396574614846",
                "serpapi_link": "https://serpapi.com/search.json?cites=1938383396574614846&engine=google_scholar&hl=en",
                "cites_id": "1938383396574614846"
            },
            "year": "2013"
        },
        {
            "title": "Low voltage write time enhanced SRAM cell and circuit extensions",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:W7OEmFMy1HYC",
            "citation_id": "uDOo1fUAAAAJ:W7OEmFMy1HYC",
            "authors": "A Grover, GS Visweswaran",
            "publication": "US Patent 8,654,570, 2014",
            "cited_by": {
                "value": 21,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9719137201110144645",
                "serpapi_link": "https://serpapi.com/search.json?cites=9719137201110144645&engine=google_scholar&hl=en",
                "cites_id": "9719137201110144645"
            },
            "year": "2014"
        },
        {
            "title": "LoCCo-based scan chain stitching for low-power DFT",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:8k81kl-MbHgC",
            "citation_id": "uDOo1fUAAAAJ:8k81kl-MbHgC",
            "authors": "S Pathak, A Grover, M Pohit, N Bansal",
            "publication": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25 (11 \u2026, 2017",
            "cited_by": {
                "value": 14,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13565766228442700424",
                "serpapi_link": "https://serpapi.com/search.json?cites=13565766228442700424&engine=google_scholar&hl=en",
                "cites_id": "13565766228442700424"
            },
            "year": "2017"
        },
        {
            "title": "A 32 kb 0.35\u20131.2 V, 50 MHz\u20132.5 GHz bit-interleaved SRAM with 8 T SRAM cell and data dependent write assist in 28-nm UTBB-FDSOI CMOS",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:5nxA0vEk-isC",
            "citation_id": "uDOo1fUAAAAJ:5nxA0vEk-isC",
            "authors": "A Grover, GS Visweswaran, CR Parthasarathy, M Daud, D Turgis, ...",
            "publication": "IEEE Transactions on Circuits and Systems I: Regular Papers 64 (9), 2438-2447, 2017",
            "cited_by": {
                "value": 13,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3214291989585257002",
                "serpapi_link": "https://serpapi.com/search.json?cites=3214291989585257002&engine=google_scholar&hl=en",
                "cites_id": "3214291989585257002"
            },
            "year": "2017"
        },
        {
            "title": "Memory with an assist determination controller and associated methods",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:WF5omc3nYNoC",
            "citation_id": "uDOo1fUAAAAJ:WF5omc3nYNoC",
            "authors": "A Grover, GS Visweswaran",
            "publication": "US Patent 8,982,651, 2015",
            "cited_by": {
                "value": 12,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13697387219360036377",
                "serpapi_link": "https://serpapi.com/search.json?cites=13697387219360036377&engine=google_scholar&hl=en",
                "cites_id": "13697387219360036377"
            },
            "year": "2015"
        },
        {
            "title": "Data-dependent pullup transistor supply and body bias voltage application for a static random access memory (SRAM) cell",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:9yKSN-GCB0IC",
            "citation_id": "uDOo1fUAAAAJ:9yKSN-GCB0IC",
            "authors": "A Grover, GS Visweswaran",
            "publication": "US Patent 8,724,374, 2014",
            "cited_by": {
                "value": 10,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=481332589699726353",
                "serpapi_link": "https://serpapi.com/search.json?cites=481332589699726353&engine=google_scholar&hl=en",
                "cites_id": "481332589699726353"
            },
            "year": "2014"
        },
        {
            "title": "Wide voltage range high performance sense amplifier",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:UeHWp8X0CEIC",
            "citation_id": "uDOo1fUAAAAJ:UeHWp8X0CEIC",
            "authors": "A Grover, GS Visweswaran",
            "publication": "US Patent 9,177,637, 2015",
            "cited_by": {
                "value": 6,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1377805536627010136",
                "serpapi_link": "https://serpapi.com/search.json?cites=1377805536627010136&engine=google_scholar&hl=en",
                "cites_id": "1377805536627010136"
            },
            "year": "2015"
        },
        {
            "title": "Aluminium phosphide poisoning",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:2P1L_qKh6hAC",
            "citation_id": "uDOo1fUAAAAJ:2P1L_qKh6hAC",
            "authors": "A Grover, S Bansal",
            "publication": "Manual of medical emergencies, 1st ed. New Delhi: MM Healthcare, 76-9, 1997",
            "cited_by": {
                "value": 6,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11557375588947080530",
                "serpapi_link": "https://serpapi.com/search.json?cites=11557375588947080530&engine=google_scholar&hl=en",
                "cites_id": "11557375588947080530"
            },
            "year": "1997"
        },
        {
            "title": "Low Standby Power Capacitively Coupled Sense Amplifier for wide voltage range operation of dual rail SRAMs",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:YsMSGLbcyi4C",
            "citation_id": "uDOo1fUAAAAJ:YsMSGLbcyi4C",
            "authors": "A Grover, P Kumar, M Daud, GS Visweswaran, C Parthasarathy, JP Noel, ...",
            "publication": "2015 International Conference on IC Design & Technology (ICICDT), 1-4, 2015",
            "cited_by": {
                "value": 5,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11085682476929447062",
                "serpapi_link": "https://serpapi.com/search.json?cites=11085682476929447062&engine=google_scholar&hl=en",
                "cites_id": "11085682476929447062"
            },
            "year": "2015"
        },
        {
            "title": "Comparative analysis of Sense Amplifiers for SRAM in 65nm CMOS technology",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:Y0pCki6q_DkC",
            "citation_id": "uDOo1fUAAAAJ:Y0pCki6q_DkC",
            "authors": "N Chandoke, N Chitkara, A Grover",
            "publication": "2015 IEEE International Conference on Electrical, Computer and Communication \u2026, 2015",
            "cited_by": {
                "value": 5,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9557141086327568925",
                "serpapi_link": "https://serpapi.com/search.json?cites=9557141086327568925&engine=google_scholar&hl=en",
                "cites_id": "9557141086327568925"
            },
            "year": "2015"
        },
        {
            "title": "Optimization of a voltage sense amplifier operating in ultra wide voltage range with back bias design techniques in 28nm UTBB FD-SOI technology",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:2osOgNQ5qMEC",
            "citation_id": "uDOo1fUAAAAJ:2osOgNQ5qMEC",
            "authors": "G Moritz, B Giraud, JP Noel, D Turgis, A Grover",
            "publication": "Proceedings of 2013 International Conference on IC Design & Technology \u2026, 2013",
            "cited_by": {
                "value": 5,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6403189080615135595",
                "serpapi_link": "https://serpapi.com/search.json?cites=6403189080615135595&engine=google_scholar&hl=en",
                "cites_id": "6403189080615135595"
            },
            "year": "2013"
        },
        {
            "title": "Static noise margin based yield modelling of 6T SRAM for area and minimum operating voltage improvement using recovery techniques",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:IjCSPb-OGe4C",
            "citation_id": "uDOo1fUAAAAJ:IjCSPb-OGe4C",
            "authors": "N Batra, P Sehgal, S Kaushik, MS Hashmi, S Bhalla, A Grover",
            "publication": "2016 International Great Lakes Symposium on VLSI (GLSVLSI), 117-120, 2016",
            "cited_by": {
                "value": 4,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7552884063648780031",
                "serpapi_link": "https://serpapi.com/search.json?cites=7552884063648780031&engine=google_scholar&hl=en",
                "cites_id": "7552884063648780031"
            },
            "year": "2016"
        },
        {
            "title": "A new sense amplifier topology with improved performance for high speed sram applications",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:zYLM7Y9cAGgC",
            "citation_id": "uDOo1fUAAAAJ:zYLM7Y9cAGgC",
            "authors": "AK Gundu, MS Hashmi, A Grover",
            "publication": "2016 29th International Conference on VLSI Design and 2016 15th \u2026, 2016",
            "cited_by": {
                "value": 4,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8620193338525344086",
                "serpapi_link": "https://serpapi.com/search.json?cites=8620193338525344086&engine=google_scholar&hl=en",
                "cites_id": "8620193338525344086"
            },
            "year": "2016"
        },
        {
            "title": "Area compact 5T portless SRAM cell for high density cache in 65nm CMOS",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:ufrVoPGSRksC",
            "citation_id": "uDOo1fUAAAAJ:ufrVoPGSRksC",
            "authors": "JK Yadav, P Das, A Jain, A Grover",
            "publication": "2015 19th International Symposium on VLSI Design and Test, 1-4, 2015",
            "cited_by": {
                "value": 4,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15525252640542436232",
                "serpapi_link": "https://serpapi.com/search.json?cites=15525252640542436232&engine=google_scholar&hl=en",
                "cites_id": "15525252640542436232"
            },
            "year": "2015"
        },
        {
            "title": "Statistical analysis of 64mb sram for optimizing yield and write performance",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:Tyk-4Ss8FVUC",
            "citation_id": "uDOo1fUAAAAJ:Tyk-4Ss8FVUC",
            "authors": "G Narang, P Sharma, M Jain, A Grover",
            "publication": "2015 28th International Conference on VLSI Design, 411-416, 2015",
            "cited_by": {
                "value": 4,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8632176035451300642",
                "serpapi_link": "https://serpapi.com/search.json?cites=8632176035451300642&engine=google_scholar&hl=en",
                "cites_id": "8632176035451300642"
            },
            "year": "2015"
        },
        {
            "title": "Design & Benchmark of Single Bit & Multi Bit Sequential Elements in 65nm for Low Standby Power Consumption",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:r0BpntZqJG4C",
            "citation_id": "uDOo1fUAAAAJ:r0BpntZqJG4C",
            "authors": "SN Dwivedi, AK Seth, A Grover",
            "publication": "2020 24th International Symposium on VLSI Design and Test (VDAT), 1-6, 2020",
            "cited_by": {
                "value": 3,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17322095307170984934",
                "serpapi_link": "https://serpapi.com/search.json?cites=17322095307170984934&engine=google_scholar&hl=en",
                "cites_id": "17322095307170984934"
            },
            "year": "2020"
        },
        {
            "title": "A 0.9 V 64Mb 6T SRAM cell with Read and Write assist schemes in 65nm LSTP technology",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:4JMBOYKVnBMC",
            "citation_id": "uDOo1fUAAAAJ:4JMBOYKVnBMC",
            "authors": "A Mishra, A Grover",
            "publication": "2020 24th International Symposium on VLSI Design and Test (VDAT), 1-4, 2020",
            "cited_by": {
                "value": 3,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13611529034795784182",
                "serpapi_link": "https://serpapi.com/search.json?cites=13611529034795784182&engine=google_scholar&hl=en",
                "cites_id": "13611529034795784182"
            },
            "year": "2020"
        },
        {
            "title": "Diagnostic circuit for latent fault detection in SRAM row decoder",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:hFOr9nPyWt4C",
            "citation_id": "uDOo1fUAAAAJ:hFOr9nPyWt4C",
            "authors": "S Singh, V Gupta, A Grover, KJ Dhori",
            "publication": "2020 21st International Symposium on Quality Electronic Design (ISQED), 395-400, 2020",
            "cited_by": {
                "value": 3,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=34061156839876375",
                "serpapi_link": "https://serpapi.com/search.json?cites=34061156839876375&engine=google_scholar&hl=en",
                "cites_id": "34061156839876375"
            },
            "year": "2020"
        },
        {
            "title": "Floorplan and congestion aware framework for optimal SRAM selection for memory subsystems",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:qjMakFHDy7sC",
            "citation_id": "uDOo1fUAAAAJ:qjMakFHDy7sC",
            "authors": "G Narang, A Fell, PR Gupta, A Grover",
            "publication": "2015 28th IEEE International System-on-Chip Conference (SOCC), 105-110, 2015",
            "cited_by": {
                "value": 3,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1012808776386343674",
                "serpapi_link": "https://serpapi.com/search.json?cites=1012808776386343674&engine=google_scholar&hl=en",
                "cites_id": "1012808776386343674"
            },
            "year": "2015"
        },
        {
            "title": "Comparative analysis of SRAM cells in sub-threshold region in 65nm",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:LkGwnXOMwfcC",
            "citation_id": "uDOo1fUAAAAJ:LkGwnXOMwfcC",
            "authors": "R Madan, R Gupta, BS Nirwan, A Grover",
            "publication": "2015 International Conference on Advances in Computer Engineering and \u2026, 2015",
            "cited_by": {
                "value": 3,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17222878938607536840",
                "serpapi_link": "https://serpapi.com/search.json?cites=17222878938607536840&engine=google_scholar&hl=en",
                "cites_id": "17222878938607536840"
            },
            "year": "2015"
        },
        {
            "title": "Sram dimensioned to provide beta ratio supporting read stability and reduced write time",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:eQOLeE2rZwMC",
            "citation_id": "uDOo1fUAAAAJ:eQOLeE2rZwMC",
            "authors": "O Callen, A Grover, T Roy",
            "publication": "US Patent App. 13/594,064, 2013",
            "cited_by": {
                "value": 3,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2346467643103718326",
                "serpapi_link": "https://serpapi.com/search.json?cites=2346467643103718326&engine=google_scholar&hl=en",
                "cites_id": "2346467643103718326"
            },
            "year": "2013"
        },
        {
            "title": "Tagged memory operated at lower vmin in error tolerant system",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:NMxIlDl6LWMC",
            "citation_id": "uDOo1fUAAAAJ:NMxIlDl6LWMC",
            "authors": "N Chawla, G Desoli, A Grover, T Boesch, SP Singh, M Ayodhyawasi",
            "publication": "US Patent App. 17/012,501, 2021",
            "cited_by": {
                "value": 2,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15142382881705119350",
                "serpapi_link": "https://serpapi.com/search.json?cites=15142382881705119350&engine=google_scholar&hl=en",
                "cites_id": "15142382881705119350"
            },
            "year": "2021"
        },
        {
            "title": "Design and benchmark of iso-stable high density 4t sram cells for 64mb arrays in 65nm lstp",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:maZDTaKrznsC",
            "citation_id": "uDOo1fUAAAAJ:maZDTaKrznsC",
            "authors": "R Kumar, S Baunthiyal, R Tewari, DVS Ganesh, ATC Gowda, R Yadav, ...",
            "publication": "2020 IEEE 17th India Council International Conference (INDICON), 1-7, 2020",
            "cited_by": {
                "value": 2,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2949466293248829653",
                "serpapi_link": "https://serpapi.com/search.json?cites=2949466293248829653&engine=google_scholar&hl=en",
                "cites_id": "2949466293248829653"
            },
            "year": "2020"
        },
        {
            "title": "An effective test methodology enabling detection of weak bits in SRAMs: Case study in 28nm FDSOI",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:3fE2CSJIrl8C",
            "citation_id": "uDOo1fUAAAAJ:3fE2CSJIrl8C",
            "authors": "N Batra, AK Gundu, MS Hashmi, GS Visweswaran, A Grover",
            "publication": "2016 20th International Symposium on VLSI Design and Test (VDAT), 1-6, 2016",
            "cited_by": {
                "value": 2,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16817695297256284286",
                "serpapi_link": "https://serpapi.com/search.json?cites=16817695297256284286&engine=google_scholar&hl=en",
                "cites_id": "16817695297256284286"
            },
            "year": "2016"
        },
        {
            "title": "Design for Reliability m Nanometer Scale Era",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:dhFuZR0502QC",
            "citation_id": "uDOo1fUAAAAJ:dhFuZR0502QC",
            "authors": "A Grover",
            "publication": "Retrieved February 10, 2004",
            "cited_by": {
                "value": 2,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8438280058320252063",
                "serpapi_link": "https://serpapi.com/search.json?cites=8438280058320252063&engine=google_scholar&hl=en",
                "cites_id": "8438280058320252063"
            },
            "year": "2004"
        },
        {
            "title": "Methodology to Estimate Robustness of Layouts of Radiation Hardened Flip-Flops to High Energy Radiations",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:blknAaTinKkC",
            "citation_id": "uDOo1fUAAAAJ:blknAaTinKkC",
            "authors": "K Pandey, A Grover, A Jain",
            "publication": "2020 IEEE 17th India Council International Conference (INDICON), 1-6, 2020",
            "cited_by": {
                "value": 1,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15491295323882216652",
                "serpapi_link": "https://serpapi.com/search.json?cites=15491295323882216652&engine=google_scholar&hl=en",
                "cites_id": "15491295323882216652"
            },
            "year": "2020"
        },
        {
            "title": "Actively Compensated Read Assist Technique for 0.6 V Operation of 16 Mb High Density SRAM in 65nm LSTP",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:k_IJM867U9cC",
            "citation_id": "uDOo1fUAAAAJ:k_IJM867U9cC",
            "authors": "B Iqbal, M Arij, T Bansal, A Grover",
            "publication": "2020 IEEE 17th India Council International Conference (INDICON), 1-7, 2020",
            "cited_by": {
                "value": 1,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=937704565803484461",
                "serpapi_link": "https://serpapi.com/search.json?cites=937704565803484461&engine=google_scholar&hl=en",
                "cites_id": "937704565803484461"
            },
            "year": "2020"
        },
        {
            "title": "Design of Sense Amplifier for Wide Voltage Range Operation of Split Supply Memories in 22nm HKMG CMOS Technology",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:qUcmZB5y_30C",
            "citation_id": "uDOo1fUAAAAJ:qUcmZB5y_30C",
            "authors": "V Patil, A Grover, A Parashar",
            "publication": "2020 33rd International Conference on VLSI Design and 2020 19th \u2026, 2020",
            "cited_by": {
                "value": 1,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=978778905366785387",
                "serpapi_link": "https://serpapi.com/search.json?cites=978778905366785387&engine=google_scholar&hl=en",
                "cites_id": "978778905366785387"
            },
            "year": "2020"
        },
        {
            "title": "A 81nW Error Amplifier Design for Ultra Low Leakage Retention Mode Operation of 4Mb SRAM Array in 40nm LSTP Technology",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:4TOpqqG69KYC",
            "citation_id": "uDOo1fUAAAAJ:4TOpqqG69KYC",
            "authors": "A Mamgain, A Grover",
            "publication": "2018 31st IEEE International System-on-Chip Conference (SOCC), 203-208, 2018",
            "cited_by": {
                "value": 1,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15501251670665885333",
                "serpapi_link": "https://serpapi.com/search.json?cites=15501251670665885333&engine=google_scholar&hl=en",
                "cites_id": "15501251670665885333"
            },
            "year": "2018"
        },
        {
            "title": "Comparison of SRAM Cell Layout Topologies to Estimate Improvement in SER Robustness in 28FDSOI and 40\u00e1nm Technologies",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:kNdYIx-mwKoC",
            "citation_id": "uDOo1fUAAAAJ:kNdYIx-mwKoC",
            "authors": "A Ilakal, A Grover",
            "publication": "International Symposium on VLSI Design and Test, 414-420, 2017",
            "cited_by": {
                "value": 1,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4611729842101324201",
                "serpapi_link": "https://serpapi.com/search.json?cites=4611729842101324201&engine=google_scholar&hl=en",
                "cites_id": "4611729842101324201"
            },
            "year": "2017"
        },
        {
            "title": "Scan Chain Adaptation through ECO",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:Se3iqnhoufwC",
            "citation_id": "uDOo1fUAAAAJ:Se3iqnhoufwC",
            "authors": "S Pathak, A Grover, J Singh, M Pohit, AS Baghel, G Kaur",
            "publication": "2016 IEEE 25th Asian Test Symposium (ATS), 107-112, 2016",
            "cited_by": {
                "value": 1,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17502355782110623124",
                "serpapi_link": "https://serpapi.com/search.json?cites=17502355782110623124&engine=google_scholar&hl=en",
                "cites_id": "17502355782110623124"
            },
            "year": "2016"
        },
        {
            "title": "A method to estimate effectiveness of weak bit test: Comparison of weak pMOS and WL boost based test-28nm FDSOI implementation",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:0EnyYjriUFMC",
            "citation_id": "uDOo1fUAAAAJ:0EnyYjriUFMC",
            "authors": "N Batra, S Kaushik, AK Gundu, MS Hashmi, GS Visweswaran, A Grover",
            "publication": "2016 29th IEEE International System-on-Chip Conference (SOCC), 47-51, 2016",
            "cited_by": {
                "value": 1,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8446713550663066879",
                "serpapi_link": "https://serpapi.com/search.json?cites=8446713550663066879&engine=google_scholar&hl=en",
                "cites_id": "8446713550663066879"
            },
            "year": "2016"
        },
        {
            "title": "Comparative performance evaluation of address decoding schemes: SRAM design perspective",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:_FxGoFyzp5QC",
            "citation_id": "uDOo1fUAAAAJ:_FxGoFyzp5QC",
            "authors": "A Jain, R Malhotra, R Kaur, A Grover, S Chawla",
            "publication": "2015 IEEE International Conference on Electronics, Computing and \u2026, 2015",
            "cited_by": {
                "value": 1,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16342332900062237112",
                "serpapi_link": "https://serpapi.com/search.json?cites=16342332900062237112&engine=google_scholar&hl=en",
                "cites_id": "16342332900062237112"
            },
            "year": "2015"
        },
        {
            "title": "Memory management device, system and method",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:isC4tDSrTZIC",
            "citation_id": "uDOo1fUAAAAJ:isC4tDSrTZIC",
            "authors": "N Chawla, T Roy, A Grover",
            "publication": "US Patent 11,257,543, 2022",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2022"
        },
        {
            "title": "Design Of High Density Memory Cell Library For Low Voltage Operation In 65nm LSTP Technology",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:ldfaerwXgEUC",
            "citation_id": "uDOo1fUAAAAJ:ldfaerwXgEUC",
            "authors": "A Saxena, S Bansal, D Sharma, P Kumari, SK Singh, P Kapil, B Iqbal, ...",
            "publication": "2021 IEEE 18th India Council International Conference (INDICON), 1-7, 2021",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2021"
        },
        {
            "title": "ChaCha20-in-Memory for Side-Channel Resistance in IoT Edge-Node Devices",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:lSLTfruPkqcC",
            "citation_id": "uDOo1fUAAAAJ:lSLTfruPkqcC",
            "authors": "M Aamir, S Sharma, A Grover",
            "publication": "IEEE Open Journal of Circuits and Systems 2, 833-842, 2021",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2021"
        },
        {
            "title": "A 585mV, 16.6 fJ/cycle, 0.2 \u03bcW Variation Tolerant Scannable Hybrid Flip-Flop in 65nm CMOS LSTP",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:M05iB0D1s5AC",
            "citation_id": "uDOo1fUAAAAJ:M05iB0D1s5AC",
            "authors": "S Kar, A Grover",
            "publication": "2021 IEEE Asia Pacific Conference on Postgraduate Research in \u2026, 2021",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2021"
        },
        {
            "title": "Process Compensated Diagnostic Circuit For Impending Fault Detection In SRAM Write Drivers",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:70eg2SAEIzsC",
            "citation_id": "uDOo1fUAAAAJ:70eg2SAEIzsC",
            "authors": "S Bansal, A Grover",
            "publication": "2021 IEEE Asia Pacific Conference on Circuit and Systems (APCCAS), 185-188, 2021",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2021"
        },
        {
            "title": "In-memory compute array with integrated bias elements",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:J_g5lzvAfSwC",
            "citation_id": "uDOo1fUAAAAJ:J_g5lzvAfSwC",
            "authors": "A Grover, T Roy, N Chawla",
            "publication": "US Patent App. 17/375,945, 2021",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2021"
        },
        {
            "title": "In-memory compute array with integrated bias elements",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:bEWYMUwI8FkC",
            "citation_id": "uDOo1fUAAAAJ:bEWYMUwI8FkC",
            "authors": "A Grover, T Roy, N Chawla",
            "publication": "US Patent 11,094,376, 2021",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2021"
        },
        {
            "title": "Streaming access memory device, system and method",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:NaGl4SEjCO4C",
            "citation_id": "uDOo1fUAAAAJ:NaGl4SEjCO4C",
            "authors": "N Chawla, T Boesch, A Grover, SP Singh, G Desoli",
            "publication": "US Patent App. 17/158,875, 2021",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2021"
        },
        {
            "title": "Memory calibration device, system and method",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:RGFaLdJalmkC",
            "citation_id": "uDOo1fUAAAAJ:RGFaLdJalmkC",
            "authors": "T Roy, A Grover",
            "publication": "US Patent App. 17/157,868, 2021",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2021"
        },
        {
            "title": "Computing system power management device, system and method",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:ns9cj8rnVeAC",
            "citation_id": "uDOo1fUAAAAJ:ns9cj8rnVeAC",
            "authors": "N Chawla, A Grover, G Desoli, KJ Dhori, T Boesch, P Kumar",
            "publication": "US Patent App. 17/111,373, 2021",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2021"
        },
        {
            "title": "Memory computing, high-density array",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:hMod-77fHWUC",
            "citation_id": "uDOo1fUAAAAJ:hMod-77fHWUC",
            "authors": "A Grover, T Roy",
            "publication": "US Patent App. 16/994,488, 2021",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2021"
        },
        {
            "title": "Reduced March iC-Test for Detecting Ageing Induced Faults in Memory Address Decoders",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:O3NaXMp0MMsC",
            "citation_id": "uDOo1fUAAAAJ:O3NaXMp0MMsC",
            "authors": "K Anjali, S Saha, A Grover",
            "publication": "2021 34th International Conference on VLSI Design and 2021 20th \u2026, 2021",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2021"
        },
        {
            "title": "A 0.4 \u00b5A Offset, 6ns Sensing-time Multi-level Sense Amplifier for Resistive Non-Volatile Memories in 65nm LSTP Technology",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:BqipwSGYUEgC",
            "citation_id": "uDOo1fUAAAAJ:BqipwSGYUEgC",
            "authors": "F Husain, B Iqbal, A Grover",
            "publication": "2021 34th International Conference on VLSI Design and 2021 20th \u2026, 2021",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2021"
        },
        {
            "title": "SERESSA 2020-16th International School on the Effects of Radiation on Embedded Systems for Space Applications [Society News]",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:35N4QoGY0k4C",
            "citation_id": "uDOo1fUAAAAJ:35N4QoGY0k4C",
            "authors": "R Reis, F Kastensmidt",
            "publication": "IEEE Circuits and Systems Magazine 21 (1), 85-87, 2021",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2021"
        },
        {
            "title": "Implementation of encryption algorithms in SRAM based memory",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:g5m5HwL7SMYC",
            "citation_id": "uDOo1fUAAAAJ:g5m5HwL7SMYC",
            "authors": "M Aamir, A Grover",
            "publication": "IIIT-Delhi, 2021",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2021"
        },
        {
            "title": "AXI Based Three 8-bit Parallel Input to One Serial Output Converter with Priority Management System and Asynchronous Clocks at Input and Output",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:JV2RwH3_ST0C",
            "citation_id": "uDOo1fUAAAAJ:JV2RwH3_ST0C",
            "authors": "M Agrawal, JS Videkar, A Grover",
            "publication": "2020 IEEE 17th India Council International Conference (INDICON), 1-6, 2020",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2020"
        },
        {
            "title": "300MHz to 500MHz Optimization of ARM Cortex M7 for Sensor Fusion SoCs by using Multi-threshold Libraries and Multi-bit Register cells in 16nm FinFET",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:M3NEmzRMIkIC",
            "citation_id": "uDOo1fUAAAAJ:M3NEmzRMIkIC",
            "authors": "N Gupta, A Grover",
            "publication": "2020 IEEE 17th India Council International Conference (INDICON), 1-5, 2020",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2020"
        },
        {
            "title": "Elements for in-memory compute",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:TFP_iSt0sucC",
            "citation_id": "uDOo1fUAAAAJ:TFP_iSt0sucC",
            "authors": "N Chawla, T Roy, A Grover, G Desoli",
            "publication": "US Patent App. 16/890,870, 2020",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2020"
        },
        {
            "title": "A 800MHz, 0.21 pJ, 1.2 V to 6V Level Shifter Using Thin Gate Oxide Devices in 65nm LSTP",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:iH-uZ7U-co4C",
            "citation_id": "uDOo1fUAAAAJ:iH-uZ7U-co4C",
            "authors": "P Shukla, P Singh, T Maheshwari, A Grover, V Rana",
            "publication": "2020 27th IEEE International Conference on Electronics, Circuits and Systems \u2026, 2020",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2020"
        },
        {
            "title": "A 0.47 V-1.17 V 32KB Timing Speculative SRAM in 28nm HKMG CMOS",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:j3f4tGmQtD8C",
            "citation_id": "uDOo1fUAAAAJ:j3f4tGmQtD8C",
            "authors": "M Kumar, A Grover, V Dikshit, V Gupta",
            "publication": "2020 24th International Symposium on VLSI Design and Test (VDAT), 1-5, 2020",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2020"
        },
        {
            "title": "Comparative Analysis and Implementation of Single-ended Sense Amplifier Schemes using 65nm LSTP CMOS Technology",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:e5wmG9Sq2KIC",
            "citation_id": "uDOo1fUAAAAJ:e5wmG9Sq2KIC",
            "authors": "V Verma, F Akhtar, A Grover",
            "publication": "2020 24th International Symposium on VLSI Design and Test (VDAT), 1-6, 2020",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2020"
        },
        {
            "title": "Low voltage, master-slave flip-flop",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:QIV2ME_5wuYC",
            "citation_id": "uDOo1fUAAAAJ:QIV2ME_5wuYC",
            "authors": "AK Tripathi, A Verma, A Grover, DK Bihani, T Roy, T Agrawal",
            "publication": "US Patent 10,637,447, 2020",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2020"
        },
        {
            "title": "Multilevel sense amplifier sensing for phase change memory",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:YFjsv_pBGBYC",
            "citation_id": "uDOo1fUAAAAJ:YFjsv_pBGBYC",
            "authors": "A Tyagi, A Grover, H Rawat",
            "publication": "IIIT-Delhi, 2020",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2020"
        },
        {
            "title": "Low voltage, master-slave flip-flop",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:mVmsd5A6BfQC",
            "citation_id": "uDOo1fUAAAAJ:mVmsd5A6BfQC",
            "authors": "AK Tripathi, A Verma, A Grover, DK Bihani, T Roy, T Agrawal",
            "publication": "US Patent 10,277,207, 2019",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2019"
        },
        {
            "title": "Multilevel rram design using confinement of conducting Filament",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:7PzlFSSx8tAC",
            "citation_id": "uDOo1fUAAAAJ:7PzlFSSx8tAC",
            "authors": "S Kapur, V Gupta, S Saurabh, A Grover",
            "publication": "IIITD-Delhi, 2019",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2019"
        },
        {
            "title": "Impact and detection of partial resistive defects and bias temperature instability on SRAM decoder",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:hC7cP41nSMkC",
            "citation_id": "uDOo1fUAAAAJ:hC7cP41nSMkC",
            "authors": "S Singh, A Grover",
            "publication": "IIIT-Delhi, 2019",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2019"
        },
        {
            "title": "Low phase noise & fast startup crystal oscillator",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:IWHjjKOFINEC",
            "citation_id": "uDOo1fUAAAAJ:IWHjjKOFINEC",
            "authors": "A Pandit, A Grover",
            "publication": "IIIT-Delhi, 2019",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2019"
        },
        {
            "title": "A 28Gbps serializer & deserializer for high speed IO links",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:ZeXyd9-uunAC",
            "citation_id": "uDOo1fUAAAAJ:ZeXyd9-uunAC",
            "authors": "M Awasthi, A Grover",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2019"
        },
        {
            "title": "Actively controlled retention voltage of SRAMs",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:ULOm3_A8WrAC",
            "citation_id": "uDOo1fUAAAAJ:ULOm3_A8WrAC",
            "authors": "A Mamgain, A Grover",
            "publication": "IIIT-Delhi, 2018",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2018"
        },
        {
            "title": "Exploration of test methodologies to detect weak bits in SRAMs",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:vV6vV6tmYwMC",
            "citation_id": "uDOo1fUAAAAJ:vV6vV6tmYwMC",
            "authors": "N Batra, MS Hashmi",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2016"
        },
        {
            "title": "Heterogeneous memory assembly exploration using a floorplan and interconnect aware framework",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:hqOjcs7Dif8C",
            "citation_id": "uDOo1fUAAAAJ:hqOjcs7Dif8C",
            "authors": "PR Gupta, GS Visweswaran, G Narang, A Grover",
            "publication": "2016 29th IEEE International System-on-Chip Conference (SOCC), 290-295, 2016",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2016"
        },
        {
            "title": "New stable loadless 6T dual-port SRAM cell design",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:MXK_kJrjxJIC",
            "citation_id": "uDOo1fUAAAAJ:MXK_kJrjxJIC",
            "authors": "A Ganguly, S Goyal, S Bhatia, A Grover",
            "publication": "2016 20th International Symposium on VLSI Design and Test (VDAT), 1-6, 2016",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2016"
        },
        {
            "title": "Identification of weak bits in SRAM",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:TQgYirikUcIC",
            "citation_id": "uDOo1fUAAAAJ:TQgYirikUcIC",
            "authors": "GA Kumar, MS Hashmi",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2015"
        },
        {
            "title": "Floorplan aware framework for optimal SRAM selection for memory subsystems",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:HDshCWvjkbEC",
            "citation_id": "uDOo1fUAAAAJ:HDshCWvjkbEC",
            "authors": "G Narang, A Fell",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2015"
        },
        {
            "title": "9th Indo Global Summit on",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:_Qo2XoVZTnwC",
            "citation_id": "uDOo1fUAAAAJ:_Qo2XoVZTnwC",
            "authors": "PS Matreja, J Kaur, G Kaur, PML Khanna, AS Grover",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2015"
        },
        {
            "title": "TO STUDY THE CORRELATION OF FOOD HABITS AND ANTHROPOMETRIC MEASURES OF PATIENTS SUFFERING FROM CHOLELITHIASIS",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:RHpTSmoSYBkC",
            "citation_id": "uDOo1fUAAAAJ:RHpTSmoSYBkC",
            "authors": "P Dhawan, PS Matreja, AS Grover, PML Khanna",
            "publication": "Medico Research Chronicles 2 (1), 67-73, 2015",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2015"
        },
        {
            "title": "Ultra-wide voltage range SRAMs\u2013challenges and design of SRAM with operating range of 0.35 V-1.20 V",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:9ZlFYXVOiuMC",
            "citation_id": "uDOo1fUAAAAJ:9ZlFYXVOiuMC",
            "authors": "A Grover",
            "publication": "IIT Delhi, 2015",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2015"
        },
        {
            "title": "Charge Scavenging Gate Coupled Hierarchical Bitline Scheme for Ultra-Low Power SRAMs in 65nm LSTP CMOS",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:RYcK_YlVTxYC",
            "citation_id": "uDOo1fUAAAAJ:RYcK_YlVTxYC",
            "authors": "MK Srivastav, G Soni, U Mittal, R Tewari, R Yadav, A Grover, KJ Dhori, ...",
            "publication": "2021 28th IEEE International Conference on Electronics, Circuits, and \u2026, 0",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": ""
        },
        {
            "title": "2021 34th International Conference on VLSI Design and 2021 20th International Conference on Embedded Systems (VLSID)| 978-1-6654-4087-5/21/$31.00\u00a9 2021 IEEE| DOI: 10.1109 \u2026",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:GnPB-g6toBAC",
            "citation_id": "uDOo1fUAAAAJ:GnPB-g6toBAC",
            "authors": "Z Abbas, I Afanasyev, A Agrawal, S Agrawal, V Agrawal, I Alouani, ...",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": ""
        },
        {
            "title": "VLSID 2020",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=uDOo1fUAAAAJ&pagesize=100&citation_for_view=uDOo1fUAAAAJ:mB3voiENLucC",
            "citation_id": "uDOo1fUAAAAJ:mB3voiENLucC",
            "authors": "A Verma, R Shrestha, V Tyagi, V Rana, F Loh, KK Saluja",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": ""
        }
    ],
    "cited_by": {
        "table": [
            {
                "citations": {
                    "all": 375,
                    "since_2017": 296
                }
            },
            {
                "h_index": {
                    "all": 10,
                    "since_2017": 9
                }
            },
            {
                "i10_index": {
                    "all": 10,
                    "since_2017": 9
                }
            }
        ],
        "graph": [
            {
                "year": 2012,
                "citations": 1
            },
            {
                "year": 2013,
                "citations": 3
            },
            {
                "year": 2014,
                "citations": 13
            },
            {
                "year": 2015,
                "citations": 29
            },
            {
                "year": 2016,
                "citations": 30
            },
            {
                "year": 2017,
                "citations": 44
            },
            {
                "year": 2018,
                "citations": 44
            },
            {
                "year": 2019,
                "citations": 34
            },
            {
                "year": 2020,
                "citations": 85
            },
            {
                "year": 2021,
                "citations": 70
            },
            {
                "year": 2022,
                "citations": 16
            }
        ]
    },
    "co_authors": [
        {
            "name": "Gangaikondan Visweswaran",
            "link": "https://scholar.google.com/citations?user=70avI0UAAAAJ&hl=en",
            "serpapi_link": "https://serpapi.com/search.json?author_id=70avI0UAAAAJ&engine=google_scholar_author&hl=en&num=100&start=0",
            "author_id": "70avI0UAAAAJ",
            "affiliations": "Emeritus Professor, P E S University",
            "email": "Verified email at pes.edu",
            "thumbnail": "https://scholar.google.com/citations/images/avatar_scholar_56.png"
        },
        {
            "name": "Jean-Philippe Noel",
            "link": "https://scholar.google.com/citations?user=PRtMdMUAAAAJ&hl=en",
            "serpapi_link": "https://serpapi.com/search.json?author_id=PRtMdMUAAAAJ&engine=google_scholar_author&hl=en&num=100&start=0",
            "author_id": "PRtMdMUAAAAJ",
            "affiliations": "Research engineer",
            "email": "Verified email at cea.fr",
            "thumbnail": "https://scholar.google.com/citations/images/avatar_scholar_56.png"
        },
        {
            "name": "Bastien Giraud",
            "link": "https://scholar.google.com/citations?user=5TFJgaIAAAAJ&hl=en",
            "serpapi_link": "https://serpapi.com/search.json?author_id=5TFJgaIAAAAJ&engine=google_scholar_author&hl=en&num=100&start=0",
            "author_id": "5TFJgaIAAAAJ",
            "affiliations": "IC Design Research Engineer, cea",
            "email": "Verified email at cea.fr",
            "thumbnail": "https://scholar.google.com/citations/images/avatar_scholar_56.png"
        },
        {
            "name": "Edith BEIGNE",
            "link": "https://scholar.google.com/citations?user=mr-DwkYAAAAJ&hl=en",
            "serpapi_link": "https://serpapi.com/search.json?author_id=mr-DwkYAAAAJ&engine=google_scholar_author&hl=en&num=100&start=0",
            "author_id": "mr-DwkYAAAAJ",
            "affiliations": "CEA",
            "email": "Verified email at cea.fr",
            "thumbnail": "https://scholar.google.com/citations/images/avatar_scholar_56.png"
        },
        {
            "name": "Philippe Roche",
            "link": "https://scholar.google.com/citations?user=MvSsscAAAAAJ&hl=en",
            "serpapi_link": "https://serpapi.com/search.json?author_id=MvSsscAAAAAJ&engine=google_scholar_author&hl=en&num=100&start=0",
            "author_id": "MvSsscAAAAAJ",
            "affiliations": "Fellow",
            "email": "Verified email at st.com",
            "thumbnail": "https://scholar.googleusercontent.com/citations?view_op=small_photo&user=MvSsscAAAAAJ&citpid=1"
        },
        {
            "name": "Mohammad S. Hashmi",
            "link": "https://scholar.google.com/citations?user=oEJfDLkAAAAJ&hl=en",
            "serpapi_link": "https://serpapi.com/search.json?author_id=oEJfDLkAAAAJ&engine=google_scholar_author&hl=en&num=100&start=0",
            "author_id": "oEJfDLkAAAAJ",
            "affiliations": "IIIT Delhi, Nazarbayev University, University of Calgary, Cardiff University",
            "email": "Verified email at ucalgary.ca",
            "thumbnail": "https://scholar.googleusercontent.com/citations?view_op=small_photo&user=oEJfDLkAAAAJ&citpid=3"
        },
        {
            "name": "Shagun Kapur",
            "link": "https://scholar.google.com/citations?user=QSNqXF8AAAAJ&hl=en",
            "serpapi_link": "https://serpapi.com/search.json?author_id=QSNqXF8AAAAJ&engine=google_scholar_author&hl=en&num=100&start=0",
            "author_id": "QSNqXF8AAAAJ",
            "affiliations": "Graduate Student, UC San Diego",
            "email": "Verified email at iiitd.ac.in",
            "thumbnail": "https://scholar.googleusercontent.com/citations?view_op=small_photo&user=QSNqXF8AAAAJ&citpid=1"
        },
        {
            "name": "Sneh Saurabh",
            "link": "https://scholar.google.com/citations?user=V7XGG2AAAAAJ&hl=en",
            "serpapi_link": "https://serpapi.com/search.json?author_id=V7XGG2AAAAAJ&engine=google_scholar_author&hl=en&num=100&start=0",
            "author_id": "V7XGG2AAAAAJ",
            "affiliations": "IIIT, Delhi",
            "email": "Verified email at iiitd.ac.in",
            "thumbnail": "https://scholar.googleusercontent.com/citations?view_op=small_photo&user=V7XGG2AAAAAJ&citpid=1"
        },
        {
            "name": "Anil Kumar Gundu",
            "link": "https://scholar.google.com/citations?user=6KkNgOAAAAAJ&hl=en",
            "serpapi_link": "https://serpapi.com/search.json?author_id=6KkNgOAAAAAJ&engine=google_scholar_author&hl=en&num=100&start=0",
            "author_id": "6KkNgOAAAAAJ",
            "affiliations": "HKUST",
            "email": "Verified email at iiitd.ac.in",
            "thumbnail": "https://scholar.googleusercontent.com/citations?view_op=small_photo&user=6KkNgOAAAAAJ&citpid=2"
        },
        {
            "name": "Nitin Chawla",
            "link": "https://scholar.google.com/citations?user=2tlmrm8AAAAJ&hl=en",
            "serpapi_link": "https://serpapi.com/search.json?author_id=2tlmrm8AAAAJ&engine=google_scholar_author&hl=en&num=100&start=0",
            "author_id": "2tlmrm8AAAAJ",
            "affiliations": "Fellow@STMicroelectronics",
            "email": "Verified email at st.com",
            "thumbnail": "https://scholar.googleusercontent.com/citations?view_op=small_photo&user=2tlmrm8AAAAJ&citpid=1"
        },
        {
            "name": "Alexander Fell",
            "link": "https://scholar.google.com/citations?user=OBn0xd8AAAAJ&hl=en",
            "serpapi_link": "https://serpapi.com/search.json?author_id=OBn0xd8AAAAJ&engine=google_scholar_author&hl=en&num=100&start=0",
            "author_id": "OBn0xd8AAAAJ",
            "affiliations": "Singapore Institute of Technology",
            "email": "Verified email at iiitd.ac.in",
            "thumbnail": "https://scholar.googleusercontent.com/citations?view_op=small_photo&user=OBn0xd8AAAAJ&citpid=3"
        },
        {
            "name": "Anurag Singh Baghel",
            "link": "https://scholar.google.com/citations?user=vemDaCEAAAAJ&hl=en",
            "serpapi_link": "https://serpapi.com/search.json?author_id=vemDaCEAAAAJ&engine=google_scholar_author&hl=en&num=100&start=0",
            "author_id": "vemDaCEAAAAJ",
            "affiliations": "Gautam Buddha University, Greater NOIDA, India",
            "email": "Verified email at gbu.ac.in",
            "thumbnail": "https://scholar.googleusercontent.com/citations?view_op=small_photo&user=vemDaCEAAAAJ&citpid=2"
        },
        {
            "name": "J S Singh",
            "link": "https://scholar.google.com/citations?user=3zcZsbUAAAAJ&hl=en",
            "serpapi_link": "https://serpapi.com/search.json?author_id=3zcZsbUAAAAJ&engine=google_scholar_author&hl=en&num=100&start=0",
            "author_id": "3zcZsbUAAAAJ",
            "affiliations": "Professor of Botany, Banaras Hindu University",
            "email": "Verified email at bhu.ac.in",
            "thumbnail": "https://scholar.googleusercontent.com/citations?view_op=small_photo&user=3zcZsbUAAAAJ&citpid=1"
        }
    ]
}