INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Truong/Desktop/digital_design/Max_Diff_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Max_Diff_Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Truong/Desktop/digital_design/Max_Diff_Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Max_Diff_Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Truong/Desktop/digital_design/Max_Diff/Max_Diff.srcs/sim_1/new/Post_Synthesis_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Post_Synthesis_tb'
