{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 22 19:06:36 2018 " "Info: Processing started: Tue May 22 19:06:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off EN0 -c EN0 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EN0 -c EN0 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "AND EM0 13.068 ns Longest " "Info: Longest tpd from source pin \"AND\" to destination pin \"EM0\" is 13.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns AND 1 PIN PIN_74 1 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_74; Fanout = 1; PIN Node = 'AND'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { AND } "NODE_NAME" } } { "EN0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/EN0/EN0.bdf" { { 496 8 176 512 "AND" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.065 ns) + CELL(0.278 ns) 7.236 ns inst12~354 2 COMB LCCOMB_X1_Y5_N6 1 " "Info: 2: + IC(6.065 ns) + CELL(0.278 ns) = 7.236 ns; Loc. = LCCOMB_X1_Y5_N6; Fanout = 1; COMB Node = 'inst12~354'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.343 ns" { AND inst12~354 } "NODE_NAME" } } { "EN0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/EN0/EN0.bdf" { { 616 384 448 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.545 ns) 8.097 ns inst12~355 3 COMB LCCOMB_X1_Y5_N16 1 " "Info: 3: + IC(0.316 ns) + CELL(0.545 ns) = 8.097 ns; Loc. = LCCOMB_X1_Y5_N16; Fanout = 1; COMB Node = 'inst12~355'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { inst12~354 inst12~355 } "NODE_NAME" } } { "EN0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/EN0/EN0.bdf" { { 616 384 448 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.319 ns) 8.716 ns inst13 4 COMB LCCOMB_X1_Y5_N0 1 " "Info: 4: + IC(0.300 ns) + CELL(0.319 ns) = 8.716 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { inst12~355 inst13 } "NODE_NAME" } } { "EN0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/EN0/EN0.bdf" { { 600 680 744 648 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(2.890 ns) 13.068 ns EM0 5 PIN PIN_11 0 " "Info: 5: + IC(1.462 ns) + CELL(2.890 ns) = 13.068 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'EM0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.352 ns" { inst13 EM0 } "NODE_NAME" } } { "EN0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/EN0/EN0.bdf" { { 616 792 968 632 "EM0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.925 ns ( 37.69 % ) " "Info: Total cell delay = 4.925 ns ( 37.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.143 ns ( 62.31 % ) " "Info: Total interconnect delay = 8.143 ns ( 62.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.068 ns" { AND inst12~354 inst12~355 inst13 EM0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.068 ns" { AND {} AND~combout {} inst12~354 {} inst12~355 {} inst13 {} EM0 {} } { 0.000ns 0.000ns 6.065ns 0.316ns 0.300ns 1.462ns } { 0.000ns 0.893ns 0.278ns 0.545ns 0.319ns 2.890ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 22 19:06:37 2018 " "Info: Processing ended: Tue May 22 19:06:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
