Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tongjie/ChampSim-master/ipc1_public/server_018.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3621315 heartbeat IPC: 2.76143 cumulative IPC: 2.76143 (Simulation time: 0 hr 0 min 29 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7247251 heartbeat IPC: 2.75791 cumulative IPC: 2.75967 (Simulation time: 0 hr 0 min 59 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10725491 heartbeat IPC: 2.87502 cumulative IPC: 2.79708 (Simulation time: 0 hr 1 min 25 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14241125 heartbeat IPC: 2.84444 cumulative IPC: 2.80877 (Simulation time: 0 hr 1 min 51 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 17863147 heartbeat IPC: 2.76089 cumulative IPC: 2.79906 (Simulation time: 0 hr 2 min 18 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 17863147 (Simulation time: 0 hr 2 min 18 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 36035504 heartbeat IPC: 0.550286 cumulative IPC: 0.550286 (Simulation time: 0 hr 2 min 55 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 54293921 heartbeat IPC: 0.547693 cumulative IPC: 0.548986 (Simulation time: 0 hr 3 min 33 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 72478528 heartbeat IPC: 0.549916 cumulative IPC: 0.549296 (Simulation time: 0 hr 4 min 13 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 90601333 heartbeat IPC: 0.551791 cumulative IPC: 0.549917 (Simulation time: 0 hr 4 min 51 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 108732054 heartbeat IPC: 0.55155 cumulative IPC: 0.550243 (Simulation time: 0 hr 5 min 28 sec) 
Finished CPU 0 instructions: 50000002 cycles: 90868908 cumulative IPC: 0.550243 (Simulation time: 0 hr 5 min 28 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.550243 instructions: 50000002 cycles: 90868908
L1D TOTAL     ACCESS:   18848408  HIT:   16630543  MISS:    2217865
L1D LOAD      ACCESS:    7144992  HIT:    6412232  MISS:     732760
L1D RFO       ACCESS:    5833752  HIT:    4881275  MISS:     952477
L1D PREFETCH  ACCESS:    5869664  HIT:    5337036  MISS:     532628
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   16414807  ISSUED:   16029306  USEFUL:     580410  USELESS:     709413
L1D AVERAGE MISS LATENCY: 173.886 cycles
L1I TOTAL     ACCESS:   13411779  HIT:   10729563  MISS:    2682216
L1I LOAD      ACCESS:   10084291  HIT:    9397919  MISS:     686372
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    3327488  HIT:    1331644  MISS:    1995844
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   36378560  ISSUED:   19747043  USEFUL:    3182378  USELESS:     511788
L1I AVERAGE MISS LATENCY: 17.3455 cycles
L2C TOTAL     ACCESS:    7392139  HIT:    5532338  MISS:    1859801
L2C LOAD      ACCESS:    1128610  HIT:     829194  MISS:     299416
L2C RFO       ACCESS:     951879  HIT:      20175  MISS:     931704
L2C PREFETCH  ACCESS:    4141565  HIT:    3515396  MISS:     626169
L2C WRITEBACK ACCESS:    1170085  HIT:    1167573  MISS:       2512
L2C PREFETCH  REQUESTED:    9579490  ISSUED:    9337280  USEFUL:      75965  USELESS:    1181939
L2C AVERAGE MISS LATENCY: 212.814 cycles
LLC TOTAL     ACCESS:    4084636  HIT:    2654564  MISS:    1430072
LLC LOAD      ACCESS:     299369  HIT:     198265  MISS:     101104
LLC RFO       ACCESS:     931703  HIT:     137868  MISS:     793835
LLC PREFETCH  ACCESS:    1752793  HIT:    1219615  MISS:     533178
LLC WRITEBACK ACCESS:    1100771  HIT:    1098816  MISS:       1955
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      90274  USELESS:    1092467
LLC AVERAGE MISS LATENCY: 274.845 cycles
Major fault: 0 Minor fault: 22442
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     400278  ROW_BUFFER_MISS:    1027634
 DBUS_CONGESTED:    1415069
 WQ ROW_BUFFER_HIT:     266614  ROW_BUFFER_MISS:     625639  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.7114% MPKI: 0.47678 Average ROB Occupancy at Mispredict: 194.512

Branch types
NOT_BRANCH: 41741008 83.482%
BRANCH_DIRECT_JUMP: 458652 0.917304%
BRANCH_INDIRECT: 48282 0.096564%
BRANCH_CONDITIONAL: 5930881 11.8618%
BRANCH_DIRECT_CALL: 744230 1.48846%
BRANCH_INDIRECT_CALL: 166336 0.332672%
BRANCH_RETURN: 910589 1.82118%
BRANCH_OTHER: 0 0%

