#-----------------------------------------------------------
# PlanAhead v14.2
# Build 194362 by xbuild on Fri Jul 20 18:52:36 MDT 2012
# Start of session at: Tue Apr 09 21:53:14 2013
# Process ID: 380
# Log file: Z:/Prueba_led/planAhead_run_2/planAhead.log
# Journal file: Z:/Prueba_led/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source Z:/Prueba_led/pa.fromHdl.tcl
# create_project -name Prueba_led -dir "Z:/Prueba_led/planAhead_run_4" -part xc3s1200efg320-5
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 329.199 ; gain = 27.844
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "led.ucf" [current_fileset -constrset]
Adding file 'Z:/Prueba_led/led.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {led.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top led $srcset
# add_files [list {led.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s1200efg320-5
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "Z:/Prueba_led/led.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [Z:/Prueba_led/led.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'led' [Z:/Prueba_led/led.ucf:3]
Finished Parsing UCF File [Z:/Prueba_led/led.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: d7a2dbb4
open_rtl_design: Time (s): elapsed = 00:00:22 . Memory (MB): peak = 403.055 ; gain = 71.578
startgroup
set_property package_pin J15 [get_ports led2]
endgroup
startgroup
set_property package_pin K15 [get_ports led3]
endgroup
startgroup
set_property package_pin K14 [get_ports led4]
endgroup
startgroup
set_property package_pin R17 [get_ports sw1]
endgroup
startgroup
set_property package_pin N17 [get_ports sw2]
endgroup
startgroup
set_property package_pin L3 [get_ports sw3]
endgroup
set_property package_pin "" [get_ports [list  sw4]]
startgroup
set_property package_pin L13 [get_ports sw3]
endgroup
startgroup
set_property package_pin L14 [get_ports sw4]
endgroup
save_design
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
