

================================================================
== Vitis HLS Report for 'mult_hw_Pipeline_mult_outer_mult_middle'
================================================================
* Date:           Fri Nov 22 21:50:14 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matmul
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.304 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4101|     4101|  41.010 us|  41.010 us|  4101|  4101|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mult_outer_mult_middle  |     4099|     4099|         5|          1|          1|  4096|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.23>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %mult_inner"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_3 = load i7 %i"   --->   Operation 15 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [matmul.cpp:44]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_3"   --->   Operation 17 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_udiv = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty, i2 0"   --->   Operation 18 'bitconcatenate' 'p_udiv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.64ns)   --->   "%icmp_ln44 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [matmul.cpp:44]   --->   Operation 20 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.75ns)   --->   "%add_ln44 = add i13 %indvar_flatten_load, i13 1" [matmul.cpp:44]   --->   Operation 21 'add' 'add_ln44' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc66, void %writeC.exitStub" [matmul.cpp:44]   --->   Operation 22 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [matmul.cpp:47]   --->   Operation 23 'load' 'j_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.59ns)   --->   "%icmp_ln47 = icmp_eq  i7 %j_load, i7 64" [matmul.cpp:47]   --->   Operation 24 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.30ns)   --->   "%select_ln44 = select i1 %icmp_ln47, i7 0, i7 %j_load" [matmul.cpp:44]   --->   Operation 25 'select' 'select_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln44_1 = add i7 %i_3, i7 1" [matmul.cpp:44]   --->   Operation 26 'add' 'add_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.30ns)   --->   "%select_ln44_1 = select i1 %icmp_ln47, i7 %add_ln44_1, i7 %i_3" [matmul.cpp:44]   --->   Operation 27 'select' 'select_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i7 %select_ln44_1" [matmul.cpp:44]   --->   Operation 28 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_29 = trunc i7 %add_ln44_1" [matmul.cpp:44]   --->   Operation 29 'trunc' 'empty_29' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_udiv48_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_29, i2 0" [matmul.cpp:44]   --->   Operation 30 'bitconcatenate' 'p_udiv48_mid1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.30ns)   --->   "%select_ln44_2 = select i1 %icmp_ln47, i8 %p_udiv48_mid1, i8 %p_udiv" [matmul.cpp:44]   --->   Operation 31 'select' 'select_ln44_2' <Predicate = (!icmp_ln44)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i8 %select_ln44_2" [matmul.cpp:44]   --->   Operation 32 'zext' 'zext_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%A_V_addr = getelementptr i8 %A_V, i64 0, i64 %zext_ln44"   --->   Operation 33 'getelementptr' 'A_V_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.62ns)   --->   "%A_V_load = load i8 %A_V_addr" [matmul.cpp:44]   --->   Operation 34 'load' 'A_V_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%A_V_1_addr = getelementptr i8 %A_V_1, i64 0, i64 %zext_ln44"   --->   Operation 35 'getelementptr' 'A_V_1_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.62ns)   --->   "%A_V_1_load = load i8 %A_V_1_addr" [matmul.cpp:44]   --->   Operation 36 'load' 'A_V_1_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%A_V_2_addr = getelementptr i8 %A_V_2, i64 0, i64 %zext_ln44"   --->   Operation 37 'getelementptr' 'A_V_2_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (0.62ns)   --->   "%A_V_2_load = load i8 %A_V_2_addr" [matmul.cpp:44]   --->   Operation 38 'load' 'A_V_2_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%A_V_3_addr = getelementptr i8 %A_V_3, i64 0, i64 %zext_ln44"   --->   Operation 39 'getelementptr' 'A_V_3_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (0.62ns)   --->   "%A_V_3_load = load i8 %A_V_3_addr" [matmul.cpp:44]   --->   Operation 40 'load' 'A_V_3_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%A_V_4_addr = getelementptr i8 %A_V_4, i64 0, i64 %zext_ln44"   --->   Operation 41 'getelementptr' 'A_V_4_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (0.62ns)   --->   "%A_V_4_load = load i8 %A_V_4_addr" [matmul.cpp:44]   --->   Operation 42 'load' 'A_V_4_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%A_V_5_addr = getelementptr i8 %A_V_5, i64 0, i64 %zext_ln44"   --->   Operation 43 'getelementptr' 'A_V_5_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.62ns)   --->   "%A_V_5_load = load i8 %A_V_5_addr" [matmul.cpp:44]   --->   Operation 44 'load' 'A_V_5_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%A_V_6_addr = getelementptr i8 %A_V_6, i64 0, i64 %zext_ln44"   --->   Operation 45 'getelementptr' 'A_V_6_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (0.62ns)   --->   "%A_V_6_load = load i8 %A_V_6_addr" [matmul.cpp:44]   --->   Operation 46 'load' 'A_V_6_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%A_V_7_addr = getelementptr i8 %A_V_7, i64 0, i64 %zext_ln44"   --->   Operation 47 'getelementptr' 'A_V_7_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (0.62ns)   --->   "%A_V_7_load = load i8 %A_V_7_addr" [matmul.cpp:44]   --->   Operation 48 'load' 'A_V_7_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%A_V_8_addr = getelementptr i8 %A_V_8, i64 0, i64 %zext_ln44"   --->   Operation 49 'getelementptr' 'A_V_8_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (0.62ns)   --->   "%A_V_8_load = load i8 %A_V_8_addr" [matmul.cpp:44]   --->   Operation 50 'load' 'A_V_8_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%A_V_9_addr = getelementptr i8 %A_V_9, i64 0, i64 %zext_ln44"   --->   Operation 51 'getelementptr' 'A_V_9_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (0.62ns)   --->   "%A_V_9_load = load i8 %A_V_9_addr" [matmul.cpp:44]   --->   Operation 52 'load' 'A_V_9_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%A_V_10_addr = getelementptr i8 %A_V_10, i64 0, i64 %zext_ln44"   --->   Operation 53 'getelementptr' 'A_V_10_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (0.62ns)   --->   "%A_V_10_load = load i8 %A_V_10_addr" [matmul.cpp:44]   --->   Operation 54 'load' 'A_V_10_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%A_V_11_addr = getelementptr i8 %A_V_11, i64 0, i64 %zext_ln44"   --->   Operation 55 'getelementptr' 'A_V_11_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (0.62ns)   --->   "%A_V_11_load = load i8 %A_V_11_addr" [matmul.cpp:44]   --->   Operation 56 'load' 'A_V_11_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%A_V_12_addr = getelementptr i8 %A_V_12, i64 0, i64 %zext_ln44"   --->   Operation 57 'getelementptr' 'A_V_12_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (0.62ns)   --->   "%A_V_12_load = load i8 %A_V_12_addr" [matmul.cpp:44]   --->   Operation 58 'load' 'A_V_12_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%A_V_13_addr = getelementptr i8 %A_V_13, i64 0, i64 %zext_ln44"   --->   Operation 59 'getelementptr' 'A_V_13_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (0.62ns)   --->   "%A_V_13_load = load i8 %A_V_13_addr" [matmul.cpp:44]   --->   Operation 60 'load' 'A_V_13_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%A_V_14_addr = getelementptr i8 %A_V_14, i64 0, i64 %zext_ln44"   --->   Operation 61 'getelementptr' 'A_V_14_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (0.62ns)   --->   "%A_V_14_load = load i8 %A_V_14_addr" [matmul.cpp:44]   --->   Operation 62 'load' 'A_V_14_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%A_V_15_addr = getelementptr i8 %A_V_15, i64 0, i64 %zext_ln44"   --->   Operation 63 'getelementptr' 'A_V_15_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (0.62ns)   --->   "%A_V_15_load = load i8 %A_V_15_addr" [matmul.cpp:44]   --->   Operation 64 'load' 'A_V_15_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln44 = or i8 %select_ln44_2, i8 1" [matmul.cpp:44]   --->   Operation 65 'or' 'or_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln44_17 = zext i8 %or_ln44" [matmul.cpp:44]   --->   Operation 66 'zext' 'zext_ln44_17' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%A_V_addr_1 = getelementptr i8 %A_V, i64 0, i64 %zext_ln44_17"   --->   Operation 67 'getelementptr' 'A_V_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (0.62ns)   --->   "%A_V_load_1 = load i8 %A_V_addr_1" [matmul.cpp:44]   --->   Operation 68 'load' 'A_V_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%A_V_1_addr_1 = getelementptr i8 %A_V_1, i64 0, i64 %zext_ln44_17"   --->   Operation 69 'getelementptr' 'A_V_1_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (0.62ns)   --->   "%A_V_1_load_1 = load i8 %A_V_1_addr_1" [matmul.cpp:44]   --->   Operation 70 'load' 'A_V_1_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%A_V_2_addr_1 = getelementptr i8 %A_V_2, i64 0, i64 %zext_ln44_17"   --->   Operation 71 'getelementptr' 'A_V_2_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (0.62ns)   --->   "%A_V_2_load_1 = load i8 %A_V_2_addr_1" [matmul.cpp:44]   --->   Operation 72 'load' 'A_V_2_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%A_V_3_addr_1 = getelementptr i8 %A_V_3, i64 0, i64 %zext_ln44_17"   --->   Operation 73 'getelementptr' 'A_V_3_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (0.62ns)   --->   "%A_V_3_load_1 = load i8 %A_V_3_addr_1" [matmul.cpp:44]   --->   Operation 74 'load' 'A_V_3_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%A_V_4_addr_1 = getelementptr i8 %A_V_4, i64 0, i64 %zext_ln44_17"   --->   Operation 75 'getelementptr' 'A_V_4_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (0.62ns)   --->   "%A_V_4_load_1 = load i8 %A_V_4_addr_1" [matmul.cpp:44]   --->   Operation 76 'load' 'A_V_4_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%A_V_5_addr_1 = getelementptr i8 %A_V_5, i64 0, i64 %zext_ln44_17"   --->   Operation 77 'getelementptr' 'A_V_5_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (0.62ns)   --->   "%A_V_5_load_1 = load i8 %A_V_5_addr_1" [matmul.cpp:44]   --->   Operation 78 'load' 'A_V_5_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%A_V_6_addr_1 = getelementptr i8 %A_V_6, i64 0, i64 %zext_ln44_17"   --->   Operation 79 'getelementptr' 'A_V_6_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (0.62ns)   --->   "%A_V_6_load_1 = load i8 %A_V_6_addr_1" [matmul.cpp:44]   --->   Operation 80 'load' 'A_V_6_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%A_V_7_addr_1 = getelementptr i8 %A_V_7, i64 0, i64 %zext_ln44_17"   --->   Operation 81 'getelementptr' 'A_V_7_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (0.62ns)   --->   "%A_V_7_load_1 = load i8 %A_V_7_addr_1" [matmul.cpp:44]   --->   Operation 82 'load' 'A_V_7_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%A_V_8_addr_1 = getelementptr i8 %A_V_8, i64 0, i64 %zext_ln44_17"   --->   Operation 83 'getelementptr' 'A_V_8_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (0.62ns)   --->   "%A_V_8_load_1 = load i8 %A_V_8_addr_1" [matmul.cpp:44]   --->   Operation 84 'load' 'A_V_8_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%A_V_9_addr_1 = getelementptr i8 %A_V_9, i64 0, i64 %zext_ln44_17"   --->   Operation 85 'getelementptr' 'A_V_9_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (0.62ns)   --->   "%A_V_9_load_1 = load i8 %A_V_9_addr_1" [matmul.cpp:44]   --->   Operation 86 'load' 'A_V_9_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%A_V_10_addr_1 = getelementptr i8 %A_V_10, i64 0, i64 %zext_ln44_17"   --->   Operation 87 'getelementptr' 'A_V_10_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (0.62ns)   --->   "%A_V_10_load_1 = load i8 %A_V_10_addr_1" [matmul.cpp:44]   --->   Operation 88 'load' 'A_V_10_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%A_V_11_addr_1 = getelementptr i8 %A_V_11, i64 0, i64 %zext_ln44_17"   --->   Operation 89 'getelementptr' 'A_V_11_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (0.62ns)   --->   "%A_V_11_load_1 = load i8 %A_V_11_addr_1" [matmul.cpp:44]   --->   Operation 90 'load' 'A_V_11_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%A_V_12_addr_1 = getelementptr i8 %A_V_12, i64 0, i64 %zext_ln44_17"   --->   Operation 91 'getelementptr' 'A_V_12_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (0.62ns)   --->   "%A_V_12_load_1 = load i8 %A_V_12_addr_1" [matmul.cpp:44]   --->   Operation 92 'load' 'A_V_12_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%A_V_13_addr_1 = getelementptr i8 %A_V_13, i64 0, i64 %zext_ln44_17"   --->   Operation 93 'getelementptr' 'A_V_13_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (0.62ns)   --->   "%A_V_13_load_1 = load i8 %A_V_13_addr_1" [matmul.cpp:44]   --->   Operation 94 'load' 'A_V_13_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%A_V_14_addr_1 = getelementptr i8 %A_V_14, i64 0, i64 %zext_ln44_17"   --->   Operation 95 'getelementptr' 'A_V_14_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (0.62ns)   --->   "%A_V_14_load_1 = load i8 %A_V_14_addr_1" [matmul.cpp:44]   --->   Operation 96 'load' 'A_V_14_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%A_V_15_addr_1 = getelementptr i8 %A_V_15, i64 0, i64 %zext_ln44_17"   --->   Operation 97 'getelementptr' 'A_V_15_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (0.62ns)   --->   "%A_V_15_load_1 = load i8 %A_V_15_addr_1" [matmul.cpp:44]   --->   Operation 98 'load' 'A_V_15_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln44_1 = or i8 %select_ln44_2, i8 2" [matmul.cpp:44]   --->   Operation 99 'or' 'or_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln44_34 = zext i8 %or_ln44_1" [matmul.cpp:44]   --->   Operation 100 'zext' 'zext_ln44_34' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%A_V_addr_2 = getelementptr i8 %A_V, i64 0, i64 %zext_ln44_34"   --->   Operation 101 'getelementptr' 'A_V_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 102 [2/2] (0.62ns)   --->   "%A_V_load_2 = load i8 %A_V_addr_2" [matmul.cpp:44]   --->   Operation 102 'load' 'A_V_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%A_V_1_addr_2 = getelementptr i8 %A_V_1, i64 0, i64 %zext_ln44_34"   --->   Operation 103 'getelementptr' 'A_V_1_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (0.62ns)   --->   "%A_V_1_load_2 = load i8 %A_V_1_addr_2" [matmul.cpp:44]   --->   Operation 104 'load' 'A_V_1_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%A_V_2_addr_2 = getelementptr i8 %A_V_2, i64 0, i64 %zext_ln44_34"   --->   Operation 105 'getelementptr' 'A_V_2_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 106 [2/2] (0.62ns)   --->   "%A_V_2_load_2 = load i8 %A_V_2_addr_2" [matmul.cpp:44]   --->   Operation 106 'load' 'A_V_2_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%A_V_3_addr_2 = getelementptr i8 %A_V_3, i64 0, i64 %zext_ln44_34"   --->   Operation 107 'getelementptr' 'A_V_3_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 108 [2/2] (0.62ns)   --->   "%A_V_3_load_2 = load i8 %A_V_3_addr_2" [matmul.cpp:44]   --->   Operation 108 'load' 'A_V_3_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%A_V_4_addr_2 = getelementptr i8 %A_V_4, i64 0, i64 %zext_ln44_34"   --->   Operation 109 'getelementptr' 'A_V_4_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 110 [2/2] (0.62ns)   --->   "%A_V_4_load_2 = load i8 %A_V_4_addr_2" [matmul.cpp:44]   --->   Operation 110 'load' 'A_V_4_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%A_V_5_addr_2 = getelementptr i8 %A_V_5, i64 0, i64 %zext_ln44_34"   --->   Operation 111 'getelementptr' 'A_V_5_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 112 [2/2] (0.62ns)   --->   "%A_V_5_load_2 = load i8 %A_V_5_addr_2" [matmul.cpp:44]   --->   Operation 112 'load' 'A_V_5_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%A_V_6_addr_2 = getelementptr i8 %A_V_6, i64 0, i64 %zext_ln44_34"   --->   Operation 113 'getelementptr' 'A_V_6_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (0.62ns)   --->   "%A_V_6_load_2 = load i8 %A_V_6_addr_2" [matmul.cpp:44]   --->   Operation 114 'load' 'A_V_6_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%A_V_7_addr_2 = getelementptr i8 %A_V_7, i64 0, i64 %zext_ln44_34"   --->   Operation 115 'getelementptr' 'A_V_7_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 116 [2/2] (0.62ns)   --->   "%A_V_7_load_2 = load i8 %A_V_7_addr_2" [matmul.cpp:44]   --->   Operation 116 'load' 'A_V_7_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%A_V_8_addr_2 = getelementptr i8 %A_V_8, i64 0, i64 %zext_ln44_34"   --->   Operation 117 'getelementptr' 'A_V_8_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 118 [2/2] (0.62ns)   --->   "%A_V_8_load_2 = load i8 %A_V_8_addr_2" [matmul.cpp:44]   --->   Operation 118 'load' 'A_V_8_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%A_V_9_addr_2 = getelementptr i8 %A_V_9, i64 0, i64 %zext_ln44_34"   --->   Operation 119 'getelementptr' 'A_V_9_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 120 [2/2] (0.62ns)   --->   "%A_V_9_load_2 = load i8 %A_V_9_addr_2" [matmul.cpp:44]   --->   Operation 120 'load' 'A_V_9_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%A_V_10_addr_2 = getelementptr i8 %A_V_10, i64 0, i64 %zext_ln44_34"   --->   Operation 121 'getelementptr' 'A_V_10_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 122 [2/2] (0.62ns)   --->   "%A_V_10_load_2 = load i8 %A_V_10_addr_2" [matmul.cpp:44]   --->   Operation 122 'load' 'A_V_10_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%A_V_11_addr_2 = getelementptr i8 %A_V_11, i64 0, i64 %zext_ln44_34"   --->   Operation 123 'getelementptr' 'A_V_11_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 124 [2/2] (0.62ns)   --->   "%A_V_11_load_2 = load i8 %A_V_11_addr_2" [matmul.cpp:44]   --->   Operation 124 'load' 'A_V_11_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%A_V_12_addr_2 = getelementptr i8 %A_V_12, i64 0, i64 %zext_ln44_34"   --->   Operation 125 'getelementptr' 'A_V_12_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 126 [2/2] (0.62ns)   --->   "%A_V_12_load_2 = load i8 %A_V_12_addr_2" [matmul.cpp:44]   --->   Operation 126 'load' 'A_V_12_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%A_V_13_addr_2 = getelementptr i8 %A_V_13, i64 0, i64 %zext_ln44_34"   --->   Operation 127 'getelementptr' 'A_V_13_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 128 [2/2] (0.62ns)   --->   "%A_V_13_load_2 = load i8 %A_V_13_addr_2" [matmul.cpp:44]   --->   Operation 128 'load' 'A_V_13_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%A_V_14_addr_2 = getelementptr i8 %A_V_14, i64 0, i64 %zext_ln44_34"   --->   Operation 129 'getelementptr' 'A_V_14_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 130 [2/2] (0.62ns)   --->   "%A_V_14_load_2 = load i8 %A_V_14_addr_2" [matmul.cpp:44]   --->   Operation 130 'load' 'A_V_14_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%A_V_15_addr_2 = getelementptr i8 %A_V_15, i64 0, i64 %zext_ln44_34"   --->   Operation 131 'getelementptr' 'A_V_15_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 132 [2/2] (0.62ns)   --->   "%A_V_15_load_2 = load i8 %A_V_15_addr_2" [matmul.cpp:44]   --->   Operation 132 'load' 'A_V_15_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln44_2 = or i8 %select_ln44_2, i8 3" [matmul.cpp:44]   --->   Operation 133 'or' 'or_ln44_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln44_51 = zext i8 %or_ln44_2" [matmul.cpp:44]   --->   Operation 134 'zext' 'zext_ln44_51' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%A_V_addr_3 = getelementptr i8 %A_V, i64 0, i64 %zext_ln44_51"   --->   Operation 135 'getelementptr' 'A_V_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 136 [2/2] (0.62ns)   --->   "%A_V_load_3 = load i8 %A_V_addr_3" [matmul.cpp:44]   --->   Operation 136 'load' 'A_V_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%A_V_1_addr_3 = getelementptr i8 %A_V_1, i64 0, i64 %zext_ln44_51"   --->   Operation 137 'getelementptr' 'A_V_1_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 138 [2/2] (0.62ns)   --->   "%A_V_1_load_3 = load i8 %A_V_1_addr_3" [matmul.cpp:44]   --->   Operation 138 'load' 'A_V_1_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%A_V_2_addr_3 = getelementptr i8 %A_V_2, i64 0, i64 %zext_ln44_51"   --->   Operation 139 'getelementptr' 'A_V_2_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 140 [2/2] (0.62ns)   --->   "%A_V_2_load_3 = load i8 %A_V_2_addr_3" [matmul.cpp:44]   --->   Operation 140 'load' 'A_V_2_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%A_V_3_addr_3 = getelementptr i8 %A_V_3, i64 0, i64 %zext_ln44_51"   --->   Operation 141 'getelementptr' 'A_V_3_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 142 [2/2] (0.62ns)   --->   "%A_V_3_load_3 = load i8 %A_V_3_addr_3" [matmul.cpp:44]   --->   Operation 142 'load' 'A_V_3_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%A_V_4_addr_3 = getelementptr i8 %A_V_4, i64 0, i64 %zext_ln44_51"   --->   Operation 143 'getelementptr' 'A_V_4_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 144 [2/2] (0.62ns)   --->   "%A_V_4_load_3 = load i8 %A_V_4_addr_3" [matmul.cpp:44]   --->   Operation 144 'load' 'A_V_4_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%A_V_5_addr_3 = getelementptr i8 %A_V_5, i64 0, i64 %zext_ln44_51"   --->   Operation 145 'getelementptr' 'A_V_5_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 146 [2/2] (0.62ns)   --->   "%A_V_5_load_3 = load i8 %A_V_5_addr_3" [matmul.cpp:44]   --->   Operation 146 'load' 'A_V_5_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%A_V_6_addr_3 = getelementptr i8 %A_V_6, i64 0, i64 %zext_ln44_51"   --->   Operation 147 'getelementptr' 'A_V_6_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 148 [2/2] (0.62ns)   --->   "%A_V_6_load_3 = load i8 %A_V_6_addr_3" [matmul.cpp:44]   --->   Operation 148 'load' 'A_V_6_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%A_V_7_addr_3 = getelementptr i8 %A_V_7, i64 0, i64 %zext_ln44_51"   --->   Operation 149 'getelementptr' 'A_V_7_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 150 [2/2] (0.62ns)   --->   "%A_V_7_load_3 = load i8 %A_V_7_addr_3" [matmul.cpp:44]   --->   Operation 150 'load' 'A_V_7_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%A_V_8_addr_3 = getelementptr i8 %A_V_8, i64 0, i64 %zext_ln44_51"   --->   Operation 151 'getelementptr' 'A_V_8_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 152 [2/2] (0.62ns)   --->   "%A_V_8_load_3 = load i8 %A_V_8_addr_3" [matmul.cpp:44]   --->   Operation 152 'load' 'A_V_8_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%A_V_9_addr_3 = getelementptr i8 %A_V_9, i64 0, i64 %zext_ln44_51"   --->   Operation 153 'getelementptr' 'A_V_9_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 154 [2/2] (0.62ns)   --->   "%A_V_9_load_3 = load i8 %A_V_9_addr_3" [matmul.cpp:44]   --->   Operation 154 'load' 'A_V_9_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%A_V_10_addr_3 = getelementptr i8 %A_V_10, i64 0, i64 %zext_ln44_51"   --->   Operation 155 'getelementptr' 'A_V_10_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 156 [2/2] (0.62ns)   --->   "%A_V_10_load_3 = load i8 %A_V_10_addr_3" [matmul.cpp:44]   --->   Operation 156 'load' 'A_V_10_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%A_V_11_addr_3 = getelementptr i8 %A_V_11, i64 0, i64 %zext_ln44_51"   --->   Operation 157 'getelementptr' 'A_V_11_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 158 [2/2] (0.62ns)   --->   "%A_V_11_load_3 = load i8 %A_V_11_addr_3" [matmul.cpp:44]   --->   Operation 158 'load' 'A_V_11_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%A_V_12_addr_3 = getelementptr i8 %A_V_12, i64 0, i64 %zext_ln44_51"   --->   Operation 159 'getelementptr' 'A_V_12_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 160 [2/2] (0.62ns)   --->   "%A_V_12_load_3 = load i8 %A_V_12_addr_3" [matmul.cpp:44]   --->   Operation 160 'load' 'A_V_12_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%A_V_13_addr_3 = getelementptr i8 %A_V_13, i64 0, i64 %zext_ln44_51"   --->   Operation 161 'getelementptr' 'A_V_13_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 162 [2/2] (0.62ns)   --->   "%A_V_13_load_3 = load i8 %A_V_13_addr_3" [matmul.cpp:44]   --->   Operation 162 'load' 'A_V_13_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%A_V_14_addr_3 = getelementptr i8 %A_V_14, i64 0, i64 %zext_ln44_51"   --->   Operation 163 'getelementptr' 'A_V_14_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 164 [2/2] (0.62ns)   --->   "%A_V_14_load_3 = load i8 %A_V_14_addr_3" [matmul.cpp:44]   --->   Operation 164 'load' 'A_V_14_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%A_V_15_addr_3 = getelementptr i8 %A_V_15, i64 0, i64 %zext_ln44_51"   --->   Operation 165 'getelementptr' 'A_V_15_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 166 [2/2] (0.62ns)   --->   "%A_V_15_load_3 = load i8 %A_V_15_addr_3" [matmul.cpp:44]   --->   Operation 166 'load' 'A_V_15_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%j_3_cast107 = zext i7 %select_ln44" [matmul.cpp:44]   --->   Operation 167 'zext' 'j_3_cast107' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%empty_30 = trunc i7 %select_ln44" [matmul.cpp:44]   --->   Operation 168 'trunc' 'empty_30' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i6 %empty_30"   --->   Operation 169 'zext' 'zext_ln186' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i8 %B_V, i64 0, i64 %zext_ln186"   --->   Operation 170 'getelementptr' 'B_V_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%B_V_1_addr = getelementptr i8 %B_V_1, i64 0, i64 %zext_ln186"   --->   Operation 171 'getelementptr' 'B_V_1_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%B_V_2_addr = getelementptr i8 %B_V_2, i64 0, i64 %zext_ln186"   --->   Operation 172 'getelementptr' 'B_V_2_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%B_V_3_addr = getelementptr i8 %B_V_3, i64 0, i64 %zext_ln186"   --->   Operation 173 'getelementptr' 'B_V_3_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%B_V_4_addr = getelementptr i8 %B_V_4, i64 0, i64 %zext_ln186"   --->   Operation 174 'getelementptr' 'B_V_4_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%B_V_5_addr = getelementptr i8 %B_V_5, i64 0, i64 %zext_ln186"   --->   Operation 175 'getelementptr' 'B_V_5_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%B_V_6_addr = getelementptr i8 %B_V_6, i64 0, i64 %zext_ln186"   --->   Operation 176 'getelementptr' 'B_V_6_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%B_V_7_addr = getelementptr i8 %B_V_7, i64 0, i64 %zext_ln186"   --->   Operation 177 'getelementptr' 'B_V_7_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 178 [2/2] (0.62ns)   --->   "%B_V_load = load i8 %B_V_addr"   --->   Operation 178 'load' 'B_V_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 179 [2/2] (0.62ns)   --->   "%B_V_1_load = load i8 %B_V_1_addr"   --->   Operation 179 'load' 'B_V_1_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 180 [2/2] (0.62ns)   --->   "%B_V_2_load = load i8 %B_V_2_addr"   --->   Operation 180 'load' 'B_V_2_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 181 [2/2] (0.62ns)   --->   "%B_V_3_load = load i8 %B_V_3_addr"   --->   Operation 181 'load' 'B_V_3_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 182 [2/2] (0.62ns)   --->   "%B_V_4_load = load i8 %B_V_4_addr"   --->   Operation 182 'load' 'B_V_4_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 183 [2/2] (0.62ns)   --->   "%B_V_5_load = load i8 %B_V_5_addr"   --->   Operation 183 'load' 'B_V_5_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 184 [2/2] (0.62ns)   --->   "%B_V_6_load = load i8 %B_V_6_addr"   --->   Operation 184 'load' 'B_V_6_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 185 [2/2] (0.62ns)   --->   "%B_V_7_load = load i8 %B_V_7_addr"   --->   Operation 185 'load' 'B_V_7_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 186 [1/1] (0.22ns)   --->   "%xor_ln52 = xor i7 %select_ln44, i7 64" [matmul.cpp:52]   --->   Operation 186 'xor' 'xor_ln52' <Predicate = (!icmp_ln44)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln186_2 = zext i7 %xor_ln52"   --->   Operation 187 'zext' 'zext_ln186_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%B_V_addr_1 = getelementptr i8 %B_V, i64 0, i64 %zext_ln186_2"   --->   Operation 188 'getelementptr' 'B_V_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%B_V_1_addr_1 = getelementptr i8 %B_V_1, i64 0, i64 %zext_ln186_2"   --->   Operation 189 'getelementptr' 'B_V_1_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%B_V_2_addr_1 = getelementptr i8 %B_V_2, i64 0, i64 %zext_ln186_2"   --->   Operation 190 'getelementptr' 'B_V_2_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%B_V_3_addr_1 = getelementptr i8 %B_V_3, i64 0, i64 %zext_ln186_2"   --->   Operation 191 'getelementptr' 'B_V_3_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%B_V_4_addr_1 = getelementptr i8 %B_V_4, i64 0, i64 %zext_ln186_2"   --->   Operation 192 'getelementptr' 'B_V_4_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%B_V_5_addr_1 = getelementptr i8 %B_V_5, i64 0, i64 %zext_ln186_2"   --->   Operation 193 'getelementptr' 'B_V_5_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%B_V_6_addr_1 = getelementptr i8 %B_V_6, i64 0, i64 %zext_ln186_2"   --->   Operation 194 'getelementptr' 'B_V_6_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%B_V_7_addr_1 = getelementptr i8 %B_V_7, i64 0, i64 %zext_ln186_2"   --->   Operation 195 'getelementptr' 'B_V_7_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 196 [2/2] (0.62ns)   --->   "%B_V_load_1 = load i8 %B_V_addr_1"   --->   Operation 196 'load' 'B_V_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 197 [2/2] (0.62ns)   --->   "%B_V_1_load_1 = load i8 %B_V_1_addr_1"   --->   Operation 197 'load' 'B_V_1_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 198 [2/2] (0.62ns)   --->   "%B_V_2_load_1 = load i8 %B_V_2_addr_1"   --->   Operation 198 'load' 'B_V_2_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 199 [2/2] (0.62ns)   --->   "%B_V_3_load_1 = load i8 %B_V_3_addr_1"   --->   Operation 199 'load' 'B_V_3_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 200 [2/2] (0.62ns)   --->   "%B_V_4_load_1 = load i8 %B_V_4_addr_1"   --->   Operation 200 'load' 'B_V_4_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 201 [2/2] (0.62ns)   --->   "%B_V_5_load_1 = load i8 %B_V_5_addr_1"   --->   Operation 201 'load' 'B_V_5_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 202 [2/2] (0.62ns)   --->   "%B_V_6_load_1 = load i8 %B_V_6_addr_1"   --->   Operation 202 'load' 'B_V_6_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 203 [2/2] (0.62ns)   --->   "%B_V_7_load_1 = load i8 %B_V_7_addr_1"   --->   Operation 203 'load' 'B_V_7_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln186_4_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %select_ln44"   --->   Operation 204 'bitconcatenate' 'zext_ln186_4_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln186_4 = zext i8 %zext_ln186_4_cast"   --->   Operation 205 'zext' 'zext_ln186_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%B_V_addr_2 = getelementptr i8 %B_V, i64 0, i64 %zext_ln186_4"   --->   Operation 206 'getelementptr' 'B_V_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%B_V_1_addr_2 = getelementptr i8 %B_V_1, i64 0, i64 %zext_ln186_4"   --->   Operation 207 'getelementptr' 'B_V_1_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%B_V_2_addr_2 = getelementptr i8 %B_V_2, i64 0, i64 %zext_ln186_4"   --->   Operation 208 'getelementptr' 'B_V_2_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%B_V_3_addr_2 = getelementptr i8 %B_V_3, i64 0, i64 %zext_ln186_4"   --->   Operation 209 'getelementptr' 'B_V_3_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%B_V_4_addr_2 = getelementptr i8 %B_V_4, i64 0, i64 %zext_ln186_4"   --->   Operation 210 'getelementptr' 'B_V_4_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%B_V_5_addr_2 = getelementptr i8 %B_V_5, i64 0, i64 %zext_ln186_4"   --->   Operation 211 'getelementptr' 'B_V_5_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%B_V_6_addr_2 = getelementptr i8 %B_V_6, i64 0, i64 %zext_ln186_4"   --->   Operation 212 'getelementptr' 'B_V_6_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%B_V_7_addr_2 = getelementptr i8 %B_V_7, i64 0, i64 %zext_ln186_4"   --->   Operation 213 'getelementptr' 'B_V_7_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 214 [2/2] (0.62ns)   --->   "%B_V_load_2 = load i8 %B_V_addr_2"   --->   Operation 214 'load' 'B_V_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 215 [2/2] (0.62ns)   --->   "%B_V_1_load_2 = load i8 %B_V_1_addr_2"   --->   Operation 215 'load' 'B_V_1_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 216 [2/2] (0.62ns)   --->   "%B_V_2_load_2 = load i8 %B_V_2_addr_2"   --->   Operation 216 'load' 'B_V_2_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 217 [2/2] (0.62ns)   --->   "%B_V_3_load_2 = load i8 %B_V_3_addr_2"   --->   Operation 217 'load' 'B_V_3_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 218 [2/2] (0.62ns)   --->   "%B_V_4_load_2 = load i8 %B_V_4_addr_2"   --->   Operation 218 'load' 'B_V_4_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 219 [2/2] (0.62ns)   --->   "%B_V_5_load_2 = load i8 %B_V_5_addr_2"   --->   Operation 219 'load' 'B_V_5_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 220 [2/2] (0.62ns)   --->   "%B_V_6_load_2 = load i8 %B_V_6_addr_2"   --->   Operation 220 'load' 'B_V_6_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 221 [2/2] (0.62ns)   --->   "%B_V_7_load_2 = load i8 %B_V_7_addr_2"   --->   Operation 221 'load' 'B_V_7_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i7 %xor_ln52"   --->   Operation 222 'sext' 'sext_ln186' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln186_6 = zext i8 %sext_ln186"   --->   Operation 223 'zext' 'zext_ln186_6' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%B_V_addr_3 = getelementptr i8 %B_V, i64 0, i64 %zext_ln186_6"   --->   Operation 224 'getelementptr' 'B_V_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%B_V_1_addr_3 = getelementptr i8 %B_V_1, i64 0, i64 %zext_ln186_6"   --->   Operation 225 'getelementptr' 'B_V_1_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%B_V_2_addr_3 = getelementptr i8 %B_V_2, i64 0, i64 %zext_ln186_6"   --->   Operation 226 'getelementptr' 'B_V_2_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%B_V_3_addr_3 = getelementptr i8 %B_V_3, i64 0, i64 %zext_ln186_6"   --->   Operation 227 'getelementptr' 'B_V_3_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%B_V_4_addr_3 = getelementptr i8 %B_V_4, i64 0, i64 %zext_ln186_6"   --->   Operation 228 'getelementptr' 'B_V_4_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%B_V_5_addr_3 = getelementptr i8 %B_V_5, i64 0, i64 %zext_ln186_6"   --->   Operation 229 'getelementptr' 'B_V_5_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%B_V_6_addr_3 = getelementptr i8 %B_V_6, i64 0, i64 %zext_ln186_6"   --->   Operation 230 'getelementptr' 'B_V_6_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%B_V_7_addr_3 = getelementptr i8 %B_V_7, i64 0, i64 %zext_ln186_6"   --->   Operation 231 'getelementptr' 'B_V_7_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 232 [2/2] (0.62ns)   --->   "%B_V_load_3 = load i8 %B_V_addr_3"   --->   Operation 232 'load' 'B_V_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 233 [2/2] (0.62ns)   --->   "%B_V_1_load_3 = load i8 %B_V_1_addr_3"   --->   Operation 233 'load' 'B_V_1_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 234 [2/2] (0.62ns)   --->   "%B_V_2_load_3 = load i8 %B_V_2_addr_3"   --->   Operation 234 'load' 'B_V_2_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 235 [2/2] (0.62ns)   --->   "%B_V_3_load_3 = load i8 %B_V_3_addr_3"   --->   Operation 235 'load' 'B_V_3_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 236 [2/2] (0.62ns)   --->   "%B_V_4_load_3 = load i8 %B_V_4_addr_3"   --->   Operation 236 'load' 'B_V_4_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 237 [2/2] (0.62ns)   --->   "%B_V_5_load_3 = load i8 %B_V_5_addr_3"   --->   Operation 237 'load' 'B_V_5_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 238 [2/2] (0.62ns)   --->   "%B_V_6_load_3 = load i8 %B_V_6_addr_3"   --->   Operation 238 'load' 'B_V_6_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 239 [2/2] (0.62ns)   --->   "%B_V_7_load_3 = load i8 %B_V_7_addr_3"   --->   Operation 239 'load' 'B_V_7_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln186_64 = zext i7 %select_ln44"   --->   Operation 240 'zext' 'zext_ln186_64' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%B_V_8_addr = getelementptr i8 %B_V_8, i64 0, i64 %zext_ln186_64"   --->   Operation 241 'getelementptr' 'B_V_8_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 242 [2/2] (0.62ns)   --->   "%B_V_8_load = load i8 %B_V_8_addr"   --->   Operation 242 'load' 'B_V_8_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 243 [1/1] (0.70ns)   --->   "%add_ln186 = add i8 %j_3_cast107, i8 64"   --->   Operation 243 'add' 'add_ln186' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln186_66 = zext i8 %add_ln186"   --->   Operation 244 'zext' 'zext_ln186_66' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%B_V_8_addr_1 = getelementptr i8 %B_V_8, i64 0, i64 %zext_ln186_66"   --->   Operation 245 'getelementptr' 'B_V_8_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%B_V_9_addr = getelementptr i8 %B_V_9, i64 0, i64 %zext_ln186_66"   --->   Operation 246 'getelementptr' 'B_V_9_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%B_V_10_addr = getelementptr i8 %B_V_10, i64 0, i64 %zext_ln186_66"   --->   Operation 247 'getelementptr' 'B_V_10_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%B_V_11_addr = getelementptr i8 %B_V_11, i64 0, i64 %zext_ln186_66"   --->   Operation 248 'getelementptr' 'B_V_11_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%B_V_12_addr = getelementptr i8 %B_V_12, i64 0, i64 %zext_ln186_66"   --->   Operation 249 'getelementptr' 'B_V_12_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%B_V_13_addr = getelementptr i8 %B_V_13, i64 0, i64 %zext_ln186_66"   --->   Operation 250 'getelementptr' 'B_V_13_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%B_V_14_addr = getelementptr i8 %B_V_14, i64 0, i64 %zext_ln186_66"   --->   Operation 251 'getelementptr' 'B_V_14_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%B_V_15_addr = getelementptr i8 %B_V_15, i64 0, i64 %zext_ln186_66"   --->   Operation 252 'getelementptr' 'B_V_15_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 253 [2/2] (0.62ns)   --->   "%B_V_8_load_1 = load i8 %B_V_8_addr_1"   --->   Operation 253 'load' 'B_V_8_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 254 [2/2] (0.62ns)   --->   "%B_V_9_load = load i8 %B_V_9_addr"   --->   Operation 254 'load' 'B_V_9_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 255 [2/2] (0.62ns)   --->   "%B_V_10_load = load i8 %B_V_10_addr"   --->   Operation 255 'load' 'B_V_10_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 256 [2/2] (0.62ns)   --->   "%B_V_11_load = load i8 %B_V_11_addr"   --->   Operation 256 'load' 'B_V_11_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 257 [2/2] (0.62ns)   --->   "%B_V_12_load = load i8 %B_V_12_addr"   --->   Operation 257 'load' 'B_V_12_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 258 [2/2] (0.62ns)   --->   "%B_V_13_load = load i8 %B_V_13_addr"   --->   Operation 258 'load' 'B_V_13_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 259 [2/2] (0.62ns)   --->   "%B_V_14_load = load i8 %B_V_14_addr"   --->   Operation 259 'load' 'B_V_14_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 260 [2/2] (0.62ns)   --->   "%B_V_15_load = load i8 %B_V_15_addr"   --->   Operation 260 'load' 'B_V_15_load' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%B_V_8_addr_2 = getelementptr i8 %B_V_8, i64 0, i64 %zext_ln186_4"   --->   Operation 261 'getelementptr' 'B_V_8_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 262 [2/2] (0.62ns)   --->   "%B_V_8_load_2 = load i8 %B_V_8_addr_2"   --->   Operation 262 'load' 'B_V_8_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 263 [1/1] (0.22ns)   --->   "%xor_ln186 = xor i7 %select_ln44, i7 64"   --->   Operation 263 'xor' 'xor_ln186' <Predicate = (!icmp_ln44)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln186_5 = sext i7 %xor_ln186"   --->   Operation 264 'sext' 'sext_ln186_5' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln186_69 = zext i8 %sext_ln186_5"   --->   Operation 265 'zext' 'zext_ln186_69' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%B_V_addr_4 = getelementptr i8 %B_V, i64 0, i64 %zext_ln186_69"   --->   Operation 266 'getelementptr' 'B_V_addr_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%B_V_1_addr_4 = getelementptr i8 %B_V_1, i64 0, i64 %zext_ln186_69"   --->   Operation 267 'getelementptr' 'B_V_1_addr_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%B_V_2_addr_4 = getelementptr i8 %B_V_2, i64 0, i64 %zext_ln186_69"   --->   Operation 268 'getelementptr' 'B_V_2_addr_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%B_V_3_addr_4 = getelementptr i8 %B_V_3, i64 0, i64 %zext_ln186_69"   --->   Operation 269 'getelementptr' 'B_V_3_addr_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%B_V_4_addr_4 = getelementptr i8 %B_V_4, i64 0, i64 %zext_ln186_69"   --->   Operation 270 'getelementptr' 'B_V_4_addr_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%B_V_5_addr_4 = getelementptr i8 %B_V_5, i64 0, i64 %zext_ln186_69"   --->   Operation 271 'getelementptr' 'B_V_5_addr_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%B_V_6_addr_4 = getelementptr i8 %B_V_6, i64 0, i64 %zext_ln186_69"   --->   Operation 272 'getelementptr' 'B_V_6_addr_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%B_V_7_addr_4 = getelementptr i8 %B_V_7, i64 0, i64 %zext_ln186_69"   --->   Operation 273 'getelementptr' 'B_V_7_addr_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%B_V_8_addr_3 = getelementptr i8 %B_V_8, i64 0, i64 %zext_ln186_69"   --->   Operation 274 'getelementptr' 'B_V_8_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%B_V_9_addr_1 = getelementptr i8 %B_V_9, i64 0, i64 %zext_ln186_69"   --->   Operation 275 'getelementptr' 'B_V_9_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%B_V_10_addr_1 = getelementptr i8 %B_V_10, i64 0, i64 %zext_ln186_69"   --->   Operation 276 'getelementptr' 'B_V_10_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%B_V_11_addr_1 = getelementptr i8 %B_V_11, i64 0, i64 %zext_ln186_69"   --->   Operation 277 'getelementptr' 'B_V_11_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%B_V_12_addr_1 = getelementptr i8 %B_V_12, i64 0, i64 %zext_ln186_69"   --->   Operation 278 'getelementptr' 'B_V_12_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%B_V_13_addr_1 = getelementptr i8 %B_V_13, i64 0, i64 %zext_ln186_69"   --->   Operation 279 'getelementptr' 'B_V_13_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%B_V_14_addr_1 = getelementptr i8 %B_V_14, i64 0, i64 %zext_ln186_69"   --->   Operation 280 'getelementptr' 'B_V_14_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%B_V_15_addr_1 = getelementptr i8 %B_V_15, i64 0, i64 %zext_ln186_69"   --->   Operation 281 'getelementptr' 'B_V_15_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 282 [2/2] (0.62ns)   --->   "%B_V_load_4 = load i8 %B_V_addr_4"   --->   Operation 282 'load' 'B_V_load_4' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 283 [2/2] (0.62ns)   --->   "%B_V_1_load_4 = load i8 %B_V_1_addr_4"   --->   Operation 283 'load' 'B_V_1_load_4' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 284 [2/2] (0.62ns)   --->   "%B_V_2_load_4 = load i8 %B_V_2_addr_4"   --->   Operation 284 'load' 'B_V_2_load_4' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 285 [2/2] (0.62ns)   --->   "%B_V_3_load_4 = load i8 %B_V_3_addr_4"   --->   Operation 285 'load' 'B_V_3_load_4' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 286 [2/2] (0.62ns)   --->   "%B_V_4_load_4 = load i8 %B_V_4_addr_4"   --->   Operation 286 'load' 'B_V_4_load_4' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 287 [2/2] (0.62ns)   --->   "%B_V_5_load_4 = load i8 %B_V_5_addr_4"   --->   Operation 287 'load' 'B_V_5_load_4' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 288 [2/2] (0.62ns)   --->   "%B_V_6_load_4 = load i8 %B_V_6_addr_4"   --->   Operation 288 'load' 'B_V_6_load_4' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 289 [2/2] (0.62ns)   --->   "%B_V_7_load_4 = load i8 %B_V_7_addr_4"   --->   Operation 289 'load' 'B_V_7_load_4' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 290 [2/2] (0.62ns)   --->   "%B_V_8_load_3 = load i8 %B_V_8_addr_3"   --->   Operation 290 'load' 'B_V_8_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 291 [2/2] (0.62ns)   --->   "%B_V_9_load_1 = load i8 %B_V_9_addr_1"   --->   Operation 291 'load' 'B_V_9_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 292 [2/2] (0.62ns)   --->   "%B_V_10_load_1 = load i8 %B_V_10_addr_1"   --->   Operation 292 'load' 'B_V_10_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 293 [2/2] (0.62ns)   --->   "%B_V_11_load_1 = load i8 %B_V_11_addr_1"   --->   Operation 293 'load' 'B_V_11_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 294 [2/2] (0.62ns)   --->   "%B_V_12_load_1 = load i8 %B_V_12_addr_1"   --->   Operation 294 'load' 'B_V_12_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 295 [2/2] (0.62ns)   --->   "%B_V_13_load_1 = load i8 %B_V_13_addr_1"   --->   Operation 295 'load' 'B_V_13_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 296 [2/2] (0.62ns)   --->   "%B_V_14_load_1 = load i8 %B_V_14_addr_1"   --->   Operation 296 'load' 'B_V_14_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 297 [2/2] (0.62ns)   --->   "%B_V_15_load_1 = load i8 %B_V_15_addr_1"   --->   Operation 297 'load' 'B_V_15_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%B_V_9_addr_2 = getelementptr i8 %B_V_9, i64 0, i64 %zext_ln186_64"   --->   Operation 298 'getelementptr' 'B_V_9_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 299 [2/2] (0.62ns)   --->   "%B_V_9_load_2 = load i8 %B_V_9_addr_2"   --->   Operation 299 'load' 'B_V_9_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%B_V_9_addr_3 = getelementptr i8 %B_V_9, i64 0, i64 %zext_ln186_4"   --->   Operation 300 'getelementptr' 'B_V_9_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 301 [2/2] (0.62ns)   --->   "%B_V_9_load_3 = load i8 %B_V_9_addr_3"   --->   Operation 301 'load' 'B_V_9_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%B_V_10_addr_2 = getelementptr i8 %B_V_10, i64 0, i64 %zext_ln186_64"   --->   Operation 302 'getelementptr' 'B_V_10_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 303 [2/2] (0.62ns)   --->   "%B_V_10_load_2 = load i8 %B_V_10_addr_2"   --->   Operation 303 'load' 'B_V_10_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%B_V_10_addr_3 = getelementptr i8 %B_V_10, i64 0, i64 %zext_ln186_4"   --->   Operation 304 'getelementptr' 'B_V_10_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 305 [2/2] (0.62ns)   --->   "%B_V_10_load_3 = load i8 %B_V_10_addr_3"   --->   Operation 305 'load' 'B_V_10_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%B_V_11_addr_2 = getelementptr i8 %B_V_11, i64 0, i64 %zext_ln186_64"   --->   Operation 306 'getelementptr' 'B_V_11_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 307 [2/2] (0.62ns)   --->   "%B_V_11_load_2 = load i8 %B_V_11_addr_2"   --->   Operation 307 'load' 'B_V_11_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%B_V_11_addr_3 = getelementptr i8 %B_V_11, i64 0, i64 %zext_ln186_4"   --->   Operation 308 'getelementptr' 'B_V_11_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 309 [2/2] (0.62ns)   --->   "%B_V_11_load_3 = load i8 %B_V_11_addr_3"   --->   Operation 309 'load' 'B_V_11_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%B_V_12_addr_2 = getelementptr i8 %B_V_12, i64 0, i64 %zext_ln186_64"   --->   Operation 310 'getelementptr' 'B_V_12_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 311 [2/2] (0.62ns)   --->   "%B_V_12_load_2 = load i8 %B_V_12_addr_2"   --->   Operation 311 'load' 'B_V_12_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%B_V_12_addr_3 = getelementptr i8 %B_V_12, i64 0, i64 %zext_ln186_4"   --->   Operation 312 'getelementptr' 'B_V_12_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 313 [2/2] (0.62ns)   --->   "%B_V_12_load_3 = load i8 %B_V_12_addr_3"   --->   Operation 313 'load' 'B_V_12_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%B_V_13_addr_2 = getelementptr i8 %B_V_13, i64 0, i64 %zext_ln186_64"   --->   Operation 314 'getelementptr' 'B_V_13_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 315 [2/2] (0.62ns)   --->   "%B_V_13_load_2 = load i8 %B_V_13_addr_2"   --->   Operation 315 'load' 'B_V_13_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%B_V_13_addr_3 = getelementptr i8 %B_V_13, i64 0, i64 %zext_ln186_4"   --->   Operation 316 'getelementptr' 'B_V_13_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 317 [2/2] (0.62ns)   --->   "%B_V_13_load_3 = load i8 %B_V_13_addr_3"   --->   Operation 317 'load' 'B_V_13_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%B_V_14_addr_2 = getelementptr i8 %B_V_14, i64 0, i64 %zext_ln186_64"   --->   Operation 318 'getelementptr' 'B_V_14_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 319 [2/2] (0.62ns)   --->   "%B_V_14_load_2 = load i8 %B_V_14_addr_2"   --->   Operation 319 'load' 'B_V_14_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%B_V_14_addr_3 = getelementptr i8 %B_V_14, i64 0, i64 %zext_ln186_4"   --->   Operation 320 'getelementptr' 'B_V_14_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 321 [2/2] (0.62ns)   --->   "%B_V_14_load_3 = load i8 %B_V_14_addr_3"   --->   Operation 321 'load' 'B_V_14_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%B_V_15_addr_2 = getelementptr i8 %B_V_15, i64 0, i64 %zext_ln186_64"   --->   Operation 322 'getelementptr' 'B_V_15_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 323 [2/2] (0.62ns)   --->   "%B_V_15_load_2 = load i8 %B_V_15_addr_2"   --->   Operation 323 'load' 'B_V_15_load_2' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%B_V_15_addr_3 = getelementptr i8 %B_V_15, i64 0, i64 %zext_ln186_4"   --->   Operation 324 'getelementptr' 'B_V_15_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 325 [2/2] (0.62ns)   --->   "%B_V_15_load_3 = load i8 %B_V_15_addr_3"   --->   Operation 325 'load' 'B_V_15_load_3' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln52, i32 6"   --->   Operation 326 'bitselect' 'tmp' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%B_V_8_addr_4 = getelementptr i8 %B_V_8, i64 0, i64 %zext_ln186_6"   --->   Operation 327 'getelementptr' 'B_V_8_addr_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%B_V_9_addr_4 = getelementptr i8 %B_V_9, i64 0, i64 %zext_ln186_6"   --->   Operation 328 'getelementptr' 'B_V_9_addr_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%B_V_10_addr_4 = getelementptr i8 %B_V_10, i64 0, i64 %zext_ln186_6"   --->   Operation 329 'getelementptr' 'B_V_10_addr_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%B_V_11_addr_4 = getelementptr i8 %B_V_11, i64 0, i64 %zext_ln186_6"   --->   Operation 330 'getelementptr' 'B_V_11_addr_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%B_V_12_addr_4 = getelementptr i8 %B_V_12, i64 0, i64 %zext_ln186_6"   --->   Operation 331 'getelementptr' 'B_V_12_addr_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%B_V_13_addr_4 = getelementptr i8 %B_V_13, i64 0, i64 %zext_ln186_6"   --->   Operation 332 'getelementptr' 'B_V_13_addr_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%B_V_14_addr_4 = getelementptr i8 %B_V_14, i64 0, i64 %zext_ln186_6"   --->   Operation 333 'getelementptr' 'B_V_14_addr_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%B_V_15_addr_4 = getelementptr i8 %B_V_15, i64 0, i64 %zext_ln186_6"   --->   Operation 334 'getelementptr' 'B_V_15_addr_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 335 [2/2] (0.62ns)   --->   "%B_V_8_load_4 = load i8 %B_V_8_addr_4"   --->   Operation 335 'load' 'B_V_8_load_4' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 336 [2/2] (0.62ns)   --->   "%B_V_9_load_4 = load i8 %B_V_9_addr_4"   --->   Operation 336 'load' 'B_V_9_load_4' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 337 [2/2] (0.62ns)   --->   "%B_V_10_load_4 = load i8 %B_V_10_addr_4"   --->   Operation 337 'load' 'B_V_10_load_4' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 338 [2/2] (0.62ns)   --->   "%B_V_11_load_4 = load i8 %B_V_11_addr_4"   --->   Operation 338 'load' 'B_V_11_load_4' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 339 [2/2] (0.62ns)   --->   "%B_V_12_load_4 = load i8 %B_V_12_addr_4"   --->   Operation 339 'load' 'B_V_12_load_4' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 340 [2/2] (0.62ns)   --->   "%B_V_13_load_4 = load i8 %B_V_13_addr_4"   --->   Operation 340 'load' 'B_V_13_load_4' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 341 [2/2] (0.62ns)   --->   "%B_V_14_load_4 = load i8 %B_V_14_addr_4"   --->   Operation 341 'load' 'B_V_14_load_4' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 342 [2/2] (0.62ns)   --->   "%B_V_15_load_4 = load i8 %B_V_15_addr_4"   --->   Operation 342 'load' 'B_V_15_load_4' <Predicate = (!icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 343 [1/1] (0.70ns)   --->   "%add_ln47 = add i7 %select_ln44, i7 1" [matmul.cpp:47]   --->   Operation 343 'add' 'add_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.38ns)   --->   "%store_ln47 = store i13 %add_ln44, i13 %indvar_flatten" [matmul.cpp:47]   --->   Operation 344 'store' 'store_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.38>
ST_1 : Operation 345 [1/1] (0.38ns)   --->   "%store_ln47 = store i7 %select_ln44_1, i7 %i" [matmul.cpp:47]   --->   Operation 345 'store' 'store_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.38>
ST_1 : Operation 346 [1/1] (0.38ns)   --->   "%store_ln47 = store i7 %add_ln47, i7 %j" [matmul.cpp:47]   --->   Operation 346 'store' 'store_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%p_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln44, i6 0" [matmul.cpp:44]   --->   Operation 347 'bitconcatenate' 'p_mid2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/2] (0.62ns)   --->   "%A_V_load = load i8 %A_V_addr" [matmul.cpp:44]   --->   Operation 348 'load' 'A_V_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i8 %A_V_load" [matmul.cpp:44]   --->   Operation 349 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/2] (0.62ns)   --->   "%A_V_1_load = load i8 %A_V_1_addr" [matmul.cpp:44]   --->   Operation 350 'load' 'A_V_1_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 351 [1/2] (0.62ns)   --->   "%A_V_2_load = load i8 %A_V_2_addr" [matmul.cpp:44]   --->   Operation 351 'load' 'A_V_2_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 352 [1/2] (0.62ns)   --->   "%A_V_3_load = load i8 %A_V_3_addr" [matmul.cpp:44]   --->   Operation 352 'load' 'A_V_3_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln44_4 = zext i8 %A_V_3_load" [matmul.cpp:44]   --->   Operation 353 'zext' 'zext_ln44_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/2] (0.62ns)   --->   "%A_V_4_load = load i8 %A_V_4_addr" [matmul.cpp:44]   --->   Operation 354 'load' 'A_V_4_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 355 [1/2] (0.62ns)   --->   "%A_V_5_load = load i8 %A_V_5_addr" [matmul.cpp:44]   --->   Operation 355 'load' 'A_V_5_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln44_6 = zext i8 %A_V_5_load" [matmul.cpp:44]   --->   Operation 356 'zext' 'zext_ln44_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/2] (0.62ns)   --->   "%A_V_6_load = load i8 %A_V_6_addr" [matmul.cpp:44]   --->   Operation 357 'load' 'A_V_6_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 358 [1/2] (0.62ns)   --->   "%A_V_7_load = load i8 %A_V_7_addr" [matmul.cpp:44]   --->   Operation 358 'load' 'A_V_7_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln44_8 = zext i8 %A_V_7_load" [matmul.cpp:44]   --->   Operation 359 'zext' 'zext_ln44_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/2] (0.62ns)   --->   "%A_V_8_load = load i8 %A_V_8_addr" [matmul.cpp:44]   --->   Operation 360 'load' 'A_V_8_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 361 [1/2] (0.62ns)   --->   "%A_V_9_load = load i8 %A_V_9_addr" [matmul.cpp:44]   --->   Operation 361 'load' 'A_V_9_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln44_10 = zext i8 %A_V_9_load" [matmul.cpp:44]   --->   Operation 362 'zext' 'zext_ln44_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/2] (0.62ns)   --->   "%A_V_10_load = load i8 %A_V_10_addr" [matmul.cpp:44]   --->   Operation 363 'load' 'A_V_10_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 364 [1/2] (0.62ns)   --->   "%A_V_11_load = load i8 %A_V_11_addr" [matmul.cpp:44]   --->   Operation 364 'load' 'A_V_11_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln44_12 = zext i8 %A_V_11_load" [matmul.cpp:44]   --->   Operation 365 'zext' 'zext_ln44_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/2] (0.62ns)   --->   "%A_V_12_load = load i8 %A_V_12_addr" [matmul.cpp:44]   --->   Operation 366 'load' 'A_V_12_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 367 [1/2] (0.62ns)   --->   "%A_V_13_load = load i8 %A_V_13_addr" [matmul.cpp:44]   --->   Operation 367 'load' 'A_V_13_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln44_14 = zext i8 %A_V_13_load" [matmul.cpp:44]   --->   Operation 368 'zext' 'zext_ln44_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/2] (0.62ns)   --->   "%A_V_14_load = load i8 %A_V_14_addr" [matmul.cpp:44]   --->   Operation 369 'load' 'A_V_14_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 370 [1/2] (0.62ns)   --->   "%A_V_15_load = load i8 %A_V_15_addr" [matmul.cpp:44]   --->   Operation 370 'load' 'A_V_15_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln44_16 = zext i8 %A_V_15_load" [matmul.cpp:44]   --->   Operation 371 'zext' 'zext_ln44_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/2] (0.62ns)   --->   "%A_V_load_1 = load i8 %A_V_addr_1" [matmul.cpp:44]   --->   Operation 372 'load' 'A_V_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 373 [1/2] (0.62ns)   --->   "%A_V_1_load_1 = load i8 %A_V_1_addr_1" [matmul.cpp:44]   --->   Operation 373 'load' 'A_V_1_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln44_19 = zext i8 %A_V_1_load_1" [matmul.cpp:44]   --->   Operation 374 'zext' 'zext_ln44_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/2] (0.62ns)   --->   "%A_V_2_load_1 = load i8 %A_V_2_addr_1" [matmul.cpp:44]   --->   Operation 375 'load' 'A_V_2_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 376 [1/2] (0.62ns)   --->   "%A_V_3_load_1 = load i8 %A_V_3_addr_1" [matmul.cpp:44]   --->   Operation 376 'load' 'A_V_3_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln44_21 = zext i8 %A_V_3_load_1" [matmul.cpp:44]   --->   Operation 377 'zext' 'zext_ln44_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/2] (0.62ns)   --->   "%A_V_4_load_1 = load i8 %A_V_4_addr_1" [matmul.cpp:44]   --->   Operation 378 'load' 'A_V_4_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 379 [1/2] (0.62ns)   --->   "%A_V_5_load_1 = load i8 %A_V_5_addr_1" [matmul.cpp:44]   --->   Operation 379 'load' 'A_V_5_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln44_23 = zext i8 %A_V_5_load_1" [matmul.cpp:44]   --->   Operation 380 'zext' 'zext_ln44_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/2] (0.62ns)   --->   "%A_V_6_load_1 = load i8 %A_V_6_addr_1" [matmul.cpp:44]   --->   Operation 381 'load' 'A_V_6_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 382 [1/2] (0.62ns)   --->   "%A_V_7_load_1 = load i8 %A_V_7_addr_1" [matmul.cpp:44]   --->   Operation 382 'load' 'A_V_7_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln44_25 = zext i8 %A_V_7_load_1" [matmul.cpp:44]   --->   Operation 383 'zext' 'zext_ln44_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/2] (0.62ns)   --->   "%A_V_8_load_1 = load i8 %A_V_8_addr_1" [matmul.cpp:44]   --->   Operation 384 'load' 'A_V_8_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 385 [1/2] (0.62ns)   --->   "%A_V_9_load_1 = load i8 %A_V_9_addr_1" [matmul.cpp:44]   --->   Operation 385 'load' 'A_V_9_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln44_27 = zext i8 %A_V_9_load_1" [matmul.cpp:44]   --->   Operation 386 'zext' 'zext_ln44_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [1/2] (0.62ns)   --->   "%A_V_10_load_1 = load i8 %A_V_10_addr_1" [matmul.cpp:44]   --->   Operation 387 'load' 'A_V_10_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 388 [1/2] (0.62ns)   --->   "%A_V_11_load_1 = load i8 %A_V_11_addr_1" [matmul.cpp:44]   --->   Operation 388 'load' 'A_V_11_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln44_29 = zext i8 %A_V_11_load_1" [matmul.cpp:44]   --->   Operation 389 'zext' 'zext_ln44_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/2] (0.62ns)   --->   "%A_V_12_load_1 = load i8 %A_V_12_addr_1" [matmul.cpp:44]   --->   Operation 390 'load' 'A_V_12_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 391 [1/2] (0.62ns)   --->   "%A_V_13_load_1 = load i8 %A_V_13_addr_1" [matmul.cpp:44]   --->   Operation 391 'load' 'A_V_13_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln44_31 = zext i8 %A_V_13_load_1" [matmul.cpp:44]   --->   Operation 392 'zext' 'zext_ln44_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/2] (0.62ns)   --->   "%A_V_14_load_1 = load i8 %A_V_14_addr_1" [matmul.cpp:44]   --->   Operation 393 'load' 'A_V_14_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln44_32 = zext i8 %A_V_14_load_1" [matmul.cpp:44]   --->   Operation 394 'zext' 'zext_ln44_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/2] (0.62ns)   --->   "%A_V_15_load_1 = load i8 %A_V_15_addr_1" [matmul.cpp:44]   --->   Operation 395 'load' 'A_V_15_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln44_33 = zext i8 %A_V_15_load_1" [matmul.cpp:44]   --->   Operation 396 'zext' 'zext_ln44_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [1/2] (0.62ns)   --->   "%A_V_load_2 = load i8 %A_V_addr_2" [matmul.cpp:44]   --->   Operation 397 'load' 'A_V_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln44_35 = zext i8 %A_V_load_2" [matmul.cpp:44]   --->   Operation 398 'zext' 'zext_ln44_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/2] (0.62ns)   --->   "%A_V_1_load_2 = load i8 %A_V_1_addr_2" [matmul.cpp:44]   --->   Operation 399 'load' 'A_V_1_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln44_36 = zext i8 %A_V_1_load_2" [matmul.cpp:44]   --->   Operation 400 'zext' 'zext_ln44_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/2] (0.62ns)   --->   "%A_V_2_load_2 = load i8 %A_V_2_addr_2" [matmul.cpp:44]   --->   Operation 401 'load' 'A_V_2_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 402 [1/2] (0.62ns)   --->   "%A_V_3_load_2 = load i8 %A_V_3_addr_2" [matmul.cpp:44]   --->   Operation 402 'load' 'A_V_3_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln44_38 = zext i8 %A_V_3_load_2" [matmul.cpp:44]   --->   Operation 403 'zext' 'zext_ln44_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/2] (0.62ns)   --->   "%A_V_4_load_2 = load i8 %A_V_4_addr_2" [matmul.cpp:44]   --->   Operation 404 'load' 'A_V_4_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 405 [1/2] (0.62ns)   --->   "%A_V_5_load_2 = load i8 %A_V_5_addr_2" [matmul.cpp:44]   --->   Operation 405 'load' 'A_V_5_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln44_40 = zext i8 %A_V_5_load_2" [matmul.cpp:44]   --->   Operation 406 'zext' 'zext_ln44_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/2] (0.62ns)   --->   "%A_V_6_load_2 = load i8 %A_V_6_addr_2" [matmul.cpp:44]   --->   Operation 407 'load' 'A_V_6_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 408 [1/2] (0.62ns)   --->   "%A_V_7_load_2 = load i8 %A_V_7_addr_2" [matmul.cpp:44]   --->   Operation 408 'load' 'A_V_7_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln44_42 = zext i8 %A_V_7_load_2" [matmul.cpp:44]   --->   Operation 409 'zext' 'zext_ln44_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/2] (0.62ns)   --->   "%A_V_8_load_2 = load i8 %A_V_8_addr_2" [matmul.cpp:44]   --->   Operation 410 'load' 'A_V_8_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln44_43 = zext i8 %A_V_8_load_2" [matmul.cpp:44]   --->   Operation 411 'zext' 'zext_ln44_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/2] (0.62ns)   --->   "%A_V_9_load_2 = load i8 %A_V_9_addr_2" [matmul.cpp:44]   --->   Operation 412 'load' 'A_V_9_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln44_44 = zext i8 %A_V_9_load_2" [matmul.cpp:44]   --->   Operation 413 'zext' 'zext_ln44_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/2] (0.62ns)   --->   "%A_V_10_load_2 = load i8 %A_V_10_addr_2" [matmul.cpp:44]   --->   Operation 414 'load' 'A_V_10_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln44_45 = zext i8 %A_V_10_load_2" [matmul.cpp:44]   --->   Operation 415 'zext' 'zext_ln44_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/2] (0.62ns)   --->   "%A_V_11_load_2 = load i8 %A_V_11_addr_2" [matmul.cpp:44]   --->   Operation 416 'load' 'A_V_11_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln44_46 = zext i8 %A_V_11_load_2" [matmul.cpp:44]   --->   Operation 417 'zext' 'zext_ln44_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/2] (0.62ns)   --->   "%A_V_12_load_2 = load i8 %A_V_12_addr_2" [matmul.cpp:44]   --->   Operation 418 'load' 'A_V_12_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln44_47 = zext i8 %A_V_12_load_2" [matmul.cpp:44]   --->   Operation 419 'zext' 'zext_ln44_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/2] (0.62ns)   --->   "%A_V_13_load_2 = load i8 %A_V_13_addr_2" [matmul.cpp:44]   --->   Operation 420 'load' 'A_V_13_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln44_48 = zext i8 %A_V_13_load_2" [matmul.cpp:44]   --->   Operation 421 'zext' 'zext_ln44_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/2] (0.62ns)   --->   "%A_V_14_load_2 = load i8 %A_V_14_addr_2" [matmul.cpp:44]   --->   Operation 422 'load' 'A_V_14_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln44_49 = zext i8 %A_V_14_load_2" [matmul.cpp:44]   --->   Operation 423 'zext' 'zext_ln44_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/2] (0.62ns)   --->   "%A_V_15_load_2 = load i8 %A_V_15_addr_2" [matmul.cpp:44]   --->   Operation 424 'load' 'A_V_15_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln44_50 = zext i8 %A_V_15_load_2" [matmul.cpp:44]   --->   Operation 425 'zext' 'zext_ln44_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/2] (0.62ns)   --->   "%A_V_load_3 = load i8 %A_V_addr_3" [matmul.cpp:44]   --->   Operation 426 'load' 'A_V_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 427 [1/2] (0.62ns)   --->   "%A_V_1_load_3 = load i8 %A_V_1_addr_3" [matmul.cpp:44]   --->   Operation 427 'load' 'A_V_1_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln44_53 = zext i8 %A_V_1_load_3" [matmul.cpp:44]   --->   Operation 428 'zext' 'zext_ln44_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/2] (0.62ns)   --->   "%A_V_2_load_3 = load i8 %A_V_2_addr_3" [matmul.cpp:44]   --->   Operation 429 'load' 'A_V_2_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 430 [1/2] (0.62ns)   --->   "%A_V_3_load_3 = load i8 %A_V_3_addr_3" [matmul.cpp:44]   --->   Operation 430 'load' 'A_V_3_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln44_55 = zext i8 %A_V_3_load_3" [matmul.cpp:44]   --->   Operation 431 'zext' 'zext_ln44_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/2] (0.62ns)   --->   "%A_V_4_load_3 = load i8 %A_V_4_addr_3" [matmul.cpp:44]   --->   Operation 432 'load' 'A_V_4_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 433 [1/2] (0.62ns)   --->   "%A_V_5_load_3 = load i8 %A_V_5_addr_3" [matmul.cpp:44]   --->   Operation 433 'load' 'A_V_5_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln44_57 = zext i8 %A_V_5_load_3" [matmul.cpp:44]   --->   Operation 434 'zext' 'zext_ln44_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/2] (0.62ns)   --->   "%A_V_6_load_3 = load i8 %A_V_6_addr_3" [matmul.cpp:44]   --->   Operation 435 'load' 'A_V_6_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln44_58 = zext i8 %A_V_6_load_3" [matmul.cpp:44]   --->   Operation 436 'zext' 'zext_ln44_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 437 [1/2] (0.62ns)   --->   "%A_V_7_load_3 = load i8 %A_V_7_addr_3" [matmul.cpp:44]   --->   Operation 437 'load' 'A_V_7_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln44_59 = zext i8 %A_V_7_load_3" [matmul.cpp:44]   --->   Operation 438 'zext' 'zext_ln44_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 439 [1/2] (0.62ns)   --->   "%A_V_8_load_3 = load i8 %A_V_8_addr_3" [matmul.cpp:44]   --->   Operation 439 'load' 'A_V_8_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 440 [1/2] (0.62ns)   --->   "%A_V_9_load_3 = load i8 %A_V_9_addr_3" [matmul.cpp:44]   --->   Operation 440 'load' 'A_V_9_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln44_61 = zext i8 %A_V_9_load_3" [matmul.cpp:44]   --->   Operation 441 'zext' 'zext_ln44_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/2] (0.62ns)   --->   "%A_V_10_load_3 = load i8 %A_V_10_addr_3" [matmul.cpp:44]   --->   Operation 442 'load' 'A_V_10_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln44_62 = zext i8 %A_V_10_load_3" [matmul.cpp:44]   --->   Operation 443 'zext' 'zext_ln44_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/2] (0.62ns)   --->   "%A_V_11_load_3 = load i8 %A_V_11_addr_3" [matmul.cpp:44]   --->   Operation 444 'load' 'A_V_11_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln44_63 = zext i8 %A_V_11_load_3" [matmul.cpp:44]   --->   Operation 445 'zext' 'zext_ln44_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/2] (0.62ns)   --->   "%A_V_12_load_3 = load i8 %A_V_12_addr_3" [matmul.cpp:44]   --->   Operation 446 'load' 'A_V_12_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln44_64 = zext i8 %A_V_12_load_3" [matmul.cpp:44]   --->   Operation 447 'zext' 'zext_ln44_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/2] (0.62ns)   --->   "%A_V_13_load_3 = load i8 %A_V_13_addr_3" [matmul.cpp:44]   --->   Operation 448 'load' 'A_V_13_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln44_65 = zext i8 %A_V_13_load_3" [matmul.cpp:44]   --->   Operation 449 'zext' 'zext_ln44_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/2] (0.62ns)   --->   "%A_V_14_load_3 = load i8 %A_V_14_addr_3" [matmul.cpp:44]   --->   Operation 450 'load' 'A_V_14_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln44_66 = zext i8 %A_V_14_load_3" [matmul.cpp:44]   --->   Operation 451 'zext' 'zext_ln44_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/2] (0.62ns)   --->   "%A_V_15_load_3 = load i8 %A_V_15_addr_3" [matmul.cpp:44]   --->   Operation 452 'load' 'A_V_15_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln44_67 = zext i8 %A_V_15_load_3" [matmul.cpp:44]   --->   Operation 453 'zext' 'zext_ln44_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%j_3_cast65 = zext i7 %select_ln44" [matmul.cpp:44]   --->   Operation 454 'zext' 'j_3_cast65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%j_3_cast99 = zext i7 %select_ln44" [matmul.cpp:44]   --->   Operation 455 'zext' 'j_3_cast99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%j_3_cast90 = zext i7 %select_ln44" [matmul.cpp:44]   --->   Operation 456 'zext' 'j_3_cast90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/2] (0.62ns)   --->   "%B_V_load = load i8 %B_V_addr"   --->   Operation 457 'load' 'B_V_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 458 [1/2] (0.62ns)   --->   "%B_V_1_load = load i8 %B_V_1_addr"   --->   Operation 458 'load' 'B_V_1_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 459 [1/2] (0.62ns)   --->   "%B_V_2_load = load i8 %B_V_2_addr"   --->   Operation 459 'load' 'B_V_2_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 460 [1/2] (0.62ns)   --->   "%B_V_3_load = load i8 %B_V_3_addr"   --->   Operation 460 'load' 'B_V_3_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 461 [1/2] (0.62ns)   --->   "%B_V_4_load = load i8 %B_V_4_addr"   --->   Operation 461 'load' 'B_V_4_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 462 [1/2] (0.62ns)   --->   "%B_V_5_load = load i8 %B_V_5_addr"   --->   Operation 462 'load' 'B_V_5_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 463 [1/2] (0.62ns)   --->   "%B_V_6_load = load i8 %B_V_6_addr"   --->   Operation 463 'load' 'B_V_6_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 464 [1/2] (0.62ns)   --->   "%B_V_7_load = load i8 %B_V_7_addr"   --->   Operation 464 'load' 'B_V_7_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i8 %B_V_load"   --->   Operation 465 'zext' 'zext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 466 [3/3] (0.99ns) (grouped into DSP with root node add_ln840)   --->   "%mul_ln1494 = mul i16 %zext_ln186_1, i16 %zext_ln44_1"   --->   Operation 466 'mul' 'mul_ln1494' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 467 [1/2] (0.62ns)   --->   "%B_V_load_1 = load i8 %B_V_addr_1"   --->   Operation 467 'load' 'B_V_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 468 [1/2] (0.62ns)   --->   "%B_V_1_load_1 = load i8 %B_V_1_addr_1"   --->   Operation 468 'load' 'B_V_1_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 469 [1/2] (0.62ns)   --->   "%B_V_2_load_1 = load i8 %B_V_2_addr_1"   --->   Operation 469 'load' 'B_V_2_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 470 [1/2] (0.62ns)   --->   "%B_V_3_load_1 = load i8 %B_V_3_addr_1"   --->   Operation 470 'load' 'B_V_3_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 471 [1/2] (0.62ns)   --->   "%B_V_4_load_1 = load i8 %B_V_4_addr_1"   --->   Operation 471 'load' 'B_V_4_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 472 [1/2] (0.62ns)   --->   "%B_V_5_load_1 = load i8 %B_V_5_addr_1"   --->   Operation 472 'load' 'B_V_5_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 473 [1/2] (0.62ns)   --->   "%B_V_6_load_1 = load i8 %B_V_6_addr_1"   --->   Operation 473 'load' 'B_V_6_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 474 [1/2] (0.62ns)   --->   "%B_V_7_load_1 = load i8 %B_V_7_addr_1"   --->   Operation 474 'load' 'B_V_7_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 475 [1/2] (0.62ns)   --->   "%B_V_load_2 = load i8 %B_V_addr_2"   --->   Operation 475 'load' 'B_V_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 476 [1/2] (0.62ns)   --->   "%B_V_1_load_2 = load i8 %B_V_1_addr_2"   --->   Operation 476 'load' 'B_V_1_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 477 [1/2] (0.62ns)   --->   "%B_V_2_load_2 = load i8 %B_V_2_addr_2"   --->   Operation 477 'load' 'B_V_2_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 478 [1/2] (0.62ns)   --->   "%B_V_3_load_2 = load i8 %B_V_3_addr_2"   --->   Operation 478 'load' 'B_V_3_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 479 [1/2] (0.62ns)   --->   "%B_V_4_load_2 = load i8 %B_V_4_addr_2"   --->   Operation 479 'load' 'B_V_4_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 480 [1/2] (0.62ns)   --->   "%B_V_5_load_2 = load i8 %B_V_5_addr_2"   --->   Operation 480 'load' 'B_V_5_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 481 [1/2] (0.62ns)   --->   "%B_V_6_load_2 = load i8 %B_V_6_addr_2"   --->   Operation 481 'load' 'B_V_6_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 482 [1/2] (0.62ns)   --->   "%B_V_7_load_2 = load i8 %B_V_7_addr_2"   --->   Operation 482 'load' 'B_V_7_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 483 [1/2] (0.62ns)   --->   "%B_V_load_3 = load i8 %B_V_addr_3"   --->   Operation 483 'load' 'B_V_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 484 [1/2] (0.62ns)   --->   "%B_V_1_load_3 = load i8 %B_V_1_addr_3"   --->   Operation 484 'load' 'B_V_1_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 485 [1/2] (0.62ns)   --->   "%B_V_2_load_3 = load i8 %B_V_2_addr_3"   --->   Operation 485 'load' 'B_V_2_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 486 [1/2] (0.62ns)   --->   "%B_V_3_load_3 = load i8 %B_V_3_addr_3"   --->   Operation 486 'load' 'B_V_3_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 487 [1/2] (0.62ns)   --->   "%B_V_4_load_3 = load i8 %B_V_4_addr_3"   --->   Operation 487 'load' 'B_V_4_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 488 [1/2] (0.62ns)   --->   "%B_V_5_load_3 = load i8 %B_V_5_addr_3"   --->   Operation 488 'load' 'B_V_5_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 489 [1/2] (0.62ns)   --->   "%B_V_6_load_3 = load i8 %B_V_6_addr_3"   --->   Operation 489 'load' 'B_V_6_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 490 [1/2] (0.62ns)   --->   "%B_V_7_load_3 = load i8 %B_V_7_addr_3"   --->   Operation 490 'load' 'B_V_7_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln186_7 = zext i8 %B_V_load_3"   --->   Operation 491 'zext' 'zext_ln186_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_1)   --->   "%mul_ln1494_3 = mul i16 %zext_ln186_7, i16 %zext_ln44_4"   --->   Operation 492 'mul' 'mul_ln1494_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln186_11 = zext i8 %B_V_1_load_1"   --->   Operation 493 'zext' 'zext_ln186_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 494 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_3)   --->   "%mul_ln1494_5 = mul i16 %zext_ln186_11, i16 %zext_ln44_6"   --->   Operation 494 'mul' 'mul_ln1494_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln186_15 = zext i8 %B_V_1_load_3"   --->   Operation 495 'zext' 'zext_ln186_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 496 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_4)   --->   "%mul_ln1494_7 = mul i16 %zext_ln186_15, i16 %zext_ln44_8"   --->   Operation 496 'mul' 'mul_ln1494_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln186_19 = zext i8 %B_V_2_load_1"   --->   Operation 497 'zext' 'zext_ln186_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_7)   --->   "%mul_ln1494_9 = mul i16 %zext_ln186_19, i16 %zext_ln44_10"   --->   Operation 498 'mul' 'mul_ln1494_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln186_23 = zext i8 %B_V_2_load_3"   --->   Operation 499 'zext' 'zext_ln186_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_8)   --->   "%mul_ln1494_11 = mul i16 %zext_ln186_23, i16 %zext_ln44_12"   --->   Operation 500 'mul' 'mul_ln1494_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln186_27 = zext i8 %B_V_3_load_1"   --->   Operation 501 'zext' 'zext_ln186_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 502 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_10)   --->   "%mul_ln1494_13 = mul i16 %zext_ln186_27, i16 %zext_ln44_14"   --->   Operation 502 'mul' 'mul_ln1494_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln186_31 = zext i8 %B_V_3_load_3"   --->   Operation 503 'zext' 'zext_ln186_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_11)   --->   "%mul_ln1494_15 = mul i16 %zext_ln186_31, i16 %zext_ln44_16"   --->   Operation 504 'mul' 'mul_ln1494_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln186_35 = zext i8 %B_V_4_load_1"   --->   Operation 505 'zext' 'zext_ln186_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_15)   --->   "%mul_ln1494_17 = mul i16 %zext_ln186_35, i16 %zext_ln44_19"   --->   Operation 506 'mul' 'mul_ln1494_17' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln186_39 = zext i8 %B_V_4_load_3"   --->   Operation 507 'zext' 'zext_ln186_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_16)   --->   "%mul_ln1494_19 = mul i16 %zext_ln186_39, i16 %zext_ln44_21"   --->   Operation 508 'mul' 'mul_ln1494_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln186_43 = zext i8 %B_V_5_load_1"   --->   Operation 509 'zext' 'zext_ln186_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_18)   --->   "%mul_ln1494_21 = mul i16 %zext_ln186_43, i16 %zext_ln44_23"   --->   Operation 510 'mul' 'mul_ln1494_21' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln186_47 = zext i8 %B_V_5_load_3"   --->   Operation 511 'zext' 'zext_ln186_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_19)   --->   "%mul_ln1494_23 = mul i16 %zext_ln186_47, i16 %zext_ln44_25"   --->   Operation 512 'mul' 'mul_ln1494_23' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln186_51 = zext i8 %B_V_6_load_1"   --->   Operation 513 'zext' 'zext_ln186_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 514 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_22)   --->   "%mul_ln1494_25 = mul i16 %zext_ln186_51, i16 %zext_ln44_27"   --->   Operation 514 'mul' 'mul_ln1494_25' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln186_55 = zext i8 %B_V_6_load_3"   --->   Operation 515 'zext' 'zext_ln186_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_23)   --->   "%mul_ln1494_27 = mul i16 %zext_ln186_55, i16 %zext_ln44_29"   --->   Operation 516 'mul' 'mul_ln1494_27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln186_59 = zext i8 %B_V_7_load_1"   --->   Operation 517 'zext' 'zext_ln186_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 518 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_25)   --->   "%mul_ln1494_29 = mul i16 %zext_ln186_59, i16 %zext_ln44_31"   --->   Operation 518 'mul' 'mul_ln1494_29' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln186_61 = zext i8 %B_V_7_load_2"   --->   Operation 519 'zext' 'zext_ln186_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (1.55ns)   --->   "%mul_ln1494_30 = mul i16 %zext_ln186_61, i16 %zext_ln44_32"   --->   Operation 520 'mul' 'mul_ln1494_30' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln186_63 = zext i8 %B_V_7_load_3"   --->   Operation 521 'zext' 'zext_ln186_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_26)   --->   "%mul_ln1494_31 = mul i16 %zext_ln186_63, i16 %zext_ln44_33"   --->   Operation 522 'mul' 'mul_ln1494_31' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 523 [1/2] (0.62ns)   --->   "%B_V_8_load = load i8 %B_V_8_addr"   --->   Operation 523 'load' 'B_V_8_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln186_65 = zext i8 %B_V_8_load"   --->   Operation 524 'zext' 'zext_ln186_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (1.55ns)   --->   "%mul_ln1494_32 = mul i16 %zext_ln186_65, i16 %zext_ln44_35"   --->   Operation 525 'mul' 'mul_ln1494_32' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 526 [1/2] (0.62ns)   --->   "%B_V_8_load_1 = load i8 %B_V_8_addr_1"   --->   Operation 526 'load' 'B_V_8_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 527 [1/2] (0.62ns)   --->   "%B_V_9_load = load i8 %B_V_9_addr"   --->   Operation 527 'load' 'B_V_9_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 528 [1/2] (0.62ns)   --->   "%B_V_10_load = load i8 %B_V_10_addr"   --->   Operation 528 'load' 'B_V_10_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 529 [1/2] (0.62ns)   --->   "%B_V_11_load = load i8 %B_V_11_addr"   --->   Operation 529 'load' 'B_V_11_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 530 [1/2] (0.62ns)   --->   "%B_V_12_load = load i8 %B_V_12_addr"   --->   Operation 530 'load' 'B_V_12_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 531 [1/2] (0.62ns)   --->   "%B_V_13_load = load i8 %B_V_13_addr"   --->   Operation 531 'load' 'B_V_13_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 532 [1/2] (0.62ns)   --->   "%B_V_14_load = load i8 %B_V_14_addr"   --->   Operation 532 'load' 'B_V_14_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 533 [1/2] (0.62ns)   --->   "%B_V_15_load = load i8 %B_V_15_addr"   --->   Operation 533 'load' 'B_V_15_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln186_67 = zext i8 %B_V_8_load_1"   --->   Operation 534 'zext' 'zext_ln186_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_31)   --->   "%mul_ln1494_33 = mul i16 %zext_ln186_67, i16 %zext_ln44_36"   --->   Operation 535 'mul' 'mul_ln1494_33' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 536 [1/2] (0.62ns)   --->   "%B_V_8_load_2 = load i8 %B_V_8_addr_2"   --->   Operation 536 'load' 'B_V_8_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 537 [1/1] (0.74ns)   --->   "%add_ln52 = add i12 %j_3_cast65, i12 2240" [matmul.cpp:52]   --->   Operation 537 'add' 'add_ln52' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %add_ln52, i32 8, i32 11"   --->   Operation 538 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 539 [1/2] (0.62ns)   --->   "%B_V_load_4 = load i8 %B_V_addr_4"   --->   Operation 539 'load' 'B_V_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 540 [1/2] (0.62ns)   --->   "%B_V_1_load_4 = load i8 %B_V_1_addr_4"   --->   Operation 540 'load' 'B_V_1_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 541 [1/2] (0.62ns)   --->   "%B_V_2_load_4 = load i8 %B_V_2_addr_4"   --->   Operation 541 'load' 'B_V_2_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 542 [1/2] (0.62ns)   --->   "%B_V_3_load_4 = load i8 %B_V_3_addr_4"   --->   Operation 542 'load' 'B_V_3_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 543 [1/2] (0.62ns)   --->   "%B_V_4_load_4 = load i8 %B_V_4_addr_4"   --->   Operation 543 'load' 'B_V_4_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 544 [1/2] (0.62ns)   --->   "%B_V_5_load_4 = load i8 %B_V_5_addr_4"   --->   Operation 544 'load' 'B_V_5_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 545 [1/2] (0.62ns)   --->   "%B_V_6_load_4 = load i8 %B_V_6_addr_4"   --->   Operation 545 'load' 'B_V_6_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 546 [1/2] (0.62ns)   --->   "%B_V_7_load_4 = load i8 %B_V_7_addr_4"   --->   Operation 546 'load' 'B_V_7_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 547 [1/2] (0.62ns)   --->   "%B_V_8_load_3 = load i8 %B_V_8_addr_3"   --->   Operation 547 'load' 'B_V_8_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 548 [1/2] (0.62ns)   --->   "%B_V_9_load_1 = load i8 %B_V_9_addr_1"   --->   Operation 548 'load' 'B_V_9_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 549 [1/2] (0.62ns)   --->   "%B_V_10_load_1 = load i8 %B_V_10_addr_1"   --->   Operation 549 'load' 'B_V_10_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 550 [1/2] (0.62ns)   --->   "%B_V_11_load_1 = load i8 %B_V_11_addr_1"   --->   Operation 550 'load' 'B_V_11_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 551 [1/2] (0.62ns)   --->   "%B_V_12_load_1 = load i8 %B_V_12_addr_1"   --->   Operation 551 'load' 'B_V_12_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 552 [1/2] (0.62ns)   --->   "%B_V_13_load_1 = load i8 %B_V_13_addr_1"   --->   Operation 552 'load' 'B_V_13_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 553 [1/2] (0.62ns)   --->   "%B_V_14_load_1 = load i8 %B_V_14_addr_1"   --->   Operation 553 'load' 'B_V_14_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 554 [1/2] (0.62ns)   --->   "%B_V_15_load_1 = load i8 %B_V_15_addr_1"   --->   Operation 554 'load' 'B_V_15_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 555 [1/1] (0.49ns)   --->   "%tmp_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %B_V_load_4, i8 %B_V_1_load_4, i8 %B_V_2_load_4, i8 %B_V_3_load_4, i8 %B_V_4_load_4, i8 %B_V_5_load_4, i8 %B_V_6_load_4, i8 %B_V_7_load_4, i8 %B_V_8_load_3, i8 %B_V_9_load_1, i8 %B_V_10_load_1, i8 %B_V_11_load_1, i8 %B_V_12_load_1, i8 %B_V_13_load_1, i8 %B_V_14_load_1, i8 %B_V_15_load_1, i4 %trunc_ln4"   --->   Operation 555 'mux' 'tmp_1_3' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln186_70 = zext i8 %tmp_1_3"   --->   Operation 556 'zext' 'zext_ln186_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_32)   --->   "%mul_ln1494_35 = mul i16 %zext_ln186_70, i16 %zext_ln44_38"   --->   Operation 557 'mul' 'mul_ln1494_35' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 558 [1/2] (0.62ns)   --->   "%B_V_9_load_2 = load i8 %B_V_9_addr_2"   --->   Operation 558 'load' 'B_V_9_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln186_72 = zext i8 %B_V_9_load"   --->   Operation 559 'zext' 'zext_ln186_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_34)   --->   "%mul_ln1494_37 = mul i16 %zext_ln186_72, i16 %zext_ln44_40"   --->   Operation 560 'mul' 'mul_ln1494_37' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 561 [1/2] (0.62ns)   --->   "%B_V_9_load_3 = load i8 %B_V_9_addr_3"   --->   Operation 561 'load' 'B_V_9_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 562 [1/1] (0.74ns)   --->   "%add_ln52_1 = add i12 %j_3_cast65, i12 2496" [matmul.cpp:52]   --->   Operation 562 'add' 'add_ln52_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln186_1 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %add_ln52_1, i32 8, i32 11"   --->   Operation 563 'partselect' 'trunc_ln186_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.49ns)   --->   "%tmp_1_7 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %B_V_load_4, i8 %B_V_1_load_4, i8 %B_V_2_load_4, i8 %B_V_3_load_4, i8 %B_V_4_load_4, i8 %B_V_5_load_4, i8 %B_V_6_load_4, i8 %B_V_7_load_4, i8 %B_V_8_load_3, i8 %B_V_9_load_1, i8 %B_V_10_load_1, i8 %B_V_11_load_1, i8 %B_V_12_load_1, i8 %B_V_13_load_1, i8 %B_V_14_load_1, i8 %B_V_15_load_1, i4 %trunc_ln186_1"   --->   Operation 564 'mux' 'tmp_1_7' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln186_74 = zext i8 %tmp_1_7"   --->   Operation 565 'zext' 'zext_ln186_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_35)   --->   "%mul_ln1494_39 = mul i16 %zext_ln186_74, i16 %zext_ln44_42"   --->   Operation 566 'mul' 'mul_ln1494_39' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 567 [1/2] (0.62ns)   --->   "%B_V_10_load_2 = load i8 %B_V_10_addr_2"   --->   Operation 567 'load' 'B_V_10_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln186_75 = zext i8 %B_V_10_load_2"   --->   Operation 568 'zext' 'zext_ln186_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (1.55ns)   --->   "%mul_ln1494_40 = mul i16 %zext_ln186_75, i16 %zext_ln44_43"   --->   Operation 569 'mul' 'mul_ln1494_40' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln186_76 = zext i8 %B_V_10_load"   --->   Operation 570 'zext' 'zext_ln186_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 571 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_38)   --->   "%mul_ln1494_41 = mul i16 %zext_ln186_76, i16 %zext_ln44_44"   --->   Operation 571 'mul' 'mul_ln1494_41' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 572 [1/2] (0.62ns)   --->   "%B_V_10_load_3 = load i8 %B_V_10_addr_3"   --->   Operation 572 'load' 'B_V_10_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln186_77 = zext i8 %B_V_10_load_3"   --->   Operation 573 'zext' 'zext_ln186_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (1.55ns)   --->   "%mul_ln1494_42 = mul i16 %zext_ln186_77, i16 %zext_ln44_45"   --->   Operation 574 'mul' 'mul_ln1494_42' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.74ns)   --->   "%add_ln52_2 = add i12 %j_3_cast65, i12 2752" [matmul.cpp:52]   --->   Operation 575 'add' 'add_ln52_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln186_2 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %add_ln52_2, i32 8, i32 11"   --->   Operation 576 'partselect' 'trunc_ln186_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 577 [1/1] (0.49ns)   --->   "%tmp_1_s = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %B_V_load_4, i8 %B_V_1_load_4, i8 %B_V_2_load_4, i8 %B_V_3_load_4, i8 %B_V_4_load_4, i8 %B_V_5_load_4, i8 %B_V_6_load_4, i8 %B_V_7_load_4, i8 %B_V_8_load_3, i8 %B_V_9_load_1, i8 %B_V_10_load_1, i8 %B_V_11_load_1, i8 %B_V_12_load_1, i8 %B_V_13_load_1, i8 %B_V_14_load_1, i8 %B_V_15_load_1, i4 %trunc_ln186_2"   --->   Operation 577 'mux' 'tmp_1_s' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln186_78 = zext i8 %tmp_1_s"   --->   Operation 578 'zext' 'zext_ln186_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 579 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_39)   --->   "%mul_ln1494_43 = mul i16 %zext_ln186_78, i16 %zext_ln44_46"   --->   Operation 579 'mul' 'mul_ln1494_43' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 580 [1/2] (0.62ns)   --->   "%B_V_11_load_2 = load i8 %B_V_11_addr_2"   --->   Operation 580 'load' 'B_V_11_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln186_79 = zext i8 %B_V_11_load_2"   --->   Operation 581 'zext' 'zext_ln186_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (1.55ns)   --->   "%mul_ln1494_44 = mul i16 %zext_ln186_79, i16 %zext_ln44_47"   --->   Operation 582 'mul' 'mul_ln1494_44' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln186_80 = zext i8 %B_V_11_load"   --->   Operation 583 'zext' 'zext_ln186_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_41)   --->   "%mul_ln1494_45 = mul i16 %zext_ln186_80, i16 %zext_ln44_48"   --->   Operation 584 'mul' 'mul_ln1494_45' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 585 [1/2] (0.62ns)   --->   "%B_V_11_load_3 = load i8 %B_V_11_addr_3"   --->   Operation 585 'load' 'B_V_11_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln186_81 = zext i8 %B_V_11_load_3"   --->   Operation 586 'zext' 'zext_ln186_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (1.55ns)   --->   "%mul_ln1494_46 = mul i16 %zext_ln186_81, i16 %zext_ln44_49"   --->   Operation 587 'mul' 'mul_ln1494_46' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.74ns)   --->   "%add_ln52_3 = add i12 %j_3_cast65, i12 3008" [matmul.cpp:52]   --->   Operation 588 'add' 'add_ln52_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln186_3 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %add_ln52_3, i32 8, i32 11"   --->   Operation 589 'partselect' 'trunc_ln186_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.49ns)   --->   "%tmp_1_4 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %B_V_load_4, i8 %B_V_1_load_4, i8 %B_V_2_load_4, i8 %B_V_3_load_4, i8 %B_V_4_load_4, i8 %B_V_5_load_4, i8 %B_V_6_load_4, i8 %B_V_7_load_4, i8 %B_V_8_load_3, i8 %B_V_9_load_1, i8 %B_V_10_load_1, i8 %B_V_11_load_1, i8 %B_V_12_load_1, i8 %B_V_13_load_1, i8 %B_V_14_load_1, i8 %B_V_15_load_1, i4 %trunc_ln186_3"   --->   Operation 590 'mux' 'tmp_1_4' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln186_82 = zext i8 %tmp_1_4"   --->   Operation 591 'zext' 'zext_ln186_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_42)   --->   "%mul_ln1494_47 = mul i16 %zext_ln186_82, i16 %zext_ln44_50"   --->   Operation 592 'mul' 'mul_ln1494_47' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 593 [1/2] (0.62ns)   --->   "%B_V_12_load_2 = load i8 %B_V_12_addr_2"   --->   Operation 593 'load' 'B_V_12_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln186_84 = zext i8 %B_V_12_load"   --->   Operation 594 'zext' 'zext_ln186_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 595 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_46)   --->   "%mul_ln1494_49 = mul i16 %zext_ln186_84, i16 %zext_ln44_53"   --->   Operation 595 'mul' 'mul_ln1494_49' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 596 [1/2] (0.62ns)   --->   "%B_V_12_load_3 = load i8 %B_V_12_addr_3"   --->   Operation 596 'load' 'B_V_12_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 597 [1/1] (0.73ns)   --->   "%add_ln52_4 = add i11 %j_3_cast90, i11 1216" [matmul.cpp:52]   --->   Operation 597 'add' 'add_ln52_4' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln186_4 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %add_ln52_4, i32 8, i32 10"   --->   Operation 598 'partselect' 'trunc_ln186_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln186_1 = sext i3 %trunc_ln186_4"   --->   Operation 599 'sext' 'sext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.49ns)   --->   "%tmp_1_8 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %B_V_load_4, i8 %B_V_1_load_4, i8 %B_V_2_load_4, i8 %B_V_3_load_4, i8 %B_V_4_load_4, i8 %B_V_5_load_4, i8 %B_V_6_load_4, i8 %B_V_7_load_4, i8 %B_V_8_load_3, i8 %B_V_9_load_1, i8 %B_V_10_load_1, i8 %B_V_11_load_1, i8 %B_V_12_load_1, i8 %B_V_13_load_1, i8 %B_V_14_load_1, i8 %B_V_15_load_1, i4 %sext_ln186_1"   --->   Operation 600 'mux' 'tmp_1_8' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln186_86 = zext i8 %tmp_1_8"   --->   Operation 601 'zext' 'zext_ln186_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_47)   --->   "%mul_ln1494_51 = mul i16 %zext_ln186_86, i16 %zext_ln44_55"   --->   Operation 602 'mul' 'mul_ln1494_51' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 603 [1/2] (0.62ns)   --->   "%B_V_13_load_2 = load i8 %B_V_13_addr_2"   --->   Operation 603 'load' 'B_V_13_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln186_88 = zext i8 %B_V_13_load"   --->   Operation 604 'zext' 'zext_ln186_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 605 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_49)   --->   "%mul_ln1494_53 = mul i16 %zext_ln186_88, i16 %zext_ln44_57"   --->   Operation 605 'mul' 'mul_ln1494_53' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 606 [1/2] (0.62ns)   --->   "%B_V_13_load_3 = load i8 %B_V_13_addr_3"   --->   Operation 606 'load' 'B_V_13_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln186_89 = zext i8 %B_V_13_load_3"   --->   Operation 607 'zext' 'zext_ln186_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (1.55ns)   --->   "%mul_ln1494_54 = mul i16 %zext_ln186_89, i16 %zext_ln44_58"   --->   Operation 608 'mul' 'mul_ln1494_54' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.73ns)   --->   "%add_ln52_5 = add i11 %j_3_cast90, i11 1472" [matmul.cpp:52]   --->   Operation 609 'add' 'add_ln52_5' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%trunc_ln186_5 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %add_ln52_5, i32 8, i32 10"   --->   Operation 610 'partselect' 'trunc_ln186_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln186_2 = sext i3 %trunc_ln186_5"   --->   Operation 611 'sext' 'sext_ln186_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.49ns)   --->   "%tmp_1_1 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %B_V_load_4, i8 %B_V_1_load_4, i8 %B_V_2_load_4, i8 %B_V_3_load_4, i8 %B_V_4_load_4, i8 %B_V_5_load_4, i8 %B_V_6_load_4, i8 %B_V_7_load_4, i8 %B_V_8_load_3, i8 %B_V_9_load_1, i8 %B_V_10_load_1, i8 %B_V_11_load_1, i8 %B_V_12_load_1, i8 %B_V_13_load_1, i8 %B_V_14_load_1, i8 %B_V_15_load_1, i4 %sext_ln186_2"   --->   Operation 612 'mux' 'tmp_1_1' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln186_90 = zext i8 %tmp_1_1"   --->   Operation 613 'zext' 'zext_ln186_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 614 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_50)   --->   "%mul_ln1494_55 = mul i16 %zext_ln186_90, i16 %zext_ln44_59"   --->   Operation 614 'mul' 'mul_ln1494_55' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 615 [1/2] (0.62ns)   --->   "%B_V_14_load_2 = load i8 %B_V_14_addr_2"   --->   Operation 615 'load' 'B_V_14_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln186_92 = zext i8 %B_V_14_load"   --->   Operation 616 'zext' 'zext_ln186_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_53)   --->   "%mul_ln1494_57 = mul i16 %zext_ln186_92, i16 %zext_ln44_61"   --->   Operation 617 'mul' 'mul_ln1494_57' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 618 [1/2] (0.62ns)   --->   "%B_V_14_load_3 = load i8 %B_V_14_addr_3"   --->   Operation 618 'load' 'B_V_14_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln186_93 = zext i8 %B_V_14_load_3"   --->   Operation 619 'zext' 'zext_ln186_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (1.55ns)   --->   "%mul_ln1494_58 = mul i16 %zext_ln186_93, i16 %zext_ln44_62"   --->   Operation 620 'mul' 'mul_ln1494_58' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.72ns)   --->   "%add_ln52_6 = add i10 %j_3_cast99, i10 704" [matmul.cpp:52]   --->   Operation 621 'add' 'add_ln52_6' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln186_6 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %add_ln52_6, i32 8, i32 9"   --->   Operation 622 'partselect' 'trunc_ln186_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln186_3 = sext i2 %trunc_ln186_6"   --->   Operation 623 'sext' 'sext_ln186_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 624 [1/1] (0.49ns)   --->   "%tmp_1_2 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %B_V_load_4, i8 %B_V_1_load_4, i8 %B_V_2_load_4, i8 %B_V_3_load_4, i8 %B_V_4_load_4, i8 %B_V_5_load_4, i8 %B_V_6_load_4, i8 %B_V_7_load_4, i8 %B_V_8_load_3, i8 %B_V_9_load_1, i8 %B_V_10_load_1, i8 %B_V_11_load_1, i8 %B_V_12_load_1, i8 %B_V_13_load_1, i8 %B_V_14_load_1, i8 %B_V_15_load_1, i4 %sext_ln186_3"   --->   Operation 624 'mux' 'tmp_1_2' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln186_94 = zext i8 %tmp_1_2"   --->   Operation 625 'zext' 'zext_ln186_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_54)   --->   "%mul_ln1494_59 = mul i16 %zext_ln186_94, i16 %zext_ln44_63"   --->   Operation 626 'mul' 'mul_ln1494_59' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 627 [1/2] (0.62ns)   --->   "%B_V_15_load_2 = load i8 %B_V_15_addr_2"   --->   Operation 627 'load' 'B_V_15_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln186_95 = zext i8 %B_V_15_load_2"   --->   Operation 628 'zext' 'zext_ln186_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (1.55ns)   --->   "%mul_ln1494_60 = mul i16 %zext_ln186_95, i16 %zext_ln44_64"   --->   Operation 629 'mul' 'mul_ln1494_60' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln186_96 = zext i8 %B_V_15_load"   --->   Operation 630 'zext' 'zext_ln186_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 631 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_56)   --->   "%mul_ln1494_61 = mul i16 %zext_ln186_96, i16 %zext_ln44_65"   --->   Operation 631 'mul' 'mul_ln1494_61' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 632 [1/2] (0.62ns)   --->   "%B_V_15_load_3 = load i8 %B_V_15_addr_3"   --->   Operation 632 'load' 'B_V_15_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln186_97 = zext i8 %B_V_15_load_3"   --->   Operation 633 'zext' 'zext_ln186_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (1.55ns)   --->   "%mul_ln1494_62 = mul i16 %zext_ln186_97, i16 %zext_ln44_66"   --->   Operation 634 'mul' 'mul_ln1494_62' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.27ns)   --->   "%select_ln186 = select i1 %tmp, i4 15, i4 0"   --->   Operation 635 'select' 'select_ln186' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 636 [1/2] (0.62ns)   --->   "%B_V_8_load_4 = load i8 %B_V_8_addr_4"   --->   Operation 636 'load' 'B_V_8_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 637 [1/2] (0.62ns)   --->   "%B_V_9_load_4 = load i8 %B_V_9_addr_4"   --->   Operation 637 'load' 'B_V_9_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 638 [1/2] (0.62ns)   --->   "%B_V_10_load_4 = load i8 %B_V_10_addr_4"   --->   Operation 638 'load' 'B_V_10_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 639 [1/2] (0.62ns)   --->   "%B_V_11_load_4 = load i8 %B_V_11_addr_4"   --->   Operation 639 'load' 'B_V_11_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 640 [1/2] (0.62ns)   --->   "%B_V_12_load_4 = load i8 %B_V_12_addr_4"   --->   Operation 640 'load' 'B_V_12_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 641 [1/2] (0.62ns)   --->   "%B_V_13_load_4 = load i8 %B_V_13_addr_4"   --->   Operation 641 'load' 'B_V_13_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 642 [1/2] (0.62ns)   --->   "%B_V_14_load_4 = load i8 %B_V_14_addr_4"   --->   Operation 642 'load' 'B_V_14_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 643 [1/2] (0.62ns)   --->   "%B_V_15_load_4 = load i8 %B_V_15_addr_4"   --->   Operation 643 'load' 'B_V_15_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 644 [1/1] (0.49ns)   --->   "%tmp_1_5 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %B_V_load_3, i8 %B_V_1_load_3, i8 %B_V_2_load_3, i8 %B_V_3_load_3, i8 %B_V_4_load_3, i8 %B_V_5_load_3, i8 %B_V_6_load_3, i8 %B_V_7_load_3, i8 %B_V_8_load_4, i8 %B_V_9_load_4, i8 %B_V_10_load_4, i8 %B_V_11_load_4, i8 %B_V_12_load_4, i8 %B_V_13_load_4, i8 %B_V_14_load_4, i8 %B_V_15_load_4, i4 %select_ln186"   --->   Operation 644 'mux' 'tmp_1_5' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln186_98 = zext i8 %tmp_1_5"   --->   Operation 645 'zext' 'zext_ln186_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 646 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_57)   --->   "%mul_ln1494_63 = mul i16 %zext_ln186_98, i16 %zext_ln44_67"   --->   Operation 646 'mul' 'mul_ln1494_63' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 647 [1/1] (0.74ns)   --->   "%add_ln54 = add i12 %j_3_cast65, i12 %p_mid2" [matmul.cpp:54]   --->   Operation 647 'add' 'add_ln54' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 648 [2/3] (0.99ns) (grouped into DSP with root node add_ln840)   --->   "%mul_ln1494 = mul i16 %zext_ln186_1, i16 %zext_ln44_1"   --->   Operation 648 'mul' 'mul_ln1494' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 649 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_1)   --->   "%mul_ln1494_3 = mul i16 %zext_ln186_7, i16 %zext_ln44_4"   --->   Operation 649 'mul' 'mul_ln1494_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 650 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_3)   --->   "%mul_ln1494_5 = mul i16 %zext_ln186_11, i16 %zext_ln44_6"   --->   Operation 650 'mul' 'mul_ln1494_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 651 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_4)   --->   "%mul_ln1494_7 = mul i16 %zext_ln186_15, i16 %zext_ln44_8"   --->   Operation 651 'mul' 'mul_ln1494_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 652 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_7)   --->   "%mul_ln1494_9 = mul i16 %zext_ln186_19, i16 %zext_ln44_10"   --->   Operation 652 'mul' 'mul_ln1494_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 653 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_8)   --->   "%mul_ln1494_11 = mul i16 %zext_ln186_23, i16 %zext_ln44_12"   --->   Operation 653 'mul' 'mul_ln1494_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 654 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_10)   --->   "%mul_ln1494_13 = mul i16 %zext_ln186_27, i16 %zext_ln44_14"   --->   Operation 654 'mul' 'mul_ln1494_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 655 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_11)   --->   "%mul_ln1494_15 = mul i16 %zext_ln186_31, i16 %zext_ln44_16"   --->   Operation 655 'mul' 'mul_ln1494_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 656 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_15)   --->   "%mul_ln1494_17 = mul i16 %zext_ln186_35, i16 %zext_ln44_19"   --->   Operation 656 'mul' 'mul_ln1494_17' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 657 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_16)   --->   "%mul_ln1494_19 = mul i16 %zext_ln186_39, i16 %zext_ln44_21"   --->   Operation 657 'mul' 'mul_ln1494_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 658 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_18)   --->   "%mul_ln1494_21 = mul i16 %zext_ln186_43, i16 %zext_ln44_23"   --->   Operation 658 'mul' 'mul_ln1494_21' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 659 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_19)   --->   "%mul_ln1494_23 = mul i16 %zext_ln186_47, i16 %zext_ln44_25"   --->   Operation 659 'mul' 'mul_ln1494_23' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 660 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_22)   --->   "%mul_ln1494_25 = mul i16 %zext_ln186_51, i16 %zext_ln44_27"   --->   Operation 660 'mul' 'mul_ln1494_25' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 661 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_23)   --->   "%mul_ln1494_27 = mul i16 %zext_ln186_55, i16 %zext_ln44_29"   --->   Operation 661 'mul' 'mul_ln1494_27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 662 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_25)   --->   "%mul_ln1494_29 = mul i16 %zext_ln186_59, i16 %zext_ln44_31"   --->   Operation 662 'mul' 'mul_ln1494_29' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 663 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_26)   --->   "%mul_ln1494_31 = mul i16 %zext_ln186_63, i16 %zext_ln44_33"   --->   Operation 663 'mul' 'mul_ln1494_31' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 664 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_31)   --->   "%mul_ln1494_33 = mul i16 %zext_ln186_67, i16 %zext_ln44_36"   --->   Operation 664 'mul' 'mul_ln1494_33' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 665 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_32)   --->   "%mul_ln1494_35 = mul i16 %zext_ln186_70, i16 %zext_ln44_38"   --->   Operation 665 'mul' 'mul_ln1494_35' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 666 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_34)   --->   "%mul_ln1494_37 = mul i16 %zext_ln186_72, i16 %zext_ln44_40"   --->   Operation 666 'mul' 'mul_ln1494_37' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 667 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_35)   --->   "%mul_ln1494_39 = mul i16 %zext_ln186_74, i16 %zext_ln44_42"   --->   Operation 667 'mul' 'mul_ln1494_39' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 668 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_38)   --->   "%mul_ln1494_41 = mul i16 %zext_ln186_76, i16 %zext_ln44_44"   --->   Operation 668 'mul' 'mul_ln1494_41' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 669 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_39)   --->   "%mul_ln1494_43 = mul i16 %zext_ln186_78, i16 %zext_ln44_46"   --->   Operation 669 'mul' 'mul_ln1494_43' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 670 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_41)   --->   "%mul_ln1494_45 = mul i16 %zext_ln186_80, i16 %zext_ln44_48"   --->   Operation 670 'mul' 'mul_ln1494_45' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 671 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_42)   --->   "%mul_ln1494_47 = mul i16 %zext_ln186_82, i16 %zext_ln44_50"   --->   Operation 671 'mul' 'mul_ln1494_47' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 672 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_46)   --->   "%mul_ln1494_49 = mul i16 %zext_ln186_84, i16 %zext_ln44_53"   --->   Operation 672 'mul' 'mul_ln1494_49' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 673 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_47)   --->   "%mul_ln1494_51 = mul i16 %zext_ln186_86, i16 %zext_ln44_55"   --->   Operation 673 'mul' 'mul_ln1494_51' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 674 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_49)   --->   "%mul_ln1494_53 = mul i16 %zext_ln186_88, i16 %zext_ln44_57"   --->   Operation 674 'mul' 'mul_ln1494_53' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 675 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_50)   --->   "%mul_ln1494_55 = mul i16 %zext_ln186_90, i16 %zext_ln44_59"   --->   Operation 675 'mul' 'mul_ln1494_55' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 676 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_53)   --->   "%mul_ln1494_57 = mul i16 %zext_ln186_92, i16 %zext_ln44_61"   --->   Operation 676 'mul' 'mul_ln1494_57' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 677 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_54)   --->   "%mul_ln1494_59 = mul i16 %zext_ln186_94, i16 %zext_ln44_63"   --->   Operation 677 'mul' 'mul_ln1494_59' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 678 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_56)   --->   "%mul_ln1494_61 = mul i16 %zext_ln186_96, i16 %zext_ln44_65"   --->   Operation 678 'mul' 'mul_ln1494_61' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 679 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_57)   --->   "%mul_ln1494_63 = mul i16 %zext_ln186_98, i16 %zext_ln44_67"   --->   Operation 679 'mul' 'mul_ln1494_63' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.19>
ST_4 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i8 %A_V_1_load" [matmul.cpp:44]   --->   Operation 680 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i8 %A_V_2_load" [matmul.cpp:44]   --->   Operation 681 'zext' 'zext_ln44_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln44_5 = zext i8 %A_V_4_load" [matmul.cpp:44]   --->   Operation 682 'zext' 'zext_ln44_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln44_7 = zext i8 %A_V_6_load" [matmul.cpp:44]   --->   Operation 683 'zext' 'zext_ln44_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln44_9 = zext i8 %A_V_8_load" [matmul.cpp:44]   --->   Operation 684 'zext' 'zext_ln44_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln44_11 = zext i8 %A_V_10_load" [matmul.cpp:44]   --->   Operation 685 'zext' 'zext_ln44_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln44_13 = zext i8 %A_V_12_load" [matmul.cpp:44]   --->   Operation 686 'zext' 'zext_ln44_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln44_15 = zext i8 %A_V_14_load" [matmul.cpp:44]   --->   Operation 687 'zext' 'zext_ln44_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln44_18 = zext i8 %A_V_load_1" [matmul.cpp:44]   --->   Operation 688 'zext' 'zext_ln44_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln44_20 = zext i8 %A_V_2_load_1" [matmul.cpp:44]   --->   Operation 689 'zext' 'zext_ln44_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln44_22 = zext i8 %A_V_4_load_1" [matmul.cpp:44]   --->   Operation 690 'zext' 'zext_ln44_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln44_24 = zext i8 %A_V_6_load_1" [matmul.cpp:44]   --->   Operation 691 'zext' 'zext_ln44_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln44_26 = zext i8 %A_V_8_load_1" [matmul.cpp:44]   --->   Operation 692 'zext' 'zext_ln44_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln44_28 = zext i8 %A_V_10_load_1" [matmul.cpp:44]   --->   Operation 693 'zext' 'zext_ln44_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln44_30 = zext i8 %A_V_12_load_1" [matmul.cpp:44]   --->   Operation 694 'zext' 'zext_ln44_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln44_37 = zext i8 %A_V_2_load_2" [matmul.cpp:44]   --->   Operation 695 'zext' 'zext_ln44_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln44_39 = zext i8 %A_V_4_load_2" [matmul.cpp:44]   --->   Operation 696 'zext' 'zext_ln44_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln44_41 = zext i8 %A_V_6_load_2" [matmul.cpp:44]   --->   Operation 697 'zext' 'zext_ln44_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln44_52 = zext i8 %A_V_load_3" [matmul.cpp:44]   --->   Operation 698 'zext' 'zext_ln44_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln44_54 = zext i8 %A_V_2_load_3" [matmul.cpp:44]   --->   Operation 699 'zext' 'zext_ln44_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln44_56 = zext i8 %A_V_4_load_3" [matmul.cpp:44]   --->   Operation 700 'zext' 'zext_ln44_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln44_60 = zext i8 %A_V_8_load_3" [matmul.cpp:44]   --->   Operation 701 'zext' 'zext_ln44_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 702 [1/3] (0.00ns) (grouped into DSP with root node add_ln840)   --->   "%mul_ln1494 = mul i16 %zext_ln186_1, i16 %zext_ln44_1"   --->   Operation 702 'mul' 'mul_ln1494' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 703 [1/1] (0.00ns) (grouped into DSP with root node add_ln840)   --->   "%zext_ln52 = zext i16 %mul_ln1494" [matmul.cpp:52]   --->   Operation 703 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln186_3 = zext i8 %B_V_load_1"   --->   Operation 704 'zext' 'zext_ln186_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 705 [1/1] (1.55ns)   --->   "%mul_ln1494_1 = mul i16 %zext_ln186_3, i16 %zext_ln44_2"   --->   Operation 705 'mul' 'mul_ln1494_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i16 %mul_ln1494_1" [matmul.cpp:52]   --->   Operation 706 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln186_5 = zext i8 %B_V_load_2"   --->   Operation 707 'zext' 'zext_ln186_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 708 [1/1] (1.55ns)   --->   "%mul_ln1494_2 = mul i16 %zext_ln186_5, i16 %zext_ln44_3"   --->   Operation 708 'mul' 'mul_ln1494_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i16 %mul_ln1494_2" [matmul.cpp:52]   --->   Operation 709 'zext' 'zext_ln52_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 710 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_1)   --->   "%mul_ln1494_3 = mul i16 %zext_ln186_7, i16 %zext_ln44_4"   --->   Operation 710 'mul' 'mul_ln1494_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 711 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_1)   --->   "%zext_ln186_8 = zext i16 %mul_ln1494_3"   --->   Operation 711 'zext' 'zext_ln186_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln186_9 = zext i8 %B_V_1_load"   --->   Operation 712 'zext' 'zext_ln186_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 713 [1/1] (1.55ns)   --->   "%mul_ln1494_4 = mul i16 %zext_ln186_9, i16 %zext_ln44_5"   --->   Operation 713 'mul' 'mul_ln1494_4' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln186_10 = zext i16 %mul_ln1494_4"   --->   Operation 714 'zext' 'zext_ln186_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 715 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_3)   --->   "%mul_ln1494_5 = mul i16 %zext_ln186_11, i16 %zext_ln44_6"   --->   Operation 715 'mul' 'mul_ln1494_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 716 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_3)   --->   "%zext_ln186_12 = zext i16 %mul_ln1494_5"   --->   Operation 716 'zext' 'zext_ln186_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln186_13 = zext i8 %B_V_1_load_2"   --->   Operation 717 'zext' 'zext_ln186_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 718 [1/1] (1.55ns)   --->   "%mul_ln1494_6 = mul i16 %zext_ln186_13, i16 %zext_ln44_7"   --->   Operation 718 'mul' 'mul_ln1494_6' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln186_14 = zext i16 %mul_ln1494_6"   --->   Operation 719 'zext' 'zext_ln186_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 720 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_4)   --->   "%mul_ln1494_7 = mul i16 %zext_ln186_15, i16 %zext_ln44_8"   --->   Operation 720 'mul' 'mul_ln1494_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 721 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_4)   --->   "%zext_ln186_16 = zext i16 %mul_ln1494_7"   --->   Operation 721 'zext' 'zext_ln186_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln186_17 = zext i8 %B_V_2_load"   --->   Operation 722 'zext' 'zext_ln186_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 723 [1/1] (1.55ns)   --->   "%mul_ln1494_8 = mul i16 %zext_ln186_17, i16 %zext_ln44_9"   --->   Operation 723 'mul' 'mul_ln1494_8' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln186_18 = zext i16 %mul_ln1494_8"   --->   Operation 724 'zext' 'zext_ln186_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 725 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_7)   --->   "%mul_ln1494_9 = mul i16 %zext_ln186_19, i16 %zext_ln44_10"   --->   Operation 725 'mul' 'mul_ln1494_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 726 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_7)   --->   "%zext_ln186_20 = zext i16 %mul_ln1494_9"   --->   Operation 726 'zext' 'zext_ln186_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln186_21 = zext i8 %B_V_2_load_2"   --->   Operation 727 'zext' 'zext_ln186_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 728 [1/1] (1.55ns)   --->   "%mul_ln1494_10 = mul i16 %zext_ln186_21, i16 %zext_ln44_11"   --->   Operation 728 'mul' 'mul_ln1494_10' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln186_22 = zext i16 %mul_ln1494_10"   --->   Operation 729 'zext' 'zext_ln186_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 730 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_8)   --->   "%mul_ln1494_11 = mul i16 %zext_ln186_23, i16 %zext_ln44_12"   --->   Operation 730 'mul' 'mul_ln1494_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 731 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_8)   --->   "%zext_ln186_24 = zext i16 %mul_ln1494_11"   --->   Operation 731 'zext' 'zext_ln186_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln186_25 = zext i8 %B_V_3_load"   --->   Operation 732 'zext' 'zext_ln186_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 733 [1/1] (1.55ns)   --->   "%mul_ln1494_12 = mul i16 %zext_ln186_25, i16 %zext_ln44_13"   --->   Operation 733 'mul' 'mul_ln1494_12' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln186_26 = zext i16 %mul_ln1494_12"   --->   Operation 734 'zext' 'zext_ln186_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 735 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_10)   --->   "%mul_ln1494_13 = mul i16 %zext_ln186_27, i16 %zext_ln44_14"   --->   Operation 735 'mul' 'mul_ln1494_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 736 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_10)   --->   "%zext_ln186_28 = zext i16 %mul_ln1494_13"   --->   Operation 736 'zext' 'zext_ln186_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln186_29 = zext i8 %B_V_3_load_2"   --->   Operation 737 'zext' 'zext_ln186_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 738 [1/1] (1.55ns)   --->   "%mul_ln1494_14 = mul i16 %zext_ln186_29, i16 %zext_ln44_15"   --->   Operation 738 'mul' 'mul_ln1494_14' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln186_30 = zext i16 %mul_ln1494_14"   --->   Operation 739 'zext' 'zext_ln186_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 740 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_11)   --->   "%mul_ln1494_15 = mul i16 %zext_ln186_31, i16 %zext_ln44_16"   --->   Operation 740 'mul' 'mul_ln1494_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 741 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_11)   --->   "%zext_ln186_32 = zext i16 %mul_ln1494_15"   --->   Operation 741 'zext' 'zext_ln186_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln186_33 = zext i8 %B_V_4_load"   --->   Operation 742 'zext' 'zext_ln186_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 743 [1/1] (1.55ns)   --->   "%mul_ln1494_16 = mul i16 %zext_ln186_33, i16 %zext_ln44_18"   --->   Operation 743 'mul' 'mul_ln1494_16' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln186_34 = zext i16 %mul_ln1494_16"   --->   Operation 744 'zext' 'zext_ln186_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 745 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_15)   --->   "%mul_ln1494_17 = mul i16 %zext_ln186_35, i16 %zext_ln44_19"   --->   Operation 745 'mul' 'mul_ln1494_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 746 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_15)   --->   "%zext_ln186_36 = zext i16 %mul_ln1494_17"   --->   Operation 746 'zext' 'zext_ln186_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln186_37 = zext i8 %B_V_4_load_2"   --->   Operation 747 'zext' 'zext_ln186_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 748 [1/1] (1.55ns)   --->   "%mul_ln1494_18 = mul i16 %zext_ln186_37, i16 %zext_ln44_20"   --->   Operation 748 'mul' 'mul_ln1494_18' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln186_38 = zext i16 %mul_ln1494_18"   --->   Operation 749 'zext' 'zext_ln186_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 750 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_16)   --->   "%mul_ln1494_19 = mul i16 %zext_ln186_39, i16 %zext_ln44_21"   --->   Operation 750 'mul' 'mul_ln1494_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 751 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_16)   --->   "%zext_ln186_40 = zext i16 %mul_ln1494_19"   --->   Operation 751 'zext' 'zext_ln186_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln186_41 = zext i8 %B_V_5_load"   --->   Operation 752 'zext' 'zext_ln186_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 753 [1/1] (1.55ns)   --->   "%mul_ln1494_20 = mul i16 %zext_ln186_41, i16 %zext_ln44_22"   --->   Operation 753 'mul' 'mul_ln1494_20' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln186_42 = zext i16 %mul_ln1494_20"   --->   Operation 754 'zext' 'zext_ln186_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 755 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_18)   --->   "%mul_ln1494_21 = mul i16 %zext_ln186_43, i16 %zext_ln44_23"   --->   Operation 755 'mul' 'mul_ln1494_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 756 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_18)   --->   "%zext_ln186_44 = zext i16 %mul_ln1494_21"   --->   Operation 756 'zext' 'zext_ln186_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln186_45 = zext i8 %B_V_5_load_2"   --->   Operation 757 'zext' 'zext_ln186_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 758 [1/1] (1.55ns)   --->   "%mul_ln1494_22 = mul i16 %zext_ln186_45, i16 %zext_ln44_24"   --->   Operation 758 'mul' 'mul_ln1494_22' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln186_46 = zext i16 %mul_ln1494_22"   --->   Operation 759 'zext' 'zext_ln186_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 760 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_19)   --->   "%mul_ln1494_23 = mul i16 %zext_ln186_47, i16 %zext_ln44_25"   --->   Operation 760 'mul' 'mul_ln1494_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 761 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_19)   --->   "%zext_ln186_48 = zext i16 %mul_ln1494_23"   --->   Operation 761 'zext' 'zext_ln186_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln186_49 = zext i8 %B_V_6_load"   --->   Operation 762 'zext' 'zext_ln186_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 763 [1/1] (1.55ns)   --->   "%mul_ln1494_24 = mul i16 %zext_ln186_49, i16 %zext_ln44_26"   --->   Operation 763 'mul' 'mul_ln1494_24' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln186_50 = zext i16 %mul_ln1494_24"   --->   Operation 764 'zext' 'zext_ln186_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 765 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_22)   --->   "%mul_ln1494_25 = mul i16 %zext_ln186_51, i16 %zext_ln44_27"   --->   Operation 765 'mul' 'mul_ln1494_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 766 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_22)   --->   "%zext_ln186_52 = zext i16 %mul_ln1494_25"   --->   Operation 766 'zext' 'zext_ln186_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln186_53 = zext i8 %B_V_6_load_2"   --->   Operation 767 'zext' 'zext_ln186_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 768 [1/1] (1.55ns)   --->   "%mul_ln1494_26 = mul i16 %zext_ln186_53, i16 %zext_ln44_28"   --->   Operation 768 'mul' 'mul_ln1494_26' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln186_54 = zext i16 %mul_ln1494_26"   --->   Operation 769 'zext' 'zext_ln186_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 770 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_23)   --->   "%mul_ln1494_27 = mul i16 %zext_ln186_55, i16 %zext_ln44_29"   --->   Operation 770 'mul' 'mul_ln1494_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 771 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_23)   --->   "%zext_ln186_56 = zext i16 %mul_ln1494_27"   --->   Operation 771 'zext' 'zext_ln186_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln186_57 = zext i8 %B_V_7_load"   --->   Operation 772 'zext' 'zext_ln186_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 773 [1/1] (1.55ns)   --->   "%mul_ln1494_28 = mul i16 %zext_ln186_57, i16 %zext_ln44_30"   --->   Operation 773 'mul' 'mul_ln1494_28' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln186_58 = zext i16 %mul_ln1494_28"   --->   Operation 774 'zext' 'zext_ln186_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 775 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_25)   --->   "%mul_ln1494_29 = mul i16 %zext_ln186_59, i16 %zext_ln44_31"   --->   Operation 775 'mul' 'mul_ln1494_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 776 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_25)   --->   "%zext_ln186_60 = zext i16 %mul_ln1494_29"   --->   Operation 776 'zext' 'zext_ln186_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln186_62 = zext i16 %mul_ln1494_30"   --->   Operation 777 'zext' 'zext_ln186_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 778 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_26)   --->   "%mul_ln1494_31 = mul i16 %zext_ln186_63, i16 %zext_ln44_33"   --->   Operation 778 'mul' 'mul_ln1494_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 779 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_26)   --->   "%zext_ln52_3 = zext i16 %mul_ln1494_31" [matmul.cpp:52]   --->   Operation 779 'zext' 'zext_ln52_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln52_4 = zext i16 %mul_ln1494_32" [matmul.cpp:52]   --->   Operation 780 'zext' 'zext_ln52_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 781 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_31)   --->   "%mul_ln1494_33 = mul i16 %zext_ln186_67, i16 %zext_ln44_36"   --->   Operation 781 'mul' 'mul_ln1494_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 782 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_31)   --->   "%zext_ln52_5 = zext i16 %mul_ln1494_33" [matmul.cpp:52]   --->   Operation 782 'zext' 'zext_ln52_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln186_68 = zext i8 %B_V_8_load_2"   --->   Operation 783 'zext' 'zext_ln186_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 784 [1/1] (1.55ns)   --->   "%mul_ln1494_34 = mul i16 %zext_ln186_68, i16 %zext_ln44_37"   --->   Operation 784 'mul' 'mul_ln1494_34' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln52_6 = zext i16 %mul_ln1494_34" [matmul.cpp:52]   --->   Operation 785 'zext' 'zext_ln52_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 786 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_32)   --->   "%mul_ln1494_35 = mul i16 %zext_ln186_70, i16 %zext_ln44_38"   --->   Operation 786 'mul' 'mul_ln1494_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 787 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_32)   --->   "%zext_ln52_7 = zext i16 %mul_ln1494_35" [matmul.cpp:52]   --->   Operation 787 'zext' 'zext_ln52_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln186_71 = zext i8 %B_V_9_load_2"   --->   Operation 788 'zext' 'zext_ln186_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 789 [1/1] (1.55ns)   --->   "%mul_ln1494_36 = mul i16 %zext_ln186_71, i16 %zext_ln44_39"   --->   Operation 789 'mul' 'mul_ln1494_36' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln52_8 = zext i16 %mul_ln1494_36" [matmul.cpp:52]   --->   Operation 790 'zext' 'zext_ln52_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 791 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_34)   --->   "%mul_ln1494_37 = mul i16 %zext_ln186_72, i16 %zext_ln44_40"   --->   Operation 791 'mul' 'mul_ln1494_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 792 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_34)   --->   "%zext_ln52_9 = zext i16 %mul_ln1494_37" [matmul.cpp:52]   --->   Operation 792 'zext' 'zext_ln52_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln186_73 = zext i8 %B_V_9_load_3"   --->   Operation 793 'zext' 'zext_ln186_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 794 [1/1] (1.55ns)   --->   "%mul_ln1494_38 = mul i16 %zext_ln186_73, i16 %zext_ln44_41"   --->   Operation 794 'mul' 'mul_ln1494_38' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln52_10 = zext i16 %mul_ln1494_38" [matmul.cpp:52]   --->   Operation 795 'zext' 'zext_ln52_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 796 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_35)   --->   "%mul_ln1494_39 = mul i16 %zext_ln186_74, i16 %zext_ln44_42"   --->   Operation 796 'mul' 'mul_ln1494_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 797 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_35)   --->   "%zext_ln52_11 = zext i16 %mul_ln1494_39" [matmul.cpp:52]   --->   Operation 797 'zext' 'zext_ln52_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln52_12 = zext i16 %mul_ln1494_40" [matmul.cpp:52]   --->   Operation 798 'zext' 'zext_ln52_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 799 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_38)   --->   "%mul_ln1494_41 = mul i16 %zext_ln186_76, i16 %zext_ln44_44"   --->   Operation 799 'mul' 'mul_ln1494_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 800 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_38)   --->   "%zext_ln52_13 = zext i16 %mul_ln1494_41" [matmul.cpp:52]   --->   Operation 800 'zext' 'zext_ln52_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln52_14 = zext i16 %mul_ln1494_42" [matmul.cpp:52]   --->   Operation 801 'zext' 'zext_ln52_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 802 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_39)   --->   "%mul_ln1494_43 = mul i16 %zext_ln186_78, i16 %zext_ln44_46"   --->   Operation 802 'mul' 'mul_ln1494_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 803 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_39)   --->   "%zext_ln52_15 = zext i16 %mul_ln1494_43" [matmul.cpp:52]   --->   Operation 803 'zext' 'zext_ln52_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln52_16 = zext i16 %mul_ln1494_44" [matmul.cpp:52]   --->   Operation 804 'zext' 'zext_ln52_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 805 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_41)   --->   "%mul_ln1494_45 = mul i16 %zext_ln186_80, i16 %zext_ln44_48"   --->   Operation 805 'mul' 'mul_ln1494_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 806 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_41)   --->   "%zext_ln52_17 = zext i16 %mul_ln1494_45" [matmul.cpp:52]   --->   Operation 806 'zext' 'zext_ln52_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln52_18 = zext i16 %mul_ln1494_46" [matmul.cpp:52]   --->   Operation 807 'zext' 'zext_ln52_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 808 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_42)   --->   "%mul_ln1494_47 = mul i16 %zext_ln186_82, i16 %zext_ln44_50"   --->   Operation 808 'mul' 'mul_ln1494_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 809 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_42)   --->   "%zext_ln52_19 = zext i16 %mul_ln1494_47" [matmul.cpp:52]   --->   Operation 809 'zext' 'zext_ln52_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln186_83 = zext i8 %B_V_12_load_2"   --->   Operation 810 'zext' 'zext_ln186_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 811 [1/1] (1.55ns)   --->   "%mul_ln1494_48 = mul i16 %zext_ln186_83, i16 %zext_ln44_52"   --->   Operation 811 'mul' 'mul_ln1494_48' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln52_20 = zext i16 %mul_ln1494_48" [matmul.cpp:52]   --->   Operation 812 'zext' 'zext_ln52_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 813 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_46)   --->   "%mul_ln1494_49 = mul i16 %zext_ln186_84, i16 %zext_ln44_53"   --->   Operation 813 'mul' 'mul_ln1494_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 814 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_46)   --->   "%zext_ln52_21 = zext i16 %mul_ln1494_49" [matmul.cpp:52]   --->   Operation 814 'zext' 'zext_ln52_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln186_85 = zext i8 %B_V_12_load_3"   --->   Operation 815 'zext' 'zext_ln186_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 816 [1/1] (1.55ns)   --->   "%mul_ln1494_50 = mul i16 %zext_ln186_85, i16 %zext_ln44_54"   --->   Operation 816 'mul' 'mul_ln1494_50' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln52_22 = zext i16 %mul_ln1494_50" [matmul.cpp:52]   --->   Operation 817 'zext' 'zext_ln52_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 818 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_47)   --->   "%mul_ln1494_51 = mul i16 %zext_ln186_86, i16 %zext_ln44_55"   --->   Operation 818 'mul' 'mul_ln1494_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 819 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_47)   --->   "%zext_ln52_23 = zext i16 %mul_ln1494_51" [matmul.cpp:52]   --->   Operation 819 'zext' 'zext_ln52_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln186_87 = zext i8 %B_V_13_load_2"   --->   Operation 820 'zext' 'zext_ln186_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 821 [1/1] (1.55ns)   --->   "%mul_ln1494_52 = mul i16 %zext_ln186_87, i16 %zext_ln44_56"   --->   Operation 821 'mul' 'mul_ln1494_52' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln52_24 = zext i16 %mul_ln1494_52" [matmul.cpp:52]   --->   Operation 822 'zext' 'zext_ln52_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 823 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_49)   --->   "%mul_ln1494_53 = mul i16 %zext_ln186_88, i16 %zext_ln44_57"   --->   Operation 823 'mul' 'mul_ln1494_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 824 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_49)   --->   "%zext_ln52_25 = zext i16 %mul_ln1494_53" [matmul.cpp:52]   --->   Operation 824 'zext' 'zext_ln52_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln52_26 = zext i16 %mul_ln1494_54" [matmul.cpp:52]   --->   Operation 825 'zext' 'zext_ln52_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 826 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_50)   --->   "%mul_ln1494_55 = mul i16 %zext_ln186_90, i16 %zext_ln44_59"   --->   Operation 826 'mul' 'mul_ln1494_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 827 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_50)   --->   "%zext_ln52_27 = zext i16 %mul_ln1494_55" [matmul.cpp:52]   --->   Operation 827 'zext' 'zext_ln52_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln186_91 = zext i8 %B_V_14_load_2"   --->   Operation 828 'zext' 'zext_ln186_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 829 [1/1] (1.55ns)   --->   "%mul_ln1494_56 = mul i16 %zext_ln186_91, i16 %zext_ln44_60"   --->   Operation 829 'mul' 'mul_ln1494_56' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 830 [1/1] (0.00ns)   --->   "%zext_ln52_28 = zext i16 %mul_ln1494_56" [matmul.cpp:52]   --->   Operation 830 'zext' 'zext_ln52_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 831 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_53)   --->   "%mul_ln1494_57 = mul i16 %zext_ln186_92, i16 %zext_ln44_61"   --->   Operation 831 'mul' 'mul_ln1494_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 832 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_53)   --->   "%zext_ln52_29 = zext i16 %mul_ln1494_57" [matmul.cpp:52]   --->   Operation 832 'zext' 'zext_ln52_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln52_30 = zext i16 %mul_ln1494_58" [matmul.cpp:52]   --->   Operation 833 'zext' 'zext_ln52_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 834 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_54)   --->   "%mul_ln1494_59 = mul i16 %zext_ln186_94, i16 %zext_ln44_63"   --->   Operation 834 'mul' 'mul_ln1494_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 835 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_54)   --->   "%zext_ln52_31 = zext i16 %mul_ln1494_59" [matmul.cpp:52]   --->   Operation 835 'zext' 'zext_ln52_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln52_32 = zext i16 %mul_ln1494_60" [matmul.cpp:52]   --->   Operation 836 'zext' 'zext_ln52_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 837 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_56)   --->   "%mul_ln1494_61 = mul i16 %zext_ln186_96, i16 %zext_ln44_65"   --->   Operation 837 'mul' 'mul_ln1494_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 838 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_56)   --->   "%zext_ln52_33 = zext i16 %mul_ln1494_61" [matmul.cpp:52]   --->   Operation 838 'zext' 'zext_ln52_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln52_34 = zext i16 %mul_ln1494_62" [matmul.cpp:52]   --->   Operation 839 'zext' 'zext_ln52_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 840 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_57)   --->   "%mul_ln1494_63 = mul i16 %zext_ln186_98, i16 %zext_ln44_67"   --->   Operation 840 'mul' 'mul_ln1494_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 841 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_57)   --->   "%zext_ln840 = zext i16 %mul_ln1494_63"   --->   Operation 841 'zext' 'zext_ln840' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 842 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840 = add i17 %zext_ln52_1, i17 %zext_ln52"   --->   Operation 842 'add' 'add_ln840' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 843 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_1 = add i17 %zext_ln52_2, i17 %zext_ln186_8"   --->   Operation 843 'add' 'add_ln840_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 844 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_3 = add i17 %zext_ln186_10, i17 %zext_ln186_12"   --->   Operation 844 'add' 'add_ln840_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 845 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_4 = add i17 %zext_ln186_14, i17 %zext_ln186_16"   --->   Operation 845 'add' 'add_ln840_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 846 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_7 = add i17 %zext_ln186_18, i17 %zext_ln186_20"   --->   Operation 846 'add' 'add_ln840_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 847 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_8 = add i17 %zext_ln186_22, i17 %zext_ln186_24"   --->   Operation 847 'add' 'add_ln840_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 848 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_10 = add i17 %zext_ln186_26, i17 %zext_ln186_28"   --->   Operation 848 'add' 'add_ln840_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 849 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_11 = add i17 %zext_ln186_30, i17 %zext_ln186_32"   --->   Operation 849 'add' 'add_ln840_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 850 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_15 = add i17 %zext_ln186_34, i17 %zext_ln186_36"   --->   Operation 850 'add' 'add_ln840_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 851 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_16 = add i17 %zext_ln186_38, i17 %zext_ln186_40"   --->   Operation 851 'add' 'add_ln840_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 852 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_18 = add i17 %zext_ln186_42, i17 %zext_ln186_44"   --->   Operation 852 'add' 'add_ln840_18' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 853 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_19 = add i17 %zext_ln186_46, i17 %zext_ln186_48"   --->   Operation 853 'add' 'add_ln840_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 854 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_22 = add i17 %zext_ln186_50, i17 %zext_ln186_52"   --->   Operation 854 'add' 'add_ln840_22' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 855 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_23 = add i17 %zext_ln186_54, i17 %zext_ln186_56"   --->   Operation 855 'add' 'add_ln840_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 856 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_25 = add i17 %zext_ln186_58, i17 %zext_ln186_60"   --->   Operation 856 'add' 'add_ln840_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 857 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_26 = add i17 %zext_ln186_62, i17 %zext_ln52_3"   --->   Operation 857 'add' 'add_ln840_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 858 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_31 = add i17 %zext_ln52_4, i17 %zext_ln52_5"   --->   Operation 858 'add' 'add_ln840_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 859 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_32 = add i17 %zext_ln52_6, i17 %zext_ln52_7"   --->   Operation 859 'add' 'add_ln840_32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 860 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_34 = add i17 %zext_ln52_8, i17 %zext_ln52_9"   --->   Operation 860 'add' 'add_ln840_34' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 861 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_35 = add i17 %zext_ln52_10, i17 %zext_ln52_11"   --->   Operation 861 'add' 'add_ln840_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 862 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_38 = add i17 %zext_ln52_12, i17 %zext_ln52_13"   --->   Operation 862 'add' 'add_ln840_38' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 863 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_39 = add i17 %zext_ln52_14, i17 %zext_ln52_15"   --->   Operation 863 'add' 'add_ln840_39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 864 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_41 = add i17 %zext_ln52_16, i17 %zext_ln52_17"   --->   Operation 864 'add' 'add_ln840_41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 865 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_42 = add i17 %zext_ln52_18, i17 %zext_ln52_19"   --->   Operation 865 'add' 'add_ln840_42' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 866 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_46 = add i17 %zext_ln52_20, i17 %zext_ln52_21"   --->   Operation 866 'add' 'add_ln840_46' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 867 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_47 = add i17 %zext_ln52_22, i17 %zext_ln52_23"   --->   Operation 867 'add' 'add_ln840_47' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 868 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_49 = add i17 %zext_ln52_24, i17 %zext_ln52_25"   --->   Operation 868 'add' 'add_ln840_49' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 869 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_50 = add i17 %zext_ln52_26, i17 %zext_ln52_27"   --->   Operation 869 'add' 'add_ln840_50' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 870 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_53 = add i17 %zext_ln52_28, i17 %zext_ln52_29"   --->   Operation 870 'add' 'add_ln840_53' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 871 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_54 = add i17 %zext_ln52_30, i17 %zext_ln52_31"   --->   Operation 871 'add' 'add_ln840_54' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 872 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_56 = add i17 %zext_ln52_32, i17 %zext_ln52_33"   --->   Operation 872 'add' 'add_ln840_56' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 873 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_57 = add i17 %zext_ln52_34, i17 %zext_ln840"   --->   Operation 873 'add' 'add_ln840_57' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1007 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1007 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.30>
ST_5 : Operation 874 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @mult_outer_mult_middle_str"   --->   Operation 874 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 875 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 875 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 876 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 876 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 877 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [matmul.cpp:49]   --->   Operation 877 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 878 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840 = add i17 %zext_ln52_1, i17 %zext_ln52"   --->   Operation 878 'add' 'add_ln840' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 879 [1/1] (0.00ns)   --->   "%zext_ln840_1 = zext i17 %add_ln840"   --->   Operation 879 'zext' 'zext_ln840_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 880 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_1 = add i17 %zext_ln52_2, i17 %zext_ln186_8"   --->   Operation 880 'add' 'add_ln840_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln840_2 = zext i17 %add_ln840_1"   --->   Operation 881 'zext' 'zext_ln840_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 882 [1/1] (0.79ns)   --->   "%add_ln840_2 = add i18 %zext_ln840_2, i18 %zext_ln840_1"   --->   Operation 882 'add' 'add_ln840_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln840_3 = zext i18 %add_ln840_2"   --->   Operation 883 'zext' 'zext_ln840_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 884 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_3 = add i17 %zext_ln186_10, i17 %zext_ln186_12"   --->   Operation 884 'add' 'add_ln840_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln840_4 = zext i17 %add_ln840_3"   --->   Operation 885 'zext' 'zext_ln840_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 886 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_4 = add i17 %zext_ln186_14, i17 %zext_ln186_16"   --->   Operation 886 'add' 'add_ln840_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln840_5 = zext i17 %add_ln840_4"   --->   Operation 887 'zext' 'zext_ln840_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 888 [1/1] (0.79ns)   --->   "%add_ln840_5 = add i18 %zext_ln840_5, i18 %zext_ln840_4"   --->   Operation 888 'add' 'add_ln840_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln840_6 = zext i18 %add_ln840_5"   --->   Operation 889 'zext' 'zext_ln840_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 890 [1/1] (0.79ns)   --->   "%add_ln840_6 = add i19 %zext_ln840_6, i19 %zext_ln840_3"   --->   Operation 890 'add' 'add_ln840_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln840_7 = zext i19 %add_ln840_6"   --->   Operation 891 'zext' 'zext_ln840_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 892 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_7 = add i17 %zext_ln186_18, i17 %zext_ln186_20"   --->   Operation 892 'add' 'add_ln840_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln840_8 = zext i17 %add_ln840_7"   --->   Operation 893 'zext' 'zext_ln840_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 894 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_8 = add i17 %zext_ln186_22, i17 %zext_ln186_24"   --->   Operation 894 'add' 'add_ln840_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln840_9 = zext i17 %add_ln840_8"   --->   Operation 895 'zext' 'zext_ln840_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 896 [1/1] (0.79ns)   --->   "%add_ln840_9 = add i18 %zext_ln840_9, i18 %zext_ln840_8"   --->   Operation 896 'add' 'add_ln840_9' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln840_10 = zext i18 %add_ln840_9"   --->   Operation 897 'zext' 'zext_ln840_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 898 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_10 = add i17 %zext_ln186_26, i17 %zext_ln186_28"   --->   Operation 898 'add' 'add_ln840_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln840_11 = zext i17 %add_ln840_10"   --->   Operation 899 'zext' 'zext_ln840_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 900 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_11 = add i17 %zext_ln186_30, i17 %zext_ln186_32"   --->   Operation 900 'add' 'add_ln840_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln840_12 = zext i17 %add_ln840_11"   --->   Operation 901 'zext' 'zext_ln840_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 902 [1/1] (0.79ns)   --->   "%add_ln840_12 = add i18 %zext_ln840_12, i18 %zext_ln840_11"   --->   Operation 902 'add' 'add_ln840_12' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln840_13 = zext i18 %add_ln840_12"   --->   Operation 903 'zext' 'zext_ln840_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 904 [1/1] (0.79ns)   --->   "%add_ln840_13 = add i19 %zext_ln840_13, i19 %zext_ln840_10"   --->   Operation 904 'add' 'add_ln840_13' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln840_14 = zext i19 %add_ln840_13"   --->   Operation 905 'zext' 'zext_ln840_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 906 [1/1] (0.80ns)   --->   "%add_ln840_14 = add i20 %zext_ln840_14, i20 %zext_ln840_7"   --->   Operation 906 'add' 'add_ln840_14' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 907 [1/1] (0.00ns)   --->   "%zext_ln840_15 = zext i20 %add_ln840_14"   --->   Operation 907 'zext' 'zext_ln840_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 908 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_15 = add i17 %zext_ln186_34, i17 %zext_ln186_36"   --->   Operation 908 'add' 'add_ln840_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln840_16 = zext i17 %add_ln840_15"   --->   Operation 909 'zext' 'zext_ln840_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 910 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_16 = add i17 %zext_ln186_38, i17 %zext_ln186_40"   --->   Operation 910 'add' 'add_ln840_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 911 [1/1] (0.00ns)   --->   "%zext_ln840_17 = zext i17 %add_ln840_16"   --->   Operation 911 'zext' 'zext_ln840_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 912 [1/1] (0.79ns)   --->   "%add_ln840_17 = add i18 %zext_ln840_17, i18 %zext_ln840_16"   --->   Operation 912 'add' 'add_ln840_17' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln840_18 = zext i18 %add_ln840_17"   --->   Operation 913 'zext' 'zext_ln840_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 914 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_18 = add i17 %zext_ln186_42, i17 %zext_ln186_44"   --->   Operation 914 'add' 'add_ln840_18' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln840_19 = zext i17 %add_ln840_18"   --->   Operation 915 'zext' 'zext_ln840_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 916 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_19 = add i17 %zext_ln186_46, i17 %zext_ln186_48"   --->   Operation 916 'add' 'add_ln840_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln840_20 = zext i17 %add_ln840_19"   --->   Operation 917 'zext' 'zext_ln840_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 918 [1/1] (0.79ns)   --->   "%add_ln840_20 = add i18 %zext_ln840_20, i18 %zext_ln840_19"   --->   Operation 918 'add' 'add_ln840_20' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln840_21 = zext i18 %add_ln840_20"   --->   Operation 919 'zext' 'zext_ln840_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 920 [1/1] (0.79ns)   --->   "%add_ln840_21 = add i19 %zext_ln840_21, i19 %zext_ln840_18"   --->   Operation 920 'add' 'add_ln840_21' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln840_22 = zext i19 %add_ln840_21"   --->   Operation 921 'zext' 'zext_ln840_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 922 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_22 = add i17 %zext_ln186_50, i17 %zext_ln186_52"   --->   Operation 922 'add' 'add_ln840_22' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln840_23 = zext i17 %add_ln840_22"   --->   Operation 923 'zext' 'zext_ln840_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 924 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_23 = add i17 %zext_ln186_54, i17 %zext_ln186_56"   --->   Operation 924 'add' 'add_ln840_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln840_24 = zext i17 %add_ln840_23"   --->   Operation 925 'zext' 'zext_ln840_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 926 [1/1] (0.79ns)   --->   "%add_ln840_24 = add i18 %zext_ln840_24, i18 %zext_ln840_23"   --->   Operation 926 'add' 'add_ln840_24' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln840_25 = zext i18 %add_ln840_24"   --->   Operation 927 'zext' 'zext_ln840_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 928 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_25 = add i17 %zext_ln186_58, i17 %zext_ln186_60"   --->   Operation 928 'add' 'add_ln840_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln840_26 = zext i17 %add_ln840_25"   --->   Operation 929 'zext' 'zext_ln840_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 930 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_26 = add i17 %zext_ln186_62, i17 %zext_ln52_3"   --->   Operation 930 'add' 'add_ln840_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln840_27 = zext i17 %add_ln840_26"   --->   Operation 931 'zext' 'zext_ln840_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 932 [1/1] (0.79ns)   --->   "%add_ln840_27 = add i18 %zext_ln840_27, i18 %zext_ln840_26"   --->   Operation 932 'add' 'add_ln840_27' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln840_28 = zext i18 %add_ln840_27"   --->   Operation 933 'zext' 'zext_ln840_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 934 [1/1] (0.79ns)   --->   "%add_ln840_28 = add i19 %zext_ln840_28, i19 %zext_ln840_25"   --->   Operation 934 'add' 'add_ln840_28' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln840_29 = zext i19 %add_ln840_28"   --->   Operation 935 'zext' 'zext_ln840_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 936 [1/1] (0.80ns)   --->   "%add_ln840_29 = add i20 %zext_ln840_29, i20 %zext_ln840_22"   --->   Operation 936 'add' 'add_ln840_29' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 937 [1/1] (0.00ns)   --->   "%zext_ln840_30 = zext i20 %add_ln840_29"   --->   Operation 937 'zext' 'zext_ln840_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 938 [1/1] (0.80ns)   --->   "%add_ln840_30 = add i21 %zext_ln840_30, i21 %zext_ln840_15"   --->   Operation 938 'add' 'add_ln840_30' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 939 [1/1] (0.00ns)   --->   "%zext_ln840_31 = zext i21 %add_ln840_30"   --->   Operation 939 'zext' 'zext_ln840_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 940 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_31 = add i17 %zext_ln52_4, i17 %zext_ln52_5"   --->   Operation 940 'add' 'add_ln840_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 941 [1/1] (0.00ns)   --->   "%zext_ln840_32 = zext i17 %add_ln840_31"   --->   Operation 941 'zext' 'zext_ln840_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 942 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_32 = add i17 %zext_ln52_6, i17 %zext_ln52_7"   --->   Operation 942 'add' 'add_ln840_32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln840_33 = zext i17 %add_ln840_32"   --->   Operation 943 'zext' 'zext_ln840_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 944 [1/1] (0.79ns)   --->   "%add_ln840_33 = add i18 %zext_ln840_33, i18 %zext_ln840_32"   --->   Operation 944 'add' 'add_ln840_33' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln840_34 = zext i18 %add_ln840_33"   --->   Operation 945 'zext' 'zext_ln840_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 946 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_34 = add i17 %zext_ln52_8, i17 %zext_ln52_9"   --->   Operation 946 'add' 'add_ln840_34' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 947 [1/1] (0.00ns)   --->   "%zext_ln840_35 = zext i17 %add_ln840_34"   --->   Operation 947 'zext' 'zext_ln840_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 948 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_35 = add i17 %zext_ln52_10, i17 %zext_ln52_11"   --->   Operation 948 'add' 'add_ln840_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 949 [1/1] (0.00ns)   --->   "%zext_ln840_36 = zext i17 %add_ln840_35"   --->   Operation 949 'zext' 'zext_ln840_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 950 [1/1] (0.79ns)   --->   "%add_ln840_36 = add i18 %zext_ln840_36, i18 %zext_ln840_35"   --->   Operation 950 'add' 'add_ln840_36' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln840_37 = zext i18 %add_ln840_36"   --->   Operation 951 'zext' 'zext_ln840_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 952 [1/1] (0.79ns)   --->   "%add_ln840_37 = add i19 %zext_ln840_37, i19 %zext_ln840_34"   --->   Operation 952 'add' 'add_ln840_37' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln840_38 = zext i19 %add_ln840_37"   --->   Operation 953 'zext' 'zext_ln840_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 954 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_38 = add i17 %zext_ln52_12, i17 %zext_ln52_13"   --->   Operation 954 'add' 'add_ln840_38' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln840_39 = zext i17 %add_ln840_38"   --->   Operation 955 'zext' 'zext_ln840_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 956 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_39 = add i17 %zext_ln52_14, i17 %zext_ln52_15"   --->   Operation 956 'add' 'add_ln840_39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 957 [1/1] (0.00ns)   --->   "%zext_ln840_40 = zext i17 %add_ln840_39"   --->   Operation 957 'zext' 'zext_ln840_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 958 [1/1] (0.79ns)   --->   "%add_ln840_40 = add i18 %zext_ln840_40, i18 %zext_ln840_39"   --->   Operation 958 'add' 'add_ln840_40' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln840_41 = zext i18 %add_ln840_40"   --->   Operation 959 'zext' 'zext_ln840_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 960 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_41 = add i17 %zext_ln52_16, i17 %zext_ln52_17"   --->   Operation 960 'add' 'add_ln840_41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln840_42 = zext i17 %add_ln840_41"   --->   Operation 961 'zext' 'zext_ln840_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 962 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_42 = add i17 %zext_ln52_18, i17 %zext_ln52_19"   --->   Operation 962 'add' 'add_ln840_42' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln840_43 = zext i17 %add_ln840_42"   --->   Operation 963 'zext' 'zext_ln840_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 964 [1/1] (0.79ns)   --->   "%add_ln840_43 = add i18 %zext_ln840_43, i18 %zext_ln840_42"   --->   Operation 964 'add' 'add_ln840_43' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 965 [1/1] (0.00ns)   --->   "%zext_ln840_44 = zext i18 %add_ln840_43"   --->   Operation 965 'zext' 'zext_ln840_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 966 [1/1] (0.79ns)   --->   "%add_ln840_44 = add i19 %zext_ln840_44, i19 %zext_ln840_41"   --->   Operation 966 'add' 'add_ln840_44' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln840_45 = zext i19 %add_ln840_44"   --->   Operation 967 'zext' 'zext_ln840_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 968 [1/1] (0.80ns)   --->   "%add_ln840_45 = add i20 %zext_ln840_45, i20 %zext_ln840_38"   --->   Operation 968 'add' 'add_ln840_45' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 969 [1/1] (0.00ns)   --->   "%zext_ln840_46 = zext i20 %add_ln840_45"   --->   Operation 969 'zext' 'zext_ln840_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 970 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_46 = add i17 %zext_ln52_20, i17 %zext_ln52_21"   --->   Operation 970 'add' 'add_ln840_46' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln840_47 = zext i17 %add_ln840_46"   --->   Operation 971 'zext' 'zext_ln840_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 972 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_47 = add i17 %zext_ln52_22, i17 %zext_ln52_23"   --->   Operation 972 'add' 'add_ln840_47' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln840_48 = zext i17 %add_ln840_47"   --->   Operation 973 'zext' 'zext_ln840_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 974 [1/1] (0.79ns)   --->   "%add_ln840_48 = add i18 %zext_ln840_48, i18 %zext_ln840_47"   --->   Operation 974 'add' 'add_ln840_48' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln840_49 = zext i18 %add_ln840_48"   --->   Operation 975 'zext' 'zext_ln840_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 976 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_49 = add i17 %zext_ln52_24, i17 %zext_ln52_25"   --->   Operation 976 'add' 'add_ln840_49' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln840_50 = zext i17 %add_ln840_49"   --->   Operation 977 'zext' 'zext_ln840_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 978 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_50 = add i17 %zext_ln52_26, i17 %zext_ln52_27"   --->   Operation 978 'add' 'add_ln840_50' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 979 [1/1] (0.00ns)   --->   "%zext_ln840_51 = zext i17 %add_ln840_50"   --->   Operation 979 'zext' 'zext_ln840_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 980 [1/1] (0.79ns)   --->   "%add_ln840_51 = add i18 %zext_ln840_51, i18 %zext_ln840_50"   --->   Operation 980 'add' 'add_ln840_51' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 981 [1/1] (0.00ns)   --->   "%zext_ln840_52 = zext i18 %add_ln840_51"   --->   Operation 981 'zext' 'zext_ln840_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 982 [1/1] (0.79ns)   --->   "%add_ln840_52 = add i19 %zext_ln840_52, i19 %zext_ln840_49"   --->   Operation 982 'add' 'add_ln840_52' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln840_53 = zext i19 %add_ln840_52"   --->   Operation 983 'zext' 'zext_ln840_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 984 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_53 = add i17 %zext_ln52_28, i17 %zext_ln52_29"   --->   Operation 984 'add' 'add_ln840_53' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln840_54 = zext i17 %add_ln840_53"   --->   Operation 985 'zext' 'zext_ln840_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 986 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_54 = add i17 %zext_ln52_30, i17 %zext_ln52_31"   --->   Operation 986 'add' 'add_ln840_54' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln840_55 = zext i17 %add_ln840_54"   --->   Operation 987 'zext' 'zext_ln840_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 988 [1/1] (0.79ns)   --->   "%add_ln840_55 = add i18 %zext_ln840_55, i18 %zext_ln840_54"   --->   Operation 988 'add' 'add_ln840_55' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln840_56 = zext i18 %add_ln840_55"   --->   Operation 989 'zext' 'zext_ln840_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 990 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_56 = add i17 %zext_ln52_32, i17 %zext_ln52_33"   --->   Operation 990 'add' 'add_ln840_56' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln840_57 = zext i17 %add_ln840_56"   --->   Operation 991 'zext' 'zext_ln840_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 992 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_57 = add i17 %zext_ln52_34, i17 %zext_ln840"   --->   Operation 992 'add' 'add_ln840_57' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln840_58 = zext i17 %add_ln840_57"   --->   Operation 993 'zext' 'zext_ln840_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 994 [1/1] (0.79ns)   --->   "%add_ln840_58 = add i18 %zext_ln840_58, i18 %zext_ln840_57"   --->   Operation 994 'add' 'add_ln840_58' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 995 [1/1] (0.00ns)   --->   "%zext_ln840_59 = zext i18 %add_ln840_58"   --->   Operation 995 'zext' 'zext_ln840_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 996 [1/1] (0.79ns)   --->   "%add_ln840_59 = add i19 %zext_ln840_59, i19 %zext_ln840_56"   --->   Operation 996 'add' 'add_ln840_59' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln840_60 = zext i19 %add_ln840_59"   --->   Operation 997 'zext' 'zext_ln840_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 998 [1/1] (0.80ns)   --->   "%add_ln840_60 = add i20 %zext_ln840_60, i20 %zext_ln840_53"   --->   Operation 998 'add' 'add_ln840_60' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 999 [1/1] (0.00ns)   --->   "%zext_ln840_61 = zext i20 %add_ln840_60"   --->   Operation 999 'zext' 'zext_ln840_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1000 [1/1] (0.80ns)   --->   "%add_ln840_61 = add i21 %zext_ln840_61, i21 %zext_ln840_46"   --->   Operation 1000 'add' 'add_ln840_61' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1001 [1/1] (0.00ns)   --->   "%zext_ln840_62 = zext i21 %add_ln840_61"   --->   Operation 1001 'zext' 'zext_ln840_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1002 [1/1] (0.81ns)   --->   "%add_ln840_62 = add i22 %zext_ln840_62, i22 %zext_ln840_31"   --->   Operation 1002 'add' 'add_ln840_62' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i12 %add_ln54" [matmul.cpp:54]   --->   Operation 1003 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1004 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i22 %C_V, i64 0, i64 %zext_ln54" [matmul.cpp:54]   --->   Operation 1004 'getelementptr' 'C_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1005 [1/1] (1.64ns)   --->   "%store_ln54 = store i22 %add_ln840_62, i12 %C_V_addr" [matmul.cpp:54]   --->   Operation 1005 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4096> <RAM>
ST_5 : Operation 1006 [1/1] (0.00ns)   --->   "%br_ln47 = br void %mult_inner" [matmul.cpp:47]   --->   Operation 1006 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.24ns
The critical path consists of the following:
	'alloca' operation ('j') [34]  (0 ns)
	'load' operation ('j_load', matmul.cpp:47) on local variable 'j' [51]  (0 ns)
	'icmp' operation ('icmp_ln47', matmul.cpp:47) [54]  (0.6 ns)
	'select' operation ('select_ln44', matmul.cpp:44) [55]  (0.308 ns)
	'add' operation ('add_ln186') [442]  (0.705 ns)
	'getelementptr' operation ('B_V_8_addr_1') [444]  (0 ns)
	'load' operation ('B_V_8_load_1') on array 'B_V_8' [452]  (0.626 ns)

 <State 2>: 2.23ns
The critical path consists of the following:
	'add' operation ('add_ln52', matmul.cpp:52) [468]  (0.745 ns)
	'mux' operation ('tmp_1_3') [505]  (0.493 ns)
	'mul' operation of DSP[725] ('mul_ln1494_35') [507]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[661] ('mul_ln1494') [287]  (0.996 ns)

 <State 4>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln1494_1') [308]  (1.55 ns)
	'add' operation of DSP[661] ('add_ln840') [661]  (0.645 ns)

 <State 5>: 6.3ns
The critical path consists of the following:
	'add' operation of DSP[661] ('add_ln840') [661]  (0.645 ns)
	'add' operation ('add_ln840_2') [665]  (0.791 ns)
	'add' operation ('add_ln840_6') [673]  (0.797 ns)
	'add' operation ('add_ln840_14') [689]  (0.803 ns)
	'add' operation ('add_ln840_30') [721]  (0.809 ns)
	'add' operation ('add_ln840_62') [785]  (0.815 ns)
	'store' operation ('store_ln54', matmul.cpp:54) of variable 'add_ln840_62' on array 'C_V' [789]  (1.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
