
Started : "Synthesize - XST".
Running xst...
Command Line: xst -intstyle ise -ifn "C:/XXXXXXXXX/Multiplier_8_8/simple_multiplier.xst" -ofn "C:/XXXXXXXXX/Multiplier_8_8/simple_multiplier.syr"
Reading design: simple_multiplier.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\XXXXXXXXX\Multiplier_8_8\simple_multiplier.vhd" into library work
Parsing entity <simple_multiplier>.
Parsing architecture <Behavioral> of entity <simple_multiplier>.
Parsing entity <FullAdder>.
Parsing architecture <BehavioralFA> of entity <fulladder>.
Parsing entity <HalfAdder>.
Parsing architecture <BehavioralHA> of entity <halfadder>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <simple_multiplier> (architecture <Behavioral>) from library <work>.

Elaborating entity <HalfAdder> (architecture <BehavioralHA>) from library <work>.

Elaborating entity <FullAdder> (architecture <BehavioralFA>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <simple_multiplier>.
    Related source file is "C:\XXXXXXXXX\Multiplier_8_8\simple_multiplier.vhd".
    Summary:
	no macro.
Unit <simple_multiplier> synthesized.

Synthesizing Unit <HalfAdder>.
    Related source file is "C:\XXXXXXXXX\Multiplier_8_8\simple_multiplier.vhd".
    Summary:
Unit <HalfAdder> synthesized.

Synthesizing Unit <FullAdder>.
    Related source file is "C:\XXXXXXXXX\Multiplier_8_8\simple_multiplier.vhd".
    Summary:
Unit <FullAdder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Xors                                                 : 104
 1-bit xor2                                            : 104

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Xors                                                 : 104
 1-bit xor2                                            : 104

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <simple_multiplier> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block simple_multiplier, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 20.349ns

=========================================================================

Process "Synthesize - XST" completed successfully

Started : "Translate".
Running ngdbuild...
Command Line: ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc simple_multiplier.ucf -p xc6slx4-tqg144-3 "simple_multiplier.ngc" simple_multiplier.ngd

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-intstyle ise -dd _ngo -nt timestamp -uc simple_multiplier.ucf -p
xc6slx4-tqg144-3 simple_multiplier.ngc simple_multiplier.ngd

Reading NGO file "C:/Users/Ali_Negary/Desktop/IUST/Semester 3/Low-Power System
Design/Final Exam/Multiplier_8_8/simple_multiplier.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "simple_multiplier.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "simple_multiplier.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   3 sec

Writing NGDBUILD log file "simple_multiplier.bld"...

NGDBUILD done.

Process "Translate" completed successfully

Started : "Map".
Running map...
Command Line: map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o simple_multiplier_map.ncd simple_multiplier.ngd simple_multiplier.pcf
Using target part "6slx4tqg144-3".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4926) REAL time: 5 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:4926) REAL time: 5 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:4926) REAL time: 5 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
...
Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:4926) REAL time: 6 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:4926) REAL time: 6 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:4926) REAL time: 6 secs 

Phase 7.3  Local Placement Optimization
...
...
Phase 7.3  Local Placement Optimization (Checksum:e5dcf95b) REAL time: 7 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:e5dcf95b) REAL time: 7 secs 

Phase 9.8  Global Placement
.......................
........................
Phase 9.8  Global Placement (Checksum:388df8da) REAL time: 7 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:388df8da) REAL time: 7 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:fb45c9f6) REAL time: 8 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:fb45c9f6) REAL time: 8 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:fb45c9f6) REAL time: 8 secs 

Total REAL time to Placer completion: 8 secs 
Total CPU  time to Placer completion: 6 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                     0 out of   4,800    0%
  Number of Slice LUTs:                         81 out of   2,400    3%
    Number used as logic:                       81 out of   2,400    3%
      Number using O6 output only:              79
      Number using O5 output only:               0
      Number using O5 and O6:                    2
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   1,200    0%

Slice Logic Distribution:
  Number of occupied Slices:                    28 out of     600    4%
  Number of MUXCYs used:                         0 out of   1,200    0%
  Number of LUT Flip Flop pairs used:           81
    Number with an unused Flip Flop:            81 out of      81  100%
    Number with an unused LUT:                   0 out of      81    0%
    Number of fully used LUT-FF pairs:           0 out of      81    0%
    Number of slice register sites lost
      to control set restrictions:               0 out of   4,800    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        32 out of     102   31%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      12    0%
  Number of RAMB8BWERs:                          0 out of      24    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       0 out of      16    0%
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     200    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of       8    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.68

Peak Memory Usage:  4493 MB
Total REAL time to MAP completion:  8 secs 
Total CPU time to MAP completion:   7 secs 

Mapping completed.
See MAP report file "simple_multiplier_map.mrp" for details.

Process "Map" completed successfully

Started : "Place & Route".
Running par...
Command Line: par -w -intstyle ise -ol high -mt off simple_multiplier_map.ncd simple_multiplier.ncd simple_multiplier.pcf



Constraints file: simple_multiplier.pcf.
Loading device for application Rf_Device from file '6slx4.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "simple_multiplier" is an NCD, version 3.2, device xc6slx4, package tqg144, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                     0 out of   4,800    0%
  Number of Slice LUTs:                         81 out of   2,400    3%
    Number used as logic:                       81 out of   2,400    3%
      Number using O6 output only:              79
      Number using O5 output only:               0
      Number using O5 and O6:                    2
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   1,200    0%

Slice Logic Distribution:
  Number of occupied Slices:                    28 out of     600    4%
  Number of MUXCYs used:                         0 out of   1,200    0%
  Number of LUT Flip Flop pairs used:           81
    Number with an unused Flip Flop:            81 out of      81  100%
    Number with an unused LUT:                   0 out of      81    0%
    Number of fully used LUT-FF pairs:           0 out of      81    0%
    Number of slice register sites lost
      to control set restrictions:               0 out of   4,800    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        32 out of     102   31%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      12    0%
  Number of RAMB8BWERs:                          0 out of      24    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       0 out of      16    0%
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     200    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of       8    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 

Starting Router


Phase  1  : 465 unrouted;      REAL time: 3 secs 

Phase  2  : 465 unrouted;      REAL time: 3 secs 

Phase  3  : 249 unrouted;      REAL time: 3 secs 

Phase  4  : 249 unrouted; (Par is working to improve performance)     REAL time: 3 secs 

Updating file: simple_multiplier.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 3 secs 

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 3 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 3 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 3 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 3 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 3 secs 
Total REAL time to Router completion: 3 secs 
Total CPU time to Router completion: 3 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.
INFO:Par:459 - The Clock Report is not displayed in the non timing-driven mode.
Timing Score: 0 (Setup: 0, Hold: 0)



Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 4 secs 
Total CPU time to PAR completion: 4 secs 

Peak Memory Usage:  4453 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 2

Writing design to file simple_multiplier.ncd



PAR done!

Process "Place & Route" completed successfully

Started : "Generate Post-Place & Route Static Timing".
Running trce...
Command Line: trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml simple_multiplier.twx simple_multiplier.ncd -o simple_multiplier.twr simple_multiplier.pcf -ucf simple_multiplier.ucf
Loading device for application Rf_Device from file '6slx4.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\.
   "simple_multiplier" is an NCD, version 3.2, device xc6slx4, package tqg144,
speed -3

Analysis completed Fri Jan 21 21:14:20 2022
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 

Process "Generate Post-Place & Route Static Timing" completed successfully
