
---------- Begin Simulation Statistics ----------
final_tick                                23471167000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 165581                       # Simulator instruction rate (inst/s)
host_mem_usage                                 815852                       # Number of bytes of host memory used
host_op_rate                                   165624                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    23.65                       # Real time elapsed on the host
host_tick_rate                              992529856                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3915598                       # Number of instructions simulated
sim_ops                                       3916639                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023471                       # Number of seconds simulated
sim_ticks                                 23471167000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.558301                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   11757                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                13276                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               510                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             13530                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  8                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             129                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              121                       # Number of indirect misses.
system.cpu.branchPred.lookups                   14552                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     307                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     33114                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    33030                       # number of cc regfile writes
system.cpu.commit.amos                             10                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               341                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      11298                       # Number of branches committed
system.cpu.commit.bw_lim_events                   176                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          195909                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              3915610                       # Number of instructions committed
system.cpu.commit.committedOps                3916651                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     23429242                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.167169                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.430860                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     20033258     85.51%     85.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2892366     12.35%     97.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       489935      2.09%     99.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        11602      0.05%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1596      0.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           99      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          148      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           62      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          176      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     23429242                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  123                       # Number of function calls committed.
system.cpu.commit.int_insts                   3905938                       # Number of committed integer instructions.
system.cpu.commit.loads                       1940794                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           16      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            44733      1.14%      1.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               3      0.00%      1.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           960002     24.51%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               5      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               4      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               4      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              7      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     25.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1940794     49.55%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         971083     24.79%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3916651                       # Class of committed instruction
system.cpu.commit.refs                        2911877                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                        79                       # Number of committed Vector instructions.
system.cpu.committedInsts                     3915598                       # Number of Instructions Simulated
system.cpu.committedOps                       3916639                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.994274                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.994274                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              22746710                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   170                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                11387                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                4155196                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   183714                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     31265                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4515                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   631                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                490202                       # Number of cycles decode is unblocking
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       14552                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    283066                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      23157162                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   668                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        4330145                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    9368                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.000620                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             294560                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              12072                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.184488                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           23456406                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.184696                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.102825                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 22692966     96.75%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    63526      0.27%     97.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    62533      0.27%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    64145      0.27%     97.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    63938      0.27%     97.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    62842      0.27%     98.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    62530      0.27%     98.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    65266      0.28%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   318660      1.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             23456406                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           14762                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  399                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    12049                       # Number of branches executed
system.cpu.iew.exec_nop                            36                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.169274                       # Inst execution rate
system.cpu.iew.exec_refs                      2963183                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     971928                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  560943                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2032305                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 72                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               102                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1016511                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4103544                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1991255                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5113                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3973065                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     65                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              16437073                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4515                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              16495373                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            43                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           329748                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         4488                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        91511                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        45428                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           4488                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          339                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             60                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2687950                       # num instructions consuming a value
system.cpu.iew.wb_count                       3971261                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.991038                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2663861                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.169197                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3971990                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  5895441                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2988273                       # number of integer regfile writes
system.cpu.ipc                               0.166826                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.166826                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                16      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 48553      1.22%      1.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    3      0.00%      1.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                965430     24.27%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    5      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    4      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    4      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   9      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     25.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1991634     50.06%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              972520     24.45%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3978178                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       41269                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010374                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      63      0.15%      0.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                   40657     98.52%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    496      1.20%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    53      0.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4019309                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           31462903                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3971163                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           4294639                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4103436                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3978178                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  72                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          186868                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              9126                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             34                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       213105                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      23456406                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.169599                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.451482                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            20171020     85.99%     85.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2624373     11.19%     97.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              639505      2.73%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               14150      0.06%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                5229      0.02%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1612      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 332      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 103      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  82      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        23456406                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.169492                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    122                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                254                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses           98                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               183                       # Number of vector instruction queue writes
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           1659813                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           885141                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2032305                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1016511                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 5948047                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     37                       # number of misc regfile writes
system.cpu.numCycles                         23471168                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                17784423                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               2966427                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                3710625                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   339492                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                4647388                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  2046                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               6164708                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4114135                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3117159                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    343723                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    496                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4515                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               4982056                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   150732                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          6128957                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2197                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 76                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   3670919                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             32                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              137                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     27541522                       # The number of ROB reads
system.cpu.rob.rob_writes                     8252288                       # The number of ROB writes
system.cpu.timesIdled                             233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      104                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      22                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          137                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            677                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           522                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  23471167000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                427                       # Transaction distribution
system.membus.trans_dist::ReadExReq                87                       # Transaction distribution
system.membus.trans_dist::ReadExResp               87                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           428                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        32896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   32896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               522                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     522    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 522                       # Request fanout histogram
system.membus.reqLayer0.occupancy              522000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2717500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  23471167000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 445                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               136                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 87                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                87                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            447                       # Transaction distribution
system.l2bus.trans_dist::InvalidateReq              7                       # Transaction distribution
system.l2bus.trans_dist::InvalidateResp             7                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          849                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          367                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1216                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        22784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        11264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    34048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                541                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.003697                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.060745                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      539     99.63%     99.63% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      0.37%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  541                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              535000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               677000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1068000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     23471167000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23471167000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       282521                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           282521                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       282521                       # number of overall hits
system.cpu.icache.overall_hits::total          282521                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          545                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            545                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          545                       # number of overall misses
system.cpu.icache.overall_misses::total           545                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46702000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46702000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46702000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46702000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       283066                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       283066                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       283066                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       283066                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001925                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001925                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001925                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001925                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85691.743119                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85691.743119                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85691.743119                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85691.743119                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          187                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          187                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          187                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          187                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          358                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          358                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          358                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          358                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34678000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34678000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34678000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34678000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001265                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001265                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001265                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001265                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96865.921788                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96865.921788                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96865.921788                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96865.921788                       # average overall mshr miss latency
system.cpu.icache.replacements                    135                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       282521                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          282521                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          545                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           545                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46702000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46702000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       283066                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       283066                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001925                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001925                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85691.743119                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85691.743119                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          187                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          187                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          358                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          358                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34678000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34678000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001265                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001265                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96865.921788                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96865.921788                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23471167000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           213.894616                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              282877                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            794.598315                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   213.894616                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.835526                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.835526                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          221                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            566488                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           566488                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23471167000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23471167000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23471167000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23471167000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23471167000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2631730                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2631730                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2631730                       # number of overall hits
system.cpu.dcache.overall_hits::total         2631730                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          629                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            629                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          629                       # number of overall misses
system.cpu.dcache.overall_misses::total           629                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     55595971                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     55595971                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     55595971                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     55595971                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2632359                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2632359                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2632359                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2632359                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000239                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000239                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000239                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000239                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 88387.871224                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88387.871224                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 88387.871224                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88387.871224                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1376                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                53                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.962264                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          447                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          447                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          447                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          447                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          182                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          182                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          182                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          182                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     18582994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18582994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     18582994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18582994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000069                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000069                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102104.362637                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102104.362637                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102104.362637                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102104.362637                       # average overall mshr miss latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1661116                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1661116                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          174                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           174                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16215000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16215000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1661290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1661290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000105                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000105                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 93189.655172                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 93189.655172                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           86                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           88                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           88                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9330000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9330000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 106022.727273                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 106022.727273                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       970614                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         970614                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          448                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          448                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38999974                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38999974                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       971062                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       971062                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000461                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000461                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87053.513393                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87053.513393                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          361                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          361                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           87                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8885997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8885997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102137.896552                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102137.896552                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       380997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       380997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 54428.142857                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 54428.142857                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       366997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       366997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 52428.142857                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 52428.142857                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.066667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.066667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.066667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data           10                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              10                       # number of SwapReq hits
system.cpu.dcache.SwapReq_accesses::.cpu.data           10                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           10                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23471167000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           164.924999                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2631941                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               183                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          14382.191257                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            317000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   164.924999                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.161060                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.161060                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          165                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.177734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5264959                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5264959                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  23471167000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              18                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  18                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             18                       # number of overall hits
system.l2cache.overall_hits::total                 18                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           340                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           176                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               516                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          340                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          176                       # number of overall misses
system.l2cache.overall_misses::total              516                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     33226000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     17764000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     50990000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     33226000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     17764000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     50990000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          358                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          176                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             534                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          358                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          176                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            534                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.949721                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.966292                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.949721                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.966292                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 97723.529412                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 100931.818182                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 98817.829457                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 97723.529412                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 100931.818182                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 98817.829457                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.demand_mshr_misses::.cpu.inst          340                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          176                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          340                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          176                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     26466000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     14244000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     40710000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     26466000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     14244000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     40710000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.949721                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.966292                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.949721                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.966292                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 77841.176471                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 80931.818182                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 78895.348837                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 77841.176471                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 80931.818182                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 78895.348837                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l2cache.ReadExReq_misses::.cpu.data           87                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             87                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      8618000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      8618000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           87                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           87                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 99057.471264                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 99057.471264                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           87                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           87                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      6878000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      6878000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 79057.471264                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 79057.471264                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           18                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           18                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          340                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           89                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          429                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     33226000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9146000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     42372000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          358                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           89                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          447                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.949721                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.959732                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 97723.529412                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 102764.044944                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 98769.230769                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          340                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           89                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          429                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     26466000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7366000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     33832000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.949721                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.959732                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 77841.176471                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82764.044944                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 78862.470862                       # average ReadSharedReq mshr miss latency
system.l2cache.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2cache.InvalidateReq_misses::total            7                       # number of InvalidateReq misses
system.l2cache.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2cache.InvalidateReq_accesses::total            7                       # number of InvalidateReq accesses(hits+misses)
system.l2cache.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2cache.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2cache.InvalidateReq_mshr_miss_latency::.cpu.data       203000                       # number of InvalidateReq MSHR miss cycles
system.l2cache.InvalidateReq_mshr_miss_latency::total       203000                       # number of InvalidateReq MSHR miss cycles
system.l2cache.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2cache.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  23471167000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              468.741905                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    667                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  514                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.297665                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   309.813462                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   158.928443                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.075638                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.038801                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.114439                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          514                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.125488                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 5922                       # Number of tag accesses
system.l2cache.tags.data_accesses                5922                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  23471167000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           21696                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           11264                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               32960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        21696                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          21696                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              339                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              176                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  515                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             924368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             479908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                1404276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        924368                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            924368                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            924368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            479908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               1404276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       339.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       176.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000535500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 7040                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          515                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        515                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 76                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                  3                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 14                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 57                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 19                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                33                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                87                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                82                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                53                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                23                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                       4686250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                     2575000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                 14342500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9099.51                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 27849.51                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                       398                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  77.28                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    515                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      291                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      160                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       48                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       15                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          107                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     290.691589                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    175.611392                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    313.199328                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            39     36.45%     36.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           31     28.97%     65.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383            9      8.41%     73.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            6      5.61%     79.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            5      4.67%     84.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            1      0.93%     85.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            4      3.74%     88.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      1.87%     90.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           10      9.35%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           107                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                   32960                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    32960                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          1.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       1.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.01                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.01                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    23471110000                       # Total gap between requests
system.mem_ctrl.avgGap                    45574970.87                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        21696                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        11264                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 924368.183311890694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 479907.965377264773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          339                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          176                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst      9135750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data      5206750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     26949.12                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     29583.81                       # Per-master read average memory access latency
system.mem_ctrl.pageHitRate                     77.28                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy                606900                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy                299805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy              2598960                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      1852524960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy         355345410                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        8713690080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         10925066115                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         465.467529                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  22650359750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    783640000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT     37167250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy                228480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy                106260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy              1078140                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      1852524960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy         357886470                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        8711550240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         10923374550                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         465.395459                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  22644801000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    783640000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT     42726000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
