

================================================================
== Vitis HLS Report for 'svd_7_Pipeline_VITIS_LOOP_507_33'
================================================================
* Date:           Sun Feb  5 16:56:43 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.717 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_507_33  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     156|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      64|    -|
|Register             |        -|     -|       39|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       39|     220|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln507_fu_91_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln508_fu_127_p2  |         +|   0|  0|  16|           7|           7|
    |sub_ln508_fu_121_p2  |         -|   0|  0|  16|           7|           7|
    |icmp_ln507_fu_85_p2  |      icmp|   0|  0|  20|          32|          32|
    |ABt_V_d0             |       xor|   0|  0|  65|          65|          64|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 156|         143|         111|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ABt_V_address0         |  14|          3|    4|         12|
    |ABt_V_we0              |   9|          2|    8|         16|
    |ap_NS_fsm              |  14|          3|    1|          3|
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_19  |   9|          2|   32|         64|
    |j_fu_48                |   9|          2|   32|         64|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  64|         14|   78|        161|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ABt_V_addr_reg_170  |   4|   0|    4|          0|
    |ap_CS_fsm           |   2|   0|    2|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |j_fu_48             |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  39|   0|   39|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_507_33|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_507_33|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_507_33|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_507_33|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_507_33|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_507_33|  return value|
|trunc_ln411_1   |   in|   32|     ap_none|                     trunc_ln411_1|        scalar|
|shl_ln24        |   in|    7|     ap_none|                          shl_ln24|        scalar|
|ABt_V_address0  |  out|    4|   ap_memory|                             ABt_V|         array|
|ABt_V_ce0       |  out|    1|   ap_memory|                             ABt_V|         array|
|ABt_V_we0       |  out|    8|   ap_memory|                             ABt_V|         array|
|ABt_V_d0        |  out|   64|   ap_memory|                             ABt_V|         array|
|ABt_V_q0        |   in|   64|   ap_memory|                             ABt_V|         array|
+----------------+-----+-----+------------+----------------------------------+--------------+

