<html><body><samp><pre>
<!@TC:1633422666>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: C:\ispLEVER_Classic2_0\synpbase
#OS: Windows 7 6.2
#Hostname: ZANEPC

#Implementation: LC4064ZE

<a name=compilerReport7>$ Start of Compile</a>
#Tue Oct 05 04:31:06 2021

Synopsys Verilog Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1633422666> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\ispLEVER_Classic2_0\synpbase\lib\vlog\umr_capim.v"
@I::"C:\ispLEVER_Classic2_0\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\ispLEVER_Classic2_0\synpbase\lib\vlog\scemi_pipes.svh"
@I::"C:\ispLEVER_Classic2_0\synpbase\lib\vlog\hypermods.v"
@I::"C:\ispLEVER_Classic2_0\ispcpld\..\cae_library\synthesis\verilog\mach.v"
@I::"C:\Users\zanek\Documents\GitHub\SE-030\cpld\LC4064ZE\mxse_lc4064ze.h"
@I::"C:\Users\zanek\Documents\GitHub\SE-030\cpld\fsb.v"
@I::"C:\Users\zanek\Documents\GitHub\SE-030\cpld\iobm.v"
@I::"C:\Users\zanek\Documents\GitHub\SE-030\cpld\iobs.v"
@I::"C:\Users\zanek\Documents\GitHub\SE-030\cpld\ram.v"
@I::"C:\Users\zanek\Documents\GitHub\SE-030\cpld\cs.v"
@I::"C:\Users\zanek\Documents\GitHub\SE-030\cpld\mxse.v"
Verilog syntax check successful!
Selecting top level module MXSE
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\zanek\Documents\GitHub\SE-030\cpld\cs.v:1:7:1:9:@N:CG364:@XP_MSG">cs.v(1)</a><!@TM:1633422666> | Synthesizing module CS

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\zanek\Documents\GitHub\SE-030\cpld\ram.v:1:7:1:10:@N:CG364:@XP_MSG">ram.v(1)</a><!@TM:1633422666> | Synthesizing module RAM

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\zanek\Documents\GitHub\SE-030\cpld\iobs.v:1:7:1:11:@N:CG364:@XP_MSG">iobs.v(1)</a><!@TM:1633422666> | Synthesizing module IOBS

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\zanek\Documents\GitHub\SE-030\cpld\iobm.v:1:7:1:11:@N:CG364:@XP_MSG">iobm.v(1)</a><!@TM:1633422666> | Synthesizing module IOBM

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\zanek\Documents\GitHub\SE-030\cpld\fsb.v:1:7:1:10:@N:CG364:@XP_MSG">fsb.v(1)</a><!@TM:1633422666> | Synthesizing module FSB

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\zanek\Documents\GitHub\SE-030\cpld\mxse.v:1:7:1:11:@N:CG364:@XP_MSG">mxse.v(1)</a><!@TM:1633422666> | Synthesizing module MXSE

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\zanek\Documents\GitHub\SE-030\cpld\iobm.v:37:1:37:7:@N:CL201:@XP_MSG">iobm.v(37)</a><!@TM:1633422666> | Trying to extract state machine for register IOS
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\zanek\Documents\GitHub\SE-030\cpld\iobs.v:49:1:49:7:@N:CL201:@XP_MSG">iobs.v(49)</a><!@TM:1633422666> | Trying to extract state machine for register PS
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\zanek\Documents\GitHub\SE-030\cpld\cs.v:3:14:3:15:@W:CL247:@XP_MSG">cs.v(3)</a><!@TM:1633422666> | Input port bit 8 of A[23:8] is unused</font>

@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 05 04:31:06 2021

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1633422667> | Running in 64-bit mode 
File C:\Users\zanek\Documents\GitHub\SE-030\cpld\LC4064ZE\synwork\MXSE_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 05 04:31:07 2021

###########################################################]
Map & Optimize Report

<a name=mapperReport8>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1633422668> | Running in 64-bit mode. 
---------------------------------------
<a name=resourceUsage9>Resource Usage Report</a>

Simple gate primitives:
DFFC            7 uses
DFFR            1 use
DFF             39 uses
IBUF            28 uses
OBUF            17 uses
AND2            189 uses
INV             142 uses
XOR2            9 uses
OR2             6 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1633422668> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 40MB peak: 104MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 05 04:31:07 2021

###########################################################]

</pre></samp></body></html>
