Loading plugins phase: Elapsed time ==> 0s.421ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\IlyR\OneDrive - The University of Manchester\EEE MTE SEM2\3YP\control\speed_control_v1\Sensored BLDC Motor Control\Sensored BLDC Motor Control.cydsn\Sensored BLDC Motor Control.cyprj -d CY8C4245AXI-483 -s C:\Users\IlyR\OneDrive - The University of Manchester\EEE MTE SEM2\3YP\control\speed_control_v1\Sensored BLDC Motor Control\Sensored BLDC Motor Control.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 13s.028ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.218ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Sensored BLDC Motor Control.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\IlyR\OneDrive - The University of Manchester\EEE MTE SEM2\3YP\control\speed_control_v1\Sensored BLDC Motor Control\Sensored BLDC Motor Control.cydsn\Sensored BLDC Motor Control.cyprj -dcpsoc3 Sensored BLDC Motor Control.v -verilog
======================================================================

======================================================================
Compiling:  Sensored BLDC Motor Control.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\IlyR\OneDrive - The University of Manchester\EEE MTE SEM2\3YP\control\speed_control_v1\Sensored BLDC Motor Control\Sensored BLDC Motor Control.cydsn\Sensored BLDC Motor Control.cyprj -dcpsoc3 Sensored BLDC Motor Control.v -verilog
======================================================================

======================================================================
Compiling:  Sensored BLDC Motor Control.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\IlyR\OneDrive - The University of Manchester\EEE MTE SEM2\3YP\control\speed_control_v1\Sensored BLDC Motor Control\Sensored BLDC Motor Control.cydsn\Sensored BLDC Motor Control.cyprj -dcpsoc3 -verilog Sensored BLDC Motor Control.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Feb 12 15:48:50 2025


======================================================================
Compiling:  Sensored BLDC Motor Control.v
Program  :   vpp
Options  :    -yv2 -q10 Sensored BLDC Motor Control.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Feb 12 15:48:50 2025

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Sensored BLDC Motor Control.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Sensored BLDC Motor Control.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\IlyR\OneDrive - The University of Manchester\EEE MTE SEM2\3YP\control\speed_control_v1\Sensored BLDC Motor Control\Sensored BLDC Motor Control.cydsn\Sensored BLDC Motor Control.cyprj -dcpsoc3 -verilog Sensored BLDC Motor Control.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Feb 12 15:48:51 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\IlyR\OneDrive - The University of Manchester\EEE MTE SEM2\3YP\control\speed_control_v1\Sensored BLDC Motor Control\Sensored BLDC Motor Control.cydsn\codegentemp\Sensored BLDC Motor Control.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Users\IlyR\OneDrive - The University of Manchester\EEE MTE SEM2\3YP\control\speed_control_v1\Sensored BLDC Motor Control\Sensored BLDC Motor Control.cydsn\codegentemp\Sensored BLDC Motor Control.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.

tovif:  No errors.


======================================================================
Compiling:  Sensored BLDC Motor Control.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\IlyR\OneDrive - The University of Manchester\EEE MTE SEM2\3YP\control\speed_control_v1\Sensored BLDC Motor Control\Sensored BLDC Motor Control.cydsn\Sensored BLDC Motor Control.cyprj -dcpsoc3 -verilog Sensored BLDC Motor Control.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Feb 12 15:48:52 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\IlyR\OneDrive - The University of Manchester\EEE MTE SEM2\3YP\control\speed_control_v1\Sensored BLDC Motor Control\Sensored BLDC Motor Control.cydsn\codegentemp\Sensored BLDC Motor Control.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Users\IlyR\OneDrive - The University of Manchester\EEE MTE SEM2\3YP\control\speed_control_v1\Sensored BLDC Motor Control\Sensored BLDC Motor Control.cydsn\codegentemp\Sensored BLDC Motor Control.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_589
	Net_590
	Net_591
	Net_592
	Net_593
	Net_594
	Net_595
	Net_598
	Net_599
	Net_600
	Net_601
	Net_602
	Net_603
	\UART_BCP:Net_1257\
	\UART_BCP:uncfg_rx_irq\
	\UART_BCP:Net_1099\
	\UART_BCP:Net_1258\
	Net_607
	Net_616
	Net_617
	Net_618
	Net_619
	Net_620
	Net_621
	Net_622
	Net_624
	Net_627
	\ADC_SAR_Seq_1:Net_3125\
	\ADC_SAR_Seq_1:Net_3126\


Deleted 29 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Hall_Error:status_2\ to \Hall_Error:status_1\
Aliasing \Hall_Error:status_3\ to \Hall_Error:status_1\
Aliasing \Hall_Error:status_4\ to \Hall_Error:status_1\
Aliasing \Hall_Error:status_5\ to \Hall_Error:status_1\
Aliasing \Hall_Error:status_6\ to \Hall_Error:status_1\
Aliasing \Hall_Error:status_7\ to \Hall_Error:status_1\
Aliasing zero to \Hall_Error:status_1\
Aliasing \PWM_Drive:Net_75\ to \Hall_Error:status_1\
Aliasing \PWM_Drive:Net_69\ to Net_567
Aliasing \PWM_Drive:Net_66\ to \Hall_Error:status_1\
Aliasing \PWM_Drive:Net_82\ to \Hall_Error:status_1\
Aliasing \PWM_Drive:Net_72\ to \Hall_Error:status_1\
Aliasing one to Net_567
Aliasing tmpOE__PWMBL_net_0 to tmpOE__PWMCL_net_0
Aliasing tmpOE__PWMAL_net_0 to tmpOE__PWMCL_net_0
Aliasing tmpOE__PWMCH_net_0 to tmpOE__PWMCL_net_0
Aliasing tmpOE__PWMBH_net_0 to tmpOE__PWMCL_net_0
Aliasing tmpOE__PWMAH_net_0 to tmpOE__PWMCL_net_0
Aliasing tmpOE__Hall3_net_0 to Net_567
Aliasing tmpOE__Hall2_net_0 to Net_567
Aliasing tmpOE__Hall1_net_0 to Net_567
Aliasing \CtrlReg_Dir:clk\ to \Hall_Error:status_1\
Aliasing \CtrlReg_Dir:rst\ to \Hall_Error:status_1\
Aliasing \CtrlReg_PWMOut:clk\ to \Hall_Error:status_1\
Aliasing \CtrlReg_PWMOut:rst\ to \Hall_Error:status_1\
Aliasing tmpOE__STATUS_LED_net_0 to Net_567
Aliasing \UART_BCP:select_s_wire\ to \Hall_Error:status_1\
Aliasing \UART_BCP:sclk_s_wire\ to \Hall_Error:status_1\
Aliasing \UART_BCP:mosi_s_wire\ to \Hall_Error:status_1\
Aliasing \UART_BCP:miso_m_wire\ to \Hall_Error:status_1\
Aliasing \UART_BCP:tmpOE__tx_net_0\ to Net_567
Aliasing \UART_BCP:tmpOE__rx_net_0\ to Net_567
Aliasing \UART_BCP:cts_wire\ to \Hall_Error:status_1\
Aliasing tmpOE__SW2_net_0 to Net_567
Aliasing \ADC_SAR_Seq_1:Net_3107\ to \Hall_Error:status_1\
Aliasing \ADC_SAR_Seq_1:Net_3106\ to \Hall_Error:status_1\
Aliasing \ADC_SAR_Seq_1:Net_3105\ to \Hall_Error:status_1\
Aliasing \ADC_SAR_Seq_1:Net_3104\ to \Hall_Error:status_1\
Aliasing \ADC_SAR_Seq_1:Net_3103\ to \Hall_Error:status_1\
Aliasing \ADC_SAR_Seq_1:tmpOE__Bypass_net_0\ to Net_567
Aliasing \ADC_SAR_Seq_1:Net_3207_1\ to \Hall_Error:status_1\
Aliasing \ADC_SAR_Seq_1:Net_3207_0\ to \Hall_Error:status_1\
Aliasing \IDAC_Iref:Net_3\ to Net_567
Aliasing tmpOE__Pin_Ibus_net_0 to Net_567
Aliasing tmpOE__Pin_Iref_net_0 to Net_567
Aliasing tmpOE__Vbus_net_0 to Net_567
Aliasing tmpOE__Vrpm_net_0 to Net_567
Aliasing \Counter_Spd:Net_66\ to \Hall_Error:status_1\
Aliasing \Counter_Spd:Net_82\ to \Hall_Error:status_1\
Aliasing \Counter_Spd:Net_72\ to \Hall_Error:status_1\
Removing Lhs of wire \LUT_Spd:tmp__LUT_Spd_ins_2\[0] = H3[1]
Removing Lhs of wire \LUT_Spd:tmp__LUT_Spd_ins_1\[2] = H2[3]
Removing Lhs of wire \LUT_Spd:tmp__LUT_Spd_ins_0\[4] = H1[5]
Removing Rhs of wire Net_469[8] = \LUT_Spd:tmp__LUT_Spd_reg_1\[6]
Removing Rhs of wire Net_470[9] = \LUT_Spd:tmp__LUT_Spd_reg_0\[7]
Removing Lhs of wire \Hall_Error:status_0\[14] = Net_470[9]
Removing Lhs of wire \Hall_Error:status_2\[16] = \Hall_Error:status_1\[15]
Removing Lhs of wire \Hall_Error:status_3\[17] = \Hall_Error:status_1\[15]
Removing Lhs of wire \Hall_Error:status_4\[18] = \Hall_Error:status_1\[15]
Removing Lhs of wire \Hall_Error:status_5\[19] = \Hall_Error:status_1\[15]
Removing Lhs of wire \Hall_Error:status_6\[20] = \Hall_Error:status_1\[15]
Removing Lhs of wire \Hall_Error:status_7\[21] = \Hall_Error:status_1\[15]
Removing Rhs of wire zero[23] = \Hall_Error:status_1\[15]
Removing Lhs of wire Net_916[26] = cy_tff_1[24]
Removing Lhs of wire \PWM_Drive:Net_81\[28] = Net_934[40]
Removing Lhs of wire \PWM_Drive:Net_75\[29] = zero[23]
Removing Lhs of wire \PWM_Drive:Net_69\[30] = Net_567[25]
Removing Lhs of wire \PWM_Drive:Net_66\[31] = zero[23]
Removing Lhs of wire \PWM_Drive:Net_82\[32] = zero[23]
Removing Lhs of wire \PWM_Drive:Net_72\[33] = zero[23]
Removing Rhs of wire Net_272[42] = \CtrlReg_Dir:control_out_0\[105]
Removing Rhs of wire Net_272[42] = \CtrlReg_Dir:control_0\[128]
Removing Rhs of wire tmpOE__PWMCL_net_0[45] = Net_209[52]
Removing Rhs of wire tmpOE__PWMCL_net_0[45] = \CtrlReg_PWMOut:control_out_1\[135]
Removing Rhs of wire tmpOE__PWMCL_net_0[45] = \CtrlReg_PWMOut:control_1\[155]
Removing Rhs of wire Net_211[46] = \LUT_Cmut:tmp__LUT_Cmut_reg_5\[163]
Removing Lhs of wire one[50] = Net_567[25]
Removing Lhs of wire tmpOE__PWMBL_net_0[54] = tmpOE__PWMCL_net_0[45]
Removing Rhs of wire Net_210[55] = \LUT_Cmut:tmp__LUT_Cmut_reg_4\[164]
Removing Lhs of wire tmpOE__PWMAL_net_0[61] = tmpOE__PWMCL_net_0[45]
Removing Rhs of wire Net_1124[62] = \LUT_Cmut:tmp__LUT_Cmut_reg_3\[165]
Removing Lhs of wire tmpOE__PWMCH_net_0[68] = tmpOE__PWMCL_net_0[45]
Removing Rhs of wire Net_101[69] = \LUT_Cmut:tmp__LUT_Cmut_reg_2\[166]
Removing Lhs of wire tmpOE__PWMBH_net_0[75] = tmpOE__PWMCL_net_0[45]
Removing Rhs of wire Net_282[76] = \LUT_Cmut:tmp__LUT_Cmut_reg_1\[167]
Removing Lhs of wire tmpOE__PWMAH_net_0[82] = tmpOE__PWMCL_net_0[45]
Removing Rhs of wire Net_96[83] = \LUT_Cmut:tmp__LUT_Cmut_reg_0\[168]
Removing Lhs of wire tmpOE__Hall3_net_0[89] = Net_567[25]
Removing Lhs of wire tmpOE__Hall2_net_0[94] = Net_567[25]
Removing Lhs of wire tmpOE__Hall1_net_0[99] = Net_567[25]
Removing Lhs of wire \CtrlReg_Dir:clk\[103] = zero[23]
Removing Lhs of wire \CtrlReg_Dir:rst\[104] = zero[23]
Removing Lhs of wire \CtrlReg_PWMOut:clk\[131] = zero[23]
Removing Lhs of wire \CtrlReg_PWMOut:rst\[132] = zero[23]
Removing Rhs of wire Net_190[133] = \CtrlReg_PWMOut:control_out_0\[134]
Removing Rhs of wire Net_190[133] = \CtrlReg_PWMOut:control_0\[156]
Removing Lhs of wire \LUT_Cmut:tmp__LUT_Cmut_ins_3\[159] = Net_99[158]
Removing Lhs of wire \LUT_Cmut:tmp__LUT_Cmut_ins_2\[160] = Net_281[129]
Removing Lhs of wire \LUT_Cmut:tmp__LUT_Cmut_ins_1\[161] = Net_634[130]
Removing Lhs of wire \LUT_Cmut:tmp__LUT_Cmut_ins_0\[162] = Net_278[41]
Removing Lhs of wire tmpOE__STATUS_LED_net_0[170] = Net_567[25]
Removing Lhs of wire \UART_BCP:select_s_wire\[177] = zero[23]
Removing Rhs of wire \UART_BCP:rx_wire\[178] = \UART_BCP:Net_1268\[179]
Removing Lhs of wire \UART_BCP:Net_1170\[182] = \UART_BCP:Net_847\[176]
Removing Lhs of wire \UART_BCP:sclk_s_wire\[183] = zero[23]
Removing Lhs of wire \UART_BCP:mosi_s_wire\[184] = zero[23]
Removing Lhs of wire \UART_BCP:miso_m_wire\[185] = zero[23]
Removing Lhs of wire \UART_BCP:tmpOE__tx_net_0\[187] = Net_567[25]
Removing Lhs of wire \UART_BCP:tmpOE__rx_net_0\[196] = Net_567[25]
Removing Lhs of wire \UART_BCP:cts_wire\[200] = zero[23]
Removing Lhs of wire tmpOE__SW2_net_0[227] = Net_567[25]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3107\[306] = zero[23]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3106\[307] = zero[23]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3105\[308] = zero[23]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3104\[309] = zero[23]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3103\[310] = zero[23]
Removing Lhs of wire \ADC_SAR_Seq_1:tmpOE__Bypass_net_0\[312] = Net_567[25]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_17\[361] = \ADC_SAR_Seq_1:Net_1845\[234]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3207_1\[383] = zero[23]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3207_0\[384] = zero[23]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3235\[385] = ADC_TRIG[34]
Removing Lhs of wire \IDAC_Iref:Net_3\[456] = Net_567[25]
Removing Lhs of wire tmpOE__Pin_Ibus_net_0[458] = Net_567[25]
Removing Lhs of wire tmpOE__Pin_Iref_net_0[469] = Net_567[25]
Removing Lhs of wire Net_412[476] = Net_633[475]
Removing Lhs of wire tmpOE__Vbus_net_0[479] = Net_567[25]
Removing Lhs of wire tmpOE__Vrpm_net_0[485] = Net_567[25]
Removing Lhs of wire \Counter_Spd:Net_81\[491] = CLK_200K[11]
Removing Lhs of wire \Counter_Spd:Net_75\[492] = Net_469[8]
Removing Lhs of wire \Counter_Spd:Net_69\[493] = cy_tff_1[24]
Removing Lhs of wire \Counter_Spd:Net_66\[494] = zero[23]
Removing Lhs of wire \Counter_Spd:Net_82\[495] = zero[23]
Removing Lhs of wire \Counter_Spd:Net_72\[496] = zero[23]

------------------------------------------------------
Aliased 0 equations, 83 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_567' (cost = 0):
Net_567 <=  ('1') ;

Note:  Expanding virtual equation for 'Net_278' (cost = 8):
Net_278 <= ((not Net_272 and H1)
	OR (not H1 and Net_272));

Note:  Expanding virtual equation for 'Net_281' (cost = 48):
Net_281 <= ((not Net_272 and H3)
	OR (not H3 and Net_272));

Note:  Expanding virtual equation for 'Net_634' (cost = 64):
Net_634 <= ((not Net_272 and H2)
	OR (not H2 and Net_272));

Note:  Expanding virtual equation for 'Net_99' (cost = 6):
Net_99 <= ((Net_157 and Net_190));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 5 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\IlyR\OneDrive - The University of Manchester\EEE MTE SEM2\3YP\control\speed_control_v1\Sensored BLDC Motor Control\Sensored BLDC Motor Control.cydsn\Sensored BLDC Motor Control.cyprj" -dcpsoc3 "Sensored BLDC Motor Control.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.639ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 12 February 2025 15:48:53
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\IlyR\OneDrive - The University of Manchester\EEE MTE SEM2\3YP\control\speed_control_v1\Sensored BLDC Motor Control\Sensored BLDC Motor Control.cydsn\Sensored BLDC Motor Control.cyprj -d CY8C4245AXI-483 Sensored BLDC Motor Control.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC_SAR_Seq_1_intClock'. Signal=\ADC_SAR_Seq_1:Net_1845_ff7\
    Fixed Function Clock 8: Automatic-assigning  clock 'clock_1'. Signal=Net_934_ff8
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_BCP_SCBCLK'. Signal=\UART_BCP:Net_847_ff2\
    Fixed Function Clock 9: Automatic-assigning  clock 'clock_2'. Signal=CLK_200K_ff9
    Digital Clock 0: Automatic-assigning  clock 'clock_2'. Fanout=1, Signal=CLK_200K_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>
Info: plm.M0038: The pin named PWMCL(0) at location P3[5] prevents usage of special purposes: TCPWM[2].line_compl. (App=cydsfit)
Info: plm.M0038: The pin named PWMCL(0) at location P3[5] prevents usage of special purposes: SCB[1].spi_ssel[2]. (App=cydsfit)
Info: plm.M0038: The pin named PWMBL(0) at location P3[6] prevents usage of special purposes: TCPWM[3].line. (App=cydsfit)
Info: plm.M0038: The pin named PWMBL(0) at location P3[6] prevents usage of special purposes: SCB[1].spi_ssel[3]. (App=cydsfit)
Info: plm.M0038: The pin named PWMAL(0) at location P0[6] prevents usage of special purposes: SCB[1].spi_clk. (App=cydsfit)
Info: plm.M0038: The pin named PWMCH(0) at location P3[7] prevents usage of special purposes: TCPWM[3].line_compl. (App=cydsfit)
Info: plm.M0038: The pin named PWMBH(0) at location P2[7] prevents usage of special purposes: SARMUX[0].in[7]. (App=cydsfit)
Info: plm.M0038: The pin named PWMBH(0) at location P2[7] prevents usage of special purposes: TCPWM[1].line_compl. (App=cydsfit)
Info: plm.M0038: The pin named PWMAH(0) at location P3[4] prevents usage of special purposes: TCPWM[2].line. (App=cydsfit)
Info: plm.M0038: The pin named PWMAH(0) at location P3[4] prevents usage of special purposes: SCB[1].spi_ssel[1]. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PWMCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWMCL(0)__PA ,
            oe => tmpOE__PWMCL_net_0 ,
            pin_input => Net_211 ,
            pad => PWMCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWMBL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWMBL(0)__PA ,
            oe => tmpOE__PWMCL_net_0 ,
            pin_input => Net_210 ,
            pad => PWMBL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWMAL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWMAL(0)__PA ,
            oe => tmpOE__PWMCL_net_0 ,
            pin_input => Net_1124 ,
            pad => PWMAL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWMCH(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWMCH(0)__PA ,
            oe => tmpOE__PWMCL_net_0 ,
            pin_input => Net_101 ,
            pad => PWMCH(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWMBH(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWMBH(0)__PA ,
            oe => tmpOE__PWMCL_net_0 ,
            pin_input => Net_282 ,
            pad => PWMBH(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWMAH(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWMAH(0)__PA ,
            oe => tmpOE__PWMCL_net_0 ,
            pin_input => Net_96 ,
            pad => PWMAH(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Hall3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Hall3(0)__PA ,
            fb => H3 ,
            pad => Hall3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Hall2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Hall2(0)__PA ,
            fb => H2 ,
            pad => Hall2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Hall1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Hall1(0)__PA ,
            fb => H1 ,
            pad => Hall1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = STATUS_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => STATUS_LED(0)__PA ,
            pad => STATUS_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART_BCP:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_BCP:tx(0)\__PA ,
            pin_input => \UART_BCP:tx_wire\ ,
            pad => \UART_BCP:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_BCP:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_BCP:rx(0)\__PA ,
            fb => \UART_BCP:rx_wire\ ,
            pad => \UART_BCP:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = SW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2(0)__PA ,
            pad => SW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_Seq_1:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: NONE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_Seq_1:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_Seq_1:Net_3225\ ,
            pad => \ADC_SAR_Seq_1:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_Ibus(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Ibus(0)__PA ,
            analog_term => Net_391 ,
            pad => Pin_Ibus(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Iref(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Iref(0)__PA ,
            analog_term => Net_398 ,
            annotation => Net_385 ,
            pad => Pin_Iref(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vbus(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Vbus(0)__PA ,
            analog_term => Net_135 ,
            pad => Vbus(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vrpm(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Vrpm(0)__PA ,
            analog_term => Net_215 ,
            pad => Vrpm(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_469, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              H3 * !H2 * H1
        );
        Output = Net_469 (fanout=1)

    MacroCell: Name=Net_470, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !H3 * !H2 * !H1
            + H3 * H2 * H1
        );
        Output = Net_470 (fanout=1)

    MacroCell: Name=Net_211, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !H3 * H1 * !Net_272
            + H3 * !H1 * Net_272
        );
        Output = Net_211 (fanout=1)

    MacroCell: Name=Net_210, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !H2 * H1 * Net_272
            + H2 * !H1 * !Net_272
        );
        Output = Net_210 (fanout=1)

    MacroCell: Name=Net_1124, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !H3 * H2 * Net_272
            + H3 * !H2 * !Net_272
        );
        Output = Net_1124 (fanout=1)

    MacroCell: Name=Net_101, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !H3 * H1 * Net_157 * Net_272 * Net_190
            + H3 * !H1 * Net_157 * !Net_272 * Net_190
        );
        Output = Net_101 (fanout=1)

    MacroCell: Name=Net_282, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !H2 * H1 * Net_157 * !Net_272 * Net_190
            + H2 * !H1 * Net_157 * Net_272 * Net_190
        );
        Output = Net_282 (fanout=1)

    MacroCell: Name=Net_96, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !H3 * H2 * Net_157 * !Net_272 * Net_190
            + H3 * !H2 * Net_157 * Net_272 * Net_190
        );
        Output = Net_96 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=cy_tff_1, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (CLK_200K_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cy_tff_1 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Hall_Error:sts:sts_reg\
        PORT MAP (
            status_0 => Net_470 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\CtrlReg_Dir:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \CtrlReg_Dir:control_7\ ,
            control_6 => \CtrlReg_Dir:control_6\ ,
            control_5 => \CtrlReg_Dir:control_5\ ,
            control_4 => \CtrlReg_Dir:control_4\ ,
            control_3 => \CtrlReg_Dir:control_3\ ,
            control_2 => \CtrlReg_Dir:control_2\ ,
            control_1 => \CtrlReg_Dir:control_1\ ,
            control_0 => Net_272 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\CtrlReg_PWMOut:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \CtrlReg_PWMOut:control_7\ ,
            control_6 => \CtrlReg_PWMOut:control_6\ ,
            control_5 => \CtrlReg_PWMOut:control_5\ ,
            control_4 => \CtrlReg_PWMOut:control_4\ ,
            control_3 => \CtrlReg_PWMOut:control_3\ ,
            control_2 => \CtrlReg_PWMOut:control_2\ ,
            control_1 => tmpOE__PWMCL_net_0 ,
            control_0 => Net_190 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_spd
        PORT MAP (
            interrupt => Net_1416 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_pwm
        PORT MAP (
            interrupt => Net_354 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_Seq_1:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq_1:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_oc
        PORT MAP (
            interrupt => Net_633 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   20 :   16 :   36 : 55.56 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
Timer/Counter/PWM             :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   10 :   22 :   32 : 31.25 %
  Unique P-terms              :   15 :   49 :   64 : 23.44 %
  Total P-terms               :   15 :      :      :        
  Datapath Cells              :    0 :    4 :    4 :  0.00 %
  Status Cells                :    1 :    3 :    4 : 25.00 %
    Status Registers          :    1 :      :      :        
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    1 :    1 :    2 : 50.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    1 :    0 :    1 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.296ms
Tech Mapping phase: Elapsed time ==> 0s.577ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
PWMCL(0)                            : [IOP=(3)][IoId=(5)]                
PWMBL(0)                            : [IOP=(3)][IoId=(6)]                
PWMAL(0)                            : [IOP=(0)][IoId=(6)]                
PWMCH(0)                            : [IOP=(3)][IoId=(7)]                
PWMBH(0)                            : [IOP=(2)][IoId=(7)]                
PWMAH(0)                            : [IOP=(3)][IoId=(4)]                
Hall3(0)                            : [IOP=(2)][IoId=(2)]                
Hall2(0)                            : [IOP=(2)][IoId=(4)]                
Hall1(0)                            : [IOP=(2)][IoId=(3)]                
STATUS_LED(0)                       : [IOP=(0)][IoId=(2)]                
\UART_BCP:tx(0)\                    : [IOP=(4)][IoId=(1)]                
\UART_BCP:rx(0)\                    : [IOP=(4)][IoId=(0)]                
SW2(0)                              : [IOP=(0)][IoId=(3)]                
\ADC_SAR_Seq_1:Bypass(0)\           : [IOP=(1)][IoId=(7)]                
Pin_Ibus(0)                         : [IOP=(0)][IoId=(0)]                
Pin_Iref(0)                         : [IOP=(0)][IoId=(1)]                
Vbus(0)                             : [IOP=(2)][IoId=(6)]                
Vrpm(0)                             : [IOP=(2)][IoId=(1)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\UART_BCP:SCB\                      : SCB_[FFB(SCB,0)]                   
\ADC_SAR_Seq_1:cy_psoc4_sar\        : SARADC_[FFB(SARADC,0)]             
\IDAC_Iref:cy_psoc4_idac\           : CSIDAC8_[FFB(CSIDAC8,0)]           
\LPComp_OC:cy_psoc4_lpcomp_1\       : LPCOMP_[FFB(LPCOMP,0)]             
\PWM_Drive:cy_m0s8_tcpwm_1\         : TCPWM_[FFB(TCPWM,0)]               
\Counter_Spd:cy_m0s8_tcpwm_1\       : TCPWM_[FFB(TCPWM,1)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Info: plm.M0038: The pin named STATUS_LED(0) at location [IOP=(0)][IoId=(2)] prevents usage of special purposes: F(LPCOMP,1). (App=cydsfit)
Info: plm.M0038: The pin named SW2(0) at location [IOP=(0)][IoId=(3)] prevents usage of special purposes: F(LPCOMP,1). (App=cydsfit)
Elapsed time ==> 0.1920601s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.890ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0134134 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_135 {
    p2_6
  }
  Net: Net_215 {
    p2_1
  }
  Net: Net_391 {
    p0_0
  }
  Net: Net_398 {
    idac0_out
    swhv_1
    amuxbusa
    P0_P41
    p0_1
  }
  Net: \ADC_SAR_Seq_1:Net_1851\ {
  }
  Net: \ADC_SAR_Seq_1:Net_3113\ {
  }
  Net: \ADC_SAR_Seq_1:Net_3225\ {
    p1_7
    swh_1
    Net_2120
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_0\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_1\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_2\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_plus_2\ {
  }
  Net: \ADC_SAR_Seq_1:muxout_plus\ {
    sarmux_vplus
  }
  Net: AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
    SARMUX0_sw6
    SARMUX0_sw1
  }
  Net: \ADC_SAR_Seq_1:muxout_minus\ {
    sarmux_vminus
  }
  Net: AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
  }
}
Map of item to net {
  p2_6                                             -> Net_135
  p2_1                                             -> Net_215
  p0_0                                             -> Net_391
  idac0_out                                        -> Net_398
  swhv_1                                           -> Net_398
  amuxbusa                                         -> Net_398
  P0_P41                                           -> Net_398
  p0_1                                             -> Net_398
  p1_7                                             -> \ADC_SAR_Seq_1:Net_3225\
  swh_1                                            -> \ADC_SAR_Seq_1:Net_3225\
  Net_2120                                         -> \ADC_SAR_Seq_1:Net_3225\
  sarmux_vplus                                     -> \ADC_SAR_Seq_1:muxout_plus\
  SARMUX0_sw6                                      -> AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw1                                      -> AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  sarmux_vminus                                    -> \ADC_SAR_Seq_1:muxout_minus\
}
Mux Info {
  Mux: \ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
     Mouth: \ADC_SAR_Seq_1:muxout_plus\
     Guts:  AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_135
      Outer: SARMUX0_sw6
      Inner: __open__
      Path {
        SARMUX0_sw6
        p2_6
      }
    }
    Arm: 1 {
      Net:   Net_215
      Outer: SARMUX0_sw1
      Inner: __open__
      Path {
        SARMUX0_sw1
        p2_1
      }
    }
  }
  Mux: \ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
     Mouth: \ADC_SAR_Seq_1:muxout_minus\
     Guts:  AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC_SAR_Seq_1:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   \ADC_SAR_Seq_1:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    5 :    3 :    8 :  62.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.40
                   Pterms :            3.00
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       4.00 :       3.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_96, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !H3 * H2 * Net_157 * !Net_272 * Net_190
            + H3 * !H2 * Net_157 * Net_272 * Net_190
        );
        Output = Net_96 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_210, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !H2 * H1 * Net_272
            + H2 * !H1 * !Net_272
        );
        Output = Net_210 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_282, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !H2 * H1 * Net_157 * !Net_272 * Net_190
            + H2 * !H1 * Net_157 * Net_272 * Net_190
        );
        Output = Net_282 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_211, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !H3 * H1 * !Net_272
            + H3 * !H1 * Net_272
        );
        Output = Net_211 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\CtrlReg_PWMOut:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \CtrlReg_PWMOut:control_7\ ,
        control_6 => \CtrlReg_PWMOut:control_6\ ,
        control_5 => \CtrlReg_PWMOut:control_5\ ,
        control_4 => \CtrlReg_PWMOut:control_4\ ,
        control_3 => \CtrlReg_PWMOut:control_3\ ,
        control_2 => \CtrlReg_PWMOut:control_2\ ,
        control_1 => tmpOE__PWMCL_net_0 ,
        control_0 => Net_190 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_470, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !H3 * !H2 * !H1
            + H3 * H2 * H1
        );
        Output = Net_470 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_101, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !H3 * H1 * Net_157 * Net_272 * Net_190
            + H3 * !H1 * Net_157 * !Net_272 * Net_190
        );
        Output = Net_101 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cy_tff_1, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (CLK_200K_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cy_tff_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_469, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              H3 * !H2 * H1
        );
        Output = Net_469 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1124, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !H3 * H2 * Net_272
            + H3 * !H2 * !Net_272
        );
        Output = Net_1124 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\Hall_Error:sts:sts_reg\
    PORT MAP (
        status_0 => Net_470 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\CtrlReg_Dir:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \CtrlReg_Dir:control_7\ ,
        control_6 => \CtrlReg_Dir:control_6\ ,
        control_5 => \CtrlReg_Dir:control_5\ ,
        control_4 => \CtrlReg_Dir:control_4\ ,
        control_3 => \CtrlReg_Dir:control_3\ ,
        control_2 => \CtrlReg_Dir:control_2\ ,
        control_1 => \CtrlReg_Dir:control_1\ ,
        control_0 => Net_272 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_oc
        PORT MAP (
            interrupt => Net_633 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(14)] 
    interrupt: Name =\ADC_SAR_Seq_1:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq_1:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =isr_pwm
        PORT MAP (
            interrupt => Net_354 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_spd
        PORT MAP (
            interrupt => Net_1416 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Ibus(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Ibus(0)__PA ,
        analog_term => Net_391 ,
        pad => Pin_Ibus(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_Iref(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Iref(0)__PA ,
        analog_term => Net_398 ,
        annotation => Net_385 ,
        pad => Pin_Iref(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = STATUS_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => STATUS_LED(0)__PA ,
        pad => STATUS_LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW2(0)__PA ,
        pad => SW2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PWMAL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWMAL(0)__PA ,
        oe => tmpOE__PWMCL_net_0 ,
        pin_input => Net_1124 ,
        pad => PWMAL(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=7]: 
Pin : Name = \ADC_SAR_Seq_1:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: NONE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_Seq_1:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_Seq_1:Net_3225\ ,
        pad => \ADC_SAR_Seq_1:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = Vrpm(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Vrpm(0)__PA ,
        analog_term => Net_215 ,
        pad => Vrpm(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Hall3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Hall3(0)__PA ,
        fb => H3 ,
        pad => Hall3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Hall1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Hall1(0)__PA ,
        fb => H1 ,
        pad => Hall1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Hall2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Hall2(0)__PA ,
        fb => H2 ,
        pad => Hall2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Vbus(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Vbus(0)__PA ,
        analog_term => Net_135 ,
        pad => Vbus(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PWMBH(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWMBH(0)__PA ,
        oe => tmpOE__PWMCL_net_0 ,
        pin_input => Net_282 ,
        pad => PWMBH(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=4]: 
Pin : Name = PWMAH(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWMAH(0)__PA ,
        oe => tmpOE__PWMCL_net_0 ,
        pin_input => Net_96 ,
        pad => PWMAH(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PWMCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWMCL(0)__PA ,
        oe => tmpOE__PWMCL_net_0 ,
        pin_input => Net_211 ,
        pad => PWMCL(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PWMBL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWMBL(0)__PA ,
        oe => tmpOE__PWMCL_net_0 ,
        pin_input => Net_210 ,
        pad => PWMBL(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PWMCH(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWMCH(0)__PA ,
        oe => tmpOE__PWMCL_net_0 ,
        pin_input => Net_101 ,
        pad => PWMCH(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART_BCP:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_BCP:rx(0)\__PA ,
        fb => \UART_BCP:rx_wire\ ,
        pad => \UART_BCP:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART_BCP:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_BCP:tx(0)\__PA ,
        pin_input => \UART_BCP:tx_wire\ ,
        pad => \UART_BCP:tx(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_7 => \ADC_SAR_Seq_1:Net_1845_ff7\ ,
            ff_div_8 => Net_934_ff8 ,
            ff_div_2 => \UART_BCP:Net_847_ff2\ ,
            ff_div_9 => CLK_200K_ff9 ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: 
    LP Comparator @ F(LPCOMP,0): 
    p4lpcompcell: Name =\LPComp_OC:cy_psoc4_lpcomp_1\
        PORT MAP (
            vminus => Net_398 ,
            vplus => Net_391 ,
            cmpout => Net_633 );
        Properties:
        {
            cy_registers = ""
            needs_hibernate = 1
        }
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\UART_BCP:SCB\
        PORT MAP (
            clock => \UART_BCP:Net_847_ff2\ ,
            interrupt => Net_608 ,
            uart_rx => \UART_BCP:rx_wire\ ,
            uart_tx => \UART_BCP:tx_wire\ ,
            uart_rts => \UART_BCP:rts_wire\ ,
            mosi_m => \UART_BCP:mosi_m_wire\ ,
            select_m_3 => \UART_BCP:select_m_wire_3\ ,
            select_m_2 => \UART_BCP:select_m_wire_2\ ,
            select_m_1 => \UART_BCP:select_m_wire_1\ ,
            select_m_0 => \UART_BCP:select_m_wire_0\ ,
            sclk_m => \UART_BCP:sclk_m_wire\ ,
            miso_s => \UART_BCP:miso_s_wire\ ,
            tr_tx_req => Net_611 ,
            tr_rx_req => Net_610 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD group 0: empty
CSIDAC8 group 0: 
    8-bit IDAC @ F(CSIDAC8,0): 
    p4csidac8cell: Name =\IDAC_Iref:cy_psoc4_idac\
        PORT MAP (
            iout => Net_398 ,
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 8
        }
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\PWM_Drive:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_934_ff8 ,
            capture => zero ,
            count => Net_567 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => ADC_TRIG ,
            tr_overflow => Net_586 ,
            tr_compare_match => Net_587 ,
            line => Net_157 ,
            line_compl => Net_588 ,
            interrupt => Net_354 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\Counter_Spd:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => CLK_200K_ff9 ,
            capture => Net_469 ,
            count => cy_tff_1 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_639 ,
            tr_overflow => Net_638 ,
            tr_compare_match => Net_640 ,
            line => Net_641 ,
            line_compl => Net_642 ,
            interrupt => Net_1416 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC_SAR_Seq_1:cy_psoc4_sar\
        PORT MAP (
            vplus => \ADC_SAR_Seq_1:muxout_plus\ ,
            vminus => \ADC_SAR_Seq_1:muxout_minus\ ,
            vref => \ADC_SAR_Seq_1:Net_3113\ ,
            ext_vref => \ADC_SAR_Seq_1:Net_3225\ ,
            clock => \ADC_SAR_Seq_1:Net_1845_ff7\ ,
            sample_done => Net_630 ,
            chan_id_valid => \ADC_SAR_Seq_1:Net_3108\ ,
            chan_id_3 => \ADC_SAR_Seq_1:Net_3109_3\ ,
            chan_id_2 => \ADC_SAR_Seq_1:Net_3109_2\ ,
            chan_id_1 => \ADC_SAR_Seq_1:Net_3109_1\ ,
            chan_id_0 => \ADC_SAR_Seq_1:Net_3109_0\ ,
            data_valid => \ADC_SAR_Seq_1:Net_3110\ ,
            data_11 => \ADC_SAR_Seq_1:Net_3111_11\ ,
            data_10 => \ADC_SAR_Seq_1:Net_3111_10\ ,
            data_9 => \ADC_SAR_Seq_1:Net_3111_9\ ,
            data_8 => \ADC_SAR_Seq_1:Net_3111_8\ ,
            data_7 => \ADC_SAR_Seq_1:Net_3111_7\ ,
            data_6 => \ADC_SAR_Seq_1:Net_3111_6\ ,
            data_5 => \ADC_SAR_Seq_1:Net_3111_5\ ,
            data_4 => \ADC_SAR_Seq_1:Net_3111_4\ ,
            data_3 => \ADC_SAR_Seq_1:Net_3111_3\ ,
            data_2 => \ADC_SAR_Seq_1:Net_3111_2\ ,
            data_1 => \ADC_SAR_Seq_1:Net_3111_1\ ,
            data_0 => \ADC_SAR_Seq_1:Net_3111_0\ ,
            eos_intr => Net_631 ,
            irq => \ADC_SAR_Seq_1:Net_3112\ ,
            tr_sar_in => ADC_TRIG );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => CLK_200K_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
EXCO group 0: empty

Blocks not positioned by the digital component placer:
    SAR Muxes @ <No Location>: 
    p4sarmuxcell: Name =\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\
        PORT MAP (
            muxin_plus_1 => Net_215 ,
            muxin_plus_0 => Net_135 ,
            muxin_minus_1 => \ADC_SAR_Seq_1:mux_bus_minus_1\ ,
            muxin_minus_0 => \ADC_SAR_Seq_1:mux_bus_minus_0\ ,
            cmn_neg_0 => \ADC_SAR_Seq_1:Net_1851\ ,
            vout_plus => \ADC_SAR_Seq_1:muxout_plus\ ,
            vout_minus => \ADC_SAR_Seq_1:muxout_minus\ );
        Properties:
        {
            cmn_neg_width = 1
            cy_registers = ""
            input_mode = "00"
            muxin_width = 2
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                           | 
Port | Pin | Fixed |      Type |       Drive Mode |                      Name | Connections
-----+-----+-------+-----------+------------------+---------------------------+-------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |               Pin_Ibus(0) | Analog(Net_391)
     |   1 |     * |      NONE |      HI_Z_ANALOG |               Pin_Iref(0) | In(__ONE__), Analog(Net_398)
     |   2 |     * |      NONE |         CMOS_OUT |             STATUS_LED(0) | 
     |   3 |     * |      NONE |      RES_PULL_UP |                    SW2(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |                  PWMAL(0) | In(Net_1124), OE(tmpOE__PWMCL_net_0)
-----+-----+-------+-----------+------------------+---------------------------+-------------------------------------
   1 |   7 |     * |      NONE |      HI_Z_ANALOG | \ADC_SAR_Seq_1:Bypass(0)\ | Analog(\ADC_SAR_Seq_1:Net_3225\)
-----+-----+-------+-----------+------------------+---------------------------+-------------------------------------
   2 |   1 |     * |      NONE |      HI_Z_ANALOG |                   Vrpm(0) | Analog(Net_215)
     |   2 |     * |      NONE |      RES_PULL_UP |                  Hall3(0) | FB(H3)
     |   3 |     * |      NONE |      RES_PULL_UP |                  Hall1(0) | FB(H1)
     |   4 |     * |      NONE |      RES_PULL_UP |                  Hall2(0) | FB(H2)
     |   6 |     * |      NONE |      HI_Z_ANALOG |                   Vbus(0) | Analog(Net_135)
     |   7 |     * |      NONE |         CMOS_OUT |                  PWMBH(0) | In(Net_282), OE(tmpOE__PWMCL_net_0)
-----+-----+-------+-----------+------------------+---------------------------+-------------------------------------
   3 |   4 |     * |      NONE |         CMOS_OUT |                  PWMAH(0) | In(Net_96), OE(tmpOE__PWMCL_net_0)
     |   5 |     * |      NONE |         CMOS_OUT |                  PWMCL(0) | In(Net_211), OE(tmpOE__PWMCL_net_0)
     |   6 |     * |      NONE |         CMOS_OUT |                  PWMBL(0) | In(Net_210), OE(tmpOE__PWMCL_net_0)
     |   7 |     * |      NONE |         CMOS_OUT |                  PWMCH(0) | In(Net_101), OE(tmpOE__PWMCL_net_0)
-----+-----+-------+-----------+------------------+---------------------------+-------------------------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL |          \UART_BCP:rx(0)\ | FB(\UART_BCP:rx_wire\)
     |   1 |     * |      NONE |         CMOS_OUT |          \UART_BCP:tx(0)\ | In(\UART_BCP:tx_wire\)
--------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.062ms
Digital Placement phase: Elapsed time ==> 1s.796ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/psoc4a/route_arch-rrg.cydata" --vh2-path "Sensored BLDC Motor Control_r.vh2" --pcf-path "Sensored BLDC Motor Control.pco" --des-name "Sensored BLDC Motor Control" --dsf-path "Sensored BLDC Motor Control.dsf" --sdc-path "Sensored BLDC Motor Control.sdc" --lib-path "Sensored BLDC Motor Control_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.265ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.406ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Sensored BLDC Motor Control_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.984ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.328ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.466ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.607ms
API generation phase: Elapsed time ==> 5s.061ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.000ms
