// Library - 16nm, Cell - and4_1x, View - schematic
// LAST TIME SAVED: Apr 23 17:51:10 2015
// NETLIST TIME: May 26 22:22:46 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module and4_1x (Y, A, B, C, D);

output  Y;

input  A, B, C, D;

