# TCL File Generated by Component Editor 13.0sp1
# Wed Dec 03 18:51:22 GMT-06:00 2014
# DO NOT MODIFY


# 
# hw_ann "hw_ann" v1.0
#  2014.12.03.18:51:22
# 
# 

# 
# request TCL package from ACDS 13.1
# 
package require -exact qsys 13.1


# 
# module hw_ann
# 
set_module_property DESCRIPTION ""
set_module_property NAME hw_ann
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME hw_ann
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL MainProyectoFinal
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file MainProyectoFinal.v VERILOG PATH ../../Dropbox/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/MainProyectoFinal.v TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter Width INTEGER 32
set_parameter_property Width DEFAULT_VALUE 32
set_parameter_property Width DISPLAY_NAME Width
set_parameter_property Width TYPE INTEGER
set_parameter_property Width UNITS None
set_parameter_property Width ALLOWED_RANGES -2147483648:2147483647
set_parameter_property Width HDL_PARAMETER true
add_parameter ConLimitador INTEGER 0
set_parameter_property ConLimitador DEFAULT_VALUE 0
set_parameter_property ConLimitador DISPLAY_NAME ConLimitador
set_parameter_property ConLimitador TYPE INTEGER
set_parameter_property ConLimitador UNITS None
set_parameter_property ConLimitador ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ConLimitador HDL_PARAMETER true
add_parameter Magnitud INTEGER 7
set_parameter_property Magnitud DEFAULT_VALUE 7
set_parameter_property Magnitud DISPLAY_NAME Magnitud
set_parameter_property Magnitud TYPE INTEGER
set_parameter_property Magnitud UNITS None
set_parameter_property Magnitud ALLOWED_RANGES -2147483648:2147483647
set_parameter_property Magnitud HDL_PARAMETER true
add_parameter Precision INTEGER 24
set_parameter_property Precision DEFAULT_VALUE 24
set_parameter_property Precision DISPLAY_NAME Precision
set_parameter_property Precision TYPE INTEGER
set_parameter_property Precision UNITS None
set_parameter_property Precision ALLOWED_RANGES -2147483648:2147483647
set_parameter_property Precision HDL_PARAMETER true
add_parameter Signo INTEGER 1
set_parameter_property Signo DEFAULT_VALUE 1
set_parameter_property Signo DISPLAY_NAME Signo
set_parameter_property Signo TYPE INTEGER
set_parameter_property Signo UNITS None
set_parameter_property Signo ALLOWED_RANGES -2147483648:2147483647
set_parameter_property Signo HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock CLK clk Input 1


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clock
set_interface_property avalon_slave_0 associatedReset reset_sink
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 write write Input 1
add_interface_port avalon_slave_0 read read Input 1
add_interface_port avalon_slave_0 address address Input 9
add_interface_port avalon_slave_0 writedata writedata Input Width
add_interface_port avalon_slave_0 readdata readdata Output Width
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink MasterReset reset_n Input 1

