// Seed: 2735566738
module module_0 #(
    parameter id_2 = 32'd93,
    parameter id_3 = 32'd85
) (
    input wire id_0
);
  defparam id_2.id_3 = 1'b0;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    output tri id_2,
    input supply1 id_3,
    output logic id_4,
    input uwire id_5
);
  always begin
    id_4 <= 1;
    @(posedge 1 or negedge 1) begin
      id_2 = id_5;
    end
    `define pp_7 0
    id_0 <= 1 && id_3;
    `pp_7[1'h0] <= 1'b0;
    id_4 <= ~1'h0;
    assert (id_3 && 1);
  end
  module_0(
      id_3
  );
endmodule
