Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/joshua/Documents/GitHub/finalProject/top_module/timing_sim_isim_beh.exe -prj C:/Users/joshua/Documents/GitHub/finalProject/top_module/timing_sim_beh.prj work.timing_sim work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/top_module/SRlatch.v" into library work
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/top_module/freqDivider.v" into library work
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/top_module/Dflipflopinit.v" into library work
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/top_module/timing.v" into library work
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/top_module/timing_sim.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/joshua/Documents/GitHub/finalProject/top_module/timing.v" Line 34: Port Y is not connected to this instance
Completed static elaboration
Compiling module INV
Compiling module AND2
Compiling module OR2
Compiling module NOR2
Compiling module SRlatch
Compiling module Dflipflopinit
Compiling module XOR2
Compiling module AND3
Compiling module freqDivider
Compiling module timing
Compiling module timing_sim
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 12 Verilog Units
Built simulation executable C:/Users/joshua/Documents/GitHub/finalProject/top_module/timing_sim_isim_beh.exe
Fuse Memory Usage: 30340 KB
Fuse CPU Usage: 2171 ms
