// Seed: 152495257
module module_0 ();
  always begin : LABEL_0$display
    ;
  end
  assign id_1 = 1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    output wor  id_0,
    output tri  id_1,
    output tri1 id_2
);
  wire id_4 = (id_4);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  tri1 id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always $display(1, id_3, 1, id_1);
endmodule
module module_3 (
    input wand id_0,
    output tri1 id_1,
    input tri1 id_2,
    input uwire id_3,
    output supply1 id_4
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
