
SysBee_Test_Nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002be0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08002ca0  08002ca0  00012ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d38  08002d38  00020110  2**0
                  CONTENTS
  4 .ARM          00000008  08002d38  08002d38  00012d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002d40  08002d40  00020110  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d40  08002d40  00012d40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d44  08002d44  00012d44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000110  20000000  08002d48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000258  20000110  08002e58  00020110  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000368  08002e58  00020368  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020110  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008938  00000000  00000000  00020138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000147e  00000000  00000000  00028a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006a8  00000000  00000000  00029ef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000630  00000000  00000000  0002a598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013621  00000000  00000000  0002abc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008b25  00000000  00000000  0003e1e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000794da  00000000  00000000  00046d0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c01e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000016f4  00000000  00000000  000c023c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000110 	.word	0x20000110
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002c88 	.word	0x08002c88

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000114 	.word	0x20000114
 8000104:	08002c88 	.word	0x08002c88

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f82e 	bl	80002b0 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	0415      	lsls	r5, r2, #16
 8000264:	0c2d      	lsrs	r5, r5, #16
 8000266:	000f      	movs	r7, r1
 8000268:	0001      	movs	r1, r0
 800026a:	002e      	movs	r6, r5
 800026c:	46c6      	mov	lr, r8
 800026e:	4684      	mov	ip, r0
 8000270:	0400      	lsls	r0, r0, #16
 8000272:	0c14      	lsrs	r4, r2, #16
 8000274:	0c00      	lsrs	r0, r0, #16
 8000276:	0c09      	lsrs	r1, r1, #16
 8000278:	4346      	muls	r6, r0
 800027a:	434d      	muls	r5, r1
 800027c:	4360      	muls	r0, r4
 800027e:	4361      	muls	r1, r4
 8000280:	1940      	adds	r0, r0, r5
 8000282:	0c34      	lsrs	r4, r6, #16
 8000284:	1824      	adds	r4, r4, r0
 8000286:	b500      	push	{lr}
 8000288:	42a5      	cmp	r5, r4
 800028a:	d903      	bls.n	8000294 <__aeabi_lmul+0x34>
 800028c:	2080      	movs	r0, #128	; 0x80
 800028e:	0240      	lsls	r0, r0, #9
 8000290:	4680      	mov	r8, r0
 8000292:	4441      	add	r1, r8
 8000294:	0c25      	lsrs	r5, r4, #16
 8000296:	186d      	adds	r5, r5, r1
 8000298:	4661      	mov	r1, ip
 800029a:	4359      	muls	r1, r3
 800029c:	437a      	muls	r2, r7
 800029e:	0430      	lsls	r0, r6, #16
 80002a0:	1949      	adds	r1, r1, r5
 80002a2:	0424      	lsls	r4, r4, #16
 80002a4:	0c00      	lsrs	r0, r0, #16
 80002a6:	1820      	adds	r0, r4, r0
 80002a8:	1889      	adds	r1, r1, r2
 80002aa:	bc80      	pop	{r7}
 80002ac:	46b8      	mov	r8, r7
 80002ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002b0 <__udivmoddi4>:
 80002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002b2:	4657      	mov	r7, sl
 80002b4:	464e      	mov	r6, r9
 80002b6:	4645      	mov	r5, r8
 80002b8:	46de      	mov	lr, fp
 80002ba:	b5e0      	push	{r5, r6, r7, lr}
 80002bc:	0004      	movs	r4, r0
 80002be:	000d      	movs	r5, r1
 80002c0:	4692      	mov	sl, r2
 80002c2:	4699      	mov	r9, r3
 80002c4:	b083      	sub	sp, #12
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d830      	bhi.n	800032c <__udivmoddi4+0x7c>
 80002ca:	d02d      	beq.n	8000328 <__udivmoddi4+0x78>
 80002cc:	4649      	mov	r1, r9
 80002ce:	4650      	mov	r0, sl
 80002d0:	f000 f8ba 	bl	8000448 <__clzdi2>
 80002d4:	0029      	movs	r1, r5
 80002d6:	0006      	movs	r6, r0
 80002d8:	0020      	movs	r0, r4
 80002da:	f000 f8b5 	bl	8000448 <__clzdi2>
 80002de:	1a33      	subs	r3, r6, r0
 80002e0:	4698      	mov	r8, r3
 80002e2:	3b20      	subs	r3, #32
 80002e4:	469b      	mov	fp, r3
 80002e6:	d433      	bmi.n	8000350 <__udivmoddi4+0xa0>
 80002e8:	465a      	mov	r2, fp
 80002ea:	4653      	mov	r3, sl
 80002ec:	4093      	lsls	r3, r2
 80002ee:	4642      	mov	r2, r8
 80002f0:	001f      	movs	r7, r3
 80002f2:	4653      	mov	r3, sl
 80002f4:	4093      	lsls	r3, r2
 80002f6:	001e      	movs	r6, r3
 80002f8:	42af      	cmp	r7, r5
 80002fa:	d83a      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80002fc:	42af      	cmp	r7, r5
 80002fe:	d100      	bne.n	8000302 <__udivmoddi4+0x52>
 8000300:	e078      	b.n	80003f4 <__udivmoddi4+0x144>
 8000302:	465b      	mov	r3, fp
 8000304:	1ba4      	subs	r4, r4, r6
 8000306:	41bd      	sbcs	r5, r7
 8000308:	2b00      	cmp	r3, #0
 800030a:	da00      	bge.n	800030e <__udivmoddi4+0x5e>
 800030c:	e075      	b.n	80003fa <__udivmoddi4+0x14a>
 800030e:	2200      	movs	r2, #0
 8000310:	2300      	movs	r3, #0
 8000312:	9200      	str	r2, [sp, #0]
 8000314:	9301      	str	r3, [sp, #4]
 8000316:	2301      	movs	r3, #1
 8000318:	465a      	mov	r2, fp
 800031a:	4093      	lsls	r3, r2
 800031c:	9301      	str	r3, [sp, #4]
 800031e:	2301      	movs	r3, #1
 8000320:	4642      	mov	r2, r8
 8000322:	4093      	lsls	r3, r2
 8000324:	9300      	str	r3, [sp, #0]
 8000326:	e028      	b.n	800037a <__udivmoddi4+0xca>
 8000328:	4282      	cmp	r2, r0
 800032a:	d9cf      	bls.n	80002cc <__udivmoddi4+0x1c>
 800032c:	2200      	movs	r2, #0
 800032e:	2300      	movs	r3, #0
 8000330:	9200      	str	r2, [sp, #0]
 8000332:	9301      	str	r3, [sp, #4]
 8000334:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <__udivmoddi4+0x8e>
 800033a:	601c      	str	r4, [r3, #0]
 800033c:	605d      	str	r5, [r3, #4]
 800033e:	9800      	ldr	r0, [sp, #0]
 8000340:	9901      	ldr	r1, [sp, #4]
 8000342:	b003      	add	sp, #12
 8000344:	bcf0      	pop	{r4, r5, r6, r7}
 8000346:	46bb      	mov	fp, r7
 8000348:	46b2      	mov	sl, r6
 800034a:	46a9      	mov	r9, r5
 800034c:	46a0      	mov	r8, r4
 800034e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000350:	4642      	mov	r2, r8
 8000352:	2320      	movs	r3, #32
 8000354:	1a9b      	subs	r3, r3, r2
 8000356:	4652      	mov	r2, sl
 8000358:	40da      	lsrs	r2, r3
 800035a:	4641      	mov	r1, r8
 800035c:	0013      	movs	r3, r2
 800035e:	464a      	mov	r2, r9
 8000360:	408a      	lsls	r2, r1
 8000362:	0017      	movs	r7, r2
 8000364:	4642      	mov	r2, r8
 8000366:	431f      	orrs	r7, r3
 8000368:	4653      	mov	r3, sl
 800036a:	4093      	lsls	r3, r2
 800036c:	001e      	movs	r6, r3
 800036e:	42af      	cmp	r7, r5
 8000370:	d9c4      	bls.n	80002fc <__udivmoddi4+0x4c>
 8000372:	2200      	movs	r2, #0
 8000374:	2300      	movs	r3, #0
 8000376:	9200      	str	r2, [sp, #0]
 8000378:	9301      	str	r3, [sp, #4]
 800037a:	4643      	mov	r3, r8
 800037c:	2b00      	cmp	r3, #0
 800037e:	d0d9      	beq.n	8000334 <__udivmoddi4+0x84>
 8000380:	07fb      	lsls	r3, r7, #31
 8000382:	0872      	lsrs	r2, r6, #1
 8000384:	431a      	orrs	r2, r3
 8000386:	4646      	mov	r6, r8
 8000388:	087b      	lsrs	r3, r7, #1
 800038a:	e00e      	b.n	80003aa <__udivmoddi4+0xfa>
 800038c:	42ab      	cmp	r3, r5
 800038e:	d101      	bne.n	8000394 <__udivmoddi4+0xe4>
 8000390:	42a2      	cmp	r2, r4
 8000392:	d80c      	bhi.n	80003ae <__udivmoddi4+0xfe>
 8000394:	1aa4      	subs	r4, r4, r2
 8000396:	419d      	sbcs	r5, r3
 8000398:	2001      	movs	r0, #1
 800039a:	1924      	adds	r4, r4, r4
 800039c:	416d      	adcs	r5, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	3e01      	subs	r6, #1
 80003a2:	1824      	adds	r4, r4, r0
 80003a4:	414d      	adcs	r5, r1
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d006      	beq.n	80003b8 <__udivmoddi4+0x108>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d9ee      	bls.n	800038c <__udivmoddi4+0xdc>
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1924      	adds	r4, r4, r4
 80003b2:	416d      	adcs	r5, r5
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d1f8      	bne.n	80003aa <__udivmoddi4+0xfa>
 80003b8:	9800      	ldr	r0, [sp, #0]
 80003ba:	9901      	ldr	r1, [sp, #4]
 80003bc:	465b      	mov	r3, fp
 80003be:	1900      	adds	r0, r0, r4
 80003c0:	4169      	adcs	r1, r5
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	db24      	blt.n	8000410 <__udivmoddi4+0x160>
 80003c6:	002b      	movs	r3, r5
 80003c8:	465a      	mov	r2, fp
 80003ca:	4644      	mov	r4, r8
 80003cc:	40d3      	lsrs	r3, r2
 80003ce:	002a      	movs	r2, r5
 80003d0:	40e2      	lsrs	r2, r4
 80003d2:	001c      	movs	r4, r3
 80003d4:	465b      	mov	r3, fp
 80003d6:	0015      	movs	r5, r2
 80003d8:	2b00      	cmp	r3, #0
 80003da:	db2a      	blt.n	8000432 <__udivmoddi4+0x182>
 80003dc:	0026      	movs	r6, r4
 80003de:	409e      	lsls	r6, r3
 80003e0:	0033      	movs	r3, r6
 80003e2:	0026      	movs	r6, r4
 80003e4:	4647      	mov	r7, r8
 80003e6:	40be      	lsls	r6, r7
 80003e8:	0032      	movs	r2, r6
 80003ea:	1a80      	subs	r0, r0, r2
 80003ec:	4199      	sbcs	r1, r3
 80003ee:	9000      	str	r0, [sp, #0]
 80003f0:	9101      	str	r1, [sp, #4]
 80003f2:	e79f      	b.n	8000334 <__udivmoddi4+0x84>
 80003f4:	42a3      	cmp	r3, r4
 80003f6:	d8bc      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80003f8:	e783      	b.n	8000302 <__udivmoddi4+0x52>
 80003fa:	4642      	mov	r2, r8
 80003fc:	2320      	movs	r3, #32
 80003fe:	2100      	movs	r1, #0
 8000400:	1a9b      	subs	r3, r3, r2
 8000402:	2200      	movs	r2, #0
 8000404:	9100      	str	r1, [sp, #0]
 8000406:	9201      	str	r2, [sp, #4]
 8000408:	2201      	movs	r2, #1
 800040a:	40da      	lsrs	r2, r3
 800040c:	9201      	str	r2, [sp, #4]
 800040e:	e786      	b.n	800031e <__udivmoddi4+0x6e>
 8000410:	4642      	mov	r2, r8
 8000412:	2320      	movs	r3, #32
 8000414:	1a9b      	subs	r3, r3, r2
 8000416:	002a      	movs	r2, r5
 8000418:	4646      	mov	r6, r8
 800041a:	409a      	lsls	r2, r3
 800041c:	0023      	movs	r3, r4
 800041e:	40f3      	lsrs	r3, r6
 8000420:	4644      	mov	r4, r8
 8000422:	4313      	orrs	r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	40e2      	lsrs	r2, r4
 8000428:	001c      	movs	r4, r3
 800042a:	465b      	mov	r3, fp
 800042c:	0015      	movs	r5, r2
 800042e:	2b00      	cmp	r3, #0
 8000430:	dad4      	bge.n	80003dc <__udivmoddi4+0x12c>
 8000432:	4642      	mov	r2, r8
 8000434:	002f      	movs	r7, r5
 8000436:	2320      	movs	r3, #32
 8000438:	0026      	movs	r6, r4
 800043a:	4097      	lsls	r7, r2
 800043c:	1a9b      	subs	r3, r3, r2
 800043e:	40de      	lsrs	r6, r3
 8000440:	003b      	movs	r3, r7
 8000442:	4333      	orrs	r3, r6
 8000444:	e7cd      	b.n	80003e2 <__udivmoddi4+0x132>
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__clzdi2>:
 8000448:	b510      	push	{r4, lr}
 800044a:	2900      	cmp	r1, #0
 800044c:	d103      	bne.n	8000456 <__clzdi2+0xe>
 800044e:	f000 f807 	bl	8000460 <__clzsi2>
 8000452:	3020      	adds	r0, #32
 8000454:	e002      	b.n	800045c <__clzdi2+0x14>
 8000456:	1c08      	adds	r0, r1, #0
 8000458:	f000 f802 	bl	8000460 <__clzsi2>
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			; (mov r8, r8)

08000460 <__clzsi2>:
 8000460:	211c      	movs	r1, #28
 8000462:	2301      	movs	r3, #1
 8000464:	041b      	lsls	r3, r3, #16
 8000466:	4298      	cmp	r0, r3
 8000468:	d301      	bcc.n	800046e <__clzsi2+0xe>
 800046a:	0c00      	lsrs	r0, r0, #16
 800046c:	3910      	subs	r1, #16
 800046e:	0a1b      	lsrs	r3, r3, #8
 8000470:	4298      	cmp	r0, r3
 8000472:	d301      	bcc.n	8000478 <__clzsi2+0x18>
 8000474:	0a00      	lsrs	r0, r0, #8
 8000476:	3908      	subs	r1, #8
 8000478:	091b      	lsrs	r3, r3, #4
 800047a:	4298      	cmp	r0, r3
 800047c:	d301      	bcc.n	8000482 <__clzsi2+0x22>
 800047e:	0900      	lsrs	r0, r0, #4
 8000480:	3904      	subs	r1, #4
 8000482:	a202      	add	r2, pc, #8	; (adr r2, 800048c <__clzsi2+0x2c>)
 8000484:	5c10      	ldrb	r0, [r2, r0]
 8000486:	1840      	adds	r0, r0, r1
 8000488:	4770      	bx	lr
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	02020304 	.word	0x02020304
 8000490:	01010101 	.word	0x01010101
	...

0800049c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800049c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800049e:	b099      	sub	sp, #100	; 0x64
 80004a0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004a2:	f000 fcc7 	bl	8000e34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004a6:	f000 fab5 	bl	8000a14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004aa:	f000 fb89 	bl	8000bc0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004ae:	f000 fb57 	bl	8000b60 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80004b2:	f000 fb25 	bl	8000b00 <MX_USART1_UART_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(xbee_rx_read_index<xbee_rx_write_index){
 80004b6:	4bcb      	ldr	r3, [pc, #812]	; (80007e4 <main+0x348>)
 80004b8:	781a      	ldrb	r2, [r3, #0]
 80004ba:	4bcb      	ldr	r3, [pc, #812]	; (80007e8 <main+0x34c>)
 80004bc:	781b      	ldrb	r3, [r3, #0]
 80004be:	429a      	cmp	r2, r3
 80004c0:	d2f9      	bcs.n	80004b6 <main+0x1a>
		  uint64_t sum = 0;
 80004c2:	2200      	movs	r2, #0
 80004c4:	2300      	movs	r3, #0
 80004c6:	65ba      	str	r2, [r7, #88]	; 0x58
 80004c8:	65fb      	str	r3, [r7, #92]	; 0x5c
		  static uint8_t multiple_byte_step;

		  switch (state){
 80004ca:	4bc8      	ldr	r3, [pc, #800]	; (80007ec <main+0x350>)
 80004cc:	781b      	ldrb	r3, [r3, #0]
 80004ce:	2b0a      	cmp	r3, #10
 80004d0:	d900      	bls.n	80004d4 <main+0x38>
 80004d2:	e292      	b.n	80009fa <main+0x55e>
 80004d4:	009a      	lsls	r2, r3, #2
 80004d6:	4bc6      	ldr	r3, [pc, #792]	; (80007f0 <main+0x354>)
 80004d8:	18d3      	adds	r3, r2, r3
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	469f      	mov	pc, r3
			  case idle:
				  if(xbee_rx_buffer[xbee_rx_read_index] == 0x7E) state = frame_length;
 80004de:	4bc1      	ldr	r3, [pc, #772]	; (80007e4 <main+0x348>)
 80004e0:	781b      	ldrb	r3, [r3, #0]
 80004e2:	001a      	movs	r2, r3
 80004e4:	4bc3      	ldr	r3, [pc, #780]	; (80007f4 <main+0x358>)
 80004e6:	5c9b      	ldrb	r3, [r3, r2]
 80004e8:	2b7e      	cmp	r3, #126	; 0x7e
 80004ea:	d000      	beq.n	80004ee <main+0x52>
 80004ec:	e284      	b.n	80009f8 <main+0x55c>
 80004ee:	4abf      	ldr	r2, [pc, #764]	; (80007ec <main+0x350>)
 80004f0:	2301      	movs	r3, #1
 80004f2:	7013      	strb	r3, [r2, #0]
				  /*else if (lora_requested && xbee_rx_buffer[xbee_rx_read_index] == 0xAA){
					  is_coordinator = True;
					  lora_requested = False;
				  }*/
			  break;
 80004f4:	e280      	b.n	80009f8 <main+0x55c>

			  case frame_length:
				  received_frame.length += ((uint16_t)(xbee_rx_buffer[xbee_rx_read_index])) << (8-8*multiple_byte_step) ;
 80004f6:	4bc0      	ldr	r3, [pc, #768]	; (80007f8 <main+0x35c>)
 80004f8:	8818      	ldrh	r0, [r3, #0]
 80004fa:	4bba      	ldr	r3, [pc, #744]	; (80007e4 <main+0x348>)
 80004fc:	781b      	ldrb	r3, [r3, #0]
 80004fe:	001a      	movs	r2, r3
 8000500:	4bbc      	ldr	r3, [pc, #752]	; (80007f4 <main+0x358>)
 8000502:	5c9b      	ldrb	r3, [r3, r2]
 8000504:	0019      	movs	r1, r3
 8000506:	4bbd      	ldr	r3, [pc, #756]	; (80007fc <main+0x360>)
 8000508:	781b      	ldrb	r3, [r3, #0]
 800050a:	001a      	movs	r2, r3
 800050c:	2301      	movs	r3, #1
 800050e:	1a9b      	subs	r3, r3, r2
 8000510:	00db      	lsls	r3, r3, #3
 8000512:	4099      	lsls	r1, r3
 8000514:	000b      	movs	r3, r1
 8000516:	b29b      	uxth	r3, r3
 8000518:	18c3      	adds	r3, r0, r3
 800051a:	b29b      	uxth	r3, r3
 800051c:	4ab6      	ldr	r2, [pc, #728]	; (80007f8 <main+0x35c>)
 800051e:	8013      	strh	r3, [r2, #0]
				  if(multiple_byte_step){
 8000520:	4bb6      	ldr	r3, [pc, #728]	; (80007fc <main+0x360>)
 8000522:	781b      	ldrb	r3, [r3, #0]
 8000524:	2b00      	cmp	r3, #0
 8000526:	d006      	beq.n	8000536 <main+0x9a>
					  multiple_byte_step = 0;
 8000528:	4ab4      	ldr	r2, [pc, #720]	; (80007fc <main+0x360>)
 800052a:	2300      	movs	r3, #0
 800052c:	7013      	strb	r3, [r2, #0]
					  state = frame_type;
 800052e:	4aaf      	ldr	r2, [pc, #700]	; (80007ec <main+0x350>)
 8000530:	2302      	movs	r3, #2
 8000532:	7013      	strb	r3, [r2, #0]
				  }
				  else{
					  multiple_byte_step++;
				  }
			  break;
 8000534:	e261      	b.n	80009fa <main+0x55e>
					  multiple_byte_step++;
 8000536:	4bb1      	ldr	r3, [pc, #708]	; (80007fc <main+0x360>)
 8000538:	781b      	ldrb	r3, [r3, #0]
 800053a:	3301      	adds	r3, #1
 800053c:	b2db      	uxtb	r3, r3
 800053e:	4aaf      	ldr	r2, [pc, #700]	; (80007fc <main+0x360>)
 8000540:	7013      	strb	r3, [r2, #0]
			  break;
 8000542:	e25a      	b.n	80009fa <main+0x55e>

			  case frame_type:
				  received_frame.type = xbee_rx_buffer[xbee_rx_read_index];
 8000544:	4ba7      	ldr	r3, [pc, #668]	; (80007e4 <main+0x348>)
 8000546:	781b      	ldrb	r3, [r3, #0]
 8000548:	001a      	movs	r2, r3
 800054a:	4baa      	ldr	r3, [pc, #680]	; (80007f4 <main+0x358>)
 800054c:	5c9b      	ldrb	r3, [r3, r2]
 800054e:	4aaa      	ldr	r2, [pc, #680]	; (80007f8 <main+0x35c>)
 8000550:	7093      	strb	r3, [r2, #2]
				  switch(received_frame.type){
 8000552:	4ba9      	ldr	r3, [pc, #676]	; (80007f8 <main+0x35c>)
 8000554:	789b      	ldrb	r3, [r3, #2]
 8000556:	2b90      	cmp	r3, #144	; 0x90
 8000558:	d002      	beq.n	8000560 <main+0xc4>
 800055a:	2b97      	cmp	r3, #151	; 0x97
 800055c:	d004      	beq.n	8000568 <main+0xcc>
 800055e:	e007      	b.n	8000570 <main+0xd4>
				  	  case receive_packet: state = frame_address64; break;
 8000560:	4aa2      	ldr	r2, [pc, #648]	; (80007ec <main+0x350>)
 8000562:	2304      	movs	r3, #4
 8000564:	7013      	strb	r3, [r2, #0]
 8000566:	e00b      	b.n	8000580 <main+0xe4>
				  	  case remote_command_response: state = frame_id; break;
 8000568:	4aa0      	ldr	r2, [pc, #640]	; (80007ec <main+0x350>)
 800056a:	2303      	movs	r3, #3
 800056c:	7013      	strb	r3, [r2, #0]
 800056e:	e007      	b.n	8000580 <main+0xe4>
				  	  default: xbee_rx_read_index = xbee_rx_write_index;
 8000570:	4b9d      	ldr	r3, [pc, #628]	; (80007e8 <main+0x34c>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	4a9b      	ldr	r2, [pc, #620]	; (80007e4 <main+0x348>)
 8000576:	7013      	strb	r3, [r2, #0]
				  	  	  	   state = idle;
 8000578:	4a9c      	ldr	r2, [pc, #624]	; (80007ec <main+0x350>)
 800057a:	2300      	movs	r3, #0
 800057c:	7013      	strb	r3, [r2, #0]
				  	  break;
 800057e:	46c0      	nop			; (mov r8, r8)
				  }

				  multiple_byte_step = 0;
 8000580:	4a9e      	ldr	r2, [pc, #632]	; (80007fc <main+0x360>)
 8000582:	2300      	movs	r3, #0
 8000584:	7013      	strb	r3, [r2, #0]
			  break;
 8000586:	e238      	b.n	80009fa <main+0x55e>

			  case frame_id:
				  received_frame.id = xbee_rx_buffer[xbee_rx_read_index];
 8000588:	4b96      	ldr	r3, [pc, #600]	; (80007e4 <main+0x348>)
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	001a      	movs	r2, r3
 800058e:	4b99      	ldr	r3, [pc, #612]	; (80007f4 <main+0x358>)
 8000590:	5c9b      	ldrb	r3, [r3, r2]
 8000592:	4a99      	ldr	r2, [pc, #612]	; (80007f8 <main+0x35c>)
 8000594:	70d3      	strb	r3, [r2, #3]
				  state = frame_address64;
 8000596:	4a95      	ldr	r2, [pc, #596]	; (80007ec <main+0x350>)
 8000598:	2304      	movs	r3, #4
 800059a:	7013      	strb	r3, [r2, #0]
			  break;
 800059c:	e22d      	b.n	80009fa <main+0x55e>

			  case frame_address64:
				  received_frame.address64 += ((uint64_t)xbee_rx_buffer[xbee_rx_read_index]) << (56-8*multiple_byte_step);
 800059e:	4b96      	ldr	r3, [pc, #600]	; (80007f8 <main+0x35c>)
 80005a0:	6898      	ldr	r0, [r3, #8]
 80005a2:	68d9      	ldr	r1, [r3, #12]
 80005a4:	4b8f      	ldr	r3, [pc, #572]	; (80007e4 <main+0x348>)
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	001a      	movs	r2, r3
 80005aa:	4b92      	ldr	r3, [pc, #584]	; (80007f4 <main+0x358>)
 80005ac:	5c9b      	ldrb	r3, [r3, r2]
 80005ae:	643b      	str	r3, [r7, #64]	; 0x40
 80005b0:	2300      	movs	r3, #0
 80005b2:	647b      	str	r3, [r7, #68]	; 0x44
 80005b4:	4b91      	ldr	r3, [pc, #580]	; (80007fc <main+0x360>)
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	001a      	movs	r2, r3
 80005ba:	2307      	movs	r3, #7
 80005bc:	1a9b      	subs	r3, r3, r2
 80005be:	00da      	lsls	r2, r3, #3
 80005c0:	0013      	movs	r3, r2
 80005c2:	3b20      	subs	r3, #32
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	db03      	blt.n	80005d0 <main+0x134>
 80005c8:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 80005ca:	409c      	lsls	r4, r3
 80005cc:	0026      	movs	r6, r4
 80005ce:	e008      	b.n	80005e2 <main+0x146>
 80005d0:	2320      	movs	r3, #32
 80005d2:	1a9b      	subs	r3, r3, r2
 80005d4:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 80005d6:	40dc      	lsrs	r4, r3
 80005d8:	0023      	movs	r3, r4
 80005da:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 80005dc:	4094      	lsls	r4, r2
 80005de:	0026      	movs	r6, r4
 80005e0:	431e      	orrs	r6, r3
 80005e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80005e4:	4093      	lsls	r3, r2
 80005e6:	001d      	movs	r5, r3
 80005e8:	0002      	movs	r2, r0
 80005ea:	000b      	movs	r3, r1
 80005ec:	1952      	adds	r2, r2, r5
 80005ee:	4173      	adcs	r3, r6
 80005f0:	4981      	ldr	r1, [pc, #516]	; (80007f8 <main+0x35c>)
 80005f2:	608a      	str	r2, [r1, #8]
 80005f4:	60cb      	str	r3, [r1, #12]

				  if(multiple_byte_step == 7){
 80005f6:	4b81      	ldr	r3, [pc, #516]	; (80007fc <main+0x360>)
 80005f8:	781b      	ldrb	r3, [r3, #0]
 80005fa:	2b07      	cmp	r3, #7
 80005fc:	d106      	bne.n	800060c <main+0x170>
					  state = frame_address16;
 80005fe:	4a7b      	ldr	r2, [pc, #492]	; (80007ec <main+0x350>)
 8000600:	2305      	movs	r3, #5
 8000602:	7013      	strb	r3, [r2, #0]
					  multiple_byte_step = 0;
 8000604:	4a7d      	ldr	r2, [pc, #500]	; (80007fc <main+0x360>)
 8000606:	2300      	movs	r3, #0
 8000608:	7013      	strb	r3, [r2, #0]
				  }
				  else multiple_byte_step++;
			  break;
 800060a:	e1f6      	b.n	80009fa <main+0x55e>
				  else multiple_byte_step++;
 800060c:	4b7b      	ldr	r3, [pc, #492]	; (80007fc <main+0x360>)
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	3301      	adds	r3, #1
 8000612:	b2db      	uxtb	r3, r3
 8000614:	4a79      	ldr	r2, [pc, #484]	; (80007fc <main+0x360>)
 8000616:	7013      	strb	r3, [r2, #0]
			  break;
 8000618:	e1ef      	b.n	80009fa <main+0x55e>

			  case frame_address16:
				  received_frame.address16 += ((uint16_t)xbee_rx_buffer[xbee_rx_read_index]) << (8-8*multiple_byte_step);
 800061a:	4b77      	ldr	r3, [pc, #476]	; (80007f8 <main+0x35c>)
 800061c:	8a18      	ldrh	r0, [r3, #16]
 800061e:	4b71      	ldr	r3, [pc, #452]	; (80007e4 <main+0x348>)
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	001a      	movs	r2, r3
 8000624:	4b73      	ldr	r3, [pc, #460]	; (80007f4 <main+0x358>)
 8000626:	5c9b      	ldrb	r3, [r3, r2]
 8000628:	0019      	movs	r1, r3
 800062a:	4b74      	ldr	r3, [pc, #464]	; (80007fc <main+0x360>)
 800062c:	781b      	ldrb	r3, [r3, #0]
 800062e:	001a      	movs	r2, r3
 8000630:	2301      	movs	r3, #1
 8000632:	1a9b      	subs	r3, r3, r2
 8000634:	00db      	lsls	r3, r3, #3
 8000636:	4099      	lsls	r1, r3
 8000638:	000b      	movs	r3, r1
 800063a:	b29b      	uxth	r3, r3
 800063c:	18c3      	adds	r3, r0, r3
 800063e:	b29b      	uxth	r3, r3
 8000640:	4a6d      	ldr	r2, [pc, #436]	; (80007f8 <main+0x35c>)
 8000642:	8213      	strh	r3, [r2, #16]
				  if(multiple_byte_step == 1){
 8000644:	4b6d      	ldr	r3, [pc, #436]	; (80007fc <main+0x360>)
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	2b01      	cmp	r3, #1
 800064a:	d11a      	bne.n	8000682 <main+0x1e6>
					  switch(received_frame.type){
 800064c:	4b6a      	ldr	r3, [pc, #424]	; (80007f8 <main+0x35c>)
 800064e:	789b      	ldrb	r3, [r3, #2]
 8000650:	2b90      	cmp	r3, #144	; 0x90
 8000652:	d002      	beq.n	800065a <main+0x1be>
 8000654:	2b97      	cmp	r3, #151	; 0x97
 8000656:	d004      	beq.n	8000662 <main+0x1c6>
 8000658:	e007      	b.n	800066a <main+0x1ce>
					  	  case receive_packet: state = frame_option; break;
 800065a:	4a64      	ldr	r2, [pc, #400]	; (80007ec <main+0x350>)
 800065c:	2306      	movs	r3, #6
 800065e:	7013      	strb	r3, [r2, #0]
 8000660:	e00b      	b.n	800067a <main+0x1de>
					  	  case remote_command_response: state = frame_at_status; break;
 8000662:	4a62      	ldr	r2, [pc, #392]	; (80007ec <main+0x350>)
 8000664:	2307      	movs	r3, #7
 8000666:	7013      	strb	r3, [r2, #0]
 8000668:	e007      	b.n	800067a <main+0x1de>
					  	  default: xbee_rx_read_index = xbee_rx_write_index;
 800066a:	4b5f      	ldr	r3, [pc, #380]	; (80007e8 <main+0x34c>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	4a5d      	ldr	r2, [pc, #372]	; (80007e4 <main+0x348>)
 8000670:	7013      	strb	r3, [r2, #0]
							       state = idle;
 8000672:	4a5e      	ldr	r2, [pc, #376]	; (80007ec <main+0x350>)
 8000674:	2300      	movs	r3, #0
 8000676:	7013      	strb	r3, [r2, #0]
						  break;
 8000678:	46c0      	nop			; (mov r8, r8)
					  }

					  multiple_byte_step = 0;
 800067a:	4a60      	ldr	r2, [pc, #384]	; (80007fc <main+0x360>)
 800067c:	2300      	movs	r3, #0
 800067e:	7013      	strb	r3, [r2, #0]
				  }
				  else multiple_byte_step++;
			  break;
 8000680:	e1bb      	b.n	80009fa <main+0x55e>
				  else multiple_byte_step++;
 8000682:	4b5e      	ldr	r3, [pc, #376]	; (80007fc <main+0x360>)
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	3301      	adds	r3, #1
 8000688:	b2db      	uxtb	r3, r3
 800068a:	4a5c      	ldr	r2, [pc, #368]	; (80007fc <main+0x360>)
 800068c:	7013      	strb	r3, [r2, #0]
			  break;
 800068e:	e1b4      	b.n	80009fa <main+0x55e>

			  case frame_option:
				  received_frame.option = xbee_rx_buffer[xbee_rx_read_index];
 8000690:	4b54      	ldr	r3, [pc, #336]	; (80007e4 <main+0x348>)
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	001a      	movs	r2, r3
 8000696:	4b57      	ldr	r3, [pc, #348]	; (80007f4 <main+0x358>)
 8000698:	5c9b      	ldrb	r3, [r3, r2]
 800069a:	4a57      	ldr	r2, [pc, #348]	; (80007f8 <main+0x35c>)
 800069c:	7493      	strb	r3, [r2, #18]
				  state = frame_content;
 800069e:	4a53      	ldr	r2, [pc, #332]	; (80007ec <main+0x350>)
 80006a0:	2308      	movs	r3, #8
 80006a2:	7013      	strb	r3, [r2, #0]
			  break;
 80006a4:	e1a9      	b.n	80009fa <main+0x55e>

			  case frame_at_status:
				  received_frame.command_status[multiple_byte_step] = xbee_rx_buffer[xbee_rx_read_index];
 80006a6:	4b4f      	ldr	r3, [pc, #316]	; (80007e4 <main+0x348>)
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	001a      	movs	r2, r3
 80006ac:	4b53      	ldr	r3, [pc, #332]	; (80007fc <main+0x360>)
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	001c      	movs	r4, r3
 80006b2:	4b50      	ldr	r3, [pc, #320]	; (80007f4 <main+0x358>)
 80006b4:	5c98      	ldrb	r0, [r3, r2]
 80006b6:	4950      	ldr	r1, [pc, #320]	; (80007f8 <main+0x35c>)
 80006b8:	238a      	movs	r3, #138	; 0x8a
 80006ba:	005a      	lsls	r2, r3, #1
 80006bc:	190b      	adds	r3, r1, r4
 80006be:	189a      	adds	r2, r3, r2
 80006c0:	1c03      	adds	r3, r0, #0
 80006c2:	7013      	strb	r3, [r2, #0]
				  if(multiple_byte_step == 2){
 80006c4:	4b4d      	ldr	r3, [pc, #308]	; (80007fc <main+0x360>)
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	2b02      	cmp	r3, #2
 80006ca:	d106      	bne.n	80006da <main+0x23e>
					  multiple_byte_step = 0;
 80006cc:	4a4b      	ldr	r2, [pc, #300]	; (80007fc <main+0x360>)
 80006ce:	2300      	movs	r3, #0
 80006d0:	7013      	strb	r3, [r2, #0]
					  state = frame_content;
 80006d2:	4a46      	ldr	r2, [pc, #280]	; (80007ec <main+0x350>)
 80006d4:	2308      	movs	r3, #8
 80006d6:	7013      	strb	r3, [r2, #0]
				  }
				  else multiple_byte_step++;
			  break;
 80006d8:	e18f      	b.n	80009fa <main+0x55e>
				  else multiple_byte_step++;
 80006da:	4b48      	ldr	r3, [pc, #288]	; (80007fc <main+0x360>)
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	3301      	adds	r3, #1
 80006e0:	b2db      	uxtb	r3, r3
 80006e2:	4a46      	ldr	r2, [pc, #280]	; (80007fc <main+0x360>)
 80006e4:	7013      	strb	r3, [r2, #0]
			  break;
 80006e6:	e188      	b.n	80009fa <main+0x55e>

			  case frame_content:
				  received_frame.content[received_frame.content_index] = xbee_rx_buffer[xbee_rx_read_index];
 80006e8:	4b3e      	ldr	r3, [pc, #248]	; (80007e4 <main+0x348>)
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	0019      	movs	r1, r3
 80006ee:	4a42      	ldr	r2, [pc, #264]	; (80007f8 <main+0x35c>)
 80006f0:	2314      	movs	r3, #20
 80006f2:	33ff      	adds	r3, #255	; 0xff
 80006f4:	5cd3      	ldrb	r3, [r2, r3]
 80006f6:	001a      	movs	r2, r3
 80006f8:	4b3e      	ldr	r3, [pc, #248]	; (80007f4 <main+0x358>)
 80006fa:	5c59      	ldrb	r1, [r3, r1]
 80006fc:	4b3e      	ldr	r3, [pc, #248]	; (80007f8 <main+0x35c>)
 80006fe:	189a      	adds	r2, r3, r2
 8000700:	1c0b      	adds	r3, r1, #0
 8000702:	74d3      	strb	r3, [r2, #19]
				  if(((received_frame.content_index == received_frame.length-13) && received_frame.type==receive_packet) || ((received_frame.content_index == received_frame.length-16) && (received_frame.type==remote_command_response)))
 8000704:	4a3c      	ldr	r2, [pc, #240]	; (80007f8 <main+0x35c>)
 8000706:	2314      	movs	r3, #20
 8000708:	33ff      	adds	r3, #255	; 0xff
 800070a:	5cd3      	ldrb	r3, [r2, r3]
 800070c:	001a      	movs	r2, r3
 800070e:	4b3a      	ldr	r3, [pc, #232]	; (80007f8 <main+0x35c>)
 8000710:	881b      	ldrh	r3, [r3, #0]
 8000712:	3b0d      	subs	r3, #13
 8000714:	429a      	cmp	r2, r3
 8000716:	d103      	bne.n	8000720 <main+0x284>
 8000718:	4b37      	ldr	r3, [pc, #220]	; (80007f8 <main+0x35c>)
 800071a:	789b      	ldrb	r3, [r3, #2]
 800071c:	2b90      	cmp	r3, #144	; 0x90
 800071e:	d00d      	beq.n	800073c <main+0x2a0>
 8000720:	4a35      	ldr	r2, [pc, #212]	; (80007f8 <main+0x35c>)
 8000722:	2314      	movs	r3, #20
 8000724:	33ff      	adds	r3, #255	; 0xff
 8000726:	5cd3      	ldrb	r3, [r2, r3]
 8000728:	001a      	movs	r2, r3
 800072a:	4b33      	ldr	r3, [pc, #204]	; (80007f8 <main+0x35c>)
 800072c:	881b      	ldrh	r3, [r3, #0]
 800072e:	3b10      	subs	r3, #16
 8000730:	429a      	cmp	r2, r3
 8000732:	d107      	bne.n	8000744 <main+0x2a8>
 8000734:	4b30      	ldr	r3, [pc, #192]	; (80007f8 <main+0x35c>)
 8000736:	789b      	ldrb	r3, [r3, #2]
 8000738:	2b97      	cmp	r3, #151	; 0x97
 800073a:	d103      	bne.n	8000744 <main+0x2a8>
					  state = check_sum;
 800073c:	4a2b      	ldr	r2, [pc, #172]	; (80007ec <main+0x350>)
 800073e:	2309      	movs	r3, #9
 8000740:	7013      	strb	r3, [r2, #0]
				  else
					  received_frame.content_index++;
			  break;
 8000742:	e15a      	b.n	80009fa <main+0x55e>
					  received_frame.content_index++;
 8000744:	4a2c      	ldr	r2, [pc, #176]	; (80007f8 <main+0x35c>)
 8000746:	2314      	movs	r3, #20
 8000748:	33ff      	adds	r3, #255	; 0xff
 800074a:	5cd3      	ldrb	r3, [r2, r3]
 800074c:	3301      	adds	r3, #1
 800074e:	b2d8      	uxtb	r0, r3
 8000750:	4929      	ldr	r1, [pc, #164]	; (80007f8 <main+0x35c>)
 8000752:	2314      	movs	r3, #20
 8000754:	33ff      	adds	r3, #255	; 0xff
 8000756:	001a      	movs	r2, r3
 8000758:	1c03      	adds	r3, r0, #0
 800075a:	548b      	strb	r3, [r1, r2]
			  break;
 800075c:	e14d      	b.n	80009fa <main+0x55e>

			  case check_sum:
				  received_frame.check_sum = xbee_rx_buffer[xbee_rx_read_index];
 800075e:	4b21      	ldr	r3, [pc, #132]	; (80007e4 <main+0x348>)
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	001a      	movs	r2, r3
 8000764:	4b23      	ldr	r3, [pc, #140]	; (80007f4 <main+0x358>)
 8000766:	5c98      	ldrb	r0, [r3, r2]
 8000768:	4923      	ldr	r1, [pc, #140]	; (80007f8 <main+0x35c>)
 800076a:	238c      	movs	r3, #140	; 0x8c
 800076c:	005a      	lsls	r2, r3, #1
 800076e:	1c03      	adds	r3, r0, #0
 8000770:	548b      	strb	r3, [r1, r2]
				  for(uint8_t i=0; i<8; i++) sum += (((uint64_t)0xFF<<(56-8*i)) & received_frame.address64)>>(56-8*i);
 8000772:	2357      	movs	r3, #87	; 0x57
 8000774:	18fa      	adds	r2, r7, r3
 8000776:	2300      	movs	r3, #0
 8000778:	7013      	strb	r3, [r2, #0]
 800077a:	e05f      	b.n	800083c <main+0x3a0>
 800077c:	2357      	movs	r3, #87	; 0x57
 800077e:	18fb      	adds	r3, r7, r3
 8000780:	781a      	ldrb	r2, [r3, #0]
 8000782:	2307      	movs	r3, #7
 8000784:	1a9b      	subs	r3, r3, r2
 8000786:	00d9      	lsls	r1, r3, #3
 8000788:	000a      	movs	r2, r1
 800078a:	3a20      	subs	r2, #32
 800078c:	2a00      	cmp	r2, #0
 800078e:	db03      	blt.n	8000798 <main+0x2fc>
 8000790:	23ff      	movs	r3, #255	; 0xff
 8000792:	4093      	lsls	r3, r2
 8000794:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000796:	e00a      	b.n	80007ae <main+0x312>
 8000798:	2320      	movs	r3, #32
 800079a:	1a5a      	subs	r2, r3, r1
 800079c:	23ff      	movs	r3, #255	; 0xff
 800079e:	40d3      	lsrs	r3, r2
 80007a0:	001a      	movs	r2, r3
 80007a2:	2300      	movs	r3, #0
 80007a4:	408b      	lsls	r3, r1
 80007a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80007a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80007aa:	4313      	orrs	r3, r2
 80007ac:	64fb      	str	r3, [r7, #76]	; 0x4c
 80007ae:	23ff      	movs	r3, #255	; 0xff
 80007b0:	408b      	lsls	r3, r1
 80007b2:	64bb      	str	r3, [r7, #72]	; 0x48
 80007b4:	4b10      	ldr	r3, [pc, #64]	; (80007f8 <main+0x35c>)
 80007b6:	689a      	ldr	r2, [r3, #8]
 80007b8:	68db      	ldr	r3, [r3, #12]
 80007ba:	0011      	movs	r1, r2
 80007bc:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80007be:	4008      	ands	r0, r1
 80007c0:	6338      	str	r0, [r7, #48]	; 0x30
 80007c2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80007c4:	401a      	ands	r2, r3
 80007c6:	637a      	str	r2, [r7, #52]	; 0x34
 80007c8:	2357      	movs	r3, #87	; 0x57
 80007ca:	18fb      	adds	r3, r7, r3
 80007cc:	781a      	ldrb	r2, [r3, #0]
 80007ce:	2307      	movs	r3, #7
 80007d0:	1a9b      	subs	r3, r3, r2
 80007d2:	00da      	lsls	r2, r3, #3
 80007d4:	0013      	movs	r3, r2
 80007d6:	3b20      	subs	r3, #32
 80007d8:	2b00      	cmp	r3, #0
 80007da:	db11      	blt.n	8000800 <main+0x364>
 80007dc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80007de:	40d9      	lsrs	r1, r3
 80007e0:	63b9      	str	r1, [r7, #56]	; 0x38
 80007e2:	e01a      	b.n	800081a <main+0x37e>
 80007e4:	2000012c 	.word	0x2000012c
 80007e8:	20000100 	.word	0x20000100
 80007ec:	20000130 	.word	0x20000130
 80007f0:	08002ca0 	.word	0x08002ca0
 80007f4:	20000000 	.word	0x20000000
 80007f8:	20000138 	.word	0x20000138
 80007fc:	2000012d 	.word	0x2000012d
 8000800:	2320      	movs	r3, #32
 8000802:	1a9b      	subs	r3, r3, r2
 8000804:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000806:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000808:	000c      	movs	r4, r1
 800080a:	409c      	lsls	r4, r3
 800080c:	0023      	movs	r3, r4
 800080e:	0001      	movs	r1, r0
 8000810:	40d1      	lsrs	r1, r2
 8000812:	63b9      	str	r1, [r7, #56]	; 0x38
 8000814:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8000816:	4319      	orrs	r1, r3
 8000818:	63b9      	str	r1, [r7, #56]	; 0x38
 800081a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800081c:	40d3      	lsrs	r3, r2
 800081e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000820:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000822:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000824:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000826:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8000828:	1812      	adds	r2, r2, r0
 800082a:	414b      	adcs	r3, r1
 800082c:	65ba      	str	r2, [r7, #88]	; 0x58
 800082e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000830:	2257      	movs	r2, #87	; 0x57
 8000832:	18bb      	adds	r3, r7, r2
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	18ba      	adds	r2, r7, r2
 8000838:	3301      	adds	r3, #1
 800083a:	7013      	strb	r3, [r2, #0]
 800083c:	2357      	movs	r3, #87	; 0x57
 800083e:	18fb      	adds	r3, r7, r3
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	2b07      	cmp	r3, #7
 8000844:	d99a      	bls.n	800077c <main+0x2e0>
				  for(uint8_t i=0; i<2; i++) sum += (((uint16_t)0xFF<<(8-8*i)) & received_frame.address16)>>(8-i*8);
 8000846:	2356      	movs	r3, #86	; 0x56
 8000848:	18fa      	adds	r2, r7, r3
 800084a:	2300      	movs	r3, #0
 800084c:	7013      	strb	r3, [r2, #0]
 800084e:	e024      	b.n	800089a <main+0x3fe>
 8000850:	2056      	movs	r0, #86	; 0x56
 8000852:	183b      	adds	r3, r7, r0
 8000854:	781a      	ldrb	r2, [r3, #0]
 8000856:	2301      	movs	r3, #1
 8000858:	1a9b      	subs	r3, r3, r2
 800085a:	00da      	lsls	r2, r3, #3
 800085c:	23ff      	movs	r3, #255	; 0xff
 800085e:	4093      	lsls	r3, r2
 8000860:	001a      	movs	r2, r3
 8000862:	4b69      	ldr	r3, [pc, #420]	; (8000a08 <main+0x56c>)
 8000864:	8a1b      	ldrh	r3, [r3, #16]
 8000866:	4013      	ands	r3, r2
 8000868:	0019      	movs	r1, r3
 800086a:	0004      	movs	r4, r0
 800086c:	183b      	adds	r3, r7, r0
 800086e:	781a      	ldrb	r2, [r3, #0]
 8000870:	2301      	movs	r3, #1
 8000872:	1a9b      	subs	r3, r3, r2
 8000874:	00db      	lsls	r3, r3, #3
 8000876:	4119      	asrs	r1, r3
 8000878:	000b      	movs	r3, r1
 800087a:	62bb      	str	r3, [r7, #40]	; 0x28
 800087c:	17db      	asrs	r3, r3, #31
 800087e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000880:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000882:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000884:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000886:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000888:	1812      	adds	r2, r2, r0
 800088a:	414b      	adcs	r3, r1
 800088c:	65ba      	str	r2, [r7, #88]	; 0x58
 800088e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000890:	193b      	adds	r3, r7, r4
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	193a      	adds	r2, r7, r4
 8000896:	3301      	adds	r3, #1
 8000898:	7013      	strb	r3, [r2, #0]
 800089a:	2356      	movs	r3, #86	; 0x56
 800089c:	18fb      	adds	r3, r7, r3
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	2b01      	cmp	r3, #1
 80008a2:	d9d5      	bls.n	8000850 <main+0x3b4>
				  if(received_frame.id==receive_packet) for(uint16_t i=0; i<received_frame.length-12; i++) sum += received_frame.content[i];
 80008a4:	4b58      	ldr	r3, [pc, #352]	; (8000a08 <main+0x56c>)
 80008a6:	78db      	ldrb	r3, [r3, #3]
 80008a8:	2b90      	cmp	r3, #144	; 0x90
 80008aa:	d123      	bne.n	80008f4 <main+0x458>
 80008ac:	2354      	movs	r3, #84	; 0x54
 80008ae:	18fa      	adds	r2, r7, r3
 80008b0:	2300      	movs	r3, #0
 80008b2:	8013      	strh	r3, [r2, #0]
 80008b4:	e015      	b.n	80008e2 <main+0x446>
 80008b6:	2454      	movs	r4, #84	; 0x54
 80008b8:	193b      	adds	r3, r7, r4
 80008ba:	881a      	ldrh	r2, [r3, #0]
 80008bc:	4b52      	ldr	r3, [pc, #328]	; (8000a08 <main+0x56c>)
 80008be:	189b      	adds	r3, r3, r2
 80008c0:	7cdb      	ldrb	r3, [r3, #19]
 80008c2:	623b      	str	r3, [r7, #32]
 80008c4:	2300      	movs	r3, #0
 80008c6:	627b      	str	r3, [r7, #36]	; 0x24
 80008c8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80008ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80008cc:	6a38      	ldr	r0, [r7, #32]
 80008ce:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80008d0:	1812      	adds	r2, r2, r0
 80008d2:	414b      	adcs	r3, r1
 80008d4:	65ba      	str	r2, [r7, #88]	; 0x58
 80008d6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80008d8:	193b      	adds	r3, r7, r4
 80008da:	881b      	ldrh	r3, [r3, #0]
 80008dc:	193a      	adds	r2, r7, r4
 80008de:	3301      	adds	r3, #1
 80008e0:	8013      	strh	r3, [r2, #0]
 80008e2:	2354      	movs	r3, #84	; 0x54
 80008e4:	18fb      	adds	r3, r7, r3
 80008e6:	881a      	ldrh	r2, [r3, #0]
 80008e8:	4b47      	ldr	r3, [pc, #284]	; (8000a08 <main+0x56c>)
 80008ea:	881b      	ldrh	r3, [r3, #0]
 80008ec:	3b0c      	subs	r3, #12
 80008ee:	429a      	cmp	r2, r3
 80008f0:	dbe1      	blt.n	80008b6 <main+0x41a>
 80008f2:	e049      	b.n	8000988 <main+0x4ec>
				  else if(received_frame.type==remote_command_response){
 80008f4:	4b44      	ldr	r3, [pc, #272]	; (8000a08 <main+0x56c>)
 80008f6:	789b      	ldrb	r3, [r3, #2]
 80008f8:	2b97      	cmp	r3, #151	; 0x97
 80008fa:	d145      	bne.n	8000988 <main+0x4ec>
					  for(uint16_t i=0; i<received_frame.length-15; i++) sum += received_frame.content[i];
 80008fc:	2352      	movs	r3, #82	; 0x52
 80008fe:	18fa      	adds	r2, r7, r3
 8000900:	2300      	movs	r3, #0
 8000902:	8013      	strh	r3, [r2, #0]
 8000904:	e015      	b.n	8000932 <main+0x496>
 8000906:	2452      	movs	r4, #82	; 0x52
 8000908:	193b      	adds	r3, r7, r4
 800090a:	881a      	ldrh	r2, [r3, #0]
 800090c:	4b3e      	ldr	r3, [pc, #248]	; (8000a08 <main+0x56c>)
 800090e:	189b      	adds	r3, r3, r2
 8000910:	7cdb      	ldrb	r3, [r3, #19]
 8000912:	61bb      	str	r3, [r7, #24]
 8000914:	2300      	movs	r3, #0
 8000916:	61fb      	str	r3, [r7, #28]
 8000918:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800091a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800091c:	69b8      	ldr	r0, [r7, #24]
 800091e:	69f9      	ldr	r1, [r7, #28]
 8000920:	1812      	adds	r2, r2, r0
 8000922:	414b      	adcs	r3, r1
 8000924:	65ba      	str	r2, [r7, #88]	; 0x58
 8000926:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000928:	193b      	adds	r3, r7, r4
 800092a:	881b      	ldrh	r3, [r3, #0]
 800092c:	193a      	adds	r2, r7, r4
 800092e:	3301      	adds	r3, #1
 8000930:	8013      	strh	r3, [r2, #0]
 8000932:	2352      	movs	r3, #82	; 0x52
 8000934:	18fb      	adds	r3, r7, r3
 8000936:	881a      	ldrh	r2, [r3, #0]
 8000938:	4b33      	ldr	r3, [pc, #204]	; (8000a08 <main+0x56c>)
 800093a:	881b      	ldrh	r3, [r3, #0]
 800093c:	3b0f      	subs	r3, #15
 800093e:	429a      	cmp	r2, r3
 8000940:	dbe1      	blt.n	8000906 <main+0x46a>
					  for(uint8_t i=0; i<4; i++) sum += received_frame.command_status[i];
 8000942:	2351      	movs	r3, #81	; 0x51
 8000944:	18fa      	adds	r2, r7, r3
 8000946:	2300      	movs	r3, #0
 8000948:	7013      	strb	r3, [r2, #0]
 800094a:	e018      	b.n	800097e <main+0x4e2>
 800094c:	2451      	movs	r4, #81	; 0x51
 800094e:	193b      	adds	r3, r7, r4
 8000950:	7818      	ldrb	r0, [r3, #0]
 8000952:	492d      	ldr	r1, [pc, #180]	; (8000a08 <main+0x56c>)
 8000954:	238a      	movs	r3, #138	; 0x8a
 8000956:	005a      	lsls	r2, r3, #1
 8000958:	180b      	adds	r3, r1, r0
 800095a:	189b      	adds	r3, r3, r2
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	613b      	str	r3, [r7, #16]
 8000960:	2300      	movs	r3, #0
 8000962:	617b      	str	r3, [r7, #20]
 8000964:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000966:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000968:	6938      	ldr	r0, [r7, #16]
 800096a:	6979      	ldr	r1, [r7, #20]
 800096c:	1812      	adds	r2, r2, r0
 800096e:	414b      	adcs	r3, r1
 8000970:	65ba      	str	r2, [r7, #88]	; 0x58
 8000972:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000974:	193b      	adds	r3, r7, r4
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	193a      	adds	r2, r7, r4
 800097a:	3301      	adds	r3, #1
 800097c:	7013      	strb	r3, [r2, #0]
 800097e:	2351      	movs	r3, #81	; 0x51
 8000980:	18fb      	adds	r3, r7, r3
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	2b03      	cmp	r3, #3
 8000986:	d9e1      	bls.n	800094c <main+0x4b0>
				  }
				  sum += received_frame.type + received_frame.option + received_frame.id + received_frame.check_sum;
 8000988:	4b1f      	ldr	r3, [pc, #124]	; (8000a08 <main+0x56c>)
 800098a:	789b      	ldrb	r3, [r3, #2]
 800098c:	001a      	movs	r2, r3
 800098e:	4b1e      	ldr	r3, [pc, #120]	; (8000a08 <main+0x56c>)
 8000990:	7c9b      	ldrb	r3, [r3, #18]
 8000992:	18d2      	adds	r2, r2, r3
 8000994:	4b1c      	ldr	r3, [pc, #112]	; (8000a08 <main+0x56c>)
 8000996:	78db      	ldrb	r3, [r3, #3]
 8000998:	18d1      	adds	r1, r2, r3
 800099a:	4a1b      	ldr	r2, [pc, #108]	; (8000a08 <main+0x56c>)
 800099c:	238c      	movs	r3, #140	; 0x8c
 800099e:	005b      	lsls	r3, r3, #1
 80009a0:	5cd3      	ldrb	r3, [r2, r3]
 80009a2:	18cb      	adds	r3, r1, r3
 80009a4:	60bb      	str	r3, [r7, #8]
 80009a6:	17db      	asrs	r3, r3, #31
 80009a8:	60fb      	str	r3, [r7, #12]
 80009aa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80009ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80009ae:	68b8      	ldr	r0, [r7, #8]
 80009b0:	68f9      	ldr	r1, [r7, #12]
 80009b2:	1812      	adds	r2, r2, r0
 80009b4:	414b      	adcs	r3, r1
 80009b6:	65ba      	str	r2, [r7, #88]	; 0x58
 80009b8:	65fb      	str	r3, [r7, #92]	; 0x5c
				  received_frame.check_sum_ok = (sum & 0xFF) == 0xFF;
 80009ba:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80009bc:	23ff      	movs	r3, #255	; 0xff
 80009be:	401a      	ands	r2, r3
 80009c0:	603a      	str	r2, [r7, #0]
 80009c2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80009c4:	2300      	movs	r3, #0
 80009c6:	401a      	ands	r2, r3
 80009c8:	607a      	str	r2, [r7, #4]
 80009ca:	2301      	movs	r3, #1
 80009cc:	6839      	ldr	r1, [r7, #0]
 80009ce:	687a      	ldr	r2, [r7, #4]
 80009d0:	0008      	movs	r0, r1
 80009d2:	28ff      	cmp	r0, #255	; 0xff
 80009d4:	d101      	bne.n	80009da <main+0x53e>
 80009d6:	2a00      	cmp	r2, #0
 80009d8:	d000      	beq.n	80009dc <main+0x540>
 80009da:	2300      	movs	r3, #0
 80009dc:	b2db      	uxtb	r3, r3
 80009de:	0018      	movs	r0, r3
 80009e0:	4909      	ldr	r1, [pc, #36]	; (8000a08 <main+0x56c>)
 80009e2:	231a      	movs	r3, #26
 80009e4:	33ff      	adds	r3, #255	; 0xff
 80009e6:	001a      	movs	r2, r3
 80009e8:	1c03      	adds	r3, r0, #0
 80009ea:	548b      	strb	r3, [r1, r2]
				  state = idle;
 80009ec:	4a07      	ldr	r2, [pc, #28]	; (8000a0c <main+0x570>)
 80009ee:	2300      	movs	r3, #0
 80009f0:	7013      	strb	r3, [r2, #0]
			  break;
 80009f2:	e002      	b.n	80009fa <main+0x55e>

			  case process_content:
				  0;
			  break;
 80009f4:	46c0      	nop			; (mov r8, r8)
 80009f6:	e000      	b.n	80009fa <main+0x55e>
			  break;
 80009f8:	46c0      	nop			; (mov r8, r8)
		  }

		  xbee_rx_read_index += 1;
 80009fa:	4b05      	ldr	r3, [pc, #20]	; (8000a10 <main+0x574>)
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	3301      	adds	r3, #1
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	4a03      	ldr	r2, [pc, #12]	; (8000a10 <main+0x574>)
 8000a04:	7013      	strb	r3, [r2, #0]
	  if(xbee_rx_read_index<xbee_rx_write_index){
 8000a06:	e556      	b.n	80004b6 <main+0x1a>
 8000a08:	20000138 	.word	0x20000138
 8000a0c:	20000130 	.word	0x20000130
 8000a10:	2000012c 	.word	0x2000012c

08000a14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a14:	b590      	push	{r4, r7, lr}
 8000a16:	b09f      	sub	sp, #124	; 0x7c
 8000a18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a1a:	2440      	movs	r4, #64	; 0x40
 8000a1c:	193b      	adds	r3, r7, r4
 8000a1e:	0018      	movs	r0, r3
 8000a20:	2338      	movs	r3, #56	; 0x38
 8000a22:	001a      	movs	r2, r3
 8000a24:	2100      	movs	r1, #0
 8000a26:	f002 f927 	bl	8002c78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a2a:	232c      	movs	r3, #44	; 0x2c
 8000a2c:	18fb      	adds	r3, r7, r3
 8000a2e:	0018      	movs	r0, r3
 8000a30:	2314      	movs	r3, #20
 8000a32:	001a      	movs	r2, r3
 8000a34:	2100      	movs	r1, #0
 8000a36:	f002 f91f 	bl	8002c78 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a3a:	1d3b      	adds	r3, r7, #4
 8000a3c:	0018      	movs	r0, r3
 8000a3e:	2328      	movs	r3, #40	; 0x28
 8000a40:	001a      	movs	r2, r3
 8000a42:	2100      	movs	r1, #0
 8000a44:	f002 f918 	bl	8002c78 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a48:	4b2b      	ldr	r3, [pc, #172]	; (8000af8 <SystemClock_Config+0xe4>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a2b      	ldr	r2, [pc, #172]	; (8000afc <SystemClock_Config+0xe8>)
 8000a4e:	401a      	ands	r2, r3
 8000a50:	4b29      	ldr	r3, [pc, #164]	; (8000af8 <SystemClock_Config+0xe4>)
 8000a52:	2180      	movs	r1, #128	; 0x80
 8000a54:	0109      	lsls	r1, r1, #4
 8000a56:	430a      	orrs	r2, r1
 8000a58:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a5a:	0021      	movs	r1, r4
 8000a5c:	187b      	adds	r3, r7, r1
 8000a5e:	2202      	movs	r2, #2
 8000a60:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a62:	187b      	adds	r3, r7, r1
 8000a64:	2201      	movs	r2, #1
 8000a66:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a68:	187b      	adds	r3, r7, r1
 8000a6a:	2210      	movs	r2, #16
 8000a6c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a6e:	187b      	adds	r3, r7, r1
 8000a70:	2202      	movs	r2, #2
 8000a72:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a74:	187b      	adds	r3, r7, r1
 8000a76:	2200      	movs	r2, #0
 8000a78:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8000a7a:	187b      	adds	r3, r7, r1
 8000a7c:	2280      	movs	r2, #128	; 0x80
 8000a7e:	02d2      	lsls	r2, r2, #11
 8000a80:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000a82:	187b      	adds	r3, r7, r1
 8000a84:	2280      	movs	r2, #128	; 0x80
 8000a86:	03d2      	lsls	r2, r2, #15
 8000a88:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a8a:	187b      	adds	r3, r7, r1
 8000a8c:	0018      	movs	r0, r3
 8000a8e:	f000 fc91 	bl	80013b4 <HAL_RCC_OscConfig>
 8000a92:	1e03      	subs	r3, r0, #0
 8000a94:	d001      	beq.n	8000a9a <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000a96:	f000 f8f7 	bl	8000c88 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a9a:	212c      	movs	r1, #44	; 0x2c
 8000a9c:	187b      	adds	r3, r7, r1
 8000a9e:	220f      	movs	r2, #15
 8000aa0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aa2:	187b      	adds	r3, r7, r1
 8000aa4:	2203      	movs	r2, #3
 8000aa6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000aa8:	187b      	adds	r3, r7, r1
 8000aaa:	2200      	movs	r2, #0
 8000aac:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000aae:	187b      	adds	r3, r7, r1
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ab4:	187b      	adds	r3, r7, r1
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000aba:	187b      	adds	r3, r7, r1
 8000abc:	2101      	movs	r1, #1
 8000abe:	0018      	movs	r0, r3
 8000ac0:	f001 f84c 	bl	8001b5c <HAL_RCC_ClockConfig>
 8000ac4:	1e03      	subs	r3, r0, #0
 8000ac6:	d001      	beq.n	8000acc <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000ac8:	f000 f8de 	bl	8000c88 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 8000acc:	1d3b      	adds	r3, r7, #4
 8000ace:	2203      	movs	r2, #3
 8000ad0:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000ad2:	1d3b      	adds	r3, r7, #4
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	60da      	str	r2, [r3, #12]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ad8:	1d3b      	adds	r3, r7, #4
 8000ada:	2200      	movs	r2, #0
 8000adc:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ade:	1d3b      	adds	r3, r7, #4
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	f001 fa5f 	bl	8001fa4 <HAL_RCCEx_PeriphCLKConfig>
 8000ae6:	1e03      	subs	r3, r0, #0
 8000ae8:	d001      	beq.n	8000aee <SystemClock_Config+0xda>
  {
    Error_Handler();
 8000aea:	f000 f8cd 	bl	8000c88 <Error_Handler>
  }
}
 8000aee:	46c0      	nop			; (mov r8, r8)
 8000af0:	46bd      	mov	sp, r7
 8000af2:	b01f      	add	sp, #124	; 0x7c
 8000af4:	bd90      	pop	{r4, r7, pc}
 8000af6:	46c0      	nop			; (mov r8, r8)
 8000af8:	40007000 	.word	0x40007000
 8000afc:	ffffe7ff 	.word	0xffffe7ff

08000b00 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b04:	4b14      	ldr	r3, [pc, #80]	; (8000b58 <MX_USART1_UART_Init+0x58>)
 8000b06:	4a15      	ldr	r2, [pc, #84]	; (8000b5c <MX_USART1_UART_Init+0x5c>)
 8000b08:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000b0a:	4b13      	ldr	r3, [pc, #76]	; (8000b58 <MX_USART1_UART_Init+0x58>)
 8000b0c:	2296      	movs	r2, #150	; 0x96
 8000b0e:	0192      	lsls	r2, r2, #6
 8000b10:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b12:	4b11      	ldr	r3, [pc, #68]	; (8000b58 <MX_USART1_UART_Init+0x58>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b18:	4b0f      	ldr	r3, [pc, #60]	; (8000b58 <MX_USART1_UART_Init+0x58>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b1e:	4b0e      	ldr	r3, [pc, #56]	; (8000b58 <MX_USART1_UART_Init+0x58>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b24:	4b0c      	ldr	r3, [pc, #48]	; (8000b58 <MX_USART1_UART_Init+0x58>)
 8000b26:	220c      	movs	r2, #12
 8000b28:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b2a:	4b0b      	ldr	r3, [pc, #44]	; (8000b58 <MX_USART1_UART_Init+0x58>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b30:	4b09      	ldr	r3, [pc, #36]	; (8000b58 <MX_USART1_UART_Init+0x58>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b36:	4b08      	ldr	r3, [pc, #32]	; (8000b58 <MX_USART1_UART_Init+0x58>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b3c:	4b06      	ldr	r3, [pc, #24]	; (8000b58 <MX_USART1_UART_Init+0x58>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b42:	4b05      	ldr	r3, [pc, #20]	; (8000b58 <MX_USART1_UART_Init+0x58>)
 8000b44:	0018      	movs	r0, r3
 8000b46:	f001 fba1 	bl	800228c <HAL_UART_Init>
 8000b4a:	1e03      	subs	r3, r0, #0
 8000b4c:	d001      	beq.n	8000b52 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000b4e:	f000 f89b 	bl	8000c88 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b52:	46c0      	nop			; (mov r8, r8)
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	20000258 	.word	0x20000258
 8000b5c:	40013800 	.word	0x40013800

08000b60 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b64:	4b14      	ldr	r3, [pc, #80]	; (8000bb8 <MX_USART2_UART_Init+0x58>)
 8000b66:	4a15      	ldr	r2, [pc, #84]	; (8000bbc <MX_USART2_UART_Init+0x5c>)
 8000b68:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b6a:	4b13      	ldr	r3, [pc, #76]	; (8000bb8 <MX_USART2_UART_Init+0x58>)
 8000b6c:	22e1      	movs	r2, #225	; 0xe1
 8000b6e:	0252      	lsls	r2, r2, #9
 8000b70:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b72:	4b11      	ldr	r3, [pc, #68]	; (8000bb8 <MX_USART2_UART_Init+0x58>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b78:	4b0f      	ldr	r3, [pc, #60]	; (8000bb8 <MX_USART2_UART_Init+0x58>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b7e:	4b0e      	ldr	r3, [pc, #56]	; (8000bb8 <MX_USART2_UART_Init+0x58>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b84:	4b0c      	ldr	r3, [pc, #48]	; (8000bb8 <MX_USART2_UART_Init+0x58>)
 8000b86:	220c      	movs	r2, #12
 8000b88:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b8a:	4b0b      	ldr	r3, [pc, #44]	; (8000bb8 <MX_USART2_UART_Init+0x58>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b90:	4b09      	ldr	r3, [pc, #36]	; (8000bb8 <MX_USART2_UART_Init+0x58>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b96:	4b08      	ldr	r3, [pc, #32]	; (8000bb8 <MX_USART2_UART_Init+0x58>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b9c:	4b06      	ldr	r3, [pc, #24]	; (8000bb8 <MX_USART2_UART_Init+0x58>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ba2:	4b05      	ldr	r3, [pc, #20]	; (8000bb8 <MX_USART2_UART_Init+0x58>)
 8000ba4:	0018      	movs	r0, r3
 8000ba6:	f001 fb71 	bl	800228c <HAL_UART_Init>
 8000baa:	1e03      	subs	r3, r0, #0
 8000bac:	d001      	beq.n	8000bb2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000bae:	f000 f86b 	bl	8000c88 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000bb2:	46c0      	nop			; (mov r8, r8)
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}
 8000bb8:	200002dc 	.word	0x200002dc
 8000bbc:	40004400 	.word	0x40004400

08000bc0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bc0:	b590      	push	{r4, r7, lr}
 8000bc2:	b089      	sub	sp, #36	; 0x24
 8000bc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc6:	240c      	movs	r4, #12
 8000bc8:	193b      	adds	r3, r7, r4
 8000bca:	0018      	movs	r0, r3
 8000bcc:	2314      	movs	r3, #20
 8000bce:	001a      	movs	r2, r3
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	f002 f851 	bl	8002c78 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bd6:	4b2a      	ldr	r3, [pc, #168]	; (8000c80 <MX_GPIO_Init+0xc0>)
 8000bd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000bda:	4b29      	ldr	r3, [pc, #164]	; (8000c80 <MX_GPIO_Init+0xc0>)
 8000bdc:	2104      	movs	r1, #4
 8000bde:	430a      	orrs	r2, r1
 8000be0:	62da      	str	r2, [r3, #44]	; 0x2c
 8000be2:	4b27      	ldr	r3, [pc, #156]	; (8000c80 <MX_GPIO_Init+0xc0>)
 8000be4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000be6:	2204      	movs	r2, #4
 8000be8:	4013      	ands	r3, r2
 8000bea:	60bb      	str	r3, [r7, #8]
 8000bec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bee:	4b24      	ldr	r3, [pc, #144]	; (8000c80 <MX_GPIO_Init+0xc0>)
 8000bf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000bf2:	4b23      	ldr	r3, [pc, #140]	; (8000c80 <MX_GPIO_Init+0xc0>)
 8000bf4:	2180      	movs	r1, #128	; 0x80
 8000bf6:	430a      	orrs	r2, r1
 8000bf8:	62da      	str	r2, [r3, #44]	; 0x2c
 8000bfa:	4b21      	ldr	r3, [pc, #132]	; (8000c80 <MX_GPIO_Init+0xc0>)
 8000bfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bfe:	2280      	movs	r2, #128	; 0x80
 8000c00:	4013      	ands	r3, r2
 8000c02:	607b      	str	r3, [r7, #4]
 8000c04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c06:	4b1e      	ldr	r3, [pc, #120]	; (8000c80 <MX_GPIO_Init+0xc0>)
 8000c08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c0a:	4b1d      	ldr	r3, [pc, #116]	; (8000c80 <MX_GPIO_Init+0xc0>)
 8000c0c:	2101      	movs	r1, #1
 8000c0e:	430a      	orrs	r2, r1
 8000c10:	62da      	str	r2, [r3, #44]	; 0x2c
 8000c12:	4b1b      	ldr	r3, [pc, #108]	; (8000c80 <MX_GPIO_Init+0xc0>)
 8000c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c16:	2201      	movs	r2, #1
 8000c18:	4013      	ands	r3, r2
 8000c1a:	603b      	str	r3, [r7, #0]
 8000c1c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c1e:	23a0      	movs	r3, #160	; 0xa0
 8000c20:	05db      	lsls	r3, r3, #23
 8000c22:	2200      	movs	r2, #0
 8000c24:	2120      	movs	r1, #32
 8000c26:	0018      	movs	r0, r3
 8000c28:	f000 fba6 	bl	8001378 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c2c:	193b      	adds	r3, r7, r4
 8000c2e:	2280      	movs	r2, #128	; 0x80
 8000c30:	0192      	lsls	r2, r2, #6
 8000c32:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c34:	193b      	adds	r3, r7, r4
 8000c36:	2284      	movs	r2, #132	; 0x84
 8000c38:	0392      	lsls	r2, r2, #14
 8000c3a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3c:	193b      	adds	r3, r7, r4
 8000c3e:	2200      	movs	r2, #0
 8000c40:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c42:	193b      	adds	r3, r7, r4
 8000c44:	4a0f      	ldr	r2, [pc, #60]	; (8000c84 <MX_GPIO_Init+0xc4>)
 8000c46:	0019      	movs	r1, r3
 8000c48:	0010      	movs	r0, r2
 8000c4a:	f000 fa17 	bl	800107c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000c4e:	0021      	movs	r1, r4
 8000c50:	187b      	adds	r3, r7, r1
 8000c52:	2220      	movs	r2, #32
 8000c54:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c56:	187b      	adds	r3, r7, r1
 8000c58:	2201      	movs	r2, #1
 8000c5a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5c:	187b      	adds	r3, r7, r1
 8000c5e:	2200      	movs	r2, #0
 8000c60:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c62:	187b      	adds	r3, r7, r1
 8000c64:	2200      	movs	r2, #0
 8000c66:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c68:	187a      	adds	r2, r7, r1
 8000c6a:	23a0      	movs	r3, #160	; 0xa0
 8000c6c:	05db      	lsls	r3, r3, #23
 8000c6e:	0011      	movs	r1, r2
 8000c70:	0018      	movs	r0, r3
 8000c72:	f000 fa03 	bl	800107c <HAL_GPIO_Init>

}
 8000c76:	46c0      	nop			; (mov r8, r8)
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	b009      	add	sp, #36	; 0x24
 8000c7c:	bd90      	pop	{r4, r7, pc}
 8000c7e:	46c0      	nop			; (mov r8, r8)
 8000c80:	40021000 	.word	0x40021000
 8000c84:	50000800 	.word	0x50000800

08000c88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c8c:	b672      	cpsid	i
}
 8000c8e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c90:	e7fe      	b.n	8000c90 <Error_Handler+0x8>
	...

08000c94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c98:	4b07      	ldr	r3, [pc, #28]	; (8000cb8 <HAL_MspInit+0x24>)
 8000c9a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c9c:	4b06      	ldr	r3, [pc, #24]	; (8000cb8 <HAL_MspInit+0x24>)
 8000c9e:	2101      	movs	r1, #1
 8000ca0:	430a      	orrs	r2, r1
 8000ca2:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ca4:	4b04      	ldr	r3, [pc, #16]	; (8000cb8 <HAL_MspInit+0x24>)
 8000ca6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000ca8:	4b03      	ldr	r3, [pc, #12]	; (8000cb8 <HAL_MspInit+0x24>)
 8000caa:	2180      	movs	r1, #128	; 0x80
 8000cac:	0549      	lsls	r1, r1, #21
 8000cae:	430a      	orrs	r2, r1
 8000cb0:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cb2:	46c0      	nop			; (mov r8, r8)
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	40021000 	.word	0x40021000

08000cbc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cbc:	b590      	push	{r4, r7, lr}
 8000cbe:	b08b      	sub	sp, #44	; 0x2c
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc4:	2414      	movs	r4, #20
 8000cc6:	193b      	adds	r3, r7, r4
 8000cc8:	0018      	movs	r0, r3
 8000cca:	2314      	movs	r3, #20
 8000ccc:	001a      	movs	r2, r3
 8000cce:	2100      	movs	r1, #0
 8000cd0:	f001 ffd2 	bl	8002c78 <memset>
  if(huart->Instance==USART1)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a30      	ldr	r2, [pc, #192]	; (8000d9c <HAL_UART_MspInit+0xe0>)
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d12b      	bne.n	8000d36 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cde:	4b30      	ldr	r3, [pc, #192]	; (8000da0 <HAL_UART_MspInit+0xe4>)
 8000ce0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ce2:	4b2f      	ldr	r3, [pc, #188]	; (8000da0 <HAL_UART_MspInit+0xe4>)
 8000ce4:	2180      	movs	r1, #128	; 0x80
 8000ce6:	01c9      	lsls	r1, r1, #7
 8000ce8:	430a      	orrs	r2, r1
 8000cea:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cec:	4b2c      	ldr	r3, [pc, #176]	; (8000da0 <HAL_UART_MspInit+0xe4>)
 8000cee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000cf0:	4b2b      	ldr	r3, [pc, #172]	; (8000da0 <HAL_UART_MspInit+0xe4>)
 8000cf2:	2101      	movs	r1, #1
 8000cf4:	430a      	orrs	r2, r1
 8000cf6:	62da      	str	r2, [r3, #44]	; 0x2c
 8000cf8:	4b29      	ldr	r3, [pc, #164]	; (8000da0 <HAL_UART_MspInit+0xe4>)
 8000cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	4013      	ands	r3, r2
 8000d00:	613b      	str	r3, [r7, #16]
 8000d02:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000d04:	193b      	adds	r3, r7, r4
 8000d06:	22c0      	movs	r2, #192	; 0xc0
 8000d08:	00d2      	lsls	r2, r2, #3
 8000d0a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d0c:	0021      	movs	r1, r4
 8000d0e:	187b      	adds	r3, r7, r1
 8000d10:	2202      	movs	r2, #2
 8000d12:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d14:	187b      	adds	r3, r7, r1
 8000d16:	2200      	movs	r2, #0
 8000d18:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d1a:	187b      	adds	r3, r7, r1
 8000d1c:	2203      	movs	r2, #3
 8000d1e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000d20:	187b      	adds	r3, r7, r1
 8000d22:	2204      	movs	r2, #4
 8000d24:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d26:	187a      	adds	r2, r7, r1
 8000d28:	23a0      	movs	r3, #160	; 0xa0
 8000d2a:	05db      	lsls	r3, r3, #23
 8000d2c:	0011      	movs	r1, r2
 8000d2e:	0018      	movs	r0, r3
 8000d30:	f000 f9a4 	bl	800107c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000d34:	e02e      	b.n	8000d94 <HAL_UART_MspInit+0xd8>
  else if(huart->Instance==USART2)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	4a1a      	ldr	r2, [pc, #104]	; (8000da4 <HAL_UART_MspInit+0xe8>)
 8000d3c:	4293      	cmp	r3, r2
 8000d3e:	d129      	bne.n	8000d94 <HAL_UART_MspInit+0xd8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d40:	4b17      	ldr	r3, [pc, #92]	; (8000da0 <HAL_UART_MspInit+0xe4>)
 8000d42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000d44:	4b16      	ldr	r3, [pc, #88]	; (8000da0 <HAL_UART_MspInit+0xe4>)
 8000d46:	2180      	movs	r1, #128	; 0x80
 8000d48:	0289      	lsls	r1, r1, #10
 8000d4a:	430a      	orrs	r2, r1
 8000d4c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d4e:	4b14      	ldr	r3, [pc, #80]	; (8000da0 <HAL_UART_MspInit+0xe4>)
 8000d50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d52:	4b13      	ldr	r3, [pc, #76]	; (8000da0 <HAL_UART_MspInit+0xe4>)
 8000d54:	2101      	movs	r1, #1
 8000d56:	430a      	orrs	r2, r1
 8000d58:	62da      	str	r2, [r3, #44]	; 0x2c
 8000d5a:	4b11      	ldr	r3, [pc, #68]	; (8000da0 <HAL_UART_MspInit+0xe4>)
 8000d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d5e:	2201      	movs	r2, #1
 8000d60:	4013      	ands	r3, r2
 8000d62:	60fb      	str	r3, [r7, #12]
 8000d64:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000d66:	2114      	movs	r1, #20
 8000d68:	187b      	adds	r3, r7, r1
 8000d6a:	220c      	movs	r2, #12
 8000d6c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d6e:	187b      	adds	r3, r7, r1
 8000d70:	2202      	movs	r2, #2
 8000d72:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d74:	187b      	adds	r3, r7, r1
 8000d76:	2200      	movs	r2, #0
 8000d78:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d7a:	187b      	adds	r3, r7, r1
 8000d7c:	2203      	movs	r2, #3
 8000d7e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000d80:	187b      	adds	r3, r7, r1
 8000d82:	2204      	movs	r2, #4
 8000d84:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d86:	187a      	adds	r2, r7, r1
 8000d88:	23a0      	movs	r3, #160	; 0xa0
 8000d8a:	05db      	lsls	r3, r3, #23
 8000d8c:	0011      	movs	r1, r2
 8000d8e:	0018      	movs	r0, r3
 8000d90:	f000 f974 	bl	800107c <HAL_GPIO_Init>
}
 8000d94:	46c0      	nop			; (mov r8, r8)
 8000d96:	46bd      	mov	sp, r7
 8000d98:	b00b      	add	sp, #44	; 0x2c
 8000d9a:	bd90      	pop	{r4, r7, pc}
 8000d9c:	40013800 	.word	0x40013800
 8000da0:	40021000 	.word	0x40021000
 8000da4:	40004400 	.word	0x40004400

08000da8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000dac:	e7fe      	b.n	8000dac <NMI_Handler+0x4>

08000dae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dae:	b580      	push	{r7, lr}
 8000db0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000db2:	e7fe      	b.n	8000db2 <HardFault_Handler+0x4>

08000db4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000db8:	46c0      	nop			; (mov r8, r8)
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}

08000dbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dbe:	b580      	push	{r7, lr}
 8000dc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dc2:	46c0      	nop			; (mov r8, r8)
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dcc:	f000 f886 	bl	8000edc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dd0:	46c0      	nop			; (mov r8, r8)
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}

08000dd6 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000dd6:	b580      	push	{r7, lr}
 8000dd8:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dda:	46c0      	nop			; (mov r8, r8)
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}

08000de0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000de0:	480d      	ldr	r0, [pc, #52]	; (8000e18 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000de2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000de4:	480d      	ldr	r0, [pc, #52]	; (8000e1c <LoopForever+0x6>)
  ldr r1, =_edata
 8000de6:	490e      	ldr	r1, [pc, #56]	; (8000e20 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000de8:	4a0e      	ldr	r2, [pc, #56]	; (8000e24 <LoopForever+0xe>)
  movs r3, #0
 8000dea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dec:	e002      	b.n	8000df4 <LoopCopyDataInit>

08000dee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000df0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000df2:	3304      	adds	r3, #4

08000df4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000df4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000df6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000df8:	d3f9      	bcc.n	8000dee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dfa:	4a0b      	ldr	r2, [pc, #44]	; (8000e28 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000dfc:	4c0b      	ldr	r4, [pc, #44]	; (8000e2c <LoopForever+0x16>)
  movs r3, #0
 8000dfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e00:	e001      	b.n	8000e06 <LoopFillZerobss>

08000e02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e04:	3204      	adds	r2, #4

08000e06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e08:	d3fb      	bcc.n	8000e02 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000e0a:	f7ff ffe4 	bl	8000dd6 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e0e:	f001 ff0f 	bl	8002c30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e12:	f7ff fb43 	bl	800049c <main>

08000e16 <LoopForever>:

LoopForever:
    b LoopForever
 8000e16:	e7fe      	b.n	8000e16 <LoopForever>
   ldr   r0, =_estack
 8000e18:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000e1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e20:	20000110 	.word	0x20000110
  ldr r2, =_sidata
 8000e24:	08002d48 	.word	0x08002d48
  ldr r2, =_sbss
 8000e28:	20000110 	.word	0x20000110
  ldr r4, =_ebss
 8000e2c:	20000368 	.word	0x20000368

08000e30 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e30:	e7fe      	b.n	8000e30 <ADC1_COMP_IRQHandler>
	...

08000e34 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e3a:	1dfb      	adds	r3, r7, #7
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000e40:	4b0b      	ldr	r3, [pc, #44]	; (8000e70 <HAL_Init+0x3c>)
 8000e42:	681a      	ldr	r2, [r3, #0]
 8000e44:	4b0a      	ldr	r3, [pc, #40]	; (8000e70 <HAL_Init+0x3c>)
 8000e46:	2140      	movs	r1, #64	; 0x40
 8000e48:	430a      	orrs	r2, r1
 8000e4a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e4c:	2000      	movs	r0, #0
 8000e4e:	f000 f811 	bl	8000e74 <HAL_InitTick>
 8000e52:	1e03      	subs	r3, r0, #0
 8000e54:	d003      	beq.n	8000e5e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000e56:	1dfb      	adds	r3, r7, #7
 8000e58:	2201      	movs	r2, #1
 8000e5a:	701a      	strb	r2, [r3, #0]
 8000e5c:	e001      	b.n	8000e62 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e5e:	f7ff ff19 	bl	8000c94 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e62:	1dfb      	adds	r3, r7, #7
 8000e64:	781b      	ldrb	r3, [r3, #0]
}
 8000e66:	0018      	movs	r0, r3
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	b002      	add	sp, #8
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	46c0      	nop			; (mov r8, r8)
 8000e70:	40022000 	.word	0x40022000

08000e74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e74:	b590      	push	{r4, r7, lr}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e7c:	4b14      	ldr	r3, [pc, #80]	; (8000ed0 <HAL_InitTick+0x5c>)
 8000e7e:	681c      	ldr	r4, [r3, #0]
 8000e80:	4b14      	ldr	r3, [pc, #80]	; (8000ed4 <HAL_InitTick+0x60>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	0019      	movs	r1, r3
 8000e86:	23fa      	movs	r3, #250	; 0xfa
 8000e88:	0098      	lsls	r0, r3, #2
 8000e8a:	f7ff f93d 	bl	8000108 <__udivsi3>
 8000e8e:	0003      	movs	r3, r0
 8000e90:	0019      	movs	r1, r3
 8000e92:	0020      	movs	r0, r4
 8000e94:	f7ff f938 	bl	8000108 <__udivsi3>
 8000e98:	0003      	movs	r3, r0
 8000e9a:	0018      	movs	r0, r3
 8000e9c:	f000 f8e1 	bl	8001062 <HAL_SYSTICK_Config>
 8000ea0:	1e03      	subs	r3, r0, #0
 8000ea2:	d001      	beq.n	8000ea8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	e00f      	b.n	8000ec8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2b03      	cmp	r3, #3
 8000eac:	d80b      	bhi.n	8000ec6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eae:	6879      	ldr	r1, [r7, #4]
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	425b      	negs	r3, r3
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	0018      	movs	r0, r3
 8000eb8:	f000 f8be 	bl	8001038 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ebc:	4b06      	ldr	r3, [pc, #24]	; (8000ed8 <HAL_InitTick+0x64>)
 8000ebe:	687a      	ldr	r2, [r7, #4]
 8000ec0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	e000      	b.n	8000ec8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000ec6:	2301      	movs	r3, #1
}
 8000ec8:	0018      	movs	r0, r3
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	b003      	add	sp, #12
 8000ece:	bd90      	pop	{r4, r7, pc}
 8000ed0:	20000104 	.word	0x20000104
 8000ed4:	2000010c 	.word	0x2000010c
 8000ed8:	20000108 	.word	0x20000108

08000edc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ee0:	4b05      	ldr	r3, [pc, #20]	; (8000ef8 <HAL_IncTick+0x1c>)
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	001a      	movs	r2, r3
 8000ee6:	4b05      	ldr	r3, [pc, #20]	; (8000efc <HAL_IncTick+0x20>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	18d2      	adds	r2, r2, r3
 8000eec:	4b03      	ldr	r3, [pc, #12]	; (8000efc <HAL_IncTick+0x20>)
 8000eee:	601a      	str	r2, [r3, #0]
}
 8000ef0:	46c0      	nop			; (mov r8, r8)
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	46c0      	nop			; (mov r8, r8)
 8000ef8:	2000010c 	.word	0x2000010c
 8000efc:	20000364 	.word	0x20000364

08000f00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
  return uwTick;
 8000f04:	4b02      	ldr	r3, [pc, #8]	; (8000f10 <HAL_GetTick+0x10>)
 8000f06:	681b      	ldr	r3, [r3, #0]
}
 8000f08:	0018      	movs	r0, r3
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	46c0      	nop			; (mov r8, r8)
 8000f10:	20000364 	.word	0x20000364

08000f14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f14:	b590      	push	{r4, r7, lr}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	0002      	movs	r2, r0
 8000f1c:	6039      	str	r1, [r7, #0]
 8000f1e:	1dfb      	adds	r3, r7, #7
 8000f20:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f22:	1dfb      	adds	r3, r7, #7
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	2b7f      	cmp	r3, #127	; 0x7f
 8000f28:	d828      	bhi.n	8000f7c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f2a:	4a2f      	ldr	r2, [pc, #188]	; (8000fe8 <__NVIC_SetPriority+0xd4>)
 8000f2c:	1dfb      	adds	r3, r7, #7
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	b25b      	sxtb	r3, r3
 8000f32:	089b      	lsrs	r3, r3, #2
 8000f34:	33c0      	adds	r3, #192	; 0xc0
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	589b      	ldr	r3, [r3, r2]
 8000f3a:	1dfa      	adds	r2, r7, #7
 8000f3c:	7812      	ldrb	r2, [r2, #0]
 8000f3e:	0011      	movs	r1, r2
 8000f40:	2203      	movs	r2, #3
 8000f42:	400a      	ands	r2, r1
 8000f44:	00d2      	lsls	r2, r2, #3
 8000f46:	21ff      	movs	r1, #255	; 0xff
 8000f48:	4091      	lsls	r1, r2
 8000f4a:	000a      	movs	r2, r1
 8000f4c:	43d2      	mvns	r2, r2
 8000f4e:	401a      	ands	r2, r3
 8000f50:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	019b      	lsls	r3, r3, #6
 8000f56:	22ff      	movs	r2, #255	; 0xff
 8000f58:	401a      	ands	r2, r3
 8000f5a:	1dfb      	adds	r3, r7, #7
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	0018      	movs	r0, r3
 8000f60:	2303      	movs	r3, #3
 8000f62:	4003      	ands	r3, r0
 8000f64:	00db      	lsls	r3, r3, #3
 8000f66:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f68:	481f      	ldr	r0, [pc, #124]	; (8000fe8 <__NVIC_SetPriority+0xd4>)
 8000f6a:	1dfb      	adds	r3, r7, #7
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	b25b      	sxtb	r3, r3
 8000f70:	089b      	lsrs	r3, r3, #2
 8000f72:	430a      	orrs	r2, r1
 8000f74:	33c0      	adds	r3, #192	; 0xc0
 8000f76:	009b      	lsls	r3, r3, #2
 8000f78:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000f7a:	e031      	b.n	8000fe0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f7c:	4a1b      	ldr	r2, [pc, #108]	; (8000fec <__NVIC_SetPriority+0xd8>)
 8000f7e:	1dfb      	adds	r3, r7, #7
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	0019      	movs	r1, r3
 8000f84:	230f      	movs	r3, #15
 8000f86:	400b      	ands	r3, r1
 8000f88:	3b08      	subs	r3, #8
 8000f8a:	089b      	lsrs	r3, r3, #2
 8000f8c:	3306      	adds	r3, #6
 8000f8e:	009b      	lsls	r3, r3, #2
 8000f90:	18d3      	adds	r3, r2, r3
 8000f92:	3304      	adds	r3, #4
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	1dfa      	adds	r2, r7, #7
 8000f98:	7812      	ldrb	r2, [r2, #0]
 8000f9a:	0011      	movs	r1, r2
 8000f9c:	2203      	movs	r2, #3
 8000f9e:	400a      	ands	r2, r1
 8000fa0:	00d2      	lsls	r2, r2, #3
 8000fa2:	21ff      	movs	r1, #255	; 0xff
 8000fa4:	4091      	lsls	r1, r2
 8000fa6:	000a      	movs	r2, r1
 8000fa8:	43d2      	mvns	r2, r2
 8000faa:	401a      	ands	r2, r3
 8000fac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	019b      	lsls	r3, r3, #6
 8000fb2:	22ff      	movs	r2, #255	; 0xff
 8000fb4:	401a      	ands	r2, r3
 8000fb6:	1dfb      	adds	r3, r7, #7
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	0018      	movs	r0, r3
 8000fbc:	2303      	movs	r3, #3
 8000fbe:	4003      	ands	r3, r0
 8000fc0:	00db      	lsls	r3, r3, #3
 8000fc2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fc4:	4809      	ldr	r0, [pc, #36]	; (8000fec <__NVIC_SetPriority+0xd8>)
 8000fc6:	1dfb      	adds	r3, r7, #7
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	001c      	movs	r4, r3
 8000fcc:	230f      	movs	r3, #15
 8000fce:	4023      	ands	r3, r4
 8000fd0:	3b08      	subs	r3, #8
 8000fd2:	089b      	lsrs	r3, r3, #2
 8000fd4:	430a      	orrs	r2, r1
 8000fd6:	3306      	adds	r3, #6
 8000fd8:	009b      	lsls	r3, r3, #2
 8000fda:	18c3      	adds	r3, r0, r3
 8000fdc:	3304      	adds	r3, #4
 8000fde:	601a      	str	r2, [r3, #0]
}
 8000fe0:	46c0      	nop			; (mov r8, r8)
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	b003      	add	sp, #12
 8000fe6:	bd90      	pop	{r4, r7, pc}
 8000fe8:	e000e100 	.word	0xe000e100
 8000fec:	e000ed00 	.word	0xe000ed00

08000ff0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	1e5a      	subs	r2, r3, #1
 8000ffc:	2380      	movs	r3, #128	; 0x80
 8000ffe:	045b      	lsls	r3, r3, #17
 8001000:	429a      	cmp	r2, r3
 8001002:	d301      	bcc.n	8001008 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001004:	2301      	movs	r3, #1
 8001006:	e010      	b.n	800102a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001008:	4b0a      	ldr	r3, [pc, #40]	; (8001034 <SysTick_Config+0x44>)
 800100a:	687a      	ldr	r2, [r7, #4]
 800100c:	3a01      	subs	r2, #1
 800100e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001010:	2301      	movs	r3, #1
 8001012:	425b      	negs	r3, r3
 8001014:	2103      	movs	r1, #3
 8001016:	0018      	movs	r0, r3
 8001018:	f7ff ff7c 	bl	8000f14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800101c:	4b05      	ldr	r3, [pc, #20]	; (8001034 <SysTick_Config+0x44>)
 800101e:	2200      	movs	r2, #0
 8001020:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001022:	4b04      	ldr	r3, [pc, #16]	; (8001034 <SysTick_Config+0x44>)
 8001024:	2207      	movs	r2, #7
 8001026:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001028:	2300      	movs	r3, #0
}
 800102a:	0018      	movs	r0, r3
 800102c:	46bd      	mov	sp, r7
 800102e:	b002      	add	sp, #8
 8001030:	bd80      	pop	{r7, pc}
 8001032:	46c0      	nop			; (mov r8, r8)
 8001034:	e000e010 	.word	0xe000e010

08001038 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	60b9      	str	r1, [r7, #8]
 8001040:	607a      	str	r2, [r7, #4]
 8001042:	210f      	movs	r1, #15
 8001044:	187b      	adds	r3, r7, r1
 8001046:	1c02      	adds	r2, r0, #0
 8001048:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800104a:	68ba      	ldr	r2, [r7, #8]
 800104c:	187b      	adds	r3, r7, r1
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	b25b      	sxtb	r3, r3
 8001052:	0011      	movs	r1, r2
 8001054:	0018      	movs	r0, r3
 8001056:	f7ff ff5d 	bl	8000f14 <__NVIC_SetPriority>
}
 800105a:	46c0      	nop			; (mov r8, r8)
 800105c:	46bd      	mov	sp, r7
 800105e:	b004      	add	sp, #16
 8001060:	bd80      	pop	{r7, pc}

08001062 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001062:	b580      	push	{r7, lr}
 8001064:	b082      	sub	sp, #8
 8001066:	af00      	add	r7, sp, #0
 8001068:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	0018      	movs	r0, r3
 800106e:	f7ff ffbf 	bl	8000ff0 <SysTick_Config>
 8001072:	0003      	movs	r3, r0
}
 8001074:	0018      	movs	r0, r3
 8001076:	46bd      	mov	sp, r7
 8001078:	b002      	add	sp, #8
 800107a:	bd80      	pop	{r7, pc}

0800107c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b086      	sub	sp, #24
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
 8001084:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001086:	2300      	movs	r3, #0
 8001088:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800108a:	2300      	movs	r3, #0
 800108c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800108e:	2300      	movs	r3, #0
 8001090:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001092:	e155      	b.n	8001340 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2101      	movs	r1, #1
 800109a:	697a      	ldr	r2, [r7, #20]
 800109c:	4091      	lsls	r1, r2
 800109e:	000a      	movs	r2, r1
 80010a0:	4013      	ands	r3, r2
 80010a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d100      	bne.n	80010ac <HAL_GPIO_Init+0x30>
 80010aa:	e146      	b.n	800133a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	2203      	movs	r2, #3
 80010b2:	4013      	ands	r3, r2
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d005      	beq.n	80010c4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	2203      	movs	r2, #3
 80010be:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80010c0:	2b02      	cmp	r3, #2
 80010c2:	d130      	bne.n	8001126 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	689b      	ldr	r3, [r3, #8]
 80010c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	005b      	lsls	r3, r3, #1
 80010ce:	2203      	movs	r2, #3
 80010d0:	409a      	lsls	r2, r3
 80010d2:	0013      	movs	r3, r2
 80010d4:	43da      	mvns	r2, r3
 80010d6:	693b      	ldr	r3, [r7, #16]
 80010d8:	4013      	ands	r3, r2
 80010da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	68da      	ldr	r2, [r3, #12]
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	409a      	lsls	r2, r3
 80010e6:	0013      	movs	r3, r2
 80010e8:	693a      	ldr	r2, [r7, #16]
 80010ea:	4313      	orrs	r3, r2
 80010ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	693a      	ldr	r2, [r7, #16]
 80010f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010fa:	2201      	movs	r2, #1
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	409a      	lsls	r2, r3
 8001100:	0013      	movs	r3, r2
 8001102:	43da      	mvns	r2, r3
 8001104:	693b      	ldr	r3, [r7, #16]
 8001106:	4013      	ands	r3, r2
 8001108:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	091b      	lsrs	r3, r3, #4
 8001110:	2201      	movs	r2, #1
 8001112:	401a      	ands	r2, r3
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	409a      	lsls	r2, r3
 8001118:	0013      	movs	r3, r2
 800111a:	693a      	ldr	r2, [r7, #16]
 800111c:	4313      	orrs	r3, r2
 800111e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	693a      	ldr	r2, [r7, #16]
 8001124:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	2203      	movs	r2, #3
 800112c:	4013      	ands	r3, r2
 800112e:	2b03      	cmp	r3, #3
 8001130:	d017      	beq.n	8001162 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	68db      	ldr	r3, [r3, #12]
 8001136:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	005b      	lsls	r3, r3, #1
 800113c:	2203      	movs	r2, #3
 800113e:	409a      	lsls	r2, r3
 8001140:	0013      	movs	r3, r2
 8001142:	43da      	mvns	r2, r3
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	4013      	ands	r3, r2
 8001148:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	689a      	ldr	r2, [r3, #8]
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	409a      	lsls	r2, r3
 8001154:	0013      	movs	r3, r2
 8001156:	693a      	ldr	r2, [r7, #16]
 8001158:	4313      	orrs	r3, r2
 800115a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	693a      	ldr	r2, [r7, #16]
 8001160:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	2203      	movs	r2, #3
 8001168:	4013      	ands	r3, r2
 800116a:	2b02      	cmp	r3, #2
 800116c:	d123      	bne.n	80011b6 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	08da      	lsrs	r2, r3, #3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	3208      	adds	r2, #8
 8001176:	0092      	lsls	r2, r2, #2
 8001178:	58d3      	ldr	r3, [r2, r3]
 800117a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	2207      	movs	r2, #7
 8001180:	4013      	ands	r3, r2
 8001182:	009b      	lsls	r3, r3, #2
 8001184:	220f      	movs	r2, #15
 8001186:	409a      	lsls	r2, r3
 8001188:	0013      	movs	r3, r2
 800118a:	43da      	mvns	r2, r3
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	4013      	ands	r3, r2
 8001190:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	691a      	ldr	r2, [r3, #16]
 8001196:	697b      	ldr	r3, [r7, #20]
 8001198:	2107      	movs	r1, #7
 800119a:	400b      	ands	r3, r1
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	409a      	lsls	r2, r3
 80011a0:	0013      	movs	r3, r2
 80011a2:	693a      	ldr	r2, [r7, #16]
 80011a4:	4313      	orrs	r3, r2
 80011a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	08da      	lsrs	r2, r3, #3
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	3208      	adds	r2, #8
 80011b0:	0092      	lsls	r2, r2, #2
 80011b2:	6939      	ldr	r1, [r7, #16]
 80011b4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	2203      	movs	r2, #3
 80011c2:	409a      	lsls	r2, r3
 80011c4:	0013      	movs	r3, r2
 80011c6:	43da      	mvns	r2, r3
 80011c8:	693b      	ldr	r3, [r7, #16]
 80011ca:	4013      	ands	r3, r2
 80011cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	2203      	movs	r2, #3
 80011d4:	401a      	ands	r2, r3
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	005b      	lsls	r3, r3, #1
 80011da:	409a      	lsls	r2, r3
 80011dc:	0013      	movs	r3, r2
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	4313      	orrs	r3, r2
 80011e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	693a      	ldr	r2, [r7, #16]
 80011e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	685a      	ldr	r2, [r3, #4]
 80011ee:	23c0      	movs	r3, #192	; 0xc0
 80011f0:	029b      	lsls	r3, r3, #10
 80011f2:	4013      	ands	r3, r2
 80011f4:	d100      	bne.n	80011f8 <HAL_GPIO_Init+0x17c>
 80011f6:	e0a0      	b.n	800133a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011f8:	4b57      	ldr	r3, [pc, #348]	; (8001358 <HAL_GPIO_Init+0x2dc>)
 80011fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011fc:	4b56      	ldr	r3, [pc, #344]	; (8001358 <HAL_GPIO_Init+0x2dc>)
 80011fe:	2101      	movs	r1, #1
 8001200:	430a      	orrs	r2, r1
 8001202:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001204:	4a55      	ldr	r2, [pc, #340]	; (800135c <HAL_GPIO_Init+0x2e0>)
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	089b      	lsrs	r3, r3, #2
 800120a:	3302      	adds	r3, #2
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	589b      	ldr	r3, [r3, r2]
 8001210:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	2203      	movs	r2, #3
 8001216:	4013      	ands	r3, r2
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	220f      	movs	r2, #15
 800121c:	409a      	lsls	r2, r3
 800121e:	0013      	movs	r3, r2
 8001220:	43da      	mvns	r2, r3
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	4013      	ands	r3, r2
 8001226:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001228:	687a      	ldr	r2, [r7, #4]
 800122a:	23a0      	movs	r3, #160	; 0xa0
 800122c:	05db      	lsls	r3, r3, #23
 800122e:	429a      	cmp	r2, r3
 8001230:	d01f      	beq.n	8001272 <HAL_GPIO_Init+0x1f6>
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	4a4a      	ldr	r2, [pc, #296]	; (8001360 <HAL_GPIO_Init+0x2e4>)
 8001236:	4293      	cmp	r3, r2
 8001238:	d019      	beq.n	800126e <HAL_GPIO_Init+0x1f2>
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	4a49      	ldr	r2, [pc, #292]	; (8001364 <HAL_GPIO_Init+0x2e8>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d013      	beq.n	800126a <HAL_GPIO_Init+0x1ee>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	4a48      	ldr	r2, [pc, #288]	; (8001368 <HAL_GPIO_Init+0x2ec>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d00d      	beq.n	8001266 <HAL_GPIO_Init+0x1ea>
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	4a47      	ldr	r2, [pc, #284]	; (800136c <HAL_GPIO_Init+0x2f0>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d007      	beq.n	8001262 <HAL_GPIO_Init+0x1e6>
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4a46      	ldr	r2, [pc, #280]	; (8001370 <HAL_GPIO_Init+0x2f4>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d101      	bne.n	800125e <HAL_GPIO_Init+0x1e2>
 800125a:	2305      	movs	r3, #5
 800125c:	e00a      	b.n	8001274 <HAL_GPIO_Init+0x1f8>
 800125e:	2306      	movs	r3, #6
 8001260:	e008      	b.n	8001274 <HAL_GPIO_Init+0x1f8>
 8001262:	2304      	movs	r3, #4
 8001264:	e006      	b.n	8001274 <HAL_GPIO_Init+0x1f8>
 8001266:	2303      	movs	r3, #3
 8001268:	e004      	b.n	8001274 <HAL_GPIO_Init+0x1f8>
 800126a:	2302      	movs	r3, #2
 800126c:	e002      	b.n	8001274 <HAL_GPIO_Init+0x1f8>
 800126e:	2301      	movs	r3, #1
 8001270:	e000      	b.n	8001274 <HAL_GPIO_Init+0x1f8>
 8001272:	2300      	movs	r3, #0
 8001274:	697a      	ldr	r2, [r7, #20]
 8001276:	2103      	movs	r1, #3
 8001278:	400a      	ands	r2, r1
 800127a:	0092      	lsls	r2, r2, #2
 800127c:	4093      	lsls	r3, r2
 800127e:	693a      	ldr	r2, [r7, #16]
 8001280:	4313      	orrs	r3, r2
 8001282:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001284:	4935      	ldr	r1, [pc, #212]	; (800135c <HAL_GPIO_Init+0x2e0>)
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	089b      	lsrs	r3, r3, #2
 800128a:	3302      	adds	r3, #2
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	693a      	ldr	r2, [r7, #16]
 8001290:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001292:	4b38      	ldr	r3, [pc, #224]	; (8001374 <HAL_GPIO_Init+0x2f8>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	43da      	mvns	r2, r3
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	4013      	ands	r3, r2
 80012a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	685a      	ldr	r2, [r3, #4]
 80012a6:	2380      	movs	r3, #128	; 0x80
 80012a8:	025b      	lsls	r3, r3, #9
 80012aa:	4013      	ands	r3, r2
 80012ac:	d003      	beq.n	80012b6 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80012ae:	693a      	ldr	r2, [r7, #16]
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	4313      	orrs	r3, r2
 80012b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80012b6:	4b2f      	ldr	r3, [pc, #188]	; (8001374 <HAL_GPIO_Init+0x2f8>)
 80012b8:	693a      	ldr	r2, [r7, #16]
 80012ba:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80012bc:	4b2d      	ldr	r3, [pc, #180]	; (8001374 <HAL_GPIO_Init+0x2f8>)
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	43da      	mvns	r2, r3
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	4013      	ands	r3, r2
 80012ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	685a      	ldr	r2, [r3, #4]
 80012d0:	2380      	movs	r3, #128	; 0x80
 80012d2:	029b      	lsls	r3, r3, #10
 80012d4:	4013      	ands	r3, r2
 80012d6:	d003      	beq.n	80012e0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80012d8:	693a      	ldr	r2, [r7, #16]
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	4313      	orrs	r3, r2
 80012de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80012e0:	4b24      	ldr	r3, [pc, #144]	; (8001374 <HAL_GPIO_Init+0x2f8>)
 80012e2:	693a      	ldr	r2, [r7, #16]
 80012e4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012e6:	4b23      	ldr	r3, [pc, #140]	; (8001374 <HAL_GPIO_Init+0x2f8>)
 80012e8:	689b      	ldr	r3, [r3, #8]
 80012ea:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	43da      	mvns	r2, r3
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	4013      	ands	r3, r2
 80012f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	685a      	ldr	r2, [r3, #4]
 80012fa:	2380      	movs	r3, #128	; 0x80
 80012fc:	035b      	lsls	r3, r3, #13
 80012fe:	4013      	ands	r3, r2
 8001300:	d003      	beq.n	800130a <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001302:	693a      	ldr	r2, [r7, #16]
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	4313      	orrs	r3, r2
 8001308:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800130a:	4b1a      	ldr	r3, [pc, #104]	; (8001374 <HAL_GPIO_Init+0x2f8>)
 800130c:	693a      	ldr	r2, [r7, #16]
 800130e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001310:	4b18      	ldr	r3, [pc, #96]	; (8001374 <HAL_GPIO_Init+0x2f8>)
 8001312:	68db      	ldr	r3, [r3, #12]
 8001314:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	43da      	mvns	r2, r3
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	4013      	ands	r3, r2
 800131e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	685a      	ldr	r2, [r3, #4]
 8001324:	2380      	movs	r3, #128	; 0x80
 8001326:	039b      	lsls	r3, r3, #14
 8001328:	4013      	ands	r3, r2
 800132a:	d003      	beq.n	8001334 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 800132c:	693a      	ldr	r2, [r7, #16]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	4313      	orrs	r3, r2
 8001332:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001334:	4b0f      	ldr	r3, [pc, #60]	; (8001374 <HAL_GPIO_Init+0x2f8>)
 8001336:	693a      	ldr	r2, [r7, #16]
 8001338:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	3301      	adds	r3, #1
 800133e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	40da      	lsrs	r2, r3
 8001348:	1e13      	subs	r3, r2, #0
 800134a:	d000      	beq.n	800134e <HAL_GPIO_Init+0x2d2>
 800134c:	e6a2      	b.n	8001094 <HAL_GPIO_Init+0x18>
  }
}
 800134e:	46c0      	nop			; (mov r8, r8)
 8001350:	46c0      	nop			; (mov r8, r8)
 8001352:	46bd      	mov	sp, r7
 8001354:	b006      	add	sp, #24
 8001356:	bd80      	pop	{r7, pc}
 8001358:	40021000 	.word	0x40021000
 800135c:	40010000 	.word	0x40010000
 8001360:	50000400 	.word	0x50000400
 8001364:	50000800 	.word	0x50000800
 8001368:	50000c00 	.word	0x50000c00
 800136c:	50001000 	.word	0x50001000
 8001370:	50001c00 	.word	0x50001c00
 8001374:	40010400 	.word	0x40010400

08001378 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	0008      	movs	r0, r1
 8001382:	0011      	movs	r1, r2
 8001384:	1cbb      	adds	r3, r7, #2
 8001386:	1c02      	adds	r2, r0, #0
 8001388:	801a      	strh	r2, [r3, #0]
 800138a:	1c7b      	adds	r3, r7, #1
 800138c:	1c0a      	adds	r2, r1, #0
 800138e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001390:	1c7b      	adds	r3, r7, #1
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d004      	beq.n	80013a2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001398:	1cbb      	adds	r3, r7, #2
 800139a:	881a      	ldrh	r2, [r3, #0]
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80013a0:	e003      	b.n	80013aa <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80013a2:	1cbb      	adds	r3, r7, #2
 80013a4:	881a      	ldrh	r2, [r3, #0]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80013aa:	46c0      	nop			; (mov r8, r8)
 80013ac:	46bd      	mov	sp, r7
 80013ae:	b002      	add	sp, #8
 80013b0:	bd80      	pop	{r7, pc}
	...

080013b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013b4:	b5b0      	push	{r4, r5, r7, lr}
 80013b6:	b08a      	sub	sp, #40	; 0x28
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d102      	bne.n	80013c8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	f000 fbbf 	bl	8001b46 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80013c8:	4bc9      	ldr	r3, [pc, #804]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 80013ca:	68db      	ldr	r3, [r3, #12]
 80013cc:	220c      	movs	r2, #12
 80013ce:	4013      	ands	r3, r2
 80013d0:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80013d2:	4bc7      	ldr	r3, [pc, #796]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 80013d4:	68da      	ldr	r2, [r3, #12]
 80013d6:	2380      	movs	r3, #128	; 0x80
 80013d8:	025b      	lsls	r3, r3, #9
 80013da:	4013      	ands	r3, r2
 80013dc:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	2201      	movs	r2, #1
 80013e4:	4013      	ands	r3, r2
 80013e6:	d100      	bne.n	80013ea <HAL_RCC_OscConfig+0x36>
 80013e8:	e07e      	b.n	80014e8 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	2b08      	cmp	r3, #8
 80013ee:	d007      	beq.n	8001400 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80013f0:	69fb      	ldr	r3, [r7, #28]
 80013f2:	2b0c      	cmp	r3, #12
 80013f4:	d112      	bne.n	800141c <HAL_RCC_OscConfig+0x68>
 80013f6:	69ba      	ldr	r2, [r7, #24]
 80013f8:	2380      	movs	r3, #128	; 0x80
 80013fa:	025b      	lsls	r3, r3, #9
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d10d      	bne.n	800141c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001400:	4bbb      	ldr	r3, [pc, #748]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	2380      	movs	r3, #128	; 0x80
 8001406:	029b      	lsls	r3, r3, #10
 8001408:	4013      	ands	r3, r2
 800140a:	d100      	bne.n	800140e <HAL_RCC_OscConfig+0x5a>
 800140c:	e06b      	b.n	80014e6 <HAL_RCC_OscConfig+0x132>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d167      	bne.n	80014e6 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	f000 fb95 	bl	8001b46 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	685a      	ldr	r2, [r3, #4]
 8001420:	2380      	movs	r3, #128	; 0x80
 8001422:	025b      	lsls	r3, r3, #9
 8001424:	429a      	cmp	r2, r3
 8001426:	d107      	bne.n	8001438 <HAL_RCC_OscConfig+0x84>
 8001428:	4bb1      	ldr	r3, [pc, #708]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	4bb0      	ldr	r3, [pc, #704]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 800142e:	2180      	movs	r1, #128	; 0x80
 8001430:	0249      	lsls	r1, r1, #9
 8001432:	430a      	orrs	r2, r1
 8001434:	601a      	str	r2, [r3, #0]
 8001436:	e027      	b.n	8001488 <HAL_RCC_OscConfig+0xd4>
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	685a      	ldr	r2, [r3, #4]
 800143c:	23a0      	movs	r3, #160	; 0xa0
 800143e:	02db      	lsls	r3, r3, #11
 8001440:	429a      	cmp	r2, r3
 8001442:	d10e      	bne.n	8001462 <HAL_RCC_OscConfig+0xae>
 8001444:	4baa      	ldr	r3, [pc, #680]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	4ba9      	ldr	r3, [pc, #676]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 800144a:	2180      	movs	r1, #128	; 0x80
 800144c:	02c9      	lsls	r1, r1, #11
 800144e:	430a      	orrs	r2, r1
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	4ba7      	ldr	r3, [pc, #668]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	4ba6      	ldr	r3, [pc, #664]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 8001458:	2180      	movs	r1, #128	; 0x80
 800145a:	0249      	lsls	r1, r1, #9
 800145c:	430a      	orrs	r2, r1
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	e012      	b.n	8001488 <HAL_RCC_OscConfig+0xd4>
 8001462:	4ba3      	ldr	r3, [pc, #652]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	4ba2      	ldr	r3, [pc, #648]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 8001468:	49a2      	ldr	r1, [pc, #648]	; (80016f4 <HAL_RCC_OscConfig+0x340>)
 800146a:	400a      	ands	r2, r1
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	4ba0      	ldr	r3, [pc, #640]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	2380      	movs	r3, #128	; 0x80
 8001474:	025b      	lsls	r3, r3, #9
 8001476:	4013      	ands	r3, r2
 8001478:	60fb      	str	r3, [r7, #12]
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	4b9c      	ldr	r3, [pc, #624]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	4b9b      	ldr	r3, [pc, #620]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 8001482:	499d      	ldr	r1, [pc, #628]	; (80016f8 <HAL_RCC_OscConfig+0x344>)
 8001484:	400a      	ands	r2, r1
 8001486:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d015      	beq.n	80014bc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001490:	f7ff fd36 	bl	8000f00 <HAL_GetTick>
 8001494:	0003      	movs	r3, r0
 8001496:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001498:	e009      	b.n	80014ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800149a:	f7ff fd31 	bl	8000f00 <HAL_GetTick>
 800149e:	0002      	movs	r2, r0
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	1ad3      	subs	r3, r2, r3
 80014a4:	2b64      	cmp	r3, #100	; 0x64
 80014a6:	d902      	bls.n	80014ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014a8:	2303      	movs	r3, #3
 80014aa:	f000 fb4c 	bl	8001b46 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80014ae:	4b90      	ldr	r3, [pc, #576]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	2380      	movs	r3, #128	; 0x80
 80014b4:	029b      	lsls	r3, r3, #10
 80014b6:	4013      	ands	r3, r2
 80014b8:	d0ef      	beq.n	800149a <HAL_RCC_OscConfig+0xe6>
 80014ba:	e015      	b.n	80014e8 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014bc:	f7ff fd20 	bl	8000f00 <HAL_GetTick>
 80014c0:	0003      	movs	r3, r0
 80014c2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80014c4:	e008      	b.n	80014d8 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014c6:	f7ff fd1b 	bl	8000f00 <HAL_GetTick>
 80014ca:	0002      	movs	r2, r0
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	2b64      	cmp	r3, #100	; 0x64
 80014d2:	d901      	bls.n	80014d8 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80014d4:	2303      	movs	r3, #3
 80014d6:	e336      	b.n	8001b46 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80014d8:	4b85      	ldr	r3, [pc, #532]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	2380      	movs	r3, #128	; 0x80
 80014de:	029b      	lsls	r3, r3, #10
 80014e0:	4013      	ands	r3, r2
 80014e2:	d1f0      	bne.n	80014c6 <HAL_RCC_OscConfig+0x112>
 80014e4:	e000      	b.n	80014e8 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014e6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2202      	movs	r2, #2
 80014ee:	4013      	ands	r3, r2
 80014f0:	d100      	bne.n	80014f4 <HAL_RCC_OscConfig+0x140>
 80014f2:	e099      	b.n	8001628 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	68db      	ldr	r3, [r3, #12]
 80014f8:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80014fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014fc:	2220      	movs	r2, #32
 80014fe:	4013      	ands	r3, r2
 8001500:	d009      	beq.n	8001516 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001502:	4b7b      	ldr	r3, [pc, #492]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 8001504:	681a      	ldr	r2, [r3, #0]
 8001506:	4b7a      	ldr	r3, [pc, #488]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 8001508:	2120      	movs	r1, #32
 800150a:	430a      	orrs	r2, r1
 800150c:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800150e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001510:	2220      	movs	r2, #32
 8001512:	4393      	bics	r3, r2
 8001514:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001516:	69fb      	ldr	r3, [r7, #28]
 8001518:	2b04      	cmp	r3, #4
 800151a:	d005      	beq.n	8001528 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800151c:	69fb      	ldr	r3, [r7, #28]
 800151e:	2b0c      	cmp	r3, #12
 8001520:	d13e      	bne.n	80015a0 <HAL_RCC_OscConfig+0x1ec>
 8001522:	69bb      	ldr	r3, [r7, #24]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d13b      	bne.n	80015a0 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001528:	4b71      	ldr	r3, [pc, #452]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	2204      	movs	r2, #4
 800152e:	4013      	ands	r3, r2
 8001530:	d004      	beq.n	800153c <HAL_RCC_OscConfig+0x188>
 8001532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001534:	2b00      	cmp	r3, #0
 8001536:	d101      	bne.n	800153c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	e304      	b.n	8001b46 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800153c:	4b6c      	ldr	r3, [pc, #432]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	4a6e      	ldr	r2, [pc, #440]	; (80016fc <HAL_RCC_OscConfig+0x348>)
 8001542:	4013      	ands	r3, r2
 8001544:	0019      	movs	r1, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	691b      	ldr	r3, [r3, #16]
 800154a:	021a      	lsls	r2, r3, #8
 800154c:	4b68      	ldr	r3, [pc, #416]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 800154e:	430a      	orrs	r2, r1
 8001550:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001552:	4b67      	ldr	r3, [pc, #412]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	2209      	movs	r2, #9
 8001558:	4393      	bics	r3, r2
 800155a:	0019      	movs	r1, r3
 800155c:	4b64      	ldr	r3, [pc, #400]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 800155e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001560:	430a      	orrs	r2, r1
 8001562:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001564:	f000 fc42 	bl	8001dec <HAL_RCC_GetSysClockFreq>
 8001568:	0001      	movs	r1, r0
 800156a:	4b61      	ldr	r3, [pc, #388]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 800156c:	68db      	ldr	r3, [r3, #12]
 800156e:	091b      	lsrs	r3, r3, #4
 8001570:	220f      	movs	r2, #15
 8001572:	4013      	ands	r3, r2
 8001574:	4a62      	ldr	r2, [pc, #392]	; (8001700 <HAL_RCC_OscConfig+0x34c>)
 8001576:	5cd3      	ldrb	r3, [r2, r3]
 8001578:	000a      	movs	r2, r1
 800157a:	40da      	lsrs	r2, r3
 800157c:	4b61      	ldr	r3, [pc, #388]	; (8001704 <HAL_RCC_OscConfig+0x350>)
 800157e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001580:	4b61      	ldr	r3, [pc, #388]	; (8001708 <HAL_RCC_OscConfig+0x354>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2513      	movs	r5, #19
 8001586:	197c      	adds	r4, r7, r5
 8001588:	0018      	movs	r0, r3
 800158a:	f7ff fc73 	bl	8000e74 <HAL_InitTick>
 800158e:	0003      	movs	r3, r0
 8001590:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001592:	197b      	adds	r3, r7, r5
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d046      	beq.n	8001628 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 800159a:	197b      	adds	r3, r7, r5
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	e2d2      	b.n	8001b46 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80015a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d027      	beq.n	80015f6 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80015a6:	4b52      	ldr	r3, [pc, #328]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2209      	movs	r2, #9
 80015ac:	4393      	bics	r3, r2
 80015ae:	0019      	movs	r1, r3
 80015b0:	4b4f      	ldr	r3, [pc, #316]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 80015b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015b4:	430a      	orrs	r2, r1
 80015b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015b8:	f7ff fca2 	bl	8000f00 <HAL_GetTick>
 80015bc:	0003      	movs	r3, r0
 80015be:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80015c0:	e008      	b.n	80015d4 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015c2:	f7ff fc9d 	bl	8000f00 <HAL_GetTick>
 80015c6:	0002      	movs	r2, r0
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	2b02      	cmp	r3, #2
 80015ce:	d901      	bls.n	80015d4 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 80015d0:	2303      	movs	r3, #3
 80015d2:	e2b8      	b.n	8001b46 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80015d4:	4b46      	ldr	r3, [pc, #280]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2204      	movs	r2, #4
 80015da:	4013      	ands	r3, r2
 80015dc:	d0f1      	beq.n	80015c2 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015de:	4b44      	ldr	r3, [pc, #272]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	4a46      	ldr	r2, [pc, #280]	; (80016fc <HAL_RCC_OscConfig+0x348>)
 80015e4:	4013      	ands	r3, r2
 80015e6:	0019      	movs	r1, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	691b      	ldr	r3, [r3, #16]
 80015ec:	021a      	lsls	r2, r3, #8
 80015ee:	4b40      	ldr	r3, [pc, #256]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 80015f0:	430a      	orrs	r2, r1
 80015f2:	605a      	str	r2, [r3, #4]
 80015f4:	e018      	b.n	8001628 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015f6:	4b3e      	ldr	r3, [pc, #248]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	4b3d      	ldr	r3, [pc, #244]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 80015fc:	2101      	movs	r1, #1
 80015fe:	438a      	bics	r2, r1
 8001600:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001602:	f7ff fc7d 	bl	8000f00 <HAL_GetTick>
 8001606:	0003      	movs	r3, r0
 8001608:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800160a:	e008      	b.n	800161e <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800160c:	f7ff fc78 	bl	8000f00 <HAL_GetTick>
 8001610:	0002      	movs	r2, r0
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	2b02      	cmp	r3, #2
 8001618:	d901      	bls.n	800161e <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 800161a:	2303      	movs	r3, #3
 800161c:	e293      	b.n	8001b46 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800161e:	4b34      	ldr	r3, [pc, #208]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	2204      	movs	r2, #4
 8001624:	4013      	ands	r3, r2
 8001626:	d1f1      	bne.n	800160c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2210      	movs	r2, #16
 800162e:	4013      	ands	r3, r2
 8001630:	d100      	bne.n	8001634 <HAL_RCC_OscConfig+0x280>
 8001632:	e0a2      	b.n	800177a <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d140      	bne.n	80016bc <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800163a:	4b2d      	ldr	r3, [pc, #180]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	2380      	movs	r3, #128	; 0x80
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	4013      	ands	r3, r2
 8001644:	d005      	beq.n	8001652 <HAL_RCC_OscConfig+0x29e>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	69db      	ldr	r3, [r3, #28]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d101      	bne.n	8001652 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800164e:	2301      	movs	r3, #1
 8001650:	e279      	b.n	8001b46 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001652:	4b27      	ldr	r3, [pc, #156]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	4a2d      	ldr	r2, [pc, #180]	; (800170c <HAL_RCC_OscConfig+0x358>)
 8001658:	4013      	ands	r3, r2
 800165a:	0019      	movs	r1, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001660:	4b23      	ldr	r3, [pc, #140]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 8001662:	430a      	orrs	r2, r1
 8001664:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001666:	4b22      	ldr	r3, [pc, #136]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	021b      	lsls	r3, r3, #8
 800166c:	0a19      	lsrs	r1, r3, #8
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6a1b      	ldr	r3, [r3, #32]
 8001672:	061a      	lsls	r2, r3, #24
 8001674:	4b1e      	ldr	r3, [pc, #120]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 8001676:	430a      	orrs	r2, r1
 8001678:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800167e:	0b5b      	lsrs	r3, r3, #13
 8001680:	3301      	adds	r3, #1
 8001682:	2280      	movs	r2, #128	; 0x80
 8001684:	0212      	lsls	r2, r2, #8
 8001686:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001688:	4b19      	ldr	r3, [pc, #100]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	091b      	lsrs	r3, r3, #4
 800168e:	210f      	movs	r1, #15
 8001690:	400b      	ands	r3, r1
 8001692:	491b      	ldr	r1, [pc, #108]	; (8001700 <HAL_RCC_OscConfig+0x34c>)
 8001694:	5ccb      	ldrb	r3, [r1, r3]
 8001696:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001698:	4b1a      	ldr	r3, [pc, #104]	; (8001704 <HAL_RCC_OscConfig+0x350>)
 800169a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800169c:	4b1a      	ldr	r3, [pc, #104]	; (8001708 <HAL_RCC_OscConfig+0x354>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2513      	movs	r5, #19
 80016a2:	197c      	adds	r4, r7, r5
 80016a4:	0018      	movs	r0, r3
 80016a6:	f7ff fbe5 	bl	8000e74 <HAL_InitTick>
 80016aa:	0003      	movs	r3, r0
 80016ac:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80016ae:	197b      	adds	r3, r7, r5
 80016b0:	781b      	ldrb	r3, [r3, #0]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d061      	beq.n	800177a <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 80016b6:	197b      	adds	r3, r7, r5
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	e244      	b.n	8001b46 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	69db      	ldr	r3, [r3, #28]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d040      	beq.n	8001746 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80016c4:	4b0a      	ldr	r3, [pc, #40]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	4b09      	ldr	r3, [pc, #36]	; (80016f0 <HAL_RCC_OscConfig+0x33c>)
 80016ca:	2180      	movs	r1, #128	; 0x80
 80016cc:	0049      	lsls	r1, r1, #1
 80016ce:	430a      	orrs	r2, r1
 80016d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016d2:	f7ff fc15 	bl	8000f00 <HAL_GetTick>
 80016d6:	0003      	movs	r3, r0
 80016d8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80016da:	e019      	b.n	8001710 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016dc:	f7ff fc10 	bl	8000f00 <HAL_GetTick>
 80016e0:	0002      	movs	r2, r0
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d912      	bls.n	8001710 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80016ea:	2303      	movs	r3, #3
 80016ec:	e22b      	b.n	8001b46 <HAL_RCC_OscConfig+0x792>
 80016ee:	46c0      	nop			; (mov r8, r8)
 80016f0:	40021000 	.word	0x40021000
 80016f4:	fffeffff 	.word	0xfffeffff
 80016f8:	fffbffff 	.word	0xfffbffff
 80016fc:	ffffe0ff 	.word	0xffffe0ff
 8001700:	08002ccc 	.word	0x08002ccc
 8001704:	20000104 	.word	0x20000104
 8001708:	20000108 	.word	0x20000108
 800170c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001710:	4bca      	ldr	r3, [pc, #808]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	2380      	movs	r3, #128	; 0x80
 8001716:	009b      	lsls	r3, r3, #2
 8001718:	4013      	ands	r3, r2
 800171a:	d0df      	beq.n	80016dc <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800171c:	4bc7      	ldr	r3, [pc, #796]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	4ac7      	ldr	r2, [pc, #796]	; (8001a40 <HAL_RCC_OscConfig+0x68c>)
 8001722:	4013      	ands	r3, r2
 8001724:	0019      	movs	r1, r3
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800172a:	4bc4      	ldr	r3, [pc, #784]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 800172c:	430a      	orrs	r2, r1
 800172e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001730:	4bc2      	ldr	r3, [pc, #776]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	021b      	lsls	r3, r3, #8
 8001736:	0a19      	lsrs	r1, r3, #8
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6a1b      	ldr	r3, [r3, #32]
 800173c:	061a      	lsls	r2, r3, #24
 800173e:	4bbf      	ldr	r3, [pc, #764]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 8001740:	430a      	orrs	r2, r1
 8001742:	605a      	str	r2, [r3, #4]
 8001744:	e019      	b.n	800177a <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001746:	4bbd      	ldr	r3, [pc, #756]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	4bbc      	ldr	r3, [pc, #752]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 800174c:	49bd      	ldr	r1, [pc, #756]	; (8001a44 <HAL_RCC_OscConfig+0x690>)
 800174e:	400a      	ands	r2, r1
 8001750:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001752:	f7ff fbd5 	bl	8000f00 <HAL_GetTick>
 8001756:	0003      	movs	r3, r0
 8001758:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800175a:	e008      	b.n	800176e <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800175c:	f7ff fbd0 	bl	8000f00 <HAL_GetTick>
 8001760:	0002      	movs	r2, r0
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	1ad3      	subs	r3, r2, r3
 8001766:	2b02      	cmp	r3, #2
 8001768:	d901      	bls.n	800176e <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 800176a:	2303      	movs	r3, #3
 800176c:	e1eb      	b.n	8001b46 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800176e:	4bb3      	ldr	r3, [pc, #716]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	2380      	movs	r3, #128	; 0x80
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	4013      	ands	r3, r2
 8001778:	d1f0      	bne.n	800175c <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2208      	movs	r2, #8
 8001780:	4013      	ands	r3, r2
 8001782:	d036      	beq.n	80017f2 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	695b      	ldr	r3, [r3, #20]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d019      	beq.n	80017c0 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800178c:	4bab      	ldr	r3, [pc, #684]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 800178e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001790:	4baa      	ldr	r3, [pc, #680]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 8001792:	2101      	movs	r1, #1
 8001794:	430a      	orrs	r2, r1
 8001796:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001798:	f7ff fbb2 	bl	8000f00 <HAL_GetTick>
 800179c:	0003      	movs	r3, r0
 800179e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80017a0:	e008      	b.n	80017b4 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017a2:	f7ff fbad 	bl	8000f00 <HAL_GetTick>
 80017a6:	0002      	movs	r2, r0
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	1ad3      	subs	r3, r2, r3
 80017ac:	2b02      	cmp	r3, #2
 80017ae:	d901      	bls.n	80017b4 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 80017b0:	2303      	movs	r3, #3
 80017b2:	e1c8      	b.n	8001b46 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80017b4:	4ba1      	ldr	r3, [pc, #644]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 80017b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80017b8:	2202      	movs	r2, #2
 80017ba:	4013      	ands	r3, r2
 80017bc:	d0f1      	beq.n	80017a2 <HAL_RCC_OscConfig+0x3ee>
 80017be:	e018      	b.n	80017f2 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017c0:	4b9e      	ldr	r3, [pc, #632]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 80017c2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80017c4:	4b9d      	ldr	r3, [pc, #628]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 80017c6:	2101      	movs	r1, #1
 80017c8:	438a      	bics	r2, r1
 80017ca:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017cc:	f7ff fb98 	bl	8000f00 <HAL_GetTick>
 80017d0:	0003      	movs	r3, r0
 80017d2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80017d4:	e008      	b.n	80017e8 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017d6:	f7ff fb93 	bl	8000f00 <HAL_GetTick>
 80017da:	0002      	movs	r2, r0
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d901      	bls.n	80017e8 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80017e4:	2303      	movs	r3, #3
 80017e6:	e1ae      	b.n	8001b46 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80017e8:	4b94      	ldr	r3, [pc, #592]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 80017ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80017ec:	2202      	movs	r2, #2
 80017ee:	4013      	ands	r3, r2
 80017f0:	d1f1      	bne.n	80017d6 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	2204      	movs	r2, #4
 80017f8:	4013      	ands	r3, r2
 80017fa:	d100      	bne.n	80017fe <HAL_RCC_OscConfig+0x44a>
 80017fc:	e0ae      	b.n	800195c <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017fe:	2023      	movs	r0, #35	; 0x23
 8001800:	183b      	adds	r3, r7, r0
 8001802:	2200      	movs	r2, #0
 8001804:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001806:	4b8d      	ldr	r3, [pc, #564]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 8001808:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800180a:	2380      	movs	r3, #128	; 0x80
 800180c:	055b      	lsls	r3, r3, #21
 800180e:	4013      	ands	r3, r2
 8001810:	d109      	bne.n	8001826 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001812:	4b8a      	ldr	r3, [pc, #552]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 8001814:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001816:	4b89      	ldr	r3, [pc, #548]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 8001818:	2180      	movs	r1, #128	; 0x80
 800181a:	0549      	lsls	r1, r1, #21
 800181c:	430a      	orrs	r2, r1
 800181e:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001820:	183b      	adds	r3, r7, r0
 8001822:	2201      	movs	r2, #1
 8001824:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001826:	4b88      	ldr	r3, [pc, #544]	; (8001a48 <HAL_RCC_OscConfig+0x694>)
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	2380      	movs	r3, #128	; 0x80
 800182c:	005b      	lsls	r3, r3, #1
 800182e:	4013      	ands	r3, r2
 8001830:	d11a      	bne.n	8001868 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001832:	4b85      	ldr	r3, [pc, #532]	; (8001a48 <HAL_RCC_OscConfig+0x694>)
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	4b84      	ldr	r3, [pc, #528]	; (8001a48 <HAL_RCC_OscConfig+0x694>)
 8001838:	2180      	movs	r1, #128	; 0x80
 800183a:	0049      	lsls	r1, r1, #1
 800183c:	430a      	orrs	r2, r1
 800183e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001840:	f7ff fb5e 	bl	8000f00 <HAL_GetTick>
 8001844:	0003      	movs	r3, r0
 8001846:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001848:	e008      	b.n	800185c <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800184a:	f7ff fb59 	bl	8000f00 <HAL_GetTick>
 800184e:	0002      	movs	r2, r0
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	2b64      	cmp	r3, #100	; 0x64
 8001856:	d901      	bls.n	800185c <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8001858:	2303      	movs	r3, #3
 800185a:	e174      	b.n	8001b46 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800185c:	4b7a      	ldr	r3, [pc, #488]	; (8001a48 <HAL_RCC_OscConfig+0x694>)
 800185e:	681a      	ldr	r2, [r3, #0]
 8001860:	2380      	movs	r3, #128	; 0x80
 8001862:	005b      	lsls	r3, r3, #1
 8001864:	4013      	ands	r3, r2
 8001866:	d0f0      	beq.n	800184a <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	689a      	ldr	r2, [r3, #8]
 800186c:	2380      	movs	r3, #128	; 0x80
 800186e:	005b      	lsls	r3, r3, #1
 8001870:	429a      	cmp	r2, r3
 8001872:	d107      	bne.n	8001884 <HAL_RCC_OscConfig+0x4d0>
 8001874:	4b71      	ldr	r3, [pc, #452]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 8001876:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001878:	4b70      	ldr	r3, [pc, #448]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 800187a:	2180      	movs	r1, #128	; 0x80
 800187c:	0049      	lsls	r1, r1, #1
 800187e:	430a      	orrs	r2, r1
 8001880:	651a      	str	r2, [r3, #80]	; 0x50
 8001882:	e031      	b.n	80018e8 <HAL_RCC_OscConfig+0x534>
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d10c      	bne.n	80018a6 <HAL_RCC_OscConfig+0x4f2>
 800188c:	4b6b      	ldr	r3, [pc, #428]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 800188e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001890:	4b6a      	ldr	r3, [pc, #424]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 8001892:	496c      	ldr	r1, [pc, #432]	; (8001a44 <HAL_RCC_OscConfig+0x690>)
 8001894:	400a      	ands	r2, r1
 8001896:	651a      	str	r2, [r3, #80]	; 0x50
 8001898:	4b68      	ldr	r3, [pc, #416]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 800189a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800189c:	4b67      	ldr	r3, [pc, #412]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 800189e:	496b      	ldr	r1, [pc, #428]	; (8001a4c <HAL_RCC_OscConfig+0x698>)
 80018a0:	400a      	ands	r2, r1
 80018a2:	651a      	str	r2, [r3, #80]	; 0x50
 80018a4:	e020      	b.n	80018e8 <HAL_RCC_OscConfig+0x534>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	689a      	ldr	r2, [r3, #8]
 80018aa:	23a0      	movs	r3, #160	; 0xa0
 80018ac:	00db      	lsls	r3, r3, #3
 80018ae:	429a      	cmp	r2, r3
 80018b0:	d10e      	bne.n	80018d0 <HAL_RCC_OscConfig+0x51c>
 80018b2:	4b62      	ldr	r3, [pc, #392]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 80018b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018b6:	4b61      	ldr	r3, [pc, #388]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 80018b8:	2180      	movs	r1, #128	; 0x80
 80018ba:	00c9      	lsls	r1, r1, #3
 80018bc:	430a      	orrs	r2, r1
 80018be:	651a      	str	r2, [r3, #80]	; 0x50
 80018c0:	4b5e      	ldr	r3, [pc, #376]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 80018c2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018c4:	4b5d      	ldr	r3, [pc, #372]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 80018c6:	2180      	movs	r1, #128	; 0x80
 80018c8:	0049      	lsls	r1, r1, #1
 80018ca:	430a      	orrs	r2, r1
 80018cc:	651a      	str	r2, [r3, #80]	; 0x50
 80018ce:	e00b      	b.n	80018e8 <HAL_RCC_OscConfig+0x534>
 80018d0:	4b5a      	ldr	r3, [pc, #360]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 80018d2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018d4:	4b59      	ldr	r3, [pc, #356]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 80018d6:	495b      	ldr	r1, [pc, #364]	; (8001a44 <HAL_RCC_OscConfig+0x690>)
 80018d8:	400a      	ands	r2, r1
 80018da:	651a      	str	r2, [r3, #80]	; 0x50
 80018dc:	4b57      	ldr	r3, [pc, #348]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 80018de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018e0:	4b56      	ldr	r3, [pc, #344]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 80018e2:	495a      	ldr	r1, [pc, #360]	; (8001a4c <HAL_RCC_OscConfig+0x698>)
 80018e4:	400a      	ands	r2, r1
 80018e6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d015      	beq.n	800191c <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018f0:	f7ff fb06 	bl	8000f00 <HAL_GetTick>
 80018f4:	0003      	movs	r3, r0
 80018f6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80018f8:	e009      	b.n	800190e <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018fa:	f7ff fb01 	bl	8000f00 <HAL_GetTick>
 80018fe:	0002      	movs	r2, r0
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	4a52      	ldr	r2, [pc, #328]	; (8001a50 <HAL_RCC_OscConfig+0x69c>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d901      	bls.n	800190e <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 800190a:	2303      	movs	r3, #3
 800190c:	e11b      	b.n	8001b46 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800190e:	4b4b      	ldr	r3, [pc, #300]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 8001910:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001912:	2380      	movs	r3, #128	; 0x80
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	4013      	ands	r3, r2
 8001918:	d0ef      	beq.n	80018fa <HAL_RCC_OscConfig+0x546>
 800191a:	e014      	b.n	8001946 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800191c:	f7ff faf0 	bl	8000f00 <HAL_GetTick>
 8001920:	0003      	movs	r3, r0
 8001922:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001924:	e009      	b.n	800193a <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001926:	f7ff faeb 	bl	8000f00 <HAL_GetTick>
 800192a:	0002      	movs	r2, r0
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	4a47      	ldr	r2, [pc, #284]	; (8001a50 <HAL_RCC_OscConfig+0x69c>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d901      	bls.n	800193a <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8001936:	2303      	movs	r3, #3
 8001938:	e105      	b.n	8001b46 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800193a:	4b40      	ldr	r3, [pc, #256]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 800193c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800193e:	2380      	movs	r3, #128	; 0x80
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	4013      	ands	r3, r2
 8001944:	d1ef      	bne.n	8001926 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001946:	2323      	movs	r3, #35	; 0x23
 8001948:	18fb      	adds	r3, r7, r3
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	2b01      	cmp	r3, #1
 800194e:	d105      	bne.n	800195c <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001950:	4b3a      	ldr	r3, [pc, #232]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 8001952:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001954:	4b39      	ldr	r3, [pc, #228]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 8001956:	493f      	ldr	r1, [pc, #252]	; (8001a54 <HAL_RCC_OscConfig+0x6a0>)
 8001958:	400a      	ands	r2, r1
 800195a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	2220      	movs	r2, #32
 8001962:	4013      	ands	r3, r2
 8001964:	d049      	beq.n	80019fa <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	699b      	ldr	r3, [r3, #24]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d026      	beq.n	80019bc <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800196e:	4b33      	ldr	r3, [pc, #204]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 8001970:	689a      	ldr	r2, [r3, #8]
 8001972:	4b32      	ldr	r3, [pc, #200]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 8001974:	2101      	movs	r1, #1
 8001976:	430a      	orrs	r2, r1
 8001978:	609a      	str	r2, [r3, #8]
 800197a:	4b30      	ldr	r3, [pc, #192]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 800197c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800197e:	4b2f      	ldr	r3, [pc, #188]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 8001980:	2101      	movs	r1, #1
 8001982:	430a      	orrs	r2, r1
 8001984:	635a      	str	r2, [r3, #52]	; 0x34
 8001986:	4b34      	ldr	r3, [pc, #208]	; (8001a58 <HAL_RCC_OscConfig+0x6a4>)
 8001988:	6a1a      	ldr	r2, [r3, #32]
 800198a:	4b33      	ldr	r3, [pc, #204]	; (8001a58 <HAL_RCC_OscConfig+0x6a4>)
 800198c:	2180      	movs	r1, #128	; 0x80
 800198e:	0189      	lsls	r1, r1, #6
 8001990:	430a      	orrs	r2, r1
 8001992:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001994:	f7ff fab4 	bl	8000f00 <HAL_GetTick>
 8001998:	0003      	movs	r3, r0
 800199a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800199c:	e008      	b.n	80019b0 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800199e:	f7ff faaf 	bl	8000f00 <HAL_GetTick>
 80019a2:	0002      	movs	r2, r0
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	1ad3      	subs	r3, r2, r3
 80019a8:	2b02      	cmp	r3, #2
 80019aa:	d901      	bls.n	80019b0 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 80019ac:	2303      	movs	r3, #3
 80019ae:	e0ca      	b.n	8001b46 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80019b0:	4b22      	ldr	r3, [pc, #136]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	2202      	movs	r2, #2
 80019b6:	4013      	ands	r3, r2
 80019b8:	d0f1      	beq.n	800199e <HAL_RCC_OscConfig+0x5ea>
 80019ba:	e01e      	b.n	80019fa <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80019bc:	4b1f      	ldr	r3, [pc, #124]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 80019be:	689a      	ldr	r2, [r3, #8]
 80019c0:	4b1e      	ldr	r3, [pc, #120]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 80019c2:	2101      	movs	r1, #1
 80019c4:	438a      	bics	r2, r1
 80019c6:	609a      	str	r2, [r3, #8]
 80019c8:	4b23      	ldr	r3, [pc, #140]	; (8001a58 <HAL_RCC_OscConfig+0x6a4>)
 80019ca:	6a1a      	ldr	r2, [r3, #32]
 80019cc:	4b22      	ldr	r3, [pc, #136]	; (8001a58 <HAL_RCC_OscConfig+0x6a4>)
 80019ce:	4923      	ldr	r1, [pc, #140]	; (8001a5c <HAL_RCC_OscConfig+0x6a8>)
 80019d0:	400a      	ands	r2, r1
 80019d2:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d4:	f7ff fa94 	bl	8000f00 <HAL_GetTick>
 80019d8:	0003      	movs	r3, r0
 80019da:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80019dc:	e008      	b.n	80019f0 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80019de:	f7ff fa8f 	bl	8000f00 <HAL_GetTick>
 80019e2:	0002      	movs	r2, r0
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	1ad3      	subs	r3, r2, r3
 80019e8:	2b02      	cmp	r3, #2
 80019ea:	d901      	bls.n	80019f0 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80019ec:	2303      	movs	r3, #3
 80019ee:	e0aa      	b.n	8001b46 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80019f0:	4b12      	ldr	r3, [pc, #72]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	2202      	movs	r2, #2
 80019f6:	4013      	ands	r3, r2
 80019f8:	d1f1      	bne.n	80019de <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d100      	bne.n	8001a04 <HAL_RCC_OscConfig+0x650>
 8001a02:	e09f      	b.n	8001b44 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a04:	69fb      	ldr	r3, [r7, #28]
 8001a06:	2b0c      	cmp	r3, #12
 8001a08:	d100      	bne.n	8001a0c <HAL_RCC_OscConfig+0x658>
 8001a0a:	e078      	b.n	8001afe <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a10:	2b02      	cmp	r3, #2
 8001a12:	d159      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a14:	4b09      	ldr	r3, [pc, #36]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	4b08      	ldr	r3, [pc, #32]	; (8001a3c <HAL_RCC_OscConfig+0x688>)
 8001a1a:	4911      	ldr	r1, [pc, #68]	; (8001a60 <HAL_RCC_OscConfig+0x6ac>)
 8001a1c:	400a      	ands	r2, r1
 8001a1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a20:	f7ff fa6e 	bl	8000f00 <HAL_GetTick>
 8001a24:	0003      	movs	r3, r0
 8001a26:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001a28:	e01c      	b.n	8001a64 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a2a:	f7ff fa69 	bl	8000f00 <HAL_GetTick>
 8001a2e:	0002      	movs	r2, r0
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	2b02      	cmp	r3, #2
 8001a36:	d915      	bls.n	8001a64 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8001a38:	2303      	movs	r3, #3
 8001a3a:	e084      	b.n	8001b46 <HAL_RCC_OscConfig+0x792>
 8001a3c:	40021000 	.word	0x40021000
 8001a40:	ffff1fff 	.word	0xffff1fff
 8001a44:	fffffeff 	.word	0xfffffeff
 8001a48:	40007000 	.word	0x40007000
 8001a4c:	fffffbff 	.word	0xfffffbff
 8001a50:	00001388 	.word	0x00001388
 8001a54:	efffffff 	.word	0xefffffff
 8001a58:	40010000 	.word	0x40010000
 8001a5c:	ffffdfff 	.word	0xffffdfff
 8001a60:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001a64:	4b3a      	ldr	r3, [pc, #232]	; (8001b50 <HAL_RCC_OscConfig+0x79c>)
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	2380      	movs	r3, #128	; 0x80
 8001a6a:	049b      	lsls	r3, r3, #18
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	d1dc      	bne.n	8001a2a <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a70:	4b37      	ldr	r3, [pc, #220]	; (8001b50 <HAL_RCC_OscConfig+0x79c>)
 8001a72:	68db      	ldr	r3, [r3, #12]
 8001a74:	4a37      	ldr	r2, [pc, #220]	; (8001b54 <HAL_RCC_OscConfig+0x7a0>)
 8001a76:	4013      	ands	r3, r2
 8001a78:	0019      	movs	r1, r3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a82:	431a      	orrs	r2, r3
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a88:	431a      	orrs	r2, r3
 8001a8a:	4b31      	ldr	r3, [pc, #196]	; (8001b50 <HAL_RCC_OscConfig+0x79c>)
 8001a8c:	430a      	orrs	r2, r1
 8001a8e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a90:	4b2f      	ldr	r3, [pc, #188]	; (8001b50 <HAL_RCC_OscConfig+0x79c>)
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	4b2e      	ldr	r3, [pc, #184]	; (8001b50 <HAL_RCC_OscConfig+0x79c>)
 8001a96:	2180      	movs	r1, #128	; 0x80
 8001a98:	0449      	lsls	r1, r1, #17
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a9e:	f7ff fa2f 	bl	8000f00 <HAL_GetTick>
 8001aa2:	0003      	movs	r3, r0
 8001aa4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001aa6:	e008      	b.n	8001aba <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aa8:	f7ff fa2a 	bl	8000f00 <HAL_GetTick>
 8001aac:	0002      	movs	r2, r0
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d901      	bls.n	8001aba <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e045      	b.n	8001b46 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001aba:	4b25      	ldr	r3, [pc, #148]	; (8001b50 <HAL_RCC_OscConfig+0x79c>)
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	2380      	movs	r3, #128	; 0x80
 8001ac0:	049b      	lsls	r3, r3, #18
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	d0f0      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x6f4>
 8001ac6:	e03d      	b.n	8001b44 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ac8:	4b21      	ldr	r3, [pc, #132]	; (8001b50 <HAL_RCC_OscConfig+0x79c>)
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	4b20      	ldr	r3, [pc, #128]	; (8001b50 <HAL_RCC_OscConfig+0x79c>)
 8001ace:	4922      	ldr	r1, [pc, #136]	; (8001b58 <HAL_RCC_OscConfig+0x7a4>)
 8001ad0:	400a      	ands	r2, r1
 8001ad2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad4:	f7ff fa14 	bl	8000f00 <HAL_GetTick>
 8001ad8:	0003      	movs	r3, r0
 8001ada:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001adc:	e008      	b.n	8001af0 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ade:	f7ff fa0f 	bl	8000f00 <HAL_GetTick>
 8001ae2:	0002      	movs	r2, r0
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	1ad3      	subs	r3, r2, r3
 8001ae8:	2b02      	cmp	r3, #2
 8001aea:	d901      	bls.n	8001af0 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8001aec:	2303      	movs	r3, #3
 8001aee:	e02a      	b.n	8001b46 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001af0:	4b17      	ldr	r3, [pc, #92]	; (8001b50 <HAL_RCC_OscConfig+0x79c>)
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	2380      	movs	r3, #128	; 0x80
 8001af6:	049b      	lsls	r3, r3, #18
 8001af8:	4013      	ands	r3, r2
 8001afa:	d1f0      	bne.n	8001ade <HAL_RCC_OscConfig+0x72a>
 8001afc:	e022      	b.n	8001b44 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d101      	bne.n	8001b0a <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e01d      	b.n	8001b46 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b0a:	4b11      	ldr	r3, [pc, #68]	; (8001b50 <HAL_RCC_OscConfig+0x79c>)
 8001b0c:	68db      	ldr	r3, [r3, #12]
 8001b0e:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b10:	69ba      	ldr	r2, [r7, #24]
 8001b12:	2380      	movs	r3, #128	; 0x80
 8001b14:	025b      	lsls	r3, r3, #9
 8001b16:	401a      	ands	r2, r3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d10f      	bne.n	8001b40 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001b20:	69ba      	ldr	r2, [r7, #24]
 8001b22:	23f0      	movs	r3, #240	; 0xf0
 8001b24:	039b      	lsls	r3, r3, #14
 8001b26:	401a      	ands	r2, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d107      	bne.n	8001b40 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001b30:	69ba      	ldr	r2, [r7, #24]
 8001b32:	23c0      	movs	r3, #192	; 0xc0
 8001b34:	041b      	lsls	r3, r3, #16
 8001b36:	401a      	ands	r2, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d001      	beq.n	8001b44 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e000      	b.n	8001b46 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8001b44:	2300      	movs	r3, #0
}
 8001b46:	0018      	movs	r0, r3
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	b00a      	add	sp, #40	; 0x28
 8001b4c:	bdb0      	pop	{r4, r5, r7, pc}
 8001b4e:	46c0      	nop			; (mov r8, r8)
 8001b50:	40021000 	.word	0x40021000
 8001b54:	ff02ffff 	.word	0xff02ffff
 8001b58:	feffffff 	.word	0xfeffffff

08001b5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b5c:	b5b0      	push	{r4, r5, r7, lr}
 8001b5e:	b084      	sub	sp, #16
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d101      	bne.n	8001b70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e128      	b.n	8001dc2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b70:	4b96      	ldr	r3, [pc, #600]	; (8001dcc <HAL_RCC_ClockConfig+0x270>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	2201      	movs	r2, #1
 8001b76:	4013      	ands	r3, r2
 8001b78:	683a      	ldr	r2, [r7, #0]
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d91e      	bls.n	8001bbc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b7e:	4b93      	ldr	r3, [pc, #588]	; (8001dcc <HAL_RCC_ClockConfig+0x270>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	2201      	movs	r2, #1
 8001b84:	4393      	bics	r3, r2
 8001b86:	0019      	movs	r1, r3
 8001b88:	4b90      	ldr	r3, [pc, #576]	; (8001dcc <HAL_RCC_ClockConfig+0x270>)
 8001b8a:	683a      	ldr	r2, [r7, #0]
 8001b8c:	430a      	orrs	r2, r1
 8001b8e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001b90:	f7ff f9b6 	bl	8000f00 <HAL_GetTick>
 8001b94:	0003      	movs	r3, r0
 8001b96:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b98:	e009      	b.n	8001bae <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b9a:	f7ff f9b1 	bl	8000f00 <HAL_GetTick>
 8001b9e:	0002      	movs	r2, r0
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	1ad3      	subs	r3, r2, r3
 8001ba4:	4a8a      	ldr	r2, [pc, #552]	; (8001dd0 <HAL_RCC_ClockConfig+0x274>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d901      	bls.n	8001bae <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001baa:	2303      	movs	r3, #3
 8001bac:	e109      	b.n	8001dc2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bae:	4b87      	ldr	r3, [pc, #540]	; (8001dcc <HAL_RCC_ClockConfig+0x270>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	683a      	ldr	r2, [r7, #0]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d1ee      	bne.n	8001b9a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2202      	movs	r2, #2
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	d009      	beq.n	8001bda <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bc6:	4b83      	ldr	r3, [pc, #524]	; (8001dd4 <HAL_RCC_ClockConfig+0x278>)
 8001bc8:	68db      	ldr	r3, [r3, #12]
 8001bca:	22f0      	movs	r2, #240	; 0xf0
 8001bcc:	4393      	bics	r3, r2
 8001bce:	0019      	movs	r1, r3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	689a      	ldr	r2, [r3, #8]
 8001bd4:	4b7f      	ldr	r3, [pc, #508]	; (8001dd4 <HAL_RCC_ClockConfig+0x278>)
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2201      	movs	r2, #1
 8001be0:	4013      	ands	r3, r2
 8001be2:	d100      	bne.n	8001be6 <HAL_RCC_ClockConfig+0x8a>
 8001be4:	e089      	b.n	8001cfa <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	2b02      	cmp	r3, #2
 8001bec:	d107      	bne.n	8001bfe <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001bee:	4b79      	ldr	r3, [pc, #484]	; (8001dd4 <HAL_RCC_ClockConfig+0x278>)
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	2380      	movs	r3, #128	; 0x80
 8001bf4:	029b      	lsls	r3, r3, #10
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	d120      	bne.n	8001c3c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e0e1      	b.n	8001dc2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	2b03      	cmp	r3, #3
 8001c04:	d107      	bne.n	8001c16 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001c06:	4b73      	ldr	r3, [pc, #460]	; (8001dd4 <HAL_RCC_ClockConfig+0x278>)
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	2380      	movs	r3, #128	; 0x80
 8001c0c:	049b      	lsls	r3, r3, #18
 8001c0e:	4013      	ands	r3, r2
 8001c10:	d114      	bne.n	8001c3c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e0d5      	b.n	8001dc2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d106      	bne.n	8001c2c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c1e:	4b6d      	ldr	r3, [pc, #436]	; (8001dd4 <HAL_RCC_ClockConfig+0x278>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	2204      	movs	r2, #4
 8001c24:	4013      	ands	r3, r2
 8001c26:	d109      	bne.n	8001c3c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e0ca      	b.n	8001dc2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001c2c:	4b69      	ldr	r3, [pc, #420]	; (8001dd4 <HAL_RCC_ClockConfig+0x278>)
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	2380      	movs	r3, #128	; 0x80
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	4013      	ands	r3, r2
 8001c36:	d101      	bne.n	8001c3c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	e0c2      	b.n	8001dc2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c3c:	4b65      	ldr	r3, [pc, #404]	; (8001dd4 <HAL_RCC_ClockConfig+0x278>)
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	2203      	movs	r2, #3
 8001c42:	4393      	bics	r3, r2
 8001c44:	0019      	movs	r1, r3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	685a      	ldr	r2, [r3, #4]
 8001c4a:	4b62      	ldr	r3, [pc, #392]	; (8001dd4 <HAL_RCC_ClockConfig+0x278>)
 8001c4c:	430a      	orrs	r2, r1
 8001c4e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c50:	f7ff f956 	bl	8000f00 <HAL_GetTick>
 8001c54:	0003      	movs	r3, r0
 8001c56:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d111      	bne.n	8001c84 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c60:	e009      	b.n	8001c76 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c62:	f7ff f94d 	bl	8000f00 <HAL_GetTick>
 8001c66:	0002      	movs	r2, r0
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	4a58      	ldr	r2, [pc, #352]	; (8001dd0 <HAL_RCC_ClockConfig+0x274>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d901      	bls.n	8001c76 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001c72:	2303      	movs	r3, #3
 8001c74:	e0a5      	b.n	8001dc2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c76:	4b57      	ldr	r3, [pc, #348]	; (8001dd4 <HAL_RCC_ClockConfig+0x278>)
 8001c78:	68db      	ldr	r3, [r3, #12]
 8001c7a:	220c      	movs	r2, #12
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	2b08      	cmp	r3, #8
 8001c80:	d1ef      	bne.n	8001c62 <HAL_RCC_ClockConfig+0x106>
 8001c82:	e03a      	b.n	8001cfa <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	2b03      	cmp	r3, #3
 8001c8a:	d111      	bne.n	8001cb0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c8c:	e009      	b.n	8001ca2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c8e:	f7ff f937 	bl	8000f00 <HAL_GetTick>
 8001c92:	0002      	movs	r2, r0
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	4a4d      	ldr	r2, [pc, #308]	; (8001dd0 <HAL_RCC_ClockConfig+0x274>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d901      	bls.n	8001ca2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e08f      	b.n	8001dc2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ca2:	4b4c      	ldr	r3, [pc, #304]	; (8001dd4 <HAL_RCC_ClockConfig+0x278>)
 8001ca4:	68db      	ldr	r3, [r3, #12]
 8001ca6:	220c      	movs	r2, #12
 8001ca8:	4013      	ands	r3, r2
 8001caa:	2b0c      	cmp	r3, #12
 8001cac:	d1ef      	bne.n	8001c8e <HAL_RCC_ClockConfig+0x132>
 8001cae:	e024      	b.n	8001cfa <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d11b      	bne.n	8001cf0 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001cb8:	e009      	b.n	8001cce <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cba:	f7ff f921 	bl	8000f00 <HAL_GetTick>
 8001cbe:	0002      	movs	r2, r0
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	4a42      	ldr	r2, [pc, #264]	; (8001dd0 <HAL_RCC_ClockConfig+0x274>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d901      	bls.n	8001cce <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e079      	b.n	8001dc2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001cce:	4b41      	ldr	r3, [pc, #260]	; (8001dd4 <HAL_RCC_ClockConfig+0x278>)
 8001cd0:	68db      	ldr	r3, [r3, #12]
 8001cd2:	220c      	movs	r2, #12
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	2b04      	cmp	r3, #4
 8001cd8:	d1ef      	bne.n	8001cba <HAL_RCC_ClockConfig+0x15e>
 8001cda:	e00e      	b.n	8001cfa <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cdc:	f7ff f910 	bl	8000f00 <HAL_GetTick>
 8001ce0:	0002      	movs	r2, r0
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	4a3a      	ldr	r2, [pc, #232]	; (8001dd0 <HAL_RCC_ClockConfig+0x274>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d901      	bls.n	8001cf0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001cec:	2303      	movs	r3, #3
 8001cee:	e068      	b.n	8001dc2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001cf0:	4b38      	ldr	r3, [pc, #224]	; (8001dd4 <HAL_RCC_ClockConfig+0x278>)
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	220c      	movs	r2, #12
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	d1f0      	bne.n	8001cdc <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001cfa:	4b34      	ldr	r3, [pc, #208]	; (8001dcc <HAL_RCC_ClockConfig+0x270>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2201      	movs	r2, #1
 8001d00:	4013      	ands	r3, r2
 8001d02:	683a      	ldr	r2, [r7, #0]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d21e      	bcs.n	8001d46 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d08:	4b30      	ldr	r3, [pc, #192]	; (8001dcc <HAL_RCC_ClockConfig+0x270>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	4393      	bics	r3, r2
 8001d10:	0019      	movs	r1, r3
 8001d12:	4b2e      	ldr	r3, [pc, #184]	; (8001dcc <HAL_RCC_ClockConfig+0x270>)
 8001d14:	683a      	ldr	r2, [r7, #0]
 8001d16:	430a      	orrs	r2, r1
 8001d18:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001d1a:	f7ff f8f1 	bl	8000f00 <HAL_GetTick>
 8001d1e:	0003      	movs	r3, r0
 8001d20:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d22:	e009      	b.n	8001d38 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d24:	f7ff f8ec 	bl	8000f00 <HAL_GetTick>
 8001d28:	0002      	movs	r2, r0
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	4a28      	ldr	r2, [pc, #160]	; (8001dd0 <HAL_RCC_ClockConfig+0x274>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d901      	bls.n	8001d38 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001d34:	2303      	movs	r3, #3
 8001d36:	e044      	b.n	8001dc2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d38:	4b24      	ldr	r3, [pc, #144]	; (8001dcc <HAL_RCC_ClockConfig+0x270>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	4013      	ands	r3, r2
 8001d40:	683a      	ldr	r2, [r7, #0]
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d1ee      	bne.n	8001d24 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	2204      	movs	r2, #4
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	d009      	beq.n	8001d64 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d50:	4b20      	ldr	r3, [pc, #128]	; (8001dd4 <HAL_RCC_ClockConfig+0x278>)
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	4a20      	ldr	r2, [pc, #128]	; (8001dd8 <HAL_RCC_ClockConfig+0x27c>)
 8001d56:	4013      	ands	r3, r2
 8001d58:	0019      	movs	r1, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	68da      	ldr	r2, [r3, #12]
 8001d5e:	4b1d      	ldr	r3, [pc, #116]	; (8001dd4 <HAL_RCC_ClockConfig+0x278>)
 8001d60:	430a      	orrs	r2, r1
 8001d62:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2208      	movs	r2, #8
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	d00a      	beq.n	8001d84 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d6e:	4b19      	ldr	r3, [pc, #100]	; (8001dd4 <HAL_RCC_ClockConfig+0x278>)
 8001d70:	68db      	ldr	r3, [r3, #12]
 8001d72:	4a1a      	ldr	r2, [pc, #104]	; (8001ddc <HAL_RCC_ClockConfig+0x280>)
 8001d74:	4013      	ands	r3, r2
 8001d76:	0019      	movs	r1, r3
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	691b      	ldr	r3, [r3, #16]
 8001d7c:	00da      	lsls	r2, r3, #3
 8001d7e:	4b15      	ldr	r3, [pc, #84]	; (8001dd4 <HAL_RCC_ClockConfig+0x278>)
 8001d80:	430a      	orrs	r2, r1
 8001d82:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001d84:	f000 f832 	bl	8001dec <HAL_RCC_GetSysClockFreq>
 8001d88:	0001      	movs	r1, r0
 8001d8a:	4b12      	ldr	r3, [pc, #72]	; (8001dd4 <HAL_RCC_ClockConfig+0x278>)
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	091b      	lsrs	r3, r3, #4
 8001d90:	220f      	movs	r2, #15
 8001d92:	4013      	ands	r3, r2
 8001d94:	4a12      	ldr	r2, [pc, #72]	; (8001de0 <HAL_RCC_ClockConfig+0x284>)
 8001d96:	5cd3      	ldrb	r3, [r2, r3]
 8001d98:	000a      	movs	r2, r1
 8001d9a:	40da      	lsrs	r2, r3
 8001d9c:	4b11      	ldr	r3, [pc, #68]	; (8001de4 <HAL_RCC_ClockConfig+0x288>)
 8001d9e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001da0:	4b11      	ldr	r3, [pc, #68]	; (8001de8 <HAL_RCC_ClockConfig+0x28c>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	250b      	movs	r5, #11
 8001da6:	197c      	adds	r4, r7, r5
 8001da8:	0018      	movs	r0, r3
 8001daa:	f7ff f863 	bl	8000e74 <HAL_InitTick>
 8001dae:	0003      	movs	r3, r0
 8001db0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001db2:	197b      	adds	r3, r7, r5
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d002      	beq.n	8001dc0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001dba:	197b      	adds	r3, r7, r5
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	e000      	b.n	8001dc2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001dc0:	2300      	movs	r3, #0
}
 8001dc2:	0018      	movs	r0, r3
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	b004      	add	sp, #16
 8001dc8:	bdb0      	pop	{r4, r5, r7, pc}
 8001dca:	46c0      	nop			; (mov r8, r8)
 8001dcc:	40022000 	.word	0x40022000
 8001dd0:	00001388 	.word	0x00001388
 8001dd4:	40021000 	.word	0x40021000
 8001dd8:	fffff8ff 	.word	0xfffff8ff
 8001ddc:	ffffc7ff 	.word	0xffffc7ff
 8001de0:	08002ccc 	.word	0x08002ccc
 8001de4:	20000104 	.word	0x20000104
 8001de8:	20000108 	.word	0x20000108

08001dec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dec:	b5b0      	push	{r4, r5, r7, lr}
 8001dee:	b08e      	sub	sp, #56	; 0x38
 8001df0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001df2:	4b4c      	ldr	r3, [pc, #304]	; (8001f24 <HAL_RCC_GetSysClockFreq+0x138>)
 8001df4:	68db      	ldr	r3, [r3, #12]
 8001df6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001df8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001dfa:	230c      	movs	r3, #12
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	2b0c      	cmp	r3, #12
 8001e00:	d014      	beq.n	8001e2c <HAL_RCC_GetSysClockFreq+0x40>
 8001e02:	d900      	bls.n	8001e06 <HAL_RCC_GetSysClockFreq+0x1a>
 8001e04:	e07b      	b.n	8001efe <HAL_RCC_GetSysClockFreq+0x112>
 8001e06:	2b04      	cmp	r3, #4
 8001e08:	d002      	beq.n	8001e10 <HAL_RCC_GetSysClockFreq+0x24>
 8001e0a:	2b08      	cmp	r3, #8
 8001e0c:	d00b      	beq.n	8001e26 <HAL_RCC_GetSysClockFreq+0x3a>
 8001e0e:	e076      	b.n	8001efe <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001e10:	4b44      	ldr	r3, [pc, #272]	; (8001f24 <HAL_RCC_GetSysClockFreq+0x138>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	2210      	movs	r2, #16
 8001e16:	4013      	ands	r3, r2
 8001e18:	d002      	beq.n	8001e20 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001e1a:	4b43      	ldr	r3, [pc, #268]	; (8001f28 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001e1c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001e1e:	e07c      	b.n	8001f1a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001e20:	4b42      	ldr	r3, [pc, #264]	; (8001f2c <HAL_RCC_GetSysClockFreq+0x140>)
 8001e22:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001e24:	e079      	b.n	8001f1a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e26:	4b42      	ldr	r3, [pc, #264]	; (8001f30 <HAL_RCC_GetSysClockFreq+0x144>)
 8001e28:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001e2a:	e076      	b.n	8001f1a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001e2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e2e:	0c9a      	lsrs	r2, r3, #18
 8001e30:	230f      	movs	r3, #15
 8001e32:	401a      	ands	r2, r3
 8001e34:	4b3f      	ldr	r3, [pc, #252]	; (8001f34 <HAL_RCC_GetSysClockFreq+0x148>)
 8001e36:	5c9b      	ldrb	r3, [r3, r2]
 8001e38:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001e3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e3c:	0d9a      	lsrs	r2, r3, #22
 8001e3e:	2303      	movs	r3, #3
 8001e40:	4013      	ands	r3, r2
 8001e42:	3301      	adds	r3, #1
 8001e44:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e46:	4b37      	ldr	r3, [pc, #220]	; (8001f24 <HAL_RCC_GetSysClockFreq+0x138>)
 8001e48:	68da      	ldr	r2, [r3, #12]
 8001e4a:	2380      	movs	r3, #128	; 0x80
 8001e4c:	025b      	lsls	r3, r3, #9
 8001e4e:	4013      	ands	r3, r2
 8001e50:	d01a      	beq.n	8001e88 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001e52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e54:	61bb      	str	r3, [r7, #24]
 8001e56:	2300      	movs	r3, #0
 8001e58:	61fb      	str	r3, [r7, #28]
 8001e5a:	4a35      	ldr	r2, [pc, #212]	; (8001f30 <HAL_RCC_GetSysClockFreq+0x144>)
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	69b8      	ldr	r0, [r7, #24]
 8001e60:	69f9      	ldr	r1, [r7, #28]
 8001e62:	f7fe f9fd 	bl	8000260 <__aeabi_lmul>
 8001e66:	0002      	movs	r2, r0
 8001e68:	000b      	movs	r3, r1
 8001e6a:	0010      	movs	r0, r2
 8001e6c:	0019      	movs	r1, r3
 8001e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e70:	613b      	str	r3, [r7, #16]
 8001e72:	2300      	movs	r3, #0
 8001e74:	617b      	str	r3, [r7, #20]
 8001e76:	693a      	ldr	r2, [r7, #16]
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	f7fe f9d1 	bl	8000220 <__aeabi_uldivmod>
 8001e7e:	0002      	movs	r2, r0
 8001e80:	000b      	movs	r3, r1
 8001e82:	0013      	movs	r3, r2
 8001e84:	637b      	str	r3, [r7, #52]	; 0x34
 8001e86:	e037      	b.n	8001ef8 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001e88:	4b26      	ldr	r3, [pc, #152]	; (8001f24 <HAL_RCC_GetSysClockFreq+0x138>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2210      	movs	r2, #16
 8001e8e:	4013      	ands	r3, r2
 8001e90:	d01a      	beq.n	8001ec8 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001e92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e94:	60bb      	str	r3, [r7, #8]
 8001e96:	2300      	movs	r3, #0
 8001e98:	60fb      	str	r3, [r7, #12]
 8001e9a:	4a23      	ldr	r2, [pc, #140]	; (8001f28 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	68b8      	ldr	r0, [r7, #8]
 8001ea0:	68f9      	ldr	r1, [r7, #12]
 8001ea2:	f7fe f9dd 	bl	8000260 <__aeabi_lmul>
 8001ea6:	0002      	movs	r2, r0
 8001ea8:	000b      	movs	r3, r1
 8001eaa:	0010      	movs	r0, r2
 8001eac:	0019      	movs	r1, r3
 8001eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb0:	603b      	str	r3, [r7, #0]
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	607b      	str	r3, [r7, #4]
 8001eb6:	683a      	ldr	r2, [r7, #0]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f7fe f9b1 	bl	8000220 <__aeabi_uldivmod>
 8001ebe:	0002      	movs	r2, r0
 8001ec0:	000b      	movs	r3, r1
 8001ec2:	0013      	movs	r3, r2
 8001ec4:	637b      	str	r3, [r7, #52]	; 0x34
 8001ec6:	e017      	b.n	8001ef8 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001eca:	0018      	movs	r0, r3
 8001ecc:	2300      	movs	r3, #0
 8001ece:	0019      	movs	r1, r3
 8001ed0:	4a16      	ldr	r2, [pc, #88]	; (8001f2c <HAL_RCC_GetSysClockFreq+0x140>)
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	f7fe f9c4 	bl	8000260 <__aeabi_lmul>
 8001ed8:	0002      	movs	r2, r0
 8001eda:	000b      	movs	r3, r1
 8001edc:	0010      	movs	r0, r2
 8001ede:	0019      	movs	r1, r3
 8001ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee2:	001c      	movs	r4, r3
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	001d      	movs	r5, r3
 8001ee8:	0022      	movs	r2, r4
 8001eea:	002b      	movs	r3, r5
 8001eec:	f7fe f998 	bl	8000220 <__aeabi_uldivmod>
 8001ef0:	0002      	movs	r2, r0
 8001ef2:	000b      	movs	r3, r1
 8001ef4:	0013      	movs	r3, r2
 8001ef6:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001ef8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001efa:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001efc:	e00d      	b.n	8001f1a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001efe:	4b09      	ldr	r3, [pc, #36]	; (8001f24 <HAL_RCC_GetSysClockFreq+0x138>)
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	0b5b      	lsrs	r3, r3, #13
 8001f04:	2207      	movs	r2, #7
 8001f06:	4013      	ands	r3, r2
 8001f08:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001f0a:	6a3b      	ldr	r3, [r7, #32]
 8001f0c:	3301      	adds	r3, #1
 8001f0e:	2280      	movs	r2, #128	; 0x80
 8001f10:	0212      	lsls	r2, r2, #8
 8001f12:	409a      	lsls	r2, r3
 8001f14:	0013      	movs	r3, r2
 8001f16:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001f18:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001f1c:	0018      	movs	r0, r3
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	b00e      	add	sp, #56	; 0x38
 8001f22:	bdb0      	pop	{r4, r5, r7, pc}
 8001f24:	40021000 	.word	0x40021000
 8001f28:	003d0900 	.word	0x003d0900
 8001f2c:	00f42400 	.word	0x00f42400
 8001f30:	007a1200 	.word	0x007a1200
 8001f34:	08002ce4 	.word	0x08002ce4

08001f38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f3c:	4b02      	ldr	r3, [pc, #8]	; (8001f48 <HAL_RCC_GetHCLKFreq+0x10>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
}
 8001f40:	0018      	movs	r0, r3
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	46c0      	nop			; (mov r8, r8)
 8001f48:	20000104 	.word	0x20000104

08001f4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f50:	f7ff fff2 	bl	8001f38 <HAL_RCC_GetHCLKFreq>
 8001f54:	0001      	movs	r1, r0
 8001f56:	4b06      	ldr	r3, [pc, #24]	; (8001f70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f58:	68db      	ldr	r3, [r3, #12]
 8001f5a:	0a1b      	lsrs	r3, r3, #8
 8001f5c:	2207      	movs	r2, #7
 8001f5e:	4013      	ands	r3, r2
 8001f60:	4a04      	ldr	r2, [pc, #16]	; (8001f74 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f62:	5cd3      	ldrb	r3, [r2, r3]
 8001f64:	40d9      	lsrs	r1, r3
 8001f66:	000b      	movs	r3, r1
}
 8001f68:	0018      	movs	r0, r3
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	46c0      	nop			; (mov r8, r8)
 8001f70:	40021000 	.word	0x40021000
 8001f74:	08002cdc 	.word	0x08002cdc

08001f78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f7c:	f7ff ffdc 	bl	8001f38 <HAL_RCC_GetHCLKFreq>
 8001f80:	0001      	movs	r1, r0
 8001f82:	4b06      	ldr	r3, [pc, #24]	; (8001f9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f84:	68db      	ldr	r3, [r3, #12]
 8001f86:	0adb      	lsrs	r3, r3, #11
 8001f88:	2207      	movs	r2, #7
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	4a04      	ldr	r2, [pc, #16]	; (8001fa0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001f8e:	5cd3      	ldrb	r3, [r2, r3]
 8001f90:	40d9      	lsrs	r1, r3
 8001f92:	000b      	movs	r3, r1
}
 8001f94:	0018      	movs	r0, r3
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	46c0      	nop			; (mov r8, r8)
 8001f9c:	40021000 	.word	0x40021000
 8001fa0:	08002cdc 	.word	0x08002cdc

08001fa4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b086      	sub	sp, #24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001fac:	2317      	movs	r3, #23
 8001fae:	18fb      	adds	r3, r7, r3
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	2220      	movs	r2, #32
 8001fba:	4013      	ands	r3, r2
 8001fbc:	d106      	bne.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	2380      	movs	r3, #128	; 0x80
 8001fc4:	011b      	lsls	r3, r3, #4
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	d100      	bne.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x28>
 8001fca:	e0d9      	b.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fcc:	4ba4      	ldr	r3, [pc, #656]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001fce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001fd0:	2380      	movs	r3, #128	; 0x80
 8001fd2:	055b      	lsls	r3, r3, #21
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	d10a      	bne.n	8001fee <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fd8:	4ba1      	ldr	r3, [pc, #644]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001fda:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001fdc:	4ba0      	ldr	r3, [pc, #640]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001fde:	2180      	movs	r1, #128	; 0x80
 8001fe0:	0549      	lsls	r1, r1, #21
 8001fe2:	430a      	orrs	r2, r1
 8001fe4:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001fe6:	2317      	movs	r3, #23
 8001fe8:	18fb      	adds	r3, r7, r3
 8001fea:	2201      	movs	r2, #1
 8001fec:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fee:	4b9d      	ldr	r3, [pc, #628]	; (8002264 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	2380      	movs	r3, #128	; 0x80
 8001ff4:	005b      	lsls	r3, r3, #1
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	d11a      	bne.n	8002030 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ffa:	4b9a      	ldr	r3, [pc, #616]	; (8002264 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	4b99      	ldr	r3, [pc, #612]	; (8002264 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8002000:	2180      	movs	r1, #128	; 0x80
 8002002:	0049      	lsls	r1, r1, #1
 8002004:	430a      	orrs	r2, r1
 8002006:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002008:	f7fe ff7a 	bl	8000f00 <HAL_GetTick>
 800200c:	0003      	movs	r3, r0
 800200e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002010:	e008      	b.n	8002024 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002012:	f7fe ff75 	bl	8000f00 <HAL_GetTick>
 8002016:	0002      	movs	r2, r0
 8002018:	693b      	ldr	r3, [r7, #16]
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	2b64      	cmp	r3, #100	; 0x64
 800201e:	d901      	bls.n	8002024 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002020:	2303      	movs	r3, #3
 8002022:	e118      	b.n	8002256 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002024:	4b8f      	ldr	r3, [pc, #572]	; (8002264 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	2380      	movs	r3, #128	; 0x80
 800202a:	005b      	lsls	r3, r3, #1
 800202c:	4013      	ands	r3, r2
 800202e:	d0f0      	beq.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002030:	4b8b      	ldr	r3, [pc, #556]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	23c0      	movs	r3, #192	; 0xc0
 8002036:	039b      	lsls	r3, r3, #14
 8002038:	4013      	ands	r3, r2
 800203a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	685a      	ldr	r2, [r3, #4]
 8002040:	23c0      	movs	r3, #192	; 0xc0
 8002042:	039b      	lsls	r3, r3, #14
 8002044:	4013      	ands	r3, r2
 8002046:	68fa      	ldr	r2, [r7, #12]
 8002048:	429a      	cmp	r2, r3
 800204a:	d107      	bne.n	800205c <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	689a      	ldr	r2, [r3, #8]
 8002050:	23c0      	movs	r3, #192	; 0xc0
 8002052:	039b      	lsls	r3, r3, #14
 8002054:	4013      	ands	r3, r2
 8002056:	68fa      	ldr	r2, [r7, #12]
 8002058:	429a      	cmp	r2, r3
 800205a:	d013      	beq.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	685a      	ldr	r2, [r3, #4]
 8002060:	23c0      	movs	r3, #192	; 0xc0
 8002062:	029b      	lsls	r3, r3, #10
 8002064:	401a      	ands	r2, r3
 8002066:	23c0      	movs	r3, #192	; 0xc0
 8002068:	029b      	lsls	r3, r3, #10
 800206a:	429a      	cmp	r2, r3
 800206c:	d10a      	bne.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800206e:	4b7c      	ldr	r3, [pc, #496]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	2380      	movs	r3, #128	; 0x80
 8002074:	029b      	lsls	r3, r3, #10
 8002076:	401a      	ands	r2, r3
 8002078:	2380      	movs	r3, #128	; 0x80
 800207a:	029b      	lsls	r3, r3, #10
 800207c:	429a      	cmp	r2, r3
 800207e:	d101      	bne.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	e0e8      	b.n	8002256 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002084:	4b76      	ldr	r3, [pc, #472]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002086:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002088:	23c0      	movs	r3, #192	; 0xc0
 800208a:	029b      	lsls	r3, r3, #10
 800208c:	4013      	ands	r3, r2
 800208e:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d049      	beq.n	800212a <HAL_RCCEx_PeriphCLKConfig+0x186>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	685a      	ldr	r2, [r3, #4]
 800209a:	23c0      	movs	r3, #192	; 0xc0
 800209c:	029b      	lsls	r3, r3, #10
 800209e:	4013      	ands	r3, r2
 80020a0:	68fa      	ldr	r2, [r7, #12]
 80020a2:	429a      	cmp	r2, r3
 80020a4:	d004      	beq.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	2220      	movs	r2, #32
 80020ac:	4013      	ands	r3, r2
 80020ae:	d10d      	bne.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	689a      	ldr	r2, [r3, #8]
 80020b4:	23c0      	movs	r3, #192	; 0xc0
 80020b6:	029b      	lsls	r3, r3, #10
 80020b8:	4013      	ands	r3, r2
 80020ba:	68fa      	ldr	r2, [r7, #12]
 80020bc:	429a      	cmp	r2, r3
 80020be:	d034      	beq.n	800212a <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	2380      	movs	r3, #128	; 0x80
 80020c6:	011b      	lsls	r3, r3, #4
 80020c8:	4013      	ands	r3, r2
 80020ca:	d02e      	beq.n	800212a <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80020cc:	4b64      	ldr	r3, [pc, #400]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80020ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020d0:	4a65      	ldr	r2, [pc, #404]	; (8002268 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020d2:	4013      	ands	r3, r2
 80020d4:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80020d6:	4b62      	ldr	r3, [pc, #392]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80020d8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020da:	4b61      	ldr	r3, [pc, #388]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80020dc:	2180      	movs	r1, #128	; 0x80
 80020de:	0309      	lsls	r1, r1, #12
 80020e0:	430a      	orrs	r2, r1
 80020e2:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80020e4:	4b5e      	ldr	r3, [pc, #376]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80020e6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020e8:	4b5d      	ldr	r3, [pc, #372]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80020ea:	4960      	ldr	r1, [pc, #384]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80020ec:	400a      	ands	r2, r1
 80020ee:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80020f0:	4b5b      	ldr	r3, [pc, #364]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80020f2:	68fa      	ldr	r2, [r7, #12]
 80020f4:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80020f6:	68fa      	ldr	r2, [r7, #12]
 80020f8:	2380      	movs	r3, #128	; 0x80
 80020fa:	005b      	lsls	r3, r3, #1
 80020fc:	4013      	ands	r3, r2
 80020fe:	d014      	beq.n	800212a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002100:	f7fe fefe 	bl	8000f00 <HAL_GetTick>
 8002104:	0003      	movs	r3, r0
 8002106:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002108:	e009      	b.n	800211e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800210a:	f7fe fef9 	bl	8000f00 <HAL_GetTick>
 800210e:	0002      	movs	r2, r0
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	1ad3      	subs	r3, r2, r3
 8002114:	4a56      	ldr	r2, [pc, #344]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d901      	bls.n	800211e <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	e09b      	b.n	8002256 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800211e:	4b50      	ldr	r3, [pc, #320]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002120:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002122:	2380      	movs	r3, #128	; 0x80
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	4013      	ands	r3, r2
 8002128:	d0ef      	beq.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685a      	ldr	r2, [r3, #4]
 800212e:	23c0      	movs	r3, #192	; 0xc0
 8002130:	029b      	lsls	r3, r3, #10
 8002132:	401a      	ands	r2, r3
 8002134:	23c0      	movs	r3, #192	; 0xc0
 8002136:	029b      	lsls	r3, r3, #10
 8002138:	429a      	cmp	r2, r3
 800213a:	d10c      	bne.n	8002156 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 800213c:	4b48      	ldr	r3, [pc, #288]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a4c      	ldr	r2, [pc, #304]	; (8002274 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8002142:	4013      	ands	r3, r2
 8002144:	0019      	movs	r1, r3
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	685a      	ldr	r2, [r3, #4]
 800214a:	23c0      	movs	r3, #192	; 0xc0
 800214c:	039b      	lsls	r3, r3, #14
 800214e:	401a      	ands	r2, r3
 8002150:	4b43      	ldr	r3, [pc, #268]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002152:	430a      	orrs	r2, r1
 8002154:	601a      	str	r2, [r3, #0]
 8002156:	4b42      	ldr	r3, [pc, #264]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002158:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	685a      	ldr	r2, [r3, #4]
 800215e:	23c0      	movs	r3, #192	; 0xc0
 8002160:	029b      	lsls	r3, r3, #10
 8002162:	401a      	ands	r2, r3
 8002164:	4b3e      	ldr	r3, [pc, #248]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002166:	430a      	orrs	r2, r1
 8002168:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800216a:	2317      	movs	r3, #23
 800216c:	18fb      	adds	r3, r7, r3
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	2b01      	cmp	r3, #1
 8002172:	d105      	bne.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002174:	4b3a      	ldr	r3, [pc, #232]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002176:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002178:	4b39      	ldr	r3, [pc, #228]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800217a:	493f      	ldr	r1, [pc, #252]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800217c:	400a      	ands	r2, r1
 800217e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2201      	movs	r2, #1
 8002186:	4013      	ands	r3, r2
 8002188:	d009      	beq.n	800219e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800218a:	4b35      	ldr	r3, [pc, #212]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800218c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800218e:	2203      	movs	r2, #3
 8002190:	4393      	bics	r3, r2
 8002192:	0019      	movs	r1, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	68da      	ldr	r2, [r3, #12]
 8002198:	4b31      	ldr	r3, [pc, #196]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800219a:	430a      	orrs	r2, r1
 800219c:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	2202      	movs	r2, #2
 80021a4:	4013      	ands	r3, r2
 80021a6:	d009      	beq.n	80021bc <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80021a8:	4b2d      	ldr	r3, [pc, #180]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80021aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ac:	220c      	movs	r2, #12
 80021ae:	4393      	bics	r3, r2
 80021b0:	0019      	movs	r1, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	691a      	ldr	r2, [r3, #16]
 80021b6:	4b2a      	ldr	r3, [pc, #168]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80021b8:	430a      	orrs	r2, r1
 80021ba:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2204      	movs	r2, #4
 80021c2:	4013      	ands	r3, r2
 80021c4:	d009      	beq.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80021c6:	4b26      	ldr	r3, [pc, #152]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80021c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ca:	4a2c      	ldr	r2, [pc, #176]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80021cc:	4013      	ands	r3, r2
 80021ce:	0019      	movs	r1, r3
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	695a      	ldr	r2, [r3, #20]
 80021d4:	4b22      	ldr	r3, [pc, #136]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80021d6:	430a      	orrs	r2, r1
 80021d8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2208      	movs	r2, #8
 80021e0:	4013      	ands	r3, r2
 80021e2:	d009      	beq.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80021e4:	4b1e      	ldr	r3, [pc, #120]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80021e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021e8:	4a25      	ldr	r2, [pc, #148]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80021ea:	4013      	ands	r3, r2
 80021ec:	0019      	movs	r1, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	699a      	ldr	r2, [r3, #24]
 80021f2:	4b1b      	ldr	r3, [pc, #108]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80021f4:	430a      	orrs	r2, r1
 80021f6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	2380      	movs	r3, #128	; 0x80
 80021fe:	005b      	lsls	r3, r3, #1
 8002200:	4013      	ands	r3, r2
 8002202:	d009      	beq.n	8002218 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002204:	4b16      	ldr	r3, [pc, #88]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002206:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002208:	4a17      	ldr	r2, [pc, #92]	; (8002268 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800220a:	4013      	ands	r3, r2
 800220c:	0019      	movs	r1, r3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	69da      	ldr	r2, [r3, #28]
 8002212:	4b13      	ldr	r3, [pc, #76]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002214:	430a      	orrs	r2, r1
 8002216:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2240      	movs	r2, #64	; 0x40
 800221e:	4013      	ands	r3, r2
 8002220:	d009      	beq.n	8002236 <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002222:	4b0f      	ldr	r3, [pc, #60]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002226:	4a17      	ldr	r2, [pc, #92]	; (8002284 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002228:	4013      	ands	r3, r2
 800222a:	0019      	movs	r1, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002230:	4b0b      	ldr	r3, [pc, #44]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002232:	430a      	orrs	r2, r1
 8002234:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	2280      	movs	r2, #128	; 0x80
 800223c:	4013      	ands	r3, r2
 800223e:	d009      	beq.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002240:	4b07      	ldr	r3, [pc, #28]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002242:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002244:	4a10      	ldr	r2, [pc, #64]	; (8002288 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002246:	4013      	ands	r3, r2
 8002248:	0019      	movs	r1, r3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6a1a      	ldr	r2, [r3, #32]
 800224e:	4b04      	ldr	r3, [pc, #16]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002250:	430a      	orrs	r2, r1
 8002252:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002254:	2300      	movs	r3, #0
}
 8002256:	0018      	movs	r0, r3
 8002258:	46bd      	mov	sp, r7
 800225a:	b006      	add	sp, #24
 800225c:	bd80      	pop	{r7, pc}
 800225e:	46c0      	nop			; (mov r8, r8)
 8002260:	40021000 	.word	0x40021000
 8002264:	40007000 	.word	0x40007000
 8002268:	fffcffff 	.word	0xfffcffff
 800226c:	fff7ffff 	.word	0xfff7ffff
 8002270:	00001388 	.word	0x00001388
 8002274:	ffcfffff 	.word	0xffcfffff
 8002278:	efffffff 	.word	0xefffffff
 800227c:	fffff3ff 	.word	0xfffff3ff
 8002280:	ffffcfff 	.word	0xffffcfff
 8002284:	fbffffff 	.word	0xfbffffff
 8002288:	fff3ffff 	.word	0xfff3ffff

0800228c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d101      	bne.n	800229e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e044      	b.n	8002328 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d107      	bne.n	80022b6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2274      	movs	r2, #116	; 0x74
 80022aa:	2100      	movs	r1, #0
 80022ac:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	0018      	movs	r0, r3
 80022b2:	f7fe fd03 	bl	8000cbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2224      	movs	r2, #36	; 0x24
 80022ba:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	2101      	movs	r1, #1
 80022c8:	438a      	bics	r2, r1
 80022ca:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	0018      	movs	r0, r3
 80022d0:	f000 f830 	bl	8002334 <UART_SetConfig>
 80022d4:	0003      	movs	r3, r0
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	d101      	bne.n	80022de <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e024      	b.n	8002328 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d003      	beq.n	80022ee <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	0018      	movs	r0, r3
 80022ea:	f000 fae1 	bl	80028b0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	685a      	ldr	r2, [r3, #4]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	490d      	ldr	r1, [pc, #52]	; (8002330 <HAL_UART_Init+0xa4>)
 80022fa:	400a      	ands	r2, r1
 80022fc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	689a      	ldr	r2, [r3, #8]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	212a      	movs	r1, #42	; 0x2a
 800230a:	438a      	bics	r2, r1
 800230c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2101      	movs	r1, #1
 800231a:	430a      	orrs	r2, r1
 800231c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	0018      	movs	r0, r3
 8002322:	f000 fb79 	bl	8002a18 <UART_CheckIdleState>
 8002326:	0003      	movs	r3, r0
}
 8002328:	0018      	movs	r0, r3
 800232a:	46bd      	mov	sp, r7
 800232c:	b002      	add	sp, #8
 800232e:	bd80      	pop	{r7, pc}
 8002330:	ffffb7ff 	.word	0xffffb7ff

08002334 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002334:	b5b0      	push	{r4, r5, r7, lr}
 8002336:	b08e      	sub	sp, #56	; 0x38
 8002338:	af00      	add	r7, sp, #0
 800233a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800233c:	231a      	movs	r3, #26
 800233e:	2218      	movs	r2, #24
 8002340:	4694      	mov	ip, r2
 8002342:	44bc      	add	ip, r7
 8002344:	4463      	add	r3, ip
 8002346:	2200      	movs	r2, #0
 8002348:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	689a      	ldr	r2, [r3, #8]
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	691b      	ldr	r3, [r3, #16]
 8002352:	431a      	orrs	r2, r3
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	695b      	ldr	r3, [r3, #20]
 8002358:	431a      	orrs	r2, r3
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	69db      	ldr	r3, [r3, #28]
 800235e:	4313      	orrs	r3, r2
 8002360:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4ab0      	ldr	r2, [pc, #704]	; (800262c <UART_SetConfig+0x2f8>)
 800236a:	4013      	ands	r3, r2
 800236c:	0019      	movs	r1, r3
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002374:	430a      	orrs	r2, r1
 8002376:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	4aac      	ldr	r2, [pc, #688]	; (8002630 <UART_SetConfig+0x2fc>)
 8002380:	4013      	ands	r3, r2
 8002382:	0019      	movs	r1, r3
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	68da      	ldr	r2, [r3, #12]
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	430a      	orrs	r2, r1
 800238e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	699b      	ldr	r3, [r3, #24]
 8002394:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4aa6      	ldr	r2, [pc, #664]	; (8002634 <UART_SetConfig+0x300>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d004      	beq.n	80023aa <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80023a0:	69fb      	ldr	r3, [r7, #28]
 80023a2:	6a1b      	ldr	r3, [r3, #32]
 80023a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80023a6:	4313      	orrs	r3, r2
 80023a8:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	4aa1      	ldr	r2, [pc, #644]	; (8002638 <UART_SetConfig+0x304>)
 80023b2:	4013      	ands	r3, r2
 80023b4:	0019      	movs	r1, r3
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80023bc:	430a      	orrs	r2, r1
 80023be:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a9d      	ldr	r2, [pc, #628]	; (800263c <UART_SetConfig+0x308>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d136      	bne.n	8002438 <UART_SetConfig+0x104>
 80023ca:	4b9d      	ldr	r3, [pc, #628]	; (8002640 <UART_SetConfig+0x30c>)
 80023cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023ce:	2203      	movs	r2, #3
 80023d0:	4013      	ands	r3, r2
 80023d2:	2b03      	cmp	r3, #3
 80023d4:	d020      	beq.n	8002418 <UART_SetConfig+0xe4>
 80023d6:	d827      	bhi.n	8002428 <UART_SetConfig+0xf4>
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d00d      	beq.n	80023f8 <UART_SetConfig+0xc4>
 80023dc:	d824      	bhi.n	8002428 <UART_SetConfig+0xf4>
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d002      	beq.n	80023e8 <UART_SetConfig+0xb4>
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d010      	beq.n	8002408 <UART_SetConfig+0xd4>
 80023e6:	e01f      	b.n	8002428 <UART_SetConfig+0xf4>
 80023e8:	231b      	movs	r3, #27
 80023ea:	2218      	movs	r2, #24
 80023ec:	4694      	mov	ip, r2
 80023ee:	44bc      	add	ip, r7
 80023f0:	4463      	add	r3, ip
 80023f2:	2201      	movs	r2, #1
 80023f4:	701a      	strb	r2, [r3, #0]
 80023f6:	e0c5      	b.n	8002584 <UART_SetConfig+0x250>
 80023f8:	231b      	movs	r3, #27
 80023fa:	2218      	movs	r2, #24
 80023fc:	4694      	mov	ip, r2
 80023fe:	44bc      	add	ip, r7
 8002400:	4463      	add	r3, ip
 8002402:	2202      	movs	r2, #2
 8002404:	701a      	strb	r2, [r3, #0]
 8002406:	e0bd      	b.n	8002584 <UART_SetConfig+0x250>
 8002408:	231b      	movs	r3, #27
 800240a:	2218      	movs	r2, #24
 800240c:	4694      	mov	ip, r2
 800240e:	44bc      	add	ip, r7
 8002410:	4463      	add	r3, ip
 8002412:	2204      	movs	r2, #4
 8002414:	701a      	strb	r2, [r3, #0]
 8002416:	e0b5      	b.n	8002584 <UART_SetConfig+0x250>
 8002418:	231b      	movs	r3, #27
 800241a:	2218      	movs	r2, #24
 800241c:	4694      	mov	ip, r2
 800241e:	44bc      	add	ip, r7
 8002420:	4463      	add	r3, ip
 8002422:	2208      	movs	r2, #8
 8002424:	701a      	strb	r2, [r3, #0]
 8002426:	e0ad      	b.n	8002584 <UART_SetConfig+0x250>
 8002428:	231b      	movs	r3, #27
 800242a:	2218      	movs	r2, #24
 800242c:	4694      	mov	ip, r2
 800242e:	44bc      	add	ip, r7
 8002430:	4463      	add	r3, ip
 8002432:	2210      	movs	r2, #16
 8002434:	701a      	strb	r2, [r3, #0]
 8002436:	e0a5      	b.n	8002584 <UART_SetConfig+0x250>
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a81      	ldr	r2, [pc, #516]	; (8002644 <UART_SetConfig+0x310>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d136      	bne.n	80024b0 <UART_SetConfig+0x17c>
 8002442:	4b7f      	ldr	r3, [pc, #508]	; (8002640 <UART_SetConfig+0x30c>)
 8002444:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002446:	220c      	movs	r2, #12
 8002448:	4013      	ands	r3, r2
 800244a:	2b0c      	cmp	r3, #12
 800244c:	d020      	beq.n	8002490 <UART_SetConfig+0x15c>
 800244e:	d827      	bhi.n	80024a0 <UART_SetConfig+0x16c>
 8002450:	2b08      	cmp	r3, #8
 8002452:	d00d      	beq.n	8002470 <UART_SetConfig+0x13c>
 8002454:	d824      	bhi.n	80024a0 <UART_SetConfig+0x16c>
 8002456:	2b00      	cmp	r3, #0
 8002458:	d002      	beq.n	8002460 <UART_SetConfig+0x12c>
 800245a:	2b04      	cmp	r3, #4
 800245c:	d010      	beq.n	8002480 <UART_SetConfig+0x14c>
 800245e:	e01f      	b.n	80024a0 <UART_SetConfig+0x16c>
 8002460:	231b      	movs	r3, #27
 8002462:	2218      	movs	r2, #24
 8002464:	4694      	mov	ip, r2
 8002466:	44bc      	add	ip, r7
 8002468:	4463      	add	r3, ip
 800246a:	2200      	movs	r2, #0
 800246c:	701a      	strb	r2, [r3, #0]
 800246e:	e089      	b.n	8002584 <UART_SetConfig+0x250>
 8002470:	231b      	movs	r3, #27
 8002472:	2218      	movs	r2, #24
 8002474:	4694      	mov	ip, r2
 8002476:	44bc      	add	ip, r7
 8002478:	4463      	add	r3, ip
 800247a:	2202      	movs	r2, #2
 800247c:	701a      	strb	r2, [r3, #0]
 800247e:	e081      	b.n	8002584 <UART_SetConfig+0x250>
 8002480:	231b      	movs	r3, #27
 8002482:	2218      	movs	r2, #24
 8002484:	4694      	mov	ip, r2
 8002486:	44bc      	add	ip, r7
 8002488:	4463      	add	r3, ip
 800248a:	2204      	movs	r2, #4
 800248c:	701a      	strb	r2, [r3, #0]
 800248e:	e079      	b.n	8002584 <UART_SetConfig+0x250>
 8002490:	231b      	movs	r3, #27
 8002492:	2218      	movs	r2, #24
 8002494:	4694      	mov	ip, r2
 8002496:	44bc      	add	ip, r7
 8002498:	4463      	add	r3, ip
 800249a:	2208      	movs	r2, #8
 800249c:	701a      	strb	r2, [r3, #0]
 800249e:	e071      	b.n	8002584 <UART_SetConfig+0x250>
 80024a0:	231b      	movs	r3, #27
 80024a2:	2218      	movs	r2, #24
 80024a4:	4694      	mov	ip, r2
 80024a6:	44bc      	add	ip, r7
 80024a8:	4463      	add	r3, ip
 80024aa:	2210      	movs	r2, #16
 80024ac:	701a      	strb	r2, [r3, #0]
 80024ae:	e069      	b.n	8002584 <UART_SetConfig+0x250>
 80024b0:	69fb      	ldr	r3, [r7, #28]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a64      	ldr	r2, [pc, #400]	; (8002648 <UART_SetConfig+0x314>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d107      	bne.n	80024ca <UART_SetConfig+0x196>
 80024ba:	231b      	movs	r3, #27
 80024bc:	2218      	movs	r2, #24
 80024be:	4694      	mov	ip, r2
 80024c0:	44bc      	add	ip, r7
 80024c2:	4463      	add	r3, ip
 80024c4:	2200      	movs	r2, #0
 80024c6:	701a      	strb	r2, [r3, #0]
 80024c8:	e05c      	b.n	8002584 <UART_SetConfig+0x250>
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a5f      	ldr	r2, [pc, #380]	; (800264c <UART_SetConfig+0x318>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d107      	bne.n	80024e4 <UART_SetConfig+0x1b0>
 80024d4:	231b      	movs	r3, #27
 80024d6:	2218      	movs	r2, #24
 80024d8:	4694      	mov	ip, r2
 80024da:	44bc      	add	ip, r7
 80024dc:	4463      	add	r3, ip
 80024de:	2200      	movs	r2, #0
 80024e0:	701a      	strb	r2, [r3, #0]
 80024e2:	e04f      	b.n	8002584 <UART_SetConfig+0x250>
 80024e4:	69fb      	ldr	r3, [r7, #28]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a52      	ldr	r2, [pc, #328]	; (8002634 <UART_SetConfig+0x300>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d143      	bne.n	8002576 <UART_SetConfig+0x242>
 80024ee:	4b54      	ldr	r3, [pc, #336]	; (8002640 <UART_SetConfig+0x30c>)
 80024f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80024f2:	23c0      	movs	r3, #192	; 0xc0
 80024f4:	011b      	lsls	r3, r3, #4
 80024f6:	4013      	ands	r3, r2
 80024f8:	22c0      	movs	r2, #192	; 0xc0
 80024fa:	0112      	lsls	r2, r2, #4
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d02a      	beq.n	8002556 <UART_SetConfig+0x222>
 8002500:	22c0      	movs	r2, #192	; 0xc0
 8002502:	0112      	lsls	r2, r2, #4
 8002504:	4293      	cmp	r3, r2
 8002506:	d82e      	bhi.n	8002566 <UART_SetConfig+0x232>
 8002508:	2280      	movs	r2, #128	; 0x80
 800250a:	0112      	lsls	r2, r2, #4
 800250c:	4293      	cmp	r3, r2
 800250e:	d012      	beq.n	8002536 <UART_SetConfig+0x202>
 8002510:	2280      	movs	r2, #128	; 0x80
 8002512:	0112      	lsls	r2, r2, #4
 8002514:	4293      	cmp	r3, r2
 8002516:	d826      	bhi.n	8002566 <UART_SetConfig+0x232>
 8002518:	2b00      	cmp	r3, #0
 800251a:	d004      	beq.n	8002526 <UART_SetConfig+0x1f2>
 800251c:	2280      	movs	r2, #128	; 0x80
 800251e:	00d2      	lsls	r2, r2, #3
 8002520:	4293      	cmp	r3, r2
 8002522:	d010      	beq.n	8002546 <UART_SetConfig+0x212>
 8002524:	e01f      	b.n	8002566 <UART_SetConfig+0x232>
 8002526:	231b      	movs	r3, #27
 8002528:	2218      	movs	r2, #24
 800252a:	4694      	mov	ip, r2
 800252c:	44bc      	add	ip, r7
 800252e:	4463      	add	r3, ip
 8002530:	2200      	movs	r2, #0
 8002532:	701a      	strb	r2, [r3, #0]
 8002534:	e026      	b.n	8002584 <UART_SetConfig+0x250>
 8002536:	231b      	movs	r3, #27
 8002538:	2218      	movs	r2, #24
 800253a:	4694      	mov	ip, r2
 800253c:	44bc      	add	ip, r7
 800253e:	4463      	add	r3, ip
 8002540:	2202      	movs	r2, #2
 8002542:	701a      	strb	r2, [r3, #0]
 8002544:	e01e      	b.n	8002584 <UART_SetConfig+0x250>
 8002546:	231b      	movs	r3, #27
 8002548:	2218      	movs	r2, #24
 800254a:	4694      	mov	ip, r2
 800254c:	44bc      	add	ip, r7
 800254e:	4463      	add	r3, ip
 8002550:	2204      	movs	r2, #4
 8002552:	701a      	strb	r2, [r3, #0]
 8002554:	e016      	b.n	8002584 <UART_SetConfig+0x250>
 8002556:	231b      	movs	r3, #27
 8002558:	2218      	movs	r2, #24
 800255a:	4694      	mov	ip, r2
 800255c:	44bc      	add	ip, r7
 800255e:	4463      	add	r3, ip
 8002560:	2208      	movs	r2, #8
 8002562:	701a      	strb	r2, [r3, #0]
 8002564:	e00e      	b.n	8002584 <UART_SetConfig+0x250>
 8002566:	231b      	movs	r3, #27
 8002568:	2218      	movs	r2, #24
 800256a:	4694      	mov	ip, r2
 800256c:	44bc      	add	ip, r7
 800256e:	4463      	add	r3, ip
 8002570:	2210      	movs	r2, #16
 8002572:	701a      	strb	r2, [r3, #0]
 8002574:	e006      	b.n	8002584 <UART_SetConfig+0x250>
 8002576:	231b      	movs	r3, #27
 8002578:	2218      	movs	r2, #24
 800257a:	4694      	mov	ip, r2
 800257c:	44bc      	add	ip, r7
 800257e:	4463      	add	r3, ip
 8002580:	2210      	movs	r2, #16
 8002582:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002584:	69fb      	ldr	r3, [r7, #28]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a2a      	ldr	r2, [pc, #168]	; (8002634 <UART_SetConfig+0x300>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d000      	beq.n	8002590 <UART_SetConfig+0x25c>
 800258e:	e09e      	b.n	80026ce <UART_SetConfig+0x39a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002590:	231b      	movs	r3, #27
 8002592:	2218      	movs	r2, #24
 8002594:	4694      	mov	ip, r2
 8002596:	44bc      	add	ip, r7
 8002598:	4463      	add	r3, ip
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	2b08      	cmp	r3, #8
 800259e:	d01d      	beq.n	80025dc <UART_SetConfig+0x2a8>
 80025a0:	dc20      	bgt.n	80025e4 <UART_SetConfig+0x2b0>
 80025a2:	2b04      	cmp	r3, #4
 80025a4:	d015      	beq.n	80025d2 <UART_SetConfig+0x29e>
 80025a6:	dc1d      	bgt.n	80025e4 <UART_SetConfig+0x2b0>
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d002      	beq.n	80025b2 <UART_SetConfig+0x27e>
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	d005      	beq.n	80025bc <UART_SetConfig+0x288>
 80025b0:	e018      	b.n	80025e4 <UART_SetConfig+0x2b0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80025b2:	f7ff fccb 	bl	8001f4c <HAL_RCC_GetPCLK1Freq>
 80025b6:	0003      	movs	r3, r0
 80025b8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80025ba:	e01d      	b.n	80025f8 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80025bc:	4b20      	ldr	r3, [pc, #128]	; (8002640 <UART_SetConfig+0x30c>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	2210      	movs	r2, #16
 80025c2:	4013      	ands	r3, r2
 80025c4:	d002      	beq.n	80025cc <UART_SetConfig+0x298>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80025c6:	4b22      	ldr	r3, [pc, #136]	; (8002650 <UART_SetConfig+0x31c>)
 80025c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80025ca:	e015      	b.n	80025f8 <UART_SetConfig+0x2c4>
          pclk = (uint32_t) HSI_VALUE;
 80025cc:	4b21      	ldr	r3, [pc, #132]	; (8002654 <UART_SetConfig+0x320>)
 80025ce:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80025d0:	e012      	b.n	80025f8 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80025d2:	f7ff fc0b 	bl	8001dec <HAL_RCC_GetSysClockFreq>
 80025d6:	0003      	movs	r3, r0
 80025d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80025da:	e00d      	b.n	80025f8 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80025dc:	2380      	movs	r3, #128	; 0x80
 80025de:	021b      	lsls	r3, r3, #8
 80025e0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80025e2:	e009      	b.n	80025f8 <UART_SetConfig+0x2c4>
      default:
        pclk = 0U;
 80025e4:	2300      	movs	r3, #0
 80025e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80025e8:	231a      	movs	r3, #26
 80025ea:	2218      	movs	r2, #24
 80025ec:	4694      	mov	ip, r2
 80025ee:	44bc      	add	ip, r7
 80025f0:	4463      	add	r3, ip
 80025f2:	2201      	movs	r2, #1
 80025f4:	701a      	strb	r2, [r3, #0]
        break;
 80025f6:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80025f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d100      	bne.n	8002600 <UART_SetConfig+0x2cc>
 80025fe:	e13c      	b.n	800287a <UART_SetConfig+0x546>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002600:	69fb      	ldr	r3, [r7, #28]
 8002602:	685a      	ldr	r2, [r3, #4]
 8002604:	0013      	movs	r3, r2
 8002606:	005b      	lsls	r3, r3, #1
 8002608:	189b      	adds	r3, r3, r2
 800260a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800260c:	429a      	cmp	r2, r3
 800260e:	d305      	bcc.n	800261c <UART_SetConfig+0x2e8>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002616:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002618:	429a      	cmp	r2, r3
 800261a:	d91d      	bls.n	8002658 <UART_SetConfig+0x324>
      {
        ret = HAL_ERROR;
 800261c:	231a      	movs	r3, #26
 800261e:	2218      	movs	r2, #24
 8002620:	4694      	mov	ip, r2
 8002622:	44bc      	add	ip, r7
 8002624:	4463      	add	r3, ip
 8002626:	2201      	movs	r2, #1
 8002628:	701a      	strb	r2, [r3, #0]
 800262a:	e126      	b.n	800287a <UART_SetConfig+0x546>
 800262c:	efff69f3 	.word	0xefff69f3
 8002630:	ffffcfff 	.word	0xffffcfff
 8002634:	40004800 	.word	0x40004800
 8002638:	fffff4ff 	.word	0xfffff4ff
 800263c:	40013800 	.word	0x40013800
 8002640:	40021000 	.word	0x40021000
 8002644:	40004400 	.word	0x40004400
 8002648:	40004c00 	.word	0x40004c00
 800264c:	40005000 	.word	0x40005000
 8002650:	003d0900 	.word	0x003d0900
 8002654:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002658:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800265a:	613b      	str	r3, [r7, #16]
 800265c:	2300      	movs	r3, #0
 800265e:	617b      	str	r3, [r7, #20]
 8002660:	6939      	ldr	r1, [r7, #16]
 8002662:	697a      	ldr	r2, [r7, #20]
 8002664:	000b      	movs	r3, r1
 8002666:	0e1b      	lsrs	r3, r3, #24
 8002668:	0010      	movs	r0, r2
 800266a:	0205      	lsls	r5, r0, #8
 800266c:	431d      	orrs	r5, r3
 800266e:	000b      	movs	r3, r1
 8002670:	021c      	lsls	r4, r3, #8
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	085b      	lsrs	r3, r3, #1
 8002678:	60bb      	str	r3, [r7, #8]
 800267a:	2300      	movs	r3, #0
 800267c:	60fb      	str	r3, [r7, #12]
 800267e:	68b8      	ldr	r0, [r7, #8]
 8002680:	68f9      	ldr	r1, [r7, #12]
 8002682:	1900      	adds	r0, r0, r4
 8002684:	4169      	adcs	r1, r5
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	603b      	str	r3, [r7, #0]
 800268c:	2300      	movs	r3, #0
 800268e:	607b      	str	r3, [r7, #4]
 8002690:	683a      	ldr	r2, [r7, #0]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	f7fd fdc4 	bl	8000220 <__aeabi_uldivmod>
 8002698:	0002      	movs	r2, r0
 800269a:	000b      	movs	r3, r1
 800269c:	0013      	movs	r3, r2
 800269e:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80026a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80026a2:	23c0      	movs	r3, #192	; 0xc0
 80026a4:	009b      	lsls	r3, r3, #2
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d309      	bcc.n	80026be <UART_SetConfig+0x38a>
 80026aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80026ac:	2380      	movs	r3, #128	; 0x80
 80026ae:	035b      	lsls	r3, r3, #13
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d204      	bcs.n	80026be <UART_SetConfig+0x38a>
        {
          huart->Instance->BRR = usartdiv;
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80026ba:	60da      	str	r2, [r3, #12]
 80026bc:	e0dd      	b.n	800287a <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 80026be:	231a      	movs	r3, #26
 80026c0:	2218      	movs	r2, #24
 80026c2:	4694      	mov	ip, r2
 80026c4:	44bc      	add	ip, r7
 80026c6:	4463      	add	r3, ip
 80026c8:	2201      	movs	r2, #1
 80026ca:	701a      	strb	r2, [r3, #0]
 80026cc:	e0d5      	b.n	800287a <UART_SetConfig+0x546>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	69da      	ldr	r2, [r3, #28]
 80026d2:	2380      	movs	r3, #128	; 0x80
 80026d4:	021b      	lsls	r3, r3, #8
 80026d6:	429a      	cmp	r2, r3
 80026d8:	d000      	beq.n	80026dc <UART_SetConfig+0x3a8>
 80026da:	e074      	b.n	80027c6 <UART_SetConfig+0x492>
  {
    switch (clocksource)
 80026dc:	231b      	movs	r3, #27
 80026de:	2218      	movs	r2, #24
 80026e0:	4694      	mov	ip, r2
 80026e2:	44bc      	add	ip, r7
 80026e4:	4463      	add	r3, ip
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	2b08      	cmp	r3, #8
 80026ea:	d822      	bhi.n	8002732 <UART_SetConfig+0x3fe>
 80026ec:	009a      	lsls	r2, r3, #2
 80026ee:	4b6b      	ldr	r3, [pc, #428]	; (800289c <UART_SetConfig+0x568>)
 80026f0:	18d3      	adds	r3, r2, r3
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80026f6:	f7ff fc29 	bl	8001f4c <HAL_RCC_GetPCLK1Freq>
 80026fa:	0003      	movs	r3, r0
 80026fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80026fe:	e022      	b.n	8002746 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002700:	f7ff fc3a 	bl	8001f78 <HAL_RCC_GetPCLK2Freq>
 8002704:	0003      	movs	r3, r0
 8002706:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002708:	e01d      	b.n	8002746 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800270a:	4b65      	ldr	r3, [pc, #404]	; (80028a0 <UART_SetConfig+0x56c>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	2210      	movs	r2, #16
 8002710:	4013      	ands	r3, r2
 8002712:	d002      	beq.n	800271a <UART_SetConfig+0x3e6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002714:	4b63      	ldr	r3, [pc, #396]	; (80028a4 <UART_SetConfig+0x570>)
 8002716:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002718:	e015      	b.n	8002746 <UART_SetConfig+0x412>
          pclk = (uint32_t) HSI_VALUE;
 800271a:	4b63      	ldr	r3, [pc, #396]	; (80028a8 <UART_SetConfig+0x574>)
 800271c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800271e:	e012      	b.n	8002746 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002720:	f7ff fb64 	bl	8001dec <HAL_RCC_GetSysClockFreq>
 8002724:	0003      	movs	r3, r0
 8002726:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002728:	e00d      	b.n	8002746 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800272a:	2380      	movs	r3, #128	; 0x80
 800272c:	021b      	lsls	r3, r3, #8
 800272e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002730:	e009      	b.n	8002746 <UART_SetConfig+0x412>
      default:
        pclk = 0U;
 8002732:	2300      	movs	r3, #0
 8002734:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002736:	231a      	movs	r3, #26
 8002738:	2218      	movs	r2, #24
 800273a:	4694      	mov	ip, r2
 800273c:	44bc      	add	ip, r7
 800273e:	4463      	add	r3, ip
 8002740:	2201      	movs	r2, #1
 8002742:	701a      	strb	r2, [r3, #0]
        break;
 8002744:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002748:	2b00      	cmp	r3, #0
 800274a:	d100      	bne.n	800274e <UART_SetConfig+0x41a>
 800274c:	e095      	b.n	800287a <UART_SetConfig+0x546>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800274e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002750:	005a      	lsls	r2, r3, #1
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	085b      	lsrs	r3, r3, #1
 8002758:	18d2      	adds	r2, r2, r3
 800275a:	69fb      	ldr	r3, [r7, #28]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	0019      	movs	r1, r3
 8002760:	0010      	movs	r0, r2
 8002762:	f7fd fcd1 	bl	8000108 <__udivsi3>
 8002766:	0003      	movs	r3, r0
 8002768:	b29b      	uxth	r3, r3
 800276a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800276c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800276e:	2b0f      	cmp	r3, #15
 8002770:	d921      	bls.n	80027b6 <UART_SetConfig+0x482>
 8002772:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002774:	2380      	movs	r3, #128	; 0x80
 8002776:	025b      	lsls	r3, r3, #9
 8002778:	429a      	cmp	r2, r3
 800277a:	d21c      	bcs.n	80027b6 <UART_SetConfig+0x482>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800277c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800277e:	b29a      	uxth	r2, r3
 8002780:	200e      	movs	r0, #14
 8002782:	2418      	movs	r4, #24
 8002784:	193b      	adds	r3, r7, r4
 8002786:	181b      	adds	r3, r3, r0
 8002788:	210f      	movs	r1, #15
 800278a:	438a      	bics	r2, r1
 800278c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800278e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002790:	085b      	lsrs	r3, r3, #1
 8002792:	b29b      	uxth	r3, r3
 8002794:	2207      	movs	r2, #7
 8002796:	4013      	ands	r3, r2
 8002798:	b299      	uxth	r1, r3
 800279a:	193b      	adds	r3, r7, r4
 800279c:	181b      	adds	r3, r3, r0
 800279e:	193a      	adds	r2, r7, r4
 80027a0:	1812      	adds	r2, r2, r0
 80027a2:	8812      	ldrh	r2, [r2, #0]
 80027a4:	430a      	orrs	r2, r1
 80027a6:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	193a      	adds	r2, r7, r4
 80027ae:	1812      	adds	r2, r2, r0
 80027b0:	8812      	ldrh	r2, [r2, #0]
 80027b2:	60da      	str	r2, [r3, #12]
 80027b4:	e061      	b.n	800287a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80027b6:	231a      	movs	r3, #26
 80027b8:	2218      	movs	r2, #24
 80027ba:	4694      	mov	ip, r2
 80027bc:	44bc      	add	ip, r7
 80027be:	4463      	add	r3, ip
 80027c0:	2201      	movs	r2, #1
 80027c2:	701a      	strb	r2, [r3, #0]
 80027c4:	e059      	b.n	800287a <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 80027c6:	231b      	movs	r3, #27
 80027c8:	2218      	movs	r2, #24
 80027ca:	4694      	mov	ip, r2
 80027cc:	44bc      	add	ip, r7
 80027ce:	4463      	add	r3, ip
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	2b08      	cmp	r3, #8
 80027d4:	d822      	bhi.n	800281c <UART_SetConfig+0x4e8>
 80027d6:	009a      	lsls	r2, r3, #2
 80027d8:	4b34      	ldr	r3, [pc, #208]	; (80028ac <UART_SetConfig+0x578>)
 80027da:	18d3      	adds	r3, r2, r3
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80027e0:	f7ff fbb4 	bl	8001f4c <HAL_RCC_GetPCLK1Freq>
 80027e4:	0003      	movs	r3, r0
 80027e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80027e8:	e022      	b.n	8002830 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80027ea:	f7ff fbc5 	bl	8001f78 <HAL_RCC_GetPCLK2Freq>
 80027ee:	0003      	movs	r3, r0
 80027f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80027f2:	e01d      	b.n	8002830 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80027f4:	4b2a      	ldr	r3, [pc, #168]	; (80028a0 <UART_SetConfig+0x56c>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	2210      	movs	r2, #16
 80027fa:	4013      	ands	r3, r2
 80027fc:	d002      	beq.n	8002804 <UART_SetConfig+0x4d0>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80027fe:	4b29      	ldr	r3, [pc, #164]	; (80028a4 <UART_SetConfig+0x570>)
 8002800:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002802:	e015      	b.n	8002830 <UART_SetConfig+0x4fc>
          pclk = (uint32_t) HSI_VALUE;
 8002804:	4b28      	ldr	r3, [pc, #160]	; (80028a8 <UART_SetConfig+0x574>)
 8002806:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002808:	e012      	b.n	8002830 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800280a:	f7ff faef 	bl	8001dec <HAL_RCC_GetSysClockFreq>
 800280e:	0003      	movs	r3, r0
 8002810:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002812:	e00d      	b.n	8002830 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002814:	2380      	movs	r3, #128	; 0x80
 8002816:	021b      	lsls	r3, r3, #8
 8002818:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800281a:	e009      	b.n	8002830 <UART_SetConfig+0x4fc>
      default:
        pclk = 0U;
 800281c:	2300      	movs	r3, #0
 800281e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002820:	231a      	movs	r3, #26
 8002822:	2218      	movs	r2, #24
 8002824:	4694      	mov	ip, r2
 8002826:	44bc      	add	ip, r7
 8002828:	4463      	add	r3, ip
 800282a:	2201      	movs	r2, #1
 800282c:	701a      	strb	r2, [r3, #0]
        break;
 800282e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002832:	2b00      	cmp	r3, #0
 8002834:	d021      	beq.n	800287a <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	085a      	lsrs	r2, r3, #1
 800283c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800283e:	18d2      	adds	r2, r2, r3
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	0019      	movs	r1, r3
 8002846:	0010      	movs	r0, r2
 8002848:	f7fd fc5e 	bl	8000108 <__udivsi3>
 800284c:	0003      	movs	r3, r0
 800284e:	b29b      	uxth	r3, r3
 8002850:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002854:	2b0f      	cmp	r3, #15
 8002856:	d909      	bls.n	800286c <UART_SetConfig+0x538>
 8002858:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800285a:	2380      	movs	r3, #128	; 0x80
 800285c:	025b      	lsls	r3, r3, #9
 800285e:	429a      	cmp	r2, r3
 8002860:	d204      	bcs.n	800286c <UART_SetConfig+0x538>
      {
        huart->Instance->BRR = usartdiv;
 8002862:	69fb      	ldr	r3, [r7, #28]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002868:	60da      	str	r2, [r3, #12]
 800286a:	e006      	b.n	800287a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800286c:	231a      	movs	r3, #26
 800286e:	2218      	movs	r2, #24
 8002870:	4694      	mov	ip, r2
 8002872:	44bc      	add	ip, r7
 8002874:	4463      	add	r3, ip
 8002876:	2201      	movs	r2, #1
 8002878:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	2200      	movs	r2, #0
 800287e:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	2200      	movs	r2, #0
 8002884:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002886:	231a      	movs	r3, #26
 8002888:	2218      	movs	r2, #24
 800288a:	4694      	mov	ip, r2
 800288c:	44bc      	add	ip, r7
 800288e:	4463      	add	r3, ip
 8002890:	781b      	ldrb	r3, [r3, #0]
}
 8002892:	0018      	movs	r0, r3
 8002894:	46bd      	mov	sp, r7
 8002896:	b00e      	add	sp, #56	; 0x38
 8002898:	bdb0      	pop	{r4, r5, r7, pc}
 800289a:	46c0      	nop			; (mov r8, r8)
 800289c:	08002cf0 	.word	0x08002cf0
 80028a0:	40021000 	.word	0x40021000
 80028a4:	003d0900 	.word	0x003d0900
 80028a8:	00f42400 	.word	0x00f42400
 80028ac:	08002d14 	.word	0x08002d14

080028b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028bc:	2201      	movs	r2, #1
 80028be:	4013      	ands	r3, r2
 80028c0:	d00b      	beq.n	80028da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	4a4a      	ldr	r2, [pc, #296]	; (80029f4 <UART_AdvFeatureConfig+0x144>)
 80028ca:	4013      	ands	r3, r2
 80028cc:	0019      	movs	r1, r3
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	430a      	orrs	r2, r1
 80028d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028de:	2202      	movs	r2, #2
 80028e0:	4013      	ands	r3, r2
 80028e2:	d00b      	beq.n	80028fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	4a43      	ldr	r2, [pc, #268]	; (80029f8 <UART_AdvFeatureConfig+0x148>)
 80028ec:	4013      	ands	r3, r2
 80028ee:	0019      	movs	r1, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	430a      	orrs	r2, r1
 80028fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002900:	2204      	movs	r2, #4
 8002902:	4013      	ands	r3, r2
 8002904:	d00b      	beq.n	800291e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	4a3b      	ldr	r2, [pc, #236]	; (80029fc <UART_AdvFeatureConfig+0x14c>)
 800290e:	4013      	ands	r3, r2
 8002910:	0019      	movs	r1, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	430a      	orrs	r2, r1
 800291c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002922:	2208      	movs	r2, #8
 8002924:	4013      	ands	r3, r2
 8002926:	d00b      	beq.n	8002940 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	4a34      	ldr	r2, [pc, #208]	; (8002a00 <UART_AdvFeatureConfig+0x150>)
 8002930:	4013      	ands	r3, r2
 8002932:	0019      	movs	r1, r3
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	430a      	orrs	r2, r1
 800293e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002944:	2210      	movs	r2, #16
 8002946:	4013      	ands	r3, r2
 8002948:	d00b      	beq.n	8002962 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	4a2c      	ldr	r2, [pc, #176]	; (8002a04 <UART_AdvFeatureConfig+0x154>)
 8002952:	4013      	ands	r3, r2
 8002954:	0019      	movs	r1, r3
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	430a      	orrs	r2, r1
 8002960:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002966:	2220      	movs	r2, #32
 8002968:	4013      	ands	r3, r2
 800296a:	d00b      	beq.n	8002984 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	4a25      	ldr	r2, [pc, #148]	; (8002a08 <UART_AdvFeatureConfig+0x158>)
 8002974:	4013      	ands	r3, r2
 8002976:	0019      	movs	r1, r3
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	430a      	orrs	r2, r1
 8002982:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002988:	2240      	movs	r2, #64	; 0x40
 800298a:	4013      	ands	r3, r2
 800298c:	d01d      	beq.n	80029ca <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	4a1d      	ldr	r2, [pc, #116]	; (8002a0c <UART_AdvFeatureConfig+0x15c>)
 8002996:	4013      	ands	r3, r2
 8002998:	0019      	movs	r1, r3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	430a      	orrs	r2, r1
 80029a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029aa:	2380      	movs	r3, #128	; 0x80
 80029ac:	035b      	lsls	r3, r3, #13
 80029ae:	429a      	cmp	r2, r3
 80029b0:	d10b      	bne.n	80029ca <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	4a15      	ldr	r2, [pc, #84]	; (8002a10 <UART_AdvFeatureConfig+0x160>)
 80029ba:	4013      	ands	r3, r2
 80029bc:	0019      	movs	r1, r3
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	430a      	orrs	r2, r1
 80029c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ce:	2280      	movs	r2, #128	; 0x80
 80029d0:	4013      	ands	r3, r2
 80029d2:	d00b      	beq.n	80029ec <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	4a0e      	ldr	r2, [pc, #56]	; (8002a14 <UART_AdvFeatureConfig+0x164>)
 80029dc:	4013      	ands	r3, r2
 80029de:	0019      	movs	r1, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	430a      	orrs	r2, r1
 80029ea:	605a      	str	r2, [r3, #4]
  }
}
 80029ec:	46c0      	nop			; (mov r8, r8)
 80029ee:	46bd      	mov	sp, r7
 80029f0:	b002      	add	sp, #8
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	fffdffff 	.word	0xfffdffff
 80029f8:	fffeffff 	.word	0xfffeffff
 80029fc:	fffbffff 	.word	0xfffbffff
 8002a00:	ffff7fff 	.word	0xffff7fff
 8002a04:	ffffefff 	.word	0xffffefff
 8002a08:	ffffdfff 	.word	0xffffdfff
 8002a0c:	ffefffff 	.word	0xffefffff
 8002a10:	ff9fffff 	.word	0xff9fffff
 8002a14:	fff7ffff 	.word	0xfff7ffff

08002a18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b086      	sub	sp, #24
 8002a1c:	af02      	add	r7, sp, #8
 8002a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2280      	movs	r2, #128	; 0x80
 8002a24:	2100      	movs	r1, #0
 8002a26:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002a28:	f7fe fa6a 	bl	8000f00 <HAL_GetTick>
 8002a2c:	0003      	movs	r3, r0
 8002a2e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	2208      	movs	r2, #8
 8002a38:	4013      	ands	r3, r2
 8002a3a:	2b08      	cmp	r3, #8
 8002a3c:	d10c      	bne.n	8002a58 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	2280      	movs	r2, #128	; 0x80
 8002a42:	0391      	lsls	r1, r2, #14
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	4a17      	ldr	r2, [pc, #92]	; (8002aa4 <UART_CheckIdleState+0x8c>)
 8002a48:	9200      	str	r2, [sp, #0]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	f000 f82c 	bl	8002aa8 <UART_WaitOnFlagUntilTimeout>
 8002a50:	1e03      	subs	r3, r0, #0
 8002a52:	d001      	beq.n	8002a58 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002a54:	2303      	movs	r3, #3
 8002a56:	e021      	b.n	8002a9c <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	2204      	movs	r2, #4
 8002a60:	4013      	ands	r3, r2
 8002a62:	2b04      	cmp	r3, #4
 8002a64:	d10c      	bne.n	8002a80 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2280      	movs	r2, #128	; 0x80
 8002a6a:	03d1      	lsls	r1, r2, #15
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	4a0d      	ldr	r2, [pc, #52]	; (8002aa4 <UART_CheckIdleState+0x8c>)
 8002a70:	9200      	str	r2, [sp, #0]
 8002a72:	2200      	movs	r2, #0
 8002a74:	f000 f818 	bl	8002aa8 <UART_WaitOnFlagUntilTimeout>
 8002a78:	1e03      	subs	r3, r0, #0
 8002a7a:	d001      	beq.n	8002a80 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	e00d      	b.n	8002a9c <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2220      	movs	r2, #32
 8002a84:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2220      	movs	r2, #32
 8002a8a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2274      	movs	r2, #116	; 0x74
 8002a96:	2100      	movs	r1, #0
 8002a98:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a9a:	2300      	movs	r3, #0
}
 8002a9c:	0018      	movs	r0, r3
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	b004      	add	sp, #16
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	01ffffff 	.word	0x01ffffff

08002aa8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b094      	sub	sp, #80	; 0x50
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	60b9      	str	r1, [r7, #8]
 8002ab2:	603b      	str	r3, [r7, #0]
 8002ab4:	1dfb      	adds	r3, r7, #7
 8002ab6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ab8:	e0a3      	b.n	8002c02 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002aba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002abc:	3301      	adds	r3, #1
 8002abe:	d100      	bne.n	8002ac2 <UART_WaitOnFlagUntilTimeout+0x1a>
 8002ac0:	e09f      	b.n	8002c02 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ac2:	f7fe fa1d 	bl	8000f00 <HAL_GetTick>
 8002ac6:	0002      	movs	r2, r0
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d302      	bcc.n	8002ad8 <UART_WaitOnFlagUntilTimeout+0x30>
 8002ad2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d13d      	bne.n	8002b54 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ad8:	f3ef 8310 	mrs	r3, PRIMASK
 8002adc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8002ade:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ae0:	647b      	str	r3, [r7, #68]	; 0x44
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ae8:	f383 8810 	msr	PRIMASK, r3
}
 8002aec:	46c0      	nop			; (mov r8, r8)
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	494c      	ldr	r1, [pc, #304]	; (8002c2c <UART_WaitOnFlagUntilTimeout+0x184>)
 8002afa:	400a      	ands	r2, r1
 8002afc:	601a      	str	r2, [r3, #0]
 8002afe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b00:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b04:	f383 8810 	msr	PRIMASK, r3
}
 8002b08:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b0a:	f3ef 8310 	mrs	r3, PRIMASK
 8002b0e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8002b10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b12:	643b      	str	r3, [r7, #64]	; 0x40
 8002b14:	2301      	movs	r3, #1
 8002b16:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b1a:	f383 8810 	msr	PRIMASK, r3
}
 8002b1e:	46c0      	nop			; (mov r8, r8)
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	689a      	ldr	r2, [r3, #8]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	2101      	movs	r1, #1
 8002b2c:	438a      	bics	r2, r1
 8002b2e:	609a      	str	r2, [r3, #8]
 8002b30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b32:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b36:	f383 8810 	msr	PRIMASK, r3
}
 8002b3a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2220      	movs	r2, #32
 8002b40:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2220      	movs	r2, #32
 8002b46:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2274      	movs	r2, #116	; 0x74
 8002b4c:	2100      	movs	r1, #0
 8002b4e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002b50:	2303      	movs	r3, #3
 8002b52:	e067      	b.n	8002c24 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	2204      	movs	r2, #4
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	d050      	beq.n	8002c02 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	69da      	ldr	r2, [r3, #28]
 8002b66:	2380      	movs	r3, #128	; 0x80
 8002b68:	011b      	lsls	r3, r3, #4
 8002b6a:	401a      	ands	r2, r3
 8002b6c:	2380      	movs	r3, #128	; 0x80
 8002b6e:	011b      	lsls	r3, r3, #4
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d146      	bne.n	8002c02 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2280      	movs	r2, #128	; 0x80
 8002b7a:	0112      	lsls	r2, r2, #4
 8002b7c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b7e:	f3ef 8310 	mrs	r3, PRIMASK
 8002b82:	613b      	str	r3, [r7, #16]
  return(result);
 8002b84:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002b86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b88:	2301      	movs	r3, #1
 8002b8a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	f383 8810 	msr	PRIMASK, r3
}
 8002b92:	46c0      	nop			; (mov r8, r8)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4923      	ldr	r1, [pc, #140]	; (8002c2c <UART_WaitOnFlagUntilTimeout+0x184>)
 8002ba0:	400a      	ands	r2, r1
 8002ba2:	601a      	str	r2, [r3, #0]
 8002ba4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ba6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ba8:	69bb      	ldr	r3, [r7, #24]
 8002baa:	f383 8810 	msr	PRIMASK, r3
}
 8002bae:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002bb0:	f3ef 8310 	mrs	r3, PRIMASK
 8002bb4:	61fb      	str	r3, [r7, #28]
  return(result);
 8002bb6:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bb8:	64bb      	str	r3, [r7, #72]	; 0x48
 8002bba:	2301      	movs	r3, #1
 8002bbc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bbe:	6a3b      	ldr	r3, [r7, #32]
 8002bc0:	f383 8810 	msr	PRIMASK, r3
}
 8002bc4:	46c0      	nop			; (mov r8, r8)
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	689a      	ldr	r2, [r3, #8]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2101      	movs	r1, #1
 8002bd2:	438a      	bics	r2, r1
 8002bd4:	609a      	str	r2, [r3, #8]
 8002bd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002bd8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bdc:	f383 8810 	msr	PRIMASK, r3
}
 8002be0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2220      	movs	r2, #32
 8002be6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2220      	movs	r2, #32
 8002bec:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2280      	movs	r2, #128	; 0x80
 8002bf2:	2120      	movs	r1, #32
 8002bf4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2274      	movs	r2, #116	; 0x74
 8002bfa:	2100      	movs	r1, #0
 8002bfc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	e010      	b.n	8002c24 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	69db      	ldr	r3, [r3, #28]
 8002c08:	68ba      	ldr	r2, [r7, #8]
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	68ba      	ldr	r2, [r7, #8]
 8002c0e:	1ad3      	subs	r3, r2, r3
 8002c10:	425a      	negs	r2, r3
 8002c12:	4153      	adcs	r3, r2
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	001a      	movs	r2, r3
 8002c18:	1dfb      	adds	r3, r7, #7
 8002c1a:	781b      	ldrb	r3, [r3, #0]
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d100      	bne.n	8002c22 <UART_WaitOnFlagUntilTimeout+0x17a>
 8002c20:	e74b      	b.n	8002aba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c22:	2300      	movs	r3, #0
}
 8002c24:	0018      	movs	r0, r3
 8002c26:	46bd      	mov	sp, r7
 8002c28:	b014      	add	sp, #80	; 0x50
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	fffffe5f 	.word	0xfffffe5f

08002c30 <__libc_init_array>:
 8002c30:	b570      	push	{r4, r5, r6, lr}
 8002c32:	2600      	movs	r6, #0
 8002c34:	4d0c      	ldr	r5, [pc, #48]	; (8002c68 <__libc_init_array+0x38>)
 8002c36:	4c0d      	ldr	r4, [pc, #52]	; (8002c6c <__libc_init_array+0x3c>)
 8002c38:	1b64      	subs	r4, r4, r5
 8002c3a:	10a4      	asrs	r4, r4, #2
 8002c3c:	42a6      	cmp	r6, r4
 8002c3e:	d109      	bne.n	8002c54 <__libc_init_array+0x24>
 8002c40:	2600      	movs	r6, #0
 8002c42:	f000 f821 	bl	8002c88 <_init>
 8002c46:	4d0a      	ldr	r5, [pc, #40]	; (8002c70 <__libc_init_array+0x40>)
 8002c48:	4c0a      	ldr	r4, [pc, #40]	; (8002c74 <__libc_init_array+0x44>)
 8002c4a:	1b64      	subs	r4, r4, r5
 8002c4c:	10a4      	asrs	r4, r4, #2
 8002c4e:	42a6      	cmp	r6, r4
 8002c50:	d105      	bne.n	8002c5e <__libc_init_array+0x2e>
 8002c52:	bd70      	pop	{r4, r5, r6, pc}
 8002c54:	00b3      	lsls	r3, r6, #2
 8002c56:	58eb      	ldr	r3, [r5, r3]
 8002c58:	4798      	blx	r3
 8002c5a:	3601      	adds	r6, #1
 8002c5c:	e7ee      	b.n	8002c3c <__libc_init_array+0xc>
 8002c5e:	00b3      	lsls	r3, r6, #2
 8002c60:	58eb      	ldr	r3, [r5, r3]
 8002c62:	4798      	blx	r3
 8002c64:	3601      	adds	r6, #1
 8002c66:	e7f2      	b.n	8002c4e <__libc_init_array+0x1e>
 8002c68:	08002d40 	.word	0x08002d40
 8002c6c:	08002d40 	.word	0x08002d40
 8002c70:	08002d40 	.word	0x08002d40
 8002c74:	08002d44 	.word	0x08002d44

08002c78 <memset>:
 8002c78:	0003      	movs	r3, r0
 8002c7a:	1882      	adds	r2, r0, r2
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d100      	bne.n	8002c82 <memset+0xa>
 8002c80:	4770      	bx	lr
 8002c82:	7019      	strb	r1, [r3, #0]
 8002c84:	3301      	adds	r3, #1
 8002c86:	e7f9      	b.n	8002c7c <memset+0x4>

08002c88 <_init>:
 8002c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c8a:	46c0      	nop			; (mov r8, r8)
 8002c8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c8e:	bc08      	pop	{r3}
 8002c90:	469e      	mov	lr, r3
 8002c92:	4770      	bx	lr

08002c94 <_fini>:
 8002c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c96:	46c0      	nop			; (mov r8, r8)
 8002c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c9a:	bc08      	pop	{r3}
 8002c9c:	469e      	mov	lr, r3
 8002c9e:	4770      	bx	lr
