\hypertarget{classUART__v1__0__S00__AXI}{}\section{U\+A\+R\+T\+\_\+v1\+\_\+0\+\_\+\+S00\+\_\+\+A\+XI Entity Reference}
\label{classUART__v1__0__S00__AXI}\index{U\+A\+R\+T\+\_\+v1\+\_\+0\+\_\+\+S00\+\_\+\+A\+XI@{U\+A\+R\+T\+\_\+v1\+\_\+0\+\_\+\+S00\+\_\+\+A\+XI}}


Inheritance diagram for U\+A\+R\+T\+\_\+v1\+\_\+0\+\_\+\+S00\+\_\+\+A\+XI\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=195pt]{classUART__v1__0__S00__AXI__inherit__graph}
\end{center}
\end{figure}
\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classUART__v1__0__S00__AXI_1_1arch__imp}{arch\+\_\+imp} architecture
\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_a0a6af6eef40212dbaf130d57ce711256}\label{classUART__v1__0__S00__AXI_a0a6af6eef40212dbaf130d57ce711256}} 
\hyperlink{classUART__v1__0__S00__AXI_a0a6af6eef40212dbaf130d57ce711256}{ieee} 
\begin{DoxyCompactList}\small\item\em Viene utilizzata la libreria I\+E\+EE. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_acd03516902501cd1c7296a98e22c6fcb}\label{classUART__v1__0__S00__AXI_acd03516902501cd1c7296a98e22c6fcb}} 
\hyperlink{classUART__v1__0__S00__AXI_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}   
\begin{DoxyCompactList}\small\item\em Sono utilizzati i segnali della standard logic. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_a2edc34402b573437d5f25fa90ba4013e}\label{classUART__v1__0__S00__AXI_a2edc34402b573437d5f25fa90ba4013e}} 
\hyperlink{classUART__v1__0__S00__AXI_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}   
\begin{DoxyCompactList}\small\item\em Vengono utilizzate le funzioni numeriche. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_acb2d98d781f19c8f5f4109576ec45502}\label{classUART__v1__0__S00__AXI_acb2d98d781f19c8f5f4109576ec45502}} 
\hyperlink{classUART__v1__0__S00__AXI_acb2d98d781f19c8f5f4109576ec45502}{std\+\_\+logic\+\_\+misc}   
\begin{DoxyCompactList}\small\item\em libreria necessaria per la funzione or\+\_\+reduce \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_af2979064a441fc814952a2a01b2e0bd3}\label{classUART__v1__0__S00__AXI_af2979064a441fc814952a2a01b2e0bd3}} 
\hyperlink{classUART__v1__0__S00__AXI_af2979064a441fc814952a2a01b2e0bd3}{baudrate} {\bfseries {\bfseries \textcolor{vhdlchar}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9600} \textcolor{vhdlchar}{ }}}
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_a378457a97325b4f40100f5b52b3dd886}\label{classUART__v1__0__S00__AXI_a378457a97325b4f40100f5b52b3dd886}} 
\hyperlink{classUART__v1__0__S00__AXI_a378457a97325b4f40100f5b52b3dd886}{clock\+\_\+freq} {\bfseries {\bfseries \textcolor{vhdlchar}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{50\+\_\+000\+\_\+000} \textcolor{vhdlchar}{ }}}
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_a0fad312acd1f302ce7de30c5658df0bd}\label{classUART__v1__0__S00__AXI_a0fad312acd1f302ce7de30c5658df0bd}} 
\hyperlink{classUART__v1__0__S00__AXI_a0fad312acd1f302ce7de30c5658df0bd}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{vhdlchar}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }}}
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_a9abff2eaa069440f3b7d9e9937d5ee8e}\label{classUART__v1__0__S00__AXI_a9abff2eaa069440f3b7d9e9937d5ee8e}} 
\hyperlink{classUART__v1__0__S00__AXI_a9abff2eaa069440f3b7d9e9937d5ee8e}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{vhdlchar}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_aa1eb566eeabe2a672e15ebb95aecc44f}\label{classUART__v1__0__S00__AXI_aa1eb566eeabe2a672e15ebb95aecc44f}} 
\hyperlink{classUART__v1__0__S00__AXI_aa1eb566eeabe2a672e15ebb95aecc44f}{tx}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_a98ea5026beb91d6383a8a2aa2d69b32f}\label{classUART__v1__0__S00__AXI_a98ea5026beb91d6383a8a2aa2d69b32f}} 
\hyperlink{classUART__v1__0__S00__AXI_a98ea5026beb91d6383a8a2aa2d69b32f}{rx}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_a5b78f3e3edfaf6e8ec79031b9e631e9d}\label{classUART__v1__0__S00__AXI_a5b78f3e3edfaf6e8ec79031b9e631e9d}} 
\hyperlink{classUART__v1__0__S00__AXI_a5b78f3e3edfaf6e8ec79031b9e631e9d}{interrupt}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_a3f54d782a88290bdaa6baffd7cd84ab4}\label{classUART__v1__0__S00__AXI_a3f54d782a88290bdaa6baffd7cd84ab4}} 
\hyperlink{classUART__v1__0__S00__AXI_a3f54d782a88290bdaa6baffd7cd84ab4}{S\+\_\+\+A\+X\+I\+\_\+\+A\+C\+LK}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_a089b396e17dee353ccc7d5389dda5532}\label{classUART__v1__0__S00__AXI_a089b396e17dee353ccc7d5389dda5532}} 
\hyperlink{classUART__v1__0__S00__AXI_a089b396e17dee353ccc7d5389dda5532}{S\+\_\+\+A\+X\+I\+\_\+\+A\+R\+E\+S\+E\+TN}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_a61cc7b190ba9d540e56941330e4a0883}\label{classUART__v1__0__S00__AXI_a61cc7b190ba9d540e56941330e4a0883}} 
\hyperlink{classUART__v1__0__S00__AXI_a61cc7b190ba9d540e56941330e4a0883}{S\+\_\+\+A\+X\+I\+\_\+\+A\+W\+A\+D\+DR}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_a459abcd98567ad24261377eed899593a}\label{classUART__v1__0__S00__AXI_a459abcd98567ad24261377eed899593a}} 
\hyperlink{classUART__v1__0__S00__AXI_a459abcd98567ad24261377eed899593a}{S\+\_\+\+A\+X\+I\+\_\+\+A\+W\+P\+R\+OT}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_af1f1cbf67bf647ba58353c261719a3a0}\label{classUART__v1__0__S00__AXI_af1f1cbf67bf647ba58353c261719a3a0}} 
\hyperlink{classUART__v1__0__S00__AXI_af1f1cbf67bf647ba58353c261719a3a0}{S\+\_\+\+A\+X\+I\+\_\+\+A\+W\+V\+A\+L\+ID}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_ac04aab5cc834e762e893e061016921c6}\label{classUART__v1__0__S00__AXI_ac04aab5cc834e762e893e061016921c6}} 
\hyperlink{classUART__v1__0__S00__AXI_ac04aab5cc834e762e893e061016921c6}{S\+\_\+\+A\+X\+I\+\_\+\+A\+W\+R\+E\+A\+DY}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_a292e5db13719faf3a8b3aab091773467}\label{classUART__v1__0__S00__AXI_a292e5db13719faf3a8b3aab091773467}} 
\hyperlink{classUART__v1__0__S00__AXI_a292e5db13719faf3a8b3aab091773467}{S\+\_\+\+A\+X\+I\+\_\+\+W\+D\+A\+TA}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_accd8e04b79540b57ab15fee1cb6c04f5}\label{classUART__v1__0__S00__AXI_accd8e04b79540b57ab15fee1cb6c04f5}} 
\hyperlink{classUART__v1__0__S00__AXI_accd8e04b79540b57ab15fee1cb6c04f5}{S\+\_\+\+A\+X\+I\+\_\+\+W\+S\+T\+RB}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_a60bd882e2de781af9a7c6c3d494225d5}\label{classUART__v1__0__S00__AXI_a60bd882e2de781af9a7c6c3d494225d5}} 
\hyperlink{classUART__v1__0__S00__AXI_a60bd882e2de781af9a7c6c3d494225d5}{S\+\_\+\+A\+X\+I\+\_\+\+W\+V\+A\+L\+ID}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_ab84e4db7037141a360c2b59f45124f01}\label{classUART__v1__0__S00__AXI_ab84e4db7037141a360c2b59f45124f01}} 
\hyperlink{classUART__v1__0__S00__AXI_ab84e4db7037141a360c2b59f45124f01}{S\+\_\+\+A\+X\+I\+\_\+\+W\+R\+E\+A\+DY}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_abca6c9777b38a5a6bc04886924bafcc8}\label{classUART__v1__0__S00__AXI_abca6c9777b38a5a6bc04886924bafcc8}} 
\hyperlink{classUART__v1__0__S00__AXI_abca6c9777b38a5a6bc04886924bafcc8}{S\+\_\+\+A\+X\+I\+\_\+\+B\+R\+E\+SP}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_a58f260d3ebaa69be91bb65ff9211823b}\label{classUART__v1__0__S00__AXI_a58f260d3ebaa69be91bb65ff9211823b}} 
\hyperlink{classUART__v1__0__S00__AXI_a58f260d3ebaa69be91bb65ff9211823b}{S\+\_\+\+A\+X\+I\+\_\+\+B\+V\+A\+L\+ID}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_ac265989978a2be832d278f63fc0f06cb}\label{classUART__v1__0__S00__AXI_ac265989978a2be832d278f63fc0f06cb}} 
\hyperlink{classUART__v1__0__S00__AXI_ac265989978a2be832d278f63fc0f06cb}{S\+\_\+\+A\+X\+I\+\_\+\+B\+R\+E\+A\+DY}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_a4d1dc8ecac269479747e5ac52c70ac45}\label{classUART__v1__0__S00__AXI_a4d1dc8ecac269479747e5ac52c70ac45}} 
\hyperlink{classUART__v1__0__S00__AXI_a4d1dc8ecac269479747e5ac52c70ac45}{S\+\_\+\+A\+X\+I\+\_\+\+A\+R\+A\+D\+DR}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_a30a07c47d3c1182bbb7c904483bb374f}\label{classUART__v1__0__S00__AXI_a30a07c47d3c1182bbb7c904483bb374f}} 
\hyperlink{classUART__v1__0__S00__AXI_a30a07c47d3c1182bbb7c904483bb374f}{S\+\_\+\+A\+X\+I\+\_\+\+A\+R\+P\+R\+OT}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_a758f6340dd3340ee46deafbae18a47b2}\label{classUART__v1__0__S00__AXI_a758f6340dd3340ee46deafbae18a47b2}} 
\hyperlink{classUART__v1__0__S00__AXI_a758f6340dd3340ee46deafbae18a47b2}{S\+\_\+\+A\+X\+I\+\_\+\+A\+R\+V\+A\+L\+ID}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_ade4e78e9c32af26578fc5c74ca3197e8}\label{classUART__v1__0__S00__AXI_ade4e78e9c32af26578fc5c74ca3197e8}} 
\hyperlink{classUART__v1__0__S00__AXI_ade4e78e9c32af26578fc5c74ca3197e8}{S\+\_\+\+A\+X\+I\+\_\+\+A\+R\+R\+E\+A\+DY}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_a194c6eff7c88405e7934dbc2425ee4ab}\label{classUART__v1__0__S00__AXI_a194c6eff7c88405e7934dbc2425ee4ab}} 
\hyperlink{classUART__v1__0__S00__AXI_a194c6eff7c88405e7934dbc2425ee4ab}{S\+\_\+\+A\+X\+I\+\_\+\+R\+D\+A\+TA}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_a67ba85504b4c51fb0eb00d18fd70ad92}\label{classUART__v1__0__S00__AXI_a67ba85504b4c51fb0eb00d18fd70ad92}} 
\hyperlink{classUART__v1__0__S00__AXI_a67ba85504b4c51fb0eb00d18fd70ad92}{S\+\_\+\+A\+X\+I\+\_\+\+R\+R\+E\+SP}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_a31f4e92d27c2c2005ee5f368a8249604}\label{classUART__v1__0__S00__AXI_a31f4e92d27c2c2005ee5f368a8249604}} 
\hyperlink{classUART__v1__0__S00__AXI_a31f4e92d27c2c2005ee5f368a8249604}{S\+\_\+\+A\+X\+I\+\_\+\+R\+V\+A\+L\+ID}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0__S00__AXI_a5850bf8f42acdf01938057507dc703b7}\label{classUART__v1__0__S00__AXI_a5850bf8f42acdf01938057507dc703b7}} 
\hyperlink{classUART__v1__0__S00__AXI_a5850bf8f42acdf01938057507dc703b7}{S\+\_\+\+A\+X\+I\+\_\+\+R\+R\+E\+A\+DY}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/media/saverio/\+O\+S/\+Users/\+Saverio/\+Desktop/\+S\+E/git/\+Andrea/\+F\+P\+G\+A/ip\+\_\+repo/\+U\+A\+R\+T\+\_\+1.\+0/hdl/\hyperlink{UART__v1__0__S00__AXI_8vhd}{U\+A\+R\+T\+\_\+v1\+\_\+0\+\_\+\+S00\+\_\+\+A\+X\+I.\+vhd}\end{DoxyCompactItemize}
