INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:17:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 buffer23/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            buffer6/outs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 1.136ns (25.209%)  route 3.370ns (74.791%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1115, unset)         0.508     0.508    buffer23/clk
    SLICE_X13Y140        FDRE                                         r  buffer23/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y140        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer23/outs_reg[0]/Q
                         net (fo=41, routed)          0.617     1.341    buffer23/control/outs_reg[6]
    SLICE_X6Y139         LUT4 (Prop_lut4_I3_O)        0.043     1.384 f  buffer23/control/dataReg[0]_i_2__0/O
                         net (fo=5, routed)           0.326     1.711    control_merge0/tehb/control/dataReg_reg[0]
    SLICE_X5Y138         LUT5 (Prop_lut5_I0_O)        0.126     1.837 f  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=7, routed)           0.253     2.090    control_merge0/tehb/control/start_valid_0
    SLICE_X7Y139         LUT5 (Prop_lut5_I4_O)        0.043     2.133 r  control_merge0/tehb/control/n_ready_INST_0_i_1/O
                         net (fo=47, routed)          0.673     2.806    buffer14/control/p_1_in
    SLICE_X9Y147         LUT6 (Prop_lut6_I0_O)        0.043     2.849 r  buffer14/control/dataReg[19]_i_1/O
                         net (fo=3, routed)           0.544     3.392    buffer4/control/D[12]
    SLICE_X5Y150         LUT3 (Prop_lut3_I0_O)        0.049     3.441 r  buffer4/control/outs[19]_i_2/O
                         net (fo=4, routed)           0.339     3.780    cmpi0/buffer4_outs[19]
    SLICE_X4Y150         LUT4 (Prop_lut4_I3_O)        0.138     3.918 r  cmpi0/outs[0]_i_45/O
                         net (fo=1, routed)           0.305     4.224    cmpi0/outs[0]_i_45_n_0
    SLICE_X5Y148         LUT5 (Prop_lut5_I4_O)        0.129     4.353 r  cmpi0/outs[0]_i_20/O
                         net (fo=1, routed)           0.000     4.353    cmpi0/outs[0]_i_20_n_0
    SLICE_X5Y148         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     4.610 r  cmpi0/outs_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.610    cmpi0/outs_reg[0]_i_4_n_0
    SLICE_X5Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.659 r  cmpi0/outs_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.313     4.971    buffer6/control/result[0]
    SLICE_X3Y148         LUT4 (Prop_lut4_I0_O)        0.043     5.014 r  buffer6/control/outs[0]_i_1__5/O
                         net (fo=1, routed)           0.000     5.014    buffer6/control_n_19
    SLICE_X3Y148         FDRE                                         r  buffer6/outs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=1115, unset)         0.483     5.683    buffer6/clk
    SLICE_X3Y148         FDRE                                         r  buffer6/outs_reg[0]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
    SLICE_X3Y148         FDRE (Setup_fdre_C_D)        0.033     5.680    buffer6/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          5.680    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                  0.666    




