
LAB_Stop_Watch_LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f5d8  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000023d4  0800f788  0800f788  0001f788  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011b5c  08011b5c  000302a8  2**0
                  CONTENTS
  4 .ARM          00000008  08011b5c  08011b5c  00021b5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011b64  08011b64  000302a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011b64  08011b64  00021b64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011b68  08011b68  00021b68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002a8  20000000  08011b6c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000089c  200002a8  08011e14  000302a8  2**3
                  ALLOC
 10 ._user_heap_stack 00004004  20000b44  08011e14  00030b44  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000302a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00035867  00000000  00000000  000302d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005e22  00000000  00000000  00065b3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002860  00000000  00000000  0006b968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000025e0  00000000  00000000  0006e1c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000336a0  00000000  00000000  000707a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002e505  00000000  00000000  000a3e48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012e9c5  00000000  00000000  000d234d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00200d12  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000bcc4  00000000  00000000  00200d68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200002a8 	.word	0x200002a8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800f770 	.word	0x0800f770

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200002ac 	.word	0x200002ac
 80001ec:	0800f770 	.word	0x0800f770

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b96e 	b.w	8000ebc <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	4604      	mov	r4, r0
 8000c00:	468c      	mov	ip, r1
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	f040 8083 	bne.w	8000d0e <__udivmoddi4+0x116>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4617      	mov	r7, r2
 8000c0c:	d947      	bls.n	8000c9e <__udivmoddi4+0xa6>
 8000c0e:	fab2 f282 	clz	r2, r2
 8000c12:	b142      	cbz	r2, 8000c26 <__udivmoddi4+0x2e>
 8000c14:	f1c2 0020 	rsb	r0, r2, #32
 8000c18:	fa24 f000 	lsr.w	r0, r4, r0
 8000c1c:	4091      	lsls	r1, r2
 8000c1e:	4097      	lsls	r7, r2
 8000c20:	ea40 0c01 	orr.w	ip, r0, r1
 8000c24:	4094      	lsls	r4, r2
 8000c26:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c2a:	0c23      	lsrs	r3, r4, #16
 8000c2c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c30:	fa1f fe87 	uxth.w	lr, r7
 8000c34:	fb08 c116 	mls	r1, r8, r6, ip
 8000c38:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c3c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c40:	4299      	cmp	r1, r3
 8000c42:	d909      	bls.n	8000c58 <__udivmoddi4+0x60>
 8000c44:	18fb      	adds	r3, r7, r3
 8000c46:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c4a:	f080 8119 	bcs.w	8000e80 <__udivmoddi4+0x288>
 8000c4e:	4299      	cmp	r1, r3
 8000c50:	f240 8116 	bls.w	8000e80 <__udivmoddi4+0x288>
 8000c54:	3e02      	subs	r6, #2
 8000c56:	443b      	add	r3, r7
 8000c58:	1a5b      	subs	r3, r3, r1
 8000c5a:	b2a4      	uxth	r4, r4
 8000c5c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c60:	fb08 3310 	mls	r3, r8, r0, r3
 8000c64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c68:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c6c:	45a6      	cmp	lr, r4
 8000c6e:	d909      	bls.n	8000c84 <__udivmoddi4+0x8c>
 8000c70:	193c      	adds	r4, r7, r4
 8000c72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c76:	f080 8105 	bcs.w	8000e84 <__udivmoddi4+0x28c>
 8000c7a:	45a6      	cmp	lr, r4
 8000c7c:	f240 8102 	bls.w	8000e84 <__udivmoddi4+0x28c>
 8000c80:	3802      	subs	r0, #2
 8000c82:	443c      	add	r4, r7
 8000c84:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c88:	eba4 040e 	sub.w	r4, r4, lr
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	b11d      	cbz	r5, 8000c98 <__udivmoddi4+0xa0>
 8000c90:	40d4      	lsrs	r4, r2
 8000c92:	2300      	movs	r3, #0
 8000c94:	e9c5 4300 	strd	r4, r3, [r5]
 8000c98:	4631      	mov	r1, r6
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	b902      	cbnz	r2, 8000ca2 <__udivmoddi4+0xaa>
 8000ca0:	deff      	udf	#255	; 0xff
 8000ca2:	fab2 f282 	clz	r2, r2
 8000ca6:	2a00      	cmp	r2, #0
 8000ca8:	d150      	bne.n	8000d4c <__udivmoddi4+0x154>
 8000caa:	1bcb      	subs	r3, r1, r7
 8000cac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb0:	fa1f f887 	uxth.w	r8, r7
 8000cb4:	2601      	movs	r6, #1
 8000cb6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cba:	0c21      	lsrs	r1, r4, #16
 8000cbc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cc4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cc8:	428b      	cmp	r3, r1
 8000cca:	d907      	bls.n	8000cdc <__udivmoddi4+0xe4>
 8000ccc:	1879      	adds	r1, r7, r1
 8000cce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cd2:	d202      	bcs.n	8000cda <__udivmoddi4+0xe2>
 8000cd4:	428b      	cmp	r3, r1
 8000cd6:	f200 80e9 	bhi.w	8000eac <__udivmoddi4+0x2b4>
 8000cda:	4684      	mov	ip, r0
 8000cdc:	1ac9      	subs	r1, r1, r3
 8000cde:	b2a3      	uxth	r3, r4
 8000ce0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ce4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ce8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cec:	fb08 f800 	mul.w	r8, r8, r0
 8000cf0:	45a0      	cmp	r8, r4
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x10c>
 8000cf4:	193c      	adds	r4, r7, r4
 8000cf6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x10a>
 8000cfc:	45a0      	cmp	r8, r4
 8000cfe:	f200 80d9 	bhi.w	8000eb4 <__udivmoddi4+0x2bc>
 8000d02:	4618      	mov	r0, r3
 8000d04:	eba4 0408 	sub.w	r4, r4, r8
 8000d08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d0c:	e7bf      	b.n	8000c8e <__udivmoddi4+0x96>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d909      	bls.n	8000d26 <__udivmoddi4+0x12e>
 8000d12:	2d00      	cmp	r5, #0
 8000d14:	f000 80b1 	beq.w	8000e7a <__udivmoddi4+0x282>
 8000d18:	2600      	movs	r6, #0
 8000d1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d1e:	4630      	mov	r0, r6
 8000d20:	4631      	mov	r1, r6
 8000d22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d26:	fab3 f683 	clz	r6, r3
 8000d2a:	2e00      	cmp	r6, #0
 8000d2c:	d14a      	bne.n	8000dc4 <__udivmoddi4+0x1cc>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d302      	bcc.n	8000d38 <__udivmoddi4+0x140>
 8000d32:	4282      	cmp	r2, r0
 8000d34:	f200 80b8 	bhi.w	8000ea8 <__udivmoddi4+0x2b0>
 8000d38:	1a84      	subs	r4, r0, r2
 8000d3a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d3e:	2001      	movs	r0, #1
 8000d40:	468c      	mov	ip, r1
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	d0a8      	beq.n	8000c98 <__udivmoddi4+0xa0>
 8000d46:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d4a:	e7a5      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000d4c:	f1c2 0320 	rsb	r3, r2, #32
 8000d50:	fa20 f603 	lsr.w	r6, r0, r3
 8000d54:	4097      	lsls	r7, r2
 8000d56:	fa01 f002 	lsl.w	r0, r1, r2
 8000d5a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d5e:	40d9      	lsrs	r1, r3
 8000d60:	4330      	orrs	r0, r6
 8000d62:	0c03      	lsrs	r3, r0, #16
 8000d64:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d68:	fa1f f887 	uxth.w	r8, r7
 8000d6c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d70:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d74:	fb06 f108 	mul.w	r1, r6, r8
 8000d78:	4299      	cmp	r1, r3
 8000d7a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d7e:	d909      	bls.n	8000d94 <__udivmoddi4+0x19c>
 8000d80:	18fb      	adds	r3, r7, r3
 8000d82:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d86:	f080 808d 	bcs.w	8000ea4 <__udivmoddi4+0x2ac>
 8000d8a:	4299      	cmp	r1, r3
 8000d8c:	f240 808a 	bls.w	8000ea4 <__udivmoddi4+0x2ac>
 8000d90:	3e02      	subs	r6, #2
 8000d92:	443b      	add	r3, r7
 8000d94:	1a5b      	subs	r3, r3, r1
 8000d96:	b281      	uxth	r1, r0
 8000d98:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d9c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000da0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000da4:	fb00 f308 	mul.w	r3, r0, r8
 8000da8:	428b      	cmp	r3, r1
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x1c4>
 8000dac:	1879      	adds	r1, r7, r1
 8000dae:	f100 3cff 	add.w	ip, r0, #4294967295
 8000db2:	d273      	bcs.n	8000e9c <__udivmoddi4+0x2a4>
 8000db4:	428b      	cmp	r3, r1
 8000db6:	d971      	bls.n	8000e9c <__udivmoddi4+0x2a4>
 8000db8:	3802      	subs	r0, #2
 8000dba:	4439      	add	r1, r7
 8000dbc:	1acb      	subs	r3, r1, r3
 8000dbe:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000dc2:	e778      	b.n	8000cb6 <__udivmoddi4+0xbe>
 8000dc4:	f1c6 0c20 	rsb	ip, r6, #32
 8000dc8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dcc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000dd0:	431c      	orrs	r4, r3
 8000dd2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000dd6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dda:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dde:	fa21 f10c 	lsr.w	r1, r1, ip
 8000de2:	431f      	orrs	r7, r3
 8000de4:	0c3b      	lsrs	r3, r7, #16
 8000de6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dea:	fa1f f884 	uxth.w	r8, r4
 8000dee:	fb0e 1119 	mls	r1, lr, r9, r1
 8000df2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000df6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dfa:	458a      	cmp	sl, r1
 8000dfc:	fa02 f206 	lsl.w	r2, r2, r6
 8000e00:	fa00 f306 	lsl.w	r3, r0, r6
 8000e04:	d908      	bls.n	8000e18 <__udivmoddi4+0x220>
 8000e06:	1861      	adds	r1, r4, r1
 8000e08:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e0c:	d248      	bcs.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e0e:	458a      	cmp	sl, r1
 8000e10:	d946      	bls.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e12:	f1a9 0902 	sub.w	r9, r9, #2
 8000e16:	4421      	add	r1, r4
 8000e18:	eba1 010a 	sub.w	r1, r1, sl
 8000e1c:	b2bf      	uxth	r7, r7
 8000e1e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e22:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e26:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e2a:	fb00 f808 	mul.w	r8, r0, r8
 8000e2e:	45b8      	cmp	r8, r7
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x24a>
 8000e32:	19e7      	adds	r7, r4, r7
 8000e34:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e38:	d22e      	bcs.n	8000e98 <__udivmoddi4+0x2a0>
 8000e3a:	45b8      	cmp	r8, r7
 8000e3c:	d92c      	bls.n	8000e98 <__udivmoddi4+0x2a0>
 8000e3e:	3802      	subs	r0, #2
 8000e40:	4427      	add	r7, r4
 8000e42:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e46:	eba7 0708 	sub.w	r7, r7, r8
 8000e4a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4e:	454f      	cmp	r7, r9
 8000e50:	46c6      	mov	lr, r8
 8000e52:	4649      	mov	r1, r9
 8000e54:	d31a      	bcc.n	8000e8c <__udivmoddi4+0x294>
 8000e56:	d017      	beq.n	8000e88 <__udivmoddi4+0x290>
 8000e58:	b15d      	cbz	r5, 8000e72 <__udivmoddi4+0x27a>
 8000e5a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e5e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e62:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e66:	40f2      	lsrs	r2, r6
 8000e68:	ea4c 0202 	orr.w	r2, ip, r2
 8000e6c:	40f7      	lsrs	r7, r6
 8000e6e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e72:	2600      	movs	r6, #0
 8000e74:	4631      	mov	r1, r6
 8000e76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e70b      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e9      	b.n	8000c58 <__udivmoddi4+0x60>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6fd      	b.n	8000c84 <__udivmoddi4+0x8c>
 8000e88:	4543      	cmp	r3, r8
 8000e8a:	d2e5      	bcs.n	8000e58 <__udivmoddi4+0x260>
 8000e8c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e90:	eb69 0104 	sbc.w	r1, r9, r4
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7df      	b.n	8000e58 <__udivmoddi4+0x260>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e7d2      	b.n	8000e42 <__udivmoddi4+0x24a>
 8000e9c:	4660      	mov	r0, ip
 8000e9e:	e78d      	b.n	8000dbc <__udivmoddi4+0x1c4>
 8000ea0:	4681      	mov	r9, r0
 8000ea2:	e7b9      	b.n	8000e18 <__udivmoddi4+0x220>
 8000ea4:	4666      	mov	r6, ip
 8000ea6:	e775      	b.n	8000d94 <__udivmoddi4+0x19c>
 8000ea8:	4630      	mov	r0, r6
 8000eaa:	e74a      	b.n	8000d42 <__udivmoddi4+0x14a>
 8000eac:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb0:	4439      	add	r1, r7
 8000eb2:	e713      	b.n	8000cdc <__udivmoddi4+0xe4>
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	443c      	add	r4, r7
 8000eb8:	e724      	b.n	8000d04 <__udivmoddi4+0x10c>
 8000eba:	bf00      	nop

08000ebc <__aeabi_idiv0>:
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop

08000ec0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b08a      	sub	sp, #40	; 0x28
 8000ec4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000ec6:	f107 031c 	add.w	r3, r7, #28
 8000eca:	2200      	movs	r2, #0
 8000ecc:	601a      	str	r2, [r3, #0]
 8000ece:	605a      	str	r2, [r3, #4]
 8000ed0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ed2:	1d3b      	adds	r3, r7, #4
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
 8000ed8:	605a      	str	r2, [r3, #4]
 8000eda:	609a      	str	r2, [r3, #8]
 8000edc:	60da      	str	r2, [r3, #12]
 8000ede:	611a      	str	r2, [r3, #16]
 8000ee0:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ee2:	4b30      	ldr	r3, [pc, #192]	; (8000fa4 <MX_ADC1_Init+0xe4>)
 8000ee4:	4a30      	ldr	r2, [pc, #192]	; (8000fa8 <MX_ADC1_Init+0xe8>)
 8000ee6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000ee8:	4b2e      	ldr	r3, [pc, #184]	; (8000fa4 <MX_ADC1_Init+0xe4>)
 8000eea:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000eee:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ef0:	4b2c      	ldr	r3, [pc, #176]	; (8000fa4 <MX_ADC1_Init+0xe4>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ef6:	4b2b      	ldr	r3, [pc, #172]	; (8000fa4 <MX_ADC1_Init+0xe4>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000efc:	4b29      	ldr	r3, [pc, #164]	; (8000fa4 <MX_ADC1_Init+0xe4>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f02:	4b28      	ldr	r3, [pc, #160]	; (8000fa4 <MX_ADC1_Init+0xe4>)
 8000f04:	2204      	movs	r2, #4
 8000f06:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f08:	4b26      	ldr	r3, [pc, #152]	; (8000fa4 <MX_ADC1_Init+0xe4>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f0e:	4b25      	ldr	r3, [pc, #148]	; (8000fa4 <MX_ADC1_Init+0xe4>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000f14:	4b23      	ldr	r3, [pc, #140]	; (8000fa4 <MX_ADC1_Init+0xe4>)
 8000f16:	2201      	movs	r2, #1
 8000f18:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f1a:	4b22      	ldr	r3, [pc, #136]	; (8000fa4 <MX_ADC1_Init+0xe4>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f22:	4b20      	ldr	r3, [pc, #128]	; (8000fa4 <MX_ADC1_Init+0xe4>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f28:	4b1e      	ldr	r3, [pc, #120]	; (8000fa4 <MX_ADC1_Init+0xe4>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f2e:	4b1d      	ldr	r3, [pc, #116]	; (8000fa4 <MX_ADC1_Init+0xe4>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f36:	4b1b      	ldr	r3, [pc, #108]	; (8000fa4 <MX_ADC1_Init+0xe4>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f3c:	4b19      	ldr	r3, [pc, #100]	; (8000fa4 <MX_ADC1_Init+0xe4>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f44:	4817      	ldr	r0, [pc, #92]	; (8000fa4 <MX_ADC1_Init+0xe4>)
 8000f46:	f004 ff2b 	bl	8005da0 <HAL_ADC_Init>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000f50:	f001 f980 	bl	8002254 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f54:	2300      	movs	r3, #0
 8000f56:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000f58:	f107 031c 	add.w	r3, r7, #28
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	4811      	ldr	r0, [pc, #68]	; (8000fa4 <MX_ADC1_Init+0xe4>)
 8000f60:	f005 fcaa 	bl	80068b8 <HAL_ADCEx_MultiModeConfigChannel>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d001      	beq.n	8000f6e <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8000f6a:	f001 f973 	bl	8002254 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000f6e:	4b0f      	ldr	r3, [pc, #60]	; (8000fac <MX_ADC1_Init+0xec>)
 8000f70:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f72:	2306      	movs	r3, #6
 8000f74:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f76:	2300      	movs	r3, #0
 8000f78:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f7a:	237f      	movs	r3, #127	; 0x7f
 8000f7c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f7e:	2304      	movs	r3, #4
 8000f80:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000f82:	2300      	movs	r3, #0
 8000f84:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f86:	1d3b      	adds	r3, r7, #4
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4806      	ldr	r0, [pc, #24]	; (8000fa4 <MX_ADC1_Init+0xe4>)
 8000f8c:	f005 f862 	bl	8006054 <HAL_ADC_ConfigChannel>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 8000f96:	f001 f95d 	bl	8002254 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f9a:	bf00      	nop
 8000f9c:	3728      	adds	r7, #40	; 0x28
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	20000450 	.word	0x20000450
 8000fa8:	50040000 	.word	0x50040000
 8000fac:	10c00010 	.word	0x10c00010

08000fb0 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b086      	sub	sp, #24
 8000fb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fb6:	463b      	mov	r3, r7
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]
 8000fc4:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8000fc6:	4b29      	ldr	r3, [pc, #164]	; (800106c <MX_ADC2_Init+0xbc>)
 8000fc8:	4a29      	ldr	r2, [pc, #164]	; (8001070 <MX_ADC2_Init+0xc0>)
 8000fca:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000fcc:	4b27      	ldr	r3, [pc, #156]	; (800106c <MX_ADC2_Init+0xbc>)
 8000fce:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000fd2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000fd4:	4b25      	ldr	r3, [pc, #148]	; (800106c <MX_ADC2_Init+0xbc>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fda:	4b24      	ldr	r3, [pc, #144]	; (800106c <MX_ADC2_Init+0xbc>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000fe0:	4b22      	ldr	r3, [pc, #136]	; (800106c <MX_ADC2_Init+0xbc>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fe6:	4b21      	ldr	r3, [pc, #132]	; (800106c <MX_ADC2_Init+0xbc>)
 8000fe8:	2204      	movs	r2, #4
 8000fea:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000fec:	4b1f      	ldr	r3, [pc, #124]	; (800106c <MX_ADC2_Init+0xbc>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000ff2:	4b1e      	ldr	r3, [pc, #120]	; (800106c <MX_ADC2_Init+0xbc>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8000ff8:	4b1c      	ldr	r3, [pc, #112]	; (800106c <MX_ADC2_Init+0xbc>)
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000ffe:	4b1b      	ldr	r3, [pc, #108]	; (800106c <MX_ADC2_Init+0xbc>)
 8001000:	2200      	movs	r2, #0
 8001002:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001006:	4b19      	ldr	r3, [pc, #100]	; (800106c <MX_ADC2_Init+0xbc>)
 8001008:	2200      	movs	r2, #0
 800100a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800100c:	4b17      	ldr	r3, [pc, #92]	; (800106c <MX_ADC2_Init+0xbc>)
 800100e:	2200      	movs	r2, #0
 8001010:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001012:	4b16      	ldr	r3, [pc, #88]	; (800106c <MX_ADC2_Init+0xbc>)
 8001014:	2200      	movs	r2, #0
 8001016:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800101a:	4b14      	ldr	r3, [pc, #80]	; (800106c <MX_ADC2_Init+0xbc>)
 800101c:	2200      	movs	r2, #0
 800101e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8001020:	4b12      	ldr	r3, [pc, #72]	; (800106c <MX_ADC2_Init+0xbc>)
 8001022:	2200      	movs	r2, #0
 8001024:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001028:	4810      	ldr	r0, [pc, #64]	; (800106c <MX_ADC2_Init+0xbc>)
 800102a:	f004 feb9 	bl	8005da0 <HAL_ADC_Init>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <MX_ADC2_Init+0x88>
  {
    Error_Handler();
 8001034:	f001 f90e 	bl	8002254 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001038:	4b0e      	ldr	r3, [pc, #56]	; (8001074 <MX_ADC2_Init+0xc4>)
 800103a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800103c:	2306      	movs	r3, #6
 800103e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001040:	2300      	movs	r3, #0
 8001042:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001044:	237f      	movs	r3, #127	; 0x7f
 8001046:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001048:	2304      	movs	r3, #4
 800104a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800104c:	2300      	movs	r3, #0
 800104e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001050:	463b      	mov	r3, r7
 8001052:	4619      	mov	r1, r3
 8001054:	4805      	ldr	r0, [pc, #20]	; (800106c <MX_ADC2_Init+0xbc>)
 8001056:	f004 fffd 	bl	8006054 <HAL_ADC_ConfigChannel>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <MX_ADC2_Init+0xb4>
  {
    Error_Handler();
 8001060:	f001 f8f8 	bl	8002254 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001064:	bf00      	nop
 8001066:	3718      	adds	r7, #24
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	200003e8 	.word	0x200003e8
 8001070:	50040100 	.word	0x50040100
 8001074:	25b00200 	.word	0x25b00200

08001078 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b08c      	sub	sp, #48	; 0x30
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001080:	f107 031c 	add.w	r3, r7, #28
 8001084:	2200      	movs	r2, #0
 8001086:	601a      	str	r2, [r3, #0]
 8001088:	605a      	str	r2, [r3, #4]
 800108a:	609a      	str	r2, [r3, #8]
 800108c:	60da      	str	r2, [r3, #12]
 800108e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4a3f      	ldr	r2, [pc, #252]	; (8001194 <HAL_ADC_MspInit+0x11c>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d12d      	bne.n	80010f6 <HAL_ADC_MspInit+0x7e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 800109a:	4b3f      	ldr	r3, [pc, #252]	; (8001198 <HAL_ADC_MspInit+0x120>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	3301      	adds	r3, #1
 80010a0:	4a3d      	ldr	r2, [pc, #244]	; (8001198 <HAL_ADC_MspInit+0x120>)
 80010a2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80010a4:	4b3c      	ldr	r3, [pc, #240]	; (8001198 <HAL_ADC_MspInit+0x120>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d10b      	bne.n	80010c4 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 80010ac:	4b3b      	ldr	r3, [pc, #236]	; (800119c <HAL_ADC_MspInit+0x124>)
 80010ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010b0:	4a3a      	ldr	r2, [pc, #232]	; (800119c <HAL_ADC_MspInit+0x124>)
 80010b2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80010b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010b8:	4b38      	ldr	r3, [pc, #224]	; (800119c <HAL_ADC_MspInit+0x124>)
 80010ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80010c0:	61bb      	str	r3, [r7, #24]
 80010c2:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010c4:	4b35      	ldr	r3, [pc, #212]	; (800119c <HAL_ADC_MspInit+0x124>)
 80010c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010c8:	4a34      	ldr	r2, [pc, #208]	; (800119c <HAL_ADC_MspInit+0x124>)
 80010ca:	f043 0304 	orr.w	r3, r3, #4
 80010ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010d0:	4b32      	ldr	r3, [pc, #200]	; (800119c <HAL_ADC_MspInit+0x124>)
 80010d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010d4:	f003 0304 	and.w	r3, r3, #4
 80010d8:	617b      	str	r3, [r7, #20]
 80010da:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN13
    PC3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = ARD_A0_Pin|ARD_A2_Pin;
 80010dc:	2318      	movs	r3, #24
 80010de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80010e0:	230b      	movs	r3, #11
 80010e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e4:	2300      	movs	r3, #0
 80010e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010e8:	f107 031c 	add.w	r3, r7, #28
 80010ec:	4619      	mov	r1, r3
 80010ee:	482c      	ldr	r0, [pc, #176]	; (80011a0 <HAL_ADC_MspInit+0x128>)
 80010f0:	f005 ffe8 	bl	80070c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80010f4:	e04a      	b.n	800118c <HAL_ADC_MspInit+0x114>
  else if(adcHandle->Instance==ADC2)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a2a      	ldr	r2, [pc, #168]	; (80011a4 <HAL_ADC_MspInit+0x12c>)
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d145      	bne.n	800118c <HAL_ADC_MspInit+0x114>
    HAL_RCC_ADC_CLK_ENABLED++;
 8001100:	4b25      	ldr	r3, [pc, #148]	; (8001198 <HAL_ADC_MspInit+0x120>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	3301      	adds	r3, #1
 8001106:	4a24      	ldr	r2, [pc, #144]	; (8001198 <HAL_ADC_MspInit+0x120>)
 8001108:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800110a:	4b23      	ldr	r3, [pc, #140]	; (8001198 <HAL_ADC_MspInit+0x120>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	2b01      	cmp	r3, #1
 8001110:	d10b      	bne.n	800112a <HAL_ADC_MspInit+0xb2>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001112:	4b22      	ldr	r3, [pc, #136]	; (800119c <HAL_ADC_MspInit+0x124>)
 8001114:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001116:	4a21      	ldr	r2, [pc, #132]	; (800119c <HAL_ADC_MspInit+0x124>)
 8001118:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800111c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800111e:	4b1f      	ldr	r3, [pc, #124]	; (800119c <HAL_ADC_MspInit+0x124>)
 8001120:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001122:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001126:	613b      	str	r3, [r7, #16]
 8001128:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800112a:	4b1c      	ldr	r3, [pc, #112]	; (800119c <HAL_ADC_MspInit+0x124>)
 800112c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800112e:	4a1b      	ldr	r2, [pc, #108]	; (800119c <HAL_ADC_MspInit+0x124>)
 8001130:	f043 0304 	orr.w	r3, r3, #4
 8001134:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001136:	4b19      	ldr	r3, [pc, #100]	; (800119c <HAL_ADC_MspInit+0x124>)
 8001138:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800113a:	f003 0304 	and.w	r3, r3, #4
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001142:	4b16      	ldr	r3, [pc, #88]	; (800119c <HAL_ADC_MspInit+0x124>)
 8001144:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001146:	4a15      	ldr	r2, [pc, #84]	; (800119c <HAL_ADC_MspInit+0x124>)
 8001148:	f043 0301 	orr.w	r3, r3, #1
 800114c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800114e:	4b13      	ldr	r3, [pc, #76]	; (800119c <HAL_ADC_MspInit+0x124>)
 8001150:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001152:	f003 0301 	and.w	r3, r3, #1
 8001156:	60bb      	str	r3, [r7, #8]
 8001158:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARD_A5_Pin|GPIO_PIN_1;
 800115a:	2303      	movs	r3, #3
 800115c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800115e:	230b      	movs	r3, #11
 8001160:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001162:	2300      	movs	r3, #0
 8001164:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001166:	f107 031c 	add.w	r3, r7, #28
 800116a:	4619      	mov	r1, r3
 800116c:	480c      	ldr	r0, [pc, #48]	; (80011a0 <HAL_ADC_MspInit+0x128>)
 800116e:	f005 ffa9 	bl	80070c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = STMOD_ADC_Pin|ARD_A4_Pin;
 8001172:	2312      	movs	r3, #18
 8001174:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001176:	230b      	movs	r3, #11
 8001178:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117e:	f107 031c 	add.w	r3, r7, #28
 8001182:	4619      	mov	r1, r3
 8001184:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001188:	f005 ff9c 	bl	80070c4 <HAL_GPIO_Init>
}
 800118c:	bf00      	nop
 800118e:	3730      	adds	r7, #48	; 0x30
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	50040000 	.word	0x50040000
 8001198:	200002c4 	.word	0x200002c4
 800119c:	40021000 	.word	0x40021000
 80011a0:	48000800 	.word	0x48000800
 80011a4:	50040100 	.word	0x50040100

080011a8 <MX_DCMI_Init>:

DCMI_HandleTypeDef hdcmi;

/* DCMI init function */
void MX_DCMI_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 80011ac:	4b16      	ldr	r3, [pc, #88]	; (8001208 <MX_DCMI_Init+0x60>)
 80011ae:	4a17      	ldr	r2, [pc, #92]	; (800120c <MX_DCMI_Init+0x64>)
 80011b0:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 80011b2:	4b15      	ldr	r3, [pc, #84]	; (8001208 <MX_DCMI_Init+0x60>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 80011b8:	4b13      	ldr	r3, [pc, #76]	; (8001208 <MX_DCMI_Init+0x60>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 80011be:	4b12      	ldr	r3, [pc, #72]	; (8001208 <MX_DCMI_Init+0x60>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 80011c4:	4b10      	ldr	r3, [pc, #64]	; (8001208 <MX_DCMI_Init+0x60>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 80011ca:	4b0f      	ldr	r3, [pc, #60]	; (8001208 <MX_DCMI_Init+0x60>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 80011d0:	4b0d      	ldr	r3, [pc, #52]	; (8001208 <MX_DCMI_Init+0x60>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 80011d6:	4b0c      	ldr	r3, [pc, #48]	; (8001208 <MX_DCMI_Init+0x60>)
 80011d8:	2200      	movs	r2, #0
 80011da:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 80011dc:	4b0a      	ldr	r3, [pc, #40]	; (8001208 <MX_DCMI_Init+0x60>)
 80011de:	2200      	movs	r2, #0
 80011e0:	625a      	str	r2, [r3, #36]	; 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 80011e2:	4b09      	ldr	r3, [pc, #36]	; (8001208 <MX_DCMI_Init+0x60>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	629a      	str	r2, [r3, #40]	; 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 80011e8:	4b07      	ldr	r3, [pc, #28]	; (8001208 <MX_DCMI_Init+0x60>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	62da      	str	r2, [r3, #44]	; 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 80011ee:	4b06      	ldr	r3, [pc, #24]	; (8001208 <MX_DCMI_Init+0x60>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 80011f4:	4804      	ldr	r0, [pc, #16]	; (8001208 <MX_DCMI_Init+0x60>)
 80011f6:	f005 fd53 	bl	8006ca0 <HAL_DCMI_Init>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8001200:	f001 f828 	bl	8002254 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8001204:	bf00      	nop
 8001206:	bd80      	pop	{r7, pc}
 8001208:	200004b8 	.word	0x200004b8
 800120c:	50050000 	.word	0x50050000

08001210 <HAL_DCMI_MspInit>:

void HAL_DCMI_MspInit(DCMI_HandleTypeDef* dcmiHandle)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b08c      	sub	sp, #48	; 0x30
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001218:	f107 031c 	add.w	r3, r7, #28
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
 8001222:	609a      	str	r2, [r3, #8]
 8001224:	60da      	str	r2, [r3, #12]
 8001226:	611a      	str	r2, [r3, #16]
  if(dcmiHandle->Instance==DCMI)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a33      	ldr	r2, [pc, #204]	; (80012fc <HAL_DCMI_MspInit+0xec>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d160      	bne.n	80012f4 <HAL_DCMI_MspInit+0xe4>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* DCMI clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8001232:	4b33      	ldr	r3, [pc, #204]	; (8001300 <HAL_DCMI_MspInit+0xf0>)
 8001234:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001236:	4a32      	ldr	r2, [pc, #200]	; (8001300 <HAL_DCMI_MspInit+0xf0>)
 8001238:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800123c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800123e:	4b30      	ldr	r3, [pc, #192]	; (8001300 <HAL_DCMI_MspInit+0xf0>)
 8001240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001242:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001246:	61bb      	str	r3, [r7, #24]
 8001248:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOH_CLK_ENABLE();
 800124a:	4b2d      	ldr	r3, [pc, #180]	; (8001300 <HAL_DCMI_MspInit+0xf0>)
 800124c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800124e:	4a2c      	ldr	r2, [pc, #176]	; (8001300 <HAL_DCMI_MspInit+0xf0>)
 8001250:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001254:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001256:	4b2a      	ldr	r3, [pc, #168]	; (8001300 <HAL_DCMI_MspInit+0xf0>)
 8001258:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800125a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800125e:	617b      	str	r3, [r7, #20]
 8001260:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001262:	4b27      	ldr	r3, [pc, #156]	; (8001300 <HAL_DCMI_MspInit+0xf0>)
 8001264:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001266:	4a26      	ldr	r2, [pc, #152]	; (8001300 <HAL_DCMI_MspInit+0xf0>)
 8001268:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800126c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800126e:	4b24      	ldr	r3, [pc, #144]	; (8001300 <HAL_DCMI_MspInit+0xf0>)
 8001270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001272:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001276:	613b      	str	r3, [r7, #16]
 8001278:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800127a:	4b21      	ldr	r3, [pc, #132]	; (8001300 <HAL_DCMI_MspInit+0xf0>)
 800127c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800127e:	4a20      	ldr	r2, [pc, #128]	; (8001300 <HAL_DCMI_MspInit+0xf0>)
 8001280:	f043 0310 	orr.w	r3, r3, #16
 8001284:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001286:	4b1e      	ldr	r3, [pc, #120]	; (8001300 <HAL_DCMI_MspInit+0xf0>)
 8001288:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800128a:	f003 0310 	and.w	r3, r3, #16
 800128e:	60fb      	str	r3, [r7, #12]
 8001290:	68fb      	ldr	r3, [r7, #12]
    PH5     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    PH11     ------> DCMI_D2
    PH8     ------> DCMI_HSYNC
    */
    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_PIXCK_Pin
 8001292:	f645 7320 	movw	r3, #24352	; 0x5f20
 8001296:	61fb      	str	r3, [r7, #28]
                          |DCMI_D1_Pin|DCMI_D2_Pin|DCMI_HSYNC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001298:	2302      	movs	r3, #2
 800129a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129c:	2300      	movs	r3, #0
 800129e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a0:	2300      	movs	r3, #0
 80012a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 80012a4:	230a      	movs	r3, #10
 80012a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80012a8:	f107 031c 	add.w	r3, r7, #28
 80012ac:	4619      	mov	r1, r3
 80012ae:	4815      	ldr	r0, [pc, #84]	; (8001304 <HAL_DCMI_MspInit+0xf4>)
 80012b0:	f005 ff08 	bl	80070c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D7_Pin|DCMI_D5_Pin|DCMI_VSYNC_Pin;
 80012b4:	23b0      	movs	r3, #176	; 0xb0
 80012b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b8:	2302      	movs	r3, #2
 80012ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012bc:	2300      	movs	r3, #0
 80012be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c0:	2300      	movs	r3, #0
 80012c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 80012c4:	230a      	movs	r3, #10
 80012c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80012c8:	f107 031c 	add.w	r3, r7, #28
 80012cc:	4619      	mov	r1, r3
 80012ce:	480e      	ldr	r0, [pc, #56]	; (8001308 <HAL_DCMI_MspInit+0xf8>)
 80012d0:	f005 fef8 	bl	80070c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D6_Pin;
 80012d4:	2320      	movs	r3, #32
 80012d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d8:	2302      	movs	r3, #2
 80012da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012dc:	2300      	movs	r3, #0
 80012de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e0:	2300      	movs	r3, #0
 80012e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 80012e4:	230a      	movs	r3, #10
 80012e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DCMI_D6_GPIO_Port, &GPIO_InitStruct);
 80012e8:	f107 031c 	add.w	r3, r7, #28
 80012ec:	4619      	mov	r1, r3
 80012ee:	4807      	ldr	r0, [pc, #28]	; (800130c <HAL_DCMI_MspInit+0xfc>)
 80012f0:	f005 fee8 	bl	80070c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }
}
 80012f4:	bf00      	nop
 80012f6:	3730      	adds	r7, #48	; 0x30
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	50050000 	.word	0x50050000
 8001300:	40021000 	.word	0x40021000
 8001304:	48001c00 	.word	0x48001c00
 8001308:	48002000 	.word	0x48002000
 800130c:	48001000 	.word	0x48001000

08001310 <MX_DFSDM1_Init>:
DFSDM_Channel_HandleTypeDef hdfsdm1_channel1;
DFSDM_Channel_HandleTypeDef hdfsdm1_channel2;

/* DFSDM1 init function */
void MX_DFSDM1_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8001314:	4b30      	ldr	r3, [pc, #192]	; (80013d8 <MX_DFSDM1_Init+0xc8>)
 8001316:	4a31      	ldr	r2, [pc, #196]	; (80013dc <MX_DFSDM1_Init+0xcc>)
 8001318:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 800131a:	4b2f      	ldr	r3, [pc, #188]	; (80013d8 <MX_DFSDM1_Init+0xc8>)
 800131c:	2201      	movs	r2, #1
 800131e:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8001320:	4b2d      	ldr	r3, [pc, #180]	; (80013d8 <MX_DFSDM1_Init+0xc8>)
 8001322:	2200      	movs	r2, #0
 8001324:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8001326:	4b2c      	ldr	r3, [pc, #176]	; (80013d8 <MX_DFSDM1_Init+0xc8>)
 8001328:	2202      	movs	r2, #2
 800132a:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 800132c:	4b2a      	ldr	r3, [pc, #168]	; (80013d8 <MX_DFSDM1_Init+0xc8>)
 800132e:	2200      	movs	r2, #0
 8001330:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8001332:	4b29      	ldr	r3, [pc, #164]	; (80013d8 <MX_DFSDM1_Init+0xc8>)
 8001334:	2200      	movs	r2, #0
 8001336:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8001338:	4b27      	ldr	r3, [pc, #156]	; (80013d8 <MX_DFSDM1_Init+0xc8>)
 800133a:	2200      	movs	r2, #0
 800133c:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800133e:	4b26      	ldr	r3, [pc, #152]	; (80013d8 <MX_DFSDM1_Init+0xc8>)
 8001340:	2200      	movs	r2, #0
 8001342:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8001344:	4b24      	ldr	r3, [pc, #144]	; (80013d8 <MX_DFSDM1_Init+0xc8>)
 8001346:	2204      	movs	r2, #4
 8001348:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 800134a:	4b23      	ldr	r3, [pc, #140]	; (80013d8 <MX_DFSDM1_Init+0xc8>)
 800134c:	2200      	movs	r2, #0
 800134e:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8001350:	4b21      	ldr	r3, [pc, #132]	; (80013d8 <MX_DFSDM1_Init+0xc8>)
 8001352:	2201      	movs	r2, #1
 8001354:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8001356:	4b20      	ldr	r3, [pc, #128]	; (80013d8 <MX_DFSDM1_Init+0xc8>)
 8001358:	2200      	movs	r2, #0
 800135a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 800135c:	4b1e      	ldr	r3, [pc, #120]	; (80013d8 <MX_DFSDM1_Init+0xc8>)
 800135e:	2200      	movs	r2, #0
 8001360:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8001362:	481d      	ldr	r0, [pc, #116]	; (80013d8 <MX_DFSDM1_Init+0xc8>)
 8001364:	f005 fd22 	bl	8006dac <HAL_DFSDM_ChannelInit>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <MX_DFSDM1_Init+0x62>
  {
    Error_Handler();
 800136e:	f000 ff71 	bl	8002254 <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 8001372:	4b1b      	ldr	r3, [pc, #108]	; (80013e0 <MX_DFSDM1_Init+0xd0>)
 8001374:	4a1b      	ldr	r2, [pc, #108]	; (80013e4 <MX_DFSDM1_Init+0xd4>)
 8001376:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8001378:	4b19      	ldr	r3, [pc, #100]	; (80013e0 <MX_DFSDM1_Init+0xd0>)
 800137a:	2201      	movs	r2, #1
 800137c:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 800137e:	4b18      	ldr	r3, [pc, #96]	; (80013e0 <MX_DFSDM1_Init+0xd0>)
 8001380:	2200      	movs	r2, #0
 8001382:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 2;
 8001384:	4b16      	ldr	r3, [pc, #88]	; (80013e0 <MX_DFSDM1_Init+0xd0>)
 8001386:	2202      	movs	r2, #2
 8001388:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 800138a:	4b15      	ldr	r3, [pc, #84]	; (80013e0 <MX_DFSDM1_Init+0xd0>)
 800138c:	2200      	movs	r2, #0
 800138e:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8001390:	4b13      	ldr	r3, [pc, #76]	; (80013e0 <MX_DFSDM1_Init+0xd0>)
 8001392:	2200      	movs	r2, #0
 8001394:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8001396:	4b12      	ldr	r3, [pc, #72]	; (80013e0 <MX_DFSDM1_Init+0xd0>)
 8001398:	f44f 7280 	mov.w	r2, #256	; 0x100
 800139c:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800139e:	4b10      	ldr	r3, [pc, #64]	; (80013e0 <MX_DFSDM1_Init+0xd0>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80013a4:	4b0e      	ldr	r3, [pc, #56]	; (80013e0 <MX_DFSDM1_Init+0xd0>)
 80013a6:	2204      	movs	r2, #4
 80013a8:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80013aa:	4b0d      	ldr	r3, [pc, #52]	; (80013e0 <MX_DFSDM1_Init+0xd0>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 80013b0:	4b0b      	ldr	r3, [pc, #44]	; (80013e0 <MX_DFSDM1_Init+0xd0>)
 80013b2:	2201      	movs	r2, #1
 80013b4:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 80013b6:	4b0a      	ldr	r3, [pc, #40]	; (80013e0 <MX_DFSDM1_Init+0xd0>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 80013bc:	4b08      	ldr	r3, [pc, #32]	; (80013e0 <MX_DFSDM1_Init+0xd0>)
 80013be:	2200      	movs	r2, #0
 80013c0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 80013c2:	4807      	ldr	r0, [pc, #28]	; (80013e0 <MX_DFSDM1_Init+0xd0>)
 80013c4:	f005 fcf2 	bl	8006dac <HAL_DFSDM_ChannelInit>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <MX_DFSDM1_Init+0xc2>
  {
    Error_Handler();
 80013ce:	f000 ff41 	bl	8002254 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	2000051c 	.word	0x2000051c
 80013dc:	40016020 	.word	0x40016020
 80013e0:	20000554 	.word	0x20000554
 80013e4:	40016040 	.word	0x40016040

080013e8 <HAL_DFSDM_ChannelMspInit>:

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* dfsdm_channelHandle)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b0ae      	sub	sp, #184	; 0xb8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
 80013fa:	609a      	str	r2, [r3, #8]
 80013fc:	60da      	str	r2, [r3, #12]
 80013fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001400:	f107 0318 	add.w	r3, r7, #24
 8001404:	228c      	movs	r2, #140	; 0x8c
 8001406:	2100      	movs	r1, #0
 8001408:	4618      	mov	r0, r3
 800140a:	f00b fb23 	bl	800ca54 <memset>
  if(DFSDM1_Init == 0)
 800140e:	4b36      	ldr	r3, [pc, #216]	; (80014e8 <HAL_DFSDM_ChannelMspInit+0x100>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d163      	bne.n	80014de <HAL_DFSDM_ChannelMspInit+0xf6>
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8001416:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800141a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 800141c:	2300      	movs	r3, #0
 800141e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001422:	f107 0318 	add.w	r3, r7, #24
 8001426:	4618      	mov	r0, r3
 8001428:	f007 ff32 	bl	8009290 <HAL_RCCEx_PeriphCLKConfig>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8001432:	f000 ff0f 	bl	8002254 <Error_Handler>
    }

    /* DFSDM1 clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001436:	4b2d      	ldr	r3, [pc, #180]	; (80014ec <HAL_DFSDM_ChannelMspInit+0x104>)
 8001438:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800143a:	4a2c      	ldr	r2, [pc, #176]	; (80014ec <HAL_DFSDM_ChannelMspInit+0x104>)
 800143c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001440:	6613      	str	r3, [r2, #96]	; 0x60
 8001442:	4b2a      	ldr	r3, [pc, #168]	; (80014ec <HAL_DFSDM_ChannelMspInit+0x104>)
 8001444:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001446:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800144a:	617b      	str	r3, [r7, #20]
 800144c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800144e:	4b27      	ldr	r3, [pc, #156]	; (80014ec <HAL_DFSDM_ChannelMspInit+0x104>)
 8001450:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001452:	4a26      	ldr	r2, [pc, #152]	; (80014ec <HAL_DFSDM_ChannelMspInit+0x104>)
 8001454:	f043 0304 	orr.w	r3, r3, #4
 8001458:	64d3      	str	r3, [r2, #76]	; 0x4c
 800145a:	4b24      	ldr	r3, [pc, #144]	; (80014ec <HAL_DFSDM_ChannelMspInit+0x104>)
 800145c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800145e:	f003 0304 	and.w	r3, r3, #4
 8001462:	613b      	str	r3, [r7, #16]
 8001464:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001466:	4b21      	ldr	r3, [pc, #132]	; (80014ec <HAL_DFSDM_ChannelMspInit+0x104>)
 8001468:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146a:	4a20      	ldr	r2, [pc, #128]	; (80014ec <HAL_DFSDM_ChannelMspInit+0x104>)
 800146c:	f043 0302 	orr.w	r3, r3, #2
 8001470:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001472:	4b1e      	ldr	r3, [pc, #120]	; (80014ec <HAL_DFSDM_ChannelMspInit+0x104>)
 8001474:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PC7     ------> DFSDM1_DATIN3
    PC2     ------> DFSDM1_CKOUT
    PB12     ------> DFSDM1_DATIN1
    */
    GPIO_InitStruct.Pin = DATIN3_Pin|DF_CKOUT_Pin;
 800147e:	2384      	movs	r3, #132	; 0x84
 8001480:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001484:	2302      	movs	r3, #2
 8001486:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148a:	2300      	movs	r3, #0
 800148c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001490:	2300      	movs	r3, #0
 8001492:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001496:	2306      	movs	r3, #6
 8001498:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800149c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80014a0:	4619      	mov	r1, r3
 80014a2:	4813      	ldr	r0, [pc, #76]	; (80014f0 <HAL_DFSDM_ChannelMspInit+0x108>)
 80014a4:	f005 fe0e 	bl	80070c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DFDATIN1_Pin;
 80014a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014ac:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b0:	2302      	movs	r3, #2
 80014b2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b6:	2300      	movs	r3, #0
 80014b8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014bc:	2300      	movs	r3, #0
 80014be:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80014c2:	2306      	movs	r3, #6
 80014c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(DFDATIN1_GPIO_Port, &GPIO_InitStruct);
 80014c8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80014cc:	4619      	mov	r1, r3
 80014ce:	4809      	ldr	r0, [pc, #36]	; (80014f4 <HAL_DFSDM_ChannelMspInit+0x10c>)
 80014d0:	f005 fdf8 	bl	80070c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 80014d4:	4b04      	ldr	r3, [pc, #16]	; (80014e8 <HAL_DFSDM_ChannelMspInit+0x100>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	3301      	adds	r3, #1
 80014da:	4a03      	ldr	r2, [pc, #12]	; (80014e8 <HAL_DFSDM_ChannelMspInit+0x100>)
 80014dc:	6013      	str	r3, [r2, #0]
  }
}
 80014de:	bf00      	nop
 80014e0:	37b8      	adds	r7, #184	; 0xb8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	200002c8 	.word	0x200002c8
 80014ec:	40021000 	.word	0x40021000
 80014f0:	48000800 	.word	0x48000800
 80014f4:	48000400 	.word	0x48000400

080014f8 <MX_FMC_Init>:
SRAM_HandleTypeDef hsram1;
SRAM_HandleTypeDef hsram2;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b088      	sub	sp, #32
 80014fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 80014fe:	463b      	mov	r3, r7
 8001500:	2220      	movs	r2, #32
 8001502:	2100      	movs	r1, #0
 8001504:	4618      	mov	r0, r3
 8001506:	f00b faa5 	bl	800ca54 <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 800150a:	4b4f      	ldr	r3, [pc, #316]	; (8001648 <MX_FMC_Init+0x150>)
 800150c:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8001510:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8001512:	4b4d      	ldr	r3, [pc, #308]	; (8001648 <MX_FMC_Init+0x150>)
 8001514:	4a4d      	ldr	r2, [pc, #308]	; (800164c <MX_FMC_Init+0x154>)
 8001516:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK2;
 8001518:	4b4b      	ldr	r3, [pc, #300]	; (8001648 <MX_FMC_Init+0x150>)
 800151a:	2202      	movs	r2, #2
 800151c:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 800151e:	4b4a      	ldr	r3, [pc, #296]	; (8001648 <MX_FMC_Init+0x150>)
 8001520:	2200      	movs	r2, #0
 8001522:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 8001524:	4b48      	ldr	r3, [pc, #288]	; (8001648 <MX_FMC_Init+0x150>)
 8001526:	2200      	movs	r2, #0
 8001528:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 800152a:	4b47      	ldr	r3, [pc, #284]	; (8001648 <MX_FMC_Init+0x150>)
 800152c:	2210      	movs	r2, #16
 800152e:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8001530:	4b45      	ldr	r3, [pc, #276]	; (8001648 <MX_FMC_Init+0x150>)
 8001532:	2200      	movs	r2, #0
 8001534:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8001536:	4b44      	ldr	r3, [pc, #272]	; (8001648 <MX_FMC_Init+0x150>)
 8001538:	2200      	movs	r2, #0
 800153a:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 800153c:	4b42      	ldr	r3, [pc, #264]	; (8001648 <MX_FMC_Init+0x150>)
 800153e:	2200      	movs	r2, #0
 8001540:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 8001542:	4b41      	ldr	r3, [pc, #260]	; (8001648 <MX_FMC_Init+0x150>)
 8001544:	2200      	movs	r2, #0
 8001546:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8001548:	4b3f      	ldr	r3, [pc, #252]	; (8001648 <MX_FMC_Init+0x150>)
 800154a:	2200      	movs	r2, #0
 800154c:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 800154e:	4b3e      	ldr	r3, [pc, #248]	; (8001648 <MX_FMC_Init+0x150>)
 8001550:	2200      	movs	r2, #0
 8001552:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001554:	4b3c      	ldr	r3, [pc, #240]	; (8001648 <MX_FMC_Init+0x150>)
 8001556:	2200      	movs	r2, #0
 8001558:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 800155a:	4b3b      	ldr	r3, [pc, #236]	; (8001648 <MX_FMC_Init+0x150>)
 800155c:	2200      	movs	r2, #0
 800155e:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8001560:	4b39      	ldr	r3, [pc, #228]	; (8001648 <MX_FMC_Init+0x150>)
 8001562:	2200      	movs	r2, #0
 8001564:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8001566:	4b38      	ldr	r3, [pc, #224]	; (8001648 <MX_FMC_Init+0x150>)
 8001568:	2200      	movs	r2, #0
 800156a:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 800156c:	4b36      	ldr	r3, [pc, #216]	; (8001648 <MX_FMC_Init+0x150>)
 800156e:	2200      	movs	r2, #0
 8001570:	641a      	str	r2, [r3, #64]	; 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 8001572:	230f      	movs	r3, #15
 8001574:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 8001576:	230f      	movs	r3, #15
 8001578:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 800157a:	23ff      	movs	r3, #255	; 0xff
 800157c:	60bb      	str	r3, [r7, #8]
  Timing.BusTurnAroundDuration = 15;
 800157e:	230f      	movs	r3, #15
 8001580:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8001582:	2310      	movs	r3, #16
 8001584:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001586:	2311      	movs	r3, #17
 8001588:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 800158a:	2300      	movs	r3, #0
 800158c:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800158e:	463b      	mov	r3, r7
 8001590:	2200      	movs	r2, #0
 8001592:	4619      	mov	r1, r3
 8001594:	482c      	ldr	r0, [pc, #176]	; (8001648 <MX_FMC_Init+0x150>)
 8001596:	f009 fc50 	bl	800ae3a <HAL_SRAM_Init>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <MX_FMC_Init+0xac>
  {
    Error_Handler( );
 80015a0:	f000 fe58 	bl	8002254 <Error_Handler>
  }

  /** Perform the SRAM2 memory initialization sequence
  */
  hsram2.Instance = FMC_NORSRAM_DEVICE;
 80015a4:	4b2a      	ldr	r3, [pc, #168]	; (8001650 <MX_FMC_Init+0x158>)
 80015a6:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80015aa:	601a      	str	r2, [r3, #0]
  hsram2.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 80015ac:	4b28      	ldr	r3, [pc, #160]	; (8001650 <MX_FMC_Init+0x158>)
 80015ae:	4a27      	ldr	r2, [pc, #156]	; (800164c <MX_FMC_Init+0x154>)
 80015b0:	605a      	str	r2, [r3, #4]
  /* hsram2.Init */
  hsram2.Init.NSBank = FMC_NORSRAM_BANK1;
 80015b2:	4b27      	ldr	r3, [pc, #156]	; (8001650 <MX_FMC_Init+0x158>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	609a      	str	r2, [r3, #8]
  hsram2.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 80015b8:	4b25      	ldr	r3, [pc, #148]	; (8001650 <MX_FMC_Init+0x158>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	60da      	str	r2, [r3, #12]
  hsram2.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 80015be:	4b24      	ldr	r3, [pc, #144]	; (8001650 <MX_FMC_Init+0x158>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	611a      	str	r2, [r3, #16]
  hsram2.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 80015c4:	4b22      	ldr	r3, [pc, #136]	; (8001650 <MX_FMC_Init+0x158>)
 80015c6:	2210      	movs	r2, #16
 80015c8:	615a      	str	r2, [r3, #20]
  hsram2.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 80015ca:	4b21      	ldr	r3, [pc, #132]	; (8001650 <MX_FMC_Init+0x158>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	619a      	str	r2, [r3, #24]
  hsram2.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 80015d0:	4b1f      	ldr	r3, [pc, #124]	; (8001650 <MX_FMC_Init+0x158>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	61da      	str	r2, [r3, #28]
  hsram2.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 80015d6:	4b1e      	ldr	r3, [pc, #120]	; (8001650 <MX_FMC_Init+0x158>)
 80015d8:	2200      	movs	r2, #0
 80015da:	621a      	str	r2, [r3, #32]
  hsram2.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 80015dc:	4b1c      	ldr	r3, [pc, #112]	; (8001650 <MX_FMC_Init+0x158>)
 80015de:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80015e2:	625a      	str	r2, [r3, #36]	; 0x24
  hsram2.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 80015e4:	4b1a      	ldr	r3, [pc, #104]	; (8001650 <MX_FMC_Init+0x158>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	629a      	str	r2, [r3, #40]	; 0x28
  hsram2.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 80015ea:	4b19      	ldr	r3, [pc, #100]	; (8001650 <MX_FMC_Init+0x158>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram2.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 80015f0:	4b17      	ldr	r3, [pc, #92]	; (8001650 <MX_FMC_Init+0x158>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	631a      	str	r2, [r3, #48]	; 0x30
  hsram2.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 80015f6:	4b16      	ldr	r3, [pc, #88]	; (8001650 <MX_FMC_Init+0x158>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	635a      	str	r2, [r3, #52]	; 0x34
  hsram2.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 80015fc:	4b14      	ldr	r3, [pc, #80]	; (8001650 <MX_FMC_Init+0x158>)
 80015fe:	2200      	movs	r2, #0
 8001600:	639a      	str	r2, [r3, #56]	; 0x38
  hsram2.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8001602:	4b13      	ldr	r3, [pc, #76]	; (8001650 <MX_FMC_Init+0x158>)
 8001604:	2200      	movs	r2, #0
 8001606:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram2.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8001608:	4b11      	ldr	r3, [pc, #68]	; (8001650 <MX_FMC_Init+0x158>)
 800160a:	2200      	movs	r2, #0
 800160c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 800160e:	230f      	movs	r3, #15
 8001610:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 8001612:	230f      	movs	r3, #15
 8001614:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 8001616:	23ff      	movs	r3, #255	; 0xff
 8001618:	60bb      	str	r3, [r7, #8]
  Timing.BusTurnAroundDuration = 15;
 800161a:	230f      	movs	r3, #15
 800161c:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 800161e:	2310      	movs	r3, #16
 8001620:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001622:	2311      	movs	r3, #17
 8001624:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8001626:	2300      	movs	r3, #0
 8001628:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram2, &Timing, NULL) != HAL_OK)
 800162a:	463b      	mov	r3, r7
 800162c:	2200      	movs	r2, #0
 800162e:	4619      	mov	r1, r3
 8001630:	4807      	ldr	r0, [pc, #28]	; (8001650 <MX_FMC_Init+0x158>)
 8001632:	f009 fc02 	bl	800ae3a <HAL_SRAM_Init>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <MX_FMC_Init+0x148>
  {
    Error_Handler( );
 800163c:	f000 fe0a 	bl	8002254 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001640:	bf00      	nop
 8001642:	3720      	adds	r7, #32
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	2000058c 	.word	0x2000058c
 800164c:	a0000104 	.word	0xa0000104
 8001650:	200005dc 	.word	0x200005dc

08001654 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001654:	b580      	push	{r7, lr}
 8001656:	b086      	sub	sp, #24
 8001658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800165a:	1d3b      	adds	r3, r7, #4
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	605a      	str	r2, [r3, #4]
 8001662:	609a      	str	r2, [r3, #8]
 8001664:	60da      	str	r2, [r3, #12]
 8001666:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001668:	4b2b      	ldr	r3, [pc, #172]	; (8001718 <HAL_FMC_MspInit+0xc4>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d14f      	bne.n	8001710 <HAL_FMC_MspInit+0xbc>
    return;
  }
  FMC_Initialized = 1;
 8001670:	4b29      	ldr	r3, [pc, #164]	; (8001718 <HAL_FMC_MspInit+0xc4>)
 8001672:	2201      	movs	r2, #1
 8001674:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001676:	4b29      	ldr	r3, [pc, #164]	; (800171c <HAL_FMC_MspInit+0xc8>)
 8001678:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800167a:	4a28      	ldr	r2, [pc, #160]	; (800171c <HAL_FMC_MspInit+0xc8>)
 800167c:	f043 0301 	orr.w	r3, r3, #1
 8001680:	6513      	str	r3, [r2, #80]	; 0x50
 8001682:	4b26      	ldr	r3, [pc, #152]	; (800171c <HAL_FMC_MspInit+0xc8>)
 8001684:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001686:	f003 0301 	and.w	r3, r3, #1
 800168a:	603b      	str	r3, [r7, #0]
 800168c:	683b      	ldr	r3, [r7, #0]
  PE12   ------> FMC_D9
  PF12   ------> FMC_A6
  PE11   ------> FMC_D8
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = PSRAM_NBL0_Pin|PSRAM_NBL1_Pin|D7_Pin|D6_Pin
 800168e:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001692:	607b      	str	r3, [r7, #4]
                          |D12_Pin|D5_Pin|D11_Pin|D4_Pin
                          |D10_Pin|D9_Pin|D8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001694:	2302      	movs	r3, #2
 8001696:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001698:	2300      	movs	r3, #0
 800169a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800169c:	2303      	movs	r3, #3
 800169e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80016a0:	230c      	movs	r3, #12
 80016a2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016a4:	1d3b      	adds	r3, r7, #4
 80016a6:	4619      	mov	r1, r3
 80016a8:	481d      	ldr	r0, [pc, #116]	; (8001720 <HAL_FMC_MspInit+0xcc>)
 80016aa:	f005 fd0b 	bl	80070c4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = PSRAM_NE_Pin|PSRAM_A11_Pin|PSRAM_A10_Pin|PSRAM_A15_Pin
 80016ae:	f240 233f 	movw	r3, #575	; 0x23f
 80016b2:	607b      	str	r3, [r7, #4]
                          |PSRAM_A14_Pin|PSRAM_A13_Pin|PSRAM_A12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b4:	2302      	movs	r3, #2
 80016b6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b8:	2300      	movs	r3, #0
 80016ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016bc:	2303      	movs	r3, #3
 80016be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80016c0:	230c      	movs	r3, #12
 80016c2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80016c4:	1d3b      	adds	r3, r7, #4
 80016c6:	4619      	mov	r1, r3
 80016c8:	4816      	ldr	r0, [pc, #88]	; (8001724 <HAL_FMC_MspInit+0xd0>)
 80016ca:	f005 fcfb 	bl	80070c4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D2_Pin|OE_Pin|D3_Pin|WE_Pin
 80016ce:	f64f 73b3 	movw	r3, #65459	; 0xffb3
 80016d2:	607b      	str	r3, [r7, #4]
                          |LCD_NE_Pin|D1_Pin|D15_Pin|D0_Pin
                          |PSRAM_A17_Pin|PSRAM_A16_Pin|PSRAM_A18_LCD_RS_Pin|D14_Pin
                          |D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d4:	2302      	movs	r3, #2
 80016d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d8:	2300      	movs	r3, #0
 80016da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016dc:	2303      	movs	r3, #3
 80016de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80016e0:	230c      	movs	r3, #12
 80016e2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016e4:	1d3b      	adds	r3, r7, #4
 80016e6:	4619      	mov	r1, r3
 80016e8:	480f      	ldr	r0, [pc, #60]	; (8001728 <HAL_FMC_MspInit+0xd4>)
 80016ea:	f005 fceb 	bl	80070c4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = PSRAM_A2_Pin|PSRAM_A1_Pin|PSRAM_A0_Pin|PSRAM_A3_Pin
 80016ee:	f24f 033f 	movw	r3, #61503	; 0xf03f
 80016f2:	607b      	str	r3, [r7, #4]
                          |PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A9_Pin|PSRAM_A8_Pin
                          |PSRAM_A7_Pin|PSRAM_A6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f4:	2302      	movs	r3, #2
 80016f6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f8:	2300      	movs	r3, #0
 80016fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016fc:	2303      	movs	r3, #3
 80016fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001700:	230c      	movs	r3, #12
 8001702:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001704:	1d3b      	adds	r3, r7, #4
 8001706:	4619      	mov	r1, r3
 8001708:	4808      	ldr	r0, [pc, #32]	; (800172c <HAL_FMC_MspInit+0xd8>)
 800170a:	f005 fcdb 	bl	80070c4 <HAL_GPIO_Init>
 800170e:	e000      	b.n	8001712 <HAL_FMC_MspInit+0xbe>
    return;
 8001710:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001712:	3718      	adds	r7, #24
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	200002cc 	.word	0x200002cc
 800171c:	40021000 	.word	0x40021000
 8001720:	48001000 	.word	0x48001000
 8001724:	48001800 	.word	0x48001800
 8001728:	48000c00 	.word	0x48000c00
 800172c:	48001400 	.word	0x48001400

08001730 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001738:	f7ff ff8c 	bl	8001654 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800173c:	bf00      	nop
 800173e:	3708      	adds	r7, #8
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}

08001744 <MX_GPIO_Init>:
     PC9   ------> SDMMC1_D1
     PC8   ------> SDMMC1_D0
     PF10   ------> ADC3_IN13
*/
void MX_GPIO_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b08e      	sub	sp, #56	; 0x38
 8001748:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800174a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800174e:	2200      	movs	r2, #0
 8001750:	601a      	str	r2, [r3, #0]
 8001752:	605a      	str	r2, [r3, #4]
 8001754:	609a      	str	r2, [r3, #8]
 8001756:	60da      	str	r2, [r3, #12]
 8001758:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800175a:	4bb1      	ldr	r3, [pc, #708]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 800175c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800175e:	4ab0      	ldr	r2, [pc, #704]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 8001760:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001764:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001766:	4bae      	ldr	r3, [pc, #696]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 8001768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800176a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800176e:	623b      	str	r3, [r7, #32]
 8001770:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001772:	4bab      	ldr	r3, [pc, #684]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 8001774:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001776:	4aaa      	ldr	r2, [pc, #680]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 8001778:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800177c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800177e:	4ba8      	ldr	r3, [pc, #672]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 8001780:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001782:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001786:	61fb      	str	r3, [r7, #28]
 8001788:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800178a:	4ba5      	ldr	r3, [pc, #660]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 800178c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800178e:	4aa4      	ldr	r2, [pc, #656]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 8001790:	f043 0310 	orr.w	r3, r3, #16
 8001794:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001796:	4ba2      	ldr	r3, [pc, #648]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 8001798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800179a:	f003 0310 	and.w	r3, r3, #16
 800179e:	61bb      	str	r3, [r7, #24]
 80017a0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a2:	4b9f      	ldr	r3, [pc, #636]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 80017a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017a6:	4a9e      	ldr	r2, [pc, #632]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 80017a8:	f043 0302 	orr.w	r3, r3, #2
 80017ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017ae:	4b9c      	ldr	r3, [pc, #624]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 80017b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017b2:	f003 0302 	and.w	r3, r3, #2
 80017b6:	617b      	str	r3, [r7, #20]
 80017b8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ba:	4b99      	ldr	r3, [pc, #612]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 80017bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017be:	4a98      	ldr	r2, [pc, #608]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 80017c0:	f043 0301 	orr.w	r3, r3, #1
 80017c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017c6:	4b96      	ldr	r3, [pc, #600]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 80017c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017ca:	f003 0301 	and.w	r3, r3, #1
 80017ce:	613b      	str	r3, [r7, #16]
 80017d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80017d2:	4b93      	ldr	r3, [pc, #588]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 80017d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017d6:	4a92      	ldr	r2, [pc, #584]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 80017d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017de:	4b90      	ldr	r3, [pc, #576]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 80017e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017e6:	60fb      	str	r3, [r7, #12]
 80017e8:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 80017ea:	f006 fe53 	bl	8008494 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017ee:	4b8c      	ldr	r3, [pc, #560]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 80017f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017f2:	4a8b      	ldr	r2, [pc, #556]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 80017f4:	f043 0308 	orr.w	r3, r3, #8
 80017f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017fa:	4b89      	ldr	r3, [pc, #548]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 80017fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017fe:	f003 0308 	and.w	r3, r3, #8
 8001802:	60bb      	str	r3, [r7, #8]
 8001804:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001806:	4b86      	ldr	r3, [pc, #536]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 8001808:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800180a:	4a85      	ldr	r2, [pc, #532]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 800180c:	f043 0304 	orr.w	r3, r3, #4
 8001810:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001812:	4b83      	ldr	r3, [pc, #524]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 8001814:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001816:	f003 0304 	and.w	r3, r3, #4
 800181a:	607b      	str	r3, [r7, #4]
 800181c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800181e:	4b80      	ldr	r3, [pc, #512]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 8001820:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001822:	4a7f      	ldr	r2, [pc, #508]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 8001824:	f043 0320 	orr.w	r3, r3, #32
 8001828:	64d3      	str	r3, [r2, #76]	; 0x4c
 800182a:	4b7d      	ldr	r3, [pc, #500]	; (8001a20 <MX_GPIO_Init+0x2dc>)
 800182c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800182e:	f003 0320 	and.w	r3, r3, #32
 8001832:	603b      	str	r3, [r7, #0]
 8001834:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_RESET);
 8001836:	2200      	movs	r2, #0
 8001838:	2101      	movs	r1, #1
 800183a:	487a      	ldr	r0, [pc, #488]	; (8001a24 <MX_GPIO_Init+0x2e0>)
 800183c:	f005 fec6 	bl	80075cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, MFX_WAKEUP_Pin|LCD_PWR_ON_Pin|MIC_VDD_Pin, GPIO_PIN_RESET);
 8001840:	2200      	movs	r2, #0
 8001842:	2143      	movs	r1, #67	; 0x43
 8001844:	4878      	ldr	r0, [pc, #480]	; (8001a28 <MX_GPIO_Init+0x2e4>)
 8001846:	f005 fec1 	bl	80075cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_RESET);
 800184a:	2200      	movs	r2, #0
 800184c:	2140      	movs	r1, #64	; 0x40
 800184e:	4877      	ldr	r0, [pc, #476]	; (8001a2c <MX_GPIO_Init+0x2e8>)
 8001850:	f005 febc 	bl	80075cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001854:	2200      	movs	r2, #0
 8001856:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800185a:	4875      	ldr	r0, [pc, #468]	; (8001a30 <MX_GPIO_Init+0x2ec>)
 800185c:	f005 feb6 	bl	80075cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PI10 PI8 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_8;
 8001860:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001864:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001866:	4b73      	ldr	r3, [pc, #460]	; (8001a34 <MX_GPIO_Init+0x2f0>)
 8001868:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800186a:	2302      	movs	r3, #2
 800186c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800186e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001872:	4619      	mov	r1, r3
 8001874:	486b      	ldr	r0, [pc, #428]	; (8001a24 <MX_GPIO_Init+0x2e0>)
 8001876:	f005 fc25 	bl	80070c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = STMOD_INT_Pin;
 800187a:	2304      	movs	r3, #4
 800187c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800187e:	4b6d      	ldr	r3, [pc, #436]	; (8001a34 <MX_GPIO_Init+0x2f0>)
 8001880:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001882:	2300      	movs	r3, #0
 8001884:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(STMOD_INT_GPIO_Port, &GPIO_InitStruct);
 8001886:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800188a:	4619      	mov	r1, r3
 800188c:	4866      	ldr	r0, [pc, #408]	; (8001a28 <MX_GPIO_Init+0x2e4>)
 800188e:	f005 fc19 	bl	80070c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_BL_Pin;
 8001892:	2301      	movs	r3, #1
 8001894:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001896:	2301      	movs	r3, #1
 8001898:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189a:	2300      	movs	r3, #0
 800189c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800189e:	2300      	movs	r3, #0
 80018a0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 80018a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018a6:	4619      	mov	r1, r3
 80018a8:	485e      	ldr	r0, [pc, #376]	; (8001a24 <MX_GPIO_Init+0x2e0>)
 80018aa:	f005 fc0b 	bl	80070c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = JOY_LEFT_Pin;
 80018ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018b4:	2300      	movs	r3, #0
 80018b6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018b8:	2302      	movs	r3, #2
 80018ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(JOY_LEFT_GPIO_Port, &GPIO_InitStruct);
 80018bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018c0:	4619      	mov	r1, r3
 80018c2:	4858      	ldr	r0, [pc, #352]	; (8001a24 <MX_GPIO_Init+0x2e0>)
 80018c4:	f005 fbfe 	bl	80070c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 80018c8:	2340      	movs	r3, #64	; 0x40
 80018ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018cc:	2302      	movs	r3, #2
 80018ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d0:	2300      	movs	r3, #0
 80018d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d4:	2300      	movs	r3, #0
 80018d6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80018d8:	2303      	movs	r3, #3
 80018da:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 80018dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018e0:	4619      	mov	r1, r3
 80018e2:	4850      	ldr	r0, [pc, #320]	; (8001a24 <MX_GPIO_Init+0x2e0>)
 80018e4:	f005 fbee 	bl	80070c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin */
  GPIO_InitStruct.Pin = ARD_D3_Pin|ARD_D9_Pin;
 80018e8:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80018ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ee:	2302      	movs	r3, #2
 80018f0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f2:	2300      	movs	r3, #0
 80018f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f6:	2300      	movs	r3, #0
 80018f8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80018fa:	2303      	movs	r3, #3
 80018fc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80018fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001902:	4619      	mov	r1, r3
 8001904:	4848      	ldr	r0, [pc, #288]	; (8001a28 <MX_GPIO_Init+0x2e4>)
 8001906:	f005 fbdd 	bl	80070c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARD_D5_Pin;
 800190a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800190e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001910:	2302      	movs	r3, #2
 8001912:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001914:	2300      	movs	r3, #0
 8001916:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001918:	2300      	movs	r3, #0
 800191a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800191c:	2302      	movs	r3, #2
 800191e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D5_GPIO_Port, &GPIO_InitStruct);
 8001920:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001924:	4619      	mov	r1, r3
 8001926:	4842      	ldr	r0, [pc, #264]	; (8001a30 <MX_GPIO_Init+0x2ec>)
 8001928:	f005 fbcc 	bl	80070c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = uSD_CMD_Pin;
 800192c:	2304      	movs	r3, #4
 800192e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001930:	2302      	movs	r3, #2
 8001932:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001934:	2300      	movs	r3, #0
 8001936:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001938:	2303      	movs	r3, #3
 800193a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800193c:	230c      	movs	r3, #12
 800193e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_CMD_GPIO_Port, &GPIO_InitStruct);
 8001940:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001944:	4619      	mov	r1, r3
 8001946:	483c      	ldr	r0, [pc, #240]	; (8001a38 <MX_GPIO_Init+0x2f4>)
 8001948:	f005 fbbc 	bl	80070c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = uSD_D2_Pin|uSD_D3_Pin|uSD_CLK_Pin|uSD_D1_Pin
 800194c:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001950:	627b      	str	r3, [r7, #36]	; 0x24
                          |uSD_D0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001952:	2302      	movs	r3, #2
 8001954:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001956:	2300      	movs	r3, #0
 8001958:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800195a:	2303      	movs	r3, #3
 800195c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800195e:	230c      	movs	r3, #12
 8001960:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001962:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001966:	4619      	mov	r1, r3
 8001968:	4830      	ldr	r0, [pc, #192]	; (8001a2c <MX_GPIO_Init+0x2e8>)
 800196a:	f005 fbab 	bl	80070c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_TE_Pin;
 800196e:	2380      	movs	r3, #128	; 0x80
 8001970:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001972:	2300      	movs	r3, #0
 8001974:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001976:	2300      	movs	r3, #0
 8001978:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(LCD_TE_GPIO_Port, &GPIO_InitStruct);
 800197a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800197e:	4619      	mov	r1, r3
 8001980:	4829      	ldr	r0, [pc, #164]	; (8001a28 <MX_GPIO_Init+0x2e4>)
 8001982:	f005 fb9f 	bl	80070c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_OTGFS_DP_Pin|USB_OTGFS_DM_Pin|USB_OTGFS_ID_Pin;
 8001986:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800198a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800198c:	2302      	movs	r3, #2
 800198e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001990:	2300      	movs	r3, #0
 8001992:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001994:	2303      	movs	r3, #3
 8001996:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001998:	230a      	movs	r3, #10
 800199a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800199c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019a0:	4619      	mov	r1, r3
 80019a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019a6:	f005 fb8d 	bl	80070c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin PHPin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin|LCD_PWR_ON_Pin|MIC_VDD_Pin;
 80019aa:	2343      	movs	r3, #67	; 0x43
 80019ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ae:	2301      	movs	r3, #1
 80019b0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b2:	2300      	movs	r3, #0
 80019b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b6:	2300      	movs	r3, #0
 80019b8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80019ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019be:	4619      	mov	r1, r3
 80019c0:	4819      	ldr	r0, [pc, #100]	; (8001a28 <MX_GPIO_Init+0x2e4>)
 80019c2:	f005 fb7f 	bl	80070c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 80019c6:	2340      	movs	r3, #64	; 0x40
 80019c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ca:	2301      	movs	r3, #1
 80019cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ce:	2300      	movs	r3, #0
 80019d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d2:	2300      	movs	r3, #0
 80019d4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 80019d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019da:	4619      	mov	r1, r3
 80019dc:	4813      	ldr	r0, [pc, #76]	; (8001a2c <MX_GPIO_Init+0x2e8>)
 80019de:	f005 fb71 	bl	80070c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CTP_INT_Pin;
 80019e2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80019e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019e8:	4b12      	ldr	r3, [pc, #72]	; (8001a34 <MX_GPIO_Init+0x2f0>)
 80019ea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ec:	2300      	movs	r3, #0
 80019ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CTP_INT_GPIO_Port, &GPIO_InitStruct);
 80019f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019f4:	4619      	mov	r1, r3
 80019f6:	4811      	ldr	r0, [pc, #68]	; (8001a3c <MX_GPIO_Init+0x2f8>)
 80019f8:	f005 fb64 	bl	80070c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DCMI_CLK_Pin;
 80019fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a00:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a02:	2302      	movs	r3, #2
 8001a04:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a06:	2300      	movs	r3, #0
 8001a08:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LPTIM2;
 8001a0e:	230e      	movs	r3, #14
 8001a10:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DCMI_CLK_GPIO_Port, &GPIO_InitStruct);
 8001a12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a16:	4619      	mov	r1, r3
 8001a18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a1c:	e010      	b.n	8001a40 <MX_GPIO_Init+0x2fc>
 8001a1e:	bf00      	nop
 8001a20:	40021000 	.word	0x40021000
 8001a24:	48002000 	.word	0x48002000
 8001a28:	48001c00 	.word	0x48001c00
 8001a2c:	48000800 	.word	0x48000800
 8001a30:	48000400 	.word	0x48000400
 8001a34:	10110000 	.word	0x10110000
 8001a38:	48000c00 	.word	0x48000c00
 8001a3c:	48001800 	.word	0x48001800
 8001a40:	f005 fb40 	bl	80070c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARD_A3_Pin;
 8001a44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a48:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001a4a:	230b      	movs	r3, #11
 8001a4c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ARD_A3_GPIO_Port, &GPIO_InitStruct);
 8001a52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a56:	4619      	mov	r1, r3
 8001a58:	4825      	ldr	r0, [pc, #148]	; (8001af0 <MX_GPIO_Init+0x3ac>)
 8001a5a:	f005 fb33 	bl	80070c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin;
 8001a5e:	2320      	movs	r3, #32
 8001a60:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a62:	4b24      	ldr	r3, [pc, #144]	; (8001af4 <MX_GPIO_Init+0x3b0>)
 8001a64:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a66:	2300      	movs	r3, #0
 8001a68:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(MFX_IRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 8001a6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a6e:	4619      	mov	r1, r3
 8001a70:	4821      	ldr	r0, [pc, #132]	; (8001af8 <MX_GPIO_Init+0x3b4>)
 8001a72:	f005 fb27 	bl	80070c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = JOY_RIGHT_Pin;
 8001a76:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001a7a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a80:	2302      	movs	r3, #2
 8001a82:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(JOY_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8001a84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a88:	4619      	mov	r1, r3
 8001a8a:	4819      	ldr	r0, [pc, #100]	; (8001af0 <MX_GPIO_Init+0x3ac>)
 8001a8c:	f005 fb1a 	bl	80070c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = STMOD_RESET_Pin;
 8001a90:	2304      	movs	r3, #4
 8001a92:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a94:	2300      	movs	r3, #0
 8001a96:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(STMOD_RESET_GPIO_Port, &GPIO_InitStruct);
 8001a9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4816      	ldr	r0, [pc, #88]	; (8001afc <MX_GPIO_Init+0x3b8>)
 8001aa4:	f005 fb0e 	bl	80070c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8001aa8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001aac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001aba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001abe:	4619      	mov	r1, r3
 8001ac0:	480e      	ldr	r0, [pc, #56]	; (8001afc <MX_GPIO_Init+0x3b8>)
 8001ac2:	f005 faff 	bl	80070c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	2100      	movs	r1, #0
 8001aca:	2017      	movs	r0, #23
 8001acc:	f005 f8a3 	bl	8006c16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001ad0:	2017      	movs	r0, #23
 8001ad2:	f005 f8bc 	bl	8006c4e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	2100      	movs	r1, #0
 8001ada:	2028      	movs	r0, #40	; 0x28
 8001adc:	f005 f89b 	bl	8006c16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001ae0:	2028      	movs	r0, #40	; 0x28
 8001ae2:	f005 f8b4 	bl	8006c4e <HAL_NVIC_EnableIRQ>

}
 8001ae6:	bf00      	nop
 8001ae8:	3738      	adds	r7, #56	; 0x38
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	48001400 	.word	0x48001400
 8001af4:	10110000 	.word	0x10110000
 8001af8:	48000800 	.word	0x48000800
 8001afc:	48000400 	.word	0x48000400

08001b00 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b04:	4b1b      	ldr	r3, [pc, #108]	; (8001b74 <MX_I2C1_Init+0x74>)
 8001b06:	4a1c      	ldr	r2, [pc, #112]	; (8001b78 <MX_I2C1_Init+0x78>)
 8001b08:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8001b0a:	4b1a      	ldr	r3, [pc, #104]	; (8001b74 <MX_I2C1_Init+0x74>)
 8001b0c:	4a1b      	ldr	r2, [pc, #108]	; (8001b7c <MX_I2C1_Init+0x7c>)
 8001b0e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001b10:	4b18      	ldr	r3, [pc, #96]	; (8001b74 <MX_I2C1_Init+0x74>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b16:	4b17      	ldr	r3, [pc, #92]	; (8001b74 <MX_I2C1_Init+0x74>)
 8001b18:	2201      	movs	r2, #1
 8001b1a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b1c:	4b15      	ldr	r3, [pc, #84]	; (8001b74 <MX_I2C1_Init+0x74>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001b22:	4b14      	ldr	r3, [pc, #80]	; (8001b74 <MX_I2C1_Init+0x74>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001b28:	4b12      	ldr	r3, [pc, #72]	; (8001b74 <MX_I2C1_Init+0x74>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b2e:	4b11      	ldr	r3, [pc, #68]	; (8001b74 <MX_I2C1_Init+0x74>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b34:	4b0f      	ldr	r3, [pc, #60]	; (8001b74 <MX_I2C1_Init+0x74>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b3a:	480e      	ldr	r0, [pc, #56]	; (8001b74 <MX_I2C1_Init+0x74>)
 8001b3c:	f005 fd90 	bl	8007660 <HAL_I2C_Init>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001b46:	f000 fb85 	bl	8002254 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	4809      	ldr	r0, [pc, #36]	; (8001b74 <MX_I2C1_Init+0x74>)
 8001b4e:	f006 fba5 	bl	800829c <HAL_I2CEx_ConfigAnalogFilter>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001b58:	f000 fb7c 	bl	8002254 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001b5c:	2100      	movs	r1, #0
 8001b5e:	4805      	ldr	r0, [pc, #20]	; (8001b74 <MX_I2C1_Init+0x74>)
 8001b60:	f006 fbe7 	bl	8008332 <HAL_I2CEx_ConfigDigitalFilter>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001b6a:	f000 fb73 	bl	8002254 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b6e:	bf00      	nop
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	2000062c 	.word	0x2000062c
 8001b78:	40005400 	.word	0x40005400
 8001b7c:	10909cec 	.word	0x10909cec

08001b80 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001b84:	4b1b      	ldr	r3, [pc, #108]	; (8001bf4 <MX_I2C2_Init+0x74>)
 8001b86:	4a1c      	ldr	r2, [pc, #112]	; (8001bf8 <MX_I2C2_Init+0x78>)
 8001b88:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 8001b8a:	4b1a      	ldr	r3, [pc, #104]	; (8001bf4 <MX_I2C2_Init+0x74>)
 8001b8c:	4a1b      	ldr	r2, [pc, #108]	; (8001bfc <MX_I2C2_Init+0x7c>)
 8001b8e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001b90:	4b18      	ldr	r3, [pc, #96]	; (8001bf4 <MX_I2C2_Init+0x74>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b96:	4b17      	ldr	r3, [pc, #92]	; (8001bf4 <MX_I2C2_Init+0x74>)
 8001b98:	2201      	movs	r2, #1
 8001b9a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b9c:	4b15      	ldr	r3, [pc, #84]	; (8001bf4 <MX_I2C2_Init+0x74>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001ba2:	4b14      	ldr	r3, [pc, #80]	; (8001bf4 <MX_I2C2_Init+0x74>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001ba8:	4b12      	ldr	r3, [pc, #72]	; (8001bf4 <MX_I2C2_Init+0x74>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bae:	4b11      	ldr	r3, [pc, #68]	; (8001bf4 <MX_I2C2_Init+0x74>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bb4:	4b0f      	ldr	r3, [pc, #60]	; (8001bf4 <MX_I2C2_Init+0x74>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001bba:	480e      	ldr	r0, [pc, #56]	; (8001bf4 <MX_I2C2_Init+0x74>)
 8001bbc:	f005 fd50 	bl	8007660 <HAL_I2C_Init>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001bc6:	f000 fb45 	bl	8002254 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001bca:	2100      	movs	r1, #0
 8001bcc:	4809      	ldr	r0, [pc, #36]	; (8001bf4 <MX_I2C2_Init+0x74>)
 8001bce:	f006 fb65 	bl	800829c <HAL_I2CEx_ConfigAnalogFilter>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001bd8:	f000 fb3c 	bl	8002254 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001bdc:	2100      	movs	r1, #0
 8001bde:	4805      	ldr	r0, [pc, #20]	; (8001bf4 <MX_I2C2_Init+0x74>)
 8001be0:	f006 fba7 	bl	8008332 <HAL_I2CEx_ConfigDigitalFilter>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001bea:	f000 fb33 	bl	8002254 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	20000678 	.word	0x20000678
 8001bf8:	40005800 	.word	0x40005800
 8001bfc:	10909cec 	.word	0x10909cec

08001c00 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b0b0      	sub	sp, #192	; 0xc0
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c08:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]
 8001c10:	605a      	str	r2, [r3, #4]
 8001c12:	609a      	str	r2, [r3, #8]
 8001c14:	60da      	str	r2, [r3, #12]
 8001c16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c18:	f107 0320 	add.w	r3, r7, #32
 8001c1c:	228c      	movs	r2, #140	; 0x8c
 8001c1e:	2100      	movs	r1, #0
 8001c20:	4618      	mov	r0, r3
 8001c22:	f00a ff17 	bl	800ca54 <memset>
  if(i2cHandle->Instance==I2C1)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a53      	ldr	r2, [pc, #332]	; (8001d78 <HAL_I2C_MspInit+0x178>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d13c      	bne.n	8001caa <HAL_I2C_MspInit+0xaa>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001c30:	2340      	movs	r3, #64	; 0x40
 8001c32:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001c34:	2300      	movs	r3, #0
 8001c36:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c38:	f107 0320 	add.w	r3, r7, #32
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f007 fb27 	bl	8009290 <HAL_RCCEx_PeriphCLKConfig>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001c48:	f000 fb04 	bl	8002254 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c4c:	4b4b      	ldr	r3, [pc, #300]	; (8001d7c <HAL_I2C_MspInit+0x17c>)
 8001c4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c50:	4a4a      	ldr	r2, [pc, #296]	; (8001d7c <HAL_I2C_MspInit+0x17c>)
 8001c52:	f043 0302 	orr.w	r3, r3, #2
 8001c56:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c58:	4b48      	ldr	r3, [pc, #288]	; (8001d7c <HAL_I2C_MspInit+0x17c>)
 8001c5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c5c:	f003 0302 	and.w	r3, r3, #2
 8001c60:	61fb      	str	r3, [r7, #28]
 8001c62:	69fb      	ldr	r3, [r7, #28]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001c64:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001c68:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c6c:	2312      	movs	r3, #18
 8001c6e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c72:	2301      	movs	r3, #1
 8001c74:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c78:	2303      	movs	r3, #3
 8001c7a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c7e:	2304      	movs	r3, #4
 8001c80:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c84:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001c88:	4619      	mov	r1, r3
 8001c8a:	483d      	ldr	r0, [pc, #244]	; (8001d80 <HAL_I2C_MspInit+0x180>)
 8001c8c:	f005 fa1a 	bl	80070c4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c90:	4b3a      	ldr	r3, [pc, #232]	; (8001d7c <HAL_I2C_MspInit+0x17c>)
 8001c92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c94:	4a39      	ldr	r2, [pc, #228]	; (8001d7c <HAL_I2C_MspInit+0x17c>)
 8001c96:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c9a:	6593      	str	r3, [r2, #88]	; 0x58
 8001c9c:	4b37      	ldr	r3, [pc, #220]	; (8001d7c <HAL_I2C_MspInit+0x17c>)
 8001c9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ca0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ca4:	61bb      	str	r3, [r7, #24]
 8001ca6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001ca8:	e061      	b.n	8001d6e <HAL_I2C_MspInit+0x16e>
  else if(i2cHandle->Instance==I2C2)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a35      	ldr	r2, [pc, #212]	; (8001d84 <HAL_I2C_MspInit+0x184>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d15c      	bne.n	8001d6e <HAL_I2C_MspInit+0x16e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001cb4:	2380      	movs	r3, #128	; 0x80
 8001cb6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cbc:	f107 0320 	add.w	r3, r7, #32
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f007 fae5 	bl	8009290 <HAL_RCCEx_PeriphCLKConfig>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 8001ccc:	f000 fac2 	bl	8002254 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cd0:	4b2a      	ldr	r3, [pc, #168]	; (8001d7c <HAL_I2C_MspInit+0x17c>)
 8001cd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cd4:	4a29      	ldr	r2, [pc, #164]	; (8001d7c <HAL_I2C_MspInit+0x17c>)
 8001cd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cda:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cdc:	4b27      	ldr	r3, [pc, #156]	; (8001d7c <HAL_I2C_MspInit+0x17c>)
 8001cde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ce0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ce4:	617b      	str	r3, [r7, #20]
 8001ce6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ce8:	4b24      	ldr	r3, [pc, #144]	; (8001d7c <HAL_I2C_MspInit+0x17c>)
 8001cea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cec:	4a23      	ldr	r2, [pc, #140]	; (8001d7c <HAL_I2C_MspInit+0x17c>)
 8001cee:	f043 0302 	orr.w	r3, r3, #2
 8001cf2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cf4:	4b21      	ldr	r3, [pc, #132]	; (8001d7c <HAL_I2C_MspInit+0x17c>)
 8001cf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cf8:	f003 0302 	and.w	r3, r3, #2
 8001cfc:	613b      	str	r3, [r7, #16]
 8001cfe:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = I2C2_SCL_Pin;
 8001d00:	2310      	movs	r3, #16
 8001d02:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d06:	2312      	movs	r3, #18
 8001d08:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d12:	2303      	movs	r3, #3
 8001d14:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001d18:	2304      	movs	r3, #4
 8001d1a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(I2C2_SCL_GPIO_Port, &GPIO_InitStruct);
 8001d1e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001d22:	4619      	mov	r1, r3
 8001d24:	4818      	ldr	r0, [pc, #96]	; (8001d88 <HAL_I2C_MspInit+0x188>)
 8001d26:	f005 f9cd 	bl	80070c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2C2_SDA_Pin;
 8001d2a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001d2e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d32:	2312      	movs	r3, #18
 8001d34:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001d44:	2304      	movs	r3, #4
 8001d46:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(I2C2_SDA_GPIO_Port, &GPIO_InitStruct);
 8001d4a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001d4e:	4619      	mov	r1, r3
 8001d50:	480b      	ldr	r0, [pc, #44]	; (8001d80 <HAL_I2C_MspInit+0x180>)
 8001d52:	f005 f9b7 	bl	80070c4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001d56:	4b09      	ldr	r3, [pc, #36]	; (8001d7c <HAL_I2C_MspInit+0x17c>)
 8001d58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d5a:	4a08      	ldr	r2, [pc, #32]	; (8001d7c <HAL_I2C_MspInit+0x17c>)
 8001d5c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001d60:	6593      	str	r3, [r2, #88]	; 0x58
 8001d62:	4b06      	ldr	r3, [pc, #24]	; (8001d7c <HAL_I2C_MspInit+0x17c>)
 8001d64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d6a:	60fb      	str	r3, [r7, #12]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
}
 8001d6e:	bf00      	nop
 8001d70:	37c0      	adds	r7, #192	; 0xc0
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	40005400 	.word	0x40005400
 8001d7c:	40021000 	.word	0x40021000
 8001d80:	48000400 	.word	0x48000400
 8001d84:	40005800 	.word	0x40005800
 8001d88:	48001c00 	.word	0x48001c00

08001d8c <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b082      	sub	sp, #8
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a15      	ldr	r2, [pc, #84]	; (8001df0 <HAL_I2C_MspDeInit+0x64>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d10f      	bne.n	8001dbe <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001d9e:	4b15      	ldr	r3, [pc, #84]	; (8001df4 <HAL_I2C_MspDeInit+0x68>)
 8001da0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001da2:	4a14      	ldr	r2, [pc, #80]	; (8001df4 <HAL_I2C_MspDeInit+0x68>)
 8001da4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001da8:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(I2C1_SCL_GPIO_Port, I2C1_SCL_Pin);
 8001daa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001dae:	4812      	ldr	r0, [pc, #72]	; (8001df8 <HAL_I2C_MspDeInit+0x6c>)
 8001db0:	f005 fb1a 	bl	80073e8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(I2C1_SDA_GPIO_Port, I2C1_SDA_Pin);
 8001db4:	2180      	movs	r1, #128	; 0x80
 8001db6:	4810      	ldr	r0, [pc, #64]	; (8001df8 <HAL_I2C_MspDeInit+0x6c>)
 8001db8:	f005 fb16 	bl	80073e8 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }
}
 8001dbc:	e013      	b.n	8001de6 <HAL_I2C_MspDeInit+0x5a>
  else if(i2cHandle->Instance==I2C2)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4a0e      	ldr	r2, [pc, #56]	; (8001dfc <HAL_I2C_MspDeInit+0x70>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d10e      	bne.n	8001de6 <HAL_I2C_MspDeInit+0x5a>
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001dc8:	4b0a      	ldr	r3, [pc, #40]	; (8001df4 <HAL_I2C_MspDeInit+0x68>)
 8001dca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dcc:	4a09      	ldr	r2, [pc, #36]	; (8001df4 <HAL_I2C_MspDeInit+0x68>)
 8001dce:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001dd2:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(I2C2_SCL_GPIO_Port, I2C2_SCL_Pin);
 8001dd4:	2110      	movs	r1, #16
 8001dd6:	480a      	ldr	r0, [pc, #40]	; (8001e00 <HAL_I2C_MspDeInit+0x74>)
 8001dd8:	f005 fb06 	bl	80073e8 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(I2C2_SDA_GPIO_Port, I2C2_SDA_Pin);
 8001ddc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001de0:	4805      	ldr	r0, [pc, #20]	; (8001df8 <HAL_I2C_MspDeInit+0x6c>)
 8001de2:	f005 fb01 	bl	80073e8 <HAL_GPIO_DeInit>
}
 8001de6:	bf00      	nop
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	40005400 	.word	0x40005400
 8001df4:	40021000 	.word	0x40021000
 8001df8:	48000400 	.word	0x48000400
 8001dfc:	40005800 	.word	0x40005800
 8001e00:	48001c00 	.word	0x48001c00

08001e04 <LCD_Print>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void LCD_Print(int status, int timestamp, double currenttime)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	60f8      	str	r0, [r7, #12]
 8001e0c:	60b9      	str	r1, [r7, #8]
 8001e0e:	ed87 0b00 	vstr	d0, [r7]
	static char Display1[20] = "";
	static char Display2[20] = "";
	static char Display3[20] = "";
	sprintf(Display1, "%7d", timestamp);
 8001e12:	68ba      	ldr	r2, [r7, #8]
 8001e14:	491a      	ldr	r1, [pc, #104]	; (8001e80 <LCD_Print+0x7c>)
 8001e16:	481b      	ldr	r0, [pc, #108]	; (8001e84 <LCD_Print+0x80>)
 8001e18:	f00b fa8e 	bl	800d338 <siprintf>
	sprintf(Display2, "%10.5f s", currenttime);
 8001e1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001e20:	4919      	ldr	r1, [pc, #100]	; (8001e88 <LCD_Print+0x84>)
 8001e22:	481a      	ldr	r0, [pc, #104]	; (8001e8c <LCD_Print+0x88>)
 8001e24:	f00b fa88 	bl	800d338 <siprintf>
	sprintf(Display3, "Status: %s", (status == 0) ? "OFF":"ON");
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d101      	bne.n	8001e32 <LCD_Print+0x2e>
 8001e2e:	4b18      	ldr	r3, [pc, #96]	; (8001e90 <LCD_Print+0x8c>)
 8001e30:	e000      	b.n	8001e34 <LCD_Print+0x30>
 8001e32:	4b18      	ldr	r3, [pc, #96]	; (8001e94 <LCD_Print+0x90>)
 8001e34:	461a      	mov	r2, r3
 8001e36:	4918      	ldr	r1, [pc, #96]	; (8001e98 <LCD_Print+0x94>)
 8001e38:	4818      	ldr	r0, [pc, #96]	; (8001e9c <LCD_Print+0x98>)
 8001e3a:	f00b fa7d 	bl	800d338 <siprintf>
	BSP_LCD_ClearStringLine(8);
 8001e3e:	2008      	movs	r0, #8
 8001e40:	f003 fb04 	bl	800544c <BSP_LCD_ClearStringLine>
	BSP_LCD_DisplayStringAtLine(2,(uint8_t*)Display1);
 8001e44:	490f      	ldr	r1, [pc, #60]	; (8001e84 <LCD_Print+0x80>)
 8001e46:	2002      	movs	r0, #2
 8001e48:	f003 fbe4 	bl	8005614 <BSP_LCD_DisplayStringAtLine>
	BSP_LCD_DisplayStringAtLine(6,(uint8_t*)Display2);
 8001e4c:	490f      	ldr	r1, [pc, #60]	; (8001e8c <LCD_Print+0x88>)
 8001e4e:	2006      	movs	r0, #6
 8001e50:	f003 fbe0 	bl	8005614 <BSP_LCD_DisplayStringAtLine>
	BSP_LCD_SetTextColor((status == 0) ? LCD_COLOR_RED : LCD_COLOR_GREEN);
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d102      	bne.n	8001e60 <LCD_Print+0x5c>
 8001e5a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001e5e:	e001      	b.n	8001e64 <LCD_Print+0x60>
 8001e60:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001e64:	4618      	mov	r0, r3
 8001e66:	f003 fab5 	bl	80053d4 <BSP_LCD_SetTextColor>
	BSP_LCD_DisplayStringAtLine(8,(uint8_t*)Display3);
 8001e6a:	490c      	ldr	r1, [pc, #48]	; (8001e9c <LCD_Print+0x98>)
 8001e6c:	2008      	movs	r0, #8
 8001e6e:	f003 fbd1 	bl	8005614 <BSP_LCD_DisplayStringAtLine>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001e72:	2000      	movs	r0, #0
 8001e74:	f003 faae 	bl	80053d4 <BSP_LCD_SetTextColor>
}
 8001e78:	bf00      	nop
 8001e7a:	3710      	adds	r7, #16
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	0800f788 	.word	0x0800f788
 8001e84:	200002d8 	.word	0x200002d8
 8001e88:	0800f78c 	.word	0x0800f78c
 8001e8c:	200002ec 	.word	0x200002ec
 8001e90:	0800f798 	.word	0x0800f798
 8001e94:	0800f79c 	.word	0x0800f79c
 8001e98:	0800f7a0 	.word	0x0800f7a0
 8001e9c:	20000300 	.word	0x20000300

08001ea0 <LCD_Config>:

void LCD_Config(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
    BSP_LCD_Init();
 8001ea4:	f003 f9dc 	bl	8005260 <BSP_LCD_Init>

    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8001ea8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001eac:	f003 faa2 	bl	80053f4 <BSP_LCD_SetBackColor>
    BSP_LCD_SetFont(&Font24);
 8001eb0:	480b      	ldr	r0, [pc, #44]	; (8001ee0 <LCD_Config+0x40>)
 8001eb2:	f003 faaf 	bl	8005414 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAtLine(0,(uint8_t*)"Timestamp:");
 8001eb6:	490b      	ldr	r1, [pc, #44]	; (8001ee4 <LCD_Config+0x44>)
 8001eb8:	2000      	movs	r0, #0
 8001eba:	f003 fbab 	bl	8005614 <BSP_LCD_DisplayStringAtLine>
	BSP_LCD_DisplayStringAtLine(4,(uint8_t*)"Time count:");
 8001ebe:	490a      	ldr	r1, [pc, #40]	; (8001ee8 <LCD_Config+0x48>)
 8001ec0:	2004      	movs	r0, #4
 8001ec2:	f003 fba7 	bl	8005614 <BSP_LCD_DisplayStringAtLine>
    LCD_Print(0,0,0);
 8001ec6:	ed9f 0b04 	vldr	d0, [pc, #16]	; 8001ed8 <LCD_Config+0x38>
 8001eca:	2100      	movs	r1, #0
 8001ecc:	2000      	movs	r0, #0
 8001ece:	f7ff ff99 	bl	8001e04 <LCD_Print>
}
 8001ed2:	bf00      	nop
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
	...
 8001ee0:	200000bc 	.word	0x200000bc
 8001ee4:	0800f7ac 	.word	0x0800f7ac
 8001ee8:	0800f7b8 	.word	0x0800f7b8

08001eec <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a06      	ldr	r2, [pc, #24]	; (8001f14 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d104      	bne.n	8001f08 <HAL_TIM_PeriodElapsedCallback+0x1c>
	{
		timecircle++;
 8001efe:	4b06      	ldr	r3, [pc, #24]	; (8001f18 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	3301      	adds	r3, #1
 8001f04:	4a04      	ldr	r2, [pc, #16]	; (8001f18 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001f06:	6013      	str	r3, [r2, #0]
	}
}
 8001f08:	bf00      	nop
 8001f0a:	370c      	adds	r7, #12
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr
 8001f14:	40000400 	.word	0x40000400
 8001f18:	200002d0 	.word	0x200002d0
 8001f1c:	00000000 	.word	0x00000000

08001f20 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001f20:	b5b0      	push	{r4, r5, r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af02      	add	r7, sp, #8
 8001f26:	4603      	mov	r3, r0
 8001f28:	80fb      	strh	r3, [r7, #6]
	static char Txmsg[50] = "";
	static int timestamp = 0;
	static double timetot = 0;
	if (GPIO_Pin == GPIO_PIN_10)
 8001f2a:	88fb      	ldrh	r3, [r7, #6]
 8001f2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f30:	f040 8084 	bne.w	800203c <HAL_GPIO_EXTI_Callback+0x11c>
	{
		if (Startflag == 0)
 8001f34:	4b60      	ldr	r3, [pc, #384]	; (80020b8 <HAL_GPIO_EXTI_Callback+0x198>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d118      	bne.n	8001f6e <HAL_GPIO_EXTI_Callback+0x4e>
		{
			HAL_TIM_Base_Start_IT(&htim3);
 8001f3c:	485f      	ldr	r0, [pc, #380]	; (80020bc <HAL_GPIO_EXTI_Callback+0x19c>)
 8001f3e:	f009 f843 	bl	800afc8 <HAL_TIM_Base_Start_IT>
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 8001f42:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f46:	485e      	ldr	r0, [pc, #376]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8001f48:	f005 fb58 	bl	80075fc <HAL_GPIO_TogglePin>
			LCD_Print(1,timestamp, timetot);
 8001f4c:	4b5d      	ldr	r3, [pc, #372]	; (80020c4 <HAL_GPIO_EXTI_Callback+0x1a4>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a5d      	ldr	r2, [pc, #372]	; (80020c8 <HAL_GPIO_EXTI_Callback+0x1a8>)
 8001f52:	ed92 7b00 	vldr	d7, [r2]
 8001f56:	eeb0 0a47 	vmov.f32	s0, s14
 8001f5a:	eef0 0a67 	vmov.f32	s1, s15
 8001f5e:	4619      	mov	r1, r3
 8001f60:	2001      	movs	r0, #1
 8001f62:	f7ff ff4f 	bl	8001e04 <LCD_Print>
			Startflag = 1;
 8001f66:	4b54      	ldr	r3, [pc, #336]	; (80020b8 <HAL_GPIO_EXTI_Callback+0x198>)
 8001f68:	2201      	movs	r2, #1
 8001f6a:	601a      	str	r2, [r3, #0]
 8001f6c:	e093      	b.n	8002096 <HAL_GPIO_EXTI_Callback+0x176>
		}
		else
		{
			HAL_TIM_Base_Stop(&htim3);
 8001f6e:	4853      	ldr	r0, [pc, #332]	; (80020bc <HAL_GPIO_EXTI_Callback+0x19c>)
 8001f70:	f009 f802 	bl	800af78 <HAL_TIM_Base_Stop>
			timestamp++;
 8001f74:	4b53      	ldr	r3, [pc, #332]	; (80020c4 <HAL_GPIO_EXTI_Callback+0x1a4>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	3301      	adds	r3, #1
 8001f7a:	4a52      	ldr	r2, [pc, #328]	; (80020c4 <HAL_GPIO_EXTI_Callback+0x1a4>)
 8001f7c:	6013      	str	r3, [r2, #0]
			timetot = (double)(timecircle * PERIOD + (double)TIM3->CNT + 11) / CLKF;
 8001f7e:	4b53      	ldr	r3, [pc, #332]	; (80020cc <HAL_GPIO_EXTI_Callback+0x1ac>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f242 7210 	movw	r2, #10000	; 0x2710
 8001f86:	fb02 f303 	mul.w	r3, r2, r3
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7fe fada 	bl	8000544 <__aeabi_i2d>
 8001f90:	4604      	mov	r4, r0
 8001f92:	460d      	mov	r5, r1
 8001f94:	4b4e      	ldr	r3, [pc, #312]	; (80020d0 <HAL_GPIO_EXTI_Callback+0x1b0>)
 8001f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7fe fac3 	bl	8000524 <__aeabi_ui2d>
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	460b      	mov	r3, r1
 8001fa2:	4620      	mov	r0, r4
 8001fa4:	4629      	mov	r1, r5
 8001fa6:	f7fe f981 	bl	80002ac <__adddf3>
 8001faa:	4602      	mov	r2, r0
 8001fac:	460b      	mov	r3, r1
 8001fae:	4610      	mov	r0, r2
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	f04f 0200 	mov.w	r2, #0
 8001fb6:	4b47      	ldr	r3, [pc, #284]	; (80020d4 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8001fb8:	f7fe f978 	bl	80002ac <__adddf3>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	4610      	mov	r0, r2
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	a336      	add	r3, pc, #216	; (adr r3, 80020a0 <HAL_GPIO_EXTI_Callback+0x180>)
 8001fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fca:	f7fe fc4f 	bl	800086c <__aeabi_ddiv>
 8001fce:	4602      	mov	r2, r0
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	493d      	ldr	r1, [pc, #244]	; (80020c8 <HAL_GPIO_EXTI_Callback+0x1a8>)
 8001fd4:	e9c1 2300 	strd	r2, r3, [r1]
			if (timetot < 0.005) return;
 8001fd8:	4b3b      	ldr	r3, [pc, #236]	; (80020c8 <HAL_GPIO_EXTI_Callback+0x1a8>)
 8001fda:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001fde:	a332      	add	r3, pc, #200	; (adr r3, 80020a8 <HAL_GPIO_EXTI_Callback+0x188>)
 8001fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fe4:	f7fe fd8a 	bl	8000afc <__aeabi_dcmplt>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d152      	bne.n	8002094 <HAL_GPIO_EXTI_Callback+0x174>
			sprintf(Txmsg, "Timestamp: %d  Time count: %9.5f second\r\n", timestamp, timetot);
 8001fee:	4b35      	ldr	r3, [pc, #212]	; (80020c4 <HAL_GPIO_EXTI_Callback+0x1a4>)
 8001ff0:	6819      	ldr	r1, [r3, #0]
 8001ff2:	4b35      	ldr	r3, [pc, #212]	; (80020c8 <HAL_GPIO_EXTI_Callback+0x1a8>)
 8001ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff8:	e9cd 2300 	strd	r2, r3, [sp]
 8001ffc:	460a      	mov	r2, r1
 8001ffe:	4936      	ldr	r1, [pc, #216]	; (80020d8 <HAL_GPIO_EXTI_Callback+0x1b8>)
 8002000:	4836      	ldr	r0, [pc, #216]	; (80020dc <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002002:	f00b f999 	bl	800d338 <siprintf>
			LCD_Print(0,timestamp, timetot);
 8002006:	4b2f      	ldr	r3, [pc, #188]	; (80020c4 <HAL_GPIO_EXTI_Callback+0x1a4>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a2f      	ldr	r2, [pc, #188]	; (80020c8 <HAL_GPIO_EXTI_Callback+0x1a8>)
 800200c:	ed92 7b00 	vldr	d7, [r2]
 8002010:	eeb0 0a47 	vmov.f32	s0, s14
 8002014:	eef0 0a67 	vmov.f32	s1, s15
 8002018:	4619      	mov	r1, r3
 800201a:	2000      	movs	r0, #0
 800201c:	f7ff fef2 	bl	8001e04 <LCD_Print>
			HAL_UART_Transmit_IT(&huart2, (uint8_t *)Txmsg, sizeof(Txmsg));
 8002020:	2232      	movs	r2, #50	; 0x32
 8002022:	492e      	ldr	r1, [pc, #184]	; (80020dc <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002024:	482e      	ldr	r0, [pc, #184]	; (80020e0 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8002026:	f009 fc75 	bl	800b914 <HAL_UART_Transmit_IT>
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 800202a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800202e:	4824      	ldr	r0, [pc, #144]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8002030:	f005 fae4 	bl	80075fc <HAL_GPIO_TogglePin>
			Startflag = 0;
 8002034:	4b20      	ldr	r3, [pc, #128]	; (80020b8 <HAL_GPIO_EXTI_Callback+0x198>)
 8002036:	2200      	movs	r2, #0
 8002038:	601a      	str	r2, [r3, #0]
 800203a:	e02c      	b.n	8002096 <HAL_GPIO_EXTI_Callback+0x176>
		}
	}
	else if (GPIO_Pin == GPIO_PIN_8)
 800203c:	88fb      	ldrh	r3, [r7, #6]
 800203e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002042:	d128      	bne.n	8002096 <HAL_GPIO_EXTI_Callback+0x176>
	{
		HAL_UART_Transmit_IT(&huart2, (uint8_t *)"------RESET------\r\n", sizeof("------RESET------"));
 8002044:	2212      	movs	r2, #18
 8002046:	4927      	ldr	r1, [pc, #156]	; (80020e4 <HAL_GPIO_EXTI_Callback+0x1c4>)
 8002048:	4825      	ldr	r0, [pc, #148]	; (80020e0 <HAL_GPIO_EXTI_Callback+0x1c0>)
 800204a:	f009 fc63 	bl	800b914 <HAL_UART_Transmit_IT>
		timecircle = 0; Startflag = 0; TIM3->CNT = 0; timestamp = 0; timetot = 0;
 800204e:	4b1f      	ldr	r3, [pc, #124]	; (80020cc <HAL_GPIO_EXTI_Callback+0x1ac>)
 8002050:	2200      	movs	r2, #0
 8002052:	601a      	str	r2, [r3, #0]
 8002054:	4b18      	ldr	r3, [pc, #96]	; (80020b8 <HAL_GPIO_EXTI_Callback+0x198>)
 8002056:	2200      	movs	r2, #0
 8002058:	601a      	str	r2, [r3, #0]
 800205a:	4b1d      	ldr	r3, [pc, #116]	; (80020d0 <HAL_GPIO_EXTI_Callback+0x1b0>)
 800205c:	2200      	movs	r2, #0
 800205e:	625a      	str	r2, [r3, #36]	; 0x24
 8002060:	4b18      	ldr	r3, [pc, #96]	; (80020c4 <HAL_GPIO_EXTI_Callback+0x1a4>)
 8002062:	2200      	movs	r2, #0
 8002064:	601a      	str	r2, [r3, #0]
 8002066:	4918      	ldr	r1, [pc, #96]	; (80020c8 <HAL_GPIO_EXTI_Callback+0x1a8>)
 8002068:	f04f 0200 	mov.w	r2, #0
 800206c:	f04f 0300 	mov.w	r3, #0
 8002070:	e9c1 2300 	strd	r2, r3, [r1]
		HAL_TIM_Base_Stop(&htim3); HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);
 8002074:	4811      	ldr	r0, [pc, #68]	; (80020bc <HAL_GPIO_EXTI_Callback+0x19c>)
 8002076:	f008 ff7f 	bl	800af78 <HAL_TIM_Base_Stop>
 800207a:	2201      	movs	r2, #1
 800207c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002080:	480f      	ldr	r0, [pc, #60]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8002082:	f005 faa3 	bl	80075cc <HAL_GPIO_WritePin>
		LCD_Print(0,0,0);
 8002086:	ed9f 0b0a 	vldr	d0, [pc, #40]	; 80020b0 <HAL_GPIO_EXTI_Callback+0x190>
 800208a:	2100      	movs	r1, #0
 800208c:	2000      	movs	r0, #0
 800208e:	f7ff feb9 	bl	8001e04 <LCD_Print>
 8002092:	e000      	b.n	8002096 <HAL_GPIO_EXTI_Callback+0x176>
			if (timetot < 0.005) return;
 8002094:	bf00      	nop
	}
}
 8002096:	3708      	adds	r7, #8
 8002098:	46bd      	mov	sp, r7
 800209a:	bdb0      	pop	{r4, r5, r7, pc}
 800209c:	f3af 8000 	nop.w
 80020a0:	00000000 	.word	0x00000000
 80020a4:	412e8480 	.word	0x412e8480
 80020a8:	47ae147b 	.word	0x47ae147b
 80020ac:	3f747ae1 	.word	0x3f747ae1
	...
 80020b8:	200002d4 	.word	0x200002d4
 80020bc:	200008e0 	.word	0x200008e0
 80020c0:	48000400 	.word	0x48000400
 80020c4:	20000314 	.word	0x20000314
 80020c8:	20000318 	.word	0x20000318
 80020cc:	200002d0 	.word	0x200002d0
 80020d0:	40000400 	.word	0x40000400
 80020d4:	40260000 	.word	0x40260000
 80020d8:	0800f7c4 	.word	0x0800f7c4
 80020dc:	20000320 	.word	0x20000320
 80020e0:	20000a34 	.word	0x20000a34
 80020e4:	0800f7f0 	.word	0x0800f7f0

080020e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020ec:	f003 fc20 	bl	8005930 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020f0:	f000 f82e 	bl	8002150 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80020f4:	f000 f87e 	bl	80021f4 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020f8:	f7ff fb24 	bl	8001744 <MX_GPIO_Init>
  MX_ADC1_Init();
 80020fc:	f7fe fee0 	bl	8000ec0 <MX_ADC1_Init>
  MX_ADC2_Init();
 8002100:	f7fe ff56 	bl	8000fb0 <MX_ADC2_Init>
  MX_DCMI_Init();
 8002104:	f7ff f850 	bl	80011a8 <MX_DCMI_Init>
  MX_DFSDM1_Init();
 8002108:	f7ff f902 	bl	8001310 <MX_DFSDM1_Init>
  MX_FMC_Init();
 800210c:	f7ff f9f4 	bl	80014f8 <MX_FMC_Init>
  MX_I2C1_Init();
 8002110:	f7ff fcf6 	bl	8001b00 <MX_I2C1_Init>
  MX_I2C2_Init();
 8002114:	f7ff fd34 	bl	8001b80 <MX_I2C2_Init>
  MX_LPUART1_UART_Init();
 8002118:	f000 fd64 	bl	8002be4 <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 800211c:	f000 fd90 	bl	8002c40 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8002120:	f000 fdbe 	bl	8002ca0 <MX_USART2_UART_Init>
  MX_QUADSPI_Init();
 8002124:	f000 f89c 	bl	8002260 <MX_QUADSPI_Init>
  MX_SAI1_Init();
 8002128:	f000 f928 	bl	800237c <MX_SAI1_Init>
  MX_SPI1_Init();
 800212c:	f000 fa48 	bl	80025c0 <MX_SPI1_Init>
  MX_SPI2_Init();
 8002130:	f000 fa84 	bl	800263c <MX_SPI2_Init>
  MX_TIM3_Init();
 8002134:	f000 fce2 	bl	8002afc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  LCD_Config();
 8002138:	f7ff feb2 	bl	8001ea0 <LCD_Config>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);
 800213c:	2201      	movs	r2, #1
 800213e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002142:	4802      	ldr	r0, [pc, #8]	; (800214c <main+0x64>)
 8002144:	f005 fa42 	bl	80075cc <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002148:	e7fe      	b.n	8002148 <main+0x60>
 800214a:	bf00      	nop
 800214c:	48000400 	.word	0x48000400

08002150 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b096      	sub	sp, #88	; 0x58
 8002154:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002156:	f107 0314 	add.w	r3, r7, #20
 800215a:	2244      	movs	r2, #68	; 0x44
 800215c:	2100      	movs	r1, #0
 800215e:	4618      	mov	r0, r3
 8002160:	f00a fc78 	bl	800ca54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002164:	463b      	mov	r3, r7
 8002166:	2200      	movs	r2, #0
 8002168:	601a      	str	r2, [r3, #0]
 800216a:	605a      	str	r2, [r3, #4]
 800216c:	609a      	str	r2, [r3, #8]
 800216e:	60da      	str	r2, [r3, #12]
 8002170:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002172:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002176:	f006 f937 	bl	80083e8 <HAL_PWREx_ControlVoltageScaling>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d001      	beq.n	8002184 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002180:	f000 f868 	bl	8002254 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002184:	2302      	movs	r3, #2
 8002186:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002188:	f44f 7380 	mov.w	r3, #256	; 0x100
 800218c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800218e:	2340      	movs	r3, #64	; 0x40
 8002190:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002192:	2302      	movs	r3, #2
 8002194:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002196:	2302      	movs	r3, #2
 8002198:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800219a:	2301      	movs	r3, #1
 800219c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800219e:	230a      	movs	r3, #10
 80021a0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80021a2:	2304      	movs	r3, #4
 80021a4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80021a6:	2304      	movs	r3, #4
 80021a8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80021aa:	2302      	movs	r3, #2
 80021ac:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021ae:	f107 0314 	add.w	r3, r7, #20
 80021b2:	4618      	mov	r0, r3
 80021b4:	f006 fa40 	bl	8008638 <HAL_RCC_OscConfig>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80021be:	f000 f849 	bl	8002254 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021c2:	230f      	movs	r3, #15
 80021c4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021c6:	2303      	movs	r3, #3
 80021c8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021ca:	2300      	movs	r3, #0
 80021cc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80021ce:	2300      	movs	r3, #0
 80021d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80021d2:	2300      	movs	r3, #0
 80021d4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80021d6:	463b      	mov	r3, r7
 80021d8:	2104      	movs	r1, #4
 80021da:	4618      	mov	r0, r3
 80021dc:	f006 fe52 	bl	8008e84 <HAL_RCC_ClockConfig>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d001      	beq.n	80021ea <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80021e6:	f000 f835 	bl	8002254 <Error_Handler>
  }
}
 80021ea:	bf00      	nop
 80021ec:	3758      	adds	r7, #88	; 0x58
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
	...

080021f4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b0a4      	sub	sp, #144	; 0x90
 80021f8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021fa:	1d3b      	adds	r3, r7, #4
 80021fc:	228c      	movs	r2, #140	; 0x8c
 80021fe:	2100      	movs	r1, #0
 8002200:	4618      	mov	r0, r3
 8002202:	f00a fc27 	bl	800ca54 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_ADC;
 8002206:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 800220a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 800220c:	2300      	movs	r3, #0
 800220e:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002210:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002214:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8002218:	2302      	movs	r3, #2
 800221a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800221c:	2301      	movs	r3, #1
 800221e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8002220:	2310      	movs	r3, #16
 8002222:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV4;
 8002224:	2304      	movs	r3, #4
 8002226:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002228:	2302      	movs	r3, #2
 800222a:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV4;
 800222c:	2304      	movs	r3, #4
 800222e:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_ADC1CLK;
 8002230:	4b07      	ldr	r3, [pc, #28]	; (8002250 <PeriphCommonClock_Config+0x5c>)
 8002232:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002234:	1d3b      	adds	r3, r7, #4
 8002236:	4618      	mov	r0, r3
 8002238:	f007 f82a 	bl	8009290 <HAL_RCCEx_PeriphCLKConfig>
 800223c:	4603      	mov	r3, r0
 800223e:	2b00      	cmp	r3, #0
 8002240:	d001      	beq.n	8002246 <PeriphCommonClock_Config+0x52>
  {
    Error_Handler();
 8002242:	f000 f807 	bl	8002254 <Error_Handler>
  }
}
 8002246:	bf00      	nop
 8002248:	3790      	adds	r7, #144	; 0x90
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	01010000 	.word	0x01010000

08002254 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002258:	b672      	cpsid	i
}
 800225a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800225c:	e7fe      	b.n	800225c <Error_Handler+0x8>
	...

08002260 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8002264:	4b12      	ldr	r3, [pc, #72]	; (80022b0 <MX_QUADSPI_Init+0x50>)
 8002266:	4a13      	ldr	r2, [pc, #76]	; (80022b4 <MX_QUADSPI_Init+0x54>)
 8002268:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 800226a:	4b11      	ldr	r3, [pc, #68]	; (80022b0 <MX_QUADSPI_Init+0x50>)
 800226c:	2202      	movs	r2, #2
 800226e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8002270:	4b0f      	ldr	r3, [pc, #60]	; (80022b0 <MX_QUADSPI_Init+0x50>)
 8002272:	2204      	movs	r2, #4
 8002274:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8002276:	4b0e      	ldr	r3, [pc, #56]	; (80022b0 <MX_QUADSPI_Init+0x50>)
 8002278:	2210      	movs	r2, #16
 800227a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 800227c:	4b0c      	ldr	r3, [pc, #48]	; (80022b0 <MX_QUADSPI_Init+0x50>)
 800227e:	2217      	movs	r2, #23
 8002280:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8002282:	4b0b      	ldr	r3, [pc, #44]	; (80022b0 <MX_QUADSPI_Init+0x50>)
 8002284:	2200      	movs	r2, #0
 8002286:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8002288:	4b09      	ldr	r3, [pc, #36]	; (80022b0 <MX_QUADSPI_Init+0x50>)
 800228a:	2200      	movs	r2, #0
 800228c:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 800228e:	4b08      	ldr	r3, [pc, #32]	; (80022b0 <MX_QUADSPI_Init+0x50>)
 8002290:	2200      	movs	r2, #0
 8002292:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8002294:	4b06      	ldr	r3, [pc, #24]	; (80022b0 <MX_QUADSPI_Init+0x50>)
 8002296:	2200      	movs	r2, #0
 8002298:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800229a:	4805      	ldr	r0, [pc, #20]	; (80022b0 <MX_QUADSPI_Init+0x50>)
 800229c:	f006 f90a 	bl	80084b4 <HAL_QSPI_Init>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 80022a6:	f7ff ffd5 	bl	8002254 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80022aa:	bf00      	nop
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	200006c4 	.word	0x200006c4
 80022b4:	a0001000 	.word	0xa0001000

080022b8 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b08a      	sub	sp, #40	; 0x28
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c0:	f107 0314 	add.w	r3, r7, #20
 80022c4:	2200      	movs	r2, #0
 80022c6:	601a      	str	r2, [r3, #0]
 80022c8:	605a      	str	r2, [r3, #4]
 80022ca:	609a      	str	r2, [r3, #8]
 80022cc:	60da      	str	r2, [r3, #12]
 80022ce:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a26      	ldr	r2, [pc, #152]	; (8002370 <HAL_QSPI_MspInit+0xb8>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d145      	bne.n	8002366 <HAL_QSPI_MspInit+0xae>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80022da:	4b26      	ldr	r3, [pc, #152]	; (8002374 <HAL_QSPI_MspInit+0xbc>)
 80022dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022de:	4a25      	ldr	r2, [pc, #148]	; (8002374 <HAL_QSPI_MspInit+0xbc>)
 80022e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022e4:	6513      	str	r3, [r2, #80]	; 0x50
 80022e6:	4b23      	ldr	r3, [pc, #140]	; (8002374 <HAL_QSPI_MspInit+0xbc>)
 80022e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022ee:	613b      	str	r3, [r7, #16]
 80022f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022f2:	4b20      	ldr	r3, [pc, #128]	; (8002374 <HAL_QSPI_MspInit+0xbc>)
 80022f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022f6:	4a1f      	ldr	r2, [pc, #124]	; (8002374 <HAL_QSPI_MspInit+0xbc>)
 80022f8:	f043 0302 	orr.w	r3, r3, #2
 80022fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022fe:	4b1d      	ldr	r3, [pc, #116]	; (8002374 <HAL_QSPI_MspInit+0xbc>)
 8002300:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002302:	f003 0302 	and.w	r3, r3, #2
 8002306:	60fb      	str	r3, [r7, #12]
 8002308:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800230a:	4b1a      	ldr	r3, [pc, #104]	; (8002374 <HAL_QSPI_MspInit+0xbc>)
 800230c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800230e:	4a19      	ldr	r2, [pc, #100]	; (8002374 <HAL_QSPI_MspInit+0xbc>)
 8002310:	f043 0301 	orr.w	r3, r3, #1
 8002314:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002316:	4b17      	ldr	r3, [pc, #92]	; (8002374 <HAL_QSPI_MspInit+0xbc>)
 8002318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800231a:	f003 0301 	and.w	r3, r3, #1
 800231e:	60bb      	str	r3, [r7, #8]
 8002320:	68bb      	ldr	r3, [r7, #8]
    PA7     ------> QUADSPI_BK1_IO2
    PB1     ------> QUADSPI_BK1_IO0
    PA3     ------> QUADSPI_CLK
    PA6     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QSPI_BK1_NCS_Pin|QSPI_BK1_IO1_Pin|QSPI_BK1_IO0_Pin;
 8002322:	f640 0303 	movw	r3, #2051	; 0x803
 8002326:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002328:	2302      	movs	r3, #2
 800232a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232c:	2300      	movs	r3, #0
 800232e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002330:	2303      	movs	r3, #3
 8002332:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002334:	230a      	movs	r3, #10
 8002336:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002338:	f107 0314 	add.w	r3, r7, #20
 800233c:	4619      	mov	r1, r3
 800233e:	480e      	ldr	r0, [pc, #56]	; (8002378 <HAL_QSPI_MspInit+0xc0>)
 8002340:	f004 fec0 	bl	80070c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO2_Pin|QSPI_CLK_Pin|QSPI_BK1_IO3_Pin;
 8002344:	23c8      	movs	r3, #200	; 0xc8
 8002346:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002348:	2302      	movs	r3, #2
 800234a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234c:	2300      	movs	r3, #0
 800234e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002350:	2303      	movs	r3, #3
 8002352:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002354:	230a      	movs	r3, #10
 8002356:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002358:	f107 0314 	add.w	r3, r7, #20
 800235c:	4619      	mov	r1, r3
 800235e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002362:	f004 feaf 	bl	80070c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8002366:	bf00      	nop
 8002368:	3728      	adds	r7, #40	; 0x28
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	a0001000 	.word	0xa0001000
 8002374:	40021000 	.word	0x40021000
 8002378:	48000400 	.word	0x48000400

0800237c <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
SAI_HandleTypeDef hsai_BlockB1;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 8002380:	4b4d      	ldr	r3, [pc, #308]	; (80024b8 <MX_SAI1_Init+0x13c>)
 8002382:	4a4e      	ldr	r2, [pc, #312]	; (80024bc <MX_SAI1_Init+0x140>)
 8002384:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8002386:	4b4c      	ldr	r3, [pc, #304]	; (80024b8 <MX_SAI1_Init+0x13c>)
 8002388:	2200      	movs	r2, #0
 800238a:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 800238c:	4b4a      	ldr	r3, [pc, #296]	; (80024b8 <MX_SAI1_Init+0x13c>)
 800238e:	2200      	movs	r2, #0
 8002390:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 8002392:	4b49      	ldr	r3, [pc, #292]	; (80024b8 <MX_SAI1_Init+0x13c>)
 8002394:	2240      	movs	r2, #64	; 0x40
 8002396:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8002398:	4b47      	ldr	r3, [pc, #284]	; (80024b8 <MX_SAI1_Init+0x13c>)
 800239a:	2200      	movs	r2, #0
 800239c:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800239e:	4b46      	ldr	r3, [pc, #280]	; (80024b8 <MX_SAI1_Init+0x13c>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80023a4:	4b44      	ldr	r3, [pc, #272]	; (80024b8 <MX_SAI1_Init+0x13c>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80023aa:	4b43      	ldr	r3, [pc, #268]	; (80024b8 <MX_SAI1_Init+0x13c>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80023b0:	4b41      	ldr	r3, [pc, #260]	; (80024b8 <MX_SAI1_Init+0x13c>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80023b6:	4b40      	ldr	r3, [pc, #256]	; (80024b8 <MX_SAI1_Init+0x13c>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 80023bc:	4b3e      	ldr	r3, [pc, #248]	; (80024b8 <MX_SAI1_Init+0x13c>)
 80023be:	4a40      	ldr	r2, [pc, #256]	; (80024c0 <MX_SAI1_Init+0x144>)
 80023c0:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80023c2:	4b3d      	ldr	r3, [pc, #244]	; (80024b8 <MX_SAI1_Init+0x13c>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 80023c8:	4b3b      	ldr	r3, [pc, #236]	; (80024b8 <MX_SAI1_Init+0x13c>)
 80023ca:	2200      	movs	r2, #0
 80023cc:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 80023ce:	4b3a      	ldr	r3, [pc, #232]	; (80024b8 <MX_SAI1_Init+0x13c>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80023d4:	4b38      	ldr	r3, [pc, #224]	; (80024b8 <MX_SAI1_Init+0x13c>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 80023da:	4b37      	ldr	r3, [pc, #220]	; (80024b8 <MX_SAI1_Init+0x13c>)
 80023dc:	2208      	movs	r2, #8
 80023de:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 80023e0:	4b35      	ldr	r3, [pc, #212]	; (80024b8 <MX_SAI1_Init+0x13c>)
 80023e2:	2201      	movs	r2, #1
 80023e4:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80023e6:	4b34      	ldr	r3, [pc, #208]	; (80024b8 <MX_SAI1_Init+0x13c>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80023ec:	4b32      	ldr	r3, [pc, #200]	; (80024b8 <MX_SAI1_Init+0x13c>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80023f2:	4b31      	ldr	r3, [pc, #196]	; (80024b8 <MX_SAI1_Init+0x13c>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 80023f8:	4b2f      	ldr	r3, [pc, #188]	; (80024b8 <MX_SAI1_Init+0x13c>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80023fe:	4b2e      	ldr	r3, [pc, #184]	; (80024b8 <MX_SAI1_Init+0x13c>)
 8002400:	2200      	movs	r2, #0
 8002402:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8002404:	4b2c      	ldr	r3, [pc, #176]	; (80024b8 <MX_SAI1_Init+0x13c>)
 8002406:	2201      	movs	r2, #1
 8002408:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 800240a:	4b2b      	ldr	r3, [pc, #172]	; (80024b8 <MX_SAI1_Init+0x13c>)
 800240c:	2200      	movs	r2, #0
 800240e:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8002410:	4829      	ldr	r0, [pc, #164]	; (80024b8 <MX_SAI1_Init+0x13c>)
 8002412:	f008 fac3 	bl	800a99c <HAL_SAI_Init>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d001      	beq.n	8002420 <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 800241c:	f7ff ff1a 	bl	8002254 <Error_Handler>
  }

  hsai_BlockB1.Instance = SAI1_Block_B;
 8002420:	4b28      	ldr	r3, [pc, #160]	; (80024c4 <MX_SAI1_Init+0x148>)
 8002422:	4a29      	ldr	r2, [pc, #164]	; (80024c8 <MX_SAI1_Init+0x14c>)
 8002424:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8002426:	4b27      	ldr	r3, [pc, #156]	; (80024c4 <MX_SAI1_Init+0x148>)
 8002428:	2200      	movs	r2, #0
 800242a:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 800242c:	4b25      	ldr	r3, [pc, #148]	; (80024c4 <MX_SAI1_Init+0x148>)
 800242e:	2203      	movs	r2, #3
 8002430:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 8002432:	4b24      	ldr	r3, [pc, #144]	; (80024c4 <MX_SAI1_Init+0x148>)
 8002434:	2240      	movs	r2, #64	; 0x40
 8002436:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8002438:	4b22      	ldr	r3, [pc, #136]	; (80024c4 <MX_SAI1_Init+0x148>)
 800243a:	2200      	movs	r2, #0
 800243c:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800243e:	4b21      	ldr	r3, [pc, #132]	; (80024c4 <MX_SAI1_Init+0x148>)
 8002440:	2200      	movs	r2, #0
 8002442:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8002444:	4b1f      	ldr	r3, [pc, #124]	; (80024c4 <MX_SAI1_Init+0x148>)
 8002446:	2201      	movs	r2, #1
 8002448:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800244a:	4b1e      	ldr	r3, [pc, #120]	; (80024c4 <MX_SAI1_Init+0x148>)
 800244c:	2200      	movs	r2, #0
 800244e:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8002450:	4b1c      	ldr	r3, [pc, #112]	; (80024c4 <MX_SAI1_Init+0x148>)
 8002452:	2200      	movs	r2, #0
 8002454:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8002456:	4b1b      	ldr	r3, [pc, #108]	; (80024c4 <MX_SAI1_Init+0x148>)
 8002458:	2200      	movs	r2, #0
 800245a:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 800245c:	4b19      	ldr	r3, [pc, #100]	; (80024c4 <MX_SAI1_Init+0x148>)
 800245e:	2200      	movs	r2, #0
 8002460:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8002462:	4b18      	ldr	r3, [pc, #96]	; (80024c4 <MX_SAI1_Init+0x148>)
 8002464:	2200      	movs	r2, #0
 8002466:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8002468:	4b16      	ldr	r3, [pc, #88]	; (80024c4 <MX_SAI1_Init+0x148>)
 800246a:	2200      	movs	r2, #0
 800246c:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 800246e:	4b15      	ldr	r3, [pc, #84]	; (80024c4 <MX_SAI1_Init+0x148>)
 8002470:	2208      	movs	r2, #8
 8002472:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8002474:	4b13      	ldr	r3, [pc, #76]	; (80024c4 <MX_SAI1_Init+0x148>)
 8002476:	2201      	movs	r2, #1
 8002478:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800247a:	4b12      	ldr	r3, [pc, #72]	; (80024c4 <MX_SAI1_Init+0x148>)
 800247c:	2200      	movs	r2, #0
 800247e:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8002480:	4b10      	ldr	r3, [pc, #64]	; (80024c4 <MX_SAI1_Init+0x148>)
 8002482:	2200      	movs	r2, #0
 8002484:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8002486:	4b0f      	ldr	r3, [pc, #60]	; (80024c4 <MX_SAI1_Init+0x148>)
 8002488:	2200      	movs	r2, #0
 800248a:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 800248c:	4b0d      	ldr	r3, [pc, #52]	; (80024c4 <MX_SAI1_Init+0x148>)
 800248e:	2200      	movs	r2, #0
 8002490:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8002492:	4b0c      	ldr	r3, [pc, #48]	; (80024c4 <MX_SAI1_Init+0x148>)
 8002494:	2200      	movs	r2, #0
 8002496:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 8002498:	4b0a      	ldr	r3, [pc, #40]	; (80024c4 <MX_SAI1_Init+0x148>)
 800249a:	2201      	movs	r2, #1
 800249c:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 800249e:	4b09      	ldr	r3, [pc, #36]	; (80024c4 <MX_SAI1_Init+0x148>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 80024a4:	4807      	ldr	r0, [pc, #28]	; (80024c4 <MX_SAI1_Init+0x148>)
 80024a6:	f008 fa79 	bl	800a99c <HAL_SAI_Init>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <MX_SAI1_Init+0x138>
  {
    Error_Handler();
 80024b0:	f7ff fed0 	bl	8002254 <Error_Handler>

  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 80024b4:	bf00      	nop
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	20000794 	.word	0x20000794
 80024bc:	40015404 	.word	0x40015404
 80024c0:	0002ee00 	.word	0x0002ee00
 80024c4:	20000710 	.word	0x20000710
 80024c8:	40015424 	.word	0x40015424

080024cc <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b08a      	sub	sp, #40	; 0x28
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a33      	ldr	r2, [pc, #204]	; (80025a8 <HAL_SAI_MspInit+0xdc>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d135      	bne.n	800254a <HAL_SAI_MspInit+0x7e>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 80024de:	4b33      	ldr	r3, [pc, #204]	; (80025ac <HAL_SAI_MspInit+0xe0>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d10b      	bne.n	80024fe <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80024e6:	4b32      	ldr	r3, [pc, #200]	; (80025b0 <HAL_SAI_MspInit+0xe4>)
 80024e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024ea:	4a31      	ldr	r2, [pc, #196]	; (80025b0 <HAL_SAI_MspInit+0xe4>)
 80024ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80024f0:	6613      	str	r3, [r2, #96]	; 0x60
 80024f2:	4b2f      	ldr	r3, [pc, #188]	; (80025b0 <HAL_SAI_MspInit+0xe4>)
 80024f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024fa:	613b      	str	r3, [r7, #16]
 80024fc:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 80024fe:	4b2b      	ldr	r3, [pc, #172]	; (80025ac <HAL_SAI_MspInit+0xe0>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	3301      	adds	r3, #1
 8002504:	4a29      	ldr	r2, [pc, #164]	; (80025ac <HAL_SAI_MspInit+0xe0>)
 8002506:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE2     ------> SAI1_MCLK_A
    PE6     ------> SAI1_SD_A
    PB10     ------> SAI1_SCK_A
    */
    GPIO_InitStruct.Pin = SAI1_FSA_Pin|SAI1_MCKA_Pin|SAI1_SDA_Pin;
 8002508:	2354      	movs	r3, #84	; 0x54
 800250a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800250c:	2302      	movs	r3, #2
 800250e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002510:	2300      	movs	r3, #0
 8002512:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002514:	2300      	movs	r3, #0
 8002516:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8002518:	230d      	movs	r3, #13
 800251a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800251c:	f107 0314 	add.w	r3, r7, #20
 8002520:	4619      	mov	r1, r3
 8002522:	4824      	ldr	r0, [pc, #144]	; (80025b4 <HAL_SAI_MspInit+0xe8>)
 8002524:	f004 fdce 	bl	80070c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002528:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800252c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800252e:	2302      	movs	r3, #2
 8002530:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002532:	2300      	movs	r3, #0
 8002534:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002536:	2300      	movs	r3, #0
 8002538:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800253a:	230d      	movs	r3, #13
 800253c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800253e:	f107 0314 	add.w	r3, r7, #20
 8002542:	4619      	mov	r1, r3
 8002544:	481c      	ldr	r0, [pc, #112]	; (80025b8 <HAL_SAI_MspInit+0xec>)
 8002546:	f004 fdbd 	bl	80070c4 <HAL_GPIO_Init>

    }
    if(saiHandle->Instance==SAI1_Block_B)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a1b      	ldr	r2, [pc, #108]	; (80025bc <HAL_SAI_MspInit+0xf0>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d124      	bne.n	800259e <HAL_SAI_MspInit+0xd2>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 8002554:	4b15      	ldr	r3, [pc, #84]	; (80025ac <HAL_SAI_MspInit+0xe0>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d10b      	bne.n	8002574 <HAL_SAI_MspInit+0xa8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800255c:	4b14      	ldr	r3, [pc, #80]	; (80025b0 <HAL_SAI_MspInit+0xe4>)
 800255e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002560:	4a13      	ldr	r2, [pc, #76]	; (80025b0 <HAL_SAI_MspInit+0xe4>)
 8002562:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002566:	6613      	str	r3, [r2, #96]	; 0x60
 8002568:	4b11      	ldr	r3, [pc, #68]	; (80025b0 <HAL_SAI_MspInit+0xe4>)
 800256a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800256c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002570:	60fb      	str	r3, [r7, #12]
 8002572:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8002574:	4b0d      	ldr	r3, [pc, #52]	; (80025ac <HAL_SAI_MspInit+0xe0>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	3301      	adds	r3, #1
 800257a:	4a0c      	ldr	r2, [pc, #48]	; (80025ac <HAL_SAI_MspInit+0xe0>)
 800257c:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = SAI1_SDB_Pin;
 800257e:	2308      	movs	r3, #8
 8002580:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002582:	2302      	movs	r3, #2
 8002584:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002586:	2300      	movs	r3, #0
 8002588:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800258a:	2300      	movs	r3, #0
 800258c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800258e:	230d      	movs	r3, #13
 8002590:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SAI1_SDB_GPIO_Port, &GPIO_InitStruct);
 8002592:	f107 0314 	add.w	r3, r7, #20
 8002596:	4619      	mov	r1, r3
 8002598:	4806      	ldr	r0, [pc, #24]	; (80025b4 <HAL_SAI_MspInit+0xe8>)
 800259a:	f004 fd93 	bl	80070c4 <HAL_GPIO_Init>

    }
}
 800259e:	bf00      	nop
 80025a0:	3728      	adds	r7, #40	; 0x28
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	40015404 	.word	0x40015404
 80025ac:	20000354 	.word	0x20000354
 80025b0:	40021000 	.word	0x40021000
 80025b4:	48001000 	.word	0x48001000
 80025b8:	48000400 	.word	0x48000400
 80025bc:	40015424 	.word	0x40015424

080025c0 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80025c4:	4b1b      	ldr	r3, [pc, #108]	; (8002634 <MX_SPI1_Init+0x74>)
 80025c6:	4a1c      	ldr	r2, [pc, #112]	; (8002638 <MX_SPI1_Init+0x78>)
 80025c8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80025ca:	4b1a      	ldr	r3, [pc, #104]	; (8002634 <MX_SPI1_Init+0x74>)
 80025cc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80025d0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80025d2:	4b18      	ldr	r3, [pc, #96]	; (8002634 <MX_SPI1_Init+0x74>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80025d8:	4b16      	ldr	r3, [pc, #88]	; (8002634 <MX_SPI1_Init+0x74>)
 80025da:	f44f 7240 	mov.w	r2, #768	; 0x300
 80025de:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80025e0:	4b14      	ldr	r3, [pc, #80]	; (8002634 <MX_SPI1_Init+0x74>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80025e6:	4b13      	ldr	r3, [pc, #76]	; (8002634 <MX_SPI1_Init+0x74>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80025ec:	4b11      	ldr	r3, [pc, #68]	; (8002634 <MX_SPI1_Init+0x74>)
 80025ee:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80025f2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80025f4:	4b0f      	ldr	r3, [pc, #60]	; (8002634 <MX_SPI1_Init+0x74>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80025fa:	4b0e      	ldr	r3, [pc, #56]	; (8002634 <MX_SPI1_Init+0x74>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002600:	4b0c      	ldr	r3, [pc, #48]	; (8002634 <MX_SPI1_Init+0x74>)
 8002602:	2200      	movs	r2, #0
 8002604:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002606:	4b0b      	ldr	r3, [pc, #44]	; (8002634 <MX_SPI1_Init+0x74>)
 8002608:	2200      	movs	r2, #0
 800260a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800260c:	4b09      	ldr	r3, [pc, #36]	; (8002634 <MX_SPI1_Init+0x74>)
 800260e:	2207      	movs	r2, #7
 8002610:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002612:	4b08      	ldr	r3, [pc, #32]	; (8002634 <MX_SPI1_Init+0x74>)
 8002614:	2200      	movs	r2, #0
 8002616:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002618:	4b06      	ldr	r3, [pc, #24]	; (8002634 <MX_SPI1_Init+0x74>)
 800261a:	2208      	movs	r2, #8
 800261c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800261e:	4805      	ldr	r0, [pc, #20]	; (8002634 <MX_SPI1_Init+0x74>)
 8002620:	f008 fb68 	bl	800acf4 <HAL_SPI_Init>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d001      	beq.n	800262e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800262a:	f7ff fe13 	bl	8002254 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800262e:	bf00      	nop
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	2000087c 	.word	0x2000087c
 8002638:	40013000 	.word	0x40013000

0800263c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002640:	4b1b      	ldr	r3, [pc, #108]	; (80026b0 <MX_SPI2_Init+0x74>)
 8002642:	4a1c      	ldr	r2, [pc, #112]	; (80026b4 <MX_SPI2_Init+0x78>)
 8002644:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002646:	4b1a      	ldr	r3, [pc, #104]	; (80026b0 <MX_SPI2_Init+0x74>)
 8002648:	f44f 7282 	mov.w	r2, #260	; 0x104
 800264c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800264e:	4b18      	ldr	r3, [pc, #96]	; (80026b0 <MX_SPI2_Init+0x74>)
 8002650:	2200      	movs	r2, #0
 8002652:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8002654:	4b16      	ldr	r3, [pc, #88]	; (80026b0 <MX_SPI2_Init+0x74>)
 8002656:	f44f 7240 	mov.w	r2, #768	; 0x300
 800265a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800265c:	4b14      	ldr	r3, [pc, #80]	; (80026b0 <MX_SPI2_Init+0x74>)
 800265e:	2200      	movs	r2, #0
 8002660:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002662:	4b13      	ldr	r3, [pc, #76]	; (80026b0 <MX_SPI2_Init+0x74>)
 8002664:	2200      	movs	r2, #0
 8002666:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002668:	4b11      	ldr	r3, [pc, #68]	; (80026b0 <MX_SPI2_Init+0x74>)
 800266a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800266e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002670:	4b0f      	ldr	r3, [pc, #60]	; (80026b0 <MX_SPI2_Init+0x74>)
 8002672:	2200      	movs	r2, #0
 8002674:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002676:	4b0e      	ldr	r3, [pc, #56]	; (80026b0 <MX_SPI2_Init+0x74>)
 8002678:	2200      	movs	r2, #0
 800267a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800267c:	4b0c      	ldr	r3, [pc, #48]	; (80026b0 <MX_SPI2_Init+0x74>)
 800267e:	2200      	movs	r2, #0
 8002680:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002682:	4b0b      	ldr	r3, [pc, #44]	; (80026b0 <MX_SPI2_Init+0x74>)
 8002684:	2200      	movs	r2, #0
 8002686:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002688:	4b09      	ldr	r3, [pc, #36]	; (80026b0 <MX_SPI2_Init+0x74>)
 800268a:	2207      	movs	r2, #7
 800268c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800268e:	4b08      	ldr	r3, [pc, #32]	; (80026b0 <MX_SPI2_Init+0x74>)
 8002690:	2200      	movs	r2, #0
 8002692:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002694:	4b06      	ldr	r3, [pc, #24]	; (80026b0 <MX_SPI2_Init+0x74>)
 8002696:	2208      	movs	r2, #8
 8002698:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800269a:	4805      	ldr	r0, [pc, #20]	; (80026b0 <MX_SPI2_Init+0x74>)
 800269c:	f008 fb2a 	bl	800acf4 <HAL_SPI_Init>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d001      	beq.n	80026aa <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80026a6:	f7ff fdd5 	bl	8002254 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80026aa:	bf00      	nop
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	20000818 	.word	0x20000818
 80026b4:	40003800 	.word	0x40003800

080026b8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b08e      	sub	sp, #56	; 0x38
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026c4:	2200      	movs	r2, #0
 80026c6:	601a      	str	r2, [r3, #0]
 80026c8:	605a      	str	r2, [r3, #4]
 80026ca:	609a      	str	r2, [r3, #8]
 80026cc:	60da      	str	r2, [r3, #12]
 80026ce:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a4b      	ldr	r2, [pc, #300]	; (8002804 <HAL_SPI_MspInit+0x14c>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d146      	bne.n	8002768 <HAL_SPI_MspInit+0xb0>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80026da:	4b4b      	ldr	r3, [pc, #300]	; (8002808 <HAL_SPI_MspInit+0x150>)
 80026dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026de:	4a4a      	ldr	r2, [pc, #296]	; (8002808 <HAL_SPI_MspInit+0x150>)
 80026e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80026e4:	6613      	str	r3, [r2, #96]	; 0x60
 80026e6:	4b48      	ldr	r3, [pc, #288]	; (8002808 <HAL_SPI_MspInit+0x150>)
 80026e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026ee:	623b      	str	r3, [r7, #32]
 80026f0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026f2:	4b45      	ldr	r3, [pc, #276]	; (8002808 <HAL_SPI_MspInit+0x150>)
 80026f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026f6:	4a44      	ldr	r2, [pc, #272]	; (8002808 <HAL_SPI_MspInit+0x150>)
 80026f8:	f043 0302 	orr.w	r3, r3, #2
 80026fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026fe:	4b42      	ldr	r3, [pc, #264]	; (8002808 <HAL_SPI_MspInit+0x150>)
 8002700:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002702:	f003 0302 	and.w	r3, r3, #2
 8002706:	61fb      	str	r3, [r7, #28]
 8002708:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800270a:	4b3f      	ldr	r3, [pc, #252]	; (8002808 <HAL_SPI_MspInit+0x150>)
 800270c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800270e:	4a3e      	ldr	r2, [pc, #248]	; (8002808 <HAL_SPI_MspInit+0x150>)
 8002710:	f043 0301 	orr.w	r3, r3, #1
 8002714:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002716:	4b3c      	ldr	r3, [pc, #240]	; (8002808 <HAL_SPI_MspInit+0x150>)
 8002718:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800271a:	f003 0301 	and.w	r3, r3, #1
 800271e:	61bb      	str	r3, [r7, #24]
 8002720:	69bb      	ldr	r3, [r7, #24]
    PB4 (NJTRST)     ------> SPI1_MISO
    PA15 (JTDI)     ------> SPI1_NSS
    PB5     ------> SPI1_MOSI
    PA5     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = ARD_D12_Pin|ARD_D11_Pin;
 8002722:	2330      	movs	r3, #48	; 0x30
 8002724:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002726:	2302      	movs	r3, #2
 8002728:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800272a:	2300      	movs	r3, #0
 800272c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800272e:	2303      	movs	r3, #3
 8002730:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002732:	2305      	movs	r3, #5
 8002734:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002736:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800273a:	4619      	mov	r1, r3
 800273c:	4833      	ldr	r0, [pc, #204]	; (800280c <HAL_SPI_MspInit+0x154>)
 800273e:	f004 fcc1 	bl	80070c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_D10_Pin|ARD_D13_Pin;
 8002742:	f248 0320 	movw	r3, #32800	; 0x8020
 8002746:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002748:	2302      	movs	r3, #2
 800274a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800274c:	2300      	movs	r3, #0
 800274e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002750:	2303      	movs	r3, #3
 8002752:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002754:	2305      	movs	r3, #5
 8002756:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002758:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800275c:	4619      	mov	r1, r3
 800275e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002762:	f004 fcaf 	bl	80070c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002766:	e049      	b.n	80027fc <HAL_SPI_MspInit+0x144>
  else if(spiHandle->Instance==SPI2)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a28      	ldr	r2, [pc, #160]	; (8002810 <HAL_SPI_MspInit+0x158>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d144      	bne.n	80027fc <HAL_SPI_MspInit+0x144>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002772:	4b25      	ldr	r3, [pc, #148]	; (8002808 <HAL_SPI_MspInit+0x150>)
 8002774:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002776:	4a24      	ldr	r2, [pc, #144]	; (8002808 <HAL_SPI_MspInit+0x150>)
 8002778:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800277c:	6593      	str	r3, [r2, #88]	; 0x58
 800277e:	4b22      	ldr	r3, [pc, #136]	; (8002808 <HAL_SPI_MspInit+0x150>)
 8002780:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002782:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002786:	617b      	str	r3, [r7, #20]
 8002788:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800278a:	4b1f      	ldr	r3, [pc, #124]	; (8002808 <HAL_SPI_MspInit+0x150>)
 800278c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800278e:	4a1e      	ldr	r2, [pc, #120]	; (8002808 <HAL_SPI_MspInit+0x150>)
 8002790:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002794:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002796:	4b1c      	ldr	r3, [pc, #112]	; (8002808 <HAL_SPI_MspInit+0x150>)
 8002798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800279a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800279e:	613b      	str	r3, [r7, #16]
 80027a0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027a2:	4b19      	ldr	r3, [pc, #100]	; (8002808 <HAL_SPI_MspInit+0x150>)
 80027a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027a6:	4a18      	ldr	r2, [pc, #96]	; (8002808 <HAL_SPI_MspInit+0x150>)
 80027a8:	f043 0302 	orr.w	r3, r3, #2
 80027ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027ae:	4b16      	ldr	r3, [pc, #88]	; (8002808 <HAL_SPI_MspInit+0x150>)
 80027b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027b2:	f003 0302 	and.w	r3, r3, #2
 80027b6:	60fb      	str	r3, [r7, #12]
 80027b8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI2_MISO_Pin|SPI2_CLK_Pin;
 80027ba:	2306      	movs	r3, #6
 80027bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027be:	2302      	movs	r3, #2
 80027c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c2:	2300      	movs	r3, #0
 80027c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027c6:	2303      	movs	r3, #3
 80027c8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80027ca:	2305      	movs	r3, #5
 80027cc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80027ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027d2:	4619      	mov	r1, r3
 80027d4:	480f      	ldr	r0, [pc, #60]	; (8002814 <HAL_SPI_MspInit+0x15c>)
 80027d6:	f004 fc75 	bl	80070c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI2_MOSI_Pin;
 80027da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80027de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e0:	2302      	movs	r3, #2
 80027e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e4:	2300      	movs	r3, #0
 80027e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027e8:	2303      	movs	r3, #3
 80027ea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80027ec:	2305      	movs	r3, #5
 80027ee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SPI2_MOSI_GPIO_Port, &GPIO_InitStruct);
 80027f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027f4:	4619      	mov	r1, r3
 80027f6:	4805      	ldr	r0, [pc, #20]	; (800280c <HAL_SPI_MspInit+0x154>)
 80027f8:	f004 fc64 	bl	80070c4 <HAL_GPIO_Init>
}
 80027fc:	bf00      	nop
 80027fe:	3738      	adds	r7, #56	; 0x38
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	40013000 	.word	0x40013000
 8002808:	40021000 	.word	0x40021000
 800280c:	48000400 	.word	0x48000400
 8002810:	40003800 	.word	0x40003800
 8002814:	48002000 	.word	0x48002000

08002818 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800281e:	4b0f      	ldr	r3, [pc, #60]	; (800285c <HAL_MspInit+0x44>)
 8002820:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002822:	4a0e      	ldr	r2, [pc, #56]	; (800285c <HAL_MspInit+0x44>)
 8002824:	f043 0301 	orr.w	r3, r3, #1
 8002828:	6613      	str	r3, [r2, #96]	; 0x60
 800282a:	4b0c      	ldr	r3, [pc, #48]	; (800285c <HAL_MspInit+0x44>)
 800282c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800282e:	f003 0301 	and.w	r3, r3, #1
 8002832:	607b      	str	r3, [r7, #4]
 8002834:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002836:	4b09      	ldr	r3, [pc, #36]	; (800285c <HAL_MspInit+0x44>)
 8002838:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800283a:	4a08      	ldr	r2, [pc, #32]	; (800285c <HAL_MspInit+0x44>)
 800283c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002840:	6593      	str	r3, [r2, #88]	; 0x58
 8002842:	4b06      	ldr	r3, [pc, #24]	; (800285c <HAL_MspInit+0x44>)
 8002844:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800284a:	603b      	str	r3, [r7, #0]
 800284c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800284e:	bf00      	nop
 8002850:	370c      	adds	r7, #12
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	40021000 	.word	0x40021000

08002860 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002860:	b480      	push	{r7}
 8002862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002864:	e7fe      	b.n	8002864 <NMI_Handler+0x4>

08002866 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002866:	b480      	push	{r7}
 8002868:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800286a:	e7fe      	b.n	800286a <HardFault_Handler+0x4>

0800286c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002870:	e7fe      	b.n	8002870 <MemManage_Handler+0x4>

08002872 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002872:	b480      	push	{r7}
 8002874:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002876:	e7fe      	b.n	8002876 <BusFault_Handler+0x4>

08002878 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002878:	b480      	push	{r7}
 800287a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800287c:	e7fe      	b.n	800287c <UsageFault_Handler+0x4>

0800287e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800287e:	b480      	push	{r7}
 8002880:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002882:	bf00      	nop
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr

0800288c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002890:	bf00      	nop
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr

0800289a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800289a:	b480      	push	{r7}
 800289c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800289e:	bf00      	nop
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr

080028a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028ac:	f003 f894 	bl	80059d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028b0:	bf00      	nop
 80028b2:	bd80      	pop	{r7, pc}

080028b4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80028b8:	2020      	movs	r0, #32
 80028ba:	f004 feb9 	bl	8007630 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80028be:	f44f 7080 	mov.w	r0, #256	; 0x100
 80028c2:	f004 feb5 	bl	8007630 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80028c6:	bf00      	nop
 80028c8:	bd80      	pop	{r7, pc}
	...

080028cc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80028d0:	4802      	ldr	r0, [pc, #8]	; (80028dc <TIM3_IRQHandler+0x10>)
 80028d2:	f008 fbe9 	bl	800b0a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80028d6:	bf00      	nop
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	200008e0 	.word	0x200008e0

080028e0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80028e4:	4802      	ldr	r0, [pc, #8]	; (80028f0 <USART2_IRQHandler+0x10>)
 80028e6:	f009 f871 	bl	800b9cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80028ea:	bf00      	nop
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	20000a34 	.word	0x20000a34

080028f4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80028f8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80028fc:	f004 fe98 	bl	8007630 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8002900:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002904:	f004 fe94 	bl	8007630 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002908:	bf00      	nop
 800290a:	bd80      	pop	{r7, pc}

0800290c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800290c:	b480      	push	{r7}
 800290e:	af00      	add	r7, sp, #0
	return 1;
 8002910:	2301      	movs	r3, #1
}
 8002912:	4618      	mov	r0, r3
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <_kill>:

int _kill(int pid, int sig)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b082      	sub	sp, #8
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002926:	f00a f85d 	bl	800c9e4 <__errno>
 800292a:	4603      	mov	r3, r0
 800292c:	2216      	movs	r2, #22
 800292e:	601a      	str	r2, [r3, #0]
	return -1;
 8002930:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002934:	4618      	mov	r0, r3
 8002936:	3708      	adds	r7, #8
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}

0800293c <_exit>:

void _exit (int status)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002944:	f04f 31ff 	mov.w	r1, #4294967295
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f7ff ffe7 	bl	800291c <_kill>
	while (1) {}		/* Make sure we hang here */
 800294e:	e7fe      	b.n	800294e <_exit+0x12>

08002950 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b086      	sub	sp, #24
 8002954:	af00      	add	r7, sp, #0
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800295c:	2300      	movs	r3, #0
 800295e:	617b      	str	r3, [r7, #20]
 8002960:	e00a      	b.n	8002978 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002962:	f3af 8000 	nop.w
 8002966:	4601      	mov	r1, r0
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	1c5a      	adds	r2, r3, #1
 800296c:	60ba      	str	r2, [r7, #8]
 800296e:	b2ca      	uxtb	r2, r1
 8002970:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	3301      	adds	r3, #1
 8002976:	617b      	str	r3, [r7, #20]
 8002978:	697a      	ldr	r2, [r7, #20]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	429a      	cmp	r2, r3
 800297e:	dbf0      	blt.n	8002962 <_read+0x12>
	}

return len;
 8002980:	687b      	ldr	r3, [r7, #4]
}
 8002982:	4618      	mov	r0, r3
 8002984:	3718      	adds	r7, #24
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}

0800298a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800298a:	b580      	push	{r7, lr}
 800298c:	b086      	sub	sp, #24
 800298e:	af00      	add	r7, sp, #0
 8002990:	60f8      	str	r0, [r7, #12]
 8002992:	60b9      	str	r1, [r7, #8]
 8002994:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002996:	2300      	movs	r3, #0
 8002998:	617b      	str	r3, [r7, #20]
 800299a:	e009      	b.n	80029b0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	1c5a      	adds	r2, r3, #1
 80029a0:	60ba      	str	r2, [r7, #8]
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	4618      	mov	r0, r3
 80029a6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	3301      	adds	r3, #1
 80029ae:	617b      	str	r3, [r7, #20]
 80029b0:	697a      	ldr	r2, [r7, #20]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	429a      	cmp	r2, r3
 80029b6:	dbf1      	blt.n	800299c <_write+0x12>
	}
	return len;
 80029b8:	687b      	ldr	r3, [r7, #4]
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	3718      	adds	r7, #24
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}

080029c2 <_close>:

int _close(int file)
{
 80029c2:	b480      	push	{r7}
 80029c4:	b083      	sub	sp, #12
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	6078      	str	r0, [r7, #4]
	return -1;
 80029ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr

080029da <_fstat>:


int _fstat(int file, struct stat *st)
{
 80029da:	b480      	push	{r7}
 80029dc:	b083      	sub	sp, #12
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
 80029e2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80029ea:	605a      	str	r2, [r3, #4]
	return 0;
 80029ec:	2300      	movs	r3, #0
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	370c      	adds	r7, #12
 80029f2:	46bd      	mov	sp, r7
 80029f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f8:	4770      	bx	lr

080029fa <_isatty>:

int _isatty(int file)
{
 80029fa:	b480      	push	{r7}
 80029fc:	b083      	sub	sp, #12
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	6078      	str	r0, [r7, #4]
	return 1;
 8002a02:	2301      	movs	r3, #1
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	370c      	adds	r7, #12
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr

08002a10 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b085      	sub	sp, #20
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	60b9      	str	r1, [r7, #8]
 8002a1a:	607a      	str	r2, [r7, #4]
	return 0;
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3714      	adds	r7, #20
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
	...

08002a2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b086      	sub	sp, #24
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a34:	4a14      	ldr	r2, [pc, #80]	; (8002a88 <_sbrk+0x5c>)
 8002a36:	4b15      	ldr	r3, [pc, #84]	; (8002a8c <_sbrk+0x60>)
 8002a38:	1ad3      	subs	r3, r2, r3
 8002a3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a40:	4b13      	ldr	r3, [pc, #76]	; (8002a90 <_sbrk+0x64>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d102      	bne.n	8002a4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a48:	4b11      	ldr	r3, [pc, #68]	; (8002a90 <_sbrk+0x64>)
 8002a4a:	4a12      	ldr	r2, [pc, #72]	; (8002a94 <_sbrk+0x68>)
 8002a4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a4e:	4b10      	ldr	r3, [pc, #64]	; (8002a90 <_sbrk+0x64>)
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	4413      	add	r3, r2
 8002a56:	693a      	ldr	r2, [r7, #16]
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d207      	bcs.n	8002a6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a5c:	f009 ffc2 	bl	800c9e4 <__errno>
 8002a60:	4603      	mov	r3, r0
 8002a62:	220c      	movs	r2, #12
 8002a64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a66:	f04f 33ff 	mov.w	r3, #4294967295
 8002a6a:	e009      	b.n	8002a80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a6c:	4b08      	ldr	r3, [pc, #32]	; (8002a90 <_sbrk+0x64>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a72:	4b07      	ldr	r3, [pc, #28]	; (8002a90 <_sbrk+0x64>)
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4413      	add	r3, r2
 8002a7a:	4a05      	ldr	r2, [pc, #20]	; (8002a90 <_sbrk+0x64>)
 8002a7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3718      	adds	r7, #24
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	20040000 	.word	0x20040000
 8002a8c:	00002000 	.word	0x00002000
 8002a90:	20000358 	.word	0x20000358
 8002a94:	20000b48 	.word	0x20000b48

08002a98 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002a9c:	4b15      	ldr	r3, [pc, #84]	; (8002af4 <SystemInit+0x5c>)
 8002a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002aa2:	4a14      	ldr	r2, [pc, #80]	; (8002af4 <SystemInit+0x5c>)
 8002aa4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002aa8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002aac:	4b12      	ldr	r3, [pc, #72]	; (8002af8 <SystemInit+0x60>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a11      	ldr	r2, [pc, #68]	; (8002af8 <SystemInit+0x60>)
 8002ab2:	f043 0301 	orr.w	r3, r3, #1
 8002ab6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002ab8:	4b0f      	ldr	r3, [pc, #60]	; (8002af8 <SystemInit+0x60>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002abe:	4b0e      	ldr	r3, [pc, #56]	; (8002af8 <SystemInit+0x60>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a0d      	ldr	r2, [pc, #52]	; (8002af8 <SystemInit+0x60>)
 8002ac4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002ac8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002acc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002ace:	4b0a      	ldr	r3, [pc, #40]	; (8002af8 <SystemInit+0x60>)
 8002ad0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002ad4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002ad6:	4b08      	ldr	r3, [pc, #32]	; (8002af8 <SystemInit+0x60>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a07      	ldr	r2, [pc, #28]	; (8002af8 <SystemInit+0x60>)
 8002adc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ae0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002ae2:	4b05      	ldr	r3, [pc, #20]	; (8002af8 <SystemInit+0x60>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	619a      	str	r2, [r3, #24]
}
 8002ae8:	bf00      	nop
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	e000ed00 	.word	0xe000ed00
 8002af8:	40021000 	.word	0x40021000

08002afc <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b088      	sub	sp, #32
 8002b00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b02:	f107 0310 	add.w	r3, r7, #16
 8002b06:	2200      	movs	r2, #0
 8002b08:	601a      	str	r2, [r3, #0]
 8002b0a:	605a      	str	r2, [r3, #4]
 8002b0c:	609a      	str	r2, [r3, #8]
 8002b0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b10:	1d3b      	adds	r3, r7, #4
 8002b12:	2200      	movs	r2, #0
 8002b14:	601a      	str	r2, [r3, #0]
 8002b16:	605a      	str	r2, [r3, #4]
 8002b18:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002b1a:	4b1d      	ldr	r3, [pc, #116]	; (8002b90 <MX_TIM3_Init+0x94>)
 8002b1c:	4a1d      	ldr	r2, [pc, #116]	; (8002b94 <MX_TIM3_Init+0x98>)
 8002b1e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 8002b20:	4b1b      	ldr	r3, [pc, #108]	; (8002b90 <MX_TIM3_Init+0x94>)
 8002b22:	224f      	movs	r2, #79	; 0x4f
 8002b24:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b26:	4b1a      	ldr	r3, [pc, #104]	; (8002b90 <MX_TIM3_Init+0x94>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8002b2c:	4b18      	ldr	r3, [pc, #96]	; (8002b90 <MX_TIM3_Init+0x94>)
 8002b2e:	f242 720f 	movw	r2, #9999	; 0x270f
 8002b32:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b34:	4b16      	ldr	r3, [pc, #88]	; (8002b90 <MX_TIM3_Init+0x94>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b3a:	4b15      	ldr	r3, [pc, #84]	; (8002b90 <MX_TIM3_Init+0x94>)
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002b40:	4813      	ldr	r0, [pc, #76]	; (8002b90 <MX_TIM3_Init+0x94>)
 8002b42:	f008 f9c2 	bl	800aeca <HAL_TIM_Base_Init>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d001      	beq.n	8002b50 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002b4c:	f7ff fb82 	bl	8002254 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b54:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002b56:	f107 0310 	add.w	r3, r7, #16
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	480c      	ldr	r0, [pc, #48]	; (8002b90 <MX_TIM3_Init+0x94>)
 8002b5e:	f008 fbc2 	bl	800b2e6 <HAL_TIM_ConfigClockSource>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d001      	beq.n	8002b6c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002b68:	f7ff fb74 	bl	8002254 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b70:	2300      	movs	r3, #0
 8002b72:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002b74:	1d3b      	adds	r3, r7, #4
 8002b76:	4619      	mov	r1, r3
 8002b78:	4805      	ldr	r0, [pc, #20]	; (8002b90 <MX_TIM3_Init+0x94>)
 8002b7a:	f008 fdd7 	bl	800b72c <HAL_TIMEx_MasterConfigSynchronization>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d001      	beq.n	8002b88 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002b84:	f7ff fb66 	bl	8002254 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002b88:	bf00      	nop
 8002b8a:	3720      	adds	r7, #32
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}
 8002b90:	200008e0 	.word	0x200008e0
 8002b94:	40000400 	.word	0x40000400

08002b98 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a0d      	ldr	r2, [pc, #52]	; (8002bdc <HAL_TIM_Base_MspInit+0x44>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d113      	bne.n	8002bd2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002baa:	4b0d      	ldr	r3, [pc, #52]	; (8002be0 <HAL_TIM_Base_MspInit+0x48>)
 8002bac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bae:	4a0c      	ldr	r2, [pc, #48]	; (8002be0 <HAL_TIM_Base_MspInit+0x48>)
 8002bb0:	f043 0302 	orr.w	r3, r3, #2
 8002bb4:	6593      	str	r3, [r2, #88]	; 0x58
 8002bb6:	4b0a      	ldr	r3, [pc, #40]	; (8002be0 <HAL_TIM_Base_MspInit+0x48>)
 8002bb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bba:	f003 0302 	and.w	r3, r3, #2
 8002bbe:	60fb      	str	r3, [r7, #12]
 8002bc0:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	2100      	movs	r1, #0
 8002bc6:	201d      	movs	r0, #29
 8002bc8:	f004 f825 	bl	8006c16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002bcc:	201d      	movs	r0, #29
 8002bce:	f004 f83e 	bl	8006c4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002bd2:	bf00      	nop
 8002bd4:	3710      	adds	r7, #16
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	40000400 	.word	0x40000400
 8002be0:	40021000 	.word	0x40021000

08002be4 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart2;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002be8:	4b12      	ldr	r3, [pc, #72]	; (8002c34 <MX_LPUART1_UART_Init+0x50>)
 8002bea:	4a13      	ldr	r2, [pc, #76]	; (8002c38 <MX_LPUART1_UART_Init+0x54>)
 8002bec:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 8002bee:	4b11      	ldr	r3, [pc, #68]	; (8002c34 <MX_LPUART1_UART_Init+0x50>)
 8002bf0:	4a12      	ldr	r2, [pc, #72]	; (8002c3c <MX_LPUART1_UART_Init+0x58>)
 8002bf2:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 8002bf4:	4b0f      	ldr	r3, [pc, #60]	; (8002c34 <MX_LPUART1_UART_Init+0x50>)
 8002bf6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002bfa:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002bfc:	4b0d      	ldr	r3, [pc, #52]	; (8002c34 <MX_LPUART1_UART_Init+0x50>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002c02:	4b0c      	ldr	r3, [pc, #48]	; (8002c34 <MX_LPUART1_UART_Init+0x50>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002c08:	4b0a      	ldr	r3, [pc, #40]	; (8002c34 <MX_LPUART1_UART_Init+0x50>)
 8002c0a:	220c      	movs	r2, #12
 8002c0c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c0e:	4b09      	ldr	r3, [pc, #36]	; (8002c34 <MX_LPUART1_UART_Init+0x50>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c14:	4b07      	ldr	r3, [pc, #28]	; (8002c34 <MX_LPUART1_UART_Init+0x50>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c1a:	4b06      	ldr	r3, [pc, #24]	; (8002c34 <MX_LPUART1_UART_Init+0x50>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002c20:	4804      	ldr	r0, [pc, #16]	; (8002c34 <MX_LPUART1_UART_Init+0x50>)
 8002c22:	f008 fe29 	bl	800b878 <HAL_UART_Init>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d001      	beq.n	8002c30 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8002c2c:	f7ff fb12 	bl	8002254 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002c30:	bf00      	nop
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	2000092c 	.word	0x2000092c
 8002c38:	40008000 	.word	0x40008000
 8002c3c:	00033324 	.word	0x00033324

08002c40 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c44:	4b14      	ldr	r3, [pc, #80]	; (8002c98 <MX_USART1_UART_Init+0x58>)
 8002c46:	4a15      	ldr	r2, [pc, #84]	; (8002c9c <MX_USART1_UART_Init+0x5c>)
 8002c48:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002c4a:	4b13      	ldr	r3, [pc, #76]	; (8002c98 <MX_USART1_UART_Init+0x58>)
 8002c4c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c50:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c52:	4b11      	ldr	r3, [pc, #68]	; (8002c98 <MX_USART1_UART_Init+0x58>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c58:	4b0f      	ldr	r3, [pc, #60]	; (8002c98 <MX_USART1_UART_Init+0x58>)
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c5e:	4b0e      	ldr	r3, [pc, #56]	; (8002c98 <MX_USART1_UART_Init+0x58>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c64:	4b0c      	ldr	r3, [pc, #48]	; (8002c98 <MX_USART1_UART_Init+0x58>)
 8002c66:	220c      	movs	r2, #12
 8002c68:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8002c6a:	4b0b      	ldr	r3, [pc, #44]	; (8002c98 <MX_USART1_UART_Init+0x58>)
 8002c6c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002c70:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c72:	4b09      	ldr	r3, [pc, #36]	; (8002c98 <MX_USART1_UART_Init+0x58>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c78:	4b07      	ldr	r3, [pc, #28]	; (8002c98 <MX_USART1_UART_Init+0x58>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c7e:	4b06      	ldr	r3, [pc, #24]	; (8002c98 <MX_USART1_UART_Init+0x58>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c84:	4804      	ldr	r0, [pc, #16]	; (8002c98 <MX_USART1_UART_Init+0x58>)
 8002c86:	f008 fdf7 	bl	800b878 <HAL_UART_Init>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d001      	beq.n	8002c94 <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
 8002c90:	f7ff fae0 	bl	8002254 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002c94:	bf00      	nop
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	200009b0 	.word	0x200009b0
 8002c9c:	40013800 	.word	0x40013800

08002ca0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002ca4:	4b14      	ldr	r3, [pc, #80]	; (8002cf8 <MX_USART2_UART_Init+0x58>)
 8002ca6:	4a15      	ldr	r2, [pc, #84]	; (8002cfc <MX_USART2_UART_Init+0x5c>)
 8002ca8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002caa:	4b13      	ldr	r3, [pc, #76]	; (8002cf8 <MX_USART2_UART_Init+0x58>)
 8002cac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002cb0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002cb2:	4b11      	ldr	r3, [pc, #68]	; (8002cf8 <MX_USART2_UART_Init+0x58>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002cb8:	4b0f      	ldr	r3, [pc, #60]	; (8002cf8 <MX_USART2_UART_Init+0x58>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002cbe:	4b0e      	ldr	r3, [pc, #56]	; (8002cf8 <MX_USART2_UART_Init+0x58>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002cc4:	4b0c      	ldr	r3, [pc, #48]	; (8002cf8 <MX_USART2_UART_Init+0x58>)
 8002cc6:	220c      	movs	r2, #12
 8002cc8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cca:	4b0b      	ldr	r3, [pc, #44]	; (8002cf8 <MX_USART2_UART_Init+0x58>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cd0:	4b09      	ldr	r3, [pc, #36]	; (8002cf8 <MX_USART2_UART_Init+0x58>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002cd6:	4b08      	ldr	r3, [pc, #32]	; (8002cf8 <MX_USART2_UART_Init+0x58>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002cdc:	4b06      	ldr	r3, [pc, #24]	; (8002cf8 <MX_USART2_UART_Init+0x58>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002ce2:	4805      	ldr	r0, [pc, #20]	; (8002cf8 <MX_USART2_UART_Init+0x58>)
 8002ce4:	f008 fdc8 	bl	800b878 <HAL_UART_Init>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002cee:	f7ff fab1 	bl	8002254 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002cf2:	bf00      	nop
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	20000a34 	.word	0x20000a34
 8002cfc:	40004400 	.word	0x40004400

08002d00 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b0b2      	sub	sp, #200	; 0xc8
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d08:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	601a      	str	r2, [r3, #0]
 8002d10:	605a      	str	r2, [r3, #4]
 8002d12:	609a      	str	r2, [r3, #8]
 8002d14:	60da      	str	r2, [r3, #12]
 8002d16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d18:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002d1c:	228c      	movs	r2, #140	; 0x8c
 8002d1e:	2100      	movs	r1, #0
 8002d20:	4618      	mov	r0, r3
 8002d22:	f009 fe97 	bl	800ca54 <memset>
  if(uartHandle->Instance==LPUART1)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a8a      	ldr	r2, [pc, #552]	; (8002f54 <HAL_UART_MspInit+0x254>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d13e      	bne.n	8002dae <HAL_UART_MspInit+0xae>
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002d30:	2320      	movs	r3, #32
 8002d32:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002d34:	2300      	movs	r3, #0
 8002d36:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d38:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f006 faa7 	bl	8009290 <HAL_RCCEx_PeriphCLKConfig>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d001      	beq.n	8002d4c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002d48:	f7ff fa84 	bl	8002254 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002d4c:	4b82      	ldr	r3, [pc, #520]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002d4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d50:	4a81      	ldr	r2, [pc, #516]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002d52:	f043 0301 	orr.w	r3, r3, #1
 8002d56:	65d3      	str	r3, [r2, #92]	; 0x5c
 8002d58:	4b7f      	ldr	r3, [pc, #508]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002d5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d5c:	f003 0301 	and.w	r3, r3, #1
 8002d60:	627b      	str	r3, [r7, #36]	; 0x24
 8002d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002d64:	4b7c      	ldr	r3, [pc, #496]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002d66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d68:	4a7b      	ldr	r2, [pc, #492]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002d6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d6e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d70:	4b79      	ldr	r3, [pc, #484]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002d72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d78:	623b      	str	r3, [r7, #32]
 8002d7a:	6a3b      	ldr	r3, [r7, #32]
    HAL_PWREx_EnableVddIO2();
 8002d7c:	f005 fb8a 	bl	8008494 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG8     ------> LPUART1_RX
    PG7     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = ARD_D0_Pin|ARD_D1_Pin;
 8002d80:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002d84:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d88:	2302      	movs	r3, #2
 8002d8a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d94:	2303      	movs	r3, #3
 8002d96:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002d9a:	2308      	movs	r3, #8
 8002d9c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002da0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002da4:	4619      	mov	r1, r3
 8002da6:	486d      	ldr	r0, [pc, #436]	; (8002f5c <HAL_UART_MspInit+0x25c>)
 8002da8:	f004 f98c 	bl	80070c4 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002dac:	e0ce      	b.n	8002f4c <HAL_UART_MspInit+0x24c>
  else if(uartHandle->Instance==USART1)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a6b      	ldr	r2, [pc, #428]	; (8002f60 <HAL_UART_MspInit+0x260>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d15f      	bne.n	8002e78 <HAL_UART_MspInit+0x178>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002db8:	2301      	movs	r3, #1
 8002dba:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002dc0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f006 fa63 	bl	8009290 <HAL_RCCEx_PeriphCLKConfig>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d001      	beq.n	8002dd4 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8002dd0:	f7ff fa40 	bl	8002254 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002dd4:	4b60      	ldr	r3, [pc, #384]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002dd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dd8:	4a5f      	ldr	r2, [pc, #380]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002dda:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002dde:	6613      	str	r3, [r2, #96]	; 0x60
 8002de0:	4b5d      	ldr	r3, [pc, #372]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002de2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002de4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002de8:	61fb      	str	r3, [r7, #28]
 8002dea:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dec:	4b5a      	ldr	r3, [pc, #360]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002dee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002df0:	4a59      	ldr	r2, [pc, #356]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002df2:	f043 0302 	orr.w	r3, r3, #2
 8002df6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002df8:	4b57      	ldr	r3, [pc, #348]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002dfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dfc:	f003 0302 	and.w	r3, r3, #2
 8002e00:	61bb      	str	r3, [r7, #24]
 8002e02:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002e04:	4b54      	ldr	r3, [pc, #336]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002e06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e08:	4a53      	ldr	r2, [pc, #332]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002e0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e0e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e10:	4b51      	ldr	r3, [pc, #324]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002e12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e18:	617b      	str	r3, [r7, #20]
 8002e1a:	697b      	ldr	r3, [r7, #20]
    HAL_PWREx_EnableVddIO2();
 8002e1c:	f005 fb3a 	bl	8008494 <HAL_PWREx_EnableVddIO2>
    GPIO_InitStruct.Pin = USART1_TX_Pin;
 8002e20:	2340      	movs	r3, #64	; 0x40
 8002e22:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e26:	2302      	movs	r3, #2
 8002e28:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e32:	2303      	movs	r3, #3
 8002e34:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002e38:	2307      	movs	r3, #7
 8002e3a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(USART1_TX_GPIO_Port, &GPIO_InitStruct);
 8002e3e:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002e42:	4619      	mov	r1, r3
 8002e44:	4847      	ldr	r0, [pc, #284]	; (8002f64 <HAL_UART_MspInit+0x264>)
 8002e46:	f004 f93d 	bl	80070c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = UART1_RX_Pin|UART1_CTS_Pin|UART1_RTS_Pin;
 8002e4a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002e4e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e52:	2302      	movs	r3, #2
 8002e54:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002e64:	2307      	movs	r3, #7
 8002e66:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002e6a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002e6e:	4619      	mov	r1, r3
 8002e70:	483a      	ldr	r0, [pc, #232]	; (8002f5c <HAL_UART_MspInit+0x25c>)
 8002e72:	f004 f927 	bl	80070c4 <HAL_GPIO_Init>
}
 8002e76:	e069      	b.n	8002f4c <HAL_UART_MspInit+0x24c>
  else if(uartHandle->Instance==USART2)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a3a      	ldr	r2, [pc, #232]	; (8002f68 <HAL_UART_MspInit+0x268>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d164      	bne.n	8002f4c <HAL_UART_MspInit+0x24c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002e82:	2302      	movs	r3, #2
 8002e84:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002e86:	2300      	movs	r3, #0
 8002e88:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e8a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f006 f9fe 	bl	8009290 <HAL_RCCEx_PeriphCLKConfig>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d001      	beq.n	8002e9e <HAL_UART_MspInit+0x19e>
      Error_Handler();
 8002e9a:	f7ff f9db 	bl	8002254 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e9e:	4b2e      	ldr	r3, [pc, #184]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002ea0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ea2:	4a2d      	ldr	r2, [pc, #180]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002ea4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ea8:	6593      	str	r3, [r2, #88]	; 0x58
 8002eaa:	4b2b      	ldr	r3, [pc, #172]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002eac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eb2:	613b      	str	r3, [r7, #16]
 8002eb4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002eb6:	4b28      	ldr	r3, [pc, #160]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002eb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eba:	4a27      	ldr	r2, [pc, #156]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002ebc:	f043 0308 	orr.w	r3, r3, #8
 8002ec0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ec2:	4b25      	ldr	r3, [pc, #148]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002ec4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ec6:	f003 0308 	and.w	r3, r3, #8
 8002eca:	60fb      	str	r3, [r7, #12]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ece:	4b22      	ldr	r3, [pc, #136]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002ed0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ed2:	4a21      	ldr	r2, [pc, #132]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002ed4:	f043 0301 	orr.w	r3, r3, #1
 8002ed8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002eda:	4b1f      	ldr	r3, [pc, #124]	; (8002f58 <HAL_UART_MspInit+0x258>)
 8002edc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ede:	f003 0301 	and.w	r3, r3, #1
 8002ee2:	60bb      	str	r3, [r7, #8]
 8002ee4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART2_RX_Pin;
 8002ee6:	2340      	movs	r3, #64	; 0x40
 8002ee8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eec:	2302      	movs	r3, #2
 8002eee:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ef8:	2303      	movs	r3, #3
 8002efa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002efe:	2307      	movs	r3, #7
 8002f00:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(USART2_RX_GPIO_Port, &GPIO_InitStruct);
 8002f04:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002f08:	4619      	mov	r1, r3
 8002f0a:	4818      	ldr	r0, [pc, #96]	; (8002f6c <HAL_UART_MspInit+0x26c>)
 8002f0c:	f004 f8da 	bl	80070c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART2_TX_Pin;
 8002f10:	2304      	movs	r3, #4
 8002f12:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f16:	2302      	movs	r3, #2
 8002f18:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f22:	2303      	movs	r3, #3
 8002f24:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002f28:	2307      	movs	r3, #7
 8002f2a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(USART2_TX_GPIO_Port, &GPIO_InitStruct);
 8002f2e:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002f32:	4619      	mov	r1, r3
 8002f34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f38:	f004 f8c4 	bl	80070c4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	2100      	movs	r1, #0
 8002f40:	2026      	movs	r0, #38	; 0x26
 8002f42:	f003 fe68 	bl	8006c16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002f46:	2026      	movs	r0, #38	; 0x26
 8002f48:	f003 fe81 	bl	8006c4e <HAL_NVIC_EnableIRQ>
}
 8002f4c:	bf00      	nop
 8002f4e:	37c8      	adds	r7, #200	; 0xc8
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	40008000 	.word	0x40008000
 8002f58:	40021000 	.word	0x40021000
 8002f5c:	48001800 	.word	0x48001800
 8002f60:	40013800 	.word	0x40013800
 8002f64:	48000400 	.word	0x48000400
 8002f68:	40004400 	.word	0x40004400
 8002f6c:	48000c00 	.word	0x48000c00

08002f70 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002f70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002fa8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002f74:	f7ff fd90 	bl	8002a98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002f78:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002f7a:	e003      	b.n	8002f84 <LoopCopyDataInit>

08002f7c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002f7c:	4b0b      	ldr	r3, [pc, #44]	; (8002fac <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002f7e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002f80:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002f82:	3104      	adds	r1, #4

08002f84 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002f84:	480a      	ldr	r0, [pc, #40]	; (8002fb0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002f86:	4b0b      	ldr	r3, [pc, #44]	; (8002fb4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002f88:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002f8a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002f8c:	d3f6      	bcc.n	8002f7c <CopyDataInit>
	ldr	r2, =_sbss
 8002f8e:	4a0a      	ldr	r2, [pc, #40]	; (8002fb8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002f90:	e002      	b.n	8002f98 <LoopFillZerobss>

08002f92 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002f92:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002f94:	f842 3b04 	str.w	r3, [r2], #4

08002f98 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002f98:	4b08      	ldr	r3, [pc, #32]	; (8002fbc <LoopForever+0x16>)
	cmp	r2, r3
 8002f9a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002f9c:	d3f9      	bcc.n	8002f92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002f9e:	f009 fd27 	bl	800c9f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002fa2:	f7ff f8a1 	bl	80020e8 <main>

08002fa6 <LoopForever>:

LoopForever:
    b LoopForever
 8002fa6:	e7fe      	b.n	8002fa6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002fa8:	20040000 	.word	0x20040000
	ldr	r3, =_sidata
 8002fac:	08011b6c 	.word	0x08011b6c
	ldr	r0, =_sdata
 8002fb0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002fb4:	200002a8 	.word	0x200002a8
	ldr	r2, =_sbss
 8002fb8:	200002a8 	.word	0x200002a8
	ldr	r3, = _ebss
 8002fbc:	20000b44 	.word	0x20000b44

08002fc0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002fc0:	e7fe      	b.n	8002fc0 <ADC1_2_IRQHandler>
	...

08002fc4 <mfxstm32l152_Init>:
  * @brief  Initialize the mfxstm32l152 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_Init(uint16_t DeviceAddr)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b084      	sub	sp, #16
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	4603      	mov	r3, r0
 8002fcc:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;

  /* Check if device instance already exists */
  instance = mfxstm32l152_GetInstance(DeviceAddr);
 8002fce:	88fb      	ldrh	r3, [r7, #6]
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f000 ffd1 	bl	8003f78 <mfxstm32l152_GetInstance>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	73fb      	strb	r3, [r7, #15]

  /* To prevent double initialization */
  if(instance == 0xFF)
 8002fda:	7bfb      	ldrb	r3, [r7, #15]
 8002fdc:	2bff      	cmp	r3, #255	; 0xff
 8002fde:	d10e      	bne.n	8002ffe <mfxstm32l152_Init+0x3a>
  {
    /* Look for empty instance */
    empty = mfxstm32l152_GetInstance(0);
 8002fe0:	2000      	movs	r0, #0
 8002fe2:	f000 ffc9 	bl	8003f78 <mfxstm32l152_GetInstance>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	73bb      	strb	r3, [r7, #14]

    if(empty < MFXSTM32L152_MAX_INSTANCE)
 8002fea:	7bbb      	ldrb	r3, [r7, #14]
 8002fec:	2b02      	cmp	r3, #2
 8002fee:	d806      	bhi.n	8002ffe <mfxstm32l152_Init+0x3a>
    {
      /* Register the current device instance */
      mfxstm32l152[empty] = DeviceAddr;
 8002ff0:	7bbb      	ldrb	r3, [r7, #14]
 8002ff2:	88fa      	ldrh	r2, [r7, #6]
 8002ff4:	b2d1      	uxtb	r1, r2
 8002ff6:	4a09      	ldr	r2, [pc, #36]	; (800301c <mfxstm32l152_Init+0x58>)
 8002ff8:	54d1      	strb	r1, [r2, r3]

      /* Initialize IO BUS layer */
      MFX_IO_Init();
 8002ffa:	f001 fe87 	bl	8004d0c <MFX_IO_Init>
    }
  }

  mfxstm32l152_SetIrqOutPinPolarity(DeviceAddr, MFXSTM32L152_OUT_PIN_POLARITY_HIGH);
 8002ffe:	88fb      	ldrh	r3, [r7, #6]
 8003000:	2102      	movs	r1, #2
 8003002:	4618      	mov	r0, r3
 8003004:	f000 f8db 	bl	80031be <mfxstm32l152_SetIrqOutPinPolarity>
  mfxstm32l152_SetIrqOutPinType(DeviceAddr, MFXSTM32L152_OUT_PIN_TYPE_PUSHPULL);
 8003008:	88fb      	ldrh	r3, [r7, #6]
 800300a:	2101      	movs	r1, #1
 800300c:	4618      	mov	r0, r3
 800300e:	f000 f8fc 	bl	800320a <mfxstm32l152_SetIrqOutPinType>
}
 8003012:	bf00      	nop
 8003014:	3710      	adds	r7, #16
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	2000035c 	.word	0x2000035c

08003020 <mfxstm32l152_DeInit>:
  * @brief  DeInitialize the mfxstm32l152 and unconfigure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_DeInit(uint16_t DeviceAddr)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b084      	sub	sp, #16
 8003024:	af00      	add	r7, sp, #0
 8003026:	4603      	mov	r3, r0
 8003028:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;

  /* release existing instance */
  instance = mfxstm32l152_ReleaseInstance(DeviceAddr);
 800302a:	88fb      	ldrh	r3, [r7, #6]
 800302c:	4618      	mov	r0, r3
 800302e:	f000 ffc3 	bl	8003fb8 <mfxstm32l152_ReleaseInstance>
 8003032:	4603      	mov	r3, r0
 8003034:	73fb      	strb	r3, [r7, #15]

  /* De-Init only if instance was previously registered */
  if(instance != 0xFF)
 8003036:	7bfb      	ldrb	r3, [r7, #15]
 8003038:	2bff      	cmp	r3, #255	; 0xff
 800303a:	d001      	beq.n	8003040 <mfxstm32l152_DeInit+0x20>
  {
    /* De-Initialize IO BUS layer */
    MFX_IO_DeInit();
 800303c:	f001 fe76 	bl	8004d2c <MFX_IO_DeInit>
  }
}
 8003040:	bf00      	nop
 8003042:	3710      	adds	r7, #16
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}

08003048 <mfxstm32l152_Reset>:
  * @brief  Reset the mfxstm32l152 by Software.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_Reset(uint16_t DeviceAddr)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
 800304e:	4603      	mov	r3, r0
 8003050:	80fb      	strh	r3, [r7, #6]
  /* Soft Reset */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL, MFXSTM32L152_SWRST);
 8003052:	88fb      	ldrh	r3, [r7, #6]
 8003054:	2280      	movs	r2, #128	; 0x80
 8003056:	2140      	movs	r1, #64	; 0x40
 8003058:	4618      	mov	r0, r3
 800305a:	f001 ff09 	bl	8004e70 <MFX_IO_Write>

  /* Wait for a delay to ensure registers erasing */
  MFX_IO_Delay(10);
 800305e:	200a      	movs	r0, #10
 8003060:	f001 ff48 	bl	8004ef4 <MFX_IO_Delay>
}
 8003064:	bf00      	nop
 8003066:	3708      	adds	r7, #8
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}

0800306c <mfxstm32l152_LowPower>:
  * @brief  Put mfxstm32l152 Device in Low Power standby mode
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void  mfxstm32l152_LowPower(uint16_t DeviceAddr)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b082      	sub	sp, #8
 8003070:	af00      	add	r7, sp, #0
 8003072:	4603      	mov	r3, r0
 8003074:	80fb      	strh	r3, [r7, #6]
  /* Enter standby mode */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL, MFXSTM32L152_STANDBY);
 8003076:	88fb      	ldrh	r3, [r7, #6]
 8003078:	2240      	movs	r2, #64	; 0x40
 800307a:	2140      	movs	r1, #64	; 0x40
 800307c:	4618      	mov	r0, r3
 800307e:	f001 fef7 	bl	8004e70 <MFX_IO_Write>

  /* enable wakeup pin */
  MFX_IO_EnableWakeupPin();
 8003082:	f001 febd 	bl	8004e00 <MFX_IO_EnableWakeupPin>
}
 8003086:	bf00      	nop
 8003088:	3708      	adds	r7, #8
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}

0800308e <mfxstm32l152_WakeUp>:
  * @brief  WakeUp mfxstm32l152 from standby mode
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void  mfxstm32l152_WakeUp(uint16_t DeviceAddr)
{
 800308e:	b580      	push	{r7, lr}
 8003090:	b084      	sub	sp, #16
 8003092:	af00      	add	r7, sp, #0
 8003094:	4603      	mov	r3, r0
 8003096:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;

  /* Check if device instance already exists */
  instance = mfxstm32l152_GetInstance(DeviceAddr);
 8003098:	88fb      	ldrh	r3, [r7, #6]
 800309a:	4618      	mov	r0, r3
 800309c:	f000 ff6c 	bl	8003f78 <mfxstm32l152_GetInstance>
 80030a0:	4603      	mov	r3, r0
 80030a2:	73fb      	strb	r3, [r7, #15]

  /* if instance does not exist, first initialize pins*/
  if(instance == 0xFF)
 80030a4:	7bfb      	ldrb	r3, [r7, #15]
 80030a6:	2bff      	cmp	r3, #255	; 0xff
 80030a8:	d101      	bne.n	80030ae <mfxstm32l152_WakeUp+0x20>
  {
    /* enable wakeup pin */
    MFX_IO_EnableWakeupPin();
 80030aa:	f001 fea9 	bl	8004e00 <MFX_IO_EnableWakeupPin>
  }

  /* toggle wakeup pin */
  MFX_IO_Wakeup();
 80030ae:	f001 fecb 	bl	8004e48 <MFX_IO_Wakeup>
}
 80030b2:	bf00      	nop
 80030b4:	3710      	adds	r7, #16
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}

080030ba <mfxstm32l152_ReadID>:
  * @brief  Read the MFXSTM32L152 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval The Device ID (two bytes).
  */
uint16_t mfxstm32l152_ReadID(uint16_t DeviceAddr)
{
 80030ba:	b580      	push	{r7, lr}
 80030bc:	b084      	sub	sp, #16
 80030be:	af00      	add	r7, sp, #0
 80030c0:	4603      	mov	r3, r0
 80030c2:	80fb      	strh	r3, [r7, #6]
  uint8_t id;

  /* Wait for a delay to ensure the state of registers */
  MFX_IO_Delay(1);
 80030c4:	2001      	movs	r0, #1
 80030c6:	f001 ff15 	bl	8004ef4 <MFX_IO_Delay>

  /* Initialize IO BUS layer */
  MFX_IO_Init();
 80030ca:	f001 fe1f 	bl	8004d0c <MFX_IO_Init>

  id = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_ID);
 80030ce:	88fb      	ldrh	r3, [r7, #6]
 80030d0:	2100      	movs	r1, #0
 80030d2:	4618      	mov	r0, r3
 80030d4:	f001 fee0 	bl	8004e98 <MFX_IO_Read>
 80030d8:	4603      	mov	r3, r0
 80030da:	73fb      	strb	r3, [r7, #15]

  /* Return the device ID value */
  return (id);
 80030dc:	7bfb      	ldrb	r3, [r7, #15]
 80030de:	b29b      	uxth	r3, r3
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3710      	adds	r7, #16
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}

080030e8 <mfxstm32l152_EnableITSource>:
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow
  * @retval None
  */
void mfxstm32l152_EnableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b084      	sub	sp, #16
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	4603      	mov	r3, r0
 80030f0:	460a      	mov	r2, r1
 80030f2:	80fb      	strh	r3, [r7, #6]
 80030f4:	4613      	mov	r3, r2
 80030f6:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 80030f8:	2300      	movs	r3, #0
 80030fa:	73fb      	strb	r3, [r7, #15]

  /* Get the current value of the INT_EN register */
  tmp = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_SRC_EN);
 80030fc:	88fb      	ldrh	r3, [r7, #6]
 80030fe:	2142      	movs	r1, #66	; 0x42
 8003100:	4618      	mov	r0, r3
 8003102:	f001 fec9 	bl	8004e98 <MFX_IO_Read>
 8003106:	4603      	mov	r3, r0
 8003108:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */
  tmp |= Source;
 800310a:	7bfa      	ldrb	r2, [r7, #15]
 800310c:	797b      	ldrb	r3, [r7, #5]
 800310e:	4313      	orrs	r3, r2
 8003110:	73fb      	strb	r3, [r7, #15]

  /* Set the register */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_SRC_EN, tmp);
 8003112:	7bfa      	ldrb	r2, [r7, #15]
 8003114:	88fb      	ldrh	r3, [r7, #6]
 8003116:	2142      	movs	r1, #66	; 0x42
 8003118:	4618      	mov	r0, r3
 800311a:	f001 fea9 	bl	8004e70 <MFX_IO_Write>
}
 800311e:	bf00      	nop
 8003120:	3710      	adds	r7, #16
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}

08003126 <mfxstm32l152_DisableITSource>:
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow
  * @retval None
  */
void mfxstm32l152_DisableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8003126:	b580      	push	{r7, lr}
 8003128:	b084      	sub	sp, #16
 800312a:	af00      	add	r7, sp, #0
 800312c:	4603      	mov	r3, r0
 800312e:	460a      	mov	r2, r1
 8003130:	80fb      	strh	r3, [r7, #6]
 8003132:	4613      	mov	r3, r2
 8003134:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8003136:	2300      	movs	r3, #0
 8003138:	73fb      	strb	r3, [r7, #15]

  /* Get the current value of the INT_EN register */
  tmp = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_SRC_EN);
 800313a:	88fb      	ldrh	r3, [r7, #6]
 800313c:	2142      	movs	r1, #66	; 0x42
 800313e:	4618      	mov	r0, r3
 8003140:	f001 feaa 	bl	8004e98 <MFX_IO_Read>
 8003144:	4603      	mov	r3, r0
 8003146:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */
  tmp &= ~Source;
 8003148:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800314c:	43db      	mvns	r3, r3
 800314e:	b25a      	sxtb	r2, r3
 8003150:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003154:	4013      	ands	r3, r2
 8003156:	b25b      	sxtb	r3, r3
 8003158:	73fb      	strb	r3, [r7, #15]

  /* Set the register */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_SRC_EN, tmp);
 800315a:	7bfa      	ldrb	r2, [r7, #15]
 800315c:	88fb      	ldrh	r3, [r7, #6]
 800315e:	2142      	movs	r1, #66	; 0x42
 8003160:	4618      	mov	r0, r3
 8003162:	f001 fe85 	bl	8004e70 <MFX_IO_Write>
}
 8003166:	bf00      	nop
 8003168:	3710      	adds	r7, #16
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}

0800316e <mfxstm32l152_GlobalITStatus>:
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow
  * @retval The value of the checked Global interrupt source status.
  */
uint8_t mfxstm32l152_GlobalITStatus(uint16_t DeviceAddr, uint8_t Source)
{
 800316e:	b580      	push	{r7, lr}
 8003170:	b082      	sub	sp, #8
 8003172:	af00      	add	r7, sp, #0
 8003174:	4603      	mov	r3, r0
 8003176:	460a      	mov	r2, r1
 8003178:	80fb      	strh	r3, [r7, #6]
 800317a:	4613      	mov	r3, r2
 800317c:	717b      	strb	r3, [r7, #5]
  /* Return the global IT source status (pending or not)*/
  return((MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_PENDING) & Source));
 800317e:	88fb      	ldrh	r3, [r7, #6]
 8003180:	2108      	movs	r1, #8
 8003182:	4618      	mov	r0, r3
 8003184:	f001 fe88 	bl	8004e98 <MFX_IO_Read>
 8003188:	4603      	mov	r3, r0
 800318a:	461a      	mov	r2, r3
 800318c:	797b      	ldrb	r3, [r7, #5]
 800318e:	4013      	ands	r3, r2
 8003190:	b2db      	uxtb	r3, r3
}
 8003192:	4618      	mov	r0, r3
 8003194:	3708      	adds	r7, #8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <mfxstm32l152_ClearGlobalIT>:
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow
  *  /\/\ IMPORTANT NOTE /\/\ must not use MFXSTM32L152_IRQ_GPIO as argument, see IRQ_GPI_ACK1 and IRQ_GPI_ACK2 registers
  * @retval None
  */
void mfxstm32l152_ClearGlobalIT(uint16_t DeviceAddr, uint8_t Source)
{
 800319a:	b580      	push	{r7, lr}
 800319c:	b082      	sub	sp, #8
 800319e:	af00      	add	r7, sp, #0
 80031a0:	4603      	mov	r3, r0
 80031a2:	460a      	mov	r2, r1
 80031a4:	80fb      	strh	r3, [r7, #6]
 80031a6:	4613      	mov	r3, r2
 80031a8:	717b      	strb	r3, [r7, #5]
  /* Write 1 to the bits that have to be cleared */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_ACK, Source);
 80031aa:	797a      	ldrb	r2, [r7, #5]
 80031ac:	88fb      	ldrh	r3, [r7, #6]
 80031ae:	2144      	movs	r1, #68	; 0x44
 80031b0:	4618      	mov	r0, r3
 80031b2:	f001 fe5d 	bl	8004e70 <MFX_IO_Write>
}
 80031b6:	bf00      	nop
 80031b8:	3708      	adds	r7, #8
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}

080031be <mfxstm32l152_SetIrqOutPinPolarity>:
  *   @arg  MFXSTM32L152_OUT_PIN_POLARITY_LOW: Interrupt output line is active Low edge
  *   @arg  MFXSTM32L152_OUT_PIN_POLARITY_HIGH: Interrupt line output is active High edge
  * @retval None
  */
void mfxstm32l152_SetIrqOutPinPolarity(uint16_t DeviceAddr, uint8_t Polarity)
{
 80031be:	b580      	push	{r7, lr}
 80031c0:	b084      	sub	sp, #16
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	4603      	mov	r3, r0
 80031c6:	460a      	mov	r2, r1
 80031c8:	80fb      	strh	r3, [r7, #6]
 80031ca:	4613      	mov	r3, r2
 80031cc:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 80031ce:	2300      	movs	r3, #0
 80031d0:	73fb      	strb	r3, [r7, #15]

  /* Get the current register value */
  tmp = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT);
 80031d2:	88fb      	ldrh	r3, [r7, #6]
 80031d4:	2141      	movs	r1, #65	; 0x41
 80031d6:	4618      	mov	r0, r3
 80031d8:	f001 fe5e 	bl	8004e98 <MFX_IO_Read>
 80031dc:	4603      	mov	r3, r0
 80031de:	73fb      	strb	r3, [r7, #15]

  /* Mask the polarity bits */
  tmp &= ~(uint8_t)0x02;
 80031e0:	7bfb      	ldrb	r3, [r7, #15]
 80031e2:	f023 0302 	bic.w	r3, r3, #2
 80031e6:	73fb      	strb	r3, [r7, #15]

  /* Modify the Interrupt Output line configuration */
  tmp |= Polarity;
 80031e8:	7bfa      	ldrb	r2, [r7, #15]
 80031ea:	797b      	ldrb	r3, [r7, #5]
 80031ec:	4313      	orrs	r3, r2
 80031ee:	73fb      	strb	r3, [r7, #15]

  /* Set the new register value */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, tmp);
 80031f0:	7bfa      	ldrb	r2, [r7, #15]
 80031f2:	88fb      	ldrh	r3, [r7, #6]
 80031f4:	2141      	movs	r1, #65	; 0x41
 80031f6:	4618      	mov	r0, r3
 80031f8:	f001 fe3a 	bl	8004e70 <MFX_IO_Write>

  /* Wait for 1 ms for MFX to change IRQ_out pin config, before activate it */
  MFX_IO_Delay(1);
 80031fc:	2001      	movs	r0, #1
 80031fe:	f001 fe79 	bl	8004ef4 <MFX_IO_Delay>

}
 8003202:	bf00      	nop
 8003204:	3710      	adds	r7, #16
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}

0800320a <mfxstm32l152_SetIrqOutPinType>:
  *   @arg  MFXSTM32L152_OUT_PIN_TYPE_OPENDRAIN: Open Drain output Interrupt line
  *   @arg  MFXSTM32L152_OUT_PIN_TYPE_PUSHPULL: Push Pull output Interrupt line
  * @retval None
  */
void mfxstm32l152_SetIrqOutPinType(uint16_t DeviceAddr, uint8_t Type)
{
 800320a:	b580      	push	{r7, lr}
 800320c:	b084      	sub	sp, #16
 800320e:	af00      	add	r7, sp, #0
 8003210:	4603      	mov	r3, r0
 8003212:	460a      	mov	r2, r1
 8003214:	80fb      	strh	r3, [r7, #6]
 8003216:	4613      	mov	r3, r2
 8003218:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 800321a:	2300      	movs	r3, #0
 800321c:	73fb      	strb	r3, [r7, #15]

  /* Get the current register value */
  tmp = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT);
 800321e:	88fb      	ldrh	r3, [r7, #6]
 8003220:	2141      	movs	r1, #65	; 0x41
 8003222:	4618      	mov	r0, r3
 8003224:	f001 fe38 	bl	8004e98 <MFX_IO_Read>
 8003228:	4603      	mov	r3, r0
 800322a:	73fb      	strb	r3, [r7, #15]

  /* Mask the type bits */
  tmp &= ~(uint8_t)0x01;
 800322c:	7bfb      	ldrb	r3, [r7, #15]
 800322e:	f023 0301 	bic.w	r3, r3, #1
 8003232:	73fb      	strb	r3, [r7, #15]

  /* Modify the Interrupt Output line configuration */
  tmp |= Type;
 8003234:	7bfa      	ldrb	r2, [r7, #15]
 8003236:	797b      	ldrb	r3, [r7, #5]
 8003238:	4313      	orrs	r3, r2
 800323a:	73fb      	strb	r3, [r7, #15]

  /* Set the new register value */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, tmp);
 800323c:	7bfa      	ldrb	r2, [r7, #15]
 800323e:	88fb      	ldrh	r3, [r7, #6]
 8003240:	2141      	movs	r1, #65	; 0x41
 8003242:	4618      	mov	r0, r3
 8003244:	f001 fe14 	bl	8004e70 <MFX_IO_Write>

  /* Wait for 1 ms for MFX to change IRQ_out pin config, before activate it */
  MFX_IO_Delay(1);
 8003248:	2001      	movs	r0, #1
 800324a:	f001 fe53 	bl	8004ef4 <MFX_IO_Delay>

}
 800324e:	bf00      	nop
 8003250:	3710      	adds	r7, #16
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <mfxstm32l152_IO_Start>:
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  AF_en: 0 to disable, else enabled.
  * @retval None
  */
void mfxstm32l152_IO_Start(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8003256:	b580      	push	{r7, lr}
 8003258:	b084      	sub	sp, #16
 800325a:	af00      	add	r7, sp, #0
 800325c:	4603      	mov	r3, r0
 800325e:	6039      	str	r1, [r7, #0]
 8003260:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;

  /* Get the current register value */
  mode = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL);
 8003262:	88fb      	ldrh	r3, [r7, #6]
 8003264:	2140      	movs	r1, #64	; 0x40
 8003266:	4618      	mov	r0, r3
 8003268:	f001 fe16 	bl	8004e98 <MFX_IO_Read>
 800326c:	4603      	mov	r3, r0
 800326e:	73fb      	strb	r3, [r7, #15]

  /* Set the IO Functionalities to be Enabled */
  mode |= MFXSTM32L152_GPIO_EN;
 8003270:	7bfb      	ldrb	r3, [r7, #15]
 8003272:	f043 0301 	orr.w	r3, r3, #1
 8003276:	73fb      	strb	r3, [r7, #15]
  /* if IDD or TS are enabled no matter the value this bit GPIO are not available for those pins */
  /*  however the MFX will waste some cycles to to handle these potential GPIO (pooling, etc) */
  /* so if IDD and TS are both active it is better to let ALTERNATE off (0) */
  /* if however IDD or TS are not connected then set it on gives more GPIOs availability */
  /* remind that AGPIO are less efficient then normal GPIO (They use pooling rather then EXTI */
  if (IO_Pin > 0xFFFF)
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800327e:	d304      	bcc.n	800328a <mfxstm32l152_IO_Start+0x34>
  {
    mode |= MFXSTM32L152_ALTERNATE_GPIO_EN;
 8003280:	7bfb      	ldrb	r3, [r7, #15]
 8003282:	f043 0308 	orr.w	r3, r3, #8
 8003286:	73fb      	strb	r3, [r7, #15]
 8003288:	e003      	b.n	8003292 <mfxstm32l152_IO_Start+0x3c>
  }
  else
  {
    mode &= ~MFXSTM32L152_ALTERNATE_GPIO_EN;
 800328a:	7bfb      	ldrb	r3, [r7, #15]
 800328c:	f023 0308 	bic.w	r3, r3, #8
 8003290:	73fb      	strb	r3, [r7, #15]
  }

  /* Write the new register value */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL, mode);
 8003292:	7bfa      	ldrb	r2, [r7, #15]
 8003294:	88fb      	ldrh	r3, [r7, #6]
 8003296:	2140      	movs	r1, #64	; 0x40
 8003298:	4618      	mov	r0, r3
 800329a:	f001 fde9 	bl	8004e70 <MFX_IO_Write>

  /* Wait for 1 ms for MFX to change IRQ_out pin config, before activate it */
  MFX_IO_Delay(1);
 800329e:	2001      	movs	r0, #1
 80032a0:	f001 fe28 	bl	8004ef4 <MFX_IO_Delay>
}
 80032a4:	bf00      	nop
 80032a6:	3710      	adds	r7, #16
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}

080032ac <mfxstm32l152_IO_Config>:
  *   @arg  IO_MODE_IT_LOW_LEVEL_PD
  *   @arg  IO_MODE_IT_HIGH_LEVEL_PD
  * @retval None
  */
uint8_t mfxstm32l152_IO_Config(uint16_t DeviceAddr, uint32_t IO_Pin, IO_ModeTypedef IO_Mode)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b084      	sub	sp, #16
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	4603      	mov	r3, r0
 80032b4:	6039      	str	r1, [r7, #0]
 80032b6:	80fb      	strh	r3, [r7, #6]
 80032b8:	4613      	mov	r3, r2
 80032ba:	717b      	strb	r3, [r7, #5]
  uint8_t error_code = 0;
 80032bc:	2300      	movs	r3, #0
 80032be:	73fb      	strb	r3, [r7, #15]

  /* Configure IO pin according to selected IO mode */
  switch(IO_Mode)
 80032c0:	797b      	ldrb	r3, [r7, #5]
 80032c2:	2b17      	cmp	r3, #23
 80032c4:	f200 82d4 	bhi.w	8003870 <mfxstm32l152_IO_Config+0x5c4>
 80032c8:	a201      	add	r2, pc, #4	; (adr r2, 80032d0 <mfxstm32l152_IO_Config+0x24>)
 80032ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ce:	bf00      	nop
 80032d0:	08003361 	.word	0x08003361
 80032d4:	080033f1 	.word	0x080033f1
 80032d8:	080034b1 	.word	0x080034b1
 80032dc:	080035a1 	.word	0x080035a1
 80032e0:	08003691 	.word	0x08003691
 80032e4:	08003781 	.word	0x08003781
 80032e8:	08003331 	.word	0x08003331
 80032ec:	08003331 	.word	0x08003331
 80032f0:	08003391 	.word	0x08003391
 80032f4:	080033c1 	.word	0x080033c1
 80032f8:	08003871 	.word	0x08003871
 80032fc:	08003481 	.word	0x08003481
 8003300:	08003451 	.word	0x08003451
 8003304:	08003871 	.word	0x08003871
 8003308:	08003421 	.word	0x08003421
 800330c:	080033f1 	.word	0x080033f1
 8003310:	08003501 	.word	0x08003501
 8003314:	08003551 	.word	0x08003551
 8003318:	080035f1 	.word	0x080035f1
 800331c:	08003641 	.word	0x08003641
 8003320:	080036e1 	.word	0x080036e1
 8003324:	08003731 	.word	0x08003731
 8003328:	080037d1 	.word	0x080037d1
 800332c:	08003821 	.word	0x08003821
  {
  case IO_MODE_OFF: /* Off or analog mode */
  case IO_MODE_ANALOG: /* Off or analog mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8003330:	88fb      	ldrh	r3, [r7, #6]
 8003332:	6839      	ldr	r1, [r7, #0]
 8003334:	4618      	mov	r0, r3
 8003336:	f000 fb67 	bl	8003a08 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 800333a:	88fb      	ldrh	r3, [r7, #6]
 800333c:	2200      	movs	r2, #0
 800333e:	6839      	ldr	r1, [r7, #0]
 8003340:	4618      	mov	r0, r3
 8003342:	f000 fa9d 	bl	8003880 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 8003346:	88f8      	ldrh	r0, [r7, #6]
 8003348:	2300      	movs	r3, #0
 800334a:	683a      	ldr	r2, [r7, #0]
 800334c:	2164      	movs	r1, #100	; 0x64
 800334e:	f000 fe57 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8003352:	88f8      	ldrh	r0, [r7, #6]
 8003354:	2300      	movs	r3, #0
 8003356:	683a      	ldr	r2, [r7, #0]
 8003358:	2168      	movs	r1, #104	; 0x68
 800335a:	f000 fe51 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    break;
 800335e:	e28a      	b.n	8003876 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_INPUT: /* Input mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8003360:	88fb      	ldrh	r3, [r7, #6]
 8003362:	6839      	ldr	r1, [r7, #0]
 8003364:	4618      	mov	r0, r3
 8003366:	f000 fb4f 	bl	8003a08 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 800336a:	88fb      	ldrh	r3, [r7, #6]
 800336c:	2200      	movs	r2, #0
 800336e:	6839      	ldr	r1, [r7, #0]
 8003370:	4618      	mov	r0, r3
 8003372:	f000 fa85 	bl	8003880 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 8003376:	88f8      	ldrh	r0, [r7, #6]
 8003378:	2300      	movs	r3, #0
 800337a:	683a      	ldr	r2, [r7, #0]
 800337c:	2164      	movs	r1, #100	; 0x64
 800337e:	f000 fe3f 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8003382:	88f8      	ldrh	r0, [r7, #6]
 8003384:	2301      	movs	r3, #1
 8003386:	683a      	ldr	r2, [r7, #0]
 8003388:	2168      	movs	r1, #104	; 0x68
 800338a:	f000 fe39 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    break;
 800338e:	e272      	b.n	8003876 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_INPUT_PU: /* Input mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8003390:	88fb      	ldrh	r3, [r7, #6]
 8003392:	6839      	ldr	r1, [r7, #0]
 8003394:	4618      	mov	r0, r3
 8003396:	f000 fb37 	bl	8003a08 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 800339a:	88fb      	ldrh	r3, [r7, #6]
 800339c:	2200      	movs	r2, #0
 800339e:	6839      	ldr	r1, [r7, #0]
 80033a0:	4618      	mov	r0, r3
 80033a2:	f000 fa6d 	bl	8003880 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 80033a6:	88f8      	ldrh	r0, [r7, #6]
 80033a8:	2301      	movs	r3, #1
 80033aa:	683a      	ldr	r2, [r7, #0]
 80033ac:	2164      	movs	r1, #100	; 0x64
 80033ae:	f000 fe27 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 80033b2:	88f8      	ldrh	r0, [r7, #6]
 80033b4:	2301      	movs	r3, #1
 80033b6:	683a      	ldr	r2, [r7, #0]
 80033b8:	2168      	movs	r1, #104	; 0x68
 80033ba:	f000 fe21 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    break;
 80033be:	e25a      	b.n	8003876 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_INPUT_PD: /* Input mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 80033c0:	88fb      	ldrh	r3, [r7, #6]
 80033c2:	6839      	ldr	r1, [r7, #0]
 80033c4:	4618      	mov	r0, r3
 80033c6:	f000 fb1f 	bl	8003a08 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 80033ca:	88fb      	ldrh	r3, [r7, #6]
 80033cc:	2200      	movs	r2, #0
 80033ce:	6839      	ldr	r1, [r7, #0]
 80033d0:	4618      	mov	r0, r3
 80033d2:	f000 fa55 	bl	8003880 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 80033d6:	88f8      	ldrh	r0, [r7, #6]
 80033d8:	2301      	movs	r3, #1
 80033da:	683a      	ldr	r2, [r7, #0]
 80033dc:	2164      	movs	r1, #100	; 0x64
 80033de:	f000 fe0f 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 80033e2:	88f8      	ldrh	r0, [r7, #6]
 80033e4:	2300      	movs	r3, #0
 80033e6:	683a      	ldr	r2, [r7, #0]
 80033e8:	2168      	movs	r1, #104	; 0x68
 80033ea:	f000 fe09 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    break;
 80033ee:	e242      	b.n	8003876 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_OUTPUT: /* Output mode */
  case IO_MODE_OUTPUT_PP_PD: /* Output mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 80033f0:	88fb      	ldrh	r3, [r7, #6]
 80033f2:	6839      	ldr	r1, [r7, #0]
 80033f4:	4618      	mov	r0, r3
 80033f6:	f000 fb07 	bl	8003a08 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_OUT);
 80033fa:	88fb      	ldrh	r3, [r7, #6]
 80033fc:	2201      	movs	r2, #1
 80033fe:	6839      	ldr	r1, [r7, #0]
 8003400:	4618      	mov	r0, r3
 8003402:	f000 fa3d 	bl	8003880 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPO_PUSH_PULL);
 8003406:	88f8      	ldrh	r0, [r7, #6]
 8003408:	2300      	movs	r3, #0
 800340a:	683a      	ldr	r2, [r7, #0]
 800340c:	2164      	movs	r1, #100	; 0x64
 800340e:	f000 fdf7 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8003412:	88f8      	ldrh	r0, [r7, #6]
 8003414:	2300      	movs	r3, #0
 8003416:	683a      	ldr	r2, [r7, #0]
 8003418:	2168      	movs	r1, #104	; 0x68
 800341a:	f000 fdf1 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    break;
 800341e:	e22a      	b.n	8003876 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_OUTPUT_PP_PU: /* Output mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8003420:	88fb      	ldrh	r3, [r7, #6]
 8003422:	6839      	ldr	r1, [r7, #0]
 8003424:	4618      	mov	r0, r3
 8003426:	f000 faef 	bl	8003a08 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_OUT);
 800342a:	88fb      	ldrh	r3, [r7, #6]
 800342c:	2201      	movs	r2, #1
 800342e:	6839      	ldr	r1, [r7, #0]
 8003430:	4618      	mov	r0, r3
 8003432:	f000 fa25 	bl	8003880 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPO_PUSH_PULL);
 8003436:	88f8      	ldrh	r0, [r7, #6]
 8003438:	2300      	movs	r3, #0
 800343a:	683a      	ldr	r2, [r7, #0]
 800343c:	2164      	movs	r1, #100	; 0x64
 800343e:	f000 fddf 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8003442:	88f8      	ldrh	r0, [r7, #6]
 8003444:	2301      	movs	r3, #1
 8003446:	683a      	ldr	r2, [r7, #0]
 8003448:	2168      	movs	r1, #104	; 0x68
 800344a:	f000 fdd9 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    break;
 800344e:	e212      	b.n	8003876 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_OUTPUT_OD_PD: /* Output mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8003450:	88fb      	ldrh	r3, [r7, #6]
 8003452:	6839      	ldr	r1, [r7, #0]
 8003454:	4618      	mov	r0, r3
 8003456:	f000 fad7 	bl	8003a08 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_OUT);
 800345a:	88fb      	ldrh	r3, [r7, #6]
 800345c:	2201      	movs	r2, #1
 800345e:	6839      	ldr	r1, [r7, #0]
 8003460:	4618      	mov	r0, r3
 8003462:	f000 fa0d 	bl	8003880 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPO_OPEN_DRAIN);
 8003466:	88f8      	ldrh	r0, [r7, #6]
 8003468:	2301      	movs	r3, #1
 800346a:	683a      	ldr	r2, [r7, #0]
 800346c:	2164      	movs	r1, #100	; 0x64
 800346e:	f000 fdc7 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8003472:	88f8      	ldrh	r0, [r7, #6]
 8003474:	2300      	movs	r3, #0
 8003476:	683a      	ldr	r2, [r7, #0]
 8003478:	2168      	movs	r1, #104	; 0x68
 800347a:	f000 fdc1 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    break;
 800347e:	e1fa      	b.n	8003876 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_OUTPUT_OD_PU: /* Output mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8003480:	88fb      	ldrh	r3, [r7, #6]
 8003482:	6839      	ldr	r1, [r7, #0]
 8003484:	4618      	mov	r0, r3
 8003486:	f000 fabf 	bl	8003a08 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_OUT);
 800348a:	88fb      	ldrh	r3, [r7, #6]
 800348c:	2201      	movs	r2, #1
 800348e:	6839      	ldr	r1, [r7, #0]
 8003490:	4618      	mov	r0, r3
 8003492:	f000 f9f5 	bl	8003880 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPO_OPEN_DRAIN);
 8003496:	88f8      	ldrh	r0, [r7, #6]
 8003498:	2301      	movs	r3, #1
 800349a:	683a      	ldr	r2, [r7, #0]
 800349c:	2164      	movs	r1, #100	; 0x64
 800349e:	f000 fdaf 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 80034a2:	88f8      	ldrh	r0, [r7, #6]
 80034a4:	2301      	movs	r3, #1
 80034a6:	683a      	ldr	r2, [r7, #0]
 80034a8:	2168      	movs	r1, #104	; 0x68
 80034aa:	f000 fda9 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    break;
 80034ae:	e1e2      	b.n	8003876 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_RISING_EDGE: /* Interrupt rising edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 80034b0:	88fb      	ldrh	r3, [r7, #6]
 80034b2:	4618      	mov	r0, r3
 80034b4:	f000 fa7a 	bl	80039ac <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 80034b8:	88fb      	ldrh	r3, [r7, #6]
 80034ba:	2200      	movs	r2, #0
 80034bc:	6839      	ldr	r1, [r7, #0]
 80034be:	4618      	mov	r0, r3
 80034c0:	f000 f9de 	bl	8003880 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 80034c4:	88f8      	ldrh	r0, [r7, #6]
 80034c6:	2300      	movs	r3, #0
 80034c8:	683a      	ldr	r2, [r7, #0]
 80034ca:	2164      	movs	r1, #100	; 0x64
 80034cc:	f000 fd98 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 80034d0:	88f8      	ldrh	r0, [r7, #6]
 80034d2:	2301      	movs	r3, #1
 80034d4:	683a      	ldr	r2, [r7, #0]
 80034d6:	2168      	movs	r1, #104	; 0x68
 80034d8:	f000 fd92 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 80034dc:	88fb      	ldrh	r3, [r7, #6]
 80034de:	2201      	movs	r2, #1
 80034e0:	6839      	ldr	r1, [r7, #0]
 80034e2:	4618      	mov	r0, r3
 80034e4:	f000 f9de 	bl	80038a4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 80034e8:	88fb      	ldrh	r3, [r7, #6]
 80034ea:	2201      	movs	r2, #1
 80034ec:	6839      	ldr	r1, [r7, #0]
 80034ee:	4618      	mov	r0, r3
 80034f0:	f000 f9ed 	bl	80038ce <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin); /* last to do: enable IT */
 80034f4:	88fb      	ldrh	r3, [r7, #6]
 80034f6:	6839      	ldr	r1, [r7, #0]
 80034f8:	4618      	mov	r0, r3
 80034fa:	f000 fa75 	bl	80039e8 <mfxstm32l152_IO_EnablePinIT>
    break;
 80034fe:	e1ba      	b.n	8003876 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_RISING_EDGE_PU: /* Interrupt rising edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8003500:	88fb      	ldrh	r3, [r7, #6]
 8003502:	4618      	mov	r0, r3
 8003504:	f000 fa52 	bl	80039ac <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003508:	88fb      	ldrh	r3, [r7, #6]
 800350a:	2200      	movs	r2, #0
 800350c:	6839      	ldr	r1, [r7, #0]
 800350e:	4618      	mov	r0, r3
 8003510:	f000 f9b6 	bl	8003880 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8003514:	88f8      	ldrh	r0, [r7, #6]
 8003516:	2301      	movs	r3, #1
 8003518:	683a      	ldr	r2, [r7, #0]
 800351a:	2164      	movs	r1, #100	; 0x64
 800351c:	f000 fd70 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8003520:	88f8      	ldrh	r0, [r7, #6]
 8003522:	2301      	movs	r3, #1
 8003524:	683a      	ldr	r2, [r7, #0]
 8003526:	2168      	movs	r1, #104	; 0x68
 8003528:	f000 fd6a 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 800352c:	88fb      	ldrh	r3, [r7, #6]
 800352e:	2201      	movs	r2, #1
 8003530:	6839      	ldr	r1, [r7, #0]
 8003532:	4618      	mov	r0, r3
 8003534:	f000 f9b6 	bl	80038a4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8003538:	88fb      	ldrh	r3, [r7, #6]
 800353a:	2201      	movs	r2, #1
 800353c:	6839      	ldr	r1, [r7, #0]
 800353e:	4618      	mov	r0, r3
 8003540:	f000 f9c5 	bl	80038ce <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8003544:	88fb      	ldrh	r3, [r7, #6]
 8003546:	6839      	ldr	r1, [r7, #0]
 8003548:	4618      	mov	r0, r3
 800354a:	f000 fa4d 	bl	80039e8 <mfxstm32l152_IO_EnablePinIT>
    break;
 800354e:	e192      	b.n	8003876 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_RISING_EDGE_PD: /* Interrupt rising edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8003550:	88fb      	ldrh	r3, [r7, #6]
 8003552:	4618      	mov	r0, r3
 8003554:	f000 fa2a 	bl	80039ac <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003558:	88fb      	ldrh	r3, [r7, #6]
 800355a:	2200      	movs	r2, #0
 800355c:	6839      	ldr	r1, [r7, #0]
 800355e:	4618      	mov	r0, r3
 8003560:	f000 f98e 	bl	8003880 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8003564:	88f8      	ldrh	r0, [r7, #6]
 8003566:	2301      	movs	r3, #1
 8003568:	683a      	ldr	r2, [r7, #0]
 800356a:	2164      	movs	r1, #100	; 0x64
 800356c:	f000 fd48 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8003570:	88f8      	ldrh	r0, [r7, #6]
 8003572:	2300      	movs	r3, #0
 8003574:	683a      	ldr	r2, [r7, #0]
 8003576:	2168      	movs	r1, #104	; 0x68
 8003578:	f000 fd42 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 800357c:	88fb      	ldrh	r3, [r7, #6]
 800357e:	2201      	movs	r2, #1
 8003580:	6839      	ldr	r1, [r7, #0]
 8003582:	4618      	mov	r0, r3
 8003584:	f000 f98e 	bl	80038a4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8003588:	88fb      	ldrh	r3, [r7, #6]
 800358a:	2201      	movs	r2, #1
 800358c:	6839      	ldr	r1, [r7, #0]
 800358e:	4618      	mov	r0, r3
 8003590:	f000 f99d 	bl	80038ce <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8003594:	88fb      	ldrh	r3, [r7, #6]
 8003596:	6839      	ldr	r1, [r7, #0]
 8003598:	4618      	mov	r0, r3
 800359a:	f000 fa25 	bl	80039e8 <mfxstm32l152_IO_EnablePinIT>
    break;
 800359e:	e16a      	b.n	8003876 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_FALLING_EDGE: /* Interrupt falling edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 80035a0:	88fb      	ldrh	r3, [r7, #6]
 80035a2:	4618      	mov	r0, r3
 80035a4:	f000 fa02 	bl	80039ac <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 80035a8:	88fb      	ldrh	r3, [r7, #6]
 80035aa:	2200      	movs	r2, #0
 80035ac:	6839      	ldr	r1, [r7, #0]
 80035ae:	4618      	mov	r0, r3
 80035b0:	f000 f966 	bl	8003880 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 80035b4:	88f8      	ldrh	r0, [r7, #6]
 80035b6:	2300      	movs	r3, #0
 80035b8:	683a      	ldr	r2, [r7, #0]
 80035ba:	2164      	movs	r1, #100	; 0x64
 80035bc:	f000 fd20 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 80035c0:	88f8      	ldrh	r0, [r7, #6]
 80035c2:	2301      	movs	r3, #1
 80035c4:	683a      	ldr	r2, [r7, #0]
 80035c6:	2168      	movs	r1, #104	; 0x68
 80035c8:	f000 fd1a 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 80035cc:	88fb      	ldrh	r3, [r7, #6]
 80035ce:	2201      	movs	r2, #1
 80035d0:	6839      	ldr	r1, [r7, #0]
 80035d2:	4618      	mov	r0, r3
 80035d4:	f000 f966 	bl	80038a4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 80035d8:	88fb      	ldrh	r3, [r7, #6]
 80035da:	2200      	movs	r2, #0
 80035dc:	6839      	ldr	r1, [r7, #0]
 80035de:	4618      	mov	r0, r3
 80035e0:	f000 f975 	bl	80038ce <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 80035e4:	88fb      	ldrh	r3, [r7, #6]
 80035e6:	6839      	ldr	r1, [r7, #0]
 80035e8:	4618      	mov	r0, r3
 80035ea:	f000 f9fd 	bl	80039e8 <mfxstm32l152_IO_EnablePinIT>
    break;
 80035ee:	e142      	b.n	8003876 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_FALLING_EDGE_PU: /* Interrupt falling edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 80035f0:	88fb      	ldrh	r3, [r7, #6]
 80035f2:	4618      	mov	r0, r3
 80035f4:	f000 f9da 	bl	80039ac <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 80035f8:	88fb      	ldrh	r3, [r7, #6]
 80035fa:	2200      	movs	r2, #0
 80035fc:	6839      	ldr	r1, [r7, #0]
 80035fe:	4618      	mov	r0, r3
 8003600:	f000 f93e 	bl	8003880 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8003604:	88f8      	ldrh	r0, [r7, #6]
 8003606:	2301      	movs	r3, #1
 8003608:	683a      	ldr	r2, [r7, #0]
 800360a:	2164      	movs	r1, #100	; 0x64
 800360c:	f000 fcf8 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8003610:	88f8      	ldrh	r0, [r7, #6]
 8003612:	2301      	movs	r3, #1
 8003614:	683a      	ldr	r2, [r7, #0]
 8003616:	2168      	movs	r1, #104	; 0x68
 8003618:	f000 fcf2 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 800361c:	88fb      	ldrh	r3, [r7, #6]
 800361e:	2201      	movs	r2, #1
 8003620:	6839      	ldr	r1, [r7, #0]
 8003622:	4618      	mov	r0, r3
 8003624:	f000 f93e 	bl	80038a4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8003628:	88fb      	ldrh	r3, [r7, #6]
 800362a:	2200      	movs	r2, #0
 800362c:	6839      	ldr	r1, [r7, #0]
 800362e:	4618      	mov	r0, r3
 8003630:	f000 f94d 	bl	80038ce <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8003634:	88fb      	ldrh	r3, [r7, #6]
 8003636:	6839      	ldr	r1, [r7, #0]
 8003638:	4618      	mov	r0, r3
 800363a:	f000 f9d5 	bl	80039e8 <mfxstm32l152_IO_EnablePinIT>
    break;
 800363e:	e11a      	b.n	8003876 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_FALLING_EDGE_PD: /* Interrupt falling edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8003640:	88fb      	ldrh	r3, [r7, #6]
 8003642:	4618      	mov	r0, r3
 8003644:	f000 f9b2 	bl	80039ac <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003648:	88fb      	ldrh	r3, [r7, #6]
 800364a:	2200      	movs	r2, #0
 800364c:	6839      	ldr	r1, [r7, #0]
 800364e:	4618      	mov	r0, r3
 8003650:	f000 f916 	bl	8003880 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8003654:	88f8      	ldrh	r0, [r7, #6]
 8003656:	2301      	movs	r3, #1
 8003658:	683a      	ldr	r2, [r7, #0]
 800365a:	2164      	movs	r1, #100	; 0x64
 800365c:	f000 fcd0 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8003660:	88f8      	ldrh	r0, [r7, #6]
 8003662:	2300      	movs	r3, #0
 8003664:	683a      	ldr	r2, [r7, #0]
 8003666:	2168      	movs	r1, #104	; 0x68
 8003668:	f000 fcca 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 800366c:	88fb      	ldrh	r3, [r7, #6]
 800366e:	2201      	movs	r2, #1
 8003670:	6839      	ldr	r1, [r7, #0]
 8003672:	4618      	mov	r0, r3
 8003674:	f000 f916 	bl	80038a4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8003678:	88fb      	ldrh	r3, [r7, #6]
 800367a:	2200      	movs	r2, #0
 800367c:	6839      	ldr	r1, [r7, #0]
 800367e:	4618      	mov	r0, r3
 8003680:	f000 f925 	bl	80038ce <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8003684:	88fb      	ldrh	r3, [r7, #6]
 8003686:	6839      	ldr	r1, [r7, #0]
 8003688:	4618      	mov	r0, r3
 800368a:	f000 f9ad 	bl	80039e8 <mfxstm32l152_IO_EnablePinIT>
    break;
 800368e:	e0f2      	b.n	8003876 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_LOW_LEVEL: /* Low level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8003690:	88fb      	ldrh	r3, [r7, #6]
 8003692:	4618      	mov	r0, r3
 8003694:	f000 f98a 	bl	80039ac <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003698:	88fb      	ldrh	r3, [r7, #6]
 800369a:	2200      	movs	r2, #0
 800369c:	6839      	ldr	r1, [r7, #0]
 800369e:	4618      	mov	r0, r3
 80036a0:	f000 f8ee 	bl	8003880 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 80036a4:	88f8      	ldrh	r0, [r7, #6]
 80036a6:	2300      	movs	r3, #0
 80036a8:	683a      	ldr	r2, [r7, #0]
 80036aa:	2164      	movs	r1, #100	; 0x64
 80036ac:	f000 fca8 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 80036b0:	88f8      	ldrh	r0, [r7, #6]
 80036b2:	2301      	movs	r3, #1
 80036b4:	683a      	ldr	r2, [r7, #0]
 80036b6:	2168      	movs	r1, #104	; 0x68
 80036b8:	f000 fca2 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 80036bc:	88fb      	ldrh	r3, [r7, #6]
 80036be:	2200      	movs	r2, #0
 80036c0:	6839      	ldr	r1, [r7, #0]
 80036c2:	4618      	mov	r0, r3
 80036c4:	f000 f8ee 	bl	80038a4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 80036c8:	88fb      	ldrh	r3, [r7, #6]
 80036ca:	2200      	movs	r2, #0
 80036cc:	6839      	ldr	r1, [r7, #0]
 80036ce:	4618      	mov	r0, r3
 80036d0:	f000 f8fd 	bl	80038ce <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 80036d4:	88fb      	ldrh	r3, [r7, #6]
 80036d6:	6839      	ldr	r1, [r7, #0]
 80036d8:	4618      	mov	r0, r3
 80036da:	f000 f985 	bl	80039e8 <mfxstm32l152_IO_EnablePinIT>
    break;
 80036de:	e0ca      	b.n	8003876 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_LOW_LEVEL_PU: /* Low level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 80036e0:	88fb      	ldrh	r3, [r7, #6]
 80036e2:	4618      	mov	r0, r3
 80036e4:	f000 f962 	bl	80039ac <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 80036e8:	88fb      	ldrh	r3, [r7, #6]
 80036ea:	2200      	movs	r2, #0
 80036ec:	6839      	ldr	r1, [r7, #0]
 80036ee:	4618      	mov	r0, r3
 80036f0:	f000 f8c6 	bl	8003880 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 80036f4:	88f8      	ldrh	r0, [r7, #6]
 80036f6:	2301      	movs	r3, #1
 80036f8:	683a      	ldr	r2, [r7, #0]
 80036fa:	2164      	movs	r1, #100	; 0x64
 80036fc:	f000 fc80 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8003700:	88f8      	ldrh	r0, [r7, #6]
 8003702:	2301      	movs	r3, #1
 8003704:	683a      	ldr	r2, [r7, #0]
 8003706:	2168      	movs	r1, #104	; 0x68
 8003708:	f000 fc7a 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 800370c:	88fb      	ldrh	r3, [r7, #6]
 800370e:	2200      	movs	r2, #0
 8003710:	6839      	ldr	r1, [r7, #0]
 8003712:	4618      	mov	r0, r3
 8003714:	f000 f8c6 	bl	80038a4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8003718:	88fb      	ldrh	r3, [r7, #6]
 800371a:	2200      	movs	r2, #0
 800371c:	6839      	ldr	r1, [r7, #0]
 800371e:	4618      	mov	r0, r3
 8003720:	f000 f8d5 	bl	80038ce <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8003724:	88fb      	ldrh	r3, [r7, #6]
 8003726:	6839      	ldr	r1, [r7, #0]
 8003728:	4618      	mov	r0, r3
 800372a:	f000 f95d 	bl	80039e8 <mfxstm32l152_IO_EnablePinIT>
    break;
 800372e:	e0a2      	b.n	8003876 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_LOW_LEVEL_PD: /* Low level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8003730:	88fb      	ldrh	r3, [r7, #6]
 8003732:	4618      	mov	r0, r3
 8003734:	f000 f93a 	bl	80039ac <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003738:	88fb      	ldrh	r3, [r7, #6]
 800373a:	2200      	movs	r2, #0
 800373c:	6839      	ldr	r1, [r7, #0]
 800373e:	4618      	mov	r0, r3
 8003740:	f000 f89e 	bl	8003880 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8003744:	88f8      	ldrh	r0, [r7, #6]
 8003746:	2301      	movs	r3, #1
 8003748:	683a      	ldr	r2, [r7, #0]
 800374a:	2164      	movs	r1, #100	; 0x64
 800374c:	f000 fc58 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8003750:	88f8      	ldrh	r0, [r7, #6]
 8003752:	2300      	movs	r3, #0
 8003754:	683a      	ldr	r2, [r7, #0]
 8003756:	2168      	movs	r1, #104	; 0x68
 8003758:	f000 fc52 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 800375c:	88fb      	ldrh	r3, [r7, #6]
 800375e:	2200      	movs	r2, #0
 8003760:	6839      	ldr	r1, [r7, #0]
 8003762:	4618      	mov	r0, r3
 8003764:	f000 f89e 	bl	80038a4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8003768:	88fb      	ldrh	r3, [r7, #6]
 800376a:	2200      	movs	r2, #0
 800376c:	6839      	ldr	r1, [r7, #0]
 800376e:	4618      	mov	r0, r3
 8003770:	f000 f8ad 	bl	80038ce <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8003774:	88fb      	ldrh	r3, [r7, #6]
 8003776:	6839      	ldr	r1, [r7, #0]
 8003778:	4618      	mov	r0, r3
 800377a:	f000 f935 	bl	80039e8 <mfxstm32l152_IO_EnablePinIT>
    break;
 800377e:	e07a      	b.n	8003876 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_HIGH_LEVEL: /* High level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8003780:	88fb      	ldrh	r3, [r7, #6]
 8003782:	4618      	mov	r0, r3
 8003784:	f000 f912 	bl	80039ac <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003788:	88fb      	ldrh	r3, [r7, #6]
 800378a:	2200      	movs	r2, #0
 800378c:	6839      	ldr	r1, [r7, #0]
 800378e:	4618      	mov	r0, r3
 8003790:	f000 f876 	bl	8003880 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 8003794:	88f8      	ldrh	r0, [r7, #6]
 8003796:	2300      	movs	r3, #0
 8003798:	683a      	ldr	r2, [r7, #0]
 800379a:	2164      	movs	r1, #100	; 0x64
 800379c:	f000 fc30 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 80037a0:	88f8      	ldrh	r0, [r7, #6]
 80037a2:	2301      	movs	r3, #1
 80037a4:	683a      	ldr	r2, [r7, #0]
 80037a6:	2168      	movs	r1, #104	; 0x68
 80037a8:	f000 fc2a 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 80037ac:	88fb      	ldrh	r3, [r7, #6]
 80037ae:	2200      	movs	r2, #0
 80037b0:	6839      	ldr	r1, [r7, #0]
 80037b2:	4618      	mov	r0, r3
 80037b4:	f000 f876 	bl	80038a4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 80037b8:	88fb      	ldrh	r3, [r7, #6]
 80037ba:	2201      	movs	r2, #1
 80037bc:	6839      	ldr	r1, [r7, #0]
 80037be:	4618      	mov	r0, r3
 80037c0:	f000 f885 	bl	80038ce <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 80037c4:	88fb      	ldrh	r3, [r7, #6]
 80037c6:	6839      	ldr	r1, [r7, #0]
 80037c8:	4618      	mov	r0, r3
 80037ca:	f000 f90d 	bl	80039e8 <mfxstm32l152_IO_EnablePinIT>
    break;
 80037ce:	e052      	b.n	8003876 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_HIGH_LEVEL_PU: /* High level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 80037d0:	88fb      	ldrh	r3, [r7, #6]
 80037d2:	4618      	mov	r0, r3
 80037d4:	f000 f8ea 	bl	80039ac <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 80037d8:	88fb      	ldrh	r3, [r7, #6]
 80037da:	2200      	movs	r2, #0
 80037dc:	6839      	ldr	r1, [r7, #0]
 80037de:	4618      	mov	r0, r3
 80037e0:	f000 f84e 	bl	8003880 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 80037e4:	88f8      	ldrh	r0, [r7, #6]
 80037e6:	2301      	movs	r3, #1
 80037e8:	683a      	ldr	r2, [r7, #0]
 80037ea:	2164      	movs	r1, #100	; 0x64
 80037ec:	f000 fc08 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 80037f0:	88f8      	ldrh	r0, [r7, #6]
 80037f2:	2301      	movs	r3, #1
 80037f4:	683a      	ldr	r2, [r7, #0]
 80037f6:	2168      	movs	r1, #104	; 0x68
 80037f8:	f000 fc02 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 80037fc:	88fb      	ldrh	r3, [r7, #6]
 80037fe:	2200      	movs	r2, #0
 8003800:	6839      	ldr	r1, [r7, #0]
 8003802:	4618      	mov	r0, r3
 8003804:	f000 f84e 	bl	80038a4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8003808:	88fb      	ldrh	r3, [r7, #6]
 800380a:	2201      	movs	r2, #1
 800380c:	6839      	ldr	r1, [r7, #0]
 800380e:	4618      	mov	r0, r3
 8003810:	f000 f85d 	bl	80038ce <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8003814:	88fb      	ldrh	r3, [r7, #6]
 8003816:	6839      	ldr	r1, [r7, #0]
 8003818:	4618      	mov	r0, r3
 800381a:	f000 f8e5 	bl	80039e8 <mfxstm32l152_IO_EnablePinIT>
    break;
 800381e:	e02a      	b.n	8003876 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_HIGH_LEVEL_PD: /* High level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8003820:	88fb      	ldrh	r3, [r7, #6]
 8003822:	4618      	mov	r0, r3
 8003824:	f000 f8c2 	bl	80039ac <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8003828:	88fb      	ldrh	r3, [r7, #6]
 800382a:	2200      	movs	r2, #0
 800382c:	6839      	ldr	r1, [r7, #0]
 800382e:	4618      	mov	r0, r3
 8003830:	f000 f826 	bl	8003880 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8003834:	88f8      	ldrh	r0, [r7, #6]
 8003836:	2301      	movs	r3, #1
 8003838:	683a      	ldr	r2, [r7, #0]
 800383a:	2164      	movs	r1, #100	; 0x64
 800383c:	f000 fbe0 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8003840:	88f8      	ldrh	r0, [r7, #6]
 8003842:	2300      	movs	r3, #0
 8003844:	683a      	ldr	r2, [r7, #0]
 8003846:	2168      	movs	r1, #104	; 0x68
 8003848:	f000 fbda 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 800384c:	88fb      	ldrh	r3, [r7, #6]
 800384e:	2200      	movs	r2, #0
 8003850:	6839      	ldr	r1, [r7, #0]
 8003852:	4618      	mov	r0, r3
 8003854:	f000 f826 	bl	80038a4 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8003858:	88fb      	ldrh	r3, [r7, #6]
 800385a:	2201      	movs	r2, #1
 800385c:	6839      	ldr	r1, [r7, #0]
 800385e:	4618      	mov	r0, r3
 8003860:	f000 f835 	bl	80038ce <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8003864:	88fb      	ldrh	r3, [r7, #6]
 8003866:	6839      	ldr	r1, [r7, #0]
 8003868:	4618      	mov	r0, r3
 800386a:	f000 f8bd 	bl	80039e8 <mfxstm32l152_IO_EnablePinIT>
    break;
 800386e:	e002      	b.n	8003876 <mfxstm32l152_IO_Config+0x5ca>

  default:
    error_code = (uint8_t) IO_Mode;
 8003870:	797b      	ldrb	r3, [r7, #5]
 8003872:	73fb      	strb	r3, [r7, #15]
    break;
 8003874:	bf00      	nop
  }

  return error_code;
 8003876:	7bfb      	ldrb	r3, [r7, #15]
}
 8003878:	4618      	mov	r0, r3
 800387a:	3710      	adds	r7, #16
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}

08003880 <mfxstm32l152_IO_InitPin>:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: Where x can be from 0 to 23.
  * @param  Direction: could be MFXSTM32L152_GPIO_DIR_IN or MFXSTM32L152_GPIO_DIR_OUT.
  * @retval None
  */
void mfxstm32l152_IO_InitPin(uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t Direction)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b082      	sub	sp, #8
 8003884:	af00      	add	r7, sp, #0
 8003886:	4603      	mov	r3, r0
 8003888:	6039      	str	r1, [r7, #0]
 800388a:	80fb      	strh	r3, [r7, #6]
 800388c:	4613      	mov	r3, r2
 800388e:	717b      	strb	r3, [r7, #5]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_DIR1, IO_Pin, Direction);
 8003890:	797b      	ldrb	r3, [r7, #5]
 8003892:	88f8      	ldrh	r0, [r7, #6]
 8003894:	683a      	ldr	r2, [r7, #0]
 8003896:	2160      	movs	r1, #96	; 0x60
 8003898:	f000 fbb2 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
}
 800389c:	bf00      	nop
 800389e:	3708      	adds	r7, #8
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}

080038a4 <mfxstm32l152_IO_SetIrqEvtMode>:
  *   @arg  MFXSTM32L152_IRQ_GPI_EVT_LEVEL: Interrupt line is active in level model
  *   @arg  MFXSTM32L152_IRQ_GPI_EVT_EDGE: Interrupt line is active in edge model
  * @retval None
  */
void mfxstm32l152_IO_SetIrqEvtMode(uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t Evt)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	4603      	mov	r3, r0
 80038ac:	6039      	str	r1, [r7, #0]
 80038ae:	80fb      	strh	r3, [r7, #6]
 80038b0:	4613      	mov	r3, r2
 80038b2:	717b      	strb	r3, [r7, #5]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_EVT1, IO_Pin, Evt);
 80038b4:	797b      	ldrb	r3, [r7, #5]
 80038b6:	88f8      	ldrh	r0, [r7, #6]
 80038b8:	683a      	ldr	r2, [r7, #0]
 80038ba:	214c      	movs	r1, #76	; 0x4c
 80038bc:	f000 fba0 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
  MFX_IO_Delay(1);
 80038c0:	2001      	movs	r0, #1
 80038c2:	f001 fb17 	bl	8004ef4 <MFX_IO_Delay>
}
 80038c6:	bf00      	nop
 80038c8:	3708      	adds	r7, #8
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}

080038ce <mfxstm32l152_IO_SetIrqTypeMode>:
  *   @arg  MFXSTM32L152_IRQ_GPI_TYPE_LLFE: Interrupt line is active in Low Level or Falling Edge
  *   @arg  MFXSTM32L152_IRQ_GPI_TYPE_HLRE: Interrupt line is active in High Level or Rising Edge
  * @retval None
  */
void mfxstm32l152_IO_SetIrqTypeMode(uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t Type)
{
 80038ce:	b580      	push	{r7, lr}
 80038d0:	b082      	sub	sp, #8
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	4603      	mov	r3, r0
 80038d6:	6039      	str	r1, [r7, #0]
 80038d8:	80fb      	strh	r3, [r7, #6]
 80038da:	4613      	mov	r3, r2
 80038dc:	717b      	strb	r3, [r7, #5]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE1, IO_Pin, Type);
 80038de:	797b      	ldrb	r3, [r7, #5]
 80038e0:	88f8      	ldrh	r0, [r7, #6]
 80038e2:	683a      	ldr	r2, [r7, #0]
 80038e4:	2150      	movs	r1, #80	; 0x50
 80038e6:	f000 fb8b 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
  MFX_IO_Delay(1);
 80038ea:	2001      	movs	r0, #1
 80038ec:	f001 fb02 	bl	8004ef4 <MFX_IO_Delay>
}
 80038f0:	bf00      	nop
 80038f2:	3708      	adds	r7, #8
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}

080038f8 <mfxstm32l152_IO_WritePin>:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @param PinState: The new IO pin state.
  * @retval None
  */
void mfxstm32l152_IO_WritePin(uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t PinState)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b082      	sub	sp, #8
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	4603      	mov	r3, r0
 8003900:	6039      	str	r1, [r7, #0]
 8003902:	80fb      	strh	r3, [r7, #6]
 8003904:	4613      	mov	r3, r2
 8003906:	717b      	strb	r3, [r7, #5]
  /* Apply the bit value to the selected pin */
  if (PinState != 0)
 8003908:	797b      	ldrb	r3, [r7, #5]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d006      	beq.n	800391c <mfxstm32l152_IO_WritePin+0x24>
  {
    /* Set the SET register */
	mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPO_SET1, IO_Pin, 1);
 800390e:	88f8      	ldrh	r0, [r7, #6]
 8003910:	2301      	movs	r3, #1
 8003912:	683a      	ldr	r2, [r7, #0]
 8003914:	216c      	movs	r1, #108	; 0x6c
 8003916:	f000 fb73 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
  else
  {
    /* Set the CLEAR register */
	mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPO_CLR1, IO_Pin, 1);
  }
}
 800391a:	e005      	b.n	8003928 <mfxstm32l152_IO_WritePin+0x30>
	mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPO_CLR1, IO_Pin, 1);
 800391c:	88f8      	ldrh	r0, [r7, #6]
 800391e:	2301      	movs	r3, #1
 8003920:	683a      	ldr	r2, [r7, #0]
 8003922:	2170      	movs	r1, #112	; 0x70
 8003924:	f000 fb6c 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
}
 8003928:	bf00      	nop
 800392a:	3708      	adds	r7, #8
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <mfxstm32l152_IO_ReadPin>:
  *         of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @retval IO pin(s) state.
  */
uint32_t mfxstm32l152_IO_ReadPin(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b086      	sub	sp, #24
 8003934:	af00      	add	r7, sp, #0
 8003936:	4603      	mov	r3, r0
 8003938:	6039      	str	r1, [r7, #0]
 800393a:	80fb      	strh	r3, [r7, #6]
  uint32_t  tmp1 = 0;
 800393c:	2300      	movs	r3, #0
 800393e:	617b      	str	r3, [r7, #20]
  uint32_t  tmp2 = 0;
 8003940:	2300      	movs	r3, #0
 8003942:	613b      	str	r3, [r7, #16]
  uint32_t  tmp3 = 0;
 8003944:	2300      	movs	r3, #0
 8003946:	60fb      	str	r3, [r7, #12]

  if(IO_Pin & 0x000000FF)
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	b2db      	uxtb	r3, r3
 800394c:	2b00      	cmp	r3, #0
 800394e:	d006      	beq.n	800395e <mfxstm32l152_IO_ReadPin+0x2e>
  {
    tmp1 = (uint32_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_STATE1);
 8003950:	88fb      	ldrh	r3, [r7, #6]
 8003952:	2110      	movs	r1, #16
 8003954:	4618      	mov	r0, r3
 8003956:	f001 fa9f 	bl	8004e98 <MFX_IO_Read>
 800395a:	4603      	mov	r3, r0
 800395c:	617b      	str	r3, [r7, #20]
  }
  if(IO_Pin & 0x0000FF00)
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003964:	2b00      	cmp	r3, #0
 8003966:	d006      	beq.n	8003976 <mfxstm32l152_IO_ReadPin+0x46>
  {
    tmp2 = (uint32_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_STATE2);
 8003968:	88fb      	ldrh	r3, [r7, #6]
 800396a:	2111      	movs	r1, #17
 800396c:	4618      	mov	r0, r3
 800396e:	f001 fa93 	bl	8004e98 <MFX_IO_Read>
 8003972:	4603      	mov	r3, r0
 8003974:	613b      	str	r3, [r7, #16]
  }
  if(IO_Pin & 0x00FF0000)
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800397c:	2b00      	cmp	r3, #0
 800397e:	d006      	beq.n	800398e <mfxstm32l152_IO_ReadPin+0x5e>
  {
    tmp3 = (uint32_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_STATE3);
 8003980:	88fb      	ldrh	r3, [r7, #6]
 8003982:	2112      	movs	r1, #18
 8003984:	4618      	mov	r0, r3
 8003986:	f001 fa87 	bl	8004e98 <MFX_IO_Read>
 800398a:	4603      	mov	r3, r0
 800398c:	60fb      	str	r3, [r7, #12]
  }

  tmp3 = tmp1 + (tmp2 << 8) + (tmp3 << 16);
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	021a      	lsls	r2, r3, #8
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	441a      	add	r2, r3
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	041b      	lsls	r3, r3, #16
 800399a:	4413      	add	r3, r2
 800399c:	60fb      	str	r3, [r7, #12]

  return(tmp3 & IO_Pin);
 800399e:	68fa      	ldr	r2, [r7, #12]
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	4013      	ands	r3, r2
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3718      	adds	r7, #24
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}

080039ac <mfxstm32l152_IO_EnableIT>:
  * @brief  Enable the global IO interrupt source.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_IO_EnableIT(uint16_t DeviceAddr)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b082      	sub	sp, #8
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	4603      	mov	r3, r0
 80039b4:	80fb      	strh	r3, [r7, #6]
  MFX_IO_ITConfig();
 80039b6:	f001 f9f5 	bl	8004da4 <MFX_IO_ITConfig>

  /* Enable global IO IT source */
  mfxstm32l152_EnableITSource(DeviceAddr, MFXSTM32L152_IRQ_GPIO);
 80039ba:	88fb      	ldrh	r3, [r7, #6]
 80039bc:	2101      	movs	r1, #1
 80039be:	4618      	mov	r0, r3
 80039c0:	f7ff fb92 	bl	80030e8 <mfxstm32l152_EnableITSource>
}
 80039c4:	bf00      	nop
 80039c6:	3708      	adds	r7, #8
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bd80      	pop	{r7, pc}

080039cc <mfxstm32l152_IO_DisableIT>:
  * @brief  Disable the global IO interrupt source.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_IO_DisableIT(uint16_t DeviceAddr)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b082      	sub	sp, #8
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	4603      	mov	r3, r0
 80039d4:	80fb      	strh	r3, [r7, #6]
  /* Disable global IO IT source */
  mfxstm32l152_DisableITSource(DeviceAddr, MFXSTM32L152_IRQ_GPIO);
 80039d6:	88fb      	ldrh	r3, [r7, #6]
 80039d8:	2101      	movs	r1, #1
 80039da:	4618      	mov	r0, r3
 80039dc:	f7ff fba3 	bl	8003126 <mfxstm32l152_DisableITSource>
}
 80039e0:	bf00      	nop
 80039e2:	3708      	adds	r7, #8
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <mfxstm32l152_IO_EnablePinIT>:
  *         combination of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @retval None
  */
void mfxstm32l152_IO_EnablePinIT(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	4603      	mov	r3, r0
 80039f0:	6039      	str	r1, [r7, #0]
 80039f2:	80fb      	strh	r3, [r7, #6]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_SRC1, IO_Pin, 1);
 80039f4:	88f8      	ldrh	r0, [r7, #6]
 80039f6:	2301      	movs	r3, #1
 80039f8:	683a      	ldr	r2, [r7, #0]
 80039fa:	2148      	movs	r1, #72	; 0x48
 80039fc:	f000 fb00 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
}
 8003a00:	bf00      	nop
 8003a02:	3708      	adds	r7, #8
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <mfxstm32l152_IO_DisablePinIT>:
  *         combination of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @retval None
  */
void mfxstm32l152_IO_DisablePinIT(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b082      	sub	sp, #8
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	4603      	mov	r3, r0
 8003a10:	6039      	str	r1, [r7, #0]
 8003a12:	80fb      	strh	r3, [r7, #6]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_SRC1, IO_Pin, 0);
 8003a14:	88f8      	ldrh	r0, [r7, #6]
 8003a16:	2300      	movs	r3, #0
 8003a18:	683a      	ldr	r2, [r7, #0]
 8003a1a:	2148      	movs	r1, #72	; 0x48
 8003a1c:	f000 faf0 	bl	8004000 <mfxstm32l152_reg24_setPinValue>
}
 8003a20:	bf00      	nop
 8003a22:	3708      	adds	r7, #8
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}

08003a28 <mfxstm32l152_IO_ITStatus>:
  * @param  IO_Pin: The IO interrupt to be checked could be:
  *   @arg  MFXSTM32L152_GPIO_PIN_x Where x can be from 0 to 23.
  * @retval Status of the checked IO pin(s).
  */
uint32_t mfxstm32l152_IO_ITStatus(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b084      	sub	sp, #16
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	4603      	mov	r3, r0
 8003a30:	6039      	str	r1, [r7, #0]
 8003a32:	80fb      	strh	r3, [r7, #6]
  /* Get the Interrupt status */
  uint8_t   tmp1 = 0;
 8003a34:	2300      	movs	r3, #0
 8003a36:	73fb      	strb	r3, [r7, #15]
  uint16_t  tmp2 = 0;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	81bb      	strh	r3, [r7, #12]
  uint32_t  tmp3 = 0;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	60bb      	str	r3, [r7, #8]

  if(IO_Pin & 0xFF)
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d006      	beq.n	8003a56 <mfxstm32l152_IO_ITStatus+0x2e>
  {
    tmp1 = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING1);
 8003a48:	88fb      	ldrh	r3, [r7, #6]
 8003a4a:	210c      	movs	r1, #12
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f001 fa23 	bl	8004e98 <MFX_IO_Read>
 8003a52:	4603      	mov	r3, r0
 8003a54:	73fb      	strb	r3, [r7, #15]
  }
  if(IO_Pin & 0xFFFF00)
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003a5c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d006      	beq.n	8003a72 <mfxstm32l152_IO_ITStatus+0x4a>
  {
    tmp2 = (uint16_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING2);
 8003a64:	88fb      	ldrh	r3, [r7, #6]
 8003a66:	210d      	movs	r1, #13
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f001 fa15 	bl	8004e98 <MFX_IO_Read>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	81bb      	strh	r3, [r7, #12]
  }
  if(IO_Pin & 0xFFFF0000)
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	0c1b      	lsrs	r3, r3, #16
 8003a76:	041b      	lsls	r3, r3, #16
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d006      	beq.n	8003a8a <mfxstm32l152_IO_ITStatus+0x62>
  {
    tmp3 = (uint32_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING3);
 8003a7c:	88fb      	ldrh	r3, [r7, #6]
 8003a7e:	210e      	movs	r1, #14
 8003a80:	4618      	mov	r0, r3
 8003a82:	f001 fa09 	bl	8004e98 <MFX_IO_Read>
 8003a86:	4603      	mov	r3, r0
 8003a88:	60bb      	str	r3, [r7, #8]
  }

  tmp3 = tmp1 + (tmp2 << 8) + (tmp3 << 16);
 8003a8a:	7bfa      	ldrb	r2, [r7, #15]
 8003a8c:	89bb      	ldrh	r3, [r7, #12]
 8003a8e:	021b      	lsls	r3, r3, #8
 8003a90:	4413      	add	r3, r2
 8003a92:	461a      	mov	r2, r3
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	041b      	lsls	r3, r3, #16
 8003a98:	4413      	add	r3, r2
 8003a9a:	60bb      	str	r3, [r7, #8]

  return(tmp3 & IO_Pin);
 8003a9c:	68ba      	ldr	r2, [r7, #8]
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	4013      	ands	r3, r2
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3710      	adds	r7, #16
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}

08003aaa <mfxstm32l152_IO_ClearIT>:
  * @param  IO_Pin: the IO interrupt to be cleared, could be:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: Where x can be from 0 to 23.
  * @retval None
  */
void mfxstm32l152_IO_ClearIT(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8003aaa:	b580      	push	{r7, lr}
 8003aac:	b084      	sub	sp, #16
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	6039      	str	r1, [r7, #0]
 8003ab4:	80fb      	strh	r3, [r7, #6]
  /* Clear the IO IT pending bit(s) by acknowledging */
  /* it cleans automatically also the Global IRQ_GPIO */
  /* normally this function is called under interrupt */
  uint8_t pin_0_7, pin_8_15, pin_16_23;

  pin_0_7   = IO_Pin & 0x0000ff;
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	73fb      	strb	r3, [r7, #15]
  pin_8_15  = IO_Pin >> 8;
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	0a1b      	lsrs	r3, r3, #8
 8003abe:	73bb      	strb	r3, [r7, #14]
  pin_8_15   = pin_8_15 & 0x00ff;
  pin_16_23 = IO_Pin >> 16;
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	0c1b      	lsrs	r3, r3, #16
 8003ac4:	737b      	strb	r3, [r7, #13]

  if (pin_0_7)
 8003ac6:	7bfb      	ldrb	r3, [r7, #15]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d005      	beq.n	8003ad8 <mfxstm32l152_IO_ClearIT+0x2e>
  {
    MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_ACK1, pin_0_7);
 8003acc:	7bfa      	ldrb	r2, [r7, #15]
 8003ace:	88fb      	ldrh	r3, [r7, #6]
 8003ad0:	2154      	movs	r1, #84	; 0x54
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f001 f9cc 	bl	8004e70 <MFX_IO_Write>
  }
  if (pin_8_15)
 8003ad8:	7bbb      	ldrb	r3, [r7, #14]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d005      	beq.n	8003aea <mfxstm32l152_IO_ClearIT+0x40>
  {
    MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_ACK2, pin_8_15);
 8003ade:	7bba      	ldrb	r2, [r7, #14]
 8003ae0:	88fb      	ldrh	r3, [r7, #6]
 8003ae2:	2155      	movs	r1, #85	; 0x55
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f001 f9c3 	bl	8004e70 <MFX_IO_Write>
  }
  if (pin_16_23)
 8003aea:	7b7b      	ldrb	r3, [r7, #13]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d005      	beq.n	8003afc <mfxstm32l152_IO_ClearIT+0x52>
  {
    MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_ACK3, pin_16_23);
 8003af0:	7b7a      	ldrb	r2, [r7, #13]
 8003af2:	88fb      	ldrh	r3, [r7, #6]
 8003af4:	2156      	movs	r1, #86	; 0x56
 8003af6:	4618      	mov	r0, r3
 8003af8:	f001 f9ba 	bl	8004e70 <MFX_IO_Write>
  }
}
 8003afc:	bf00      	nop
 8003afe:	3710      	adds	r7, #16
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <mfxstm32l152_IDD_Start>:
  * @brief  Launch IDD current measurement
  * @param  DeviceAddr: Device address on communication Bus
  * @retval None.
  */
void mfxstm32l152_IDD_Start(uint16_t DeviceAddr)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	80fb      	strh	r3, [r7, #6]
  uint8_t mode = 0;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	73fb      	strb	r3, [r7, #15]

  /* Get the current register value */
  mode = MFX_IO_Read((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_CTRL);
 8003b12:	88fb      	ldrh	r3, [r7, #6]
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	2180      	movs	r1, #128	; 0x80
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f001 f9bc 	bl	8004e98 <MFX_IO_Read>
 8003b20:	4603      	mov	r3, r0
 8003b22:	73fb      	strb	r3, [r7, #15]

  /* Set the Functionalities to be enabled */
  mode |= MFXSTM32L152_IDD_CTRL_REQ;
 8003b24:	7bfb      	ldrb	r3, [r7, #15]
 8003b26:	f043 0301 	orr.w	r3, r3, #1
 8003b2a:	73fb      	strb	r3, [r7, #15]

  /* Start measurement campaign */
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_CTRL, mode);
 8003b2c:	88fb      	ldrh	r3, [r7, #6]
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	b29b      	uxth	r3, r3
 8003b32:	7bfa      	ldrb	r2, [r7, #15]
 8003b34:	2180      	movs	r1, #128	; 0x80
 8003b36:	4618      	mov	r0, r3
 8003b38:	f001 f99a 	bl	8004e70 <MFX_IO_Write>
}
 8003b3c:	bf00      	nop
 8003b3e:	3710      	adds	r7, #16
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}

08003b44 <mfxstm32l152_IDD_Config>:
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  MfxIddConfig: Parameters depending on hardware config.
  * @retval None
  */
void mfxstm32l152_IDD_Config(uint16_t DeviceAddr, IDD_ConfigTypeDef MfxIddConfig)
{
 8003b44:	b084      	sub	sp, #16
 8003b46:	b590      	push	{r4, r7, lr}
 8003b48:	b085      	sub	sp, #20
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	4604      	mov	r4, r0
 8003b4e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003b52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8003b56:	4623      	mov	r3, r4
 8003b58:	80fb      	strh	r3, [r7, #6]
  uint8_t value = 0;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	73fb      	strb	r3, [r7, #15]
  uint8_t mode = 0;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	73bb      	strb	r3, [r7, #14]

  /* Get the current register value */
  mode = MFX_IO_Read((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL);
 8003b62:	88fb      	ldrh	r3, [r7, #6]
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	b29b      	uxth	r3, r3
 8003b68:	2140      	movs	r1, #64	; 0x40
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f001 f994 	bl	8004e98 <MFX_IO_Read>
 8003b70:	4603      	mov	r3, r0
 8003b72:	73bb      	strb	r3, [r7, #14]

  if((mode & MFXSTM32L152_IDD_EN) != MFXSTM32L152_IDD_EN)
 8003b74:	7bbb      	ldrb	r3, [r7, #14]
 8003b76:	f003 0304 	and.w	r3, r3, #4
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d10b      	bne.n	8003b96 <mfxstm32l152_IDD_Config+0x52>
  {
    /* Set the Functionalities to be enabled */
    mode |= MFXSTM32L152_IDD_EN;
 8003b7e:	7bbb      	ldrb	r3, [r7, #14]
 8003b80:	f043 0304 	orr.w	r3, r3, #4
 8003b84:	73bb      	strb	r3, [r7, #14]

    /* Set the new register value */
    MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL, mode);
 8003b86:	88fb      	ldrh	r3, [r7, #6]
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	b29b      	uxth	r3, r3
 8003b8c:	7bba      	ldrb	r2, [r7, #14]
 8003b8e:	2140      	movs	r1, #64	; 0x40
 8003b90:	4618      	mov	r0, r3
 8003b92:	f001 f96d 	bl	8004e70 <MFX_IO_Write>
  }

  /* Control register setting: number of shunts */
  value =  ((MfxIddConfig.ShuntNbUsed << 1) & MFXSTM32L152_IDD_CTRL_SHUNT_NB);
 8003b96:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8003b9a:	005b      	lsls	r3, r3, #1
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	f003 030e 	and.w	r3, r3, #14
 8003ba2:	73fb      	strb	r3, [r7, #15]
  value |= (MfxIddConfig.VrefMeasurement & MFXSTM32L152_IDD_CTRL_VREF_DIS);
 8003ba4:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8003ba8:	b25b      	sxtb	r3, r3
 8003baa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bae:	b25a      	sxtb	r2, r3
 8003bb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	b25b      	sxtb	r3, r3
 8003bb8:	73fb      	strb	r3, [r7, #15]
  value |= (MfxIddConfig.Calibration & MFXSTM32L152_IDD_CTRL_CAL_DIS);
 8003bba:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003bbe:	b25b      	sxtb	r3, r3
 8003bc0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003bc4:	b25a      	sxtb	r2, r3
 8003bc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	b25b      	sxtb	r3, r3
 8003bce:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_CTRL, value);
 8003bd0:	88fb      	ldrh	r3, [r7, #6]
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	7bfa      	ldrb	r2, [r7, #15]
 8003bd8:	2180      	movs	r1, #128	; 0x80
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f001 f948 	bl	8004e70 <MFX_IO_Write>

  /* Idd pre delay configuration: unit and value*/
  value = (MfxIddConfig.PreDelayUnit & MFXSTM32L152_IDD_PREDELAY_UNIT) |
 8003be0:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8003be4:	b25b      	sxtb	r3, r3
 8003be6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003bea:	b25a      	sxtb	r2, r3
          (MfxIddConfig.PreDelayValue & MFXSTM32L152_IDD_PREDELAY_VALUE);
 8003bec:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8003bf0:	b25b      	sxtb	r3, r3
 8003bf2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003bf6:	b25b      	sxtb	r3, r3
  value = (MfxIddConfig.PreDelayUnit & MFXSTM32L152_IDD_PREDELAY_UNIT) |
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	b25b      	sxtb	r3, r3
 8003bfc:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_PRE_DELAY, value);
 8003bfe:	88fb      	ldrh	r3, [r7, #6]
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	b29b      	uxth	r3, r3
 8003c04:	7bfa      	ldrb	r2, [r7, #15]
 8003c06:	2181      	movs	r1, #129	; 0x81
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f001 f931 	bl	8004e70 <MFX_IO_Write>

  /* Shunt 0 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt0Value >> 8);
 8003c0e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003c10:	0a1b      	lsrs	r3, r3, #8
 8003c12:	b29b      	uxth	r3, r3
 8003c14:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT0_MSB, value);
 8003c16:	88fb      	ldrh	r3, [r7, #6]
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	b29b      	uxth	r3, r3
 8003c1c:	7bfa      	ldrb	r2, [r7, #15]
 8003c1e:	2182      	movs	r1, #130	; 0x82
 8003c20:	4618      	mov	r0, r3
 8003c22:	f001 f925 	bl	8004e70 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt0Value);
 8003c26:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003c28:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT0_LSB, value);
 8003c2a:	88fb      	ldrh	r3, [r7, #6]
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	b29b      	uxth	r3, r3
 8003c30:	7bfa      	ldrb	r2, [r7, #15]
 8003c32:	2183      	movs	r1, #131	; 0x83
 8003c34:	4618      	mov	r0, r3
 8003c36:	f001 f91b 	bl	8004e70 <MFX_IO_Write>

  /* Shunt 1 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt1Value >> 8);
 8003c3a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003c3c:	0a1b      	lsrs	r3, r3, #8
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT1_MSB, value);
 8003c42:	88fb      	ldrh	r3, [r7, #6]
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	7bfa      	ldrb	r2, [r7, #15]
 8003c4a:	2184      	movs	r1, #132	; 0x84
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f001 f90f 	bl	8004e70 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt1Value);
 8003c52:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003c54:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT1_LSB, value);
 8003c56:	88fb      	ldrh	r3, [r7, #6]
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	b29b      	uxth	r3, r3
 8003c5c:	7bfa      	ldrb	r2, [r7, #15]
 8003c5e:	2185      	movs	r1, #133	; 0x85
 8003c60:	4618      	mov	r0, r3
 8003c62:	f001 f905 	bl	8004e70 <MFX_IO_Write>

  /* Shunt 2 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt2Value >> 8);
 8003c66:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003c68:	0a1b      	lsrs	r3, r3, #8
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT2_MSB, value);
 8003c6e:	88fb      	ldrh	r3, [r7, #6]
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	7bfa      	ldrb	r2, [r7, #15]
 8003c76:	2186      	movs	r1, #134	; 0x86
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f001 f8f9 	bl	8004e70 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt2Value);
 8003c7e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003c80:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT2_LSB, value);
 8003c82:	88fb      	ldrh	r3, [r7, #6]
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	b29b      	uxth	r3, r3
 8003c88:	7bfa      	ldrb	r2, [r7, #15]
 8003c8a:	2187      	movs	r1, #135	; 0x87
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f001 f8ef 	bl	8004e70 <MFX_IO_Write>

  /* Shunt 3 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt3Value >> 8);
 8003c92:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003c94:	0a1b      	lsrs	r3, r3, #8
 8003c96:	b29b      	uxth	r3, r3
 8003c98:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT3_MSB, value);
 8003c9a:	88fb      	ldrh	r3, [r7, #6]
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	b29b      	uxth	r3, r3
 8003ca0:	7bfa      	ldrb	r2, [r7, #15]
 8003ca2:	2188      	movs	r1, #136	; 0x88
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f001 f8e3 	bl	8004e70 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt3Value);
 8003caa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003cac:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT3_LSB, value);
 8003cae:	88fb      	ldrh	r3, [r7, #6]
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	7bfa      	ldrb	r2, [r7, #15]
 8003cb6:	2189      	movs	r1, #137	; 0x89
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f001 f8d9 	bl	8004e70 <MFX_IO_Write>

  /* Shunt 4 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt4Value >> 8);
 8003cbe:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8003cc0:	0a1b      	lsrs	r3, r3, #8
 8003cc2:	b29b      	uxth	r3, r3
 8003cc4:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT4_MSB, value);
 8003cc6:	88fb      	ldrh	r3, [r7, #6]
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	b29b      	uxth	r3, r3
 8003ccc:	7bfa      	ldrb	r2, [r7, #15]
 8003cce:	218a      	movs	r1, #138	; 0x8a
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f001 f8cd 	bl	8004e70 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt4Value);
 8003cd6:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8003cd8:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT4_LSB, value);
 8003cda:	88fb      	ldrh	r3, [r7, #6]
 8003cdc:	b2db      	uxtb	r3, r3
 8003cde:	b29b      	uxth	r3, r3
 8003ce0:	7bfa      	ldrb	r2, [r7, #15]
 8003ce2:	218b      	movs	r1, #139	; 0x8b
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f001 f8c3 	bl	8004e70 <MFX_IO_Write>

  /* Shunt 0 stabilization delay */
  value = MfxIddConfig.Shunt0StabDelay;
 8003cea:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8003cec:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH0_STABILIZATION, value);
 8003cee:	88fb      	ldrh	r3, [r7, #6]
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	7bfa      	ldrb	r2, [r7, #15]
 8003cf6:	2190      	movs	r1, #144	; 0x90
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f001 f8b9 	bl	8004e70 <MFX_IO_Write>

  /* Shunt 1 stabilization delay */
  value = MfxIddConfig.Shunt1StabDelay;
 8003cfe:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8003d00:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH1_STABILIZATION, value);
 8003d02:	88fb      	ldrh	r3, [r7, #6]
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	7bfa      	ldrb	r2, [r7, #15]
 8003d0a:	2191      	movs	r1, #145	; 0x91
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f001 f8af 	bl	8004e70 <MFX_IO_Write>

  /* Shunt 2 stabilization delay */
  value = MfxIddConfig.Shunt2StabDelay;
 8003d12:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003d14:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH2_STABILIZATION, value);
 8003d16:	88fb      	ldrh	r3, [r7, #6]
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	b29b      	uxth	r3, r3
 8003d1c:	7bfa      	ldrb	r2, [r7, #15]
 8003d1e:	2192      	movs	r1, #146	; 0x92
 8003d20:	4618      	mov	r0, r3
 8003d22:	f001 f8a5 	bl	8004e70 <MFX_IO_Write>

  /* Shunt 3 stabilization delay */
  value = MfxIddConfig.Shunt3StabDelay;
 8003d26:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003d28:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH3_STABILIZATION, value);
 8003d2a:	88fb      	ldrh	r3, [r7, #6]
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	b29b      	uxth	r3, r3
 8003d30:	7bfa      	ldrb	r2, [r7, #15]
 8003d32:	2193      	movs	r1, #147	; 0x93
 8003d34:	4618      	mov	r0, r3
 8003d36:	f001 f89b 	bl	8004e70 <MFX_IO_Write>

  /* Shunt 4 stabilization delay */
  value = MfxIddConfig.Shunt4StabDelay;
 8003d3a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8003d3c:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH4_STABILIZATION, value);
 8003d3e:	88fb      	ldrh	r3, [r7, #6]
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	b29b      	uxth	r3, r3
 8003d44:	7bfa      	ldrb	r2, [r7, #15]
 8003d46:	2194      	movs	r1, #148	; 0x94
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f001 f891 	bl	8004e70 <MFX_IO_Write>

  /* Idd ampli gain value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.AmpliGain >> 8);
 8003d4e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003d50:	0a1b      	lsrs	r3, r3, #8
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_GAIN_MSB, value);
 8003d56:	88fb      	ldrh	r3, [r7, #6]
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	b29b      	uxth	r3, r3
 8003d5c:	7bfa      	ldrb	r2, [r7, #15]
 8003d5e:	218c      	movs	r1, #140	; 0x8c
 8003d60:	4618      	mov	r0, r3
 8003d62:	f001 f885 	bl	8004e70 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.AmpliGain);
 8003d66:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003d68:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_GAIN_LSB, value);
 8003d6a:	88fb      	ldrh	r3, [r7, #6]
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	7bfa      	ldrb	r2, [r7, #15]
 8003d72:	218d      	movs	r1, #141	; 0x8d
 8003d74:	4618      	mov	r0, r3
 8003d76:	f001 f87b 	bl	8004e70 <MFX_IO_Write>

  /* Idd VDD min value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.VddMin >> 8);
 8003d7a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003d7c:	0a1b      	lsrs	r3, r3, #8
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_VDD_MIN_MSB, value);
 8003d82:	88fb      	ldrh	r3, [r7, #6]
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	7bfa      	ldrb	r2, [r7, #15]
 8003d8a:	218e      	movs	r1, #142	; 0x8e
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f001 f86f 	bl	8004e70 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.VddMin);
 8003d92:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003d94:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_VDD_MIN_LSB, value);
 8003d96:	88fb      	ldrh	r3, [r7, #6]
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	b29b      	uxth	r3, r3
 8003d9c:	7bfa      	ldrb	r2, [r7, #15]
 8003d9e:	218f      	movs	r1, #143	; 0x8f
 8003da0:	4618      	mov	r0, r3
 8003da2:	f001 f865 	bl	8004e70 <MFX_IO_Write>

  /* Idd number of measurements */
  value = MfxIddConfig.MeasureNb;
 8003da6:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8003daa:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_NBR_OF_MEAS, value);
 8003dac:	88fb      	ldrh	r3, [r7, #6]
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	b29b      	uxth	r3, r3
 8003db2:	7bfa      	ldrb	r2, [r7, #15]
 8003db4:	2196      	movs	r1, #150	; 0x96
 8003db6:	4618      	mov	r0, r3
 8003db8:	f001 f85a 	bl	8004e70 <MFX_IO_Write>

  /* Idd delta delay configuration: unit and value */
  value = (MfxIddConfig.DeltaDelayUnit & MFXSTM32L152_IDD_DELTADELAY_UNIT) |
 8003dbc:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8003dc0:	b25b      	sxtb	r3, r3
 8003dc2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003dc6:	b25a      	sxtb	r2, r3
          (MfxIddConfig.DeltaDelayValue & MFXSTM32L152_IDD_DELTADELAY_VALUE);
 8003dc8:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8003dcc:	b25b      	sxtb	r3, r3
 8003dce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003dd2:	b25b      	sxtb	r3, r3
  value = (MfxIddConfig.DeltaDelayUnit & MFXSTM32L152_IDD_DELTADELAY_UNIT) |
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	b25b      	sxtb	r3, r3
 8003dd8:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_MEAS_DELTA_DELAY, value);
 8003dda:	88fb      	ldrh	r3, [r7, #6]
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	b29b      	uxth	r3, r3
 8003de0:	7bfa      	ldrb	r2, [r7, #15]
 8003de2:	2197      	movs	r1, #151	; 0x97
 8003de4:	4618      	mov	r0, r3
 8003de6:	f001 f843 	bl	8004e70 <MFX_IO_Write>

  /* Idd number of shut on board */
  value = MfxIddConfig.ShuntNbOnBoard;
 8003dea:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8003dee:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNTS_ON_BOARD, value);
 8003df0:	88fb      	ldrh	r3, [r7, #6]
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	7bfa      	ldrb	r2, [r7, #15]
 8003df8:	2198      	movs	r1, #152	; 0x98
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f001 f838 	bl	8004e70 <MFX_IO_Write>
}
 8003e00:	bf00      	nop
 8003e02:	3714      	adds	r7, #20
 8003e04:	46bd      	mov	sp, r7
 8003e06:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8003e0a:	b004      	add	sp, #16
 8003e0c:	4770      	bx	lr

08003e0e <mfxstm32l152_IDD_GetValue>:
  * @param  DeviceAddr: Device address on communication Bus
  * @param  ReadValue: Pointer on value to be read
  * @retval Idd value in 10 nA.
  */
void mfxstm32l152_IDD_GetValue(uint16_t DeviceAddr, uint32_t *ReadValue)
{
 8003e0e:	b580      	push	{r7, lr}
 8003e10:	b084      	sub	sp, #16
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	4603      	mov	r3, r0
 8003e16:	6039      	str	r1, [r7, #0]
 8003e18:	80fb      	strh	r3, [r7, #6]
  uint8_t  data[3];

  MFX_IO_ReadMultiple((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_VALUE_MSB, data, sizeof(data)) ;
 8003e1a:	88fb      	ldrh	r3, [r7, #6]
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	b298      	uxth	r0, r3
 8003e20:	f107 020c 	add.w	r2, r7, #12
 8003e24:	2303      	movs	r3, #3
 8003e26:	2114      	movs	r1, #20
 8003e28:	f001 f84a 	bl	8004ec0 <MFX_IO_ReadMultiple>

  /* Recompose Idd current value */
  *ReadValue = (data[0] << 16) | (data[1] << 8) | data[2];
 8003e2c:	7b3b      	ldrb	r3, [r7, #12]
 8003e2e:	041a      	lsls	r2, r3, #16
 8003e30:	7b7b      	ldrb	r3, [r7, #13]
 8003e32:	021b      	lsls	r3, r3, #8
 8003e34:	4313      	orrs	r3, r2
 8003e36:	7bba      	ldrb	r2, [r7, #14]
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	461a      	mov	r2, r3
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	601a      	str	r2, [r3, #0]

}
 8003e40:	bf00      	nop
 8003e42:	3710      	adds	r7, #16
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <mfxstm32l152_IDD_EnableIT>:
  * @brief  Configure mfx to enable Idd interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_IDD_EnableIT(uint16_t DeviceAddr)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b082      	sub	sp, #8
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	4603      	mov	r3, r0
 8003e50:	80fb      	strh	r3, [r7, #6]
  MFX_IO_ITConfig();
 8003e52:	f000 ffa7 	bl	8004da4 <MFX_IO_ITConfig>

  /* Enable global IDD interrupt source */
  mfxstm32l152_EnableITSource(DeviceAddr, MFXSTM32L152_IRQ_IDD);
 8003e56:	88fb      	ldrh	r3, [r7, #6]
 8003e58:	2102      	movs	r1, #2
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f7ff f944 	bl	80030e8 <mfxstm32l152_EnableITSource>
}
 8003e60:	bf00      	nop
 8003e62:	3708      	adds	r7, #8
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}

08003e68 <mfxstm32l152_IDD_ClearIT>:
  * @brief  Clear Idd global interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_IDD_ClearIT(uint16_t DeviceAddr)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b082      	sub	sp, #8
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	4603      	mov	r3, r0
 8003e70:	80fb      	strh	r3, [r7, #6]
  /* Clear the global IDD interrupt source */
  mfxstm32l152_ClearGlobalIT(DeviceAddr, MFXSTM32L152_IRQ_IDD);
 8003e72:	88fb      	ldrh	r3, [r7, #6]
 8003e74:	2102      	movs	r1, #2
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7ff f98f 	bl	800319a <mfxstm32l152_ClearGlobalIT>
}
 8003e7c:	bf00      	nop
 8003e7e:	3708      	adds	r7, #8
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}

08003e84 <mfxstm32l152_IDD_GetITStatus>:
  * @brief  get Idd interrupt status
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval IDD interrupts status
  */
uint8_t mfxstm32l152_IDD_GetITStatus(uint16_t DeviceAddr)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b082      	sub	sp, #8
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	80fb      	strh	r3, [r7, #6]
  /* Return IDD interrupt status */
  return(mfxstm32l152_GlobalITStatus(DeviceAddr, MFXSTM32L152_IRQ_IDD));
 8003e8e:	88fb      	ldrh	r3, [r7, #6]
 8003e90:	2102      	movs	r1, #2
 8003e92:	4618      	mov	r0, r3
 8003e94:	f7ff f96b 	bl	800316e <mfxstm32l152_GlobalITStatus>
 8003e98:	4603      	mov	r3, r0
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	3708      	adds	r7, #8
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}

08003ea2 <mfxstm32l152_IDD_DisableIT>:
  * @brief  disable Idd interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void mfxstm32l152_IDD_DisableIT(uint16_t DeviceAddr)
{
 8003ea2:	b580      	push	{r7, lr}
 8003ea4:	b082      	sub	sp, #8
 8003ea6:	af00      	add	r7, sp, #0
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	80fb      	strh	r3, [r7, #6]
  /* Disable global IDD interrupt source */
  mfxstm32l152_DisableITSource(DeviceAddr, MFXSTM32L152_IRQ_IDD);
 8003eac:	88fb      	ldrh	r3, [r7, #6]
 8003eae:	2102      	movs	r1, #2
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f7ff f938 	bl	8003126 <mfxstm32l152_DisableITSource>
}
 8003eb6:	bf00      	nop
 8003eb8:	3708      	adds	r7, #8
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}

08003ebe <mfxstm32l152_Error_ReadSrc>:
  * @brief  Read Error Source.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Error message code with error source
  */
uint8_t mfxstm32l152_Error_ReadSrc(uint16_t DeviceAddr)
{
 8003ebe:	b580      	push	{r7, lr}
 8003ec0:	b082      	sub	sp, #8
 8003ec2:	af00      	add	r7, sp, #0
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	80fb      	strh	r3, [r7, #6]
  /* Get the current source register value */
  return(MFX_IO_Read((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_ERROR_SRC));
 8003ec8:	88fb      	ldrh	r3, [r7, #6]
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	2103      	movs	r1, #3
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	f000 ffe1 	bl	8004e98 <MFX_IO_Read>
 8003ed6:	4603      	mov	r3, r0
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	3708      	adds	r7, #8
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <mfxstm32l152_Error_ReadMsg>:
  * @brief  Read Error Message
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Error message code with error source
  */
uint8_t mfxstm32l152_Error_ReadMsg(uint16_t DeviceAddr)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b082      	sub	sp, #8
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	80fb      	strh	r3, [r7, #6]
  /* Get the current message register value */
  return(MFX_IO_Read((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_ERROR_MSG));
 8003eea:	88fb      	ldrh	r3, [r7, #6]
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	b29b      	uxth	r3, r3
 8003ef0:	2104      	movs	r1, #4
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f000 ffd0 	bl	8004e98 <MFX_IO_Read>
 8003ef8:	4603      	mov	r3, r0
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3708      	adds	r7, #8
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}

08003f02 <mfxstm32l152_Error_EnableIT>:
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */

void mfxstm32l152_Error_EnableIT(uint16_t DeviceAddr)
{
 8003f02:	b580      	push	{r7, lr}
 8003f04:	b082      	sub	sp, #8
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	4603      	mov	r3, r0
 8003f0a:	80fb      	strh	r3, [r7, #6]
  MFX_IO_ITConfig();
 8003f0c:	f000 ff4a 	bl	8004da4 <MFX_IO_ITConfig>

  /* Enable global Error interrupt source */
  mfxstm32l152_EnableITSource(DeviceAddr, MFXSTM32L152_IRQ_ERROR);
 8003f10:	88fb      	ldrh	r3, [r7, #6]
 8003f12:	2104      	movs	r1, #4
 8003f14:	4618      	mov	r0, r3
 8003f16:	f7ff f8e7 	bl	80030e8 <mfxstm32l152_EnableITSource>
}
 8003f1a:	bf00      	nop
 8003f1c:	3708      	adds	r7, #8
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}

08003f22 <mfxstm32l152_Error_ClearIT>:
  * @brief  Clear Error global interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_Error_ClearIT(uint16_t DeviceAddr)
{
 8003f22:	b580      	push	{r7, lr}
 8003f24:	b082      	sub	sp, #8
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	4603      	mov	r3, r0
 8003f2a:	80fb      	strh	r3, [r7, #6]
  /* Clear the global Error interrupt source */
  mfxstm32l152_ClearGlobalIT(DeviceAddr, MFXSTM32L152_IRQ_ERROR);
 8003f2c:	88fb      	ldrh	r3, [r7, #6]
 8003f2e:	2104      	movs	r1, #4
 8003f30:	4618      	mov	r0, r3
 8003f32:	f7ff f932 	bl	800319a <mfxstm32l152_ClearGlobalIT>
}
 8003f36:	bf00      	nop
 8003f38:	3708      	adds	r7, #8
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}

08003f3e <mfxstm32l152_Error_GetITStatus>:
  * @brief  get Error interrupt status
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Error interrupts status
  */
uint8_t mfxstm32l152_Error_GetITStatus(uint16_t DeviceAddr)
{
 8003f3e:	b580      	push	{r7, lr}
 8003f40:	b082      	sub	sp, #8
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	4603      	mov	r3, r0
 8003f46:	80fb      	strh	r3, [r7, #6]
  /* Return Error interrupt status */
  return(mfxstm32l152_GlobalITStatus(DeviceAddr, MFXSTM32L152_IRQ_ERROR));
 8003f48:	88fb      	ldrh	r3, [r7, #6]
 8003f4a:	2104      	movs	r1, #4
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f7ff f90e 	bl	800316e <mfxstm32l152_GlobalITStatus>
 8003f52:	4603      	mov	r3, r0
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	3708      	adds	r7, #8
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}

08003f5c <mfxstm32l152_Error_DisableIT>:
  * @brief  disable Error interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void mfxstm32l152_Error_DisableIT(uint16_t DeviceAddr)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b082      	sub	sp, #8
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	4603      	mov	r3, r0
 8003f64:	80fb      	strh	r3, [r7, #6]
  /* Disable global Error interrupt source */
  mfxstm32l152_DisableITSource(DeviceAddr, MFXSTM32L152_IRQ_ERROR);
 8003f66:	88fb      	ldrh	r3, [r7, #6]
 8003f68:	2104      	movs	r1, #4
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f7ff f8db 	bl	8003126 <mfxstm32l152_DisableITSource>
}
 8003f70:	bf00      	nop
 8003f72:	3708      	adds	r7, #8
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}

08003f78 <mfxstm32l152_GetInstance>:
  *         and return its index
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t mfxstm32l152_GetInstance(uint16_t DeviceAddr)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b085      	sub	sp, #20
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	4603      	mov	r3, r0
 8003f80:	80fb      	strh	r3, [r7, #6]
  uint8_t idx;

  /* Check all the registered instances */
  for(idx = 0; idx < MFXSTM32L152_MAX_INSTANCE ; idx ++)
 8003f82:	2300      	movs	r3, #0
 8003f84:	73fb      	strb	r3, [r7, #15]
 8003f86:	e00b      	b.n	8003fa0 <mfxstm32l152_GetInstance+0x28>
  {
    if(mfxstm32l152[idx] == DeviceAddr)
 8003f88:	7bfb      	ldrb	r3, [r7, #15]
 8003f8a:	4a0a      	ldr	r2, [pc, #40]	; (8003fb4 <mfxstm32l152_GetInstance+0x3c>)
 8003f8c:	5cd3      	ldrb	r3, [r2, r3]
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	88fa      	ldrh	r2, [r7, #6]
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d101      	bne.n	8003f9a <mfxstm32l152_GetInstance+0x22>
    {
      return idx;
 8003f96:	7bfb      	ldrb	r3, [r7, #15]
 8003f98:	e006      	b.n	8003fa8 <mfxstm32l152_GetInstance+0x30>
  for(idx = 0; idx < MFXSTM32L152_MAX_INSTANCE ; idx ++)
 8003f9a:	7bfb      	ldrb	r3, [r7, #15]
 8003f9c:	3301      	adds	r3, #1
 8003f9e:	73fb      	strb	r3, [r7, #15]
 8003fa0:	7bfb      	ldrb	r3, [r7, #15]
 8003fa2:	2b02      	cmp	r3, #2
 8003fa4:	d9f0      	bls.n	8003f88 <mfxstm32l152_GetInstance+0x10>
    }
  }

  return 0xFF;
 8003fa6:	23ff      	movs	r3, #255	; 0xff
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3714      	adds	r7, #20
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr
 8003fb4:	2000035c 	.word	0x2000035c

08003fb8 <mfxstm32l152_ReleaseInstance>:
  * @brief  Release registered device instance
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of released device instance, 0xFF if not.
  */
static uint8_t mfxstm32l152_ReleaseInstance(uint16_t DeviceAddr)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b085      	sub	sp, #20
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	80fb      	strh	r3, [r7, #6]
  uint8_t idx;

  /* Check for all the registered instances */
  for(idx = 0; idx < MFXSTM32L152_MAX_INSTANCE ; idx ++)
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	73fb      	strb	r3, [r7, #15]
 8003fc6:	e00f      	b.n	8003fe8 <mfxstm32l152_ReleaseInstance+0x30>
  {
    if(mfxstm32l152[idx] == DeviceAddr)
 8003fc8:	7bfb      	ldrb	r3, [r7, #15]
 8003fca:	4a0c      	ldr	r2, [pc, #48]	; (8003ffc <mfxstm32l152_ReleaseInstance+0x44>)
 8003fcc:	5cd3      	ldrb	r3, [r2, r3]
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	88fa      	ldrh	r2, [r7, #6]
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d105      	bne.n	8003fe2 <mfxstm32l152_ReleaseInstance+0x2a>
    {
      mfxstm32l152[idx] = 0;
 8003fd6:	7bfb      	ldrb	r3, [r7, #15]
 8003fd8:	4a08      	ldr	r2, [pc, #32]	; (8003ffc <mfxstm32l152_ReleaseInstance+0x44>)
 8003fda:	2100      	movs	r1, #0
 8003fdc:	54d1      	strb	r1, [r2, r3]
      return idx;
 8003fde:	7bfb      	ldrb	r3, [r7, #15]
 8003fe0:	e006      	b.n	8003ff0 <mfxstm32l152_ReleaseInstance+0x38>
  for(idx = 0; idx < MFXSTM32L152_MAX_INSTANCE ; idx ++)
 8003fe2:	7bfb      	ldrb	r3, [r7, #15]
 8003fe4:	3301      	adds	r3, #1
 8003fe6:	73fb      	strb	r3, [r7, #15]
 8003fe8:	7bfb      	ldrb	r3, [r7, #15]
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	d9ec      	bls.n	8003fc8 <mfxstm32l152_ReleaseInstance+0x10>
    }
  }
  return 0xFF;
 8003fee:	23ff      	movs	r3, #255	; 0xff
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3714      	adds	r7, #20
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr
 8003ffc:	2000035c 	.word	0x2000035c

08004000 <mfxstm32l152_reg24_setPinValue>:
  * @param  PinPosition: Pin [0:23]
  * @param  PinValue: 0/1
  * @retval None
  */
void mfxstm32l152_reg24_setPinValue(uint16_t DeviceAddr, uint8_t RegisterAddr, uint32_t PinPosition, uint8_t PinValue )
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b084      	sub	sp, #16
 8004004:	af00      	add	r7, sp, #0
 8004006:	603a      	str	r2, [r7, #0]
 8004008:	461a      	mov	r2, r3
 800400a:	4603      	mov	r3, r0
 800400c:	80fb      	strh	r3, [r7, #6]
 800400e:	460b      	mov	r3, r1
 8004010:	717b      	strb	r3, [r7, #5]
 8004012:	4613      	mov	r3, r2
 8004014:	713b      	strb	r3, [r7, #4]
  uint8_t tmp = 0;
 8004016:	2300      	movs	r3, #0
 8004018:	73fb      	strb	r3, [r7, #15]
  uint8_t pin_0_7, pin_8_15, pin_16_23;

  pin_0_7   = PinPosition & 0x0000ff;
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	73bb      	strb	r3, [r7, #14]
  pin_8_15  = PinPosition >> 8;
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	0a1b      	lsrs	r3, r3, #8
 8004022:	737b      	strb	r3, [r7, #13]
  pin_8_15   = pin_8_15 & 0x00ff;
  pin_16_23 = PinPosition >> 16;
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	0c1b      	lsrs	r3, r3, #16
 8004028:	733b      	strb	r3, [r7, #12]

  if (pin_0_7)
 800402a:	7bbb      	ldrb	r3, [r7, #14]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d01e      	beq.n	800406e <mfxstm32l152_reg24_setPinValue+0x6e>
  {
    /* Get the current register value */
    tmp = MFX_IO_Read(DeviceAddr, RegisterAddr);
 8004030:	797a      	ldrb	r2, [r7, #5]
 8004032:	88fb      	ldrh	r3, [r7, #6]
 8004034:	4611      	mov	r1, r2
 8004036:	4618      	mov	r0, r3
 8004038:	f000 ff2e 	bl	8004e98 <MFX_IO_Read>
 800403c:	4603      	mov	r3, r0
 800403e:	73fb      	strb	r3, [r7, #15]

    /* Set the selected pin direction */
    if (PinValue != 0)
 8004040:	793b      	ldrb	r3, [r7, #4]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d004      	beq.n	8004050 <mfxstm32l152_reg24_setPinValue+0x50>
    {
      tmp |= (uint8_t)pin_0_7;
 8004046:	7bfa      	ldrb	r2, [r7, #15]
 8004048:	7bbb      	ldrb	r3, [r7, #14]
 800404a:	4313      	orrs	r3, r2
 800404c:	73fb      	strb	r3, [r7, #15]
 800404e:	e008      	b.n	8004062 <mfxstm32l152_reg24_setPinValue+0x62>
    }
    else
    {
      tmp &= ~(uint8_t)pin_0_7;
 8004050:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004054:	43db      	mvns	r3, r3
 8004056:	b25a      	sxtb	r2, r3
 8004058:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800405c:	4013      	ands	r3, r2
 800405e:	b25b      	sxtb	r3, r3
 8004060:	73fb      	strb	r3, [r7, #15]
    }

    /* Set the new register value */
    MFX_IO_Write(DeviceAddr, RegisterAddr, tmp);
 8004062:	7bfa      	ldrb	r2, [r7, #15]
 8004064:	7979      	ldrb	r1, [r7, #5]
 8004066:	88fb      	ldrh	r3, [r7, #6]
 8004068:	4618      	mov	r0, r3
 800406a:	f000 ff01 	bl	8004e70 <MFX_IO_Write>
  }

  if (pin_8_15)
 800406e:	7b7b      	ldrb	r3, [r7, #13]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d022      	beq.n	80040ba <mfxstm32l152_reg24_setPinValue+0xba>
  {
    /* Get the current register value */
    tmp = MFX_IO_Read(DeviceAddr, RegisterAddr+1);
 8004074:	797b      	ldrb	r3, [r7, #5]
 8004076:	3301      	adds	r3, #1
 8004078:	b2da      	uxtb	r2, r3
 800407a:	88fb      	ldrh	r3, [r7, #6]
 800407c:	4611      	mov	r1, r2
 800407e:	4618      	mov	r0, r3
 8004080:	f000 ff0a 	bl	8004e98 <MFX_IO_Read>
 8004084:	4603      	mov	r3, r0
 8004086:	73fb      	strb	r3, [r7, #15]

    /* Set the selected pin direction */
    if (PinValue != 0)
 8004088:	793b      	ldrb	r3, [r7, #4]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d004      	beq.n	8004098 <mfxstm32l152_reg24_setPinValue+0x98>
    {
      tmp |= (uint8_t)pin_8_15;
 800408e:	7bfa      	ldrb	r2, [r7, #15]
 8004090:	7b7b      	ldrb	r3, [r7, #13]
 8004092:	4313      	orrs	r3, r2
 8004094:	73fb      	strb	r3, [r7, #15]
 8004096:	e008      	b.n	80040aa <mfxstm32l152_reg24_setPinValue+0xaa>
    }
    else
    {
      tmp &= ~(uint8_t)pin_8_15;
 8004098:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800409c:	43db      	mvns	r3, r3
 800409e:	b25a      	sxtb	r2, r3
 80040a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040a4:	4013      	ands	r3, r2
 80040a6:	b25b      	sxtb	r3, r3
 80040a8:	73fb      	strb	r3, [r7, #15]
    }

    /* Set the new register value */
    MFX_IO_Write(DeviceAddr, RegisterAddr+1, tmp);
 80040aa:	797b      	ldrb	r3, [r7, #5]
 80040ac:	3301      	adds	r3, #1
 80040ae:	b2d9      	uxtb	r1, r3
 80040b0:	7bfa      	ldrb	r2, [r7, #15]
 80040b2:	88fb      	ldrh	r3, [r7, #6]
 80040b4:	4618      	mov	r0, r3
 80040b6:	f000 fedb 	bl	8004e70 <MFX_IO_Write>
  }

  if (pin_16_23)
 80040ba:	7b3b      	ldrb	r3, [r7, #12]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d022      	beq.n	8004106 <mfxstm32l152_reg24_setPinValue+0x106>
  {
    /* Get the current register value */
    tmp = MFX_IO_Read(DeviceAddr, RegisterAddr+2);
 80040c0:	797b      	ldrb	r3, [r7, #5]
 80040c2:	3302      	adds	r3, #2
 80040c4:	b2da      	uxtb	r2, r3
 80040c6:	88fb      	ldrh	r3, [r7, #6]
 80040c8:	4611      	mov	r1, r2
 80040ca:	4618      	mov	r0, r3
 80040cc:	f000 fee4 	bl	8004e98 <MFX_IO_Read>
 80040d0:	4603      	mov	r3, r0
 80040d2:	73fb      	strb	r3, [r7, #15]

    /* Set the selected pin direction */
    if (PinValue != 0)
 80040d4:	793b      	ldrb	r3, [r7, #4]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d004      	beq.n	80040e4 <mfxstm32l152_reg24_setPinValue+0xe4>
    {
      tmp |= (uint8_t)pin_16_23;
 80040da:	7bfa      	ldrb	r2, [r7, #15]
 80040dc:	7b3b      	ldrb	r3, [r7, #12]
 80040de:	4313      	orrs	r3, r2
 80040e0:	73fb      	strb	r3, [r7, #15]
 80040e2:	e008      	b.n	80040f6 <mfxstm32l152_reg24_setPinValue+0xf6>
    }
    else
    {
      tmp &= ~(uint8_t)pin_16_23;
 80040e4:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80040e8:	43db      	mvns	r3, r3
 80040ea:	b25a      	sxtb	r2, r3
 80040ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040f0:	4013      	ands	r3, r2
 80040f2:	b25b      	sxtb	r3, r3
 80040f4:	73fb      	strb	r3, [r7, #15]
    }

    /* Set the new register value */
    MFX_IO_Write(DeviceAddr, RegisterAddr+2, tmp);
 80040f6:	797b      	ldrb	r3, [r7, #5]
 80040f8:	3302      	adds	r3, #2
 80040fa:	b2d9      	uxtb	r1, r3
 80040fc:	7bfa      	ldrb	r2, [r7, #15]
 80040fe:	88fb      	ldrh	r3, [r7, #6]
 8004100:	4618      	mov	r0, r3
 8004102:	f000 feb5 	bl	8004e70 <MFX_IO_Write>
  }
}
 8004106:	bf00      	nop
 8004108:	3710      	adds	r7, #16
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}

0800410e <ST7789H2_Init>:
  * @brief  Initialize the st7789h2 LCD Component.
  * @param  None
  * @retval None
  */
void ST7789H2_Init(void)
{
 800410e:	b580      	push	{r7, lr}
 8004110:	b084      	sub	sp, #16
 8004112:	af00      	add	r7, sp, #0
  uint8_t   parameter[14];
  
  /* Initialize st7789h2 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8004114:	f000 fff6 	bl	8005104 <LCD_IO_Init>
  /* Sleep In Command */ 
  ST7789H2_WriteReg(ST7789H2_SLEEP_IN, (uint8_t*)NULL, 0); 
 8004118:	2200      	movs	r2, #0
 800411a:	2100      	movs	r1, #0
 800411c:	2010      	movs	r0, #16
 800411e:	f000 f9e4 	bl	80044ea <ST7789H2_WriteReg>
  /* Wait for 10ms */
  LCD_IO_Delay(10);  
 8004122:	200a      	movs	r0, #10
 8004124:	f001 f815 	bl	8005152 <LCD_IO_Delay>
  
  /* SW Reset Command */
  ST7789H2_WriteReg(0x01, (uint8_t*)NULL, 0); 
 8004128:	2200      	movs	r2, #0
 800412a:	2100      	movs	r1, #0
 800412c:	2001      	movs	r0, #1
 800412e:	f000 f9dc 	bl	80044ea <ST7789H2_WriteReg>
  /* Wait for 200ms */
  LCD_IO_Delay(200);
 8004132:	20c8      	movs	r0, #200	; 0xc8
 8004134:	f001 f80d 	bl	8005152 <LCD_IO_Delay>
  
  /* Sleep Out Command */
  ST7789H2_WriteReg(ST7789H2_SLEEP_OUT, (uint8_t*)NULL, 0); 
 8004138:	2200      	movs	r2, #0
 800413a:	2100      	movs	r1, #0
 800413c:	2011      	movs	r0, #17
 800413e:	f000 f9d4 	bl	80044ea <ST7789H2_WriteReg>
  /* Wait for 120ms */
  LCD_IO_Delay(120); 
 8004142:	2078      	movs	r0, #120	; 0x78
 8004144:	f001 f805 	bl	8005152 <LCD_IO_Delay>

  /* Normal display for Driver Down side */
  parameter[0] = 0x00;     
 8004148:	2300      	movs	r3, #0
 800414a:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_NORMAL_DISPLAY, parameter, 1);
 800414c:	463b      	mov	r3, r7
 800414e:	2201      	movs	r2, #1
 8004150:	4619      	mov	r1, r3
 8004152:	2036      	movs	r0, #54	; 0x36
 8004154:	f000 f9c9 	bl	80044ea <ST7789H2_WriteReg>
 
  /* Color mode 16bits/pixel */
  parameter[0] = 0x05;     
 8004158:	2305      	movs	r3, #5
 800415a:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_COLOR_MODE, parameter, 1);
 800415c:	463b      	mov	r3, r7
 800415e:	2201      	movs	r2, #1
 8004160:	4619      	mov	r1, r3
 8004162:	203a      	movs	r0, #58	; 0x3a
 8004164:	f000 f9c1 	bl	80044ea <ST7789H2_WriteReg>
  
  /* Display inversion On */
  ST7789H2_WriteReg(ST7789H2_DISPLAY_INVERSION, (uint8_t*)NULL, 0);     
 8004168:	2200      	movs	r2, #0
 800416a:	2100      	movs	r1, #0
 800416c:	2021      	movs	r0, #33	; 0x21
 800416e:	f000 f9bc 	bl	80044ea <ST7789H2_WriteReg>
  
  /* Set Column address CASET */  
  parameter[0] = 0x00;
 8004172:	2300      	movs	r3, #0
 8004174:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x00;
 8004176:	2300      	movs	r3, #0
 8004178:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x00;
 800417a:	2300      	movs	r3, #0
 800417c:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0xEF;
 800417e:	23ef      	movs	r3, #239	; 0xef
 8004180:	70fb      	strb	r3, [r7, #3]
  ST7789H2_WriteReg(ST7789H2_CASET, parameter, 4);
 8004182:	463b      	mov	r3, r7
 8004184:	2204      	movs	r2, #4
 8004186:	4619      	mov	r1, r3
 8004188:	202a      	movs	r0, #42	; 0x2a
 800418a:	f000 f9ae 	bl	80044ea <ST7789H2_WriteReg>
  /* Set Row address RASET */  
  parameter[0] = 0x00;
 800418e:	2300      	movs	r3, #0
 8004190:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x00;
 8004192:	2300      	movs	r3, #0
 8004194:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x00;
 8004196:	2300      	movs	r3, #0
 8004198:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0xEF;
 800419a:	23ef      	movs	r3, #239	; 0xef
 800419c:	70fb      	strb	r3, [r7, #3]
  ST7789H2_WriteReg(ST7789H2_RASET, parameter, 4);
 800419e:	463b      	mov	r3, r7
 80041a0:	2204      	movs	r2, #4
 80041a2:	4619      	mov	r1, r3
 80041a4:	202b      	movs	r0, #43	; 0x2b
 80041a6:	f000 f9a0 	bl	80044ea <ST7789H2_WriteReg>

  /*--------------- ST7789H2 Frame rate setting -------------------------------*/
  /* PORCH control setting */      
  parameter[0] = 0x0C;
 80041aa:	230c      	movs	r3, #12
 80041ac:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x0C;
 80041ae:	230c      	movs	r3, #12
 80041b0:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x00;
 80041b2:	2300      	movs	r3, #0
 80041b4:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0x33;
 80041b6:	2333      	movs	r3, #51	; 0x33
 80041b8:	70fb      	strb	r3, [r7, #3]
  parameter[4] = 0x33; 
 80041ba:	2333      	movs	r3, #51	; 0x33
 80041bc:	713b      	strb	r3, [r7, #4]
  ST7789H2_WriteReg(ST7789H2_PORCH_CTRL, parameter, 5);
 80041be:	463b      	mov	r3, r7
 80041c0:	2205      	movs	r2, #5
 80041c2:	4619      	mov	r1, r3
 80041c4:	20b2      	movs	r0, #178	; 0xb2
 80041c6:	f000 f990 	bl	80044ea <ST7789H2_WriteReg>
  
  /* GATE control setting */
  parameter[0] = 0x35; 
 80041ca:	2335      	movs	r3, #53	; 0x35
 80041cc:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_GATE_CTRL, parameter, 1);
 80041ce:	463b      	mov	r3, r7
 80041d0:	2201      	movs	r2, #1
 80041d2:	4619      	mov	r1, r3
 80041d4:	20b7      	movs	r0, #183	; 0xb7
 80041d6:	f000 f988 	bl	80044ea <ST7789H2_WriteReg>
  
  /*--------------- ST7789H2 Power setting ------------------------------------*/
  /* VCOM setting */ 
  parameter[0] = 0x1F; 
 80041da:	231f      	movs	r3, #31
 80041dc:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_VCOM_SET, parameter, 1); 
 80041de:	463b      	mov	r3, r7
 80041e0:	2201      	movs	r2, #1
 80041e2:	4619      	mov	r1, r3
 80041e4:	20bb      	movs	r0, #187	; 0xbb
 80041e6:	f000 f980 	bl	80044ea <ST7789H2_WriteReg>
  
  /* LCM Control setting */ 
  parameter[0] = 0x2C; 
 80041ea:	232c      	movs	r3, #44	; 0x2c
 80041ec:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_LCM_CTRL, parameter, 1);
 80041ee:	463b      	mov	r3, r7
 80041f0:	2201      	movs	r2, #1
 80041f2:	4619      	mov	r1, r3
 80041f4:	20c0      	movs	r0, #192	; 0xc0
 80041f6:	f000 f978 	bl	80044ea <ST7789H2_WriteReg>
  
  /* VDV and VRH Command Enable */ 
  parameter[0] = 0x01;
 80041fa:	2301      	movs	r3, #1
 80041fc:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0xC3;
 80041fe:	23c3      	movs	r3, #195	; 0xc3
 8004200:	707b      	strb	r3, [r7, #1]
  ST7789H2_WriteReg(ST7789H2_VDV_VRH_EN, parameter, 2);
 8004202:	463b      	mov	r3, r7
 8004204:	2202      	movs	r2, #2
 8004206:	4619      	mov	r1, r3
 8004208:	20c2      	movs	r0, #194	; 0xc2
 800420a:	f000 f96e 	bl	80044ea <ST7789H2_WriteReg>
  
  /* VDV Set */ 
  parameter[0] = 0x20; 
 800420e:	2320      	movs	r3, #32
 8004210:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_VDV_SET, parameter, 1); 
 8004212:	463b      	mov	r3, r7
 8004214:	2201      	movs	r2, #1
 8004216:	4619      	mov	r1, r3
 8004218:	20c4      	movs	r0, #196	; 0xc4
 800421a:	f000 f966 	bl	80044ea <ST7789H2_WriteReg>
  
  /* Frame Rate Control in normal mode */ 
  parameter[0] = 0x0F; 
 800421e:	230f      	movs	r3, #15
 8004220:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_FR_CTRL, parameter, 1); 
 8004222:	463b      	mov	r3, r7
 8004224:	2201      	movs	r2, #1
 8004226:	4619      	mov	r1, r3
 8004228:	20c6      	movs	r0, #198	; 0xc6
 800422a:	f000 f95e 	bl	80044ea <ST7789H2_WriteReg>
  
  /* Power Control */     
  parameter[0] = 0xA4;
 800422e:	23a4      	movs	r3, #164	; 0xa4
 8004230:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0xA1;
 8004232:	23a1      	movs	r3, #161	; 0xa1
 8004234:	707b      	strb	r3, [r7, #1]
  ST7789H2_WriteReg(ST7789H2_POWER_CTRL, parameter, 2); 
 8004236:	463b      	mov	r3, r7
 8004238:	2202      	movs	r2, #2
 800423a:	4619      	mov	r1, r3
 800423c:	20d0      	movs	r0, #208	; 0xd0
 800423e:	f000 f954 	bl	80044ea <ST7789H2_WriteReg>
  
  /*--------------- ST7789H2 Gamma setting ------------------------------------*/
  /* Positive Voltage Gamma Control */ 
  parameter[0] = 0xD0;
 8004242:	23d0      	movs	r3, #208	; 0xd0
 8004244:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x08;
 8004246:	2308      	movs	r3, #8
 8004248:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x11;
 800424a:	2311      	movs	r3, #17
 800424c:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0x08;
 800424e:	2308      	movs	r3, #8
 8004250:	70fb      	strb	r3, [r7, #3]
  parameter[4] = 0x0C;
 8004252:	230c      	movs	r3, #12
 8004254:	713b      	strb	r3, [r7, #4]
  parameter[5] = 0x15;
 8004256:	2315      	movs	r3, #21
 8004258:	717b      	strb	r3, [r7, #5]
  parameter[6] = 0x39;
 800425a:	2339      	movs	r3, #57	; 0x39
 800425c:	71bb      	strb	r3, [r7, #6]
  parameter[7] = 0x33;
 800425e:	2333      	movs	r3, #51	; 0x33
 8004260:	71fb      	strb	r3, [r7, #7]
  parameter[8] = 0x50;
 8004262:	2350      	movs	r3, #80	; 0x50
 8004264:	723b      	strb	r3, [r7, #8]
  parameter[9] = 0x36;
 8004266:	2336      	movs	r3, #54	; 0x36
 8004268:	727b      	strb	r3, [r7, #9]
  parameter[10] = 0x13;
 800426a:	2313      	movs	r3, #19
 800426c:	72bb      	strb	r3, [r7, #10]
  parameter[11] = 0x14;
 800426e:	2314      	movs	r3, #20
 8004270:	72fb      	strb	r3, [r7, #11]
  parameter[12] = 0x29;
 8004272:	2329      	movs	r3, #41	; 0x29
 8004274:	733b      	strb	r3, [r7, #12]
  parameter[13] = 0x2D;
 8004276:	232d      	movs	r3, #45	; 0x2d
 8004278:	737b      	strb	r3, [r7, #13]
  ST7789H2_WriteReg(ST7789H2_PV_GAMMA_CTRL, parameter, 14); 
 800427a:	463b      	mov	r3, r7
 800427c:	220e      	movs	r2, #14
 800427e:	4619      	mov	r1, r3
 8004280:	20e0      	movs	r0, #224	; 0xe0
 8004282:	f000 f932 	bl	80044ea <ST7789H2_WriteReg>
  
  /* Negative Voltage Gamma Control */     
  parameter[0] = 0xD0;
 8004286:	23d0      	movs	r3, #208	; 0xd0
 8004288:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x08;
 800428a:	2308      	movs	r3, #8
 800428c:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x10;
 800428e:	2310      	movs	r3, #16
 8004290:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0x08;
 8004292:	2308      	movs	r3, #8
 8004294:	70fb      	strb	r3, [r7, #3]
  parameter[4] = 0x06;
 8004296:	2306      	movs	r3, #6
 8004298:	713b      	strb	r3, [r7, #4]
  parameter[5] = 0x06;
 800429a:	2306      	movs	r3, #6
 800429c:	717b      	strb	r3, [r7, #5]
  parameter[6] = 0x39;
 800429e:	2339      	movs	r3, #57	; 0x39
 80042a0:	71bb      	strb	r3, [r7, #6]
  parameter[7] = 0x44;
 80042a2:	2344      	movs	r3, #68	; 0x44
 80042a4:	71fb      	strb	r3, [r7, #7]
  parameter[8] = 0x51;
 80042a6:	2351      	movs	r3, #81	; 0x51
 80042a8:	723b      	strb	r3, [r7, #8]
  parameter[9] = 0x0B;
 80042aa:	230b      	movs	r3, #11
 80042ac:	727b      	strb	r3, [r7, #9]
  parameter[10] = 0x16;
 80042ae:	2316      	movs	r3, #22
 80042b0:	72bb      	strb	r3, [r7, #10]
  parameter[11] = 0x14;
 80042b2:	2314      	movs	r3, #20
 80042b4:	72fb      	strb	r3, [r7, #11]
  parameter[12] = 0x2F;
 80042b6:	232f      	movs	r3, #47	; 0x2f
 80042b8:	733b      	strb	r3, [r7, #12]
  parameter[13] = 0x31;
 80042ba:	2331      	movs	r3, #49	; 0x31
 80042bc:	737b      	strb	r3, [r7, #13]
  ST7789H2_WriteReg(ST7789H2_NV_GAMMA_CTRL, parameter, 14); 
 80042be:	463b      	mov	r3, r7
 80042c0:	220e      	movs	r2, #14
 80042c2:	4619      	mov	r1, r3
 80042c4:	20e1      	movs	r0, #225	; 0xe1
 80042c6:	f000 f910 	bl	80044ea <ST7789H2_WriteReg>
  
  /* Display ON command */
  ST7789H2_DisplayOn();  
 80042ca:	f000 f847 	bl	800435c <ST7789H2_DisplayOn>
  
  /* Tearing Effect Line On: Option (00h:VSYNC Interface OFF, 01h:VSYNC Interface ON) */
  parameter[0] = 0x00;     
 80042ce:	2300      	movs	r3, #0
 80042d0:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_TEARING_EFFECT, parameter, 1);
 80042d2:	463b      	mov	r3, r7
 80042d4:	2201      	movs	r2, #1
 80042d6:	4619      	mov	r1, r3
 80042d8:	2035      	movs	r0, #53	; 0x35
 80042da:	f000 f906 	bl	80044ea <ST7789H2_WriteReg>

}
 80042de:	bf00      	nop
 80042e0:	3710      	adds	r7, #16
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}

080042e6 <ST7789H2_SetOrientation>:
  * @param  orientation: ST7789H2_ORIENTATION_PORTRAIT, ST7789H2_ORIENTATION_LANDSCAPE
  *                      or ST7789H2_ORIENTATION_LANDSCAPE_ROT180  
  * @retval None
  */
void ST7789H2_SetOrientation(uint32_t orientation)
{
 80042e6:	b580      	push	{r7, lr}
 80042e8:	b084      	sub	sp, #16
 80042ea:	af00      	add	r7, sp, #0
 80042ec:	6078      	str	r0, [r7, #4]
  uint8_t   parameter[6];

  if(orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d102      	bne.n	80042fa <ST7789H2_SetOrientation+0x14>
  {
    parameter[0] = 0x00;     
 80042f4:	2300      	movs	r3, #0
 80042f6:	723b      	strb	r3, [r7, #8]
 80042f8:	e025      	b.n	8004346 <ST7789H2_SetOrientation+0x60>
  }
  else if(orientation == ST7789H2_ORIENTATION_LANDSCAPE_ROT180)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2b02      	cmp	r3, #2
 80042fe:	d120      	bne.n	8004342 <ST7789H2_SetOrientation+0x5c>
  {
    /* Vertical Scrolling Definition */
    /* TFA describes the Top Fixed Area */
    parameter[0] = 0x00;
 8004300:	2300      	movs	r3, #0
 8004302:	723b      	strb	r3, [r7, #8]
    parameter[1] = 0x00;
 8004304:	2300      	movs	r3, #0
 8004306:	727b      	strb	r3, [r7, #9]
    /* VSA describes the height of the Vertical Scrolling Area */
    parameter[2] = 0x01;
 8004308:	2301      	movs	r3, #1
 800430a:	72bb      	strb	r3, [r7, #10]
    parameter[3] = 0xF0;
 800430c:	23f0      	movs	r3, #240	; 0xf0
 800430e:	72fb      	strb	r3, [r7, #11]
    /* BFA describes the Bottom Fixed Area */
    parameter[4] = 0x00;
 8004310:	2300      	movs	r3, #0
 8004312:	733b      	strb	r3, [r7, #12]
    parameter[5] = 0x00; 
 8004314:	2300      	movs	r3, #0
 8004316:	737b      	strb	r3, [r7, #13]
    ST7789H2_WriteReg(ST7789H2_VSCRDEF, parameter, 6);
 8004318:	f107 0308 	add.w	r3, r7, #8
 800431c:	2206      	movs	r2, #6
 800431e:	4619      	mov	r1, r3
 8004320:	2033      	movs	r0, #51	; 0x33
 8004322:	f000 f8e2 	bl	80044ea <ST7789H2_WriteReg>

    /* Vertical Scroll Start Address of RAM */
    /* GRAM row nbr (320) - Display row nbr (240) = 80 = 0x50 */
    parameter[0] = 0x00;
 8004326:	2300      	movs	r3, #0
 8004328:	723b      	strb	r3, [r7, #8]
    parameter[1] = 0x50;
 800432a:	2350      	movs	r3, #80	; 0x50
 800432c:	727b      	strb	r3, [r7, #9]
    ST7789H2_WriteReg(ST7789H2_VSCSAD, parameter, 2);
 800432e:	f107 0308 	add.w	r3, r7, #8
 8004332:	2202      	movs	r2, #2
 8004334:	4619      	mov	r1, r3
 8004336:	2037      	movs	r0, #55	; 0x37
 8004338:	f000 f8d7 	bl	80044ea <ST7789H2_WriteReg>
    
    parameter[0] = 0xC0; 
 800433c:	23c0      	movs	r3, #192	; 0xc0
 800433e:	723b      	strb	r3, [r7, #8]
 8004340:	e001      	b.n	8004346 <ST7789H2_SetOrientation+0x60>
  }
  else
  {
    parameter[0] = 0x60;     
 8004342:	2360      	movs	r3, #96	; 0x60
 8004344:	723b      	strb	r3, [r7, #8]
  }
  ST7789H2_WriteReg(ST7789H2_NORMAL_DISPLAY, parameter, 1);
 8004346:	f107 0308 	add.w	r3, r7, #8
 800434a:	2201      	movs	r2, #1
 800434c:	4619      	mov	r1, r3
 800434e:	2036      	movs	r0, #54	; 0x36
 8004350:	f000 f8cb 	bl	80044ea <ST7789H2_WriteReg>
}
 8004354:	bf00      	nop
 8004356:	3710      	adds	r7, #16
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}

0800435c <ST7789H2_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ST7789H2_DisplayOn(void)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	af00      	add	r7, sp, #0
  /* Display ON command */
  ST7789H2_WriteReg(ST7789H2_DISPLAY_ON, (uint8_t*)NULL, 0);
 8004360:	2200      	movs	r2, #0
 8004362:	2100      	movs	r1, #0
 8004364:	2029      	movs	r0, #41	; 0x29
 8004366:	f000 f8c0 	bl	80044ea <ST7789H2_WriteReg>

  /* Sleep Out command */
  ST7789H2_WriteReg(ST7789H2_SLEEP_OUT, (uint8_t*)NULL, 0);
 800436a:	2200      	movs	r2, #0
 800436c:	2100      	movs	r1, #0
 800436e:	2011      	movs	r0, #17
 8004370:	f000 f8bb 	bl	80044ea <ST7789H2_WriteReg>
}
 8004374:	bf00      	nop
 8004376:	bd80      	pop	{r7, pc}

08004378 <ST7789H2_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ST7789H2_DisplayOff(void)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b082      	sub	sp, #8
 800437c:	af00      	add	r7, sp, #0
  uint8_t   parameter[1];
  parameter[0] = 0xFE;
 800437e:	23fe      	movs	r3, #254	; 0xfe
 8004380:	713b      	strb	r3, [r7, #4]
  /* Display OFF command */
  ST7789H2_WriteReg(ST7789H2_DISPLAY_OFF, parameter, 1);  
 8004382:	1d3b      	adds	r3, r7, #4
 8004384:	2201      	movs	r2, #1
 8004386:	4619      	mov	r1, r3
 8004388:	20bd      	movs	r0, #189	; 0xbd
 800438a:	f000 f8ae 	bl	80044ea <ST7789H2_WriteReg>
  /* Sleep In Command */
  ST7789H2_WriteReg(ST7789H2_SLEEP_IN, (uint8_t*)NULL, 0); 
 800438e:	2200      	movs	r2, #0
 8004390:	2100      	movs	r1, #0
 8004392:	2010      	movs	r0, #16
 8004394:	f000 f8a9 	bl	80044ea <ST7789H2_WriteReg>
  /* Wait for 10ms */
  LCD_IO_Delay(10);  
 8004398:	200a      	movs	r0, #10
 800439a:	f000 feda 	bl	8005152 <LCD_IO_Delay>
}
 800439e:	bf00      	nop
 80043a0:	3708      	adds	r7, #8
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}

080043a6 <ST7789H2_GetLcdPixelWidth>:
  * @brief  Get the LCD pixel Width.
  * @param  None
  * @retval The Lcd Pixel Width
  */
uint16_t ST7789H2_GetLcdPixelWidth(void)
{
 80043a6:	b480      	push	{r7}
 80043a8:	af00      	add	r7, sp, #0
 return (uint16_t)ST7789H2_LCD_PIXEL_WIDTH;
 80043aa:	23f0      	movs	r3, #240	; 0xf0
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr

080043b6 <ST7789H2_GetLcdPixelHeight>:
  * @brief  Get the LCD pixel Height.
  * @param  None
  * @retval The Lcd Pixel Height
  */
uint16_t ST7789H2_GetLcdPixelHeight(void)
{
 80043b6:	b480      	push	{r7}
 80043b8:	af00      	add	r7, sp, #0
 return (uint16_t)ST7789H2_LCD_PIXEL_HEIGHT;
 80043ba:	23f0      	movs	r3, #240	; 0xf0
}
 80043bc:	4618      	mov	r0, r3
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr

080043c6 <ST7789H2_ReadID>:
  * @brief  Get the st7789h2 ID.
  * @param  None
  * @retval The st7789h2 ID 
  */
uint16_t ST7789H2_ReadID(void)
{
 80043c6:	b580      	push	{r7, lr}
 80043c8:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 80043ca:	f000 fe9b 	bl	8005104 <LCD_IO_Init>
  
  return ST7789H2_ReadReg(ST7789H2_LCD_ID);
 80043ce:	2004      	movs	r0, #4
 80043d0:	f000 f8ae 	bl	8004530 <ST7789H2_ReadReg>
 80043d4:	4603      	mov	r3, r0
 80043d6:	b29b      	uxth	r3, r3
}
 80043d8:	4618      	mov	r0, r3
 80043da:	bd80      	pop	{r7, pc}

080043dc <ST7789H2_SetCursor>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval None
  */
void ST7789H2_SetCursor(uint16_t Xpos, uint16_t Ypos)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b084      	sub	sp, #16
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	4603      	mov	r3, r0
 80043e4:	460a      	mov	r2, r1
 80043e6:	80fb      	strh	r3, [r7, #6]
 80043e8:	4613      	mov	r3, r2
 80043ea:	80bb      	strh	r3, [r7, #4]
  uint8_t   parameter[4];
  /* CASET: Comumn Addrses Set */
  parameter[0] = 0x00;     
 80043ec:	2300      	movs	r3, #0
 80043ee:	733b      	strb	r3, [r7, #12]
  parameter[1] = 0x00 + Xpos;
 80043f0:	88fb      	ldrh	r3, [r7, #6]
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	737b      	strb	r3, [r7, #13]
  parameter[2] = 0x00;
 80043f6:	2300      	movs	r3, #0
 80043f8:	73bb      	strb	r3, [r7, #14]
  parameter[3] = 0xEF + Xpos;
 80043fa:	88fb      	ldrh	r3, [r7, #6]
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	3b11      	subs	r3, #17
 8004400:	b2db      	uxtb	r3, r3
 8004402:	73fb      	strb	r3, [r7, #15]
  ST7789H2_WriteReg(ST7789H2_CASET, parameter, 4);
 8004404:	f107 030c 	add.w	r3, r7, #12
 8004408:	2204      	movs	r2, #4
 800440a:	4619      	mov	r1, r3
 800440c:	202a      	movs	r0, #42	; 0x2a
 800440e:	f000 f86c 	bl	80044ea <ST7789H2_WriteReg>
  /* RASET: Row Addrses Set */  
  parameter[0] = 0x00;
 8004412:	2300      	movs	r3, #0
 8004414:	733b      	strb	r3, [r7, #12]
  parameter[1] = 0x00 + Ypos;
 8004416:	88bb      	ldrh	r3, [r7, #4]
 8004418:	b2db      	uxtb	r3, r3
 800441a:	737b      	strb	r3, [r7, #13]
  parameter[2] = 0x00;
 800441c:	2300      	movs	r3, #0
 800441e:	73bb      	strb	r3, [r7, #14]
  parameter[3] = 0xEF + Ypos;
 8004420:	88bb      	ldrh	r3, [r7, #4]
 8004422:	b2db      	uxtb	r3, r3
 8004424:	3b11      	subs	r3, #17
 8004426:	b2db      	uxtb	r3, r3
 8004428:	73fb      	strb	r3, [r7, #15]
  ST7789H2_WriteReg(ST7789H2_RASET, parameter, 4);
 800442a:	f107 030c 	add.w	r3, r7, #12
 800442e:	2204      	movs	r2, #4
 8004430:	4619      	mov	r1, r3
 8004432:	202b      	movs	r0, #43	; 0x2b
 8004434:	f000 f859 	bl	80044ea <ST7789H2_WriteReg>
}
 8004438:	bf00      	nop
 800443a:	3710      	adds	r7, #16
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}

08004440 <ST7789H2_WritePixel>:
  * @param  Ypos: specifies the Y position.
  * @param  RGBCode: the RGB pixel color in RGB565 format
  * @retval None
  */
void ST7789H2_WritePixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGBCode)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b082      	sub	sp, #8
 8004444:	af00      	add	r7, sp, #0
 8004446:	4603      	mov	r3, r0
 8004448:	80fb      	strh	r3, [r7, #6]
 800444a:	460b      	mov	r3, r1
 800444c:	80bb      	strh	r3, [r7, #4]
 800444e:	4613      	mov	r3, r2
 8004450:	807b      	strh	r3, [r7, #2]
  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 8004452:	88ba      	ldrh	r2, [r7, #4]
 8004454:	88fb      	ldrh	r3, [r7, #6]
 8004456:	4611      	mov	r1, r2
 8004458:	4618      	mov	r0, r3
 800445a:	f7ff ffbf 	bl	80043dc <ST7789H2_SetCursor>

  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 800445e:	2200      	movs	r2, #0
 8004460:	2100      	movs	r1, #0
 8004462:	202c      	movs	r0, #44	; 0x2c
 8004464:	f000 f841 	bl	80044ea <ST7789H2_WriteReg>

  /* Write RAM data */
  LCD_IO_WriteData(RGBCode);
 8004468:	887b      	ldrh	r3, [r7, #2]
 800446a:	4618      	mov	r0, r3
 800446c:	f000 fe50 	bl	8005110 <LCD_IO_WriteData>
}
 8004470:	bf00      	nop
 8004472:	3708      	adds	r7, #8
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <ST7789H2_ReadPixel>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval The RGB pixel color in RGB565 format
  */
uint16_t ST7789H2_ReadPixel(uint16_t Xpos, uint16_t Ypos)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b086      	sub	sp, #24
 800447c:	af00      	add	r7, sp, #0
 800447e:	4603      	mov	r3, r0
 8004480:	460a      	mov	r2, r1
 8004482:	80fb      	strh	r3, [r7, #6]
 8004484:	4613      	mov	r3, r2
 8004486:	80bb      	strh	r3, [r7, #4]
  ST7789H2_Rgb888 rgb888;
  uint8_t          r, g, b;
  uint16_t         rgb565;

  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 8004488:	88ba      	ldrh	r2, [r7, #4]
 800448a:	88fb      	ldrh	r3, [r7, #6]
 800448c:	4611      	mov	r1, r2
 800448e:	4618      	mov	r0, r3
 8004490:	f7ff ffa4 	bl	80043dc <ST7789H2_SetCursor>
  
  /* Read RGB888 data from LCD RAM */
  rgb888 = ST7789H2_ReadPixel_rgb888(Xpos, Ypos);
 8004494:	88ba      	ldrh	r2, [r7, #4]
 8004496:	88fb      	ldrh	r3, [r7, #6]
 8004498:	4611      	mov	r1, r2
 800449a:	4618      	mov	r0, r3
 800449c:	f000 f9c0 	bl	8004820 <ST7789H2_ReadPixel_rgb888>
 80044a0:	4603      	mov	r3, r0
 80044a2:	461a      	mov	r2, r3
 80044a4:	733a      	strb	r2, [r7, #12]
 80044a6:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80044aa:	737a      	strb	r2, [r7, #13]
 80044ac:	f3c3 4307 	ubfx	r3, r3, #16, #8
 80044b0:	73bb      	strb	r3, [r7, #14]
  
  /* Convert RGB888 to RGB565 */
  r = ((rgb888.red & 0xF8) >> 3);    /* Extract the red component 5 most significant bits */
 80044b2:	7b3b      	ldrb	r3, [r7, #12]
 80044b4:	08db      	lsrs	r3, r3, #3
 80044b6:	75fb      	strb	r3, [r7, #23]
  g = ((rgb888.green & 0xFC) >> 2);  /* Extract the green component 6 most significant bits */
 80044b8:	7b7b      	ldrb	r3, [r7, #13]
 80044ba:	089b      	lsrs	r3, r3, #2
 80044bc:	75bb      	strb	r3, [r7, #22]
  b = ((rgb888.blue & 0xF8) >> 3);   /* Extract the blue component 5 most significant bits */
 80044be:	7bbb      	ldrb	r3, [r7, #14]
 80044c0:	08db      	lsrs	r3, r3, #3
 80044c2:	757b      	strb	r3, [r7, #21]

  rgb565 = ((uint16_t)(r) << 11) + ((uint16_t)(g) << 5) + ((uint16_t)(b) << 0);
 80044c4:	7dfb      	ldrb	r3, [r7, #23]
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	02db      	lsls	r3, r3, #11
 80044ca:	b29a      	uxth	r2, r3
 80044cc:	7dbb      	ldrb	r3, [r7, #22]
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	015b      	lsls	r3, r3, #5
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	4413      	add	r3, r2
 80044d6:	b29a      	uxth	r2, r3
 80044d8:	7d7b      	ldrb	r3, [r7, #21]
 80044da:	b29b      	uxth	r3, r3
 80044dc:	4413      	add	r3, r2
 80044de:	827b      	strh	r3, [r7, #18]
  
  return (rgb565);
 80044e0:	8a7b      	ldrh	r3, [r7, #18]
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3718      	adds	r7, #24
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}

080044ea <ST7789H2_WriteReg>:
  * @param  Parameters: pointer on parameters value (if command uses one or several parameters).
  * @param  NbParameters: number of command parameters (0 if no parameter)
  * @retval None
  */
void ST7789H2_WriteReg(uint8_t Command, uint8_t *Parameters, uint8_t NbParameters)
{
 80044ea:	b580      	push	{r7, lr}
 80044ec:	b084      	sub	sp, #16
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	4603      	mov	r3, r0
 80044f2:	6039      	str	r1, [r7, #0]
 80044f4:	71fb      	strb	r3, [r7, #7]
 80044f6:	4613      	mov	r3, r2
 80044f8:	71bb      	strb	r3, [r7, #6]
  uint8_t   i;

  /* Send command */
  LCD_IO_WriteReg(Command);
 80044fa:	79fb      	ldrb	r3, [r7, #7]
 80044fc:	4618      	mov	r0, r3
 80044fe:	f000 fe14 	bl	800512a <LCD_IO_WriteReg>
  
  /* Send command's parameters if any */
  for (i=0; i<NbParameters; i++)
 8004502:	2300      	movs	r3, #0
 8004504:	73fb      	strb	r3, [r7, #15]
 8004506:	e00a      	b.n	800451e <ST7789H2_WriteReg+0x34>
  {
    LCD_IO_WriteData(Parameters[i]);
 8004508:	7bfb      	ldrb	r3, [r7, #15]
 800450a:	683a      	ldr	r2, [r7, #0]
 800450c:	4413      	add	r3, r2
 800450e:	781b      	ldrb	r3, [r3, #0]
 8004510:	b29b      	uxth	r3, r3
 8004512:	4618      	mov	r0, r3
 8004514:	f000 fdfc 	bl	8005110 <LCD_IO_WriteData>
  for (i=0; i<NbParameters; i++)
 8004518:	7bfb      	ldrb	r3, [r7, #15]
 800451a:	3301      	adds	r3, #1
 800451c:	73fb      	strb	r3, [r7, #15]
 800451e:	7bfa      	ldrb	r2, [r7, #15]
 8004520:	79bb      	ldrb	r3, [r7, #6]
 8004522:	429a      	cmp	r2, r3
 8004524:	d3f0      	bcc.n	8004508 <ST7789H2_WriteReg+0x1e>
  }
}
 8004526:	bf00      	nop
 8004528:	bf00      	nop
 800452a:	3710      	adds	r7, #16
 800452c:	46bd      	mov	sp, r7
 800452e:	bd80      	pop	{r7, pc}

08004530 <ST7789H2_ReadReg>:
  * @brief  Reads the selected LCD Register.
  * @param  Command: command value (or register address as named in st7789h2 doc).
  * @retval Register Value.
  */
uint8_t ST7789H2_ReadReg(uint8_t Command)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b082      	sub	sp, #8
 8004534:	af00      	add	r7, sp, #0
 8004536:	4603      	mov	r3, r0
 8004538:	71fb      	strb	r3, [r7, #7]
  /* Send command */
  LCD_IO_WriteReg(Command);
 800453a:	79fb      	ldrb	r3, [r7, #7]
 800453c:	4618      	mov	r0, r3
 800453e:	f000 fdf4 	bl	800512a <LCD_IO_WriteReg>

  /* Read dummy data */
  LCD_IO_ReadData();
 8004542:	f000 fdff 	bl	8005144 <LCD_IO_ReadData>
  
  /* Read register value */
  return (LCD_IO_ReadData());
 8004546:	f000 fdfd 	bl	8005144 <LCD_IO_ReadData>
 800454a:	4603      	mov	r3, r0
 800454c:	b2db      	uxtb	r3, r3
}
 800454e:	4618      	mov	r0, r3
 8004550:	3708      	adds	r7, #8
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
	...

08004558 <ST7789H2_SetDisplayWindow>:
  * @param  Height: display window height.
  * @param  Width:  display window width.
  * @retval None
  */
void ST7789H2_SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8004558:	b490      	push	{r4, r7}
 800455a:	b082      	sub	sp, #8
 800455c:	af00      	add	r7, sp, #0
 800455e:	4604      	mov	r4, r0
 8004560:	4608      	mov	r0, r1
 8004562:	4611      	mov	r1, r2
 8004564:	461a      	mov	r2, r3
 8004566:	4623      	mov	r3, r4
 8004568:	80fb      	strh	r3, [r7, #6]
 800456a:	4603      	mov	r3, r0
 800456c:	80bb      	strh	r3, [r7, #4]
 800456e:	460b      	mov	r3, r1
 8004570:	807b      	strh	r3, [r7, #2]
 8004572:	4613      	mov	r3, r2
 8004574:	803b      	strh	r3, [r7, #0]
  if (Xpos < ST7789H2_LCD_PIXEL_WIDTH)
 8004576:	88fb      	ldrh	r3, [r7, #6]
 8004578:	2bef      	cmp	r3, #239	; 0xef
 800457a:	d803      	bhi.n	8004584 <ST7789H2_SetDisplayWindow+0x2c>
  {
    WindowsXstart = Xpos;
 800457c:	4a1b      	ldr	r2, [pc, #108]	; (80045ec <ST7789H2_SetDisplayWindow+0x94>)
 800457e:	88fb      	ldrh	r3, [r7, #6]
 8004580:	8013      	strh	r3, [r2, #0]
 8004582:	e002      	b.n	800458a <ST7789H2_SetDisplayWindow+0x32>
  }
  else
  {
    WindowsXstart = 0;
 8004584:	4b19      	ldr	r3, [pc, #100]	; (80045ec <ST7789H2_SetDisplayWindow+0x94>)
 8004586:	2200      	movs	r2, #0
 8004588:	801a      	strh	r2, [r3, #0]
  }

  if (Ypos < ST7789H2_LCD_PIXEL_HEIGHT)
 800458a:	88bb      	ldrh	r3, [r7, #4]
 800458c:	2bef      	cmp	r3, #239	; 0xef
 800458e:	d803      	bhi.n	8004598 <ST7789H2_SetDisplayWindow+0x40>
  {
    WindowsYstart = Ypos;
 8004590:	4a17      	ldr	r2, [pc, #92]	; (80045f0 <ST7789H2_SetDisplayWindow+0x98>)
 8004592:	88bb      	ldrh	r3, [r7, #4]
 8004594:	8013      	strh	r3, [r2, #0]
 8004596:	e002      	b.n	800459e <ST7789H2_SetDisplayWindow+0x46>
  }
  else
  {
    WindowsYstart = 0;
 8004598:	4b15      	ldr	r3, [pc, #84]	; (80045f0 <ST7789H2_SetDisplayWindow+0x98>)
 800459a:	2200      	movs	r2, #0
 800459c:	801a      	strh	r2, [r3, #0]
  }

  if (Width  + Xpos <= ST7789H2_LCD_PIXEL_WIDTH)
 800459e:	887a      	ldrh	r2, [r7, #2]
 80045a0:	88fb      	ldrh	r3, [r7, #6]
 80045a2:	4413      	add	r3, r2
 80045a4:	2bf0      	cmp	r3, #240	; 0xf0
 80045a6:	dc08      	bgt.n	80045ba <ST7789H2_SetDisplayWindow+0x62>
  {
    WindowsXend = Width  + Xpos - 1;
 80045a8:	887a      	ldrh	r2, [r7, #2]
 80045aa:	88fb      	ldrh	r3, [r7, #6]
 80045ac:	4413      	add	r3, r2
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	3b01      	subs	r3, #1
 80045b2:	b29a      	uxth	r2, r3
 80045b4:	4b0f      	ldr	r3, [pc, #60]	; (80045f4 <ST7789H2_SetDisplayWindow+0x9c>)
 80045b6:	801a      	strh	r2, [r3, #0]
 80045b8:	e002      	b.n	80045c0 <ST7789H2_SetDisplayWindow+0x68>
  }
  else
  {
    WindowsXend = ST7789H2_LCD_PIXEL_WIDTH - 1;
 80045ba:	4b0e      	ldr	r3, [pc, #56]	; (80045f4 <ST7789H2_SetDisplayWindow+0x9c>)
 80045bc:	22ef      	movs	r2, #239	; 0xef
 80045be:	801a      	strh	r2, [r3, #0]
  }

  if (Height + Ypos <= ST7789H2_LCD_PIXEL_HEIGHT)
 80045c0:	883a      	ldrh	r2, [r7, #0]
 80045c2:	88bb      	ldrh	r3, [r7, #4]
 80045c4:	4413      	add	r3, r2
 80045c6:	2bf0      	cmp	r3, #240	; 0xf0
 80045c8:	dc08      	bgt.n	80045dc <ST7789H2_SetDisplayWindow+0x84>
  {
    WindowsYend = Height + Ypos - 1;
 80045ca:	883a      	ldrh	r2, [r7, #0]
 80045cc:	88bb      	ldrh	r3, [r7, #4]
 80045ce:	4413      	add	r3, r2
 80045d0:	b29b      	uxth	r3, r3
 80045d2:	3b01      	subs	r3, #1
 80045d4:	b29a      	uxth	r2, r3
 80045d6:	4b08      	ldr	r3, [pc, #32]	; (80045f8 <ST7789H2_SetDisplayWindow+0xa0>)
 80045d8:	801a      	strh	r2, [r3, #0]
  }
  else
  {
    WindowsYend = ST7789H2_LCD_PIXEL_HEIGHT-1;
  }
}
 80045da:	e002      	b.n	80045e2 <ST7789H2_SetDisplayWindow+0x8a>
    WindowsYend = ST7789H2_LCD_PIXEL_HEIGHT-1;
 80045dc:	4b06      	ldr	r3, [pc, #24]	; (80045f8 <ST7789H2_SetDisplayWindow+0xa0>)
 80045de:	22ef      	movs	r2, #239	; 0xef
 80045e0:	801a      	strh	r2, [r3, #0]
}
 80045e2:	bf00      	nop
 80045e4:	3708      	adds	r7, #8
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bc90      	pop	{r4, r7}
 80045ea:	4770      	bx	lr
 80045ec:	20000360 	.word	0x20000360
 80045f0:	20000362 	.word	0x20000362
 80045f4:	200000b4 	.word	0x200000b4
 80045f8:	200000b6 	.word	0x200000b6

080045fc <ST7789H2_DrawHLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.  
  * @retval None
  */
void ST7789H2_DrawHLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80045fc:	b590      	push	{r4, r7, lr}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	4604      	mov	r4, r0
 8004604:	4608      	mov	r0, r1
 8004606:	4611      	mov	r1, r2
 8004608:	461a      	mov	r2, r3
 800460a:	4623      	mov	r3, r4
 800460c:	80fb      	strh	r3, [r7, #6]
 800460e:	4603      	mov	r3, r0
 8004610:	80bb      	strh	r3, [r7, #4]
 8004612:	460b      	mov	r3, r1
 8004614:	807b      	strh	r3, [r7, #2]
 8004616:	4613      	mov	r3, r2
 8004618:	803b      	strh	r3, [r7, #0]
  uint16_t counter;
  
  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos); 
 800461a:	887a      	ldrh	r2, [r7, #2]
 800461c:	88bb      	ldrh	r3, [r7, #4]
 800461e:	4611      	mov	r1, r2
 8004620:	4618      	mov	r0, r3
 8004622:	f7ff fedb 	bl	80043dc <ST7789H2_SetCursor>
  
  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 8004626:	2200      	movs	r2, #0
 8004628:	2100      	movs	r1, #0
 800462a:	202c      	movs	r0, #44	; 0x2c
 800462c:	f7ff ff5d 	bl	80044ea <ST7789H2_WriteReg>
  
  /* Sent a complete line */
  for(counter = 0; counter < Length; counter++)
 8004630:	2300      	movs	r3, #0
 8004632:	81fb      	strh	r3, [r7, #14]
 8004634:	e006      	b.n	8004644 <ST7789H2_DrawHLine+0x48>
  {
    LCD_IO_WriteData(RGBCode);
 8004636:	88fb      	ldrh	r3, [r7, #6]
 8004638:	4618      	mov	r0, r3
 800463a:	f000 fd69 	bl	8005110 <LCD_IO_WriteData>
  for(counter = 0; counter < Length; counter++)
 800463e:	89fb      	ldrh	r3, [r7, #14]
 8004640:	3301      	adds	r3, #1
 8004642:	81fb      	strh	r3, [r7, #14]
 8004644:	89fa      	ldrh	r2, [r7, #14]
 8004646:	883b      	ldrh	r3, [r7, #0]
 8004648:	429a      	cmp	r2, r3
 800464a:	d3f4      	bcc.n	8004636 <ST7789H2_DrawHLine+0x3a>
  }  
}
 800464c:	bf00      	nop
 800464e:	bf00      	nop
 8004650:	3714      	adds	r7, #20
 8004652:	46bd      	mov	sp, r7
 8004654:	bd90      	pop	{r4, r7, pc}

08004656 <ST7789H2_DrawVLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.  
  * @retval None
  */
void ST7789H2_DrawVLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8004656:	b590      	push	{r4, r7, lr}
 8004658:	b085      	sub	sp, #20
 800465a:	af00      	add	r7, sp, #0
 800465c:	4604      	mov	r4, r0
 800465e:	4608      	mov	r0, r1
 8004660:	4611      	mov	r1, r2
 8004662:	461a      	mov	r2, r3
 8004664:	4623      	mov	r3, r4
 8004666:	80fb      	strh	r3, [r7, #6]
 8004668:	4603      	mov	r3, r0
 800466a:	80bb      	strh	r3, [r7, #4]
 800466c:	460b      	mov	r3, r1
 800466e:	807b      	strh	r3, [r7, #2]
 8004670:	4613      	mov	r3, r2
 8004672:	803b      	strh	r3, [r7, #0]
  uint16_t counter;

  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 8004674:	887a      	ldrh	r2, [r7, #2]
 8004676:	88bb      	ldrh	r3, [r7, #4]
 8004678:	4611      	mov	r1, r2
 800467a:	4618      	mov	r0, r3
 800467c:	f7ff feae 	bl	80043dc <ST7789H2_SetCursor>
  
  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 8004680:	2200      	movs	r2, #0
 8004682:	2100      	movs	r1, #0
 8004684:	202c      	movs	r0, #44	; 0x2c
 8004686:	f7ff ff30 	bl	80044ea <ST7789H2_WriteReg>

  /* Fill a complete vertical line */
  for(counter = 0; counter < Length; counter++)
 800468a:	2300      	movs	r3, #0
 800468c:	81fb      	strh	r3, [r7, #14]
 800468e:	e00b      	b.n	80046a8 <ST7789H2_DrawVLine+0x52>
  {
    ST7789H2_WritePixel(Xpos, Ypos + counter, RGBCode);
 8004690:	887a      	ldrh	r2, [r7, #2]
 8004692:	89fb      	ldrh	r3, [r7, #14]
 8004694:	4413      	add	r3, r2
 8004696:	b299      	uxth	r1, r3
 8004698:	88fa      	ldrh	r2, [r7, #6]
 800469a:	88bb      	ldrh	r3, [r7, #4]
 800469c:	4618      	mov	r0, r3
 800469e:	f7ff fecf 	bl	8004440 <ST7789H2_WritePixel>
  for(counter = 0; counter < Length; counter++)
 80046a2:	89fb      	ldrh	r3, [r7, #14]
 80046a4:	3301      	adds	r3, #1
 80046a6:	81fb      	strh	r3, [r7, #14]
 80046a8:	89fa      	ldrh	r2, [r7, #14]
 80046aa:	883b      	ldrh	r3, [r7, #0]
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d3ef      	bcc.n	8004690 <ST7789H2_DrawVLine+0x3a>
  }
}
 80046b0:	bf00      	nop
 80046b2:	bf00      	nop
 80046b4:	3714      	adds	r7, #20
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bd90      	pop	{r4, r7, pc}
	...

080046bc <ST7789H2_DrawBitmap>:
  * @param  Xpos: Bmp X position in the LCD
  * @param  Ypos: Bmp Y position in the LCD    
  * @retval None
  */
void ST7789H2_DrawBitmap(uint16_t Xpos, uint16_t Ypos, uint8_t *pbmp)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b088      	sub	sp, #32
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	4603      	mov	r3, r0
 80046c4:	603a      	str	r2, [r7, #0]
 80046c6:	80fb      	strh	r3, [r7, #6]
 80046c8:	460b      	mov	r3, r1
 80046ca:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, size = 0;
 80046cc:	2300      	movs	r3, #0
 80046ce:	617b      	str	r3, [r7, #20]
 80046d0:	2300      	movs	r3, #0
 80046d2:	613b      	str	r3, [r7, #16]
  uint32_t posY;
  uint32_t nb_line = 0;
 80046d4:	2300      	movs	r3, #0
 80046d6:	61bb      	str	r3, [r7, #24]
  uint16_t Xsize = WindowsXend - WindowsXstart + 1;
 80046d8:	4b30      	ldr	r3, [pc, #192]	; (800479c <ST7789H2_DrawBitmap+0xe0>)
 80046da:	881a      	ldrh	r2, [r3, #0]
 80046dc:	4b30      	ldr	r3, [pc, #192]	; (80047a0 <ST7789H2_DrawBitmap+0xe4>)
 80046de:	881b      	ldrh	r3, [r3, #0]
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	b29b      	uxth	r3, r3
 80046e4:	3301      	adds	r3, #1
 80046e6:	81fb      	strh	r3, [r7, #14]
  uint16_t Ysize = WindowsYend - WindowsYstart + 1;
 80046e8:	4b2e      	ldr	r3, [pc, #184]	; (80047a4 <ST7789H2_DrawBitmap+0xe8>)
 80046ea:	881a      	ldrh	r2, [r3, #0]
 80046ec:	4b2e      	ldr	r3, [pc, #184]	; (80047a8 <ST7789H2_DrawBitmap+0xec>)
 80046ee:	881b      	ldrh	r3, [r3, #0]
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	3301      	adds	r3, #1
 80046f6:	81bb      	strh	r3, [r7, #12]

  /* Read bitmap size */
  size = *(volatile uint16_t *) (pbmp + 2);
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	3302      	adds	r3, #2
 80046fc:	881b      	ldrh	r3, [r3, #0]
 80046fe:	b29b      	uxth	r3, r3
 8004700:	613b      	str	r3, [r7, #16]
  size |= (*(volatile uint16_t *) (pbmp + 4)) << 16;
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	3304      	adds	r3, #4
 8004706:	881b      	ldrh	r3, [r3, #0]
 8004708:	b29b      	uxth	r3, r3
 800470a:	041b      	lsls	r3, r3, #16
 800470c:	461a      	mov	r2, r3
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	4313      	orrs	r3, r2
 8004712:	613b      	str	r3, [r7, #16]
  /* Get bitmap data address offset */
  index = *(volatile uint16_t *) (pbmp + 10);
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	330a      	adds	r3, #10
 8004718:	881b      	ldrh	r3, [r3, #0]
 800471a:	b29b      	uxth	r3, r3
 800471c:	617b      	str	r3, [r7, #20]
  index |= (*(volatile uint16_t *) (pbmp + 12)) << 16;
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	330c      	adds	r3, #12
 8004722:	881b      	ldrh	r3, [r3, #0]
 8004724:	b29b      	uxth	r3, r3
 8004726:	041b      	lsls	r3, r3, #16
 8004728:	461a      	mov	r2, r3
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	4313      	orrs	r3, r2
 800472e:	617b      	str	r3, [r7, #20]
  size = (size - index)/2;
 8004730:	693a      	ldr	r2, [r7, #16]
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	1ad3      	subs	r3, r2, r3
 8004736:	085b      	lsrs	r3, r3, #1
 8004738:	613b      	str	r3, [r7, #16]
  pbmp += index;
 800473a:	683a      	ldr	r2, [r7, #0]
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	4413      	add	r3, r2
 8004740:	603b      	str	r3, [r7, #0]

  for (posY = (Ypos + Ysize); posY > Ypos; posY--)  /* In BMP files the line order is inverted */
 8004742:	88ba      	ldrh	r2, [r7, #4]
 8004744:	89bb      	ldrh	r3, [r7, #12]
 8004746:	4413      	add	r3, r2
 8004748:	61fb      	str	r3, [r7, #28]
 800474a:	e01d      	b.n	8004788 <ST7789H2_DrawBitmap+0xcc>
  {
    /* Set Cursor */
    ST7789H2_SetCursor(Xpos, posY - 1);
 800474c:	69fb      	ldr	r3, [r7, #28]
 800474e:	b29b      	uxth	r3, r3
 8004750:	3b01      	subs	r3, #1
 8004752:	b29a      	uxth	r2, r3
 8004754:	88fb      	ldrh	r3, [r7, #6]
 8004756:	4611      	mov	r1, r2
 8004758:	4618      	mov	r0, r3
 800475a:	f7ff fe3f 	bl	80043dc <ST7789H2_SetCursor>

    /* Draw one line of the picture */
    ST7789H2_DrawRGBHLine(Xpos, posY - 1, Xsize, (pbmp + (nb_line * Xsize * 2)));
 800475e:	69fb      	ldr	r3, [r7, #28]
 8004760:	b29b      	uxth	r3, r3
 8004762:	3b01      	subs	r3, #1
 8004764:	b299      	uxth	r1, r3
 8004766:	89fb      	ldrh	r3, [r7, #14]
 8004768:	69ba      	ldr	r2, [r7, #24]
 800476a:	fb02 f303 	mul.w	r3, r2, r3
 800476e:	005b      	lsls	r3, r3, #1
 8004770:	683a      	ldr	r2, [r7, #0]
 8004772:	4413      	add	r3, r2
 8004774:	89fa      	ldrh	r2, [r7, #14]
 8004776:	88f8      	ldrh	r0, [r7, #6]
 8004778:	f000 f89c 	bl	80048b4 <ST7789H2_DrawRGBHLine>
    nb_line++;
 800477c:	69bb      	ldr	r3, [r7, #24]
 800477e:	3301      	adds	r3, #1
 8004780:	61bb      	str	r3, [r7, #24]
  for (posY = (Ypos + Ysize); posY > Ypos; posY--)  /* In BMP files the line order is inverted */
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	3b01      	subs	r3, #1
 8004786:	61fb      	str	r3, [r7, #28]
 8004788:	88bb      	ldrh	r3, [r7, #4]
 800478a:	69fa      	ldr	r2, [r7, #28]
 800478c:	429a      	cmp	r2, r3
 800478e:	d8dd      	bhi.n	800474c <ST7789H2_DrawBitmap+0x90>
  }
}
 8004790:	bf00      	nop
 8004792:	bf00      	nop
 8004794:	3720      	adds	r7, #32
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	200000b4 	.word	0x200000b4
 80047a0:	20000360 	.word	0x20000360
 80047a4:	200000b6 	.word	0x200000b6
 80047a8:	20000362 	.word	0x20000362

080047ac <ST7789H2_DrawRGBImage>:
  * @param  Xsize: Image X size in the LCD
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  */
void ST7789H2_DrawRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint8_t *pdata)
{
 80047ac:	b590      	push	{r4, r7, lr}
 80047ae:	b085      	sub	sp, #20
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	4604      	mov	r4, r0
 80047b4:	4608      	mov	r0, r1
 80047b6:	4611      	mov	r1, r2
 80047b8:	461a      	mov	r2, r3
 80047ba:	4623      	mov	r3, r4
 80047bc:	80fb      	strh	r3, [r7, #6]
 80047be:	4603      	mov	r3, r0
 80047c0:	80bb      	strh	r3, [r7, #4]
 80047c2:	460b      	mov	r3, r1
 80047c4:	807b      	strh	r3, [r7, #2]
 80047c6:	4613      	mov	r3, r2
 80047c8:	803b      	strh	r3, [r7, #0]
  uint32_t posY;
  uint32_t nb_line = 0;
 80047ca:	2300      	movs	r3, #0
 80047cc:	60bb      	str	r3, [r7, #8]

  for (posY = Ypos; posY < (Ypos + Ysize); posY ++)
 80047ce:	88bb      	ldrh	r3, [r7, #4]
 80047d0:	60fb      	str	r3, [r7, #12]
 80047d2:	e019      	b.n	8004808 <ST7789H2_DrawRGBImage+0x5c>
  {
    /* Set Cursor */
    ST7789H2_SetCursor(Xpos, posY);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	b29a      	uxth	r2, r3
 80047d8:	88fb      	ldrh	r3, [r7, #6]
 80047da:	4611      	mov	r1, r2
 80047dc:	4618      	mov	r0, r3
 80047de:	f7ff fdfd 	bl	80043dc <ST7789H2_SetCursor>

    /* Draw one line of the picture */
    ST7789H2_DrawRGBHLine(Xpos, posY, Xsize, (pdata + (nb_line * Xsize * 2)));
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	b299      	uxth	r1, r3
 80047e6:	887b      	ldrh	r3, [r7, #2]
 80047e8:	68ba      	ldr	r2, [r7, #8]
 80047ea:	fb02 f303 	mul.w	r3, r2, r3
 80047ee:	005b      	lsls	r3, r3, #1
 80047f0:	6a3a      	ldr	r2, [r7, #32]
 80047f2:	4413      	add	r3, r2
 80047f4:	887a      	ldrh	r2, [r7, #2]
 80047f6:	88f8      	ldrh	r0, [r7, #6]
 80047f8:	f000 f85c 	bl	80048b4 <ST7789H2_DrawRGBHLine>
    nb_line++;
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	3301      	adds	r3, #1
 8004800:	60bb      	str	r3, [r7, #8]
  for (posY = Ypos; posY < (Ypos + Ysize); posY ++)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	3301      	adds	r3, #1
 8004806:	60fb      	str	r3, [r7, #12]
 8004808:	88ba      	ldrh	r2, [r7, #4]
 800480a:	883b      	ldrh	r3, [r7, #0]
 800480c:	4413      	add	r3, r2
 800480e:	461a      	mov	r2, r3
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	4293      	cmp	r3, r2
 8004814:	d3de      	bcc.n	80047d4 <ST7789H2_DrawRGBImage+0x28>
  }
}
 8004816:	bf00      	nop
 8004818:	bf00      	nop
 800481a:	3714      	adds	r7, #20
 800481c:	46bd      	mov	sp, r7
 800481e:	bd90      	pop	{r4, r7, pc}

08004820 <ST7789H2_ReadPixel_rgb888>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval Each RGB pixel color components in a structure
  */
static ST7789H2_Rgb888 ST7789H2_ReadPixel_rgb888(uint16_t Xpos, uint16_t Ypos)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b086      	sub	sp, #24
 8004824:	af00      	add	r7, sp, #0
 8004826:	4603      	mov	r3, r0
 8004828:	460a      	mov	r2, r1
 800482a:	80fb      	strh	r3, [r7, #6]
 800482c:	4613      	mov	r3, r2
 800482e:	80bb      	strh	r3, [r7, #4]
   * address 1 :    blue pixel 0    X  X  |     red pixel 1   X  X
   * address 2 :   green pixel 1    X  X  |    blue pixel 1   X  X
   */

  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 8004830:	88ba      	ldrh	r2, [r7, #4]
 8004832:	88fb      	ldrh	r3, [r7, #6]
 8004834:	4611      	mov	r1, r2
 8004836:	4618      	mov	r0, r3
 8004838:	f7ff fdd0 	bl	80043dc <ST7789H2_SetCursor>
  /* Prepare to read LCD RAM */
  ST7789H2_WriteReg(ST7789H2_READ_RAM, (uint8_t*)NULL, 0);   /* RAM read data command */
 800483c:	2200      	movs	r2, #0
 800483e:	2100      	movs	r1, #0
 8004840:	202e      	movs	r0, #46	; 0x2e
 8004842:	f7ff fe52 	bl	80044ea <ST7789H2_WriteReg>
  /* Dummy read */
  LCD_IO_ReadData();
 8004846:	f000 fc7d 	bl	8005144 <LCD_IO_ReadData>
  /* Read first part of the RGB888 data */
  rgb888_part1 = LCD_IO_ReadData();
 800484a:	f000 fc7b 	bl	8005144 <LCD_IO_ReadData>
 800484e:	4603      	mov	r3, r0
 8004850:	82fb      	strh	r3, [r7, #22]
  /* Read first part of the RGB888 data */
  rgb888_part2 = LCD_IO_ReadData();
 8004852:	f000 fc77 	bl	8005144 <LCD_IO_ReadData>
 8004856:	4603      	mov	r3, r0
 8004858:	82bb      	strh	r3, [r7, #20]

  /* red component */
  rgb888.red   = (rgb888_part1 & 0xFC00) >> 8;
 800485a:	8afb      	ldrh	r3, [r7, #22]
 800485c:	121b      	asrs	r3, r3, #8
 800485e:	b2db      	uxtb	r3, r3
 8004860:	f023 0303 	bic.w	r3, r3, #3
 8004864:	b2db      	uxtb	r3, r3
 8004866:	733b      	strb	r3, [r7, #12]
  /* green component */
  rgb888.green = (rgb888_part1 & 0x00FC) >> 0;
 8004868:	8afb      	ldrh	r3, [r7, #22]
 800486a:	b2db      	uxtb	r3, r3
 800486c:	f023 0303 	bic.w	r3, r3, #3
 8004870:	b2db      	uxtb	r3, r3
 8004872:	737b      	strb	r3, [r7, #13]
  /* blue component */
  rgb888.blue  = (rgb888_part2 & 0xFC00) >> 8;
 8004874:	8abb      	ldrh	r3, [r7, #20]
 8004876:	121b      	asrs	r3, r3, #8
 8004878:	b2db      	uxtb	r3, r3
 800487a:	f023 0303 	bic.w	r3, r3, #3
 800487e:	b2db      	uxtb	r3, r3
 8004880:	73bb      	strb	r3, [r7, #14]

  return rgb888;
 8004882:	f107 0310 	add.w	r3, r7, #16
 8004886:	f107 020c 	add.w	r2, r7, #12
 800488a:	6812      	ldr	r2, [r2, #0]
 800488c:	4611      	mov	r1, r2
 800488e:	8019      	strh	r1, [r3, #0]
 8004890:	3302      	adds	r3, #2
 8004892:	0c12      	lsrs	r2, r2, #16
 8004894:	701a      	strb	r2, [r3, #0]
 8004896:	2300      	movs	r3, #0
 8004898:	7c3a      	ldrb	r2, [r7, #16]
 800489a:	f362 0307 	bfi	r3, r2, #0, #8
 800489e:	7c7a      	ldrb	r2, [r7, #17]
 80048a0:	f362 230f 	bfi	r3, r2, #8, #8
 80048a4:	7cba      	ldrb	r2, [r7, #18]
 80048a6:	f362 4317 	bfi	r3, r2, #16, #8
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3718      	adds	r7, #24
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}
	...

080048b4 <ST7789H2_DrawRGBHLine>:
  * @param  Ypos: Image Y position in the LCD
  * @param  Xsize: Image X size in the LCD
  * @retval None
  */
static void ST7789H2_DrawRGBHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint8_t *pdata)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b088      	sub	sp, #32
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	607b      	str	r3, [r7, #4]
 80048bc:	4603      	mov	r3, r0
 80048be:	81fb      	strh	r3, [r7, #14]
 80048c0:	460b      	mov	r3, r1
 80048c2:	81bb      	strh	r3, [r7, #12]
 80048c4:	4613      	mov	r3, r2
 80048c6:	817b      	strh	r3, [r7, #10]
  uint32_t i = 0;
 80048c8:	2300      	movs	r3, #0
 80048ca:	61fb      	str	r3, [r7, #28]
  uint32_t posX;
  uint16_t *rgb565 = (uint16_t*)pdata;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	617b      	str	r3, [r7, #20]
  
  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 80048d0:	2200      	movs	r2, #0
 80048d2:	2100      	movs	r1, #0
 80048d4:	202c      	movs	r0, #44	; 0x2c
 80048d6:	f7ff fe08 	bl	80044ea <ST7789H2_WriteReg>
  
  for (posX = Xpos; posX < (Xsize + Xpos); posX++)
 80048da:	89fb      	ldrh	r3, [r7, #14]
 80048dc:	61bb      	str	r3, [r7, #24]
 80048de:	e029      	b.n	8004934 <ST7789H2_DrawRGBHLine+0x80>
  {
    if ((posX >= WindowsXstart) && (Ypos >= WindowsYstart) &&     /* Check we are in the defined window */
 80048e0:	4b1a      	ldr	r3, [pc, #104]	; (800494c <ST7789H2_DrawRGBHLine+0x98>)
 80048e2:	881b      	ldrh	r3, [r3, #0]
 80048e4:	461a      	mov	r2, r3
 80048e6:	69bb      	ldr	r3, [r7, #24]
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d320      	bcc.n	800492e <ST7789H2_DrawRGBHLine+0x7a>
 80048ec:	4b18      	ldr	r3, [pc, #96]	; (8004950 <ST7789H2_DrawRGBHLine+0x9c>)
 80048ee:	881b      	ldrh	r3, [r3, #0]
 80048f0:	89ba      	ldrh	r2, [r7, #12]
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d31b      	bcc.n	800492e <ST7789H2_DrawRGBHLine+0x7a>
        (posX <= WindowsXend) && (Ypos <= WindowsYend))
 80048f6:	4b17      	ldr	r3, [pc, #92]	; (8004954 <ST7789H2_DrawRGBHLine+0xa0>)
 80048f8:	881b      	ldrh	r3, [r3, #0]
 80048fa:	461a      	mov	r2, r3
    if ((posX >= WindowsXstart) && (Ypos >= WindowsYstart) &&     /* Check we are in the defined window */
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	4293      	cmp	r3, r2
 8004900:	d815      	bhi.n	800492e <ST7789H2_DrawRGBHLine+0x7a>
        (posX <= WindowsXend) && (Ypos <= WindowsYend))
 8004902:	4b15      	ldr	r3, [pc, #84]	; (8004958 <ST7789H2_DrawRGBHLine+0xa4>)
 8004904:	881b      	ldrh	r3, [r3, #0]
 8004906:	89ba      	ldrh	r2, [r7, #12]
 8004908:	429a      	cmp	r2, r3
 800490a:	d810      	bhi.n	800492e <ST7789H2_DrawRGBHLine+0x7a>
    {
      if (posX != (Xsize + Xpos))     /* When writing last pixel when size is odd, the third part is not written */
 800490c:	897a      	ldrh	r2, [r7, #10]
 800490e:	89fb      	ldrh	r3, [r7, #14]
 8004910:	441a      	add	r2, r3
 8004912:	69bb      	ldr	r3, [r7, #24]
 8004914:	429a      	cmp	r2, r3
 8004916:	d007      	beq.n	8004928 <ST7789H2_DrawRGBHLine+0x74>
      {
        LCD_IO_WriteData(rgb565[i]);        
 8004918:	69fb      	ldr	r3, [r7, #28]
 800491a:	005b      	lsls	r3, r3, #1
 800491c:	697a      	ldr	r2, [r7, #20]
 800491e:	4413      	add	r3, r2
 8004920:	881b      	ldrh	r3, [r3, #0]
 8004922:	4618      	mov	r0, r3
 8004924:	f000 fbf4 	bl	8005110 <LCD_IO_WriteData>
      }      
      i++;
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	3301      	adds	r3, #1
 800492c:	61fb      	str	r3, [r7, #28]
  for (posX = Xpos; posX < (Xsize + Xpos); posX++)
 800492e:	69bb      	ldr	r3, [r7, #24]
 8004930:	3301      	adds	r3, #1
 8004932:	61bb      	str	r3, [r7, #24]
 8004934:	897a      	ldrh	r2, [r7, #10]
 8004936:	89fb      	ldrh	r3, [r7, #14]
 8004938:	4413      	add	r3, r2
 800493a:	461a      	mov	r2, r3
 800493c:	69bb      	ldr	r3, [r7, #24]
 800493e:	4293      	cmp	r3, r2
 8004940:	d3ce      	bcc.n	80048e0 <ST7789H2_DrawRGBHLine+0x2c>
    }
  }
}
 8004942:	bf00      	nop
 8004944:	bf00      	nop
 8004946:	3720      	adds	r7, #32
 8004948:	46bd      	mov	sp, r7
 800494a:	bd80      	pop	{r7, pc}
 800494c:	20000360 	.word	0x20000360
 8004950:	20000362 	.word	0x20000362
 8004954:	200000b4 	.word	0x200000b4
 8004958:	200000b6 	.word	0x200000b6

0800495c <BSP_ErrorHandler>:
/**
  * @}
  */

__weak void BSP_ErrorHandler(void)
{
 800495c:	b480      	push	{r7}
 800495e:	af00      	add	r7, sp, #0
  while (1);
 8004960:	e7fe      	b.n	8004960 <BSP_ErrorHandler+0x4>
	...

08004964 <I2C2_Init>:
/**
  * @brief Discovery I2C2 Bus initialization
  * @retval None
  */
void I2C2_Init(void)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2c2Handle) == HAL_I2C_STATE_RESET)
 8004968:	4812      	ldr	r0, [pc, #72]	; (80049b4 <I2C2_Init+0x50>)
 800496a:	f003 fa6c 	bl	8007e46 <HAL_I2C_GetState>
 800496e:	4603      	mov	r3, r0
 8004970:	2b00      	cmp	r3, #0
 8004972:	d11d      	bne.n	80049b0 <I2C2_Init+0x4c>
  {
    I2c2Handle.Instance              = DISCOVERY_I2C2;
 8004974:	4b0f      	ldr	r3, [pc, #60]	; (80049b4 <I2C2_Init+0x50>)
 8004976:	4a10      	ldr	r2, [pc, #64]	; (80049b8 <I2C2_Init+0x54>)
 8004978:	601a      	str	r2, [r3, #0]
    I2c2Handle.Init.Timing           = DISCOVERY_I2C2_TIMING;
 800497a:	4b0e      	ldr	r3, [pc, #56]	; (80049b4 <I2C2_Init+0x50>)
 800497c:	4a0f      	ldr	r2, [pc, #60]	; (80049bc <I2C2_Init+0x58>)
 800497e:	605a      	str	r2, [r3, #4]
    I2c2Handle.Init.OwnAddress1      = 0x70;
 8004980:	4b0c      	ldr	r3, [pc, #48]	; (80049b4 <I2C2_Init+0x50>)
 8004982:	2270      	movs	r2, #112	; 0x70
 8004984:	609a      	str	r2, [r3, #8]
    I2c2Handle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8004986:	4b0b      	ldr	r3, [pc, #44]	; (80049b4 <I2C2_Init+0x50>)
 8004988:	2201      	movs	r2, #1
 800498a:	60da      	str	r2, [r3, #12]
    I2c2Handle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 800498c:	4b09      	ldr	r3, [pc, #36]	; (80049b4 <I2C2_Init+0x50>)
 800498e:	2200      	movs	r2, #0
 8004990:	611a      	str	r2, [r3, #16]
    I2c2Handle.Init.OwnAddress2      = 0xFF;
 8004992:	4b08      	ldr	r3, [pc, #32]	; (80049b4 <I2C2_Init+0x50>)
 8004994:	22ff      	movs	r2, #255	; 0xff
 8004996:	615a      	str	r2, [r3, #20]
    I2c2Handle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8004998:	4b06      	ldr	r3, [pc, #24]	; (80049b4 <I2C2_Init+0x50>)
 800499a:	2200      	movs	r2, #0
 800499c:	61da      	str	r2, [r3, #28]
    I2c2Handle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800499e:	4b05      	ldr	r3, [pc, #20]	; (80049b4 <I2C2_Init+0x50>)
 80049a0:	2200      	movs	r2, #0
 80049a2:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2C2_MspInit(&I2c2Handle);
 80049a4:	4803      	ldr	r0, [pc, #12]	; (80049b4 <I2C2_Init+0x50>)
 80049a6:	f000 f80b 	bl	80049c0 <I2C2_MspInit>
    HAL_I2C_Init(&I2c2Handle);
 80049aa:	4802      	ldr	r0, [pc, #8]	; (80049b4 <I2C2_Init+0x50>)
 80049ac:	f002 fe58 	bl	8007660 <HAL_I2C_Init>
  }
}
 80049b0:	bf00      	nop
 80049b2:	bd80      	pop	{r7, pc}
 80049b4:	20000364 	.word	0x20000364
 80049b8:	40005800 	.word	0x40005800
 80049bc:	40403e5d 	.word	0x40403e5d

080049c0 <I2C2_MspInit>:
  * @brief Discovery I2C2 MSP Initialization
  * @param hi2c: I2C2 handle
  * @retval None
  */
static void I2C2_MspInit(I2C_HandleTypeDef *hi2c)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b0ae      	sub	sp, #184	; 0xb8
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStructure;
  RCC_PeriphCLKInitTypeDef  RCC_PeriphCLKInitStruct;

  if (hi2c->Instance == DISCOVERY_I2C2)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a37      	ldr	r2, [pc, #220]	; (8004aac <I2C2_MspInit+0xec>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d168      	bne.n	8004aa4 <I2C2_MspInit+0xe4>
  {
    /*##-1- Configure the Discovery I2C2 clock source. The clock is derived from the SYSCLK #*/
    RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80049d2:	2380      	movs	r3, #128	; 0x80
 80049d4:	61bb      	str	r3, [r7, #24]
    RCC_PeriphCLKInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_SYSCLK;
 80049d6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80049da:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
 80049dc:	f107 0318 	add.w	r3, r7, #24
 80049e0:	4618      	mov	r0, r3
 80049e2:	f004 fc55 	bl	8009290 <HAL_RCCEx_PeriphCLKConfig>

    /*##-2- Configure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C2_SDA_GPIO_CLK_ENABLE();
 80049e6:	4b32      	ldr	r3, [pc, #200]	; (8004ab0 <I2C2_MspInit+0xf0>)
 80049e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049ea:	4a31      	ldr	r2, [pc, #196]	; (8004ab0 <I2C2_MspInit+0xf0>)
 80049ec:	f043 0302 	orr.w	r3, r3, #2
 80049f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80049f2:	4b2f      	ldr	r3, [pc, #188]	; (8004ab0 <I2C2_MspInit+0xf0>)
 80049f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049f6:	f003 0302 	and.w	r3, r3, #2
 80049fa:	617b      	str	r3, [r7, #20]
 80049fc:	697b      	ldr	r3, [r7, #20]
    DISCOVERY_I2C2_SCL_GPIO_CLK_ENABLE();
 80049fe:	4b2c      	ldr	r3, [pc, #176]	; (8004ab0 <I2C2_MspInit+0xf0>)
 8004a00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a02:	4a2b      	ldr	r2, [pc, #172]	; (8004ab0 <I2C2_MspInit+0xf0>)
 8004a04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a0a:	4b29      	ldr	r3, [pc, #164]	; (8004ab0 <I2C2_MspInit+0xf0>)
 8004a0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a12:	613b      	str	r3, [r7, #16]
 8004a14:	693b      	ldr	r3, [r7, #16]

    /* Configure I2C Rx/Tx as alternate function  */
    GPIO_InitStructure.Pin       = DISCOVERY_I2C2_SCL_PIN;
 8004a16:	2310      	movs	r3, #16
 8004a18:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStructure.Mode      = GPIO_MODE_AF_OD;
 8004a1c:	2312      	movs	r3, #18
 8004a1e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStructure.Pull      = /*GPIO_NOPULL*/ GPIO_PULLUP;
 8004a22:	2301      	movs	r3, #1
 8004a24:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStructure.Speed     = /*GPIO_SPEED_MEDIUM*/ GPIO_SPEED_FREQ_VERY_HIGH;
 8004a28:	2303      	movs	r3, #3
 8004a2a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStructure.Alternate = DISCOVERY_I2C2_SCL_SDA_AF;
 8004a2e:	2304      	movs	r3, #4
 8004a30:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(DISCOVERY_I2C2_SCL_GPIO_PORT, &GPIO_InitStructure);
 8004a34:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8004a38:	4619      	mov	r1, r3
 8004a3a:	481e      	ldr	r0, [pc, #120]	; (8004ab4 <I2C2_MspInit+0xf4>)
 8004a3c:	f002 fb42 	bl	80070c4 <HAL_GPIO_Init>
    GPIO_InitStructure.Pin       = DISCOVERY_I2C2_SDA_PIN;
 8004a40:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004a44:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(DISCOVERY_I2C2_SDA_GPIO_PORT, &GPIO_InitStructure);
 8004a48:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8004a4c:	4619      	mov	r1, r3
 8004a4e:	481a      	ldr	r0, [pc, #104]	; (8004ab8 <I2C2_MspInit+0xf8>)
 8004a50:	f002 fb38 	bl	80070c4 <HAL_GPIO_Init>

    /*##-3- Configure the Discovery I2C2 peripheral #############################*/
    /* Enable Discovery_I2C2 clock */
    DISCOVERY_I2C2_CLK_ENABLE();
 8004a54:	4b16      	ldr	r3, [pc, #88]	; (8004ab0 <I2C2_MspInit+0xf0>)
 8004a56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a58:	4a15      	ldr	r2, [pc, #84]	; (8004ab0 <I2C2_MspInit+0xf0>)
 8004a5a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004a5e:	6593      	str	r3, [r2, #88]	; 0x58
 8004a60:	4b13      	ldr	r3, [pc, #76]	; (8004ab0 <I2C2_MspInit+0xf0>)
 8004a62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a64:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a68:	60fb      	str	r3, [r7, #12]
 8004a6a:	68fb      	ldr	r3, [r7, #12]

    /* Force and release the I2C Peripheral Clock Reset */
    DISCOVERY_I2C2_FORCE_RESET();
 8004a6c:	4b10      	ldr	r3, [pc, #64]	; (8004ab0 <I2C2_MspInit+0xf0>)
 8004a6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a70:	4a0f      	ldr	r2, [pc, #60]	; (8004ab0 <I2C2_MspInit+0xf0>)
 8004a72:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004a76:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C2_RELEASE_RESET();
 8004a78:	4b0d      	ldr	r3, [pc, #52]	; (8004ab0 <I2C2_MspInit+0xf0>)
 8004a7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a7c:	4a0c      	ldr	r2, [pc, #48]	; (8004ab0 <I2C2_MspInit+0xf0>)
 8004a7e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8004a82:	6393      	str	r3, [r2, #56]	; 0x38

    /* Enable and set Discovery I2C2 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C2_EV_IRQn, 0x00, 0);
 8004a84:	2200      	movs	r2, #0
 8004a86:	2100      	movs	r1, #0
 8004a88:	2021      	movs	r0, #33	; 0x21
 8004a8a:	f002 f8c4 	bl	8006c16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C2_EV_IRQn);
 8004a8e:	2021      	movs	r0, #33	; 0x21
 8004a90:	f002 f8dd 	bl	8006c4e <HAL_NVIC_EnableIRQ>

    /* Enable and set Discovery I2C2 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C2_ER_IRQn, 0x00, 0);
 8004a94:	2200      	movs	r2, #0
 8004a96:	2100      	movs	r1, #0
 8004a98:	2022      	movs	r0, #34	; 0x22
 8004a9a:	f002 f8bc 	bl	8006c16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C2_ER_IRQn);
 8004a9e:	2022      	movs	r0, #34	; 0x22
 8004aa0:	f002 f8d5 	bl	8006c4e <HAL_NVIC_EnableIRQ>
  }
}
 8004aa4:	bf00      	nop
 8004aa6:	37b8      	adds	r7, #184	; 0xb8
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}
 8004aac:	40005800 	.word	0x40005800
 8004ab0:	40021000 	.word	0x40021000
 8004ab4:	48001c00 	.word	0x48001c00
 8004ab8:	48000400 	.word	0x48000400

08004abc <I2C2_DeInit>:
/**
  * @brief Discovery I2C2 Bus Deinitialization
  * @retval None
  */
void I2C2_DeInit(void)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2c2Handle) != HAL_I2C_STATE_RESET)
 8004ac0:	4806      	ldr	r0, [pc, #24]	; (8004adc <I2C2_DeInit+0x20>)
 8004ac2:	f003 f9c0 	bl	8007e46 <HAL_I2C_GetState>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d005      	beq.n	8004ad8 <I2C2_DeInit+0x1c>
  {
    /* DeInit the I2C */
    HAL_I2C_DeInit(&I2c2Handle);
 8004acc:	4803      	ldr	r0, [pc, #12]	; (8004adc <I2C2_DeInit+0x20>)
 8004ace:	f002 fe56 	bl	800777e <HAL_I2C_DeInit>
    I2C2_MspDeInit(&I2c2Handle);
 8004ad2:	4802      	ldr	r0, [pc, #8]	; (8004adc <I2C2_DeInit+0x20>)
 8004ad4:	f000 f804 	bl	8004ae0 <I2C2_MspDeInit>
  }
}
 8004ad8:	bf00      	nop
 8004ada:	bd80      	pop	{r7, pc}
 8004adc:	20000364 	.word	0x20000364

08004ae0 <I2C2_MspDeInit>:
  * @brief Discovery I2C2 MSP DeInitialization
  * @param hi2c: I2C2 handle
  * @retval None
  */
static void I2C2_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b084      	sub	sp, #16
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == DISCOVERY_I2C2)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a1f      	ldr	r2, [pc, #124]	; (8004b6c <I2C2_MspDeInit+0x8c>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d138      	bne.n	8004b64 <I2C2_MspDeInit+0x84>
  {
    /*##-1- Unconfigure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C2_SDA_GPIO_CLK_ENABLE();
 8004af2:	4b1f      	ldr	r3, [pc, #124]	; (8004b70 <I2C2_MspDeInit+0x90>)
 8004af4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004af6:	4a1e      	ldr	r2, [pc, #120]	; (8004b70 <I2C2_MspDeInit+0x90>)
 8004af8:	f043 0302 	orr.w	r3, r3, #2
 8004afc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004afe:	4b1c      	ldr	r3, [pc, #112]	; (8004b70 <I2C2_MspDeInit+0x90>)
 8004b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b02:	f003 0302 	and.w	r3, r3, #2
 8004b06:	60fb      	str	r3, [r7, #12]
 8004b08:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_I2C2_SCL_GPIO_CLK_ENABLE();
 8004b0a:	4b19      	ldr	r3, [pc, #100]	; (8004b70 <I2C2_MspDeInit+0x90>)
 8004b0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b0e:	4a18      	ldr	r2, [pc, #96]	; (8004b70 <I2C2_MspDeInit+0x90>)
 8004b10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b16:	4b16      	ldr	r3, [pc, #88]	; (8004b70 <I2C2_MspDeInit+0x90>)
 8004b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b1e:	60bb      	str	r3, [r7, #8]
 8004b20:	68bb      	ldr	r3, [r7, #8]

    /* Configure I2C Rx/Tx as alternate function  */
    HAL_GPIO_DeInit(DISCOVERY_I2C2_SCL_GPIO_PORT, DISCOVERY_I2C2_SCL_PIN);
 8004b22:	2110      	movs	r1, #16
 8004b24:	4813      	ldr	r0, [pc, #76]	; (8004b74 <I2C2_MspDeInit+0x94>)
 8004b26:	f002 fc5f 	bl	80073e8 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(DISCOVERY_I2C2_SDA_GPIO_PORT,  DISCOVERY_I2C2_SDA_PIN);
 8004b2a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004b2e:	4812      	ldr	r0, [pc, #72]	; (8004b78 <I2C2_MspDeInit+0x98>)
 8004b30:	f002 fc5a 	bl	80073e8 <HAL_GPIO_DeInit>

    /*##-2- Unconfigure the Discovery I2C2 peripheral ############################*/
    /* Force and release I2C Peripheral */
    DISCOVERY_I2C2_FORCE_RESET();
 8004b34:	4b0e      	ldr	r3, [pc, #56]	; (8004b70 <I2C2_MspDeInit+0x90>)
 8004b36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b38:	4a0d      	ldr	r2, [pc, #52]	; (8004b70 <I2C2_MspDeInit+0x90>)
 8004b3a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004b3e:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C2_RELEASE_RESET();
 8004b40:	4b0b      	ldr	r3, [pc, #44]	; (8004b70 <I2C2_MspDeInit+0x90>)
 8004b42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b44:	4a0a      	ldr	r2, [pc, #40]	; (8004b70 <I2C2_MspDeInit+0x90>)
 8004b46:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8004b4a:	6393      	str	r3, [r2, #56]	; 0x38

    /* Disable Discovery I2C2 clock */
    DISCOVERY_I2C2_CLK_DISABLE();
 8004b4c:	4b08      	ldr	r3, [pc, #32]	; (8004b70 <I2C2_MspDeInit+0x90>)
 8004b4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b50:	4a07      	ldr	r2, [pc, #28]	; (8004b70 <I2C2_MspDeInit+0x90>)
 8004b52:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8004b56:	6593      	str	r3, [r2, #88]	; 0x58

    /* Disable Discovery I2C2 interrupts */
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C2_EV_IRQn);
 8004b58:	2021      	movs	r0, #33	; 0x21
 8004b5a:	f002 f886 	bl	8006c6a <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C2_ER_IRQn);
 8004b5e:	2022      	movs	r0, #34	; 0x22
 8004b60:	f002 f883 	bl	8006c6a <HAL_NVIC_DisableIRQ>
  }
}
 8004b64:	bf00      	nop
 8004b66:	3710      	adds	r7, #16
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	40005800 	.word	0x40005800
 8004b70:	40021000 	.word	0x40021000
 8004b74:	48001c00 	.word	0x48001c00
 8004b78:	48000400 	.word	0x48000400

08004b7c <I2C2_WriteData>:
  * @param  RegSize: The target register size (can be 8BIT or 16BIT)
  * @param  Value: The target register value to be written
  * @retval None
  */
static void I2C2_WriteData(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t Value)
{
 8004b7c:	b590      	push	{r4, r7, lr}
 8004b7e:	b089      	sub	sp, #36	; 0x24
 8004b80:	af04      	add	r7, sp, #16
 8004b82:	4604      	mov	r4, r0
 8004b84:	4608      	mov	r0, r1
 8004b86:	4611      	mov	r1, r2
 8004b88:	461a      	mov	r2, r3
 8004b8a:	4623      	mov	r3, r4
 8004b8c:	80fb      	strh	r3, [r7, #6]
 8004b8e:	4603      	mov	r3, r0
 8004b90:	80bb      	strh	r3, [r7, #4]
 8004b92:	460b      	mov	r3, r1
 8004b94:	807b      	strh	r3, [r7, #2]
 8004b96:	4613      	mov	r3, r2
 8004b98:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status = HAL_OK;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsid i" : : : "memory");
 8004b9e:	b672      	cpsid	i
}
 8004ba0:	bf00      	nop

  __disable_irq();

  status = HAL_I2C_Mem_Write(&I2c2Handle, Addr, (uint16_t)Reg, RegSize, &Value, 1, I2c2Timeout);
 8004ba2:	4b0d      	ldr	r3, [pc, #52]	; (8004bd8 <I2C2_WriteData+0x5c>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	8878      	ldrh	r0, [r7, #2]
 8004ba8:	88ba      	ldrh	r2, [r7, #4]
 8004baa:	88f9      	ldrh	r1, [r7, #6]
 8004bac:	9302      	str	r3, [sp, #8]
 8004bae:	2301      	movs	r3, #1
 8004bb0:	9301      	str	r3, [sp, #4]
 8004bb2:	1c7b      	adds	r3, r7, #1
 8004bb4:	9300      	str	r3, [sp, #0]
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	4808      	ldr	r0, [pc, #32]	; (8004bdc <I2C2_WriteData+0x60>)
 8004bba:	f002 fe0f 	bl	80077dc <HAL_I2C_Mem_Write>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 8004bc2:	b662      	cpsie	i
}
 8004bc4:	bf00      	nop

  __enable_irq();


  /* Check the communication status */
  if (status != HAL_OK)
 8004bc6:	7bfb      	ldrb	r3, [r7, #15]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d001      	beq.n	8004bd0 <I2C2_WriteData+0x54>
  {
    /* Re-Initiaize the BUS */
    I2C2_Error();
 8004bcc:	f000 f890 	bl	8004cf0 <I2C2_Error>
  }
}
 8004bd0:	bf00      	nop
 8004bd2:	3714      	adds	r7, #20
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd90      	pop	{r4, r7, pc}
 8004bd8:	200000b8 	.word	0x200000b8
 8004bdc:	20000364 	.word	0x20000364

08004be0 <I2C2_ReadData>:
  * @param  Reg: The target register address to read
  * @param  RegSize: The target register size (can be 8BIT or 16BIT)
  * @retval read register value
  */
static uint8_t I2C2_ReadData(uint16_t Addr, uint16_t Reg, uint16_t RegSize)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b088      	sub	sp, #32
 8004be4:	af04      	add	r7, sp, #16
 8004be6:	4603      	mov	r3, r0
 8004be8:	80fb      	strh	r3, [r7, #6]
 8004bea:	460b      	mov	r3, r1
 8004bec:	80bb      	strh	r3, [r7, #4]
 8004bee:	4613      	mov	r3, r2
 8004bf0:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0x0;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	73bb      	strb	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 8004bfa:	b672      	cpsid	i
}
 8004bfc:	bf00      	nop

  __disable_irq();

  status = HAL_I2C_Mem_Read(&I2c2Handle, Addr, Reg, RegSize, &value, 1, I2c2Timeout);
 8004bfe:	4b10      	ldr	r3, [pc, #64]	; (8004c40 <I2C2_ReadData+0x60>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	8878      	ldrh	r0, [r7, #2]
 8004c04:	88ba      	ldrh	r2, [r7, #4]
 8004c06:	88f9      	ldrh	r1, [r7, #6]
 8004c08:	9302      	str	r3, [sp, #8]
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	9301      	str	r3, [sp, #4]
 8004c0e:	f107 030e 	add.w	r3, r7, #14
 8004c12:	9300      	str	r3, [sp, #0]
 8004c14:	4603      	mov	r3, r0
 8004c16:	480b      	ldr	r0, [pc, #44]	; (8004c44 <I2C2_ReadData+0x64>)
 8004c18:	f002 fef4 	bl	8007a04 <HAL_I2C_Mem_Read>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 8004c20:	b662      	cpsie	i
}
 8004c22:	bf00      	nop

  __enable_irq();

  /* Check the communication status */
  if (status != HAL_OK)
 8004c24:	7bfb      	ldrb	r3, [r7, #15]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d004      	beq.n	8004c34 <I2C2_ReadData+0x54>
  {
    /* Re-Initiaize the BUS */
    I2C2_Error();
 8004c2a:	f000 f861 	bl	8004cf0 <I2C2_Error>
    HAL_Delay(200);
 8004c2e:	20c8      	movs	r0, #200	; 0xc8
 8004c30:	f000 fef2 	bl	8005a18 <HAL_Delay>
  }

  return value;
 8004c34:	7bbb      	ldrb	r3, [r7, #14]
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3710      	adds	r7, #16
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	bf00      	nop
 8004c40:	200000b8 	.word	0x200000b8
 8004c44:	20000364 	.word	0x20000364

08004c48 <I2C2_isDeviceReady>:

static uint8_t I2C2_isDeviceReady(uint16_t Addr, uint32_t trial)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b084      	sub	sp, #16
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	4603      	mov	r3, r0
 8004c50:	6039      	str	r1, [r7, #0]
 8004c52:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004c54:	2300      	movs	r3, #0
 8004c56:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0x0;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	73bb      	strb	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 8004c5c:	b672      	cpsid	i
}
 8004c5e:	bf00      	nop

  __disable_irq();

  status = HAL_I2C_IsDeviceReady(&I2c2Handle, Addr, trial, 50);
 8004c60:	88f9      	ldrh	r1, [r7, #6]
 8004c62:	2332      	movs	r3, #50	; 0x32
 8004c64:	683a      	ldr	r2, [r7, #0]
 8004c66:	480a      	ldr	r0, [pc, #40]	; (8004c90 <I2C2_isDeviceReady+0x48>)
 8004c68:	f002 ffe6 	bl	8007c38 <HAL_I2C_IsDeviceReady>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 8004c70:	b662      	cpsie	i
}
 8004c72:	bf00      	nop

  __enable_irq();

  /* Check the communication status */
  if (status != HAL_OK)
 8004c74:	7bfb      	ldrb	r3, [r7, #15]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d004      	beq.n	8004c84 <I2C2_isDeviceReady+0x3c>
  {
    /* Re-Initiaize the BUS */
    I2C2_Error();
 8004c7a:	f000 f839 	bl	8004cf0 <I2C2_Error>
    HAL_Delay(200);
 8004c7e:	20c8      	movs	r0, #200	; 0xc8
 8004c80:	f000 feca 	bl	8005a18 <HAL_Delay>
  }

  return value;
 8004c84:	7bbb      	ldrb	r3, [r7, #14]
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3710      	adds	r7, #16
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	20000364 	.word	0x20000364

08004c94 <I2C2_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static HAL_StatusTypeDef I2C2_ReadBuffer(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t *pBuffer, uint16_t Length)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b08a      	sub	sp, #40	; 0x28
 8004c98:	af04      	add	r7, sp, #16
 8004c9a:	607b      	str	r3, [r7, #4]
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	81fb      	strh	r3, [r7, #14]
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	81bb      	strh	r3, [r7, #12]
 8004ca4:	4613      	mov	r3, r2
 8004ca6:	817b      	strh	r3, [r7, #10]
  HAL_StatusTypeDef status = HAL_OK;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	75fb      	strb	r3, [r7, #23]
  __ASM volatile ("cpsid i" : : : "memory");
 8004cac:	b672      	cpsid	i
}
 8004cae:	bf00      	nop

  __disable_irq();

  status = HAL_I2C_Mem_Read(&I2c2Handle, Addr, (uint16_t)Reg, RegSize, pBuffer, Length, I2c2Timeout);
 8004cb0:	4b0d      	ldr	r3, [pc, #52]	; (8004ce8 <I2C2_ReadBuffer+0x54>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	8978      	ldrh	r0, [r7, #10]
 8004cb6:	89ba      	ldrh	r2, [r7, #12]
 8004cb8:	89f9      	ldrh	r1, [r7, #14]
 8004cba:	9302      	str	r3, [sp, #8]
 8004cbc:	8c3b      	ldrh	r3, [r7, #32]
 8004cbe:	9301      	str	r3, [sp, #4]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	9300      	str	r3, [sp, #0]
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	4809      	ldr	r0, [pc, #36]	; (8004cec <I2C2_ReadBuffer+0x58>)
 8004cc8:	f002 fe9c 	bl	8007a04 <HAL_I2C_Mem_Read>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	75fb      	strb	r3, [r7, #23]
  __ASM volatile ("cpsie i" : : : "memory");
 8004cd0:	b662      	cpsie	i
}
 8004cd2:	bf00      	nop

  __enable_irq();

  /* Check the communication status */
  if (status != HAL_OK)
 8004cd4:	7dfb      	ldrb	r3, [r7, #23]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d001      	beq.n	8004cde <I2C2_ReadBuffer+0x4a>
  {
    /* Re-Initiaize the BUS */
    I2C2_Error();
 8004cda:	f000 f809 	bl	8004cf0 <I2C2_Error>
  }

  return status;
 8004cde:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3718      	adds	r7, #24
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}
 8004ce8:	200000b8 	.word	0x200000b8
 8004cec:	20000364 	.word	0x20000364

08004cf0 <I2C2_Error>:
/**
  * @brief Discovery I2C2 error treatment function
  * @retval None
  */
static void I2C2_Error(void)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	af00      	add	r7, sp, #0
  BSP_ErrorHandler();
 8004cf4:	f7ff fe32 	bl	800495c <BSP_ErrorHandler>

  /* De-initialize the I2C communication BUS */
  HAL_I2C_DeInit(&I2c2Handle);
 8004cf8:	4803      	ldr	r0, [pc, #12]	; (8004d08 <I2C2_Error+0x18>)
 8004cfa:	f002 fd40 	bl	800777e <HAL_I2C_DeInit>

  /* Re- Initiaize the I2C communication BUS */
  I2C2_Init();
 8004cfe:	f7ff fe31 	bl	8004964 <I2C2_Init>
}
 8004d02:	bf00      	nop
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	bf00      	nop
 8004d08:	20000364 	.word	0x20000364

08004d0c <MFX_IO_Init>:
/**
  * @brief  Initializes MFX low level.
  * @retval None
  */
void MFX_IO_Init(void)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	af00      	add	r7, sp, #0
  /* I2C2 init */
  I2C2_Init();
 8004d10:	f7ff fe28 	bl	8004964 <I2C2_Init>

  /* Wait for device ready */
  if (I2C2_isDeviceReady(IO1_I2C_ADDRESS, 4) != HAL_OK)
 8004d14:	2104      	movs	r1, #4
 8004d16:	2084      	movs	r0, #132	; 0x84
 8004d18:	f7ff ff96 	bl	8004c48 <I2C2_isDeviceReady>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d001      	beq.n	8004d26 <MFX_IO_Init+0x1a>
  {
    BSP_ErrorHandler();
 8004d22:	f7ff fe1b 	bl	800495c <BSP_ErrorHandler>
  }
}
 8004d26:	bf00      	nop
 8004d28:	bd80      	pop	{r7, pc}
	...

08004d2c <MFX_IO_DeInit>:
/**
  * @brief  Deinitializes MFX low level.
  * @retval None
  */
void MFX_IO_DeInit(void)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b088      	sub	sp, #32
 8004d30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable wakeup gpio clock */
  MFX_WAKEUP_GPIO_CLK_ENABLE();
 8004d32:	4b19      	ldr	r3, [pc, #100]	; (8004d98 <MFX_IO_DeInit+0x6c>)
 8004d34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d36:	4a18      	ldr	r2, [pc, #96]	; (8004d98 <MFX_IO_DeInit+0x6c>)
 8004d38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004d3e:	4b16      	ldr	r3, [pc, #88]	; (8004d98 <MFX_IO_DeInit+0x6c>)
 8004d40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d46:	60bb      	str	r3, [r7, #8]
 8004d48:	68bb      	ldr	r3, [r7, #8]

  /* MFX wakeup pin configuration */
  GPIO_InitStruct.Pin   = MFX_WAKEUP_PIN;
 8004d4a:	2340      	movs	r3, #64	; 0x40
 8004d4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d52:	2300      	movs	r3, #0
 8004d54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_PULLDOWN;
 8004d56:	2302      	movs	r3, #2
 8004d58:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_PORT, &GPIO_InitStruct);
 8004d5a:	f107 030c 	add.w	r3, r7, #12
 8004d5e:	4619      	mov	r1, r3
 8004d60:	480e      	ldr	r0, [pc, #56]	; (8004d9c <MFX_IO_DeInit+0x70>)
 8004d62:	f002 f9af 	bl	80070c4 <HAL_GPIO_Init>

  /* DeInit interrupt pin : disable IRQ before to avoid spurious interrupt */
  HAL_NVIC_DisableIRQ((IRQn_Type)(MFX_INT_EXTI_IRQn));
 8004d66:	2017      	movs	r0, #23
 8004d68:	f001 ff7f 	bl	8006c6a <HAL_NVIC_DisableIRQ>
  MFX_INT_GPIO_CLK_ENABLE();
 8004d6c:	4b0a      	ldr	r3, [pc, #40]	; (8004d98 <MFX_IO_DeInit+0x6c>)
 8004d6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d70:	4a09      	ldr	r2, [pc, #36]	; (8004d98 <MFX_IO_DeInit+0x6c>)
 8004d72:	f043 0304 	orr.w	r3, r3, #4
 8004d76:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004d78:	4b07      	ldr	r3, [pc, #28]	; (8004d98 <MFX_IO_DeInit+0x6c>)
 8004d7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d7c:	f003 0304 	and.w	r3, r3, #4
 8004d80:	607b      	str	r3, [r7, #4]
 8004d82:	687b      	ldr	r3, [r7, #4]
  HAL_GPIO_DeInit(MFX_INT_GPIO_PORT, MFX_INT_PIN);
 8004d84:	2120      	movs	r1, #32
 8004d86:	4806      	ldr	r0, [pc, #24]	; (8004da0 <MFX_IO_DeInit+0x74>)
 8004d88:	f002 fb2e 	bl	80073e8 <HAL_GPIO_DeInit>

  /* I2C2 Deinit */
  I2C2_DeInit();
 8004d8c:	f7ff fe96 	bl	8004abc <I2C2_DeInit>
}
 8004d90:	bf00      	nop
 8004d92:	3720      	adds	r7, #32
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd80      	pop	{r7, pc}
 8004d98:	40021000 	.word	0x40021000
 8004d9c:	48001c00 	.word	0x48001c00
 8004da0:	48000800 	.word	0x48000800

08004da4 <MFX_IO_ITConfig>:
/**
  * @brief  Configures MFX low level interrupt.
  * @retval None
  */
void MFX_IO_ITConfig(void)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b086      	sub	sp, #24
 8004da8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable the GPIO clock */
  MFX_INT_GPIO_CLK_ENABLE();
 8004daa:	4b12      	ldr	r3, [pc, #72]	; (8004df4 <MFX_IO_ITConfig+0x50>)
 8004dac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dae:	4a11      	ldr	r2, [pc, #68]	; (8004df4 <MFX_IO_ITConfig+0x50>)
 8004db0:	f043 0304 	orr.w	r3, r3, #4
 8004db4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004db6:	4b0f      	ldr	r3, [pc, #60]	; (8004df4 <MFX_IO_ITConfig+0x50>)
 8004db8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dba:	f003 0304 	and.w	r3, r3, #4
 8004dbe:	603b      	str	r3, [r7, #0]
 8004dc0:	683b      	ldr	r3, [r7, #0]

  /* MFX_OUT_IRQ (normally used for EXTI_WKUP) */
  GPIO_InitStruct.Pin   = MFX_INT_PIN;
 8004dc2:	2320      	movs	r3, #32
 8004dc4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_RISING;
 8004dce:	4b0a      	ldr	r3, [pc, #40]	; (8004df8 <MFX_IO_ITConfig+0x54>)
 8004dd0:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(MFX_INT_GPIO_PORT, &GPIO_InitStruct);
 8004dd2:	1d3b      	adds	r3, r7, #4
 8004dd4:	4619      	mov	r1, r3
 8004dd6:	4809      	ldr	r0, [pc, #36]	; (8004dfc <MFX_IO_ITConfig+0x58>)
 8004dd8:	f002 f974 	bl	80070c4 <HAL_GPIO_Init>

  /* Enable and set GPIO EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(MFX_INT_EXTI_IRQn), 0x0F, 0x0F);
 8004ddc:	220f      	movs	r2, #15
 8004dde:	210f      	movs	r1, #15
 8004de0:	2017      	movs	r0, #23
 8004de2:	f001 ff18 	bl	8006c16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(MFX_INT_EXTI_IRQn));
 8004de6:	2017      	movs	r0, #23
 8004de8:	f001 ff31 	bl	8006c4e <HAL_NVIC_EnableIRQ>
}
 8004dec:	bf00      	nop
 8004dee:	3718      	adds	r7, #24
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	40021000 	.word	0x40021000
 8004df8:	10110000 	.word	0x10110000
 8004dfc:	48000800 	.word	0x48000800

08004e00 <MFX_IO_EnableWakeupPin>:
/**
  * @brief  Configures MFX wke up  pin.
  * @retval None
  */
void MFX_IO_EnableWakeupPin(void)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b086      	sub	sp, #24
 8004e04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable wakeup gpio clock */
  MFX_WAKEUP_GPIO_CLK_ENABLE();
 8004e06:	4b0e      	ldr	r3, [pc, #56]	; (8004e40 <MFX_IO_EnableWakeupPin+0x40>)
 8004e08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e0a:	4a0d      	ldr	r2, [pc, #52]	; (8004e40 <MFX_IO_EnableWakeupPin+0x40>)
 8004e0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e12:	4b0b      	ldr	r3, [pc, #44]	; (8004e40 <MFX_IO_EnableWakeupPin+0x40>)
 8004e14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e1a:	603b      	str	r3, [r7, #0]
 8004e1c:	683b      	ldr	r3, [r7, #0]

  /* MFX wakeup pin configuration */
  GPIO_InitStruct.Pin   = MFX_WAKEUP_PIN;
 8004e1e:	2340      	movs	r3, #64	; 0x40
 8004e20:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8004e22:	2301      	movs	r3, #1
 8004e24:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004e26:	2302      	movs	r3, #2
 8004e28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_PORT, &GPIO_InitStruct);
 8004e2e:	1d3b      	adds	r3, r7, #4
 8004e30:	4619      	mov	r1, r3
 8004e32:	4804      	ldr	r0, [pc, #16]	; (8004e44 <MFX_IO_EnableWakeupPin+0x44>)
 8004e34:	f002 f946 	bl	80070c4 <HAL_GPIO_Init>
}
 8004e38:	bf00      	nop
 8004e3a:	3718      	adds	r7, #24
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}
 8004e40:	40021000 	.word	0x40021000
 8004e44:	48001c00 	.word	0x48001c00

08004e48 <MFX_IO_Wakeup>:
/**
  * @brief  Wakeup MFX.
  * @retval None
  */
void MFX_IO_Wakeup(void)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	af00      	add	r7, sp, #0
  /* Set Wakeup pin to high to wakeup Idd measurement component from standby mode */
  HAL_GPIO_WritePin(MFX_WAKEUP_GPIO_PORT, MFX_WAKEUP_PIN, GPIO_PIN_SET);
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	2140      	movs	r1, #64	; 0x40
 8004e50:	4806      	ldr	r0, [pc, #24]	; (8004e6c <MFX_IO_Wakeup+0x24>)
 8004e52:	f002 fbbb 	bl	80075cc <HAL_GPIO_WritePin>

  /* Wait */
  HAL_Delay(1);
 8004e56:	2001      	movs	r0, #1
 8004e58:	f000 fdde 	bl	8005a18 <HAL_Delay>

  /* Set gpio pin basck to low */
  HAL_GPIO_WritePin(MFX_WAKEUP_GPIO_PORT, MFX_WAKEUP_PIN, GPIO_PIN_RESET);
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	2140      	movs	r1, #64	; 0x40
 8004e60:	4802      	ldr	r0, [pc, #8]	; (8004e6c <MFX_IO_Wakeup+0x24>)
 8004e62:	f002 fbb3 	bl	80075cc <HAL_GPIO_WritePin>
}
 8004e66:	bf00      	nop
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop
 8004e6c:	48001c00 	.word	0x48001c00

08004e70 <MFX_IO_Write>:
  * @param  Reg: Register address
  * @param  Value: Data to be written
  * @retval None
  */
void MFX_IO_Write(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b082      	sub	sp, #8
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	4603      	mov	r3, r0
 8004e78:	80fb      	strh	r3, [r7, #6]
 8004e7a:	460b      	mov	r3, r1
 8004e7c:	717b      	strb	r3, [r7, #5]
 8004e7e:	4613      	mov	r3, r2
 8004e80:	713b      	strb	r3, [r7, #4]
  I2C2_WriteData(Addr, Reg, I2C_MEMADD_SIZE_8BIT, Value);
 8004e82:	797b      	ldrb	r3, [r7, #5]
 8004e84:	b299      	uxth	r1, r3
 8004e86:	793b      	ldrb	r3, [r7, #4]
 8004e88:	88f8      	ldrh	r0, [r7, #6]
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f7ff fe76 	bl	8004b7c <I2C2_WriteData>
}
 8004e90:	bf00      	nop
 8004e92:	3708      	adds	r7, #8
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}

08004e98 <MFX_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Register address
  * @retval Read data
  */
uint8_t MFX_IO_Read(uint16_t Addr, uint8_t Reg)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	460a      	mov	r2, r1
 8004ea2:	80fb      	strh	r3, [r7, #6]
 8004ea4:	4613      	mov	r3, r2
 8004ea6:	717b      	strb	r3, [r7, #5]
  return I2C2_ReadData(Addr, Reg, I2C_MEMADD_SIZE_8BIT);
 8004ea8:	797b      	ldrb	r3, [r7, #5]
 8004eaa:	b299      	uxth	r1, r3
 8004eac:	88fb      	ldrh	r3, [r7, #6]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f7ff fe95 	bl	8004be0 <I2C2_ReadData>
 8004eb6:	4603      	mov	r3, r0
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3708      	adds	r7, #8
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}

08004ec0 <MFX_IO_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval Number of read data
  */
uint16_t MFX_IO_ReadMultiple(uint16_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b086      	sub	sp, #24
 8004ec4:	af02      	add	r7, sp, #8
 8004ec6:	60ba      	str	r2, [r7, #8]
 8004ec8:	461a      	mov	r2, r3
 8004eca:	4603      	mov	r3, r0
 8004ecc:	81fb      	strh	r3, [r7, #14]
 8004ece:	460b      	mov	r3, r1
 8004ed0:	737b      	strb	r3, [r7, #13]
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	80fb      	strh	r3, [r7, #6]
  return I2C2_ReadBuffer(Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8004ed6:	7b7b      	ldrb	r3, [r7, #13]
 8004ed8:	b299      	uxth	r1, r3
 8004eda:	89f8      	ldrh	r0, [r7, #14]
 8004edc:	88fb      	ldrh	r3, [r7, #6]
 8004ede:	9300      	str	r3, [sp, #0]
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f7ff fed6 	bl	8004c94 <I2C2_ReadBuffer>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	b29b      	uxth	r3, r3
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3710      	adds	r7, #16
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <MFX_IO_Delay>:
  * @brief  MFX delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void MFX_IO_Delay(uint32_t Delay)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b082      	sub	sp, #8
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f000 fd8b 	bl	8005a18 <HAL_Delay>
}
 8004f02:	bf00      	nop
 8004f04:	3708      	adds	r7, #8
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}
	...

08004f0c <FMC_BANK1_MspInit>:
  * @brief  Initializes FMC_BANK1_LCD_IO MSP.
  * @param  None
  * @retval None
  */
void FMC_BANK1_MspInit(void)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b08c      	sub	sp, #48	; 0x30
 8004f10:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_Init_Structure;

  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8004f12:	4b38      	ldr	r3, [pc, #224]	; (8004ff4 <FMC_BANK1_MspInit+0xe8>)
 8004f14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f16:	4a37      	ldr	r2, [pc, #220]	; (8004ff4 <FMC_BANK1_MspInit+0xe8>)
 8004f18:	f043 0301 	orr.w	r3, r3, #1
 8004f1c:	6513      	str	r3, [r2, #80]	; 0x50
 8004f1e:	4b35      	ldr	r3, [pc, #212]	; (8004ff4 <FMC_BANK1_MspInit+0xe8>)
 8004f20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f22:	f003 0301 	and.w	r3, r3, #1
 8004f26:	61bb      	str	r3, [r7, #24]
 8004f28:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004f2a:	4b32      	ldr	r3, [pc, #200]	; (8004ff4 <FMC_BANK1_MspInit+0xe8>)
 8004f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f2e:	4a31      	ldr	r2, [pc, #196]	; (8004ff4 <FMC_BANK1_MspInit+0xe8>)
 8004f30:	f043 0308 	orr.w	r3, r3, #8
 8004f34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004f36:	4b2f      	ldr	r3, [pc, #188]	; (8004ff4 <FMC_BANK1_MspInit+0xe8>)
 8004f38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f3a:	f003 0308 	and.w	r3, r3, #8
 8004f3e:	617b      	str	r3, [r7, #20]
 8004f40:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004f42:	4b2c      	ldr	r3, [pc, #176]	; (8004ff4 <FMC_BANK1_MspInit+0xe8>)
 8004f44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f46:	4a2b      	ldr	r2, [pc, #172]	; (8004ff4 <FMC_BANK1_MspInit+0xe8>)
 8004f48:	f043 0310 	orr.w	r3, r3, #16
 8004f4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004f4e:	4b29      	ldr	r3, [pc, #164]	; (8004ff4 <FMC_BANK1_MspInit+0xe8>)
 8004f50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f52:	f003 0310 	and.w	r3, r3, #16
 8004f56:	613b      	str	r3, [r7, #16]
 8004f58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004f5a:	4b26      	ldr	r3, [pc, #152]	; (8004ff4 <FMC_BANK1_MspInit+0xe8>)
 8004f5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f5e:	4a25      	ldr	r2, [pc, #148]	; (8004ff4 <FMC_BANK1_MspInit+0xe8>)
 8004f60:	f043 0320 	orr.w	r3, r3, #32
 8004f64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004f66:	4b23      	ldr	r3, [pc, #140]	; (8004ff4 <FMC_BANK1_MspInit+0xe8>)
 8004f68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f6a:	f003 0320 	and.w	r3, r3, #32
 8004f6e:	60fb      	str	r3, [r7, #12]
 8004f70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8004f72:	4b20      	ldr	r3, [pc, #128]	; (8004ff4 <FMC_BANK1_MspInit+0xe8>)
 8004f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f76:	4a1f      	ldr	r2, [pc, #124]	; (8004ff4 <FMC_BANK1_MspInit+0xe8>)
 8004f78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004f7e:	4b1d      	ldr	r3, [pc, #116]	; (8004ff4 <FMC_BANK1_MspInit+0xe8>)
 8004f80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f86:	60bb      	str	r3, [r7, #8]
 8004f88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004f8a:	4b1a      	ldr	r3, [pc, #104]	; (8004ff4 <FMC_BANK1_MspInit+0xe8>)
 8004f8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f8e:	4a19      	ldr	r2, [pc, #100]	; (8004ff4 <FMC_BANK1_MspInit+0xe8>)
 8004f90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f94:	6593      	str	r3, [r2, #88]	; 0x58
 8004f96:	4b17      	ldr	r3, [pc, #92]	; (8004ff4 <FMC_BANK1_MspInit+0xe8>)
 8004f98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f9e:	607b      	str	r3, [r7, #4]
 8004fa0:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8004fa2:	f003 fa77 	bl	8008494 <HAL_PWREx_EnableVddIO2>

  GPIO_Init_Structure.Mode      = GPIO_MODE_AF_PP;
 8004fa6:	2302      	movs	r3, #2
 8004fa8:	623b      	str	r3, [r7, #32]
  GPIO_Init_Structure.Pull      = GPIO_PULLUP;
 8004faa:	2301      	movs	r3, #1
 8004fac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init_Structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fae:	2303      	movs	r3, #3
 8004fb0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init_Structure.Alternate = GPIO_AF12_FMC;
 8004fb2:	230c      	movs	r3, #12
 8004fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* GPIOD configuration */ /* GPIO_PIN_7 is  FMC_NE1 */
  GPIO_Init_Structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | \
 8004fb6:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8004fba:	61fb      	str	r3, [r7, #28]
                              GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_7;

  HAL_GPIO_Init(GPIOD, &GPIO_Init_Structure);
 8004fbc:	f107 031c 	add.w	r3, r7, #28
 8004fc0:	4619      	mov	r1, r3
 8004fc2:	480d      	ldr	r0, [pc, #52]	; (8004ff8 <FMC_BANK1_MspInit+0xec>)
 8004fc4:	f002 f87e 	bl	80070c4 <HAL_GPIO_Init>




  /* GPIOE configuration */
  GPIO_Init_Structure.Pin   = GPIO_PIN_7     | \
 8004fc8:	f64f 7380 	movw	r3, #65408	; 0xff80
 8004fcc:	61fb      	str	r3, [r7, #28]
                              GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | \
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_Init_Structure);
 8004fce:	f107 031c 	add.w	r3, r7, #28
 8004fd2:	4619      	mov	r1, r3
 8004fd4:	4809      	ldr	r0, [pc, #36]	; (8004ffc <FMC_BANK1_MspInit+0xf0>)
 8004fd6:	f002 f875 	bl	80070c4 <HAL_GPIO_Init>

  /* GPIOD configuration */
  GPIO_Init_Structure.Pin   = GPIO_PIN_13 ;
 8004fda:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004fde:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_Init_Structure);
 8004fe0:	f107 031c 	add.w	r3, r7, #28
 8004fe4:	4619      	mov	r1, r3
 8004fe6:	4804      	ldr	r0, [pc, #16]	; (8004ff8 <FMC_BANK1_MspInit+0xec>)
 8004fe8:	f002 f86c 	bl	80070c4 <HAL_GPIO_Init>

}
 8004fec:	bf00      	nop
 8004fee:	3730      	adds	r7, #48	; 0x30
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	40021000 	.word	0x40021000
 8004ff8:	48000c00 	.word	0x48000c00
 8004ffc:	48001000 	.word	0x48001000

08005000 <FMC_BANK1_Init>:
  * @brief  Initializes LCD IO.
  * @param  None
  * @retval None
  */
void FMC_BANK1_Init(void)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b0a4      	sub	sp, #144	; 0x90
 8005004:	af00      	add	r7, sp, #0
  FMC_NORSRAM_TimingTypeDef sram_timing;
  FMC_NORSRAM_TimingTypeDef sram_timing_write;

  /*** Configure the SRAM Bank 1 ***/
  /* Configure IPs */
  hsram.Instance  = FMC_NORSRAM_DEVICE;
 8005006:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 800500a:	643b      	str	r3, [r7, #64]	; 0x40
  hsram.Extended  = FMC_NORSRAM_EXTENDED_DEVICE;
 800500c:	4b26      	ldr	r3, [pc, #152]	; (80050a8 <FMC_BANK1_Init+0xa8>)
 800500e:	647b      	str	r3, [r7, #68]	; 0x44


  /* Timing for READING */

  sram_timing.AddressSetupTime       = 1;
 8005010:	2301      	movs	r3, #1
 8005012:	623b      	str	r3, [r7, #32]
  sram_timing.AddressHoldTime        = 1;
 8005014:	2301      	movs	r3, #1
 8005016:	627b      	str	r3, [r7, #36]	; 0x24
  sram_timing.DataSetupTime          = 1;
 8005018:	2301      	movs	r3, #1
 800501a:	62bb      	str	r3, [r7, #40]	; 0x28
  sram_timing.BusTurnAroundDuration  = 0;
 800501c:	2300      	movs	r3, #0
 800501e:	633b      	str	r3, [r7, #48]	; 0x30
  sram_timing.CLKDivision            = 2;
 8005020:	2302      	movs	r3, #2
 8005022:	637b      	str	r3, [r7, #52]	; 0x34
  sram_timing.DataLatency            = 2;
 8005024:	2302      	movs	r3, #2
 8005026:	63bb      	str	r3, [r7, #56]	; 0x38
  sram_timing.AccessMode             = FMC_ACCESS_MODE_A;
 8005028:	2300      	movs	r3, #0
 800502a:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* Timing for WRITING */
  sram_timing_write.AddressSetupTime      = 5;
 800502c:	2305      	movs	r3, #5
 800502e:	603b      	str	r3, [r7, #0]
  sram_timing_write.AddressHoldTime       = 1;
 8005030:	2301      	movs	r3, #1
 8005032:	607b      	str	r3, [r7, #4]
  sram_timing_write.DataSetupTime         = 3;
 8005034:	2303      	movs	r3, #3
 8005036:	60bb      	str	r3, [r7, #8]
  sram_timing_write.BusTurnAroundDuration = 2;
 8005038:	2302      	movs	r3, #2
 800503a:	613b      	str	r3, [r7, #16]
  sram_timing_write.CLKDivision           = 2;
 800503c:	2302      	movs	r3, #2
 800503e:	617b      	str	r3, [r7, #20]
  sram_timing_write.DataLatency           = 2;
 8005040:	2302      	movs	r3, #2
 8005042:	61bb      	str	r3, [r7, #24]
  sram_timing_write.AccessMode            = FMC_ACCESS_MODE_A;
 8005044:	2300      	movs	r3, #0
 8005046:	61fb      	str	r3, [r7, #28]


  hsram.Init.NSBank             = FMC_NORSRAM_BANK1;
 8005048:	2300      	movs	r3, #0
 800504a:	64bb      	str	r3, [r7, #72]	; 0x48
  hsram.Init.DataAddressMux     = FMC_DATA_ADDRESS_MUX_DISABLE;
 800504c:	2300      	movs	r3, #0
 800504e:	64fb      	str	r3, [r7, #76]	; 0x4c
  hsram.Init.MemoryType         = FMC_MEMORY_TYPE_SRAM;
 8005050:	2300      	movs	r3, #0
 8005052:	653b      	str	r3, [r7, #80]	; 0x50
  hsram.Init.MemoryDataWidth    = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8005054:	2310      	movs	r3, #16
 8005056:	657b      	str	r3, [r7, #84]	; 0x54
  hsram.Init.BurstAccessMode    = FMC_BURST_ACCESS_MODE_DISABLE;
 8005058:	2300      	movs	r3, #0
 800505a:	65bb      	str	r3, [r7, #88]	; 0x58
  hsram.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 800505c:	2300      	movs	r3, #0
 800505e:	65fb      	str	r3, [r7, #92]	; 0x5c
  hsram.Init.WaitSignalActive   = FMC_WAIT_TIMING_BEFORE_WS;
 8005060:	2300      	movs	r3, #0
 8005062:	663b      	str	r3, [r7, #96]	; 0x60
  hsram.Init.WriteOperation     = FMC_WRITE_OPERATION_ENABLE;
 8005064:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005068:	667b      	str	r3, [r7, #100]	; 0x64
  hsram.Init.WaitSignal         = FMC_WAIT_SIGNAL_DISABLE;
 800506a:	2300      	movs	r3, #0
 800506c:	66bb      	str	r3, [r7, #104]	; 0x68
  hsram.Init.ExtendedMode       = FMC_EXTENDED_MODE_DISABLE;
 800506e:	2300      	movs	r3, #0
 8005070:	66fb      	str	r3, [r7, #108]	; 0x6c
  hsram.Init.AsynchronousWait   = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8005072:	2300      	movs	r3, #0
 8005074:	673b      	str	r3, [r7, #112]	; 0x70
  hsram.Init.WriteBurst         = FMC_WRITE_BURST_DISABLE;
 8005076:	2300      	movs	r3, #0
 8005078:	677b      	str	r3, [r7, #116]	; 0x74
  hsram.Init.PageSize           = FMC_PAGE_SIZE_NONE;
 800507a:	2300      	movs	r3, #0
 800507c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  hsram.Init.WriteFifo          = FMC_WRITE_FIFO_DISABLE;
 8005080:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005084:	67fb      	str	r3, [r7, #124]	; 0x7c
  hsram.Init.ContinuousClock    = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8005086:	2300      	movs	r3, #0
 8005088:	67bb      	str	r3, [r7, #120]	; 0x78
  /* Initialize the SRAM controller */
  FMC_BANK1_MspInit();
 800508a:	f7ff ff3f 	bl	8004f0c <FMC_BANK1_MspInit>
  HAL_SRAM_Init(&hsram, &sram_timing, &sram_timing_write);
 800508e:	463a      	mov	r2, r7
 8005090:	f107 0120 	add.w	r1, r7, #32
 8005094:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005098:	4618      	mov	r0, r3
 800509a:	f005 fece 	bl	800ae3a <HAL_SRAM_Init>

}
 800509e:	bf00      	nop
 80050a0:	3790      	adds	r7, #144	; 0x90
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop
 80050a8:	a0000104 	.word	0xa0000104

080050ac <FMC_BANK1_WriteData>:
  * @brief  Writes register value.
  * @param  Data: Data to be written
  * @retval None
  */
static void FMC_BANK1_WriteData(uint16_t Data)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b083      	sub	sp, #12
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	4603      	mov	r3, r0
 80050b4:	80fb      	strh	r3, [r7, #6]
  /* Write 16-bit Reg */
  LCD_ADDR->REG = Data;
 80050b6:	4a04      	ldr	r2, [pc, #16]	; (80050c8 <FMC_BANK1_WriteData+0x1c>)
 80050b8:	88fb      	ldrh	r3, [r7, #6]
 80050ba:	8013      	strh	r3, [r2, #0]
}
 80050bc:	bf00      	nop
 80050be:	370c      	adds	r7, #12
 80050c0:	46bd      	mov	sp, r7
 80050c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c6:	4770      	bx	lr
 80050c8:	60080000 	.word	0x60080000

080050cc <FMC_BANK1_WriteReg>:
  * @brief  Writes register address.
  * @param  Reg: Register to be written
  * @retval None
  */
static void FMC_BANK1_WriteReg(uint8_t Reg)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b083      	sub	sp, #12
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	4603      	mov	r3, r0
 80050d4:	71fb      	strb	r3, [r7, #7]
  /* Write 16-bit Index, then write register */
  FMC_BANK1_ADDR->REG = Reg;
 80050d6:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 80050da:	79fa      	ldrb	r2, [r7, #7]
 80050dc:	b292      	uxth	r2, r2
 80050de:	801a      	strh	r2, [r3, #0]
}
 80050e0:	bf00      	nop
 80050e2:	370c      	adds	r7, #12
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr

080050ec <FMC_BANK1_ReadData>:
  * @brief  Reads register value.
  * @param  None
  * @retval Read value
  */
static uint16_t FMC_BANK1_ReadData(void)
{
 80050ec:	b480      	push	{r7}
 80050ee:	af00      	add	r7, sp, #0
  return LCD_ADDR->REG;
 80050f0:	4b03      	ldr	r3, [pc, #12]	; (8005100 <FMC_BANK1_ReadData+0x14>)
 80050f2:	881b      	ldrh	r3, [r3, #0]
 80050f4:	b29b      	uxth	r3, r3
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr
 8005100:	60080000 	.word	0x60080000

08005104 <LCD_IO_Init>:
  * @brief  Initializes LCD low level.
  * @param  None
  * @retval None
  */
void LCD_IO_Init(void)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	af00      	add	r7, sp, #0
  FMC_BANK1_Init();
 8005108:	f7ff ff7a 	bl	8005000 <FMC_BANK1_Init>
}
 800510c:	bf00      	nop
 800510e:	bd80      	pop	{r7, pc}

08005110 <LCD_IO_WriteData>:
  * @brief  Writes data on LCD data register.
  * @param  Data: Data to be written
  * @retval None
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b082      	sub	sp, #8
 8005114:	af00      	add	r7, sp, #0
 8005116:	4603      	mov	r3, r0
 8005118:	80fb      	strh	r3, [r7, #6]
  /* Write 16-bit Reg */
  FMC_BANK1_WriteData(RegValue);
 800511a:	88fb      	ldrh	r3, [r7, #6]
 800511c:	4618      	mov	r0, r3
 800511e:	f7ff ffc5 	bl	80050ac <FMC_BANK1_WriteData>
}
 8005122:	bf00      	nop
 8005124:	3708      	adds	r7, #8
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}

0800512a <LCD_IO_WriteReg>:
  * @brief  Writes register on LCD register.
  * @param  Reg: Register to be written
  * @retval None
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 800512a:	b580      	push	{r7, lr}
 800512c:	b082      	sub	sp, #8
 800512e:	af00      	add	r7, sp, #0
 8005130:	4603      	mov	r3, r0
 8005132:	71fb      	strb	r3, [r7, #7]
  /* Write 16-bit Index, then Write Reg */
  FMC_BANK1_WriteReg(Reg);
 8005134:	79fb      	ldrb	r3, [r7, #7]
 8005136:	4618      	mov	r0, r3
 8005138:	f7ff ffc8 	bl	80050cc <FMC_BANK1_WriteReg>
}
 800513c:	bf00      	nop
 800513e:	3708      	adds	r7, #8
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}

08005144 <LCD_IO_ReadData>:
  * @brief  Reads data from LCD data register.
  * @param  None
  * @retval Read data.
  */
uint16_t LCD_IO_ReadData(void)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	af00      	add	r7, sp, #0
  return FMC_BANK1_ReadData();
 8005148:	f7ff ffd0 	bl	80050ec <FMC_BANK1_ReadData>
 800514c:	4603      	mov	r3, r0
}
 800514e:	4618      	mov	r0, r3
 8005150:	bd80      	pop	{r7, pc}

08005152 <LCD_IO_Delay>:
  * @brief  LCD delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void LCD_IO_Delay(uint32_t Delay)
{
 8005152:	b580      	push	{r7, lr}
 8005154:	b082      	sub	sp, #8
 8005156:	af00      	add	r7, sp, #0
 8005158:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f000 fc5c 	bl	8005a18 <HAL_Delay>
}
 8005160:	bf00      	nop
 8005162:	3708      	adds	r7, #8
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}

08005168 <BSP_IO_Init>:
  *         then the SysTick interrupt must have higher priority (numerically lower)
  *         than the peripheral interrupt. Otherwise the caller ISR process will be blocked.
  * @retval IO_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_IO_Init(void)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af00      	add	r7, sp, #0
  uint8_t ret = IO_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	71fb      	strb	r3, [r7, #7]
  uint8_t mfxstm32l152_id = 0;
 8005172:	2300      	movs	r3, #0
 8005174:	71bb      	strb	r3, [r7, #6]

  if (io1_driver == NULL) /* Checks if MFX initialization has been already done */
 8005176:	4b1a      	ldr	r3, [pc, #104]	; (80051e0 <BSP_IO_Init+0x78>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d128      	bne.n	80051d0 <BSP_IO_Init+0x68>
  {
    mfxstm32l152_idd_drv.WakeUp(IO1_I2C_ADDRESS);
 800517e:	4b19      	ldr	r3, [pc, #100]	; (80051e4 <BSP_IO_Init+0x7c>)
 8005180:	695b      	ldr	r3, [r3, #20]
 8005182:	2084      	movs	r0, #132	; 0x84
 8005184:	4798      	blx	r3

    HAL_Delay(10);
 8005186:	200a      	movs	r0, #10
 8005188:	f000 fc46 	bl	8005a18 <HAL_Delay>

    /* Read ID and verify the IO expander is ready */
    mfxstm32l152_id = mfxstm32l152_io_drv.ReadID(IO1_I2C_ADDRESS);
 800518c:	4b16      	ldr	r3, [pc, #88]	; (80051e8 <BSP_IO_Init+0x80>)
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	2084      	movs	r0, #132	; 0x84
 8005192:	4798      	blx	r3
 8005194:	4603      	mov	r3, r0
 8005196:	71bb      	strb	r3, [r7, #6]

    if ((mfxstm32l152_id == MFXSTM32L152_ID_1) || (mfxstm32l152_id == MFXSTM32L152_ID_2))
 8005198:	79bb      	ldrb	r3, [r7, #6]
 800519a:	2b7b      	cmp	r3, #123	; 0x7b
 800519c:	d002      	beq.n	80051a4 <BSP_IO_Init+0x3c>
 800519e:	79bb      	ldrb	r3, [r7, #6]
 80051a0:	2b79      	cmp	r3, #121	; 0x79
 80051a2:	d117      	bne.n	80051d4 <BSP_IO_Init+0x6c>
    {
      /* Initialize the MFX */
      io1_driver = &mfxstm32l152_io_drv;
 80051a4:	4b0e      	ldr	r3, [pc, #56]	; (80051e0 <BSP_IO_Init+0x78>)
 80051a6:	4a10      	ldr	r2, [pc, #64]	; (80051e8 <BSP_IO_Init+0x80>)
 80051a8:	601a      	str	r2, [r3, #0]

      /* Initialize the MFX IO driver structure  */
      if (io1_driver->Init != NULL)
 80051aa:	4b0d      	ldr	r3, [pc, #52]	; (80051e0 <BSP_IO_Init+0x78>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d00f      	beq.n	80051d4 <BSP_IO_Init+0x6c>
      {
        io1_driver->Init(IO1_I2C_ADDRESS);
 80051b4:	4b0a      	ldr	r3, [pc, #40]	; (80051e0 <BSP_IO_Init+0x78>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	2084      	movs	r0, #132	; 0x84
 80051bc:	4798      	blx	r3
        io1_driver->Start(IO1_I2C_ADDRESS, IO1_PIN_ALL >> IO1_PIN_OFFSET);
 80051be:	4b08      	ldr	r3, [pc, #32]	; (80051e0 <BSP_IO_Init+0x78>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	68db      	ldr	r3, [r3, #12]
 80051c4:	4909      	ldr	r1, [pc, #36]	; (80051ec <BSP_IO_Init+0x84>)
 80051c6:	2084      	movs	r0, #132	; 0x84
 80051c8:	4798      	blx	r3

        ret = IO_OK;
 80051ca:	2300      	movs	r3, #0
 80051cc:	71fb      	strb	r3, [r7, #7]
 80051ce:	e001      	b.n	80051d4 <BSP_IO_Init+0x6c>
      }
    }
  }
  else
  {
    ret = IO_ALREADY_INITIALIZED;
 80051d0:	2303      	movs	r3, #3
 80051d2:	71fb      	strb	r3, [r7, #7]
  }

  return ret;
 80051d4:	79fb      	ldrb	r3, [r7, #7]
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3708      	adds	r7, #8
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	bf00      	nop
 80051e0:	200003b0 	.word	0x200003b0
 80051e4:	20000030 	.word	0x20000030
 80051e8:	20000004 	.word	0x20000004
 80051ec:	000301ff 	.word	0x000301ff

080051f0 <BSP_IO_ConfigPin>:
  *            @arg  IO_MODE_IT_LOW_LEVEL
  *            @arg  IO_MODE_IT_HIGH_LEVEL
  * @retval IO_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_IO_ConfigPin(uint32_t IO_Pin, IO_ModeTypedef IO_Mode)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b084      	sub	sp, #16
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	460b      	mov	r3, r1
 80051fa:	70fb      	strb	r3, [r7, #3]
  uint32_t io1_pin = 0;
 80051fc:	2300      	movs	r3, #0
 80051fe:	60fb      	str	r3, [r7, #12]

  io1_pin = (IO_Pin & IO1_PIN_ALL) >> IO1_PIN_OFFSET;
 8005200:	687a      	ldr	r2, [r7, #4]
 8005202:	4b07      	ldr	r3, [pc, #28]	; (8005220 <BSP_IO_ConfigPin+0x30>)
 8005204:	4013      	ands	r3, r2
 8005206:	60fb      	str	r3, [r7, #12]


  /* Configure the selected IO Expander 1 pin(s) mode */
  io1_driver->Config(IO1_I2C_ADDRESS, io1_pin, IO_Mode);
 8005208:	4b06      	ldr	r3, [pc, #24]	; (8005224 <BSP_IO_ConfigPin+0x34>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	691b      	ldr	r3, [r3, #16]
 800520e:	78fa      	ldrb	r2, [r7, #3]
 8005210:	68f9      	ldr	r1, [r7, #12]
 8005212:	2084      	movs	r0, #132	; 0x84
 8005214:	4798      	blx	r3

  return IO_OK;
 8005216:	2300      	movs	r3, #0
}
 8005218:	4618      	mov	r0, r3
 800521a:	3710      	adds	r7, #16
 800521c:	46bd      	mov	sp, r7
 800521e:	bd80      	pop	{r7, pc}
 8005220:	000301ff 	.word	0x000301ff
 8005224:	200003b0 	.word	0x200003b0

08005228 <BSP_IO_WritePin>:
  *          This parameter can be any combination of the IO pins.
  * @param  PinState: New pins state to write
  * @retval None
  */
void BSP_IO_WritePin(uint32_t IO_Pin, uint8_t PinState)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b084      	sub	sp, #16
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
 8005230:	460b      	mov	r3, r1
 8005232:	70fb      	strb	r3, [r7, #3]
  uint32_t io1_pin = 0;
 8005234:	2300      	movs	r3, #0
 8005236:	60fb      	str	r3, [r7, #12]

  io1_pin = (IO_Pin & IO1_PIN_ALL) >> IO1_PIN_OFFSET;
 8005238:	687a      	ldr	r2, [r7, #4]
 800523a:	4b07      	ldr	r3, [pc, #28]	; (8005258 <BSP_IO_WritePin+0x30>)
 800523c:	4013      	ands	r3, r2
 800523e:	60fb      	str	r3, [r7, #12]

  /* Sets the IO Expander 1 selected pins state */
  io1_driver->WritePin(IO1_I2C_ADDRESS, io1_pin, PinState);
 8005240:	4b06      	ldr	r3, [pc, #24]	; (800525c <BSP_IO_WritePin+0x34>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	695b      	ldr	r3, [r3, #20]
 8005246:	78fa      	ldrb	r2, [r7, #3]
 8005248:	68f9      	ldr	r1, [r7, #12]
 800524a:	2084      	movs	r0, #132	; 0x84
 800524c:	4798      	blx	r3

}
 800524e:	bf00      	nop
 8005250:	3710      	adds	r7, #16
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}
 8005256:	bf00      	nop
 8005258:	000301ff 	.word	0x000301ff
 800525c:	200003b0 	.word	0x200003b0

08005260 <BSP_LCD_Init>:
  * @brief  Initializes the LCD.
  * @param  None
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	af00      	add	r7, sp, #0
  return (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE));
 8005264:	2001      	movs	r0, #1
 8005266:	f000 f803 	bl	8005270 <BSP_LCD_InitEx>
 800526a:	4603      	mov	r3, r0
}
 800526c:	4618      	mov	r0, r3
 800526e:	bd80      	pop	{r7, pc}

08005270 <BSP_LCD_InitEx>:
  * @brief  Initializes the LCD with a given orientation.
  * @param  orientation: LCD_ORIENTATION_PORTRAIT or LCD_ORIENTATION_LANDSCAPE
  * @retval LCD state
  */
uint8_t BSP_LCD_InitEx(uint32_t orientation)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b084      	sub	sp, #16
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  uint8_t ret = LCD_ERROR;
 8005278:	2301      	movs	r3, #1
 800527a:	73fb      	strb	r3, [r7, #15]
  uint32_t i = 0;
 800527c:	2300      	movs	r3, #0
 800527e:	60bb      	str	r3, [r7, #8]

  if (bsp_lcd_initialized == 1)
 8005280:	4b33      	ldr	r3, [pc, #204]	; (8005350 <BSP_LCD_InitEx+0xe0>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	2b01      	cmp	r3, #1
 8005286:	d102      	bne.n	800528e <BSP_LCD_InitEx+0x1e>
  {
    ret = LCD_OK;
 8005288:	2300      	movs	r3, #0
 800528a:	73fb      	strb	r3, [r7, #15]
 800528c:	e05b      	b.n	8005346 <BSP_LCD_InitEx+0xd6>
  }
  else
  {
    /* Initialize the IO functionalities */
    if (BSP_IO_Init() == IO_ERROR)
 800528e:	f7ff ff6b 	bl	8005168 <BSP_IO_Init>
 8005292:	4603      	mov	r3, r0
 8005294:	2b01      	cmp	r3, #1
 8005296:	d101      	bne.n	800529c <BSP_LCD_InitEx+0x2c>
    {
      BSP_ErrorHandler();
 8005298:	f7ff fb60 	bl	800495c <BSP_ErrorHandler>
    }

    /* Initialize LCD special pins GPIOs */
    BSP_LCD_MspInit();
 800529c:	f000 fa52 	bl	8005744 <BSP_LCD_MspInit>

    /* LCD Power On */
    HAL_GPIO_WritePin(LCD_PWR_CTRL_GPIO_PORT, LCD_PWR_CTRL_PIN, GPIO_PIN_RESET);
 80052a0:	2200      	movs	r2, #0
 80052a2:	2101      	movs	r1, #1
 80052a4:	482b      	ldr	r0, [pc, #172]	; (8005354 <BSP_LCD_InitEx+0xe4>)
 80052a6:	f002 f991 	bl	80075cc <HAL_GPIO_WritePin>

    /* Default value for draw propriety */
    DrawProp.BackColor = 0xFFFF;
 80052aa:	4b2b      	ldr	r3, [pc, #172]	; (8005358 <BSP_LCD_InitEx+0xe8>)
 80052ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80052b0:	605a      	str	r2, [r3, #4]
    DrawProp.pFont     = &Font24;
 80052b2:	4b29      	ldr	r3, [pc, #164]	; (8005358 <BSP_LCD_InitEx+0xe8>)
 80052b4:	4a29      	ldr	r2, [pc, #164]	; (800535c <BSP_LCD_InitEx+0xec>)
 80052b6:	609a      	str	r2, [r3, #8]
    DrawProp.TextColor = 0x0000;
 80052b8:	4b27      	ldr	r3, [pc, #156]	; (8005358 <BSP_LCD_InitEx+0xe8>)
 80052ba:	2200      	movs	r2, #0
 80052bc:	601a      	str	r2, [r3, #0]

    if ((WakeUpFromStandby == RESET) && (WakeUpFromShutdown == RESET))
 80052be:	4b28      	ldr	r3, [pc, #160]	; (8005360 <BSP_LCD_InitEx+0xf0>)
 80052c0:	781b      	ldrb	r3, [r3, #0]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d108      	bne.n	80052d8 <BSP_LCD_InitEx+0x68>
 80052c6:	4b27      	ldr	r3, [pc, #156]	; (8005364 <BSP_LCD_InitEx+0xf4>)
 80052c8:	781b      	ldrb	r3, [r3, #0]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d104      	bne.n	80052d8 <BSP_LCD_InitEx+0x68>
    {
      /* Backlight control signal assertion */
      HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 80052ce:	2201      	movs	r2, #1
 80052d0:	2101      	movs	r1, #1
 80052d2:	4825      	ldr	r0, [pc, #148]	; (8005368 <BSP_LCD_InitEx+0xf8>)
 80052d4:	f002 f97a 	bl	80075cc <HAL_GPIO_WritePin>
    }

    /* Reset the LCD */
    BSP_LCD_Reset();
 80052d8:	f000 f850 	bl	800537c <BSP_LCD_Reset>

    if (ST7789H2_drv.ReadID() == ST7789H2_ID)
 80052dc:	4b23      	ldr	r3, [pc, #140]	; (800536c <BSP_LCD_InitEx+0xfc>)
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	4798      	blx	r3
 80052e2:	4603      	mov	r3, r0
 80052e4:	2b85      	cmp	r3, #133	; 0x85
 80052e6:	d12e      	bne.n	8005346 <BSP_LCD_InitEx+0xd6>
    {
      LcdDrv = &ST7789H2_drv;
 80052e8:	4b21      	ldr	r3, [pc, #132]	; (8005370 <BSP_LCD_InitEx+0x100>)
 80052ea:	4a20      	ldr	r2, [pc, #128]	; (800536c <BSP_LCD_InitEx+0xfc>)
 80052ec:	601a      	str	r2, [r3, #0]

      /* LCD Init */
      LcdDrv->Init();
 80052ee:	4b20      	ldr	r3, [pc, #128]	; (8005370 <BSP_LCD_InitEx+0x100>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4798      	blx	r3

      /* Fill LCD frame memory with white pixels (or black pixels if INIT_BLACK_LCD is enabled) */
      ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t *)NULL, 0);  /* RAM Write Data */
 80052f6:	2200      	movs	r2, #0
 80052f8:	2100      	movs	r1, #0
 80052fa:	202c      	movs	r0, #44	; 0x2c
 80052fc:	f7ff f8f5 	bl	80044ea <ST7789H2_WriteReg>
      for (i = 0; i < (ST7789H2_LCD_PIXEL_WIDTH * ST7789H2_LCD_PIXEL_HEIGHT); i++)
 8005300:	2300      	movs	r3, #0
 8005302:	60bb      	str	r3, [r7, #8]
 8005304:	e006      	b.n	8005314 <BSP_LCD_InitEx+0xa4>
      {
#if defined(INIT_BLACK_LCD)
        LCD_IO_WriteData(0x0);
#else
        LCD_IO_WriteData(0xFFFF);
 8005306:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800530a:	f7ff ff01 	bl	8005110 <LCD_IO_WriteData>
      for (i = 0; i < (ST7789H2_LCD_PIXEL_WIDTH * ST7789H2_LCD_PIXEL_HEIGHT); i++)
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	3301      	adds	r3, #1
 8005312:	60bb      	str	r3, [r7, #8]
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
 800531a:	d3f4      	bcc.n	8005306 <BSP_LCD_InitEx+0x96>
#endif
      }

      if (orientation == LCD_ORIENTATION_PORTRAIT)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d106      	bne.n	8005330 <BSP_LCD_InitEx+0xc0>
      {
        ST7789H2_SetOrientation(ST7789H2_ORIENTATION_PORTRAIT);
 8005322:	2000      	movs	r0, #0
 8005324:	f7fe ffdf 	bl	80042e6 <ST7789H2_SetOrientation>
        LCD_orientation = LCD_ORIENTATION_PORTRAIT;
 8005328:	4b12      	ldr	r3, [pc, #72]	; (8005374 <BSP_LCD_InitEx+0x104>)
 800532a:	2200      	movs	r2, #0
 800532c:	701a      	strb	r2, [r3, #0]
 800532e:	e002      	b.n	8005336 <BSP_LCD_InitEx+0xc6>
      }
      else
      {
        LCD_orientation = LCD_ORIENTATION_LANDSCAPE;
 8005330:	4b10      	ldr	r3, [pc, #64]	; (8005374 <BSP_LCD_InitEx+0x104>)
 8005332:	2201      	movs	r2, #1
 8005334:	701a      	strb	r2, [r3, #0]
      }
      /* Initialize the font */
      BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8005336:	4810      	ldr	r0, [pc, #64]	; (8005378 <BSP_LCD_InitEx+0x108>)
 8005338:	f000 f86c 	bl	8005414 <BSP_LCD_SetFont>

      bsp_lcd_initialized = 1;
 800533c:	4b04      	ldr	r3, [pc, #16]	; (8005350 <BSP_LCD_InitEx+0xe0>)
 800533e:	2201      	movs	r2, #1
 8005340:	601a      	str	r2, [r3, #0]
      ret = LCD_OK;
 8005342:	2300      	movs	r3, #0
 8005344:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8005346:	7bfb      	ldrb	r3, [r7, #15]
}
 8005348:	4618      	mov	r0, r3
 800534a:	3710      	adds	r7, #16
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}
 8005350:	200003b4 	.word	0x200003b4
 8005354:	48001c00 	.word	0x48001c00
 8005358:	20000ab8 	.word	0x20000ab8
 800535c:	200000bc 	.word	0x200000bc
 8005360:	20000ae1 	.word	0x20000ae1
 8005364:	20000ae0 	.word	0x20000ae0
 8005368:	48002000 	.word	0x48002000
 800536c:	2000007c 	.word	0x2000007c
 8005370:	200003b8 	.word	0x200003b8
 8005374:	200000cc 	.word	0x200000cc
 8005378:	200000c4 	.word	0x200000c4

0800537c <BSP_LCD_Reset>:
  * @brief  Reset the LCD.
  * @param  None
  * @retval LCD state
  */
void BSP_LCD_Reset(void)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	af00      	add	r7, sp, #0
  /* Apply hardware reset according to procedure indicated in FRD154BP2901 documentation */
  BSP_IO_WritePin(LCD_RST_PIN, GPIO_PIN_RESET);
 8005380:	2100      	movs	r1, #0
 8005382:	2004      	movs	r0, #4
 8005384:	f7ff ff50 	bl	8005228 <BSP_IO_WritePin>
  HAL_Delay(5);   /* Reset signal asserted during 5ms  */
 8005388:	2005      	movs	r0, #5
 800538a:	f000 fb45 	bl	8005a18 <HAL_Delay>
  BSP_IO_WritePin(LCD_RST_PIN, GPIO_PIN_SET);
 800538e:	2101      	movs	r1, #1
 8005390:	2004      	movs	r0, #4
 8005392:	f7ff ff49 	bl	8005228 <BSP_IO_WritePin>
  HAL_Delay(10);  /* Reset signal released during 10ms */
 8005396:	200a      	movs	r0, #10
 8005398:	f000 fb3e 	bl	8005a18 <HAL_Delay>
  BSP_IO_WritePin(LCD_RST_PIN, GPIO_PIN_RESET);
 800539c:	2100      	movs	r1, #0
 800539e:	2004      	movs	r0, #4
 80053a0:	f7ff ff42 	bl	8005228 <BSP_IO_WritePin>
  HAL_Delay(20);  /* Reset signal asserted during 20ms */
 80053a4:	2014      	movs	r0, #20
 80053a6:	f000 fb37 	bl	8005a18 <HAL_Delay>
  BSP_IO_WritePin(LCD_RST_PIN, GPIO_PIN_SET);
 80053aa:	2101      	movs	r1, #1
 80053ac:	2004      	movs	r0, #4
 80053ae:	f7ff ff3b 	bl	8005228 <BSP_IO_WritePin>
  HAL_Delay(10);  /* Reset signal released during 10ms */
 80053b2:	200a      	movs	r0, #10
 80053b4:	f000 fb30 	bl	8005a18 <HAL_Delay>
}
 80053b8:	bf00      	nop
 80053ba:	bd80      	pop	{r7, pc}

080053bc <BSP_LCD_GetXSize>:
  * @brief  Gets the LCD X size.
  * @param  None
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	af00      	add	r7, sp, #0
  return (LcdDrv->GetLcdPixelWidth());
 80053c0:	4b03      	ldr	r3, [pc, #12]	; (80053d0 <BSP_LCD_GetXSize+0x14>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053c6:	4798      	blx	r3
 80053c8:	4603      	mov	r3, r0
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	bd80      	pop	{r7, pc}
 80053ce:	bf00      	nop
 80053d0:	200003b8 	.word	0x200003b8

080053d4 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code RGB(5-6-5)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint16_t Color)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b083      	sub	sp, #12
 80053d8:	af00      	add	r7, sp, #0
 80053da:	4603      	mov	r3, r0
 80053dc:	80fb      	strh	r3, [r7, #6]
  DrawProp.TextColor = Color;
 80053de:	88fb      	ldrh	r3, [r7, #6]
 80053e0:	4a03      	ldr	r2, [pc, #12]	; (80053f0 <BSP_LCD_SetTextColor+0x1c>)
 80053e2:	6013      	str	r3, [r2, #0]
}
 80053e4:	bf00      	nop
 80053e6:	370c      	adds	r7, #12
 80053e8:	46bd      	mov	sp, r7
 80053ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ee:	4770      	bx	lr
 80053f0:	20000ab8 	.word	0x20000ab8

080053f4 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Background color code RGB(5-6-5)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint16_t Color)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b083      	sub	sp, #12
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	4603      	mov	r3, r0
 80053fc:	80fb      	strh	r3, [r7, #6]
  DrawProp.BackColor = Color;
 80053fe:	88fb      	ldrh	r3, [r7, #6]
 8005400:	4a03      	ldr	r2, [pc, #12]	; (8005410 <BSP_LCD_SetBackColor+0x1c>)
 8005402:	6053      	str	r3, [r2, #4]
}
 8005404:	bf00      	nop
 8005406:	370c      	adds	r7, #12
 8005408:	46bd      	mov	sp, r7
 800540a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540e:	4770      	bx	lr
 8005410:	20000ab8 	.word	0x20000ab8

08005414 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  DrawProp.pFont = fonts;
 800541c:	4a04      	ldr	r2, [pc, #16]	; (8005430 <BSP_LCD_SetFont+0x1c>)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6093      	str	r3, [r2, #8]
}
 8005422:	bf00      	nop
 8005424:	370c      	adds	r7, #12
 8005426:	46bd      	mov	sp, r7
 8005428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542c:	4770      	bx	lr
 800542e:	bf00      	nop
 8005430:	20000ab8 	.word	0x20000ab8

08005434 <BSP_LCD_GetFont>:
  * @brief  Gets the LCD text font.
  * @param  None
  * @retval Used font
  */
sFONT *BSP_LCD_GetFont(void)
{
 8005434:	b480      	push	{r7}
 8005436:	af00      	add	r7, sp, #0
  return DrawProp.pFont;
 8005438:	4b03      	ldr	r3, [pc, #12]	; (8005448 <BSP_LCD_GetFont+0x14>)
 800543a:	689b      	ldr	r3, [r3, #8]
}
 800543c:	4618      	mov	r0, r3
 800543e:	46bd      	mov	sp, r7
 8005440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005444:	4770      	bx	lr
 8005446:	bf00      	nop
 8005448:	20000ab8 	.word	0x20000ab8

0800544c <BSP_LCD_ClearStringLine>:
  *            @arg  0..19: if the Current fonts is Font12x12 or Font8x12
  *            @arg  0..29: if the Current fonts is Font8x8
  * @retval None
  */
void BSP_LCD_ClearStringLine(uint16_t Line)
{
 800544c:	b590      	push	{r4, r7, lr}
 800544e:	b085      	sub	sp, #20
 8005450:	af00      	add	r7, sp, #0
 8005452:	4603      	mov	r3, r0
 8005454:	80fb      	strh	r3, [r7, #6]
  uint32_t color_backup = DrawProp.TextColor;
 8005456:	4b13      	ldr	r3, [pc, #76]	; (80054a4 <BSP_LCD_ClearStringLine+0x58>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	60fb      	str	r3, [r7, #12]

  DrawProp.TextColor = DrawProp.BackColor;;
 800545c:	4b11      	ldr	r3, [pc, #68]	; (80054a4 <BSP_LCD_ClearStringLine+0x58>)
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	4a10      	ldr	r2, [pc, #64]	; (80054a4 <BSP_LCD_ClearStringLine+0x58>)
 8005462:	6013      	str	r3, [r2, #0]

  /* Draw a rectangle with background color */
  BSP_LCD_FillRect(0, (Line * DrawProp.pFont->Height), BSP_LCD_GetXSize(), DrawProp.pFont->Height);
 8005464:	4b0f      	ldr	r3, [pc, #60]	; (80054a4 <BSP_LCD_ClearStringLine+0x58>)
 8005466:	689b      	ldr	r3, [r3, #8]
 8005468:	88db      	ldrh	r3, [r3, #6]
 800546a:	88fa      	ldrh	r2, [r7, #6]
 800546c:	fb12 f303 	smulbb	r3, r2, r3
 8005470:	b29c      	uxth	r4, r3
 8005472:	f7ff ffa3 	bl	80053bc <BSP_LCD_GetXSize>
 8005476:	4603      	mov	r3, r0
 8005478:	b29a      	uxth	r2, r3
 800547a:	4b0a      	ldr	r3, [pc, #40]	; (80054a4 <BSP_LCD_ClearStringLine+0x58>)
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	88db      	ldrh	r3, [r3, #6]
 8005480:	4621      	mov	r1, r4
 8005482:	2000      	movs	r0, #0
 8005484:	f000 f934 	bl	80056f0 <BSP_LCD_FillRect>

  DrawProp.TextColor = color_backup;
 8005488:	4a06      	ldr	r2, [pc, #24]	; (80054a4 <BSP_LCD_ClearStringLine+0x58>)
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	6013      	str	r3, [r2, #0]
  BSP_LCD_SetTextColor(DrawProp.TextColor);
 800548e:	4b05      	ldr	r3, [pc, #20]	; (80054a4 <BSP_LCD_ClearStringLine+0x58>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	b29b      	uxth	r3, r3
 8005494:	4618      	mov	r0, r3
 8005496:	f7ff ff9d 	bl	80053d4 <BSP_LCD_SetTextColor>
}
 800549a:	bf00      	nop
 800549c:	3714      	adds	r7, #20
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd90      	pop	{r4, r7, pc}
 80054a2:	bf00      	nop
 80054a4:	20000ab8 	.word	0x20000ab8

080054a8 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b082      	sub	sp, #8
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	4603      	mov	r3, r0
 80054b0:	80fb      	strh	r3, [r7, #6]
 80054b2:	460b      	mov	r3, r1
 80054b4:	80bb      	strh	r3, [r7, #4]
 80054b6:	4613      	mov	r3, r2
 80054b8:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii - ' ') *\
 80054ba:	4b0f      	ldr	r3, [pc, #60]	; (80054f8 <BSP_LCD_DisplayChar+0x50>)
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	681a      	ldr	r2, [r3, #0]
 80054c0:	78fb      	ldrb	r3, [r7, #3]
 80054c2:	3b20      	subs	r3, #32
                                              DrawProp.pFont->Height * ((DrawProp.pFont->Width + 7) / 8)]);
 80054c4:	490c      	ldr	r1, [pc, #48]	; (80054f8 <BSP_LCD_DisplayChar+0x50>)
 80054c6:	6889      	ldr	r1, [r1, #8]
 80054c8:	88c9      	ldrh	r1, [r1, #6]
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii - ' ') *\
 80054ca:	fb01 f103 	mul.w	r1, r1, r3
                                              DrawProp.pFont->Height * ((DrawProp.pFont->Width + 7) / 8)]);
 80054ce:	4b0a      	ldr	r3, [pc, #40]	; (80054f8 <BSP_LCD_DisplayChar+0x50>)
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	889b      	ldrh	r3, [r3, #4]
 80054d4:	3307      	adds	r3, #7
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	da00      	bge.n	80054dc <BSP_LCD_DisplayChar+0x34>
 80054da:	3307      	adds	r3, #7
 80054dc:	10db      	asrs	r3, r3, #3
 80054de:	fb03 f301 	mul.w	r3, r3, r1
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii - ' ') *\
 80054e2:	441a      	add	r2, r3
 80054e4:	88b9      	ldrh	r1, [r7, #4]
 80054e6:	88fb      	ldrh	r3, [r7, #6]
 80054e8:	4618      	mov	r0, r3
 80054ea:	f000 f987 	bl	80057fc <DrawChar>
}
 80054ee:	bf00      	nop
 80054f0:	3708      	adds	r7, #8
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	20000ab8 	.word	0x20000ab8

080054fc <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Line_ModeTypdef Mode)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b088      	sub	sp, #32
 8005500:	af00      	add	r7, sp, #0
 8005502:	60ba      	str	r2, [r7, #8]
 8005504:	461a      	mov	r2, r3
 8005506:	4603      	mov	r3, r0
 8005508:	81fb      	strh	r3, [r7, #14]
 800550a:	460b      	mov	r3, r1
 800550c:	81bb      	strh	r3, [r7, #12]
 800550e:	4613      	mov	r3, r2
 8005510:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8005512:	2301      	movs	r3, #1
 8005514:	83fb      	strh	r3, [r7, #30]
 8005516:	2300      	movs	r3, #0
 8005518:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 800551a:	2300      	movs	r3, #0
 800551c:	61bb      	str	r3, [r7, #24]
 800551e:	2300      	movs	r3, #0
 8005520:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++)
 8005526:	e002      	b.n	800552e <BSP_LCD_DisplayStringAt+0x32>
  {
    size ++ ;
 8005528:	69bb      	ldr	r3, [r7, #24]
 800552a:	3301      	adds	r3, #1
 800552c:	61bb      	str	r3, [r7, #24]
  while (*ptr++)
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	1c5a      	adds	r2, r3, #1
 8005532:	617a      	str	r2, [r7, #20]
 8005534:	781b      	ldrb	r3, [r3, #0]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d1f6      	bne.n	8005528 <BSP_LCD_DisplayStringAt+0x2c>
  }

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize() / DrawProp.pFont->Width);
 800553a:	f7ff ff3f 	bl	80053bc <BSP_LCD_GetXSize>
 800553e:	4602      	mov	r2, r0
 8005540:	4b33      	ldr	r3, [pc, #204]	; (8005610 <BSP_LCD_DisplayStringAt+0x114>)
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	889b      	ldrh	r3, [r3, #4]
 8005546:	fbb2 f3f3 	udiv	r3, r2, r3
 800554a:	613b      	str	r3, [r7, #16]

  switch (Mode)
 800554c:	79fb      	ldrb	r3, [r7, #7]
 800554e:	2b03      	cmp	r3, #3
 8005550:	d014      	beq.n	800557c <BSP_LCD_DisplayStringAt+0x80>
 8005552:	2b03      	cmp	r3, #3
 8005554:	dc23      	bgt.n	800559e <BSP_LCD_DisplayStringAt+0xa2>
 8005556:	2b01      	cmp	r3, #1
 8005558:	d002      	beq.n	8005560 <BSP_LCD_DisplayStringAt+0x64>
 800555a:	2b02      	cmp	r3, #2
 800555c:	d011      	beq.n	8005582 <BSP_LCD_DisplayStringAt+0x86>
 800555e:	e01e      	b.n	800559e <BSP_LCD_DisplayStringAt+0xa2>
  {
    case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size) * DrawProp.pFont->Width) / 2;
 8005560:	693a      	ldr	r2, [r7, #16]
 8005562:	69bb      	ldr	r3, [r7, #24]
 8005564:	1ad3      	subs	r3, r2, r3
 8005566:	4a2a      	ldr	r2, [pc, #168]	; (8005610 <BSP_LCD_DisplayStringAt+0x114>)
 8005568:	6892      	ldr	r2, [r2, #8]
 800556a:	8892      	ldrh	r2, [r2, #4]
 800556c:	fb02 f303 	mul.w	r3, r2, r3
 8005570:	085b      	lsrs	r3, r3, #1
 8005572:	b29a      	uxth	r2, r3
 8005574:	89fb      	ldrh	r3, [r7, #14]
 8005576:	4413      	add	r3, r2
 8005578:	83fb      	strh	r3, [r7, #30]
      break;
 800557a:	e013      	b.n	80055a4 <BSP_LCD_DisplayStringAt+0xa8>
    }
    case LEFT_MODE:
    {
      refcolumn = Xpos;
 800557c:	89fb      	ldrh	r3, [r7, #14]
 800557e:	83fb      	strh	r3, [r7, #30]
      break;
 8005580:	e010      	b.n	80055a4 <BSP_LCD_DisplayStringAt+0xa8>
    }
    case RIGHT_MODE:
    {
      refcolumn =  - Xpos + ((xsize - size) * DrawProp.pFont->Width);
 8005582:	693a      	ldr	r2, [r7, #16]
 8005584:	69bb      	ldr	r3, [r7, #24]
 8005586:	1ad3      	subs	r3, r2, r3
 8005588:	b29a      	uxth	r2, r3
 800558a:	4b21      	ldr	r3, [pc, #132]	; (8005610 <BSP_LCD_DisplayStringAt+0x114>)
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	889b      	ldrh	r3, [r3, #4]
 8005590:	fb12 f303 	smulbb	r3, r2, r3
 8005594:	b29a      	uxth	r2, r3
 8005596:	89fb      	ldrh	r3, [r7, #14]
 8005598:	1ad3      	subs	r3, r2, r3
 800559a:	83fb      	strh	r3, [r7, #30]
      break;
 800559c:	e002      	b.n	80055a4 <BSP_LCD_DisplayStringAt+0xa8>
    }
    default:
    {
      refcolumn = Xpos;
 800559e:	89fb      	ldrh	r3, [r7, #14]
 80055a0:	83fb      	strh	r3, [r7, #30]
      break;
 80055a2:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 80055a4:	8bfb      	ldrh	r3, [r7, #30]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d003      	beq.n	80055b2 <BSP_LCD_DisplayStringAt+0xb6>
 80055aa:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	da15      	bge.n	80055de <BSP_LCD_DisplayStringAt+0xe2>
  {
    refcolumn = 1;
 80055b2:	2301      	movs	r3, #1
 80055b4:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on lCD */
  while ((*Text != 0) && (((BSP_LCD_GetXSize() - (i * DrawProp.pFont->Width)) & 0xFFFF) >= DrawProp.pFont->Width))
 80055b6:	e012      	b.n	80055de <BSP_LCD_DisplayStringAt+0xe2>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	781a      	ldrb	r2, [r3, #0]
 80055bc:	89b9      	ldrh	r1, [r7, #12]
 80055be:	8bfb      	ldrh	r3, [r7, #30]
 80055c0:	4618      	mov	r0, r3
 80055c2:	f7ff ff71 	bl	80054a8 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp.pFont->Width;
 80055c6:	4b12      	ldr	r3, [pc, #72]	; (8005610 <BSP_LCD_DisplayStringAt+0x114>)
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	889a      	ldrh	r2, [r3, #4]
 80055cc:	8bfb      	ldrh	r3, [r7, #30]
 80055ce:	4413      	add	r3, r2
 80055d0:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	3301      	adds	r3, #1
 80055d6:	60bb      	str	r3, [r7, #8]
    i++;
 80055d8:	8bbb      	ldrh	r3, [r7, #28]
 80055da:	3301      	adds	r3, #1
 80055dc:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) && (((BSP_LCD_GetXSize() - (i * DrawProp.pFont->Width)) & 0xFFFF) >= DrawProp.pFont->Width))
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	781b      	ldrb	r3, [r3, #0]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d00f      	beq.n	8005606 <BSP_LCD_DisplayStringAt+0x10a>
 80055e6:	f7ff fee9 	bl	80053bc <BSP_LCD_GetXSize>
 80055ea:	4601      	mov	r1, r0
 80055ec:	8bbb      	ldrh	r3, [r7, #28]
 80055ee:	4a08      	ldr	r2, [pc, #32]	; (8005610 <BSP_LCD_DisplayStringAt+0x114>)
 80055f0:	6892      	ldr	r2, [r2, #8]
 80055f2:	8892      	ldrh	r2, [r2, #4]
 80055f4:	fb02 f303 	mul.w	r3, r2, r3
 80055f8:	1acb      	subs	r3, r1, r3
 80055fa:	b29b      	uxth	r3, r3
 80055fc:	4a04      	ldr	r2, [pc, #16]	; (8005610 <BSP_LCD_DisplayStringAt+0x114>)
 80055fe:	6892      	ldr	r2, [r2, #8]
 8005600:	8892      	ldrh	r2, [r2, #4]
 8005602:	4293      	cmp	r3, r2
 8005604:	d2d8      	bcs.n	80055b8 <BSP_LCD_DisplayStringAt+0xbc>
  }
}
 8005606:	bf00      	nop
 8005608:	3720      	adds	r7, #32
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}
 800560e:	bf00      	nop
 8005610:	20000ab8 	.word	0x20000ab8

08005614 <BSP_LCD_DisplayStringAtLine>:
  *            @arg  0..29: if the Current fonts is Font8x8
  * @param  ptr: Pointer to string to display on LCD
  * @retval None
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b082      	sub	sp, #8
 8005618:	af00      	add	r7, sp, #0
 800561a:	4603      	mov	r3, r0
 800561c:	6039      	str	r1, [r7, #0]
 800561e:	80fb      	strh	r3, [r7, #6]
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 8005620:	f7ff ff08 	bl	8005434 <BSP_LCD_GetFont>
 8005624:	4603      	mov	r3, r0
 8005626:	88db      	ldrh	r3, [r3, #6]
 8005628:	88fa      	ldrh	r2, [r7, #6]
 800562a:	fb12 f303 	smulbb	r3, r2, r3
 800562e:	b299      	uxth	r1, r3
 8005630:	2303      	movs	r3, #3
 8005632:	683a      	ldr	r2, [r7, #0]
 8005634:	2000      	movs	r0, #0
 8005636:	f7ff ff61 	bl	80054fc <BSP_LCD_DisplayStringAt>
}
 800563a:	bf00      	nop
 800563c:	3708      	adds	r7, #8
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
	...

08005644 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in RGB mode (5-6-5)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGB_Code)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b082      	sub	sp, #8
 8005648:	af00      	add	r7, sp, #0
 800564a:	4603      	mov	r3, r0
 800564c:	80fb      	strh	r3, [r7, #6]
 800564e:	460b      	mov	r3, r1
 8005650:	80bb      	strh	r3, [r7, #4]
 8005652:	4613      	mov	r3, r2
 8005654:	807b      	strh	r3, [r7, #2]
  if (LcdDrv->WritePixel != NULL)
 8005656:	4b08      	ldr	r3, [pc, #32]	; (8005678 <BSP_LCD_DrawPixel+0x34>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	695b      	ldr	r3, [r3, #20]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d006      	beq.n	800566e <BSP_LCD_DrawPixel+0x2a>
  {
    LcdDrv->WritePixel(Xpos, Ypos, RGB_Code);
 8005660:	4b05      	ldr	r3, [pc, #20]	; (8005678 <BSP_LCD_DrawPixel+0x34>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	695b      	ldr	r3, [r3, #20]
 8005666:	887a      	ldrh	r2, [r7, #2]
 8005668:	88b9      	ldrh	r1, [r7, #4]
 800566a:	88f8      	ldrh	r0, [r7, #6]
 800566c:	4798      	blx	r3
  }
}
 800566e:	bf00      	nop
 8005670:	3708      	adds	r7, #8
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}
 8005676:	bf00      	nop
 8005678:	200003b8 	.word	0x200003b8

0800567c <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 800567c:	b590      	push	{r4, r7, lr}
 800567e:	b085      	sub	sp, #20
 8005680:	af00      	add	r7, sp, #0
 8005682:	4603      	mov	r3, r0
 8005684:	80fb      	strh	r3, [r7, #6]
 8005686:	460b      	mov	r3, r1
 8005688:	80bb      	strh	r3, [r7, #4]
 800568a:	4613      	mov	r3, r2
 800568c:	807b      	strh	r3, [r7, #2]
  uint32_t index = 0;
 800568e:	2300      	movs	r3, #0
 8005690:	60fb      	str	r3, [r7, #12]

  if (LcdDrv->DrawHLine != NULL)
 8005692:	4b15      	ldr	r3, [pc, #84]	; (80056e8 <BSP_LCD_DrawHLine+0x6c>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	6a1b      	ldr	r3, [r3, #32]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d00a      	beq.n	80056b2 <BSP_LCD_DrawHLine+0x36>
  {
    LcdDrv->DrawHLine(DrawProp.TextColor, Xpos, Ypos, Length);
 800569c:	4b12      	ldr	r3, [pc, #72]	; (80056e8 <BSP_LCD_DrawHLine+0x6c>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	6a1c      	ldr	r4, [r3, #32]
 80056a2:	4b12      	ldr	r3, [pc, #72]	; (80056ec <BSP_LCD_DrawHLine+0x70>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	b298      	uxth	r0, r3
 80056a8:	887b      	ldrh	r3, [r7, #2]
 80056aa:	88ba      	ldrh	r2, [r7, #4]
 80056ac:	88f9      	ldrh	r1, [r7, #6]
 80056ae:	47a0      	blx	r4
    for (index = 0; index < Length; index++)
    {
      BSP_LCD_DrawPixel((Xpos + index), Ypos, DrawProp.TextColor);
    }
  }
}
 80056b0:	e015      	b.n	80056de <BSP_LCD_DrawHLine+0x62>
    for (index = 0; index < Length; index++)
 80056b2:	2300      	movs	r3, #0
 80056b4:	60fb      	str	r3, [r7, #12]
 80056b6:	e00e      	b.n	80056d6 <BSP_LCD_DrawHLine+0x5a>
      BSP_LCD_DrawPixel((Xpos + index), Ypos, DrawProp.TextColor);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	b29a      	uxth	r2, r3
 80056bc:	88fb      	ldrh	r3, [r7, #6]
 80056be:	4413      	add	r3, r2
 80056c0:	b29b      	uxth	r3, r3
 80056c2:	4a0a      	ldr	r2, [pc, #40]	; (80056ec <BSP_LCD_DrawHLine+0x70>)
 80056c4:	6812      	ldr	r2, [r2, #0]
 80056c6:	b292      	uxth	r2, r2
 80056c8:	88b9      	ldrh	r1, [r7, #4]
 80056ca:	4618      	mov	r0, r3
 80056cc:	f7ff ffba 	bl	8005644 <BSP_LCD_DrawPixel>
    for (index = 0; index < Length; index++)
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	3301      	adds	r3, #1
 80056d4:	60fb      	str	r3, [r7, #12]
 80056d6:	887b      	ldrh	r3, [r7, #2]
 80056d8:	68fa      	ldr	r2, [r7, #12]
 80056da:	429a      	cmp	r2, r3
 80056dc:	d3ec      	bcc.n	80056b8 <BSP_LCD_DrawHLine+0x3c>
}
 80056de:	bf00      	nop
 80056e0:	3714      	adds	r7, #20
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd90      	pop	{r4, r7, pc}
 80056e6:	bf00      	nop
 80056e8:	200003b8 	.word	0x200003b8
 80056ec:	20000ab8 	.word	0x20000ab8

080056f0 <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80056f0:	b590      	push	{r4, r7, lr}
 80056f2:	b083      	sub	sp, #12
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	4604      	mov	r4, r0
 80056f8:	4608      	mov	r0, r1
 80056fa:	4611      	mov	r1, r2
 80056fc:	461a      	mov	r2, r3
 80056fe:	4623      	mov	r3, r4
 8005700:	80fb      	strh	r3, [r7, #6]
 8005702:	4603      	mov	r3, r0
 8005704:	80bb      	strh	r3, [r7, #4]
 8005706:	460b      	mov	r3, r1
 8005708:	807b      	strh	r3, [r7, #2]
 800570a:	4613      	mov	r3, r2
 800570c:	803b      	strh	r3, [r7, #0]
  BSP_LCD_SetTextColor(DrawProp.TextColor);
 800570e:	4b0c      	ldr	r3, [pc, #48]	; (8005740 <BSP_LCD_FillRect+0x50>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	b29b      	uxth	r3, r3
 8005714:	4618      	mov	r0, r3
 8005716:	f7ff fe5d 	bl	80053d4 <BSP_LCD_SetTextColor>
  do
  {
    BSP_LCD_DrawHLine(Xpos, Ypos++, Width);
 800571a:	88bb      	ldrh	r3, [r7, #4]
 800571c:	1c5a      	adds	r2, r3, #1
 800571e:	80ba      	strh	r2, [r7, #4]
 8005720:	887a      	ldrh	r2, [r7, #2]
 8005722:	88f8      	ldrh	r0, [r7, #6]
 8005724:	4619      	mov	r1, r3
 8005726:	f7ff ffa9 	bl	800567c <BSP_LCD_DrawHLine>
  }
  while (Height--);
 800572a:	883b      	ldrh	r3, [r7, #0]
 800572c:	1e5a      	subs	r2, r3, #1
 800572e:	803a      	strh	r2, [r7, #0]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d1f2      	bne.n	800571a <BSP_LCD_FillRect+0x2a>
}
 8005734:	bf00      	nop
 8005736:	bf00      	nop
 8005738:	370c      	adds	r7, #12
 800573a:	46bd      	mov	sp, r7
 800573c:	bd90      	pop	{r4, r7, pc}
 800573e:	bf00      	nop
 8005740:	20000ab8 	.word	0x20000ab8

08005744 <BSP_LCD_MspInit>:
  * @brief  Initializes the LCD GPIO special pins MSP.
  * @param  None
  * @retval None
  */
__weak void BSP_LCD_MspInit(void)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b088      	sub	sp, #32
 8005748:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable GPIOs clock */
  LCD_TE_GPIO_CLK_ENABLE();
 800574a:	4b29      	ldr	r3, [pc, #164]	; (80057f0 <BSP_LCD_MspInit+0xac>)
 800574c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800574e:	4a28      	ldr	r2, [pc, #160]	; (80057f0 <BSP_LCD_MspInit+0xac>)
 8005750:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005754:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005756:	4b26      	ldr	r3, [pc, #152]	; (80057f0 <BSP_LCD_MspInit+0xac>)
 8005758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800575a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800575e:	60bb      	str	r3, [r7, #8]
 8005760:	68bb      	ldr	r3, [r7, #8]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8005762:	4b23      	ldr	r3, [pc, #140]	; (80057f0 <BSP_LCD_MspInit+0xac>)
 8005764:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005766:	4a22      	ldr	r2, [pc, #136]	; (80057f0 <BSP_LCD_MspInit+0xac>)
 8005768:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800576c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800576e:	4b20      	ldr	r3, [pc, #128]	; (80057f0 <BSP_LCD_MspInit+0xac>)
 8005770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005772:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005776:	607b      	str	r3, [r7, #4]
 8005778:	687b      	ldr	r3, [r7, #4]
  LCD_PWR_CTRL_GPIO_CLK_ENABLE();
 800577a:	4b1d      	ldr	r3, [pc, #116]	; (80057f0 <BSP_LCD_MspInit+0xac>)
 800577c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800577e:	4a1c      	ldr	r2, [pc, #112]	; (80057f0 <BSP_LCD_MspInit+0xac>)
 8005780:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005784:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005786:	4b1a      	ldr	r3, [pc, #104]	; (80057f0 <BSP_LCD_MspInit+0xac>)
 8005788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800578a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800578e:	603b      	str	r3, [r7, #0]
 8005790:	683b      	ldr	r3, [r7, #0]

  /* LCD_RESET GPIO configuration */
  if (BSP_IO_Init() == IO_ERROR)
 8005792:	f7ff fce9 	bl	8005168 <BSP_IO_Init>
 8005796:	4603      	mov	r3, r0
 8005798:	2b01      	cmp	r3, #1
 800579a:	d101      	bne.n	80057a0 <BSP_LCD_MspInit+0x5c>
  {
    BSP_ErrorHandler();
 800579c:	f7ff f8de 	bl	800495c <BSP_ErrorHandler>
  }
  BSP_IO_ConfigPin(LCD_RST_PIN, IO_MODE_OUTPUT);
 80057a0:	2101      	movs	r1, #1
 80057a2:	2004      	movs	r0, #4
 80057a4:	f7ff fd24 	bl	80051f0 <BSP_IO_ConfigPin>

  /* LCD_BL_CTRL GPIO configuration */
  GPIO_InitStructure.Pin       = LCD_BL_CTRL_PIN;   /* LCD_BL_CTRL pin has to be manually controlled */
 80057a8:	2301      	movs	r3, #1
 80057aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode      = GPIO_MODE_OUTPUT_PP;
 80057ac:	2301      	movs	r3, #1
 80057ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull      = GPIO_NOPULL;
 80057b0:	2300      	movs	r3, #0
 80057b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Alternate = 0;
 80057b4:	2300      	movs	r3, #0
 80057b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed   = GPIO_SPEED_FREQ_LOW;
 80057b8:	2300      	movs	r3, #0
 80057ba:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &GPIO_InitStructure);
 80057bc:	f107 030c 	add.w	r3, r7, #12
 80057c0:	4619      	mov	r1, r3
 80057c2:	480c      	ldr	r0, [pc, #48]	; (80057f4 <BSP_LCD_MspInit+0xb0>)
 80057c4:	f001 fc7e 	bl	80070c4 <HAL_GPIO_Init>

  /* Power on the screen (also done in Touch Screen driver ... */
  GPIO_InitStructure.Pin = LCD_PWR_CTRL_PIN;
 80057c8:	2301      	movs	r3, #1
 80057ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP /*GPIO_MODE_OUTPUT_PP*/;
 80057cc:	2301      	movs	r3, #1
 80057ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull =   GPIO_NOPULL;
 80057d0:	2300      	movs	r3, #0
 80057d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Alternate = 0;
 80057d4:	2300      	movs	r3, #0
 80057d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_LOW;
 80057d8:	2300      	movs	r3, #0
 80057da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LCD_PWR_CTRL_GPIO_PORT, &GPIO_InitStructure);
 80057dc:	f107 030c 	add.w	r3, r7, #12
 80057e0:	4619      	mov	r1, r3
 80057e2:	4805      	ldr	r0, [pc, #20]	; (80057f8 <BSP_LCD_MspInit+0xb4>)
 80057e4:	f001 fc6e 	bl	80070c4 <HAL_GPIO_Init>
}
 80057e8:	bf00      	nop
 80057ea:	3720      	adds	r7, #32
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}
 80057f0:	40021000 	.word	0x40021000
 80057f4:	48002000 	.word	0x48002000
 80057f8:	48001c00 	.word	0x48001c00

080057fc <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b088      	sub	sp, #32
 8005800:	af00      	add	r7, sp, #0
 8005802:	4603      	mov	r3, r0
 8005804:	603a      	str	r2, [r7, #0]
 8005806:	80fb      	strh	r3, [r7, #6]
 8005808:	460b      	mov	r3, r1
 800580a:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 800580c:	2300      	movs	r3, #0
 800580e:	61fb      	str	r3, [r7, #28]
 8005810:	2300      	movs	r3, #0
 8005812:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line;

  height = DrawProp.pFont->Height;
 8005814:	4b45      	ldr	r3, [pc, #276]	; (800592c <DrawChar+0x130>)
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	88db      	ldrh	r3, [r3, #6]
 800581a:	827b      	strh	r3, [r7, #18]
  width  = DrawProp.pFont->Width;
 800581c:	4b43      	ldr	r3, [pc, #268]	; (800592c <DrawChar+0x130>)
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	889b      	ldrh	r3, [r3, #4]
 8005822:	823b      	strh	r3, [r7, #16]

  offset =  8 * ((width + 7) / 8) -  width ;
 8005824:	8a3b      	ldrh	r3, [r7, #16]
 8005826:	3307      	adds	r3, #7
 8005828:	2b00      	cmp	r3, #0
 800582a:	da00      	bge.n	800582e <DrawChar+0x32>
 800582c:	3307      	adds	r3, #7
 800582e:	10db      	asrs	r3, r3, #3
 8005830:	b2db      	uxtb	r3, r3
 8005832:	00db      	lsls	r3, r3, #3
 8005834:	b2da      	uxtb	r2, r3
 8005836:	8a3b      	ldrh	r3, [r7, #16]
 8005838:	b2db      	uxtb	r3, r3
 800583a:	1ad3      	subs	r3, r2, r3
 800583c:	73fb      	strb	r3, [r7, #15]

  for (i = 0; i < height; i++)
 800583e:	2300      	movs	r3, #0
 8005840:	61fb      	str	r3, [r7, #28]
 8005842:	e069      	b.n	8005918 <DrawChar+0x11c>
  {
    pchar = ((uint8_t *)c + (width + 7) / 8 * i);
 8005844:	8a3b      	ldrh	r3, [r7, #16]
 8005846:	3307      	adds	r3, #7
 8005848:	2b00      	cmp	r3, #0
 800584a:	da00      	bge.n	800584e <DrawChar+0x52>
 800584c:	3307      	adds	r3, #7
 800584e:	10db      	asrs	r3, r3, #3
 8005850:	461a      	mov	r2, r3
 8005852:	69fb      	ldr	r3, [r7, #28]
 8005854:	fb03 f302 	mul.w	r3, r3, r2
 8005858:	683a      	ldr	r2, [r7, #0]
 800585a:	4413      	add	r3, r2
 800585c:	60bb      	str	r3, [r7, #8]

    switch (((width + 7) / 8))
 800585e:	8a3b      	ldrh	r3, [r7, #16]
 8005860:	3307      	adds	r3, #7
 8005862:	2b00      	cmp	r3, #0
 8005864:	da00      	bge.n	8005868 <DrawChar+0x6c>
 8005866:	3307      	adds	r3, #7
 8005868:	10db      	asrs	r3, r3, #3
 800586a:	2b01      	cmp	r3, #1
 800586c:	d002      	beq.n	8005874 <DrawChar+0x78>
 800586e:	2b02      	cmp	r3, #2
 8005870:	d004      	beq.n	800587c <DrawChar+0x80>
 8005872:	e00c      	b.n	800588e <DrawChar+0x92>
    {
      case 1:
        line =  pchar[0];
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	781b      	ldrb	r3, [r3, #0]
 8005878:	617b      	str	r3, [r7, #20]
        break;
 800587a:	e016      	b.n	80058aa <DrawChar+0xae>

      case 2:
        line = (pchar[0] << 8) | pchar[1];
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	781b      	ldrb	r3, [r3, #0]
 8005880:	021b      	lsls	r3, r3, #8
 8005882:	68ba      	ldr	r2, [r7, #8]
 8005884:	3201      	adds	r2, #1
 8005886:	7812      	ldrb	r2, [r2, #0]
 8005888:	4313      	orrs	r3, r2
 800588a:	617b      	str	r3, [r7, #20]
        break;
 800588c:	e00d      	b.n	80058aa <DrawChar+0xae>

      case 3:
      default:
        line = (pchar[0] << 16) | (pchar[1] << 8) | pchar[2];
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	781b      	ldrb	r3, [r3, #0]
 8005892:	041a      	lsls	r2, r3, #16
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	3301      	adds	r3, #1
 8005898:	781b      	ldrb	r3, [r3, #0]
 800589a:	021b      	lsls	r3, r3, #8
 800589c:	4313      	orrs	r3, r2
 800589e:	68ba      	ldr	r2, [r7, #8]
 80058a0:	3202      	adds	r2, #2
 80058a2:	7812      	ldrb	r2, [r2, #0]
 80058a4:	4313      	orrs	r3, r2
 80058a6:	617b      	str	r3, [r7, #20]
        break;
 80058a8:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 80058aa:	2300      	movs	r3, #0
 80058ac:	61bb      	str	r3, [r7, #24]
 80058ae:	e029      	b.n	8005904 <DrawChar+0x108>
    {
      if ((line & (1 << (width - j + offset - 1))) != 0)
 80058b0:	8a3a      	ldrh	r2, [r7, #16]
 80058b2:	69bb      	ldr	r3, [r7, #24]
 80058b4:	1ad2      	subs	r2, r2, r3
 80058b6:	7bfb      	ldrb	r3, [r7, #15]
 80058b8:	4413      	add	r3, r2
 80058ba:	3b01      	subs	r3, #1
 80058bc:	2201      	movs	r2, #1
 80058be:	fa02 f303 	lsl.w	r3, r2, r3
 80058c2:	461a      	mov	r2, r3
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	4013      	ands	r3, r2
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d00c      	beq.n	80058e6 <DrawChar+0xea>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp.TextColor);
 80058cc:	69bb      	ldr	r3, [r7, #24]
 80058ce:	b29a      	uxth	r2, r3
 80058d0:	88fb      	ldrh	r3, [r7, #6]
 80058d2:	4413      	add	r3, r2
 80058d4:	b29b      	uxth	r3, r3
 80058d6:	4a15      	ldr	r2, [pc, #84]	; (800592c <DrawChar+0x130>)
 80058d8:	6812      	ldr	r2, [r2, #0]
 80058da:	b292      	uxth	r2, r2
 80058dc:	88b9      	ldrh	r1, [r7, #4]
 80058de:	4618      	mov	r0, r3
 80058e0:	f7ff feb0 	bl	8005644 <BSP_LCD_DrawPixel>
 80058e4:	e00b      	b.n	80058fe <DrawChar+0x102>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp.BackColor);
 80058e6:	69bb      	ldr	r3, [r7, #24]
 80058e8:	b29a      	uxth	r2, r3
 80058ea:	88fb      	ldrh	r3, [r7, #6]
 80058ec:	4413      	add	r3, r2
 80058ee:	b29b      	uxth	r3, r3
 80058f0:	4a0e      	ldr	r2, [pc, #56]	; (800592c <DrawChar+0x130>)
 80058f2:	6852      	ldr	r2, [r2, #4]
 80058f4:	b292      	uxth	r2, r2
 80058f6:	88b9      	ldrh	r1, [r7, #4]
 80058f8:	4618      	mov	r0, r3
 80058fa:	f7ff fea3 	bl	8005644 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	3301      	adds	r3, #1
 8005902:	61bb      	str	r3, [r7, #24]
 8005904:	8a3b      	ldrh	r3, [r7, #16]
 8005906:	69ba      	ldr	r2, [r7, #24]
 8005908:	429a      	cmp	r2, r3
 800590a:	d3d1      	bcc.n	80058b0 <DrawChar+0xb4>
      }
    }
    Ypos++;
 800590c:	88bb      	ldrh	r3, [r7, #4]
 800590e:	3301      	adds	r3, #1
 8005910:	80bb      	strh	r3, [r7, #4]
  for (i = 0; i < height; i++)
 8005912:	69fb      	ldr	r3, [r7, #28]
 8005914:	3301      	adds	r3, #1
 8005916:	61fb      	str	r3, [r7, #28]
 8005918:	8a7b      	ldrh	r3, [r7, #18]
 800591a:	69fa      	ldr	r2, [r7, #28]
 800591c:	429a      	cmp	r2, r3
 800591e:	d391      	bcc.n	8005844 <DrawChar+0x48>
  }
}
 8005920:	bf00      	nop
 8005922:	bf00      	nop
 8005924:	3720      	adds	r7, #32
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}
 800592a:	bf00      	nop
 800592c:	20000ab8 	.word	0x20000ab8

08005930 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b082      	sub	sp, #8
 8005934:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005936:	2300      	movs	r3, #0
 8005938:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800593a:	2003      	movs	r0, #3
 800593c:	f001 f960 	bl	8006c00 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005940:	2000      	movs	r0, #0
 8005942:	f000 f80d 	bl	8005960 <HAL_InitTick>
 8005946:	4603      	mov	r3, r0
 8005948:	2b00      	cmp	r3, #0
 800594a:	d002      	beq.n	8005952 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	71fb      	strb	r3, [r7, #7]
 8005950:	e001      	b.n	8005956 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005952:	f7fc ff61 	bl	8002818 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005956:	79fb      	ldrb	r3, [r7, #7]
}
 8005958:	4618      	mov	r0, r3
 800595a:	3708      	adds	r7, #8
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}

08005960 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b084      	sub	sp, #16
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005968:	2300      	movs	r3, #0
 800596a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800596c:	4b17      	ldr	r3, [pc, #92]	; (80059cc <HAL_InitTick+0x6c>)
 800596e:	781b      	ldrb	r3, [r3, #0]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d023      	beq.n	80059bc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8005974:	4b16      	ldr	r3, [pc, #88]	; (80059d0 <HAL_InitTick+0x70>)
 8005976:	681a      	ldr	r2, [r3, #0]
 8005978:	4b14      	ldr	r3, [pc, #80]	; (80059cc <HAL_InitTick+0x6c>)
 800597a:	781b      	ldrb	r3, [r3, #0]
 800597c:	4619      	mov	r1, r3
 800597e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005982:	fbb3 f3f1 	udiv	r3, r3, r1
 8005986:	fbb2 f3f3 	udiv	r3, r2, r3
 800598a:	4618      	mov	r0, r3
 800598c:	f001 f97b 	bl	8006c86 <HAL_SYSTICK_Config>
 8005990:	4603      	mov	r3, r0
 8005992:	2b00      	cmp	r3, #0
 8005994:	d10f      	bne.n	80059b6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2b0f      	cmp	r3, #15
 800599a:	d809      	bhi.n	80059b0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800599c:	2200      	movs	r2, #0
 800599e:	6879      	ldr	r1, [r7, #4]
 80059a0:	f04f 30ff 	mov.w	r0, #4294967295
 80059a4:	f001 f937 	bl	8006c16 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80059a8:	4a0a      	ldr	r2, [pc, #40]	; (80059d4 <HAL_InitTick+0x74>)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6013      	str	r3, [r2, #0]
 80059ae:	e007      	b.n	80059c0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	73fb      	strb	r3, [r7, #15]
 80059b4:	e004      	b.n	80059c0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80059b6:	2301      	movs	r3, #1
 80059b8:	73fb      	strb	r3, [r7, #15]
 80059ba:	e001      	b.n	80059c0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80059bc:	2301      	movs	r3, #1
 80059be:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80059c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	3710      	adds	r7, #16
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
 80059ca:	bf00      	nop
 80059cc:	200000d4 	.word	0x200000d4
 80059d0:	20000000 	.word	0x20000000
 80059d4:	200000d0 	.word	0x200000d0

080059d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80059d8:	b480      	push	{r7}
 80059da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80059dc:	4b06      	ldr	r3, [pc, #24]	; (80059f8 <HAL_IncTick+0x20>)
 80059de:	781b      	ldrb	r3, [r3, #0]
 80059e0:	461a      	mov	r2, r3
 80059e2:	4b06      	ldr	r3, [pc, #24]	; (80059fc <HAL_IncTick+0x24>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4413      	add	r3, r2
 80059e8:	4a04      	ldr	r2, [pc, #16]	; (80059fc <HAL_IncTick+0x24>)
 80059ea:	6013      	str	r3, [r2, #0]
}
 80059ec:	bf00      	nop
 80059ee:	46bd      	mov	sp, r7
 80059f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f4:	4770      	bx	lr
 80059f6:	bf00      	nop
 80059f8:	200000d4 	.word	0x200000d4
 80059fc:	20000b30 	.word	0x20000b30

08005a00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005a00:	b480      	push	{r7}
 8005a02:	af00      	add	r7, sp, #0
  return uwTick;
 8005a04:	4b03      	ldr	r3, [pc, #12]	; (8005a14 <HAL_GetTick+0x14>)
 8005a06:	681b      	ldr	r3, [r3, #0]
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr
 8005a12:	bf00      	nop
 8005a14:	20000b30 	.word	0x20000b30

08005a18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b084      	sub	sp, #16
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005a20:	f7ff ffee 	bl	8005a00 <HAL_GetTick>
 8005a24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a30:	d005      	beq.n	8005a3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8005a32:	4b0a      	ldr	r3, [pc, #40]	; (8005a5c <HAL_Delay+0x44>)
 8005a34:	781b      	ldrb	r3, [r3, #0]
 8005a36:	461a      	mov	r2, r3
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	4413      	add	r3, r2
 8005a3c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005a3e:	bf00      	nop
 8005a40:	f7ff ffde 	bl	8005a00 <HAL_GetTick>
 8005a44:	4602      	mov	r2, r0
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	1ad3      	subs	r3, r2, r3
 8005a4a:	68fa      	ldr	r2, [r7, #12]
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d8f7      	bhi.n	8005a40 <HAL_Delay+0x28>
  {
  }
}
 8005a50:	bf00      	nop
 8005a52:	bf00      	nop
 8005a54:	3710      	adds	r7, #16
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}
 8005a5a:	bf00      	nop
 8005a5c:	200000d4 	.word	0x200000d4

08005a60 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b083      	sub	sp, #12
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
 8005a68:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	431a      	orrs	r2, r3
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	609a      	str	r2, [r3, #8]
}
 8005a7a:	bf00      	nop
 8005a7c:	370c      	adds	r7, #12
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a84:	4770      	bx	lr

08005a86 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005a86:	b480      	push	{r7}
 8005a88:	b083      	sub	sp, #12
 8005a8a:	af00      	add	r7, sp, #0
 8005a8c:	6078      	str	r0, [r7, #4]
 8005a8e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	689b      	ldr	r3, [r3, #8]
 8005a94:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	431a      	orrs	r2, r3
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	609a      	str	r2, [r3, #8]
}
 8005aa0:	bf00      	nop
 8005aa2:	370c      	adds	r7, #12
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aaa:	4770      	bx	lr

08005aac <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b083      	sub	sp, #12
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	370c      	adds	r7, #12
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac6:	4770      	bx	lr

08005ac8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b087      	sub	sp, #28
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	60f8      	str	r0, [r7, #12]
 8005ad0:	60b9      	str	r1, [r7, #8]
 8005ad2:	607a      	str	r2, [r7, #4]
 8005ad4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	3360      	adds	r3, #96	; 0x60
 8005ada:	461a      	mov	r2, r3
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	009b      	lsls	r3, r3, #2
 8005ae0:	4413      	add	r3, r2
 8005ae2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	681a      	ldr	r2, [r3, #0]
 8005ae8:	4b08      	ldr	r3, [pc, #32]	; (8005b0c <LL_ADC_SetOffset+0x44>)
 8005aea:	4013      	ands	r3, r2
 8005aec:	687a      	ldr	r2, [r7, #4]
 8005aee:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8005af2:	683a      	ldr	r2, [r7, #0]
 8005af4:	430a      	orrs	r2, r1
 8005af6:	4313      	orrs	r3, r2
 8005af8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005b00:	bf00      	nop
 8005b02:	371c      	adds	r7, #28
 8005b04:	46bd      	mov	sp, r7
 8005b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0a:	4770      	bx	lr
 8005b0c:	03fff000 	.word	0x03fff000

08005b10 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b085      	sub	sp, #20
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
 8005b18:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	3360      	adds	r3, #96	; 0x60
 8005b1e:	461a      	mov	r2, r3
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	009b      	lsls	r3, r3, #2
 8005b24:	4413      	add	r3, r2
 8005b26:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3714      	adds	r7, #20
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr

08005b3c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b087      	sub	sp, #28
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	60f8      	str	r0, [r7, #12]
 8005b44:	60b9      	str	r1, [r7, #8]
 8005b46:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	3360      	adds	r3, #96	; 0x60
 8005b4c:	461a      	mov	r2, r3
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	009b      	lsls	r3, r3, #2
 8005b52:	4413      	add	r3, r2
 8005b54:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	431a      	orrs	r2, r3
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005b66:	bf00      	nop
 8005b68:	371c      	adds	r7, #28
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr

08005b72 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8005b72:	b480      	push	{r7}
 8005b74:	b083      	sub	sp, #12
 8005b76:	af00      	add	r7, sp, #0
 8005b78:	6078      	str	r0, [r7, #4]
 8005b7a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	695b      	ldr	r3, [r3, #20]
 8005b80:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	431a      	orrs	r2, r3
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	615a      	str	r2, [r3, #20]
}
 8005b8c:	bf00      	nop
 8005b8e:	370c      	adds	r7, #12
 8005b90:	46bd      	mov	sp, r7
 8005b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b96:	4770      	bx	lr

08005b98 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b087      	sub	sp, #28
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	60b9      	str	r1, [r7, #8]
 8005ba2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	3330      	adds	r3, #48	; 0x30
 8005ba8:	461a      	mov	r2, r3
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	0a1b      	lsrs	r3, r3, #8
 8005bae:	009b      	lsls	r3, r3, #2
 8005bb0:	f003 030c 	and.w	r3, r3, #12
 8005bb4:	4413      	add	r3, r2
 8005bb6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	681a      	ldr	r2, [r3, #0]
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	f003 031f 	and.w	r3, r3, #31
 8005bc2:	211f      	movs	r1, #31
 8005bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8005bc8:	43db      	mvns	r3, r3
 8005bca:	401a      	ands	r2, r3
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	0e9b      	lsrs	r3, r3, #26
 8005bd0:	f003 011f 	and.w	r1, r3, #31
 8005bd4:	68bb      	ldr	r3, [r7, #8]
 8005bd6:	f003 031f 	and.w	r3, r3, #31
 8005bda:	fa01 f303 	lsl.w	r3, r1, r3
 8005bde:	431a      	orrs	r2, r3
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005be4:	bf00      	nop
 8005be6:	371c      	adds	r7, #28
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr

08005bf0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b087      	sub	sp, #28
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	60f8      	str	r0, [r7, #12]
 8005bf8:	60b9      	str	r1, [r7, #8]
 8005bfa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	3314      	adds	r3, #20
 8005c00:	461a      	mov	r2, r3
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	0e5b      	lsrs	r3, r3, #25
 8005c06:	009b      	lsls	r3, r3, #2
 8005c08:	f003 0304 	and.w	r3, r3, #4
 8005c0c:	4413      	add	r3, r2
 8005c0e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	681a      	ldr	r2, [r3, #0]
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	0d1b      	lsrs	r3, r3, #20
 8005c18:	f003 031f 	and.w	r3, r3, #31
 8005c1c:	2107      	movs	r1, #7
 8005c1e:	fa01 f303 	lsl.w	r3, r1, r3
 8005c22:	43db      	mvns	r3, r3
 8005c24:	401a      	ands	r2, r3
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	0d1b      	lsrs	r3, r3, #20
 8005c2a:	f003 031f 	and.w	r3, r3, #31
 8005c2e:	6879      	ldr	r1, [r7, #4]
 8005c30:	fa01 f303 	lsl.w	r3, r1, r3
 8005c34:	431a      	orrs	r2, r3
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005c3a:	bf00      	nop
 8005c3c:	371c      	adds	r7, #28
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c44:	4770      	bx	lr
	...

08005c48 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b085      	sub	sp, #20
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	60f8      	str	r0, [r7, #12]
 8005c50:	60b9      	str	r1, [r7, #8]
 8005c52:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c60:	43db      	mvns	r3, r3
 8005c62:	401a      	ands	r2, r3
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	f003 0318 	and.w	r3, r3, #24
 8005c6a:	4908      	ldr	r1, [pc, #32]	; (8005c8c <LL_ADC_SetChannelSingleDiff+0x44>)
 8005c6c:	40d9      	lsrs	r1, r3
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	400b      	ands	r3, r1
 8005c72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c76:	431a      	orrs	r2, r3
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8005c7e:	bf00      	nop
 8005c80:	3714      	adds	r7, #20
 8005c82:	46bd      	mov	sp, r7
 8005c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c88:	4770      	bx	lr
 8005c8a:	bf00      	nop
 8005c8c:	0007ffff 	.word	0x0007ffff

08005c90 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b083      	sub	sp, #12
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8005ca0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005ca4:	687a      	ldr	r2, [r7, #4]
 8005ca6:	6093      	str	r3, [r2, #8]
}
 8005ca8:	bf00      	nop
 8005caa:	370c      	adds	r7, #12
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr

08005cb4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b083      	sub	sp, #12
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005cc4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005cc8:	d101      	bne.n	8005cce <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e000      	b.n	8005cd0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005cce:	2300      	movs	r3, #0
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	370c      	adds	r7, #12
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr

08005cdc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b083      	sub	sp, #12
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	689b      	ldr	r3, [r3, #8]
 8005ce8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8005cec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005cf0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005cf8:	bf00      	nop
 8005cfa:	370c      	adds	r7, #12
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d02:	4770      	bx	lr

08005d04 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b083      	sub	sp, #12
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d14:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005d18:	d101      	bne.n	8005d1e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e000      	b.n	8005d20 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005d1e:	2300      	movs	r3, #0
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	370c      	adds	r7, #12
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr

08005d2c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b083      	sub	sp, #12
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	f003 0301 	and.w	r3, r3, #1
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	d101      	bne.n	8005d44 <LL_ADC_IsEnabled+0x18>
 8005d40:	2301      	movs	r3, #1
 8005d42:	e000      	b.n	8005d46 <LL_ADC_IsEnabled+0x1a>
 8005d44:	2300      	movs	r3, #0
}
 8005d46:	4618      	mov	r0, r3
 8005d48:	370c      	adds	r7, #12
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr

08005d52 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8005d52:	b480      	push	{r7}
 8005d54:	b083      	sub	sp, #12
 8005d56:	af00      	add	r7, sp, #0
 8005d58:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	f003 0304 	and.w	r3, r3, #4
 8005d62:	2b04      	cmp	r3, #4
 8005d64:	d101      	bne.n	8005d6a <LL_ADC_REG_IsConversionOngoing+0x18>
 8005d66:	2301      	movs	r3, #1
 8005d68:	e000      	b.n	8005d6c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005d6a:	2300      	movs	r3, #0
}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	370c      	adds	r7, #12
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr

08005d78 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b083      	sub	sp, #12
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	f003 0308 	and.w	r3, r3, #8
 8005d88:	2b08      	cmp	r3, #8
 8005d8a:	d101      	bne.n	8005d90 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005d8c:	2301      	movs	r3, #1
 8005d8e:	e000      	b.n	8005d92 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005d90:	2300      	movs	r3, #0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	370c      	adds	r7, #12
 8005d96:	46bd      	mov	sp, r7
 8005d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9c:	4770      	bx	lr
	...

08005da0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005da0:	b590      	push	{r4, r7, lr}
 8005da2:	b089      	sub	sp, #36	; 0x24
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005da8:	2300      	movs	r3, #0
 8005daa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005dac:	2300      	movs	r3, #0
 8005dae:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d101      	bne.n	8005dba <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
 8005db8:	e139      	b.n	800602e <HAL_ADC_Init+0x28e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	691b      	ldr	r3, [r3, #16]
 8005dbe:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d109      	bne.n	8005ddc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005dc8:	6878      	ldr	r0, [r7, #4]
 8005dca:	f7fb f955 	bl	8001078 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4618      	mov	r0, r3
 8005de2:	f7ff ff67 	bl	8005cb4 <LL_ADC_IsDeepPowerDownEnabled>
 8005de6:	4603      	mov	r3, r0
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d004      	beq.n	8005df6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4618      	mov	r0, r3
 8005df2:	f7ff ff4d 	bl	8005c90 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f7ff ff82 	bl	8005d04 <LL_ADC_IsInternalRegulatorEnabled>
 8005e00:	4603      	mov	r3, r0
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d115      	bne.n	8005e32 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f7ff ff66 	bl	8005cdc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005e10:	4b89      	ldr	r3, [pc, #548]	; (8006038 <HAL_ADC_Init+0x298>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	099b      	lsrs	r3, r3, #6
 8005e16:	4a89      	ldr	r2, [pc, #548]	; (800603c <HAL_ADC_Init+0x29c>)
 8005e18:	fba2 2303 	umull	r2, r3, r2, r3
 8005e1c:	099b      	lsrs	r3, r3, #6
 8005e1e:	3301      	adds	r3, #1
 8005e20:	005b      	lsls	r3, r3, #1
 8005e22:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005e24:	e002      	b.n	8005e2c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8005e26:	68bb      	ldr	r3, [r7, #8]
 8005e28:	3b01      	subs	r3, #1
 8005e2a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d1f9      	bne.n	8005e26 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	4618      	mov	r0, r3
 8005e38:	f7ff ff64 	bl	8005d04 <LL_ADC_IsInternalRegulatorEnabled>
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d10d      	bne.n	8005e5e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e46:	f043 0210 	orr.w	r2, r3, #16
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e52:	f043 0201 	orr.w	r2, r3, #1
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4618      	mov	r0, r3
 8005e64:	f7ff ff75 	bl	8005d52 <LL_ADC_REG_IsConversionOngoing>
 8005e68:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e6e:	f003 0310 	and.w	r3, r3, #16
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	f040 80d2 	bne.w	800601c <HAL_ADC_Init+0x27c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005e78:	697b      	ldr	r3, [r7, #20]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	f040 80ce 	bne.w	800601c <HAL_ADC_Init+0x27c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e84:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8005e88:	f043 0202 	orr.w	r2, r3, #2
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4618      	mov	r0, r3
 8005e96:	f7ff ff49 	bl	8005d2c <LL_ADC_IsEnabled>
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d115      	bne.n	8005ecc <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005ea0:	4867      	ldr	r0, [pc, #412]	; (8006040 <HAL_ADC_Init+0x2a0>)
 8005ea2:	f7ff ff43 	bl	8005d2c <LL_ADC_IsEnabled>
 8005ea6:	4604      	mov	r4, r0
 8005ea8:	4866      	ldr	r0, [pc, #408]	; (8006044 <HAL_ADC_Init+0x2a4>)
 8005eaa:	f7ff ff3f 	bl	8005d2c <LL_ADC_IsEnabled>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	431c      	orrs	r4, r3
 8005eb2:	4865      	ldr	r0, [pc, #404]	; (8006048 <HAL_ADC_Init+0x2a8>)
 8005eb4:	f7ff ff3a 	bl	8005d2c <LL_ADC_IsEnabled>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	4323      	orrs	r3, r4
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d105      	bne.n	8005ecc <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	4619      	mov	r1, r3
 8005ec6:	4861      	ldr	r0, [pc, #388]	; (800604c <HAL_ADC_Init+0x2ac>)
 8005ec8:	f7ff fdca 	bl	8005a60 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	7e5b      	ldrb	r3, [r3, #25]
 8005ed0:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005ed6:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8005edc:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8005ee2:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005eea:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005eec:	4313      	orrs	r3, r2
 8005eee:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d106      	bne.n	8005f08 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005efe:	3b01      	subs	r3, #1
 8005f00:	045b      	lsls	r3, r3, #17
 8005f02:	69ba      	ldr	r2, [r7, #24]
 8005f04:	4313      	orrs	r3, r2
 8005f06:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d009      	beq.n	8005f24 <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f14:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f1c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005f1e:	69ba      	ldr	r2, [r7, #24]
 8005f20:	4313      	orrs	r3, r2
 8005f22:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	68da      	ldr	r2, [r3, #12]
 8005f2a:	4b49      	ldr	r3, [pc, #292]	; (8006050 <HAL_ADC_Init+0x2b0>)
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	687a      	ldr	r2, [r7, #4]
 8005f30:	6812      	ldr	r2, [r2, #0]
 8005f32:	69b9      	ldr	r1, [r7, #24]
 8005f34:	430b      	orrs	r3, r1
 8005f36:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	f7ff ff08 	bl	8005d52 <LL_ADC_REG_IsConversionOngoing>
 8005f42:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4618      	mov	r0, r3
 8005f4a:	f7ff ff15 	bl	8005d78 <LL_ADC_INJ_IsConversionOngoing>
 8005f4e:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d140      	bne.n	8005fd8 <HAL_ADC_Init+0x238>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d13d      	bne.n	8005fd8 <HAL_ADC_Init+0x238>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	7e1b      	ldrb	r3, [r3, #24]
 8005f64:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005f66:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005f6e:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005f70:	4313      	orrs	r3, r2
 8005f72:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	68db      	ldr	r3, [r3, #12]
 8005f7a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f7e:	f023 0306 	bic.w	r3, r3, #6
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	6812      	ldr	r2, [r2, #0]
 8005f86:	69b9      	ldr	r1, [r7, #24]
 8005f88:	430b      	orrs	r3, r1
 8005f8a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005f92:	2b01      	cmp	r3, #1
 8005f94:	d118      	bne.n	8005fc8 <HAL_ADC_Init+0x228>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	691b      	ldr	r3, [r3, #16]
 8005f9c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005fa0:	f023 0304 	bic.w	r3, r3, #4
 8005fa4:	687a      	ldr	r2, [r7, #4]
 8005fa6:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8005fa8:	687a      	ldr	r2, [r7, #4]
 8005faa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005fac:	4311      	orrs	r1, r2
 8005fae:	687a      	ldr	r2, [r7, #4]
 8005fb0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005fb2:	4311      	orrs	r1, r2
 8005fb4:	687a      	ldr	r2, [r7, #4]
 8005fb6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005fb8:	430a      	orrs	r2, r1
 8005fba:	431a      	orrs	r2, r3
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f042 0201 	orr.w	r2, r2, #1
 8005fc4:	611a      	str	r2, [r3, #16]
 8005fc6:	e007      	b.n	8005fd8 <HAL_ADC_Init+0x238>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	691a      	ldr	r2, [r3, #16]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f022 0201 	bic.w	r2, r2, #1
 8005fd6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	691b      	ldr	r3, [r3, #16]
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	d10c      	bne.n	8005ffa <HAL_ADC_Init+0x25a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fe6:	f023 010f 	bic.w	r1, r3, #15
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	69db      	ldr	r3, [r3, #28]
 8005fee:	1e5a      	subs	r2, r3, #1
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	430a      	orrs	r2, r1
 8005ff6:	631a      	str	r2, [r3, #48]	; 0x30
 8005ff8:	e007      	b.n	800600a <HAL_ADC_Init+0x26a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f022 020f 	bic.w	r2, r2, #15
 8006008:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800600e:	f023 0303 	bic.w	r3, r3, #3
 8006012:	f043 0201 	orr.w	r2, r3, #1
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	659a      	str	r2, [r3, #88]	; 0x58
 800601a:	e007      	b.n	800602c <HAL_ADC_Init+0x28c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006020:	f043 0210 	orr.w	r2, r3, #16
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8006028:	2301      	movs	r3, #1
 800602a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800602c:	7ffb      	ldrb	r3, [r7, #31]
}
 800602e:	4618      	mov	r0, r3
 8006030:	3724      	adds	r7, #36	; 0x24
 8006032:	46bd      	mov	sp, r7
 8006034:	bd90      	pop	{r4, r7, pc}
 8006036:	bf00      	nop
 8006038:	20000000 	.word	0x20000000
 800603c:	053e2d63 	.word	0x053e2d63
 8006040:	50040000 	.word	0x50040000
 8006044:	50040100 	.word	0x50040100
 8006048:	50040200 	.word	0x50040200
 800604c:	50040300 	.word	0x50040300
 8006050:	fff0c007 	.word	0xfff0c007

08006054 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b0b6      	sub	sp, #216	; 0xd8
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
 800605c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800605e:	2300      	movs	r3, #0
 8006060:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006064:	2300      	movs	r3, #0
 8006066:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800606e:	2b01      	cmp	r3, #1
 8006070:	d101      	bne.n	8006076 <HAL_ADC_ConfigChannel+0x22>
 8006072:	2302      	movs	r3, #2
 8006074:	e3e3      	b.n	800683e <HAL_ADC_ConfigChannel+0x7ea>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2201      	movs	r2, #1
 800607a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4618      	mov	r0, r3
 8006084:	f7ff fe65 	bl	8005d52 <LL_ADC_REG_IsConversionOngoing>
 8006088:	4603      	mov	r3, r0
 800608a:	2b00      	cmp	r3, #0
 800608c:	f040 83c4 	bne.w	8006818 <HAL_ADC_ConfigChannel+0x7c4>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	2b05      	cmp	r3, #5
 8006096:	d824      	bhi.n	80060e2 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	3b02      	subs	r3, #2
 800609e:	2b03      	cmp	r3, #3
 80060a0:	d81b      	bhi.n	80060da <HAL_ADC_ConfigChannel+0x86>
 80060a2:	a201      	add	r2, pc, #4	; (adr r2, 80060a8 <HAL_ADC_ConfigChannel+0x54>)
 80060a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060a8:	080060b9 	.word	0x080060b9
 80060ac:	080060c1 	.word	0x080060c1
 80060b0:	080060c9 	.word	0x080060c9
 80060b4:	080060d1 	.word	0x080060d1
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	220c      	movs	r2, #12
 80060bc:	605a      	str	r2, [r3, #4]
          break;
 80060be:	e011      	b.n	80060e4 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	2212      	movs	r2, #18
 80060c4:	605a      	str	r2, [r3, #4]
          break;
 80060c6:	e00d      	b.n	80060e4 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	2218      	movs	r2, #24
 80060cc:	605a      	str	r2, [r3, #4]
          break;
 80060ce:	e009      	b.n	80060e4 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80060d6:	605a      	str	r2, [r3, #4]
          break;
 80060d8:	e004      	b.n	80060e4 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	2206      	movs	r2, #6
 80060de:	605a      	str	r2, [r3, #4]
          break;
 80060e0:	e000      	b.n	80060e4 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80060e2:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6818      	ldr	r0, [r3, #0]
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	6859      	ldr	r1, [r3, #4]
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	461a      	mov	r2, r3
 80060f2:	f7ff fd51 	bl	8005b98 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4618      	mov	r0, r3
 80060fc:	f7ff fe29 	bl	8005d52 <LL_ADC_REG_IsConversionOngoing>
 8006100:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4618      	mov	r0, r3
 800610a:	f7ff fe35 	bl	8005d78 <LL_ADC_INJ_IsConversionOngoing>
 800610e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006112:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8006116:	2b00      	cmp	r3, #0
 8006118:	f040 81c1 	bne.w	800649e <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800611c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006120:	2b00      	cmp	r3, #0
 8006122:	f040 81bc 	bne.w	800649e <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	689b      	ldr	r3, [r3, #8]
 800612a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800612e:	d10f      	bne.n	8006150 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6818      	ldr	r0, [r3, #0]
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2200      	movs	r2, #0
 800613a:	4619      	mov	r1, r3
 800613c:	f7ff fd58 	bl	8005bf0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8006148:	4618      	mov	r0, r3
 800614a:	f7ff fd12 	bl	8005b72 <LL_ADC_SetSamplingTimeCommonConfig>
 800614e:	e00e      	b.n	800616e <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6818      	ldr	r0, [r3, #0]
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	6819      	ldr	r1, [r3, #0]
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	461a      	mov	r2, r3
 800615e:	f7ff fd47 	bl	8005bf0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	2100      	movs	r1, #0
 8006168:	4618      	mov	r0, r3
 800616a:	f7ff fd02 	bl	8005b72 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	695a      	ldr	r2, [r3, #20]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	68db      	ldr	r3, [r3, #12]
 8006178:	08db      	lsrs	r3, r3, #3
 800617a:	f003 0303 	and.w	r3, r3, #3
 800617e:	005b      	lsls	r3, r3, #1
 8006180:	fa02 f303 	lsl.w	r3, r2, r3
 8006184:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	691b      	ldr	r3, [r3, #16]
 800618c:	2b04      	cmp	r3, #4
 800618e:	d00a      	beq.n	80061a6 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6818      	ldr	r0, [r3, #0]
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	6919      	ldr	r1, [r3, #16]
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80061a0:	f7ff fc92 	bl	8005ac8 <LL_ADC_SetOffset>
 80061a4:	e17b      	b.n	800649e <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	2100      	movs	r1, #0
 80061ac:	4618      	mov	r0, r3
 80061ae:	f7ff fcaf 	bl	8005b10 <LL_ADC_GetOffsetChannel>
 80061b2:	4603      	mov	r3, r0
 80061b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d10a      	bne.n	80061d2 <HAL_ADC_ConfigChannel+0x17e>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	2100      	movs	r1, #0
 80061c2:	4618      	mov	r0, r3
 80061c4:	f7ff fca4 	bl	8005b10 <LL_ADC_GetOffsetChannel>
 80061c8:	4603      	mov	r3, r0
 80061ca:	0e9b      	lsrs	r3, r3, #26
 80061cc:	f003 021f 	and.w	r2, r3, #31
 80061d0:	e01e      	b.n	8006210 <HAL_ADC_ConfigChannel+0x1bc>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	2100      	movs	r1, #0
 80061d8:	4618      	mov	r0, r3
 80061da:	f7ff fc99 	bl	8005b10 <LL_ADC_GetOffsetChannel>
 80061de:	4603      	mov	r3, r0
 80061e0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061e4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80061e8:	fa93 f3a3 	rbit	r3, r3
 80061ec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80061f0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80061f4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80061f8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d101      	bne.n	8006204 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8006200:	2320      	movs	r3, #32
 8006202:	e004      	b.n	800620e <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8006204:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006208:	fab3 f383 	clz	r3, r3
 800620c:	b2db      	uxtb	r3, r3
 800620e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006218:	2b00      	cmp	r3, #0
 800621a:	d105      	bne.n	8006228 <HAL_ADC_ConfigChannel+0x1d4>
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	0e9b      	lsrs	r3, r3, #26
 8006222:	f003 031f 	and.w	r3, r3, #31
 8006226:	e018      	b.n	800625a <HAL_ADC_ConfigChannel+0x206>
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006230:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006234:	fa93 f3a3 	rbit	r3, r3
 8006238:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800623c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006240:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8006244:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006248:	2b00      	cmp	r3, #0
 800624a:	d101      	bne.n	8006250 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 800624c:	2320      	movs	r3, #32
 800624e:	e004      	b.n	800625a <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 8006250:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006254:	fab3 f383 	clz	r3, r3
 8006258:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800625a:	429a      	cmp	r2, r3
 800625c:	d106      	bne.n	800626c <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	2200      	movs	r2, #0
 8006264:	2100      	movs	r1, #0
 8006266:	4618      	mov	r0, r3
 8006268:	f7ff fc68 	bl	8005b3c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	2101      	movs	r1, #1
 8006272:	4618      	mov	r0, r3
 8006274:	f7ff fc4c 	bl	8005b10 <LL_ADC_GetOffsetChannel>
 8006278:	4603      	mov	r3, r0
 800627a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800627e:	2b00      	cmp	r3, #0
 8006280:	d10a      	bne.n	8006298 <HAL_ADC_ConfigChannel+0x244>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	2101      	movs	r1, #1
 8006288:	4618      	mov	r0, r3
 800628a:	f7ff fc41 	bl	8005b10 <LL_ADC_GetOffsetChannel>
 800628e:	4603      	mov	r3, r0
 8006290:	0e9b      	lsrs	r3, r3, #26
 8006292:	f003 021f 	and.w	r2, r3, #31
 8006296:	e01e      	b.n	80062d6 <HAL_ADC_ConfigChannel+0x282>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	2101      	movs	r1, #1
 800629e:	4618      	mov	r0, r3
 80062a0:	f7ff fc36 	bl	8005b10 <LL_ADC_GetOffsetChannel>
 80062a4:	4603      	mov	r3, r0
 80062a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80062ae:	fa93 f3a3 	rbit	r3, r3
 80062b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80062b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80062ba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80062be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d101      	bne.n	80062ca <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 80062c6:	2320      	movs	r3, #32
 80062c8:	e004      	b.n	80062d4 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 80062ca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80062ce:	fab3 f383 	clz	r3, r3
 80062d2:	b2db      	uxtb	r3, r3
 80062d4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d105      	bne.n	80062ee <HAL_ADC_ConfigChannel+0x29a>
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	0e9b      	lsrs	r3, r3, #26
 80062e8:	f003 031f 	and.w	r3, r3, #31
 80062ec:	e018      	b.n	8006320 <HAL_ADC_ConfigChannel+0x2cc>
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062f6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80062fa:	fa93 f3a3 	rbit	r3, r3
 80062fe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8006302:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006306:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800630a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800630e:	2b00      	cmp	r3, #0
 8006310:	d101      	bne.n	8006316 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 8006312:	2320      	movs	r3, #32
 8006314:	e004      	b.n	8006320 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 8006316:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800631a:	fab3 f383 	clz	r3, r3
 800631e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006320:	429a      	cmp	r2, r3
 8006322:	d106      	bne.n	8006332 <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	2200      	movs	r2, #0
 800632a:	2101      	movs	r1, #1
 800632c:	4618      	mov	r0, r3
 800632e:	f7ff fc05 	bl	8005b3c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	2102      	movs	r1, #2
 8006338:	4618      	mov	r0, r3
 800633a:	f7ff fbe9 	bl	8005b10 <LL_ADC_GetOffsetChannel>
 800633e:	4603      	mov	r3, r0
 8006340:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006344:	2b00      	cmp	r3, #0
 8006346:	d10a      	bne.n	800635e <HAL_ADC_ConfigChannel+0x30a>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	2102      	movs	r1, #2
 800634e:	4618      	mov	r0, r3
 8006350:	f7ff fbde 	bl	8005b10 <LL_ADC_GetOffsetChannel>
 8006354:	4603      	mov	r3, r0
 8006356:	0e9b      	lsrs	r3, r3, #26
 8006358:	f003 021f 	and.w	r2, r3, #31
 800635c:	e01e      	b.n	800639c <HAL_ADC_ConfigChannel+0x348>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	2102      	movs	r1, #2
 8006364:	4618      	mov	r0, r3
 8006366:	f7ff fbd3 	bl	8005b10 <LL_ADC_GetOffsetChannel>
 800636a:	4603      	mov	r3, r0
 800636c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006370:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006374:	fa93 f3a3 	rbit	r3, r3
 8006378:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800637c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006380:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8006384:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006388:	2b00      	cmp	r3, #0
 800638a:	d101      	bne.n	8006390 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 800638c:	2320      	movs	r3, #32
 800638e:	e004      	b.n	800639a <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8006390:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006394:	fab3 f383 	clz	r3, r3
 8006398:	b2db      	uxtb	r3, r3
 800639a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d105      	bne.n	80063b4 <HAL_ADC_ConfigChannel+0x360>
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	0e9b      	lsrs	r3, r3, #26
 80063ae:	f003 031f 	and.w	r3, r3, #31
 80063b2:	e016      	b.n	80063e2 <HAL_ADC_ConfigChannel+0x38e>
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063bc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80063c0:	fa93 f3a3 	rbit	r3, r3
 80063c4:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80063c6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80063c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80063cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d101      	bne.n	80063d8 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 80063d4:	2320      	movs	r3, #32
 80063d6:	e004      	b.n	80063e2 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 80063d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80063dc:	fab3 f383 	clz	r3, r3
 80063e0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80063e2:	429a      	cmp	r2, r3
 80063e4:	d106      	bne.n	80063f4 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	2200      	movs	r2, #0
 80063ec:	2102      	movs	r1, #2
 80063ee:	4618      	mov	r0, r3
 80063f0:	f7ff fba4 	bl	8005b3c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	2103      	movs	r1, #3
 80063fa:	4618      	mov	r0, r3
 80063fc:	f7ff fb88 	bl	8005b10 <LL_ADC_GetOffsetChannel>
 8006400:	4603      	mov	r3, r0
 8006402:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006406:	2b00      	cmp	r3, #0
 8006408:	d10a      	bne.n	8006420 <HAL_ADC_ConfigChannel+0x3cc>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	2103      	movs	r1, #3
 8006410:	4618      	mov	r0, r3
 8006412:	f7ff fb7d 	bl	8005b10 <LL_ADC_GetOffsetChannel>
 8006416:	4603      	mov	r3, r0
 8006418:	0e9b      	lsrs	r3, r3, #26
 800641a:	f003 021f 	and.w	r2, r3, #31
 800641e:	e017      	b.n	8006450 <HAL_ADC_ConfigChannel+0x3fc>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	2103      	movs	r1, #3
 8006426:	4618      	mov	r0, r3
 8006428:	f7ff fb72 	bl	8005b10 <LL_ADC_GetOffsetChannel>
 800642c:	4603      	mov	r3, r0
 800642e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006430:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006432:	fa93 f3a3 	rbit	r3, r3
 8006436:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8006438:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800643a:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800643c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800643e:	2b00      	cmp	r3, #0
 8006440:	d101      	bne.n	8006446 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8006442:	2320      	movs	r3, #32
 8006444:	e003      	b.n	800644e <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8006446:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006448:	fab3 f383 	clz	r3, r3
 800644c:	b2db      	uxtb	r3, r3
 800644e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006458:	2b00      	cmp	r3, #0
 800645a:	d105      	bne.n	8006468 <HAL_ADC_ConfigChannel+0x414>
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	0e9b      	lsrs	r3, r3, #26
 8006462:	f003 031f 	and.w	r3, r3, #31
 8006466:	e011      	b.n	800648c <HAL_ADC_ConfigChannel+0x438>
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800646e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006470:	fa93 f3a3 	rbit	r3, r3
 8006474:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8006476:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006478:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800647a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800647c:	2b00      	cmp	r3, #0
 800647e:	d101      	bne.n	8006484 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8006480:	2320      	movs	r3, #32
 8006482:	e003      	b.n	800648c <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8006484:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006486:	fab3 f383 	clz	r3, r3
 800648a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800648c:	429a      	cmp	r2, r3
 800648e:	d106      	bne.n	800649e <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	2200      	movs	r2, #0
 8006496:	2103      	movs	r1, #3
 8006498:	4618      	mov	r0, r3
 800649a:	f7ff fb4f 	bl	8005b3c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4618      	mov	r0, r3
 80064a4:	f7ff fc42 	bl	8005d2c <LL_ADC_IsEnabled>
 80064a8:	4603      	mov	r3, r0
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	f040 8140 	bne.w	8006730 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6818      	ldr	r0, [r3, #0]
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	6819      	ldr	r1, [r3, #0]
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	68db      	ldr	r3, [r3, #12]
 80064bc:	461a      	mov	r2, r3
 80064be:	f7ff fbc3 	bl	8005c48 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	68db      	ldr	r3, [r3, #12]
 80064c6:	4a8f      	ldr	r2, [pc, #572]	; (8006704 <HAL_ADC_ConfigChannel+0x6b0>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	f040 8131 	bne.w	8006730 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d10b      	bne.n	80064f6 <HAL_ADC_ConfigChannel+0x4a2>
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	0e9b      	lsrs	r3, r3, #26
 80064e4:	3301      	adds	r3, #1
 80064e6:	f003 031f 	and.w	r3, r3, #31
 80064ea:	2b09      	cmp	r3, #9
 80064ec:	bf94      	ite	ls
 80064ee:	2301      	movls	r3, #1
 80064f0:	2300      	movhi	r3, #0
 80064f2:	b2db      	uxtb	r3, r3
 80064f4:	e019      	b.n	800652a <HAL_ADC_ConfigChannel+0x4d6>
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80064fe:	fa93 f3a3 	rbit	r3, r3
 8006502:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8006504:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006506:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8006508:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800650a:	2b00      	cmp	r3, #0
 800650c:	d101      	bne.n	8006512 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 800650e:	2320      	movs	r3, #32
 8006510:	e003      	b.n	800651a <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8006512:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006514:	fab3 f383 	clz	r3, r3
 8006518:	b2db      	uxtb	r3, r3
 800651a:	3301      	adds	r3, #1
 800651c:	f003 031f 	and.w	r3, r3, #31
 8006520:	2b09      	cmp	r3, #9
 8006522:	bf94      	ite	ls
 8006524:	2301      	movls	r3, #1
 8006526:	2300      	movhi	r3, #0
 8006528:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800652a:	2b00      	cmp	r3, #0
 800652c:	d079      	beq.n	8006622 <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006536:	2b00      	cmp	r3, #0
 8006538:	d107      	bne.n	800654a <HAL_ADC_ConfigChannel+0x4f6>
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	0e9b      	lsrs	r3, r3, #26
 8006540:	3301      	adds	r3, #1
 8006542:	069b      	lsls	r3, r3, #26
 8006544:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006548:	e015      	b.n	8006576 <HAL_ADC_ConfigChannel+0x522>
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006550:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006552:	fa93 f3a3 	rbit	r3, r3
 8006556:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006558:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800655a:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800655c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800655e:	2b00      	cmp	r3, #0
 8006560:	d101      	bne.n	8006566 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 8006562:	2320      	movs	r3, #32
 8006564:	e003      	b.n	800656e <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 8006566:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006568:	fab3 f383 	clz	r3, r3
 800656c:	b2db      	uxtb	r3, r3
 800656e:	3301      	adds	r3, #1
 8006570:	069b      	lsls	r3, r3, #26
 8006572:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800657e:	2b00      	cmp	r3, #0
 8006580:	d109      	bne.n	8006596 <HAL_ADC_ConfigChannel+0x542>
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	0e9b      	lsrs	r3, r3, #26
 8006588:	3301      	adds	r3, #1
 800658a:	f003 031f 	and.w	r3, r3, #31
 800658e:	2101      	movs	r1, #1
 8006590:	fa01 f303 	lsl.w	r3, r1, r3
 8006594:	e017      	b.n	80065c6 <HAL_ADC_ConfigChannel+0x572>
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800659c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800659e:	fa93 f3a3 	rbit	r3, r3
 80065a2:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80065a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065a6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80065a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d101      	bne.n	80065b2 <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 80065ae:	2320      	movs	r3, #32
 80065b0:	e003      	b.n	80065ba <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 80065b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80065b4:	fab3 f383 	clz	r3, r3
 80065b8:	b2db      	uxtb	r3, r3
 80065ba:	3301      	adds	r3, #1
 80065bc:	f003 031f 	and.w	r3, r3, #31
 80065c0:	2101      	movs	r1, #1
 80065c2:	fa01 f303 	lsl.w	r3, r1, r3
 80065c6:	ea42 0103 	orr.w	r1, r2, r3
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d10a      	bne.n	80065ec <HAL_ADC_ConfigChannel+0x598>
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	0e9b      	lsrs	r3, r3, #26
 80065dc:	3301      	adds	r3, #1
 80065de:	f003 021f 	and.w	r2, r3, #31
 80065e2:	4613      	mov	r3, r2
 80065e4:	005b      	lsls	r3, r3, #1
 80065e6:	4413      	add	r3, r2
 80065e8:	051b      	lsls	r3, r3, #20
 80065ea:	e018      	b.n	800661e <HAL_ADC_ConfigChannel+0x5ca>
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065f4:	fa93 f3a3 	rbit	r3, r3
 80065f8:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80065fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065fc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80065fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006600:	2b00      	cmp	r3, #0
 8006602:	d101      	bne.n	8006608 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8006604:	2320      	movs	r3, #32
 8006606:	e003      	b.n	8006610 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8006608:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800660a:	fab3 f383 	clz	r3, r3
 800660e:	b2db      	uxtb	r3, r3
 8006610:	3301      	adds	r3, #1
 8006612:	f003 021f 	and.w	r2, r3, #31
 8006616:	4613      	mov	r3, r2
 8006618:	005b      	lsls	r3, r3, #1
 800661a:	4413      	add	r3, r2
 800661c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800661e:	430b      	orrs	r3, r1
 8006620:	e081      	b.n	8006726 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800662a:	2b00      	cmp	r3, #0
 800662c:	d107      	bne.n	800663e <HAL_ADC_ConfigChannel+0x5ea>
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	0e9b      	lsrs	r3, r3, #26
 8006634:	3301      	adds	r3, #1
 8006636:	069b      	lsls	r3, r3, #26
 8006638:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800663c:	e015      	b.n	800666a <HAL_ADC_ConfigChannel+0x616>
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006646:	fa93 f3a3 	rbit	r3, r3
 800664a:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800664c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800664e:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8006650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006652:	2b00      	cmp	r3, #0
 8006654:	d101      	bne.n	800665a <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 8006656:	2320      	movs	r3, #32
 8006658:	e003      	b.n	8006662 <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 800665a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800665c:	fab3 f383 	clz	r3, r3
 8006660:	b2db      	uxtb	r3, r3
 8006662:	3301      	adds	r3, #1
 8006664:	069b      	lsls	r3, r3, #26
 8006666:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006672:	2b00      	cmp	r3, #0
 8006674:	d109      	bne.n	800668a <HAL_ADC_ConfigChannel+0x636>
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	0e9b      	lsrs	r3, r3, #26
 800667c:	3301      	adds	r3, #1
 800667e:	f003 031f 	and.w	r3, r3, #31
 8006682:	2101      	movs	r1, #1
 8006684:	fa01 f303 	lsl.w	r3, r1, r3
 8006688:	e017      	b.n	80066ba <HAL_ADC_ConfigChannel+0x666>
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006690:	6a3b      	ldr	r3, [r7, #32]
 8006692:	fa93 f3a3 	rbit	r3, r3
 8006696:	61fb      	str	r3, [r7, #28]
  return result;
 8006698:	69fb      	ldr	r3, [r7, #28]
 800669a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800669c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d101      	bne.n	80066a6 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 80066a2:	2320      	movs	r3, #32
 80066a4:	e003      	b.n	80066ae <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 80066a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066a8:	fab3 f383 	clz	r3, r3
 80066ac:	b2db      	uxtb	r3, r3
 80066ae:	3301      	adds	r3, #1
 80066b0:	f003 031f 	and.w	r3, r3, #31
 80066b4:	2101      	movs	r1, #1
 80066b6:	fa01 f303 	lsl.w	r3, r1, r3
 80066ba:	ea42 0103 	orr.w	r1, r2, r3
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d10d      	bne.n	80066e6 <HAL_ADC_ConfigChannel+0x692>
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	0e9b      	lsrs	r3, r3, #26
 80066d0:	3301      	adds	r3, #1
 80066d2:	f003 021f 	and.w	r2, r3, #31
 80066d6:	4613      	mov	r3, r2
 80066d8:	005b      	lsls	r3, r3, #1
 80066da:	4413      	add	r3, r2
 80066dc:	3b1e      	subs	r3, #30
 80066de:	051b      	lsls	r3, r3, #20
 80066e0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80066e4:	e01e      	b.n	8006724 <HAL_ADC_ConfigChannel+0x6d0>
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	fa93 f3a3 	rbit	r3, r3
 80066f2:	613b      	str	r3, [r7, #16]
  return result;
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80066f8:	69bb      	ldr	r3, [r7, #24]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d104      	bne.n	8006708 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80066fe:	2320      	movs	r3, #32
 8006700:	e006      	b.n	8006710 <HAL_ADC_ConfigChannel+0x6bc>
 8006702:	bf00      	nop
 8006704:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8006708:	69bb      	ldr	r3, [r7, #24]
 800670a:	fab3 f383 	clz	r3, r3
 800670e:	b2db      	uxtb	r3, r3
 8006710:	3301      	adds	r3, #1
 8006712:	f003 021f 	and.w	r2, r3, #31
 8006716:	4613      	mov	r3, r2
 8006718:	005b      	lsls	r3, r3, #1
 800671a:	4413      	add	r3, r2
 800671c:	3b1e      	subs	r3, #30
 800671e:	051b      	lsls	r3, r3, #20
 8006720:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006724:	430b      	orrs	r3, r1
 8006726:	683a      	ldr	r2, [r7, #0]
 8006728:	6892      	ldr	r2, [r2, #8]
 800672a:	4619      	mov	r1, r3
 800672c:	f7ff fa60 	bl	8005bf0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	681a      	ldr	r2, [r3, #0]
 8006734:	4b44      	ldr	r3, [pc, #272]	; (8006848 <HAL_ADC_ConfigChannel+0x7f4>)
 8006736:	4013      	ands	r3, r2
 8006738:	2b00      	cmp	r3, #0
 800673a:	d07a      	beq.n	8006832 <HAL_ADC_ConfigChannel+0x7de>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800673c:	4843      	ldr	r0, [pc, #268]	; (800684c <HAL_ADC_ConfigChannel+0x7f8>)
 800673e:	f7ff f9b5 	bl	8005aac <LL_ADC_GetCommonPathInternalCh>
 8006742:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a41      	ldr	r2, [pc, #260]	; (8006850 <HAL_ADC_ConfigChannel+0x7fc>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d12c      	bne.n	80067aa <HAL_ADC_ConfigChannel+0x756>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006750:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006754:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006758:	2b00      	cmp	r3, #0
 800675a:	d126      	bne.n	80067aa <HAL_ADC_ConfigChannel+0x756>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a3c      	ldr	r2, [pc, #240]	; (8006854 <HAL_ADC_ConfigChannel+0x800>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d004      	beq.n	8006770 <HAL_ADC_ConfigChannel+0x71c>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4a3b      	ldr	r2, [pc, #236]	; (8006858 <HAL_ADC_ConfigChannel+0x804>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d15d      	bne.n	800682c <HAL_ADC_ConfigChannel+0x7d8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006770:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006774:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006778:	4619      	mov	r1, r3
 800677a:	4834      	ldr	r0, [pc, #208]	; (800684c <HAL_ADC_ConfigChannel+0x7f8>)
 800677c:	f7ff f983 	bl	8005a86 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006780:	4b36      	ldr	r3, [pc, #216]	; (800685c <HAL_ADC_ConfigChannel+0x808>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	099b      	lsrs	r3, r3, #6
 8006786:	4a36      	ldr	r2, [pc, #216]	; (8006860 <HAL_ADC_ConfigChannel+0x80c>)
 8006788:	fba2 2303 	umull	r2, r3, r2, r3
 800678c:	099b      	lsrs	r3, r3, #6
 800678e:	1c5a      	adds	r2, r3, #1
 8006790:	4613      	mov	r3, r2
 8006792:	005b      	lsls	r3, r3, #1
 8006794:	4413      	add	r3, r2
 8006796:	009b      	lsls	r3, r3, #2
 8006798:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800679a:	e002      	b.n	80067a2 <HAL_ADC_ConfigChannel+0x74e>
          {
            wait_loop_index--;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	3b01      	subs	r3, #1
 80067a0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d1f9      	bne.n	800679c <HAL_ADC_ConfigChannel+0x748>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80067a8:	e040      	b.n	800682c <HAL_ADC_ConfigChannel+0x7d8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a2d      	ldr	r2, [pc, #180]	; (8006864 <HAL_ADC_ConfigChannel+0x810>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d118      	bne.n	80067e6 <HAL_ADC_ConfigChannel+0x792>
 80067b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80067b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d112      	bne.n	80067e6 <HAL_ADC_ConfigChannel+0x792>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	4a23      	ldr	r2, [pc, #140]	; (8006854 <HAL_ADC_ConfigChannel+0x800>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d004      	beq.n	80067d4 <HAL_ADC_ConfigChannel+0x780>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a22      	ldr	r2, [pc, #136]	; (8006858 <HAL_ADC_ConfigChannel+0x804>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d12d      	bne.n	8006830 <HAL_ADC_ConfigChannel+0x7dc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80067d4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80067d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80067dc:	4619      	mov	r1, r3
 80067de:	481b      	ldr	r0, [pc, #108]	; (800684c <HAL_ADC_ConfigChannel+0x7f8>)
 80067e0:	f7ff f951 	bl	8005a86 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80067e4:	e024      	b.n	8006830 <HAL_ADC_ConfigChannel+0x7dc>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4a1f      	ldr	r2, [pc, #124]	; (8006868 <HAL_ADC_ConfigChannel+0x814>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d120      	bne.n	8006832 <HAL_ADC_ConfigChannel+0x7de>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80067f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80067f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d11a      	bne.n	8006832 <HAL_ADC_ConfigChannel+0x7de>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a14      	ldr	r2, [pc, #80]	; (8006854 <HAL_ADC_ConfigChannel+0x800>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d115      	bne.n	8006832 <HAL_ADC_ConfigChannel+0x7de>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006806:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800680a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800680e:	4619      	mov	r1, r3
 8006810:	480e      	ldr	r0, [pc, #56]	; (800684c <HAL_ADC_ConfigChannel+0x7f8>)
 8006812:	f7ff f938 	bl	8005a86 <LL_ADC_SetCommonPathInternalCh>
 8006816:	e00c      	b.n	8006832 <HAL_ADC_ConfigChannel+0x7de>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800681c:	f043 0220 	orr.w	r2, r3, #32
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8006824:	2301      	movs	r3, #1
 8006826:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800682a:	e002      	b.n	8006832 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800682c:	bf00      	nop
 800682e:	e000      	b.n	8006832 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006830:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2200      	movs	r2, #0
 8006836:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800683a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800683e:	4618      	mov	r0, r3
 8006840:	37d8      	adds	r7, #216	; 0xd8
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}
 8006846:	bf00      	nop
 8006848:	80080000 	.word	0x80080000
 800684c:	50040300 	.word	0x50040300
 8006850:	c7520000 	.word	0xc7520000
 8006854:	50040000 	.word	0x50040000
 8006858:	50040200 	.word	0x50040200
 800685c:	20000000 	.word	0x20000000
 8006860:	053e2d63 	.word	0x053e2d63
 8006864:	cb840000 	.word	0xcb840000
 8006868:	80000001 	.word	0x80000001

0800686c <LL_ADC_IsEnabled>:
{
 800686c:	b480      	push	{r7}
 800686e:	b083      	sub	sp, #12
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	f003 0301 	and.w	r3, r3, #1
 800687c:	2b01      	cmp	r3, #1
 800687e:	d101      	bne.n	8006884 <LL_ADC_IsEnabled+0x18>
 8006880:	2301      	movs	r3, #1
 8006882:	e000      	b.n	8006886 <LL_ADC_IsEnabled+0x1a>
 8006884:	2300      	movs	r3, #0
}
 8006886:	4618      	mov	r0, r3
 8006888:	370c      	adds	r7, #12
 800688a:	46bd      	mov	sp, r7
 800688c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006890:	4770      	bx	lr

08006892 <LL_ADC_REG_IsConversionOngoing>:
{
 8006892:	b480      	push	{r7}
 8006894:	b083      	sub	sp, #12
 8006896:	af00      	add	r7, sp, #0
 8006898:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	f003 0304 	and.w	r3, r3, #4
 80068a2:	2b04      	cmp	r3, #4
 80068a4:	d101      	bne.n	80068aa <LL_ADC_REG_IsConversionOngoing+0x18>
 80068a6:	2301      	movs	r3, #1
 80068a8:	e000      	b.n	80068ac <LL_ADC_REG_IsConversionOngoing+0x1a>
 80068aa:	2300      	movs	r3, #0
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	370c      	adds	r7, #12
 80068b0:	46bd      	mov	sp, r7
 80068b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b6:	4770      	bx	lr

080068b8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80068b8:	b590      	push	{r4, r7, lr}
 80068ba:	b0a1      	sub	sp, #132	; 0x84
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
 80068c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80068c2:	2300      	movs	r3, #0
 80068c4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80068ce:	2b01      	cmp	r3, #1
 80068d0:	d101      	bne.n	80068d6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80068d2:	2302      	movs	r3, #2
 80068d4:	e093      	b.n	80069fe <HAL_ADCEx_MultiModeConfigChannel+0x146>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2201      	movs	r2, #1
 80068da:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80068de:	2300      	movs	r3, #0
 80068e0:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80068e2:	2300      	movs	r3, #0
 80068e4:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	4a47      	ldr	r2, [pc, #284]	; (8006a08 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d102      	bne.n	80068f6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80068f0:	4b46      	ldr	r3, [pc, #280]	; (8006a0c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80068f2:	60fb      	str	r3, [r7, #12]
 80068f4:	e001      	b.n	80068fa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80068f6:	2300      	movs	r3, #0
 80068f8:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d10b      	bne.n	8006918 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006904:	f043 0220 	orr.w	r2, r3, #32
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2200      	movs	r2, #0
 8006910:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    return HAL_ERROR;
 8006914:	2301      	movs	r3, #1
 8006916:	e072      	b.n	80069fe <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	4618      	mov	r0, r3
 800691c:	f7ff ffb9 	bl	8006892 <LL_ADC_REG_IsConversionOngoing>
 8006920:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4618      	mov	r0, r3
 8006928:	f7ff ffb3 	bl	8006892 <LL_ADC_REG_IsConversionOngoing>
 800692c:	4603      	mov	r3, r0
 800692e:	2b00      	cmp	r3, #0
 8006930:	d154      	bne.n	80069dc <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8006932:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006934:	2b00      	cmp	r3, #0
 8006936:	d151      	bne.n	80069dc <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006938:	4b35      	ldr	r3, [pc, #212]	; (8006a10 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800693a:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d02c      	beq.n	800699e <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006944:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006946:	689b      	ldr	r3, [r3, #8]
 8006948:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	6859      	ldr	r1, [r3, #4]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006956:	035b      	lsls	r3, r3, #13
 8006958:	430b      	orrs	r3, r1
 800695a:	431a      	orrs	r2, r3
 800695c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800695e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006960:	4829      	ldr	r0, [pc, #164]	; (8006a08 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8006962:	f7ff ff83 	bl	800686c <LL_ADC_IsEnabled>
 8006966:	4604      	mov	r4, r0
 8006968:	4828      	ldr	r0, [pc, #160]	; (8006a0c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800696a:	f7ff ff7f 	bl	800686c <LL_ADC_IsEnabled>
 800696e:	4603      	mov	r3, r0
 8006970:	431c      	orrs	r4, r3
 8006972:	4828      	ldr	r0, [pc, #160]	; (8006a14 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8006974:	f7ff ff7a 	bl	800686c <LL_ADC_IsEnabled>
 8006978:	4603      	mov	r3, r0
 800697a:	4323      	orrs	r3, r4
 800697c:	2b00      	cmp	r3, #0
 800697e:	d137      	bne.n	80069f0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006980:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006982:	689b      	ldr	r3, [r3, #8]
 8006984:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8006988:	f023 030f 	bic.w	r3, r3, #15
 800698c:	683a      	ldr	r2, [r7, #0]
 800698e:	6811      	ldr	r1, [r2, #0]
 8006990:	683a      	ldr	r2, [r7, #0]
 8006992:	6892      	ldr	r2, [r2, #8]
 8006994:	430a      	orrs	r2, r1
 8006996:	431a      	orrs	r2, r3
 8006998:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800699a:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800699c:	e028      	b.n	80069f0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800699e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80069a0:	689b      	ldr	r3, [r3, #8]
 80069a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80069a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80069a8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80069aa:	4817      	ldr	r0, [pc, #92]	; (8006a08 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80069ac:	f7ff ff5e 	bl	800686c <LL_ADC_IsEnabled>
 80069b0:	4604      	mov	r4, r0
 80069b2:	4816      	ldr	r0, [pc, #88]	; (8006a0c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80069b4:	f7ff ff5a 	bl	800686c <LL_ADC_IsEnabled>
 80069b8:	4603      	mov	r3, r0
 80069ba:	431c      	orrs	r4, r3
 80069bc:	4815      	ldr	r0, [pc, #84]	; (8006a14 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80069be:	f7ff ff55 	bl	800686c <LL_ADC_IsEnabled>
 80069c2:	4603      	mov	r3, r0
 80069c4:	4323      	orrs	r3, r4
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d112      	bne.n	80069f0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80069ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80069cc:	689b      	ldr	r3, [r3, #8]
 80069ce:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80069d2:	f023 030f 	bic.w	r3, r3, #15
 80069d6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80069d8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80069da:	e009      	b.n	80069f0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069e0:	f043 0220 	orr.w	r2, r3, #32
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80069e8:	2301      	movs	r3, #1
 80069ea:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80069ee:	e000      	b.n	80069f2 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80069f0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2200      	movs	r2, #0
 80069f6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80069fa:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3784      	adds	r7, #132	; 0x84
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd90      	pop	{r4, r7, pc}
 8006a06:	bf00      	nop
 8006a08:	50040000 	.word	0x50040000
 8006a0c:	50040100 	.word	0x50040100
 8006a10:	50040300 	.word	0x50040300
 8006a14:	50040200 	.word	0x50040200

08006a18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006a18:	b480      	push	{r7}
 8006a1a:	b085      	sub	sp, #20
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f003 0307 	and.w	r3, r3, #7
 8006a26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006a28:	4b0c      	ldr	r3, [pc, #48]	; (8006a5c <__NVIC_SetPriorityGrouping+0x44>)
 8006a2a:	68db      	ldr	r3, [r3, #12]
 8006a2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006a2e:	68ba      	ldr	r2, [r7, #8]
 8006a30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006a34:	4013      	ands	r3, r2
 8006a36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006a40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006a44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006a48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006a4a:	4a04      	ldr	r2, [pc, #16]	; (8006a5c <__NVIC_SetPriorityGrouping+0x44>)
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	60d3      	str	r3, [r2, #12]
}
 8006a50:	bf00      	nop
 8006a52:	3714      	adds	r7, #20
 8006a54:	46bd      	mov	sp, r7
 8006a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5a:	4770      	bx	lr
 8006a5c:	e000ed00 	.word	0xe000ed00

08006a60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006a60:	b480      	push	{r7}
 8006a62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006a64:	4b04      	ldr	r3, [pc, #16]	; (8006a78 <__NVIC_GetPriorityGrouping+0x18>)
 8006a66:	68db      	ldr	r3, [r3, #12]
 8006a68:	0a1b      	lsrs	r3, r3, #8
 8006a6a:	f003 0307 	and.w	r3, r3, #7
}
 8006a6e:	4618      	mov	r0, r3
 8006a70:	46bd      	mov	sp, r7
 8006a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a76:	4770      	bx	lr
 8006a78:	e000ed00 	.word	0xe000ed00

08006a7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b083      	sub	sp, #12
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	4603      	mov	r3, r0
 8006a84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	db0b      	blt.n	8006aa6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006a8e:	79fb      	ldrb	r3, [r7, #7]
 8006a90:	f003 021f 	and.w	r2, r3, #31
 8006a94:	4907      	ldr	r1, [pc, #28]	; (8006ab4 <__NVIC_EnableIRQ+0x38>)
 8006a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a9a:	095b      	lsrs	r3, r3, #5
 8006a9c:	2001      	movs	r0, #1
 8006a9e:	fa00 f202 	lsl.w	r2, r0, r2
 8006aa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006aa6:	bf00      	nop
 8006aa8:	370c      	adds	r7, #12
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab0:	4770      	bx	lr
 8006ab2:	bf00      	nop
 8006ab4:	e000e100 	.word	0xe000e100

08006ab8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006ab8:	b480      	push	{r7}
 8006aba:	b083      	sub	sp, #12
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	4603      	mov	r3, r0
 8006ac0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	db12      	blt.n	8006af0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006aca:	79fb      	ldrb	r3, [r7, #7]
 8006acc:	f003 021f 	and.w	r2, r3, #31
 8006ad0:	490a      	ldr	r1, [pc, #40]	; (8006afc <__NVIC_DisableIRQ+0x44>)
 8006ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ad6:	095b      	lsrs	r3, r3, #5
 8006ad8:	2001      	movs	r0, #1
 8006ada:	fa00 f202 	lsl.w	r2, r0, r2
 8006ade:	3320      	adds	r3, #32
 8006ae0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006ae4:	f3bf 8f4f 	dsb	sy
}
 8006ae8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006aea:	f3bf 8f6f 	isb	sy
}
 8006aee:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8006af0:	bf00      	nop
 8006af2:	370c      	adds	r7, #12
 8006af4:	46bd      	mov	sp, r7
 8006af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afa:	4770      	bx	lr
 8006afc:	e000e100 	.word	0xe000e100

08006b00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006b00:	b480      	push	{r7}
 8006b02:	b083      	sub	sp, #12
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	4603      	mov	r3, r0
 8006b08:	6039      	str	r1, [r7, #0]
 8006b0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	db0a      	blt.n	8006b2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	b2da      	uxtb	r2, r3
 8006b18:	490c      	ldr	r1, [pc, #48]	; (8006b4c <__NVIC_SetPriority+0x4c>)
 8006b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b1e:	0112      	lsls	r2, r2, #4
 8006b20:	b2d2      	uxtb	r2, r2
 8006b22:	440b      	add	r3, r1
 8006b24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006b28:	e00a      	b.n	8006b40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	b2da      	uxtb	r2, r3
 8006b2e:	4908      	ldr	r1, [pc, #32]	; (8006b50 <__NVIC_SetPriority+0x50>)
 8006b30:	79fb      	ldrb	r3, [r7, #7]
 8006b32:	f003 030f 	and.w	r3, r3, #15
 8006b36:	3b04      	subs	r3, #4
 8006b38:	0112      	lsls	r2, r2, #4
 8006b3a:	b2d2      	uxtb	r2, r2
 8006b3c:	440b      	add	r3, r1
 8006b3e:	761a      	strb	r2, [r3, #24]
}
 8006b40:	bf00      	nop
 8006b42:	370c      	adds	r7, #12
 8006b44:	46bd      	mov	sp, r7
 8006b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4a:	4770      	bx	lr
 8006b4c:	e000e100 	.word	0xe000e100
 8006b50:	e000ed00 	.word	0xe000ed00

08006b54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b089      	sub	sp, #36	; 0x24
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	60f8      	str	r0, [r7, #12]
 8006b5c:	60b9      	str	r1, [r7, #8]
 8006b5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f003 0307 	and.w	r3, r3, #7
 8006b66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006b68:	69fb      	ldr	r3, [r7, #28]
 8006b6a:	f1c3 0307 	rsb	r3, r3, #7
 8006b6e:	2b04      	cmp	r3, #4
 8006b70:	bf28      	it	cs
 8006b72:	2304      	movcs	r3, #4
 8006b74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006b76:	69fb      	ldr	r3, [r7, #28]
 8006b78:	3304      	adds	r3, #4
 8006b7a:	2b06      	cmp	r3, #6
 8006b7c:	d902      	bls.n	8006b84 <NVIC_EncodePriority+0x30>
 8006b7e:	69fb      	ldr	r3, [r7, #28]
 8006b80:	3b03      	subs	r3, #3
 8006b82:	e000      	b.n	8006b86 <NVIC_EncodePriority+0x32>
 8006b84:	2300      	movs	r3, #0
 8006b86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b88:	f04f 32ff 	mov.w	r2, #4294967295
 8006b8c:	69bb      	ldr	r3, [r7, #24]
 8006b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b92:	43da      	mvns	r2, r3
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	401a      	ands	r2, r3
 8006b98:	697b      	ldr	r3, [r7, #20]
 8006b9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006b9c:	f04f 31ff 	mov.w	r1, #4294967295
 8006ba0:	697b      	ldr	r3, [r7, #20]
 8006ba2:	fa01 f303 	lsl.w	r3, r1, r3
 8006ba6:	43d9      	mvns	r1, r3
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006bac:	4313      	orrs	r3, r2
         );
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3724      	adds	r7, #36	; 0x24
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb8:	4770      	bx	lr
	...

08006bbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b082      	sub	sp, #8
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	3b01      	subs	r3, #1
 8006bc8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006bcc:	d301      	bcc.n	8006bd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006bce:	2301      	movs	r3, #1
 8006bd0:	e00f      	b.n	8006bf2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006bd2:	4a0a      	ldr	r2, [pc, #40]	; (8006bfc <SysTick_Config+0x40>)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	3b01      	subs	r3, #1
 8006bd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006bda:	210f      	movs	r1, #15
 8006bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8006be0:	f7ff ff8e 	bl	8006b00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006be4:	4b05      	ldr	r3, [pc, #20]	; (8006bfc <SysTick_Config+0x40>)
 8006be6:	2200      	movs	r2, #0
 8006be8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006bea:	4b04      	ldr	r3, [pc, #16]	; (8006bfc <SysTick_Config+0x40>)
 8006bec:	2207      	movs	r2, #7
 8006bee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006bf0:	2300      	movs	r3, #0
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	3708      	adds	r7, #8
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}
 8006bfa:	bf00      	nop
 8006bfc:	e000e010 	.word	0xe000e010

08006c00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b082      	sub	sp, #8
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006c08:	6878      	ldr	r0, [r7, #4]
 8006c0a:	f7ff ff05 	bl	8006a18 <__NVIC_SetPriorityGrouping>
}
 8006c0e:	bf00      	nop
 8006c10:	3708      	adds	r7, #8
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd80      	pop	{r7, pc}

08006c16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006c16:	b580      	push	{r7, lr}
 8006c18:	b086      	sub	sp, #24
 8006c1a:	af00      	add	r7, sp, #0
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	60b9      	str	r1, [r7, #8]
 8006c20:	607a      	str	r2, [r7, #4]
 8006c22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006c24:	2300      	movs	r3, #0
 8006c26:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006c28:	f7ff ff1a 	bl	8006a60 <__NVIC_GetPriorityGrouping>
 8006c2c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006c2e:	687a      	ldr	r2, [r7, #4]
 8006c30:	68b9      	ldr	r1, [r7, #8]
 8006c32:	6978      	ldr	r0, [r7, #20]
 8006c34:	f7ff ff8e 	bl	8006b54 <NVIC_EncodePriority>
 8006c38:	4602      	mov	r2, r0
 8006c3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c3e:	4611      	mov	r1, r2
 8006c40:	4618      	mov	r0, r3
 8006c42:	f7ff ff5d 	bl	8006b00 <__NVIC_SetPriority>
}
 8006c46:	bf00      	nop
 8006c48:	3718      	adds	r7, #24
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	bd80      	pop	{r7, pc}

08006c4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006c4e:	b580      	push	{r7, lr}
 8006c50:	b082      	sub	sp, #8
 8006c52:	af00      	add	r7, sp, #0
 8006c54:	4603      	mov	r3, r0
 8006c56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006c58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	f7ff ff0d 	bl	8006a7c <__NVIC_EnableIRQ>
}
 8006c62:	bf00      	nop
 8006c64:	3708      	adds	r7, #8
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}

08006c6a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006c6a:	b580      	push	{r7, lr}
 8006c6c:	b082      	sub	sp, #8
 8006c6e:	af00      	add	r7, sp, #0
 8006c70:	4603      	mov	r3, r0
 8006c72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8006c74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c78:	4618      	mov	r0, r3
 8006c7a:	f7ff ff1d 	bl	8006ab8 <__NVIC_DisableIRQ>
}
 8006c7e:	bf00      	nop
 8006c80:	3708      	adds	r7, #8
 8006c82:	46bd      	mov	sp, r7
 8006c84:	bd80      	pop	{r7, pc}

08006c86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006c86:	b580      	push	{r7, lr}
 8006c88:	b082      	sub	sp, #8
 8006c8a:	af00      	add	r7, sp, #0
 8006c8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	f7ff ff94 	bl	8006bbc <SysTick_Config>
 8006c94:	4603      	mov	r3, r0
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	3708      	adds	r7, #8
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bd80      	pop	{r7, pc}
	...

08006ca0 <HAL_DCMI_Init>:
  * @note   By default, all interruptions are enabled (line end, frame end, overrun,
  *         VSYNC and embedded synchronization error interrupts).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b082      	sub	sp, #8
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d101      	bne.n	8006cb2 <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 8006cae:	2301      	movs	r3, #1
 8006cb0:	e075      	b.n	8006d9e <HAL_DCMI_Init+0xfe>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));

  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006cb8:	b2db      	uxtb	r3, r3
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d106      	bne.n	8006ccc <HAL_DCMI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdcmi->Lock = HAL_UNLOCKED;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8006cc6:	6878      	ldr	r0, [r7, #4]
 8006cc8:	f7fa faa2 	bl	8001210 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2202      	movs	r2, #2
 8006cd0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable DCMI IP before setting the configuration register */
  __HAL_DCMI_DISABLE(hdcmi);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	681a      	ldr	r2, [r3, #0]
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006ce2:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	699b      	ldr	r3, [r3, #24]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d002      	beq.n	8006cf2 <HAL_DCMI_Init+0x52>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
      is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	625a      	str	r2, [r3, #36]	; 0x24
  }

  /* Set DCMI parameters */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	6819      	ldr	r1, [r3, #0]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681a      	ldr	r2, [r3, #0]
 8006cfc:	4b2a      	ldr	r3, [pc, #168]	; (8006da8 <HAL_DCMI_Init+0x108>)
 8006cfe:	400b      	ands	r3, r1
 8006d00:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  |\
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	6819      	ldr	r1, [r3, #0]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	685a      	ldr	r2, [r3, #4]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	695b      	ldr	r3, [r3, #20]
 8006d10:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8006d16:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	691b      	ldr	r3, [r3, #16]
 8006d1c:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8006d22:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	699b      	ldr	r3, [r3, #24]
 8006d28:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8006d2e:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d34:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8006d3a:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d40:	431a      	orrs	r2, r3
                                     hdcmi->Init.LineSelectStart);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8006d46:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	430a      	orrs	r2, r1
 8006d4e:	601a      	str	r2, [r3, #0]

  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	2b10      	cmp	r3, #16
 8006d56:	d112      	bne.n	8006d7e <HAL_DCMI_Init+0xde>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	7f1b      	ldrb	r3, [r3, #28]
 8006d5c:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	7f5b      	ldrb	r3, [r3, #29]
 8006d62:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 8006d64:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	7f9b      	ldrb	r3, [r3, #30]
 8006d6a:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SynchroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 8006d6c:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	7fdb      	ldrb	r3, [r3, #31]
 8006d74:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SynchroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 8006d7a:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 8006d7c:	619a      	str	r2, [r3, #24]
     - end of line
     - end of frame
     - data reception overrun
     - frame synchronization signal VSYNC
     - synchronization error */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME|DCMI_IT_OVR|DCMI_IT_ERR|DCMI_IT_VSYNC|DCMI_IT_LINE);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	68da      	ldr	r2, [r3, #12]
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f042 021f 	orr.w	r2, r2, #31
 8006d8c:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2200      	movs	r2, #0
 8006d92:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2201      	movs	r2, #1
 8006d98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006d9c:	2300      	movs	r3, #0
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	3708      	adds	r7, #8
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}
 8006da6:	bf00      	nop
 8006da8:	ffe0f007 	.word	0xffe0f007

08006dac <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b082      	sub	sp, #8
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d101      	bne.n	8006dbe <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	e0ac      	b.n	8006f18 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f000 f8b2 	bl	8006f2c <DFSDM_GetChannelFromInstance>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	4a55      	ldr	r2, [pc, #340]	; (8006f20 <HAL_DFSDM_ChannelInit+0x174>)
 8006dcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d001      	beq.n	8006dd8 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	e09f      	b.n	8006f18 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	f7fa fb05 	bl	80013e8 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8006dde:	4b51      	ldr	r3, [pc, #324]	; (8006f24 <HAL_DFSDM_ChannelInit+0x178>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	3301      	adds	r3, #1
 8006de4:	4a4f      	ldr	r2, [pc, #316]	; (8006f24 <HAL_DFSDM_ChannelInit+0x178>)
 8006de6:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8006de8:	4b4e      	ldr	r3, [pc, #312]	; (8006f24 <HAL_DFSDM_ChannelInit+0x178>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	2b01      	cmp	r3, #1
 8006dee:	d125      	bne.n	8006e3c <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8006df0:	4b4d      	ldr	r3, [pc, #308]	; (8006f28 <HAL_DFSDM_ChannelInit+0x17c>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a4c      	ldr	r2, [pc, #304]	; (8006f28 <HAL_DFSDM_ChannelInit+0x17c>)
 8006df6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006dfa:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8006dfc:	4b4a      	ldr	r3, [pc, #296]	; (8006f28 <HAL_DFSDM_ChannelInit+0x17c>)
 8006dfe:	681a      	ldr	r2, [r3, #0]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	689b      	ldr	r3, [r3, #8]
 8006e04:	4948      	ldr	r1, [pc, #288]	; (8006f28 <HAL_DFSDM_ChannelInit+0x17c>)
 8006e06:	4313      	orrs	r3, r2
 8006e08:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8006e0a:	4b47      	ldr	r3, [pc, #284]	; (8006f28 <HAL_DFSDM_ChannelInit+0x17c>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4a46      	ldr	r2, [pc, #280]	; (8006f28 <HAL_DFSDM_ChannelInit+0x17c>)
 8006e10:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8006e14:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	791b      	ldrb	r3, [r3, #4]
 8006e1a:	2b01      	cmp	r3, #1
 8006e1c:	d108      	bne.n	8006e30 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8006e1e:	4b42      	ldr	r3, [pc, #264]	; (8006f28 <HAL_DFSDM_ChannelInit+0x17c>)
 8006e20:	681a      	ldr	r2, [r3, #0]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	68db      	ldr	r3, [r3, #12]
 8006e26:	3b01      	subs	r3, #1
 8006e28:	041b      	lsls	r3, r3, #16
 8006e2a:	493f      	ldr	r1, [pc, #252]	; (8006f28 <HAL_DFSDM_ChannelInit+0x17c>)
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8006e30:	4b3d      	ldr	r3, [pc, #244]	; (8006f28 <HAL_DFSDM_ChannelInit+0x17c>)
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	4a3c      	ldr	r2, [pc, #240]	; (8006f28 <HAL_DFSDM_ChannelInit+0x17c>)
 8006e36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006e3a:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	681a      	ldr	r2, [r3, #0]
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8006e4a:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	6819      	ldr	r1, [r3, #0]
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8006e5a:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8006e60:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	430a      	orrs	r2, r1
 8006e68:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	681a      	ldr	r2, [r3, #0]
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f022 020f 	bic.w	r2, r2, #15
 8006e78:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	6819      	ldr	r1, [r3, #0]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8006e88:	431a      	orrs	r2, r3
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	430a      	orrs	r2, r1
 8006e90:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	689a      	ldr	r2, [r3, #8]
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8006ea0:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	6899      	ldr	r1, [r3, #8]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eb0:	3b01      	subs	r3, #1
 8006eb2:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8006eb4:	431a      	orrs	r2, r3
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	430a      	orrs	r2, r1
 8006ebc:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	685a      	ldr	r2, [r3, #4]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f002 0207 	and.w	r2, r2, #7
 8006ecc:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	6859      	ldr	r1, [r3, #4]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ed8:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ede:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8006ee0:	431a      	orrs	r2, r3
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	430a      	orrs	r2, r1
 8006ee8:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	681a      	ldr	r2, [r3, #0]
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006ef8:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2201      	movs	r2, #1
 8006efe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4618      	mov	r0, r3
 8006f08:	f000 f810 	bl	8006f2c <DFSDM_GetChannelFromInstance>
 8006f0c:	4602      	mov	r2, r0
 8006f0e:	4904      	ldr	r1, [pc, #16]	; (8006f20 <HAL_DFSDM_ChannelInit+0x174>)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8006f16:	2300      	movs	r3, #0
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3708      	adds	r7, #8
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}
 8006f20:	200003c0 	.word	0x200003c0
 8006f24:	200003bc 	.word	0x200003bc
 8006f28:	40016000 	.word	0x40016000

08006f2c <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b085      	sub	sp, #20
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	4a1c      	ldr	r2, [pc, #112]	; (8006fa8 <DFSDM_GetChannelFromInstance+0x7c>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d102      	bne.n	8006f42 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	60fb      	str	r3, [r7, #12]
 8006f40:	e02b      	b.n	8006f9a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	4a19      	ldr	r2, [pc, #100]	; (8006fac <DFSDM_GetChannelFromInstance+0x80>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d102      	bne.n	8006f50 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	60fb      	str	r3, [r7, #12]
 8006f4e:	e024      	b.n	8006f9a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	4a17      	ldr	r2, [pc, #92]	; (8006fb0 <DFSDM_GetChannelFromInstance+0x84>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d102      	bne.n	8006f5e <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8006f58:	2302      	movs	r3, #2
 8006f5a:	60fb      	str	r3, [r7, #12]
 8006f5c:	e01d      	b.n	8006f9a <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	4a14      	ldr	r2, [pc, #80]	; (8006fb4 <DFSDM_GetChannelFromInstance+0x88>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d102      	bne.n	8006f6c <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8006f66:	2304      	movs	r3, #4
 8006f68:	60fb      	str	r3, [r7, #12]
 8006f6a:	e016      	b.n	8006f9a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	4a12      	ldr	r2, [pc, #72]	; (8006fb8 <DFSDM_GetChannelFromInstance+0x8c>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d102      	bne.n	8006f7a <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8006f74:	2305      	movs	r3, #5
 8006f76:	60fb      	str	r3, [r7, #12]
 8006f78:	e00f      	b.n	8006f9a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	4a0f      	ldr	r2, [pc, #60]	; (8006fbc <DFSDM_GetChannelFromInstance+0x90>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d102      	bne.n	8006f88 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8006f82:	2306      	movs	r3, #6
 8006f84:	60fb      	str	r3, [r7, #12]
 8006f86:	e008      	b.n	8006f9a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	4a0d      	ldr	r2, [pc, #52]	; (8006fc0 <DFSDM_GetChannelFromInstance+0x94>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d102      	bne.n	8006f96 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8006f90:	2307      	movs	r3, #7
 8006f92:	60fb      	str	r3, [r7, #12]
 8006f94:	e001      	b.n	8006f9a <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8006f96:	2303      	movs	r3, #3
 8006f98:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	3714      	adds	r7, #20
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr
 8006fa8:	40016000 	.word	0x40016000
 8006fac:	40016020 	.word	0x40016020
 8006fb0:	40016040 	.word	0x40016040
 8006fb4:	40016080 	.word	0x40016080
 8006fb8:	400160a0 	.word	0x400160a0
 8006fbc:	400160c0 	.word	0x400160c0
 8006fc0:	400160e0 	.word	0x400160e0

08006fc4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b085      	sub	sp, #20
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006fcc:	2300      	movs	r3, #0
 8006fce:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006fd6:	b2db      	uxtb	r3, r3
 8006fd8:	2b02      	cmp	r3, #2
 8006fda:	d008      	beq.n	8006fee <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2204      	movs	r2, #4
 8006fe0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e022      	b.n	8007034 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	681a      	ldr	r2, [r3, #0]
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f022 020e 	bic.w	r2, r2, #14
 8006ffc:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	681a      	ldr	r2, [r3, #0]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f022 0201 	bic.w	r2, r2, #1
 800700c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007012:	f003 021c 	and.w	r2, r3, #28
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800701a:	2101      	movs	r1, #1
 800701c:	fa01 f202 	lsl.w	r2, r1, r2
 8007020:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2201      	movs	r2, #1
 8007026:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2200      	movs	r2, #0
 800702e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8007032:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8007034:	4618      	mov	r0, r3
 8007036:	3714      	adds	r7, #20
 8007038:	46bd      	mov	sp, r7
 800703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703e:	4770      	bx	lr

08007040 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b084      	sub	sp, #16
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007048:	2300      	movs	r3, #0
 800704a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007052:	b2db      	uxtb	r3, r3
 8007054:	2b02      	cmp	r3, #2
 8007056:	d005      	beq.n	8007064 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2204      	movs	r2, #4
 800705c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800705e:	2301      	movs	r3, #1
 8007060:	73fb      	strb	r3, [r7, #15]
 8007062:	e029      	b.n	80070b8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	681a      	ldr	r2, [r3, #0]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f022 020e 	bic.w	r2, r2, #14
 8007072:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	681a      	ldr	r2, [r3, #0]
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f022 0201 	bic.w	r2, r2, #1
 8007082:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007088:	f003 021c 	and.w	r2, r3, #28
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007090:	2101      	movs	r1, #1
 8007092:	fa01 f202 	lsl.w	r2, r1, r2
 8007096:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2201      	movs	r2, #1
 800709c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2200      	movs	r2, #0
 80070a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d003      	beq.n	80070b8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070b4:	6878      	ldr	r0, [r7, #4]
 80070b6:	4798      	blx	r3
    }
  }
  return status;
 80070b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80070ba:	4618      	mov	r0, r3
 80070bc:	3710      	adds	r7, #16
 80070be:	46bd      	mov	sp, r7
 80070c0:	bd80      	pop	{r7, pc}
	...

080070c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b087      	sub	sp, #28
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
 80070cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80070ce:	2300      	movs	r3, #0
 80070d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80070d2:	e166      	b.n	80073a2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	681a      	ldr	r2, [r3, #0]
 80070d8:	2101      	movs	r1, #1
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	fa01 f303 	lsl.w	r3, r1, r3
 80070e0:	4013      	ands	r3, r2
 80070e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	f000 8158 	beq.w	800739c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	2b01      	cmp	r3, #1
 80070f2:	d00b      	beq.n	800710c <HAL_GPIO_Init+0x48>
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	685b      	ldr	r3, [r3, #4]
 80070f8:	2b02      	cmp	r3, #2
 80070fa:	d007      	beq.n	800710c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007100:	2b11      	cmp	r3, #17
 8007102:	d003      	beq.n	800710c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	685b      	ldr	r3, [r3, #4]
 8007108:	2b12      	cmp	r3, #18
 800710a:	d130      	bne.n	800716e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	689b      	ldr	r3, [r3, #8]
 8007110:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	005b      	lsls	r3, r3, #1
 8007116:	2203      	movs	r2, #3
 8007118:	fa02 f303 	lsl.w	r3, r2, r3
 800711c:	43db      	mvns	r3, r3
 800711e:	693a      	ldr	r2, [r7, #16]
 8007120:	4013      	ands	r3, r2
 8007122:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	68da      	ldr	r2, [r3, #12]
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	005b      	lsls	r3, r3, #1
 800712c:	fa02 f303 	lsl.w	r3, r2, r3
 8007130:	693a      	ldr	r2, [r7, #16]
 8007132:	4313      	orrs	r3, r2
 8007134:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	693a      	ldr	r2, [r7, #16]
 800713a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	685b      	ldr	r3, [r3, #4]
 8007140:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007142:	2201      	movs	r2, #1
 8007144:	697b      	ldr	r3, [r7, #20]
 8007146:	fa02 f303 	lsl.w	r3, r2, r3
 800714a:	43db      	mvns	r3, r3
 800714c:	693a      	ldr	r2, [r7, #16]
 800714e:	4013      	ands	r3, r2
 8007150:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	685b      	ldr	r3, [r3, #4]
 8007156:	091b      	lsrs	r3, r3, #4
 8007158:	f003 0201 	and.w	r2, r3, #1
 800715c:	697b      	ldr	r3, [r7, #20]
 800715e:	fa02 f303 	lsl.w	r3, r2, r3
 8007162:	693a      	ldr	r2, [r7, #16]
 8007164:	4313      	orrs	r3, r2
 8007166:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	693a      	ldr	r2, [r7, #16]
 800716c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	68db      	ldr	r3, [r3, #12]
 8007172:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	005b      	lsls	r3, r3, #1
 8007178:	2203      	movs	r2, #3
 800717a:	fa02 f303 	lsl.w	r3, r2, r3
 800717e:	43db      	mvns	r3, r3
 8007180:	693a      	ldr	r2, [r7, #16]
 8007182:	4013      	ands	r3, r2
 8007184:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	689a      	ldr	r2, [r3, #8]
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	005b      	lsls	r3, r3, #1
 800718e:	fa02 f303 	lsl.w	r3, r2, r3
 8007192:	693a      	ldr	r2, [r7, #16]
 8007194:	4313      	orrs	r3, r2
 8007196:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	693a      	ldr	r2, [r7, #16]
 800719c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	685b      	ldr	r3, [r3, #4]
 80071a2:	2b02      	cmp	r3, #2
 80071a4:	d003      	beq.n	80071ae <HAL_GPIO_Init+0xea>
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	2b12      	cmp	r3, #18
 80071ac:	d123      	bne.n	80071f6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	08da      	lsrs	r2, r3, #3
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	3208      	adds	r2, #8
 80071b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80071bc:	697b      	ldr	r3, [r7, #20]
 80071be:	f003 0307 	and.w	r3, r3, #7
 80071c2:	009b      	lsls	r3, r3, #2
 80071c4:	220f      	movs	r2, #15
 80071c6:	fa02 f303 	lsl.w	r3, r2, r3
 80071ca:	43db      	mvns	r3, r3
 80071cc:	693a      	ldr	r2, [r7, #16]
 80071ce:	4013      	ands	r3, r2
 80071d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	691a      	ldr	r2, [r3, #16]
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	f003 0307 	and.w	r3, r3, #7
 80071dc:	009b      	lsls	r3, r3, #2
 80071de:	fa02 f303 	lsl.w	r3, r2, r3
 80071e2:	693a      	ldr	r2, [r7, #16]
 80071e4:	4313      	orrs	r3, r2
 80071e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80071e8:	697b      	ldr	r3, [r7, #20]
 80071ea:	08da      	lsrs	r2, r3, #3
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	3208      	adds	r2, #8
 80071f0:	6939      	ldr	r1, [r7, #16]
 80071f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80071fc:	697b      	ldr	r3, [r7, #20]
 80071fe:	005b      	lsls	r3, r3, #1
 8007200:	2203      	movs	r2, #3
 8007202:	fa02 f303 	lsl.w	r3, r2, r3
 8007206:	43db      	mvns	r3, r3
 8007208:	693a      	ldr	r2, [r7, #16]
 800720a:	4013      	ands	r3, r2
 800720c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	685b      	ldr	r3, [r3, #4]
 8007212:	f003 0203 	and.w	r2, r3, #3
 8007216:	697b      	ldr	r3, [r7, #20]
 8007218:	005b      	lsls	r3, r3, #1
 800721a:	fa02 f303 	lsl.w	r3, r2, r3
 800721e:	693a      	ldr	r2, [r7, #16]
 8007220:	4313      	orrs	r3, r2
 8007222:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	693a      	ldr	r2, [r7, #16]
 8007228:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007232:	2b00      	cmp	r3, #0
 8007234:	f000 80b2 	beq.w	800739c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007238:	4b61      	ldr	r3, [pc, #388]	; (80073c0 <HAL_GPIO_Init+0x2fc>)
 800723a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800723c:	4a60      	ldr	r2, [pc, #384]	; (80073c0 <HAL_GPIO_Init+0x2fc>)
 800723e:	f043 0301 	orr.w	r3, r3, #1
 8007242:	6613      	str	r3, [r2, #96]	; 0x60
 8007244:	4b5e      	ldr	r3, [pc, #376]	; (80073c0 <HAL_GPIO_Init+0x2fc>)
 8007246:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007248:	f003 0301 	and.w	r3, r3, #1
 800724c:	60bb      	str	r3, [r7, #8]
 800724e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8007250:	4a5c      	ldr	r2, [pc, #368]	; (80073c4 <HAL_GPIO_Init+0x300>)
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	089b      	lsrs	r3, r3, #2
 8007256:	3302      	adds	r3, #2
 8007258:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800725c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800725e:	697b      	ldr	r3, [r7, #20]
 8007260:	f003 0303 	and.w	r3, r3, #3
 8007264:	009b      	lsls	r3, r3, #2
 8007266:	220f      	movs	r2, #15
 8007268:	fa02 f303 	lsl.w	r3, r2, r3
 800726c:	43db      	mvns	r3, r3
 800726e:	693a      	ldr	r2, [r7, #16]
 8007270:	4013      	ands	r3, r2
 8007272:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800727a:	d02b      	beq.n	80072d4 <HAL_GPIO_Init+0x210>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	4a52      	ldr	r2, [pc, #328]	; (80073c8 <HAL_GPIO_Init+0x304>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d025      	beq.n	80072d0 <HAL_GPIO_Init+0x20c>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	4a51      	ldr	r2, [pc, #324]	; (80073cc <HAL_GPIO_Init+0x308>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d01f      	beq.n	80072cc <HAL_GPIO_Init+0x208>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	4a50      	ldr	r2, [pc, #320]	; (80073d0 <HAL_GPIO_Init+0x30c>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d019      	beq.n	80072c8 <HAL_GPIO_Init+0x204>
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	4a4f      	ldr	r2, [pc, #316]	; (80073d4 <HAL_GPIO_Init+0x310>)
 8007298:	4293      	cmp	r3, r2
 800729a:	d013      	beq.n	80072c4 <HAL_GPIO_Init+0x200>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	4a4e      	ldr	r2, [pc, #312]	; (80073d8 <HAL_GPIO_Init+0x314>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d00d      	beq.n	80072c0 <HAL_GPIO_Init+0x1fc>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	4a4d      	ldr	r2, [pc, #308]	; (80073dc <HAL_GPIO_Init+0x318>)
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d007      	beq.n	80072bc <HAL_GPIO_Init+0x1f8>
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	4a4c      	ldr	r2, [pc, #304]	; (80073e0 <HAL_GPIO_Init+0x31c>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d101      	bne.n	80072b8 <HAL_GPIO_Init+0x1f4>
 80072b4:	2307      	movs	r3, #7
 80072b6:	e00e      	b.n	80072d6 <HAL_GPIO_Init+0x212>
 80072b8:	2308      	movs	r3, #8
 80072ba:	e00c      	b.n	80072d6 <HAL_GPIO_Init+0x212>
 80072bc:	2306      	movs	r3, #6
 80072be:	e00a      	b.n	80072d6 <HAL_GPIO_Init+0x212>
 80072c0:	2305      	movs	r3, #5
 80072c2:	e008      	b.n	80072d6 <HAL_GPIO_Init+0x212>
 80072c4:	2304      	movs	r3, #4
 80072c6:	e006      	b.n	80072d6 <HAL_GPIO_Init+0x212>
 80072c8:	2303      	movs	r3, #3
 80072ca:	e004      	b.n	80072d6 <HAL_GPIO_Init+0x212>
 80072cc:	2302      	movs	r3, #2
 80072ce:	e002      	b.n	80072d6 <HAL_GPIO_Init+0x212>
 80072d0:	2301      	movs	r3, #1
 80072d2:	e000      	b.n	80072d6 <HAL_GPIO_Init+0x212>
 80072d4:	2300      	movs	r3, #0
 80072d6:	697a      	ldr	r2, [r7, #20]
 80072d8:	f002 0203 	and.w	r2, r2, #3
 80072dc:	0092      	lsls	r2, r2, #2
 80072de:	4093      	lsls	r3, r2
 80072e0:	693a      	ldr	r2, [r7, #16]
 80072e2:	4313      	orrs	r3, r2
 80072e4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80072e6:	4937      	ldr	r1, [pc, #220]	; (80073c4 <HAL_GPIO_Init+0x300>)
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	089b      	lsrs	r3, r3, #2
 80072ec:	3302      	adds	r3, #2
 80072ee:	693a      	ldr	r2, [r7, #16]
 80072f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80072f4:	4b3b      	ldr	r3, [pc, #236]	; (80073e4 <HAL_GPIO_Init+0x320>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	43db      	mvns	r3, r3
 80072fe:	693a      	ldr	r2, [r7, #16]
 8007300:	4013      	ands	r3, r2
 8007302:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	685b      	ldr	r3, [r3, #4]
 8007308:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800730c:	2b00      	cmp	r3, #0
 800730e:	d003      	beq.n	8007318 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8007310:	693a      	ldr	r2, [r7, #16]
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	4313      	orrs	r3, r2
 8007316:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007318:	4a32      	ldr	r2, [pc, #200]	; (80073e4 <HAL_GPIO_Init+0x320>)
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800731e:	4b31      	ldr	r3, [pc, #196]	; (80073e4 <HAL_GPIO_Init+0x320>)
 8007320:	685b      	ldr	r3, [r3, #4]
 8007322:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	43db      	mvns	r3, r3
 8007328:	693a      	ldr	r2, [r7, #16]
 800732a:	4013      	ands	r3, r2
 800732c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007336:	2b00      	cmp	r3, #0
 8007338:	d003      	beq.n	8007342 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800733a:	693a      	ldr	r2, [r7, #16]
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	4313      	orrs	r3, r2
 8007340:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007342:	4a28      	ldr	r2, [pc, #160]	; (80073e4 <HAL_GPIO_Init+0x320>)
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007348:	4b26      	ldr	r3, [pc, #152]	; (80073e4 <HAL_GPIO_Init+0x320>)
 800734a:	689b      	ldr	r3, [r3, #8]
 800734c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	43db      	mvns	r3, r3
 8007352:	693a      	ldr	r2, [r7, #16]
 8007354:	4013      	ands	r3, r2
 8007356:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007360:	2b00      	cmp	r3, #0
 8007362:	d003      	beq.n	800736c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8007364:	693a      	ldr	r2, [r7, #16]
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	4313      	orrs	r3, r2
 800736a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800736c:	4a1d      	ldr	r2, [pc, #116]	; (80073e4 <HAL_GPIO_Init+0x320>)
 800736e:	693b      	ldr	r3, [r7, #16]
 8007370:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007372:	4b1c      	ldr	r3, [pc, #112]	; (80073e4 <HAL_GPIO_Init+0x320>)
 8007374:	68db      	ldr	r3, [r3, #12]
 8007376:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	43db      	mvns	r3, r3
 800737c:	693a      	ldr	r2, [r7, #16]
 800737e:	4013      	ands	r3, r2
 8007380:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	685b      	ldr	r3, [r3, #4]
 8007386:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800738a:	2b00      	cmp	r3, #0
 800738c:	d003      	beq.n	8007396 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800738e:	693a      	ldr	r2, [r7, #16]
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	4313      	orrs	r3, r2
 8007394:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007396:	4a13      	ldr	r2, [pc, #76]	; (80073e4 <HAL_GPIO_Init+0x320>)
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800739c:	697b      	ldr	r3, [r7, #20]
 800739e:	3301      	adds	r3, #1
 80073a0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	681a      	ldr	r2, [r3, #0]
 80073a6:	697b      	ldr	r3, [r7, #20]
 80073a8:	fa22 f303 	lsr.w	r3, r2, r3
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	f47f ae91 	bne.w	80070d4 <HAL_GPIO_Init+0x10>
  }
}
 80073b2:	bf00      	nop
 80073b4:	bf00      	nop
 80073b6:	371c      	adds	r7, #28
 80073b8:	46bd      	mov	sp, r7
 80073ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073be:	4770      	bx	lr
 80073c0:	40021000 	.word	0x40021000
 80073c4:	40010000 	.word	0x40010000
 80073c8:	48000400 	.word	0x48000400
 80073cc:	48000800 	.word	0x48000800
 80073d0:	48000c00 	.word	0x48000c00
 80073d4:	48001000 	.word	0x48001000
 80073d8:	48001400 	.word	0x48001400
 80073dc:	48001800 	.word	0x48001800
 80073e0:	48001c00 	.word	0x48001c00
 80073e4:	40010400 	.word	0x40010400

080073e8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b087      	sub	sp, #28
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
 80073f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80073f2:	2300      	movs	r3, #0
 80073f4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80073f6:	e0c9      	b.n	800758c <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80073f8:	2201      	movs	r2, #1
 80073fa:	697b      	ldr	r3, [r7, #20]
 80073fc:	fa02 f303 	lsl.w	r3, r2, r3
 8007400:	683a      	ldr	r2, [r7, #0]
 8007402:	4013      	ands	r3, r2
 8007404:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8007406:	693b      	ldr	r3, [r7, #16]
 8007408:	2b00      	cmp	r3, #0
 800740a:	f000 80bc 	beq.w	8007586 <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800740e:	4a66      	ldr	r2, [pc, #408]	; (80075a8 <HAL_GPIO_DeInit+0x1c0>)
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	089b      	lsrs	r3, r3, #2
 8007414:	3302      	adds	r3, #2
 8007416:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800741a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800741c:	697b      	ldr	r3, [r7, #20]
 800741e:	f003 0303 	and.w	r3, r3, #3
 8007422:	009b      	lsls	r3, r3, #2
 8007424:	220f      	movs	r2, #15
 8007426:	fa02 f303 	lsl.w	r3, r2, r3
 800742a:	68fa      	ldr	r2, [r7, #12]
 800742c:	4013      	ands	r3, r2
 800742e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007436:	d02b      	beq.n	8007490 <HAL_GPIO_DeInit+0xa8>
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	4a5c      	ldr	r2, [pc, #368]	; (80075ac <HAL_GPIO_DeInit+0x1c4>)
 800743c:	4293      	cmp	r3, r2
 800743e:	d025      	beq.n	800748c <HAL_GPIO_DeInit+0xa4>
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	4a5b      	ldr	r2, [pc, #364]	; (80075b0 <HAL_GPIO_DeInit+0x1c8>)
 8007444:	4293      	cmp	r3, r2
 8007446:	d01f      	beq.n	8007488 <HAL_GPIO_DeInit+0xa0>
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	4a5a      	ldr	r2, [pc, #360]	; (80075b4 <HAL_GPIO_DeInit+0x1cc>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d019      	beq.n	8007484 <HAL_GPIO_DeInit+0x9c>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	4a59      	ldr	r2, [pc, #356]	; (80075b8 <HAL_GPIO_DeInit+0x1d0>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d013      	beq.n	8007480 <HAL_GPIO_DeInit+0x98>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	4a58      	ldr	r2, [pc, #352]	; (80075bc <HAL_GPIO_DeInit+0x1d4>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d00d      	beq.n	800747c <HAL_GPIO_DeInit+0x94>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	4a57      	ldr	r2, [pc, #348]	; (80075c0 <HAL_GPIO_DeInit+0x1d8>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d007      	beq.n	8007478 <HAL_GPIO_DeInit+0x90>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	4a56      	ldr	r2, [pc, #344]	; (80075c4 <HAL_GPIO_DeInit+0x1dc>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d101      	bne.n	8007474 <HAL_GPIO_DeInit+0x8c>
 8007470:	2307      	movs	r3, #7
 8007472:	e00e      	b.n	8007492 <HAL_GPIO_DeInit+0xaa>
 8007474:	2308      	movs	r3, #8
 8007476:	e00c      	b.n	8007492 <HAL_GPIO_DeInit+0xaa>
 8007478:	2306      	movs	r3, #6
 800747a:	e00a      	b.n	8007492 <HAL_GPIO_DeInit+0xaa>
 800747c:	2305      	movs	r3, #5
 800747e:	e008      	b.n	8007492 <HAL_GPIO_DeInit+0xaa>
 8007480:	2304      	movs	r3, #4
 8007482:	e006      	b.n	8007492 <HAL_GPIO_DeInit+0xaa>
 8007484:	2303      	movs	r3, #3
 8007486:	e004      	b.n	8007492 <HAL_GPIO_DeInit+0xaa>
 8007488:	2302      	movs	r3, #2
 800748a:	e002      	b.n	8007492 <HAL_GPIO_DeInit+0xaa>
 800748c:	2301      	movs	r3, #1
 800748e:	e000      	b.n	8007492 <HAL_GPIO_DeInit+0xaa>
 8007490:	2300      	movs	r3, #0
 8007492:	697a      	ldr	r2, [r7, #20]
 8007494:	f002 0203 	and.w	r2, r2, #3
 8007498:	0092      	lsls	r2, r2, #2
 800749a:	4093      	lsls	r3, r2
 800749c:	68fa      	ldr	r2, [r7, #12]
 800749e:	429a      	cmp	r2, r3
 80074a0:	d132      	bne.n	8007508 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80074a2:	4b49      	ldr	r3, [pc, #292]	; (80075c8 <HAL_GPIO_DeInit+0x1e0>)
 80074a4:	681a      	ldr	r2, [r3, #0]
 80074a6:	693b      	ldr	r3, [r7, #16]
 80074a8:	43db      	mvns	r3, r3
 80074aa:	4947      	ldr	r1, [pc, #284]	; (80075c8 <HAL_GPIO_DeInit+0x1e0>)
 80074ac:	4013      	ands	r3, r2
 80074ae:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80074b0:	4b45      	ldr	r3, [pc, #276]	; (80075c8 <HAL_GPIO_DeInit+0x1e0>)
 80074b2:	685a      	ldr	r2, [r3, #4]
 80074b4:	693b      	ldr	r3, [r7, #16]
 80074b6:	43db      	mvns	r3, r3
 80074b8:	4943      	ldr	r1, [pc, #268]	; (80075c8 <HAL_GPIO_DeInit+0x1e0>)
 80074ba:	4013      	ands	r3, r2
 80074bc:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 80074be:	4b42      	ldr	r3, [pc, #264]	; (80075c8 <HAL_GPIO_DeInit+0x1e0>)
 80074c0:	689a      	ldr	r2, [r3, #8]
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	43db      	mvns	r3, r3
 80074c6:	4940      	ldr	r1, [pc, #256]	; (80075c8 <HAL_GPIO_DeInit+0x1e0>)
 80074c8:	4013      	ands	r3, r2
 80074ca:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 80074cc:	4b3e      	ldr	r3, [pc, #248]	; (80075c8 <HAL_GPIO_DeInit+0x1e0>)
 80074ce:	68da      	ldr	r2, [r3, #12]
 80074d0:	693b      	ldr	r3, [r7, #16]
 80074d2:	43db      	mvns	r3, r3
 80074d4:	493c      	ldr	r1, [pc, #240]	; (80075c8 <HAL_GPIO_DeInit+0x1e0>)
 80074d6:	4013      	ands	r3, r2
 80074d8:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80074da:	697b      	ldr	r3, [r7, #20]
 80074dc:	f003 0303 	and.w	r3, r3, #3
 80074e0:	009b      	lsls	r3, r3, #2
 80074e2:	220f      	movs	r2, #15
 80074e4:	fa02 f303 	lsl.w	r3, r2, r3
 80074e8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80074ea:	4a2f      	ldr	r2, [pc, #188]	; (80075a8 <HAL_GPIO_DeInit+0x1c0>)
 80074ec:	697b      	ldr	r3, [r7, #20]
 80074ee:	089b      	lsrs	r3, r3, #2
 80074f0:	3302      	adds	r3, #2
 80074f2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	43da      	mvns	r2, r3
 80074fa:	482b      	ldr	r0, [pc, #172]	; (80075a8 <HAL_GPIO_DeInit+0x1c0>)
 80074fc:	697b      	ldr	r3, [r7, #20]
 80074fe:	089b      	lsrs	r3, r3, #2
 8007500:	400a      	ands	r2, r1
 8007502:	3302      	adds	r3, #2
 8007504:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681a      	ldr	r2, [r3, #0]
 800750c:	697b      	ldr	r3, [r7, #20]
 800750e:	005b      	lsls	r3, r3, #1
 8007510:	2103      	movs	r1, #3
 8007512:	fa01 f303 	lsl.w	r3, r1, r3
 8007516:	431a      	orrs	r2, r3
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	08da      	lsrs	r2, r3, #3
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	3208      	adds	r2, #8
 8007524:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	f003 0307 	and.w	r3, r3, #7
 800752e:	009b      	lsls	r3, r3, #2
 8007530:	220f      	movs	r2, #15
 8007532:	fa02 f303 	lsl.w	r3, r2, r3
 8007536:	43db      	mvns	r3, r3
 8007538:	697a      	ldr	r2, [r7, #20]
 800753a:	08d2      	lsrs	r2, r2, #3
 800753c:	4019      	ands	r1, r3
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	3208      	adds	r2, #8
 8007542:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	689a      	ldr	r2, [r3, #8]
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	005b      	lsls	r3, r3, #1
 800754e:	2103      	movs	r1, #3
 8007550:	fa01 f303 	lsl.w	r3, r1, r3
 8007554:	43db      	mvns	r3, r3
 8007556:	401a      	ands	r2, r3
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	685a      	ldr	r2, [r3, #4]
 8007560:	2101      	movs	r1, #1
 8007562:	697b      	ldr	r3, [r7, #20]
 8007564:	fa01 f303 	lsl.w	r3, r1, r3
 8007568:	43db      	mvns	r3, r3
 800756a:	401a      	ands	r2, r3
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	68da      	ldr	r2, [r3, #12]
 8007574:	697b      	ldr	r3, [r7, #20]
 8007576:	005b      	lsls	r3, r3, #1
 8007578:	2103      	movs	r1, #3
 800757a:	fa01 f303 	lsl.w	r3, r1, r3
 800757e:	43db      	mvns	r3, r3
 8007580:	401a      	ands	r2, r3
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8007586:	697b      	ldr	r3, [r7, #20]
 8007588:	3301      	adds	r3, #1
 800758a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800758c:	683a      	ldr	r2, [r7, #0]
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	fa22 f303 	lsr.w	r3, r2, r3
 8007594:	2b00      	cmp	r3, #0
 8007596:	f47f af2f 	bne.w	80073f8 <HAL_GPIO_DeInit+0x10>
  }
}
 800759a:	bf00      	nop
 800759c:	bf00      	nop
 800759e:	371c      	adds	r7, #28
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr
 80075a8:	40010000 	.word	0x40010000
 80075ac:	48000400 	.word	0x48000400
 80075b0:	48000800 	.word	0x48000800
 80075b4:	48000c00 	.word	0x48000c00
 80075b8:	48001000 	.word	0x48001000
 80075bc:	48001400 	.word	0x48001400
 80075c0:	48001800 	.word	0x48001800
 80075c4:	48001c00 	.word	0x48001c00
 80075c8:	40010400 	.word	0x40010400

080075cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80075cc:	b480      	push	{r7}
 80075ce:	b083      	sub	sp, #12
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
 80075d4:	460b      	mov	r3, r1
 80075d6:	807b      	strh	r3, [r7, #2]
 80075d8:	4613      	mov	r3, r2
 80075da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80075dc:	787b      	ldrb	r3, [r7, #1]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d003      	beq.n	80075ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80075e2:	887a      	ldrh	r2, [r7, #2]
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80075e8:	e002      	b.n	80075f0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80075ea:	887a      	ldrh	r2, [r7, #2]
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	629a      	str	r2, [r3, #40]	; 0x28
}
 80075f0:	bf00      	nop
 80075f2:	370c      	adds	r7, #12
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr

080075fc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80075fc:	b480      	push	{r7}
 80075fe:	b085      	sub	sp, #20
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	460b      	mov	r3, r1
 8007606:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	695b      	ldr	r3, [r3, #20]
 800760c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800760e:	887a      	ldrh	r2, [r7, #2]
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	4013      	ands	r3, r2
 8007614:	041a      	lsls	r2, r3, #16
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	43d9      	mvns	r1, r3
 800761a:	887b      	ldrh	r3, [r7, #2]
 800761c:	400b      	ands	r3, r1
 800761e:	431a      	orrs	r2, r3
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	619a      	str	r2, [r3, #24]
}
 8007624:	bf00      	nop
 8007626:	3714      	adds	r7, #20
 8007628:	46bd      	mov	sp, r7
 800762a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762e:	4770      	bx	lr

08007630 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b082      	sub	sp, #8
 8007634:	af00      	add	r7, sp, #0
 8007636:	4603      	mov	r3, r0
 8007638:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800763a:	4b08      	ldr	r3, [pc, #32]	; (800765c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800763c:	695a      	ldr	r2, [r3, #20]
 800763e:	88fb      	ldrh	r3, [r7, #6]
 8007640:	4013      	ands	r3, r2
 8007642:	2b00      	cmp	r3, #0
 8007644:	d006      	beq.n	8007654 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007646:	4a05      	ldr	r2, [pc, #20]	; (800765c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007648:	88fb      	ldrh	r3, [r7, #6]
 800764a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800764c:	88fb      	ldrh	r3, [r7, #6]
 800764e:	4618      	mov	r0, r3
 8007650:	f7fa fc66 	bl	8001f20 <HAL_GPIO_EXTI_Callback>
  }
}
 8007654:	bf00      	nop
 8007656:	3708      	adds	r7, #8
 8007658:	46bd      	mov	sp, r7
 800765a:	bd80      	pop	{r7, pc}
 800765c:	40010400 	.word	0x40010400

08007660 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b082      	sub	sp, #8
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d101      	bne.n	8007672 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800766e:	2301      	movs	r3, #1
 8007670:	e081      	b.n	8007776 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007678:	b2db      	uxtb	r3, r3
 800767a:	2b00      	cmp	r3, #0
 800767c:	d106      	bne.n	800768c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2200      	movs	r2, #0
 8007682:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f7fa faba 	bl	8001c00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2224      	movs	r2, #36	; 0x24
 8007690:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	681a      	ldr	r2, [r3, #0]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f022 0201 	bic.w	r2, r2, #1
 80076a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	685a      	ldr	r2, [r3, #4]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80076b0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	689a      	ldr	r2, [r3, #8]
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80076c0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	68db      	ldr	r3, [r3, #12]
 80076c6:	2b01      	cmp	r3, #1
 80076c8:	d107      	bne.n	80076da <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	689a      	ldr	r2, [r3, #8]
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80076d6:	609a      	str	r2, [r3, #8]
 80076d8:	e006      	b.n	80076e8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	689a      	ldr	r2, [r3, #8]
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80076e6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	68db      	ldr	r3, [r3, #12]
 80076ec:	2b02      	cmp	r3, #2
 80076ee:	d104      	bne.n	80076fa <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80076f8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	685b      	ldr	r3, [r3, #4]
 8007700:	687a      	ldr	r2, [r7, #4]
 8007702:	6812      	ldr	r2, [r2, #0]
 8007704:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007708:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800770c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	68da      	ldr	r2, [r3, #12]
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800771c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	691a      	ldr	r2, [r3, #16]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	695b      	ldr	r3, [r3, #20]
 8007726:	ea42 0103 	orr.w	r1, r2, r3
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	699b      	ldr	r3, [r3, #24]
 800772e:	021a      	lsls	r2, r3, #8
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	430a      	orrs	r2, r1
 8007736:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	69d9      	ldr	r1, [r3, #28]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6a1a      	ldr	r2, [r3, #32]
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	430a      	orrs	r2, r1
 8007746:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	681a      	ldr	r2, [r3, #0]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f042 0201 	orr.w	r2, r2, #1
 8007756:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2200      	movs	r2, #0
 800775c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2220      	movs	r2, #32
 8007762:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2200      	movs	r2, #0
 800776a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2200      	movs	r2, #0
 8007770:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8007774:	2300      	movs	r3, #0
}
 8007776:	4618      	mov	r0, r3
 8007778:	3708      	adds	r7, #8
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}

0800777e <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800777e:	b580      	push	{r7, lr}
 8007780:	b082      	sub	sp, #8
 8007782:	af00      	add	r7, sp, #0
 8007784:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d101      	bne.n	8007790 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800778c:	2301      	movs	r3, #1
 800778e:	e021      	b.n	80077d4 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2224      	movs	r2, #36	; 0x24
 8007794:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	681a      	ldr	r2, [r3, #0]
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f022 0201 	bic.w	r2, r2, #1
 80077a6:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80077a8:	6878      	ldr	r0, [r7, #4]
 80077aa:	f7fa faef 	bl	8001d8c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2200      	movs	r2, #0
 80077b2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2200      	movs	r2, #0
 80077b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2200      	movs	r2, #0
 80077c0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2200      	movs	r2, #0
 80077c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2200      	movs	r2, #0
 80077ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80077d2:	2300      	movs	r3, #0
}
 80077d4:	4618      	mov	r0, r3
 80077d6:	3708      	adds	r7, #8
 80077d8:	46bd      	mov	sp, r7
 80077da:	bd80      	pop	{r7, pc}

080077dc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b088      	sub	sp, #32
 80077e0:	af02      	add	r7, sp, #8
 80077e2:	60f8      	str	r0, [r7, #12]
 80077e4:	4608      	mov	r0, r1
 80077e6:	4611      	mov	r1, r2
 80077e8:	461a      	mov	r2, r3
 80077ea:	4603      	mov	r3, r0
 80077ec:	817b      	strh	r3, [r7, #10]
 80077ee:	460b      	mov	r3, r1
 80077f0:	813b      	strh	r3, [r7, #8]
 80077f2:	4613      	mov	r3, r2
 80077f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80077fc:	b2db      	uxtb	r3, r3
 80077fe:	2b20      	cmp	r3, #32
 8007800:	f040 80f9 	bne.w	80079f6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007804:	6a3b      	ldr	r3, [r7, #32]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d002      	beq.n	8007810 <HAL_I2C_Mem_Write+0x34>
 800780a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800780c:	2b00      	cmp	r3, #0
 800780e:	d105      	bne.n	800781c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007816:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8007818:	2301      	movs	r3, #1
 800781a:	e0ed      	b.n	80079f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007822:	2b01      	cmp	r3, #1
 8007824:	d101      	bne.n	800782a <HAL_I2C_Mem_Write+0x4e>
 8007826:	2302      	movs	r3, #2
 8007828:	e0e6      	b.n	80079f8 <HAL_I2C_Mem_Write+0x21c>
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	2201      	movs	r2, #1
 800782e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007832:	f7fe f8e5 	bl	8005a00 <HAL_GetTick>
 8007836:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007838:	697b      	ldr	r3, [r7, #20]
 800783a:	9300      	str	r3, [sp, #0]
 800783c:	2319      	movs	r3, #25
 800783e:	2201      	movs	r2, #1
 8007840:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007844:	68f8      	ldr	r0, [r7, #12]
 8007846:	f000 fbd9 	bl	8007ffc <I2C_WaitOnFlagUntilTimeout>
 800784a:	4603      	mov	r3, r0
 800784c:	2b00      	cmp	r3, #0
 800784e:	d001      	beq.n	8007854 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007850:	2301      	movs	r3, #1
 8007852:	e0d1      	b.n	80079f8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2221      	movs	r2, #33	; 0x21
 8007858:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	2240      	movs	r2, #64	; 0x40
 8007860:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	2200      	movs	r2, #0
 8007868:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	6a3a      	ldr	r2, [r7, #32]
 800786e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007874:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	2200      	movs	r2, #0
 800787a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800787c:	88f8      	ldrh	r0, [r7, #6]
 800787e:	893a      	ldrh	r2, [r7, #8]
 8007880:	8979      	ldrh	r1, [r7, #10]
 8007882:	697b      	ldr	r3, [r7, #20]
 8007884:	9301      	str	r3, [sp, #4]
 8007886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007888:	9300      	str	r3, [sp, #0]
 800788a:	4603      	mov	r3, r0
 800788c:	68f8      	ldr	r0, [r7, #12]
 800788e:	f000 fae9 	bl	8007e64 <I2C_RequestMemoryWrite>
 8007892:	4603      	mov	r3, r0
 8007894:	2b00      	cmp	r3, #0
 8007896:	d005      	beq.n	80078a4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	2200      	movs	r2, #0
 800789c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80078a0:	2301      	movs	r3, #1
 80078a2:	e0a9      	b.n	80079f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078a8:	b29b      	uxth	r3, r3
 80078aa:	2bff      	cmp	r3, #255	; 0xff
 80078ac:	d90e      	bls.n	80078cc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	22ff      	movs	r2, #255	; 0xff
 80078b2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078b8:	b2da      	uxtb	r2, r3
 80078ba:	8979      	ldrh	r1, [r7, #10]
 80078bc:	2300      	movs	r3, #0
 80078be:	9300      	str	r3, [sp, #0]
 80078c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80078c4:	68f8      	ldr	r0, [r7, #12]
 80078c6:	f000 fcbb 	bl	8008240 <I2C_TransferConfig>
 80078ca:	e00f      	b.n	80078ec <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078d0:	b29a      	uxth	r2, r3
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078da:	b2da      	uxtb	r2, r3
 80078dc:	8979      	ldrh	r1, [r7, #10]
 80078de:	2300      	movs	r3, #0
 80078e0:	9300      	str	r3, [sp, #0]
 80078e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80078e6:	68f8      	ldr	r0, [r7, #12]
 80078e8:	f000 fcaa 	bl	8008240 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80078ec:	697a      	ldr	r2, [r7, #20]
 80078ee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80078f0:	68f8      	ldr	r0, [r7, #12]
 80078f2:	f000 fbc3 	bl	800807c <I2C_WaitOnTXISFlagUntilTimeout>
 80078f6:	4603      	mov	r3, r0
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d001      	beq.n	8007900 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80078fc:	2301      	movs	r3, #1
 80078fe:	e07b      	b.n	80079f8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007904:	781a      	ldrb	r2, [r3, #0]
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007910:	1c5a      	adds	r2, r3, #1
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800791a:	b29b      	uxth	r3, r3
 800791c:	3b01      	subs	r3, #1
 800791e:	b29a      	uxth	r2, r3
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007928:	3b01      	subs	r3, #1
 800792a:	b29a      	uxth	r2, r3
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007934:	b29b      	uxth	r3, r3
 8007936:	2b00      	cmp	r3, #0
 8007938:	d034      	beq.n	80079a4 <HAL_I2C_Mem_Write+0x1c8>
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800793e:	2b00      	cmp	r3, #0
 8007940:	d130      	bne.n	80079a4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007942:	697b      	ldr	r3, [r7, #20]
 8007944:	9300      	str	r3, [sp, #0]
 8007946:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007948:	2200      	movs	r2, #0
 800794a:	2180      	movs	r1, #128	; 0x80
 800794c:	68f8      	ldr	r0, [r7, #12]
 800794e:	f000 fb55 	bl	8007ffc <I2C_WaitOnFlagUntilTimeout>
 8007952:	4603      	mov	r3, r0
 8007954:	2b00      	cmp	r3, #0
 8007956:	d001      	beq.n	800795c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007958:	2301      	movs	r3, #1
 800795a:	e04d      	b.n	80079f8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007960:	b29b      	uxth	r3, r3
 8007962:	2bff      	cmp	r3, #255	; 0xff
 8007964:	d90e      	bls.n	8007984 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	22ff      	movs	r2, #255	; 0xff
 800796a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007970:	b2da      	uxtb	r2, r3
 8007972:	8979      	ldrh	r1, [r7, #10]
 8007974:	2300      	movs	r3, #0
 8007976:	9300      	str	r3, [sp, #0]
 8007978:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800797c:	68f8      	ldr	r0, [r7, #12]
 800797e:	f000 fc5f 	bl	8008240 <I2C_TransferConfig>
 8007982:	e00f      	b.n	80079a4 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007988:	b29a      	uxth	r2, r3
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007992:	b2da      	uxtb	r2, r3
 8007994:	8979      	ldrh	r1, [r7, #10]
 8007996:	2300      	movs	r3, #0
 8007998:	9300      	str	r3, [sp, #0]
 800799a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800799e:	68f8      	ldr	r0, [r7, #12]
 80079a0:	f000 fc4e 	bl	8008240 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079a8:	b29b      	uxth	r3, r3
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d19e      	bne.n	80078ec <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80079ae:	697a      	ldr	r2, [r7, #20]
 80079b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80079b2:	68f8      	ldr	r0, [r7, #12]
 80079b4:	f000 fba2 	bl	80080fc <I2C_WaitOnSTOPFlagUntilTimeout>
 80079b8:	4603      	mov	r3, r0
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d001      	beq.n	80079c2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80079be:	2301      	movs	r3, #1
 80079c0:	e01a      	b.n	80079f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	2220      	movs	r2, #32
 80079c8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	6859      	ldr	r1, [r3, #4]
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681a      	ldr	r2, [r3, #0]
 80079d4:	4b0a      	ldr	r3, [pc, #40]	; (8007a00 <HAL_I2C_Mem_Write+0x224>)
 80079d6:	400b      	ands	r3, r1
 80079d8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	2220      	movs	r2, #32
 80079de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	2200      	movs	r2, #0
 80079e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	2200      	movs	r2, #0
 80079ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80079f2:	2300      	movs	r3, #0
 80079f4:	e000      	b.n	80079f8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80079f6:	2302      	movs	r3, #2
  }
}
 80079f8:	4618      	mov	r0, r3
 80079fa:	3718      	adds	r7, #24
 80079fc:	46bd      	mov	sp, r7
 80079fe:	bd80      	pop	{r7, pc}
 8007a00:	fe00e800 	.word	0xfe00e800

08007a04 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b088      	sub	sp, #32
 8007a08:	af02      	add	r7, sp, #8
 8007a0a:	60f8      	str	r0, [r7, #12]
 8007a0c:	4608      	mov	r0, r1
 8007a0e:	4611      	mov	r1, r2
 8007a10:	461a      	mov	r2, r3
 8007a12:	4603      	mov	r3, r0
 8007a14:	817b      	strh	r3, [r7, #10]
 8007a16:	460b      	mov	r3, r1
 8007a18:	813b      	strh	r3, [r7, #8]
 8007a1a:	4613      	mov	r3, r2
 8007a1c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007a24:	b2db      	uxtb	r3, r3
 8007a26:	2b20      	cmp	r3, #32
 8007a28:	f040 80fd 	bne.w	8007c26 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a2c:	6a3b      	ldr	r3, [r7, #32]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d002      	beq.n	8007a38 <HAL_I2C_Mem_Read+0x34>
 8007a32:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d105      	bne.n	8007a44 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007a3e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8007a40:	2301      	movs	r3, #1
 8007a42:	e0f1      	b.n	8007c28 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007a4a:	2b01      	cmp	r3, #1
 8007a4c:	d101      	bne.n	8007a52 <HAL_I2C_Mem_Read+0x4e>
 8007a4e:	2302      	movs	r3, #2
 8007a50:	e0ea      	b.n	8007c28 <HAL_I2C_Mem_Read+0x224>
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	2201      	movs	r2, #1
 8007a56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007a5a:	f7fd ffd1 	bl	8005a00 <HAL_GetTick>
 8007a5e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007a60:	697b      	ldr	r3, [r7, #20]
 8007a62:	9300      	str	r3, [sp, #0]
 8007a64:	2319      	movs	r3, #25
 8007a66:	2201      	movs	r2, #1
 8007a68:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007a6c:	68f8      	ldr	r0, [r7, #12]
 8007a6e:	f000 fac5 	bl	8007ffc <I2C_WaitOnFlagUntilTimeout>
 8007a72:	4603      	mov	r3, r0
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d001      	beq.n	8007a7c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8007a78:	2301      	movs	r3, #1
 8007a7a:	e0d5      	b.n	8007c28 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2222      	movs	r2, #34	; 0x22
 8007a80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	2240      	movs	r2, #64	; 0x40
 8007a88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	6a3a      	ldr	r2, [r7, #32]
 8007a96:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007a9c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007aa4:	88f8      	ldrh	r0, [r7, #6]
 8007aa6:	893a      	ldrh	r2, [r7, #8]
 8007aa8:	8979      	ldrh	r1, [r7, #10]
 8007aaa:	697b      	ldr	r3, [r7, #20]
 8007aac:	9301      	str	r3, [sp, #4]
 8007aae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ab0:	9300      	str	r3, [sp, #0]
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	68f8      	ldr	r0, [r7, #12]
 8007ab6:	f000 fa29 	bl	8007f0c <I2C_RequestMemoryRead>
 8007aba:	4603      	mov	r3, r0
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d005      	beq.n	8007acc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007ac8:	2301      	movs	r3, #1
 8007aca:	e0ad      	b.n	8007c28 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ad0:	b29b      	uxth	r3, r3
 8007ad2:	2bff      	cmp	r3, #255	; 0xff
 8007ad4:	d90e      	bls.n	8007af4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	22ff      	movs	r2, #255	; 0xff
 8007ada:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ae0:	b2da      	uxtb	r2, r3
 8007ae2:	8979      	ldrh	r1, [r7, #10]
 8007ae4:	4b52      	ldr	r3, [pc, #328]	; (8007c30 <HAL_I2C_Mem_Read+0x22c>)
 8007ae6:	9300      	str	r3, [sp, #0]
 8007ae8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007aec:	68f8      	ldr	r0, [r7, #12]
 8007aee:	f000 fba7 	bl	8008240 <I2C_TransferConfig>
 8007af2:	e00f      	b.n	8007b14 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007af8:	b29a      	uxth	r2, r3
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b02:	b2da      	uxtb	r2, r3
 8007b04:	8979      	ldrh	r1, [r7, #10]
 8007b06:	4b4a      	ldr	r3, [pc, #296]	; (8007c30 <HAL_I2C_Mem_Read+0x22c>)
 8007b08:	9300      	str	r3, [sp, #0]
 8007b0a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007b0e:	68f8      	ldr	r0, [r7, #12]
 8007b10:	f000 fb96 	bl	8008240 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8007b14:	697b      	ldr	r3, [r7, #20]
 8007b16:	9300      	str	r3, [sp, #0]
 8007b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	2104      	movs	r1, #4
 8007b1e:	68f8      	ldr	r0, [r7, #12]
 8007b20:	f000 fa6c 	bl	8007ffc <I2C_WaitOnFlagUntilTimeout>
 8007b24:	4603      	mov	r3, r0
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d001      	beq.n	8007b2e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	e07c      	b.n	8007c28 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b38:	b2d2      	uxtb	r2, r2
 8007b3a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b40:	1c5a      	adds	r2, r3, #1
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b4a:	3b01      	subs	r3, #1
 8007b4c:	b29a      	uxth	r2, r3
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b56:	b29b      	uxth	r3, r3
 8007b58:	3b01      	subs	r3, #1
 8007b5a:	b29a      	uxth	r2, r3
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b64:	b29b      	uxth	r3, r3
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d034      	beq.n	8007bd4 <HAL_I2C_Mem_Read+0x1d0>
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d130      	bne.n	8007bd4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007b72:	697b      	ldr	r3, [r7, #20]
 8007b74:	9300      	str	r3, [sp, #0]
 8007b76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b78:	2200      	movs	r2, #0
 8007b7a:	2180      	movs	r1, #128	; 0x80
 8007b7c:	68f8      	ldr	r0, [r7, #12]
 8007b7e:	f000 fa3d 	bl	8007ffc <I2C_WaitOnFlagUntilTimeout>
 8007b82:	4603      	mov	r3, r0
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d001      	beq.n	8007b8c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8007b88:	2301      	movs	r3, #1
 8007b8a:	e04d      	b.n	8007c28 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b90:	b29b      	uxth	r3, r3
 8007b92:	2bff      	cmp	r3, #255	; 0xff
 8007b94:	d90e      	bls.n	8007bb4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	22ff      	movs	r2, #255	; 0xff
 8007b9a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ba0:	b2da      	uxtb	r2, r3
 8007ba2:	8979      	ldrh	r1, [r7, #10]
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	9300      	str	r3, [sp, #0]
 8007ba8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007bac:	68f8      	ldr	r0, [r7, #12]
 8007bae:	f000 fb47 	bl	8008240 <I2C_TransferConfig>
 8007bb2:	e00f      	b.n	8007bd4 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bb8:	b29a      	uxth	r2, r3
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bc2:	b2da      	uxtb	r2, r3
 8007bc4:	8979      	ldrh	r1, [r7, #10]
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	9300      	str	r3, [sp, #0]
 8007bca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007bce:	68f8      	ldr	r0, [r7, #12]
 8007bd0:	f000 fb36 	bl	8008240 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bd8:	b29b      	uxth	r3, r3
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d19a      	bne.n	8007b14 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007bde:	697a      	ldr	r2, [r7, #20]
 8007be0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007be2:	68f8      	ldr	r0, [r7, #12]
 8007be4:	f000 fa8a 	bl	80080fc <I2C_WaitOnSTOPFlagUntilTimeout>
 8007be8:	4603      	mov	r3, r0
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d001      	beq.n	8007bf2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8007bee:	2301      	movs	r3, #1
 8007bf0:	e01a      	b.n	8007c28 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	2220      	movs	r2, #32
 8007bf8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	6859      	ldr	r1, [r3, #4]
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681a      	ldr	r2, [r3, #0]
 8007c04:	4b0b      	ldr	r3, [pc, #44]	; (8007c34 <HAL_I2C_Mem_Read+0x230>)
 8007c06:	400b      	ands	r3, r1
 8007c08:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	2220      	movs	r2, #32
 8007c0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	2200      	movs	r2, #0
 8007c16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007c22:	2300      	movs	r3, #0
 8007c24:	e000      	b.n	8007c28 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8007c26:	2302      	movs	r3, #2
  }
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	3718      	adds	r7, #24
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bd80      	pop	{r7, pc}
 8007c30:	80002400 	.word	0x80002400
 8007c34:	fe00e800 	.word	0xfe00e800

08007c38 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b08a      	sub	sp, #40	; 0x28
 8007c3c:	af02      	add	r7, sp, #8
 8007c3e:	60f8      	str	r0, [r7, #12]
 8007c40:	607a      	str	r2, [r7, #4]
 8007c42:	603b      	str	r3, [r7, #0]
 8007c44:	460b      	mov	r3, r1
 8007c46:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8007c48:	2300      	movs	r3, #0
 8007c4a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007c52:	b2db      	uxtb	r3, r3
 8007c54:	2b20      	cmp	r3, #32
 8007c56:	f040 80f1 	bne.w	8007e3c <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	699b      	ldr	r3, [r3, #24]
 8007c60:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007c64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c68:	d101      	bne.n	8007c6e <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8007c6a:	2302      	movs	r3, #2
 8007c6c:	e0e7      	b.n	8007e3e <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007c74:	2b01      	cmp	r3, #1
 8007c76:	d101      	bne.n	8007c7c <HAL_I2C_IsDeviceReady+0x44>
 8007c78:	2302      	movs	r3, #2
 8007c7a:	e0e0      	b.n	8007e3e <HAL_I2C_IsDeviceReady+0x206>
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	2201      	movs	r2, #1
 8007c80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	2224      	movs	r2, #36	; 0x24
 8007c88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	2200      	movs	r2, #0
 8007c90:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	68db      	ldr	r3, [r3, #12]
 8007c96:	2b01      	cmp	r3, #1
 8007c98:	d107      	bne.n	8007caa <HAL_I2C_IsDeviceReady+0x72>
 8007c9a:	897b      	ldrh	r3, [r7, #10]
 8007c9c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ca0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007ca4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007ca8:	e004      	b.n	8007cb4 <HAL_I2C_IsDeviceReady+0x7c>
 8007caa:	897b      	ldrh	r3, [r7, #10]
 8007cac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007cb0:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8007cb4:	68fa      	ldr	r2, [r7, #12]
 8007cb6:	6812      	ldr	r2, [r2, #0]
 8007cb8:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8007cba:	f7fd fea1 	bl	8005a00 <HAL_GetTick>
 8007cbe:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	699b      	ldr	r3, [r3, #24]
 8007cc6:	f003 0320 	and.w	r3, r3, #32
 8007cca:	2b20      	cmp	r3, #32
 8007ccc:	bf0c      	ite	eq
 8007cce:	2301      	moveq	r3, #1
 8007cd0:	2300      	movne	r3, #0
 8007cd2:	b2db      	uxtb	r3, r3
 8007cd4:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	699b      	ldr	r3, [r3, #24]
 8007cdc:	f003 0310 	and.w	r3, r3, #16
 8007ce0:	2b10      	cmp	r3, #16
 8007ce2:	bf0c      	ite	eq
 8007ce4:	2301      	moveq	r3, #1
 8007ce6:	2300      	movne	r3, #0
 8007ce8:	b2db      	uxtb	r3, r3
 8007cea:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8007cec:	e034      	b.n	8007d58 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cf4:	d01a      	beq.n	8007d2c <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007cf6:	f7fd fe83 	bl	8005a00 <HAL_GetTick>
 8007cfa:	4602      	mov	r2, r0
 8007cfc:	69bb      	ldr	r3, [r7, #24]
 8007cfe:	1ad3      	subs	r3, r2, r3
 8007d00:	683a      	ldr	r2, [r7, #0]
 8007d02:	429a      	cmp	r2, r3
 8007d04:	d302      	bcc.n	8007d0c <HAL_I2C_IsDeviceReady+0xd4>
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d10f      	bne.n	8007d2c <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	2220      	movs	r2, #32
 8007d10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d18:	f043 0220 	orr.w	r2, r3, #32
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2200      	movs	r2, #0
 8007d24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8007d28:	2301      	movs	r3, #1
 8007d2a:	e088      	b.n	8007e3e <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	699b      	ldr	r3, [r3, #24]
 8007d32:	f003 0320 	and.w	r3, r3, #32
 8007d36:	2b20      	cmp	r3, #32
 8007d38:	bf0c      	ite	eq
 8007d3a:	2301      	moveq	r3, #1
 8007d3c:	2300      	movne	r3, #0
 8007d3e:	b2db      	uxtb	r3, r3
 8007d40:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	699b      	ldr	r3, [r3, #24]
 8007d48:	f003 0310 	and.w	r3, r3, #16
 8007d4c:	2b10      	cmp	r3, #16
 8007d4e:	bf0c      	ite	eq
 8007d50:	2301      	moveq	r3, #1
 8007d52:	2300      	movne	r3, #0
 8007d54:	b2db      	uxtb	r3, r3
 8007d56:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8007d58:	7ffb      	ldrb	r3, [r7, #31]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d102      	bne.n	8007d64 <HAL_I2C_IsDeviceReady+0x12c>
 8007d5e:	7fbb      	ldrb	r3, [r7, #30]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d0c4      	beq.n	8007cee <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	699b      	ldr	r3, [r3, #24]
 8007d6a:	f003 0310 	and.w	r3, r3, #16
 8007d6e:	2b10      	cmp	r3, #16
 8007d70:	d01a      	beq.n	8007da8 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8007d72:	69bb      	ldr	r3, [r7, #24]
 8007d74:	9300      	str	r3, [sp, #0]
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	2120      	movs	r1, #32
 8007d7c:	68f8      	ldr	r0, [r7, #12]
 8007d7e:	f000 f93d 	bl	8007ffc <I2C_WaitOnFlagUntilTimeout>
 8007d82:	4603      	mov	r3, r0
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d001      	beq.n	8007d8c <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8007d88:	2301      	movs	r3, #1
 8007d8a:	e058      	b.n	8007e3e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	2220      	movs	r2, #32
 8007d92:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2220      	movs	r2, #32
 8007d98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8007da4:	2300      	movs	r3, #0
 8007da6:	e04a      	b.n	8007e3e <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8007da8:	69bb      	ldr	r3, [r7, #24]
 8007daa:	9300      	str	r3, [sp, #0]
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	2200      	movs	r2, #0
 8007db0:	2120      	movs	r1, #32
 8007db2:	68f8      	ldr	r0, [r7, #12]
 8007db4:	f000 f922 	bl	8007ffc <I2C_WaitOnFlagUntilTimeout>
 8007db8:	4603      	mov	r3, r0
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d001      	beq.n	8007dc2 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	e03d      	b.n	8007e3e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	2210      	movs	r2, #16
 8007dc8:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	2220      	movs	r2, #32
 8007dd0:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8007dd2:	697b      	ldr	r3, [r7, #20]
 8007dd4:	687a      	ldr	r2, [r7, #4]
 8007dd6:	429a      	cmp	r2, r3
 8007dd8:	d118      	bne.n	8007e0c <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	685a      	ldr	r2, [r3, #4]
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007de8:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8007dea:	69bb      	ldr	r3, [r7, #24]
 8007dec:	9300      	str	r3, [sp, #0]
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	2200      	movs	r2, #0
 8007df2:	2120      	movs	r1, #32
 8007df4:	68f8      	ldr	r0, [r7, #12]
 8007df6:	f000 f901 	bl	8007ffc <I2C_WaitOnFlagUntilTimeout>
 8007dfa:	4603      	mov	r3, r0
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d001      	beq.n	8007e04 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8007e00:	2301      	movs	r3, #1
 8007e02:	e01c      	b.n	8007e3e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	2220      	movs	r2, #32
 8007e0a:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8007e0c:	697b      	ldr	r3, [r7, #20]
 8007e0e:	3301      	adds	r3, #1
 8007e10:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8007e12:	697b      	ldr	r3, [r7, #20]
 8007e14:	687a      	ldr	r2, [r7, #4]
 8007e16:	429a      	cmp	r2, r3
 8007e18:	f63f af3b 	bhi.w	8007c92 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	2220      	movs	r2, #32
 8007e20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e28:	f043 0220 	orr.w	r2, r3, #32
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	2200      	movs	r2, #0
 8007e34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8007e38:	2301      	movs	r3, #1
 8007e3a:	e000      	b.n	8007e3e <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8007e3c:	2302      	movs	r3, #2
  }
}
 8007e3e:	4618      	mov	r0, r3
 8007e40:	3720      	adds	r7, #32
 8007e42:	46bd      	mov	sp, r7
 8007e44:	bd80      	pop	{r7, pc}

08007e46 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8007e46:	b480      	push	{r7}
 8007e48:	b083      	sub	sp, #12
 8007e4a:	af00      	add	r7, sp, #0
 8007e4c:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007e54:	b2db      	uxtb	r3, r3
}
 8007e56:	4618      	mov	r0, r3
 8007e58:	370c      	adds	r7, #12
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e60:	4770      	bx	lr
	...

08007e64 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b086      	sub	sp, #24
 8007e68:	af02      	add	r7, sp, #8
 8007e6a:	60f8      	str	r0, [r7, #12]
 8007e6c:	4608      	mov	r0, r1
 8007e6e:	4611      	mov	r1, r2
 8007e70:	461a      	mov	r2, r3
 8007e72:	4603      	mov	r3, r0
 8007e74:	817b      	strh	r3, [r7, #10]
 8007e76:	460b      	mov	r3, r1
 8007e78:	813b      	strh	r3, [r7, #8]
 8007e7a:	4613      	mov	r3, r2
 8007e7c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007e7e:	88fb      	ldrh	r3, [r7, #6]
 8007e80:	b2da      	uxtb	r2, r3
 8007e82:	8979      	ldrh	r1, [r7, #10]
 8007e84:	4b20      	ldr	r3, [pc, #128]	; (8007f08 <I2C_RequestMemoryWrite+0xa4>)
 8007e86:	9300      	str	r3, [sp, #0]
 8007e88:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007e8c:	68f8      	ldr	r0, [r7, #12]
 8007e8e:	f000 f9d7 	bl	8008240 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e92:	69fa      	ldr	r2, [r7, #28]
 8007e94:	69b9      	ldr	r1, [r7, #24]
 8007e96:	68f8      	ldr	r0, [r7, #12]
 8007e98:	f000 f8f0 	bl	800807c <I2C_WaitOnTXISFlagUntilTimeout>
 8007e9c:	4603      	mov	r3, r0
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d001      	beq.n	8007ea6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	e02c      	b.n	8007f00 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007ea6:	88fb      	ldrh	r3, [r7, #6]
 8007ea8:	2b01      	cmp	r3, #1
 8007eaa:	d105      	bne.n	8007eb8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007eac:	893b      	ldrh	r3, [r7, #8]
 8007eae:	b2da      	uxtb	r2, r3
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	629a      	str	r2, [r3, #40]	; 0x28
 8007eb6:	e015      	b.n	8007ee4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007eb8:	893b      	ldrh	r3, [r7, #8]
 8007eba:	0a1b      	lsrs	r3, r3, #8
 8007ebc:	b29b      	uxth	r3, r3
 8007ebe:	b2da      	uxtb	r2, r3
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ec6:	69fa      	ldr	r2, [r7, #28]
 8007ec8:	69b9      	ldr	r1, [r7, #24]
 8007eca:	68f8      	ldr	r0, [r7, #12]
 8007ecc:	f000 f8d6 	bl	800807c <I2C_WaitOnTXISFlagUntilTimeout>
 8007ed0:	4603      	mov	r3, r0
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d001      	beq.n	8007eda <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	e012      	b.n	8007f00 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007eda:	893b      	ldrh	r3, [r7, #8]
 8007edc:	b2da      	uxtb	r2, r3
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007ee4:	69fb      	ldr	r3, [r7, #28]
 8007ee6:	9300      	str	r3, [sp, #0]
 8007ee8:	69bb      	ldr	r3, [r7, #24]
 8007eea:	2200      	movs	r2, #0
 8007eec:	2180      	movs	r1, #128	; 0x80
 8007eee:	68f8      	ldr	r0, [r7, #12]
 8007ef0:	f000 f884 	bl	8007ffc <I2C_WaitOnFlagUntilTimeout>
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d001      	beq.n	8007efe <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007efa:	2301      	movs	r3, #1
 8007efc:	e000      	b.n	8007f00 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007efe:	2300      	movs	r3, #0
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	3710      	adds	r7, #16
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}
 8007f08:	80002000 	.word	0x80002000

08007f0c <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b086      	sub	sp, #24
 8007f10:	af02      	add	r7, sp, #8
 8007f12:	60f8      	str	r0, [r7, #12]
 8007f14:	4608      	mov	r0, r1
 8007f16:	4611      	mov	r1, r2
 8007f18:	461a      	mov	r2, r3
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	817b      	strh	r3, [r7, #10]
 8007f1e:	460b      	mov	r3, r1
 8007f20:	813b      	strh	r3, [r7, #8]
 8007f22:	4613      	mov	r3, r2
 8007f24:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007f26:	88fb      	ldrh	r3, [r7, #6]
 8007f28:	b2da      	uxtb	r2, r3
 8007f2a:	8979      	ldrh	r1, [r7, #10]
 8007f2c:	4b20      	ldr	r3, [pc, #128]	; (8007fb0 <I2C_RequestMemoryRead+0xa4>)
 8007f2e:	9300      	str	r3, [sp, #0]
 8007f30:	2300      	movs	r3, #0
 8007f32:	68f8      	ldr	r0, [r7, #12]
 8007f34:	f000 f984 	bl	8008240 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f38:	69fa      	ldr	r2, [r7, #28]
 8007f3a:	69b9      	ldr	r1, [r7, #24]
 8007f3c:	68f8      	ldr	r0, [r7, #12]
 8007f3e:	f000 f89d 	bl	800807c <I2C_WaitOnTXISFlagUntilTimeout>
 8007f42:	4603      	mov	r3, r0
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d001      	beq.n	8007f4c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8007f48:	2301      	movs	r3, #1
 8007f4a:	e02c      	b.n	8007fa6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007f4c:	88fb      	ldrh	r3, [r7, #6]
 8007f4e:	2b01      	cmp	r3, #1
 8007f50:	d105      	bne.n	8007f5e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007f52:	893b      	ldrh	r3, [r7, #8]
 8007f54:	b2da      	uxtb	r2, r3
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	629a      	str	r2, [r3, #40]	; 0x28
 8007f5c:	e015      	b.n	8007f8a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007f5e:	893b      	ldrh	r3, [r7, #8]
 8007f60:	0a1b      	lsrs	r3, r3, #8
 8007f62:	b29b      	uxth	r3, r3
 8007f64:	b2da      	uxtb	r2, r3
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f6c:	69fa      	ldr	r2, [r7, #28]
 8007f6e:	69b9      	ldr	r1, [r7, #24]
 8007f70:	68f8      	ldr	r0, [r7, #12]
 8007f72:	f000 f883 	bl	800807c <I2C_WaitOnTXISFlagUntilTimeout>
 8007f76:	4603      	mov	r3, r0
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d001      	beq.n	8007f80 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	e012      	b.n	8007fa6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007f80:	893b      	ldrh	r3, [r7, #8]
 8007f82:	b2da      	uxtb	r2, r3
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007f8a:	69fb      	ldr	r3, [r7, #28]
 8007f8c:	9300      	str	r3, [sp, #0]
 8007f8e:	69bb      	ldr	r3, [r7, #24]
 8007f90:	2200      	movs	r2, #0
 8007f92:	2140      	movs	r1, #64	; 0x40
 8007f94:	68f8      	ldr	r0, [r7, #12]
 8007f96:	f000 f831 	bl	8007ffc <I2C_WaitOnFlagUntilTimeout>
 8007f9a:	4603      	mov	r3, r0
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d001      	beq.n	8007fa4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	e000      	b.n	8007fa6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007fa4:	2300      	movs	r3, #0
}
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	3710      	adds	r7, #16
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}
 8007fae:	bf00      	nop
 8007fb0:	80002000 	.word	0x80002000

08007fb4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b083      	sub	sp, #12
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	699b      	ldr	r3, [r3, #24]
 8007fc2:	f003 0302 	and.w	r3, r3, #2
 8007fc6:	2b02      	cmp	r3, #2
 8007fc8:	d103      	bne.n	8007fd2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	699b      	ldr	r3, [r3, #24]
 8007fd8:	f003 0301 	and.w	r3, r3, #1
 8007fdc:	2b01      	cmp	r3, #1
 8007fde:	d007      	beq.n	8007ff0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	699a      	ldr	r2, [r3, #24]
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f042 0201 	orr.w	r2, r2, #1
 8007fee:	619a      	str	r2, [r3, #24]
  }
}
 8007ff0:	bf00      	nop
 8007ff2:	370c      	adds	r7, #12
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffa:	4770      	bx	lr

08007ffc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b084      	sub	sp, #16
 8008000:	af00      	add	r7, sp, #0
 8008002:	60f8      	str	r0, [r7, #12]
 8008004:	60b9      	str	r1, [r7, #8]
 8008006:	603b      	str	r3, [r7, #0]
 8008008:	4613      	mov	r3, r2
 800800a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800800c:	e022      	b.n	8008054 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008014:	d01e      	beq.n	8008054 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008016:	f7fd fcf3 	bl	8005a00 <HAL_GetTick>
 800801a:	4602      	mov	r2, r0
 800801c:	69bb      	ldr	r3, [r7, #24]
 800801e:	1ad3      	subs	r3, r2, r3
 8008020:	683a      	ldr	r2, [r7, #0]
 8008022:	429a      	cmp	r2, r3
 8008024:	d302      	bcc.n	800802c <I2C_WaitOnFlagUntilTimeout+0x30>
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d113      	bne.n	8008054 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008030:	f043 0220 	orr.w	r2, r3, #32
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	2220      	movs	r2, #32
 800803c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	2200      	movs	r2, #0
 8008044:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	2200      	movs	r2, #0
 800804c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8008050:	2301      	movs	r3, #1
 8008052:	e00f      	b.n	8008074 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	699a      	ldr	r2, [r3, #24]
 800805a:	68bb      	ldr	r3, [r7, #8]
 800805c:	4013      	ands	r3, r2
 800805e:	68ba      	ldr	r2, [r7, #8]
 8008060:	429a      	cmp	r2, r3
 8008062:	bf0c      	ite	eq
 8008064:	2301      	moveq	r3, #1
 8008066:	2300      	movne	r3, #0
 8008068:	b2db      	uxtb	r3, r3
 800806a:	461a      	mov	r2, r3
 800806c:	79fb      	ldrb	r3, [r7, #7]
 800806e:	429a      	cmp	r2, r3
 8008070:	d0cd      	beq.n	800800e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008072:	2300      	movs	r3, #0
}
 8008074:	4618      	mov	r0, r3
 8008076:	3710      	adds	r7, #16
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}

0800807c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b084      	sub	sp, #16
 8008080:	af00      	add	r7, sp, #0
 8008082:	60f8      	str	r0, [r7, #12]
 8008084:	60b9      	str	r1, [r7, #8]
 8008086:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008088:	e02c      	b.n	80080e4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800808a:	687a      	ldr	r2, [r7, #4]
 800808c:	68b9      	ldr	r1, [r7, #8]
 800808e:	68f8      	ldr	r0, [r7, #12]
 8008090:	f000 f870 	bl	8008174 <I2C_IsAcknowledgeFailed>
 8008094:	4603      	mov	r3, r0
 8008096:	2b00      	cmp	r3, #0
 8008098:	d001      	beq.n	800809e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800809a:	2301      	movs	r3, #1
 800809c:	e02a      	b.n	80080f4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080a4:	d01e      	beq.n	80080e4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80080a6:	f7fd fcab 	bl	8005a00 <HAL_GetTick>
 80080aa:	4602      	mov	r2, r0
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	1ad3      	subs	r3, r2, r3
 80080b0:	68ba      	ldr	r2, [r7, #8]
 80080b2:	429a      	cmp	r2, r3
 80080b4:	d302      	bcc.n	80080bc <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d113      	bne.n	80080e4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080c0:	f043 0220 	orr.w	r2, r3, #32
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	2220      	movs	r2, #32
 80080cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	2200      	movs	r2, #0
 80080d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	2200      	movs	r2, #0
 80080dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80080e0:	2301      	movs	r3, #1
 80080e2:	e007      	b.n	80080f4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	699b      	ldr	r3, [r3, #24]
 80080ea:	f003 0302 	and.w	r3, r3, #2
 80080ee:	2b02      	cmp	r3, #2
 80080f0:	d1cb      	bne.n	800808a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80080f2:	2300      	movs	r3, #0
}
 80080f4:	4618      	mov	r0, r3
 80080f6:	3710      	adds	r7, #16
 80080f8:	46bd      	mov	sp, r7
 80080fa:	bd80      	pop	{r7, pc}

080080fc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b084      	sub	sp, #16
 8008100:	af00      	add	r7, sp, #0
 8008102:	60f8      	str	r0, [r7, #12]
 8008104:	60b9      	str	r1, [r7, #8]
 8008106:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008108:	e028      	b.n	800815c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800810a:	687a      	ldr	r2, [r7, #4]
 800810c:	68b9      	ldr	r1, [r7, #8]
 800810e:	68f8      	ldr	r0, [r7, #12]
 8008110:	f000 f830 	bl	8008174 <I2C_IsAcknowledgeFailed>
 8008114:	4603      	mov	r3, r0
 8008116:	2b00      	cmp	r3, #0
 8008118:	d001      	beq.n	800811e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800811a:	2301      	movs	r3, #1
 800811c:	e026      	b.n	800816c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800811e:	f7fd fc6f 	bl	8005a00 <HAL_GetTick>
 8008122:	4602      	mov	r2, r0
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	1ad3      	subs	r3, r2, r3
 8008128:	68ba      	ldr	r2, [r7, #8]
 800812a:	429a      	cmp	r2, r3
 800812c:	d302      	bcc.n	8008134 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d113      	bne.n	800815c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008138:	f043 0220 	orr.w	r2, r3, #32
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	2220      	movs	r2, #32
 8008144:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	2200      	movs	r2, #0
 800814c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	2200      	movs	r2, #0
 8008154:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8008158:	2301      	movs	r3, #1
 800815a:	e007      	b.n	800816c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	699b      	ldr	r3, [r3, #24]
 8008162:	f003 0320 	and.w	r3, r3, #32
 8008166:	2b20      	cmp	r3, #32
 8008168:	d1cf      	bne.n	800810a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800816a:	2300      	movs	r3, #0
}
 800816c:	4618      	mov	r0, r3
 800816e:	3710      	adds	r7, #16
 8008170:	46bd      	mov	sp, r7
 8008172:	bd80      	pop	{r7, pc}

08008174 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b084      	sub	sp, #16
 8008178:	af00      	add	r7, sp, #0
 800817a:	60f8      	str	r0, [r7, #12]
 800817c:	60b9      	str	r1, [r7, #8]
 800817e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	699b      	ldr	r3, [r3, #24]
 8008186:	f003 0310 	and.w	r3, r3, #16
 800818a:	2b10      	cmp	r3, #16
 800818c:	d151      	bne.n	8008232 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800818e:	e022      	b.n	80081d6 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008196:	d01e      	beq.n	80081d6 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008198:	f7fd fc32 	bl	8005a00 <HAL_GetTick>
 800819c:	4602      	mov	r2, r0
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	1ad3      	subs	r3, r2, r3
 80081a2:	68ba      	ldr	r2, [r7, #8]
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d302      	bcc.n	80081ae <I2C_IsAcknowledgeFailed+0x3a>
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d113      	bne.n	80081d6 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081b2:	f043 0220 	orr.w	r2, r3, #32
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	2220      	movs	r2, #32
 80081be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	2200      	movs	r2, #0
 80081c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2200      	movs	r2, #0
 80081ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80081d2:	2301      	movs	r3, #1
 80081d4:	e02e      	b.n	8008234 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	699b      	ldr	r3, [r3, #24]
 80081dc:	f003 0320 	and.w	r3, r3, #32
 80081e0:	2b20      	cmp	r3, #32
 80081e2:	d1d5      	bne.n	8008190 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	2210      	movs	r2, #16
 80081ea:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	2220      	movs	r2, #32
 80081f2:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80081f4:	68f8      	ldr	r0, [r7, #12]
 80081f6:	f7ff fedd 	bl	8007fb4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	6859      	ldr	r1, [r3, #4]
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681a      	ldr	r2, [r3, #0]
 8008204:	4b0d      	ldr	r3, [pc, #52]	; (800823c <I2C_IsAcknowledgeFailed+0xc8>)
 8008206:	400b      	ands	r3, r1
 8008208:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800820e:	f043 0204 	orr.w	r2, r3, #4
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	2220      	movs	r2, #32
 800821a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	2200      	movs	r2, #0
 8008222:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	2200      	movs	r2, #0
 800822a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800822e:	2301      	movs	r3, #1
 8008230:	e000      	b.n	8008234 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8008232:	2300      	movs	r3, #0
}
 8008234:	4618      	mov	r0, r3
 8008236:	3710      	adds	r7, #16
 8008238:	46bd      	mov	sp, r7
 800823a:	bd80      	pop	{r7, pc}
 800823c:	fe00e800 	.word	0xfe00e800

08008240 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008240:	b480      	push	{r7}
 8008242:	b085      	sub	sp, #20
 8008244:	af00      	add	r7, sp, #0
 8008246:	60f8      	str	r0, [r7, #12]
 8008248:	607b      	str	r3, [r7, #4]
 800824a:	460b      	mov	r3, r1
 800824c:	817b      	strh	r3, [r7, #10]
 800824e:	4613      	mov	r3, r2
 8008250:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	685a      	ldr	r2, [r3, #4]
 8008258:	69bb      	ldr	r3, [r7, #24]
 800825a:	0d5b      	lsrs	r3, r3, #21
 800825c:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8008260:	4b0d      	ldr	r3, [pc, #52]	; (8008298 <I2C_TransferConfig+0x58>)
 8008262:	430b      	orrs	r3, r1
 8008264:	43db      	mvns	r3, r3
 8008266:	ea02 0103 	and.w	r1, r2, r3
 800826a:	897b      	ldrh	r3, [r7, #10]
 800826c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008270:	7a7b      	ldrb	r3, [r7, #9]
 8008272:	041b      	lsls	r3, r3, #16
 8008274:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008278:	431a      	orrs	r2, r3
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	431a      	orrs	r2, r3
 800827e:	69bb      	ldr	r3, [r7, #24]
 8008280:	431a      	orrs	r2, r3
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	430a      	orrs	r2, r1
 8008288:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800828a:	bf00      	nop
 800828c:	3714      	adds	r7, #20
 800828e:	46bd      	mov	sp, r7
 8008290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008294:	4770      	bx	lr
 8008296:	bf00      	nop
 8008298:	03ff63ff 	.word	0x03ff63ff

0800829c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800829c:	b480      	push	{r7}
 800829e:	b083      	sub	sp, #12
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
 80082a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80082ac:	b2db      	uxtb	r3, r3
 80082ae:	2b20      	cmp	r3, #32
 80082b0:	d138      	bne.n	8008324 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80082b8:	2b01      	cmp	r3, #1
 80082ba:	d101      	bne.n	80082c0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80082bc:	2302      	movs	r3, #2
 80082be:	e032      	b.n	8008326 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2201      	movs	r2, #1
 80082c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2224      	movs	r2, #36	; 0x24
 80082cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	681a      	ldr	r2, [r3, #0]
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f022 0201 	bic.w	r2, r2, #1
 80082de:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	681a      	ldr	r2, [r3, #0]
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80082ee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	6819      	ldr	r1, [r3, #0]
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	683a      	ldr	r2, [r7, #0]
 80082fc:	430a      	orrs	r2, r1
 80082fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	681a      	ldr	r2, [r3, #0]
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f042 0201 	orr.w	r2, r2, #1
 800830e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2220      	movs	r2, #32
 8008314:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2200      	movs	r2, #0
 800831c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008320:	2300      	movs	r3, #0
 8008322:	e000      	b.n	8008326 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008324:	2302      	movs	r3, #2
  }
}
 8008326:	4618      	mov	r0, r3
 8008328:	370c      	adds	r7, #12
 800832a:	46bd      	mov	sp, r7
 800832c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008330:	4770      	bx	lr

08008332 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008332:	b480      	push	{r7}
 8008334:	b085      	sub	sp, #20
 8008336:	af00      	add	r7, sp, #0
 8008338:	6078      	str	r0, [r7, #4]
 800833a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008342:	b2db      	uxtb	r3, r3
 8008344:	2b20      	cmp	r3, #32
 8008346:	d139      	bne.n	80083bc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800834e:	2b01      	cmp	r3, #1
 8008350:	d101      	bne.n	8008356 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008352:	2302      	movs	r3, #2
 8008354:	e033      	b.n	80083be <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2201      	movs	r2, #1
 800835a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	2224      	movs	r2, #36	; 0x24
 8008362:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	681a      	ldr	r2, [r3, #0]
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f022 0201 	bic.w	r2, r2, #1
 8008374:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008384:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	021b      	lsls	r3, r3, #8
 800838a:	68fa      	ldr	r2, [r7, #12]
 800838c:	4313      	orrs	r3, r2
 800838e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	68fa      	ldr	r2, [r7, #12]
 8008396:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	681a      	ldr	r2, [r3, #0]
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f042 0201 	orr.w	r2, r2, #1
 80083a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2220      	movs	r2, #32
 80083ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2200      	movs	r2, #0
 80083b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80083b8:	2300      	movs	r3, #0
 80083ba:	e000      	b.n	80083be <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80083bc:	2302      	movs	r3, #2
  }
}
 80083be:	4618      	mov	r0, r3
 80083c0:	3714      	adds	r7, #20
 80083c2:	46bd      	mov	sp, r7
 80083c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c8:	4770      	bx	lr
	...

080083cc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80083cc:	b480      	push	{r7}
 80083ce:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80083d0:	4b04      	ldr	r3, [pc, #16]	; (80083e4 <HAL_PWREx_GetVoltageRange+0x18>)
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80083d8:	4618      	mov	r0, r3
 80083da:	46bd      	mov	sp, r7
 80083dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e0:	4770      	bx	lr
 80083e2:	bf00      	nop
 80083e4:	40007000 	.word	0x40007000

080083e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b085      	sub	sp, #20
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80083f6:	d130      	bne.n	800845a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80083f8:	4b23      	ldr	r3, [pc, #140]	; (8008488 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008400:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008404:	d038      	beq.n	8008478 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008406:	4b20      	ldr	r3, [pc, #128]	; (8008488 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800840e:	4a1e      	ldr	r2, [pc, #120]	; (8008488 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008410:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008414:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008416:	4b1d      	ldr	r3, [pc, #116]	; (800848c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	2232      	movs	r2, #50	; 0x32
 800841c:	fb02 f303 	mul.w	r3, r2, r3
 8008420:	4a1b      	ldr	r2, [pc, #108]	; (8008490 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8008422:	fba2 2303 	umull	r2, r3, r2, r3
 8008426:	0c9b      	lsrs	r3, r3, #18
 8008428:	3301      	adds	r3, #1
 800842a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800842c:	e002      	b.n	8008434 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	3b01      	subs	r3, #1
 8008432:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008434:	4b14      	ldr	r3, [pc, #80]	; (8008488 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008436:	695b      	ldr	r3, [r3, #20]
 8008438:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800843c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008440:	d102      	bne.n	8008448 <HAL_PWREx_ControlVoltageScaling+0x60>
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d1f2      	bne.n	800842e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008448:	4b0f      	ldr	r3, [pc, #60]	; (8008488 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800844a:	695b      	ldr	r3, [r3, #20]
 800844c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008450:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008454:	d110      	bne.n	8008478 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8008456:	2303      	movs	r3, #3
 8008458:	e00f      	b.n	800847a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800845a:	4b0b      	ldr	r3, [pc, #44]	; (8008488 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008462:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008466:	d007      	beq.n	8008478 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008468:	4b07      	ldr	r3, [pc, #28]	; (8008488 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008470:	4a05      	ldr	r2, [pc, #20]	; (8008488 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008472:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008476:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8008478:	2300      	movs	r3, #0
}
 800847a:	4618      	mov	r0, r3
 800847c:	3714      	adds	r7, #20
 800847e:	46bd      	mov	sp, r7
 8008480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008484:	4770      	bx	lr
 8008486:	bf00      	nop
 8008488:	40007000 	.word	0x40007000
 800848c:	20000000 	.word	0x20000000
 8008490:	431bde83 	.word	0x431bde83

08008494 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8008494:	b480      	push	{r7}
 8008496:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8008498:	4b05      	ldr	r3, [pc, #20]	; (80084b0 <HAL_PWREx_EnableVddIO2+0x1c>)
 800849a:	685b      	ldr	r3, [r3, #4]
 800849c:	4a04      	ldr	r2, [pc, #16]	; (80084b0 <HAL_PWREx_EnableVddIO2+0x1c>)
 800849e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80084a2:	6053      	str	r3, [r2, #4]
}
 80084a4:	bf00      	nop
 80084a6:	46bd      	mov	sp, r7
 80084a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ac:	4770      	bx	lr
 80084ae:	bf00      	nop
 80084b0:	40007000 	.word	0x40007000

080084b4 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b086      	sub	sp, #24
 80084b8:	af02      	add	r7, sp, #8
 80084ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80084bc:	f7fd faa0 	bl	8005a00 <HAL_GetTick>
 80084c0:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d101      	bne.n	80084cc <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80084c8:	2301      	movs	r3, #1
 80084ca:	e069      	b.n	80085a0 <HAL_QSPI_Init+0xec>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80084d2:	b2db      	uxtb	r3, r3
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d10b      	bne.n	80084f0 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2200      	movs	r2, #0
 80084dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f7f9 fee9 	bl	80022b8 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80084e6:	f241 3188 	movw	r1, #5000	; 0x1388
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f000 f85e 	bl	80085ac <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	689b      	ldr	r3, [r3, #8]
 80084fe:	3b01      	subs	r3, #1
 8008500:	021a      	lsls	r2, r3, #8
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	430a      	orrs	r2, r1
 8008508:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800850e:	9300      	str	r3, [sp, #0]
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	2200      	movs	r2, #0
 8008514:	2120      	movs	r1, #32
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	f000 f856 	bl	80085c8 <QSPI_WaitFlagStateUntilTimeout>
 800851c:	4603      	mov	r3, r0
 800851e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8008520:	7afb      	ldrb	r3, [r7, #11]
 8008522:	2b00      	cmp	r3, #0
 8008524:	d137      	bne.n	8008596 <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008530:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 8008534:	687a      	ldr	r2, [r7, #4]
 8008536:	6852      	ldr	r2, [r2, #4]
 8008538:	0611      	lsls	r1, r2, #24
 800853a:	687a      	ldr	r2, [r7, #4]
 800853c:	68d2      	ldr	r2, [r2, #12]
 800853e:	4311      	orrs	r1, r2
 8008540:	687a      	ldr	r2, [r7, #4]
 8008542:	69d2      	ldr	r2, [r2, #28]
 8008544:	4311      	orrs	r1, r2
 8008546:	687a      	ldr	r2, [r7, #4]
 8008548:	6a12      	ldr	r2, [r2, #32]
 800854a:	4311      	orrs	r1, r2
 800854c:	687a      	ldr	r2, [r7, #4]
 800854e:	6812      	ldr	r2, [r2, #0]
 8008550:	430b      	orrs	r3, r1
 8008552:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	685a      	ldr	r2, [r3, #4]
 800855a:	4b13      	ldr	r3, [pc, #76]	; (80085a8 <HAL_QSPI_Init+0xf4>)
 800855c:	4013      	ands	r3, r2
 800855e:	687a      	ldr	r2, [r7, #4]
 8008560:	6912      	ldr	r2, [r2, #16]
 8008562:	0411      	lsls	r1, r2, #16
 8008564:	687a      	ldr	r2, [r7, #4]
 8008566:	6952      	ldr	r2, [r2, #20]
 8008568:	4311      	orrs	r1, r2
 800856a:	687a      	ldr	r2, [r7, #4]
 800856c:	6992      	ldr	r2, [r2, #24]
 800856e:	4311      	orrs	r1, r2
 8008570:	687a      	ldr	r2, [r7, #4]
 8008572:	6812      	ldr	r2, [r2, #0]
 8008574:	430b      	orrs	r3, r1
 8008576:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f042 0201 	orr.w	r2, r2, #1
 8008586:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2200      	movs	r2, #0
 800858c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2201      	movs	r2, #1
 8008592:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2200      	movs	r2, #0
 800859a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 800859e:	7afb      	ldrb	r3, [r7, #11]
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3710      	adds	r7, #16
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}
 80085a8:	ffe0f8fe 	.word	0xffe0f8fe

080085ac <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80085ac:	b480      	push	{r7}
 80085ae:	b083      	sub	sp, #12
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
 80085b4:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	683a      	ldr	r2, [r7, #0]
 80085ba:	649a      	str	r2, [r3, #72]	; 0x48
}
 80085bc:	bf00      	nop
 80085be:	370c      	adds	r7, #12
 80085c0:	46bd      	mov	sp, r7
 80085c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c6:	4770      	bx	lr

080085c8 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b084      	sub	sp, #16
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	60f8      	str	r0, [r7, #12]
 80085d0:	60b9      	str	r1, [r7, #8]
 80085d2:	603b      	str	r3, [r7, #0]
 80085d4:	4613      	mov	r3, r2
 80085d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80085d8:	e01a      	b.n	8008610 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085da:	69bb      	ldr	r3, [r7, #24]
 80085dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085e0:	d016      	beq.n	8008610 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085e2:	f7fd fa0d 	bl	8005a00 <HAL_GetTick>
 80085e6:	4602      	mov	r2, r0
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	1ad3      	subs	r3, r2, r3
 80085ec:	69ba      	ldr	r2, [r7, #24]
 80085ee:	429a      	cmp	r2, r3
 80085f0:	d302      	bcc.n	80085f8 <QSPI_WaitFlagStateUntilTimeout+0x30>
 80085f2:	69bb      	ldr	r3, [r7, #24]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d10b      	bne.n	8008610 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	2204      	movs	r2, #4
 80085fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008604:	f043 0201 	orr.w	r2, r3, #1
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 800860c:	2301      	movs	r3, #1
 800860e:	e00e      	b.n	800862e <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	689a      	ldr	r2, [r3, #8]
 8008616:	68bb      	ldr	r3, [r7, #8]
 8008618:	4013      	ands	r3, r2
 800861a:	2b00      	cmp	r3, #0
 800861c:	bf14      	ite	ne
 800861e:	2301      	movne	r3, #1
 8008620:	2300      	moveq	r3, #0
 8008622:	b2db      	uxtb	r3, r3
 8008624:	461a      	mov	r2, r3
 8008626:	79fb      	ldrb	r3, [r7, #7]
 8008628:	429a      	cmp	r2, r3
 800862a:	d1d6      	bne.n	80085da <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800862c:	2300      	movs	r3, #0
}
 800862e:	4618      	mov	r0, r3
 8008630:	3710      	adds	r7, #16
 8008632:	46bd      	mov	sp, r7
 8008634:	bd80      	pop	{r7, pc}
	...

08008638 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b088      	sub	sp, #32
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d102      	bne.n	800864c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008646:	2301      	movs	r3, #1
 8008648:	f000 bc16 	b.w	8008e78 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800864c:	4ba0      	ldr	r3, [pc, #640]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 800864e:	689b      	ldr	r3, [r3, #8]
 8008650:	f003 030c 	and.w	r3, r3, #12
 8008654:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008656:	4b9e      	ldr	r3, [pc, #632]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 8008658:	68db      	ldr	r3, [r3, #12]
 800865a:	f003 0303 	and.w	r3, r3, #3
 800865e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f003 0310 	and.w	r3, r3, #16
 8008668:	2b00      	cmp	r3, #0
 800866a:	f000 80e4 	beq.w	8008836 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800866e:	69bb      	ldr	r3, [r7, #24]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d007      	beq.n	8008684 <HAL_RCC_OscConfig+0x4c>
 8008674:	69bb      	ldr	r3, [r7, #24]
 8008676:	2b0c      	cmp	r3, #12
 8008678:	f040 808b 	bne.w	8008792 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800867c:	697b      	ldr	r3, [r7, #20]
 800867e:	2b01      	cmp	r3, #1
 8008680:	f040 8087 	bne.w	8008792 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008684:	4b92      	ldr	r3, [pc, #584]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f003 0302 	and.w	r3, r3, #2
 800868c:	2b00      	cmp	r3, #0
 800868e:	d005      	beq.n	800869c <HAL_RCC_OscConfig+0x64>
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	699b      	ldr	r3, [r3, #24]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d101      	bne.n	800869c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8008698:	2301      	movs	r3, #1
 800869a:	e3ed      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	6a1a      	ldr	r2, [r3, #32]
 80086a0:	4b8b      	ldr	r3, [pc, #556]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f003 0308 	and.w	r3, r3, #8
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d004      	beq.n	80086b6 <HAL_RCC_OscConfig+0x7e>
 80086ac:	4b88      	ldr	r3, [pc, #544]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80086b4:	e005      	b.n	80086c2 <HAL_RCC_OscConfig+0x8a>
 80086b6:	4b86      	ldr	r3, [pc, #536]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 80086b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80086bc:	091b      	lsrs	r3, r3, #4
 80086be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d223      	bcs.n	800870e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6a1b      	ldr	r3, [r3, #32]
 80086ca:	4618      	mov	r0, r3
 80086cc:	f000 fd80 	bl	80091d0 <RCC_SetFlashLatencyFromMSIRange>
 80086d0:	4603      	mov	r3, r0
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d001      	beq.n	80086da <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80086d6:	2301      	movs	r3, #1
 80086d8:	e3ce      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80086da:	4b7d      	ldr	r3, [pc, #500]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4a7c      	ldr	r2, [pc, #496]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 80086e0:	f043 0308 	orr.w	r3, r3, #8
 80086e4:	6013      	str	r3, [r2, #0]
 80086e6:	4b7a      	ldr	r3, [pc, #488]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6a1b      	ldr	r3, [r3, #32]
 80086f2:	4977      	ldr	r1, [pc, #476]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 80086f4:	4313      	orrs	r3, r2
 80086f6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80086f8:	4b75      	ldr	r3, [pc, #468]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 80086fa:	685b      	ldr	r3, [r3, #4]
 80086fc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	69db      	ldr	r3, [r3, #28]
 8008704:	021b      	lsls	r3, r3, #8
 8008706:	4972      	ldr	r1, [pc, #456]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 8008708:	4313      	orrs	r3, r2
 800870a:	604b      	str	r3, [r1, #4]
 800870c:	e025      	b.n	800875a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800870e:	4b70      	ldr	r3, [pc, #448]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	4a6f      	ldr	r2, [pc, #444]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 8008714:	f043 0308 	orr.w	r3, r3, #8
 8008718:	6013      	str	r3, [r2, #0]
 800871a:	4b6d      	ldr	r3, [pc, #436]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6a1b      	ldr	r3, [r3, #32]
 8008726:	496a      	ldr	r1, [pc, #424]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 8008728:	4313      	orrs	r3, r2
 800872a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800872c:	4b68      	ldr	r3, [pc, #416]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 800872e:	685b      	ldr	r3, [r3, #4]
 8008730:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	69db      	ldr	r3, [r3, #28]
 8008738:	021b      	lsls	r3, r3, #8
 800873a:	4965      	ldr	r1, [pc, #404]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 800873c:	4313      	orrs	r3, r2
 800873e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008740:	69bb      	ldr	r3, [r7, #24]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d109      	bne.n	800875a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6a1b      	ldr	r3, [r3, #32]
 800874a:	4618      	mov	r0, r3
 800874c:	f000 fd40 	bl	80091d0 <RCC_SetFlashLatencyFromMSIRange>
 8008750:	4603      	mov	r3, r0
 8008752:	2b00      	cmp	r3, #0
 8008754:	d001      	beq.n	800875a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8008756:	2301      	movs	r3, #1
 8008758:	e38e      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800875a:	f000 fc75 	bl	8009048 <HAL_RCC_GetSysClockFreq>
 800875e:	4602      	mov	r2, r0
 8008760:	4b5b      	ldr	r3, [pc, #364]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 8008762:	689b      	ldr	r3, [r3, #8]
 8008764:	091b      	lsrs	r3, r3, #4
 8008766:	f003 030f 	and.w	r3, r3, #15
 800876a:	495a      	ldr	r1, [pc, #360]	; (80088d4 <HAL_RCC_OscConfig+0x29c>)
 800876c:	5ccb      	ldrb	r3, [r1, r3]
 800876e:	f003 031f 	and.w	r3, r3, #31
 8008772:	fa22 f303 	lsr.w	r3, r2, r3
 8008776:	4a58      	ldr	r2, [pc, #352]	; (80088d8 <HAL_RCC_OscConfig+0x2a0>)
 8008778:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800877a:	4b58      	ldr	r3, [pc, #352]	; (80088dc <HAL_RCC_OscConfig+0x2a4>)
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4618      	mov	r0, r3
 8008780:	f7fd f8ee 	bl	8005960 <HAL_InitTick>
 8008784:	4603      	mov	r3, r0
 8008786:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8008788:	7bfb      	ldrb	r3, [r7, #15]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d052      	beq.n	8008834 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800878e:	7bfb      	ldrb	r3, [r7, #15]
 8008790:	e372      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	699b      	ldr	r3, [r3, #24]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d032      	beq.n	8008800 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800879a:	4b4d      	ldr	r3, [pc, #308]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	4a4c      	ldr	r2, [pc, #304]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 80087a0:	f043 0301 	orr.w	r3, r3, #1
 80087a4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80087a6:	f7fd f92b 	bl	8005a00 <HAL_GetTick>
 80087aa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80087ac:	e008      	b.n	80087c0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80087ae:	f7fd f927 	bl	8005a00 <HAL_GetTick>
 80087b2:	4602      	mov	r2, r0
 80087b4:	693b      	ldr	r3, [r7, #16]
 80087b6:	1ad3      	subs	r3, r2, r3
 80087b8:	2b02      	cmp	r3, #2
 80087ba:	d901      	bls.n	80087c0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80087bc:	2303      	movs	r3, #3
 80087be:	e35b      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80087c0:	4b43      	ldr	r3, [pc, #268]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f003 0302 	and.w	r3, r3, #2
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d0f0      	beq.n	80087ae <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80087cc:	4b40      	ldr	r3, [pc, #256]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a3f      	ldr	r2, [pc, #252]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 80087d2:	f043 0308 	orr.w	r3, r3, #8
 80087d6:	6013      	str	r3, [r2, #0]
 80087d8:	4b3d      	ldr	r3, [pc, #244]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	6a1b      	ldr	r3, [r3, #32]
 80087e4:	493a      	ldr	r1, [pc, #232]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 80087e6:	4313      	orrs	r3, r2
 80087e8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80087ea:	4b39      	ldr	r3, [pc, #228]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 80087ec:	685b      	ldr	r3, [r3, #4]
 80087ee:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	69db      	ldr	r3, [r3, #28]
 80087f6:	021b      	lsls	r3, r3, #8
 80087f8:	4935      	ldr	r1, [pc, #212]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 80087fa:	4313      	orrs	r3, r2
 80087fc:	604b      	str	r3, [r1, #4]
 80087fe:	e01a      	b.n	8008836 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8008800:	4b33      	ldr	r3, [pc, #204]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	4a32      	ldr	r2, [pc, #200]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 8008806:	f023 0301 	bic.w	r3, r3, #1
 800880a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800880c:	f7fd f8f8 	bl	8005a00 <HAL_GetTick>
 8008810:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008812:	e008      	b.n	8008826 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008814:	f7fd f8f4 	bl	8005a00 <HAL_GetTick>
 8008818:	4602      	mov	r2, r0
 800881a:	693b      	ldr	r3, [r7, #16]
 800881c:	1ad3      	subs	r3, r2, r3
 800881e:	2b02      	cmp	r3, #2
 8008820:	d901      	bls.n	8008826 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8008822:	2303      	movs	r3, #3
 8008824:	e328      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008826:	4b2a      	ldr	r3, [pc, #168]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f003 0302 	and.w	r3, r3, #2
 800882e:	2b00      	cmp	r3, #0
 8008830:	d1f0      	bne.n	8008814 <HAL_RCC_OscConfig+0x1dc>
 8008832:	e000      	b.n	8008836 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008834:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f003 0301 	and.w	r3, r3, #1
 800883e:	2b00      	cmp	r3, #0
 8008840:	d073      	beq.n	800892a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8008842:	69bb      	ldr	r3, [r7, #24]
 8008844:	2b08      	cmp	r3, #8
 8008846:	d005      	beq.n	8008854 <HAL_RCC_OscConfig+0x21c>
 8008848:	69bb      	ldr	r3, [r7, #24]
 800884a:	2b0c      	cmp	r3, #12
 800884c:	d10e      	bne.n	800886c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800884e:	697b      	ldr	r3, [r7, #20]
 8008850:	2b03      	cmp	r3, #3
 8008852:	d10b      	bne.n	800886c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008854:	4b1e      	ldr	r3, [pc, #120]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800885c:	2b00      	cmp	r3, #0
 800885e:	d063      	beq.n	8008928 <HAL_RCC_OscConfig+0x2f0>
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	685b      	ldr	r3, [r3, #4]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d15f      	bne.n	8008928 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8008868:	2301      	movs	r3, #1
 800886a:	e305      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	685b      	ldr	r3, [r3, #4]
 8008870:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008874:	d106      	bne.n	8008884 <HAL_RCC_OscConfig+0x24c>
 8008876:	4b16      	ldr	r3, [pc, #88]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	4a15      	ldr	r2, [pc, #84]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 800887c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008880:	6013      	str	r3, [r2, #0]
 8008882:	e01d      	b.n	80088c0 <HAL_RCC_OscConfig+0x288>
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	685b      	ldr	r3, [r3, #4]
 8008888:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800888c:	d10c      	bne.n	80088a8 <HAL_RCC_OscConfig+0x270>
 800888e:	4b10      	ldr	r3, [pc, #64]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	4a0f      	ldr	r2, [pc, #60]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 8008894:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008898:	6013      	str	r3, [r2, #0]
 800889a:	4b0d      	ldr	r3, [pc, #52]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	4a0c      	ldr	r2, [pc, #48]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 80088a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80088a4:	6013      	str	r3, [r2, #0]
 80088a6:	e00b      	b.n	80088c0 <HAL_RCC_OscConfig+0x288>
 80088a8:	4b09      	ldr	r3, [pc, #36]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4a08      	ldr	r2, [pc, #32]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 80088ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80088b2:	6013      	str	r3, [r2, #0]
 80088b4:	4b06      	ldr	r3, [pc, #24]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	4a05      	ldr	r2, [pc, #20]	; (80088d0 <HAL_RCC_OscConfig+0x298>)
 80088ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80088be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	685b      	ldr	r3, [r3, #4]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d01b      	beq.n	8008900 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088c8:	f7fd f89a 	bl	8005a00 <HAL_GetTick>
 80088cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80088ce:	e010      	b.n	80088f2 <HAL_RCC_OscConfig+0x2ba>
 80088d0:	40021000 	.word	0x40021000
 80088d4:	0800f804 	.word	0x0800f804
 80088d8:	20000000 	.word	0x20000000
 80088dc:	200000d0 	.word	0x200000d0
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80088e0:	f7fd f88e 	bl	8005a00 <HAL_GetTick>
 80088e4:	4602      	mov	r2, r0
 80088e6:	693b      	ldr	r3, [r7, #16]
 80088e8:	1ad3      	subs	r3, r2, r3
 80088ea:	2b64      	cmp	r3, #100	; 0x64
 80088ec:	d901      	bls.n	80088f2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80088ee:	2303      	movs	r3, #3
 80088f0:	e2c2      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80088f2:	4baf      	ldr	r3, [pc, #700]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d0f0      	beq.n	80088e0 <HAL_RCC_OscConfig+0x2a8>
 80088fe:	e014      	b.n	800892a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008900:	f7fd f87e 	bl	8005a00 <HAL_GetTick>
 8008904:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008906:	e008      	b.n	800891a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008908:	f7fd f87a 	bl	8005a00 <HAL_GetTick>
 800890c:	4602      	mov	r2, r0
 800890e:	693b      	ldr	r3, [r7, #16]
 8008910:	1ad3      	subs	r3, r2, r3
 8008912:	2b64      	cmp	r3, #100	; 0x64
 8008914:	d901      	bls.n	800891a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8008916:	2303      	movs	r3, #3
 8008918:	e2ae      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800891a:	4ba5      	ldr	r3, [pc, #660]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008922:	2b00      	cmp	r3, #0
 8008924:	d1f0      	bne.n	8008908 <HAL_RCC_OscConfig+0x2d0>
 8008926:	e000      	b.n	800892a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008928:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f003 0302 	and.w	r3, r3, #2
 8008932:	2b00      	cmp	r3, #0
 8008934:	d060      	beq.n	80089f8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8008936:	69bb      	ldr	r3, [r7, #24]
 8008938:	2b04      	cmp	r3, #4
 800893a:	d005      	beq.n	8008948 <HAL_RCC_OscConfig+0x310>
 800893c:	69bb      	ldr	r3, [r7, #24]
 800893e:	2b0c      	cmp	r3, #12
 8008940:	d119      	bne.n	8008976 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	2b02      	cmp	r3, #2
 8008946:	d116      	bne.n	8008976 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008948:	4b99      	ldr	r3, [pc, #612]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008950:	2b00      	cmp	r3, #0
 8008952:	d005      	beq.n	8008960 <HAL_RCC_OscConfig+0x328>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	68db      	ldr	r3, [r3, #12]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d101      	bne.n	8008960 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800895c:	2301      	movs	r3, #1
 800895e:	e28b      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008960:	4b93      	ldr	r3, [pc, #588]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008962:	685b      	ldr	r3, [r3, #4]
 8008964:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	691b      	ldr	r3, [r3, #16]
 800896c:	061b      	lsls	r3, r3, #24
 800896e:	4990      	ldr	r1, [pc, #576]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008970:	4313      	orrs	r3, r2
 8008972:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008974:	e040      	b.n	80089f8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	68db      	ldr	r3, [r3, #12]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d023      	beq.n	80089c6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800897e:	4b8c      	ldr	r3, [pc, #560]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	4a8b      	ldr	r2, [pc, #556]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008984:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008988:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800898a:	f7fd f839 	bl	8005a00 <HAL_GetTick>
 800898e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008990:	e008      	b.n	80089a4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008992:	f7fd f835 	bl	8005a00 <HAL_GetTick>
 8008996:	4602      	mov	r2, r0
 8008998:	693b      	ldr	r3, [r7, #16]
 800899a:	1ad3      	subs	r3, r2, r3
 800899c:	2b02      	cmp	r3, #2
 800899e:	d901      	bls.n	80089a4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80089a0:	2303      	movs	r3, #3
 80089a2:	e269      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80089a4:	4b82      	ldr	r3, [pc, #520]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d0f0      	beq.n	8008992 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80089b0:	4b7f      	ldr	r3, [pc, #508]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 80089b2:	685b      	ldr	r3, [r3, #4]
 80089b4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	691b      	ldr	r3, [r3, #16]
 80089bc:	061b      	lsls	r3, r3, #24
 80089be:	497c      	ldr	r1, [pc, #496]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 80089c0:	4313      	orrs	r3, r2
 80089c2:	604b      	str	r3, [r1, #4]
 80089c4:	e018      	b.n	80089f8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80089c6:	4b7a      	ldr	r3, [pc, #488]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	4a79      	ldr	r2, [pc, #484]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 80089cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80089d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089d2:	f7fd f815 	bl	8005a00 <HAL_GetTick>
 80089d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80089d8:	e008      	b.n	80089ec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80089da:	f7fd f811 	bl	8005a00 <HAL_GetTick>
 80089de:	4602      	mov	r2, r0
 80089e0:	693b      	ldr	r3, [r7, #16]
 80089e2:	1ad3      	subs	r3, r2, r3
 80089e4:	2b02      	cmp	r3, #2
 80089e6:	d901      	bls.n	80089ec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80089e8:	2303      	movs	r3, #3
 80089ea:	e245      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80089ec:	4b70      	ldr	r3, [pc, #448]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d1f0      	bne.n	80089da <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	f003 0308 	and.w	r3, r3, #8
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d03c      	beq.n	8008a7e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	695b      	ldr	r3, [r3, #20]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d01c      	beq.n	8008a46 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008a0c:	4b68      	ldr	r3, [pc, #416]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008a0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008a12:	4a67      	ldr	r2, [pc, #412]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008a14:	f043 0301 	orr.w	r3, r3, #1
 8008a18:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a1c:	f7fc fff0 	bl	8005a00 <HAL_GetTick>
 8008a20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008a22:	e008      	b.n	8008a36 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008a24:	f7fc ffec 	bl	8005a00 <HAL_GetTick>
 8008a28:	4602      	mov	r2, r0
 8008a2a:	693b      	ldr	r3, [r7, #16]
 8008a2c:	1ad3      	subs	r3, r2, r3
 8008a2e:	2b02      	cmp	r3, #2
 8008a30:	d901      	bls.n	8008a36 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8008a32:	2303      	movs	r3, #3
 8008a34:	e220      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008a36:	4b5e      	ldr	r3, [pc, #376]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008a38:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008a3c:	f003 0302 	and.w	r3, r3, #2
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d0ef      	beq.n	8008a24 <HAL_RCC_OscConfig+0x3ec>
 8008a44:	e01b      	b.n	8008a7e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008a46:	4b5a      	ldr	r3, [pc, #360]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008a48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008a4c:	4a58      	ldr	r2, [pc, #352]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008a4e:	f023 0301 	bic.w	r3, r3, #1
 8008a52:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a56:	f7fc ffd3 	bl	8005a00 <HAL_GetTick>
 8008a5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008a5c:	e008      	b.n	8008a70 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008a5e:	f7fc ffcf 	bl	8005a00 <HAL_GetTick>
 8008a62:	4602      	mov	r2, r0
 8008a64:	693b      	ldr	r3, [r7, #16]
 8008a66:	1ad3      	subs	r3, r2, r3
 8008a68:	2b02      	cmp	r3, #2
 8008a6a:	d901      	bls.n	8008a70 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8008a6c:	2303      	movs	r3, #3
 8008a6e:	e203      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008a70:	4b4f      	ldr	r3, [pc, #316]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008a72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008a76:	f003 0302 	and.w	r3, r3, #2
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d1ef      	bne.n	8008a5e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f003 0304 	and.w	r3, r3, #4
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	f000 80a6 	beq.w	8008bd8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8008a90:	4b47      	ldr	r3, [pc, #284]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008a92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d10d      	bne.n	8008ab8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008a9c:	4b44      	ldr	r3, [pc, #272]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008a9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008aa0:	4a43      	ldr	r2, [pc, #268]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008aa2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008aa6:	6593      	str	r3, [r2, #88]	; 0x58
 8008aa8:	4b41      	ldr	r3, [pc, #260]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008aaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008aac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008ab0:	60bb      	str	r3, [r7, #8]
 8008ab2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008ab8:	4b3e      	ldr	r3, [pc, #248]	; (8008bb4 <HAL_RCC_OscConfig+0x57c>)
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d118      	bne.n	8008af6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008ac4:	4b3b      	ldr	r3, [pc, #236]	; (8008bb4 <HAL_RCC_OscConfig+0x57c>)
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	4a3a      	ldr	r2, [pc, #232]	; (8008bb4 <HAL_RCC_OscConfig+0x57c>)
 8008aca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008ace:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008ad0:	f7fc ff96 	bl	8005a00 <HAL_GetTick>
 8008ad4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008ad6:	e008      	b.n	8008aea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008ad8:	f7fc ff92 	bl	8005a00 <HAL_GetTick>
 8008adc:	4602      	mov	r2, r0
 8008ade:	693b      	ldr	r3, [r7, #16]
 8008ae0:	1ad3      	subs	r3, r2, r3
 8008ae2:	2b02      	cmp	r3, #2
 8008ae4:	d901      	bls.n	8008aea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8008ae6:	2303      	movs	r3, #3
 8008ae8:	e1c6      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008aea:	4b32      	ldr	r3, [pc, #200]	; (8008bb4 <HAL_RCC_OscConfig+0x57c>)
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d0f0      	beq.n	8008ad8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	689b      	ldr	r3, [r3, #8]
 8008afa:	2b01      	cmp	r3, #1
 8008afc:	d108      	bne.n	8008b10 <HAL_RCC_OscConfig+0x4d8>
 8008afe:	4b2c      	ldr	r3, [pc, #176]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b04:	4a2a      	ldr	r2, [pc, #168]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008b06:	f043 0301 	orr.w	r3, r3, #1
 8008b0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008b0e:	e024      	b.n	8008b5a <HAL_RCC_OscConfig+0x522>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	689b      	ldr	r3, [r3, #8]
 8008b14:	2b05      	cmp	r3, #5
 8008b16:	d110      	bne.n	8008b3a <HAL_RCC_OscConfig+0x502>
 8008b18:	4b25      	ldr	r3, [pc, #148]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008b1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b1e:	4a24      	ldr	r2, [pc, #144]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008b20:	f043 0304 	orr.w	r3, r3, #4
 8008b24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008b28:	4b21      	ldr	r3, [pc, #132]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b2e:	4a20      	ldr	r2, [pc, #128]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008b30:	f043 0301 	orr.w	r3, r3, #1
 8008b34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008b38:	e00f      	b.n	8008b5a <HAL_RCC_OscConfig+0x522>
 8008b3a:	4b1d      	ldr	r3, [pc, #116]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008b3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b40:	4a1b      	ldr	r2, [pc, #108]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008b42:	f023 0301 	bic.w	r3, r3, #1
 8008b46:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008b4a:	4b19      	ldr	r3, [pc, #100]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008b4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b50:	4a17      	ldr	r2, [pc, #92]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008b52:	f023 0304 	bic.w	r3, r3, #4
 8008b56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	689b      	ldr	r3, [r3, #8]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d016      	beq.n	8008b90 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b62:	f7fc ff4d 	bl	8005a00 <HAL_GetTick>
 8008b66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b68:	e00a      	b.n	8008b80 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b6a:	f7fc ff49 	bl	8005a00 <HAL_GetTick>
 8008b6e:	4602      	mov	r2, r0
 8008b70:	693b      	ldr	r3, [r7, #16]
 8008b72:	1ad3      	subs	r3, r2, r3
 8008b74:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d901      	bls.n	8008b80 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8008b7c:	2303      	movs	r3, #3
 8008b7e:	e17b      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b80:	4b0b      	ldr	r3, [pc, #44]	; (8008bb0 <HAL_RCC_OscConfig+0x578>)
 8008b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b86:	f003 0302 	and.w	r3, r3, #2
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d0ed      	beq.n	8008b6a <HAL_RCC_OscConfig+0x532>
 8008b8e:	e01a      	b.n	8008bc6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b90:	f7fc ff36 	bl	8005a00 <HAL_GetTick>
 8008b94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008b96:	e00f      	b.n	8008bb8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b98:	f7fc ff32 	bl	8005a00 <HAL_GetTick>
 8008b9c:	4602      	mov	r2, r0
 8008b9e:	693b      	ldr	r3, [r7, #16]
 8008ba0:	1ad3      	subs	r3, r2, r3
 8008ba2:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ba6:	4293      	cmp	r3, r2
 8008ba8:	d906      	bls.n	8008bb8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8008baa:	2303      	movs	r3, #3
 8008bac:	e164      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
 8008bae:	bf00      	nop
 8008bb0:	40021000 	.word	0x40021000
 8008bb4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008bb8:	4ba8      	ldr	r3, [pc, #672]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008bba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008bbe:	f003 0302 	and.w	r3, r3, #2
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d1e8      	bne.n	8008b98 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008bc6:	7ffb      	ldrb	r3, [r7, #31]
 8008bc8:	2b01      	cmp	r3, #1
 8008bca:	d105      	bne.n	8008bd8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008bcc:	4ba3      	ldr	r3, [pc, #652]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008bce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008bd0:	4aa2      	ldr	r2, [pc, #648]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008bd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008bd6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f003 0320 	and.w	r3, r3, #32
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d03c      	beq.n	8008c5e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d01c      	beq.n	8008c26 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008bec:	4b9b      	ldr	r3, [pc, #620]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008bee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008bf2:	4a9a      	ldr	r2, [pc, #616]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008bf4:	f043 0301 	orr.w	r3, r3, #1
 8008bf8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bfc:	f7fc ff00 	bl	8005a00 <HAL_GetTick>
 8008c00:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008c02:	e008      	b.n	8008c16 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008c04:	f7fc fefc 	bl	8005a00 <HAL_GetTick>
 8008c08:	4602      	mov	r2, r0
 8008c0a:	693b      	ldr	r3, [r7, #16]
 8008c0c:	1ad3      	subs	r3, r2, r3
 8008c0e:	2b02      	cmp	r3, #2
 8008c10:	d901      	bls.n	8008c16 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8008c12:	2303      	movs	r3, #3
 8008c14:	e130      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008c16:	4b91      	ldr	r3, [pc, #580]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008c18:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008c1c:	f003 0302 	and.w	r3, r3, #2
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d0ef      	beq.n	8008c04 <HAL_RCC_OscConfig+0x5cc>
 8008c24:	e01b      	b.n	8008c5e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008c26:	4b8d      	ldr	r3, [pc, #564]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008c28:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008c2c:	4a8b      	ldr	r2, [pc, #556]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008c2e:	f023 0301 	bic.w	r3, r3, #1
 8008c32:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c36:	f7fc fee3 	bl	8005a00 <HAL_GetTick>
 8008c3a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008c3c:	e008      	b.n	8008c50 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008c3e:	f7fc fedf 	bl	8005a00 <HAL_GetTick>
 8008c42:	4602      	mov	r2, r0
 8008c44:	693b      	ldr	r3, [r7, #16]
 8008c46:	1ad3      	subs	r3, r2, r3
 8008c48:	2b02      	cmp	r3, #2
 8008c4a:	d901      	bls.n	8008c50 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8008c4c:	2303      	movs	r3, #3
 8008c4e:	e113      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008c50:	4b82      	ldr	r3, [pc, #520]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008c52:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008c56:	f003 0302 	and.w	r3, r3, #2
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d1ef      	bne.n	8008c3e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	f000 8107 	beq.w	8008e76 <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c6c:	2b02      	cmp	r3, #2
 8008c6e:	f040 80cb 	bne.w	8008e08 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8008c72:	4b7a      	ldr	r3, [pc, #488]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008c74:	68db      	ldr	r3, [r3, #12]
 8008c76:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c78:	697b      	ldr	r3, [r7, #20]
 8008c7a:	f003 0203 	and.w	r2, r3, #3
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c82:	429a      	cmp	r2, r3
 8008c84:	d12c      	bne.n	8008ce0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008c86:	697b      	ldr	r3, [r7, #20]
 8008c88:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c90:	3b01      	subs	r3, #1
 8008c92:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c94:	429a      	cmp	r2, r3
 8008c96:	d123      	bne.n	8008ce0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008c98:	697b      	ldr	r3, [r7, #20]
 8008c9a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ca2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008ca4:	429a      	cmp	r2, r3
 8008ca6:	d11b      	bne.n	8008ce0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008ca8:	697b      	ldr	r3, [r7, #20]
 8008caa:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cb2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008cb4:	429a      	cmp	r2, r3
 8008cb6:	d113      	bne.n	8008ce0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008cb8:	697b      	ldr	r3, [r7, #20]
 8008cba:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cc2:	085b      	lsrs	r3, r3, #1
 8008cc4:	3b01      	subs	r3, #1
 8008cc6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008cc8:	429a      	cmp	r2, r3
 8008cca:	d109      	bne.n	8008ce0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008ccc:	697b      	ldr	r3, [r7, #20]
 8008cce:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cd6:	085b      	lsrs	r3, r3, #1
 8008cd8:	3b01      	subs	r3, #1
 8008cda:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008cdc:	429a      	cmp	r2, r3
 8008cde:	d06d      	beq.n	8008dbc <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008ce0:	69bb      	ldr	r3, [r7, #24]
 8008ce2:	2b0c      	cmp	r3, #12
 8008ce4:	d068      	beq.n	8008db8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8008ce6:	4b5d      	ldr	r3, [pc, #372]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d105      	bne.n	8008cfe <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8008cf2:	4b5a      	ldr	r3, [pc, #360]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d001      	beq.n	8008d02 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8008cfe:	2301      	movs	r3, #1
 8008d00:	e0ba      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8008d02:	4b56      	ldr	r3, [pc, #344]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	4a55      	ldr	r2, [pc, #340]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008d08:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008d0c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008d0e:	f7fc fe77 	bl	8005a00 <HAL_GetTick>
 8008d12:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008d14:	e008      	b.n	8008d28 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d16:	f7fc fe73 	bl	8005a00 <HAL_GetTick>
 8008d1a:	4602      	mov	r2, r0
 8008d1c:	693b      	ldr	r3, [r7, #16]
 8008d1e:	1ad3      	subs	r3, r2, r3
 8008d20:	2b02      	cmp	r3, #2
 8008d22:	d901      	bls.n	8008d28 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8008d24:	2303      	movs	r3, #3
 8008d26:	e0a7      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008d28:	4b4c      	ldr	r3, [pc, #304]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d1f0      	bne.n	8008d16 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008d34:	4b49      	ldr	r3, [pc, #292]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008d36:	68da      	ldr	r2, [r3, #12]
 8008d38:	4b49      	ldr	r3, [pc, #292]	; (8008e60 <HAL_RCC_OscConfig+0x828>)
 8008d3a:	4013      	ands	r3, r2
 8008d3c:	687a      	ldr	r2, [r7, #4]
 8008d3e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8008d40:	687a      	ldr	r2, [r7, #4]
 8008d42:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008d44:	3a01      	subs	r2, #1
 8008d46:	0112      	lsls	r2, r2, #4
 8008d48:	4311      	orrs	r1, r2
 8008d4a:	687a      	ldr	r2, [r7, #4]
 8008d4c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008d4e:	0212      	lsls	r2, r2, #8
 8008d50:	4311      	orrs	r1, r2
 8008d52:	687a      	ldr	r2, [r7, #4]
 8008d54:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008d56:	0852      	lsrs	r2, r2, #1
 8008d58:	3a01      	subs	r2, #1
 8008d5a:	0552      	lsls	r2, r2, #21
 8008d5c:	4311      	orrs	r1, r2
 8008d5e:	687a      	ldr	r2, [r7, #4]
 8008d60:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8008d62:	0852      	lsrs	r2, r2, #1
 8008d64:	3a01      	subs	r2, #1
 8008d66:	0652      	lsls	r2, r2, #25
 8008d68:	4311      	orrs	r1, r2
 8008d6a:	687a      	ldr	r2, [r7, #4]
 8008d6c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008d6e:	06d2      	lsls	r2, r2, #27
 8008d70:	430a      	orrs	r2, r1
 8008d72:	493a      	ldr	r1, [pc, #232]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008d74:	4313      	orrs	r3, r2
 8008d76:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8008d78:	4b38      	ldr	r3, [pc, #224]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	4a37      	ldr	r2, [pc, #220]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008d7e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008d82:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008d84:	4b35      	ldr	r3, [pc, #212]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008d86:	68db      	ldr	r3, [r3, #12]
 8008d88:	4a34      	ldr	r2, [pc, #208]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008d8a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008d8e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008d90:	f7fc fe36 	bl	8005a00 <HAL_GetTick>
 8008d94:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008d96:	e008      	b.n	8008daa <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d98:	f7fc fe32 	bl	8005a00 <HAL_GetTick>
 8008d9c:	4602      	mov	r2, r0
 8008d9e:	693b      	ldr	r3, [r7, #16]
 8008da0:	1ad3      	subs	r3, r2, r3
 8008da2:	2b02      	cmp	r3, #2
 8008da4:	d901      	bls.n	8008daa <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8008da6:	2303      	movs	r3, #3
 8008da8:	e066      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008daa:	4b2c      	ldr	r3, [pc, #176]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d0f0      	beq.n	8008d98 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008db6:	e05e      	b.n	8008e76 <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8008db8:	2301      	movs	r3, #1
 8008dba:	e05d      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008dbc:	4b27      	ldr	r3, [pc, #156]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d156      	bne.n	8008e76 <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8008dc8:	4b24      	ldr	r3, [pc, #144]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	4a23      	ldr	r2, [pc, #140]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008dce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008dd2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008dd4:	4b21      	ldr	r3, [pc, #132]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008dd6:	68db      	ldr	r3, [r3, #12]
 8008dd8:	4a20      	ldr	r2, [pc, #128]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008dda:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008dde:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008de0:	f7fc fe0e 	bl	8005a00 <HAL_GetTick>
 8008de4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008de6:	e008      	b.n	8008dfa <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008de8:	f7fc fe0a 	bl	8005a00 <HAL_GetTick>
 8008dec:	4602      	mov	r2, r0
 8008dee:	693b      	ldr	r3, [r7, #16]
 8008df0:	1ad3      	subs	r3, r2, r3
 8008df2:	2b02      	cmp	r3, #2
 8008df4:	d901      	bls.n	8008dfa <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 8008df6:	2303      	movs	r3, #3
 8008df8:	e03e      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008dfa:	4b18      	ldr	r3, [pc, #96]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d0f0      	beq.n	8008de8 <HAL_RCC_OscConfig+0x7b0>
 8008e06:	e036      	b.n	8008e76 <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008e08:	69bb      	ldr	r3, [r7, #24]
 8008e0a:	2b0c      	cmp	r3, #12
 8008e0c:	d031      	beq.n	8008e72 <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008e0e:	4b13      	ldr	r3, [pc, #76]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	4a12      	ldr	r2, [pc, #72]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008e14:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008e18:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8008e1a:	4b10      	ldr	r3, [pc, #64]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d105      	bne.n	8008e32 <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8008e26:	4b0d      	ldr	r3, [pc, #52]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008e28:	68db      	ldr	r3, [r3, #12]
 8008e2a:	4a0c      	ldr	r2, [pc, #48]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008e2c:	f023 0303 	bic.w	r3, r3, #3
 8008e30:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8008e32:	4b0a      	ldr	r3, [pc, #40]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008e34:	68db      	ldr	r3, [r3, #12]
 8008e36:	4a09      	ldr	r2, [pc, #36]	; (8008e5c <HAL_RCC_OscConfig+0x824>)
 8008e38:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8008e3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008e40:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e42:	f7fc fddd 	bl	8005a00 <HAL_GetTick>
 8008e46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008e48:	e00c      	b.n	8008e64 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008e4a:	f7fc fdd9 	bl	8005a00 <HAL_GetTick>
 8008e4e:	4602      	mov	r2, r0
 8008e50:	693b      	ldr	r3, [r7, #16]
 8008e52:	1ad3      	subs	r3, r2, r3
 8008e54:	2b02      	cmp	r3, #2
 8008e56:	d905      	bls.n	8008e64 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 8008e58:	2303      	movs	r3, #3
 8008e5a:	e00d      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
 8008e5c:	40021000 	.word	0x40021000
 8008e60:	019d808c 	.word	0x019d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008e64:	4b06      	ldr	r3, [pc, #24]	; (8008e80 <HAL_RCC_OscConfig+0x848>)
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d1ec      	bne.n	8008e4a <HAL_RCC_OscConfig+0x812>
 8008e70:	e001      	b.n	8008e76 <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8008e72:	2301      	movs	r3, #1
 8008e74:	e000      	b.n	8008e78 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 8008e76:	2300      	movs	r3, #0
}
 8008e78:	4618      	mov	r0, r3
 8008e7a:	3720      	adds	r7, #32
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	bd80      	pop	{r7, pc}
 8008e80:	40021000 	.word	0x40021000

08008e84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b084      	sub	sp, #16
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
 8008e8c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d101      	bne.n	8008e98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008e94:	2301      	movs	r3, #1
 8008e96:	e0c8      	b.n	800902a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008e98:	4b66      	ldr	r3, [pc, #408]	; (8009034 <HAL_RCC_ClockConfig+0x1b0>)
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f003 0307 	and.w	r3, r3, #7
 8008ea0:	683a      	ldr	r2, [r7, #0]
 8008ea2:	429a      	cmp	r2, r3
 8008ea4:	d910      	bls.n	8008ec8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008ea6:	4b63      	ldr	r3, [pc, #396]	; (8009034 <HAL_RCC_ClockConfig+0x1b0>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	f023 0207 	bic.w	r2, r3, #7
 8008eae:	4961      	ldr	r1, [pc, #388]	; (8009034 <HAL_RCC_ClockConfig+0x1b0>)
 8008eb0:	683b      	ldr	r3, [r7, #0]
 8008eb2:	4313      	orrs	r3, r2
 8008eb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008eb6:	4b5f      	ldr	r3, [pc, #380]	; (8009034 <HAL_RCC_ClockConfig+0x1b0>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f003 0307 	and.w	r3, r3, #7
 8008ebe:	683a      	ldr	r2, [r7, #0]
 8008ec0:	429a      	cmp	r2, r3
 8008ec2:	d001      	beq.n	8008ec8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008ec4:	2301      	movs	r3, #1
 8008ec6:	e0b0      	b.n	800902a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	f003 0301 	and.w	r3, r3, #1
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d04c      	beq.n	8008f6e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	685b      	ldr	r3, [r3, #4]
 8008ed8:	2b03      	cmp	r3, #3
 8008eda:	d107      	bne.n	8008eec <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008edc:	4b56      	ldr	r3, [pc, #344]	; (8009038 <HAL_RCC_ClockConfig+0x1b4>)
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d121      	bne.n	8008f2c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8008ee8:	2301      	movs	r3, #1
 8008eea:	e09e      	b.n	800902a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	685b      	ldr	r3, [r3, #4]
 8008ef0:	2b02      	cmp	r3, #2
 8008ef2:	d107      	bne.n	8008f04 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008ef4:	4b50      	ldr	r3, [pc, #320]	; (8009038 <HAL_RCC_ClockConfig+0x1b4>)
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d115      	bne.n	8008f2c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8008f00:	2301      	movs	r3, #1
 8008f02:	e092      	b.n	800902a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d107      	bne.n	8008f1c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008f0c:	4b4a      	ldr	r3, [pc, #296]	; (8009038 <HAL_RCC_ClockConfig+0x1b4>)
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f003 0302 	and.w	r3, r3, #2
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d109      	bne.n	8008f2c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8008f18:	2301      	movs	r3, #1
 8008f1a:	e086      	b.n	800902a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008f1c:	4b46      	ldr	r3, [pc, #280]	; (8009038 <HAL_RCC_ClockConfig+0x1b4>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d101      	bne.n	8008f2c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8008f28:	2301      	movs	r3, #1
 8008f2a:	e07e      	b.n	800902a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008f2c:	4b42      	ldr	r3, [pc, #264]	; (8009038 <HAL_RCC_ClockConfig+0x1b4>)
 8008f2e:	689b      	ldr	r3, [r3, #8]
 8008f30:	f023 0203 	bic.w	r2, r3, #3
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	685b      	ldr	r3, [r3, #4]
 8008f38:	493f      	ldr	r1, [pc, #252]	; (8009038 <HAL_RCC_ClockConfig+0x1b4>)
 8008f3a:	4313      	orrs	r3, r2
 8008f3c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008f3e:	f7fc fd5f 	bl	8005a00 <HAL_GetTick>
 8008f42:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008f44:	e00a      	b.n	8008f5c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008f46:	f7fc fd5b 	bl	8005a00 <HAL_GetTick>
 8008f4a:	4602      	mov	r2, r0
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	1ad3      	subs	r3, r2, r3
 8008f50:	f241 3288 	movw	r2, #5000	; 0x1388
 8008f54:	4293      	cmp	r3, r2
 8008f56:	d901      	bls.n	8008f5c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8008f58:	2303      	movs	r3, #3
 8008f5a:	e066      	b.n	800902a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008f5c:	4b36      	ldr	r3, [pc, #216]	; (8009038 <HAL_RCC_ClockConfig+0x1b4>)
 8008f5e:	689b      	ldr	r3, [r3, #8]
 8008f60:	f003 020c 	and.w	r2, r3, #12
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	685b      	ldr	r3, [r3, #4]
 8008f68:	009b      	lsls	r3, r3, #2
 8008f6a:	429a      	cmp	r2, r3
 8008f6c:	d1eb      	bne.n	8008f46 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f003 0302 	and.w	r3, r3, #2
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d008      	beq.n	8008f8c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008f7a:	4b2f      	ldr	r3, [pc, #188]	; (8009038 <HAL_RCC_ClockConfig+0x1b4>)
 8008f7c:	689b      	ldr	r3, [r3, #8]
 8008f7e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	689b      	ldr	r3, [r3, #8]
 8008f86:	492c      	ldr	r1, [pc, #176]	; (8009038 <HAL_RCC_ClockConfig+0x1b4>)
 8008f88:	4313      	orrs	r3, r2
 8008f8a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008f8c:	4b29      	ldr	r3, [pc, #164]	; (8009034 <HAL_RCC_ClockConfig+0x1b0>)
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f003 0307 	and.w	r3, r3, #7
 8008f94:	683a      	ldr	r2, [r7, #0]
 8008f96:	429a      	cmp	r2, r3
 8008f98:	d210      	bcs.n	8008fbc <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008f9a:	4b26      	ldr	r3, [pc, #152]	; (8009034 <HAL_RCC_ClockConfig+0x1b0>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	f023 0207 	bic.w	r2, r3, #7
 8008fa2:	4924      	ldr	r1, [pc, #144]	; (8009034 <HAL_RCC_ClockConfig+0x1b0>)
 8008fa4:	683b      	ldr	r3, [r7, #0]
 8008fa6:	4313      	orrs	r3, r2
 8008fa8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008faa:	4b22      	ldr	r3, [pc, #136]	; (8009034 <HAL_RCC_ClockConfig+0x1b0>)
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f003 0307 	and.w	r3, r3, #7
 8008fb2:	683a      	ldr	r2, [r7, #0]
 8008fb4:	429a      	cmp	r2, r3
 8008fb6:	d001      	beq.n	8008fbc <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8008fb8:	2301      	movs	r3, #1
 8008fba:	e036      	b.n	800902a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f003 0304 	and.w	r3, r3, #4
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d008      	beq.n	8008fda <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008fc8:	4b1b      	ldr	r3, [pc, #108]	; (8009038 <HAL_RCC_ClockConfig+0x1b4>)
 8008fca:	689b      	ldr	r3, [r3, #8]
 8008fcc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	68db      	ldr	r3, [r3, #12]
 8008fd4:	4918      	ldr	r1, [pc, #96]	; (8009038 <HAL_RCC_ClockConfig+0x1b4>)
 8008fd6:	4313      	orrs	r3, r2
 8008fd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	f003 0308 	and.w	r3, r3, #8
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d009      	beq.n	8008ffa <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008fe6:	4b14      	ldr	r3, [pc, #80]	; (8009038 <HAL_RCC_ClockConfig+0x1b4>)
 8008fe8:	689b      	ldr	r3, [r3, #8]
 8008fea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	691b      	ldr	r3, [r3, #16]
 8008ff2:	00db      	lsls	r3, r3, #3
 8008ff4:	4910      	ldr	r1, [pc, #64]	; (8009038 <HAL_RCC_ClockConfig+0x1b4>)
 8008ff6:	4313      	orrs	r3, r2
 8008ff8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008ffa:	f000 f825 	bl	8009048 <HAL_RCC_GetSysClockFreq>
 8008ffe:	4602      	mov	r2, r0
 8009000:	4b0d      	ldr	r3, [pc, #52]	; (8009038 <HAL_RCC_ClockConfig+0x1b4>)
 8009002:	689b      	ldr	r3, [r3, #8]
 8009004:	091b      	lsrs	r3, r3, #4
 8009006:	f003 030f 	and.w	r3, r3, #15
 800900a:	490c      	ldr	r1, [pc, #48]	; (800903c <HAL_RCC_ClockConfig+0x1b8>)
 800900c:	5ccb      	ldrb	r3, [r1, r3]
 800900e:	f003 031f 	and.w	r3, r3, #31
 8009012:	fa22 f303 	lsr.w	r3, r2, r3
 8009016:	4a0a      	ldr	r2, [pc, #40]	; (8009040 <HAL_RCC_ClockConfig+0x1bc>)
 8009018:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800901a:	4b0a      	ldr	r3, [pc, #40]	; (8009044 <HAL_RCC_ClockConfig+0x1c0>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	4618      	mov	r0, r3
 8009020:	f7fc fc9e 	bl	8005960 <HAL_InitTick>
 8009024:	4603      	mov	r3, r0
 8009026:	72fb      	strb	r3, [r7, #11]

  return status;
 8009028:	7afb      	ldrb	r3, [r7, #11]
}
 800902a:	4618      	mov	r0, r3
 800902c:	3710      	adds	r7, #16
 800902e:	46bd      	mov	sp, r7
 8009030:	bd80      	pop	{r7, pc}
 8009032:	bf00      	nop
 8009034:	40022000 	.word	0x40022000
 8009038:	40021000 	.word	0x40021000
 800903c:	0800f804 	.word	0x0800f804
 8009040:	20000000 	.word	0x20000000
 8009044:	200000d0 	.word	0x200000d0

08009048 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009048:	b480      	push	{r7}
 800904a:	b089      	sub	sp, #36	; 0x24
 800904c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800904e:	2300      	movs	r3, #0
 8009050:	61fb      	str	r3, [r7, #28]
 8009052:	2300      	movs	r3, #0
 8009054:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009056:	4b3e      	ldr	r3, [pc, #248]	; (8009150 <HAL_RCC_GetSysClockFreq+0x108>)
 8009058:	689b      	ldr	r3, [r3, #8]
 800905a:	f003 030c 	and.w	r3, r3, #12
 800905e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009060:	4b3b      	ldr	r3, [pc, #236]	; (8009150 <HAL_RCC_GetSysClockFreq+0x108>)
 8009062:	68db      	ldr	r3, [r3, #12]
 8009064:	f003 0303 	and.w	r3, r3, #3
 8009068:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800906a:	693b      	ldr	r3, [r7, #16]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d005      	beq.n	800907c <HAL_RCC_GetSysClockFreq+0x34>
 8009070:	693b      	ldr	r3, [r7, #16]
 8009072:	2b0c      	cmp	r3, #12
 8009074:	d121      	bne.n	80090ba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	2b01      	cmp	r3, #1
 800907a:	d11e      	bne.n	80090ba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800907c:	4b34      	ldr	r3, [pc, #208]	; (8009150 <HAL_RCC_GetSysClockFreq+0x108>)
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	f003 0308 	and.w	r3, r3, #8
 8009084:	2b00      	cmp	r3, #0
 8009086:	d107      	bne.n	8009098 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8009088:	4b31      	ldr	r3, [pc, #196]	; (8009150 <HAL_RCC_GetSysClockFreq+0x108>)
 800908a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800908e:	0a1b      	lsrs	r3, r3, #8
 8009090:	f003 030f 	and.w	r3, r3, #15
 8009094:	61fb      	str	r3, [r7, #28]
 8009096:	e005      	b.n	80090a4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8009098:	4b2d      	ldr	r3, [pc, #180]	; (8009150 <HAL_RCC_GetSysClockFreq+0x108>)
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	091b      	lsrs	r3, r3, #4
 800909e:	f003 030f 	and.w	r3, r3, #15
 80090a2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80090a4:	4a2b      	ldr	r2, [pc, #172]	; (8009154 <HAL_RCC_GetSysClockFreq+0x10c>)
 80090a6:	69fb      	ldr	r3, [r7, #28]
 80090a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80090ac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80090ae:	693b      	ldr	r3, [r7, #16]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d10d      	bne.n	80090d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80090b4:	69fb      	ldr	r3, [r7, #28]
 80090b6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80090b8:	e00a      	b.n	80090d0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80090ba:	693b      	ldr	r3, [r7, #16]
 80090bc:	2b04      	cmp	r3, #4
 80090be:	d102      	bne.n	80090c6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80090c0:	4b25      	ldr	r3, [pc, #148]	; (8009158 <HAL_RCC_GetSysClockFreq+0x110>)
 80090c2:	61bb      	str	r3, [r7, #24]
 80090c4:	e004      	b.n	80090d0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80090c6:	693b      	ldr	r3, [r7, #16]
 80090c8:	2b08      	cmp	r3, #8
 80090ca:	d101      	bne.n	80090d0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80090cc:	4b23      	ldr	r3, [pc, #140]	; (800915c <HAL_RCC_GetSysClockFreq+0x114>)
 80090ce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80090d0:	693b      	ldr	r3, [r7, #16]
 80090d2:	2b0c      	cmp	r3, #12
 80090d4:	d134      	bne.n	8009140 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80090d6:	4b1e      	ldr	r3, [pc, #120]	; (8009150 <HAL_RCC_GetSysClockFreq+0x108>)
 80090d8:	68db      	ldr	r3, [r3, #12]
 80090da:	f003 0303 	and.w	r3, r3, #3
 80090de:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80090e0:	68bb      	ldr	r3, [r7, #8]
 80090e2:	2b02      	cmp	r3, #2
 80090e4:	d003      	beq.n	80090ee <HAL_RCC_GetSysClockFreq+0xa6>
 80090e6:	68bb      	ldr	r3, [r7, #8]
 80090e8:	2b03      	cmp	r3, #3
 80090ea:	d003      	beq.n	80090f4 <HAL_RCC_GetSysClockFreq+0xac>
 80090ec:	e005      	b.n	80090fa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80090ee:	4b1a      	ldr	r3, [pc, #104]	; (8009158 <HAL_RCC_GetSysClockFreq+0x110>)
 80090f0:	617b      	str	r3, [r7, #20]
      break;
 80090f2:	e005      	b.n	8009100 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80090f4:	4b19      	ldr	r3, [pc, #100]	; (800915c <HAL_RCC_GetSysClockFreq+0x114>)
 80090f6:	617b      	str	r3, [r7, #20]
      break;
 80090f8:	e002      	b.n	8009100 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80090fa:	69fb      	ldr	r3, [r7, #28]
 80090fc:	617b      	str	r3, [r7, #20]
      break;
 80090fe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009100:	4b13      	ldr	r3, [pc, #76]	; (8009150 <HAL_RCC_GetSysClockFreq+0x108>)
 8009102:	68db      	ldr	r3, [r3, #12]
 8009104:	091b      	lsrs	r3, r3, #4
 8009106:	f003 0307 	and.w	r3, r3, #7
 800910a:	3301      	adds	r3, #1
 800910c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800910e:	4b10      	ldr	r3, [pc, #64]	; (8009150 <HAL_RCC_GetSysClockFreq+0x108>)
 8009110:	68db      	ldr	r3, [r3, #12]
 8009112:	0a1b      	lsrs	r3, r3, #8
 8009114:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009118:	697a      	ldr	r2, [r7, #20]
 800911a:	fb02 f203 	mul.w	r2, r2, r3
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	fbb2 f3f3 	udiv	r3, r2, r3
 8009124:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009126:	4b0a      	ldr	r3, [pc, #40]	; (8009150 <HAL_RCC_GetSysClockFreq+0x108>)
 8009128:	68db      	ldr	r3, [r3, #12]
 800912a:	0e5b      	lsrs	r3, r3, #25
 800912c:	f003 0303 	and.w	r3, r3, #3
 8009130:	3301      	adds	r3, #1
 8009132:	005b      	lsls	r3, r3, #1
 8009134:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8009136:	697a      	ldr	r2, [r7, #20]
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	fbb2 f3f3 	udiv	r3, r2, r3
 800913e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8009140:	69bb      	ldr	r3, [r7, #24]
}
 8009142:	4618      	mov	r0, r3
 8009144:	3724      	adds	r7, #36	; 0x24
 8009146:	46bd      	mov	sp, r7
 8009148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914c:	4770      	bx	lr
 800914e:	bf00      	nop
 8009150:	40021000 	.word	0x40021000
 8009154:	0800f81c 	.word	0x0800f81c
 8009158:	00f42400 	.word	0x00f42400
 800915c:	007a1200 	.word	0x007a1200

08009160 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009160:	b480      	push	{r7}
 8009162:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009164:	4b03      	ldr	r3, [pc, #12]	; (8009174 <HAL_RCC_GetHCLKFreq+0x14>)
 8009166:	681b      	ldr	r3, [r3, #0]
}
 8009168:	4618      	mov	r0, r3
 800916a:	46bd      	mov	sp, r7
 800916c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009170:	4770      	bx	lr
 8009172:	bf00      	nop
 8009174:	20000000 	.word	0x20000000

08009178 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800917c:	f7ff fff0 	bl	8009160 <HAL_RCC_GetHCLKFreq>
 8009180:	4602      	mov	r2, r0
 8009182:	4b06      	ldr	r3, [pc, #24]	; (800919c <HAL_RCC_GetPCLK1Freq+0x24>)
 8009184:	689b      	ldr	r3, [r3, #8]
 8009186:	0a1b      	lsrs	r3, r3, #8
 8009188:	f003 0307 	and.w	r3, r3, #7
 800918c:	4904      	ldr	r1, [pc, #16]	; (80091a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800918e:	5ccb      	ldrb	r3, [r1, r3]
 8009190:	f003 031f 	and.w	r3, r3, #31
 8009194:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009198:	4618      	mov	r0, r3
 800919a:	bd80      	pop	{r7, pc}
 800919c:	40021000 	.word	0x40021000
 80091a0:	0800f814 	.word	0x0800f814

080091a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80091a8:	f7ff ffda 	bl	8009160 <HAL_RCC_GetHCLKFreq>
 80091ac:	4602      	mov	r2, r0
 80091ae:	4b06      	ldr	r3, [pc, #24]	; (80091c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80091b0:	689b      	ldr	r3, [r3, #8]
 80091b2:	0adb      	lsrs	r3, r3, #11
 80091b4:	f003 0307 	and.w	r3, r3, #7
 80091b8:	4904      	ldr	r1, [pc, #16]	; (80091cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80091ba:	5ccb      	ldrb	r3, [r1, r3]
 80091bc:	f003 031f 	and.w	r3, r3, #31
 80091c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80091c4:	4618      	mov	r0, r3
 80091c6:	bd80      	pop	{r7, pc}
 80091c8:	40021000 	.word	0x40021000
 80091cc:	0800f814 	.word	0x0800f814

080091d0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b086      	sub	sp, #24
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80091d8:	2300      	movs	r3, #0
 80091da:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80091dc:	4b2a      	ldr	r3, [pc, #168]	; (8009288 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80091de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80091e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d003      	beq.n	80091f0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80091e8:	f7ff f8f0 	bl	80083cc <HAL_PWREx_GetVoltageRange>
 80091ec:	6178      	str	r0, [r7, #20]
 80091ee:	e014      	b.n	800921a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80091f0:	4b25      	ldr	r3, [pc, #148]	; (8009288 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80091f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80091f4:	4a24      	ldr	r2, [pc, #144]	; (8009288 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80091f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80091fa:	6593      	str	r3, [r2, #88]	; 0x58
 80091fc:	4b22      	ldr	r3, [pc, #136]	; (8009288 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80091fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009200:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009204:	60fb      	str	r3, [r7, #12]
 8009206:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8009208:	f7ff f8e0 	bl	80083cc <HAL_PWREx_GetVoltageRange>
 800920c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800920e:	4b1e      	ldr	r3, [pc, #120]	; (8009288 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009210:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009212:	4a1d      	ldr	r2, [pc, #116]	; (8009288 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009214:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009218:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800921a:	697b      	ldr	r3, [r7, #20]
 800921c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009220:	d10b      	bne.n	800923a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	2b80      	cmp	r3, #128	; 0x80
 8009226:	d919      	bls.n	800925c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2ba0      	cmp	r3, #160	; 0xa0
 800922c:	d902      	bls.n	8009234 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800922e:	2302      	movs	r3, #2
 8009230:	613b      	str	r3, [r7, #16]
 8009232:	e013      	b.n	800925c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009234:	2301      	movs	r3, #1
 8009236:	613b      	str	r3, [r7, #16]
 8009238:	e010      	b.n	800925c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	2b80      	cmp	r3, #128	; 0x80
 800923e:	d902      	bls.n	8009246 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8009240:	2303      	movs	r3, #3
 8009242:	613b      	str	r3, [r7, #16]
 8009244:	e00a      	b.n	800925c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	2b80      	cmp	r3, #128	; 0x80
 800924a:	d102      	bne.n	8009252 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800924c:	2302      	movs	r3, #2
 800924e:	613b      	str	r3, [r7, #16]
 8009250:	e004      	b.n	800925c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	2b70      	cmp	r3, #112	; 0x70
 8009256:	d101      	bne.n	800925c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009258:	2301      	movs	r3, #1
 800925a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800925c:	4b0b      	ldr	r3, [pc, #44]	; (800928c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	f023 0207 	bic.w	r2, r3, #7
 8009264:	4909      	ldr	r1, [pc, #36]	; (800928c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009266:	693b      	ldr	r3, [r7, #16]
 8009268:	4313      	orrs	r3, r2
 800926a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800926c:	4b07      	ldr	r3, [pc, #28]	; (800928c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	f003 0307 	and.w	r3, r3, #7
 8009274:	693a      	ldr	r2, [r7, #16]
 8009276:	429a      	cmp	r2, r3
 8009278:	d001      	beq.n	800927e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800927a:	2301      	movs	r3, #1
 800927c:	e000      	b.n	8009280 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800927e:	2300      	movs	r3, #0
}
 8009280:	4618      	mov	r0, r3
 8009282:	3718      	adds	r7, #24
 8009284:	46bd      	mov	sp, r7
 8009286:	bd80      	pop	{r7, pc}
 8009288:	40021000 	.word	0x40021000
 800928c:	40022000 	.word	0x40022000

08009290 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b086      	sub	sp, #24
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009298:	2300      	movs	r3, #0
 800929a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800929c:	2300      	movs	r3, #0
 800929e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d041      	beq.n	8009330 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80092b0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80092b4:	d02a      	beq.n	800930c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80092b6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80092ba:	d824      	bhi.n	8009306 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80092bc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80092c0:	d008      	beq.n	80092d4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80092c2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80092c6:	d81e      	bhi.n	8009306 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d00a      	beq.n	80092e2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80092cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80092d0:	d010      	beq.n	80092f4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80092d2:	e018      	b.n	8009306 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80092d4:	4b86      	ldr	r3, [pc, #536]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80092d6:	68db      	ldr	r3, [r3, #12]
 80092d8:	4a85      	ldr	r2, [pc, #532]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80092da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80092de:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80092e0:	e015      	b.n	800930e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	3304      	adds	r3, #4
 80092e6:	2100      	movs	r1, #0
 80092e8:	4618      	mov	r0, r3
 80092ea:	f001 f887 	bl	800a3fc <RCCEx_PLLSAI1_Config>
 80092ee:	4603      	mov	r3, r0
 80092f0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80092f2:	e00c      	b.n	800930e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	3320      	adds	r3, #32
 80092f8:	2100      	movs	r1, #0
 80092fa:	4618      	mov	r0, r3
 80092fc:	f001 f970 	bl	800a5e0 <RCCEx_PLLSAI2_Config>
 8009300:	4603      	mov	r3, r0
 8009302:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009304:	e003      	b.n	800930e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009306:	2301      	movs	r3, #1
 8009308:	74fb      	strb	r3, [r7, #19]
      break;
 800930a:	e000      	b.n	800930e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800930c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800930e:	7cfb      	ldrb	r3, [r7, #19]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d10b      	bne.n	800932c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009314:	4b76      	ldr	r3, [pc, #472]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009316:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800931a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009322:	4973      	ldr	r1, [pc, #460]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009324:	4313      	orrs	r3, r2
 8009326:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800932a:	e001      	b.n	8009330 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800932c:	7cfb      	ldrb	r3, [r7, #19]
 800932e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009338:	2b00      	cmp	r3, #0
 800933a:	d041      	beq.n	80093c0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009340:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009344:	d02a      	beq.n	800939c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8009346:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800934a:	d824      	bhi.n	8009396 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800934c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009350:	d008      	beq.n	8009364 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009352:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009356:	d81e      	bhi.n	8009396 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8009358:	2b00      	cmp	r3, #0
 800935a:	d00a      	beq.n	8009372 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800935c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009360:	d010      	beq.n	8009384 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8009362:	e018      	b.n	8009396 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009364:	4b62      	ldr	r3, [pc, #392]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009366:	68db      	ldr	r3, [r3, #12]
 8009368:	4a61      	ldr	r2, [pc, #388]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800936a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800936e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009370:	e015      	b.n	800939e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	3304      	adds	r3, #4
 8009376:	2100      	movs	r1, #0
 8009378:	4618      	mov	r0, r3
 800937a:	f001 f83f 	bl	800a3fc <RCCEx_PLLSAI1_Config>
 800937e:	4603      	mov	r3, r0
 8009380:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009382:	e00c      	b.n	800939e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	3320      	adds	r3, #32
 8009388:	2100      	movs	r1, #0
 800938a:	4618      	mov	r0, r3
 800938c:	f001 f928 	bl	800a5e0 <RCCEx_PLLSAI2_Config>
 8009390:	4603      	mov	r3, r0
 8009392:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009394:	e003      	b.n	800939e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009396:	2301      	movs	r3, #1
 8009398:	74fb      	strb	r3, [r7, #19]
      break;
 800939a:	e000      	b.n	800939e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800939c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800939e:	7cfb      	ldrb	r3, [r7, #19]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d10b      	bne.n	80093bc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80093a4:	4b52      	ldr	r3, [pc, #328]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80093a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80093aa:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80093b2:	494f      	ldr	r1, [pc, #316]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80093b4:	4313      	orrs	r3, r2
 80093b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80093ba:	e001      	b.n	80093c0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80093bc:	7cfb      	ldrb	r3, [r7, #19]
 80093be:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	f000 80a0 	beq.w	800950e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80093ce:	2300      	movs	r3, #0
 80093d0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80093d2:	4b47      	ldr	r3, [pc, #284]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80093d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d101      	bne.n	80093e2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80093de:	2301      	movs	r3, #1
 80093e0:	e000      	b.n	80093e4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80093e2:	2300      	movs	r3, #0
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d00d      	beq.n	8009404 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80093e8:	4b41      	ldr	r3, [pc, #260]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80093ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093ec:	4a40      	ldr	r2, [pc, #256]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80093ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80093f2:	6593      	str	r3, [r2, #88]	; 0x58
 80093f4:	4b3e      	ldr	r3, [pc, #248]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80093f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80093fc:	60bb      	str	r3, [r7, #8]
 80093fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009400:	2301      	movs	r3, #1
 8009402:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009404:	4b3b      	ldr	r3, [pc, #236]	; (80094f4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	4a3a      	ldr	r2, [pc, #232]	; (80094f4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800940a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800940e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009410:	f7fc faf6 	bl	8005a00 <HAL_GetTick>
 8009414:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009416:	e009      	b.n	800942c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009418:	f7fc faf2 	bl	8005a00 <HAL_GetTick>
 800941c:	4602      	mov	r2, r0
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	1ad3      	subs	r3, r2, r3
 8009422:	2b02      	cmp	r3, #2
 8009424:	d902      	bls.n	800942c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8009426:	2303      	movs	r3, #3
 8009428:	74fb      	strb	r3, [r7, #19]
        break;
 800942a:	e005      	b.n	8009438 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800942c:	4b31      	ldr	r3, [pc, #196]	; (80094f4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009434:	2b00      	cmp	r3, #0
 8009436:	d0ef      	beq.n	8009418 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8009438:	7cfb      	ldrb	r3, [r7, #19]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d15c      	bne.n	80094f8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800943e:	4b2c      	ldr	r3, [pc, #176]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009440:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009444:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009448:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800944a:	697b      	ldr	r3, [r7, #20]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d01f      	beq.n	8009490 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009456:	697a      	ldr	r2, [r7, #20]
 8009458:	429a      	cmp	r2, r3
 800945a:	d019      	beq.n	8009490 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800945c:	4b24      	ldr	r3, [pc, #144]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800945e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009462:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009466:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009468:	4b21      	ldr	r3, [pc, #132]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800946a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800946e:	4a20      	ldr	r2, [pc, #128]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009470:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009474:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009478:	4b1d      	ldr	r3, [pc, #116]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800947a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800947e:	4a1c      	ldr	r2, [pc, #112]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009480:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009484:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009488:	4a19      	ldr	r2, [pc, #100]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800948a:	697b      	ldr	r3, [r7, #20]
 800948c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009490:	697b      	ldr	r3, [r7, #20]
 8009492:	f003 0301 	and.w	r3, r3, #1
 8009496:	2b00      	cmp	r3, #0
 8009498:	d016      	beq.n	80094c8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800949a:	f7fc fab1 	bl	8005a00 <HAL_GetTick>
 800949e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80094a0:	e00b      	b.n	80094ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80094a2:	f7fc faad 	bl	8005a00 <HAL_GetTick>
 80094a6:	4602      	mov	r2, r0
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	1ad3      	subs	r3, r2, r3
 80094ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d902      	bls.n	80094ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80094b4:	2303      	movs	r3, #3
 80094b6:	74fb      	strb	r3, [r7, #19]
            break;
 80094b8:	e006      	b.n	80094c8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80094ba:	4b0d      	ldr	r3, [pc, #52]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80094bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80094c0:	f003 0302 	and.w	r3, r3, #2
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d0ec      	beq.n	80094a2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80094c8:	7cfb      	ldrb	r3, [r7, #19]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d10c      	bne.n	80094e8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80094ce:	4b08      	ldr	r3, [pc, #32]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80094d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80094d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094de:	4904      	ldr	r1, [pc, #16]	; (80094f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80094e0:	4313      	orrs	r3, r2
 80094e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80094e6:	e009      	b.n	80094fc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80094e8:	7cfb      	ldrb	r3, [r7, #19]
 80094ea:	74bb      	strb	r3, [r7, #18]
 80094ec:	e006      	b.n	80094fc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80094ee:	bf00      	nop
 80094f0:	40021000 	.word	0x40021000
 80094f4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80094f8:	7cfb      	ldrb	r3, [r7, #19]
 80094fa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80094fc:	7c7b      	ldrb	r3, [r7, #17]
 80094fe:	2b01      	cmp	r3, #1
 8009500:	d105      	bne.n	800950e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009502:	4ba6      	ldr	r3, [pc, #664]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009504:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009506:	4aa5      	ldr	r2, [pc, #660]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009508:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800950c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f003 0301 	and.w	r3, r3, #1
 8009516:	2b00      	cmp	r3, #0
 8009518:	d00a      	beq.n	8009530 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800951a:	4ba0      	ldr	r3, [pc, #640]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800951c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009520:	f023 0203 	bic.w	r2, r3, #3
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009528:	499c      	ldr	r1, [pc, #624]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800952a:	4313      	orrs	r3, r2
 800952c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	f003 0302 	and.w	r3, r3, #2
 8009538:	2b00      	cmp	r3, #0
 800953a:	d00a      	beq.n	8009552 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800953c:	4b97      	ldr	r3, [pc, #604]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800953e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009542:	f023 020c 	bic.w	r2, r3, #12
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800954a:	4994      	ldr	r1, [pc, #592]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800954c:	4313      	orrs	r3, r2
 800954e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	f003 0304 	and.w	r3, r3, #4
 800955a:	2b00      	cmp	r3, #0
 800955c:	d00a      	beq.n	8009574 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800955e:	4b8f      	ldr	r3, [pc, #572]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009560:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009564:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800956c:	498b      	ldr	r1, [pc, #556]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800956e:	4313      	orrs	r3, r2
 8009570:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	f003 0308 	and.w	r3, r3, #8
 800957c:	2b00      	cmp	r3, #0
 800957e:	d00a      	beq.n	8009596 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009580:	4b86      	ldr	r3, [pc, #536]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009582:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009586:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800958e:	4983      	ldr	r1, [pc, #524]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009590:	4313      	orrs	r3, r2
 8009592:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	f003 0310 	and.w	r3, r3, #16
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d00a      	beq.n	80095b8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80095a2:	4b7e      	ldr	r3, [pc, #504]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80095a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80095a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80095b0:	497a      	ldr	r1, [pc, #488]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80095b2:	4313      	orrs	r3, r2
 80095b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f003 0320 	and.w	r3, r3, #32
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d00a      	beq.n	80095da <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80095c4:	4b75      	ldr	r3, [pc, #468]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80095c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80095ca:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80095d2:	4972      	ldr	r1, [pc, #456]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80095d4:	4313      	orrs	r3, r2
 80095d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d00a      	beq.n	80095fc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80095e6:	4b6d      	ldr	r3, [pc, #436]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80095e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80095ec:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80095f4:	4969      	ldr	r1, [pc, #420]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80095f6:	4313      	orrs	r3, r2
 80095f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009604:	2b00      	cmp	r3, #0
 8009606:	d00a      	beq.n	800961e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009608:	4b64      	ldr	r3, [pc, #400]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800960a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800960e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009616:	4961      	ldr	r1, [pc, #388]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009618:	4313      	orrs	r3, r2
 800961a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009626:	2b00      	cmp	r3, #0
 8009628:	d00a      	beq.n	8009640 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800962a:	4b5c      	ldr	r3, [pc, #368]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800962c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009630:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009638:	4958      	ldr	r1, [pc, #352]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800963a:	4313      	orrs	r3, r2
 800963c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009648:	2b00      	cmp	r3, #0
 800964a:	d00a      	beq.n	8009662 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800964c:	4b53      	ldr	r3, [pc, #332]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800964e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009652:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800965a:	4950      	ldr	r1, [pc, #320]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800965c:	4313      	orrs	r3, r2
 800965e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800966a:	2b00      	cmp	r3, #0
 800966c:	d00a      	beq.n	8009684 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800966e:	4b4b      	ldr	r3, [pc, #300]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009670:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009674:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800967c:	4947      	ldr	r1, [pc, #284]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800967e:	4313      	orrs	r3, r2
 8009680:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800968c:	2b00      	cmp	r3, #0
 800968e:	d00a      	beq.n	80096a6 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009690:	4b42      	ldr	r3, [pc, #264]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009692:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009696:	f023 0203 	bic.w	r2, r3, #3
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800969e:	493f      	ldr	r1, [pc, #252]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80096a0:	4313      	orrs	r3, r2
 80096a2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d028      	beq.n	8009704 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80096b2:	4b3a      	ldr	r3, [pc, #232]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80096b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80096b8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096c0:	4936      	ldr	r1, [pc, #216]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80096c2:	4313      	orrs	r3, r2
 80096c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096cc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80096d0:	d106      	bne.n	80096e0 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80096d2:	4b32      	ldr	r3, [pc, #200]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80096d4:	68db      	ldr	r3, [r3, #12]
 80096d6:	4a31      	ldr	r2, [pc, #196]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80096d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80096dc:	60d3      	str	r3, [r2, #12]
 80096de:	e011      	b.n	8009704 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096e4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80096e8:	d10c      	bne.n	8009704 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	3304      	adds	r3, #4
 80096ee:	2101      	movs	r1, #1
 80096f0:	4618      	mov	r0, r3
 80096f2:	f000 fe83 	bl	800a3fc <RCCEx_PLLSAI1_Config>
 80096f6:	4603      	mov	r3, r0
 80096f8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80096fa:	7cfb      	ldrb	r3, [r7, #19]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d001      	beq.n	8009704 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8009700:	7cfb      	ldrb	r3, [r7, #19]
 8009702:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800970c:	2b00      	cmp	r3, #0
 800970e:	d028      	beq.n	8009762 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8009710:	4b22      	ldr	r3, [pc, #136]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009712:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009716:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800971e:	491f      	ldr	r1, [pc, #124]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009720:	4313      	orrs	r3, r2
 8009722:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800972a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800972e:	d106      	bne.n	800973e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009730:	4b1a      	ldr	r3, [pc, #104]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009732:	68db      	ldr	r3, [r3, #12]
 8009734:	4a19      	ldr	r2, [pc, #100]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009736:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800973a:	60d3      	str	r3, [r2, #12]
 800973c:	e011      	b.n	8009762 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009742:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009746:	d10c      	bne.n	8009762 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	3304      	adds	r3, #4
 800974c:	2101      	movs	r1, #1
 800974e:	4618      	mov	r0, r3
 8009750:	f000 fe54 	bl	800a3fc <RCCEx_PLLSAI1_Config>
 8009754:	4603      	mov	r3, r0
 8009756:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009758:	7cfb      	ldrb	r3, [r7, #19]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d001      	beq.n	8009762 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 800975e:	7cfb      	ldrb	r3, [r7, #19]
 8009760:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800976a:	2b00      	cmp	r3, #0
 800976c:	d02a      	beq.n	80097c4 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800976e:	4b0b      	ldr	r3, [pc, #44]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009770:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009774:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800977c:	4907      	ldr	r1, [pc, #28]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800977e:	4313      	orrs	r3, r2
 8009780:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009788:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800978c:	d108      	bne.n	80097a0 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800978e:	4b03      	ldr	r3, [pc, #12]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009790:	68db      	ldr	r3, [r3, #12]
 8009792:	4a02      	ldr	r2, [pc, #8]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009794:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009798:	60d3      	str	r3, [r2, #12]
 800979a:	e013      	b.n	80097c4 <HAL_RCCEx_PeriphCLKConfig+0x534>
 800979c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80097a4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80097a8:	d10c      	bne.n	80097c4 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	3304      	adds	r3, #4
 80097ae:	2101      	movs	r1, #1
 80097b0:	4618      	mov	r0, r3
 80097b2:	f000 fe23 	bl	800a3fc <RCCEx_PLLSAI1_Config>
 80097b6:	4603      	mov	r3, r0
 80097b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80097ba:	7cfb      	ldrb	r3, [r7, #19]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d001      	beq.n	80097c4 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 80097c0:	7cfb      	ldrb	r3, [r7, #19]
 80097c2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d02f      	beq.n	8009830 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80097d0:	4b2c      	ldr	r3, [pc, #176]	; (8009884 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80097d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80097d6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80097de:	4929      	ldr	r1, [pc, #164]	; (8009884 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80097e0:	4313      	orrs	r3, r2
 80097e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80097ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80097ee:	d10d      	bne.n	800980c <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	3304      	adds	r3, #4
 80097f4:	2102      	movs	r1, #2
 80097f6:	4618      	mov	r0, r3
 80097f8:	f000 fe00 	bl	800a3fc <RCCEx_PLLSAI1_Config>
 80097fc:	4603      	mov	r3, r0
 80097fe:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009800:	7cfb      	ldrb	r3, [r7, #19]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d014      	beq.n	8009830 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8009806:	7cfb      	ldrb	r3, [r7, #19]
 8009808:	74bb      	strb	r3, [r7, #18]
 800980a:	e011      	b.n	8009830 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009810:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009814:	d10c      	bne.n	8009830 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	3320      	adds	r3, #32
 800981a:	2102      	movs	r1, #2
 800981c:	4618      	mov	r0, r3
 800981e:	f000 fedf 	bl	800a5e0 <RCCEx_PLLSAI2_Config>
 8009822:	4603      	mov	r3, r0
 8009824:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009826:	7cfb      	ldrb	r3, [r7, #19]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d001      	beq.n	8009830 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800982c:	7cfb      	ldrb	r3, [r7, #19]
 800982e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009838:	2b00      	cmp	r3, #0
 800983a:	d00b      	beq.n	8009854 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800983c:	4b11      	ldr	r3, [pc, #68]	; (8009884 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800983e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009842:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800984c:	490d      	ldr	r1, [pc, #52]	; (8009884 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800984e:	4313      	orrs	r3, r2
 8009850:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800985c:	2b00      	cmp	r3, #0
 800985e:	d00b      	beq.n	8009878 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009860:	4b08      	ldr	r3, [pc, #32]	; (8009884 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8009862:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009866:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009870:	4904      	ldr	r1, [pc, #16]	; (8009884 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8009872:	4313      	orrs	r3, r2
 8009874:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8009878:	7cbb      	ldrb	r3, [r7, #18]
}
 800987a:	4618      	mov	r0, r3
 800987c:	3718      	adds	r7, #24
 800987e:	46bd      	mov	sp, r7
 8009880:	bd80      	pop	{r7, pc}
 8009882:	bf00      	nop
 8009884:	40021000 	.word	0x40021000

08009888 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b088      	sub	sp, #32
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8009890:	2300      	movs	r3, #0
 8009892:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800989a:	d13e      	bne.n	800991a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800989c:	4bb8      	ldr	r3, [pc, #736]	; (8009b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800989e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80098a6:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80098a8:	693b      	ldr	r3, [r7, #16]
 80098aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80098ae:	d028      	beq.n	8009902 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80098b0:	693b      	ldr	r3, [r7, #16]
 80098b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80098b6:	f200 858e 	bhi.w	800a3d6 <HAL_RCCEx_GetPeriphCLKFreq+0xb4e>
 80098ba:	693b      	ldr	r3, [r7, #16]
 80098bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80098c0:	d005      	beq.n	80098ce <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 80098c2:	693b      	ldr	r3, [r7, #16]
 80098c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80098c8:	d00e      	beq.n	80098e8 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80098ca:	f000 bd84 	b.w	800a3d6 <HAL_RCCEx_GetPeriphCLKFreq+0xb4e>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80098ce:	4bac      	ldr	r3, [pc, #688]	; (8009b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80098d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098d4:	f003 0302 	and.w	r3, r3, #2
 80098d8:	2b02      	cmp	r3, #2
 80098da:	f040 857e 	bne.w	800a3da <HAL_RCCEx_GetPeriphCLKFreq+0xb52>
        frequency = LSE_VALUE;
 80098de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80098e2:	61fb      	str	r3, [r7, #28]
      break;
 80098e4:	f000 bd79 	b.w	800a3da <HAL_RCCEx_GetPeriphCLKFreq+0xb52>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80098e8:	4ba5      	ldr	r3, [pc, #660]	; (8009b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80098ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80098ee:	f003 0302 	and.w	r3, r3, #2
 80098f2:	2b02      	cmp	r3, #2
 80098f4:	f040 8573 	bne.w	800a3de <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
          frequency = LSI_VALUE;
 80098f8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80098fc:	61fb      	str	r3, [r7, #28]
      break;
 80098fe:	f000 bd6e 	b.w	800a3de <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009902:	4b9f      	ldr	r3, [pc, #636]	; (8009b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800990a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800990e:	f040 8568 	bne.w	800a3e2 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
        frequency = HSE_VALUE / 32U;
 8009912:	4b9c      	ldr	r3, [pc, #624]	; (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8009914:	61fb      	str	r3, [r7, #28]
      break;
 8009916:	f000 bd64 	b.w	800a3e2 <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800991a:	4b99      	ldr	r3, [pc, #612]	; (8009b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800991c:	68db      	ldr	r3, [r3, #12]
 800991e:	f003 0303 	and.w	r3, r3, #3
 8009922:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8009924:	697b      	ldr	r3, [r7, #20]
 8009926:	2b03      	cmp	r3, #3
 8009928:	d036      	beq.n	8009998 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800992a:	697b      	ldr	r3, [r7, #20]
 800992c:	2b03      	cmp	r3, #3
 800992e:	d840      	bhi.n	80099b2 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8009930:	697b      	ldr	r3, [r7, #20]
 8009932:	2b01      	cmp	r3, #1
 8009934:	d003      	beq.n	800993e <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8009936:	697b      	ldr	r3, [r7, #20]
 8009938:	2b02      	cmp	r3, #2
 800993a:	d020      	beq.n	800997e <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 800993c:	e039      	b.n	80099b2 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800993e:	4b90      	ldr	r3, [pc, #576]	; (8009b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	f003 0302 	and.w	r3, r3, #2
 8009946:	2b02      	cmp	r3, #2
 8009948:	d116      	bne.n	8009978 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800994a:	4b8d      	ldr	r3, [pc, #564]	; (8009b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	f003 0308 	and.w	r3, r3, #8
 8009952:	2b00      	cmp	r3, #0
 8009954:	d005      	beq.n	8009962 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8009956:	4b8a      	ldr	r3, [pc, #552]	; (8009b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	091b      	lsrs	r3, r3, #4
 800995c:	f003 030f 	and.w	r3, r3, #15
 8009960:	e005      	b.n	800996e <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8009962:	4b87      	ldr	r3, [pc, #540]	; (8009b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009964:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009968:	0a1b      	lsrs	r3, r3, #8
 800996a:	f003 030f 	and.w	r3, r3, #15
 800996e:	4a86      	ldr	r2, [pc, #536]	; (8009b88 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8009970:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009974:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8009976:	e01f      	b.n	80099b8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8009978:	2300      	movs	r3, #0
 800997a:	61bb      	str	r3, [r7, #24]
      break;
 800997c:	e01c      	b.n	80099b8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800997e:	4b80      	ldr	r3, [pc, #512]	; (8009b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009986:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800998a:	d102      	bne.n	8009992 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 800998c:	4b7f      	ldr	r3, [pc, #508]	; (8009b8c <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800998e:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8009990:	e012      	b.n	80099b8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8009992:	2300      	movs	r3, #0
 8009994:	61bb      	str	r3, [r7, #24]
      break;
 8009996:	e00f      	b.n	80099b8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009998:	4b79      	ldr	r3, [pc, #484]	; (8009b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80099a0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80099a4:	d102      	bne.n	80099ac <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80099a6:	4b7a      	ldr	r3, [pc, #488]	; (8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 80099a8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80099aa:	e005      	b.n	80099b8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80099ac:	2300      	movs	r3, #0
 80099ae:	61bb      	str	r3, [r7, #24]
      break;
 80099b0:	e002      	b.n	80099b8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80099b2:	2300      	movs	r3, #0
 80099b4:	61bb      	str	r3, [r7, #24]
      break;
 80099b6:	bf00      	nop
    }

    switch(PeriphClk)
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80099be:	f000 842b 	beq.w	800a218 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80099c8:	f200 850d 	bhi.w	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb5e>
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80099d2:	f000 80df 	beq.w	8009b94 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80099dc:	f200 8503 	bhi.w	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb5e>
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80099e6:	f000 80d5 	beq.w	8009b94 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80099f0:	f200 84f9 	bhi.w	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb5e>
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80099fa:	f000 8374 	beq.w	800a0e6 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009a04:	f200 84ef 	bhi.w	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb5e>
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a0e:	f000 84c0 	beq.w	800a392 <HAL_RCCEx_GetPeriphCLKFreq+0xb0a>
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a18:	f200 84e5 	bhi.w	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb5e>
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009a22:	f000 82e7 	beq.w	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009a2c:	f200 84db 	bhi.w	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb5e>
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009a36:	f000 80ad 	beq.w	8009b94 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009a40:	f200 84d1 	bhi.w	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb5e>
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a4a:	f000 8091 	beq.w	8009b70 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a54:	f200 84c7 	bhi.w	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb5e>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009a5e:	d07f      	beq.n	8009b60 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009a66:	f200 84be 	bhi.w	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb5e>
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a70:	f000 8445 	beq.w	800a2fe <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a7a:	f200 84b4 	bhi.w	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb5e>
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a84:	f000 83f1 	beq.w	800a26a <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a8e:	f200 84aa 	bhi.w	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb5e>
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009a98:	f000 8392 	beq.w	800a1c0 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009aa2:	f200 84a0 	bhi.w	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb5e>
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	2b80      	cmp	r3, #128	; 0x80
 8009aaa:	f000 835d 	beq.w	800a168 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2b80      	cmp	r3, #128	; 0x80
 8009ab2:	f200 8498 	bhi.w	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb5e>
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2b20      	cmp	r3, #32
 8009aba:	d84b      	bhi.n	8009b54 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	f000 8491 	beq.w	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb5e>
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	3b01      	subs	r3, #1
 8009ac8:	2b1f      	cmp	r3, #31
 8009aca:	f200 848c 	bhi.w	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb5e>
 8009ace:	a201      	add	r2, pc, #4	; (adr r2, 8009ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x24c>)
 8009ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ad4:	08009ceb 	.word	0x08009ceb
 8009ad8:	08009d5b 	.word	0x08009d5b
 8009adc:	0800a3e7 	.word	0x0800a3e7
 8009ae0:	08009def 	.word	0x08009def
 8009ae4:	0800a3e7 	.word	0x0800a3e7
 8009ae8:	0800a3e7 	.word	0x0800a3e7
 8009aec:	0800a3e7 	.word	0x0800a3e7
 8009af0:	08009e79 	.word	0x08009e79
 8009af4:	0800a3e7 	.word	0x0800a3e7
 8009af8:	0800a3e7 	.word	0x0800a3e7
 8009afc:	0800a3e7 	.word	0x0800a3e7
 8009b00:	0800a3e7 	.word	0x0800a3e7
 8009b04:	0800a3e7 	.word	0x0800a3e7
 8009b08:	0800a3e7 	.word	0x0800a3e7
 8009b0c:	0800a3e7 	.word	0x0800a3e7
 8009b10:	08009ef1 	.word	0x08009ef1
 8009b14:	0800a3e7 	.word	0x0800a3e7
 8009b18:	0800a3e7 	.word	0x0800a3e7
 8009b1c:	0800a3e7 	.word	0x0800a3e7
 8009b20:	0800a3e7 	.word	0x0800a3e7
 8009b24:	0800a3e7 	.word	0x0800a3e7
 8009b28:	0800a3e7 	.word	0x0800a3e7
 8009b2c:	0800a3e7 	.word	0x0800a3e7
 8009b30:	0800a3e7 	.word	0x0800a3e7
 8009b34:	0800a3e7 	.word	0x0800a3e7
 8009b38:	0800a3e7 	.word	0x0800a3e7
 8009b3c:	0800a3e7 	.word	0x0800a3e7
 8009b40:	0800a3e7 	.word	0x0800a3e7
 8009b44:	0800a3e7 	.word	0x0800a3e7
 8009b48:	0800a3e7 	.word	0x0800a3e7
 8009b4c:	0800a3e7 	.word	0x0800a3e7
 8009b50:	08009f73 	.word	0x08009f73
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	2b40      	cmp	r3, #64	; 0x40
 8009b58:	f000 82da 	beq.w	800a110 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8009b5c:	f000 bc43 	b.w	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb5e>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8009b60:	69b9      	ldr	r1, [r7, #24]
 8009b62:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009b66:	f000 fe17 	bl	800a798 <RCCEx_GetSAIxPeriphCLKFreq>
 8009b6a:	61f8      	str	r0, [r7, #28]
      break;
 8009b6c:	f000 bc3c 	b.w	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8009b70:	69b9      	ldr	r1, [r7, #24]
 8009b72:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8009b76:	f000 fe0f 	bl	800a798 <RCCEx_GetSAIxPeriphCLKFreq>
 8009b7a:	61f8      	str	r0, [r7, #28]
      break;
 8009b7c:	f000 bc34 	b.w	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
 8009b80:	40021000 	.word	0x40021000
 8009b84:	0003d090 	.word	0x0003d090
 8009b88:	0800f81c 	.word	0x0800f81c
 8009b8c:	00f42400 	.word	0x00f42400
 8009b90:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8009b94:	4bb2      	ldr	r3, [pc, #712]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b9a:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8009b9e:	613b      	str	r3, [r7, #16]
 8009ba0:	693b      	ldr	r3, [r7, #16]
 8009ba2:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8009ba6:	d015      	beq.n	8009bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8009ba8:	693b      	ldr	r3, [r7, #16]
 8009baa:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8009bae:	f200 8092 	bhi.w	8009cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8009bb2:	693b      	ldr	r3, [r7, #16]
 8009bb4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009bb8:	d029      	beq.n	8009c0e <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 8009bba:	693b      	ldr	r3, [r7, #16]
 8009bbc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009bc0:	f200 8089 	bhi.w	8009cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8009bc4:	693b      	ldr	r3, [r7, #16]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d07b      	beq.n	8009cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x43a>
 8009bca:	693b      	ldr	r3, [r7, #16]
 8009bcc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009bd0:	d04a      	beq.n	8009c68 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
          break;
 8009bd2:	e080      	b.n	8009cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8009bd4:	4ba2      	ldr	r3, [pc, #648]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	f003 0302 	and.w	r3, r3, #2
 8009bdc:	2b02      	cmp	r3, #2
 8009bde:	d17c      	bne.n	8009cda <HAL_RCCEx_GetPeriphCLKFreq+0x452>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8009be0:	4b9f      	ldr	r3, [pc, #636]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	f003 0308 	and.w	r3, r3, #8
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d005      	beq.n	8009bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8009bec:	4b9c      	ldr	r3, [pc, #624]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	091b      	lsrs	r3, r3, #4
 8009bf2:	f003 030f 	and.w	r3, r3, #15
 8009bf6:	e005      	b.n	8009c04 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8009bf8:	4b99      	ldr	r3, [pc, #612]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009bfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009bfe:	0a1b      	lsrs	r3, r3, #8
 8009c00:	f003 030f 	and.w	r3, r3, #15
 8009c04:	4a97      	ldr	r2, [pc, #604]	; (8009e64 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8009c06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009c0a:	61fb      	str	r3, [r7, #28]
          break;
 8009c0c:	e065      	b.n	8009cda <HAL_RCCEx_GetPeriphCLKFreq+0x452>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8009c0e:	4b94      	ldr	r3, [pc, #592]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009c16:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009c1a:	d160      	bne.n	8009cde <HAL_RCCEx_GetPeriphCLKFreq+0x456>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8009c1c:	4b90      	ldr	r3, [pc, #576]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009c1e:	68db      	ldr	r3, [r3, #12]
 8009c20:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009c24:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009c28:	d159      	bne.n	8009cde <HAL_RCCEx_GetPeriphCLKFreq+0x456>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8009c2a:	4b8d      	ldr	r3, [pc, #564]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009c2c:	68db      	ldr	r3, [r3, #12]
 8009c2e:	0a1b      	lsrs	r3, r3, #8
 8009c30:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009c34:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009c36:	69bb      	ldr	r3, [r7, #24]
 8009c38:	68fa      	ldr	r2, [r7, #12]
 8009c3a:	fb02 f203 	mul.w	r2, r2, r3
 8009c3e:	4b88      	ldr	r3, [pc, #544]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009c40:	68db      	ldr	r3, [r3, #12]
 8009c42:	091b      	lsrs	r3, r3, #4
 8009c44:	f003 0307 	and.w	r3, r3, #7
 8009c48:	3301      	adds	r3, #1
 8009c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c4e:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8009c50:	4b83      	ldr	r3, [pc, #524]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009c52:	68db      	ldr	r3, [r3, #12]
 8009c54:	0d5b      	lsrs	r3, r3, #21
 8009c56:	f003 0303 	and.w	r3, r3, #3
 8009c5a:	3301      	adds	r3, #1
 8009c5c:	005b      	lsls	r3, r3, #1
 8009c5e:	69ba      	ldr	r2, [r7, #24]
 8009c60:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c64:	61fb      	str	r3, [r7, #28]
          break;
 8009c66:	e03a      	b.n	8009cde <HAL_RCCEx_GetPeriphCLKFreq+0x456>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8009c68:	4b7d      	ldr	r3, [pc, #500]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009c70:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009c74:	d135      	bne.n	8009ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8009c76:	4b7a      	ldr	r3, [pc, #488]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009c78:	691b      	ldr	r3, [r3, #16]
 8009c7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009c7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009c82:	d12e      	bne.n	8009ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8009c84:	4b76      	ldr	r3, [pc, #472]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009c86:	691b      	ldr	r3, [r3, #16]
 8009c88:	0a1b      	lsrs	r3, r3, #8
 8009c8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009c8e:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009c90:	69bb      	ldr	r3, [r7, #24]
 8009c92:	68fa      	ldr	r2, [r7, #12]
 8009c94:	fb02 f203 	mul.w	r2, r2, r3
 8009c98:	4b71      	ldr	r3, [pc, #452]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009c9a:	68db      	ldr	r3, [r3, #12]
 8009c9c:	091b      	lsrs	r3, r3, #4
 8009c9e:	f003 0307 	and.w	r3, r3, #7
 8009ca2:	3301      	adds	r3, #1
 8009ca4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ca8:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8009caa:	4b6d      	ldr	r3, [pc, #436]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009cac:	691b      	ldr	r3, [r3, #16]
 8009cae:	0d5b      	lsrs	r3, r3, #21
 8009cb0:	f003 0303 	and.w	r3, r3, #3
 8009cb4:	3301      	adds	r3, #1
 8009cb6:	005b      	lsls	r3, r3, #1
 8009cb8:	69ba      	ldr	r2, [r7, #24]
 8009cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cbe:	61fb      	str	r3, [r7, #28]
          break;
 8009cc0:	e00f      	b.n	8009ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8009cc2:	4b67      	ldr	r3, [pc, #412]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009cc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009cc8:	f003 0302 	and.w	r3, r3, #2
 8009ccc:	2b02      	cmp	r3, #2
 8009cce:	d10a      	bne.n	8009ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
            frequency = HSI48_VALUE;
 8009cd0:	4b65      	ldr	r3, [pc, #404]	; (8009e68 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8009cd2:	61fb      	str	r3, [r7, #28]
          break;
 8009cd4:	e007      	b.n	8009ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
          break;
 8009cd6:	bf00      	nop
 8009cd8:	e386      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 8009cda:	bf00      	nop
 8009cdc:	e384      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 8009cde:	bf00      	nop
 8009ce0:	e382      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 8009ce2:	bf00      	nop
 8009ce4:	e380      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 8009ce6:	bf00      	nop
        break;
 8009ce8:	e37e      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8009cea:	4b5d      	ldr	r3, [pc, #372]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009cf0:	f003 0303 	and.w	r3, r3, #3
 8009cf4:	613b      	str	r3, [r7, #16]
 8009cf6:	693b      	ldr	r3, [r7, #16]
 8009cf8:	2b03      	cmp	r3, #3
 8009cfa:	d828      	bhi.n	8009d4e <HAL_RCCEx_GetPeriphCLKFreq+0x4c6>
 8009cfc:	a201      	add	r2, pc, #4	; (adr r2, 8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x47c>)
 8009cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d02:	bf00      	nop
 8009d04:	08009d15 	.word	0x08009d15
 8009d08:	08009d1d 	.word	0x08009d1d
 8009d0c:	08009d25 	.word	0x08009d25
 8009d10:	08009d39 	.word	0x08009d39
          frequency = HAL_RCC_GetPCLK2Freq();
 8009d14:	f7ff fa46 	bl	80091a4 <HAL_RCC_GetPCLK2Freq>
 8009d18:	61f8      	str	r0, [r7, #28]
          break;
 8009d1a:	e01d      	b.n	8009d58 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          frequency = HAL_RCC_GetSysClockFreq();
 8009d1c:	f7ff f994 	bl	8009048 <HAL_RCC_GetSysClockFreq>
 8009d20:	61f8      	str	r0, [r7, #28]
          break;
 8009d22:	e019      	b.n	8009d58 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009d24:	4b4e      	ldr	r3, [pc, #312]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009d2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009d30:	d10f      	bne.n	8009d52 <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
            frequency = HSI_VALUE;
 8009d32:	4b4e      	ldr	r3, [pc, #312]	; (8009e6c <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>)
 8009d34:	61fb      	str	r3, [r7, #28]
          break;
 8009d36:	e00c      	b.n	8009d52 <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009d38:	4b49      	ldr	r3, [pc, #292]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d3e:	f003 0302 	and.w	r3, r3, #2
 8009d42:	2b02      	cmp	r3, #2
 8009d44:	d107      	bne.n	8009d56 <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
            frequency = LSE_VALUE;
 8009d46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009d4a:	61fb      	str	r3, [r7, #28]
          break;
 8009d4c:	e003      	b.n	8009d56 <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
          break;
 8009d4e:	bf00      	nop
 8009d50:	e34a      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 8009d52:	bf00      	nop
 8009d54:	e348      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 8009d56:	bf00      	nop
        break;
 8009d58:	e346      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8009d5a:	4b41      	ldr	r3, [pc, #260]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d60:	f003 030c 	and.w	r3, r3, #12
 8009d64:	613b      	str	r3, [r7, #16]
 8009d66:	693b      	ldr	r3, [r7, #16]
 8009d68:	2b0c      	cmp	r3, #12
 8009d6a:	d83a      	bhi.n	8009de2 <HAL_RCCEx_GetPeriphCLKFreq+0x55a>
 8009d6c:	a201      	add	r2, pc, #4	; (adr r2, 8009d74 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8009d6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d72:	bf00      	nop
 8009d74:	08009da9 	.word	0x08009da9
 8009d78:	08009de3 	.word	0x08009de3
 8009d7c:	08009de3 	.word	0x08009de3
 8009d80:	08009de3 	.word	0x08009de3
 8009d84:	08009db1 	.word	0x08009db1
 8009d88:	08009de3 	.word	0x08009de3
 8009d8c:	08009de3 	.word	0x08009de3
 8009d90:	08009de3 	.word	0x08009de3
 8009d94:	08009db9 	.word	0x08009db9
 8009d98:	08009de3 	.word	0x08009de3
 8009d9c:	08009de3 	.word	0x08009de3
 8009da0:	08009de3 	.word	0x08009de3
 8009da4:	08009dcd 	.word	0x08009dcd
          frequency = HAL_RCC_GetPCLK1Freq();
 8009da8:	f7ff f9e6 	bl	8009178 <HAL_RCC_GetPCLK1Freq>
 8009dac:	61f8      	str	r0, [r7, #28]
          break;
 8009dae:	e01d      	b.n	8009dec <HAL_RCCEx_GetPeriphCLKFreq+0x564>
          frequency = HAL_RCC_GetSysClockFreq();
 8009db0:	f7ff f94a 	bl	8009048 <HAL_RCC_GetSysClockFreq>
 8009db4:	61f8      	str	r0, [r7, #28]
          break;
 8009db6:	e019      	b.n	8009dec <HAL_RCCEx_GetPeriphCLKFreq+0x564>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009db8:	4b29      	ldr	r3, [pc, #164]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009dc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009dc4:	d10f      	bne.n	8009de6 <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
            frequency = HSI_VALUE;
 8009dc6:	4b29      	ldr	r3, [pc, #164]	; (8009e6c <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>)
 8009dc8:	61fb      	str	r3, [r7, #28]
          break;
 8009dca:	e00c      	b.n	8009de6 <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009dcc:	4b24      	ldr	r3, [pc, #144]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009dd2:	f003 0302 	and.w	r3, r3, #2
 8009dd6:	2b02      	cmp	r3, #2
 8009dd8:	d107      	bne.n	8009dea <HAL_RCCEx_GetPeriphCLKFreq+0x562>
            frequency = LSE_VALUE;
 8009dda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009dde:	61fb      	str	r3, [r7, #28]
          break;
 8009de0:	e003      	b.n	8009dea <HAL_RCCEx_GetPeriphCLKFreq+0x562>
          break;
 8009de2:	bf00      	nop
 8009de4:	e300      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 8009de6:	bf00      	nop
 8009de8:	e2fe      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 8009dea:	bf00      	nop
        break;
 8009dec:	e2fc      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8009dee:	4b1c      	ldr	r3, [pc, #112]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009df0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009df4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009df8:	613b      	str	r3, [r7, #16]
 8009dfa:	693b      	ldr	r3, [r7, #16]
 8009dfc:	2b30      	cmp	r3, #48	; 0x30
 8009dfe:	d021      	beq.n	8009e44 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
 8009e00:	693b      	ldr	r3, [r7, #16]
 8009e02:	2b30      	cmp	r3, #48	; 0x30
 8009e04:	d829      	bhi.n	8009e5a <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8009e06:	693b      	ldr	r3, [r7, #16]
 8009e08:	2b20      	cmp	r3, #32
 8009e0a:	d011      	beq.n	8009e30 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8009e0c:	693b      	ldr	r3, [r7, #16]
 8009e0e:	2b20      	cmp	r3, #32
 8009e10:	d823      	bhi.n	8009e5a <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8009e12:	693b      	ldr	r3, [r7, #16]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d003      	beq.n	8009e20 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8009e18:	693b      	ldr	r3, [r7, #16]
 8009e1a:	2b10      	cmp	r3, #16
 8009e1c:	d004      	beq.n	8009e28 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          break;
 8009e1e:	e01c      	b.n	8009e5a <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8009e20:	f7ff f9aa 	bl	8009178 <HAL_RCC_GetPCLK1Freq>
 8009e24:	61f8      	str	r0, [r7, #28]
          break;
 8009e26:	e026      	b.n	8009e76 <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
          frequency = HAL_RCC_GetSysClockFreq();
 8009e28:	f7ff f90e 	bl	8009048 <HAL_RCC_GetSysClockFreq>
 8009e2c:	61f8      	str	r0, [r7, #28]
          break;
 8009e2e:	e022      	b.n	8009e76 <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009e30:	4b0b      	ldr	r3, [pc, #44]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009e38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009e3c:	d118      	bne.n	8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
            frequency = HSI_VALUE;
 8009e3e:	4b0b      	ldr	r3, [pc, #44]	; (8009e6c <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>)
 8009e40:	61fb      	str	r3, [r7, #28]
          break;
 8009e42:	e015      	b.n	8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009e44:	4b06      	ldr	r3, [pc, #24]	; (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8009e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e4a:	f003 0302 	and.w	r3, r3, #2
 8009e4e:	2b02      	cmp	r3, #2
 8009e50:	d110      	bne.n	8009e74 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
            frequency = LSE_VALUE;
 8009e52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009e56:	61fb      	str	r3, [r7, #28]
          break;
 8009e58:	e00c      	b.n	8009e74 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
          break;
 8009e5a:	bf00      	nop
 8009e5c:	e2c4      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
 8009e5e:	bf00      	nop
 8009e60:	40021000 	.word	0x40021000
 8009e64:	0800f81c 	.word	0x0800f81c
 8009e68:	02dc6c00 	.word	0x02dc6c00
 8009e6c:	00f42400 	.word	0x00f42400
          break;
 8009e70:	bf00      	nop
 8009e72:	e2b9      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 8009e74:	bf00      	nop
        break;
 8009e76:	e2b7      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8009e78:	4ba3      	ldr	r3, [pc, #652]	; (800a108 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8009e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009e7e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009e82:	613b      	str	r3, [r7, #16]
 8009e84:	693b      	ldr	r3, [r7, #16]
 8009e86:	2bc0      	cmp	r3, #192	; 0xc0
 8009e88:	d021      	beq.n	8009ece <HAL_RCCEx_GetPeriphCLKFreq+0x646>
 8009e8a:	693b      	ldr	r3, [r7, #16]
 8009e8c:	2bc0      	cmp	r3, #192	; 0xc0
 8009e8e:	d829      	bhi.n	8009ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8009e90:	693b      	ldr	r3, [r7, #16]
 8009e92:	2b80      	cmp	r3, #128	; 0x80
 8009e94:	d011      	beq.n	8009eba <HAL_RCCEx_GetPeriphCLKFreq+0x632>
 8009e96:	693b      	ldr	r3, [r7, #16]
 8009e98:	2b80      	cmp	r3, #128	; 0x80
 8009e9a:	d823      	bhi.n	8009ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d003      	beq.n	8009eaa <HAL_RCCEx_GetPeriphCLKFreq+0x622>
 8009ea2:	693b      	ldr	r3, [r7, #16]
 8009ea4:	2b40      	cmp	r3, #64	; 0x40
 8009ea6:	d004      	beq.n	8009eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
          break;
 8009ea8:	e01c      	b.n	8009ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8009eaa:	f7ff f965 	bl	8009178 <HAL_RCC_GetPCLK1Freq>
 8009eae:	61f8      	str	r0, [r7, #28]
          break;
 8009eb0:	e01d      	b.n	8009eee <HAL_RCCEx_GetPeriphCLKFreq+0x666>
          frequency = HAL_RCC_GetSysClockFreq();
 8009eb2:	f7ff f8c9 	bl	8009048 <HAL_RCC_GetSysClockFreq>
 8009eb6:	61f8      	str	r0, [r7, #28]
          break;
 8009eb8:	e019      	b.n	8009eee <HAL_RCCEx_GetPeriphCLKFreq+0x666>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009eba:	4b93      	ldr	r3, [pc, #588]	; (800a108 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009ec2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009ec6:	d10f      	bne.n	8009ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
            frequency = HSI_VALUE;
 8009ec8:	4b90      	ldr	r3, [pc, #576]	; (800a10c <HAL_RCCEx_GetPeriphCLKFreq+0x884>)
 8009eca:	61fb      	str	r3, [r7, #28]
          break;
 8009ecc:	e00c      	b.n	8009ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009ece:	4b8e      	ldr	r3, [pc, #568]	; (800a108 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8009ed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009ed4:	f003 0302 	and.w	r3, r3, #2
 8009ed8:	2b02      	cmp	r3, #2
 8009eda:	d107      	bne.n	8009eec <HAL_RCCEx_GetPeriphCLKFreq+0x664>
            frequency = LSE_VALUE;
 8009edc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009ee0:	61fb      	str	r3, [r7, #28]
          break;
 8009ee2:	e003      	b.n	8009eec <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8009ee4:	bf00      	nop
 8009ee6:	e27f      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 8009ee8:	bf00      	nop
 8009eea:	e27d      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 8009eec:	bf00      	nop
        break;
 8009eee:	e27b      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8009ef0:	4b85      	ldr	r3, [pc, #532]	; (800a108 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8009ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ef6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009efa:	613b      	str	r3, [r7, #16]
 8009efc:	693b      	ldr	r3, [r7, #16]
 8009efe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009f02:	d025      	beq.n	8009f50 <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>
 8009f04:	693b      	ldr	r3, [r7, #16]
 8009f06:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009f0a:	d82c      	bhi.n	8009f66 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8009f0c:	693b      	ldr	r3, [r7, #16]
 8009f0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f12:	d013      	beq.n	8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 8009f14:	693b      	ldr	r3, [r7, #16]
 8009f16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f1a:	d824      	bhi.n	8009f66 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8009f1c:	693b      	ldr	r3, [r7, #16]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d004      	beq.n	8009f2c <HAL_RCCEx_GetPeriphCLKFreq+0x6a4>
 8009f22:	693b      	ldr	r3, [r7, #16]
 8009f24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009f28:	d004      	beq.n	8009f34 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
          break;
 8009f2a:	e01c      	b.n	8009f66 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          frequency = HAL_RCC_GetPCLK1Freq();
 8009f2c:	f7ff f924 	bl	8009178 <HAL_RCC_GetPCLK1Freq>
 8009f30:	61f8      	str	r0, [r7, #28]
          break;
 8009f32:	e01d      	b.n	8009f70 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>
          frequency = HAL_RCC_GetSysClockFreq();
 8009f34:	f7ff f888 	bl	8009048 <HAL_RCC_GetSysClockFreq>
 8009f38:	61f8      	str	r0, [r7, #28]
          break;
 8009f3a:	e019      	b.n	8009f70 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009f3c:	4b72      	ldr	r3, [pc, #456]	; (800a108 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009f44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f48:	d10f      	bne.n	8009f6a <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
            frequency = HSI_VALUE;
 8009f4a:	4b70      	ldr	r3, [pc, #448]	; (800a10c <HAL_RCCEx_GetPeriphCLKFreq+0x884>)
 8009f4c:	61fb      	str	r3, [r7, #28]
          break;
 8009f4e:	e00c      	b.n	8009f6a <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009f50:	4b6d      	ldr	r3, [pc, #436]	; (800a108 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8009f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f56:	f003 0302 	and.w	r3, r3, #2
 8009f5a:	2b02      	cmp	r3, #2
 8009f5c:	d107      	bne.n	8009f6e <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
            frequency = LSE_VALUE;
 8009f5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009f62:	61fb      	str	r3, [r7, #28]
          break;
 8009f64:	e003      	b.n	8009f6e <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8009f66:	bf00      	nop
 8009f68:	e23e      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 8009f6a:	bf00      	nop
 8009f6c:	e23c      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 8009f6e:	bf00      	nop
        break;
 8009f70:	e23a      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8009f72:	4b65      	ldr	r3, [pc, #404]	; (800a108 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8009f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f78:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009f7c:	613b      	str	r3, [r7, #16]
 8009f7e:	693b      	ldr	r3, [r7, #16]
 8009f80:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009f84:	d025      	beq.n	8009fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
 8009f86:	693b      	ldr	r3, [r7, #16]
 8009f88:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009f8c:	d82c      	bhi.n	8009fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x760>
 8009f8e:	693b      	ldr	r3, [r7, #16]
 8009f90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009f94:	d013      	beq.n	8009fbe <HAL_RCCEx_GetPeriphCLKFreq+0x736>
 8009f96:	693b      	ldr	r3, [r7, #16]
 8009f98:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009f9c:	d824      	bhi.n	8009fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x760>
 8009f9e:	693b      	ldr	r3, [r7, #16]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d004      	beq.n	8009fae <HAL_RCCEx_GetPeriphCLKFreq+0x726>
 8009fa4:	693b      	ldr	r3, [r7, #16]
 8009fa6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009faa:	d004      	beq.n	8009fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          break;
 8009fac:	e01c      	b.n	8009fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x760>
          frequency = HAL_RCC_GetPCLK1Freq();
 8009fae:	f7ff f8e3 	bl	8009178 <HAL_RCC_GetPCLK1Freq>
 8009fb2:	61f8      	str	r0, [r7, #28]
          break;
 8009fb4:	e01d      	b.n	8009ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
          frequency = HAL_RCC_GetSysClockFreq();
 8009fb6:	f7ff f847 	bl	8009048 <HAL_RCC_GetSysClockFreq>
 8009fba:	61f8      	str	r0, [r7, #28]
          break;
 8009fbc:	e019      	b.n	8009ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009fbe:	4b52      	ldr	r3, [pc, #328]	; (800a108 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009fc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009fca:	d10f      	bne.n	8009fec <HAL_RCCEx_GetPeriphCLKFreq+0x764>
            frequency = HSI_VALUE;
 8009fcc:	4b4f      	ldr	r3, [pc, #316]	; (800a10c <HAL_RCCEx_GetPeriphCLKFreq+0x884>)
 8009fce:	61fb      	str	r3, [r7, #28]
          break;
 8009fd0:	e00c      	b.n	8009fec <HAL_RCCEx_GetPeriphCLKFreq+0x764>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009fd2:	4b4d      	ldr	r3, [pc, #308]	; (800a108 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8009fd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009fd8:	f003 0302 	and.w	r3, r3, #2
 8009fdc:	2b02      	cmp	r3, #2
 8009fde:	d107      	bne.n	8009ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
            frequency = LSE_VALUE;
 8009fe0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009fe4:	61fb      	str	r3, [r7, #28]
          break;
 8009fe6:	e003      	b.n	8009ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          break;
 8009fe8:	bf00      	nop
 8009fea:	e1fd      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 8009fec:	bf00      	nop
 8009fee:	e1fb      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 8009ff0:	bf00      	nop
        break;
 8009ff2:	e1f9      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8009ff4:	4b44      	ldr	r3, [pc, #272]	; (800a108 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8009ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ffa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009ffe:	613b      	str	r3, [r7, #16]
 800a000:	693b      	ldr	r3, [r7, #16]
 800a002:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a006:	d00c      	beq.n	800a022 <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
 800a008:	693b      	ldr	r3, [r7, #16]
 800a00a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a00e:	d864      	bhi.n	800a0da <HAL_RCCEx_GetPeriphCLKFreq+0x852>
 800a010:	693b      	ldr	r3, [r7, #16]
 800a012:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a016:	d008      	beq.n	800a02a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a018:	693b      	ldr	r3, [r7, #16]
 800a01a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a01e:	d030      	beq.n	800a082 <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
          break;
 800a020:	e05b      	b.n	800a0da <HAL_RCCEx_GetPeriphCLKFreq+0x852>
          frequency = HAL_RCC_GetSysClockFreq();
 800a022:	f7ff f811 	bl	8009048 <HAL_RCC_GetSysClockFreq>
 800a026:	61f8      	str	r0, [r7, #28]
          break;
 800a028:	e05c      	b.n	800a0e4 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800a02a:	4b37      	ldr	r3, [pc, #220]	; (800a108 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a032:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a036:	d152      	bne.n	800a0de <HAL_RCCEx_GetPeriphCLKFreq+0x856>
 800a038:	4b33      	ldr	r3, [pc, #204]	; (800a108 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 800a03a:	691b      	ldr	r3, [r3, #16]
 800a03c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a040:	2b00      	cmp	r3, #0
 800a042:	d04c      	beq.n	800a0de <HAL_RCCEx_GetPeriphCLKFreq+0x856>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800a044:	4b30      	ldr	r3, [pc, #192]	; (800a108 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 800a046:	691b      	ldr	r3, [r3, #16]
 800a048:	0a1b      	lsrs	r3, r3, #8
 800a04a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a04e:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a050:	69bb      	ldr	r3, [r7, #24]
 800a052:	68fa      	ldr	r2, [r7, #12]
 800a054:	fb02 f203 	mul.w	r2, r2, r3
 800a058:	4b2b      	ldr	r3, [pc, #172]	; (800a108 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 800a05a:	68db      	ldr	r3, [r3, #12]
 800a05c:	091b      	lsrs	r3, r3, #4
 800a05e:	f003 0307 	and.w	r3, r3, #7
 800a062:	3301      	adds	r3, #1
 800a064:	fbb2 f3f3 	udiv	r3, r2, r3
 800a068:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800a06a:	4b27      	ldr	r3, [pc, #156]	; (800a108 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 800a06c:	691b      	ldr	r3, [r3, #16]
 800a06e:	0e5b      	lsrs	r3, r3, #25
 800a070:	f003 0303 	and.w	r3, r3, #3
 800a074:	3301      	adds	r3, #1
 800a076:	005b      	lsls	r3, r3, #1
 800a078:	69ba      	ldr	r2, [r7, #24]
 800a07a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a07e:	61fb      	str	r3, [r7, #28]
          break;
 800a080:	e02d      	b.n	800a0de <HAL_RCCEx_GetPeriphCLKFreq+0x856>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 800a082:	4b21      	ldr	r3, [pc, #132]	; (800a108 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a08a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a08e:	d128      	bne.n	800a0e2 <HAL_RCCEx_GetPeriphCLKFreq+0x85a>
 800a090:	4b1d      	ldr	r3, [pc, #116]	; (800a108 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 800a092:	695b      	ldr	r3, [r3, #20]
 800a094:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d022      	beq.n	800a0e2 <HAL_RCCEx_GetPeriphCLKFreq+0x85a>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800a09c:	4b1a      	ldr	r3, [pc, #104]	; (800a108 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 800a09e:	695b      	ldr	r3, [r3, #20]
 800a0a0:	0a1b      	lsrs	r3, r3, #8
 800a0a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a0a6:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a0a8:	69bb      	ldr	r3, [r7, #24]
 800a0aa:	68fa      	ldr	r2, [r7, #12]
 800a0ac:	fb02 f203 	mul.w	r2, r2, r3
 800a0b0:	4b15      	ldr	r3, [pc, #84]	; (800a108 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 800a0b2:	68db      	ldr	r3, [r3, #12]
 800a0b4:	091b      	lsrs	r3, r3, #4
 800a0b6:	f003 0307 	and.w	r3, r3, #7
 800a0ba:	3301      	adds	r3, #1
 800a0bc:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0c0:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 800a0c2:	4b11      	ldr	r3, [pc, #68]	; (800a108 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 800a0c4:	695b      	ldr	r3, [r3, #20]
 800a0c6:	0e5b      	lsrs	r3, r3, #25
 800a0c8:	f003 0303 	and.w	r3, r3, #3
 800a0cc:	3301      	adds	r3, #1
 800a0ce:	005b      	lsls	r3, r3, #1
 800a0d0:	69ba      	ldr	r2, [r7, #24]
 800a0d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0d6:	61fb      	str	r3, [r7, #28]
          break;
 800a0d8:	e003      	b.n	800a0e2 <HAL_RCCEx_GetPeriphCLKFreq+0x85a>
          break;
 800a0da:	bf00      	nop
 800a0dc:	e184      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 800a0de:	bf00      	nop
 800a0e0:	e182      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 800a0e2:	bf00      	nop
        break;
 800a0e4:	e180      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 800a0e6:	4b08      	ldr	r3, [pc, #32]	; (800a108 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 800a0e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a0ec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a0f0:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 800a0f2:	693b      	ldr	r3, [r7, #16]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d103      	bne.n	800a100 <HAL_RCCEx_GetPeriphCLKFreq+0x878>
          frequency = HAL_RCC_GetPCLK2Freq();
 800a0f8:	f7ff f854 	bl	80091a4 <HAL_RCC_GetPCLK2Freq>
 800a0fc:	61f8      	str	r0, [r7, #28]
        break;
 800a0fe:	e173      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          frequency = HAL_RCC_GetSysClockFreq();
 800a100:	f7fe ffa2 	bl	8009048 <HAL_RCC_GetSysClockFreq>
 800a104:	61f8      	str	r0, [r7, #28]
        break;
 800a106:	e16f      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
 800a108:	40021000 	.word	0x40021000
 800a10c:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800a110:	4ba7      	ldr	r3, [pc, #668]	; (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb28>)
 800a112:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a116:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800a11a:	613b      	str	r3, [r7, #16]
 800a11c:	693b      	ldr	r3, [r7, #16]
 800a11e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a122:	d013      	beq.n	800a14c <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>
 800a124:	693b      	ldr	r3, [r7, #16]
 800a126:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a12a:	d819      	bhi.n	800a160 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
 800a12c:	693b      	ldr	r3, [r7, #16]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d004      	beq.n	800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
 800a132:	693b      	ldr	r3, [r7, #16]
 800a134:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a138:	d004      	beq.n	800a144 <HAL_RCCEx_GetPeriphCLKFreq+0x8bc>
          break;
 800a13a:	e011      	b.n	800a160 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a13c:	f7ff f81c 	bl	8009178 <HAL_RCC_GetPCLK1Freq>
 800a140:	61f8      	str	r0, [r7, #28]
          break;
 800a142:	e010      	b.n	800a166 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = HAL_RCC_GetSysClockFreq();
 800a144:	f7fe ff80 	bl	8009048 <HAL_RCC_GetSysClockFreq>
 800a148:	61f8      	str	r0, [r7, #28]
          break;
 800a14a:	e00c      	b.n	800a166 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a14c:	4b98      	ldr	r3, [pc, #608]	; (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb28>)
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a154:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a158:	d104      	bne.n	800a164 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
            frequency = HSI_VALUE;
 800a15a:	4b96      	ldr	r3, [pc, #600]	; (800a3b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb2c>)
 800a15c:	61fb      	str	r3, [r7, #28]
          break;
 800a15e:	e001      	b.n	800a164 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
          break;
 800a160:	bf00      	nop
 800a162:	e141      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 800a164:	bf00      	nop
        break;
 800a166:	e13f      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800a168:	4b91      	ldr	r3, [pc, #580]	; (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb28>)
 800a16a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a16e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a172:	613b      	str	r3, [r7, #16]
 800a174:	693b      	ldr	r3, [r7, #16]
 800a176:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a17a:	d013      	beq.n	800a1a4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
 800a17c:	693b      	ldr	r3, [r7, #16]
 800a17e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a182:	d819      	bhi.n	800a1b8 <HAL_RCCEx_GetPeriphCLKFreq+0x930>
 800a184:	693b      	ldr	r3, [r7, #16]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d004      	beq.n	800a194 <HAL_RCCEx_GetPeriphCLKFreq+0x90c>
 800a18a:	693b      	ldr	r3, [r7, #16]
 800a18c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a190:	d004      	beq.n	800a19c <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          break;
 800a192:	e011      	b.n	800a1b8 <HAL_RCCEx_GetPeriphCLKFreq+0x930>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a194:	f7fe fff0 	bl	8009178 <HAL_RCC_GetPCLK1Freq>
 800a198:	61f8      	str	r0, [r7, #28]
          break;
 800a19a:	e010      	b.n	800a1be <HAL_RCCEx_GetPeriphCLKFreq+0x936>
          frequency = HAL_RCC_GetSysClockFreq();
 800a19c:	f7fe ff54 	bl	8009048 <HAL_RCC_GetSysClockFreq>
 800a1a0:	61f8      	str	r0, [r7, #28]
          break;
 800a1a2:	e00c      	b.n	800a1be <HAL_RCCEx_GetPeriphCLKFreq+0x936>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a1a4:	4b82      	ldr	r3, [pc, #520]	; (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb28>)
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a1ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a1b0:	d104      	bne.n	800a1bc <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            frequency = HSI_VALUE;
 800a1b2:	4b80      	ldr	r3, [pc, #512]	; (800a3b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb2c>)
 800a1b4:	61fb      	str	r3, [r7, #28]
          break;
 800a1b6:	e001      	b.n	800a1bc <HAL_RCCEx_GetPeriphCLKFreq+0x934>
          break;
 800a1b8:	bf00      	nop
 800a1ba:	e115      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 800a1bc:	bf00      	nop
        break;
 800a1be:	e113      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800a1c0:	4b7b      	ldr	r3, [pc, #492]	; (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb28>)
 800a1c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a1c6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a1ca:	613b      	str	r3, [r7, #16]
 800a1cc:	693b      	ldr	r3, [r7, #16]
 800a1ce:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a1d2:	d013      	beq.n	800a1fc <HAL_RCCEx_GetPeriphCLKFreq+0x974>
 800a1d4:	693b      	ldr	r3, [r7, #16]
 800a1d6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a1da:	d819      	bhi.n	800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800a1dc:	693b      	ldr	r3, [r7, #16]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d004      	beq.n	800a1ec <HAL_RCCEx_GetPeriphCLKFreq+0x964>
 800a1e2:	693b      	ldr	r3, [r7, #16]
 800a1e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a1e8:	d004      	beq.n	800a1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
          break;
 800a1ea:	e011      	b.n	800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a1ec:	f7fe ffc4 	bl	8009178 <HAL_RCC_GetPCLK1Freq>
 800a1f0:	61f8      	str	r0, [r7, #28]
          break;
 800a1f2:	e010      	b.n	800a216 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          frequency = HAL_RCC_GetSysClockFreq();
 800a1f4:	f7fe ff28 	bl	8009048 <HAL_RCC_GetSysClockFreq>
 800a1f8:	61f8      	str	r0, [r7, #28]
          break;
 800a1fa:	e00c      	b.n	800a216 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a1fc:	4b6c      	ldr	r3, [pc, #432]	; (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb28>)
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a204:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a208:	d104      	bne.n	800a214 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
            frequency = HSI_VALUE;
 800a20a:	4b6a      	ldr	r3, [pc, #424]	; (800a3b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb2c>)
 800a20c:	61fb      	str	r3, [r7, #28]
          break;
 800a20e:	e001      	b.n	800a214 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          break;
 800a210:	bf00      	nop
 800a212:	e0e9      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 800a214:	bf00      	nop
        break;
 800a216:	e0e7      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800a218:	4b65      	ldr	r3, [pc, #404]	; (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb28>)
 800a21a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a21e:	f003 0303 	and.w	r3, r3, #3
 800a222:	613b      	str	r3, [r7, #16]
 800a224:	693b      	ldr	r3, [r7, #16]
 800a226:	2b02      	cmp	r3, #2
 800a228:	d011      	beq.n	800a24e <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
 800a22a:	693b      	ldr	r3, [r7, #16]
 800a22c:	2b02      	cmp	r3, #2
 800a22e:	d818      	bhi.n	800a262 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
 800a230:	693b      	ldr	r3, [r7, #16]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d003      	beq.n	800a23e <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
 800a236:	693b      	ldr	r3, [r7, #16]
 800a238:	2b01      	cmp	r3, #1
 800a23a:	d004      	beq.n	800a246 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
          break;
 800a23c:	e011      	b.n	800a262 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a23e:	f7fe ff9b 	bl	8009178 <HAL_RCC_GetPCLK1Freq>
 800a242:	61f8      	str	r0, [r7, #28]
          break;
 800a244:	e010      	b.n	800a268 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
          frequency = HAL_RCC_GetSysClockFreq();
 800a246:	f7fe feff 	bl	8009048 <HAL_RCC_GetSysClockFreq>
 800a24a:	61f8      	str	r0, [r7, #28]
          break;
 800a24c:	e00c      	b.n	800a268 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a24e:	4b58      	ldr	r3, [pc, #352]	; (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb28>)
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a256:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a25a:	d104      	bne.n	800a266 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
            frequency = HSI_VALUE;
 800a25c:	4b55      	ldr	r3, [pc, #340]	; (800a3b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb2c>)
 800a25e:	61fb      	str	r3, [r7, #28]
          break;
 800a260:	e001      	b.n	800a266 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
          break;
 800a262:	bf00      	nop
 800a264:	e0c0      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 800a266:	bf00      	nop
        break;
 800a268:	e0be      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800a26a:	4b51      	ldr	r3, [pc, #324]	; (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb28>)
 800a26c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a270:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800a274:	613b      	str	r3, [r7, #16]
 800a276:	693b      	ldr	r3, [r7, #16]
 800a278:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800a27c:	d02c      	beq.n	800a2d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa50>
 800a27e:	693b      	ldr	r3, [r7, #16]
 800a280:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800a284:	d833      	bhi.n	800a2ee <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
 800a286:	693b      	ldr	r3, [r7, #16]
 800a288:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a28c:	d01a      	beq.n	800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
 800a28e:	693b      	ldr	r3, [r7, #16]
 800a290:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a294:	d82b      	bhi.n	800a2ee <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
 800a296:	693b      	ldr	r3, [r7, #16]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d004      	beq.n	800a2a6 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
 800a29c:	693b      	ldr	r3, [r7, #16]
 800a29e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a2a2:	d004      	beq.n	800a2ae <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
          break;
 800a2a4:	e023      	b.n	800a2ee <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a2a6:	f7fe ff67 	bl	8009178 <HAL_RCC_GetPCLK1Freq>
 800a2aa:	61f8      	str	r0, [r7, #28]
          break;
 800a2ac:	e026      	b.n	800a2fc <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800a2ae:	4b40      	ldr	r3, [pc, #256]	; (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb28>)
 800a2b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a2b4:	f003 0302 	and.w	r3, r3, #2
 800a2b8:	2b02      	cmp	r3, #2
 800a2ba:	d11a      	bne.n	800a2f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
              frequency = LSI_VALUE;
 800a2bc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800a2c0:	61fb      	str	r3, [r7, #28]
          break;
 800a2c2:	e016      	b.n	800a2f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a2c4:	4b3a      	ldr	r3, [pc, #232]	; (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb28>)
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a2cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a2d0:	d111      	bne.n	800a2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = HSI_VALUE;
 800a2d2:	4b38      	ldr	r3, [pc, #224]	; (800a3b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb2c>)
 800a2d4:	61fb      	str	r3, [r7, #28]
          break;
 800a2d6:	e00e      	b.n	800a2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a2d8:	4b35      	ldr	r3, [pc, #212]	; (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb28>)
 800a2da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a2de:	f003 0302 	and.w	r3, r3, #2
 800a2e2:	2b02      	cmp	r3, #2
 800a2e4:	d109      	bne.n	800a2fa <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
            frequency = LSE_VALUE;
 800a2e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a2ea:	61fb      	str	r3, [r7, #28]
          break;
 800a2ec:	e005      	b.n	800a2fa <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
          break;
 800a2ee:	bf00      	nop
 800a2f0:	e07a      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 800a2f2:	bf00      	nop
 800a2f4:	e078      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 800a2f6:	bf00      	nop
 800a2f8:	e076      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 800a2fa:	bf00      	nop
        break;
 800a2fc:	e074      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800a2fe:	4b2c      	ldr	r3, [pc, #176]	; (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb28>)
 800a300:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a304:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800a308:	613b      	str	r3, [r7, #16]
 800a30a:	693b      	ldr	r3, [r7, #16]
 800a30c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a310:	d02c      	beq.n	800a36c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800a312:	693b      	ldr	r3, [r7, #16]
 800a314:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a318:	d833      	bhi.n	800a382 <HAL_RCCEx_GetPeriphCLKFreq+0xafa>
 800a31a:	693b      	ldr	r3, [r7, #16]
 800a31c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a320:	d01a      	beq.n	800a358 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>
 800a322:	693b      	ldr	r3, [r7, #16]
 800a324:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a328:	d82b      	bhi.n	800a382 <HAL_RCCEx_GetPeriphCLKFreq+0xafa>
 800a32a:	693b      	ldr	r3, [r7, #16]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d004      	beq.n	800a33a <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 800a330:	693b      	ldr	r3, [r7, #16]
 800a332:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a336:	d004      	beq.n	800a342 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
          break;
 800a338:	e023      	b.n	800a382 <HAL_RCCEx_GetPeriphCLKFreq+0xafa>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a33a:	f7fe ff1d 	bl	8009178 <HAL_RCC_GetPCLK1Freq>
 800a33e:	61f8      	str	r0, [r7, #28]
          break;
 800a340:	e026      	b.n	800a390 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800a342:	4b1b      	ldr	r3, [pc, #108]	; (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb28>)
 800a344:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a348:	f003 0302 	and.w	r3, r3, #2
 800a34c:	2b02      	cmp	r3, #2
 800a34e:	d11a      	bne.n	800a386 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
              frequency = LSI_VALUE;
 800a350:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800a354:	61fb      	str	r3, [r7, #28]
          break;
 800a356:	e016      	b.n	800a386 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a358:	4b15      	ldr	r3, [pc, #84]	; (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb28>)
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a360:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a364:	d111      	bne.n	800a38a <HAL_RCCEx_GetPeriphCLKFreq+0xb02>
            frequency = HSI_VALUE;
 800a366:	4b13      	ldr	r3, [pc, #76]	; (800a3b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb2c>)
 800a368:	61fb      	str	r3, [r7, #28]
          break;
 800a36a:	e00e      	b.n	800a38a <HAL_RCCEx_GetPeriphCLKFreq+0xb02>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a36c:	4b10      	ldr	r3, [pc, #64]	; (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb28>)
 800a36e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a372:	f003 0302 	and.w	r3, r3, #2
 800a376:	2b02      	cmp	r3, #2
 800a378:	d109      	bne.n	800a38e <HAL_RCCEx_GetPeriphCLKFreq+0xb06>
            frequency = LSE_VALUE;
 800a37a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a37e:	61fb      	str	r3, [r7, #28]
          break;
 800a380:	e005      	b.n	800a38e <HAL_RCCEx_GetPeriphCLKFreq+0xb06>
          break;
 800a382:	bf00      	nop
 800a384:	e030      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 800a386:	bf00      	nop
 800a388:	e02e      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 800a38a:	bf00      	nop
 800a38c:	e02c      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          break;
 800a38e:	bf00      	nop
        break;
 800a390:	e02a      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800a392:	4b07      	ldr	r3, [pc, #28]	; (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb28>)
 800a394:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a398:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a39c:	613b      	str	r3, [r7, #16]
 800a39e:	693b      	ldr	r3, [r7, #16]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d009      	beq.n	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb30>
 800a3a4:	693b      	ldr	r3, [r7, #16]
 800a3a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a3aa:	d009      	beq.n	800a3c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>
          break;
 800a3ac:	e012      	b.n	800a3d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 800a3ae:	bf00      	nop
 800a3b0:	40021000 	.word	0x40021000
 800a3b4:	00f42400 	.word	0x00f42400
          frequency = HAL_RCC_GetPCLK1Freq();
 800a3b8:	f7fe fede 	bl	8009178 <HAL_RCC_GetPCLK1Freq>
 800a3bc:	61f8      	str	r0, [r7, #28]
          break;
 800a3be:	e009      	b.n	800a3d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a3c0:	4b0c      	ldr	r3, [pc, #48]	; (800a3f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>)
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a3c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a3cc:	d101      	bne.n	800a3d2 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
            frequency = HSI_VALUE;
 800a3ce:	4b0a      	ldr	r3, [pc, #40]	; (800a3f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>)
 800a3d0:	61fb      	str	r3, [r7, #28]
          break;
 800a3d2:	bf00      	nop
        break;
 800a3d4:	e008      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
      break;
 800a3d6:	bf00      	nop
 800a3d8:	e006      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
      break;
 800a3da:	bf00      	nop
 800a3dc:	e004      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
      break;
 800a3de:	bf00      	nop
 800a3e0:	e002      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
      break;
 800a3e2:	bf00      	nop
 800a3e4:	e000      	b.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
      break;
 800a3e6:	bf00      	nop
    }
  }

  return(frequency);
 800a3e8:	69fb      	ldr	r3, [r7, #28]
}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	3720      	adds	r7, #32
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	bd80      	pop	{r7, pc}
 800a3f2:	bf00      	nop
 800a3f4:	40021000 	.word	0x40021000
 800a3f8:	00f42400 	.word	0x00f42400

0800a3fc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b084      	sub	sp, #16
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
 800a404:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a406:	2300      	movs	r3, #0
 800a408:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a40a:	4b74      	ldr	r3, [pc, #464]	; (800a5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800a40c:	68db      	ldr	r3, [r3, #12]
 800a40e:	f003 0303 	and.w	r3, r3, #3
 800a412:	2b00      	cmp	r3, #0
 800a414:	d018      	beq.n	800a448 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800a416:	4b71      	ldr	r3, [pc, #452]	; (800a5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800a418:	68db      	ldr	r3, [r3, #12]
 800a41a:	f003 0203 	and.w	r2, r3, #3
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	429a      	cmp	r2, r3
 800a424:	d10d      	bne.n	800a442 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
       ||
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d009      	beq.n	800a442 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800a42e:	4b6b      	ldr	r3, [pc, #428]	; (800a5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800a430:	68db      	ldr	r3, [r3, #12]
 800a432:	091b      	lsrs	r3, r3, #4
 800a434:	f003 0307 	and.w	r3, r3, #7
 800a438:	1c5a      	adds	r2, r3, #1
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	685b      	ldr	r3, [r3, #4]
       ||
 800a43e:	429a      	cmp	r2, r3
 800a440:	d047      	beq.n	800a4d2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800a442:	2301      	movs	r3, #1
 800a444:	73fb      	strb	r3, [r7, #15]
 800a446:	e044      	b.n	800a4d2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	2b03      	cmp	r3, #3
 800a44e:	d018      	beq.n	800a482 <RCCEx_PLLSAI1_Config+0x86>
 800a450:	2b03      	cmp	r3, #3
 800a452:	d825      	bhi.n	800a4a0 <RCCEx_PLLSAI1_Config+0xa4>
 800a454:	2b01      	cmp	r3, #1
 800a456:	d002      	beq.n	800a45e <RCCEx_PLLSAI1_Config+0x62>
 800a458:	2b02      	cmp	r3, #2
 800a45a:	d009      	beq.n	800a470 <RCCEx_PLLSAI1_Config+0x74>
 800a45c:	e020      	b.n	800a4a0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a45e:	4b5f      	ldr	r3, [pc, #380]	; (800a5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	f003 0302 	and.w	r3, r3, #2
 800a466:	2b00      	cmp	r3, #0
 800a468:	d11d      	bne.n	800a4a6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800a46a:	2301      	movs	r3, #1
 800a46c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a46e:	e01a      	b.n	800a4a6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a470:	4b5a      	ldr	r3, [pc, #360]	; (800a5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d116      	bne.n	800a4aa <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800a47c:	2301      	movs	r3, #1
 800a47e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a480:	e013      	b.n	800a4aa <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a482:	4b56      	ldr	r3, [pc, #344]	; (800a5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d10f      	bne.n	800a4ae <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a48e:	4b53      	ldr	r3, [pc, #332]	; (800a5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a496:	2b00      	cmp	r3, #0
 800a498:	d109      	bne.n	800a4ae <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800a49a:	2301      	movs	r3, #1
 800a49c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a49e:	e006      	b.n	800a4ae <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800a4a0:	2301      	movs	r3, #1
 800a4a2:	73fb      	strb	r3, [r7, #15]
      break;
 800a4a4:	e004      	b.n	800a4b0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a4a6:	bf00      	nop
 800a4a8:	e002      	b.n	800a4b0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a4aa:	bf00      	nop
 800a4ac:	e000      	b.n	800a4b0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a4ae:	bf00      	nop
    }

    if(status == HAL_OK)
 800a4b0:	7bfb      	ldrb	r3, [r7, #15]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d10d      	bne.n	800a4d2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800a4b6:	4b49      	ldr	r3, [pc, #292]	; (800a5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800a4b8:	68db      	ldr	r3, [r3, #12]
 800a4ba:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	6819      	ldr	r1, [r3, #0]
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	685b      	ldr	r3, [r3, #4]
 800a4c6:	3b01      	subs	r3, #1
 800a4c8:	011b      	lsls	r3, r3, #4
 800a4ca:	430b      	orrs	r3, r1
 800a4cc:	4943      	ldr	r1, [pc, #268]	; (800a5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800a4ce:	4313      	orrs	r3, r2
 800a4d0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800a4d2:	7bfb      	ldrb	r3, [r7, #15]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d17c      	bne.n	800a5d2 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800a4d8:	4b40      	ldr	r3, [pc, #256]	; (800a5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	4a3f      	ldr	r2, [pc, #252]	; (800a5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800a4de:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a4e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a4e4:	f7fb fa8c 	bl	8005a00 <HAL_GetTick>
 800a4e8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a4ea:	e009      	b.n	800a500 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a4ec:	f7fb fa88 	bl	8005a00 <HAL_GetTick>
 800a4f0:	4602      	mov	r2, r0
 800a4f2:	68bb      	ldr	r3, [r7, #8]
 800a4f4:	1ad3      	subs	r3, r2, r3
 800a4f6:	2b02      	cmp	r3, #2
 800a4f8:	d902      	bls.n	800a500 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800a4fa:	2303      	movs	r3, #3
 800a4fc:	73fb      	strb	r3, [r7, #15]
        break;
 800a4fe:	e005      	b.n	800a50c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a500:	4b36      	ldr	r3, [pc, #216]	; (800a5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d1ef      	bne.n	800a4ec <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800a50c:	7bfb      	ldrb	r3, [r7, #15]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d15f      	bne.n	800a5d2 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800a512:	683b      	ldr	r3, [r7, #0]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d110      	bne.n	800a53a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a518:	4b30      	ldr	r3, [pc, #192]	; (800a5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800a51a:	691b      	ldr	r3, [r3, #16]
 800a51c:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800a520:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a524:	687a      	ldr	r2, [r7, #4]
 800a526:	6892      	ldr	r2, [r2, #8]
 800a528:	0211      	lsls	r1, r2, #8
 800a52a:	687a      	ldr	r2, [r7, #4]
 800a52c:	68d2      	ldr	r2, [r2, #12]
 800a52e:	06d2      	lsls	r2, r2, #27
 800a530:	430a      	orrs	r2, r1
 800a532:	492a      	ldr	r1, [pc, #168]	; (800a5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800a534:	4313      	orrs	r3, r2
 800a536:	610b      	str	r3, [r1, #16]
 800a538:	e027      	b.n	800a58a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800a53a:	683b      	ldr	r3, [r7, #0]
 800a53c:	2b01      	cmp	r3, #1
 800a53e:	d112      	bne.n	800a566 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a540:	4b26      	ldr	r3, [pc, #152]	; (800a5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800a542:	691b      	ldr	r3, [r3, #16]
 800a544:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800a548:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a54c:	687a      	ldr	r2, [r7, #4]
 800a54e:	6892      	ldr	r2, [r2, #8]
 800a550:	0211      	lsls	r1, r2, #8
 800a552:	687a      	ldr	r2, [r7, #4]
 800a554:	6912      	ldr	r2, [r2, #16]
 800a556:	0852      	lsrs	r2, r2, #1
 800a558:	3a01      	subs	r2, #1
 800a55a:	0552      	lsls	r2, r2, #21
 800a55c:	430a      	orrs	r2, r1
 800a55e:	491f      	ldr	r1, [pc, #124]	; (800a5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800a560:	4313      	orrs	r3, r2
 800a562:	610b      	str	r3, [r1, #16]
 800a564:	e011      	b.n	800a58a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a566:	4b1d      	ldr	r3, [pc, #116]	; (800a5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800a568:	691b      	ldr	r3, [r3, #16]
 800a56a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800a56e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a572:	687a      	ldr	r2, [r7, #4]
 800a574:	6892      	ldr	r2, [r2, #8]
 800a576:	0211      	lsls	r1, r2, #8
 800a578:	687a      	ldr	r2, [r7, #4]
 800a57a:	6952      	ldr	r2, [r2, #20]
 800a57c:	0852      	lsrs	r2, r2, #1
 800a57e:	3a01      	subs	r2, #1
 800a580:	0652      	lsls	r2, r2, #25
 800a582:	430a      	orrs	r2, r1
 800a584:	4915      	ldr	r1, [pc, #84]	; (800a5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800a586:	4313      	orrs	r3, r2
 800a588:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800a58a:	4b14      	ldr	r3, [pc, #80]	; (800a5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	4a13      	ldr	r2, [pc, #76]	; (800a5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800a590:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a594:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a596:	f7fb fa33 	bl	8005a00 <HAL_GetTick>
 800a59a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a59c:	e009      	b.n	800a5b2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a59e:	f7fb fa2f 	bl	8005a00 <HAL_GetTick>
 800a5a2:	4602      	mov	r2, r0
 800a5a4:	68bb      	ldr	r3, [r7, #8]
 800a5a6:	1ad3      	subs	r3, r2, r3
 800a5a8:	2b02      	cmp	r3, #2
 800a5aa:	d902      	bls.n	800a5b2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800a5ac:	2303      	movs	r3, #3
 800a5ae:	73fb      	strb	r3, [r7, #15]
          break;
 800a5b0:	e005      	b.n	800a5be <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a5b2:	4b0a      	ldr	r3, [pc, #40]	; (800a5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d0ef      	beq.n	800a59e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800a5be:	7bfb      	ldrb	r3, [r7, #15]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d106      	bne.n	800a5d2 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800a5c4:	4b05      	ldr	r3, [pc, #20]	; (800a5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800a5c6:	691a      	ldr	r2, [r3, #16]
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	699b      	ldr	r3, [r3, #24]
 800a5cc:	4903      	ldr	r1, [pc, #12]	; (800a5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800a5ce:	4313      	orrs	r3, r2
 800a5d0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800a5d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5d4:	4618      	mov	r0, r3
 800a5d6:	3710      	adds	r7, #16
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	bd80      	pop	{r7, pc}
 800a5dc:	40021000 	.word	0x40021000

0800a5e0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	b084      	sub	sp, #16
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
 800a5e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a5ee:	4b69      	ldr	r3, [pc, #420]	; (800a794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a5f0:	68db      	ldr	r3, [r3, #12]
 800a5f2:	f003 0303 	and.w	r3, r3, #3
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d018      	beq.n	800a62c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800a5fa:	4b66      	ldr	r3, [pc, #408]	; (800a794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a5fc:	68db      	ldr	r3, [r3, #12]
 800a5fe:	f003 0203 	and.w	r2, r3, #3
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	429a      	cmp	r2, r3
 800a608:	d10d      	bne.n	800a626 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
       ||
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d009      	beq.n	800a626 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800a612:	4b60      	ldr	r3, [pc, #384]	; (800a794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a614:	68db      	ldr	r3, [r3, #12]
 800a616:	091b      	lsrs	r3, r3, #4
 800a618:	f003 0307 	and.w	r3, r3, #7
 800a61c:	1c5a      	adds	r2, r3, #1
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	685b      	ldr	r3, [r3, #4]
       ||
 800a622:	429a      	cmp	r2, r3
 800a624:	d047      	beq.n	800a6b6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800a626:	2301      	movs	r3, #1
 800a628:	73fb      	strb	r3, [r7, #15]
 800a62a:	e044      	b.n	800a6b6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	2b03      	cmp	r3, #3
 800a632:	d018      	beq.n	800a666 <RCCEx_PLLSAI2_Config+0x86>
 800a634:	2b03      	cmp	r3, #3
 800a636:	d825      	bhi.n	800a684 <RCCEx_PLLSAI2_Config+0xa4>
 800a638:	2b01      	cmp	r3, #1
 800a63a:	d002      	beq.n	800a642 <RCCEx_PLLSAI2_Config+0x62>
 800a63c:	2b02      	cmp	r3, #2
 800a63e:	d009      	beq.n	800a654 <RCCEx_PLLSAI2_Config+0x74>
 800a640:	e020      	b.n	800a684 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a642:	4b54      	ldr	r3, [pc, #336]	; (800a794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	f003 0302 	and.w	r3, r3, #2
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d11d      	bne.n	800a68a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800a64e:	2301      	movs	r3, #1
 800a650:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a652:	e01a      	b.n	800a68a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a654:	4b4f      	ldr	r3, [pc, #316]	; (800a794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d116      	bne.n	800a68e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800a660:	2301      	movs	r3, #1
 800a662:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a664:	e013      	b.n	800a68e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a666:	4b4b      	ldr	r3, [pc, #300]	; (800a794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d10f      	bne.n	800a692 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a672:	4b48      	ldr	r3, [pc, #288]	; (800a794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d109      	bne.n	800a692 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800a67e:	2301      	movs	r3, #1
 800a680:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a682:	e006      	b.n	800a692 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800a684:	2301      	movs	r3, #1
 800a686:	73fb      	strb	r3, [r7, #15]
      break;
 800a688:	e004      	b.n	800a694 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800a68a:	bf00      	nop
 800a68c:	e002      	b.n	800a694 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800a68e:	bf00      	nop
 800a690:	e000      	b.n	800a694 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800a692:	bf00      	nop
    }

    if(status == HAL_OK)
 800a694:	7bfb      	ldrb	r3, [r7, #15]
 800a696:	2b00      	cmp	r3, #0
 800a698:	d10d      	bne.n	800a6b6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800a69a:	4b3e      	ldr	r3, [pc, #248]	; (800a794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a69c:	68db      	ldr	r3, [r3, #12]
 800a69e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	6819      	ldr	r1, [r3, #0]
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	685b      	ldr	r3, [r3, #4]
 800a6aa:	3b01      	subs	r3, #1
 800a6ac:	011b      	lsls	r3, r3, #4
 800a6ae:	430b      	orrs	r3, r1
 800a6b0:	4938      	ldr	r1, [pc, #224]	; (800a794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a6b2:	4313      	orrs	r3, r2
 800a6b4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800a6b6:	7bfb      	ldrb	r3, [r7, #15]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d166      	bne.n	800a78a <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800a6bc:	4b35      	ldr	r3, [pc, #212]	; (800a794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	4a34      	ldr	r2, [pc, #208]	; (800a794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a6c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a6c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a6c8:	f7fb f99a 	bl	8005a00 <HAL_GetTick>
 800a6cc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800a6ce:	e009      	b.n	800a6e4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800a6d0:	f7fb f996 	bl	8005a00 <HAL_GetTick>
 800a6d4:	4602      	mov	r2, r0
 800a6d6:	68bb      	ldr	r3, [r7, #8]
 800a6d8:	1ad3      	subs	r3, r2, r3
 800a6da:	2b02      	cmp	r3, #2
 800a6dc:	d902      	bls.n	800a6e4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800a6de:	2303      	movs	r3, #3
 800a6e0:	73fb      	strb	r3, [r7, #15]
        break;
 800a6e2:	e005      	b.n	800a6f0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800a6e4:	4b2b      	ldr	r3, [pc, #172]	; (800a794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d1ef      	bne.n	800a6d0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800a6f0:	7bfb      	ldrb	r3, [r7, #15]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d149      	bne.n	800a78a <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800a6f6:	683b      	ldr	r3, [r7, #0]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d110      	bne.n	800a71e <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800a6fc:	4b25      	ldr	r3, [pc, #148]	; (800a794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a6fe:	695b      	ldr	r3, [r3, #20]
 800a700:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800a704:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a708:	687a      	ldr	r2, [r7, #4]
 800a70a:	6892      	ldr	r2, [r2, #8]
 800a70c:	0211      	lsls	r1, r2, #8
 800a70e:	687a      	ldr	r2, [r7, #4]
 800a710:	68d2      	ldr	r2, [r2, #12]
 800a712:	06d2      	lsls	r2, r2, #27
 800a714:	430a      	orrs	r2, r1
 800a716:	491f      	ldr	r1, [pc, #124]	; (800a794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a718:	4313      	orrs	r3, r2
 800a71a:	614b      	str	r3, [r1, #20]
 800a71c:	e011      	b.n	800a742 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800a71e:	4b1d      	ldr	r3, [pc, #116]	; (800a794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a720:	695b      	ldr	r3, [r3, #20]
 800a722:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800a726:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a72a:	687a      	ldr	r2, [r7, #4]
 800a72c:	6892      	ldr	r2, [r2, #8]
 800a72e:	0211      	lsls	r1, r2, #8
 800a730:	687a      	ldr	r2, [r7, #4]
 800a732:	6912      	ldr	r2, [r2, #16]
 800a734:	0852      	lsrs	r2, r2, #1
 800a736:	3a01      	subs	r2, #1
 800a738:	0652      	lsls	r2, r2, #25
 800a73a:	430a      	orrs	r2, r1
 800a73c:	4915      	ldr	r1, [pc, #84]	; (800a794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a73e:	4313      	orrs	r3, r2
 800a740:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800a742:	4b14      	ldr	r3, [pc, #80]	; (800a794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	4a13      	ldr	r2, [pc, #76]	; (800a794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a748:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a74c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a74e:	f7fb f957 	bl	8005a00 <HAL_GetTick>
 800a752:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800a754:	e009      	b.n	800a76a <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800a756:	f7fb f953 	bl	8005a00 <HAL_GetTick>
 800a75a:	4602      	mov	r2, r0
 800a75c:	68bb      	ldr	r3, [r7, #8]
 800a75e:	1ad3      	subs	r3, r2, r3
 800a760:	2b02      	cmp	r3, #2
 800a762:	d902      	bls.n	800a76a <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 800a764:	2303      	movs	r3, #3
 800a766:	73fb      	strb	r3, [r7, #15]
          break;
 800a768:	e005      	b.n	800a776 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800a76a:	4b0a      	ldr	r3, [pc, #40]	; (800a794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a772:	2b00      	cmp	r3, #0
 800a774:	d0ef      	beq.n	800a756 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 800a776:	7bfb      	ldrb	r3, [r7, #15]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d106      	bne.n	800a78a <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800a77c:	4b05      	ldr	r3, [pc, #20]	; (800a794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a77e:	695a      	ldr	r2, [r3, #20]
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	695b      	ldr	r3, [r3, #20]
 800a784:	4903      	ldr	r1, [pc, #12]	; (800a794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800a786:	4313      	orrs	r3, r2
 800a788:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800a78a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a78c:	4618      	mov	r0, r3
 800a78e:	3710      	adds	r7, #16
 800a790:	46bd      	mov	sp, r7
 800a792:	bd80      	pop	{r7, pc}
 800a794:	40021000 	.word	0x40021000

0800a798 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800a798:	b480      	push	{r7}
 800a79a:	b089      	sub	sp, #36	; 0x24
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
 800a7a0:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a7b4:	d10c      	bne.n	800a7d0 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800a7b6:	4b77      	ldr	r3, [pc, #476]	; (800a994 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800a7b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a7bc:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800a7c0:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800a7c2:	69bb      	ldr	r3, [r7, #24]
 800a7c4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a7c8:	d112      	bne.n	800a7f0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800a7ca:	4b73      	ldr	r3, [pc, #460]	; (800a998 <RCCEx_GetSAIxPeriphCLKFreq+0x200>)
 800a7cc:	61fb      	str	r3, [r7, #28]
 800a7ce:	e00f      	b.n	800a7f0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a7d6:	d10b      	bne.n	800a7f0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800a7d8:	4b6e      	ldr	r3, [pc, #440]	; (800a994 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800a7da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a7de:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 800a7e2:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800a7e4:	69bb      	ldr	r3, [r7, #24]
 800a7e6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a7ea:	d101      	bne.n	800a7f0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800a7ec:	4b6a      	ldr	r3, [pc, #424]	; (800a998 <RCCEx_GetSAIxPeriphCLKFreq+0x200>)
 800a7ee:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800a7f0:	69fb      	ldr	r3, [r7, #28]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	f040 80c6 	bne.w	800a984 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
  {
    pllvco = InputFrequency;
 800a7f8:	683b      	ldr	r3, [r7, #0]
 800a7fa:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800a7fc:	69bb      	ldr	r3, [r7, #24]
 800a7fe:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a802:	d003      	beq.n	800a80c <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 800a804:	69bb      	ldr	r3, [r7, #24]
 800a806:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a80a:	d13b      	bne.n	800a884 <RCCEx_GetSAIxPeriphCLKFreq+0xec>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800a80c:	4b61      	ldr	r3, [pc, #388]	; (800a994 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a814:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a818:	f040 80b3 	bne.w	800a982 <RCCEx_GetSAIxPeriphCLKFreq+0x1ea>
 800a81c:	4b5d      	ldr	r3, [pc, #372]	; (800a994 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800a81e:	68db      	ldr	r3, [r3, #12]
 800a820:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a824:	2b00      	cmp	r3, #0
 800a826:	f000 80ac 	beq.w	800a982 <RCCEx_GetSAIxPeriphCLKFreq+0x1ea>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a82a:	4b5a      	ldr	r3, [pc, #360]	; (800a994 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800a82c:	68db      	ldr	r3, [r3, #12]
 800a82e:	091b      	lsrs	r3, r3, #4
 800a830:	f003 0307 	and.w	r3, r3, #7
 800a834:	3301      	adds	r3, #1
 800a836:	693a      	ldr	r2, [r7, #16]
 800a838:	fbb2 f3f3 	udiv	r3, r2, r3
 800a83c:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800a83e:	4b55      	ldr	r3, [pc, #340]	; (800a994 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800a840:	68db      	ldr	r3, [r3, #12]
 800a842:	0a1b      	lsrs	r3, r3, #8
 800a844:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a848:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800a84a:	4b52      	ldr	r3, [pc, #328]	; (800a994 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800a84c:	68db      	ldr	r3, [r3, #12]
 800a84e:	0edb      	lsrs	r3, r3, #27
 800a850:	f003 031f 	and.w	r3, r3, #31
 800a854:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800a856:	697b      	ldr	r3, [r7, #20]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d10a      	bne.n	800a872 <RCCEx_GetSAIxPeriphCLKFreq+0xda>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800a85c:	4b4d      	ldr	r3, [pc, #308]	; (800a994 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800a85e:	68db      	ldr	r3, [r3, #12]
 800a860:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a864:	2b00      	cmp	r3, #0
 800a866:	d002      	beq.n	800a86e <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          {
            pllp = 17U;
 800a868:	2311      	movs	r3, #17
 800a86a:	617b      	str	r3, [r7, #20]
 800a86c:	e001      	b.n	800a872 <RCCEx_GetSAIxPeriphCLKFreq+0xda>
          }
          else
          {
            pllp = 7U;
 800a86e:	2307      	movs	r3, #7
 800a870:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800a872:	693b      	ldr	r3, [r7, #16]
 800a874:	68fa      	ldr	r2, [r7, #12]
 800a876:	fb02 f203 	mul.w	r2, r2, r3
 800a87a:	697b      	ldr	r3, [r7, #20]
 800a87c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a880:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800a882:	e07e      	b.n	800a982 <RCCEx_GetSAIxPeriphCLKFreq+0x1ea>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800a884:	69bb      	ldr	r3, [r7, #24]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d139      	bne.n	800a8fe <RCCEx_GetSAIxPeriphCLKFreq+0x166>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800a88a:	4b42      	ldr	r3, [pc, #264]	; (800a994 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a892:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a896:	d175      	bne.n	800a984 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
 800a898:	4b3e      	ldr	r3, [pc, #248]	; (800a994 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800a89a:	691b      	ldr	r3, [r3, #16]
 800a89c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d06f      	beq.n	800a984 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a8a4:	4b3b      	ldr	r3, [pc, #236]	; (800a994 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800a8a6:	68db      	ldr	r3, [r3, #12]
 800a8a8:	091b      	lsrs	r3, r3, #4
 800a8aa:	f003 0307 	and.w	r3, r3, #7
 800a8ae:	3301      	adds	r3, #1
 800a8b0:	693a      	ldr	r2, [r7, #16]
 800a8b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a8b6:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800a8b8:	4b36      	ldr	r3, [pc, #216]	; (800a994 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800a8ba:	691b      	ldr	r3, [r3, #16]
 800a8bc:	0a1b      	lsrs	r3, r3, #8
 800a8be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a8c2:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 800a8c4:	4b33      	ldr	r3, [pc, #204]	; (800a994 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800a8c6:	691b      	ldr	r3, [r3, #16]
 800a8c8:	0edb      	lsrs	r3, r3, #27
 800a8ca:	f003 031f 	and.w	r3, r3, #31
 800a8ce:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800a8d0:	697b      	ldr	r3, [r7, #20]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d10a      	bne.n	800a8ec <RCCEx_GetSAIxPeriphCLKFreq+0x154>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800a8d6:	4b2f      	ldr	r3, [pc, #188]	; (800a994 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800a8d8:	691b      	ldr	r3, [r3, #16]
 800a8da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d002      	beq.n	800a8e8 <RCCEx_GetSAIxPeriphCLKFreq+0x150>
          {
            pllp = 17U;
 800a8e2:	2311      	movs	r3, #17
 800a8e4:	617b      	str	r3, [r7, #20]
 800a8e6:	e001      	b.n	800a8ec <RCCEx_GetSAIxPeriphCLKFreq+0x154>
          }
          else
          {
            pllp = 7U;
 800a8e8:	2307      	movs	r3, #7
 800a8ea:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800a8ec:	693b      	ldr	r3, [r7, #16]
 800a8ee:	68fa      	ldr	r2, [r7, #12]
 800a8f0:	fb02 f203 	mul.w	r2, r2, r3
 800a8f4:	697b      	ldr	r3, [r7, #20]
 800a8f6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a8fa:	61fb      	str	r3, [r7, #28]
 800a8fc:	e042      	b.n	800a984 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800a8fe:	69bb      	ldr	r3, [r7, #24]
 800a900:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a904:	d003      	beq.n	800a90e <RCCEx_GetSAIxPeriphCLKFreq+0x176>
 800a906:	69bb      	ldr	r3, [r7, #24]
 800a908:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a90c:	d13a      	bne.n	800a984 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800a90e:	4b21      	ldr	r3, [pc, #132]	; (800a994 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a916:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a91a:	d133      	bne.n	800a984 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
 800a91c:	4b1d      	ldr	r3, [pc, #116]	; (800a994 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800a91e:	695b      	ldr	r3, [r3, #20]
 800a920:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a924:	2b00      	cmp	r3, #0
 800a926:	d02d      	beq.n	800a984 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a928:	4b1a      	ldr	r3, [pc, #104]	; (800a994 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800a92a:	68db      	ldr	r3, [r3, #12]
 800a92c:	091b      	lsrs	r3, r3, #4
 800a92e:	f003 0307 	and.w	r3, r3, #7
 800a932:	3301      	adds	r3, #1
 800a934:	693a      	ldr	r2, [r7, #16]
 800a936:	fbb2 f3f3 	udiv	r3, r2, r3
 800a93a:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800a93c:	4b15      	ldr	r3, [pc, #84]	; (800a994 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800a93e:	695b      	ldr	r3, [r3, #20]
 800a940:	0a1b      	lsrs	r3, r3, #8
 800a942:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a946:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 800a948:	4b12      	ldr	r3, [pc, #72]	; (800a994 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800a94a:	695b      	ldr	r3, [r3, #20]
 800a94c:	0edb      	lsrs	r3, r3, #27
 800a94e:	f003 031f 	and.w	r3, r3, #31
 800a952:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800a954:	697b      	ldr	r3, [r7, #20]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d10a      	bne.n	800a970 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800a95a:	4b0e      	ldr	r3, [pc, #56]	; (800a994 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800a95c:	695b      	ldr	r3, [r3, #20]
 800a95e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a962:	2b00      	cmp	r3, #0
 800a964:	d002      	beq.n	800a96c <RCCEx_GetSAIxPeriphCLKFreq+0x1d4>
          {
            pllp = 17U;
 800a966:	2311      	movs	r3, #17
 800a968:	617b      	str	r3, [r7, #20]
 800a96a:	e001      	b.n	800a970 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>
          }
          else
          {
            pllp = 7U;
 800a96c:	2307      	movs	r3, #7
 800a96e:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800a970:	693b      	ldr	r3, [r7, #16]
 800a972:	68fa      	ldr	r2, [r7, #12]
 800a974:	fb02 f203 	mul.w	r2, r2, r3
 800a978:	697b      	ldr	r3, [r7, #20]
 800a97a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a97e:	61fb      	str	r3, [r7, #28]
 800a980:	e000      	b.n	800a984 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800a982:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800a984:	69fb      	ldr	r3, [r7, #28]
}
 800a986:	4618      	mov	r0, r3
 800a988:	3724      	adds	r7, #36	; 0x24
 800a98a:	46bd      	mov	sp, r7
 800a98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a990:	4770      	bx	lr
 800a992:	bf00      	nop
 800a994:	40021000 	.word	0x40021000
 800a998:	001fff68 	.word	0x001fff68

0800a99c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b088      	sub	sp, #32
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d101      	bne.n	800a9ae <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800a9aa:	2301      	movs	r3, #1
 800a9ac:	e155      	b.n	800ac5a <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800a9b4:	b2db      	uxtb	r3, r3
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d106      	bne.n	800a9c8 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	2200      	movs	r2, #0
 800a9be:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800a9c2:	6878      	ldr	r0, [r7, #4]
 800a9c4:	f7f7 fd82 	bl	80024cc <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f000 f959 	bl	800ac80 <SAI_Disable>
 800a9ce:	4603      	mov	r3, r0
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d001      	beq.n	800a9d8 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 800a9d4:	2301      	movs	r3, #1
 800a9d6:	e140      	b.n	800ac5a <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	2202      	movs	r2, #2
 800a9dc:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	68db      	ldr	r3, [r3, #12]
 800a9e4:	2b02      	cmp	r3, #2
 800a9e6:	d00c      	beq.n	800aa02 <HAL_SAI_Init+0x66>
 800a9e8:	2b02      	cmp	r3, #2
 800a9ea:	d80d      	bhi.n	800aa08 <HAL_SAI_Init+0x6c>
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d002      	beq.n	800a9f6 <HAL_SAI_Init+0x5a>
 800a9f0:	2b01      	cmp	r3, #1
 800a9f2:	d003      	beq.n	800a9fc <HAL_SAI_Init+0x60>
 800a9f4:	e008      	b.n	800aa08 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	61fb      	str	r3, [r7, #28]
      break;
 800a9fa:	e008      	b.n	800aa0e <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800a9fc:	2310      	movs	r3, #16
 800a9fe:	61fb      	str	r3, [r7, #28]
      break;
 800aa00:	e005      	b.n	800aa0e <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800aa02:	2320      	movs	r3, #32
 800aa04:	61fb      	str	r3, [r7, #28]
      break;
 800aa06:	e002      	b.n	800aa0e <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 800aa08:	2300      	movs	r3, #0
 800aa0a:	61fb      	str	r3, [r7, #28]
      break;
 800aa0c:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	689b      	ldr	r3, [r3, #8]
 800aa12:	2b03      	cmp	r3, #3
 800aa14:	d81d      	bhi.n	800aa52 <HAL_SAI_Init+0xb6>
 800aa16:	a201      	add	r2, pc, #4	; (adr r2, 800aa1c <HAL_SAI_Init+0x80>)
 800aa18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa1c:	0800aa2d 	.word	0x0800aa2d
 800aa20:	0800aa33 	.word	0x0800aa33
 800aa24:	0800aa3b 	.word	0x0800aa3b
 800aa28:	0800aa43 	.word	0x0800aa43
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	617b      	str	r3, [r7, #20]
      break;
 800aa30:	e012      	b.n	800aa58 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800aa32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aa36:	617b      	str	r3, [r7, #20]
      break;
 800aa38:	e00e      	b.n	800aa58 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800aa3a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800aa3e:	617b      	str	r3, [r7, #20]
      break;
 800aa40:	e00a      	b.n	800aa58 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800aa42:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800aa46:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800aa48:	69fb      	ldr	r3, [r7, #28]
 800aa4a:	f043 0301 	orr.w	r3, r3, #1
 800aa4e:	61fb      	str	r3, [r7, #28]
      break;
 800aa50:	e002      	b.n	800aa58 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 800aa52:	2300      	movs	r3, #0
 800aa54:	617b      	str	r3, [r7, #20]
      break;
 800aa56:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	4a81      	ldr	r2, [pc, #516]	; (800ac64 <HAL_SAI_Init+0x2c8>)
 800aa5e:	4293      	cmp	r3, r2
 800aa60:	d004      	beq.n	800aa6c <HAL_SAI_Init+0xd0>
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	4a80      	ldr	r2, [pc, #512]	; (800ac68 <HAL_SAI_Init+0x2cc>)
 800aa68:	4293      	cmp	r3, r2
 800aa6a:	d103      	bne.n	800aa74 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 800aa6c:	4a7f      	ldr	r2, [pc, #508]	; (800ac6c <HAL_SAI_Init+0x2d0>)
 800aa6e:	69fb      	ldr	r3, [r7, #28]
 800aa70:	6013      	str	r3, [r2, #0]
 800aa72:	e002      	b.n	800aa7a <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800aa74:	4a7e      	ldr	r2, [pc, #504]	; (800ac70 <HAL_SAI_Init+0x2d4>)
 800aa76:	69fb      	ldr	r3, [r7, #28]
 800aa78:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	69db      	ldr	r3, [r3, #28]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d041      	beq.n	800ab06 <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	4a77      	ldr	r2, [pc, #476]	; (800ac64 <HAL_SAI_Init+0x2c8>)
 800aa88:	4293      	cmp	r3, r2
 800aa8a:	d004      	beq.n	800aa96 <HAL_SAI_Init+0xfa>
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	4a75      	ldr	r2, [pc, #468]	; (800ac68 <HAL_SAI_Init+0x2cc>)
 800aa92:	4293      	cmp	r3, r2
 800aa94:	d105      	bne.n	800aaa2 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800aa96:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800aa9a:	f7fe fef5 	bl	8009888 <HAL_RCCEx_GetPeriphCLKFreq>
 800aa9e:	6138      	str	r0, [r7, #16]
 800aaa0:	e004      	b.n	800aaac <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800aaa2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800aaa6:	f7fe feef 	bl	8009888 <HAL_RCCEx_GetPeriphCLKFreq>
 800aaaa:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 800aaac:	693a      	ldr	r2, [r7, #16]
 800aaae:	4613      	mov	r3, r2
 800aab0:	009b      	lsls	r3, r3, #2
 800aab2:	4413      	add	r3, r2
 800aab4:	005b      	lsls	r3, r3, #1
 800aab6:	461a      	mov	r2, r3
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	69db      	ldr	r3, [r3, #28]
 800aabc:	025b      	lsls	r3, r3, #9
 800aabe:	fbb2 f3f3 	udiv	r3, r2, r3
 800aac2:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	4a6b      	ldr	r2, [pc, #428]	; (800ac74 <HAL_SAI_Init+0x2d8>)
 800aac8:	fba2 2303 	umull	r2, r3, r2, r3
 800aacc:	08da      	lsrs	r2, r3, #3
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800aad2:	68f9      	ldr	r1, [r7, #12]
 800aad4:	4b67      	ldr	r3, [pc, #412]	; (800ac74 <HAL_SAI_Init+0x2d8>)
 800aad6:	fba3 2301 	umull	r2, r3, r3, r1
 800aada:	08da      	lsrs	r2, r3, #3
 800aadc:	4613      	mov	r3, r2
 800aade:	009b      	lsls	r3, r3, #2
 800aae0:	4413      	add	r3, r2
 800aae2:	005b      	lsls	r3, r3, #1
 800aae4:	1aca      	subs	r2, r1, r3
 800aae6:	2a08      	cmp	r2, #8
 800aae8:	d904      	bls.n	800aaf4 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	6a1b      	ldr	r3, [r3, #32]
 800aaee:	1c5a      	adds	r2, r3, #1
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aaf8:	2b04      	cmp	r3, #4
 800aafa:	d104      	bne.n	800ab06 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	6a1b      	ldr	r3, [r3, #32]
 800ab00:	085a      	lsrs	r2, r3, #1
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	685b      	ldr	r3, [r3, #4]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d003      	beq.n	800ab16 <HAL_SAI_Init+0x17a>
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	685b      	ldr	r3, [r3, #4]
 800ab12:	2b02      	cmp	r3, #2
 800ab14:	d109      	bne.n	800ab2a <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab1a:	2b01      	cmp	r3, #1
 800ab1c:	d101      	bne.n	800ab22 <HAL_SAI_Init+0x186>
 800ab1e:	2300      	movs	r3, #0
 800ab20:	e001      	b.n	800ab26 <HAL_SAI_Init+0x18a>
 800ab22:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ab26:	61bb      	str	r3, [r7, #24]
 800ab28:	e008      	b.n	800ab3c <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab2e:	2b01      	cmp	r3, #1
 800ab30:	d102      	bne.n	800ab38 <HAL_SAI_Init+0x19c>
 800ab32:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ab36:	e000      	b.n	800ab3a <HAL_SAI_Init+0x19e>
 800ab38:	2300      	movs	r3, #0
 800ab3a:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	6819      	ldr	r1, [r3, #0]
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	681a      	ldr	r2, [r3, #0]
 800ab46:	4b4c      	ldr	r3, [pc, #304]	; (800ac78 <HAL_SAI_Init+0x2dc>)
 800ab48:	400b      	ands	r3, r1
 800ab4a:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	6819      	ldr	r1, [r3, #0]
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	685a      	ldr	r2, [r3, #4]
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab5a:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800ab60:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab66:	431a      	orrs	r2, r3
 800ab68:	69bb      	ldr	r3, [r7, #24]
 800ab6a:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 800ab6c:	697b      	ldr	r3, [r7, #20]
 800ab6e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 800ab74:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	691b      	ldr	r3, [r3, #16]
 800ab7a:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ab80:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6a1b      	ldr	r3, [r3, #32]
 800ab86:	051b      	lsls	r3, r3, #20
 800ab88:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	430a      	orrs	r2, r1
 800ab90:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	685b      	ldr	r3, [r3, #4]
 800ab98:	687a      	ldr	r2, [r7, #4]
 800ab9a:	6812      	ldr	r2, [r2, #0]
 800ab9c:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800aba0:	f023 030f 	bic.w	r3, r3, #15
 800aba4:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	6859      	ldr	r1, [r3, #4]
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	699a      	ldr	r2, [r3, #24]
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abb4:	431a      	orrs	r2, r3
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abba:	431a      	orrs	r2, r3
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	430a      	orrs	r2, r1
 800abc2:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	6899      	ldr	r1, [r3, #8]
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681a      	ldr	r2, [r3, #0]
 800abce:	4b2b      	ldr	r3, [pc, #172]	; (800ac7c <HAL_SAI_Init+0x2e0>)
 800abd0:	400b      	ands	r3, r1
 800abd2:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	6899      	ldr	r1, [r3, #8]
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abde:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800abe4:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 800abea:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 800abf0:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800abf6:	3b01      	subs	r3, #1
 800abf8:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800abfa:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	430a      	orrs	r2, r1
 800ac02:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	68d9      	ldr	r1, [r3, #12]
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681a      	ldr	r2, [r3, #0]
 800ac0e:	f24f 0320 	movw	r3, #61472	; 0xf020
 800ac12:	400b      	ands	r3, r1
 800ac14:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	68d9      	ldr	r1, [r3, #12]
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ac24:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac2a:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800ac2c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ac32:	3b01      	subs	r3, #1
 800ac34:	021b      	lsls	r3, r3, #8
 800ac36:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	430a      	orrs	r2, r1
 800ac3e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	2200      	movs	r2, #0
 800ac44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	2201      	movs	r2, #1
 800ac4c:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	2200      	movs	r2, #0
 800ac54:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800ac58:	2300      	movs	r3, #0
}
 800ac5a:	4618      	mov	r0, r3
 800ac5c:	3720      	adds	r7, #32
 800ac5e:	46bd      	mov	sp, r7
 800ac60:	bd80      	pop	{r7, pc}
 800ac62:	bf00      	nop
 800ac64:	40015404 	.word	0x40015404
 800ac68:	40015424 	.word	0x40015424
 800ac6c:	40015400 	.word	0x40015400
 800ac70:	40015800 	.word	0x40015800
 800ac74:	cccccccd 	.word	0xcccccccd
 800ac78:	ff05c010 	.word	0xff05c010
 800ac7c:	fff88000 	.word	0xfff88000

0800ac80 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800ac80:	b480      	push	{r7}
 800ac82:	b085      	sub	sp, #20
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800ac88:	4b18      	ldr	r3, [pc, #96]	; (800acec <SAI_Disable+0x6c>)
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	4a18      	ldr	r2, [pc, #96]	; (800acf0 <SAI_Disable+0x70>)
 800ac8e:	fba2 2303 	umull	r2, r3, r2, r3
 800ac92:	0b1b      	lsrs	r3, r3, #12
 800ac94:	009b      	lsls	r3, r3, #2
 800ac96:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800ac98:	2300      	movs	r3, #0
 800ac9a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	681a      	ldr	r2, [r3, #0]
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800acaa:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d10a      	bne.n	800acc8 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800acb8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 800acc2:	2303      	movs	r3, #3
 800acc4:	72fb      	strb	r3, [r7, #11]
      break;
 800acc6:	e009      	b.n	800acdc <SAI_Disable+0x5c>
    }
    count--;
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	3b01      	subs	r3, #1
 800accc:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d1e7      	bne.n	800acac <SAI_Disable+0x2c>

  return status;
 800acdc:	7afb      	ldrb	r3, [r7, #11]
}
 800acde:	4618      	mov	r0, r3
 800ace0:	3714      	adds	r7, #20
 800ace2:	46bd      	mov	sp, r7
 800ace4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace8:	4770      	bx	lr
 800acea:	bf00      	nop
 800acec:	20000000 	.word	0x20000000
 800acf0:	95cbec1b 	.word	0x95cbec1b

0800acf4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800acf4:	b580      	push	{r7, lr}
 800acf6:	b084      	sub	sp, #16
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d101      	bne.n	800ad06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ad02:	2301      	movs	r3, #1
 800ad04:	e095      	b.n	800ae32 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d108      	bne.n	800ad20 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	685b      	ldr	r3, [r3, #4]
 800ad12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ad16:	d009      	beq.n	800ad2c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	61da      	str	r2, [r3, #28]
 800ad1e:	e005      	b.n	800ad2c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	2200      	movs	r2, #0
 800ad24:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	2200      	movs	r2, #0
 800ad2a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2200      	movs	r2, #0
 800ad30:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ad38:	b2db      	uxtb	r3, r3
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d106      	bne.n	800ad4c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	2200      	movs	r2, #0
 800ad42:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ad46:	6878      	ldr	r0, [r7, #4]
 800ad48:	f7f7 fcb6 	bl	80026b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	2202      	movs	r2, #2
 800ad50:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	681a      	ldr	r2, [r3, #0]
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ad62:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	68db      	ldr	r3, [r3, #12]
 800ad68:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ad6c:	d902      	bls.n	800ad74 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800ad6e:	2300      	movs	r3, #0
 800ad70:	60fb      	str	r3, [r7, #12]
 800ad72:	e002      	b.n	800ad7a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800ad74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ad78:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	68db      	ldr	r3, [r3, #12]
 800ad7e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800ad82:	d007      	beq.n	800ad94 <HAL_SPI_Init+0xa0>
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	68db      	ldr	r3, [r3, #12]
 800ad88:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ad8c:	d002      	beq.n	800ad94 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	2200      	movs	r2, #0
 800ad92:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	685b      	ldr	r3, [r3, #4]
 800ad98:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	689b      	ldr	r3, [r3, #8]
 800ada0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800ada4:	431a      	orrs	r2, r3
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	691b      	ldr	r3, [r3, #16]
 800adaa:	f003 0302 	and.w	r3, r3, #2
 800adae:	431a      	orrs	r2, r3
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	695b      	ldr	r3, [r3, #20]
 800adb4:	f003 0301 	and.w	r3, r3, #1
 800adb8:	431a      	orrs	r2, r3
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	699b      	ldr	r3, [r3, #24]
 800adbe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800adc2:	431a      	orrs	r2, r3
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	69db      	ldr	r3, [r3, #28]
 800adc8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800adcc:	431a      	orrs	r2, r3
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	6a1b      	ldr	r3, [r3, #32]
 800add2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800add6:	ea42 0103 	orr.w	r1, r2, r3
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800adde:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	430a      	orrs	r2, r1
 800ade8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	699b      	ldr	r3, [r3, #24]
 800adee:	0c1b      	lsrs	r3, r3, #16
 800adf0:	f003 0204 	and.w	r2, r3, #4
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adf8:	f003 0310 	and.w	r3, r3, #16
 800adfc:	431a      	orrs	r2, r3
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae02:	f003 0308 	and.w	r3, r3, #8
 800ae06:	431a      	orrs	r2, r3
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	68db      	ldr	r3, [r3, #12]
 800ae0c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800ae10:	ea42 0103 	orr.w	r1, r2, r3
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	430a      	orrs	r2, r1
 800ae20:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	2200      	movs	r2, #0
 800ae26:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	2201      	movs	r2, #1
 800ae2c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800ae30:	2300      	movs	r3, #0
}
 800ae32:	4618      	mov	r0, r3
 800ae34:	3710      	adds	r7, #16
 800ae36:	46bd      	mov	sp, r7
 800ae38:	bd80      	pop	{r7, pc}

0800ae3a <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800ae3a:	b580      	push	{r7, lr}
 800ae3c:	b084      	sub	sp, #16
 800ae3e:	af00      	add	r7, sp, #0
 800ae40:	60f8      	str	r0, [r7, #12]
 800ae42:	60b9      	str	r1, [r7, #8]
 800ae44:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d101      	bne.n	800ae50 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 800ae4c:	2301      	movs	r3, #1
 800ae4e:	e038      	b.n	800aec2 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800ae56:	b2db      	uxtb	r3, r3
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d106      	bne.n	800ae6a <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	2200      	movs	r2, #0
 800ae60:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800ae64:	68f8      	ldr	r0, [r7, #12]
 800ae66:	f7f6 fc63 	bl	8001730 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	681a      	ldr	r2, [r3, #0]
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	3308      	adds	r3, #8
 800ae72:	4619      	mov	r1, r3
 800ae74:	4610      	mov	r0, r2
 800ae76:	f001 fc9d 	bl	800c7b4 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	6818      	ldr	r0, [r3, #0]
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	689b      	ldr	r3, [r3, #8]
 800ae82:	461a      	mov	r2, r3
 800ae84:	68b9      	ldr	r1, [r7, #8]
 800ae86:	f001 fd25 	bl	800c8d4 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	6858      	ldr	r0, [r3, #4]
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	689a      	ldr	r2, [r3, #8]
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae96:	6879      	ldr	r1, [r7, #4]
 800ae98:	f001 fd6c 	bl	800c974 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	68fa      	ldr	r2, [r7, #12]
 800aea2:	6892      	ldr	r2, [r2, #8]
 800aea4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	68fa      	ldr	r2, [r7, #12]
 800aeae:	6892      	ldr	r2, [r2, #8]
 800aeb0:	f041 0101 	orr.w	r1, r1, #1
 800aeb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	2201      	movs	r2, #1
 800aebc:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  return HAL_OK;
 800aec0:	2300      	movs	r3, #0
}
 800aec2:	4618      	mov	r0, r3
 800aec4:	3710      	adds	r7, #16
 800aec6:	46bd      	mov	sp, r7
 800aec8:	bd80      	pop	{r7, pc}

0800aeca <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800aeca:	b580      	push	{r7, lr}
 800aecc:	b082      	sub	sp, #8
 800aece:	af00      	add	r7, sp, #0
 800aed0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d101      	bne.n	800aedc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800aed8:	2301      	movs	r3, #1
 800aeda:	e049      	b.n	800af70 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aee2:	b2db      	uxtb	r3, r3
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d106      	bne.n	800aef6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	2200      	movs	r2, #0
 800aeec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800aef0:	6878      	ldr	r0, [r7, #4]
 800aef2:	f7f7 fe51 	bl	8002b98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	2202      	movs	r2, #2
 800aefa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681a      	ldr	r2, [r3, #0]
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	3304      	adds	r3, #4
 800af06:	4619      	mov	r1, r3
 800af08:	4610      	mov	r0, r2
 800af0a:	f000 fadb 	bl	800b4c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	2201      	movs	r2, #1
 800af12:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	2201      	movs	r2, #1
 800af1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	2201      	movs	r2, #1
 800af22:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	2201      	movs	r2, #1
 800af2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	2201      	movs	r2, #1
 800af32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	2201      	movs	r2, #1
 800af3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	2201      	movs	r2, #1
 800af42:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	2201      	movs	r2, #1
 800af4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	2201      	movs	r2, #1
 800af52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	2201      	movs	r2, #1
 800af5a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	2201      	movs	r2, #1
 800af62:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	2201      	movs	r2, #1
 800af6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800af6e:	2300      	movs	r3, #0
}
 800af70:	4618      	mov	r0, r3
 800af72:	3708      	adds	r7, #8
 800af74:	46bd      	mov	sp, r7
 800af76:	bd80      	pop	{r7, pc}

0800af78 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800af78:	b480      	push	{r7}
 800af7a:	b083      	sub	sp, #12
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	6a1a      	ldr	r2, [r3, #32]
 800af86:	f241 1311 	movw	r3, #4369	; 0x1111
 800af8a:	4013      	ands	r3, r2
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d10f      	bne.n	800afb0 <HAL_TIM_Base_Stop+0x38>
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	6a1a      	ldr	r2, [r3, #32]
 800af96:	f240 4344 	movw	r3, #1092	; 0x444
 800af9a:	4013      	ands	r3, r2
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d107      	bne.n	800afb0 <HAL_TIM_Base_Stop+0x38>
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	681a      	ldr	r2, [r3, #0]
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	f022 0201 	bic.w	r2, r2, #1
 800afae:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	2201      	movs	r2, #1
 800afb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800afb8:	2300      	movs	r3, #0
}
 800afba:	4618      	mov	r0, r3
 800afbc:	370c      	adds	r7, #12
 800afbe:	46bd      	mov	sp, r7
 800afc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc4:	4770      	bx	lr
	...

0800afc8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800afc8:	b480      	push	{r7}
 800afca:	b085      	sub	sp, #20
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800afd6:	b2db      	uxtb	r3, r3
 800afd8:	2b01      	cmp	r3, #1
 800afda:	d001      	beq.n	800afe0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800afdc:	2301      	movs	r3, #1
 800afde:	e04f      	b.n	800b080 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	2202      	movs	r2, #2
 800afe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	68da      	ldr	r2, [r3, #12]
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	f042 0201 	orr.w	r2, r2, #1
 800aff6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	4a23      	ldr	r2, [pc, #140]	; (800b08c <HAL_TIM_Base_Start_IT+0xc4>)
 800affe:	4293      	cmp	r3, r2
 800b000:	d01d      	beq.n	800b03e <HAL_TIM_Base_Start_IT+0x76>
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b00a:	d018      	beq.n	800b03e <HAL_TIM_Base_Start_IT+0x76>
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	4a1f      	ldr	r2, [pc, #124]	; (800b090 <HAL_TIM_Base_Start_IT+0xc8>)
 800b012:	4293      	cmp	r3, r2
 800b014:	d013      	beq.n	800b03e <HAL_TIM_Base_Start_IT+0x76>
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	4a1e      	ldr	r2, [pc, #120]	; (800b094 <HAL_TIM_Base_Start_IT+0xcc>)
 800b01c:	4293      	cmp	r3, r2
 800b01e:	d00e      	beq.n	800b03e <HAL_TIM_Base_Start_IT+0x76>
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	4a1c      	ldr	r2, [pc, #112]	; (800b098 <HAL_TIM_Base_Start_IT+0xd0>)
 800b026:	4293      	cmp	r3, r2
 800b028:	d009      	beq.n	800b03e <HAL_TIM_Base_Start_IT+0x76>
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	4a1b      	ldr	r2, [pc, #108]	; (800b09c <HAL_TIM_Base_Start_IT+0xd4>)
 800b030:	4293      	cmp	r3, r2
 800b032:	d004      	beq.n	800b03e <HAL_TIM_Base_Start_IT+0x76>
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	4a19      	ldr	r2, [pc, #100]	; (800b0a0 <HAL_TIM_Base_Start_IT+0xd8>)
 800b03a:	4293      	cmp	r3, r2
 800b03c:	d115      	bne.n	800b06a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	689a      	ldr	r2, [r3, #8]
 800b044:	4b17      	ldr	r3, [pc, #92]	; (800b0a4 <HAL_TIM_Base_Start_IT+0xdc>)
 800b046:	4013      	ands	r3, r2
 800b048:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	2b06      	cmp	r3, #6
 800b04e:	d015      	beq.n	800b07c <HAL_TIM_Base_Start_IT+0xb4>
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b056:	d011      	beq.n	800b07c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	681a      	ldr	r2, [r3, #0]
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	f042 0201 	orr.w	r2, r2, #1
 800b066:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b068:	e008      	b.n	800b07c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	681a      	ldr	r2, [r3, #0]
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	f042 0201 	orr.w	r2, r2, #1
 800b078:	601a      	str	r2, [r3, #0]
 800b07a:	e000      	b.n	800b07e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b07c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b07e:	2300      	movs	r3, #0
}
 800b080:	4618      	mov	r0, r3
 800b082:	3714      	adds	r7, #20
 800b084:	46bd      	mov	sp, r7
 800b086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b08a:	4770      	bx	lr
 800b08c:	40012c00 	.word	0x40012c00
 800b090:	40000400 	.word	0x40000400
 800b094:	40000800 	.word	0x40000800
 800b098:	40000c00 	.word	0x40000c00
 800b09c:	40013400 	.word	0x40013400
 800b0a0:	40014000 	.word	0x40014000
 800b0a4:	00010007 	.word	0x00010007

0800b0a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b082      	sub	sp, #8
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	691b      	ldr	r3, [r3, #16]
 800b0b6:	f003 0302 	and.w	r3, r3, #2
 800b0ba:	2b02      	cmp	r3, #2
 800b0bc:	d122      	bne.n	800b104 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	68db      	ldr	r3, [r3, #12]
 800b0c4:	f003 0302 	and.w	r3, r3, #2
 800b0c8:	2b02      	cmp	r3, #2
 800b0ca:	d11b      	bne.n	800b104 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	f06f 0202 	mvn.w	r2, #2
 800b0d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	2201      	movs	r2, #1
 800b0da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	699b      	ldr	r3, [r3, #24]
 800b0e2:	f003 0303 	and.w	r3, r3, #3
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d003      	beq.n	800b0f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b0ea:	6878      	ldr	r0, [r7, #4]
 800b0ec:	f000 f9cb 	bl	800b486 <HAL_TIM_IC_CaptureCallback>
 800b0f0:	e005      	b.n	800b0fe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b0f2:	6878      	ldr	r0, [r7, #4]
 800b0f4:	f000 f9bd 	bl	800b472 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b0f8:	6878      	ldr	r0, [r7, #4]
 800b0fa:	f000 f9ce 	bl	800b49a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	2200      	movs	r2, #0
 800b102:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	691b      	ldr	r3, [r3, #16]
 800b10a:	f003 0304 	and.w	r3, r3, #4
 800b10e:	2b04      	cmp	r3, #4
 800b110:	d122      	bne.n	800b158 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	68db      	ldr	r3, [r3, #12]
 800b118:	f003 0304 	and.w	r3, r3, #4
 800b11c:	2b04      	cmp	r3, #4
 800b11e:	d11b      	bne.n	800b158 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	f06f 0204 	mvn.w	r2, #4
 800b128:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	2202      	movs	r2, #2
 800b12e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	699b      	ldr	r3, [r3, #24]
 800b136:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d003      	beq.n	800b146 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b13e:	6878      	ldr	r0, [r7, #4]
 800b140:	f000 f9a1 	bl	800b486 <HAL_TIM_IC_CaptureCallback>
 800b144:	e005      	b.n	800b152 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b146:	6878      	ldr	r0, [r7, #4]
 800b148:	f000 f993 	bl	800b472 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b14c:	6878      	ldr	r0, [r7, #4]
 800b14e:	f000 f9a4 	bl	800b49a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	2200      	movs	r2, #0
 800b156:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	691b      	ldr	r3, [r3, #16]
 800b15e:	f003 0308 	and.w	r3, r3, #8
 800b162:	2b08      	cmp	r3, #8
 800b164:	d122      	bne.n	800b1ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	68db      	ldr	r3, [r3, #12]
 800b16c:	f003 0308 	and.w	r3, r3, #8
 800b170:	2b08      	cmp	r3, #8
 800b172:	d11b      	bne.n	800b1ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	f06f 0208 	mvn.w	r2, #8
 800b17c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	2204      	movs	r2, #4
 800b182:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	69db      	ldr	r3, [r3, #28]
 800b18a:	f003 0303 	and.w	r3, r3, #3
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d003      	beq.n	800b19a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b192:	6878      	ldr	r0, [r7, #4]
 800b194:	f000 f977 	bl	800b486 <HAL_TIM_IC_CaptureCallback>
 800b198:	e005      	b.n	800b1a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b19a:	6878      	ldr	r0, [r7, #4]
 800b19c:	f000 f969 	bl	800b472 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b1a0:	6878      	ldr	r0, [r7, #4]
 800b1a2:	f000 f97a 	bl	800b49a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	2200      	movs	r2, #0
 800b1aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	691b      	ldr	r3, [r3, #16]
 800b1b2:	f003 0310 	and.w	r3, r3, #16
 800b1b6:	2b10      	cmp	r3, #16
 800b1b8:	d122      	bne.n	800b200 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	68db      	ldr	r3, [r3, #12]
 800b1c0:	f003 0310 	and.w	r3, r3, #16
 800b1c4:	2b10      	cmp	r3, #16
 800b1c6:	d11b      	bne.n	800b200 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	f06f 0210 	mvn.w	r2, #16
 800b1d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	2208      	movs	r2, #8
 800b1d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	69db      	ldr	r3, [r3, #28]
 800b1de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d003      	beq.n	800b1ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b1e6:	6878      	ldr	r0, [r7, #4]
 800b1e8:	f000 f94d 	bl	800b486 <HAL_TIM_IC_CaptureCallback>
 800b1ec:	e005      	b.n	800b1fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b1ee:	6878      	ldr	r0, [r7, #4]
 800b1f0:	f000 f93f 	bl	800b472 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b1f4:	6878      	ldr	r0, [r7, #4]
 800b1f6:	f000 f950 	bl	800b49a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	2200      	movs	r2, #0
 800b1fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	691b      	ldr	r3, [r3, #16]
 800b206:	f003 0301 	and.w	r3, r3, #1
 800b20a:	2b01      	cmp	r3, #1
 800b20c:	d10e      	bne.n	800b22c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	68db      	ldr	r3, [r3, #12]
 800b214:	f003 0301 	and.w	r3, r3, #1
 800b218:	2b01      	cmp	r3, #1
 800b21a:	d107      	bne.n	800b22c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	f06f 0201 	mvn.w	r2, #1
 800b224:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b226:	6878      	ldr	r0, [r7, #4]
 800b228:	f7f6 fe60 	bl	8001eec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	691b      	ldr	r3, [r3, #16]
 800b232:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b236:	2b80      	cmp	r3, #128	; 0x80
 800b238:	d10e      	bne.n	800b258 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	68db      	ldr	r3, [r3, #12]
 800b240:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b244:	2b80      	cmp	r3, #128	; 0x80
 800b246:	d107      	bne.n	800b258 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800b250:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b252:	6878      	ldr	r0, [r7, #4]
 800b254:	f000 fafc 	bl	800b850 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	691b      	ldr	r3, [r3, #16]
 800b25e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b262:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b266:	d10e      	bne.n	800b286 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	68db      	ldr	r3, [r3, #12]
 800b26e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b272:	2b80      	cmp	r3, #128	; 0x80
 800b274:	d107      	bne.n	800b286 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800b27e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b280:	6878      	ldr	r0, [r7, #4]
 800b282:	f000 faef 	bl	800b864 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	691b      	ldr	r3, [r3, #16]
 800b28c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b290:	2b40      	cmp	r3, #64	; 0x40
 800b292:	d10e      	bne.n	800b2b2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	68db      	ldr	r3, [r3, #12]
 800b29a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b29e:	2b40      	cmp	r3, #64	; 0x40
 800b2a0:	d107      	bne.n	800b2b2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b2aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f000 f8fe 	bl	800b4ae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	691b      	ldr	r3, [r3, #16]
 800b2b8:	f003 0320 	and.w	r3, r3, #32
 800b2bc:	2b20      	cmp	r3, #32
 800b2be:	d10e      	bne.n	800b2de <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	68db      	ldr	r3, [r3, #12]
 800b2c6:	f003 0320 	and.w	r3, r3, #32
 800b2ca:	2b20      	cmp	r3, #32
 800b2cc:	d107      	bne.n	800b2de <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	f06f 0220 	mvn.w	r2, #32
 800b2d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b2d8:	6878      	ldr	r0, [r7, #4]
 800b2da:	f000 faaf 	bl	800b83c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b2de:	bf00      	nop
 800b2e0:	3708      	adds	r7, #8
 800b2e2:	46bd      	mov	sp, r7
 800b2e4:	bd80      	pop	{r7, pc}

0800b2e6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b2e6:	b580      	push	{r7, lr}
 800b2e8:	b084      	sub	sp, #16
 800b2ea:	af00      	add	r7, sp, #0
 800b2ec:	6078      	str	r0, [r7, #4]
 800b2ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b2f6:	2b01      	cmp	r3, #1
 800b2f8:	d101      	bne.n	800b2fe <HAL_TIM_ConfigClockSource+0x18>
 800b2fa:	2302      	movs	r3, #2
 800b2fc:	e0b5      	b.n	800b46a <HAL_TIM_ConfigClockSource+0x184>
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	2201      	movs	r2, #1
 800b302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	2202      	movs	r2, #2
 800b30a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	689b      	ldr	r3, [r3, #8]
 800b314:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b31c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800b320:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b328:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	68fa      	ldr	r2, [r7, #12]
 800b330:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b332:	683b      	ldr	r3, [r7, #0]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b33a:	d03e      	beq.n	800b3ba <HAL_TIM_ConfigClockSource+0xd4>
 800b33c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b340:	f200 8087 	bhi.w	800b452 <HAL_TIM_ConfigClockSource+0x16c>
 800b344:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b348:	f000 8085 	beq.w	800b456 <HAL_TIM_ConfigClockSource+0x170>
 800b34c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b350:	d87f      	bhi.n	800b452 <HAL_TIM_ConfigClockSource+0x16c>
 800b352:	2b70      	cmp	r3, #112	; 0x70
 800b354:	d01a      	beq.n	800b38c <HAL_TIM_ConfigClockSource+0xa6>
 800b356:	2b70      	cmp	r3, #112	; 0x70
 800b358:	d87b      	bhi.n	800b452 <HAL_TIM_ConfigClockSource+0x16c>
 800b35a:	2b60      	cmp	r3, #96	; 0x60
 800b35c:	d050      	beq.n	800b400 <HAL_TIM_ConfigClockSource+0x11a>
 800b35e:	2b60      	cmp	r3, #96	; 0x60
 800b360:	d877      	bhi.n	800b452 <HAL_TIM_ConfigClockSource+0x16c>
 800b362:	2b50      	cmp	r3, #80	; 0x50
 800b364:	d03c      	beq.n	800b3e0 <HAL_TIM_ConfigClockSource+0xfa>
 800b366:	2b50      	cmp	r3, #80	; 0x50
 800b368:	d873      	bhi.n	800b452 <HAL_TIM_ConfigClockSource+0x16c>
 800b36a:	2b40      	cmp	r3, #64	; 0x40
 800b36c:	d058      	beq.n	800b420 <HAL_TIM_ConfigClockSource+0x13a>
 800b36e:	2b40      	cmp	r3, #64	; 0x40
 800b370:	d86f      	bhi.n	800b452 <HAL_TIM_ConfigClockSource+0x16c>
 800b372:	2b30      	cmp	r3, #48	; 0x30
 800b374:	d064      	beq.n	800b440 <HAL_TIM_ConfigClockSource+0x15a>
 800b376:	2b30      	cmp	r3, #48	; 0x30
 800b378:	d86b      	bhi.n	800b452 <HAL_TIM_ConfigClockSource+0x16c>
 800b37a:	2b20      	cmp	r3, #32
 800b37c:	d060      	beq.n	800b440 <HAL_TIM_ConfigClockSource+0x15a>
 800b37e:	2b20      	cmp	r3, #32
 800b380:	d867      	bhi.n	800b452 <HAL_TIM_ConfigClockSource+0x16c>
 800b382:	2b00      	cmp	r3, #0
 800b384:	d05c      	beq.n	800b440 <HAL_TIM_ConfigClockSource+0x15a>
 800b386:	2b10      	cmp	r3, #16
 800b388:	d05a      	beq.n	800b440 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800b38a:	e062      	b.n	800b452 <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	6818      	ldr	r0, [r3, #0]
 800b390:	683b      	ldr	r3, [r7, #0]
 800b392:	6899      	ldr	r1, [r3, #8]
 800b394:	683b      	ldr	r3, [r7, #0]
 800b396:	685a      	ldr	r2, [r3, #4]
 800b398:	683b      	ldr	r3, [r7, #0]
 800b39a:	68db      	ldr	r3, [r3, #12]
 800b39c:	f000 f9a6 	bl	800b6ec <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	689b      	ldr	r3, [r3, #8]
 800b3a6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b3ae:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	68fa      	ldr	r2, [r7, #12]
 800b3b6:	609a      	str	r2, [r3, #8]
      break;
 800b3b8:	e04e      	b.n	800b458 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	6818      	ldr	r0, [r3, #0]
 800b3be:	683b      	ldr	r3, [r7, #0]
 800b3c0:	6899      	ldr	r1, [r3, #8]
 800b3c2:	683b      	ldr	r3, [r7, #0]
 800b3c4:	685a      	ldr	r2, [r3, #4]
 800b3c6:	683b      	ldr	r3, [r7, #0]
 800b3c8:	68db      	ldr	r3, [r3, #12]
 800b3ca:	f000 f98f 	bl	800b6ec <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	689a      	ldr	r2, [r3, #8]
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b3dc:	609a      	str	r2, [r3, #8]
      break;
 800b3de:	e03b      	b.n	800b458 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	6818      	ldr	r0, [r3, #0]
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	6859      	ldr	r1, [r3, #4]
 800b3e8:	683b      	ldr	r3, [r7, #0]
 800b3ea:	68db      	ldr	r3, [r3, #12]
 800b3ec:	461a      	mov	r2, r3
 800b3ee:	f000 f903 	bl	800b5f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	2150      	movs	r1, #80	; 0x50
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	f000 f95c 	bl	800b6b6 <TIM_ITRx_SetConfig>
      break;
 800b3fe:	e02b      	b.n	800b458 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	6818      	ldr	r0, [r3, #0]
 800b404:	683b      	ldr	r3, [r7, #0]
 800b406:	6859      	ldr	r1, [r3, #4]
 800b408:	683b      	ldr	r3, [r7, #0]
 800b40a:	68db      	ldr	r3, [r3, #12]
 800b40c:	461a      	mov	r2, r3
 800b40e:	f000 f922 	bl	800b656 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	2160      	movs	r1, #96	; 0x60
 800b418:	4618      	mov	r0, r3
 800b41a:	f000 f94c 	bl	800b6b6 <TIM_ITRx_SetConfig>
      break;
 800b41e:	e01b      	b.n	800b458 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	6818      	ldr	r0, [r3, #0]
 800b424:	683b      	ldr	r3, [r7, #0]
 800b426:	6859      	ldr	r1, [r3, #4]
 800b428:	683b      	ldr	r3, [r7, #0]
 800b42a:	68db      	ldr	r3, [r3, #12]
 800b42c:	461a      	mov	r2, r3
 800b42e:	f000 f8e3 	bl	800b5f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	2140      	movs	r1, #64	; 0x40
 800b438:	4618      	mov	r0, r3
 800b43a:	f000 f93c 	bl	800b6b6 <TIM_ITRx_SetConfig>
      break;
 800b43e:	e00b      	b.n	800b458 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	681a      	ldr	r2, [r3, #0]
 800b444:	683b      	ldr	r3, [r7, #0]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	4619      	mov	r1, r3
 800b44a:	4610      	mov	r0, r2
 800b44c:	f000 f933 	bl	800b6b6 <TIM_ITRx_SetConfig>
        break;
 800b450:	e002      	b.n	800b458 <HAL_TIM_ConfigClockSource+0x172>
      break;
 800b452:	bf00      	nop
 800b454:	e000      	b.n	800b458 <HAL_TIM_ConfigClockSource+0x172>
      break;
 800b456:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	2201      	movs	r2, #1
 800b45c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	2200      	movs	r2, #0
 800b464:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b468:	2300      	movs	r3, #0
}
 800b46a:	4618      	mov	r0, r3
 800b46c:	3710      	adds	r7, #16
 800b46e:	46bd      	mov	sp, r7
 800b470:	bd80      	pop	{r7, pc}

0800b472 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b472:	b480      	push	{r7}
 800b474:	b083      	sub	sp, #12
 800b476:	af00      	add	r7, sp, #0
 800b478:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b47a:	bf00      	nop
 800b47c:	370c      	adds	r7, #12
 800b47e:	46bd      	mov	sp, r7
 800b480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b484:	4770      	bx	lr

0800b486 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b486:	b480      	push	{r7}
 800b488:	b083      	sub	sp, #12
 800b48a:	af00      	add	r7, sp, #0
 800b48c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b48e:	bf00      	nop
 800b490:	370c      	adds	r7, #12
 800b492:	46bd      	mov	sp, r7
 800b494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b498:	4770      	bx	lr

0800b49a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b49a:	b480      	push	{r7}
 800b49c:	b083      	sub	sp, #12
 800b49e:	af00      	add	r7, sp, #0
 800b4a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b4a2:	bf00      	nop
 800b4a4:	370c      	adds	r7, #12
 800b4a6:	46bd      	mov	sp, r7
 800b4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ac:	4770      	bx	lr

0800b4ae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b4ae:	b480      	push	{r7}
 800b4b0:	b083      	sub	sp, #12
 800b4b2:	af00      	add	r7, sp, #0
 800b4b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b4b6:	bf00      	nop
 800b4b8:	370c      	adds	r7, #12
 800b4ba:	46bd      	mov	sp, r7
 800b4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c0:	4770      	bx	lr
	...

0800b4c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b4c4:	b480      	push	{r7}
 800b4c6:	b085      	sub	sp, #20
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]
 800b4cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	4a40      	ldr	r2, [pc, #256]	; (800b5d8 <TIM_Base_SetConfig+0x114>)
 800b4d8:	4293      	cmp	r3, r2
 800b4da:	d013      	beq.n	800b504 <TIM_Base_SetConfig+0x40>
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b4e2:	d00f      	beq.n	800b504 <TIM_Base_SetConfig+0x40>
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	4a3d      	ldr	r2, [pc, #244]	; (800b5dc <TIM_Base_SetConfig+0x118>)
 800b4e8:	4293      	cmp	r3, r2
 800b4ea:	d00b      	beq.n	800b504 <TIM_Base_SetConfig+0x40>
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	4a3c      	ldr	r2, [pc, #240]	; (800b5e0 <TIM_Base_SetConfig+0x11c>)
 800b4f0:	4293      	cmp	r3, r2
 800b4f2:	d007      	beq.n	800b504 <TIM_Base_SetConfig+0x40>
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	4a3b      	ldr	r2, [pc, #236]	; (800b5e4 <TIM_Base_SetConfig+0x120>)
 800b4f8:	4293      	cmp	r3, r2
 800b4fa:	d003      	beq.n	800b504 <TIM_Base_SetConfig+0x40>
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	4a3a      	ldr	r2, [pc, #232]	; (800b5e8 <TIM_Base_SetConfig+0x124>)
 800b500:	4293      	cmp	r3, r2
 800b502:	d108      	bne.n	800b516 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b50a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b50c:	683b      	ldr	r3, [r7, #0]
 800b50e:	685b      	ldr	r3, [r3, #4]
 800b510:	68fa      	ldr	r2, [r7, #12]
 800b512:	4313      	orrs	r3, r2
 800b514:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	4a2f      	ldr	r2, [pc, #188]	; (800b5d8 <TIM_Base_SetConfig+0x114>)
 800b51a:	4293      	cmp	r3, r2
 800b51c:	d01f      	beq.n	800b55e <TIM_Base_SetConfig+0x9a>
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b524:	d01b      	beq.n	800b55e <TIM_Base_SetConfig+0x9a>
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	4a2c      	ldr	r2, [pc, #176]	; (800b5dc <TIM_Base_SetConfig+0x118>)
 800b52a:	4293      	cmp	r3, r2
 800b52c:	d017      	beq.n	800b55e <TIM_Base_SetConfig+0x9a>
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	4a2b      	ldr	r2, [pc, #172]	; (800b5e0 <TIM_Base_SetConfig+0x11c>)
 800b532:	4293      	cmp	r3, r2
 800b534:	d013      	beq.n	800b55e <TIM_Base_SetConfig+0x9a>
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	4a2a      	ldr	r2, [pc, #168]	; (800b5e4 <TIM_Base_SetConfig+0x120>)
 800b53a:	4293      	cmp	r3, r2
 800b53c:	d00f      	beq.n	800b55e <TIM_Base_SetConfig+0x9a>
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	4a29      	ldr	r2, [pc, #164]	; (800b5e8 <TIM_Base_SetConfig+0x124>)
 800b542:	4293      	cmp	r3, r2
 800b544:	d00b      	beq.n	800b55e <TIM_Base_SetConfig+0x9a>
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	4a28      	ldr	r2, [pc, #160]	; (800b5ec <TIM_Base_SetConfig+0x128>)
 800b54a:	4293      	cmp	r3, r2
 800b54c:	d007      	beq.n	800b55e <TIM_Base_SetConfig+0x9a>
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	4a27      	ldr	r2, [pc, #156]	; (800b5f0 <TIM_Base_SetConfig+0x12c>)
 800b552:	4293      	cmp	r3, r2
 800b554:	d003      	beq.n	800b55e <TIM_Base_SetConfig+0x9a>
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	4a26      	ldr	r2, [pc, #152]	; (800b5f4 <TIM_Base_SetConfig+0x130>)
 800b55a:	4293      	cmp	r3, r2
 800b55c:	d108      	bne.n	800b570 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b564:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b566:	683b      	ldr	r3, [r7, #0]
 800b568:	68db      	ldr	r3, [r3, #12]
 800b56a:	68fa      	ldr	r2, [r7, #12]
 800b56c:	4313      	orrs	r3, r2
 800b56e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b576:	683b      	ldr	r3, [r7, #0]
 800b578:	695b      	ldr	r3, [r3, #20]
 800b57a:	4313      	orrs	r3, r2
 800b57c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	68fa      	ldr	r2, [r7, #12]
 800b582:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b584:	683b      	ldr	r3, [r7, #0]
 800b586:	689a      	ldr	r2, [r3, #8]
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b58c:	683b      	ldr	r3, [r7, #0]
 800b58e:	681a      	ldr	r2, [r3, #0]
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	4a10      	ldr	r2, [pc, #64]	; (800b5d8 <TIM_Base_SetConfig+0x114>)
 800b598:	4293      	cmp	r3, r2
 800b59a:	d00f      	beq.n	800b5bc <TIM_Base_SetConfig+0xf8>
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	4a12      	ldr	r2, [pc, #72]	; (800b5e8 <TIM_Base_SetConfig+0x124>)
 800b5a0:	4293      	cmp	r3, r2
 800b5a2:	d00b      	beq.n	800b5bc <TIM_Base_SetConfig+0xf8>
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	4a11      	ldr	r2, [pc, #68]	; (800b5ec <TIM_Base_SetConfig+0x128>)
 800b5a8:	4293      	cmp	r3, r2
 800b5aa:	d007      	beq.n	800b5bc <TIM_Base_SetConfig+0xf8>
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	4a10      	ldr	r2, [pc, #64]	; (800b5f0 <TIM_Base_SetConfig+0x12c>)
 800b5b0:	4293      	cmp	r3, r2
 800b5b2:	d003      	beq.n	800b5bc <TIM_Base_SetConfig+0xf8>
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	4a0f      	ldr	r2, [pc, #60]	; (800b5f4 <TIM_Base_SetConfig+0x130>)
 800b5b8:	4293      	cmp	r3, r2
 800b5ba:	d103      	bne.n	800b5c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b5bc:	683b      	ldr	r3, [r7, #0]
 800b5be:	691a      	ldr	r2, [r3, #16]
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	2201      	movs	r2, #1
 800b5c8:	615a      	str	r2, [r3, #20]
}
 800b5ca:	bf00      	nop
 800b5cc:	3714      	adds	r7, #20
 800b5ce:	46bd      	mov	sp, r7
 800b5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d4:	4770      	bx	lr
 800b5d6:	bf00      	nop
 800b5d8:	40012c00 	.word	0x40012c00
 800b5dc:	40000400 	.word	0x40000400
 800b5e0:	40000800 	.word	0x40000800
 800b5e4:	40000c00 	.word	0x40000c00
 800b5e8:	40013400 	.word	0x40013400
 800b5ec:	40014000 	.word	0x40014000
 800b5f0:	40014400 	.word	0x40014400
 800b5f4:	40014800 	.word	0x40014800

0800b5f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b5f8:	b480      	push	{r7}
 800b5fa:	b087      	sub	sp, #28
 800b5fc:	af00      	add	r7, sp, #0
 800b5fe:	60f8      	str	r0, [r7, #12]
 800b600:	60b9      	str	r1, [r7, #8]
 800b602:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	6a1b      	ldr	r3, [r3, #32]
 800b608:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	6a1b      	ldr	r3, [r3, #32]
 800b60e:	f023 0201 	bic.w	r2, r3, #1
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	699b      	ldr	r3, [r3, #24]
 800b61a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b61c:	693b      	ldr	r3, [r7, #16]
 800b61e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b622:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	011b      	lsls	r3, r3, #4
 800b628:	693a      	ldr	r2, [r7, #16]
 800b62a:	4313      	orrs	r3, r2
 800b62c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b62e:	697b      	ldr	r3, [r7, #20]
 800b630:	f023 030a 	bic.w	r3, r3, #10
 800b634:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b636:	697a      	ldr	r2, [r7, #20]
 800b638:	68bb      	ldr	r3, [r7, #8]
 800b63a:	4313      	orrs	r3, r2
 800b63c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	693a      	ldr	r2, [r7, #16]
 800b642:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	697a      	ldr	r2, [r7, #20]
 800b648:	621a      	str	r2, [r3, #32]
}
 800b64a:	bf00      	nop
 800b64c:	371c      	adds	r7, #28
 800b64e:	46bd      	mov	sp, r7
 800b650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b654:	4770      	bx	lr

0800b656 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b656:	b480      	push	{r7}
 800b658:	b087      	sub	sp, #28
 800b65a:	af00      	add	r7, sp, #0
 800b65c:	60f8      	str	r0, [r7, #12]
 800b65e:	60b9      	str	r1, [r7, #8]
 800b660:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	6a1b      	ldr	r3, [r3, #32]
 800b666:	f023 0210 	bic.w	r2, r3, #16
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	699b      	ldr	r3, [r3, #24]
 800b672:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	6a1b      	ldr	r3, [r3, #32]
 800b678:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b67a:	697b      	ldr	r3, [r7, #20]
 800b67c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b680:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	031b      	lsls	r3, r3, #12
 800b686:	697a      	ldr	r2, [r7, #20]
 800b688:	4313      	orrs	r3, r2
 800b68a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b68c:	693b      	ldr	r3, [r7, #16]
 800b68e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b692:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b694:	68bb      	ldr	r3, [r7, #8]
 800b696:	011b      	lsls	r3, r3, #4
 800b698:	693a      	ldr	r2, [r7, #16]
 800b69a:	4313      	orrs	r3, r2
 800b69c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	697a      	ldr	r2, [r7, #20]
 800b6a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	693a      	ldr	r2, [r7, #16]
 800b6a8:	621a      	str	r2, [r3, #32]
}
 800b6aa:	bf00      	nop
 800b6ac:	371c      	adds	r7, #28
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b4:	4770      	bx	lr

0800b6b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b6b6:	b480      	push	{r7}
 800b6b8:	b085      	sub	sp, #20
 800b6ba:	af00      	add	r7, sp, #0
 800b6bc:	6078      	str	r0, [r7, #4]
 800b6be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	689b      	ldr	r3, [r3, #8]
 800b6c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b6cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b6ce:	683a      	ldr	r2, [r7, #0]
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	4313      	orrs	r3, r2
 800b6d4:	f043 0307 	orr.w	r3, r3, #7
 800b6d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	68fa      	ldr	r2, [r7, #12]
 800b6de:	609a      	str	r2, [r3, #8]
}
 800b6e0:	bf00      	nop
 800b6e2:	3714      	adds	r7, #20
 800b6e4:	46bd      	mov	sp, r7
 800b6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ea:	4770      	bx	lr

0800b6ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b6ec:	b480      	push	{r7}
 800b6ee:	b087      	sub	sp, #28
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	60f8      	str	r0, [r7, #12]
 800b6f4:	60b9      	str	r1, [r7, #8]
 800b6f6:	607a      	str	r2, [r7, #4]
 800b6f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	689b      	ldr	r3, [r3, #8]
 800b6fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b700:	697b      	ldr	r3, [r7, #20]
 800b702:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b706:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b708:	683b      	ldr	r3, [r7, #0]
 800b70a:	021a      	lsls	r2, r3, #8
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	431a      	orrs	r2, r3
 800b710:	68bb      	ldr	r3, [r7, #8]
 800b712:	4313      	orrs	r3, r2
 800b714:	697a      	ldr	r2, [r7, #20]
 800b716:	4313      	orrs	r3, r2
 800b718:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	697a      	ldr	r2, [r7, #20]
 800b71e:	609a      	str	r2, [r3, #8]
}
 800b720:	bf00      	nop
 800b722:	371c      	adds	r7, #28
 800b724:	46bd      	mov	sp, r7
 800b726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72a:	4770      	bx	lr

0800b72c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b72c:	b480      	push	{r7}
 800b72e:	b085      	sub	sp, #20
 800b730:	af00      	add	r7, sp, #0
 800b732:	6078      	str	r0, [r7, #4]
 800b734:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b73c:	2b01      	cmp	r3, #1
 800b73e:	d101      	bne.n	800b744 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b740:	2302      	movs	r3, #2
 800b742:	e068      	b.n	800b816 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	2201      	movs	r2, #1
 800b748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	2202      	movs	r2, #2
 800b750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	685b      	ldr	r3, [r3, #4]
 800b75a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	689b      	ldr	r3, [r3, #8]
 800b762:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	4a2e      	ldr	r2, [pc, #184]	; (800b824 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800b76a:	4293      	cmp	r3, r2
 800b76c:	d004      	beq.n	800b778 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	4a2d      	ldr	r2, [pc, #180]	; (800b828 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800b774:	4293      	cmp	r3, r2
 800b776:	d108      	bne.n	800b78a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800b77e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b780:	683b      	ldr	r3, [r7, #0]
 800b782:	685b      	ldr	r3, [r3, #4]
 800b784:	68fa      	ldr	r2, [r7, #12]
 800b786:	4313      	orrs	r3, r2
 800b788:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b790:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b792:	683b      	ldr	r3, [r7, #0]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	68fa      	ldr	r2, [r7, #12]
 800b798:	4313      	orrs	r3, r2
 800b79a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	68fa      	ldr	r2, [r7, #12]
 800b7a2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	4a1e      	ldr	r2, [pc, #120]	; (800b824 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800b7aa:	4293      	cmp	r3, r2
 800b7ac:	d01d      	beq.n	800b7ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b7b6:	d018      	beq.n	800b7ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	4a1b      	ldr	r2, [pc, #108]	; (800b82c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b7be:	4293      	cmp	r3, r2
 800b7c0:	d013      	beq.n	800b7ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	4a1a      	ldr	r2, [pc, #104]	; (800b830 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b7c8:	4293      	cmp	r3, r2
 800b7ca:	d00e      	beq.n	800b7ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	4a18      	ldr	r2, [pc, #96]	; (800b834 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800b7d2:	4293      	cmp	r3, r2
 800b7d4:	d009      	beq.n	800b7ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	4a13      	ldr	r2, [pc, #76]	; (800b828 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800b7dc:	4293      	cmp	r3, r2
 800b7de:	d004      	beq.n	800b7ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	4a14      	ldr	r2, [pc, #80]	; (800b838 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800b7e6:	4293      	cmp	r3, r2
 800b7e8:	d10c      	bne.n	800b804 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b7ea:	68bb      	ldr	r3, [r7, #8]
 800b7ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b7f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b7f2:	683b      	ldr	r3, [r7, #0]
 800b7f4:	689b      	ldr	r3, [r3, #8]
 800b7f6:	68ba      	ldr	r2, [r7, #8]
 800b7f8:	4313      	orrs	r3, r2
 800b7fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	68ba      	ldr	r2, [r7, #8]
 800b802:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	2201      	movs	r2, #1
 800b808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	2200      	movs	r2, #0
 800b810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b814:	2300      	movs	r3, #0
}
 800b816:	4618      	mov	r0, r3
 800b818:	3714      	adds	r7, #20
 800b81a:	46bd      	mov	sp, r7
 800b81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b820:	4770      	bx	lr
 800b822:	bf00      	nop
 800b824:	40012c00 	.word	0x40012c00
 800b828:	40013400 	.word	0x40013400
 800b82c:	40000400 	.word	0x40000400
 800b830:	40000800 	.word	0x40000800
 800b834:	40000c00 	.word	0x40000c00
 800b838:	40014000 	.word	0x40014000

0800b83c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b83c:	b480      	push	{r7}
 800b83e:	b083      	sub	sp, #12
 800b840:	af00      	add	r7, sp, #0
 800b842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b844:	bf00      	nop
 800b846:	370c      	adds	r7, #12
 800b848:	46bd      	mov	sp, r7
 800b84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b84e:	4770      	bx	lr

0800b850 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b850:	b480      	push	{r7}
 800b852:	b083      	sub	sp, #12
 800b854:	af00      	add	r7, sp, #0
 800b856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b858:	bf00      	nop
 800b85a:	370c      	adds	r7, #12
 800b85c:	46bd      	mov	sp, r7
 800b85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b862:	4770      	bx	lr

0800b864 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b864:	b480      	push	{r7}
 800b866:	b083      	sub	sp, #12
 800b868:	af00      	add	r7, sp, #0
 800b86a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b86c:	bf00      	nop
 800b86e:	370c      	adds	r7, #12
 800b870:	46bd      	mov	sp, r7
 800b872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b876:	4770      	bx	lr

0800b878 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b878:	b580      	push	{r7, lr}
 800b87a:	b082      	sub	sp, #8
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	2b00      	cmp	r3, #0
 800b884:	d101      	bne.n	800b88a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b886:	2301      	movs	r3, #1
 800b888:	e040      	b.n	800b90c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d106      	bne.n	800b8a0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	2200      	movs	r2, #0
 800b896:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b89a:	6878      	ldr	r0, [r7, #4]
 800b89c:	f7f7 fa30 	bl	8002d00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	2224      	movs	r2, #36	; 0x24
 800b8a4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	681a      	ldr	r2, [r3, #0]
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	f022 0201 	bic.w	r2, r2, #1
 800b8b4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b8b6:	6878      	ldr	r0, [r7, #4]
 800b8b8:	f000 faaa 	bl	800be10 <UART_SetConfig>
 800b8bc:	4603      	mov	r3, r0
 800b8be:	2b01      	cmp	r3, #1
 800b8c0:	d101      	bne.n	800b8c6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800b8c2:	2301      	movs	r3, #1
 800b8c4:	e022      	b.n	800b90c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d002      	beq.n	800b8d4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800b8ce:	6878      	ldr	r0, [r7, #4]
 800b8d0:	f000 fd28 	bl	800c324 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	685a      	ldr	r2, [r3, #4]
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b8e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	689a      	ldr	r2, [r3, #8]
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b8f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	681a      	ldr	r2, [r3, #0]
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	f042 0201 	orr.w	r2, r2, #1
 800b902:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b904:	6878      	ldr	r0, [r7, #4]
 800b906:	f000 fdaf 	bl	800c468 <UART_CheckIdleState>
 800b90a:	4603      	mov	r3, r0
}
 800b90c:	4618      	mov	r0, r3
 800b90e:	3708      	adds	r7, #8
 800b910:	46bd      	mov	sp, r7
 800b912:	bd80      	pop	{r7, pc}

0800b914 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b914:	b480      	push	{r7}
 800b916:	b085      	sub	sp, #20
 800b918:	af00      	add	r7, sp, #0
 800b91a:	60f8      	str	r0, [r7, #12]
 800b91c:	60b9      	str	r1, [r7, #8]
 800b91e:	4613      	mov	r3, r2
 800b920:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b926:	2b20      	cmp	r3, #32
 800b928:	d145      	bne.n	800b9b6 <HAL_UART_Transmit_IT+0xa2>
  {
    if ((pData == NULL) || (Size == 0U))
 800b92a:	68bb      	ldr	r3, [r7, #8]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d002      	beq.n	800b936 <HAL_UART_Transmit_IT+0x22>
 800b930:	88fb      	ldrh	r3, [r7, #6]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d101      	bne.n	800b93a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800b936:	2301      	movs	r3, #1
 800b938:	e03e      	b.n	800b9b8 <HAL_UART_Transmit_IT+0xa4>
    }

    __HAL_LOCK(huart);
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800b940:	2b01      	cmp	r3, #1
 800b942:	d101      	bne.n	800b948 <HAL_UART_Transmit_IT+0x34>
 800b944:	2302      	movs	r3, #2
 800b946:	e037      	b.n	800b9b8 <HAL_UART_Transmit_IT+0xa4>
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	2201      	movs	r2, #1
 800b94c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	68ba      	ldr	r2, [r7, #8]
 800b954:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	88fa      	ldrh	r2, [r7, #6]
 800b95a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	88fa      	ldrh	r2, [r7, #6]
 800b962:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	2200      	movs	r2, #0
 800b96a:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	2200      	movs	r2, #0
 800b970:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	2221      	movs	r2, #33	; 0x21
 800b978:	679a      	str	r2, [r3, #120]	; 0x78
      /* Enable the Transmit Data Register Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	689b      	ldr	r3, [r3, #8]
 800b97e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b982:	d107      	bne.n	800b994 <HAL_UART_Transmit_IT+0x80>
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	691b      	ldr	r3, [r3, #16]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d103      	bne.n	800b994 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	4a0d      	ldr	r2, [pc, #52]	; (800b9c4 <HAL_UART_Transmit_IT+0xb0>)
 800b990:	669a      	str	r2, [r3, #104]	; 0x68
 800b992:	e002      	b.n	800b99a <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	4a0c      	ldr	r2, [pc, #48]	; (800b9c8 <HAL_UART_Transmit_IT+0xb4>)
 800b998:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	2200      	movs	r2, #0
 800b99e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	681a      	ldr	r2, [r3, #0]
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b9b0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800b9b2:	2300      	movs	r3, #0
 800b9b4:	e000      	b.n	800b9b8 <HAL_UART_Transmit_IT+0xa4>
  }
  else
  {
    return HAL_BUSY;
 800b9b6:	2302      	movs	r3, #2
  }
}
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	3714      	adds	r7, #20
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c2:	4770      	bx	lr
 800b9c4:	0800c6f1 	.word	0x0800c6f1
 800b9c8:	0800c67d 	.word	0x0800c67d

0800b9cc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b088      	sub	sp, #32
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	69db      	ldr	r3, [r3, #28]
 800b9da:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	689b      	ldr	r3, [r3, #8]
 800b9ea:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800b9ec:	69fa      	ldr	r2, [r7, #28]
 800b9ee:	f640 030f 	movw	r3, #2063	; 0x80f
 800b9f2:	4013      	ands	r3, r2
 800b9f4:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800b9f6:	693b      	ldr	r3, [r7, #16]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d113      	bne.n	800ba24 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800b9fc:	69fb      	ldr	r3, [r7, #28]
 800b9fe:	f003 0320 	and.w	r3, r3, #32
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d00e      	beq.n	800ba24 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800ba06:	69bb      	ldr	r3, [r7, #24]
 800ba08:	f003 0320 	and.w	r3, r3, #32
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d009      	beq.n	800ba24 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	f000 81ce 	beq.w	800bdb6 <HAL_UART_IRQHandler+0x3ea>
      {
        huart->RxISR(huart);
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ba1e:	6878      	ldr	r0, [r7, #4]
 800ba20:	4798      	blx	r3
      }
      return;
 800ba22:	e1c8      	b.n	800bdb6 <HAL_UART_IRQHandler+0x3ea>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800ba24:	693b      	ldr	r3, [r7, #16]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	f000 80e3 	beq.w	800bbf2 <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800ba2c:	697b      	ldr	r3, [r7, #20]
 800ba2e:	f003 0301 	and.w	r3, r3, #1
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d105      	bne.n	800ba42 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800ba36:	69ba      	ldr	r2, [r7, #24]
 800ba38:	4ba6      	ldr	r3, [pc, #664]	; (800bcd4 <HAL_UART_IRQHandler+0x308>)
 800ba3a:	4013      	ands	r3, r2
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	f000 80d8 	beq.w	800bbf2 <HAL_UART_IRQHandler+0x226>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ba42:	69fb      	ldr	r3, [r7, #28]
 800ba44:	f003 0301 	and.w	r3, r3, #1
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d010      	beq.n	800ba6e <HAL_UART_IRQHandler+0xa2>
 800ba4c:	69bb      	ldr	r3, [r7, #24]
 800ba4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d00b      	beq.n	800ba6e <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	2201      	movs	r2, #1
 800ba5c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ba64:	f043 0201 	orr.w	r2, r3, #1
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ba6e:	69fb      	ldr	r3, [r7, #28]
 800ba70:	f003 0302 	and.w	r3, r3, #2
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d010      	beq.n	800ba9a <HAL_UART_IRQHandler+0xce>
 800ba78:	697b      	ldr	r3, [r7, #20]
 800ba7a:	f003 0301 	and.w	r3, r3, #1
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d00b      	beq.n	800ba9a <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	2202      	movs	r2, #2
 800ba88:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ba90:	f043 0204 	orr.w	r2, r3, #4
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ba9a:	69fb      	ldr	r3, [r7, #28]
 800ba9c:	f003 0304 	and.w	r3, r3, #4
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d010      	beq.n	800bac6 <HAL_UART_IRQHandler+0xfa>
 800baa4:	697b      	ldr	r3, [r7, #20]
 800baa6:	f003 0301 	and.w	r3, r3, #1
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d00b      	beq.n	800bac6 <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	2204      	movs	r2, #4
 800bab4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800babc:	f043 0202 	orr.w	r2, r3, #2
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800bac6:	69fb      	ldr	r3, [r7, #28]
 800bac8:	f003 0308 	and.w	r3, r3, #8
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d015      	beq.n	800bafc <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800bad0:	69bb      	ldr	r3, [r7, #24]
 800bad2:	f003 0320 	and.w	r3, r3, #32
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d104      	bne.n	800bae4 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800bada:	697b      	ldr	r3, [r7, #20]
 800badc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d00b      	beq.n	800bafc <HAL_UART_IRQHandler+0x130>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	2208      	movs	r2, #8
 800baea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800baf2:	f043 0208 	orr.w	r2, r3, #8
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800bafc:	69fb      	ldr	r3, [r7, #28]
 800bafe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d011      	beq.n	800bb2a <HAL_UART_IRQHandler+0x15e>
 800bb06:	69bb      	ldr	r3, [r7, #24]
 800bb08:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d00c      	beq.n	800bb2a <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800bb18:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bb20:	f043 0220 	orr.w	r2, r3, #32
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	f000 8142 	beq.w	800bdba <HAL_UART_IRQHandler+0x3ee>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800bb36:	69fb      	ldr	r3, [r7, #28]
 800bb38:	f003 0320 	and.w	r3, r3, #32
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d00c      	beq.n	800bb5a <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800bb40:	69bb      	ldr	r3, [r7, #24]
 800bb42:	f003 0320 	and.w	r3, r3, #32
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d007      	beq.n	800bb5a <HAL_UART_IRQHandler+0x18e>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d003      	beq.n	800bb5a <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bb56:	6878      	ldr	r0, [r7, #4]
 800bb58:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bb60:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	689b      	ldr	r3, [r3, #8]
 800bb68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb6c:	2b40      	cmp	r3, #64	; 0x40
 800bb6e:	d004      	beq.n	800bb7a <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d031      	beq.n	800bbde <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800bb7a:	6878      	ldr	r0, [r7, #4]
 800bb7c:	f000 fd39 	bl	800c5f2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	689b      	ldr	r3, [r3, #8]
 800bb86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb8a:	2b40      	cmp	r3, #64	; 0x40
 800bb8c:	d123      	bne.n	800bbd6 <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	689a      	ldr	r2, [r3, #8]
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bb9c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d013      	beq.n	800bbce <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bbaa:	4a4b      	ldr	r2, [pc, #300]	; (800bcd8 <HAL_UART_IRQHandler+0x30c>)
 800bbac:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bbb2:	4618      	mov	r0, r3
 800bbb4:	f7fb fa44 	bl	8007040 <HAL_DMA_Abort_IT>
 800bbb8:	4603      	mov	r3, r0
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d017      	beq.n	800bbee <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bbc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbc4:	687a      	ldr	r2, [r7, #4]
 800bbc6:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800bbc8:	4610      	mov	r0, r2
 800bbca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bbcc:	e00f      	b.n	800bbee <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bbce:	6878      	ldr	r0, [r7, #4]
 800bbd0:	f000 f908 	bl	800bde4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bbd4:	e00b      	b.n	800bbee <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bbd6:	6878      	ldr	r0, [r7, #4]
 800bbd8:	f000 f904 	bl	800bde4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bbdc:	e007      	b.n	800bbee <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bbde:	6878      	ldr	r0, [r7, #4]
 800bbe0:	f000 f900 	bl	800bde4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	2200      	movs	r2, #0
 800bbe8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800bbec:	e0e5      	b.n	800bdba <HAL_UART_IRQHandler+0x3ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bbee:	bf00      	nop
    return;
 800bbf0:	e0e3      	b.n	800bdba <HAL_UART_IRQHandler+0x3ee>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bbf6:	2b01      	cmp	r3, #1
 800bbf8:	f040 80a9 	bne.w	800bd4e <HAL_UART_IRQHandler+0x382>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800bbfc:	69fb      	ldr	r3, [r7, #28]
 800bbfe:	f003 0310 	and.w	r3, r3, #16
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	f000 80a3 	beq.w	800bd4e <HAL_UART_IRQHandler+0x382>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 800bc08:	69bb      	ldr	r3, [r7, #24]
 800bc0a:	f003 0310 	and.w	r3, r3, #16
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	f000 809d 	beq.w	800bd4e <HAL_UART_IRQHandler+0x382>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	2210      	movs	r2, #16
 800bc1a:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	689b      	ldr	r3, [r3, #8]
 800bc22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc26:	2b40      	cmp	r3, #64	; 0x40
 800bc28:	d158      	bne.n	800bcdc <HAL_UART_IRQHandler+0x310>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	685b      	ldr	r3, [r3, #4]
 800bc32:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 800bc34:	893b      	ldrh	r3, [r7, #8]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	f000 80c1 	beq.w	800bdbe <HAL_UART_IRQHandler+0x3f2>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800bc42:	893a      	ldrh	r2, [r7, #8]
 800bc44:	429a      	cmp	r2, r3
 800bc46:	f080 80ba 	bcs.w	800bdbe <HAL_UART_IRQHandler+0x3f2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	893a      	ldrh	r2, [r7, #8]
 800bc4e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	f003 0320 	and.w	r3, r3, #32
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d12a      	bne.n	800bcb8 <HAL_UART_IRQHandler+0x2ec>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	681a      	ldr	r2, [r3, #0]
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800bc70:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	689a      	ldr	r2, [r3, #8]
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	f022 0201 	bic.w	r2, r2, #1
 800bc80:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	689a      	ldr	r2, [r3, #8]
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bc90:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	2220      	movs	r2, #32
 800bc96:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	2200      	movs	r2, #0
 800bc9c:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	681a      	ldr	r2, [r3, #0]
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	f022 0210 	bic.w	r2, r2, #16
 800bcac:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bcb2:	4618      	mov	r0, r3
 800bcb4:	f7fb f986 	bl	8006fc4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800bcc4:	b29b      	uxth	r3, r3
 800bcc6:	1ad3      	subs	r3, r2, r3
 800bcc8:	b29b      	uxth	r3, r3
 800bcca:	4619      	mov	r1, r3
 800bccc:	6878      	ldr	r0, [r7, #4]
 800bcce:	f000 f893 	bl	800bdf8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800bcd2:	e074      	b.n	800bdbe <HAL_UART_IRQHandler+0x3f2>
 800bcd4:	04000120 	.word	0x04000120
 800bcd8:	0800c651 	.word	0x0800c651
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800bce8:	b29b      	uxth	r3, r3
 800bcea:	1ad3      	subs	r3, r2, r3
 800bcec:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800bcf4:	b29b      	uxth	r3, r3
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d063      	beq.n	800bdc2 <HAL_UART_IRQHandler+0x3f6>
          &&(nb_rx_data > 0U) )
 800bcfa:	897b      	ldrh	r3, [r7, #10]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d060      	beq.n	800bdc2 <HAL_UART_IRQHandler+0x3f6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	681a      	ldr	r2, [r3, #0]
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800bd0e:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	689a      	ldr	r2, [r3, #8]
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	f022 0201 	bic.w	r2, r2, #1
 800bd1e:	609a      	str	r2, [r3, #8]
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	2220      	movs	r2, #32
 800bd24:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	2200      	movs	r2, #0
 800bd2a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	2200      	movs	r2, #0
 800bd30:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	681a      	ldr	r2, [r3, #0]
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	f022 0210 	bic.w	r2, r2, #16
 800bd40:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800bd42:	897b      	ldrh	r3, [r7, #10]
 800bd44:	4619      	mov	r1, r3
 800bd46:	6878      	ldr	r0, [r7, #4]
 800bd48:	f000 f856 	bl	800bdf8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800bd4c:	e039      	b.n	800bdc2 <HAL_UART_IRQHandler+0x3f6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800bd4e:	69fb      	ldr	r3, [r7, #28]
 800bd50:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d00d      	beq.n	800bd74 <HAL_UART_IRQHandler+0x3a8>
 800bd58:	697b      	ldr	r3, [r7, #20]
 800bd5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d008      	beq.n	800bd74 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800bd6a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800bd6c:	6878      	ldr	r0, [r7, #4]
 800bd6e:	f000 fd16 	bl	800c79e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800bd72:	e029      	b.n	800bdc8 <HAL_UART_IRQHandler+0x3fc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800bd74:	69fb      	ldr	r3, [r7, #28]
 800bd76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d00d      	beq.n	800bd9a <HAL_UART_IRQHandler+0x3ce>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800bd7e:	69bb      	ldr	r3, [r7, #24]
 800bd80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d008      	beq.n	800bd9a <HAL_UART_IRQHandler+0x3ce>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d01a      	beq.n	800bdc6 <HAL_UART_IRQHandler+0x3fa>
    {
      huart->TxISR(huart);
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bd94:	6878      	ldr	r0, [r7, #4]
 800bd96:	4798      	blx	r3
    }
    return;
 800bd98:	e015      	b.n	800bdc6 <HAL_UART_IRQHandler+0x3fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800bd9a:	69fb      	ldr	r3, [r7, #28]
 800bd9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d011      	beq.n	800bdc8 <HAL_UART_IRQHandler+0x3fc>
 800bda4:	69bb      	ldr	r3, [r7, #24]
 800bda6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d00c      	beq.n	800bdc8 <HAL_UART_IRQHandler+0x3fc>
  {
    UART_EndTransmit_IT(huart);
 800bdae:	6878      	ldr	r0, [r7, #4]
 800bdb0:	f000 fcdc 	bl	800c76c <UART_EndTransmit_IT>
    return;
 800bdb4:	e008      	b.n	800bdc8 <HAL_UART_IRQHandler+0x3fc>
      return;
 800bdb6:	bf00      	nop
 800bdb8:	e006      	b.n	800bdc8 <HAL_UART_IRQHandler+0x3fc>
    return;
 800bdba:	bf00      	nop
 800bdbc:	e004      	b.n	800bdc8 <HAL_UART_IRQHandler+0x3fc>
      return;
 800bdbe:	bf00      	nop
 800bdc0:	e002      	b.n	800bdc8 <HAL_UART_IRQHandler+0x3fc>
      return;
 800bdc2:	bf00      	nop
 800bdc4:	e000      	b.n	800bdc8 <HAL_UART_IRQHandler+0x3fc>
    return;
 800bdc6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800bdc8:	3720      	adds	r7, #32
 800bdca:	46bd      	mov	sp, r7
 800bdcc:	bd80      	pop	{r7, pc}
 800bdce:	bf00      	nop

0800bdd0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800bdd0:	b480      	push	{r7}
 800bdd2:	b083      	sub	sp, #12
 800bdd4:	af00      	add	r7, sp, #0
 800bdd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800bdd8:	bf00      	nop
 800bdda:	370c      	adds	r7, #12
 800bddc:	46bd      	mov	sp, r7
 800bdde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bde2:	4770      	bx	lr

0800bde4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bde4:	b480      	push	{r7}
 800bde6:	b083      	sub	sp, #12
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800bdec:	bf00      	nop
 800bdee:	370c      	adds	r7, #12
 800bdf0:	46bd      	mov	sp, r7
 800bdf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf6:	4770      	bx	lr

0800bdf8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800bdf8:	b480      	push	{r7}
 800bdfa:	b083      	sub	sp, #12
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	6078      	str	r0, [r7, #4]
 800be00:	460b      	mov	r3, r1
 800be02:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800be04:	bf00      	nop
 800be06:	370c      	adds	r7, #12
 800be08:	46bd      	mov	sp, r7
 800be0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be0e:	4770      	bx	lr

0800be10 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800be10:	b5b0      	push	{r4, r5, r7, lr}
 800be12:	b088      	sub	sp, #32
 800be14:	af00      	add	r7, sp, #0
 800be16:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800be18:	2300      	movs	r3, #0
 800be1a:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	689a      	ldr	r2, [r3, #8]
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	691b      	ldr	r3, [r3, #16]
 800be24:	431a      	orrs	r2, r3
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	695b      	ldr	r3, [r3, #20]
 800be2a:	431a      	orrs	r2, r3
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	69db      	ldr	r3, [r3, #28]
 800be30:	4313      	orrs	r3, r2
 800be32:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	681a      	ldr	r2, [r3, #0]
 800be3a:	4bad      	ldr	r3, [pc, #692]	; (800c0f0 <UART_SetConfig+0x2e0>)
 800be3c:	4013      	ands	r3, r2
 800be3e:	687a      	ldr	r2, [r7, #4]
 800be40:	6812      	ldr	r2, [r2, #0]
 800be42:	69f9      	ldr	r1, [r7, #28]
 800be44:	430b      	orrs	r3, r1
 800be46:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	685b      	ldr	r3, [r3, #4]
 800be4e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	68da      	ldr	r2, [r3, #12]
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	430a      	orrs	r2, r1
 800be5c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	699b      	ldr	r3, [r3, #24]
 800be62:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	4aa2      	ldr	r2, [pc, #648]	; (800c0f4 <UART_SetConfig+0x2e4>)
 800be6a:	4293      	cmp	r3, r2
 800be6c:	d004      	beq.n	800be78 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	6a1b      	ldr	r3, [r3, #32]
 800be72:	69fa      	ldr	r2, [r7, #28]
 800be74:	4313      	orrs	r3, r2
 800be76:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	689b      	ldr	r3, [r3, #8]
 800be7e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	69fa      	ldr	r2, [r7, #28]
 800be88:	430a      	orrs	r2, r1
 800be8a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	4a99      	ldr	r2, [pc, #612]	; (800c0f8 <UART_SetConfig+0x2e8>)
 800be92:	4293      	cmp	r3, r2
 800be94:	d121      	bne.n	800beda <UART_SetConfig+0xca>
 800be96:	4b99      	ldr	r3, [pc, #612]	; (800c0fc <UART_SetConfig+0x2ec>)
 800be98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800be9c:	f003 0303 	and.w	r3, r3, #3
 800bea0:	2b03      	cmp	r3, #3
 800bea2:	d817      	bhi.n	800bed4 <UART_SetConfig+0xc4>
 800bea4:	a201      	add	r2, pc, #4	; (adr r2, 800beac <UART_SetConfig+0x9c>)
 800bea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800beaa:	bf00      	nop
 800beac:	0800bebd 	.word	0x0800bebd
 800beb0:	0800bec9 	.word	0x0800bec9
 800beb4:	0800bec3 	.word	0x0800bec3
 800beb8:	0800becf 	.word	0x0800becf
 800bebc:	2301      	movs	r3, #1
 800bebe:	76fb      	strb	r3, [r7, #27]
 800bec0:	e0e7      	b.n	800c092 <UART_SetConfig+0x282>
 800bec2:	2302      	movs	r3, #2
 800bec4:	76fb      	strb	r3, [r7, #27]
 800bec6:	e0e4      	b.n	800c092 <UART_SetConfig+0x282>
 800bec8:	2304      	movs	r3, #4
 800beca:	76fb      	strb	r3, [r7, #27]
 800becc:	e0e1      	b.n	800c092 <UART_SetConfig+0x282>
 800bece:	2308      	movs	r3, #8
 800bed0:	76fb      	strb	r3, [r7, #27]
 800bed2:	e0de      	b.n	800c092 <UART_SetConfig+0x282>
 800bed4:	2310      	movs	r3, #16
 800bed6:	76fb      	strb	r3, [r7, #27]
 800bed8:	e0db      	b.n	800c092 <UART_SetConfig+0x282>
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	4a88      	ldr	r2, [pc, #544]	; (800c100 <UART_SetConfig+0x2f0>)
 800bee0:	4293      	cmp	r3, r2
 800bee2:	d132      	bne.n	800bf4a <UART_SetConfig+0x13a>
 800bee4:	4b85      	ldr	r3, [pc, #532]	; (800c0fc <UART_SetConfig+0x2ec>)
 800bee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800beea:	f003 030c 	and.w	r3, r3, #12
 800beee:	2b0c      	cmp	r3, #12
 800bef0:	d828      	bhi.n	800bf44 <UART_SetConfig+0x134>
 800bef2:	a201      	add	r2, pc, #4	; (adr r2, 800bef8 <UART_SetConfig+0xe8>)
 800bef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bef8:	0800bf2d 	.word	0x0800bf2d
 800befc:	0800bf45 	.word	0x0800bf45
 800bf00:	0800bf45 	.word	0x0800bf45
 800bf04:	0800bf45 	.word	0x0800bf45
 800bf08:	0800bf39 	.word	0x0800bf39
 800bf0c:	0800bf45 	.word	0x0800bf45
 800bf10:	0800bf45 	.word	0x0800bf45
 800bf14:	0800bf45 	.word	0x0800bf45
 800bf18:	0800bf33 	.word	0x0800bf33
 800bf1c:	0800bf45 	.word	0x0800bf45
 800bf20:	0800bf45 	.word	0x0800bf45
 800bf24:	0800bf45 	.word	0x0800bf45
 800bf28:	0800bf3f 	.word	0x0800bf3f
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	76fb      	strb	r3, [r7, #27]
 800bf30:	e0af      	b.n	800c092 <UART_SetConfig+0x282>
 800bf32:	2302      	movs	r3, #2
 800bf34:	76fb      	strb	r3, [r7, #27]
 800bf36:	e0ac      	b.n	800c092 <UART_SetConfig+0x282>
 800bf38:	2304      	movs	r3, #4
 800bf3a:	76fb      	strb	r3, [r7, #27]
 800bf3c:	e0a9      	b.n	800c092 <UART_SetConfig+0x282>
 800bf3e:	2308      	movs	r3, #8
 800bf40:	76fb      	strb	r3, [r7, #27]
 800bf42:	e0a6      	b.n	800c092 <UART_SetConfig+0x282>
 800bf44:	2310      	movs	r3, #16
 800bf46:	76fb      	strb	r3, [r7, #27]
 800bf48:	e0a3      	b.n	800c092 <UART_SetConfig+0x282>
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	4a6d      	ldr	r2, [pc, #436]	; (800c104 <UART_SetConfig+0x2f4>)
 800bf50:	4293      	cmp	r3, r2
 800bf52:	d120      	bne.n	800bf96 <UART_SetConfig+0x186>
 800bf54:	4b69      	ldr	r3, [pc, #420]	; (800c0fc <UART_SetConfig+0x2ec>)
 800bf56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf5a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800bf5e:	2b30      	cmp	r3, #48	; 0x30
 800bf60:	d013      	beq.n	800bf8a <UART_SetConfig+0x17a>
 800bf62:	2b30      	cmp	r3, #48	; 0x30
 800bf64:	d814      	bhi.n	800bf90 <UART_SetConfig+0x180>
 800bf66:	2b20      	cmp	r3, #32
 800bf68:	d009      	beq.n	800bf7e <UART_SetConfig+0x16e>
 800bf6a:	2b20      	cmp	r3, #32
 800bf6c:	d810      	bhi.n	800bf90 <UART_SetConfig+0x180>
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d002      	beq.n	800bf78 <UART_SetConfig+0x168>
 800bf72:	2b10      	cmp	r3, #16
 800bf74:	d006      	beq.n	800bf84 <UART_SetConfig+0x174>
 800bf76:	e00b      	b.n	800bf90 <UART_SetConfig+0x180>
 800bf78:	2300      	movs	r3, #0
 800bf7a:	76fb      	strb	r3, [r7, #27]
 800bf7c:	e089      	b.n	800c092 <UART_SetConfig+0x282>
 800bf7e:	2302      	movs	r3, #2
 800bf80:	76fb      	strb	r3, [r7, #27]
 800bf82:	e086      	b.n	800c092 <UART_SetConfig+0x282>
 800bf84:	2304      	movs	r3, #4
 800bf86:	76fb      	strb	r3, [r7, #27]
 800bf88:	e083      	b.n	800c092 <UART_SetConfig+0x282>
 800bf8a:	2308      	movs	r3, #8
 800bf8c:	76fb      	strb	r3, [r7, #27]
 800bf8e:	e080      	b.n	800c092 <UART_SetConfig+0x282>
 800bf90:	2310      	movs	r3, #16
 800bf92:	76fb      	strb	r3, [r7, #27]
 800bf94:	e07d      	b.n	800c092 <UART_SetConfig+0x282>
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	4a5b      	ldr	r2, [pc, #364]	; (800c108 <UART_SetConfig+0x2f8>)
 800bf9c:	4293      	cmp	r3, r2
 800bf9e:	d120      	bne.n	800bfe2 <UART_SetConfig+0x1d2>
 800bfa0:	4b56      	ldr	r3, [pc, #344]	; (800c0fc <UART_SetConfig+0x2ec>)
 800bfa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bfa6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800bfaa:	2bc0      	cmp	r3, #192	; 0xc0
 800bfac:	d013      	beq.n	800bfd6 <UART_SetConfig+0x1c6>
 800bfae:	2bc0      	cmp	r3, #192	; 0xc0
 800bfb0:	d814      	bhi.n	800bfdc <UART_SetConfig+0x1cc>
 800bfb2:	2b80      	cmp	r3, #128	; 0x80
 800bfb4:	d009      	beq.n	800bfca <UART_SetConfig+0x1ba>
 800bfb6:	2b80      	cmp	r3, #128	; 0x80
 800bfb8:	d810      	bhi.n	800bfdc <UART_SetConfig+0x1cc>
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d002      	beq.n	800bfc4 <UART_SetConfig+0x1b4>
 800bfbe:	2b40      	cmp	r3, #64	; 0x40
 800bfc0:	d006      	beq.n	800bfd0 <UART_SetConfig+0x1c0>
 800bfc2:	e00b      	b.n	800bfdc <UART_SetConfig+0x1cc>
 800bfc4:	2300      	movs	r3, #0
 800bfc6:	76fb      	strb	r3, [r7, #27]
 800bfc8:	e063      	b.n	800c092 <UART_SetConfig+0x282>
 800bfca:	2302      	movs	r3, #2
 800bfcc:	76fb      	strb	r3, [r7, #27]
 800bfce:	e060      	b.n	800c092 <UART_SetConfig+0x282>
 800bfd0:	2304      	movs	r3, #4
 800bfd2:	76fb      	strb	r3, [r7, #27]
 800bfd4:	e05d      	b.n	800c092 <UART_SetConfig+0x282>
 800bfd6:	2308      	movs	r3, #8
 800bfd8:	76fb      	strb	r3, [r7, #27]
 800bfda:	e05a      	b.n	800c092 <UART_SetConfig+0x282>
 800bfdc:	2310      	movs	r3, #16
 800bfde:	76fb      	strb	r3, [r7, #27]
 800bfe0:	e057      	b.n	800c092 <UART_SetConfig+0x282>
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	4a49      	ldr	r2, [pc, #292]	; (800c10c <UART_SetConfig+0x2fc>)
 800bfe8:	4293      	cmp	r3, r2
 800bfea:	d125      	bne.n	800c038 <UART_SetConfig+0x228>
 800bfec:	4b43      	ldr	r3, [pc, #268]	; (800c0fc <UART_SetConfig+0x2ec>)
 800bfee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bff2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bff6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bffa:	d017      	beq.n	800c02c <UART_SetConfig+0x21c>
 800bffc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c000:	d817      	bhi.n	800c032 <UART_SetConfig+0x222>
 800c002:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c006:	d00b      	beq.n	800c020 <UART_SetConfig+0x210>
 800c008:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c00c:	d811      	bhi.n	800c032 <UART_SetConfig+0x222>
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d003      	beq.n	800c01a <UART_SetConfig+0x20a>
 800c012:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c016:	d006      	beq.n	800c026 <UART_SetConfig+0x216>
 800c018:	e00b      	b.n	800c032 <UART_SetConfig+0x222>
 800c01a:	2300      	movs	r3, #0
 800c01c:	76fb      	strb	r3, [r7, #27]
 800c01e:	e038      	b.n	800c092 <UART_SetConfig+0x282>
 800c020:	2302      	movs	r3, #2
 800c022:	76fb      	strb	r3, [r7, #27]
 800c024:	e035      	b.n	800c092 <UART_SetConfig+0x282>
 800c026:	2304      	movs	r3, #4
 800c028:	76fb      	strb	r3, [r7, #27]
 800c02a:	e032      	b.n	800c092 <UART_SetConfig+0x282>
 800c02c:	2308      	movs	r3, #8
 800c02e:	76fb      	strb	r3, [r7, #27]
 800c030:	e02f      	b.n	800c092 <UART_SetConfig+0x282>
 800c032:	2310      	movs	r3, #16
 800c034:	76fb      	strb	r3, [r7, #27]
 800c036:	e02c      	b.n	800c092 <UART_SetConfig+0x282>
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	4a2d      	ldr	r2, [pc, #180]	; (800c0f4 <UART_SetConfig+0x2e4>)
 800c03e:	4293      	cmp	r3, r2
 800c040:	d125      	bne.n	800c08e <UART_SetConfig+0x27e>
 800c042:	4b2e      	ldr	r3, [pc, #184]	; (800c0fc <UART_SetConfig+0x2ec>)
 800c044:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c048:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800c04c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c050:	d017      	beq.n	800c082 <UART_SetConfig+0x272>
 800c052:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c056:	d817      	bhi.n	800c088 <UART_SetConfig+0x278>
 800c058:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c05c:	d00b      	beq.n	800c076 <UART_SetConfig+0x266>
 800c05e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c062:	d811      	bhi.n	800c088 <UART_SetConfig+0x278>
 800c064:	2b00      	cmp	r3, #0
 800c066:	d003      	beq.n	800c070 <UART_SetConfig+0x260>
 800c068:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c06c:	d006      	beq.n	800c07c <UART_SetConfig+0x26c>
 800c06e:	e00b      	b.n	800c088 <UART_SetConfig+0x278>
 800c070:	2300      	movs	r3, #0
 800c072:	76fb      	strb	r3, [r7, #27]
 800c074:	e00d      	b.n	800c092 <UART_SetConfig+0x282>
 800c076:	2302      	movs	r3, #2
 800c078:	76fb      	strb	r3, [r7, #27]
 800c07a:	e00a      	b.n	800c092 <UART_SetConfig+0x282>
 800c07c:	2304      	movs	r3, #4
 800c07e:	76fb      	strb	r3, [r7, #27]
 800c080:	e007      	b.n	800c092 <UART_SetConfig+0x282>
 800c082:	2308      	movs	r3, #8
 800c084:	76fb      	strb	r3, [r7, #27]
 800c086:	e004      	b.n	800c092 <UART_SetConfig+0x282>
 800c088:	2310      	movs	r3, #16
 800c08a:	76fb      	strb	r3, [r7, #27]
 800c08c:	e001      	b.n	800c092 <UART_SetConfig+0x282>
 800c08e:	2310      	movs	r3, #16
 800c090:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	4a17      	ldr	r2, [pc, #92]	; (800c0f4 <UART_SetConfig+0x2e4>)
 800c098:	4293      	cmp	r3, r2
 800c09a:	f040 8087 	bne.w	800c1ac <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c09e:	7efb      	ldrb	r3, [r7, #27]
 800c0a0:	2b08      	cmp	r3, #8
 800c0a2:	d837      	bhi.n	800c114 <UART_SetConfig+0x304>
 800c0a4:	a201      	add	r2, pc, #4	; (adr r2, 800c0ac <UART_SetConfig+0x29c>)
 800c0a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0aa:	bf00      	nop
 800c0ac:	0800c0d1 	.word	0x0800c0d1
 800c0b0:	0800c115 	.word	0x0800c115
 800c0b4:	0800c0d9 	.word	0x0800c0d9
 800c0b8:	0800c115 	.word	0x0800c115
 800c0bc:	0800c0df 	.word	0x0800c0df
 800c0c0:	0800c115 	.word	0x0800c115
 800c0c4:	0800c115 	.word	0x0800c115
 800c0c8:	0800c115 	.word	0x0800c115
 800c0cc:	0800c0e7 	.word	0x0800c0e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c0d0:	f7fd f852 	bl	8009178 <HAL_RCC_GetPCLK1Freq>
 800c0d4:	6178      	str	r0, [r7, #20]
        break;
 800c0d6:	e022      	b.n	800c11e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c0d8:	4b0d      	ldr	r3, [pc, #52]	; (800c110 <UART_SetConfig+0x300>)
 800c0da:	617b      	str	r3, [r7, #20]
        break;
 800c0dc:	e01f      	b.n	800c11e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c0de:	f7fc ffb3 	bl	8009048 <HAL_RCC_GetSysClockFreq>
 800c0e2:	6178      	str	r0, [r7, #20]
        break;
 800c0e4:	e01b      	b.n	800c11e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c0e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c0ea:	617b      	str	r3, [r7, #20]
        break;
 800c0ec:	e017      	b.n	800c11e <UART_SetConfig+0x30e>
 800c0ee:	bf00      	nop
 800c0f0:	efff69f3 	.word	0xefff69f3
 800c0f4:	40008000 	.word	0x40008000
 800c0f8:	40013800 	.word	0x40013800
 800c0fc:	40021000 	.word	0x40021000
 800c100:	40004400 	.word	0x40004400
 800c104:	40004800 	.word	0x40004800
 800c108:	40004c00 	.word	0x40004c00
 800c10c:	40005000 	.word	0x40005000
 800c110:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800c114:	2300      	movs	r3, #0
 800c116:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800c118:	2301      	movs	r3, #1
 800c11a:	76bb      	strb	r3, [r7, #26]
        break;
 800c11c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c11e:	697b      	ldr	r3, [r7, #20]
 800c120:	2b00      	cmp	r3, #0
 800c122:	f000 80f1 	beq.w	800c308 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	685a      	ldr	r2, [r3, #4]
 800c12a:	4613      	mov	r3, r2
 800c12c:	005b      	lsls	r3, r3, #1
 800c12e:	4413      	add	r3, r2
 800c130:	697a      	ldr	r2, [r7, #20]
 800c132:	429a      	cmp	r2, r3
 800c134:	d305      	bcc.n	800c142 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	685b      	ldr	r3, [r3, #4]
 800c13a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800c13c:	697a      	ldr	r2, [r7, #20]
 800c13e:	429a      	cmp	r2, r3
 800c140:	d902      	bls.n	800c148 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 800c142:	2301      	movs	r3, #1
 800c144:	76bb      	strb	r3, [r7, #26]
 800c146:	e0df      	b.n	800c308 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800c148:	697b      	ldr	r3, [r7, #20]
 800c14a:	4618      	mov	r0, r3
 800c14c:	f04f 0100 	mov.w	r1, #0
 800c150:	f04f 0200 	mov.w	r2, #0
 800c154:	f04f 0300 	mov.w	r3, #0
 800c158:	020b      	lsls	r3, r1, #8
 800c15a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c15e:	0202      	lsls	r2, r0, #8
 800c160:	6879      	ldr	r1, [r7, #4]
 800c162:	6849      	ldr	r1, [r1, #4]
 800c164:	0849      	lsrs	r1, r1, #1
 800c166:	4608      	mov	r0, r1
 800c168:	f04f 0100 	mov.w	r1, #0
 800c16c:	1814      	adds	r4, r2, r0
 800c16e:	eb43 0501 	adc.w	r5, r3, r1
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	685b      	ldr	r3, [r3, #4]
 800c176:	461a      	mov	r2, r3
 800c178:	f04f 0300 	mov.w	r3, #0
 800c17c:	4620      	mov	r0, r4
 800c17e:	4629      	mov	r1, r5
 800c180:	f7f4 fd22 	bl	8000bc8 <__aeabi_uldivmod>
 800c184:	4602      	mov	r2, r0
 800c186:	460b      	mov	r3, r1
 800c188:	4613      	mov	r3, r2
 800c18a:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c18c:	693b      	ldr	r3, [r7, #16]
 800c18e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c192:	d308      	bcc.n	800c1a6 <UART_SetConfig+0x396>
 800c194:	693b      	ldr	r3, [r7, #16]
 800c196:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c19a:	d204      	bcs.n	800c1a6 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	693a      	ldr	r2, [r7, #16]
 800c1a2:	60da      	str	r2, [r3, #12]
 800c1a4:	e0b0      	b.n	800c308 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800c1a6:	2301      	movs	r3, #1
 800c1a8:	76bb      	strb	r3, [r7, #26]
 800c1aa:	e0ad      	b.n	800c308 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	69db      	ldr	r3, [r3, #28]
 800c1b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c1b4:	d15c      	bne.n	800c270 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800c1b6:	7efb      	ldrb	r3, [r7, #27]
 800c1b8:	2b08      	cmp	r3, #8
 800c1ba:	d828      	bhi.n	800c20e <UART_SetConfig+0x3fe>
 800c1bc:	a201      	add	r2, pc, #4	; (adr r2, 800c1c4 <UART_SetConfig+0x3b4>)
 800c1be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1c2:	bf00      	nop
 800c1c4:	0800c1e9 	.word	0x0800c1e9
 800c1c8:	0800c1f1 	.word	0x0800c1f1
 800c1cc:	0800c1f9 	.word	0x0800c1f9
 800c1d0:	0800c20f 	.word	0x0800c20f
 800c1d4:	0800c1ff 	.word	0x0800c1ff
 800c1d8:	0800c20f 	.word	0x0800c20f
 800c1dc:	0800c20f 	.word	0x0800c20f
 800c1e0:	0800c20f 	.word	0x0800c20f
 800c1e4:	0800c207 	.word	0x0800c207
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c1e8:	f7fc ffc6 	bl	8009178 <HAL_RCC_GetPCLK1Freq>
 800c1ec:	6178      	str	r0, [r7, #20]
        break;
 800c1ee:	e013      	b.n	800c218 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c1f0:	f7fc ffd8 	bl	80091a4 <HAL_RCC_GetPCLK2Freq>
 800c1f4:	6178      	str	r0, [r7, #20]
        break;
 800c1f6:	e00f      	b.n	800c218 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c1f8:	4b49      	ldr	r3, [pc, #292]	; (800c320 <UART_SetConfig+0x510>)
 800c1fa:	617b      	str	r3, [r7, #20]
        break;
 800c1fc:	e00c      	b.n	800c218 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c1fe:	f7fc ff23 	bl	8009048 <HAL_RCC_GetSysClockFreq>
 800c202:	6178      	str	r0, [r7, #20]
        break;
 800c204:	e008      	b.n	800c218 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c206:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c20a:	617b      	str	r3, [r7, #20]
        break;
 800c20c:	e004      	b.n	800c218 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800c20e:	2300      	movs	r3, #0
 800c210:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800c212:	2301      	movs	r3, #1
 800c214:	76bb      	strb	r3, [r7, #26]
        break;
 800c216:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c218:	697b      	ldr	r3, [r7, #20]
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d074      	beq.n	800c308 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800c21e:	697b      	ldr	r3, [r7, #20]
 800c220:	005a      	lsls	r2, r3, #1
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	685b      	ldr	r3, [r3, #4]
 800c226:	085b      	lsrs	r3, r3, #1
 800c228:	441a      	add	r2, r3
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	685b      	ldr	r3, [r3, #4]
 800c22e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c232:	b29b      	uxth	r3, r3
 800c234:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c236:	693b      	ldr	r3, [r7, #16]
 800c238:	2b0f      	cmp	r3, #15
 800c23a:	d916      	bls.n	800c26a <UART_SetConfig+0x45a>
 800c23c:	693b      	ldr	r3, [r7, #16]
 800c23e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c242:	d212      	bcs.n	800c26a <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c244:	693b      	ldr	r3, [r7, #16]
 800c246:	b29b      	uxth	r3, r3
 800c248:	f023 030f 	bic.w	r3, r3, #15
 800c24c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c24e:	693b      	ldr	r3, [r7, #16]
 800c250:	085b      	lsrs	r3, r3, #1
 800c252:	b29b      	uxth	r3, r3
 800c254:	f003 0307 	and.w	r3, r3, #7
 800c258:	b29a      	uxth	r2, r3
 800c25a:	89fb      	ldrh	r3, [r7, #14]
 800c25c:	4313      	orrs	r3, r2
 800c25e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	89fa      	ldrh	r2, [r7, #14]
 800c266:	60da      	str	r2, [r3, #12]
 800c268:	e04e      	b.n	800c308 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800c26a:	2301      	movs	r3, #1
 800c26c:	76bb      	strb	r3, [r7, #26]
 800c26e:	e04b      	b.n	800c308 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c270:	7efb      	ldrb	r3, [r7, #27]
 800c272:	2b08      	cmp	r3, #8
 800c274:	d827      	bhi.n	800c2c6 <UART_SetConfig+0x4b6>
 800c276:	a201      	add	r2, pc, #4	; (adr r2, 800c27c <UART_SetConfig+0x46c>)
 800c278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c27c:	0800c2a1 	.word	0x0800c2a1
 800c280:	0800c2a9 	.word	0x0800c2a9
 800c284:	0800c2b1 	.word	0x0800c2b1
 800c288:	0800c2c7 	.word	0x0800c2c7
 800c28c:	0800c2b7 	.word	0x0800c2b7
 800c290:	0800c2c7 	.word	0x0800c2c7
 800c294:	0800c2c7 	.word	0x0800c2c7
 800c298:	0800c2c7 	.word	0x0800c2c7
 800c29c:	0800c2bf 	.word	0x0800c2bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c2a0:	f7fc ff6a 	bl	8009178 <HAL_RCC_GetPCLK1Freq>
 800c2a4:	6178      	str	r0, [r7, #20]
        break;
 800c2a6:	e013      	b.n	800c2d0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c2a8:	f7fc ff7c 	bl	80091a4 <HAL_RCC_GetPCLK2Freq>
 800c2ac:	6178      	str	r0, [r7, #20]
        break;
 800c2ae:	e00f      	b.n	800c2d0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c2b0:	4b1b      	ldr	r3, [pc, #108]	; (800c320 <UART_SetConfig+0x510>)
 800c2b2:	617b      	str	r3, [r7, #20]
        break;
 800c2b4:	e00c      	b.n	800c2d0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c2b6:	f7fc fec7 	bl	8009048 <HAL_RCC_GetSysClockFreq>
 800c2ba:	6178      	str	r0, [r7, #20]
        break;
 800c2bc:	e008      	b.n	800c2d0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c2be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c2c2:	617b      	str	r3, [r7, #20]
        break;
 800c2c4:	e004      	b.n	800c2d0 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800c2ca:	2301      	movs	r3, #1
 800c2cc:	76bb      	strb	r3, [r7, #26]
        break;
 800c2ce:	bf00      	nop
    }

    if (pclk != 0U)
 800c2d0:	697b      	ldr	r3, [r7, #20]
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d018      	beq.n	800c308 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	685b      	ldr	r3, [r3, #4]
 800c2da:	085a      	lsrs	r2, r3, #1
 800c2dc:	697b      	ldr	r3, [r7, #20]
 800c2de:	441a      	add	r2, r3
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	685b      	ldr	r3, [r3, #4]
 800c2e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c2e8:	b29b      	uxth	r3, r3
 800c2ea:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c2ec:	693b      	ldr	r3, [r7, #16]
 800c2ee:	2b0f      	cmp	r3, #15
 800c2f0:	d908      	bls.n	800c304 <UART_SetConfig+0x4f4>
 800c2f2:	693b      	ldr	r3, [r7, #16]
 800c2f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c2f8:	d204      	bcs.n	800c304 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	693a      	ldr	r2, [r7, #16]
 800c300:	60da      	str	r2, [r3, #12]
 800c302:	e001      	b.n	800c308 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800c304:	2301      	movs	r3, #1
 800c306:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	2200      	movs	r2, #0
 800c30c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	2200      	movs	r2, #0
 800c312:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800c314:	7ebb      	ldrb	r3, [r7, #26]
}
 800c316:	4618      	mov	r0, r3
 800c318:	3720      	adds	r7, #32
 800c31a:	46bd      	mov	sp, r7
 800c31c:	bdb0      	pop	{r4, r5, r7, pc}
 800c31e:	bf00      	nop
 800c320:	00f42400 	.word	0x00f42400

0800c324 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c324:	b480      	push	{r7}
 800c326:	b083      	sub	sp, #12
 800c328:	af00      	add	r7, sp, #0
 800c32a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c330:	f003 0301 	and.w	r3, r3, #1
 800c334:	2b00      	cmp	r3, #0
 800c336:	d00a      	beq.n	800c34e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	685b      	ldr	r3, [r3, #4]
 800c33e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	430a      	orrs	r2, r1
 800c34c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c352:	f003 0302 	and.w	r3, r3, #2
 800c356:	2b00      	cmp	r3, #0
 800c358:	d00a      	beq.n	800c370 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	685b      	ldr	r3, [r3, #4]
 800c360:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	430a      	orrs	r2, r1
 800c36e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c374:	f003 0304 	and.w	r3, r3, #4
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d00a      	beq.n	800c392 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	685b      	ldr	r3, [r3, #4]
 800c382:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	430a      	orrs	r2, r1
 800c390:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c396:	f003 0308 	and.w	r3, r3, #8
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d00a      	beq.n	800c3b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	685b      	ldr	r3, [r3, #4]
 800c3a4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	430a      	orrs	r2, r1
 800c3b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3b8:	f003 0310 	and.w	r3, r3, #16
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d00a      	beq.n	800c3d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	689b      	ldr	r3, [r3, #8]
 800c3c6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	430a      	orrs	r2, r1
 800c3d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3da:	f003 0320 	and.w	r3, r3, #32
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d00a      	beq.n	800c3f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	689b      	ldr	r3, [r3, #8]
 800c3e8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	430a      	orrs	r2, r1
 800c3f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c400:	2b00      	cmp	r3, #0
 800c402:	d01a      	beq.n	800c43a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	685b      	ldr	r3, [r3, #4]
 800c40a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	430a      	orrs	r2, r1
 800c418:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c41e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c422:	d10a      	bne.n	800c43a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	685b      	ldr	r3, [r3, #4]
 800c42a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	430a      	orrs	r2, r1
 800c438:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c43e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c442:	2b00      	cmp	r3, #0
 800c444:	d00a      	beq.n	800c45c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	685b      	ldr	r3, [r3, #4]
 800c44c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	430a      	orrs	r2, r1
 800c45a:	605a      	str	r2, [r3, #4]
  }
}
 800c45c:	bf00      	nop
 800c45e:	370c      	adds	r7, #12
 800c460:	46bd      	mov	sp, r7
 800c462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c466:	4770      	bx	lr

0800c468 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c468:	b580      	push	{r7, lr}
 800c46a:	b086      	sub	sp, #24
 800c46c:	af02      	add	r7, sp, #8
 800c46e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	2200      	movs	r2, #0
 800c474:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c478:	f7f9 fac2 	bl	8005a00 <HAL_GetTick>
 800c47c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	f003 0308 	and.w	r3, r3, #8
 800c488:	2b08      	cmp	r3, #8
 800c48a:	d10e      	bne.n	800c4aa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c48c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c490:	9300      	str	r3, [sp, #0]
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	2200      	movs	r2, #0
 800c496:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c49a:	6878      	ldr	r0, [r7, #4]
 800c49c:	f000 f82d 	bl	800c4fa <UART_WaitOnFlagUntilTimeout>
 800c4a0:	4603      	mov	r3, r0
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d001      	beq.n	800c4aa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c4a6:	2303      	movs	r3, #3
 800c4a8:	e023      	b.n	800c4f2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	f003 0304 	and.w	r3, r3, #4
 800c4b4:	2b04      	cmp	r3, #4
 800c4b6:	d10e      	bne.n	800c4d6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c4b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c4bc:	9300      	str	r3, [sp, #0]
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	2200      	movs	r2, #0
 800c4c2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c4c6:	6878      	ldr	r0, [r7, #4]
 800c4c8:	f000 f817 	bl	800c4fa <UART_WaitOnFlagUntilTimeout>
 800c4cc:	4603      	mov	r3, r0
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d001      	beq.n	800c4d6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c4d2:	2303      	movs	r3, #3
 800c4d4:	e00d      	b.n	800c4f2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	2220      	movs	r2, #32
 800c4da:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	2220      	movs	r2, #32
 800c4e0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	2200      	movs	r2, #0
 800c4e6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	2200      	movs	r2, #0
 800c4ec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800c4f0:	2300      	movs	r3, #0
}
 800c4f2:	4618      	mov	r0, r3
 800c4f4:	3710      	adds	r7, #16
 800c4f6:	46bd      	mov	sp, r7
 800c4f8:	bd80      	pop	{r7, pc}

0800c4fa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c4fa:	b580      	push	{r7, lr}
 800c4fc:	b084      	sub	sp, #16
 800c4fe:	af00      	add	r7, sp, #0
 800c500:	60f8      	str	r0, [r7, #12]
 800c502:	60b9      	str	r1, [r7, #8]
 800c504:	603b      	str	r3, [r7, #0]
 800c506:	4613      	mov	r3, r2
 800c508:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c50a:	e05e      	b.n	800c5ca <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c50c:	69bb      	ldr	r3, [r7, #24]
 800c50e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c512:	d05a      	beq.n	800c5ca <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c514:	f7f9 fa74 	bl	8005a00 <HAL_GetTick>
 800c518:	4602      	mov	r2, r0
 800c51a:	683b      	ldr	r3, [r7, #0]
 800c51c:	1ad3      	subs	r3, r2, r3
 800c51e:	69ba      	ldr	r2, [r7, #24]
 800c520:	429a      	cmp	r2, r3
 800c522:	d302      	bcc.n	800c52a <UART_WaitOnFlagUntilTimeout+0x30>
 800c524:	69bb      	ldr	r3, [r7, #24]
 800c526:	2b00      	cmp	r3, #0
 800c528:	d11b      	bne.n	800c562 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	681a      	ldr	r2, [r3, #0]
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800c538:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	689a      	ldr	r2, [r3, #8]
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	f022 0201 	bic.w	r2, r2, #1
 800c548:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	2220      	movs	r2, #32
 800c54e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	2220      	movs	r2, #32
 800c554:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	2200      	movs	r2, #0
 800c55a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800c55e:	2303      	movs	r3, #3
 800c560:	e043      	b.n	800c5ea <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	f003 0304 	and.w	r3, r3, #4
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d02c      	beq.n	800c5ca <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	69db      	ldr	r3, [r3, #28]
 800c576:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c57a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c57e:	d124      	bne.n	800c5ca <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c588:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	681a      	ldr	r2, [r3, #0]
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800c598:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	689a      	ldr	r2, [r3, #8]
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	f022 0201 	bic.w	r2, r2, #1
 800c5a8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	2220      	movs	r2, #32
 800c5ae:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	2220      	movs	r2, #32
 800c5b4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	2220      	movs	r2, #32
 800c5ba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	2200      	movs	r2, #0
 800c5c2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800c5c6:	2303      	movs	r3, #3
 800c5c8:	e00f      	b.n	800c5ea <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	69da      	ldr	r2, [r3, #28]
 800c5d0:	68bb      	ldr	r3, [r7, #8]
 800c5d2:	4013      	ands	r3, r2
 800c5d4:	68ba      	ldr	r2, [r7, #8]
 800c5d6:	429a      	cmp	r2, r3
 800c5d8:	bf0c      	ite	eq
 800c5da:	2301      	moveq	r3, #1
 800c5dc:	2300      	movne	r3, #0
 800c5de:	b2db      	uxtb	r3, r3
 800c5e0:	461a      	mov	r2, r3
 800c5e2:	79fb      	ldrb	r3, [r7, #7]
 800c5e4:	429a      	cmp	r2, r3
 800c5e6:	d091      	beq.n	800c50c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c5e8:	2300      	movs	r3, #0
}
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	3710      	adds	r7, #16
 800c5ee:	46bd      	mov	sp, r7
 800c5f0:	bd80      	pop	{r7, pc}

0800c5f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c5f2:	b480      	push	{r7}
 800c5f4:	b083      	sub	sp, #12
 800c5f6:	af00      	add	r7, sp, #0
 800c5f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	681a      	ldr	r2, [r3, #0]
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800c608:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	689a      	ldr	r2, [r3, #8]
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	f022 0201 	bic.w	r2, r2, #1
 800c618:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c61e:	2b01      	cmp	r3, #1
 800c620:	d107      	bne.n	800c632 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	681a      	ldr	r2, [r3, #0]
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	f022 0210 	bic.w	r2, r2, #16
 800c630:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	2220      	movs	r2, #32
 800c636:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	2200      	movs	r2, #0
 800c63c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	2200      	movs	r2, #0
 800c642:	665a      	str	r2, [r3, #100]	; 0x64
}
 800c644:	bf00      	nop
 800c646:	370c      	adds	r7, #12
 800c648:	46bd      	mov	sp, r7
 800c64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c64e:	4770      	bx	lr

0800c650 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c650:	b580      	push	{r7, lr}
 800c652:	b084      	sub	sp, #16
 800c654:	af00      	add	r7, sp, #0
 800c656:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c65c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	2200      	movs	r2, #0
 800c662:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	2200      	movs	r2, #0
 800c66a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c66e:	68f8      	ldr	r0, [r7, #12]
 800c670:	f7ff fbb8 	bl	800bde4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c674:	bf00      	nop
 800c676:	3710      	adds	r7, #16
 800c678:	46bd      	mov	sp, r7
 800c67a:	bd80      	pop	{r7, pc}

0800c67c <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c67c:	b480      	push	{r7}
 800c67e:	b083      	sub	sp, #12
 800c680:	af00      	add	r7, sp, #0
 800c682:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c688:	2b21      	cmp	r3, #33	; 0x21
 800c68a:	d12b      	bne.n	800c6e4 <UART_TxISR_8BIT+0x68>
  {
    if (huart->TxXferCount == 0U)
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800c692:	b29b      	uxth	r3, r3
 800c694:	2b00      	cmp	r3, #0
 800c696:	d110      	bne.n	800c6ba <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	681a      	ldr	r2, [r3, #0]
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c6a6:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	681a      	ldr	r2, [r3, #0]
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c6b6:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800c6b8:	e014      	b.n	800c6e4 <UART_TxISR_8BIT+0x68>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c6be:	781a      	ldrb	r2, [r3, #0]
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	b292      	uxth	r2, r2
 800c6c6:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c6cc:	1c5a      	adds	r2, r3, #1
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800c6d8:	b29b      	uxth	r3, r3
 800c6da:	3b01      	subs	r3, #1
 800c6dc:	b29a      	uxth	r2, r3
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800c6e4:	bf00      	nop
 800c6e6:	370c      	adds	r7, #12
 800c6e8:	46bd      	mov	sp, r7
 800c6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ee:	4770      	bx	lr

0800c6f0 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800c6f0:	b480      	push	{r7}
 800c6f2:	b085      	sub	sp, #20
 800c6f4:	af00      	add	r7, sp, #0
 800c6f6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c6fc:	2b21      	cmp	r3, #33	; 0x21
 800c6fe:	d12f      	bne.n	800c760 <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800c706:	b29b      	uxth	r3, r3
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d110      	bne.n	800c72e <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	681a      	ldr	r2, [r3, #0]
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c71a:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	681a      	ldr	r2, [r3, #0]
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c72a:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800c72c:	e018      	b.n	800c760 <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c732:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	881a      	ldrh	r2, [r3, #0]
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c740:	b292      	uxth	r2, r2
 800c742:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c748:	1c9a      	adds	r2, r3, #2
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800c754:	b29b      	uxth	r3, r3
 800c756:	3b01      	subs	r3, #1
 800c758:	b29a      	uxth	r2, r3
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800c760:	bf00      	nop
 800c762:	3714      	adds	r7, #20
 800c764:	46bd      	mov	sp, r7
 800c766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c76a:	4770      	bx	lr

0800c76c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c76c:	b580      	push	{r7, lr}
 800c76e:	b082      	sub	sp, #8
 800c770:	af00      	add	r7, sp, #0
 800c772:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	681a      	ldr	r2, [r3, #0]
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c782:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	2220      	movs	r2, #32
 800c788:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	2200      	movs	r2, #0
 800c78e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c790:	6878      	ldr	r0, [r7, #4]
 800c792:	f7ff fb1d 	bl	800bdd0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c796:	bf00      	nop
 800c798:	3708      	adds	r7, #8
 800c79a:	46bd      	mov	sp, r7
 800c79c:	bd80      	pop	{r7, pc}

0800c79e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c79e:	b480      	push	{r7}
 800c7a0:	b083      	sub	sp, #12
 800c7a2:	af00      	add	r7, sp, #0
 800c7a4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c7a6:	bf00      	nop
 800c7a8:	370c      	adds	r7, #12
 800c7aa:	46bd      	mov	sp, r7
 800c7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7b0:	4770      	bx	lr
	...

0800c7b4 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 800c7b4:	b480      	push	{r7}
 800c7b6:	b087      	sub	sp, #28
 800c7b8:	af00      	add	r7, sp, #0
 800c7ba:	6078      	str	r0, [r7, #4]
 800c7bc:	6039      	str	r1, [r7, #0]
#if defined(FMC_PCSCNTR_CSCOUNT)
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));
#endif /* FMC_PCSCNTR_CSCOUNT */

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800c7be:	683b      	ldr	r3, [r7, #0]
 800c7c0:	681a      	ldr	r2, [r3, #0]
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7c8:	683a      	ldr	r2, [r7, #0]
 800c7ca:	6812      	ldr	r2, [r2, #0]
 800c7cc:	f023 0101 	bic.w	r1, r3, #1
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 800c7d6:	683b      	ldr	r3, [r7, #0]
 800c7d8:	689b      	ldr	r3, [r3, #8]
 800c7da:	2b08      	cmp	r3, #8
 800c7dc:	d102      	bne.n	800c7e4 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800c7de:	2340      	movs	r3, #64	; 0x40
 800c7e0:	617b      	str	r3, [r7, #20]
 800c7e2:	e001      	b.n	800c7e8 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 800c7e4:	2300      	movs	r3, #0
 800c7e6:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800c7e8:	683b      	ldr	r3, [r7, #0]
 800c7ea:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 800c7ec:	697b      	ldr	r3, [r7, #20]
 800c7ee:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800c7f0:	683b      	ldr	r3, [r7, #0]
 800c7f2:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 800c7f4:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800c7f6:	683b      	ldr	r3, [r7, #0]
 800c7f8:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800c7fa:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800c7fc:	683b      	ldr	r3, [r7, #0]
 800c7fe:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 800c800:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800c802:	683b      	ldr	r3, [r7, #0]
 800c804:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800c806:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 800c808:	683b      	ldr	r3, [r7, #0]
 800c80a:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 800c80c:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800c80e:	683b      	ldr	r3, [r7, #0]
 800c810:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 800c812:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 800c814:	683b      	ldr	r3, [r7, #0]
 800c816:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 800c818:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800c81a:	683b      	ldr	r3, [r7, #0]
 800c81c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WaitSignal              | \
 800c81e:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 800c820:	683b      	ldr	r3, [r7, #0]
 800c822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->ExtendedMode            | \
 800c824:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800c826:	683b      	ldr	r3, [r7, #0]
 800c828:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 800c82a:	4313      	orrs	r3, r2
 800c82c:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 800c82e:	683b      	ldr	r3, [r7, #0]
 800c830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c832:	693a      	ldr	r2, [r7, #16]
 800c834:	4313      	orrs	r3, r2
 800c836:	613b      	str	r3, [r7, #16]
#if defined(FMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
 800c838:	683b      	ldr	r3, [r7, #0]
 800c83a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c83c:	693a      	ldr	r2, [r7, #16]
 800c83e:	4313      	orrs	r3, r2
 800c840:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  btcr_reg |= Init->NBLSetupTime;
#endif /* FMC_BCRx_NBLSET */
  btcr_reg |= Init->PageSize;
 800c842:	683b      	ldr	r3, [r7, #0]
 800c844:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c846:	693a      	ldr	r2, [r7, #16]
 800c848:	4313      	orrs	r3, r2
 800c84a:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 800c84c:	4b20      	ldr	r3, [pc, #128]	; (800c8d0 <FMC_NORSRAM_Init+0x11c>)
 800c84e:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c856:	60fb      	str	r3, [r7, #12]
#if defined(FMC_BCR1_WFDIS)
  mask |= FMC_BCR1_WFDIS;
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c85e:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  mask |= FMC_BCRx_NBLSET;
#endif /* FMC_BCRx_NBLSET */
  mask |= FMC_BCRx_CPSIZE;
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800c866:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800c868:	683b      	ldr	r3, [r7, #0]
 800c86a:	681a      	ldr	r2, [r3, #0]
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	43db      	mvns	r3, r3
 800c876:	ea02 0103 	and.w	r1, r2, r3
 800c87a:	683b      	ldr	r3, [r7, #0]
 800c87c:	681a      	ldr	r2, [r3, #0]
 800c87e:	693b      	ldr	r3, [r7, #16]
 800c880:	4319      	orrs	r1, r3
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 800c888:	683b      	ldr	r3, [r7, #0]
 800c88a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c88c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c890:	d10c      	bne.n	800c8ac <FMC_NORSRAM_Init+0xf8>
 800c892:	683b      	ldr	r3, [r7, #0]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	2b00      	cmp	r3, #0
 800c898:	d008      	beq.n	800c8ac <FMC_NORSRAM_Init+0xf8>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800c8a2:	683b      	ldr	r3, [r7, #0]
 800c8a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8a6:	431a      	orrs	r2, r3
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	601a      	str	r2, [r3, #0]
  }
#if defined(FMC_BCR1_WFDIS)

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 800c8ac:	683b      	ldr	r3, [r7, #0]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d006      	beq.n	800c8c2 <FMC_NORSRAM_Init+0x10e>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	681a      	ldr	r2, [r3, #0]
 800c8b8:	683b      	ldr	r3, [r7, #0]
 800c8ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c8bc:	431a      	orrs	r2, r3
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	601a      	str	r2, [r3, #0]
        break;
    }
  }
#endif /* FMC_PCSCNTR_CSCOUNT */

  return HAL_OK;
 800c8c2:	2300      	movs	r3, #0
}
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	371c      	adds	r7, #28
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ce:	4770      	bx	lr
 800c8d0:	0008fb7f 	.word	0x0008fb7f

0800c8d4 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800c8d4:	b480      	push	{r7}
 800c8d6:	b087      	sub	sp, #28
 800c8d8:	af00      	add	r7, sp, #0
 800c8da:	60f8      	str	r0, [r7, #12]
 800c8dc:	60b9      	str	r1, [r7, #8]
 800c8de:	607a      	str	r2, [r7, #4]
                                                       ((Timing->BusTurnAroundDuration)  << FMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));
#else /* FMC_BTRx_DATAHLD */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	1c5a      	adds	r2, r3, #1
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c8ea:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800c8ee:	68bb      	ldr	r3, [r7, #8]
 800c8f0:	681a      	ldr	r2, [r3, #0]
 800c8f2:	68bb      	ldr	r3, [r7, #8]
 800c8f4:	685b      	ldr	r3, [r3, #4]
 800c8f6:	011b      	lsls	r3, r3, #4
 800c8f8:	431a      	orrs	r2, r3
 800c8fa:	68bb      	ldr	r3, [r7, #8]
 800c8fc:	689b      	ldr	r3, [r3, #8]
 800c8fe:	021b      	lsls	r3, r3, #8
 800c900:	431a      	orrs	r2, r3
 800c902:	68bb      	ldr	r3, [r7, #8]
 800c904:	691b      	ldr	r3, [r3, #16]
 800c906:	041b      	lsls	r3, r3, #16
 800c908:	431a      	orrs	r2, r3
 800c90a:	68bb      	ldr	r3, [r7, #8]
 800c90c:	695b      	ldr	r3, [r3, #20]
 800c90e:	3b01      	subs	r3, #1
 800c910:	051b      	lsls	r3, r3, #20
 800c912:	431a      	orrs	r2, r3
 800c914:	68bb      	ldr	r3, [r7, #8]
 800c916:	699b      	ldr	r3, [r3, #24]
 800c918:	3b02      	subs	r3, #2
 800c91a:	061b      	lsls	r3, r3, #24
 800c91c:	431a      	orrs	r2, r3
 800c91e:	68bb      	ldr	r3, [r7, #8]
 800c920:	69db      	ldr	r3, [r3, #28]
 800c922:	4313      	orrs	r3, r2
 800c924:	687a      	ldr	r2, [r7, #4]
 800c926:	3201      	adds	r2, #1
 800c928:	4319      	orrs	r1, r3
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));
#endif /* FMC_BTRx_DATAHLD */

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c938:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c93c:	d113      	bne.n	800c966 <FMC_NORSRAM_Timing_Init+0x92>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	685b      	ldr	r3, [r3, #4]
 800c942:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800c946:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 800c948:	68bb      	ldr	r3, [r7, #8]
 800c94a:	695b      	ldr	r3, [r3, #20]
 800c94c:	3b01      	subs	r3, #1
 800c94e:	051b      	lsls	r3, r3, #20
 800c950:	697a      	ldr	r2, [r7, #20]
 800c952:	4313      	orrs	r3, r2
 800c954:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	685b      	ldr	r3, [r3, #4]
 800c95a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800c95e:	697b      	ldr	r3, [r7, #20]
 800c960:	431a      	orrs	r2, r3
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800c966:	2300      	movs	r3, #0
}
 800c968:	4618      	mov	r0, r3
 800c96a:	371c      	adds	r7, #28
 800c96c:	46bd      	mov	sp, r7
 800c96e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c972:	4770      	bx	lr

0800c974 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 800c974:	b480      	push	{r7}
 800c976:	b085      	sub	sp, #20
 800c978:	af00      	add	r7, sp, #0
 800c97a:	60f8      	str	r0, [r7, #12]
 800c97c:	60b9      	str	r1, [r7, #8]
 800c97e:	607a      	str	r2, [r7, #4]
 800c980:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800c982:	683b      	ldr	r3, [r7, #0]
 800c984:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c988:	d11d      	bne.n	800c9c6 <FMC_NORSRAM_Extended_Timing_Init+0x52>
                                                     ((Timing->DataSetupTime)          << FMC_BWTRx_DATAST_Pos)  |
                                                     ((Timing->DataHoldTime)           << FMC_BWTRx_DATAHLD_Pos) |
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#else /* FMC_BTRx_DATAHLD */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	687a      	ldr	r2, [r7, #4]
 800c98e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c992:	4b13      	ldr	r3, [pc, #76]	; (800c9e0 <FMC_NORSRAM_Extended_Timing_Init+0x6c>)
 800c994:	4013      	ands	r3, r2
 800c996:	68ba      	ldr	r2, [r7, #8]
 800c998:	6811      	ldr	r1, [r2, #0]
 800c99a:	68ba      	ldr	r2, [r7, #8]
 800c99c:	6852      	ldr	r2, [r2, #4]
 800c99e:	0112      	lsls	r2, r2, #4
 800c9a0:	4311      	orrs	r1, r2
 800c9a2:	68ba      	ldr	r2, [r7, #8]
 800c9a4:	6892      	ldr	r2, [r2, #8]
 800c9a6:	0212      	lsls	r2, r2, #8
 800c9a8:	4311      	orrs	r1, r2
 800c9aa:	68ba      	ldr	r2, [r7, #8]
 800c9ac:	69d2      	ldr	r2, [r2, #28]
 800c9ae:	4311      	orrs	r1, r2
 800c9b0:	68ba      	ldr	r2, [r7, #8]
 800c9b2:	6912      	ldr	r2, [r2, #16]
 800c9b4:	0412      	lsls	r2, r2, #16
 800c9b6:	430a      	orrs	r2, r1
 800c9b8:	ea43 0102 	orr.w	r1, r3, r2
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	687a      	ldr	r2, [r7, #4]
 800c9c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800c9c4:	e005      	b.n	800c9d2 <FMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#endif /* FMC_BTRx_DATAHLD */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	687a      	ldr	r2, [r7, #4]
 800c9ca:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800c9ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800c9d2:	2300      	movs	r3, #0
}
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	3714      	adds	r7, #20
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9de:	4770      	bx	lr
 800c9e0:	cff00000 	.word	0xcff00000

0800c9e4 <__errno>:
 800c9e4:	4b01      	ldr	r3, [pc, #4]	; (800c9ec <__errno+0x8>)
 800c9e6:	6818      	ldr	r0, [r3, #0]
 800c9e8:	4770      	bx	lr
 800c9ea:	bf00      	nop
 800c9ec:	200000d8 	.word	0x200000d8

0800c9f0 <__libc_init_array>:
 800c9f0:	b570      	push	{r4, r5, r6, lr}
 800c9f2:	4d0d      	ldr	r5, [pc, #52]	; (800ca28 <__libc_init_array+0x38>)
 800c9f4:	4c0d      	ldr	r4, [pc, #52]	; (800ca2c <__libc_init_array+0x3c>)
 800c9f6:	1b64      	subs	r4, r4, r5
 800c9f8:	10a4      	asrs	r4, r4, #2
 800c9fa:	2600      	movs	r6, #0
 800c9fc:	42a6      	cmp	r6, r4
 800c9fe:	d109      	bne.n	800ca14 <__libc_init_array+0x24>
 800ca00:	4d0b      	ldr	r5, [pc, #44]	; (800ca30 <__libc_init_array+0x40>)
 800ca02:	4c0c      	ldr	r4, [pc, #48]	; (800ca34 <__libc_init_array+0x44>)
 800ca04:	f002 feb4 	bl	800f770 <_init>
 800ca08:	1b64      	subs	r4, r4, r5
 800ca0a:	10a4      	asrs	r4, r4, #2
 800ca0c:	2600      	movs	r6, #0
 800ca0e:	42a6      	cmp	r6, r4
 800ca10:	d105      	bne.n	800ca1e <__libc_init_array+0x2e>
 800ca12:	bd70      	pop	{r4, r5, r6, pc}
 800ca14:	f855 3b04 	ldr.w	r3, [r5], #4
 800ca18:	4798      	blx	r3
 800ca1a:	3601      	adds	r6, #1
 800ca1c:	e7ee      	b.n	800c9fc <__libc_init_array+0xc>
 800ca1e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ca22:	4798      	blx	r3
 800ca24:	3601      	adds	r6, #1
 800ca26:	e7f2      	b.n	800ca0e <__libc_init_array+0x1e>
 800ca28:	08011b64 	.word	0x08011b64
 800ca2c:	08011b64 	.word	0x08011b64
 800ca30:	08011b64 	.word	0x08011b64
 800ca34:	08011b68 	.word	0x08011b68

0800ca38 <memcpy>:
 800ca38:	440a      	add	r2, r1
 800ca3a:	4291      	cmp	r1, r2
 800ca3c:	f100 33ff 	add.w	r3, r0, #4294967295
 800ca40:	d100      	bne.n	800ca44 <memcpy+0xc>
 800ca42:	4770      	bx	lr
 800ca44:	b510      	push	{r4, lr}
 800ca46:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ca4a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ca4e:	4291      	cmp	r1, r2
 800ca50:	d1f9      	bne.n	800ca46 <memcpy+0xe>
 800ca52:	bd10      	pop	{r4, pc}

0800ca54 <memset>:
 800ca54:	4402      	add	r2, r0
 800ca56:	4603      	mov	r3, r0
 800ca58:	4293      	cmp	r3, r2
 800ca5a:	d100      	bne.n	800ca5e <memset+0xa>
 800ca5c:	4770      	bx	lr
 800ca5e:	f803 1b01 	strb.w	r1, [r3], #1
 800ca62:	e7f9      	b.n	800ca58 <memset+0x4>

0800ca64 <__cvt>:
 800ca64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ca68:	ec55 4b10 	vmov	r4, r5, d0
 800ca6c:	2d00      	cmp	r5, #0
 800ca6e:	460e      	mov	r6, r1
 800ca70:	4619      	mov	r1, r3
 800ca72:	462b      	mov	r3, r5
 800ca74:	bfbb      	ittet	lt
 800ca76:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ca7a:	461d      	movlt	r5, r3
 800ca7c:	2300      	movge	r3, #0
 800ca7e:	232d      	movlt	r3, #45	; 0x2d
 800ca80:	700b      	strb	r3, [r1, #0]
 800ca82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ca84:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ca88:	4691      	mov	r9, r2
 800ca8a:	f023 0820 	bic.w	r8, r3, #32
 800ca8e:	bfbc      	itt	lt
 800ca90:	4622      	movlt	r2, r4
 800ca92:	4614      	movlt	r4, r2
 800ca94:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ca98:	d005      	beq.n	800caa6 <__cvt+0x42>
 800ca9a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ca9e:	d100      	bne.n	800caa2 <__cvt+0x3e>
 800caa0:	3601      	adds	r6, #1
 800caa2:	2102      	movs	r1, #2
 800caa4:	e000      	b.n	800caa8 <__cvt+0x44>
 800caa6:	2103      	movs	r1, #3
 800caa8:	ab03      	add	r3, sp, #12
 800caaa:	9301      	str	r3, [sp, #4]
 800caac:	ab02      	add	r3, sp, #8
 800caae:	9300      	str	r3, [sp, #0]
 800cab0:	ec45 4b10 	vmov	d0, r4, r5
 800cab4:	4653      	mov	r3, sl
 800cab6:	4632      	mov	r2, r6
 800cab8:	f000 fcea 	bl	800d490 <_dtoa_r>
 800cabc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800cac0:	4607      	mov	r7, r0
 800cac2:	d102      	bne.n	800caca <__cvt+0x66>
 800cac4:	f019 0f01 	tst.w	r9, #1
 800cac8:	d022      	beq.n	800cb10 <__cvt+0xac>
 800caca:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800cace:	eb07 0906 	add.w	r9, r7, r6
 800cad2:	d110      	bne.n	800caf6 <__cvt+0x92>
 800cad4:	783b      	ldrb	r3, [r7, #0]
 800cad6:	2b30      	cmp	r3, #48	; 0x30
 800cad8:	d10a      	bne.n	800caf0 <__cvt+0x8c>
 800cada:	2200      	movs	r2, #0
 800cadc:	2300      	movs	r3, #0
 800cade:	4620      	mov	r0, r4
 800cae0:	4629      	mov	r1, r5
 800cae2:	f7f4 f801 	bl	8000ae8 <__aeabi_dcmpeq>
 800cae6:	b918      	cbnz	r0, 800caf0 <__cvt+0x8c>
 800cae8:	f1c6 0601 	rsb	r6, r6, #1
 800caec:	f8ca 6000 	str.w	r6, [sl]
 800caf0:	f8da 3000 	ldr.w	r3, [sl]
 800caf4:	4499      	add	r9, r3
 800caf6:	2200      	movs	r2, #0
 800caf8:	2300      	movs	r3, #0
 800cafa:	4620      	mov	r0, r4
 800cafc:	4629      	mov	r1, r5
 800cafe:	f7f3 fff3 	bl	8000ae8 <__aeabi_dcmpeq>
 800cb02:	b108      	cbz	r0, 800cb08 <__cvt+0xa4>
 800cb04:	f8cd 900c 	str.w	r9, [sp, #12]
 800cb08:	2230      	movs	r2, #48	; 0x30
 800cb0a:	9b03      	ldr	r3, [sp, #12]
 800cb0c:	454b      	cmp	r3, r9
 800cb0e:	d307      	bcc.n	800cb20 <__cvt+0xbc>
 800cb10:	9b03      	ldr	r3, [sp, #12]
 800cb12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cb14:	1bdb      	subs	r3, r3, r7
 800cb16:	4638      	mov	r0, r7
 800cb18:	6013      	str	r3, [r2, #0]
 800cb1a:	b004      	add	sp, #16
 800cb1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb20:	1c59      	adds	r1, r3, #1
 800cb22:	9103      	str	r1, [sp, #12]
 800cb24:	701a      	strb	r2, [r3, #0]
 800cb26:	e7f0      	b.n	800cb0a <__cvt+0xa6>

0800cb28 <__exponent>:
 800cb28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cb2a:	4603      	mov	r3, r0
 800cb2c:	2900      	cmp	r1, #0
 800cb2e:	bfb8      	it	lt
 800cb30:	4249      	neglt	r1, r1
 800cb32:	f803 2b02 	strb.w	r2, [r3], #2
 800cb36:	bfb4      	ite	lt
 800cb38:	222d      	movlt	r2, #45	; 0x2d
 800cb3a:	222b      	movge	r2, #43	; 0x2b
 800cb3c:	2909      	cmp	r1, #9
 800cb3e:	7042      	strb	r2, [r0, #1]
 800cb40:	dd2a      	ble.n	800cb98 <__exponent+0x70>
 800cb42:	f10d 0407 	add.w	r4, sp, #7
 800cb46:	46a4      	mov	ip, r4
 800cb48:	270a      	movs	r7, #10
 800cb4a:	46a6      	mov	lr, r4
 800cb4c:	460a      	mov	r2, r1
 800cb4e:	fb91 f6f7 	sdiv	r6, r1, r7
 800cb52:	fb07 1516 	mls	r5, r7, r6, r1
 800cb56:	3530      	adds	r5, #48	; 0x30
 800cb58:	2a63      	cmp	r2, #99	; 0x63
 800cb5a:	f104 34ff 	add.w	r4, r4, #4294967295
 800cb5e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800cb62:	4631      	mov	r1, r6
 800cb64:	dcf1      	bgt.n	800cb4a <__exponent+0x22>
 800cb66:	3130      	adds	r1, #48	; 0x30
 800cb68:	f1ae 0502 	sub.w	r5, lr, #2
 800cb6c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800cb70:	1c44      	adds	r4, r0, #1
 800cb72:	4629      	mov	r1, r5
 800cb74:	4561      	cmp	r1, ip
 800cb76:	d30a      	bcc.n	800cb8e <__exponent+0x66>
 800cb78:	f10d 0209 	add.w	r2, sp, #9
 800cb7c:	eba2 020e 	sub.w	r2, r2, lr
 800cb80:	4565      	cmp	r5, ip
 800cb82:	bf88      	it	hi
 800cb84:	2200      	movhi	r2, #0
 800cb86:	4413      	add	r3, r2
 800cb88:	1a18      	subs	r0, r3, r0
 800cb8a:	b003      	add	sp, #12
 800cb8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cb92:	f804 2f01 	strb.w	r2, [r4, #1]!
 800cb96:	e7ed      	b.n	800cb74 <__exponent+0x4c>
 800cb98:	2330      	movs	r3, #48	; 0x30
 800cb9a:	3130      	adds	r1, #48	; 0x30
 800cb9c:	7083      	strb	r3, [r0, #2]
 800cb9e:	70c1      	strb	r1, [r0, #3]
 800cba0:	1d03      	adds	r3, r0, #4
 800cba2:	e7f1      	b.n	800cb88 <__exponent+0x60>

0800cba4 <_printf_float>:
 800cba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cba8:	ed2d 8b02 	vpush	{d8}
 800cbac:	b08d      	sub	sp, #52	; 0x34
 800cbae:	460c      	mov	r4, r1
 800cbb0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800cbb4:	4616      	mov	r6, r2
 800cbb6:	461f      	mov	r7, r3
 800cbb8:	4605      	mov	r5, r0
 800cbba:	f001 fa55 	bl	800e068 <_localeconv_r>
 800cbbe:	f8d0 a000 	ldr.w	sl, [r0]
 800cbc2:	4650      	mov	r0, sl
 800cbc4:	f7f3 fb14 	bl	80001f0 <strlen>
 800cbc8:	2300      	movs	r3, #0
 800cbca:	930a      	str	r3, [sp, #40]	; 0x28
 800cbcc:	6823      	ldr	r3, [r4, #0]
 800cbce:	9305      	str	r3, [sp, #20]
 800cbd0:	f8d8 3000 	ldr.w	r3, [r8]
 800cbd4:	f894 b018 	ldrb.w	fp, [r4, #24]
 800cbd8:	3307      	adds	r3, #7
 800cbda:	f023 0307 	bic.w	r3, r3, #7
 800cbde:	f103 0208 	add.w	r2, r3, #8
 800cbe2:	f8c8 2000 	str.w	r2, [r8]
 800cbe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbea:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800cbee:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800cbf2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800cbf6:	9307      	str	r3, [sp, #28]
 800cbf8:	f8cd 8018 	str.w	r8, [sp, #24]
 800cbfc:	ee08 0a10 	vmov	s16, r0
 800cc00:	4b9f      	ldr	r3, [pc, #636]	; (800ce80 <_printf_float+0x2dc>)
 800cc02:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cc06:	f04f 32ff 	mov.w	r2, #4294967295
 800cc0a:	f7f3 ff9f 	bl	8000b4c <__aeabi_dcmpun>
 800cc0e:	bb88      	cbnz	r0, 800cc74 <_printf_float+0xd0>
 800cc10:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cc14:	4b9a      	ldr	r3, [pc, #616]	; (800ce80 <_printf_float+0x2dc>)
 800cc16:	f04f 32ff 	mov.w	r2, #4294967295
 800cc1a:	f7f3 ff79 	bl	8000b10 <__aeabi_dcmple>
 800cc1e:	bb48      	cbnz	r0, 800cc74 <_printf_float+0xd0>
 800cc20:	2200      	movs	r2, #0
 800cc22:	2300      	movs	r3, #0
 800cc24:	4640      	mov	r0, r8
 800cc26:	4649      	mov	r1, r9
 800cc28:	f7f3 ff68 	bl	8000afc <__aeabi_dcmplt>
 800cc2c:	b110      	cbz	r0, 800cc34 <_printf_float+0x90>
 800cc2e:	232d      	movs	r3, #45	; 0x2d
 800cc30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cc34:	4b93      	ldr	r3, [pc, #588]	; (800ce84 <_printf_float+0x2e0>)
 800cc36:	4894      	ldr	r0, [pc, #592]	; (800ce88 <_printf_float+0x2e4>)
 800cc38:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800cc3c:	bf94      	ite	ls
 800cc3e:	4698      	movls	r8, r3
 800cc40:	4680      	movhi	r8, r0
 800cc42:	2303      	movs	r3, #3
 800cc44:	6123      	str	r3, [r4, #16]
 800cc46:	9b05      	ldr	r3, [sp, #20]
 800cc48:	f023 0204 	bic.w	r2, r3, #4
 800cc4c:	6022      	str	r2, [r4, #0]
 800cc4e:	f04f 0900 	mov.w	r9, #0
 800cc52:	9700      	str	r7, [sp, #0]
 800cc54:	4633      	mov	r3, r6
 800cc56:	aa0b      	add	r2, sp, #44	; 0x2c
 800cc58:	4621      	mov	r1, r4
 800cc5a:	4628      	mov	r0, r5
 800cc5c:	f000 f9d8 	bl	800d010 <_printf_common>
 800cc60:	3001      	adds	r0, #1
 800cc62:	f040 8090 	bne.w	800cd86 <_printf_float+0x1e2>
 800cc66:	f04f 30ff 	mov.w	r0, #4294967295
 800cc6a:	b00d      	add	sp, #52	; 0x34
 800cc6c:	ecbd 8b02 	vpop	{d8}
 800cc70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc74:	4642      	mov	r2, r8
 800cc76:	464b      	mov	r3, r9
 800cc78:	4640      	mov	r0, r8
 800cc7a:	4649      	mov	r1, r9
 800cc7c:	f7f3 ff66 	bl	8000b4c <__aeabi_dcmpun>
 800cc80:	b140      	cbz	r0, 800cc94 <_printf_float+0xf0>
 800cc82:	464b      	mov	r3, r9
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	bfbc      	itt	lt
 800cc88:	232d      	movlt	r3, #45	; 0x2d
 800cc8a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800cc8e:	487f      	ldr	r0, [pc, #508]	; (800ce8c <_printf_float+0x2e8>)
 800cc90:	4b7f      	ldr	r3, [pc, #508]	; (800ce90 <_printf_float+0x2ec>)
 800cc92:	e7d1      	b.n	800cc38 <_printf_float+0x94>
 800cc94:	6863      	ldr	r3, [r4, #4]
 800cc96:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800cc9a:	9206      	str	r2, [sp, #24]
 800cc9c:	1c5a      	adds	r2, r3, #1
 800cc9e:	d13f      	bne.n	800cd20 <_printf_float+0x17c>
 800cca0:	2306      	movs	r3, #6
 800cca2:	6063      	str	r3, [r4, #4]
 800cca4:	9b05      	ldr	r3, [sp, #20]
 800cca6:	6861      	ldr	r1, [r4, #4]
 800cca8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ccac:	2300      	movs	r3, #0
 800ccae:	9303      	str	r3, [sp, #12]
 800ccb0:	ab0a      	add	r3, sp, #40	; 0x28
 800ccb2:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ccb6:	ab09      	add	r3, sp, #36	; 0x24
 800ccb8:	ec49 8b10 	vmov	d0, r8, r9
 800ccbc:	9300      	str	r3, [sp, #0]
 800ccbe:	6022      	str	r2, [r4, #0]
 800ccc0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ccc4:	4628      	mov	r0, r5
 800ccc6:	f7ff fecd 	bl	800ca64 <__cvt>
 800ccca:	9b06      	ldr	r3, [sp, #24]
 800cccc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ccce:	2b47      	cmp	r3, #71	; 0x47
 800ccd0:	4680      	mov	r8, r0
 800ccd2:	d108      	bne.n	800cce6 <_printf_float+0x142>
 800ccd4:	1cc8      	adds	r0, r1, #3
 800ccd6:	db02      	blt.n	800ccde <_printf_float+0x13a>
 800ccd8:	6863      	ldr	r3, [r4, #4]
 800ccda:	4299      	cmp	r1, r3
 800ccdc:	dd41      	ble.n	800cd62 <_printf_float+0x1be>
 800ccde:	f1ab 0b02 	sub.w	fp, fp, #2
 800cce2:	fa5f fb8b 	uxtb.w	fp, fp
 800cce6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ccea:	d820      	bhi.n	800cd2e <_printf_float+0x18a>
 800ccec:	3901      	subs	r1, #1
 800ccee:	465a      	mov	r2, fp
 800ccf0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ccf4:	9109      	str	r1, [sp, #36]	; 0x24
 800ccf6:	f7ff ff17 	bl	800cb28 <__exponent>
 800ccfa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ccfc:	1813      	adds	r3, r2, r0
 800ccfe:	2a01      	cmp	r2, #1
 800cd00:	4681      	mov	r9, r0
 800cd02:	6123      	str	r3, [r4, #16]
 800cd04:	dc02      	bgt.n	800cd0c <_printf_float+0x168>
 800cd06:	6822      	ldr	r2, [r4, #0]
 800cd08:	07d2      	lsls	r2, r2, #31
 800cd0a:	d501      	bpl.n	800cd10 <_printf_float+0x16c>
 800cd0c:	3301      	adds	r3, #1
 800cd0e:	6123      	str	r3, [r4, #16]
 800cd10:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d09c      	beq.n	800cc52 <_printf_float+0xae>
 800cd18:	232d      	movs	r3, #45	; 0x2d
 800cd1a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cd1e:	e798      	b.n	800cc52 <_printf_float+0xae>
 800cd20:	9a06      	ldr	r2, [sp, #24]
 800cd22:	2a47      	cmp	r2, #71	; 0x47
 800cd24:	d1be      	bne.n	800cca4 <_printf_float+0x100>
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d1bc      	bne.n	800cca4 <_printf_float+0x100>
 800cd2a:	2301      	movs	r3, #1
 800cd2c:	e7b9      	b.n	800cca2 <_printf_float+0xfe>
 800cd2e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800cd32:	d118      	bne.n	800cd66 <_printf_float+0x1c2>
 800cd34:	2900      	cmp	r1, #0
 800cd36:	6863      	ldr	r3, [r4, #4]
 800cd38:	dd0b      	ble.n	800cd52 <_printf_float+0x1ae>
 800cd3a:	6121      	str	r1, [r4, #16]
 800cd3c:	b913      	cbnz	r3, 800cd44 <_printf_float+0x1a0>
 800cd3e:	6822      	ldr	r2, [r4, #0]
 800cd40:	07d0      	lsls	r0, r2, #31
 800cd42:	d502      	bpl.n	800cd4a <_printf_float+0x1a6>
 800cd44:	3301      	adds	r3, #1
 800cd46:	440b      	add	r3, r1
 800cd48:	6123      	str	r3, [r4, #16]
 800cd4a:	65a1      	str	r1, [r4, #88]	; 0x58
 800cd4c:	f04f 0900 	mov.w	r9, #0
 800cd50:	e7de      	b.n	800cd10 <_printf_float+0x16c>
 800cd52:	b913      	cbnz	r3, 800cd5a <_printf_float+0x1b6>
 800cd54:	6822      	ldr	r2, [r4, #0]
 800cd56:	07d2      	lsls	r2, r2, #31
 800cd58:	d501      	bpl.n	800cd5e <_printf_float+0x1ba>
 800cd5a:	3302      	adds	r3, #2
 800cd5c:	e7f4      	b.n	800cd48 <_printf_float+0x1a4>
 800cd5e:	2301      	movs	r3, #1
 800cd60:	e7f2      	b.n	800cd48 <_printf_float+0x1a4>
 800cd62:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800cd66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cd68:	4299      	cmp	r1, r3
 800cd6a:	db05      	blt.n	800cd78 <_printf_float+0x1d4>
 800cd6c:	6823      	ldr	r3, [r4, #0]
 800cd6e:	6121      	str	r1, [r4, #16]
 800cd70:	07d8      	lsls	r0, r3, #31
 800cd72:	d5ea      	bpl.n	800cd4a <_printf_float+0x1a6>
 800cd74:	1c4b      	adds	r3, r1, #1
 800cd76:	e7e7      	b.n	800cd48 <_printf_float+0x1a4>
 800cd78:	2900      	cmp	r1, #0
 800cd7a:	bfd4      	ite	le
 800cd7c:	f1c1 0202 	rsble	r2, r1, #2
 800cd80:	2201      	movgt	r2, #1
 800cd82:	4413      	add	r3, r2
 800cd84:	e7e0      	b.n	800cd48 <_printf_float+0x1a4>
 800cd86:	6823      	ldr	r3, [r4, #0]
 800cd88:	055a      	lsls	r2, r3, #21
 800cd8a:	d407      	bmi.n	800cd9c <_printf_float+0x1f8>
 800cd8c:	6923      	ldr	r3, [r4, #16]
 800cd8e:	4642      	mov	r2, r8
 800cd90:	4631      	mov	r1, r6
 800cd92:	4628      	mov	r0, r5
 800cd94:	47b8      	blx	r7
 800cd96:	3001      	adds	r0, #1
 800cd98:	d12c      	bne.n	800cdf4 <_printf_float+0x250>
 800cd9a:	e764      	b.n	800cc66 <_printf_float+0xc2>
 800cd9c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800cda0:	f240 80e0 	bls.w	800cf64 <_printf_float+0x3c0>
 800cda4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800cda8:	2200      	movs	r2, #0
 800cdaa:	2300      	movs	r3, #0
 800cdac:	f7f3 fe9c 	bl	8000ae8 <__aeabi_dcmpeq>
 800cdb0:	2800      	cmp	r0, #0
 800cdb2:	d034      	beq.n	800ce1e <_printf_float+0x27a>
 800cdb4:	4a37      	ldr	r2, [pc, #220]	; (800ce94 <_printf_float+0x2f0>)
 800cdb6:	2301      	movs	r3, #1
 800cdb8:	4631      	mov	r1, r6
 800cdba:	4628      	mov	r0, r5
 800cdbc:	47b8      	blx	r7
 800cdbe:	3001      	adds	r0, #1
 800cdc0:	f43f af51 	beq.w	800cc66 <_printf_float+0xc2>
 800cdc4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cdc8:	429a      	cmp	r2, r3
 800cdca:	db02      	blt.n	800cdd2 <_printf_float+0x22e>
 800cdcc:	6823      	ldr	r3, [r4, #0]
 800cdce:	07d8      	lsls	r0, r3, #31
 800cdd0:	d510      	bpl.n	800cdf4 <_printf_float+0x250>
 800cdd2:	ee18 3a10 	vmov	r3, s16
 800cdd6:	4652      	mov	r2, sl
 800cdd8:	4631      	mov	r1, r6
 800cdda:	4628      	mov	r0, r5
 800cddc:	47b8      	blx	r7
 800cdde:	3001      	adds	r0, #1
 800cde0:	f43f af41 	beq.w	800cc66 <_printf_float+0xc2>
 800cde4:	f04f 0800 	mov.w	r8, #0
 800cde8:	f104 091a 	add.w	r9, r4, #26
 800cdec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cdee:	3b01      	subs	r3, #1
 800cdf0:	4543      	cmp	r3, r8
 800cdf2:	dc09      	bgt.n	800ce08 <_printf_float+0x264>
 800cdf4:	6823      	ldr	r3, [r4, #0]
 800cdf6:	079b      	lsls	r3, r3, #30
 800cdf8:	f100 8105 	bmi.w	800d006 <_printf_float+0x462>
 800cdfc:	68e0      	ldr	r0, [r4, #12]
 800cdfe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce00:	4298      	cmp	r0, r3
 800ce02:	bfb8      	it	lt
 800ce04:	4618      	movlt	r0, r3
 800ce06:	e730      	b.n	800cc6a <_printf_float+0xc6>
 800ce08:	2301      	movs	r3, #1
 800ce0a:	464a      	mov	r2, r9
 800ce0c:	4631      	mov	r1, r6
 800ce0e:	4628      	mov	r0, r5
 800ce10:	47b8      	blx	r7
 800ce12:	3001      	adds	r0, #1
 800ce14:	f43f af27 	beq.w	800cc66 <_printf_float+0xc2>
 800ce18:	f108 0801 	add.w	r8, r8, #1
 800ce1c:	e7e6      	b.n	800cdec <_printf_float+0x248>
 800ce1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	dc39      	bgt.n	800ce98 <_printf_float+0x2f4>
 800ce24:	4a1b      	ldr	r2, [pc, #108]	; (800ce94 <_printf_float+0x2f0>)
 800ce26:	2301      	movs	r3, #1
 800ce28:	4631      	mov	r1, r6
 800ce2a:	4628      	mov	r0, r5
 800ce2c:	47b8      	blx	r7
 800ce2e:	3001      	adds	r0, #1
 800ce30:	f43f af19 	beq.w	800cc66 <_printf_float+0xc2>
 800ce34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ce38:	4313      	orrs	r3, r2
 800ce3a:	d102      	bne.n	800ce42 <_printf_float+0x29e>
 800ce3c:	6823      	ldr	r3, [r4, #0]
 800ce3e:	07d9      	lsls	r1, r3, #31
 800ce40:	d5d8      	bpl.n	800cdf4 <_printf_float+0x250>
 800ce42:	ee18 3a10 	vmov	r3, s16
 800ce46:	4652      	mov	r2, sl
 800ce48:	4631      	mov	r1, r6
 800ce4a:	4628      	mov	r0, r5
 800ce4c:	47b8      	blx	r7
 800ce4e:	3001      	adds	r0, #1
 800ce50:	f43f af09 	beq.w	800cc66 <_printf_float+0xc2>
 800ce54:	f04f 0900 	mov.w	r9, #0
 800ce58:	f104 0a1a 	add.w	sl, r4, #26
 800ce5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce5e:	425b      	negs	r3, r3
 800ce60:	454b      	cmp	r3, r9
 800ce62:	dc01      	bgt.n	800ce68 <_printf_float+0x2c4>
 800ce64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ce66:	e792      	b.n	800cd8e <_printf_float+0x1ea>
 800ce68:	2301      	movs	r3, #1
 800ce6a:	4652      	mov	r2, sl
 800ce6c:	4631      	mov	r1, r6
 800ce6e:	4628      	mov	r0, r5
 800ce70:	47b8      	blx	r7
 800ce72:	3001      	adds	r0, #1
 800ce74:	f43f aef7 	beq.w	800cc66 <_printf_float+0xc2>
 800ce78:	f109 0901 	add.w	r9, r9, #1
 800ce7c:	e7ee      	b.n	800ce5c <_printf_float+0x2b8>
 800ce7e:	bf00      	nop
 800ce80:	7fefffff 	.word	0x7fefffff
 800ce84:	0801177c 	.word	0x0801177c
 800ce88:	08011780 	.word	0x08011780
 800ce8c:	08011788 	.word	0x08011788
 800ce90:	08011784 	.word	0x08011784
 800ce94:	0801178c 	.word	0x0801178c
 800ce98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ce9a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ce9c:	429a      	cmp	r2, r3
 800ce9e:	bfa8      	it	ge
 800cea0:	461a      	movge	r2, r3
 800cea2:	2a00      	cmp	r2, #0
 800cea4:	4691      	mov	r9, r2
 800cea6:	dc37      	bgt.n	800cf18 <_printf_float+0x374>
 800cea8:	f04f 0b00 	mov.w	fp, #0
 800ceac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ceb0:	f104 021a 	add.w	r2, r4, #26
 800ceb4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ceb6:	9305      	str	r3, [sp, #20]
 800ceb8:	eba3 0309 	sub.w	r3, r3, r9
 800cebc:	455b      	cmp	r3, fp
 800cebe:	dc33      	bgt.n	800cf28 <_printf_float+0x384>
 800cec0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cec4:	429a      	cmp	r2, r3
 800cec6:	db3b      	blt.n	800cf40 <_printf_float+0x39c>
 800cec8:	6823      	ldr	r3, [r4, #0]
 800ceca:	07da      	lsls	r2, r3, #31
 800cecc:	d438      	bmi.n	800cf40 <_printf_float+0x39c>
 800cece:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ced0:	9b05      	ldr	r3, [sp, #20]
 800ced2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ced4:	1ad3      	subs	r3, r2, r3
 800ced6:	eba2 0901 	sub.w	r9, r2, r1
 800ceda:	4599      	cmp	r9, r3
 800cedc:	bfa8      	it	ge
 800cede:	4699      	movge	r9, r3
 800cee0:	f1b9 0f00 	cmp.w	r9, #0
 800cee4:	dc35      	bgt.n	800cf52 <_printf_float+0x3ae>
 800cee6:	f04f 0800 	mov.w	r8, #0
 800ceea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ceee:	f104 0a1a 	add.w	sl, r4, #26
 800cef2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cef6:	1a9b      	subs	r3, r3, r2
 800cef8:	eba3 0309 	sub.w	r3, r3, r9
 800cefc:	4543      	cmp	r3, r8
 800cefe:	f77f af79 	ble.w	800cdf4 <_printf_float+0x250>
 800cf02:	2301      	movs	r3, #1
 800cf04:	4652      	mov	r2, sl
 800cf06:	4631      	mov	r1, r6
 800cf08:	4628      	mov	r0, r5
 800cf0a:	47b8      	blx	r7
 800cf0c:	3001      	adds	r0, #1
 800cf0e:	f43f aeaa 	beq.w	800cc66 <_printf_float+0xc2>
 800cf12:	f108 0801 	add.w	r8, r8, #1
 800cf16:	e7ec      	b.n	800cef2 <_printf_float+0x34e>
 800cf18:	4613      	mov	r3, r2
 800cf1a:	4631      	mov	r1, r6
 800cf1c:	4642      	mov	r2, r8
 800cf1e:	4628      	mov	r0, r5
 800cf20:	47b8      	blx	r7
 800cf22:	3001      	adds	r0, #1
 800cf24:	d1c0      	bne.n	800cea8 <_printf_float+0x304>
 800cf26:	e69e      	b.n	800cc66 <_printf_float+0xc2>
 800cf28:	2301      	movs	r3, #1
 800cf2a:	4631      	mov	r1, r6
 800cf2c:	4628      	mov	r0, r5
 800cf2e:	9205      	str	r2, [sp, #20]
 800cf30:	47b8      	blx	r7
 800cf32:	3001      	adds	r0, #1
 800cf34:	f43f ae97 	beq.w	800cc66 <_printf_float+0xc2>
 800cf38:	9a05      	ldr	r2, [sp, #20]
 800cf3a:	f10b 0b01 	add.w	fp, fp, #1
 800cf3e:	e7b9      	b.n	800ceb4 <_printf_float+0x310>
 800cf40:	ee18 3a10 	vmov	r3, s16
 800cf44:	4652      	mov	r2, sl
 800cf46:	4631      	mov	r1, r6
 800cf48:	4628      	mov	r0, r5
 800cf4a:	47b8      	blx	r7
 800cf4c:	3001      	adds	r0, #1
 800cf4e:	d1be      	bne.n	800cece <_printf_float+0x32a>
 800cf50:	e689      	b.n	800cc66 <_printf_float+0xc2>
 800cf52:	9a05      	ldr	r2, [sp, #20]
 800cf54:	464b      	mov	r3, r9
 800cf56:	4442      	add	r2, r8
 800cf58:	4631      	mov	r1, r6
 800cf5a:	4628      	mov	r0, r5
 800cf5c:	47b8      	blx	r7
 800cf5e:	3001      	adds	r0, #1
 800cf60:	d1c1      	bne.n	800cee6 <_printf_float+0x342>
 800cf62:	e680      	b.n	800cc66 <_printf_float+0xc2>
 800cf64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cf66:	2a01      	cmp	r2, #1
 800cf68:	dc01      	bgt.n	800cf6e <_printf_float+0x3ca>
 800cf6a:	07db      	lsls	r3, r3, #31
 800cf6c:	d538      	bpl.n	800cfe0 <_printf_float+0x43c>
 800cf6e:	2301      	movs	r3, #1
 800cf70:	4642      	mov	r2, r8
 800cf72:	4631      	mov	r1, r6
 800cf74:	4628      	mov	r0, r5
 800cf76:	47b8      	blx	r7
 800cf78:	3001      	adds	r0, #1
 800cf7a:	f43f ae74 	beq.w	800cc66 <_printf_float+0xc2>
 800cf7e:	ee18 3a10 	vmov	r3, s16
 800cf82:	4652      	mov	r2, sl
 800cf84:	4631      	mov	r1, r6
 800cf86:	4628      	mov	r0, r5
 800cf88:	47b8      	blx	r7
 800cf8a:	3001      	adds	r0, #1
 800cf8c:	f43f ae6b 	beq.w	800cc66 <_printf_float+0xc2>
 800cf90:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800cf94:	2200      	movs	r2, #0
 800cf96:	2300      	movs	r3, #0
 800cf98:	f7f3 fda6 	bl	8000ae8 <__aeabi_dcmpeq>
 800cf9c:	b9d8      	cbnz	r0, 800cfd6 <_printf_float+0x432>
 800cf9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cfa0:	f108 0201 	add.w	r2, r8, #1
 800cfa4:	3b01      	subs	r3, #1
 800cfa6:	4631      	mov	r1, r6
 800cfa8:	4628      	mov	r0, r5
 800cfaa:	47b8      	blx	r7
 800cfac:	3001      	adds	r0, #1
 800cfae:	d10e      	bne.n	800cfce <_printf_float+0x42a>
 800cfb0:	e659      	b.n	800cc66 <_printf_float+0xc2>
 800cfb2:	2301      	movs	r3, #1
 800cfb4:	4652      	mov	r2, sl
 800cfb6:	4631      	mov	r1, r6
 800cfb8:	4628      	mov	r0, r5
 800cfba:	47b8      	blx	r7
 800cfbc:	3001      	adds	r0, #1
 800cfbe:	f43f ae52 	beq.w	800cc66 <_printf_float+0xc2>
 800cfc2:	f108 0801 	add.w	r8, r8, #1
 800cfc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cfc8:	3b01      	subs	r3, #1
 800cfca:	4543      	cmp	r3, r8
 800cfcc:	dcf1      	bgt.n	800cfb2 <_printf_float+0x40e>
 800cfce:	464b      	mov	r3, r9
 800cfd0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800cfd4:	e6dc      	b.n	800cd90 <_printf_float+0x1ec>
 800cfd6:	f04f 0800 	mov.w	r8, #0
 800cfda:	f104 0a1a 	add.w	sl, r4, #26
 800cfde:	e7f2      	b.n	800cfc6 <_printf_float+0x422>
 800cfe0:	2301      	movs	r3, #1
 800cfe2:	4642      	mov	r2, r8
 800cfe4:	e7df      	b.n	800cfa6 <_printf_float+0x402>
 800cfe6:	2301      	movs	r3, #1
 800cfe8:	464a      	mov	r2, r9
 800cfea:	4631      	mov	r1, r6
 800cfec:	4628      	mov	r0, r5
 800cfee:	47b8      	blx	r7
 800cff0:	3001      	adds	r0, #1
 800cff2:	f43f ae38 	beq.w	800cc66 <_printf_float+0xc2>
 800cff6:	f108 0801 	add.w	r8, r8, #1
 800cffa:	68e3      	ldr	r3, [r4, #12]
 800cffc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cffe:	1a5b      	subs	r3, r3, r1
 800d000:	4543      	cmp	r3, r8
 800d002:	dcf0      	bgt.n	800cfe6 <_printf_float+0x442>
 800d004:	e6fa      	b.n	800cdfc <_printf_float+0x258>
 800d006:	f04f 0800 	mov.w	r8, #0
 800d00a:	f104 0919 	add.w	r9, r4, #25
 800d00e:	e7f4      	b.n	800cffa <_printf_float+0x456>

0800d010 <_printf_common>:
 800d010:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d014:	4616      	mov	r6, r2
 800d016:	4699      	mov	r9, r3
 800d018:	688a      	ldr	r2, [r1, #8]
 800d01a:	690b      	ldr	r3, [r1, #16]
 800d01c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d020:	4293      	cmp	r3, r2
 800d022:	bfb8      	it	lt
 800d024:	4613      	movlt	r3, r2
 800d026:	6033      	str	r3, [r6, #0]
 800d028:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d02c:	4607      	mov	r7, r0
 800d02e:	460c      	mov	r4, r1
 800d030:	b10a      	cbz	r2, 800d036 <_printf_common+0x26>
 800d032:	3301      	adds	r3, #1
 800d034:	6033      	str	r3, [r6, #0]
 800d036:	6823      	ldr	r3, [r4, #0]
 800d038:	0699      	lsls	r1, r3, #26
 800d03a:	bf42      	ittt	mi
 800d03c:	6833      	ldrmi	r3, [r6, #0]
 800d03e:	3302      	addmi	r3, #2
 800d040:	6033      	strmi	r3, [r6, #0]
 800d042:	6825      	ldr	r5, [r4, #0]
 800d044:	f015 0506 	ands.w	r5, r5, #6
 800d048:	d106      	bne.n	800d058 <_printf_common+0x48>
 800d04a:	f104 0a19 	add.w	sl, r4, #25
 800d04e:	68e3      	ldr	r3, [r4, #12]
 800d050:	6832      	ldr	r2, [r6, #0]
 800d052:	1a9b      	subs	r3, r3, r2
 800d054:	42ab      	cmp	r3, r5
 800d056:	dc26      	bgt.n	800d0a6 <_printf_common+0x96>
 800d058:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d05c:	1e13      	subs	r3, r2, #0
 800d05e:	6822      	ldr	r2, [r4, #0]
 800d060:	bf18      	it	ne
 800d062:	2301      	movne	r3, #1
 800d064:	0692      	lsls	r2, r2, #26
 800d066:	d42b      	bmi.n	800d0c0 <_printf_common+0xb0>
 800d068:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d06c:	4649      	mov	r1, r9
 800d06e:	4638      	mov	r0, r7
 800d070:	47c0      	blx	r8
 800d072:	3001      	adds	r0, #1
 800d074:	d01e      	beq.n	800d0b4 <_printf_common+0xa4>
 800d076:	6823      	ldr	r3, [r4, #0]
 800d078:	68e5      	ldr	r5, [r4, #12]
 800d07a:	6832      	ldr	r2, [r6, #0]
 800d07c:	f003 0306 	and.w	r3, r3, #6
 800d080:	2b04      	cmp	r3, #4
 800d082:	bf08      	it	eq
 800d084:	1aad      	subeq	r5, r5, r2
 800d086:	68a3      	ldr	r3, [r4, #8]
 800d088:	6922      	ldr	r2, [r4, #16]
 800d08a:	bf0c      	ite	eq
 800d08c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d090:	2500      	movne	r5, #0
 800d092:	4293      	cmp	r3, r2
 800d094:	bfc4      	itt	gt
 800d096:	1a9b      	subgt	r3, r3, r2
 800d098:	18ed      	addgt	r5, r5, r3
 800d09a:	2600      	movs	r6, #0
 800d09c:	341a      	adds	r4, #26
 800d09e:	42b5      	cmp	r5, r6
 800d0a0:	d11a      	bne.n	800d0d8 <_printf_common+0xc8>
 800d0a2:	2000      	movs	r0, #0
 800d0a4:	e008      	b.n	800d0b8 <_printf_common+0xa8>
 800d0a6:	2301      	movs	r3, #1
 800d0a8:	4652      	mov	r2, sl
 800d0aa:	4649      	mov	r1, r9
 800d0ac:	4638      	mov	r0, r7
 800d0ae:	47c0      	blx	r8
 800d0b0:	3001      	adds	r0, #1
 800d0b2:	d103      	bne.n	800d0bc <_printf_common+0xac>
 800d0b4:	f04f 30ff 	mov.w	r0, #4294967295
 800d0b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d0bc:	3501      	adds	r5, #1
 800d0be:	e7c6      	b.n	800d04e <_printf_common+0x3e>
 800d0c0:	18e1      	adds	r1, r4, r3
 800d0c2:	1c5a      	adds	r2, r3, #1
 800d0c4:	2030      	movs	r0, #48	; 0x30
 800d0c6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d0ca:	4422      	add	r2, r4
 800d0cc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d0d0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d0d4:	3302      	adds	r3, #2
 800d0d6:	e7c7      	b.n	800d068 <_printf_common+0x58>
 800d0d8:	2301      	movs	r3, #1
 800d0da:	4622      	mov	r2, r4
 800d0dc:	4649      	mov	r1, r9
 800d0de:	4638      	mov	r0, r7
 800d0e0:	47c0      	blx	r8
 800d0e2:	3001      	adds	r0, #1
 800d0e4:	d0e6      	beq.n	800d0b4 <_printf_common+0xa4>
 800d0e6:	3601      	adds	r6, #1
 800d0e8:	e7d9      	b.n	800d09e <_printf_common+0x8e>
	...

0800d0ec <_printf_i>:
 800d0ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d0f0:	460c      	mov	r4, r1
 800d0f2:	4691      	mov	r9, r2
 800d0f4:	7e27      	ldrb	r7, [r4, #24]
 800d0f6:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d0f8:	2f78      	cmp	r7, #120	; 0x78
 800d0fa:	4680      	mov	r8, r0
 800d0fc:	469a      	mov	sl, r3
 800d0fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d102:	d807      	bhi.n	800d114 <_printf_i+0x28>
 800d104:	2f62      	cmp	r7, #98	; 0x62
 800d106:	d80a      	bhi.n	800d11e <_printf_i+0x32>
 800d108:	2f00      	cmp	r7, #0
 800d10a:	f000 80d8 	beq.w	800d2be <_printf_i+0x1d2>
 800d10e:	2f58      	cmp	r7, #88	; 0x58
 800d110:	f000 80a3 	beq.w	800d25a <_printf_i+0x16e>
 800d114:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d118:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d11c:	e03a      	b.n	800d194 <_printf_i+0xa8>
 800d11e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d122:	2b15      	cmp	r3, #21
 800d124:	d8f6      	bhi.n	800d114 <_printf_i+0x28>
 800d126:	a001      	add	r0, pc, #4	; (adr r0, 800d12c <_printf_i+0x40>)
 800d128:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800d12c:	0800d185 	.word	0x0800d185
 800d130:	0800d199 	.word	0x0800d199
 800d134:	0800d115 	.word	0x0800d115
 800d138:	0800d115 	.word	0x0800d115
 800d13c:	0800d115 	.word	0x0800d115
 800d140:	0800d115 	.word	0x0800d115
 800d144:	0800d199 	.word	0x0800d199
 800d148:	0800d115 	.word	0x0800d115
 800d14c:	0800d115 	.word	0x0800d115
 800d150:	0800d115 	.word	0x0800d115
 800d154:	0800d115 	.word	0x0800d115
 800d158:	0800d2a5 	.word	0x0800d2a5
 800d15c:	0800d1c9 	.word	0x0800d1c9
 800d160:	0800d287 	.word	0x0800d287
 800d164:	0800d115 	.word	0x0800d115
 800d168:	0800d115 	.word	0x0800d115
 800d16c:	0800d2c7 	.word	0x0800d2c7
 800d170:	0800d115 	.word	0x0800d115
 800d174:	0800d1c9 	.word	0x0800d1c9
 800d178:	0800d115 	.word	0x0800d115
 800d17c:	0800d115 	.word	0x0800d115
 800d180:	0800d28f 	.word	0x0800d28f
 800d184:	680b      	ldr	r3, [r1, #0]
 800d186:	1d1a      	adds	r2, r3, #4
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	600a      	str	r2, [r1, #0]
 800d18c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d190:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d194:	2301      	movs	r3, #1
 800d196:	e0a3      	b.n	800d2e0 <_printf_i+0x1f4>
 800d198:	6825      	ldr	r5, [r4, #0]
 800d19a:	6808      	ldr	r0, [r1, #0]
 800d19c:	062e      	lsls	r6, r5, #24
 800d19e:	f100 0304 	add.w	r3, r0, #4
 800d1a2:	d50a      	bpl.n	800d1ba <_printf_i+0xce>
 800d1a4:	6805      	ldr	r5, [r0, #0]
 800d1a6:	600b      	str	r3, [r1, #0]
 800d1a8:	2d00      	cmp	r5, #0
 800d1aa:	da03      	bge.n	800d1b4 <_printf_i+0xc8>
 800d1ac:	232d      	movs	r3, #45	; 0x2d
 800d1ae:	426d      	negs	r5, r5
 800d1b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d1b4:	485e      	ldr	r0, [pc, #376]	; (800d330 <_printf_i+0x244>)
 800d1b6:	230a      	movs	r3, #10
 800d1b8:	e019      	b.n	800d1ee <_printf_i+0x102>
 800d1ba:	f015 0f40 	tst.w	r5, #64	; 0x40
 800d1be:	6805      	ldr	r5, [r0, #0]
 800d1c0:	600b      	str	r3, [r1, #0]
 800d1c2:	bf18      	it	ne
 800d1c4:	b22d      	sxthne	r5, r5
 800d1c6:	e7ef      	b.n	800d1a8 <_printf_i+0xbc>
 800d1c8:	680b      	ldr	r3, [r1, #0]
 800d1ca:	6825      	ldr	r5, [r4, #0]
 800d1cc:	1d18      	adds	r0, r3, #4
 800d1ce:	6008      	str	r0, [r1, #0]
 800d1d0:	0628      	lsls	r0, r5, #24
 800d1d2:	d501      	bpl.n	800d1d8 <_printf_i+0xec>
 800d1d4:	681d      	ldr	r5, [r3, #0]
 800d1d6:	e002      	b.n	800d1de <_printf_i+0xf2>
 800d1d8:	0669      	lsls	r1, r5, #25
 800d1da:	d5fb      	bpl.n	800d1d4 <_printf_i+0xe8>
 800d1dc:	881d      	ldrh	r5, [r3, #0]
 800d1de:	4854      	ldr	r0, [pc, #336]	; (800d330 <_printf_i+0x244>)
 800d1e0:	2f6f      	cmp	r7, #111	; 0x6f
 800d1e2:	bf0c      	ite	eq
 800d1e4:	2308      	moveq	r3, #8
 800d1e6:	230a      	movne	r3, #10
 800d1e8:	2100      	movs	r1, #0
 800d1ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d1ee:	6866      	ldr	r6, [r4, #4]
 800d1f0:	60a6      	str	r6, [r4, #8]
 800d1f2:	2e00      	cmp	r6, #0
 800d1f4:	bfa2      	ittt	ge
 800d1f6:	6821      	ldrge	r1, [r4, #0]
 800d1f8:	f021 0104 	bicge.w	r1, r1, #4
 800d1fc:	6021      	strge	r1, [r4, #0]
 800d1fe:	b90d      	cbnz	r5, 800d204 <_printf_i+0x118>
 800d200:	2e00      	cmp	r6, #0
 800d202:	d04d      	beq.n	800d2a0 <_printf_i+0x1b4>
 800d204:	4616      	mov	r6, r2
 800d206:	fbb5 f1f3 	udiv	r1, r5, r3
 800d20a:	fb03 5711 	mls	r7, r3, r1, r5
 800d20e:	5dc7      	ldrb	r7, [r0, r7]
 800d210:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d214:	462f      	mov	r7, r5
 800d216:	42bb      	cmp	r3, r7
 800d218:	460d      	mov	r5, r1
 800d21a:	d9f4      	bls.n	800d206 <_printf_i+0x11a>
 800d21c:	2b08      	cmp	r3, #8
 800d21e:	d10b      	bne.n	800d238 <_printf_i+0x14c>
 800d220:	6823      	ldr	r3, [r4, #0]
 800d222:	07df      	lsls	r7, r3, #31
 800d224:	d508      	bpl.n	800d238 <_printf_i+0x14c>
 800d226:	6923      	ldr	r3, [r4, #16]
 800d228:	6861      	ldr	r1, [r4, #4]
 800d22a:	4299      	cmp	r1, r3
 800d22c:	bfde      	ittt	le
 800d22e:	2330      	movle	r3, #48	; 0x30
 800d230:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d234:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d238:	1b92      	subs	r2, r2, r6
 800d23a:	6122      	str	r2, [r4, #16]
 800d23c:	f8cd a000 	str.w	sl, [sp]
 800d240:	464b      	mov	r3, r9
 800d242:	aa03      	add	r2, sp, #12
 800d244:	4621      	mov	r1, r4
 800d246:	4640      	mov	r0, r8
 800d248:	f7ff fee2 	bl	800d010 <_printf_common>
 800d24c:	3001      	adds	r0, #1
 800d24e:	d14c      	bne.n	800d2ea <_printf_i+0x1fe>
 800d250:	f04f 30ff 	mov.w	r0, #4294967295
 800d254:	b004      	add	sp, #16
 800d256:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d25a:	4835      	ldr	r0, [pc, #212]	; (800d330 <_printf_i+0x244>)
 800d25c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d260:	6823      	ldr	r3, [r4, #0]
 800d262:	680e      	ldr	r6, [r1, #0]
 800d264:	061f      	lsls	r7, r3, #24
 800d266:	f856 5b04 	ldr.w	r5, [r6], #4
 800d26a:	600e      	str	r6, [r1, #0]
 800d26c:	d514      	bpl.n	800d298 <_printf_i+0x1ac>
 800d26e:	07d9      	lsls	r1, r3, #31
 800d270:	bf44      	itt	mi
 800d272:	f043 0320 	orrmi.w	r3, r3, #32
 800d276:	6023      	strmi	r3, [r4, #0]
 800d278:	b91d      	cbnz	r5, 800d282 <_printf_i+0x196>
 800d27a:	6823      	ldr	r3, [r4, #0]
 800d27c:	f023 0320 	bic.w	r3, r3, #32
 800d280:	6023      	str	r3, [r4, #0]
 800d282:	2310      	movs	r3, #16
 800d284:	e7b0      	b.n	800d1e8 <_printf_i+0xfc>
 800d286:	6823      	ldr	r3, [r4, #0]
 800d288:	f043 0320 	orr.w	r3, r3, #32
 800d28c:	6023      	str	r3, [r4, #0]
 800d28e:	2378      	movs	r3, #120	; 0x78
 800d290:	4828      	ldr	r0, [pc, #160]	; (800d334 <_printf_i+0x248>)
 800d292:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d296:	e7e3      	b.n	800d260 <_printf_i+0x174>
 800d298:	065e      	lsls	r6, r3, #25
 800d29a:	bf48      	it	mi
 800d29c:	b2ad      	uxthmi	r5, r5
 800d29e:	e7e6      	b.n	800d26e <_printf_i+0x182>
 800d2a0:	4616      	mov	r6, r2
 800d2a2:	e7bb      	b.n	800d21c <_printf_i+0x130>
 800d2a4:	680b      	ldr	r3, [r1, #0]
 800d2a6:	6826      	ldr	r6, [r4, #0]
 800d2a8:	6960      	ldr	r0, [r4, #20]
 800d2aa:	1d1d      	adds	r5, r3, #4
 800d2ac:	600d      	str	r5, [r1, #0]
 800d2ae:	0635      	lsls	r5, r6, #24
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	d501      	bpl.n	800d2b8 <_printf_i+0x1cc>
 800d2b4:	6018      	str	r0, [r3, #0]
 800d2b6:	e002      	b.n	800d2be <_printf_i+0x1d2>
 800d2b8:	0671      	lsls	r1, r6, #25
 800d2ba:	d5fb      	bpl.n	800d2b4 <_printf_i+0x1c8>
 800d2bc:	8018      	strh	r0, [r3, #0]
 800d2be:	2300      	movs	r3, #0
 800d2c0:	6123      	str	r3, [r4, #16]
 800d2c2:	4616      	mov	r6, r2
 800d2c4:	e7ba      	b.n	800d23c <_printf_i+0x150>
 800d2c6:	680b      	ldr	r3, [r1, #0]
 800d2c8:	1d1a      	adds	r2, r3, #4
 800d2ca:	600a      	str	r2, [r1, #0]
 800d2cc:	681e      	ldr	r6, [r3, #0]
 800d2ce:	6862      	ldr	r2, [r4, #4]
 800d2d0:	2100      	movs	r1, #0
 800d2d2:	4630      	mov	r0, r6
 800d2d4:	f7f2 ff94 	bl	8000200 <memchr>
 800d2d8:	b108      	cbz	r0, 800d2de <_printf_i+0x1f2>
 800d2da:	1b80      	subs	r0, r0, r6
 800d2dc:	6060      	str	r0, [r4, #4]
 800d2de:	6863      	ldr	r3, [r4, #4]
 800d2e0:	6123      	str	r3, [r4, #16]
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d2e8:	e7a8      	b.n	800d23c <_printf_i+0x150>
 800d2ea:	6923      	ldr	r3, [r4, #16]
 800d2ec:	4632      	mov	r2, r6
 800d2ee:	4649      	mov	r1, r9
 800d2f0:	4640      	mov	r0, r8
 800d2f2:	47d0      	blx	sl
 800d2f4:	3001      	adds	r0, #1
 800d2f6:	d0ab      	beq.n	800d250 <_printf_i+0x164>
 800d2f8:	6823      	ldr	r3, [r4, #0]
 800d2fa:	079b      	lsls	r3, r3, #30
 800d2fc:	d413      	bmi.n	800d326 <_printf_i+0x23a>
 800d2fe:	68e0      	ldr	r0, [r4, #12]
 800d300:	9b03      	ldr	r3, [sp, #12]
 800d302:	4298      	cmp	r0, r3
 800d304:	bfb8      	it	lt
 800d306:	4618      	movlt	r0, r3
 800d308:	e7a4      	b.n	800d254 <_printf_i+0x168>
 800d30a:	2301      	movs	r3, #1
 800d30c:	4632      	mov	r2, r6
 800d30e:	4649      	mov	r1, r9
 800d310:	4640      	mov	r0, r8
 800d312:	47d0      	blx	sl
 800d314:	3001      	adds	r0, #1
 800d316:	d09b      	beq.n	800d250 <_printf_i+0x164>
 800d318:	3501      	adds	r5, #1
 800d31a:	68e3      	ldr	r3, [r4, #12]
 800d31c:	9903      	ldr	r1, [sp, #12]
 800d31e:	1a5b      	subs	r3, r3, r1
 800d320:	42ab      	cmp	r3, r5
 800d322:	dcf2      	bgt.n	800d30a <_printf_i+0x21e>
 800d324:	e7eb      	b.n	800d2fe <_printf_i+0x212>
 800d326:	2500      	movs	r5, #0
 800d328:	f104 0619 	add.w	r6, r4, #25
 800d32c:	e7f5      	b.n	800d31a <_printf_i+0x22e>
 800d32e:	bf00      	nop
 800d330:	0801178e 	.word	0x0801178e
 800d334:	0801179f 	.word	0x0801179f

0800d338 <siprintf>:
 800d338:	b40e      	push	{r1, r2, r3}
 800d33a:	b500      	push	{lr}
 800d33c:	b09c      	sub	sp, #112	; 0x70
 800d33e:	ab1d      	add	r3, sp, #116	; 0x74
 800d340:	9002      	str	r0, [sp, #8]
 800d342:	9006      	str	r0, [sp, #24]
 800d344:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d348:	4809      	ldr	r0, [pc, #36]	; (800d370 <siprintf+0x38>)
 800d34a:	9107      	str	r1, [sp, #28]
 800d34c:	9104      	str	r1, [sp, #16]
 800d34e:	4909      	ldr	r1, [pc, #36]	; (800d374 <siprintf+0x3c>)
 800d350:	f853 2b04 	ldr.w	r2, [r3], #4
 800d354:	9105      	str	r1, [sp, #20]
 800d356:	6800      	ldr	r0, [r0, #0]
 800d358:	9301      	str	r3, [sp, #4]
 800d35a:	a902      	add	r1, sp, #8
 800d35c:	f001 fb24 	bl	800e9a8 <_svfiprintf_r>
 800d360:	9b02      	ldr	r3, [sp, #8]
 800d362:	2200      	movs	r2, #0
 800d364:	701a      	strb	r2, [r3, #0]
 800d366:	b01c      	add	sp, #112	; 0x70
 800d368:	f85d eb04 	ldr.w	lr, [sp], #4
 800d36c:	b003      	add	sp, #12
 800d36e:	4770      	bx	lr
 800d370:	200000d8 	.word	0x200000d8
 800d374:	ffff0208 	.word	0xffff0208

0800d378 <quorem>:
 800d378:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d37c:	6903      	ldr	r3, [r0, #16]
 800d37e:	690c      	ldr	r4, [r1, #16]
 800d380:	42a3      	cmp	r3, r4
 800d382:	4607      	mov	r7, r0
 800d384:	f2c0 8081 	blt.w	800d48a <quorem+0x112>
 800d388:	3c01      	subs	r4, #1
 800d38a:	f101 0814 	add.w	r8, r1, #20
 800d38e:	f100 0514 	add.w	r5, r0, #20
 800d392:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d396:	9301      	str	r3, [sp, #4]
 800d398:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d39c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d3a0:	3301      	adds	r3, #1
 800d3a2:	429a      	cmp	r2, r3
 800d3a4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d3a8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d3ac:	fbb2 f6f3 	udiv	r6, r2, r3
 800d3b0:	d331      	bcc.n	800d416 <quorem+0x9e>
 800d3b2:	f04f 0e00 	mov.w	lr, #0
 800d3b6:	4640      	mov	r0, r8
 800d3b8:	46ac      	mov	ip, r5
 800d3ba:	46f2      	mov	sl, lr
 800d3bc:	f850 2b04 	ldr.w	r2, [r0], #4
 800d3c0:	b293      	uxth	r3, r2
 800d3c2:	fb06 e303 	mla	r3, r6, r3, lr
 800d3c6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d3ca:	b29b      	uxth	r3, r3
 800d3cc:	ebaa 0303 	sub.w	r3, sl, r3
 800d3d0:	0c12      	lsrs	r2, r2, #16
 800d3d2:	f8dc a000 	ldr.w	sl, [ip]
 800d3d6:	fb06 e202 	mla	r2, r6, r2, lr
 800d3da:	fa13 f38a 	uxtah	r3, r3, sl
 800d3de:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d3e2:	fa1f fa82 	uxth.w	sl, r2
 800d3e6:	f8dc 2000 	ldr.w	r2, [ip]
 800d3ea:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800d3ee:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d3f2:	b29b      	uxth	r3, r3
 800d3f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d3f8:	4581      	cmp	r9, r0
 800d3fa:	f84c 3b04 	str.w	r3, [ip], #4
 800d3fe:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d402:	d2db      	bcs.n	800d3bc <quorem+0x44>
 800d404:	f855 300b 	ldr.w	r3, [r5, fp]
 800d408:	b92b      	cbnz	r3, 800d416 <quorem+0x9e>
 800d40a:	9b01      	ldr	r3, [sp, #4]
 800d40c:	3b04      	subs	r3, #4
 800d40e:	429d      	cmp	r5, r3
 800d410:	461a      	mov	r2, r3
 800d412:	d32e      	bcc.n	800d472 <quorem+0xfa>
 800d414:	613c      	str	r4, [r7, #16]
 800d416:	4638      	mov	r0, r7
 800d418:	f001 f8b0 	bl	800e57c <__mcmp>
 800d41c:	2800      	cmp	r0, #0
 800d41e:	db24      	blt.n	800d46a <quorem+0xf2>
 800d420:	3601      	adds	r6, #1
 800d422:	4628      	mov	r0, r5
 800d424:	f04f 0c00 	mov.w	ip, #0
 800d428:	f858 2b04 	ldr.w	r2, [r8], #4
 800d42c:	f8d0 e000 	ldr.w	lr, [r0]
 800d430:	b293      	uxth	r3, r2
 800d432:	ebac 0303 	sub.w	r3, ip, r3
 800d436:	0c12      	lsrs	r2, r2, #16
 800d438:	fa13 f38e 	uxtah	r3, r3, lr
 800d43c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d440:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d444:	b29b      	uxth	r3, r3
 800d446:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d44a:	45c1      	cmp	r9, r8
 800d44c:	f840 3b04 	str.w	r3, [r0], #4
 800d450:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d454:	d2e8      	bcs.n	800d428 <quorem+0xb0>
 800d456:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d45a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d45e:	b922      	cbnz	r2, 800d46a <quorem+0xf2>
 800d460:	3b04      	subs	r3, #4
 800d462:	429d      	cmp	r5, r3
 800d464:	461a      	mov	r2, r3
 800d466:	d30a      	bcc.n	800d47e <quorem+0x106>
 800d468:	613c      	str	r4, [r7, #16]
 800d46a:	4630      	mov	r0, r6
 800d46c:	b003      	add	sp, #12
 800d46e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d472:	6812      	ldr	r2, [r2, #0]
 800d474:	3b04      	subs	r3, #4
 800d476:	2a00      	cmp	r2, #0
 800d478:	d1cc      	bne.n	800d414 <quorem+0x9c>
 800d47a:	3c01      	subs	r4, #1
 800d47c:	e7c7      	b.n	800d40e <quorem+0x96>
 800d47e:	6812      	ldr	r2, [r2, #0]
 800d480:	3b04      	subs	r3, #4
 800d482:	2a00      	cmp	r2, #0
 800d484:	d1f0      	bne.n	800d468 <quorem+0xf0>
 800d486:	3c01      	subs	r4, #1
 800d488:	e7eb      	b.n	800d462 <quorem+0xea>
 800d48a:	2000      	movs	r0, #0
 800d48c:	e7ee      	b.n	800d46c <quorem+0xf4>
	...

0800d490 <_dtoa_r>:
 800d490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d494:	ed2d 8b02 	vpush	{d8}
 800d498:	ec57 6b10 	vmov	r6, r7, d0
 800d49c:	b095      	sub	sp, #84	; 0x54
 800d49e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d4a0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d4a4:	9105      	str	r1, [sp, #20]
 800d4a6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800d4aa:	4604      	mov	r4, r0
 800d4ac:	9209      	str	r2, [sp, #36]	; 0x24
 800d4ae:	930f      	str	r3, [sp, #60]	; 0x3c
 800d4b0:	b975      	cbnz	r5, 800d4d0 <_dtoa_r+0x40>
 800d4b2:	2010      	movs	r0, #16
 800d4b4:	f000 fddc 	bl	800e070 <malloc>
 800d4b8:	4602      	mov	r2, r0
 800d4ba:	6260      	str	r0, [r4, #36]	; 0x24
 800d4bc:	b920      	cbnz	r0, 800d4c8 <_dtoa_r+0x38>
 800d4be:	4bb2      	ldr	r3, [pc, #712]	; (800d788 <_dtoa_r+0x2f8>)
 800d4c0:	21ea      	movs	r1, #234	; 0xea
 800d4c2:	48b2      	ldr	r0, [pc, #712]	; (800d78c <_dtoa_r+0x2fc>)
 800d4c4:	f001 fb80 	bl	800ebc8 <__assert_func>
 800d4c8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d4cc:	6005      	str	r5, [r0, #0]
 800d4ce:	60c5      	str	r5, [r0, #12]
 800d4d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d4d2:	6819      	ldr	r1, [r3, #0]
 800d4d4:	b151      	cbz	r1, 800d4ec <_dtoa_r+0x5c>
 800d4d6:	685a      	ldr	r2, [r3, #4]
 800d4d8:	604a      	str	r2, [r1, #4]
 800d4da:	2301      	movs	r3, #1
 800d4dc:	4093      	lsls	r3, r2
 800d4de:	608b      	str	r3, [r1, #8]
 800d4e0:	4620      	mov	r0, r4
 800d4e2:	f000 fe0d 	bl	800e100 <_Bfree>
 800d4e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d4e8:	2200      	movs	r2, #0
 800d4ea:	601a      	str	r2, [r3, #0]
 800d4ec:	1e3b      	subs	r3, r7, #0
 800d4ee:	bfb9      	ittee	lt
 800d4f0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d4f4:	9303      	strlt	r3, [sp, #12]
 800d4f6:	2300      	movge	r3, #0
 800d4f8:	f8c8 3000 	strge.w	r3, [r8]
 800d4fc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800d500:	4ba3      	ldr	r3, [pc, #652]	; (800d790 <_dtoa_r+0x300>)
 800d502:	bfbc      	itt	lt
 800d504:	2201      	movlt	r2, #1
 800d506:	f8c8 2000 	strlt.w	r2, [r8]
 800d50a:	ea33 0309 	bics.w	r3, r3, r9
 800d50e:	d11b      	bne.n	800d548 <_dtoa_r+0xb8>
 800d510:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d512:	f242 730f 	movw	r3, #9999	; 0x270f
 800d516:	6013      	str	r3, [r2, #0]
 800d518:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d51c:	4333      	orrs	r3, r6
 800d51e:	f000 857a 	beq.w	800e016 <_dtoa_r+0xb86>
 800d522:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d524:	b963      	cbnz	r3, 800d540 <_dtoa_r+0xb0>
 800d526:	4b9b      	ldr	r3, [pc, #620]	; (800d794 <_dtoa_r+0x304>)
 800d528:	e024      	b.n	800d574 <_dtoa_r+0xe4>
 800d52a:	4b9b      	ldr	r3, [pc, #620]	; (800d798 <_dtoa_r+0x308>)
 800d52c:	9300      	str	r3, [sp, #0]
 800d52e:	3308      	adds	r3, #8
 800d530:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d532:	6013      	str	r3, [r2, #0]
 800d534:	9800      	ldr	r0, [sp, #0]
 800d536:	b015      	add	sp, #84	; 0x54
 800d538:	ecbd 8b02 	vpop	{d8}
 800d53c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d540:	4b94      	ldr	r3, [pc, #592]	; (800d794 <_dtoa_r+0x304>)
 800d542:	9300      	str	r3, [sp, #0]
 800d544:	3303      	adds	r3, #3
 800d546:	e7f3      	b.n	800d530 <_dtoa_r+0xa0>
 800d548:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d54c:	2200      	movs	r2, #0
 800d54e:	ec51 0b17 	vmov	r0, r1, d7
 800d552:	2300      	movs	r3, #0
 800d554:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800d558:	f7f3 fac6 	bl	8000ae8 <__aeabi_dcmpeq>
 800d55c:	4680      	mov	r8, r0
 800d55e:	b158      	cbz	r0, 800d578 <_dtoa_r+0xe8>
 800d560:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d562:	2301      	movs	r3, #1
 800d564:	6013      	str	r3, [r2, #0]
 800d566:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d568:	2b00      	cmp	r3, #0
 800d56a:	f000 8551 	beq.w	800e010 <_dtoa_r+0xb80>
 800d56e:	488b      	ldr	r0, [pc, #556]	; (800d79c <_dtoa_r+0x30c>)
 800d570:	6018      	str	r0, [r3, #0]
 800d572:	1e43      	subs	r3, r0, #1
 800d574:	9300      	str	r3, [sp, #0]
 800d576:	e7dd      	b.n	800d534 <_dtoa_r+0xa4>
 800d578:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800d57c:	aa12      	add	r2, sp, #72	; 0x48
 800d57e:	a913      	add	r1, sp, #76	; 0x4c
 800d580:	4620      	mov	r0, r4
 800d582:	f001 f89f 	bl	800e6c4 <__d2b>
 800d586:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d58a:	4683      	mov	fp, r0
 800d58c:	2d00      	cmp	r5, #0
 800d58e:	d07c      	beq.n	800d68a <_dtoa_r+0x1fa>
 800d590:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d592:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800d596:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d59a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800d59e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d5a2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d5a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d5aa:	4b7d      	ldr	r3, [pc, #500]	; (800d7a0 <_dtoa_r+0x310>)
 800d5ac:	2200      	movs	r2, #0
 800d5ae:	4630      	mov	r0, r6
 800d5b0:	4639      	mov	r1, r7
 800d5b2:	f7f2 fe79 	bl	80002a8 <__aeabi_dsub>
 800d5b6:	a36e      	add	r3, pc, #440	; (adr r3, 800d770 <_dtoa_r+0x2e0>)
 800d5b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5bc:	f7f3 f82c 	bl	8000618 <__aeabi_dmul>
 800d5c0:	a36d      	add	r3, pc, #436	; (adr r3, 800d778 <_dtoa_r+0x2e8>)
 800d5c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5c6:	f7f2 fe71 	bl	80002ac <__adddf3>
 800d5ca:	4606      	mov	r6, r0
 800d5cc:	4628      	mov	r0, r5
 800d5ce:	460f      	mov	r7, r1
 800d5d0:	f7f2 ffb8 	bl	8000544 <__aeabi_i2d>
 800d5d4:	a36a      	add	r3, pc, #424	; (adr r3, 800d780 <_dtoa_r+0x2f0>)
 800d5d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5da:	f7f3 f81d 	bl	8000618 <__aeabi_dmul>
 800d5de:	4602      	mov	r2, r0
 800d5e0:	460b      	mov	r3, r1
 800d5e2:	4630      	mov	r0, r6
 800d5e4:	4639      	mov	r1, r7
 800d5e6:	f7f2 fe61 	bl	80002ac <__adddf3>
 800d5ea:	4606      	mov	r6, r0
 800d5ec:	460f      	mov	r7, r1
 800d5ee:	f7f3 fac3 	bl	8000b78 <__aeabi_d2iz>
 800d5f2:	2200      	movs	r2, #0
 800d5f4:	4682      	mov	sl, r0
 800d5f6:	2300      	movs	r3, #0
 800d5f8:	4630      	mov	r0, r6
 800d5fa:	4639      	mov	r1, r7
 800d5fc:	f7f3 fa7e 	bl	8000afc <__aeabi_dcmplt>
 800d600:	b148      	cbz	r0, 800d616 <_dtoa_r+0x186>
 800d602:	4650      	mov	r0, sl
 800d604:	f7f2 ff9e 	bl	8000544 <__aeabi_i2d>
 800d608:	4632      	mov	r2, r6
 800d60a:	463b      	mov	r3, r7
 800d60c:	f7f3 fa6c 	bl	8000ae8 <__aeabi_dcmpeq>
 800d610:	b908      	cbnz	r0, 800d616 <_dtoa_r+0x186>
 800d612:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d616:	f1ba 0f16 	cmp.w	sl, #22
 800d61a:	d854      	bhi.n	800d6c6 <_dtoa_r+0x236>
 800d61c:	4b61      	ldr	r3, [pc, #388]	; (800d7a4 <_dtoa_r+0x314>)
 800d61e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d622:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d626:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d62a:	f7f3 fa67 	bl	8000afc <__aeabi_dcmplt>
 800d62e:	2800      	cmp	r0, #0
 800d630:	d04b      	beq.n	800d6ca <_dtoa_r+0x23a>
 800d632:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d636:	2300      	movs	r3, #0
 800d638:	930e      	str	r3, [sp, #56]	; 0x38
 800d63a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d63c:	1b5d      	subs	r5, r3, r5
 800d63e:	1e6b      	subs	r3, r5, #1
 800d640:	9304      	str	r3, [sp, #16]
 800d642:	bf43      	ittte	mi
 800d644:	2300      	movmi	r3, #0
 800d646:	f1c5 0801 	rsbmi	r8, r5, #1
 800d64a:	9304      	strmi	r3, [sp, #16]
 800d64c:	f04f 0800 	movpl.w	r8, #0
 800d650:	f1ba 0f00 	cmp.w	sl, #0
 800d654:	db3b      	blt.n	800d6ce <_dtoa_r+0x23e>
 800d656:	9b04      	ldr	r3, [sp, #16]
 800d658:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800d65c:	4453      	add	r3, sl
 800d65e:	9304      	str	r3, [sp, #16]
 800d660:	2300      	movs	r3, #0
 800d662:	9306      	str	r3, [sp, #24]
 800d664:	9b05      	ldr	r3, [sp, #20]
 800d666:	2b09      	cmp	r3, #9
 800d668:	d869      	bhi.n	800d73e <_dtoa_r+0x2ae>
 800d66a:	2b05      	cmp	r3, #5
 800d66c:	bfc4      	itt	gt
 800d66e:	3b04      	subgt	r3, #4
 800d670:	9305      	strgt	r3, [sp, #20]
 800d672:	9b05      	ldr	r3, [sp, #20]
 800d674:	f1a3 0302 	sub.w	r3, r3, #2
 800d678:	bfcc      	ite	gt
 800d67a:	2500      	movgt	r5, #0
 800d67c:	2501      	movle	r5, #1
 800d67e:	2b03      	cmp	r3, #3
 800d680:	d869      	bhi.n	800d756 <_dtoa_r+0x2c6>
 800d682:	e8df f003 	tbb	[pc, r3]
 800d686:	4e2c      	.short	0x4e2c
 800d688:	5a4c      	.short	0x5a4c
 800d68a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800d68e:	441d      	add	r5, r3
 800d690:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d694:	2b20      	cmp	r3, #32
 800d696:	bfc1      	itttt	gt
 800d698:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d69c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d6a0:	fa09 f303 	lslgt.w	r3, r9, r3
 800d6a4:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d6a8:	bfda      	itte	le
 800d6aa:	f1c3 0320 	rsble	r3, r3, #32
 800d6ae:	fa06 f003 	lslle.w	r0, r6, r3
 800d6b2:	4318      	orrgt	r0, r3
 800d6b4:	f7f2 ff36 	bl	8000524 <__aeabi_ui2d>
 800d6b8:	2301      	movs	r3, #1
 800d6ba:	4606      	mov	r6, r0
 800d6bc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d6c0:	3d01      	subs	r5, #1
 800d6c2:	9310      	str	r3, [sp, #64]	; 0x40
 800d6c4:	e771      	b.n	800d5aa <_dtoa_r+0x11a>
 800d6c6:	2301      	movs	r3, #1
 800d6c8:	e7b6      	b.n	800d638 <_dtoa_r+0x1a8>
 800d6ca:	900e      	str	r0, [sp, #56]	; 0x38
 800d6cc:	e7b5      	b.n	800d63a <_dtoa_r+0x1aa>
 800d6ce:	f1ca 0300 	rsb	r3, sl, #0
 800d6d2:	9306      	str	r3, [sp, #24]
 800d6d4:	2300      	movs	r3, #0
 800d6d6:	eba8 080a 	sub.w	r8, r8, sl
 800d6da:	930d      	str	r3, [sp, #52]	; 0x34
 800d6dc:	e7c2      	b.n	800d664 <_dtoa_r+0x1d4>
 800d6de:	2300      	movs	r3, #0
 800d6e0:	9308      	str	r3, [sp, #32]
 800d6e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	dc39      	bgt.n	800d75c <_dtoa_r+0x2cc>
 800d6e8:	f04f 0901 	mov.w	r9, #1
 800d6ec:	f8cd 9004 	str.w	r9, [sp, #4]
 800d6f0:	464b      	mov	r3, r9
 800d6f2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800d6f6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d6f8:	2200      	movs	r2, #0
 800d6fa:	6042      	str	r2, [r0, #4]
 800d6fc:	2204      	movs	r2, #4
 800d6fe:	f102 0614 	add.w	r6, r2, #20
 800d702:	429e      	cmp	r6, r3
 800d704:	6841      	ldr	r1, [r0, #4]
 800d706:	d92f      	bls.n	800d768 <_dtoa_r+0x2d8>
 800d708:	4620      	mov	r0, r4
 800d70a:	f000 fcb9 	bl	800e080 <_Balloc>
 800d70e:	9000      	str	r0, [sp, #0]
 800d710:	2800      	cmp	r0, #0
 800d712:	d14b      	bne.n	800d7ac <_dtoa_r+0x31c>
 800d714:	4b24      	ldr	r3, [pc, #144]	; (800d7a8 <_dtoa_r+0x318>)
 800d716:	4602      	mov	r2, r0
 800d718:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d71c:	e6d1      	b.n	800d4c2 <_dtoa_r+0x32>
 800d71e:	2301      	movs	r3, #1
 800d720:	e7de      	b.n	800d6e0 <_dtoa_r+0x250>
 800d722:	2300      	movs	r3, #0
 800d724:	9308      	str	r3, [sp, #32]
 800d726:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d728:	eb0a 0903 	add.w	r9, sl, r3
 800d72c:	f109 0301 	add.w	r3, r9, #1
 800d730:	2b01      	cmp	r3, #1
 800d732:	9301      	str	r3, [sp, #4]
 800d734:	bfb8      	it	lt
 800d736:	2301      	movlt	r3, #1
 800d738:	e7dd      	b.n	800d6f6 <_dtoa_r+0x266>
 800d73a:	2301      	movs	r3, #1
 800d73c:	e7f2      	b.n	800d724 <_dtoa_r+0x294>
 800d73e:	2501      	movs	r5, #1
 800d740:	2300      	movs	r3, #0
 800d742:	9305      	str	r3, [sp, #20]
 800d744:	9508      	str	r5, [sp, #32]
 800d746:	f04f 39ff 	mov.w	r9, #4294967295
 800d74a:	2200      	movs	r2, #0
 800d74c:	f8cd 9004 	str.w	r9, [sp, #4]
 800d750:	2312      	movs	r3, #18
 800d752:	9209      	str	r2, [sp, #36]	; 0x24
 800d754:	e7cf      	b.n	800d6f6 <_dtoa_r+0x266>
 800d756:	2301      	movs	r3, #1
 800d758:	9308      	str	r3, [sp, #32]
 800d75a:	e7f4      	b.n	800d746 <_dtoa_r+0x2b6>
 800d75c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800d760:	f8cd 9004 	str.w	r9, [sp, #4]
 800d764:	464b      	mov	r3, r9
 800d766:	e7c6      	b.n	800d6f6 <_dtoa_r+0x266>
 800d768:	3101      	adds	r1, #1
 800d76a:	6041      	str	r1, [r0, #4]
 800d76c:	0052      	lsls	r2, r2, #1
 800d76e:	e7c6      	b.n	800d6fe <_dtoa_r+0x26e>
 800d770:	636f4361 	.word	0x636f4361
 800d774:	3fd287a7 	.word	0x3fd287a7
 800d778:	8b60c8b3 	.word	0x8b60c8b3
 800d77c:	3fc68a28 	.word	0x3fc68a28
 800d780:	509f79fb 	.word	0x509f79fb
 800d784:	3fd34413 	.word	0x3fd34413
 800d788:	080117bd 	.word	0x080117bd
 800d78c:	080117d4 	.word	0x080117d4
 800d790:	7ff00000 	.word	0x7ff00000
 800d794:	080117b9 	.word	0x080117b9
 800d798:	080117b0 	.word	0x080117b0
 800d79c:	0801178d 	.word	0x0801178d
 800d7a0:	3ff80000 	.word	0x3ff80000
 800d7a4:	080118d0 	.word	0x080118d0
 800d7a8:	08011833 	.word	0x08011833
 800d7ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d7ae:	9a00      	ldr	r2, [sp, #0]
 800d7b0:	601a      	str	r2, [r3, #0]
 800d7b2:	9b01      	ldr	r3, [sp, #4]
 800d7b4:	2b0e      	cmp	r3, #14
 800d7b6:	f200 80ad 	bhi.w	800d914 <_dtoa_r+0x484>
 800d7ba:	2d00      	cmp	r5, #0
 800d7bc:	f000 80aa 	beq.w	800d914 <_dtoa_r+0x484>
 800d7c0:	f1ba 0f00 	cmp.w	sl, #0
 800d7c4:	dd36      	ble.n	800d834 <_dtoa_r+0x3a4>
 800d7c6:	4ac3      	ldr	r2, [pc, #780]	; (800dad4 <_dtoa_r+0x644>)
 800d7c8:	f00a 030f 	and.w	r3, sl, #15
 800d7cc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d7d0:	ed93 7b00 	vldr	d7, [r3]
 800d7d4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800d7d8:	ea4f 172a 	mov.w	r7, sl, asr #4
 800d7dc:	eeb0 8a47 	vmov.f32	s16, s14
 800d7e0:	eef0 8a67 	vmov.f32	s17, s15
 800d7e4:	d016      	beq.n	800d814 <_dtoa_r+0x384>
 800d7e6:	4bbc      	ldr	r3, [pc, #752]	; (800dad8 <_dtoa_r+0x648>)
 800d7e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d7ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d7f0:	f7f3 f83c 	bl	800086c <__aeabi_ddiv>
 800d7f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d7f8:	f007 070f 	and.w	r7, r7, #15
 800d7fc:	2503      	movs	r5, #3
 800d7fe:	4eb6      	ldr	r6, [pc, #728]	; (800dad8 <_dtoa_r+0x648>)
 800d800:	b957      	cbnz	r7, 800d818 <_dtoa_r+0x388>
 800d802:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d806:	ec53 2b18 	vmov	r2, r3, d8
 800d80a:	f7f3 f82f 	bl	800086c <__aeabi_ddiv>
 800d80e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d812:	e029      	b.n	800d868 <_dtoa_r+0x3d8>
 800d814:	2502      	movs	r5, #2
 800d816:	e7f2      	b.n	800d7fe <_dtoa_r+0x36e>
 800d818:	07f9      	lsls	r1, r7, #31
 800d81a:	d508      	bpl.n	800d82e <_dtoa_r+0x39e>
 800d81c:	ec51 0b18 	vmov	r0, r1, d8
 800d820:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d824:	f7f2 fef8 	bl	8000618 <__aeabi_dmul>
 800d828:	ec41 0b18 	vmov	d8, r0, r1
 800d82c:	3501      	adds	r5, #1
 800d82e:	107f      	asrs	r7, r7, #1
 800d830:	3608      	adds	r6, #8
 800d832:	e7e5      	b.n	800d800 <_dtoa_r+0x370>
 800d834:	f000 80a6 	beq.w	800d984 <_dtoa_r+0x4f4>
 800d838:	f1ca 0600 	rsb	r6, sl, #0
 800d83c:	4ba5      	ldr	r3, [pc, #660]	; (800dad4 <_dtoa_r+0x644>)
 800d83e:	4fa6      	ldr	r7, [pc, #664]	; (800dad8 <_dtoa_r+0x648>)
 800d840:	f006 020f 	and.w	r2, r6, #15
 800d844:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d84c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d850:	f7f2 fee2 	bl	8000618 <__aeabi_dmul>
 800d854:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d858:	1136      	asrs	r6, r6, #4
 800d85a:	2300      	movs	r3, #0
 800d85c:	2502      	movs	r5, #2
 800d85e:	2e00      	cmp	r6, #0
 800d860:	f040 8085 	bne.w	800d96e <_dtoa_r+0x4de>
 800d864:	2b00      	cmp	r3, #0
 800d866:	d1d2      	bne.n	800d80e <_dtoa_r+0x37e>
 800d868:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	f000 808c 	beq.w	800d988 <_dtoa_r+0x4f8>
 800d870:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d874:	4b99      	ldr	r3, [pc, #612]	; (800dadc <_dtoa_r+0x64c>)
 800d876:	2200      	movs	r2, #0
 800d878:	4630      	mov	r0, r6
 800d87a:	4639      	mov	r1, r7
 800d87c:	f7f3 f93e 	bl	8000afc <__aeabi_dcmplt>
 800d880:	2800      	cmp	r0, #0
 800d882:	f000 8081 	beq.w	800d988 <_dtoa_r+0x4f8>
 800d886:	9b01      	ldr	r3, [sp, #4]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d07d      	beq.n	800d988 <_dtoa_r+0x4f8>
 800d88c:	f1b9 0f00 	cmp.w	r9, #0
 800d890:	dd3c      	ble.n	800d90c <_dtoa_r+0x47c>
 800d892:	f10a 33ff 	add.w	r3, sl, #4294967295
 800d896:	9307      	str	r3, [sp, #28]
 800d898:	2200      	movs	r2, #0
 800d89a:	4b91      	ldr	r3, [pc, #580]	; (800dae0 <_dtoa_r+0x650>)
 800d89c:	4630      	mov	r0, r6
 800d89e:	4639      	mov	r1, r7
 800d8a0:	f7f2 feba 	bl	8000618 <__aeabi_dmul>
 800d8a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d8a8:	3501      	adds	r5, #1
 800d8aa:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800d8ae:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d8b2:	4628      	mov	r0, r5
 800d8b4:	f7f2 fe46 	bl	8000544 <__aeabi_i2d>
 800d8b8:	4632      	mov	r2, r6
 800d8ba:	463b      	mov	r3, r7
 800d8bc:	f7f2 feac 	bl	8000618 <__aeabi_dmul>
 800d8c0:	4b88      	ldr	r3, [pc, #544]	; (800dae4 <_dtoa_r+0x654>)
 800d8c2:	2200      	movs	r2, #0
 800d8c4:	f7f2 fcf2 	bl	80002ac <__adddf3>
 800d8c8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800d8cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d8d0:	9303      	str	r3, [sp, #12]
 800d8d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d15c      	bne.n	800d992 <_dtoa_r+0x502>
 800d8d8:	4b83      	ldr	r3, [pc, #524]	; (800dae8 <_dtoa_r+0x658>)
 800d8da:	2200      	movs	r2, #0
 800d8dc:	4630      	mov	r0, r6
 800d8de:	4639      	mov	r1, r7
 800d8e0:	f7f2 fce2 	bl	80002a8 <__aeabi_dsub>
 800d8e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d8e8:	4606      	mov	r6, r0
 800d8ea:	460f      	mov	r7, r1
 800d8ec:	f7f3 f924 	bl	8000b38 <__aeabi_dcmpgt>
 800d8f0:	2800      	cmp	r0, #0
 800d8f2:	f040 8296 	bne.w	800de22 <_dtoa_r+0x992>
 800d8f6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800d8fa:	4630      	mov	r0, r6
 800d8fc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d900:	4639      	mov	r1, r7
 800d902:	f7f3 f8fb 	bl	8000afc <__aeabi_dcmplt>
 800d906:	2800      	cmp	r0, #0
 800d908:	f040 8288 	bne.w	800de1c <_dtoa_r+0x98c>
 800d90c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d910:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d914:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d916:	2b00      	cmp	r3, #0
 800d918:	f2c0 8158 	blt.w	800dbcc <_dtoa_r+0x73c>
 800d91c:	f1ba 0f0e 	cmp.w	sl, #14
 800d920:	f300 8154 	bgt.w	800dbcc <_dtoa_r+0x73c>
 800d924:	4b6b      	ldr	r3, [pc, #428]	; (800dad4 <_dtoa_r+0x644>)
 800d926:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d92a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d92e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d930:	2b00      	cmp	r3, #0
 800d932:	f280 80e3 	bge.w	800dafc <_dtoa_r+0x66c>
 800d936:	9b01      	ldr	r3, [sp, #4]
 800d938:	2b00      	cmp	r3, #0
 800d93a:	f300 80df 	bgt.w	800dafc <_dtoa_r+0x66c>
 800d93e:	f040 826d 	bne.w	800de1c <_dtoa_r+0x98c>
 800d942:	4b69      	ldr	r3, [pc, #420]	; (800dae8 <_dtoa_r+0x658>)
 800d944:	2200      	movs	r2, #0
 800d946:	4640      	mov	r0, r8
 800d948:	4649      	mov	r1, r9
 800d94a:	f7f2 fe65 	bl	8000618 <__aeabi_dmul>
 800d94e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d952:	f7f3 f8e7 	bl	8000b24 <__aeabi_dcmpge>
 800d956:	9e01      	ldr	r6, [sp, #4]
 800d958:	4637      	mov	r7, r6
 800d95a:	2800      	cmp	r0, #0
 800d95c:	f040 8243 	bne.w	800dde6 <_dtoa_r+0x956>
 800d960:	9d00      	ldr	r5, [sp, #0]
 800d962:	2331      	movs	r3, #49	; 0x31
 800d964:	f805 3b01 	strb.w	r3, [r5], #1
 800d968:	f10a 0a01 	add.w	sl, sl, #1
 800d96c:	e23f      	b.n	800ddee <_dtoa_r+0x95e>
 800d96e:	07f2      	lsls	r2, r6, #31
 800d970:	d505      	bpl.n	800d97e <_dtoa_r+0x4ee>
 800d972:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d976:	f7f2 fe4f 	bl	8000618 <__aeabi_dmul>
 800d97a:	3501      	adds	r5, #1
 800d97c:	2301      	movs	r3, #1
 800d97e:	1076      	asrs	r6, r6, #1
 800d980:	3708      	adds	r7, #8
 800d982:	e76c      	b.n	800d85e <_dtoa_r+0x3ce>
 800d984:	2502      	movs	r5, #2
 800d986:	e76f      	b.n	800d868 <_dtoa_r+0x3d8>
 800d988:	9b01      	ldr	r3, [sp, #4]
 800d98a:	f8cd a01c 	str.w	sl, [sp, #28]
 800d98e:	930c      	str	r3, [sp, #48]	; 0x30
 800d990:	e78d      	b.n	800d8ae <_dtoa_r+0x41e>
 800d992:	9900      	ldr	r1, [sp, #0]
 800d994:	980c      	ldr	r0, [sp, #48]	; 0x30
 800d996:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d998:	4b4e      	ldr	r3, [pc, #312]	; (800dad4 <_dtoa_r+0x644>)
 800d99a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d99e:	4401      	add	r1, r0
 800d9a0:	9102      	str	r1, [sp, #8]
 800d9a2:	9908      	ldr	r1, [sp, #32]
 800d9a4:	eeb0 8a47 	vmov.f32	s16, s14
 800d9a8:	eef0 8a67 	vmov.f32	s17, s15
 800d9ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d9b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d9b4:	2900      	cmp	r1, #0
 800d9b6:	d045      	beq.n	800da44 <_dtoa_r+0x5b4>
 800d9b8:	494c      	ldr	r1, [pc, #304]	; (800daec <_dtoa_r+0x65c>)
 800d9ba:	2000      	movs	r0, #0
 800d9bc:	f7f2 ff56 	bl	800086c <__aeabi_ddiv>
 800d9c0:	ec53 2b18 	vmov	r2, r3, d8
 800d9c4:	f7f2 fc70 	bl	80002a8 <__aeabi_dsub>
 800d9c8:	9d00      	ldr	r5, [sp, #0]
 800d9ca:	ec41 0b18 	vmov	d8, r0, r1
 800d9ce:	4639      	mov	r1, r7
 800d9d0:	4630      	mov	r0, r6
 800d9d2:	f7f3 f8d1 	bl	8000b78 <__aeabi_d2iz>
 800d9d6:	900c      	str	r0, [sp, #48]	; 0x30
 800d9d8:	f7f2 fdb4 	bl	8000544 <__aeabi_i2d>
 800d9dc:	4602      	mov	r2, r0
 800d9de:	460b      	mov	r3, r1
 800d9e0:	4630      	mov	r0, r6
 800d9e2:	4639      	mov	r1, r7
 800d9e4:	f7f2 fc60 	bl	80002a8 <__aeabi_dsub>
 800d9e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d9ea:	3330      	adds	r3, #48	; 0x30
 800d9ec:	f805 3b01 	strb.w	r3, [r5], #1
 800d9f0:	ec53 2b18 	vmov	r2, r3, d8
 800d9f4:	4606      	mov	r6, r0
 800d9f6:	460f      	mov	r7, r1
 800d9f8:	f7f3 f880 	bl	8000afc <__aeabi_dcmplt>
 800d9fc:	2800      	cmp	r0, #0
 800d9fe:	d165      	bne.n	800dacc <_dtoa_r+0x63c>
 800da00:	4632      	mov	r2, r6
 800da02:	463b      	mov	r3, r7
 800da04:	4935      	ldr	r1, [pc, #212]	; (800dadc <_dtoa_r+0x64c>)
 800da06:	2000      	movs	r0, #0
 800da08:	f7f2 fc4e 	bl	80002a8 <__aeabi_dsub>
 800da0c:	ec53 2b18 	vmov	r2, r3, d8
 800da10:	f7f3 f874 	bl	8000afc <__aeabi_dcmplt>
 800da14:	2800      	cmp	r0, #0
 800da16:	f040 80b9 	bne.w	800db8c <_dtoa_r+0x6fc>
 800da1a:	9b02      	ldr	r3, [sp, #8]
 800da1c:	429d      	cmp	r5, r3
 800da1e:	f43f af75 	beq.w	800d90c <_dtoa_r+0x47c>
 800da22:	4b2f      	ldr	r3, [pc, #188]	; (800dae0 <_dtoa_r+0x650>)
 800da24:	ec51 0b18 	vmov	r0, r1, d8
 800da28:	2200      	movs	r2, #0
 800da2a:	f7f2 fdf5 	bl	8000618 <__aeabi_dmul>
 800da2e:	4b2c      	ldr	r3, [pc, #176]	; (800dae0 <_dtoa_r+0x650>)
 800da30:	ec41 0b18 	vmov	d8, r0, r1
 800da34:	2200      	movs	r2, #0
 800da36:	4630      	mov	r0, r6
 800da38:	4639      	mov	r1, r7
 800da3a:	f7f2 fded 	bl	8000618 <__aeabi_dmul>
 800da3e:	4606      	mov	r6, r0
 800da40:	460f      	mov	r7, r1
 800da42:	e7c4      	b.n	800d9ce <_dtoa_r+0x53e>
 800da44:	ec51 0b17 	vmov	r0, r1, d7
 800da48:	f7f2 fde6 	bl	8000618 <__aeabi_dmul>
 800da4c:	9b02      	ldr	r3, [sp, #8]
 800da4e:	9d00      	ldr	r5, [sp, #0]
 800da50:	930c      	str	r3, [sp, #48]	; 0x30
 800da52:	ec41 0b18 	vmov	d8, r0, r1
 800da56:	4639      	mov	r1, r7
 800da58:	4630      	mov	r0, r6
 800da5a:	f7f3 f88d 	bl	8000b78 <__aeabi_d2iz>
 800da5e:	9011      	str	r0, [sp, #68]	; 0x44
 800da60:	f7f2 fd70 	bl	8000544 <__aeabi_i2d>
 800da64:	4602      	mov	r2, r0
 800da66:	460b      	mov	r3, r1
 800da68:	4630      	mov	r0, r6
 800da6a:	4639      	mov	r1, r7
 800da6c:	f7f2 fc1c 	bl	80002a8 <__aeabi_dsub>
 800da70:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800da72:	3330      	adds	r3, #48	; 0x30
 800da74:	f805 3b01 	strb.w	r3, [r5], #1
 800da78:	9b02      	ldr	r3, [sp, #8]
 800da7a:	429d      	cmp	r5, r3
 800da7c:	4606      	mov	r6, r0
 800da7e:	460f      	mov	r7, r1
 800da80:	f04f 0200 	mov.w	r2, #0
 800da84:	d134      	bne.n	800daf0 <_dtoa_r+0x660>
 800da86:	4b19      	ldr	r3, [pc, #100]	; (800daec <_dtoa_r+0x65c>)
 800da88:	ec51 0b18 	vmov	r0, r1, d8
 800da8c:	f7f2 fc0e 	bl	80002ac <__adddf3>
 800da90:	4602      	mov	r2, r0
 800da92:	460b      	mov	r3, r1
 800da94:	4630      	mov	r0, r6
 800da96:	4639      	mov	r1, r7
 800da98:	f7f3 f84e 	bl	8000b38 <__aeabi_dcmpgt>
 800da9c:	2800      	cmp	r0, #0
 800da9e:	d175      	bne.n	800db8c <_dtoa_r+0x6fc>
 800daa0:	ec53 2b18 	vmov	r2, r3, d8
 800daa4:	4911      	ldr	r1, [pc, #68]	; (800daec <_dtoa_r+0x65c>)
 800daa6:	2000      	movs	r0, #0
 800daa8:	f7f2 fbfe 	bl	80002a8 <__aeabi_dsub>
 800daac:	4602      	mov	r2, r0
 800daae:	460b      	mov	r3, r1
 800dab0:	4630      	mov	r0, r6
 800dab2:	4639      	mov	r1, r7
 800dab4:	f7f3 f822 	bl	8000afc <__aeabi_dcmplt>
 800dab8:	2800      	cmp	r0, #0
 800daba:	f43f af27 	beq.w	800d90c <_dtoa_r+0x47c>
 800dabe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800dac0:	1e6b      	subs	r3, r5, #1
 800dac2:	930c      	str	r3, [sp, #48]	; 0x30
 800dac4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800dac8:	2b30      	cmp	r3, #48	; 0x30
 800daca:	d0f8      	beq.n	800dabe <_dtoa_r+0x62e>
 800dacc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800dad0:	e04a      	b.n	800db68 <_dtoa_r+0x6d8>
 800dad2:	bf00      	nop
 800dad4:	080118d0 	.word	0x080118d0
 800dad8:	080118a8 	.word	0x080118a8
 800dadc:	3ff00000 	.word	0x3ff00000
 800dae0:	40240000 	.word	0x40240000
 800dae4:	401c0000 	.word	0x401c0000
 800dae8:	40140000 	.word	0x40140000
 800daec:	3fe00000 	.word	0x3fe00000
 800daf0:	4baf      	ldr	r3, [pc, #700]	; (800ddb0 <_dtoa_r+0x920>)
 800daf2:	f7f2 fd91 	bl	8000618 <__aeabi_dmul>
 800daf6:	4606      	mov	r6, r0
 800daf8:	460f      	mov	r7, r1
 800dafa:	e7ac      	b.n	800da56 <_dtoa_r+0x5c6>
 800dafc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800db00:	9d00      	ldr	r5, [sp, #0]
 800db02:	4642      	mov	r2, r8
 800db04:	464b      	mov	r3, r9
 800db06:	4630      	mov	r0, r6
 800db08:	4639      	mov	r1, r7
 800db0a:	f7f2 feaf 	bl	800086c <__aeabi_ddiv>
 800db0e:	f7f3 f833 	bl	8000b78 <__aeabi_d2iz>
 800db12:	9002      	str	r0, [sp, #8]
 800db14:	f7f2 fd16 	bl	8000544 <__aeabi_i2d>
 800db18:	4642      	mov	r2, r8
 800db1a:	464b      	mov	r3, r9
 800db1c:	f7f2 fd7c 	bl	8000618 <__aeabi_dmul>
 800db20:	4602      	mov	r2, r0
 800db22:	460b      	mov	r3, r1
 800db24:	4630      	mov	r0, r6
 800db26:	4639      	mov	r1, r7
 800db28:	f7f2 fbbe 	bl	80002a8 <__aeabi_dsub>
 800db2c:	9e02      	ldr	r6, [sp, #8]
 800db2e:	9f01      	ldr	r7, [sp, #4]
 800db30:	3630      	adds	r6, #48	; 0x30
 800db32:	f805 6b01 	strb.w	r6, [r5], #1
 800db36:	9e00      	ldr	r6, [sp, #0]
 800db38:	1bae      	subs	r6, r5, r6
 800db3a:	42b7      	cmp	r7, r6
 800db3c:	4602      	mov	r2, r0
 800db3e:	460b      	mov	r3, r1
 800db40:	d137      	bne.n	800dbb2 <_dtoa_r+0x722>
 800db42:	f7f2 fbb3 	bl	80002ac <__adddf3>
 800db46:	4642      	mov	r2, r8
 800db48:	464b      	mov	r3, r9
 800db4a:	4606      	mov	r6, r0
 800db4c:	460f      	mov	r7, r1
 800db4e:	f7f2 fff3 	bl	8000b38 <__aeabi_dcmpgt>
 800db52:	b9c8      	cbnz	r0, 800db88 <_dtoa_r+0x6f8>
 800db54:	4642      	mov	r2, r8
 800db56:	464b      	mov	r3, r9
 800db58:	4630      	mov	r0, r6
 800db5a:	4639      	mov	r1, r7
 800db5c:	f7f2 ffc4 	bl	8000ae8 <__aeabi_dcmpeq>
 800db60:	b110      	cbz	r0, 800db68 <_dtoa_r+0x6d8>
 800db62:	9b02      	ldr	r3, [sp, #8]
 800db64:	07d9      	lsls	r1, r3, #31
 800db66:	d40f      	bmi.n	800db88 <_dtoa_r+0x6f8>
 800db68:	4620      	mov	r0, r4
 800db6a:	4659      	mov	r1, fp
 800db6c:	f000 fac8 	bl	800e100 <_Bfree>
 800db70:	2300      	movs	r3, #0
 800db72:	702b      	strb	r3, [r5, #0]
 800db74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800db76:	f10a 0001 	add.w	r0, sl, #1
 800db7a:	6018      	str	r0, [r3, #0]
 800db7c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800db7e:	2b00      	cmp	r3, #0
 800db80:	f43f acd8 	beq.w	800d534 <_dtoa_r+0xa4>
 800db84:	601d      	str	r5, [r3, #0]
 800db86:	e4d5      	b.n	800d534 <_dtoa_r+0xa4>
 800db88:	f8cd a01c 	str.w	sl, [sp, #28]
 800db8c:	462b      	mov	r3, r5
 800db8e:	461d      	mov	r5, r3
 800db90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800db94:	2a39      	cmp	r2, #57	; 0x39
 800db96:	d108      	bne.n	800dbaa <_dtoa_r+0x71a>
 800db98:	9a00      	ldr	r2, [sp, #0]
 800db9a:	429a      	cmp	r2, r3
 800db9c:	d1f7      	bne.n	800db8e <_dtoa_r+0x6fe>
 800db9e:	9a07      	ldr	r2, [sp, #28]
 800dba0:	9900      	ldr	r1, [sp, #0]
 800dba2:	3201      	adds	r2, #1
 800dba4:	9207      	str	r2, [sp, #28]
 800dba6:	2230      	movs	r2, #48	; 0x30
 800dba8:	700a      	strb	r2, [r1, #0]
 800dbaa:	781a      	ldrb	r2, [r3, #0]
 800dbac:	3201      	adds	r2, #1
 800dbae:	701a      	strb	r2, [r3, #0]
 800dbb0:	e78c      	b.n	800dacc <_dtoa_r+0x63c>
 800dbb2:	4b7f      	ldr	r3, [pc, #508]	; (800ddb0 <_dtoa_r+0x920>)
 800dbb4:	2200      	movs	r2, #0
 800dbb6:	f7f2 fd2f 	bl	8000618 <__aeabi_dmul>
 800dbba:	2200      	movs	r2, #0
 800dbbc:	2300      	movs	r3, #0
 800dbbe:	4606      	mov	r6, r0
 800dbc0:	460f      	mov	r7, r1
 800dbc2:	f7f2 ff91 	bl	8000ae8 <__aeabi_dcmpeq>
 800dbc6:	2800      	cmp	r0, #0
 800dbc8:	d09b      	beq.n	800db02 <_dtoa_r+0x672>
 800dbca:	e7cd      	b.n	800db68 <_dtoa_r+0x6d8>
 800dbcc:	9a08      	ldr	r2, [sp, #32]
 800dbce:	2a00      	cmp	r2, #0
 800dbd0:	f000 80c4 	beq.w	800dd5c <_dtoa_r+0x8cc>
 800dbd4:	9a05      	ldr	r2, [sp, #20]
 800dbd6:	2a01      	cmp	r2, #1
 800dbd8:	f300 80a8 	bgt.w	800dd2c <_dtoa_r+0x89c>
 800dbdc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800dbde:	2a00      	cmp	r2, #0
 800dbe0:	f000 80a0 	beq.w	800dd24 <_dtoa_r+0x894>
 800dbe4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800dbe8:	9e06      	ldr	r6, [sp, #24]
 800dbea:	4645      	mov	r5, r8
 800dbec:	9a04      	ldr	r2, [sp, #16]
 800dbee:	2101      	movs	r1, #1
 800dbf0:	441a      	add	r2, r3
 800dbf2:	4620      	mov	r0, r4
 800dbf4:	4498      	add	r8, r3
 800dbf6:	9204      	str	r2, [sp, #16]
 800dbf8:	f000 fb3e 	bl	800e278 <__i2b>
 800dbfc:	4607      	mov	r7, r0
 800dbfe:	2d00      	cmp	r5, #0
 800dc00:	dd0b      	ble.n	800dc1a <_dtoa_r+0x78a>
 800dc02:	9b04      	ldr	r3, [sp, #16]
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	dd08      	ble.n	800dc1a <_dtoa_r+0x78a>
 800dc08:	42ab      	cmp	r3, r5
 800dc0a:	9a04      	ldr	r2, [sp, #16]
 800dc0c:	bfa8      	it	ge
 800dc0e:	462b      	movge	r3, r5
 800dc10:	eba8 0803 	sub.w	r8, r8, r3
 800dc14:	1aed      	subs	r5, r5, r3
 800dc16:	1ad3      	subs	r3, r2, r3
 800dc18:	9304      	str	r3, [sp, #16]
 800dc1a:	9b06      	ldr	r3, [sp, #24]
 800dc1c:	b1fb      	cbz	r3, 800dc5e <_dtoa_r+0x7ce>
 800dc1e:	9b08      	ldr	r3, [sp, #32]
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	f000 809f 	beq.w	800dd64 <_dtoa_r+0x8d4>
 800dc26:	2e00      	cmp	r6, #0
 800dc28:	dd11      	ble.n	800dc4e <_dtoa_r+0x7be>
 800dc2a:	4639      	mov	r1, r7
 800dc2c:	4632      	mov	r2, r6
 800dc2e:	4620      	mov	r0, r4
 800dc30:	f000 fbde 	bl	800e3f0 <__pow5mult>
 800dc34:	465a      	mov	r2, fp
 800dc36:	4601      	mov	r1, r0
 800dc38:	4607      	mov	r7, r0
 800dc3a:	4620      	mov	r0, r4
 800dc3c:	f000 fb32 	bl	800e2a4 <__multiply>
 800dc40:	4659      	mov	r1, fp
 800dc42:	9007      	str	r0, [sp, #28]
 800dc44:	4620      	mov	r0, r4
 800dc46:	f000 fa5b 	bl	800e100 <_Bfree>
 800dc4a:	9b07      	ldr	r3, [sp, #28]
 800dc4c:	469b      	mov	fp, r3
 800dc4e:	9b06      	ldr	r3, [sp, #24]
 800dc50:	1b9a      	subs	r2, r3, r6
 800dc52:	d004      	beq.n	800dc5e <_dtoa_r+0x7ce>
 800dc54:	4659      	mov	r1, fp
 800dc56:	4620      	mov	r0, r4
 800dc58:	f000 fbca 	bl	800e3f0 <__pow5mult>
 800dc5c:	4683      	mov	fp, r0
 800dc5e:	2101      	movs	r1, #1
 800dc60:	4620      	mov	r0, r4
 800dc62:	f000 fb09 	bl	800e278 <__i2b>
 800dc66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	4606      	mov	r6, r0
 800dc6c:	dd7c      	ble.n	800dd68 <_dtoa_r+0x8d8>
 800dc6e:	461a      	mov	r2, r3
 800dc70:	4601      	mov	r1, r0
 800dc72:	4620      	mov	r0, r4
 800dc74:	f000 fbbc 	bl	800e3f0 <__pow5mult>
 800dc78:	9b05      	ldr	r3, [sp, #20]
 800dc7a:	2b01      	cmp	r3, #1
 800dc7c:	4606      	mov	r6, r0
 800dc7e:	dd76      	ble.n	800dd6e <_dtoa_r+0x8de>
 800dc80:	2300      	movs	r3, #0
 800dc82:	9306      	str	r3, [sp, #24]
 800dc84:	6933      	ldr	r3, [r6, #16]
 800dc86:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800dc8a:	6918      	ldr	r0, [r3, #16]
 800dc8c:	f000 faa4 	bl	800e1d8 <__hi0bits>
 800dc90:	f1c0 0020 	rsb	r0, r0, #32
 800dc94:	9b04      	ldr	r3, [sp, #16]
 800dc96:	4418      	add	r0, r3
 800dc98:	f010 001f 	ands.w	r0, r0, #31
 800dc9c:	f000 8086 	beq.w	800ddac <_dtoa_r+0x91c>
 800dca0:	f1c0 0320 	rsb	r3, r0, #32
 800dca4:	2b04      	cmp	r3, #4
 800dca6:	dd7f      	ble.n	800dda8 <_dtoa_r+0x918>
 800dca8:	f1c0 001c 	rsb	r0, r0, #28
 800dcac:	9b04      	ldr	r3, [sp, #16]
 800dcae:	4403      	add	r3, r0
 800dcb0:	4480      	add	r8, r0
 800dcb2:	4405      	add	r5, r0
 800dcb4:	9304      	str	r3, [sp, #16]
 800dcb6:	f1b8 0f00 	cmp.w	r8, #0
 800dcba:	dd05      	ble.n	800dcc8 <_dtoa_r+0x838>
 800dcbc:	4659      	mov	r1, fp
 800dcbe:	4642      	mov	r2, r8
 800dcc0:	4620      	mov	r0, r4
 800dcc2:	f000 fbef 	bl	800e4a4 <__lshift>
 800dcc6:	4683      	mov	fp, r0
 800dcc8:	9b04      	ldr	r3, [sp, #16]
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	dd05      	ble.n	800dcda <_dtoa_r+0x84a>
 800dcce:	4631      	mov	r1, r6
 800dcd0:	461a      	mov	r2, r3
 800dcd2:	4620      	mov	r0, r4
 800dcd4:	f000 fbe6 	bl	800e4a4 <__lshift>
 800dcd8:	4606      	mov	r6, r0
 800dcda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d069      	beq.n	800ddb4 <_dtoa_r+0x924>
 800dce0:	4631      	mov	r1, r6
 800dce2:	4658      	mov	r0, fp
 800dce4:	f000 fc4a 	bl	800e57c <__mcmp>
 800dce8:	2800      	cmp	r0, #0
 800dcea:	da63      	bge.n	800ddb4 <_dtoa_r+0x924>
 800dcec:	2300      	movs	r3, #0
 800dcee:	4659      	mov	r1, fp
 800dcf0:	220a      	movs	r2, #10
 800dcf2:	4620      	mov	r0, r4
 800dcf4:	f000 fa26 	bl	800e144 <__multadd>
 800dcf8:	9b08      	ldr	r3, [sp, #32]
 800dcfa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dcfe:	4683      	mov	fp, r0
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	f000 818f 	beq.w	800e024 <_dtoa_r+0xb94>
 800dd06:	4639      	mov	r1, r7
 800dd08:	2300      	movs	r3, #0
 800dd0a:	220a      	movs	r2, #10
 800dd0c:	4620      	mov	r0, r4
 800dd0e:	f000 fa19 	bl	800e144 <__multadd>
 800dd12:	f1b9 0f00 	cmp.w	r9, #0
 800dd16:	4607      	mov	r7, r0
 800dd18:	f300 808e 	bgt.w	800de38 <_dtoa_r+0x9a8>
 800dd1c:	9b05      	ldr	r3, [sp, #20]
 800dd1e:	2b02      	cmp	r3, #2
 800dd20:	dc50      	bgt.n	800ddc4 <_dtoa_r+0x934>
 800dd22:	e089      	b.n	800de38 <_dtoa_r+0x9a8>
 800dd24:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dd26:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800dd2a:	e75d      	b.n	800dbe8 <_dtoa_r+0x758>
 800dd2c:	9b01      	ldr	r3, [sp, #4]
 800dd2e:	1e5e      	subs	r6, r3, #1
 800dd30:	9b06      	ldr	r3, [sp, #24]
 800dd32:	42b3      	cmp	r3, r6
 800dd34:	bfbf      	itttt	lt
 800dd36:	9b06      	ldrlt	r3, [sp, #24]
 800dd38:	9606      	strlt	r6, [sp, #24]
 800dd3a:	1af2      	sublt	r2, r6, r3
 800dd3c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800dd3e:	bfb6      	itet	lt
 800dd40:	189b      	addlt	r3, r3, r2
 800dd42:	1b9e      	subge	r6, r3, r6
 800dd44:	930d      	strlt	r3, [sp, #52]	; 0x34
 800dd46:	9b01      	ldr	r3, [sp, #4]
 800dd48:	bfb8      	it	lt
 800dd4a:	2600      	movlt	r6, #0
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	bfb5      	itete	lt
 800dd50:	eba8 0503 	sublt.w	r5, r8, r3
 800dd54:	9b01      	ldrge	r3, [sp, #4]
 800dd56:	2300      	movlt	r3, #0
 800dd58:	4645      	movge	r5, r8
 800dd5a:	e747      	b.n	800dbec <_dtoa_r+0x75c>
 800dd5c:	9e06      	ldr	r6, [sp, #24]
 800dd5e:	9f08      	ldr	r7, [sp, #32]
 800dd60:	4645      	mov	r5, r8
 800dd62:	e74c      	b.n	800dbfe <_dtoa_r+0x76e>
 800dd64:	9a06      	ldr	r2, [sp, #24]
 800dd66:	e775      	b.n	800dc54 <_dtoa_r+0x7c4>
 800dd68:	9b05      	ldr	r3, [sp, #20]
 800dd6a:	2b01      	cmp	r3, #1
 800dd6c:	dc18      	bgt.n	800dda0 <_dtoa_r+0x910>
 800dd6e:	9b02      	ldr	r3, [sp, #8]
 800dd70:	b9b3      	cbnz	r3, 800dda0 <_dtoa_r+0x910>
 800dd72:	9b03      	ldr	r3, [sp, #12]
 800dd74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dd78:	b9a3      	cbnz	r3, 800dda4 <_dtoa_r+0x914>
 800dd7a:	9b03      	ldr	r3, [sp, #12]
 800dd7c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800dd80:	0d1b      	lsrs	r3, r3, #20
 800dd82:	051b      	lsls	r3, r3, #20
 800dd84:	b12b      	cbz	r3, 800dd92 <_dtoa_r+0x902>
 800dd86:	9b04      	ldr	r3, [sp, #16]
 800dd88:	3301      	adds	r3, #1
 800dd8a:	9304      	str	r3, [sp, #16]
 800dd8c:	f108 0801 	add.w	r8, r8, #1
 800dd90:	2301      	movs	r3, #1
 800dd92:	9306      	str	r3, [sp, #24]
 800dd94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	f47f af74 	bne.w	800dc84 <_dtoa_r+0x7f4>
 800dd9c:	2001      	movs	r0, #1
 800dd9e:	e779      	b.n	800dc94 <_dtoa_r+0x804>
 800dda0:	2300      	movs	r3, #0
 800dda2:	e7f6      	b.n	800dd92 <_dtoa_r+0x902>
 800dda4:	9b02      	ldr	r3, [sp, #8]
 800dda6:	e7f4      	b.n	800dd92 <_dtoa_r+0x902>
 800dda8:	d085      	beq.n	800dcb6 <_dtoa_r+0x826>
 800ddaa:	4618      	mov	r0, r3
 800ddac:	301c      	adds	r0, #28
 800ddae:	e77d      	b.n	800dcac <_dtoa_r+0x81c>
 800ddb0:	40240000 	.word	0x40240000
 800ddb4:	9b01      	ldr	r3, [sp, #4]
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	dc38      	bgt.n	800de2c <_dtoa_r+0x99c>
 800ddba:	9b05      	ldr	r3, [sp, #20]
 800ddbc:	2b02      	cmp	r3, #2
 800ddbe:	dd35      	ble.n	800de2c <_dtoa_r+0x99c>
 800ddc0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800ddc4:	f1b9 0f00 	cmp.w	r9, #0
 800ddc8:	d10d      	bne.n	800dde6 <_dtoa_r+0x956>
 800ddca:	4631      	mov	r1, r6
 800ddcc:	464b      	mov	r3, r9
 800ddce:	2205      	movs	r2, #5
 800ddd0:	4620      	mov	r0, r4
 800ddd2:	f000 f9b7 	bl	800e144 <__multadd>
 800ddd6:	4601      	mov	r1, r0
 800ddd8:	4606      	mov	r6, r0
 800ddda:	4658      	mov	r0, fp
 800dddc:	f000 fbce 	bl	800e57c <__mcmp>
 800dde0:	2800      	cmp	r0, #0
 800dde2:	f73f adbd 	bgt.w	800d960 <_dtoa_r+0x4d0>
 800dde6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dde8:	9d00      	ldr	r5, [sp, #0]
 800ddea:	ea6f 0a03 	mvn.w	sl, r3
 800ddee:	f04f 0800 	mov.w	r8, #0
 800ddf2:	4631      	mov	r1, r6
 800ddf4:	4620      	mov	r0, r4
 800ddf6:	f000 f983 	bl	800e100 <_Bfree>
 800ddfa:	2f00      	cmp	r7, #0
 800ddfc:	f43f aeb4 	beq.w	800db68 <_dtoa_r+0x6d8>
 800de00:	f1b8 0f00 	cmp.w	r8, #0
 800de04:	d005      	beq.n	800de12 <_dtoa_r+0x982>
 800de06:	45b8      	cmp	r8, r7
 800de08:	d003      	beq.n	800de12 <_dtoa_r+0x982>
 800de0a:	4641      	mov	r1, r8
 800de0c:	4620      	mov	r0, r4
 800de0e:	f000 f977 	bl	800e100 <_Bfree>
 800de12:	4639      	mov	r1, r7
 800de14:	4620      	mov	r0, r4
 800de16:	f000 f973 	bl	800e100 <_Bfree>
 800de1a:	e6a5      	b.n	800db68 <_dtoa_r+0x6d8>
 800de1c:	2600      	movs	r6, #0
 800de1e:	4637      	mov	r7, r6
 800de20:	e7e1      	b.n	800dde6 <_dtoa_r+0x956>
 800de22:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800de24:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800de28:	4637      	mov	r7, r6
 800de2a:	e599      	b.n	800d960 <_dtoa_r+0x4d0>
 800de2c:	9b08      	ldr	r3, [sp, #32]
 800de2e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800de32:	2b00      	cmp	r3, #0
 800de34:	f000 80fd 	beq.w	800e032 <_dtoa_r+0xba2>
 800de38:	2d00      	cmp	r5, #0
 800de3a:	dd05      	ble.n	800de48 <_dtoa_r+0x9b8>
 800de3c:	4639      	mov	r1, r7
 800de3e:	462a      	mov	r2, r5
 800de40:	4620      	mov	r0, r4
 800de42:	f000 fb2f 	bl	800e4a4 <__lshift>
 800de46:	4607      	mov	r7, r0
 800de48:	9b06      	ldr	r3, [sp, #24]
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d05c      	beq.n	800df08 <_dtoa_r+0xa78>
 800de4e:	6879      	ldr	r1, [r7, #4]
 800de50:	4620      	mov	r0, r4
 800de52:	f000 f915 	bl	800e080 <_Balloc>
 800de56:	4605      	mov	r5, r0
 800de58:	b928      	cbnz	r0, 800de66 <_dtoa_r+0x9d6>
 800de5a:	4b80      	ldr	r3, [pc, #512]	; (800e05c <_dtoa_r+0xbcc>)
 800de5c:	4602      	mov	r2, r0
 800de5e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800de62:	f7ff bb2e 	b.w	800d4c2 <_dtoa_r+0x32>
 800de66:	693a      	ldr	r2, [r7, #16]
 800de68:	3202      	adds	r2, #2
 800de6a:	0092      	lsls	r2, r2, #2
 800de6c:	f107 010c 	add.w	r1, r7, #12
 800de70:	300c      	adds	r0, #12
 800de72:	f7fe fde1 	bl	800ca38 <memcpy>
 800de76:	2201      	movs	r2, #1
 800de78:	4629      	mov	r1, r5
 800de7a:	4620      	mov	r0, r4
 800de7c:	f000 fb12 	bl	800e4a4 <__lshift>
 800de80:	9b00      	ldr	r3, [sp, #0]
 800de82:	3301      	adds	r3, #1
 800de84:	9301      	str	r3, [sp, #4]
 800de86:	9b00      	ldr	r3, [sp, #0]
 800de88:	444b      	add	r3, r9
 800de8a:	9307      	str	r3, [sp, #28]
 800de8c:	9b02      	ldr	r3, [sp, #8]
 800de8e:	f003 0301 	and.w	r3, r3, #1
 800de92:	46b8      	mov	r8, r7
 800de94:	9306      	str	r3, [sp, #24]
 800de96:	4607      	mov	r7, r0
 800de98:	9b01      	ldr	r3, [sp, #4]
 800de9a:	4631      	mov	r1, r6
 800de9c:	3b01      	subs	r3, #1
 800de9e:	4658      	mov	r0, fp
 800dea0:	9302      	str	r3, [sp, #8]
 800dea2:	f7ff fa69 	bl	800d378 <quorem>
 800dea6:	4603      	mov	r3, r0
 800dea8:	3330      	adds	r3, #48	; 0x30
 800deaa:	9004      	str	r0, [sp, #16]
 800deac:	4641      	mov	r1, r8
 800deae:	4658      	mov	r0, fp
 800deb0:	9308      	str	r3, [sp, #32]
 800deb2:	f000 fb63 	bl	800e57c <__mcmp>
 800deb6:	463a      	mov	r2, r7
 800deb8:	4681      	mov	r9, r0
 800deba:	4631      	mov	r1, r6
 800debc:	4620      	mov	r0, r4
 800debe:	f000 fb79 	bl	800e5b4 <__mdiff>
 800dec2:	68c2      	ldr	r2, [r0, #12]
 800dec4:	9b08      	ldr	r3, [sp, #32]
 800dec6:	4605      	mov	r5, r0
 800dec8:	bb02      	cbnz	r2, 800df0c <_dtoa_r+0xa7c>
 800deca:	4601      	mov	r1, r0
 800decc:	4658      	mov	r0, fp
 800dece:	f000 fb55 	bl	800e57c <__mcmp>
 800ded2:	9b08      	ldr	r3, [sp, #32]
 800ded4:	4602      	mov	r2, r0
 800ded6:	4629      	mov	r1, r5
 800ded8:	4620      	mov	r0, r4
 800deda:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800dede:	f000 f90f 	bl	800e100 <_Bfree>
 800dee2:	9b05      	ldr	r3, [sp, #20]
 800dee4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dee6:	9d01      	ldr	r5, [sp, #4]
 800dee8:	ea43 0102 	orr.w	r1, r3, r2
 800deec:	9b06      	ldr	r3, [sp, #24]
 800deee:	430b      	orrs	r3, r1
 800def0:	9b08      	ldr	r3, [sp, #32]
 800def2:	d10d      	bne.n	800df10 <_dtoa_r+0xa80>
 800def4:	2b39      	cmp	r3, #57	; 0x39
 800def6:	d029      	beq.n	800df4c <_dtoa_r+0xabc>
 800def8:	f1b9 0f00 	cmp.w	r9, #0
 800defc:	dd01      	ble.n	800df02 <_dtoa_r+0xa72>
 800defe:	9b04      	ldr	r3, [sp, #16]
 800df00:	3331      	adds	r3, #49	; 0x31
 800df02:	9a02      	ldr	r2, [sp, #8]
 800df04:	7013      	strb	r3, [r2, #0]
 800df06:	e774      	b.n	800ddf2 <_dtoa_r+0x962>
 800df08:	4638      	mov	r0, r7
 800df0a:	e7b9      	b.n	800de80 <_dtoa_r+0x9f0>
 800df0c:	2201      	movs	r2, #1
 800df0e:	e7e2      	b.n	800ded6 <_dtoa_r+0xa46>
 800df10:	f1b9 0f00 	cmp.w	r9, #0
 800df14:	db06      	blt.n	800df24 <_dtoa_r+0xa94>
 800df16:	9905      	ldr	r1, [sp, #20]
 800df18:	ea41 0909 	orr.w	r9, r1, r9
 800df1c:	9906      	ldr	r1, [sp, #24]
 800df1e:	ea59 0101 	orrs.w	r1, r9, r1
 800df22:	d120      	bne.n	800df66 <_dtoa_r+0xad6>
 800df24:	2a00      	cmp	r2, #0
 800df26:	ddec      	ble.n	800df02 <_dtoa_r+0xa72>
 800df28:	4659      	mov	r1, fp
 800df2a:	2201      	movs	r2, #1
 800df2c:	4620      	mov	r0, r4
 800df2e:	9301      	str	r3, [sp, #4]
 800df30:	f000 fab8 	bl	800e4a4 <__lshift>
 800df34:	4631      	mov	r1, r6
 800df36:	4683      	mov	fp, r0
 800df38:	f000 fb20 	bl	800e57c <__mcmp>
 800df3c:	2800      	cmp	r0, #0
 800df3e:	9b01      	ldr	r3, [sp, #4]
 800df40:	dc02      	bgt.n	800df48 <_dtoa_r+0xab8>
 800df42:	d1de      	bne.n	800df02 <_dtoa_r+0xa72>
 800df44:	07da      	lsls	r2, r3, #31
 800df46:	d5dc      	bpl.n	800df02 <_dtoa_r+0xa72>
 800df48:	2b39      	cmp	r3, #57	; 0x39
 800df4a:	d1d8      	bne.n	800defe <_dtoa_r+0xa6e>
 800df4c:	9a02      	ldr	r2, [sp, #8]
 800df4e:	2339      	movs	r3, #57	; 0x39
 800df50:	7013      	strb	r3, [r2, #0]
 800df52:	462b      	mov	r3, r5
 800df54:	461d      	mov	r5, r3
 800df56:	3b01      	subs	r3, #1
 800df58:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800df5c:	2a39      	cmp	r2, #57	; 0x39
 800df5e:	d050      	beq.n	800e002 <_dtoa_r+0xb72>
 800df60:	3201      	adds	r2, #1
 800df62:	701a      	strb	r2, [r3, #0]
 800df64:	e745      	b.n	800ddf2 <_dtoa_r+0x962>
 800df66:	2a00      	cmp	r2, #0
 800df68:	dd03      	ble.n	800df72 <_dtoa_r+0xae2>
 800df6a:	2b39      	cmp	r3, #57	; 0x39
 800df6c:	d0ee      	beq.n	800df4c <_dtoa_r+0xabc>
 800df6e:	3301      	adds	r3, #1
 800df70:	e7c7      	b.n	800df02 <_dtoa_r+0xa72>
 800df72:	9a01      	ldr	r2, [sp, #4]
 800df74:	9907      	ldr	r1, [sp, #28]
 800df76:	f802 3c01 	strb.w	r3, [r2, #-1]
 800df7a:	428a      	cmp	r2, r1
 800df7c:	d02a      	beq.n	800dfd4 <_dtoa_r+0xb44>
 800df7e:	4659      	mov	r1, fp
 800df80:	2300      	movs	r3, #0
 800df82:	220a      	movs	r2, #10
 800df84:	4620      	mov	r0, r4
 800df86:	f000 f8dd 	bl	800e144 <__multadd>
 800df8a:	45b8      	cmp	r8, r7
 800df8c:	4683      	mov	fp, r0
 800df8e:	f04f 0300 	mov.w	r3, #0
 800df92:	f04f 020a 	mov.w	r2, #10
 800df96:	4641      	mov	r1, r8
 800df98:	4620      	mov	r0, r4
 800df9a:	d107      	bne.n	800dfac <_dtoa_r+0xb1c>
 800df9c:	f000 f8d2 	bl	800e144 <__multadd>
 800dfa0:	4680      	mov	r8, r0
 800dfa2:	4607      	mov	r7, r0
 800dfa4:	9b01      	ldr	r3, [sp, #4]
 800dfa6:	3301      	adds	r3, #1
 800dfa8:	9301      	str	r3, [sp, #4]
 800dfaa:	e775      	b.n	800de98 <_dtoa_r+0xa08>
 800dfac:	f000 f8ca 	bl	800e144 <__multadd>
 800dfb0:	4639      	mov	r1, r7
 800dfb2:	4680      	mov	r8, r0
 800dfb4:	2300      	movs	r3, #0
 800dfb6:	220a      	movs	r2, #10
 800dfb8:	4620      	mov	r0, r4
 800dfba:	f000 f8c3 	bl	800e144 <__multadd>
 800dfbe:	4607      	mov	r7, r0
 800dfc0:	e7f0      	b.n	800dfa4 <_dtoa_r+0xb14>
 800dfc2:	f1b9 0f00 	cmp.w	r9, #0
 800dfc6:	9a00      	ldr	r2, [sp, #0]
 800dfc8:	bfcc      	ite	gt
 800dfca:	464d      	movgt	r5, r9
 800dfcc:	2501      	movle	r5, #1
 800dfce:	4415      	add	r5, r2
 800dfd0:	f04f 0800 	mov.w	r8, #0
 800dfd4:	4659      	mov	r1, fp
 800dfd6:	2201      	movs	r2, #1
 800dfd8:	4620      	mov	r0, r4
 800dfda:	9301      	str	r3, [sp, #4]
 800dfdc:	f000 fa62 	bl	800e4a4 <__lshift>
 800dfe0:	4631      	mov	r1, r6
 800dfe2:	4683      	mov	fp, r0
 800dfe4:	f000 faca 	bl	800e57c <__mcmp>
 800dfe8:	2800      	cmp	r0, #0
 800dfea:	dcb2      	bgt.n	800df52 <_dtoa_r+0xac2>
 800dfec:	d102      	bne.n	800dff4 <_dtoa_r+0xb64>
 800dfee:	9b01      	ldr	r3, [sp, #4]
 800dff0:	07db      	lsls	r3, r3, #31
 800dff2:	d4ae      	bmi.n	800df52 <_dtoa_r+0xac2>
 800dff4:	462b      	mov	r3, r5
 800dff6:	461d      	mov	r5, r3
 800dff8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dffc:	2a30      	cmp	r2, #48	; 0x30
 800dffe:	d0fa      	beq.n	800dff6 <_dtoa_r+0xb66>
 800e000:	e6f7      	b.n	800ddf2 <_dtoa_r+0x962>
 800e002:	9a00      	ldr	r2, [sp, #0]
 800e004:	429a      	cmp	r2, r3
 800e006:	d1a5      	bne.n	800df54 <_dtoa_r+0xac4>
 800e008:	f10a 0a01 	add.w	sl, sl, #1
 800e00c:	2331      	movs	r3, #49	; 0x31
 800e00e:	e779      	b.n	800df04 <_dtoa_r+0xa74>
 800e010:	4b13      	ldr	r3, [pc, #76]	; (800e060 <_dtoa_r+0xbd0>)
 800e012:	f7ff baaf 	b.w	800d574 <_dtoa_r+0xe4>
 800e016:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e018:	2b00      	cmp	r3, #0
 800e01a:	f47f aa86 	bne.w	800d52a <_dtoa_r+0x9a>
 800e01e:	4b11      	ldr	r3, [pc, #68]	; (800e064 <_dtoa_r+0xbd4>)
 800e020:	f7ff baa8 	b.w	800d574 <_dtoa_r+0xe4>
 800e024:	f1b9 0f00 	cmp.w	r9, #0
 800e028:	dc03      	bgt.n	800e032 <_dtoa_r+0xba2>
 800e02a:	9b05      	ldr	r3, [sp, #20]
 800e02c:	2b02      	cmp	r3, #2
 800e02e:	f73f aec9 	bgt.w	800ddc4 <_dtoa_r+0x934>
 800e032:	9d00      	ldr	r5, [sp, #0]
 800e034:	4631      	mov	r1, r6
 800e036:	4658      	mov	r0, fp
 800e038:	f7ff f99e 	bl	800d378 <quorem>
 800e03c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e040:	f805 3b01 	strb.w	r3, [r5], #1
 800e044:	9a00      	ldr	r2, [sp, #0]
 800e046:	1aaa      	subs	r2, r5, r2
 800e048:	4591      	cmp	r9, r2
 800e04a:	ddba      	ble.n	800dfc2 <_dtoa_r+0xb32>
 800e04c:	4659      	mov	r1, fp
 800e04e:	2300      	movs	r3, #0
 800e050:	220a      	movs	r2, #10
 800e052:	4620      	mov	r0, r4
 800e054:	f000 f876 	bl	800e144 <__multadd>
 800e058:	4683      	mov	fp, r0
 800e05a:	e7eb      	b.n	800e034 <_dtoa_r+0xba4>
 800e05c:	08011833 	.word	0x08011833
 800e060:	0801178c 	.word	0x0801178c
 800e064:	080117b0 	.word	0x080117b0

0800e068 <_localeconv_r>:
 800e068:	4800      	ldr	r0, [pc, #0]	; (800e06c <_localeconv_r+0x4>)
 800e06a:	4770      	bx	lr
 800e06c:	2000022c 	.word	0x2000022c

0800e070 <malloc>:
 800e070:	4b02      	ldr	r3, [pc, #8]	; (800e07c <malloc+0xc>)
 800e072:	4601      	mov	r1, r0
 800e074:	6818      	ldr	r0, [r3, #0]
 800e076:	f000 bbe1 	b.w	800e83c <_malloc_r>
 800e07a:	bf00      	nop
 800e07c:	200000d8 	.word	0x200000d8

0800e080 <_Balloc>:
 800e080:	b570      	push	{r4, r5, r6, lr}
 800e082:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e084:	4604      	mov	r4, r0
 800e086:	460d      	mov	r5, r1
 800e088:	b976      	cbnz	r6, 800e0a8 <_Balloc+0x28>
 800e08a:	2010      	movs	r0, #16
 800e08c:	f7ff fff0 	bl	800e070 <malloc>
 800e090:	4602      	mov	r2, r0
 800e092:	6260      	str	r0, [r4, #36]	; 0x24
 800e094:	b920      	cbnz	r0, 800e0a0 <_Balloc+0x20>
 800e096:	4b18      	ldr	r3, [pc, #96]	; (800e0f8 <_Balloc+0x78>)
 800e098:	4818      	ldr	r0, [pc, #96]	; (800e0fc <_Balloc+0x7c>)
 800e09a:	2166      	movs	r1, #102	; 0x66
 800e09c:	f000 fd94 	bl	800ebc8 <__assert_func>
 800e0a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e0a4:	6006      	str	r6, [r0, #0]
 800e0a6:	60c6      	str	r6, [r0, #12]
 800e0a8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e0aa:	68f3      	ldr	r3, [r6, #12]
 800e0ac:	b183      	cbz	r3, 800e0d0 <_Balloc+0x50>
 800e0ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e0b0:	68db      	ldr	r3, [r3, #12]
 800e0b2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e0b6:	b9b8      	cbnz	r0, 800e0e8 <_Balloc+0x68>
 800e0b8:	2101      	movs	r1, #1
 800e0ba:	fa01 f605 	lsl.w	r6, r1, r5
 800e0be:	1d72      	adds	r2, r6, #5
 800e0c0:	0092      	lsls	r2, r2, #2
 800e0c2:	4620      	mov	r0, r4
 800e0c4:	f000 fb5a 	bl	800e77c <_calloc_r>
 800e0c8:	b160      	cbz	r0, 800e0e4 <_Balloc+0x64>
 800e0ca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e0ce:	e00e      	b.n	800e0ee <_Balloc+0x6e>
 800e0d0:	2221      	movs	r2, #33	; 0x21
 800e0d2:	2104      	movs	r1, #4
 800e0d4:	4620      	mov	r0, r4
 800e0d6:	f000 fb51 	bl	800e77c <_calloc_r>
 800e0da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e0dc:	60f0      	str	r0, [r6, #12]
 800e0de:	68db      	ldr	r3, [r3, #12]
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	d1e4      	bne.n	800e0ae <_Balloc+0x2e>
 800e0e4:	2000      	movs	r0, #0
 800e0e6:	bd70      	pop	{r4, r5, r6, pc}
 800e0e8:	6802      	ldr	r2, [r0, #0]
 800e0ea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e0ee:	2300      	movs	r3, #0
 800e0f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e0f4:	e7f7      	b.n	800e0e6 <_Balloc+0x66>
 800e0f6:	bf00      	nop
 800e0f8:	080117bd 	.word	0x080117bd
 800e0fc:	08011844 	.word	0x08011844

0800e100 <_Bfree>:
 800e100:	b570      	push	{r4, r5, r6, lr}
 800e102:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e104:	4605      	mov	r5, r0
 800e106:	460c      	mov	r4, r1
 800e108:	b976      	cbnz	r6, 800e128 <_Bfree+0x28>
 800e10a:	2010      	movs	r0, #16
 800e10c:	f7ff ffb0 	bl	800e070 <malloc>
 800e110:	4602      	mov	r2, r0
 800e112:	6268      	str	r0, [r5, #36]	; 0x24
 800e114:	b920      	cbnz	r0, 800e120 <_Bfree+0x20>
 800e116:	4b09      	ldr	r3, [pc, #36]	; (800e13c <_Bfree+0x3c>)
 800e118:	4809      	ldr	r0, [pc, #36]	; (800e140 <_Bfree+0x40>)
 800e11a:	218a      	movs	r1, #138	; 0x8a
 800e11c:	f000 fd54 	bl	800ebc8 <__assert_func>
 800e120:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e124:	6006      	str	r6, [r0, #0]
 800e126:	60c6      	str	r6, [r0, #12]
 800e128:	b13c      	cbz	r4, 800e13a <_Bfree+0x3a>
 800e12a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e12c:	6862      	ldr	r2, [r4, #4]
 800e12e:	68db      	ldr	r3, [r3, #12]
 800e130:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e134:	6021      	str	r1, [r4, #0]
 800e136:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e13a:	bd70      	pop	{r4, r5, r6, pc}
 800e13c:	080117bd 	.word	0x080117bd
 800e140:	08011844 	.word	0x08011844

0800e144 <__multadd>:
 800e144:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e148:	690e      	ldr	r6, [r1, #16]
 800e14a:	4607      	mov	r7, r0
 800e14c:	4698      	mov	r8, r3
 800e14e:	460c      	mov	r4, r1
 800e150:	f101 0014 	add.w	r0, r1, #20
 800e154:	2300      	movs	r3, #0
 800e156:	6805      	ldr	r5, [r0, #0]
 800e158:	b2a9      	uxth	r1, r5
 800e15a:	fb02 8101 	mla	r1, r2, r1, r8
 800e15e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800e162:	0c2d      	lsrs	r5, r5, #16
 800e164:	fb02 c505 	mla	r5, r2, r5, ip
 800e168:	b289      	uxth	r1, r1
 800e16a:	3301      	adds	r3, #1
 800e16c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800e170:	429e      	cmp	r6, r3
 800e172:	f840 1b04 	str.w	r1, [r0], #4
 800e176:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800e17a:	dcec      	bgt.n	800e156 <__multadd+0x12>
 800e17c:	f1b8 0f00 	cmp.w	r8, #0
 800e180:	d022      	beq.n	800e1c8 <__multadd+0x84>
 800e182:	68a3      	ldr	r3, [r4, #8]
 800e184:	42b3      	cmp	r3, r6
 800e186:	dc19      	bgt.n	800e1bc <__multadd+0x78>
 800e188:	6861      	ldr	r1, [r4, #4]
 800e18a:	4638      	mov	r0, r7
 800e18c:	3101      	adds	r1, #1
 800e18e:	f7ff ff77 	bl	800e080 <_Balloc>
 800e192:	4605      	mov	r5, r0
 800e194:	b928      	cbnz	r0, 800e1a2 <__multadd+0x5e>
 800e196:	4602      	mov	r2, r0
 800e198:	4b0d      	ldr	r3, [pc, #52]	; (800e1d0 <__multadd+0x8c>)
 800e19a:	480e      	ldr	r0, [pc, #56]	; (800e1d4 <__multadd+0x90>)
 800e19c:	21b5      	movs	r1, #181	; 0xb5
 800e19e:	f000 fd13 	bl	800ebc8 <__assert_func>
 800e1a2:	6922      	ldr	r2, [r4, #16]
 800e1a4:	3202      	adds	r2, #2
 800e1a6:	f104 010c 	add.w	r1, r4, #12
 800e1aa:	0092      	lsls	r2, r2, #2
 800e1ac:	300c      	adds	r0, #12
 800e1ae:	f7fe fc43 	bl	800ca38 <memcpy>
 800e1b2:	4621      	mov	r1, r4
 800e1b4:	4638      	mov	r0, r7
 800e1b6:	f7ff ffa3 	bl	800e100 <_Bfree>
 800e1ba:	462c      	mov	r4, r5
 800e1bc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800e1c0:	3601      	adds	r6, #1
 800e1c2:	f8c3 8014 	str.w	r8, [r3, #20]
 800e1c6:	6126      	str	r6, [r4, #16]
 800e1c8:	4620      	mov	r0, r4
 800e1ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e1ce:	bf00      	nop
 800e1d0:	08011833 	.word	0x08011833
 800e1d4:	08011844 	.word	0x08011844

0800e1d8 <__hi0bits>:
 800e1d8:	0c03      	lsrs	r3, r0, #16
 800e1da:	041b      	lsls	r3, r3, #16
 800e1dc:	b9d3      	cbnz	r3, 800e214 <__hi0bits+0x3c>
 800e1de:	0400      	lsls	r0, r0, #16
 800e1e0:	2310      	movs	r3, #16
 800e1e2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e1e6:	bf04      	itt	eq
 800e1e8:	0200      	lsleq	r0, r0, #8
 800e1ea:	3308      	addeq	r3, #8
 800e1ec:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e1f0:	bf04      	itt	eq
 800e1f2:	0100      	lsleq	r0, r0, #4
 800e1f4:	3304      	addeq	r3, #4
 800e1f6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e1fa:	bf04      	itt	eq
 800e1fc:	0080      	lsleq	r0, r0, #2
 800e1fe:	3302      	addeq	r3, #2
 800e200:	2800      	cmp	r0, #0
 800e202:	db05      	blt.n	800e210 <__hi0bits+0x38>
 800e204:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e208:	f103 0301 	add.w	r3, r3, #1
 800e20c:	bf08      	it	eq
 800e20e:	2320      	moveq	r3, #32
 800e210:	4618      	mov	r0, r3
 800e212:	4770      	bx	lr
 800e214:	2300      	movs	r3, #0
 800e216:	e7e4      	b.n	800e1e2 <__hi0bits+0xa>

0800e218 <__lo0bits>:
 800e218:	6803      	ldr	r3, [r0, #0]
 800e21a:	f013 0207 	ands.w	r2, r3, #7
 800e21e:	4601      	mov	r1, r0
 800e220:	d00b      	beq.n	800e23a <__lo0bits+0x22>
 800e222:	07da      	lsls	r2, r3, #31
 800e224:	d424      	bmi.n	800e270 <__lo0bits+0x58>
 800e226:	0798      	lsls	r0, r3, #30
 800e228:	bf49      	itett	mi
 800e22a:	085b      	lsrmi	r3, r3, #1
 800e22c:	089b      	lsrpl	r3, r3, #2
 800e22e:	2001      	movmi	r0, #1
 800e230:	600b      	strmi	r3, [r1, #0]
 800e232:	bf5c      	itt	pl
 800e234:	600b      	strpl	r3, [r1, #0]
 800e236:	2002      	movpl	r0, #2
 800e238:	4770      	bx	lr
 800e23a:	b298      	uxth	r0, r3
 800e23c:	b9b0      	cbnz	r0, 800e26c <__lo0bits+0x54>
 800e23e:	0c1b      	lsrs	r3, r3, #16
 800e240:	2010      	movs	r0, #16
 800e242:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e246:	bf04      	itt	eq
 800e248:	0a1b      	lsreq	r3, r3, #8
 800e24a:	3008      	addeq	r0, #8
 800e24c:	071a      	lsls	r2, r3, #28
 800e24e:	bf04      	itt	eq
 800e250:	091b      	lsreq	r3, r3, #4
 800e252:	3004      	addeq	r0, #4
 800e254:	079a      	lsls	r2, r3, #30
 800e256:	bf04      	itt	eq
 800e258:	089b      	lsreq	r3, r3, #2
 800e25a:	3002      	addeq	r0, #2
 800e25c:	07da      	lsls	r2, r3, #31
 800e25e:	d403      	bmi.n	800e268 <__lo0bits+0x50>
 800e260:	085b      	lsrs	r3, r3, #1
 800e262:	f100 0001 	add.w	r0, r0, #1
 800e266:	d005      	beq.n	800e274 <__lo0bits+0x5c>
 800e268:	600b      	str	r3, [r1, #0]
 800e26a:	4770      	bx	lr
 800e26c:	4610      	mov	r0, r2
 800e26e:	e7e8      	b.n	800e242 <__lo0bits+0x2a>
 800e270:	2000      	movs	r0, #0
 800e272:	4770      	bx	lr
 800e274:	2020      	movs	r0, #32
 800e276:	4770      	bx	lr

0800e278 <__i2b>:
 800e278:	b510      	push	{r4, lr}
 800e27a:	460c      	mov	r4, r1
 800e27c:	2101      	movs	r1, #1
 800e27e:	f7ff feff 	bl	800e080 <_Balloc>
 800e282:	4602      	mov	r2, r0
 800e284:	b928      	cbnz	r0, 800e292 <__i2b+0x1a>
 800e286:	4b05      	ldr	r3, [pc, #20]	; (800e29c <__i2b+0x24>)
 800e288:	4805      	ldr	r0, [pc, #20]	; (800e2a0 <__i2b+0x28>)
 800e28a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e28e:	f000 fc9b 	bl	800ebc8 <__assert_func>
 800e292:	2301      	movs	r3, #1
 800e294:	6144      	str	r4, [r0, #20]
 800e296:	6103      	str	r3, [r0, #16]
 800e298:	bd10      	pop	{r4, pc}
 800e29a:	bf00      	nop
 800e29c:	08011833 	.word	0x08011833
 800e2a0:	08011844 	.word	0x08011844

0800e2a4 <__multiply>:
 800e2a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2a8:	4614      	mov	r4, r2
 800e2aa:	690a      	ldr	r2, [r1, #16]
 800e2ac:	6923      	ldr	r3, [r4, #16]
 800e2ae:	429a      	cmp	r2, r3
 800e2b0:	bfb8      	it	lt
 800e2b2:	460b      	movlt	r3, r1
 800e2b4:	460d      	mov	r5, r1
 800e2b6:	bfbc      	itt	lt
 800e2b8:	4625      	movlt	r5, r4
 800e2ba:	461c      	movlt	r4, r3
 800e2bc:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800e2c0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e2c4:	68ab      	ldr	r3, [r5, #8]
 800e2c6:	6869      	ldr	r1, [r5, #4]
 800e2c8:	eb0a 0709 	add.w	r7, sl, r9
 800e2cc:	42bb      	cmp	r3, r7
 800e2ce:	b085      	sub	sp, #20
 800e2d0:	bfb8      	it	lt
 800e2d2:	3101      	addlt	r1, #1
 800e2d4:	f7ff fed4 	bl	800e080 <_Balloc>
 800e2d8:	b930      	cbnz	r0, 800e2e8 <__multiply+0x44>
 800e2da:	4602      	mov	r2, r0
 800e2dc:	4b42      	ldr	r3, [pc, #264]	; (800e3e8 <__multiply+0x144>)
 800e2de:	4843      	ldr	r0, [pc, #268]	; (800e3ec <__multiply+0x148>)
 800e2e0:	f240 115d 	movw	r1, #349	; 0x15d
 800e2e4:	f000 fc70 	bl	800ebc8 <__assert_func>
 800e2e8:	f100 0614 	add.w	r6, r0, #20
 800e2ec:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800e2f0:	4633      	mov	r3, r6
 800e2f2:	2200      	movs	r2, #0
 800e2f4:	4543      	cmp	r3, r8
 800e2f6:	d31e      	bcc.n	800e336 <__multiply+0x92>
 800e2f8:	f105 0c14 	add.w	ip, r5, #20
 800e2fc:	f104 0314 	add.w	r3, r4, #20
 800e300:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800e304:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800e308:	9202      	str	r2, [sp, #8]
 800e30a:	ebac 0205 	sub.w	r2, ip, r5
 800e30e:	3a15      	subs	r2, #21
 800e310:	f022 0203 	bic.w	r2, r2, #3
 800e314:	3204      	adds	r2, #4
 800e316:	f105 0115 	add.w	r1, r5, #21
 800e31a:	458c      	cmp	ip, r1
 800e31c:	bf38      	it	cc
 800e31e:	2204      	movcc	r2, #4
 800e320:	9201      	str	r2, [sp, #4]
 800e322:	9a02      	ldr	r2, [sp, #8]
 800e324:	9303      	str	r3, [sp, #12]
 800e326:	429a      	cmp	r2, r3
 800e328:	d808      	bhi.n	800e33c <__multiply+0x98>
 800e32a:	2f00      	cmp	r7, #0
 800e32c:	dc55      	bgt.n	800e3da <__multiply+0x136>
 800e32e:	6107      	str	r7, [r0, #16]
 800e330:	b005      	add	sp, #20
 800e332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e336:	f843 2b04 	str.w	r2, [r3], #4
 800e33a:	e7db      	b.n	800e2f4 <__multiply+0x50>
 800e33c:	f8b3 a000 	ldrh.w	sl, [r3]
 800e340:	f1ba 0f00 	cmp.w	sl, #0
 800e344:	d020      	beq.n	800e388 <__multiply+0xe4>
 800e346:	f105 0e14 	add.w	lr, r5, #20
 800e34a:	46b1      	mov	r9, r6
 800e34c:	2200      	movs	r2, #0
 800e34e:	f85e 4b04 	ldr.w	r4, [lr], #4
 800e352:	f8d9 b000 	ldr.w	fp, [r9]
 800e356:	b2a1      	uxth	r1, r4
 800e358:	fa1f fb8b 	uxth.w	fp, fp
 800e35c:	fb0a b101 	mla	r1, sl, r1, fp
 800e360:	4411      	add	r1, r2
 800e362:	f8d9 2000 	ldr.w	r2, [r9]
 800e366:	0c24      	lsrs	r4, r4, #16
 800e368:	0c12      	lsrs	r2, r2, #16
 800e36a:	fb0a 2404 	mla	r4, sl, r4, r2
 800e36e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800e372:	b289      	uxth	r1, r1
 800e374:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800e378:	45f4      	cmp	ip, lr
 800e37a:	f849 1b04 	str.w	r1, [r9], #4
 800e37e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800e382:	d8e4      	bhi.n	800e34e <__multiply+0xaa>
 800e384:	9901      	ldr	r1, [sp, #4]
 800e386:	5072      	str	r2, [r6, r1]
 800e388:	9a03      	ldr	r2, [sp, #12]
 800e38a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e38e:	3304      	adds	r3, #4
 800e390:	f1b9 0f00 	cmp.w	r9, #0
 800e394:	d01f      	beq.n	800e3d6 <__multiply+0x132>
 800e396:	6834      	ldr	r4, [r6, #0]
 800e398:	f105 0114 	add.w	r1, r5, #20
 800e39c:	46b6      	mov	lr, r6
 800e39e:	f04f 0a00 	mov.w	sl, #0
 800e3a2:	880a      	ldrh	r2, [r1, #0]
 800e3a4:	f8be b002 	ldrh.w	fp, [lr, #2]
 800e3a8:	fb09 b202 	mla	r2, r9, r2, fp
 800e3ac:	4492      	add	sl, r2
 800e3ae:	b2a4      	uxth	r4, r4
 800e3b0:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800e3b4:	f84e 4b04 	str.w	r4, [lr], #4
 800e3b8:	f851 4b04 	ldr.w	r4, [r1], #4
 800e3bc:	f8be 2000 	ldrh.w	r2, [lr]
 800e3c0:	0c24      	lsrs	r4, r4, #16
 800e3c2:	fb09 2404 	mla	r4, r9, r4, r2
 800e3c6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800e3ca:	458c      	cmp	ip, r1
 800e3cc:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800e3d0:	d8e7      	bhi.n	800e3a2 <__multiply+0xfe>
 800e3d2:	9a01      	ldr	r2, [sp, #4]
 800e3d4:	50b4      	str	r4, [r6, r2]
 800e3d6:	3604      	adds	r6, #4
 800e3d8:	e7a3      	b.n	800e322 <__multiply+0x7e>
 800e3da:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d1a5      	bne.n	800e32e <__multiply+0x8a>
 800e3e2:	3f01      	subs	r7, #1
 800e3e4:	e7a1      	b.n	800e32a <__multiply+0x86>
 800e3e6:	bf00      	nop
 800e3e8:	08011833 	.word	0x08011833
 800e3ec:	08011844 	.word	0x08011844

0800e3f0 <__pow5mult>:
 800e3f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e3f4:	4615      	mov	r5, r2
 800e3f6:	f012 0203 	ands.w	r2, r2, #3
 800e3fa:	4606      	mov	r6, r0
 800e3fc:	460f      	mov	r7, r1
 800e3fe:	d007      	beq.n	800e410 <__pow5mult+0x20>
 800e400:	4c25      	ldr	r4, [pc, #148]	; (800e498 <__pow5mult+0xa8>)
 800e402:	3a01      	subs	r2, #1
 800e404:	2300      	movs	r3, #0
 800e406:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e40a:	f7ff fe9b 	bl	800e144 <__multadd>
 800e40e:	4607      	mov	r7, r0
 800e410:	10ad      	asrs	r5, r5, #2
 800e412:	d03d      	beq.n	800e490 <__pow5mult+0xa0>
 800e414:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e416:	b97c      	cbnz	r4, 800e438 <__pow5mult+0x48>
 800e418:	2010      	movs	r0, #16
 800e41a:	f7ff fe29 	bl	800e070 <malloc>
 800e41e:	4602      	mov	r2, r0
 800e420:	6270      	str	r0, [r6, #36]	; 0x24
 800e422:	b928      	cbnz	r0, 800e430 <__pow5mult+0x40>
 800e424:	4b1d      	ldr	r3, [pc, #116]	; (800e49c <__pow5mult+0xac>)
 800e426:	481e      	ldr	r0, [pc, #120]	; (800e4a0 <__pow5mult+0xb0>)
 800e428:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e42c:	f000 fbcc 	bl	800ebc8 <__assert_func>
 800e430:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e434:	6004      	str	r4, [r0, #0]
 800e436:	60c4      	str	r4, [r0, #12]
 800e438:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e43c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e440:	b94c      	cbnz	r4, 800e456 <__pow5mult+0x66>
 800e442:	f240 2171 	movw	r1, #625	; 0x271
 800e446:	4630      	mov	r0, r6
 800e448:	f7ff ff16 	bl	800e278 <__i2b>
 800e44c:	2300      	movs	r3, #0
 800e44e:	f8c8 0008 	str.w	r0, [r8, #8]
 800e452:	4604      	mov	r4, r0
 800e454:	6003      	str	r3, [r0, #0]
 800e456:	f04f 0900 	mov.w	r9, #0
 800e45a:	07eb      	lsls	r3, r5, #31
 800e45c:	d50a      	bpl.n	800e474 <__pow5mult+0x84>
 800e45e:	4639      	mov	r1, r7
 800e460:	4622      	mov	r2, r4
 800e462:	4630      	mov	r0, r6
 800e464:	f7ff ff1e 	bl	800e2a4 <__multiply>
 800e468:	4639      	mov	r1, r7
 800e46a:	4680      	mov	r8, r0
 800e46c:	4630      	mov	r0, r6
 800e46e:	f7ff fe47 	bl	800e100 <_Bfree>
 800e472:	4647      	mov	r7, r8
 800e474:	106d      	asrs	r5, r5, #1
 800e476:	d00b      	beq.n	800e490 <__pow5mult+0xa0>
 800e478:	6820      	ldr	r0, [r4, #0]
 800e47a:	b938      	cbnz	r0, 800e48c <__pow5mult+0x9c>
 800e47c:	4622      	mov	r2, r4
 800e47e:	4621      	mov	r1, r4
 800e480:	4630      	mov	r0, r6
 800e482:	f7ff ff0f 	bl	800e2a4 <__multiply>
 800e486:	6020      	str	r0, [r4, #0]
 800e488:	f8c0 9000 	str.w	r9, [r0]
 800e48c:	4604      	mov	r4, r0
 800e48e:	e7e4      	b.n	800e45a <__pow5mult+0x6a>
 800e490:	4638      	mov	r0, r7
 800e492:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e496:	bf00      	nop
 800e498:	08011998 	.word	0x08011998
 800e49c:	080117bd 	.word	0x080117bd
 800e4a0:	08011844 	.word	0x08011844

0800e4a4 <__lshift>:
 800e4a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e4a8:	460c      	mov	r4, r1
 800e4aa:	6849      	ldr	r1, [r1, #4]
 800e4ac:	6923      	ldr	r3, [r4, #16]
 800e4ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e4b2:	68a3      	ldr	r3, [r4, #8]
 800e4b4:	4607      	mov	r7, r0
 800e4b6:	4691      	mov	r9, r2
 800e4b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e4bc:	f108 0601 	add.w	r6, r8, #1
 800e4c0:	42b3      	cmp	r3, r6
 800e4c2:	db0b      	blt.n	800e4dc <__lshift+0x38>
 800e4c4:	4638      	mov	r0, r7
 800e4c6:	f7ff fddb 	bl	800e080 <_Balloc>
 800e4ca:	4605      	mov	r5, r0
 800e4cc:	b948      	cbnz	r0, 800e4e2 <__lshift+0x3e>
 800e4ce:	4602      	mov	r2, r0
 800e4d0:	4b28      	ldr	r3, [pc, #160]	; (800e574 <__lshift+0xd0>)
 800e4d2:	4829      	ldr	r0, [pc, #164]	; (800e578 <__lshift+0xd4>)
 800e4d4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e4d8:	f000 fb76 	bl	800ebc8 <__assert_func>
 800e4dc:	3101      	adds	r1, #1
 800e4de:	005b      	lsls	r3, r3, #1
 800e4e0:	e7ee      	b.n	800e4c0 <__lshift+0x1c>
 800e4e2:	2300      	movs	r3, #0
 800e4e4:	f100 0114 	add.w	r1, r0, #20
 800e4e8:	f100 0210 	add.w	r2, r0, #16
 800e4ec:	4618      	mov	r0, r3
 800e4ee:	4553      	cmp	r3, sl
 800e4f0:	db33      	blt.n	800e55a <__lshift+0xb6>
 800e4f2:	6920      	ldr	r0, [r4, #16]
 800e4f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e4f8:	f104 0314 	add.w	r3, r4, #20
 800e4fc:	f019 091f 	ands.w	r9, r9, #31
 800e500:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e504:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e508:	d02b      	beq.n	800e562 <__lshift+0xbe>
 800e50a:	f1c9 0e20 	rsb	lr, r9, #32
 800e50e:	468a      	mov	sl, r1
 800e510:	2200      	movs	r2, #0
 800e512:	6818      	ldr	r0, [r3, #0]
 800e514:	fa00 f009 	lsl.w	r0, r0, r9
 800e518:	4302      	orrs	r2, r0
 800e51a:	f84a 2b04 	str.w	r2, [sl], #4
 800e51e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e522:	459c      	cmp	ip, r3
 800e524:	fa22 f20e 	lsr.w	r2, r2, lr
 800e528:	d8f3      	bhi.n	800e512 <__lshift+0x6e>
 800e52a:	ebac 0304 	sub.w	r3, ip, r4
 800e52e:	3b15      	subs	r3, #21
 800e530:	f023 0303 	bic.w	r3, r3, #3
 800e534:	3304      	adds	r3, #4
 800e536:	f104 0015 	add.w	r0, r4, #21
 800e53a:	4584      	cmp	ip, r0
 800e53c:	bf38      	it	cc
 800e53e:	2304      	movcc	r3, #4
 800e540:	50ca      	str	r2, [r1, r3]
 800e542:	b10a      	cbz	r2, 800e548 <__lshift+0xa4>
 800e544:	f108 0602 	add.w	r6, r8, #2
 800e548:	3e01      	subs	r6, #1
 800e54a:	4638      	mov	r0, r7
 800e54c:	612e      	str	r6, [r5, #16]
 800e54e:	4621      	mov	r1, r4
 800e550:	f7ff fdd6 	bl	800e100 <_Bfree>
 800e554:	4628      	mov	r0, r5
 800e556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e55a:	f842 0f04 	str.w	r0, [r2, #4]!
 800e55e:	3301      	adds	r3, #1
 800e560:	e7c5      	b.n	800e4ee <__lshift+0x4a>
 800e562:	3904      	subs	r1, #4
 800e564:	f853 2b04 	ldr.w	r2, [r3], #4
 800e568:	f841 2f04 	str.w	r2, [r1, #4]!
 800e56c:	459c      	cmp	ip, r3
 800e56e:	d8f9      	bhi.n	800e564 <__lshift+0xc0>
 800e570:	e7ea      	b.n	800e548 <__lshift+0xa4>
 800e572:	bf00      	nop
 800e574:	08011833 	.word	0x08011833
 800e578:	08011844 	.word	0x08011844

0800e57c <__mcmp>:
 800e57c:	b530      	push	{r4, r5, lr}
 800e57e:	6902      	ldr	r2, [r0, #16]
 800e580:	690c      	ldr	r4, [r1, #16]
 800e582:	1b12      	subs	r2, r2, r4
 800e584:	d10e      	bne.n	800e5a4 <__mcmp+0x28>
 800e586:	f100 0314 	add.w	r3, r0, #20
 800e58a:	3114      	adds	r1, #20
 800e58c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e590:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e594:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e598:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e59c:	42a5      	cmp	r5, r4
 800e59e:	d003      	beq.n	800e5a8 <__mcmp+0x2c>
 800e5a0:	d305      	bcc.n	800e5ae <__mcmp+0x32>
 800e5a2:	2201      	movs	r2, #1
 800e5a4:	4610      	mov	r0, r2
 800e5a6:	bd30      	pop	{r4, r5, pc}
 800e5a8:	4283      	cmp	r3, r0
 800e5aa:	d3f3      	bcc.n	800e594 <__mcmp+0x18>
 800e5ac:	e7fa      	b.n	800e5a4 <__mcmp+0x28>
 800e5ae:	f04f 32ff 	mov.w	r2, #4294967295
 800e5b2:	e7f7      	b.n	800e5a4 <__mcmp+0x28>

0800e5b4 <__mdiff>:
 800e5b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5b8:	460c      	mov	r4, r1
 800e5ba:	4606      	mov	r6, r0
 800e5bc:	4611      	mov	r1, r2
 800e5be:	4620      	mov	r0, r4
 800e5c0:	4617      	mov	r7, r2
 800e5c2:	f7ff ffdb 	bl	800e57c <__mcmp>
 800e5c6:	1e05      	subs	r5, r0, #0
 800e5c8:	d110      	bne.n	800e5ec <__mdiff+0x38>
 800e5ca:	4629      	mov	r1, r5
 800e5cc:	4630      	mov	r0, r6
 800e5ce:	f7ff fd57 	bl	800e080 <_Balloc>
 800e5d2:	b930      	cbnz	r0, 800e5e2 <__mdiff+0x2e>
 800e5d4:	4b39      	ldr	r3, [pc, #228]	; (800e6bc <__mdiff+0x108>)
 800e5d6:	4602      	mov	r2, r0
 800e5d8:	f240 2132 	movw	r1, #562	; 0x232
 800e5dc:	4838      	ldr	r0, [pc, #224]	; (800e6c0 <__mdiff+0x10c>)
 800e5de:	f000 faf3 	bl	800ebc8 <__assert_func>
 800e5e2:	2301      	movs	r3, #1
 800e5e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e5e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5ec:	bfa4      	itt	ge
 800e5ee:	463b      	movge	r3, r7
 800e5f0:	4627      	movge	r7, r4
 800e5f2:	4630      	mov	r0, r6
 800e5f4:	6879      	ldr	r1, [r7, #4]
 800e5f6:	bfa6      	itte	ge
 800e5f8:	461c      	movge	r4, r3
 800e5fa:	2500      	movge	r5, #0
 800e5fc:	2501      	movlt	r5, #1
 800e5fe:	f7ff fd3f 	bl	800e080 <_Balloc>
 800e602:	b920      	cbnz	r0, 800e60e <__mdiff+0x5a>
 800e604:	4b2d      	ldr	r3, [pc, #180]	; (800e6bc <__mdiff+0x108>)
 800e606:	4602      	mov	r2, r0
 800e608:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e60c:	e7e6      	b.n	800e5dc <__mdiff+0x28>
 800e60e:	693e      	ldr	r6, [r7, #16]
 800e610:	60c5      	str	r5, [r0, #12]
 800e612:	6925      	ldr	r5, [r4, #16]
 800e614:	f107 0114 	add.w	r1, r7, #20
 800e618:	f104 0914 	add.w	r9, r4, #20
 800e61c:	f100 0e14 	add.w	lr, r0, #20
 800e620:	f107 0210 	add.w	r2, r7, #16
 800e624:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800e628:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800e62c:	46f2      	mov	sl, lr
 800e62e:	2700      	movs	r7, #0
 800e630:	f859 3b04 	ldr.w	r3, [r9], #4
 800e634:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e638:	fa1f f883 	uxth.w	r8, r3
 800e63c:	fa17 f78b 	uxtah	r7, r7, fp
 800e640:	0c1b      	lsrs	r3, r3, #16
 800e642:	eba7 0808 	sub.w	r8, r7, r8
 800e646:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e64a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e64e:	fa1f f888 	uxth.w	r8, r8
 800e652:	141f      	asrs	r7, r3, #16
 800e654:	454d      	cmp	r5, r9
 800e656:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e65a:	f84a 3b04 	str.w	r3, [sl], #4
 800e65e:	d8e7      	bhi.n	800e630 <__mdiff+0x7c>
 800e660:	1b2b      	subs	r3, r5, r4
 800e662:	3b15      	subs	r3, #21
 800e664:	f023 0303 	bic.w	r3, r3, #3
 800e668:	3304      	adds	r3, #4
 800e66a:	3415      	adds	r4, #21
 800e66c:	42a5      	cmp	r5, r4
 800e66e:	bf38      	it	cc
 800e670:	2304      	movcc	r3, #4
 800e672:	4419      	add	r1, r3
 800e674:	4473      	add	r3, lr
 800e676:	469e      	mov	lr, r3
 800e678:	460d      	mov	r5, r1
 800e67a:	4565      	cmp	r5, ip
 800e67c:	d30e      	bcc.n	800e69c <__mdiff+0xe8>
 800e67e:	f10c 0203 	add.w	r2, ip, #3
 800e682:	1a52      	subs	r2, r2, r1
 800e684:	f022 0203 	bic.w	r2, r2, #3
 800e688:	3903      	subs	r1, #3
 800e68a:	458c      	cmp	ip, r1
 800e68c:	bf38      	it	cc
 800e68e:	2200      	movcc	r2, #0
 800e690:	441a      	add	r2, r3
 800e692:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e696:	b17b      	cbz	r3, 800e6b8 <__mdiff+0x104>
 800e698:	6106      	str	r6, [r0, #16]
 800e69a:	e7a5      	b.n	800e5e8 <__mdiff+0x34>
 800e69c:	f855 8b04 	ldr.w	r8, [r5], #4
 800e6a0:	fa17 f488 	uxtah	r4, r7, r8
 800e6a4:	1422      	asrs	r2, r4, #16
 800e6a6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800e6aa:	b2a4      	uxth	r4, r4
 800e6ac:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800e6b0:	f84e 4b04 	str.w	r4, [lr], #4
 800e6b4:	1417      	asrs	r7, r2, #16
 800e6b6:	e7e0      	b.n	800e67a <__mdiff+0xc6>
 800e6b8:	3e01      	subs	r6, #1
 800e6ba:	e7ea      	b.n	800e692 <__mdiff+0xde>
 800e6bc:	08011833 	.word	0x08011833
 800e6c0:	08011844 	.word	0x08011844

0800e6c4 <__d2b>:
 800e6c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e6c8:	4689      	mov	r9, r1
 800e6ca:	2101      	movs	r1, #1
 800e6cc:	ec57 6b10 	vmov	r6, r7, d0
 800e6d0:	4690      	mov	r8, r2
 800e6d2:	f7ff fcd5 	bl	800e080 <_Balloc>
 800e6d6:	4604      	mov	r4, r0
 800e6d8:	b930      	cbnz	r0, 800e6e8 <__d2b+0x24>
 800e6da:	4602      	mov	r2, r0
 800e6dc:	4b25      	ldr	r3, [pc, #148]	; (800e774 <__d2b+0xb0>)
 800e6de:	4826      	ldr	r0, [pc, #152]	; (800e778 <__d2b+0xb4>)
 800e6e0:	f240 310a 	movw	r1, #778	; 0x30a
 800e6e4:	f000 fa70 	bl	800ebc8 <__assert_func>
 800e6e8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800e6ec:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e6f0:	bb35      	cbnz	r5, 800e740 <__d2b+0x7c>
 800e6f2:	2e00      	cmp	r6, #0
 800e6f4:	9301      	str	r3, [sp, #4]
 800e6f6:	d028      	beq.n	800e74a <__d2b+0x86>
 800e6f8:	4668      	mov	r0, sp
 800e6fa:	9600      	str	r6, [sp, #0]
 800e6fc:	f7ff fd8c 	bl	800e218 <__lo0bits>
 800e700:	9900      	ldr	r1, [sp, #0]
 800e702:	b300      	cbz	r0, 800e746 <__d2b+0x82>
 800e704:	9a01      	ldr	r2, [sp, #4]
 800e706:	f1c0 0320 	rsb	r3, r0, #32
 800e70a:	fa02 f303 	lsl.w	r3, r2, r3
 800e70e:	430b      	orrs	r3, r1
 800e710:	40c2      	lsrs	r2, r0
 800e712:	6163      	str	r3, [r4, #20]
 800e714:	9201      	str	r2, [sp, #4]
 800e716:	9b01      	ldr	r3, [sp, #4]
 800e718:	61a3      	str	r3, [r4, #24]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	bf14      	ite	ne
 800e71e:	2202      	movne	r2, #2
 800e720:	2201      	moveq	r2, #1
 800e722:	6122      	str	r2, [r4, #16]
 800e724:	b1d5      	cbz	r5, 800e75c <__d2b+0x98>
 800e726:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e72a:	4405      	add	r5, r0
 800e72c:	f8c9 5000 	str.w	r5, [r9]
 800e730:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e734:	f8c8 0000 	str.w	r0, [r8]
 800e738:	4620      	mov	r0, r4
 800e73a:	b003      	add	sp, #12
 800e73c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e740:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e744:	e7d5      	b.n	800e6f2 <__d2b+0x2e>
 800e746:	6161      	str	r1, [r4, #20]
 800e748:	e7e5      	b.n	800e716 <__d2b+0x52>
 800e74a:	a801      	add	r0, sp, #4
 800e74c:	f7ff fd64 	bl	800e218 <__lo0bits>
 800e750:	9b01      	ldr	r3, [sp, #4]
 800e752:	6163      	str	r3, [r4, #20]
 800e754:	2201      	movs	r2, #1
 800e756:	6122      	str	r2, [r4, #16]
 800e758:	3020      	adds	r0, #32
 800e75a:	e7e3      	b.n	800e724 <__d2b+0x60>
 800e75c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e760:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e764:	f8c9 0000 	str.w	r0, [r9]
 800e768:	6918      	ldr	r0, [r3, #16]
 800e76a:	f7ff fd35 	bl	800e1d8 <__hi0bits>
 800e76e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e772:	e7df      	b.n	800e734 <__d2b+0x70>
 800e774:	08011833 	.word	0x08011833
 800e778:	08011844 	.word	0x08011844

0800e77c <_calloc_r>:
 800e77c:	b513      	push	{r0, r1, r4, lr}
 800e77e:	434a      	muls	r2, r1
 800e780:	4611      	mov	r1, r2
 800e782:	9201      	str	r2, [sp, #4]
 800e784:	f000 f85a 	bl	800e83c <_malloc_r>
 800e788:	4604      	mov	r4, r0
 800e78a:	b118      	cbz	r0, 800e794 <_calloc_r+0x18>
 800e78c:	9a01      	ldr	r2, [sp, #4]
 800e78e:	2100      	movs	r1, #0
 800e790:	f7fe f960 	bl	800ca54 <memset>
 800e794:	4620      	mov	r0, r4
 800e796:	b002      	add	sp, #8
 800e798:	bd10      	pop	{r4, pc}
	...

0800e79c <_free_r>:
 800e79c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e79e:	2900      	cmp	r1, #0
 800e7a0:	d048      	beq.n	800e834 <_free_r+0x98>
 800e7a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e7a6:	9001      	str	r0, [sp, #4]
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	f1a1 0404 	sub.w	r4, r1, #4
 800e7ae:	bfb8      	it	lt
 800e7b0:	18e4      	addlt	r4, r4, r3
 800e7b2:	f000 fa65 	bl	800ec80 <__malloc_lock>
 800e7b6:	4a20      	ldr	r2, [pc, #128]	; (800e838 <_free_r+0x9c>)
 800e7b8:	9801      	ldr	r0, [sp, #4]
 800e7ba:	6813      	ldr	r3, [r2, #0]
 800e7bc:	4615      	mov	r5, r2
 800e7be:	b933      	cbnz	r3, 800e7ce <_free_r+0x32>
 800e7c0:	6063      	str	r3, [r4, #4]
 800e7c2:	6014      	str	r4, [r2, #0]
 800e7c4:	b003      	add	sp, #12
 800e7c6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e7ca:	f000 ba5f 	b.w	800ec8c <__malloc_unlock>
 800e7ce:	42a3      	cmp	r3, r4
 800e7d0:	d90b      	bls.n	800e7ea <_free_r+0x4e>
 800e7d2:	6821      	ldr	r1, [r4, #0]
 800e7d4:	1862      	adds	r2, r4, r1
 800e7d6:	4293      	cmp	r3, r2
 800e7d8:	bf04      	itt	eq
 800e7da:	681a      	ldreq	r2, [r3, #0]
 800e7dc:	685b      	ldreq	r3, [r3, #4]
 800e7de:	6063      	str	r3, [r4, #4]
 800e7e0:	bf04      	itt	eq
 800e7e2:	1852      	addeq	r2, r2, r1
 800e7e4:	6022      	streq	r2, [r4, #0]
 800e7e6:	602c      	str	r4, [r5, #0]
 800e7e8:	e7ec      	b.n	800e7c4 <_free_r+0x28>
 800e7ea:	461a      	mov	r2, r3
 800e7ec:	685b      	ldr	r3, [r3, #4]
 800e7ee:	b10b      	cbz	r3, 800e7f4 <_free_r+0x58>
 800e7f0:	42a3      	cmp	r3, r4
 800e7f2:	d9fa      	bls.n	800e7ea <_free_r+0x4e>
 800e7f4:	6811      	ldr	r1, [r2, #0]
 800e7f6:	1855      	adds	r5, r2, r1
 800e7f8:	42a5      	cmp	r5, r4
 800e7fa:	d10b      	bne.n	800e814 <_free_r+0x78>
 800e7fc:	6824      	ldr	r4, [r4, #0]
 800e7fe:	4421      	add	r1, r4
 800e800:	1854      	adds	r4, r2, r1
 800e802:	42a3      	cmp	r3, r4
 800e804:	6011      	str	r1, [r2, #0]
 800e806:	d1dd      	bne.n	800e7c4 <_free_r+0x28>
 800e808:	681c      	ldr	r4, [r3, #0]
 800e80a:	685b      	ldr	r3, [r3, #4]
 800e80c:	6053      	str	r3, [r2, #4]
 800e80e:	4421      	add	r1, r4
 800e810:	6011      	str	r1, [r2, #0]
 800e812:	e7d7      	b.n	800e7c4 <_free_r+0x28>
 800e814:	d902      	bls.n	800e81c <_free_r+0x80>
 800e816:	230c      	movs	r3, #12
 800e818:	6003      	str	r3, [r0, #0]
 800e81a:	e7d3      	b.n	800e7c4 <_free_r+0x28>
 800e81c:	6825      	ldr	r5, [r4, #0]
 800e81e:	1961      	adds	r1, r4, r5
 800e820:	428b      	cmp	r3, r1
 800e822:	bf04      	itt	eq
 800e824:	6819      	ldreq	r1, [r3, #0]
 800e826:	685b      	ldreq	r3, [r3, #4]
 800e828:	6063      	str	r3, [r4, #4]
 800e82a:	bf04      	itt	eq
 800e82c:	1949      	addeq	r1, r1, r5
 800e82e:	6021      	streq	r1, [r4, #0]
 800e830:	6054      	str	r4, [r2, #4]
 800e832:	e7c7      	b.n	800e7c4 <_free_r+0x28>
 800e834:	b003      	add	sp, #12
 800e836:	bd30      	pop	{r4, r5, pc}
 800e838:	200003e0 	.word	0x200003e0

0800e83c <_malloc_r>:
 800e83c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e83e:	1ccd      	adds	r5, r1, #3
 800e840:	f025 0503 	bic.w	r5, r5, #3
 800e844:	3508      	adds	r5, #8
 800e846:	2d0c      	cmp	r5, #12
 800e848:	bf38      	it	cc
 800e84a:	250c      	movcc	r5, #12
 800e84c:	2d00      	cmp	r5, #0
 800e84e:	4606      	mov	r6, r0
 800e850:	db01      	blt.n	800e856 <_malloc_r+0x1a>
 800e852:	42a9      	cmp	r1, r5
 800e854:	d903      	bls.n	800e85e <_malloc_r+0x22>
 800e856:	230c      	movs	r3, #12
 800e858:	6033      	str	r3, [r6, #0]
 800e85a:	2000      	movs	r0, #0
 800e85c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e85e:	f000 fa0f 	bl	800ec80 <__malloc_lock>
 800e862:	4921      	ldr	r1, [pc, #132]	; (800e8e8 <_malloc_r+0xac>)
 800e864:	680a      	ldr	r2, [r1, #0]
 800e866:	4614      	mov	r4, r2
 800e868:	b99c      	cbnz	r4, 800e892 <_malloc_r+0x56>
 800e86a:	4f20      	ldr	r7, [pc, #128]	; (800e8ec <_malloc_r+0xb0>)
 800e86c:	683b      	ldr	r3, [r7, #0]
 800e86e:	b923      	cbnz	r3, 800e87a <_malloc_r+0x3e>
 800e870:	4621      	mov	r1, r4
 800e872:	4630      	mov	r0, r6
 800e874:	f000 f998 	bl	800eba8 <_sbrk_r>
 800e878:	6038      	str	r0, [r7, #0]
 800e87a:	4629      	mov	r1, r5
 800e87c:	4630      	mov	r0, r6
 800e87e:	f000 f993 	bl	800eba8 <_sbrk_r>
 800e882:	1c43      	adds	r3, r0, #1
 800e884:	d123      	bne.n	800e8ce <_malloc_r+0x92>
 800e886:	230c      	movs	r3, #12
 800e888:	6033      	str	r3, [r6, #0]
 800e88a:	4630      	mov	r0, r6
 800e88c:	f000 f9fe 	bl	800ec8c <__malloc_unlock>
 800e890:	e7e3      	b.n	800e85a <_malloc_r+0x1e>
 800e892:	6823      	ldr	r3, [r4, #0]
 800e894:	1b5b      	subs	r3, r3, r5
 800e896:	d417      	bmi.n	800e8c8 <_malloc_r+0x8c>
 800e898:	2b0b      	cmp	r3, #11
 800e89a:	d903      	bls.n	800e8a4 <_malloc_r+0x68>
 800e89c:	6023      	str	r3, [r4, #0]
 800e89e:	441c      	add	r4, r3
 800e8a0:	6025      	str	r5, [r4, #0]
 800e8a2:	e004      	b.n	800e8ae <_malloc_r+0x72>
 800e8a4:	6863      	ldr	r3, [r4, #4]
 800e8a6:	42a2      	cmp	r2, r4
 800e8a8:	bf0c      	ite	eq
 800e8aa:	600b      	streq	r3, [r1, #0]
 800e8ac:	6053      	strne	r3, [r2, #4]
 800e8ae:	4630      	mov	r0, r6
 800e8b0:	f000 f9ec 	bl	800ec8c <__malloc_unlock>
 800e8b4:	f104 000b 	add.w	r0, r4, #11
 800e8b8:	1d23      	adds	r3, r4, #4
 800e8ba:	f020 0007 	bic.w	r0, r0, #7
 800e8be:	1ac2      	subs	r2, r0, r3
 800e8c0:	d0cc      	beq.n	800e85c <_malloc_r+0x20>
 800e8c2:	1a1b      	subs	r3, r3, r0
 800e8c4:	50a3      	str	r3, [r4, r2]
 800e8c6:	e7c9      	b.n	800e85c <_malloc_r+0x20>
 800e8c8:	4622      	mov	r2, r4
 800e8ca:	6864      	ldr	r4, [r4, #4]
 800e8cc:	e7cc      	b.n	800e868 <_malloc_r+0x2c>
 800e8ce:	1cc4      	adds	r4, r0, #3
 800e8d0:	f024 0403 	bic.w	r4, r4, #3
 800e8d4:	42a0      	cmp	r0, r4
 800e8d6:	d0e3      	beq.n	800e8a0 <_malloc_r+0x64>
 800e8d8:	1a21      	subs	r1, r4, r0
 800e8da:	4630      	mov	r0, r6
 800e8dc:	f000 f964 	bl	800eba8 <_sbrk_r>
 800e8e0:	3001      	adds	r0, #1
 800e8e2:	d1dd      	bne.n	800e8a0 <_malloc_r+0x64>
 800e8e4:	e7cf      	b.n	800e886 <_malloc_r+0x4a>
 800e8e6:	bf00      	nop
 800e8e8:	200003e0 	.word	0x200003e0
 800e8ec:	200003e4 	.word	0x200003e4

0800e8f0 <__ssputs_r>:
 800e8f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8f4:	688e      	ldr	r6, [r1, #8]
 800e8f6:	429e      	cmp	r6, r3
 800e8f8:	4682      	mov	sl, r0
 800e8fa:	460c      	mov	r4, r1
 800e8fc:	4690      	mov	r8, r2
 800e8fe:	461f      	mov	r7, r3
 800e900:	d838      	bhi.n	800e974 <__ssputs_r+0x84>
 800e902:	898a      	ldrh	r2, [r1, #12]
 800e904:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e908:	d032      	beq.n	800e970 <__ssputs_r+0x80>
 800e90a:	6825      	ldr	r5, [r4, #0]
 800e90c:	6909      	ldr	r1, [r1, #16]
 800e90e:	eba5 0901 	sub.w	r9, r5, r1
 800e912:	6965      	ldr	r5, [r4, #20]
 800e914:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e918:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e91c:	3301      	adds	r3, #1
 800e91e:	444b      	add	r3, r9
 800e920:	106d      	asrs	r5, r5, #1
 800e922:	429d      	cmp	r5, r3
 800e924:	bf38      	it	cc
 800e926:	461d      	movcc	r5, r3
 800e928:	0553      	lsls	r3, r2, #21
 800e92a:	d531      	bpl.n	800e990 <__ssputs_r+0xa0>
 800e92c:	4629      	mov	r1, r5
 800e92e:	f7ff ff85 	bl	800e83c <_malloc_r>
 800e932:	4606      	mov	r6, r0
 800e934:	b950      	cbnz	r0, 800e94c <__ssputs_r+0x5c>
 800e936:	230c      	movs	r3, #12
 800e938:	f8ca 3000 	str.w	r3, [sl]
 800e93c:	89a3      	ldrh	r3, [r4, #12]
 800e93e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e942:	81a3      	strh	r3, [r4, #12]
 800e944:	f04f 30ff 	mov.w	r0, #4294967295
 800e948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e94c:	6921      	ldr	r1, [r4, #16]
 800e94e:	464a      	mov	r2, r9
 800e950:	f7fe f872 	bl	800ca38 <memcpy>
 800e954:	89a3      	ldrh	r3, [r4, #12]
 800e956:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e95a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e95e:	81a3      	strh	r3, [r4, #12]
 800e960:	6126      	str	r6, [r4, #16]
 800e962:	6165      	str	r5, [r4, #20]
 800e964:	444e      	add	r6, r9
 800e966:	eba5 0509 	sub.w	r5, r5, r9
 800e96a:	6026      	str	r6, [r4, #0]
 800e96c:	60a5      	str	r5, [r4, #8]
 800e96e:	463e      	mov	r6, r7
 800e970:	42be      	cmp	r6, r7
 800e972:	d900      	bls.n	800e976 <__ssputs_r+0x86>
 800e974:	463e      	mov	r6, r7
 800e976:	4632      	mov	r2, r6
 800e978:	6820      	ldr	r0, [r4, #0]
 800e97a:	4641      	mov	r1, r8
 800e97c:	f000 f966 	bl	800ec4c <memmove>
 800e980:	68a3      	ldr	r3, [r4, #8]
 800e982:	6822      	ldr	r2, [r4, #0]
 800e984:	1b9b      	subs	r3, r3, r6
 800e986:	4432      	add	r2, r6
 800e988:	60a3      	str	r3, [r4, #8]
 800e98a:	6022      	str	r2, [r4, #0]
 800e98c:	2000      	movs	r0, #0
 800e98e:	e7db      	b.n	800e948 <__ssputs_r+0x58>
 800e990:	462a      	mov	r2, r5
 800e992:	f000 f981 	bl	800ec98 <_realloc_r>
 800e996:	4606      	mov	r6, r0
 800e998:	2800      	cmp	r0, #0
 800e99a:	d1e1      	bne.n	800e960 <__ssputs_r+0x70>
 800e99c:	6921      	ldr	r1, [r4, #16]
 800e99e:	4650      	mov	r0, sl
 800e9a0:	f7ff fefc 	bl	800e79c <_free_r>
 800e9a4:	e7c7      	b.n	800e936 <__ssputs_r+0x46>
	...

0800e9a8 <_svfiprintf_r>:
 800e9a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9ac:	4698      	mov	r8, r3
 800e9ae:	898b      	ldrh	r3, [r1, #12]
 800e9b0:	061b      	lsls	r3, r3, #24
 800e9b2:	b09d      	sub	sp, #116	; 0x74
 800e9b4:	4607      	mov	r7, r0
 800e9b6:	460d      	mov	r5, r1
 800e9b8:	4614      	mov	r4, r2
 800e9ba:	d50e      	bpl.n	800e9da <_svfiprintf_r+0x32>
 800e9bc:	690b      	ldr	r3, [r1, #16]
 800e9be:	b963      	cbnz	r3, 800e9da <_svfiprintf_r+0x32>
 800e9c0:	2140      	movs	r1, #64	; 0x40
 800e9c2:	f7ff ff3b 	bl	800e83c <_malloc_r>
 800e9c6:	6028      	str	r0, [r5, #0]
 800e9c8:	6128      	str	r0, [r5, #16]
 800e9ca:	b920      	cbnz	r0, 800e9d6 <_svfiprintf_r+0x2e>
 800e9cc:	230c      	movs	r3, #12
 800e9ce:	603b      	str	r3, [r7, #0]
 800e9d0:	f04f 30ff 	mov.w	r0, #4294967295
 800e9d4:	e0d1      	b.n	800eb7a <_svfiprintf_r+0x1d2>
 800e9d6:	2340      	movs	r3, #64	; 0x40
 800e9d8:	616b      	str	r3, [r5, #20]
 800e9da:	2300      	movs	r3, #0
 800e9dc:	9309      	str	r3, [sp, #36]	; 0x24
 800e9de:	2320      	movs	r3, #32
 800e9e0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e9e4:	f8cd 800c 	str.w	r8, [sp, #12]
 800e9e8:	2330      	movs	r3, #48	; 0x30
 800e9ea:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800eb94 <_svfiprintf_r+0x1ec>
 800e9ee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e9f2:	f04f 0901 	mov.w	r9, #1
 800e9f6:	4623      	mov	r3, r4
 800e9f8:	469a      	mov	sl, r3
 800e9fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e9fe:	b10a      	cbz	r2, 800ea04 <_svfiprintf_r+0x5c>
 800ea00:	2a25      	cmp	r2, #37	; 0x25
 800ea02:	d1f9      	bne.n	800e9f8 <_svfiprintf_r+0x50>
 800ea04:	ebba 0b04 	subs.w	fp, sl, r4
 800ea08:	d00b      	beq.n	800ea22 <_svfiprintf_r+0x7a>
 800ea0a:	465b      	mov	r3, fp
 800ea0c:	4622      	mov	r2, r4
 800ea0e:	4629      	mov	r1, r5
 800ea10:	4638      	mov	r0, r7
 800ea12:	f7ff ff6d 	bl	800e8f0 <__ssputs_r>
 800ea16:	3001      	adds	r0, #1
 800ea18:	f000 80aa 	beq.w	800eb70 <_svfiprintf_r+0x1c8>
 800ea1c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ea1e:	445a      	add	r2, fp
 800ea20:	9209      	str	r2, [sp, #36]	; 0x24
 800ea22:	f89a 3000 	ldrb.w	r3, [sl]
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	f000 80a2 	beq.w	800eb70 <_svfiprintf_r+0x1c8>
 800ea2c:	2300      	movs	r3, #0
 800ea2e:	f04f 32ff 	mov.w	r2, #4294967295
 800ea32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ea36:	f10a 0a01 	add.w	sl, sl, #1
 800ea3a:	9304      	str	r3, [sp, #16]
 800ea3c:	9307      	str	r3, [sp, #28]
 800ea3e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ea42:	931a      	str	r3, [sp, #104]	; 0x68
 800ea44:	4654      	mov	r4, sl
 800ea46:	2205      	movs	r2, #5
 800ea48:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea4c:	4851      	ldr	r0, [pc, #324]	; (800eb94 <_svfiprintf_r+0x1ec>)
 800ea4e:	f7f1 fbd7 	bl	8000200 <memchr>
 800ea52:	9a04      	ldr	r2, [sp, #16]
 800ea54:	b9d8      	cbnz	r0, 800ea8e <_svfiprintf_r+0xe6>
 800ea56:	06d0      	lsls	r0, r2, #27
 800ea58:	bf44      	itt	mi
 800ea5a:	2320      	movmi	r3, #32
 800ea5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ea60:	0711      	lsls	r1, r2, #28
 800ea62:	bf44      	itt	mi
 800ea64:	232b      	movmi	r3, #43	; 0x2b
 800ea66:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ea6a:	f89a 3000 	ldrb.w	r3, [sl]
 800ea6e:	2b2a      	cmp	r3, #42	; 0x2a
 800ea70:	d015      	beq.n	800ea9e <_svfiprintf_r+0xf6>
 800ea72:	9a07      	ldr	r2, [sp, #28]
 800ea74:	4654      	mov	r4, sl
 800ea76:	2000      	movs	r0, #0
 800ea78:	f04f 0c0a 	mov.w	ip, #10
 800ea7c:	4621      	mov	r1, r4
 800ea7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ea82:	3b30      	subs	r3, #48	; 0x30
 800ea84:	2b09      	cmp	r3, #9
 800ea86:	d94e      	bls.n	800eb26 <_svfiprintf_r+0x17e>
 800ea88:	b1b0      	cbz	r0, 800eab8 <_svfiprintf_r+0x110>
 800ea8a:	9207      	str	r2, [sp, #28]
 800ea8c:	e014      	b.n	800eab8 <_svfiprintf_r+0x110>
 800ea8e:	eba0 0308 	sub.w	r3, r0, r8
 800ea92:	fa09 f303 	lsl.w	r3, r9, r3
 800ea96:	4313      	orrs	r3, r2
 800ea98:	9304      	str	r3, [sp, #16]
 800ea9a:	46a2      	mov	sl, r4
 800ea9c:	e7d2      	b.n	800ea44 <_svfiprintf_r+0x9c>
 800ea9e:	9b03      	ldr	r3, [sp, #12]
 800eaa0:	1d19      	adds	r1, r3, #4
 800eaa2:	681b      	ldr	r3, [r3, #0]
 800eaa4:	9103      	str	r1, [sp, #12]
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	bfbb      	ittet	lt
 800eaaa:	425b      	neglt	r3, r3
 800eaac:	f042 0202 	orrlt.w	r2, r2, #2
 800eab0:	9307      	strge	r3, [sp, #28]
 800eab2:	9307      	strlt	r3, [sp, #28]
 800eab4:	bfb8      	it	lt
 800eab6:	9204      	strlt	r2, [sp, #16]
 800eab8:	7823      	ldrb	r3, [r4, #0]
 800eaba:	2b2e      	cmp	r3, #46	; 0x2e
 800eabc:	d10c      	bne.n	800ead8 <_svfiprintf_r+0x130>
 800eabe:	7863      	ldrb	r3, [r4, #1]
 800eac0:	2b2a      	cmp	r3, #42	; 0x2a
 800eac2:	d135      	bne.n	800eb30 <_svfiprintf_r+0x188>
 800eac4:	9b03      	ldr	r3, [sp, #12]
 800eac6:	1d1a      	adds	r2, r3, #4
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	9203      	str	r2, [sp, #12]
 800eacc:	2b00      	cmp	r3, #0
 800eace:	bfb8      	it	lt
 800ead0:	f04f 33ff 	movlt.w	r3, #4294967295
 800ead4:	3402      	adds	r4, #2
 800ead6:	9305      	str	r3, [sp, #20]
 800ead8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800eba4 <_svfiprintf_r+0x1fc>
 800eadc:	7821      	ldrb	r1, [r4, #0]
 800eade:	2203      	movs	r2, #3
 800eae0:	4650      	mov	r0, sl
 800eae2:	f7f1 fb8d 	bl	8000200 <memchr>
 800eae6:	b140      	cbz	r0, 800eafa <_svfiprintf_r+0x152>
 800eae8:	2340      	movs	r3, #64	; 0x40
 800eaea:	eba0 000a 	sub.w	r0, r0, sl
 800eaee:	fa03 f000 	lsl.w	r0, r3, r0
 800eaf2:	9b04      	ldr	r3, [sp, #16]
 800eaf4:	4303      	orrs	r3, r0
 800eaf6:	3401      	adds	r4, #1
 800eaf8:	9304      	str	r3, [sp, #16]
 800eafa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eafe:	4826      	ldr	r0, [pc, #152]	; (800eb98 <_svfiprintf_r+0x1f0>)
 800eb00:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800eb04:	2206      	movs	r2, #6
 800eb06:	f7f1 fb7b 	bl	8000200 <memchr>
 800eb0a:	2800      	cmp	r0, #0
 800eb0c:	d038      	beq.n	800eb80 <_svfiprintf_r+0x1d8>
 800eb0e:	4b23      	ldr	r3, [pc, #140]	; (800eb9c <_svfiprintf_r+0x1f4>)
 800eb10:	bb1b      	cbnz	r3, 800eb5a <_svfiprintf_r+0x1b2>
 800eb12:	9b03      	ldr	r3, [sp, #12]
 800eb14:	3307      	adds	r3, #7
 800eb16:	f023 0307 	bic.w	r3, r3, #7
 800eb1a:	3308      	adds	r3, #8
 800eb1c:	9303      	str	r3, [sp, #12]
 800eb1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eb20:	4433      	add	r3, r6
 800eb22:	9309      	str	r3, [sp, #36]	; 0x24
 800eb24:	e767      	b.n	800e9f6 <_svfiprintf_r+0x4e>
 800eb26:	fb0c 3202 	mla	r2, ip, r2, r3
 800eb2a:	460c      	mov	r4, r1
 800eb2c:	2001      	movs	r0, #1
 800eb2e:	e7a5      	b.n	800ea7c <_svfiprintf_r+0xd4>
 800eb30:	2300      	movs	r3, #0
 800eb32:	3401      	adds	r4, #1
 800eb34:	9305      	str	r3, [sp, #20]
 800eb36:	4619      	mov	r1, r3
 800eb38:	f04f 0c0a 	mov.w	ip, #10
 800eb3c:	4620      	mov	r0, r4
 800eb3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eb42:	3a30      	subs	r2, #48	; 0x30
 800eb44:	2a09      	cmp	r2, #9
 800eb46:	d903      	bls.n	800eb50 <_svfiprintf_r+0x1a8>
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	d0c5      	beq.n	800ead8 <_svfiprintf_r+0x130>
 800eb4c:	9105      	str	r1, [sp, #20]
 800eb4e:	e7c3      	b.n	800ead8 <_svfiprintf_r+0x130>
 800eb50:	fb0c 2101 	mla	r1, ip, r1, r2
 800eb54:	4604      	mov	r4, r0
 800eb56:	2301      	movs	r3, #1
 800eb58:	e7f0      	b.n	800eb3c <_svfiprintf_r+0x194>
 800eb5a:	ab03      	add	r3, sp, #12
 800eb5c:	9300      	str	r3, [sp, #0]
 800eb5e:	462a      	mov	r2, r5
 800eb60:	4b0f      	ldr	r3, [pc, #60]	; (800eba0 <_svfiprintf_r+0x1f8>)
 800eb62:	a904      	add	r1, sp, #16
 800eb64:	4638      	mov	r0, r7
 800eb66:	f7fe f81d 	bl	800cba4 <_printf_float>
 800eb6a:	1c42      	adds	r2, r0, #1
 800eb6c:	4606      	mov	r6, r0
 800eb6e:	d1d6      	bne.n	800eb1e <_svfiprintf_r+0x176>
 800eb70:	89ab      	ldrh	r3, [r5, #12]
 800eb72:	065b      	lsls	r3, r3, #25
 800eb74:	f53f af2c 	bmi.w	800e9d0 <_svfiprintf_r+0x28>
 800eb78:	9809      	ldr	r0, [sp, #36]	; 0x24
 800eb7a:	b01d      	add	sp, #116	; 0x74
 800eb7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb80:	ab03      	add	r3, sp, #12
 800eb82:	9300      	str	r3, [sp, #0]
 800eb84:	462a      	mov	r2, r5
 800eb86:	4b06      	ldr	r3, [pc, #24]	; (800eba0 <_svfiprintf_r+0x1f8>)
 800eb88:	a904      	add	r1, sp, #16
 800eb8a:	4638      	mov	r0, r7
 800eb8c:	f7fe faae 	bl	800d0ec <_printf_i>
 800eb90:	e7eb      	b.n	800eb6a <_svfiprintf_r+0x1c2>
 800eb92:	bf00      	nop
 800eb94:	080119a4 	.word	0x080119a4
 800eb98:	080119ae 	.word	0x080119ae
 800eb9c:	0800cba5 	.word	0x0800cba5
 800eba0:	0800e8f1 	.word	0x0800e8f1
 800eba4:	080119aa 	.word	0x080119aa

0800eba8 <_sbrk_r>:
 800eba8:	b538      	push	{r3, r4, r5, lr}
 800ebaa:	4d06      	ldr	r5, [pc, #24]	; (800ebc4 <_sbrk_r+0x1c>)
 800ebac:	2300      	movs	r3, #0
 800ebae:	4604      	mov	r4, r0
 800ebb0:	4608      	mov	r0, r1
 800ebb2:	602b      	str	r3, [r5, #0]
 800ebb4:	f7f3 ff3a 	bl	8002a2c <_sbrk>
 800ebb8:	1c43      	adds	r3, r0, #1
 800ebba:	d102      	bne.n	800ebc2 <_sbrk_r+0x1a>
 800ebbc:	682b      	ldr	r3, [r5, #0]
 800ebbe:	b103      	cbz	r3, 800ebc2 <_sbrk_r+0x1a>
 800ebc0:	6023      	str	r3, [r4, #0]
 800ebc2:	bd38      	pop	{r3, r4, r5, pc}
 800ebc4:	20000b34 	.word	0x20000b34

0800ebc8 <__assert_func>:
 800ebc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ebca:	4614      	mov	r4, r2
 800ebcc:	461a      	mov	r2, r3
 800ebce:	4b09      	ldr	r3, [pc, #36]	; (800ebf4 <__assert_func+0x2c>)
 800ebd0:	681b      	ldr	r3, [r3, #0]
 800ebd2:	4605      	mov	r5, r0
 800ebd4:	68d8      	ldr	r0, [r3, #12]
 800ebd6:	b14c      	cbz	r4, 800ebec <__assert_func+0x24>
 800ebd8:	4b07      	ldr	r3, [pc, #28]	; (800ebf8 <__assert_func+0x30>)
 800ebda:	9100      	str	r1, [sp, #0]
 800ebdc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ebe0:	4906      	ldr	r1, [pc, #24]	; (800ebfc <__assert_func+0x34>)
 800ebe2:	462b      	mov	r3, r5
 800ebe4:	f000 f80e 	bl	800ec04 <fiprintf>
 800ebe8:	f000 faa4 	bl	800f134 <abort>
 800ebec:	4b04      	ldr	r3, [pc, #16]	; (800ec00 <__assert_func+0x38>)
 800ebee:	461c      	mov	r4, r3
 800ebf0:	e7f3      	b.n	800ebda <__assert_func+0x12>
 800ebf2:	bf00      	nop
 800ebf4:	200000d8 	.word	0x200000d8
 800ebf8:	080119b5 	.word	0x080119b5
 800ebfc:	080119c2 	.word	0x080119c2
 800ec00:	080119f0 	.word	0x080119f0

0800ec04 <fiprintf>:
 800ec04:	b40e      	push	{r1, r2, r3}
 800ec06:	b503      	push	{r0, r1, lr}
 800ec08:	4601      	mov	r1, r0
 800ec0a:	ab03      	add	r3, sp, #12
 800ec0c:	4805      	ldr	r0, [pc, #20]	; (800ec24 <fiprintf+0x20>)
 800ec0e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec12:	6800      	ldr	r0, [r0, #0]
 800ec14:	9301      	str	r3, [sp, #4]
 800ec16:	f000 f88f 	bl	800ed38 <_vfiprintf_r>
 800ec1a:	b002      	add	sp, #8
 800ec1c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ec20:	b003      	add	sp, #12
 800ec22:	4770      	bx	lr
 800ec24:	200000d8 	.word	0x200000d8

0800ec28 <__ascii_mbtowc>:
 800ec28:	b082      	sub	sp, #8
 800ec2a:	b901      	cbnz	r1, 800ec2e <__ascii_mbtowc+0x6>
 800ec2c:	a901      	add	r1, sp, #4
 800ec2e:	b142      	cbz	r2, 800ec42 <__ascii_mbtowc+0x1a>
 800ec30:	b14b      	cbz	r3, 800ec46 <__ascii_mbtowc+0x1e>
 800ec32:	7813      	ldrb	r3, [r2, #0]
 800ec34:	600b      	str	r3, [r1, #0]
 800ec36:	7812      	ldrb	r2, [r2, #0]
 800ec38:	1e10      	subs	r0, r2, #0
 800ec3a:	bf18      	it	ne
 800ec3c:	2001      	movne	r0, #1
 800ec3e:	b002      	add	sp, #8
 800ec40:	4770      	bx	lr
 800ec42:	4610      	mov	r0, r2
 800ec44:	e7fb      	b.n	800ec3e <__ascii_mbtowc+0x16>
 800ec46:	f06f 0001 	mvn.w	r0, #1
 800ec4a:	e7f8      	b.n	800ec3e <__ascii_mbtowc+0x16>

0800ec4c <memmove>:
 800ec4c:	4288      	cmp	r0, r1
 800ec4e:	b510      	push	{r4, lr}
 800ec50:	eb01 0402 	add.w	r4, r1, r2
 800ec54:	d902      	bls.n	800ec5c <memmove+0x10>
 800ec56:	4284      	cmp	r4, r0
 800ec58:	4623      	mov	r3, r4
 800ec5a:	d807      	bhi.n	800ec6c <memmove+0x20>
 800ec5c:	1e43      	subs	r3, r0, #1
 800ec5e:	42a1      	cmp	r1, r4
 800ec60:	d008      	beq.n	800ec74 <memmove+0x28>
 800ec62:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ec66:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ec6a:	e7f8      	b.n	800ec5e <memmove+0x12>
 800ec6c:	4402      	add	r2, r0
 800ec6e:	4601      	mov	r1, r0
 800ec70:	428a      	cmp	r2, r1
 800ec72:	d100      	bne.n	800ec76 <memmove+0x2a>
 800ec74:	bd10      	pop	{r4, pc}
 800ec76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ec7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ec7e:	e7f7      	b.n	800ec70 <memmove+0x24>

0800ec80 <__malloc_lock>:
 800ec80:	4801      	ldr	r0, [pc, #4]	; (800ec88 <__malloc_lock+0x8>)
 800ec82:	f000 bc17 	b.w	800f4b4 <__retarget_lock_acquire_recursive>
 800ec86:	bf00      	nop
 800ec88:	20000b3c 	.word	0x20000b3c

0800ec8c <__malloc_unlock>:
 800ec8c:	4801      	ldr	r0, [pc, #4]	; (800ec94 <__malloc_unlock+0x8>)
 800ec8e:	f000 bc12 	b.w	800f4b6 <__retarget_lock_release_recursive>
 800ec92:	bf00      	nop
 800ec94:	20000b3c 	.word	0x20000b3c

0800ec98 <_realloc_r>:
 800ec98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec9a:	4607      	mov	r7, r0
 800ec9c:	4614      	mov	r4, r2
 800ec9e:	460e      	mov	r6, r1
 800eca0:	b921      	cbnz	r1, 800ecac <_realloc_r+0x14>
 800eca2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800eca6:	4611      	mov	r1, r2
 800eca8:	f7ff bdc8 	b.w	800e83c <_malloc_r>
 800ecac:	b922      	cbnz	r2, 800ecb8 <_realloc_r+0x20>
 800ecae:	f7ff fd75 	bl	800e79c <_free_r>
 800ecb2:	4625      	mov	r5, r4
 800ecb4:	4628      	mov	r0, r5
 800ecb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ecb8:	f000 fc62 	bl	800f580 <_malloc_usable_size_r>
 800ecbc:	42a0      	cmp	r0, r4
 800ecbe:	d20f      	bcs.n	800ece0 <_realloc_r+0x48>
 800ecc0:	4621      	mov	r1, r4
 800ecc2:	4638      	mov	r0, r7
 800ecc4:	f7ff fdba 	bl	800e83c <_malloc_r>
 800ecc8:	4605      	mov	r5, r0
 800ecca:	2800      	cmp	r0, #0
 800eccc:	d0f2      	beq.n	800ecb4 <_realloc_r+0x1c>
 800ecce:	4631      	mov	r1, r6
 800ecd0:	4622      	mov	r2, r4
 800ecd2:	f7fd feb1 	bl	800ca38 <memcpy>
 800ecd6:	4631      	mov	r1, r6
 800ecd8:	4638      	mov	r0, r7
 800ecda:	f7ff fd5f 	bl	800e79c <_free_r>
 800ecde:	e7e9      	b.n	800ecb4 <_realloc_r+0x1c>
 800ece0:	4635      	mov	r5, r6
 800ece2:	e7e7      	b.n	800ecb4 <_realloc_r+0x1c>

0800ece4 <__sfputc_r>:
 800ece4:	6893      	ldr	r3, [r2, #8]
 800ece6:	3b01      	subs	r3, #1
 800ece8:	2b00      	cmp	r3, #0
 800ecea:	b410      	push	{r4}
 800ecec:	6093      	str	r3, [r2, #8]
 800ecee:	da08      	bge.n	800ed02 <__sfputc_r+0x1e>
 800ecf0:	6994      	ldr	r4, [r2, #24]
 800ecf2:	42a3      	cmp	r3, r4
 800ecf4:	db01      	blt.n	800ecfa <__sfputc_r+0x16>
 800ecf6:	290a      	cmp	r1, #10
 800ecf8:	d103      	bne.n	800ed02 <__sfputc_r+0x1e>
 800ecfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ecfe:	f000 b94b 	b.w	800ef98 <__swbuf_r>
 800ed02:	6813      	ldr	r3, [r2, #0]
 800ed04:	1c58      	adds	r0, r3, #1
 800ed06:	6010      	str	r0, [r2, #0]
 800ed08:	7019      	strb	r1, [r3, #0]
 800ed0a:	4608      	mov	r0, r1
 800ed0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ed10:	4770      	bx	lr

0800ed12 <__sfputs_r>:
 800ed12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed14:	4606      	mov	r6, r0
 800ed16:	460f      	mov	r7, r1
 800ed18:	4614      	mov	r4, r2
 800ed1a:	18d5      	adds	r5, r2, r3
 800ed1c:	42ac      	cmp	r4, r5
 800ed1e:	d101      	bne.n	800ed24 <__sfputs_r+0x12>
 800ed20:	2000      	movs	r0, #0
 800ed22:	e007      	b.n	800ed34 <__sfputs_r+0x22>
 800ed24:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed28:	463a      	mov	r2, r7
 800ed2a:	4630      	mov	r0, r6
 800ed2c:	f7ff ffda 	bl	800ece4 <__sfputc_r>
 800ed30:	1c43      	adds	r3, r0, #1
 800ed32:	d1f3      	bne.n	800ed1c <__sfputs_r+0xa>
 800ed34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ed38 <_vfiprintf_r>:
 800ed38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed3c:	460d      	mov	r5, r1
 800ed3e:	b09d      	sub	sp, #116	; 0x74
 800ed40:	4614      	mov	r4, r2
 800ed42:	4698      	mov	r8, r3
 800ed44:	4606      	mov	r6, r0
 800ed46:	b118      	cbz	r0, 800ed50 <_vfiprintf_r+0x18>
 800ed48:	6983      	ldr	r3, [r0, #24]
 800ed4a:	b90b      	cbnz	r3, 800ed50 <_vfiprintf_r+0x18>
 800ed4c:	f000 fb14 	bl	800f378 <__sinit>
 800ed50:	4b89      	ldr	r3, [pc, #548]	; (800ef78 <_vfiprintf_r+0x240>)
 800ed52:	429d      	cmp	r5, r3
 800ed54:	d11b      	bne.n	800ed8e <_vfiprintf_r+0x56>
 800ed56:	6875      	ldr	r5, [r6, #4]
 800ed58:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ed5a:	07d9      	lsls	r1, r3, #31
 800ed5c:	d405      	bmi.n	800ed6a <_vfiprintf_r+0x32>
 800ed5e:	89ab      	ldrh	r3, [r5, #12]
 800ed60:	059a      	lsls	r2, r3, #22
 800ed62:	d402      	bmi.n	800ed6a <_vfiprintf_r+0x32>
 800ed64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ed66:	f000 fba5 	bl	800f4b4 <__retarget_lock_acquire_recursive>
 800ed6a:	89ab      	ldrh	r3, [r5, #12]
 800ed6c:	071b      	lsls	r3, r3, #28
 800ed6e:	d501      	bpl.n	800ed74 <_vfiprintf_r+0x3c>
 800ed70:	692b      	ldr	r3, [r5, #16]
 800ed72:	b9eb      	cbnz	r3, 800edb0 <_vfiprintf_r+0x78>
 800ed74:	4629      	mov	r1, r5
 800ed76:	4630      	mov	r0, r6
 800ed78:	f000 f96e 	bl	800f058 <__swsetup_r>
 800ed7c:	b1c0      	cbz	r0, 800edb0 <_vfiprintf_r+0x78>
 800ed7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ed80:	07dc      	lsls	r4, r3, #31
 800ed82:	d50e      	bpl.n	800eda2 <_vfiprintf_r+0x6a>
 800ed84:	f04f 30ff 	mov.w	r0, #4294967295
 800ed88:	b01d      	add	sp, #116	; 0x74
 800ed8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed8e:	4b7b      	ldr	r3, [pc, #492]	; (800ef7c <_vfiprintf_r+0x244>)
 800ed90:	429d      	cmp	r5, r3
 800ed92:	d101      	bne.n	800ed98 <_vfiprintf_r+0x60>
 800ed94:	68b5      	ldr	r5, [r6, #8]
 800ed96:	e7df      	b.n	800ed58 <_vfiprintf_r+0x20>
 800ed98:	4b79      	ldr	r3, [pc, #484]	; (800ef80 <_vfiprintf_r+0x248>)
 800ed9a:	429d      	cmp	r5, r3
 800ed9c:	bf08      	it	eq
 800ed9e:	68f5      	ldreq	r5, [r6, #12]
 800eda0:	e7da      	b.n	800ed58 <_vfiprintf_r+0x20>
 800eda2:	89ab      	ldrh	r3, [r5, #12]
 800eda4:	0598      	lsls	r0, r3, #22
 800eda6:	d4ed      	bmi.n	800ed84 <_vfiprintf_r+0x4c>
 800eda8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800edaa:	f000 fb84 	bl	800f4b6 <__retarget_lock_release_recursive>
 800edae:	e7e9      	b.n	800ed84 <_vfiprintf_r+0x4c>
 800edb0:	2300      	movs	r3, #0
 800edb2:	9309      	str	r3, [sp, #36]	; 0x24
 800edb4:	2320      	movs	r3, #32
 800edb6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800edba:	f8cd 800c 	str.w	r8, [sp, #12]
 800edbe:	2330      	movs	r3, #48	; 0x30
 800edc0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ef84 <_vfiprintf_r+0x24c>
 800edc4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800edc8:	f04f 0901 	mov.w	r9, #1
 800edcc:	4623      	mov	r3, r4
 800edce:	469a      	mov	sl, r3
 800edd0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800edd4:	b10a      	cbz	r2, 800edda <_vfiprintf_r+0xa2>
 800edd6:	2a25      	cmp	r2, #37	; 0x25
 800edd8:	d1f9      	bne.n	800edce <_vfiprintf_r+0x96>
 800edda:	ebba 0b04 	subs.w	fp, sl, r4
 800edde:	d00b      	beq.n	800edf8 <_vfiprintf_r+0xc0>
 800ede0:	465b      	mov	r3, fp
 800ede2:	4622      	mov	r2, r4
 800ede4:	4629      	mov	r1, r5
 800ede6:	4630      	mov	r0, r6
 800ede8:	f7ff ff93 	bl	800ed12 <__sfputs_r>
 800edec:	3001      	adds	r0, #1
 800edee:	f000 80aa 	beq.w	800ef46 <_vfiprintf_r+0x20e>
 800edf2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800edf4:	445a      	add	r2, fp
 800edf6:	9209      	str	r2, [sp, #36]	; 0x24
 800edf8:	f89a 3000 	ldrb.w	r3, [sl]
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	f000 80a2 	beq.w	800ef46 <_vfiprintf_r+0x20e>
 800ee02:	2300      	movs	r3, #0
 800ee04:	f04f 32ff 	mov.w	r2, #4294967295
 800ee08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ee0c:	f10a 0a01 	add.w	sl, sl, #1
 800ee10:	9304      	str	r3, [sp, #16]
 800ee12:	9307      	str	r3, [sp, #28]
 800ee14:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ee18:	931a      	str	r3, [sp, #104]	; 0x68
 800ee1a:	4654      	mov	r4, sl
 800ee1c:	2205      	movs	r2, #5
 800ee1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee22:	4858      	ldr	r0, [pc, #352]	; (800ef84 <_vfiprintf_r+0x24c>)
 800ee24:	f7f1 f9ec 	bl	8000200 <memchr>
 800ee28:	9a04      	ldr	r2, [sp, #16]
 800ee2a:	b9d8      	cbnz	r0, 800ee64 <_vfiprintf_r+0x12c>
 800ee2c:	06d1      	lsls	r1, r2, #27
 800ee2e:	bf44      	itt	mi
 800ee30:	2320      	movmi	r3, #32
 800ee32:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ee36:	0713      	lsls	r3, r2, #28
 800ee38:	bf44      	itt	mi
 800ee3a:	232b      	movmi	r3, #43	; 0x2b
 800ee3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ee40:	f89a 3000 	ldrb.w	r3, [sl]
 800ee44:	2b2a      	cmp	r3, #42	; 0x2a
 800ee46:	d015      	beq.n	800ee74 <_vfiprintf_r+0x13c>
 800ee48:	9a07      	ldr	r2, [sp, #28]
 800ee4a:	4654      	mov	r4, sl
 800ee4c:	2000      	movs	r0, #0
 800ee4e:	f04f 0c0a 	mov.w	ip, #10
 800ee52:	4621      	mov	r1, r4
 800ee54:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ee58:	3b30      	subs	r3, #48	; 0x30
 800ee5a:	2b09      	cmp	r3, #9
 800ee5c:	d94e      	bls.n	800eefc <_vfiprintf_r+0x1c4>
 800ee5e:	b1b0      	cbz	r0, 800ee8e <_vfiprintf_r+0x156>
 800ee60:	9207      	str	r2, [sp, #28]
 800ee62:	e014      	b.n	800ee8e <_vfiprintf_r+0x156>
 800ee64:	eba0 0308 	sub.w	r3, r0, r8
 800ee68:	fa09 f303 	lsl.w	r3, r9, r3
 800ee6c:	4313      	orrs	r3, r2
 800ee6e:	9304      	str	r3, [sp, #16]
 800ee70:	46a2      	mov	sl, r4
 800ee72:	e7d2      	b.n	800ee1a <_vfiprintf_r+0xe2>
 800ee74:	9b03      	ldr	r3, [sp, #12]
 800ee76:	1d19      	adds	r1, r3, #4
 800ee78:	681b      	ldr	r3, [r3, #0]
 800ee7a:	9103      	str	r1, [sp, #12]
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	bfbb      	ittet	lt
 800ee80:	425b      	neglt	r3, r3
 800ee82:	f042 0202 	orrlt.w	r2, r2, #2
 800ee86:	9307      	strge	r3, [sp, #28]
 800ee88:	9307      	strlt	r3, [sp, #28]
 800ee8a:	bfb8      	it	lt
 800ee8c:	9204      	strlt	r2, [sp, #16]
 800ee8e:	7823      	ldrb	r3, [r4, #0]
 800ee90:	2b2e      	cmp	r3, #46	; 0x2e
 800ee92:	d10c      	bne.n	800eeae <_vfiprintf_r+0x176>
 800ee94:	7863      	ldrb	r3, [r4, #1]
 800ee96:	2b2a      	cmp	r3, #42	; 0x2a
 800ee98:	d135      	bne.n	800ef06 <_vfiprintf_r+0x1ce>
 800ee9a:	9b03      	ldr	r3, [sp, #12]
 800ee9c:	1d1a      	adds	r2, r3, #4
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	9203      	str	r2, [sp, #12]
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	bfb8      	it	lt
 800eea6:	f04f 33ff 	movlt.w	r3, #4294967295
 800eeaa:	3402      	adds	r4, #2
 800eeac:	9305      	str	r3, [sp, #20]
 800eeae:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ef94 <_vfiprintf_r+0x25c>
 800eeb2:	7821      	ldrb	r1, [r4, #0]
 800eeb4:	2203      	movs	r2, #3
 800eeb6:	4650      	mov	r0, sl
 800eeb8:	f7f1 f9a2 	bl	8000200 <memchr>
 800eebc:	b140      	cbz	r0, 800eed0 <_vfiprintf_r+0x198>
 800eebe:	2340      	movs	r3, #64	; 0x40
 800eec0:	eba0 000a 	sub.w	r0, r0, sl
 800eec4:	fa03 f000 	lsl.w	r0, r3, r0
 800eec8:	9b04      	ldr	r3, [sp, #16]
 800eeca:	4303      	orrs	r3, r0
 800eecc:	3401      	adds	r4, #1
 800eece:	9304      	str	r3, [sp, #16]
 800eed0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eed4:	482c      	ldr	r0, [pc, #176]	; (800ef88 <_vfiprintf_r+0x250>)
 800eed6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800eeda:	2206      	movs	r2, #6
 800eedc:	f7f1 f990 	bl	8000200 <memchr>
 800eee0:	2800      	cmp	r0, #0
 800eee2:	d03f      	beq.n	800ef64 <_vfiprintf_r+0x22c>
 800eee4:	4b29      	ldr	r3, [pc, #164]	; (800ef8c <_vfiprintf_r+0x254>)
 800eee6:	bb1b      	cbnz	r3, 800ef30 <_vfiprintf_r+0x1f8>
 800eee8:	9b03      	ldr	r3, [sp, #12]
 800eeea:	3307      	adds	r3, #7
 800eeec:	f023 0307 	bic.w	r3, r3, #7
 800eef0:	3308      	adds	r3, #8
 800eef2:	9303      	str	r3, [sp, #12]
 800eef4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eef6:	443b      	add	r3, r7
 800eef8:	9309      	str	r3, [sp, #36]	; 0x24
 800eefa:	e767      	b.n	800edcc <_vfiprintf_r+0x94>
 800eefc:	fb0c 3202 	mla	r2, ip, r2, r3
 800ef00:	460c      	mov	r4, r1
 800ef02:	2001      	movs	r0, #1
 800ef04:	e7a5      	b.n	800ee52 <_vfiprintf_r+0x11a>
 800ef06:	2300      	movs	r3, #0
 800ef08:	3401      	adds	r4, #1
 800ef0a:	9305      	str	r3, [sp, #20]
 800ef0c:	4619      	mov	r1, r3
 800ef0e:	f04f 0c0a 	mov.w	ip, #10
 800ef12:	4620      	mov	r0, r4
 800ef14:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ef18:	3a30      	subs	r2, #48	; 0x30
 800ef1a:	2a09      	cmp	r2, #9
 800ef1c:	d903      	bls.n	800ef26 <_vfiprintf_r+0x1ee>
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d0c5      	beq.n	800eeae <_vfiprintf_r+0x176>
 800ef22:	9105      	str	r1, [sp, #20]
 800ef24:	e7c3      	b.n	800eeae <_vfiprintf_r+0x176>
 800ef26:	fb0c 2101 	mla	r1, ip, r1, r2
 800ef2a:	4604      	mov	r4, r0
 800ef2c:	2301      	movs	r3, #1
 800ef2e:	e7f0      	b.n	800ef12 <_vfiprintf_r+0x1da>
 800ef30:	ab03      	add	r3, sp, #12
 800ef32:	9300      	str	r3, [sp, #0]
 800ef34:	462a      	mov	r2, r5
 800ef36:	4b16      	ldr	r3, [pc, #88]	; (800ef90 <_vfiprintf_r+0x258>)
 800ef38:	a904      	add	r1, sp, #16
 800ef3a:	4630      	mov	r0, r6
 800ef3c:	f7fd fe32 	bl	800cba4 <_printf_float>
 800ef40:	4607      	mov	r7, r0
 800ef42:	1c78      	adds	r0, r7, #1
 800ef44:	d1d6      	bne.n	800eef4 <_vfiprintf_r+0x1bc>
 800ef46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ef48:	07d9      	lsls	r1, r3, #31
 800ef4a:	d405      	bmi.n	800ef58 <_vfiprintf_r+0x220>
 800ef4c:	89ab      	ldrh	r3, [r5, #12]
 800ef4e:	059a      	lsls	r2, r3, #22
 800ef50:	d402      	bmi.n	800ef58 <_vfiprintf_r+0x220>
 800ef52:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ef54:	f000 faaf 	bl	800f4b6 <__retarget_lock_release_recursive>
 800ef58:	89ab      	ldrh	r3, [r5, #12]
 800ef5a:	065b      	lsls	r3, r3, #25
 800ef5c:	f53f af12 	bmi.w	800ed84 <_vfiprintf_r+0x4c>
 800ef60:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ef62:	e711      	b.n	800ed88 <_vfiprintf_r+0x50>
 800ef64:	ab03      	add	r3, sp, #12
 800ef66:	9300      	str	r3, [sp, #0]
 800ef68:	462a      	mov	r2, r5
 800ef6a:	4b09      	ldr	r3, [pc, #36]	; (800ef90 <_vfiprintf_r+0x258>)
 800ef6c:	a904      	add	r1, sp, #16
 800ef6e:	4630      	mov	r0, r6
 800ef70:	f7fe f8bc 	bl	800d0ec <_printf_i>
 800ef74:	e7e4      	b.n	800ef40 <_vfiprintf_r+0x208>
 800ef76:	bf00      	nop
 800ef78:	08011b1c 	.word	0x08011b1c
 800ef7c:	08011b3c 	.word	0x08011b3c
 800ef80:	08011afc 	.word	0x08011afc
 800ef84:	080119a4 	.word	0x080119a4
 800ef88:	080119ae 	.word	0x080119ae
 800ef8c:	0800cba5 	.word	0x0800cba5
 800ef90:	0800ed13 	.word	0x0800ed13
 800ef94:	080119aa 	.word	0x080119aa

0800ef98 <__swbuf_r>:
 800ef98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef9a:	460e      	mov	r6, r1
 800ef9c:	4614      	mov	r4, r2
 800ef9e:	4605      	mov	r5, r0
 800efa0:	b118      	cbz	r0, 800efaa <__swbuf_r+0x12>
 800efa2:	6983      	ldr	r3, [r0, #24]
 800efa4:	b90b      	cbnz	r3, 800efaa <__swbuf_r+0x12>
 800efa6:	f000 f9e7 	bl	800f378 <__sinit>
 800efaa:	4b21      	ldr	r3, [pc, #132]	; (800f030 <__swbuf_r+0x98>)
 800efac:	429c      	cmp	r4, r3
 800efae:	d12b      	bne.n	800f008 <__swbuf_r+0x70>
 800efb0:	686c      	ldr	r4, [r5, #4]
 800efb2:	69a3      	ldr	r3, [r4, #24]
 800efb4:	60a3      	str	r3, [r4, #8]
 800efb6:	89a3      	ldrh	r3, [r4, #12]
 800efb8:	071a      	lsls	r2, r3, #28
 800efba:	d52f      	bpl.n	800f01c <__swbuf_r+0x84>
 800efbc:	6923      	ldr	r3, [r4, #16]
 800efbe:	b36b      	cbz	r3, 800f01c <__swbuf_r+0x84>
 800efc0:	6923      	ldr	r3, [r4, #16]
 800efc2:	6820      	ldr	r0, [r4, #0]
 800efc4:	1ac0      	subs	r0, r0, r3
 800efc6:	6963      	ldr	r3, [r4, #20]
 800efc8:	b2f6      	uxtb	r6, r6
 800efca:	4283      	cmp	r3, r0
 800efcc:	4637      	mov	r7, r6
 800efce:	dc04      	bgt.n	800efda <__swbuf_r+0x42>
 800efd0:	4621      	mov	r1, r4
 800efd2:	4628      	mov	r0, r5
 800efd4:	f000 f93c 	bl	800f250 <_fflush_r>
 800efd8:	bb30      	cbnz	r0, 800f028 <__swbuf_r+0x90>
 800efda:	68a3      	ldr	r3, [r4, #8]
 800efdc:	3b01      	subs	r3, #1
 800efde:	60a3      	str	r3, [r4, #8]
 800efe0:	6823      	ldr	r3, [r4, #0]
 800efe2:	1c5a      	adds	r2, r3, #1
 800efe4:	6022      	str	r2, [r4, #0]
 800efe6:	701e      	strb	r6, [r3, #0]
 800efe8:	6963      	ldr	r3, [r4, #20]
 800efea:	3001      	adds	r0, #1
 800efec:	4283      	cmp	r3, r0
 800efee:	d004      	beq.n	800effa <__swbuf_r+0x62>
 800eff0:	89a3      	ldrh	r3, [r4, #12]
 800eff2:	07db      	lsls	r3, r3, #31
 800eff4:	d506      	bpl.n	800f004 <__swbuf_r+0x6c>
 800eff6:	2e0a      	cmp	r6, #10
 800eff8:	d104      	bne.n	800f004 <__swbuf_r+0x6c>
 800effa:	4621      	mov	r1, r4
 800effc:	4628      	mov	r0, r5
 800effe:	f000 f927 	bl	800f250 <_fflush_r>
 800f002:	b988      	cbnz	r0, 800f028 <__swbuf_r+0x90>
 800f004:	4638      	mov	r0, r7
 800f006:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f008:	4b0a      	ldr	r3, [pc, #40]	; (800f034 <__swbuf_r+0x9c>)
 800f00a:	429c      	cmp	r4, r3
 800f00c:	d101      	bne.n	800f012 <__swbuf_r+0x7a>
 800f00e:	68ac      	ldr	r4, [r5, #8]
 800f010:	e7cf      	b.n	800efb2 <__swbuf_r+0x1a>
 800f012:	4b09      	ldr	r3, [pc, #36]	; (800f038 <__swbuf_r+0xa0>)
 800f014:	429c      	cmp	r4, r3
 800f016:	bf08      	it	eq
 800f018:	68ec      	ldreq	r4, [r5, #12]
 800f01a:	e7ca      	b.n	800efb2 <__swbuf_r+0x1a>
 800f01c:	4621      	mov	r1, r4
 800f01e:	4628      	mov	r0, r5
 800f020:	f000 f81a 	bl	800f058 <__swsetup_r>
 800f024:	2800      	cmp	r0, #0
 800f026:	d0cb      	beq.n	800efc0 <__swbuf_r+0x28>
 800f028:	f04f 37ff 	mov.w	r7, #4294967295
 800f02c:	e7ea      	b.n	800f004 <__swbuf_r+0x6c>
 800f02e:	bf00      	nop
 800f030:	08011b1c 	.word	0x08011b1c
 800f034:	08011b3c 	.word	0x08011b3c
 800f038:	08011afc 	.word	0x08011afc

0800f03c <__ascii_wctomb>:
 800f03c:	b149      	cbz	r1, 800f052 <__ascii_wctomb+0x16>
 800f03e:	2aff      	cmp	r2, #255	; 0xff
 800f040:	bf85      	ittet	hi
 800f042:	238a      	movhi	r3, #138	; 0x8a
 800f044:	6003      	strhi	r3, [r0, #0]
 800f046:	700a      	strbls	r2, [r1, #0]
 800f048:	f04f 30ff 	movhi.w	r0, #4294967295
 800f04c:	bf98      	it	ls
 800f04e:	2001      	movls	r0, #1
 800f050:	4770      	bx	lr
 800f052:	4608      	mov	r0, r1
 800f054:	4770      	bx	lr
	...

0800f058 <__swsetup_r>:
 800f058:	4b32      	ldr	r3, [pc, #200]	; (800f124 <__swsetup_r+0xcc>)
 800f05a:	b570      	push	{r4, r5, r6, lr}
 800f05c:	681d      	ldr	r5, [r3, #0]
 800f05e:	4606      	mov	r6, r0
 800f060:	460c      	mov	r4, r1
 800f062:	b125      	cbz	r5, 800f06e <__swsetup_r+0x16>
 800f064:	69ab      	ldr	r3, [r5, #24]
 800f066:	b913      	cbnz	r3, 800f06e <__swsetup_r+0x16>
 800f068:	4628      	mov	r0, r5
 800f06a:	f000 f985 	bl	800f378 <__sinit>
 800f06e:	4b2e      	ldr	r3, [pc, #184]	; (800f128 <__swsetup_r+0xd0>)
 800f070:	429c      	cmp	r4, r3
 800f072:	d10f      	bne.n	800f094 <__swsetup_r+0x3c>
 800f074:	686c      	ldr	r4, [r5, #4]
 800f076:	89a3      	ldrh	r3, [r4, #12]
 800f078:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f07c:	0719      	lsls	r1, r3, #28
 800f07e:	d42c      	bmi.n	800f0da <__swsetup_r+0x82>
 800f080:	06dd      	lsls	r5, r3, #27
 800f082:	d411      	bmi.n	800f0a8 <__swsetup_r+0x50>
 800f084:	2309      	movs	r3, #9
 800f086:	6033      	str	r3, [r6, #0]
 800f088:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f08c:	81a3      	strh	r3, [r4, #12]
 800f08e:	f04f 30ff 	mov.w	r0, #4294967295
 800f092:	e03e      	b.n	800f112 <__swsetup_r+0xba>
 800f094:	4b25      	ldr	r3, [pc, #148]	; (800f12c <__swsetup_r+0xd4>)
 800f096:	429c      	cmp	r4, r3
 800f098:	d101      	bne.n	800f09e <__swsetup_r+0x46>
 800f09a:	68ac      	ldr	r4, [r5, #8]
 800f09c:	e7eb      	b.n	800f076 <__swsetup_r+0x1e>
 800f09e:	4b24      	ldr	r3, [pc, #144]	; (800f130 <__swsetup_r+0xd8>)
 800f0a0:	429c      	cmp	r4, r3
 800f0a2:	bf08      	it	eq
 800f0a4:	68ec      	ldreq	r4, [r5, #12]
 800f0a6:	e7e6      	b.n	800f076 <__swsetup_r+0x1e>
 800f0a8:	0758      	lsls	r0, r3, #29
 800f0aa:	d512      	bpl.n	800f0d2 <__swsetup_r+0x7a>
 800f0ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f0ae:	b141      	cbz	r1, 800f0c2 <__swsetup_r+0x6a>
 800f0b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f0b4:	4299      	cmp	r1, r3
 800f0b6:	d002      	beq.n	800f0be <__swsetup_r+0x66>
 800f0b8:	4630      	mov	r0, r6
 800f0ba:	f7ff fb6f 	bl	800e79c <_free_r>
 800f0be:	2300      	movs	r3, #0
 800f0c0:	6363      	str	r3, [r4, #52]	; 0x34
 800f0c2:	89a3      	ldrh	r3, [r4, #12]
 800f0c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f0c8:	81a3      	strh	r3, [r4, #12]
 800f0ca:	2300      	movs	r3, #0
 800f0cc:	6063      	str	r3, [r4, #4]
 800f0ce:	6923      	ldr	r3, [r4, #16]
 800f0d0:	6023      	str	r3, [r4, #0]
 800f0d2:	89a3      	ldrh	r3, [r4, #12]
 800f0d4:	f043 0308 	orr.w	r3, r3, #8
 800f0d8:	81a3      	strh	r3, [r4, #12]
 800f0da:	6923      	ldr	r3, [r4, #16]
 800f0dc:	b94b      	cbnz	r3, 800f0f2 <__swsetup_r+0x9a>
 800f0de:	89a3      	ldrh	r3, [r4, #12]
 800f0e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f0e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f0e8:	d003      	beq.n	800f0f2 <__swsetup_r+0x9a>
 800f0ea:	4621      	mov	r1, r4
 800f0ec:	4630      	mov	r0, r6
 800f0ee:	f000 fa07 	bl	800f500 <__smakebuf_r>
 800f0f2:	89a0      	ldrh	r0, [r4, #12]
 800f0f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f0f8:	f010 0301 	ands.w	r3, r0, #1
 800f0fc:	d00a      	beq.n	800f114 <__swsetup_r+0xbc>
 800f0fe:	2300      	movs	r3, #0
 800f100:	60a3      	str	r3, [r4, #8]
 800f102:	6963      	ldr	r3, [r4, #20]
 800f104:	425b      	negs	r3, r3
 800f106:	61a3      	str	r3, [r4, #24]
 800f108:	6923      	ldr	r3, [r4, #16]
 800f10a:	b943      	cbnz	r3, 800f11e <__swsetup_r+0xc6>
 800f10c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f110:	d1ba      	bne.n	800f088 <__swsetup_r+0x30>
 800f112:	bd70      	pop	{r4, r5, r6, pc}
 800f114:	0781      	lsls	r1, r0, #30
 800f116:	bf58      	it	pl
 800f118:	6963      	ldrpl	r3, [r4, #20]
 800f11a:	60a3      	str	r3, [r4, #8]
 800f11c:	e7f4      	b.n	800f108 <__swsetup_r+0xb0>
 800f11e:	2000      	movs	r0, #0
 800f120:	e7f7      	b.n	800f112 <__swsetup_r+0xba>
 800f122:	bf00      	nop
 800f124:	200000d8 	.word	0x200000d8
 800f128:	08011b1c 	.word	0x08011b1c
 800f12c:	08011b3c 	.word	0x08011b3c
 800f130:	08011afc 	.word	0x08011afc

0800f134 <abort>:
 800f134:	b508      	push	{r3, lr}
 800f136:	2006      	movs	r0, #6
 800f138:	f000 fa52 	bl	800f5e0 <raise>
 800f13c:	2001      	movs	r0, #1
 800f13e:	f7f3 fbfd 	bl	800293c <_exit>
	...

0800f144 <__sflush_r>:
 800f144:	898a      	ldrh	r2, [r1, #12]
 800f146:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f14a:	4605      	mov	r5, r0
 800f14c:	0710      	lsls	r0, r2, #28
 800f14e:	460c      	mov	r4, r1
 800f150:	d458      	bmi.n	800f204 <__sflush_r+0xc0>
 800f152:	684b      	ldr	r3, [r1, #4]
 800f154:	2b00      	cmp	r3, #0
 800f156:	dc05      	bgt.n	800f164 <__sflush_r+0x20>
 800f158:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f15a:	2b00      	cmp	r3, #0
 800f15c:	dc02      	bgt.n	800f164 <__sflush_r+0x20>
 800f15e:	2000      	movs	r0, #0
 800f160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f164:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f166:	2e00      	cmp	r6, #0
 800f168:	d0f9      	beq.n	800f15e <__sflush_r+0x1a>
 800f16a:	2300      	movs	r3, #0
 800f16c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f170:	682f      	ldr	r7, [r5, #0]
 800f172:	602b      	str	r3, [r5, #0]
 800f174:	d032      	beq.n	800f1dc <__sflush_r+0x98>
 800f176:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f178:	89a3      	ldrh	r3, [r4, #12]
 800f17a:	075a      	lsls	r2, r3, #29
 800f17c:	d505      	bpl.n	800f18a <__sflush_r+0x46>
 800f17e:	6863      	ldr	r3, [r4, #4]
 800f180:	1ac0      	subs	r0, r0, r3
 800f182:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f184:	b10b      	cbz	r3, 800f18a <__sflush_r+0x46>
 800f186:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f188:	1ac0      	subs	r0, r0, r3
 800f18a:	2300      	movs	r3, #0
 800f18c:	4602      	mov	r2, r0
 800f18e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f190:	6a21      	ldr	r1, [r4, #32]
 800f192:	4628      	mov	r0, r5
 800f194:	47b0      	blx	r6
 800f196:	1c43      	adds	r3, r0, #1
 800f198:	89a3      	ldrh	r3, [r4, #12]
 800f19a:	d106      	bne.n	800f1aa <__sflush_r+0x66>
 800f19c:	6829      	ldr	r1, [r5, #0]
 800f19e:	291d      	cmp	r1, #29
 800f1a0:	d82c      	bhi.n	800f1fc <__sflush_r+0xb8>
 800f1a2:	4a2a      	ldr	r2, [pc, #168]	; (800f24c <__sflush_r+0x108>)
 800f1a4:	40ca      	lsrs	r2, r1
 800f1a6:	07d6      	lsls	r6, r2, #31
 800f1a8:	d528      	bpl.n	800f1fc <__sflush_r+0xb8>
 800f1aa:	2200      	movs	r2, #0
 800f1ac:	6062      	str	r2, [r4, #4]
 800f1ae:	04d9      	lsls	r1, r3, #19
 800f1b0:	6922      	ldr	r2, [r4, #16]
 800f1b2:	6022      	str	r2, [r4, #0]
 800f1b4:	d504      	bpl.n	800f1c0 <__sflush_r+0x7c>
 800f1b6:	1c42      	adds	r2, r0, #1
 800f1b8:	d101      	bne.n	800f1be <__sflush_r+0x7a>
 800f1ba:	682b      	ldr	r3, [r5, #0]
 800f1bc:	b903      	cbnz	r3, 800f1c0 <__sflush_r+0x7c>
 800f1be:	6560      	str	r0, [r4, #84]	; 0x54
 800f1c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f1c2:	602f      	str	r7, [r5, #0]
 800f1c4:	2900      	cmp	r1, #0
 800f1c6:	d0ca      	beq.n	800f15e <__sflush_r+0x1a>
 800f1c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f1cc:	4299      	cmp	r1, r3
 800f1ce:	d002      	beq.n	800f1d6 <__sflush_r+0x92>
 800f1d0:	4628      	mov	r0, r5
 800f1d2:	f7ff fae3 	bl	800e79c <_free_r>
 800f1d6:	2000      	movs	r0, #0
 800f1d8:	6360      	str	r0, [r4, #52]	; 0x34
 800f1da:	e7c1      	b.n	800f160 <__sflush_r+0x1c>
 800f1dc:	6a21      	ldr	r1, [r4, #32]
 800f1de:	2301      	movs	r3, #1
 800f1e0:	4628      	mov	r0, r5
 800f1e2:	47b0      	blx	r6
 800f1e4:	1c41      	adds	r1, r0, #1
 800f1e6:	d1c7      	bne.n	800f178 <__sflush_r+0x34>
 800f1e8:	682b      	ldr	r3, [r5, #0]
 800f1ea:	2b00      	cmp	r3, #0
 800f1ec:	d0c4      	beq.n	800f178 <__sflush_r+0x34>
 800f1ee:	2b1d      	cmp	r3, #29
 800f1f0:	d001      	beq.n	800f1f6 <__sflush_r+0xb2>
 800f1f2:	2b16      	cmp	r3, #22
 800f1f4:	d101      	bne.n	800f1fa <__sflush_r+0xb6>
 800f1f6:	602f      	str	r7, [r5, #0]
 800f1f8:	e7b1      	b.n	800f15e <__sflush_r+0x1a>
 800f1fa:	89a3      	ldrh	r3, [r4, #12]
 800f1fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f200:	81a3      	strh	r3, [r4, #12]
 800f202:	e7ad      	b.n	800f160 <__sflush_r+0x1c>
 800f204:	690f      	ldr	r7, [r1, #16]
 800f206:	2f00      	cmp	r7, #0
 800f208:	d0a9      	beq.n	800f15e <__sflush_r+0x1a>
 800f20a:	0793      	lsls	r3, r2, #30
 800f20c:	680e      	ldr	r6, [r1, #0]
 800f20e:	bf08      	it	eq
 800f210:	694b      	ldreq	r3, [r1, #20]
 800f212:	600f      	str	r7, [r1, #0]
 800f214:	bf18      	it	ne
 800f216:	2300      	movne	r3, #0
 800f218:	eba6 0807 	sub.w	r8, r6, r7
 800f21c:	608b      	str	r3, [r1, #8]
 800f21e:	f1b8 0f00 	cmp.w	r8, #0
 800f222:	dd9c      	ble.n	800f15e <__sflush_r+0x1a>
 800f224:	6a21      	ldr	r1, [r4, #32]
 800f226:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f228:	4643      	mov	r3, r8
 800f22a:	463a      	mov	r2, r7
 800f22c:	4628      	mov	r0, r5
 800f22e:	47b0      	blx	r6
 800f230:	2800      	cmp	r0, #0
 800f232:	dc06      	bgt.n	800f242 <__sflush_r+0xfe>
 800f234:	89a3      	ldrh	r3, [r4, #12]
 800f236:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f23a:	81a3      	strh	r3, [r4, #12]
 800f23c:	f04f 30ff 	mov.w	r0, #4294967295
 800f240:	e78e      	b.n	800f160 <__sflush_r+0x1c>
 800f242:	4407      	add	r7, r0
 800f244:	eba8 0800 	sub.w	r8, r8, r0
 800f248:	e7e9      	b.n	800f21e <__sflush_r+0xda>
 800f24a:	bf00      	nop
 800f24c:	20400001 	.word	0x20400001

0800f250 <_fflush_r>:
 800f250:	b538      	push	{r3, r4, r5, lr}
 800f252:	690b      	ldr	r3, [r1, #16]
 800f254:	4605      	mov	r5, r0
 800f256:	460c      	mov	r4, r1
 800f258:	b913      	cbnz	r3, 800f260 <_fflush_r+0x10>
 800f25a:	2500      	movs	r5, #0
 800f25c:	4628      	mov	r0, r5
 800f25e:	bd38      	pop	{r3, r4, r5, pc}
 800f260:	b118      	cbz	r0, 800f26a <_fflush_r+0x1a>
 800f262:	6983      	ldr	r3, [r0, #24]
 800f264:	b90b      	cbnz	r3, 800f26a <_fflush_r+0x1a>
 800f266:	f000 f887 	bl	800f378 <__sinit>
 800f26a:	4b14      	ldr	r3, [pc, #80]	; (800f2bc <_fflush_r+0x6c>)
 800f26c:	429c      	cmp	r4, r3
 800f26e:	d11b      	bne.n	800f2a8 <_fflush_r+0x58>
 800f270:	686c      	ldr	r4, [r5, #4]
 800f272:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f276:	2b00      	cmp	r3, #0
 800f278:	d0ef      	beq.n	800f25a <_fflush_r+0xa>
 800f27a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f27c:	07d0      	lsls	r0, r2, #31
 800f27e:	d404      	bmi.n	800f28a <_fflush_r+0x3a>
 800f280:	0599      	lsls	r1, r3, #22
 800f282:	d402      	bmi.n	800f28a <_fflush_r+0x3a>
 800f284:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f286:	f000 f915 	bl	800f4b4 <__retarget_lock_acquire_recursive>
 800f28a:	4628      	mov	r0, r5
 800f28c:	4621      	mov	r1, r4
 800f28e:	f7ff ff59 	bl	800f144 <__sflush_r>
 800f292:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f294:	07da      	lsls	r2, r3, #31
 800f296:	4605      	mov	r5, r0
 800f298:	d4e0      	bmi.n	800f25c <_fflush_r+0xc>
 800f29a:	89a3      	ldrh	r3, [r4, #12]
 800f29c:	059b      	lsls	r3, r3, #22
 800f29e:	d4dd      	bmi.n	800f25c <_fflush_r+0xc>
 800f2a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f2a2:	f000 f908 	bl	800f4b6 <__retarget_lock_release_recursive>
 800f2a6:	e7d9      	b.n	800f25c <_fflush_r+0xc>
 800f2a8:	4b05      	ldr	r3, [pc, #20]	; (800f2c0 <_fflush_r+0x70>)
 800f2aa:	429c      	cmp	r4, r3
 800f2ac:	d101      	bne.n	800f2b2 <_fflush_r+0x62>
 800f2ae:	68ac      	ldr	r4, [r5, #8]
 800f2b0:	e7df      	b.n	800f272 <_fflush_r+0x22>
 800f2b2:	4b04      	ldr	r3, [pc, #16]	; (800f2c4 <_fflush_r+0x74>)
 800f2b4:	429c      	cmp	r4, r3
 800f2b6:	bf08      	it	eq
 800f2b8:	68ec      	ldreq	r4, [r5, #12]
 800f2ba:	e7da      	b.n	800f272 <_fflush_r+0x22>
 800f2bc:	08011b1c 	.word	0x08011b1c
 800f2c0:	08011b3c 	.word	0x08011b3c
 800f2c4:	08011afc 	.word	0x08011afc

0800f2c8 <std>:
 800f2c8:	2300      	movs	r3, #0
 800f2ca:	b510      	push	{r4, lr}
 800f2cc:	4604      	mov	r4, r0
 800f2ce:	e9c0 3300 	strd	r3, r3, [r0]
 800f2d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f2d6:	6083      	str	r3, [r0, #8]
 800f2d8:	8181      	strh	r1, [r0, #12]
 800f2da:	6643      	str	r3, [r0, #100]	; 0x64
 800f2dc:	81c2      	strh	r2, [r0, #14]
 800f2de:	6183      	str	r3, [r0, #24]
 800f2e0:	4619      	mov	r1, r3
 800f2e2:	2208      	movs	r2, #8
 800f2e4:	305c      	adds	r0, #92	; 0x5c
 800f2e6:	f7fd fbb5 	bl	800ca54 <memset>
 800f2ea:	4b05      	ldr	r3, [pc, #20]	; (800f300 <std+0x38>)
 800f2ec:	6263      	str	r3, [r4, #36]	; 0x24
 800f2ee:	4b05      	ldr	r3, [pc, #20]	; (800f304 <std+0x3c>)
 800f2f0:	62a3      	str	r3, [r4, #40]	; 0x28
 800f2f2:	4b05      	ldr	r3, [pc, #20]	; (800f308 <std+0x40>)
 800f2f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f2f6:	4b05      	ldr	r3, [pc, #20]	; (800f30c <std+0x44>)
 800f2f8:	6224      	str	r4, [r4, #32]
 800f2fa:	6323      	str	r3, [r4, #48]	; 0x30
 800f2fc:	bd10      	pop	{r4, pc}
 800f2fe:	bf00      	nop
 800f300:	0800f619 	.word	0x0800f619
 800f304:	0800f63b 	.word	0x0800f63b
 800f308:	0800f673 	.word	0x0800f673
 800f30c:	0800f697 	.word	0x0800f697

0800f310 <_cleanup_r>:
 800f310:	4901      	ldr	r1, [pc, #4]	; (800f318 <_cleanup_r+0x8>)
 800f312:	f000 b8af 	b.w	800f474 <_fwalk_reent>
 800f316:	bf00      	nop
 800f318:	0800f251 	.word	0x0800f251

0800f31c <__sfmoreglue>:
 800f31c:	b570      	push	{r4, r5, r6, lr}
 800f31e:	1e4a      	subs	r2, r1, #1
 800f320:	2568      	movs	r5, #104	; 0x68
 800f322:	4355      	muls	r5, r2
 800f324:	460e      	mov	r6, r1
 800f326:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f32a:	f7ff fa87 	bl	800e83c <_malloc_r>
 800f32e:	4604      	mov	r4, r0
 800f330:	b140      	cbz	r0, 800f344 <__sfmoreglue+0x28>
 800f332:	2100      	movs	r1, #0
 800f334:	e9c0 1600 	strd	r1, r6, [r0]
 800f338:	300c      	adds	r0, #12
 800f33a:	60a0      	str	r0, [r4, #8]
 800f33c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f340:	f7fd fb88 	bl	800ca54 <memset>
 800f344:	4620      	mov	r0, r4
 800f346:	bd70      	pop	{r4, r5, r6, pc}

0800f348 <__sfp_lock_acquire>:
 800f348:	4801      	ldr	r0, [pc, #4]	; (800f350 <__sfp_lock_acquire+0x8>)
 800f34a:	f000 b8b3 	b.w	800f4b4 <__retarget_lock_acquire_recursive>
 800f34e:	bf00      	nop
 800f350:	20000b40 	.word	0x20000b40

0800f354 <__sfp_lock_release>:
 800f354:	4801      	ldr	r0, [pc, #4]	; (800f35c <__sfp_lock_release+0x8>)
 800f356:	f000 b8ae 	b.w	800f4b6 <__retarget_lock_release_recursive>
 800f35a:	bf00      	nop
 800f35c:	20000b40 	.word	0x20000b40

0800f360 <__sinit_lock_acquire>:
 800f360:	4801      	ldr	r0, [pc, #4]	; (800f368 <__sinit_lock_acquire+0x8>)
 800f362:	f000 b8a7 	b.w	800f4b4 <__retarget_lock_acquire_recursive>
 800f366:	bf00      	nop
 800f368:	20000b3b 	.word	0x20000b3b

0800f36c <__sinit_lock_release>:
 800f36c:	4801      	ldr	r0, [pc, #4]	; (800f374 <__sinit_lock_release+0x8>)
 800f36e:	f000 b8a2 	b.w	800f4b6 <__retarget_lock_release_recursive>
 800f372:	bf00      	nop
 800f374:	20000b3b 	.word	0x20000b3b

0800f378 <__sinit>:
 800f378:	b510      	push	{r4, lr}
 800f37a:	4604      	mov	r4, r0
 800f37c:	f7ff fff0 	bl	800f360 <__sinit_lock_acquire>
 800f380:	69a3      	ldr	r3, [r4, #24]
 800f382:	b11b      	cbz	r3, 800f38c <__sinit+0x14>
 800f384:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f388:	f7ff bff0 	b.w	800f36c <__sinit_lock_release>
 800f38c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f390:	6523      	str	r3, [r4, #80]	; 0x50
 800f392:	4b13      	ldr	r3, [pc, #76]	; (800f3e0 <__sinit+0x68>)
 800f394:	4a13      	ldr	r2, [pc, #76]	; (800f3e4 <__sinit+0x6c>)
 800f396:	681b      	ldr	r3, [r3, #0]
 800f398:	62a2      	str	r2, [r4, #40]	; 0x28
 800f39a:	42a3      	cmp	r3, r4
 800f39c:	bf04      	itt	eq
 800f39e:	2301      	moveq	r3, #1
 800f3a0:	61a3      	streq	r3, [r4, #24]
 800f3a2:	4620      	mov	r0, r4
 800f3a4:	f000 f820 	bl	800f3e8 <__sfp>
 800f3a8:	6060      	str	r0, [r4, #4]
 800f3aa:	4620      	mov	r0, r4
 800f3ac:	f000 f81c 	bl	800f3e8 <__sfp>
 800f3b0:	60a0      	str	r0, [r4, #8]
 800f3b2:	4620      	mov	r0, r4
 800f3b4:	f000 f818 	bl	800f3e8 <__sfp>
 800f3b8:	2200      	movs	r2, #0
 800f3ba:	60e0      	str	r0, [r4, #12]
 800f3bc:	2104      	movs	r1, #4
 800f3be:	6860      	ldr	r0, [r4, #4]
 800f3c0:	f7ff ff82 	bl	800f2c8 <std>
 800f3c4:	68a0      	ldr	r0, [r4, #8]
 800f3c6:	2201      	movs	r2, #1
 800f3c8:	2109      	movs	r1, #9
 800f3ca:	f7ff ff7d 	bl	800f2c8 <std>
 800f3ce:	68e0      	ldr	r0, [r4, #12]
 800f3d0:	2202      	movs	r2, #2
 800f3d2:	2112      	movs	r1, #18
 800f3d4:	f7ff ff78 	bl	800f2c8 <std>
 800f3d8:	2301      	movs	r3, #1
 800f3da:	61a3      	str	r3, [r4, #24]
 800f3dc:	e7d2      	b.n	800f384 <__sinit+0xc>
 800f3de:	bf00      	nop
 800f3e0:	08011778 	.word	0x08011778
 800f3e4:	0800f311 	.word	0x0800f311

0800f3e8 <__sfp>:
 800f3e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3ea:	4607      	mov	r7, r0
 800f3ec:	f7ff ffac 	bl	800f348 <__sfp_lock_acquire>
 800f3f0:	4b1e      	ldr	r3, [pc, #120]	; (800f46c <__sfp+0x84>)
 800f3f2:	681e      	ldr	r6, [r3, #0]
 800f3f4:	69b3      	ldr	r3, [r6, #24]
 800f3f6:	b913      	cbnz	r3, 800f3fe <__sfp+0x16>
 800f3f8:	4630      	mov	r0, r6
 800f3fa:	f7ff ffbd 	bl	800f378 <__sinit>
 800f3fe:	3648      	adds	r6, #72	; 0x48
 800f400:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f404:	3b01      	subs	r3, #1
 800f406:	d503      	bpl.n	800f410 <__sfp+0x28>
 800f408:	6833      	ldr	r3, [r6, #0]
 800f40a:	b30b      	cbz	r3, 800f450 <__sfp+0x68>
 800f40c:	6836      	ldr	r6, [r6, #0]
 800f40e:	e7f7      	b.n	800f400 <__sfp+0x18>
 800f410:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f414:	b9d5      	cbnz	r5, 800f44c <__sfp+0x64>
 800f416:	4b16      	ldr	r3, [pc, #88]	; (800f470 <__sfp+0x88>)
 800f418:	60e3      	str	r3, [r4, #12]
 800f41a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f41e:	6665      	str	r5, [r4, #100]	; 0x64
 800f420:	f000 f847 	bl	800f4b2 <__retarget_lock_init_recursive>
 800f424:	f7ff ff96 	bl	800f354 <__sfp_lock_release>
 800f428:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f42c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f430:	6025      	str	r5, [r4, #0]
 800f432:	61a5      	str	r5, [r4, #24]
 800f434:	2208      	movs	r2, #8
 800f436:	4629      	mov	r1, r5
 800f438:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f43c:	f7fd fb0a 	bl	800ca54 <memset>
 800f440:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f444:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f448:	4620      	mov	r0, r4
 800f44a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f44c:	3468      	adds	r4, #104	; 0x68
 800f44e:	e7d9      	b.n	800f404 <__sfp+0x1c>
 800f450:	2104      	movs	r1, #4
 800f452:	4638      	mov	r0, r7
 800f454:	f7ff ff62 	bl	800f31c <__sfmoreglue>
 800f458:	4604      	mov	r4, r0
 800f45a:	6030      	str	r0, [r6, #0]
 800f45c:	2800      	cmp	r0, #0
 800f45e:	d1d5      	bne.n	800f40c <__sfp+0x24>
 800f460:	f7ff ff78 	bl	800f354 <__sfp_lock_release>
 800f464:	230c      	movs	r3, #12
 800f466:	603b      	str	r3, [r7, #0]
 800f468:	e7ee      	b.n	800f448 <__sfp+0x60>
 800f46a:	bf00      	nop
 800f46c:	08011778 	.word	0x08011778
 800f470:	ffff0001 	.word	0xffff0001

0800f474 <_fwalk_reent>:
 800f474:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f478:	4606      	mov	r6, r0
 800f47a:	4688      	mov	r8, r1
 800f47c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f480:	2700      	movs	r7, #0
 800f482:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f486:	f1b9 0901 	subs.w	r9, r9, #1
 800f48a:	d505      	bpl.n	800f498 <_fwalk_reent+0x24>
 800f48c:	6824      	ldr	r4, [r4, #0]
 800f48e:	2c00      	cmp	r4, #0
 800f490:	d1f7      	bne.n	800f482 <_fwalk_reent+0xe>
 800f492:	4638      	mov	r0, r7
 800f494:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f498:	89ab      	ldrh	r3, [r5, #12]
 800f49a:	2b01      	cmp	r3, #1
 800f49c:	d907      	bls.n	800f4ae <_fwalk_reent+0x3a>
 800f49e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f4a2:	3301      	adds	r3, #1
 800f4a4:	d003      	beq.n	800f4ae <_fwalk_reent+0x3a>
 800f4a6:	4629      	mov	r1, r5
 800f4a8:	4630      	mov	r0, r6
 800f4aa:	47c0      	blx	r8
 800f4ac:	4307      	orrs	r7, r0
 800f4ae:	3568      	adds	r5, #104	; 0x68
 800f4b0:	e7e9      	b.n	800f486 <_fwalk_reent+0x12>

0800f4b2 <__retarget_lock_init_recursive>:
 800f4b2:	4770      	bx	lr

0800f4b4 <__retarget_lock_acquire_recursive>:
 800f4b4:	4770      	bx	lr

0800f4b6 <__retarget_lock_release_recursive>:
 800f4b6:	4770      	bx	lr

0800f4b8 <__swhatbuf_r>:
 800f4b8:	b570      	push	{r4, r5, r6, lr}
 800f4ba:	460e      	mov	r6, r1
 800f4bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f4c0:	2900      	cmp	r1, #0
 800f4c2:	b096      	sub	sp, #88	; 0x58
 800f4c4:	4614      	mov	r4, r2
 800f4c6:	461d      	mov	r5, r3
 800f4c8:	da07      	bge.n	800f4da <__swhatbuf_r+0x22>
 800f4ca:	2300      	movs	r3, #0
 800f4cc:	602b      	str	r3, [r5, #0]
 800f4ce:	89b3      	ldrh	r3, [r6, #12]
 800f4d0:	061a      	lsls	r2, r3, #24
 800f4d2:	d410      	bmi.n	800f4f6 <__swhatbuf_r+0x3e>
 800f4d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f4d8:	e00e      	b.n	800f4f8 <__swhatbuf_r+0x40>
 800f4da:	466a      	mov	r2, sp
 800f4dc:	f000 f902 	bl	800f6e4 <_fstat_r>
 800f4e0:	2800      	cmp	r0, #0
 800f4e2:	dbf2      	blt.n	800f4ca <__swhatbuf_r+0x12>
 800f4e4:	9a01      	ldr	r2, [sp, #4]
 800f4e6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f4ea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f4ee:	425a      	negs	r2, r3
 800f4f0:	415a      	adcs	r2, r3
 800f4f2:	602a      	str	r2, [r5, #0]
 800f4f4:	e7ee      	b.n	800f4d4 <__swhatbuf_r+0x1c>
 800f4f6:	2340      	movs	r3, #64	; 0x40
 800f4f8:	2000      	movs	r0, #0
 800f4fa:	6023      	str	r3, [r4, #0]
 800f4fc:	b016      	add	sp, #88	; 0x58
 800f4fe:	bd70      	pop	{r4, r5, r6, pc}

0800f500 <__smakebuf_r>:
 800f500:	898b      	ldrh	r3, [r1, #12]
 800f502:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f504:	079d      	lsls	r5, r3, #30
 800f506:	4606      	mov	r6, r0
 800f508:	460c      	mov	r4, r1
 800f50a:	d507      	bpl.n	800f51c <__smakebuf_r+0x1c>
 800f50c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f510:	6023      	str	r3, [r4, #0]
 800f512:	6123      	str	r3, [r4, #16]
 800f514:	2301      	movs	r3, #1
 800f516:	6163      	str	r3, [r4, #20]
 800f518:	b002      	add	sp, #8
 800f51a:	bd70      	pop	{r4, r5, r6, pc}
 800f51c:	ab01      	add	r3, sp, #4
 800f51e:	466a      	mov	r2, sp
 800f520:	f7ff ffca 	bl	800f4b8 <__swhatbuf_r>
 800f524:	9900      	ldr	r1, [sp, #0]
 800f526:	4605      	mov	r5, r0
 800f528:	4630      	mov	r0, r6
 800f52a:	f7ff f987 	bl	800e83c <_malloc_r>
 800f52e:	b948      	cbnz	r0, 800f544 <__smakebuf_r+0x44>
 800f530:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f534:	059a      	lsls	r2, r3, #22
 800f536:	d4ef      	bmi.n	800f518 <__smakebuf_r+0x18>
 800f538:	f023 0303 	bic.w	r3, r3, #3
 800f53c:	f043 0302 	orr.w	r3, r3, #2
 800f540:	81a3      	strh	r3, [r4, #12]
 800f542:	e7e3      	b.n	800f50c <__smakebuf_r+0xc>
 800f544:	4b0d      	ldr	r3, [pc, #52]	; (800f57c <__smakebuf_r+0x7c>)
 800f546:	62b3      	str	r3, [r6, #40]	; 0x28
 800f548:	89a3      	ldrh	r3, [r4, #12]
 800f54a:	6020      	str	r0, [r4, #0]
 800f54c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f550:	81a3      	strh	r3, [r4, #12]
 800f552:	9b00      	ldr	r3, [sp, #0]
 800f554:	6163      	str	r3, [r4, #20]
 800f556:	9b01      	ldr	r3, [sp, #4]
 800f558:	6120      	str	r0, [r4, #16]
 800f55a:	b15b      	cbz	r3, 800f574 <__smakebuf_r+0x74>
 800f55c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f560:	4630      	mov	r0, r6
 800f562:	f000 f8d1 	bl	800f708 <_isatty_r>
 800f566:	b128      	cbz	r0, 800f574 <__smakebuf_r+0x74>
 800f568:	89a3      	ldrh	r3, [r4, #12]
 800f56a:	f023 0303 	bic.w	r3, r3, #3
 800f56e:	f043 0301 	orr.w	r3, r3, #1
 800f572:	81a3      	strh	r3, [r4, #12]
 800f574:	89a0      	ldrh	r0, [r4, #12]
 800f576:	4305      	orrs	r5, r0
 800f578:	81a5      	strh	r5, [r4, #12]
 800f57a:	e7cd      	b.n	800f518 <__smakebuf_r+0x18>
 800f57c:	0800f311 	.word	0x0800f311

0800f580 <_malloc_usable_size_r>:
 800f580:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f584:	1f18      	subs	r0, r3, #4
 800f586:	2b00      	cmp	r3, #0
 800f588:	bfbc      	itt	lt
 800f58a:	580b      	ldrlt	r3, [r1, r0]
 800f58c:	18c0      	addlt	r0, r0, r3
 800f58e:	4770      	bx	lr

0800f590 <_raise_r>:
 800f590:	291f      	cmp	r1, #31
 800f592:	b538      	push	{r3, r4, r5, lr}
 800f594:	4604      	mov	r4, r0
 800f596:	460d      	mov	r5, r1
 800f598:	d904      	bls.n	800f5a4 <_raise_r+0x14>
 800f59a:	2316      	movs	r3, #22
 800f59c:	6003      	str	r3, [r0, #0]
 800f59e:	f04f 30ff 	mov.w	r0, #4294967295
 800f5a2:	bd38      	pop	{r3, r4, r5, pc}
 800f5a4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f5a6:	b112      	cbz	r2, 800f5ae <_raise_r+0x1e>
 800f5a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f5ac:	b94b      	cbnz	r3, 800f5c2 <_raise_r+0x32>
 800f5ae:	4620      	mov	r0, r4
 800f5b0:	f000 f830 	bl	800f614 <_getpid_r>
 800f5b4:	462a      	mov	r2, r5
 800f5b6:	4601      	mov	r1, r0
 800f5b8:	4620      	mov	r0, r4
 800f5ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f5be:	f000 b817 	b.w	800f5f0 <_kill_r>
 800f5c2:	2b01      	cmp	r3, #1
 800f5c4:	d00a      	beq.n	800f5dc <_raise_r+0x4c>
 800f5c6:	1c59      	adds	r1, r3, #1
 800f5c8:	d103      	bne.n	800f5d2 <_raise_r+0x42>
 800f5ca:	2316      	movs	r3, #22
 800f5cc:	6003      	str	r3, [r0, #0]
 800f5ce:	2001      	movs	r0, #1
 800f5d0:	e7e7      	b.n	800f5a2 <_raise_r+0x12>
 800f5d2:	2400      	movs	r4, #0
 800f5d4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f5d8:	4628      	mov	r0, r5
 800f5da:	4798      	blx	r3
 800f5dc:	2000      	movs	r0, #0
 800f5de:	e7e0      	b.n	800f5a2 <_raise_r+0x12>

0800f5e0 <raise>:
 800f5e0:	4b02      	ldr	r3, [pc, #8]	; (800f5ec <raise+0xc>)
 800f5e2:	4601      	mov	r1, r0
 800f5e4:	6818      	ldr	r0, [r3, #0]
 800f5e6:	f7ff bfd3 	b.w	800f590 <_raise_r>
 800f5ea:	bf00      	nop
 800f5ec:	200000d8 	.word	0x200000d8

0800f5f0 <_kill_r>:
 800f5f0:	b538      	push	{r3, r4, r5, lr}
 800f5f2:	4d07      	ldr	r5, [pc, #28]	; (800f610 <_kill_r+0x20>)
 800f5f4:	2300      	movs	r3, #0
 800f5f6:	4604      	mov	r4, r0
 800f5f8:	4608      	mov	r0, r1
 800f5fa:	4611      	mov	r1, r2
 800f5fc:	602b      	str	r3, [r5, #0]
 800f5fe:	f7f3 f98d 	bl	800291c <_kill>
 800f602:	1c43      	adds	r3, r0, #1
 800f604:	d102      	bne.n	800f60c <_kill_r+0x1c>
 800f606:	682b      	ldr	r3, [r5, #0]
 800f608:	b103      	cbz	r3, 800f60c <_kill_r+0x1c>
 800f60a:	6023      	str	r3, [r4, #0]
 800f60c:	bd38      	pop	{r3, r4, r5, pc}
 800f60e:	bf00      	nop
 800f610:	20000b34 	.word	0x20000b34

0800f614 <_getpid_r>:
 800f614:	f7f3 b97a 	b.w	800290c <_getpid>

0800f618 <__sread>:
 800f618:	b510      	push	{r4, lr}
 800f61a:	460c      	mov	r4, r1
 800f61c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f620:	f000 f894 	bl	800f74c <_read_r>
 800f624:	2800      	cmp	r0, #0
 800f626:	bfab      	itete	ge
 800f628:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f62a:	89a3      	ldrhlt	r3, [r4, #12]
 800f62c:	181b      	addge	r3, r3, r0
 800f62e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f632:	bfac      	ite	ge
 800f634:	6563      	strge	r3, [r4, #84]	; 0x54
 800f636:	81a3      	strhlt	r3, [r4, #12]
 800f638:	bd10      	pop	{r4, pc}

0800f63a <__swrite>:
 800f63a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f63e:	461f      	mov	r7, r3
 800f640:	898b      	ldrh	r3, [r1, #12]
 800f642:	05db      	lsls	r3, r3, #23
 800f644:	4605      	mov	r5, r0
 800f646:	460c      	mov	r4, r1
 800f648:	4616      	mov	r6, r2
 800f64a:	d505      	bpl.n	800f658 <__swrite+0x1e>
 800f64c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f650:	2302      	movs	r3, #2
 800f652:	2200      	movs	r2, #0
 800f654:	f000 f868 	bl	800f728 <_lseek_r>
 800f658:	89a3      	ldrh	r3, [r4, #12]
 800f65a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f65e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f662:	81a3      	strh	r3, [r4, #12]
 800f664:	4632      	mov	r2, r6
 800f666:	463b      	mov	r3, r7
 800f668:	4628      	mov	r0, r5
 800f66a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f66e:	f000 b817 	b.w	800f6a0 <_write_r>

0800f672 <__sseek>:
 800f672:	b510      	push	{r4, lr}
 800f674:	460c      	mov	r4, r1
 800f676:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f67a:	f000 f855 	bl	800f728 <_lseek_r>
 800f67e:	1c43      	adds	r3, r0, #1
 800f680:	89a3      	ldrh	r3, [r4, #12]
 800f682:	bf15      	itete	ne
 800f684:	6560      	strne	r0, [r4, #84]	; 0x54
 800f686:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f68a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f68e:	81a3      	strheq	r3, [r4, #12]
 800f690:	bf18      	it	ne
 800f692:	81a3      	strhne	r3, [r4, #12]
 800f694:	bd10      	pop	{r4, pc}

0800f696 <__sclose>:
 800f696:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f69a:	f000 b813 	b.w	800f6c4 <_close_r>
	...

0800f6a0 <_write_r>:
 800f6a0:	b538      	push	{r3, r4, r5, lr}
 800f6a2:	4d07      	ldr	r5, [pc, #28]	; (800f6c0 <_write_r+0x20>)
 800f6a4:	4604      	mov	r4, r0
 800f6a6:	4608      	mov	r0, r1
 800f6a8:	4611      	mov	r1, r2
 800f6aa:	2200      	movs	r2, #0
 800f6ac:	602a      	str	r2, [r5, #0]
 800f6ae:	461a      	mov	r2, r3
 800f6b0:	f7f3 f96b 	bl	800298a <_write>
 800f6b4:	1c43      	adds	r3, r0, #1
 800f6b6:	d102      	bne.n	800f6be <_write_r+0x1e>
 800f6b8:	682b      	ldr	r3, [r5, #0]
 800f6ba:	b103      	cbz	r3, 800f6be <_write_r+0x1e>
 800f6bc:	6023      	str	r3, [r4, #0]
 800f6be:	bd38      	pop	{r3, r4, r5, pc}
 800f6c0:	20000b34 	.word	0x20000b34

0800f6c4 <_close_r>:
 800f6c4:	b538      	push	{r3, r4, r5, lr}
 800f6c6:	4d06      	ldr	r5, [pc, #24]	; (800f6e0 <_close_r+0x1c>)
 800f6c8:	2300      	movs	r3, #0
 800f6ca:	4604      	mov	r4, r0
 800f6cc:	4608      	mov	r0, r1
 800f6ce:	602b      	str	r3, [r5, #0]
 800f6d0:	f7f3 f977 	bl	80029c2 <_close>
 800f6d4:	1c43      	adds	r3, r0, #1
 800f6d6:	d102      	bne.n	800f6de <_close_r+0x1a>
 800f6d8:	682b      	ldr	r3, [r5, #0]
 800f6da:	b103      	cbz	r3, 800f6de <_close_r+0x1a>
 800f6dc:	6023      	str	r3, [r4, #0]
 800f6de:	bd38      	pop	{r3, r4, r5, pc}
 800f6e0:	20000b34 	.word	0x20000b34

0800f6e4 <_fstat_r>:
 800f6e4:	b538      	push	{r3, r4, r5, lr}
 800f6e6:	4d07      	ldr	r5, [pc, #28]	; (800f704 <_fstat_r+0x20>)
 800f6e8:	2300      	movs	r3, #0
 800f6ea:	4604      	mov	r4, r0
 800f6ec:	4608      	mov	r0, r1
 800f6ee:	4611      	mov	r1, r2
 800f6f0:	602b      	str	r3, [r5, #0]
 800f6f2:	f7f3 f972 	bl	80029da <_fstat>
 800f6f6:	1c43      	adds	r3, r0, #1
 800f6f8:	d102      	bne.n	800f700 <_fstat_r+0x1c>
 800f6fa:	682b      	ldr	r3, [r5, #0]
 800f6fc:	b103      	cbz	r3, 800f700 <_fstat_r+0x1c>
 800f6fe:	6023      	str	r3, [r4, #0]
 800f700:	bd38      	pop	{r3, r4, r5, pc}
 800f702:	bf00      	nop
 800f704:	20000b34 	.word	0x20000b34

0800f708 <_isatty_r>:
 800f708:	b538      	push	{r3, r4, r5, lr}
 800f70a:	4d06      	ldr	r5, [pc, #24]	; (800f724 <_isatty_r+0x1c>)
 800f70c:	2300      	movs	r3, #0
 800f70e:	4604      	mov	r4, r0
 800f710:	4608      	mov	r0, r1
 800f712:	602b      	str	r3, [r5, #0]
 800f714:	f7f3 f971 	bl	80029fa <_isatty>
 800f718:	1c43      	adds	r3, r0, #1
 800f71a:	d102      	bne.n	800f722 <_isatty_r+0x1a>
 800f71c:	682b      	ldr	r3, [r5, #0]
 800f71e:	b103      	cbz	r3, 800f722 <_isatty_r+0x1a>
 800f720:	6023      	str	r3, [r4, #0]
 800f722:	bd38      	pop	{r3, r4, r5, pc}
 800f724:	20000b34 	.word	0x20000b34

0800f728 <_lseek_r>:
 800f728:	b538      	push	{r3, r4, r5, lr}
 800f72a:	4d07      	ldr	r5, [pc, #28]	; (800f748 <_lseek_r+0x20>)
 800f72c:	4604      	mov	r4, r0
 800f72e:	4608      	mov	r0, r1
 800f730:	4611      	mov	r1, r2
 800f732:	2200      	movs	r2, #0
 800f734:	602a      	str	r2, [r5, #0]
 800f736:	461a      	mov	r2, r3
 800f738:	f7f3 f96a 	bl	8002a10 <_lseek>
 800f73c:	1c43      	adds	r3, r0, #1
 800f73e:	d102      	bne.n	800f746 <_lseek_r+0x1e>
 800f740:	682b      	ldr	r3, [r5, #0]
 800f742:	b103      	cbz	r3, 800f746 <_lseek_r+0x1e>
 800f744:	6023      	str	r3, [r4, #0]
 800f746:	bd38      	pop	{r3, r4, r5, pc}
 800f748:	20000b34 	.word	0x20000b34

0800f74c <_read_r>:
 800f74c:	b538      	push	{r3, r4, r5, lr}
 800f74e:	4d07      	ldr	r5, [pc, #28]	; (800f76c <_read_r+0x20>)
 800f750:	4604      	mov	r4, r0
 800f752:	4608      	mov	r0, r1
 800f754:	4611      	mov	r1, r2
 800f756:	2200      	movs	r2, #0
 800f758:	602a      	str	r2, [r5, #0]
 800f75a:	461a      	mov	r2, r3
 800f75c:	f7f3 f8f8 	bl	8002950 <_read>
 800f760:	1c43      	adds	r3, r0, #1
 800f762:	d102      	bne.n	800f76a <_read_r+0x1e>
 800f764:	682b      	ldr	r3, [r5, #0]
 800f766:	b103      	cbz	r3, 800f76a <_read_r+0x1e>
 800f768:	6023      	str	r3, [r4, #0]
 800f76a:	bd38      	pop	{r3, r4, r5, pc}
 800f76c:	20000b34 	.word	0x20000b34

0800f770 <_init>:
 800f770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f772:	bf00      	nop
 800f774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f776:	bc08      	pop	{r3}
 800f778:	469e      	mov	lr, r3
 800f77a:	4770      	bx	lr

0800f77c <_fini>:
 800f77c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f77e:	bf00      	nop
 800f780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f782:	bc08      	pop	{r3}
 800f784:	469e      	mov	lr, r3
 800f786:	4770      	bx	lr
