{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543383886834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543383886835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 21:44:46 2018 " "Processing started: Tue Nov 27 21:44:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543383886835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543383886835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDR -c DDR " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDR -c DDR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543383886835 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543383887162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR " "Found entity 1: DDR" {  } { { "DDR.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/DDR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543383887191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543383887191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colmuxer.sv 1 1 " "Found 1 design units, including 1 entities, in source file colmuxer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 colMuxer " "Found entity 1: colMuxer" {  } { { "colMuxer.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/colMuxer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543383887193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543383887193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepshiftregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file stepshiftregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stepShiftRegister " "Found entity 1: stepShiftRegister" {  } { { "stepShiftRegister.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/stepShiftRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543383887195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543383887195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leveltopulse.sv 1 1 " "Found 1 design units, including 1 entities, in source file leveltopulse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 levelToPulse " "Found entity 1: levelToPulse" {  } { { "levelToPulse.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/levelToPulse.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543383887197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543383887197 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button DDR.sv(32) " "Verilog HDL Implicit Net warning at DDR.sv(32): created implicit net for \"button\"" {  } { { "DDR.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/DDR.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543383887197 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDR " "Elaborating entity \"DDR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543383887218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DDR.sv(19) " "Verilog HDL assignment warning at DDR.sv(19): truncated value with size 32 to match size of target (16)" {  } { { "DDR.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/DDR.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543383887219 "|DDR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "levelToPulse levelToPulse:l2p " "Elaborating entity \"levelToPulse\" for hierarchy \"levelToPulse:l2p\"" {  } { { "DDR.sv" "l2p" { Text "C:/Users/dlinn/Desktop/DDR/DDR.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543383887220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colMuxer colMuxer:colMux " "Elaborating entity \"colMuxer\" for hierarchy \"colMuxer:colMux\"" {  } { { "DDR.sv" "colMux" { Text "C:/Users/dlinn/Desktop/DDR/DDR.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543383887222 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "colMuxer.sv(12) " "Verilog HDL Case Statement information at colMuxer.sv(12): all case item expressions in this case statement are onehot" {  } { { "colMuxer.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/colMuxer.sv" 12 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1543383887223 "|DDR|colMuxer:colMux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepShiftRegister stepShiftRegister:stepReg " "Elaborating entity \"stepShiftRegister\" for hierarchy \"stepShiftRegister:stepReg\"" {  } { { "DDR.sv" "stepReg" { Text "C:/Users/dlinn/Desktop/DDR/DDR.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543383887224 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "stepShiftRegister.sv(36) " "Verilog HDL Case Statement information at stepShiftRegister.sv(36): all case item expressions in this case statement are onehot" {  } { { "stepShiftRegister.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/stepShiftRegister.sv" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1543383887225 "|DDR|stepShiftRegister:stepReg"}
{ "Warning" "WSGN_SEARCH_FILE" "scoring.sv 1 1 " "Using design file scoring.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 scoring " "Found entity 1: scoring" {  } { { "scoring.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/scoring.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543383887233 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1543383887233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bpmClk scoring.sv(66) " "Verilog HDL Implicit Net warning at scoring.sv(66): created implicit net for \"bpmClk\"" {  } { { "scoring.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/scoring.sv" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543383887233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoring scoring:scoring0 " "Elaborating entity \"scoring\" for hierarchy \"scoring:scoring0\"" {  } { { "DDR.sv" "scoring0" { Text "C:/Users/dlinn/Desktop/DDR/DDR.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543383887234 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "beatTime scoring.sv(18) " "Verilog HDL or VHDL warning at scoring.sv(18): object \"beatTime\" assigned a value but never read" {  } { { "scoring.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/scoring.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543383887235 "|DDR|scoring:scoring0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "button0Time scoring.sv(19) " "Verilog HDL or VHDL warning at scoring.sv(19): object \"button0Time\" assigned a value but never read" {  } { { "scoring.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/scoring.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543383887235 "|DDR|scoring:scoring0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "button1Time scoring.sv(20) " "Verilog HDL or VHDL warning at scoring.sv(20): object \"button1Time\" assigned a value but never read" {  } { { "scoring.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/scoring.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543383887235 "|DDR|scoring:scoring0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "button2Time scoring.sv(21) " "Verilog HDL or VHDL warning at scoring.sv(21): object \"button2Time\" assigned a value but never read" {  } { { "scoring.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/scoring.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543383887235 "|DDR|scoring:scoring0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "button3Time scoring.sv(22) " "Verilog HDL or VHDL warning at scoring.sv(22): object \"button3Time\" assigned a value but never read" {  } { { "scoring.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/scoring.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543383887235 "|DDR|scoring:scoring0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bpmClk 0 scoring.sv(66) " "Net \"bpmClk\" at scoring.sv(66) has no driver or initial value, using a default initial value '0'" {  } { { "scoring.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/scoring.sv" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1543383887241 "|DDR|scoring:scoring0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1543383888212 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "redLed GND " "Pin \"redLed\" is stuck at GND" {  } { { "DDR.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/DDR.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543383888248 "|DDR|redLed"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543383888248 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1543383888361 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543383888815 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543383888815 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543383889329 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543383889329 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543383889329 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543383889329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "384 " "Peak virtual memory: 384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543383889487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 21:44:49 2018 " "Processing ended: Tue Nov 27 21:44:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543383889487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543383889487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543383889487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543383889487 ""}
