$date
	Mon Feb 19 14:46:21 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module sar_logic_tb $end
$var wire 8 ! sar [7:0] $end
$var wire 1 " s_clk $end
$var wire 1 # fine_switch_S $end
$var wire 9 $ fine_sca2_top [8:0] $end
$var wire 9 % fine_sca2_btm [8:0] $end
$var wire 9 & fine_sca1_top [8:0] $end
$var wire 9 ' fine_sca1_btm [8:0] $end
$var wire 1 ( eoc $end
$var wire 1 ) cmp_clk $end
$var reg 1 * clk $end
$var reg 1 + cmp_out $end
$var reg 1 , cnvst $end
$var reg 1 - rst $end
$scope module test $end
$var wire 1 * clk $end
$var wire 1 + cmp_out $end
$var wire 1 , cnvst $end
$var wire 1 - rst $end
$var reg 4 . b_coarse [3:0] $end
$var reg 4 / b_fine [3:0] $end
$var reg 1 0 bndset $end
$var reg 1 ) cmp_clk $end
$var reg 1 ( eoc $end
$var reg 9 1 fine_sca1_btm [8:0] $end
$var reg 9 2 fine_sca1_top [8:0] $end
$var reg 9 3 fine_sca2_btm [8:0] $end
$var reg 9 4 fine_sca2_top [8:0] $end
$var reg 1 # fine_switch_S $end
$var reg 1 5 fine_up $end
$var reg 1 " s_clk $end
$var reg 8 6 sar [7:0] $end
$var reg 4 7 state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 7
bx 6
x5
bx 4
bx 3
bx 2
bx 1
x0
bx /
bx .
1-
0,
1+
0*
x)
x(
bx '
bx &
bx %
bx $
x#
1"
bx !
$end
#50
b0 7
0(
10
b0 .
b0 /
0)
05
b0 !
b0 6
0#
b111100000 %
b111100000 3
b111111111 $
b111111111 4
b111100000 '
b111100000 1
b111111111 &
b111111111 2
1*
#100
0*
#150
1*
#200
0*
#250
1*
#300
0*
1,
0-
#350
0"
b0 %
b0 3
b10000000 !
b10000000 6
b11 /
b11 .
b1 7
1*
#400
0*
#450
b10 7
1)
1*
#500
0*
0,
#550
b111111000 '
b111111000 1
b11000000 !
b11000000 6
0)
b10 .
b1 7
1*
#600
0*
#650
b10 7
1)
1*
#700
0*
#750
b111111100 '
b111111100 1
b11100000 !
b11100000 6
0)
b1 .
b1 7
1*
#800
0*
#850
b10 7
1)
1*
#900
0*
#950
b111111110 '
b111111110 1
b11110000 !
b11110000 6
0)
b0 .
b1 7
1*
#1000
0*
#1050
b11 7
1)
1*
#1100
0*
#1150
b111111111 %
b111111111 3
b11111000 !
b11111000 6
15
0)
00
1*
#1200
0*
#1250
b1 7
1#
b10 $
b10 4
b10 &
b10 2
1*
#1300
0*
#1350
1)
b100 7
1*
#1400
0*
#1450
b1 7
b10 /
0)
b11111100 !
b11111100 6
1*
#1500
0*
#1550
1)
b100 7
1*
#1600
0*
#1650
b1 7
b1 /
0)
b11111110 !
b11111110 6
1*
#1700
0*
#1750
1)
b100 7
1*
#1800
0*
#1850
b1 7
b0 /
0)
b11111111 !
b11111111 6
1*
#1900
0*
#1950
1)
b100 7
1*
#2000
0*
#2050
1"
b0 7
1(
0)
1*
#2100
0*
#2150
0#
b0 %
b0 3
b111111111 $
b111111111 4
b111100000 '
b111100000 1
b111111111 &
b111111111 2
b11 /
b11 .
10
0(
1*
#2200
0*
#2250
1*
#2300
0*
#2350
1*
#2400
0*
#2450
1*
#2500
0*
#2550
1*
#2600
0*
#2650
1*
#2700
0*
#2750
1*
#2800
0*
#2850
1*
#2900
0*
#2950
1*
#3000
0*
#3050
1*
#3100
0*
#3150
1*
#3200
0*
#3250
1*
#3300
0*
#3350
1*
#3400
0*
#3450
1*
#3500
0*
