--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    4.769(R)|      SLOW  |    0.276(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Address<0>  |         8.288(R)|      SLOW  |         4.518(R)|      FAST  |clk_BUFGP         |   0.000|
Address<1>  |         8.251(R)|      SLOW  |         4.509(R)|      FAST  |clk_BUFGP         |   0.000|
Address<2>  |         8.304(R)|      SLOW  |         4.534(R)|      FAST  |clk_BUFGP         |   0.000|
Address<3>  |         8.185(R)|      SLOW  |         4.467(R)|      FAST  |clk_BUFGP         |   0.000|
Address<5>  |         8.662(R)|      SLOW  |         4.784(R)|      FAST  |clk_BUFGP         |   0.000|
Data<0>     |         7.348(R)|      SLOW  |         3.933(R)|      FAST  |clk_BUFGP         |   0.000|
Data<1>     |         7.225(R)|      SLOW  |         3.799(R)|      FAST  |clk_BUFGP         |   0.000|
Data<2>     |         6.945(R)|      SLOW  |         3.624(R)|      FAST  |clk_BUFGP         |   0.000|
Data<3>     |         7.520(R)|      SLOW  |         4.112(R)|      FAST  |clk_BUFGP         |   0.000|
Data<4>     |         7.145(R)|      SLOW  |         3.756(R)|      FAST  |clk_BUFGP         |   0.000|
Data<5>     |         7.719(R)|      SLOW  |         4.267(R)|      FAST  |clk_BUFGP         |   0.000|
Data<6>     |         7.673(R)|      SLOW  |         4.138(R)|      FAST  |clk_BUFGP         |   0.000|
Data<7>     |         6.909(R)|      SLOW  |         3.611(R)|      FAST  |clk_BUFGP         |   0.000|
Hit         |        12.677(R)|      SLOW  |         5.590(R)|      FAST  |clk_BUFGP         |   0.000|
MemSysOut<0>|        14.712(R)|      SLOW  |         4.676(R)|      FAST  |clk_BUFGP         |   0.000|
MemSysOut<1>|        14.689(R)|      SLOW  |         4.780(R)|      FAST  |clk_BUFGP         |   0.000|
MemSysOut<2>|        14.289(R)|      SLOW  |         4.775(R)|      FAST  |clk_BUFGP         |   0.000|
MemSysOut<3>|        15.060(R)|      SLOW  |         4.472(R)|      FAST  |clk_BUFGP         |   0.000|
MemSysOut<4>|        15.151(R)|      SLOW  |         4.371(R)|      FAST  |clk_BUFGP         |   0.000|
MemSysOut<5>|        15.159(R)|      SLOW  |         4.563(R)|      FAST  |clk_BUFGP         |   0.000|
MemSysOut<6>|        14.986(R)|      SLOW  |         4.453(R)|      FAST  |clk_BUFGP         |   0.000|
MemSysOut<7>|        14.778(R)|      SLOW  |         4.710(R)|      FAST  |clk_BUFGP         |   0.000|
RWB         |         7.719(R)|      SLOW  |         4.267(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.551|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jul 22 10:42:28 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



