
LoRaWAN_End_Node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00025630  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001798  08025770  08025770  00035770  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    0000003c  08026f08  08026f08  00036f08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          000000e8  08026f44  08026f44  00036f44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802702c  0802702c  00040234  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0802702c  0802702c  0003702c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08027034  08027034  00037034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000234  20000000  08027038  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c6c  20000234  0802726c  00040234  2**2
                  ALLOC
 10 ._user_heap_stack 00000a00  20001ea0  0802726c  00041ea0  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00040234  2**0
                  CONTENTS, READONLY
 12 .debug_info   0008c1b1  00000000  00000000  0004025e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000d105  00000000  00000000  000cc40f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00004210  00000000  00000000  000d9518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00003d90  00000000  00000000  000dd728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00032cda  00000000  00000000  000e14b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0004aa8b  00000000  00000000  00114192  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f8a10  00000000  00000000  0015ec1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0025762d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00012438  00000000  00000000  00257680  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000234 	.word	0x20000234
 800015c:	00000000 	.word	0x00000000
 8000160:	08025758 	.word	0x08025758

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000238 	.word	0x20000238
 800017c:	08025758 	.word	0x08025758

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_frsub>:
 8000bf8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000bfc:	e002      	b.n	8000c04 <__addsf3>
 8000bfe:	bf00      	nop

08000c00 <__aeabi_fsub>:
 8000c00:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c04 <__addsf3>:
 8000c04:	0042      	lsls	r2, r0, #1
 8000c06:	bf1f      	itttt	ne
 8000c08:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c0c:	ea92 0f03 	teqne	r2, r3
 8000c10:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c14:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c18:	d06a      	beq.n	8000cf0 <__addsf3+0xec>
 8000c1a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c1e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c22:	bfc1      	itttt	gt
 8000c24:	18d2      	addgt	r2, r2, r3
 8000c26:	4041      	eorgt	r1, r0
 8000c28:	4048      	eorgt	r0, r1
 8000c2a:	4041      	eorgt	r1, r0
 8000c2c:	bfb8      	it	lt
 8000c2e:	425b      	neglt	r3, r3
 8000c30:	2b19      	cmp	r3, #25
 8000c32:	bf88      	it	hi
 8000c34:	4770      	bxhi	lr
 8000c36:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c3a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c42:	bf18      	it	ne
 8000c44:	4240      	negne	r0, r0
 8000c46:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c4a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c4e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c52:	bf18      	it	ne
 8000c54:	4249      	negne	r1, r1
 8000c56:	ea92 0f03 	teq	r2, r3
 8000c5a:	d03f      	beq.n	8000cdc <__addsf3+0xd8>
 8000c5c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c60:	fa41 fc03 	asr.w	ip, r1, r3
 8000c64:	eb10 000c 	adds.w	r0, r0, ip
 8000c68:	f1c3 0320 	rsb	r3, r3, #32
 8000c6c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c70:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__addsf3+0x78>
 8000c76:	4249      	negs	r1, r1
 8000c78:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c7c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c80:	d313      	bcc.n	8000caa <__addsf3+0xa6>
 8000c82:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c86:	d306      	bcc.n	8000c96 <__addsf3+0x92>
 8000c88:	0840      	lsrs	r0, r0, #1
 8000c8a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c8e:	f102 0201 	add.w	r2, r2, #1
 8000c92:	2afe      	cmp	r2, #254	; 0xfe
 8000c94:	d251      	bcs.n	8000d3a <__addsf3+0x136>
 8000c96:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c9a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c9e:	bf08      	it	eq
 8000ca0:	f020 0001 	biceq.w	r0, r0, #1
 8000ca4:	ea40 0003 	orr.w	r0, r0, r3
 8000ca8:	4770      	bx	lr
 8000caa:	0049      	lsls	r1, r1, #1
 8000cac:	eb40 0000 	adc.w	r0, r0, r0
 8000cb0:	3a01      	subs	r2, #1
 8000cb2:	bf28      	it	cs
 8000cb4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000cb8:	d2ed      	bcs.n	8000c96 <__addsf3+0x92>
 8000cba:	fab0 fc80 	clz	ip, r0
 8000cbe:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cc2:	ebb2 020c 	subs.w	r2, r2, ip
 8000cc6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cca:	bfaa      	itet	ge
 8000ccc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cd0:	4252      	neglt	r2, r2
 8000cd2:	4318      	orrge	r0, r3
 8000cd4:	bfbc      	itt	lt
 8000cd6:	40d0      	lsrlt	r0, r2
 8000cd8:	4318      	orrlt	r0, r3
 8000cda:	4770      	bx	lr
 8000cdc:	f092 0f00 	teq	r2, #0
 8000ce0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ce4:	bf06      	itte	eq
 8000ce6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000cea:	3201      	addeq	r2, #1
 8000cec:	3b01      	subne	r3, #1
 8000cee:	e7b5      	b.n	8000c5c <__addsf3+0x58>
 8000cf0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cf4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cf8:	bf18      	it	ne
 8000cfa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cfe:	d021      	beq.n	8000d44 <__addsf3+0x140>
 8000d00:	ea92 0f03 	teq	r2, r3
 8000d04:	d004      	beq.n	8000d10 <__addsf3+0x10c>
 8000d06:	f092 0f00 	teq	r2, #0
 8000d0a:	bf08      	it	eq
 8000d0c:	4608      	moveq	r0, r1
 8000d0e:	4770      	bx	lr
 8000d10:	ea90 0f01 	teq	r0, r1
 8000d14:	bf1c      	itt	ne
 8000d16:	2000      	movne	r0, #0
 8000d18:	4770      	bxne	lr
 8000d1a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d1e:	d104      	bne.n	8000d2a <__addsf3+0x126>
 8000d20:	0040      	lsls	r0, r0, #1
 8000d22:	bf28      	it	cs
 8000d24:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d28:	4770      	bx	lr
 8000d2a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d2e:	bf3c      	itt	cc
 8000d30:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d34:	4770      	bxcc	lr
 8000d36:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d3a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d3e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d42:	4770      	bx	lr
 8000d44:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d48:	bf16      	itet	ne
 8000d4a:	4608      	movne	r0, r1
 8000d4c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d50:	4601      	movne	r1, r0
 8000d52:	0242      	lsls	r2, r0, #9
 8000d54:	bf06      	itte	eq
 8000d56:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d5a:	ea90 0f01 	teqeq	r0, r1
 8000d5e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d62:	4770      	bx	lr

08000d64 <__aeabi_ui2f>:
 8000d64:	f04f 0300 	mov.w	r3, #0
 8000d68:	e004      	b.n	8000d74 <__aeabi_i2f+0x8>
 8000d6a:	bf00      	nop

08000d6c <__aeabi_i2f>:
 8000d6c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d70:	bf48      	it	mi
 8000d72:	4240      	negmi	r0, r0
 8000d74:	ea5f 0c00 	movs.w	ip, r0
 8000d78:	bf08      	it	eq
 8000d7a:	4770      	bxeq	lr
 8000d7c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d80:	4601      	mov	r1, r0
 8000d82:	f04f 0000 	mov.w	r0, #0
 8000d86:	e01c      	b.n	8000dc2 <__aeabi_l2f+0x2a>

08000d88 <__aeabi_ul2f>:
 8000d88:	ea50 0201 	orrs.w	r2, r0, r1
 8000d8c:	bf08      	it	eq
 8000d8e:	4770      	bxeq	lr
 8000d90:	f04f 0300 	mov.w	r3, #0
 8000d94:	e00a      	b.n	8000dac <__aeabi_l2f+0x14>
 8000d96:	bf00      	nop

08000d98 <__aeabi_l2f>:
 8000d98:	ea50 0201 	orrs.w	r2, r0, r1
 8000d9c:	bf08      	it	eq
 8000d9e:	4770      	bxeq	lr
 8000da0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000da4:	d502      	bpl.n	8000dac <__aeabi_l2f+0x14>
 8000da6:	4240      	negs	r0, r0
 8000da8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dac:	ea5f 0c01 	movs.w	ip, r1
 8000db0:	bf02      	ittt	eq
 8000db2:	4684      	moveq	ip, r0
 8000db4:	4601      	moveq	r1, r0
 8000db6:	2000      	moveq	r0, #0
 8000db8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000dbc:	bf08      	it	eq
 8000dbe:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000dc2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000dc6:	fabc f28c 	clz	r2, ip
 8000dca:	3a08      	subs	r2, #8
 8000dcc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dd0:	db10      	blt.n	8000df4 <__aeabi_l2f+0x5c>
 8000dd2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ddc:	f1c2 0220 	rsb	r2, r2, #32
 8000de0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000de4:	fa20 f202 	lsr.w	r2, r0, r2
 8000de8:	eb43 0002 	adc.w	r0, r3, r2
 8000dec:	bf08      	it	eq
 8000dee:	f020 0001 	biceq.w	r0, r0, #1
 8000df2:	4770      	bx	lr
 8000df4:	f102 0220 	add.w	r2, r2, #32
 8000df8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dfc:	f1c2 0220 	rsb	r2, r2, #32
 8000e00:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e04:	fa21 f202 	lsr.w	r2, r1, r2
 8000e08:	eb43 0002 	adc.w	r0, r3, r2
 8000e0c:	bf08      	it	eq
 8000e0e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e12:	4770      	bx	lr

08000e14 <__aeabi_fmul>:
 8000e14:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e18:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e1c:	bf1e      	ittt	ne
 8000e1e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e22:	ea92 0f0c 	teqne	r2, ip
 8000e26:	ea93 0f0c 	teqne	r3, ip
 8000e2a:	d06f      	beq.n	8000f0c <__aeabi_fmul+0xf8>
 8000e2c:	441a      	add	r2, r3
 8000e2e:	ea80 0c01 	eor.w	ip, r0, r1
 8000e32:	0240      	lsls	r0, r0, #9
 8000e34:	bf18      	it	ne
 8000e36:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e3a:	d01e      	beq.n	8000e7a <__aeabi_fmul+0x66>
 8000e3c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e40:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e44:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e48:	fba0 3101 	umull	r3, r1, r0, r1
 8000e4c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e50:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e54:	bf3e      	ittt	cc
 8000e56:	0049      	lslcc	r1, r1, #1
 8000e58:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e5c:	005b      	lslcc	r3, r3, #1
 8000e5e:	ea40 0001 	orr.w	r0, r0, r1
 8000e62:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e66:	2afd      	cmp	r2, #253	; 0xfd
 8000e68:	d81d      	bhi.n	8000ea6 <__aeabi_fmul+0x92>
 8000e6a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e6e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e72:	bf08      	it	eq
 8000e74:	f020 0001 	biceq.w	r0, r0, #1
 8000e78:	4770      	bx	lr
 8000e7a:	f090 0f00 	teq	r0, #0
 8000e7e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e82:	bf08      	it	eq
 8000e84:	0249      	lsleq	r1, r1, #9
 8000e86:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e8a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e8e:	3a7f      	subs	r2, #127	; 0x7f
 8000e90:	bfc2      	ittt	gt
 8000e92:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e96:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e9a:	4770      	bxgt	lr
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	f04f 0300 	mov.w	r3, #0
 8000ea4:	3a01      	subs	r2, #1
 8000ea6:	dc5d      	bgt.n	8000f64 <__aeabi_fmul+0x150>
 8000ea8:	f112 0f19 	cmn.w	r2, #25
 8000eac:	bfdc      	itt	le
 8000eae:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000eb2:	4770      	bxle	lr
 8000eb4:	f1c2 0200 	rsb	r2, r2, #0
 8000eb8:	0041      	lsls	r1, r0, #1
 8000eba:	fa21 f102 	lsr.w	r1, r1, r2
 8000ebe:	f1c2 0220 	rsb	r2, r2, #32
 8000ec2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ec6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000eca:	f140 0000 	adc.w	r0, r0, #0
 8000ece:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000ed2:	bf08      	it	eq
 8000ed4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ed8:	4770      	bx	lr
 8000eda:	f092 0f00 	teq	r2, #0
 8000ede:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0040      	lsleq	r0, r0, #1
 8000ee6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eea:	3a01      	subeq	r2, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fmul+0xce>
 8000eee:	ea40 000c 	orr.w	r0, r0, ip
 8000ef2:	f093 0f00 	teq	r3, #0
 8000ef6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0049      	lsleq	r1, r1, #1
 8000efe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f02:	3b01      	subeq	r3, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fmul+0xe6>
 8000f06:	ea41 010c 	orr.w	r1, r1, ip
 8000f0a:	e78f      	b.n	8000e2c <__aeabi_fmul+0x18>
 8000f0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f10:	ea92 0f0c 	teq	r2, ip
 8000f14:	bf18      	it	ne
 8000f16:	ea93 0f0c 	teqne	r3, ip
 8000f1a:	d00a      	beq.n	8000f32 <__aeabi_fmul+0x11e>
 8000f1c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f20:	bf18      	it	ne
 8000f22:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f26:	d1d8      	bne.n	8000eda <__aeabi_fmul+0xc6>
 8000f28:	ea80 0001 	eor.w	r0, r0, r1
 8000f2c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f30:	4770      	bx	lr
 8000f32:	f090 0f00 	teq	r0, #0
 8000f36:	bf17      	itett	ne
 8000f38:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f3c:	4608      	moveq	r0, r1
 8000f3e:	f091 0f00 	teqne	r1, #0
 8000f42:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f46:	d014      	beq.n	8000f72 <__aeabi_fmul+0x15e>
 8000f48:	ea92 0f0c 	teq	r2, ip
 8000f4c:	d101      	bne.n	8000f52 <__aeabi_fmul+0x13e>
 8000f4e:	0242      	lsls	r2, r0, #9
 8000f50:	d10f      	bne.n	8000f72 <__aeabi_fmul+0x15e>
 8000f52:	ea93 0f0c 	teq	r3, ip
 8000f56:	d103      	bne.n	8000f60 <__aeabi_fmul+0x14c>
 8000f58:	024b      	lsls	r3, r1, #9
 8000f5a:	bf18      	it	ne
 8000f5c:	4608      	movne	r0, r1
 8000f5e:	d108      	bne.n	8000f72 <__aeabi_fmul+0x15e>
 8000f60:	ea80 0001 	eor.w	r0, r0, r1
 8000f64:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f68:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f70:	4770      	bx	lr
 8000f72:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f76:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f7a:	4770      	bx	lr

08000f7c <__aeabi_fdiv>:
 8000f7c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f80:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f84:	bf1e      	ittt	ne
 8000f86:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f8a:	ea92 0f0c 	teqne	r2, ip
 8000f8e:	ea93 0f0c 	teqne	r3, ip
 8000f92:	d069      	beq.n	8001068 <__aeabi_fdiv+0xec>
 8000f94:	eba2 0203 	sub.w	r2, r2, r3
 8000f98:	ea80 0c01 	eor.w	ip, r0, r1
 8000f9c:	0249      	lsls	r1, r1, #9
 8000f9e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fa2:	d037      	beq.n	8001014 <__aeabi_fdiv+0x98>
 8000fa4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000fa8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000fac:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000fb0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000fb4:	428b      	cmp	r3, r1
 8000fb6:	bf38      	it	cc
 8000fb8:	005b      	lslcc	r3, r3, #1
 8000fba:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000fbe:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000fc2:	428b      	cmp	r3, r1
 8000fc4:	bf24      	itt	cs
 8000fc6:	1a5b      	subcs	r3, r3, r1
 8000fc8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000fcc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000fd0:	bf24      	itt	cs
 8000fd2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000fd6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000fda:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000fde:	bf24      	itt	cs
 8000fe0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000fe4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000fe8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000fec:	bf24      	itt	cs
 8000fee:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ff2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ff6:	011b      	lsls	r3, r3, #4
 8000ff8:	bf18      	it	ne
 8000ffa:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ffe:	d1e0      	bne.n	8000fc2 <__aeabi_fdiv+0x46>
 8001000:	2afd      	cmp	r2, #253	; 0xfd
 8001002:	f63f af50 	bhi.w	8000ea6 <__aeabi_fmul+0x92>
 8001006:	428b      	cmp	r3, r1
 8001008:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800100c:	bf08      	it	eq
 800100e:	f020 0001 	biceq.w	r0, r0, #1
 8001012:	4770      	bx	lr
 8001014:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001018:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800101c:	327f      	adds	r2, #127	; 0x7f
 800101e:	bfc2      	ittt	gt
 8001020:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8001024:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001028:	4770      	bxgt	lr
 800102a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800102e:	f04f 0300 	mov.w	r3, #0
 8001032:	3a01      	subs	r2, #1
 8001034:	e737      	b.n	8000ea6 <__aeabi_fmul+0x92>
 8001036:	f092 0f00 	teq	r2, #0
 800103a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800103e:	bf02      	ittt	eq
 8001040:	0040      	lsleq	r0, r0, #1
 8001042:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8001046:	3a01      	subeq	r2, #1
 8001048:	d0f9      	beq.n	800103e <__aeabi_fdiv+0xc2>
 800104a:	ea40 000c 	orr.w	r0, r0, ip
 800104e:	f093 0f00 	teq	r3, #0
 8001052:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8001056:	bf02      	ittt	eq
 8001058:	0049      	lsleq	r1, r1, #1
 800105a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800105e:	3b01      	subeq	r3, #1
 8001060:	d0f9      	beq.n	8001056 <__aeabi_fdiv+0xda>
 8001062:	ea41 010c 	orr.w	r1, r1, ip
 8001066:	e795      	b.n	8000f94 <__aeabi_fdiv+0x18>
 8001068:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800106c:	ea92 0f0c 	teq	r2, ip
 8001070:	d108      	bne.n	8001084 <__aeabi_fdiv+0x108>
 8001072:	0242      	lsls	r2, r0, #9
 8001074:	f47f af7d 	bne.w	8000f72 <__aeabi_fmul+0x15e>
 8001078:	ea93 0f0c 	teq	r3, ip
 800107c:	f47f af70 	bne.w	8000f60 <__aeabi_fmul+0x14c>
 8001080:	4608      	mov	r0, r1
 8001082:	e776      	b.n	8000f72 <__aeabi_fmul+0x15e>
 8001084:	ea93 0f0c 	teq	r3, ip
 8001088:	d104      	bne.n	8001094 <__aeabi_fdiv+0x118>
 800108a:	024b      	lsls	r3, r1, #9
 800108c:	f43f af4c 	beq.w	8000f28 <__aeabi_fmul+0x114>
 8001090:	4608      	mov	r0, r1
 8001092:	e76e      	b.n	8000f72 <__aeabi_fmul+0x15e>
 8001094:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001098:	bf18      	it	ne
 800109a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800109e:	d1ca      	bne.n	8001036 <__aeabi_fdiv+0xba>
 80010a0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010a4:	f47f af5c 	bne.w	8000f60 <__aeabi_fmul+0x14c>
 80010a8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010ac:	f47f af3c 	bne.w	8000f28 <__aeabi_fmul+0x114>
 80010b0:	e75f      	b.n	8000f72 <__aeabi_fmul+0x15e>
 80010b2:	bf00      	nop

080010b4 <__gesf2>:
 80010b4:	f04f 3cff 	mov.w	ip, #4294967295
 80010b8:	e006      	b.n	80010c8 <__cmpsf2+0x4>
 80010ba:	bf00      	nop

080010bc <__lesf2>:
 80010bc:	f04f 0c01 	mov.w	ip, #1
 80010c0:	e002      	b.n	80010c8 <__cmpsf2+0x4>
 80010c2:	bf00      	nop

080010c4 <__cmpsf2>:
 80010c4:	f04f 0c01 	mov.w	ip, #1
 80010c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80010cc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010d4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010d8:	bf18      	it	ne
 80010da:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80010de:	d011      	beq.n	8001104 <__cmpsf2+0x40>
 80010e0:	b001      	add	sp, #4
 80010e2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80010e6:	bf18      	it	ne
 80010e8:	ea90 0f01 	teqne	r0, r1
 80010ec:	bf58      	it	pl
 80010ee:	ebb2 0003 	subspl.w	r0, r2, r3
 80010f2:	bf88      	it	hi
 80010f4:	17c8      	asrhi	r0, r1, #31
 80010f6:	bf38      	it	cc
 80010f8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80010fc:	bf18      	it	ne
 80010fe:	f040 0001 	orrne.w	r0, r0, #1
 8001102:	4770      	bx	lr
 8001104:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001108:	d102      	bne.n	8001110 <__cmpsf2+0x4c>
 800110a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800110e:	d105      	bne.n	800111c <__cmpsf2+0x58>
 8001110:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001114:	d1e4      	bne.n	80010e0 <__cmpsf2+0x1c>
 8001116:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800111a:	d0e1      	beq.n	80010e0 <__cmpsf2+0x1c>
 800111c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop

08001124 <__aeabi_cfrcmple>:
 8001124:	4684      	mov	ip, r0
 8001126:	4608      	mov	r0, r1
 8001128:	4661      	mov	r1, ip
 800112a:	e7ff      	b.n	800112c <__aeabi_cfcmpeq>

0800112c <__aeabi_cfcmpeq>:
 800112c:	b50f      	push	{r0, r1, r2, r3, lr}
 800112e:	f7ff ffc9 	bl	80010c4 <__cmpsf2>
 8001132:	2800      	cmp	r0, #0
 8001134:	bf48      	it	mi
 8001136:	f110 0f00 	cmnmi.w	r0, #0
 800113a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800113c <__aeabi_fcmpeq>:
 800113c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001140:	f7ff fff4 	bl	800112c <__aeabi_cfcmpeq>
 8001144:	bf0c      	ite	eq
 8001146:	2001      	moveq	r0, #1
 8001148:	2000      	movne	r0, #0
 800114a:	f85d fb08 	ldr.w	pc, [sp], #8
 800114e:	bf00      	nop

08001150 <__aeabi_fcmplt>:
 8001150:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001154:	f7ff ffea 	bl	800112c <__aeabi_cfcmpeq>
 8001158:	bf34      	ite	cc
 800115a:	2001      	movcc	r0, #1
 800115c:	2000      	movcs	r0, #0
 800115e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001162:	bf00      	nop

08001164 <__aeabi_fcmple>:
 8001164:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001168:	f7ff ffe0 	bl	800112c <__aeabi_cfcmpeq>
 800116c:	bf94      	ite	ls
 800116e:	2001      	movls	r0, #1
 8001170:	2000      	movhi	r0, #0
 8001172:	f85d fb08 	ldr.w	pc, [sp], #8
 8001176:	bf00      	nop

08001178 <__aeabi_fcmpge>:
 8001178:	f84d ed08 	str.w	lr, [sp, #-8]!
 800117c:	f7ff ffd2 	bl	8001124 <__aeabi_cfrcmple>
 8001180:	bf94      	ite	ls
 8001182:	2001      	movls	r0, #1
 8001184:	2000      	movhi	r0, #0
 8001186:	f85d fb08 	ldr.w	pc, [sp], #8
 800118a:	bf00      	nop

0800118c <__aeabi_fcmpgt>:
 800118c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001190:	f7ff ffc8 	bl	8001124 <__aeabi_cfrcmple>
 8001194:	bf34      	ite	cc
 8001196:	2001      	movcc	r0, #1
 8001198:	2000      	movcs	r0, #0
 800119a:	f85d fb08 	ldr.w	pc, [sp], #8
 800119e:	bf00      	nop

080011a0 <__aeabi_fcmpun>:
 80011a0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011a4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80011a8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80011ac:	d102      	bne.n	80011b4 <__aeabi_fcmpun+0x14>
 80011ae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80011b2:	d108      	bne.n	80011c6 <__aeabi_fcmpun+0x26>
 80011b4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80011b8:	d102      	bne.n	80011c0 <__aeabi_fcmpun+0x20>
 80011ba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80011be:	d102      	bne.n	80011c6 <__aeabi_fcmpun+0x26>
 80011c0:	f04f 0000 	mov.w	r0, #0
 80011c4:	4770      	bx	lr
 80011c6:	f04f 0001 	mov.w	r0, #1
 80011ca:	4770      	bx	lr

080011cc <__aeabi_f2iz>:
 80011cc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011d0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80011d4:	d30f      	bcc.n	80011f6 <__aeabi_f2iz+0x2a>
 80011d6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80011da:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011de:	d90d      	bls.n	80011fc <__aeabi_f2iz+0x30>
 80011e0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80011e4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80011e8:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80011ec:	fa23 f002 	lsr.w	r0, r3, r2
 80011f0:	bf18      	it	ne
 80011f2:	4240      	negne	r0, r0
 80011f4:	4770      	bx	lr
 80011f6:	f04f 0000 	mov.w	r0, #0
 80011fa:	4770      	bx	lr
 80011fc:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001200:	d101      	bne.n	8001206 <__aeabi_f2iz+0x3a>
 8001202:	0242      	lsls	r2, r0, #9
 8001204:	d105      	bne.n	8001212 <__aeabi_f2iz+0x46>
 8001206:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800120a:	bf08      	it	eq
 800120c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001210:	4770      	bx	lr
 8001212:	f04f 0000 	mov.w	r0, #0
 8001216:	4770      	bx	lr

08001218 <__aeabi_f2uiz>:
 8001218:	0042      	lsls	r2, r0, #1
 800121a:	d20e      	bcs.n	800123a <__aeabi_f2uiz+0x22>
 800121c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001220:	d30b      	bcc.n	800123a <__aeabi_f2uiz+0x22>
 8001222:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001226:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800122a:	d409      	bmi.n	8001240 <__aeabi_f2uiz+0x28>
 800122c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001230:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001234:	fa23 f002 	lsr.w	r0, r3, r2
 8001238:	4770      	bx	lr
 800123a:	f04f 0000 	mov.w	r0, #0
 800123e:	4770      	bx	lr
 8001240:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001244:	d101      	bne.n	800124a <__aeabi_f2uiz+0x32>
 8001246:	0242      	lsls	r2, r0, #9
 8001248:	d102      	bne.n	8001250 <__aeabi_f2uiz+0x38>
 800124a:	f04f 30ff 	mov.w	r0, #4294967295
 800124e:	4770      	bx	lr
 8001250:	f04f 0000 	mov.w	r0, #0
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop

08001258 <__aeabi_uldivmod>:
 8001258:	b953      	cbnz	r3, 8001270 <__aeabi_uldivmod+0x18>
 800125a:	b94a      	cbnz	r2, 8001270 <__aeabi_uldivmod+0x18>
 800125c:	2900      	cmp	r1, #0
 800125e:	bf08      	it	eq
 8001260:	2800      	cmpeq	r0, #0
 8001262:	bf1c      	itt	ne
 8001264:	f04f 31ff 	movne.w	r1, #4294967295
 8001268:	f04f 30ff 	movne.w	r0, #4294967295
 800126c:	f001 b8be 	b.w	80023ec <__aeabi_idiv0>
 8001270:	f1ad 0c08 	sub.w	ip, sp, #8
 8001274:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001278:	f000 f806 	bl	8001288 <__udivmoddi4>
 800127c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001280:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001284:	b004      	add	sp, #16
 8001286:	4770      	bx	lr

08001288 <__udivmoddi4>:
 8001288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800128c:	9e08      	ldr	r6, [sp, #32]
 800128e:	460d      	mov	r5, r1
 8001290:	4604      	mov	r4, r0
 8001292:	468e      	mov	lr, r1
 8001294:	2b00      	cmp	r3, #0
 8001296:	f040 8082 	bne.w	800139e <__udivmoddi4+0x116>
 800129a:	428a      	cmp	r2, r1
 800129c:	4617      	mov	r7, r2
 800129e:	d946      	bls.n	800132e <__udivmoddi4+0xa6>
 80012a0:	fab2 f282 	clz	r2, r2
 80012a4:	b14a      	cbz	r2, 80012ba <__udivmoddi4+0x32>
 80012a6:	f1c2 0120 	rsb	r1, r2, #32
 80012aa:	fa05 f302 	lsl.w	r3, r5, r2
 80012ae:	fa20 f101 	lsr.w	r1, r0, r1
 80012b2:	4097      	lsls	r7, r2
 80012b4:	ea41 0e03 	orr.w	lr, r1, r3
 80012b8:	4094      	lsls	r4, r2
 80012ba:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80012be:	0c23      	lsrs	r3, r4, #16
 80012c0:	fbbe fcf8 	udiv	ip, lr, r8
 80012c4:	b2b9      	uxth	r1, r7
 80012c6:	fb08 ee1c 	mls	lr, r8, ip, lr
 80012ca:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80012ce:	fb0c f001 	mul.w	r0, ip, r1
 80012d2:	4298      	cmp	r0, r3
 80012d4:	d90a      	bls.n	80012ec <__udivmoddi4+0x64>
 80012d6:	18fb      	adds	r3, r7, r3
 80012d8:	f10c 35ff 	add.w	r5, ip, #4294967295
 80012dc:	f080 8116 	bcs.w	800150c <__udivmoddi4+0x284>
 80012e0:	4298      	cmp	r0, r3
 80012e2:	f240 8113 	bls.w	800150c <__udivmoddi4+0x284>
 80012e6:	f1ac 0c02 	sub.w	ip, ip, #2
 80012ea:	443b      	add	r3, r7
 80012ec:	1a1b      	subs	r3, r3, r0
 80012ee:	b2a4      	uxth	r4, r4
 80012f0:	fbb3 f0f8 	udiv	r0, r3, r8
 80012f4:	fb08 3310 	mls	r3, r8, r0, r3
 80012f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80012fc:	fb00 f101 	mul.w	r1, r0, r1
 8001300:	42a1      	cmp	r1, r4
 8001302:	d909      	bls.n	8001318 <__udivmoddi4+0x90>
 8001304:	193c      	adds	r4, r7, r4
 8001306:	f100 33ff 	add.w	r3, r0, #4294967295
 800130a:	f080 8101 	bcs.w	8001510 <__udivmoddi4+0x288>
 800130e:	42a1      	cmp	r1, r4
 8001310:	f240 80fe 	bls.w	8001510 <__udivmoddi4+0x288>
 8001314:	3802      	subs	r0, #2
 8001316:	443c      	add	r4, r7
 8001318:	1a64      	subs	r4, r4, r1
 800131a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800131e:	2100      	movs	r1, #0
 8001320:	b11e      	cbz	r6, 800132a <__udivmoddi4+0xa2>
 8001322:	40d4      	lsrs	r4, r2
 8001324:	2300      	movs	r3, #0
 8001326:	e9c6 4300 	strd	r4, r3, [r6]
 800132a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800132e:	b902      	cbnz	r2, 8001332 <__udivmoddi4+0xaa>
 8001330:	deff      	udf	#255	; 0xff
 8001332:	fab2 f282 	clz	r2, r2
 8001336:	2a00      	cmp	r2, #0
 8001338:	d14f      	bne.n	80013da <__udivmoddi4+0x152>
 800133a:	1bcb      	subs	r3, r1, r7
 800133c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001340:	fa1f f887 	uxth.w	r8, r7
 8001344:	2101      	movs	r1, #1
 8001346:	fbb3 fcfe 	udiv	ip, r3, lr
 800134a:	0c25      	lsrs	r5, r4, #16
 800134c:	fb0e 331c 	mls	r3, lr, ip, r3
 8001350:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8001354:	fb08 f30c 	mul.w	r3, r8, ip
 8001358:	42ab      	cmp	r3, r5
 800135a:	d907      	bls.n	800136c <__udivmoddi4+0xe4>
 800135c:	197d      	adds	r5, r7, r5
 800135e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8001362:	d202      	bcs.n	800136a <__udivmoddi4+0xe2>
 8001364:	42ab      	cmp	r3, r5
 8001366:	f200 80e7 	bhi.w	8001538 <__udivmoddi4+0x2b0>
 800136a:	4684      	mov	ip, r0
 800136c:	1aed      	subs	r5, r5, r3
 800136e:	b2a3      	uxth	r3, r4
 8001370:	fbb5 f0fe 	udiv	r0, r5, lr
 8001374:	fb0e 5510 	mls	r5, lr, r0, r5
 8001378:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 800137c:	fb08 f800 	mul.w	r8, r8, r0
 8001380:	45a0      	cmp	r8, r4
 8001382:	d907      	bls.n	8001394 <__udivmoddi4+0x10c>
 8001384:	193c      	adds	r4, r7, r4
 8001386:	f100 33ff 	add.w	r3, r0, #4294967295
 800138a:	d202      	bcs.n	8001392 <__udivmoddi4+0x10a>
 800138c:	45a0      	cmp	r8, r4
 800138e:	f200 80d7 	bhi.w	8001540 <__udivmoddi4+0x2b8>
 8001392:	4618      	mov	r0, r3
 8001394:	eba4 0408 	sub.w	r4, r4, r8
 8001398:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800139c:	e7c0      	b.n	8001320 <__udivmoddi4+0x98>
 800139e:	428b      	cmp	r3, r1
 80013a0:	d908      	bls.n	80013b4 <__udivmoddi4+0x12c>
 80013a2:	2e00      	cmp	r6, #0
 80013a4:	f000 80af 	beq.w	8001506 <__udivmoddi4+0x27e>
 80013a8:	2100      	movs	r1, #0
 80013aa:	e9c6 0500 	strd	r0, r5, [r6]
 80013ae:	4608      	mov	r0, r1
 80013b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80013b4:	fab3 f183 	clz	r1, r3
 80013b8:	2900      	cmp	r1, #0
 80013ba:	d14b      	bne.n	8001454 <__udivmoddi4+0x1cc>
 80013bc:	42ab      	cmp	r3, r5
 80013be:	d302      	bcc.n	80013c6 <__udivmoddi4+0x13e>
 80013c0:	4282      	cmp	r2, r0
 80013c2:	f200 80b7 	bhi.w	8001534 <__udivmoddi4+0x2ac>
 80013c6:	1a84      	subs	r4, r0, r2
 80013c8:	eb65 0303 	sbc.w	r3, r5, r3
 80013cc:	2001      	movs	r0, #1
 80013ce:	469e      	mov	lr, r3
 80013d0:	2e00      	cmp	r6, #0
 80013d2:	d0aa      	beq.n	800132a <__udivmoddi4+0xa2>
 80013d4:	e9c6 4e00 	strd	r4, lr, [r6]
 80013d8:	e7a7      	b.n	800132a <__udivmoddi4+0xa2>
 80013da:	f1c2 0c20 	rsb	ip, r2, #32
 80013de:	fa01 f302 	lsl.w	r3, r1, r2
 80013e2:	4097      	lsls	r7, r2
 80013e4:	fa20 f00c 	lsr.w	r0, r0, ip
 80013e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80013ec:	fa21 fc0c 	lsr.w	ip, r1, ip
 80013f0:	4318      	orrs	r0, r3
 80013f2:	fbbc f1fe 	udiv	r1, ip, lr
 80013f6:	0c05      	lsrs	r5, r0, #16
 80013f8:	fb0e cc11 	mls	ip, lr, r1, ip
 80013fc:	fa1f f887 	uxth.w	r8, r7
 8001400:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8001404:	fb01 f308 	mul.w	r3, r1, r8
 8001408:	42ab      	cmp	r3, r5
 800140a:	fa04 f402 	lsl.w	r4, r4, r2
 800140e:	d909      	bls.n	8001424 <__udivmoddi4+0x19c>
 8001410:	197d      	adds	r5, r7, r5
 8001412:	f101 3cff 	add.w	ip, r1, #4294967295
 8001416:	f080 808b 	bcs.w	8001530 <__udivmoddi4+0x2a8>
 800141a:	42ab      	cmp	r3, r5
 800141c:	f240 8088 	bls.w	8001530 <__udivmoddi4+0x2a8>
 8001420:	3902      	subs	r1, #2
 8001422:	443d      	add	r5, r7
 8001424:	1aeb      	subs	r3, r5, r3
 8001426:	b285      	uxth	r5, r0
 8001428:	fbb3 f0fe 	udiv	r0, r3, lr
 800142c:	fb0e 3310 	mls	r3, lr, r0, r3
 8001430:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8001434:	fb00 f308 	mul.w	r3, r0, r8
 8001438:	42ab      	cmp	r3, r5
 800143a:	d907      	bls.n	800144c <__udivmoddi4+0x1c4>
 800143c:	197d      	adds	r5, r7, r5
 800143e:	f100 3cff 	add.w	ip, r0, #4294967295
 8001442:	d271      	bcs.n	8001528 <__udivmoddi4+0x2a0>
 8001444:	42ab      	cmp	r3, r5
 8001446:	d96f      	bls.n	8001528 <__udivmoddi4+0x2a0>
 8001448:	3802      	subs	r0, #2
 800144a:	443d      	add	r5, r7
 800144c:	1aeb      	subs	r3, r5, r3
 800144e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8001452:	e778      	b.n	8001346 <__udivmoddi4+0xbe>
 8001454:	f1c1 0c20 	rsb	ip, r1, #32
 8001458:	408b      	lsls	r3, r1
 800145a:	fa22 f70c 	lsr.w	r7, r2, ip
 800145e:	431f      	orrs	r7, r3
 8001460:	fa20 f40c 	lsr.w	r4, r0, ip
 8001464:	fa05 f301 	lsl.w	r3, r5, r1
 8001468:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800146c:	fa25 f50c 	lsr.w	r5, r5, ip
 8001470:	431c      	orrs	r4, r3
 8001472:	0c23      	lsrs	r3, r4, #16
 8001474:	fbb5 f9fe 	udiv	r9, r5, lr
 8001478:	fa1f f887 	uxth.w	r8, r7
 800147c:	fb0e 5519 	mls	r5, lr, r9, r5
 8001480:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 8001484:	fb09 fa08 	mul.w	sl, r9, r8
 8001488:	45aa      	cmp	sl, r5
 800148a:	fa02 f201 	lsl.w	r2, r2, r1
 800148e:	fa00 f301 	lsl.w	r3, r0, r1
 8001492:	d908      	bls.n	80014a6 <__udivmoddi4+0x21e>
 8001494:	197d      	adds	r5, r7, r5
 8001496:	f109 30ff 	add.w	r0, r9, #4294967295
 800149a:	d247      	bcs.n	800152c <__udivmoddi4+0x2a4>
 800149c:	45aa      	cmp	sl, r5
 800149e:	d945      	bls.n	800152c <__udivmoddi4+0x2a4>
 80014a0:	f1a9 0902 	sub.w	r9, r9, #2
 80014a4:	443d      	add	r5, r7
 80014a6:	eba5 050a 	sub.w	r5, r5, sl
 80014aa:	b2a4      	uxth	r4, r4
 80014ac:	fbb5 f0fe 	udiv	r0, r5, lr
 80014b0:	fb0e 5510 	mls	r5, lr, r0, r5
 80014b4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80014b8:	fb00 f808 	mul.w	r8, r0, r8
 80014bc:	45a0      	cmp	r8, r4
 80014be:	d907      	bls.n	80014d0 <__udivmoddi4+0x248>
 80014c0:	193c      	adds	r4, r7, r4
 80014c2:	f100 35ff 	add.w	r5, r0, #4294967295
 80014c6:	d22d      	bcs.n	8001524 <__udivmoddi4+0x29c>
 80014c8:	45a0      	cmp	r8, r4
 80014ca:	d92b      	bls.n	8001524 <__udivmoddi4+0x29c>
 80014cc:	3802      	subs	r0, #2
 80014ce:	443c      	add	r4, r7
 80014d0:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80014d4:	eba4 0408 	sub.w	r4, r4, r8
 80014d8:	fba0 8902 	umull	r8, r9, r0, r2
 80014dc:	454c      	cmp	r4, r9
 80014de:	46c6      	mov	lr, r8
 80014e0:	464d      	mov	r5, r9
 80014e2:	d319      	bcc.n	8001518 <__udivmoddi4+0x290>
 80014e4:	d016      	beq.n	8001514 <__udivmoddi4+0x28c>
 80014e6:	b15e      	cbz	r6, 8001500 <__udivmoddi4+0x278>
 80014e8:	ebb3 020e 	subs.w	r2, r3, lr
 80014ec:	eb64 0405 	sbc.w	r4, r4, r5
 80014f0:	fa04 fc0c 	lsl.w	ip, r4, ip
 80014f4:	40ca      	lsrs	r2, r1
 80014f6:	ea4c 0202 	orr.w	r2, ip, r2
 80014fa:	40cc      	lsrs	r4, r1
 80014fc:	e9c6 2400 	strd	r2, r4, [r6]
 8001500:	2100      	movs	r1, #0
 8001502:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001506:	4631      	mov	r1, r6
 8001508:	4630      	mov	r0, r6
 800150a:	e70e      	b.n	800132a <__udivmoddi4+0xa2>
 800150c:	46ac      	mov	ip, r5
 800150e:	e6ed      	b.n	80012ec <__udivmoddi4+0x64>
 8001510:	4618      	mov	r0, r3
 8001512:	e701      	b.n	8001318 <__udivmoddi4+0x90>
 8001514:	4543      	cmp	r3, r8
 8001516:	d2e6      	bcs.n	80014e6 <__udivmoddi4+0x25e>
 8001518:	ebb8 0e02 	subs.w	lr, r8, r2
 800151c:	eb69 0507 	sbc.w	r5, r9, r7
 8001520:	3801      	subs	r0, #1
 8001522:	e7e0      	b.n	80014e6 <__udivmoddi4+0x25e>
 8001524:	4628      	mov	r0, r5
 8001526:	e7d3      	b.n	80014d0 <__udivmoddi4+0x248>
 8001528:	4660      	mov	r0, ip
 800152a:	e78f      	b.n	800144c <__udivmoddi4+0x1c4>
 800152c:	4681      	mov	r9, r0
 800152e:	e7ba      	b.n	80014a6 <__udivmoddi4+0x21e>
 8001530:	4661      	mov	r1, ip
 8001532:	e777      	b.n	8001424 <__udivmoddi4+0x19c>
 8001534:	4608      	mov	r0, r1
 8001536:	e74b      	b.n	80013d0 <__udivmoddi4+0x148>
 8001538:	f1ac 0c02 	sub.w	ip, ip, #2
 800153c:	443d      	add	r5, r7
 800153e:	e715      	b.n	800136c <__udivmoddi4+0xe4>
 8001540:	3802      	subs	r0, #2
 8001542:	443c      	add	r4, r7
 8001544:	e726      	b.n	8001394 <__udivmoddi4+0x10c>
 8001546:	bf00      	nop

08001548 <selfrel_offset31>:
 8001548:	6803      	ldr	r3, [r0, #0]
 800154a:	005a      	lsls	r2, r3, #1
 800154c:	bf4c      	ite	mi
 800154e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8001552:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8001556:	4418      	add	r0, r3
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop

0800155c <search_EIT_table>:
 800155c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001560:	b329      	cbz	r1, 80015ae <search_EIT_table+0x52>
 8001562:	1e4f      	subs	r7, r1, #1
 8001564:	4604      	mov	r4, r0
 8001566:	4615      	mov	r5, r2
 8001568:	463e      	mov	r6, r7
 800156a:	f04f 0800 	mov.w	r8, #0
 800156e:	eb08 0106 	add.w	r1, r8, r6
 8001572:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 8001576:	1049      	asrs	r1, r1, #1
 8001578:	eb04 09c1 	add.w	r9, r4, r1, lsl #3
 800157c:	4648      	mov	r0, r9
 800157e:	f7ff ffe3 	bl	8001548 <selfrel_offset31>
 8001582:	4603      	mov	r3, r0
 8001584:	00c8      	lsls	r0, r1, #3
 8001586:	3008      	adds	r0, #8
 8001588:	428f      	cmp	r7, r1
 800158a:	4420      	add	r0, r4
 800158c:	d009      	beq.n	80015a2 <search_EIT_table+0x46>
 800158e:	42ab      	cmp	r3, r5
 8001590:	d809      	bhi.n	80015a6 <search_EIT_table+0x4a>
 8001592:	f7ff ffd9 	bl	8001548 <selfrel_offset31>
 8001596:	3801      	subs	r0, #1
 8001598:	42a8      	cmp	r0, r5
 800159a:	d20a      	bcs.n	80015b2 <search_EIT_table+0x56>
 800159c:	f101 0801 	add.w	r8, r1, #1
 80015a0:	e7e5      	b.n	800156e <search_EIT_table+0x12>
 80015a2:	42ab      	cmp	r3, r5
 80015a4:	d905      	bls.n	80015b2 <search_EIT_table+0x56>
 80015a6:	4588      	cmp	r8, r1
 80015a8:	d001      	beq.n	80015ae <search_EIT_table+0x52>
 80015aa:	1e4e      	subs	r6, r1, #1
 80015ac:	e7df      	b.n	800156e <search_EIT_table+0x12>
 80015ae:	f04f 0900 	mov.w	r9, #0
 80015b2:	4648      	mov	r0, r9
 80015b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080015b8 <__gnu_unwind_get_pr_addr>:
 80015b8:	2801      	cmp	r0, #1
 80015ba:	d007      	beq.n	80015cc <__gnu_unwind_get_pr_addr+0x14>
 80015bc:	2802      	cmp	r0, #2
 80015be:	d007      	beq.n	80015d0 <__gnu_unwind_get_pr_addr+0x18>
 80015c0:	4b04      	ldr	r3, [pc, #16]	; (80015d4 <__gnu_unwind_get_pr_addr+0x1c>)
 80015c2:	2800      	cmp	r0, #0
 80015c4:	bf0c      	ite	eq
 80015c6:	4618      	moveq	r0, r3
 80015c8:	2000      	movne	r0, #0
 80015ca:	4770      	bx	lr
 80015cc:	4802      	ldr	r0, [pc, #8]	; (80015d8 <__gnu_unwind_get_pr_addr+0x20>)
 80015ce:	4770      	bx	lr
 80015d0:	4802      	ldr	r0, [pc, #8]	; (80015dc <__gnu_unwind_get_pr_addr+0x24>)
 80015d2:	4770      	bx	lr
 80015d4:	08001c7d 	.word	0x08001c7d
 80015d8:	08001c81 	.word	0x08001c81
 80015dc:	08001c85 	.word	0x08001c85

080015e0 <get_eit_entry>:
 80015e0:	b530      	push	{r4, r5, lr}
 80015e2:	4b23      	ldr	r3, [pc, #140]	; (8001670 <get_eit_entry+0x90>)
 80015e4:	b083      	sub	sp, #12
 80015e6:	4604      	mov	r4, r0
 80015e8:	1e8d      	subs	r5, r1, #2
 80015ea:	b33b      	cbz	r3, 800163c <get_eit_entry+0x5c>
 80015ec:	a901      	add	r1, sp, #4
 80015ee:	4628      	mov	r0, r5
 80015f0:	f3af 8000 	nop.w
 80015f4:	b1e8      	cbz	r0, 8001632 <get_eit_entry+0x52>
 80015f6:	9901      	ldr	r1, [sp, #4]
 80015f8:	462a      	mov	r2, r5
 80015fa:	f7ff ffaf 	bl	800155c <search_EIT_table>
 80015fe:	4601      	mov	r1, r0
 8001600:	b1b8      	cbz	r0, 8001632 <get_eit_entry+0x52>
 8001602:	f7ff ffa1 	bl	8001548 <selfrel_offset31>
 8001606:	684b      	ldr	r3, [r1, #4]
 8001608:	64a0      	str	r0, [r4, #72]	; 0x48
 800160a:	2b01      	cmp	r3, #1
 800160c:	d02b      	beq.n	8001666 <get_eit_entry+0x86>
 800160e:	2b00      	cmp	r3, #0
 8001610:	f101 0004 	add.w	r0, r1, #4
 8001614:	db23      	blt.n	800165e <get_eit_entry+0x7e>
 8001616:	f7ff ff97 	bl	8001548 <selfrel_offset31>
 800161a:	2300      	movs	r3, #0
 800161c:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 8001620:	6803      	ldr	r3, [r0, #0]
 8001622:	2b00      	cmp	r3, #0
 8001624:	db10      	blt.n	8001648 <get_eit_entry+0x68>
 8001626:	f7ff ff8f 	bl	8001548 <selfrel_offset31>
 800162a:	6120      	str	r0, [r4, #16]
 800162c:	2000      	movs	r0, #0
 800162e:	b003      	add	sp, #12
 8001630:	bd30      	pop	{r4, r5, pc}
 8001632:	2300      	movs	r3, #0
 8001634:	2009      	movs	r0, #9
 8001636:	6123      	str	r3, [r4, #16]
 8001638:	b003      	add	sp, #12
 800163a:	bd30      	pop	{r4, r5, pc}
 800163c:	490d      	ldr	r1, [pc, #52]	; (8001674 <get_eit_entry+0x94>)
 800163e:	480e      	ldr	r0, [pc, #56]	; (8001678 <get_eit_entry+0x98>)
 8001640:	1a09      	subs	r1, r1, r0
 8001642:	10c9      	asrs	r1, r1, #3
 8001644:	9101      	str	r1, [sp, #4]
 8001646:	e7d7      	b.n	80015f8 <get_eit_entry+0x18>
 8001648:	f3c3 6003 	ubfx	r0, r3, #24, #4
 800164c:	f7ff ffb4 	bl	80015b8 <__gnu_unwind_get_pr_addr>
 8001650:	2800      	cmp	r0, #0
 8001652:	6120      	str	r0, [r4, #16]
 8001654:	bf14      	ite	ne
 8001656:	2000      	movne	r0, #0
 8001658:	2009      	moveq	r0, #9
 800165a:	b003      	add	sp, #12
 800165c:	bd30      	pop	{r4, r5, pc}
 800165e:	2301      	movs	r3, #1
 8001660:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 8001664:	e7dc      	b.n	8001620 <get_eit_entry+0x40>
 8001666:	2300      	movs	r3, #0
 8001668:	6123      	str	r3, [r4, #16]
 800166a:	2005      	movs	r0, #5
 800166c:	e7df      	b.n	800162e <get_eit_entry+0x4e>
 800166e:	bf00      	nop
 8001670:	00000000 	.word	0x00000000
 8001674:	0802702c 	.word	0x0802702c
 8001678:	08026f44 	.word	0x08026f44

0800167c <restore_non_core_regs>:
 800167c:	6803      	ldr	r3, [r0, #0]
 800167e:	07da      	lsls	r2, r3, #31
 8001680:	b510      	push	{r4, lr}
 8001682:	4604      	mov	r4, r0
 8001684:	d406      	bmi.n	8001694 <restore_non_core_regs+0x18>
 8001686:	079b      	lsls	r3, r3, #30
 8001688:	f100 0048 	add.w	r0, r0, #72	; 0x48
 800168c:	d509      	bpl.n	80016a2 <restore_non_core_regs+0x26>
 800168e:	f000 fc4b 	bl	8001f28 <__gnu_Unwind_Restore_VFP_D>
 8001692:	6823      	ldr	r3, [r4, #0]
 8001694:	0759      	lsls	r1, r3, #29
 8001696:	d509      	bpl.n	80016ac <restore_non_core_regs+0x30>
 8001698:	071a      	lsls	r2, r3, #28
 800169a:	d50e      	bpl.n	80016ba <restore_non_core_regs+0x3e>
 800169c:	06db      	lsls	r3, r3, #27
 800169e:	d513      	bpl.n	80016c8 <restore_non_core_regs+0x4c>
 80016a0:	bd10      	pop	{r4, pc}
 80016a2:	f000 fc39 	bl	8001f18 <__gnu_Unwind_Restore_VFP>
 80016a6:	6823      	ldr	r3, [r4, #0]
 80016a8:	0759      	lsls	r1, r3, #29
 80016aa:	d4f5      	bmi.n	8001698 <restore_non_core_regs+0x1c>
 80016ac:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80016b0:	f000 fc42 	bl	8001f38 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 80016b4:	6823      	ldr	r3, [r4, #0]
 80016b6:	071a      	lsls	r2, r3, #28
 80016b8:	d4f0      	bmi.n	800169c <restore_non_core_regs+0x20>
 80016ba:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 80016be:	f000 fc43 	bl	8001f48 <__gnu_Unwind_Restore_WMMXD>
 80016c2:	6823      	ldr	r3, [r4, #0]
 80016c4:	06db      	lsls	r3, r3, #27
 80016c6:	d4eb      	bmi.n	80016a0 <restore_non_core_regs+0x24>
 80016c8:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 80016cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80016d0:	f000 bc7e 	b.w	8001fd0 <__gnu_Unwind_Restore_WMMXC>

080016d4 <_Unwind_decode_typeinfo_ptr.isra.0>:
 80016d4:	4603      	mov	r3, r0
 80016d6:	6800      	ldr	r0, [r0, #0]
 80016d8:	b100      	cbz	r0, 80016dc <_Unwind_decode_typeinfo_ptr.isra.0+0x8>
 80016da:	4418      	add	r0, r3
 80016dc:	4770      	bx	lr
 80016de:	bf00      	nop

080016e0 <__gnu_unwind_24bit.isra.0>:
 80016e0:	2009      	movs	r0, #9
 80016e2:	4770      	bx	lr

080016e4 <_Unwind_DebugHook>:
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop

080016e8 <unwind_phase2>:
 80016e8:	b570      	push	{r4, r5, r6, lr}
 80016ea:	4604      	mov	r4, r0
 80016ec:	460e      	mov	r6, r1
 80016ee:	6c31      	ldr	r1, [r6, #64]	; 0x40
 80016f0:	4620      	mov	r0, r4
 80016f2:	f7ff ff75 	bl	80015e0 <get_eit_entry>
 80016f6:	4605      	mov	r5, r0
 80016f8:	b988      	cbnz	r0, 800171e <unwind_phase2+0x36>
 80016fa:	6c33      	ldr	r3, [r6, #64]	; 0x40
 80016fc:	6163      	str	r3, [r4, #20]
 80016fe:	4632      	mov	r2, r6
 8001700:	6923      	ldr	r3, [r4, #16]
 8001702:	4621      	mov	r1, r4
 8001704:	2001      	movs	r0, #1
 8001706:	4798      	blx	r3
 8001708:	2808      	cmp	r0, #8
 800170a:	d0f0      	beq.n	80016ee <unwind_phase2+0x6>
 800170c:	2807      	cmp	r0, #7
 800170e:	d106      	bne.n	800171e <unwind_phase2+0x36>
 8001710:	4628      	mov	r0, r5
 8001712:	6c31      	ldr	r1, [r6, #64]	; 0x40
 8001714:	f7ff ffe6 	bl	80016e4 <_Unwind_DebugHook>
 8001718:	1d30      	adds	r0, r6, #4
 800171a:	f000 fbf1 	bl	8001f00 <__restore_core_regs>
 800171e:	f023 ffcf 	bl	80256c0 <abort>
 8001722:	bf00      	nop

08001724 <unwind_phase2_forced>:
 8001724:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001728:	1d0d      	adds	r5, r1, #4
 800172a:	4606      	mov	r6, r0
 800172c:	4614      	mov	r4, r2
 800172e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001730:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 8001734:	f10d 0c0c 	add.w	ip, sp, #12
 8001738:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800173c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800173e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8001742:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001744:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8001748:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800174c:	ad02      	add	r5, sp, #8
 800174e:	68f7      	ldr	r7, [r6, #12]
 8001750:	f8d6 8018 	ldr.w	r8, [r6, #24]
 8001754:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 8001758:	2300      	movs	r3, #0
 800175a:	602b      	str	r3, [r5, #0]
 800175c:	e021      	b.n	80017a2 <unwind_phase2_forced+0x7e>
 800175e:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8001760:	6173      	str	r3, [r6, #20]
 8001762:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001766:	4629      	mov	r1, r5
 8001768:	a87a      	add	r0, sp, #488	; 0x1e8
 800176a:	f023 ff7d 	bl	8025668 <memcpy>
 800176e:	6933      	ldr	r3, [r6, #16]
 8001770:	aa7a      	add	r2, sp, #488	; 0x1e8
 8001772:	4631      	mov	r1, r6
 8001774:	4650      	mov	r0, sl
 8001776:	4798      	blx	r3
 8001778:	9b88      	ldr	r3, [sp, #544]	; 0x220
 800177a:	e9cd 5800 	strd	r5, r8, [sp]
 800177e:	4621      	mov	r1, r4
 8001780:	646b      	str	r3, [r5, #68]	; 0x44
 8001782:	4681      	mov	r9, r0
 8001784:	4633      	mov	r3, r6
 8001786:	4632      	mov	r2, r6
 8001788:	2001      	movs	r0, #1
 800178a:	47b8      	blx	r7
 800178c:	4604      	mov	r4, r0
 800178e:	b9e8      	cbnz	r0, 80017cc <unwind_phase2_forced+0xa8>
 8001790:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001794:	a97a      	add	r1, sp, #488	; 0x1e8
 8001796:	4628      	mov	r0, r5
 8001798:	f023 ff66 	bl	8025668 <memcpy>
 800179c:	f1b9 0f08 	cmp.w	r9, #8
 80017a0:	d11b      	bne.n	80017da <unwind_phase2_forced+0xb6>
 80017a2:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80017a4:	4630      	mov	r0, r6
 80017a6:	f7ff ff1b 	bl	80015e0 <get_eit_entry>
 80017aa:	3409      	adds	r4, #9
 80017ac:	fa5f fa84 	uxtb.w	sl, r4
 80017b0:	4681      	mov	r9, r0
 80017b2:	2800      	cmp	r0, #0
 80017b4:	d0d3      	beq.n	800175e <unwind_phase2_forced+0x3a>
 80017b6:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80017b8:	f04a 0110 	orr.w	r1, sl, #16
 80017bc:	e9cd 5800 	strd	r5, r8, [sp]
 80017c0:	4632      	mov	r2, r6
 80017c2:	646b      	str	r3, [r5, #68]	; 0x44
 80017c4:	2001      	movs	r0, #1
 80017c6:	4633      	mov	r3, r6
 80017c8:	47b8      	blx	r7
 80017ca:	b108      	cbz	r0, 80017d0 <unwind_phase2_forced+0xac>
 80017cc:	f04f 0909 	mov.w	r9, #9
 80017d0:	4648      	mov	r0, r9
 80017d2:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 80017d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80017da:	f1b9 0f07 	cmp.w	r9, #7
 80017de:	d1f5      	bne.n	80017cc <unwind_phase2_forced+0xa8>
 80017e0:	4620      	mov	r0, r4
 80017e2:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80017e4:	f7ff ff7e 	bl	80016e4 <_Unwind_DebugHook>
 80017e8:	a803      	add	r0, sp, #12
 80017ea:	f000 fb89 	bl	8001f00 <__restore_core_regs>
 80017ee:	bf00      	nop

080017f0 <_Unwind_GetCFA>:
 80017f0:	6c40      	ldr	r0, [r0, #68]	; 0x44
 80017f2:	4770      	bx	lr

080017f4 <__gnu_Unwind_RaiseException>:
 80017f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017f6:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 80017f8:	640b      	str	r3, [r1, #64]	; 0x40
 80017fa:	1d0e      	adds	r6, r1, #4
 80017fc:	460f      	mov	r7, r1
 80017fe:	4605      	mov	r5, r0
 8001800:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001802:	b0f9      	sub	sp, #484	; 0x1e4
 8001804:	ac01      	add	r4, sp, #4
 8001806:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001808:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800180a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800180c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800180e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001810:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001814:	f04f 36ff 	mov.w	r6, #4294967295
 8001818:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800181c:	9600      	str	r6, [sp, #0]
 800181e:	e006      	b.n	800182e <__gnu_Unwind_RaiseException+0x3a>
 8001820:	692b      	ldr	r3, [r5, #16]
 8001822:	466a      	mov	r2, sp
 8001824:	4629      	mov	r1, r5
 8001826:	4798      	blx	r3
 8001828:	2808      	cmp	r0, #8
 800182a:	4604      	mov	r4, r0
 800182c:	d108      	bne.n	8001840 <__gnu_Unwind_RaiseException+0x4c>
 800182e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8001830:	4628      	mov	r0, r5
 8001832:	f7ff fed5 	bl	80015e0 <get_eit_entry>
 8001836:	2800      	cmp	r0, #0
 8001838:	d0f2      	beq.n	8001820 <__gnu_Unwind_RaiseException+0x2c>
 800183a:	2009      	movs	r0, #9
 800183c:	b079      	add	sp, #484	; 0x1e4
 800183e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001840:	4668      	mov	r0, sp
 8001842:	f7ff ff1b 	bl	800167c <restore_non_core_regs>
 8001846:	2c06      	cmp	r4, #6
 8001848:	d1f7      	bne.n	800183a <__gnu_Unwind_RaiseException+0x46>
 800184a:	4639      	mov	r1, r7
 800184c:	4628      	mov	r0, r5
 800184e:	f7ff ff4b 	bl	80016e8 <unwind_phase2>
 8001852:	bf00      	nop

08001854 <__gnu_Unwind_ForcedUnwind>:
 8001854:	b430      	push	{r4, r5}
 8001856:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8001858:	60c1      	str	r1, [r0, #12]
 800185a:	6182      	str	r2, [r0, #24]
 800185c:	4619      	mov	r1, r3
 800185e:	641d      	str	r5, [r3, #64]	; 0x40
 8001860:	2200      	movs	r2, #0
 8001862:	bc30      	pop	{r4, r5}
 8001864:	e75e      	b.n	8001724 <unwind_phase2_forced>
 8001866:	bf00      	nop

08001868 <__gnu_Unwind_Resume>:
 8001868:	b570      	push	{r4, r5, r6, lr}
 800186a:	68c6      	ldr	r6, [r0, #12]
 800186c:	6943      	ldr	r3, [r0, #20]
 800186e:	640b      	str	r3, [r1, #64]	; 0x40
 8001870:	b9ae      	cbnz	r6, 800189e <__gnu_Unwind_Resume+0x36>
 8001872:	6903      	ldr	r3, [r0, #16]
 8001874:	460a      	mov	r2, r1
 8001876:	4604      	mov	r4, r0
 8001878:	460d      	mov	r5, r1
 800187a:	4601      	mov	r1, r0
 800187c:	2002      	movs	r0, #2
 800187e:	4798      	blx	r3
 8001880:	2807      	cmp	r0, #7
 8001882:	d005      	beq.n	8001890 <__gnu_Unwind_Resume+0x28>
 8001884:	2808      	cmp	r0, #8
 8001886:	d10f      	bne.n	80018a8 <__gnu_Unwind_Resume+0x40>
 8001888:	4629      	mov	r1, r5
 800188a:	4620      	mov	r0, r4
 800188c:	f7ff ff2c 	bl	80016e8 <unwind_phase2>
 8001890:	4630      	mov	r0, r6
 8001892:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001894:	f7ff ff26 	bl	80016e4 <_Unwind_DebugHook>
 8001898:	1d28      	adds	r0, r5, #4
 800189a:	f000 fb31 	bl	8001f00 <__restore_core_regs>
 800189e:	2201      	movs	r2, #1
 80018a0:	f7ff ff40 	bl	8001724 <unwind_phase2_forced>
 80018a4:	f023 ff0c 	bl	80256c0 <abort>
 80018a8:	f023 ff0a 	bl	80256c0 <abort>

080018ac <__gnu_Unwind_Resume_or_Rethrow>:
 80018ac:	68c2      	ldr	r2, [r0, #12]
 80018ae:	b11a      	cbz	r2, 80018b8 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 80018b0:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 80018b2:	640a      	str	r2, [r1, #64]	; 0x40
 80018b4:	2200      	movs	r2, #0
 80018b6:	e735      	b.n	8001724 <unwind_phase2_forced>
 80018b8:	e79c      	b.n	80017f4 <__gnu_Unwind_RaiseException>
 80018ba:	bf00      	nop

080018bc <_Unwind_Complete>:
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop

080018c0 <_Unwind_DeleteException>:
 80018c0:	6883      	ldr	r3, [r0, #8]
 80018c2:	4601      	mov	r1, r0
 80018c4:	b10b      	cbz	r3, 80018ca <_Unwind_DeleteException+0xa>
 80018c6:	2001      	movs	r0, #1
 80018c8:	4718      	bx	r3
 80018ca:	4770      	bx	lr

080018cc <_Unwind_VRS_Get>:
 80018cc:	2901      	cmp	r1, #1
 80018ce:	d012      	beq.n	80018f6 <_Unwind_VRS_Get+0x2a>
 80018d0:	d809      	bhi.n	80018e6 <_Unwind_VRS_Get+0x1a>
 80018d2:	b973      	cbnz	r3, 80018f2 <_Unwind_VRS_Get+0x26>
 80018d4:	2a0f      	cmp	r2, #15
 80018d6:	d80c      	bhi.n	80018f2 <_Unwind_VRS_Get+0x26>
 80018d8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80018dc:	4618      	mov	r0, r3
 80018de:	6853      	ldr	r3, [r2, #4]
 80018e0:	9a00      	ldr	r2, [sp, #0]
 80018e2:	6013      	str	r3, [r2, #0]
 80018e4:	4770      	bx	lr
 80018e6:	3903      	subs	r1, #3
 80018e8:	2901      	cmp	r1, #1
 80018ea:	bf94      	ite	ls
 80018ec:	2001      	movls	r0, #1
 80018ee:	2002      	movhi	r0, #2
 80018f0:	4770      	bx	lr
 80018f2:	2002      	movs	r0, #2
 80018f4:	4770      	bx	lr
 80018f6:	4608      	mov	r0, r1
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop

080018fc <_Unwind_GetGR>:
 80018fc:	b510      	push	{r4, lr}
 80018fe:	b084      	sub	sp, #16
 8001900:	2300      	movs	r3, #0
 8001902:	ac03      	add	r4, sp, #12
 8001904:	460a      	mov	r2, r1
 8001906:	9400      	str	r4, [sp, #0]
 8001908:	4619      	mov	r1, r3
 800190a:	f7ff ffdf 	bl	80018cc <_Unwind_VRS_Get>
 800190e:	9803      	ldr	r0, [sp, #12]
 8001910:	b004      	add	sp, #16
 8001912:	bd10      	pop	{r4, pc}

08001914 <_Unwind_VRS_Set>:
 8001914:	2901      	cmp	r1, #1
 8001916:	d012      	beq.n	800193e <_Unwind_VRS_Set+0x2a>
 8001918:	d809      	bhi.n	800192e <_Unwind_VRS_Set+0x1a>
 800191a:	b973      	cbnz	r3, 800193a <_Unwind_VRS_Set+0x26>
 800191c:	2a0f      	cmp	r2, #15
 800191e:	d80c      	bhi.n	800193a <_Unwind_VRS_Set+0x26>
 8001920:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8001924:	9a00      	ldr	r2, [sp, #0]
 8001926:	6812      	ldr	r2, [r2, #0]
 8001928:	6042      	str	r2, [r0, #4]
 800192a:	4618      	mov	r0, r3
 800192c:	4770      	bx	lr
 800192e:	3903      	subs	r1, #3
 8001930:	2901      	cmp	r1, #1
 8001932:	bf94      	ite	ls
 8001934:	2001      	movls	r0, #1
 8001936:	2002      	movhi	r0, #2
 8001938:	4770      	bx	lr
 800193a:	2002      	movs	r0, #2
 800193c:	4770      	bx	lr
 800193e:	4608      	mov	r0, r1
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop

08001944 <_Unwind_SetGR>:
 8001944:	b510      	push	{r4, lr}
 8001946:	b084      	sub	sp, #16
 8001948:	2300      	movs	r3, #0
 800194a:	ac03      	add	r4, sp, #12
 800194c:	9203      	str	r2, [sp, #12]
 800194e:	9400      	str	r4, [sp, #0]
 8001950:	460a      	mov	r2, r1
 8001952:	4619      	mov	r1, r3
 8001954:	f7ff ffde 	bl	8001914 <_Unwind_VRS_Set>
 8001958:	b004      	add	sp, #16
 800195a:	bd10      	pop	{r4, pc}

0800195c <__gnu_Unwind_Backtrace>:
 800195c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800195e:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8001960:	6413      	str	r3, [r2, #64]	; 0x40
 8001962:	1d15      	adds	r5, r2, #4
 8001964:	468c      	mov	ip, r1
 8001966:	4606      	mov	r6, r0
 8001968:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800196a:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 800196e:	ac17      	add	r4, sp, #92	; 0x5c
 8001970:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001972:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001974:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001976:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001978:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800197a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800197e:	f04f 37ff 	mov.w	r7, #4294967295
 8001982:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001986:	4665      	mov	r5, ip
 8001988:	9716      	str	r7, [sp, #88]	; 0x58
 800198a:	e010      	b.n	80019ae <__gnu_Unwind_Backtrace+0x52>
 800198c:	f7ff ffda 	bl	8001944 <_Unwind_SetGR>
 8001990:	4629      	mov	r1, r5
 8001992:	a816      	add	r0, sp, #88	; 0x58
 8001994:	47b0      	blx	r6
 8001996:	4603      	mov	r3, r0
 8001998:	aa16      	add	r2, sp, #88	; 0x58
 800199a:	4669      	mov	r1, sp
 800199c:	2008      	movs	r0, #8
 800199e:	b983      	cbnz	r3, 80019c2 <__gnu_Unwind_Backtrace+0x66>
 80019a0:	9b04      	ldr	r3, [sp, #16]
 80019a2:	4798      	blx	r3
 80019a4:	2805      	cmp	r0, #5
 80019a6:	4604      	mov	r4, r0
 80019a8:	d00c      	beq.n	80019c4 <__gnu_Unwind_Backtrace+0x68>
 80019aa:	2809      	cmp	r0, #9
 80019ac:	d009      	beq.n	80019c2 <__gnu_Unwind_Backtrace+0x66>
 80019ae:	9926      	ldr	r1, [sp, #152]	; 0x98
 80019b0:	4668      	mov	r0, sp
 80019b2:	f7ff fe15 	bl	80015e0 <get_eit_entry>
 80019b6:	4603      	mov	r3, r0
 80019b8:	466a      	mov	r2, sp
 80019ba:	210c      	movs	r1, #12
 80019bc:	a816      	add	r0, sp, #88	; 0x58
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d0e4      	beq.n	800198c <__gnu_Unwind_Backtrace+0x30>
 80019c2:	2409      	movs	r4, #9
 80019c4:	a816      	add	r0, sp, #88	; 0x58
 80019c6:	f7ff fe59 	bl	800167c <restore_non_core_regs>
 80019ca:	4620      	mov	r0, r4
 80019cc:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 80019d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019d2:	bf00      	nop

080019d4 <__gnu_unwind_pr_common>:
 80019d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80019d8:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 80019da:	b089      	sub	sp, #36	; 0x24
 80019dc:	460d      	mov	r5, r1
 80019de:	f854 1b04 	ldr.w	r1, [r4], #4
 80019e2:	9406      	str	r4, [sp, #24]
 80019e4:	4617      	mov	r7, r2
 80019e6:	f000 0803 	and.w	r8, r0, #3
 80019ea:	461e      	mov	r6, r3
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d079      	beq.n	8001ae4 <__gnu_unwind_pr_common+0x110>
 80019f0:	0c0b      	lsrs	r3, r1, #16
 80019f2:	b2da      	uxtb	r2, r3
 80019f4:	0409      	lsls	r1, r1, #16
 80019f6:	f88d 301d 	strb.w	r3, [sp, #29]
 80019fa:	2302      	movs	r3, #2
 80019fc:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8001a00:	9105      	str	r1, [sp, #20]
 8001a02:	f88d 301c 	strb.w	r3, [sp, #28]
 8001a06:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8001a08:	f1b8 0f02 	cmp.w	r8, #2
 8001a0c:	bf08      	it	eq
 8001a0e:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 8001a10:	f013 0301 	ands.w	r3, r3, #1
 8001a14:	d00c      	beq.n	8001a30 <__gnu_unwind_pr_common+0x5c>
 8001a16:	4638      	mov	r0, r7
 8001a18:	a905      	add	r1, sp, #20
 8001a1a:	f000 fb73 	bl	8002104 <__gnu_unwind_execute>
 8001a1e:	b918      	cbnz	r0, 8001a28 <__gnu_unwind_pr_common+0x54>
 8001a20:	2008      	movs	r0, #8
 8001a22:	b009      	add	sp, #36	; 0x24
 8001a24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a28:	2009      	movs	r0, #9
 8001a2a:	b009      	add	sp, #36	; 0x24
 8001a2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a30:	f8d4 a000 	ldr.w	sl, [r4]
 8001a34:	f1ba 0f00 	cmp.w	sl, #0
 8001a38:	d0ed      	beq.n	8001a16 <__gnu_unwind_pr_common+0x42>
 8001a3a:	9301      	str	r3, [sp, #4]
 8001a3c:	f000 0308 	and.w	r3, r0, #8
 8001a40:	9302      	str	r3, [sp, #8]
 8001a42:	2e02      	cmp	r6, #2
 8001a44:	d04a      	beq.n	8001adc <__gnu_unwind_pr_common+0x108>
 8001a46:	f8b4 a000 	ldrh.w	sl, [r4]
 8001a4a:	f8b4 9002 	ldrh.w	r9, [r4, #2]
 8001a4e:	3404      	adds	r4, #4
 8001a50:	6caa      	ldr	r2, [r5, #72]	; 0x48
 8001a52:	f029 0b01 	bic.w	fp, r9, #1
 8001a56:	210f      	movs	r1, #15
 8001a58:	4638      	mov	r0, r7
 8001a5a:	4493      	add	fp, r2
 8001a5c:	f7ff ff4e 	bl	80018fc <_Unwind_GetGR>
 8001a60:	4583      	cmp	fp, r0
 8001a62:	d839      	bhi.n	8001ad8 <__gnu_unwind_pr_common+0x104>
 8001a64:	f02a 0201 	bic.w	r2, sl, #1
 8001a68:	445a      	add	r2, fp
 8001a6a:	4282      	cmp	r2, r0
 8001a6c:	bf94      	ite	ls
 8001a6e:	2000      	movls	r0, #0
 8001a70:	2001      	movhi	r0, #1
 8001a72:	ea4f 0349 	mov.w	r3, r9, lsl #1
 8001a76:	f003 0302 	and.w	r3, r3, #2
 8001a7a:	f00a 0a01 	and.w	sl, sl, #1
 8001a7e:	ea43 030a 	orr.w	r3, r3, sl
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d049      	beq.n	8001b1a <__gnu_unwind_pr_common+0x146>
 8001a86:	2b02      	cmp	r3, #2
 8001a88:	d032      	beq.n	8001af0 <__gnu_unwind_pr_common+0x11c>
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d1cc      	bne.n	8001a28 <__gnu_unwind_pr_common+0x54>
 8001a8e:	f1b8 0f00 	cmp.w	r8, #0
 8001a92:	d002      	beq.n	8001a9a <__gnu_unwind_pr_common+0xc6>
 8001a94:	2800      	cmp	r0, #0
 8001a96:	f040 80cd 	bne.w	8001c34 <__gnu_unwind_pr_common+0x260>
 8001a9a:	3404      	adds	r4, #4
 8001a9c:	f8d4 a000 	ldr.w	sl, [r4]
 8001aa0:	f1ba 0f00 	cmp.w	sl, #0
 8001aa4:	d1cd      	bne.n	8001a42 <__gnu_unwind_pr_common+0x6e>
 8001aa6:	a905      	add	r1, sp, #20
 8001aa8:	4638      	mov	r0, r7
 8001aaa:	f000 fb2b 	bl	8002104 <__gnu_unwind_execute>
 8001aae:	2800      	cmp	r0, #0
 8001ab0:	d1ba      	bne.n	8001a28 <__gnu_unwind_pr_common+0x54>
 8001ab2:	9b01      	ldr	r3, [sp, #4]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d0b3      	beq.n	8001a20 <__gnu_unwind_pr_common+0x4c>
 8001ab8:	210f      	movs	r1, #15
 8001aba:	4638      	mov	r0, r7
 8001abc:	f7ff ff1e 	bl	80018fc <_Unwind_GetGR>
 8001ac0:	210e      	movs	r1, #14
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	4638      	mov	r0, r7
 8001ac6:	f7ff ff3d 	bl	8001944 <_Unwind_SetGR>
 8001aca:	4638      	mov	r0, r7
 8001acc:	4a6a      	ldr	r2, [pc, #424]	; (8001c78 <__gnu_unwind_pr_common+0x2a4>)
 8001ace:	210f      	movs	r1, #15
 8001ad0:	f7ff ff38 	bl	8001944 <_Unwind_SetGR>
 8001ad4:	2007      	movs	r0, #7
 8001ad6:	e7a8      	b.n	8001a2a <__gnu_unwind_pr_common+0x56>
 8001ad8:	2000      	movs	r0, #0
 8001ada:	e7ca      	b.n	8001a72 <__gnu_unwind_pr_common+0x9e>
 8001adc:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8001ae0:	3408      	adds	r4, #8
 8001ae2:	e7b5      	b.n	8001a50 <__gnu_unwind_pr_common+0x7c>
 8001ae4:	0209      	lsls	r1, r1, #8
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	9105      	str	r1, [sp, #20]
 8001aea:	f8ad 301c 	strh.w	r3, [sp, #28]
 8001aee:	e78a      	b.n	8001a06 <__gnu_unwind_pr_common+0x32>
 8001af0:	6823      	ldr	r3, [r4, #0]
 8001af2:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 8001af6:	f1b8 0f00 	cmp.w	r8, #0
 8001afa:	d145      	bne.n	8001b88 <__gnu_unwind_pr_common+0x1b4>
 8001afc:	b128      	cbz	r0, 8001b0a <__gnu_unwind_pr_common+0x136>
 8001afe:	9a02      	ldr	r2, [sp, #8]
 8001b00:	2a00      	cmp	r2, #0
 8001b02:	d05c      	beq.n	8001bbe <__gnu_unwind_pr_common+0x1ea>
 8001b04:	f1bb 0f00 	cmp.w	fp, #0
 8001b08:	d074      	beq.n	8001bf4 <__gnu_unwind_pr_common+0x220>
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	da00      	bge.n	8001b10 <__gnu_unwind_pr_common+0x13c>
 8001b0e:	3404      	adds	r4, #4
 8001b10:	f10b 0b01 	add.w	fp, fp, #1
 8001b14:	eb04 048b 	add.w	r4, r4, fp, lsl #2
 8001b18:	e7c0      	b.n	8001a9c <__gnu_unwind_pr_common+0xc8>
 8001b1a:	f1b8 0f00 	cmp.w	r8, #0
 8001b1e:	d119      	bne.n	8001b54 <__gnu_unwind_pr_common+0x180>
 8001b20:	b1b0      	cbz	r0, 8001b50 <__gnu_unwind_pr_common+0x17c>
 8001b22:	e9d4 2300 	ldrd	r2, r3, [r4]
 8001b26:	1c99      	adds	r1, r3, #2
 8001b28:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8001b2c:	f43f af7c 	beq.w	8001a28 <__gnu_unwind_pr_common+0x54>
 8001b30:	f105 0158 	add.w	r1, r5, #88	; 0x58
 8001b34:	3301      	adds	r3, #1
 8001b36:	9104      	str	r1, [sp, #16]
 8001b38:	f000 8090 	beq.w	8001c5c <__gnu_unwind_pr_common+0x288>
 8001b3c:	1d20      	adds	r0, r4, #4
 8001b3e:	f7ff fdc9 	bl	80016d4 <_Unwind_decode_typeinfo_ptr.isra.0>
 8001b42:	ab04      	add	r3, sp, #16
 8001b44:	4601      	mov	r1, r0
 8001b46:	4628      	mov	r0, r5
 8001b48:	f3af 8000 	nop.w
 8001b4c:	2800      	cmp	r0, #0
 8001b4e:	d15b      	bne.n	8001c08 <__gnu_unwind_pr_common+0x234>
 8001b50:	3408      	adds	r4, #8
 8001b52:	e7a3      	b.n	8001a9c <__gnu_unwind_pr_common+0xc8>
 8001b54:	210d      	movs	r1, #13
 8001b56:	4638      	mov	r0, r7
 8001b58:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8001b5c:	f7ff fece 	bl	80018fc <_Unwind_GetGR>
 8001b60:	4581      	cmp	r9, r0
 8001b62:	d1f5      	bne.n	8001b50 <__gnu_unwind_pr_common+0x17c>
 8001b64:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001b66:	429c      	cmp	r4, r3
 8001b68:	d1f2      	bne.n	8001b50 <__gnu_unwind_pr_common+0x17c>
 8001b6a:	4620      	mov	r0, r4
 8001b6c:	f7ff fcec 	bl	8001548 <selfrel_offset31>
 8001b70:	210f      	movs	r1, #15
 8001b72:	4602      	mov	r2, r0
 8001b74:	4638      	mov	r0, r7
 8001b76:	f7ff fee5 	bl	8001944 <_Unwind_SetGR>
 8001b7a:	4638      	mov	r0, r7
 8001b7c:	462a      	mov	r2, r5
 8001b7e:	2100      	movs	r1, #0
 8001b80:	f7ff fee0 	bl	8001944 <_Unwind_SetGR>
 8001b84:	2007      	movs	r0, #7
 8001b86:	e750      	b.n	8001a2a <__gnu_unwind_pr_common+0x56>
 8001b88:	210d      	movs	r1, #13
 8001b8a:	4638      	mov	r0, r7
 8001b8c:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8001b90:	f7ff feb4 	bl	80018fc <_Unwind_GetGR>
 8001b94:	4581      	cmp	r9, r0
 8001b96:	d001      	beq.n	8001b9c <__gnu_unwind_pr_common+0x1c8>
 8001b98:	6823      	ldr	r3, [r4, #0]
 8001b9a:	e7b6      	b.n	8001b0a <__gnu_unwind_pr_common+0x136>
 8001b9c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001b9e:	429c      	cmp	r4, r3
 8001ba0:	d1fa      	bne.n	8001b98 <__gnu_unwind_pr_common+0x1c4>
 8001ba2:	2204      	movs	r2, #4
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	e9c5 120b 	strd	r1, r2, [r5, #44]	; 0x2c
 8001baa:	18a3      	adds	r3, r4, r2
 8001bac:	f8c5 b028 	str.w	fp, [r5, #40]	; 0x28
 8001bb0:	636b      	str	r3, [r5, #52]	; 0x34
 8001bb2:	6823      	ldr	r3, [r4, #0]
 8001bb4:	428b      	cmp	r3, r1
 8001bb6:	db59      	blt.n	8001c6c <__gnu_unwind_pr_common+0x298>
 8001bb8:	2301      	movs	r3, #1
 8001bba:	9301      	str	r3, [sp, #4]
 8001bbc:	e7a8      	b.n	8001b10 <__gnu_unwind_pr_common+0x13c>
 8001bbe:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8001bc2:	f8cd 800c 	str.w	r8, [sp, #12]
 8001bc6:	f104 0a04 	add.w	sl, r4, #4
 8001bca:	46b0      	mov	r8, r6
 8001bcc:	4691      	mov	r9, r2
 8001bce:	461e      	mov	r6, r3
 8001bd0:	e00d      	b.n	8001bee <__gnu_unwind_pr_common+0x21a>
 8001bd2:	9604      	str	r6, [sp, #16]
 8001bd4:	f7ff fd7e 	bl	80016d4 <_Unwind_decode_typeinfo_ptr.isra.0>
 8001bd8:	ab04      	add	r3, sp, #16
 8001bda:	4601      	mov	r1, r0
 8001bdc:	2200      	movs	r2, #0
 8001bde:	4628      	mov	r0, r5
 8001be0:	f3af 8000 	nop.w
 8001be4:	f109 0901 	add.w	r9, r9, #1
 8001be8:	f10a 0a04 	add.w	sl, sl, #4
 8001bec:	b9e8      	cbnz	r0, 8001c2a <__gnu_unwind_pr_common+0x256>
 8001bee:	45d9      	cmp	r9, fp
 8001bf0:	4650      	mov	r0, sl
 8001bf2:	d1ee      	bne.n	8001bd2 <__gnu_unwind_pr_common+0x1fe>
 8001bf4:	4638      	mov	r0, r7
 8001bf6:	210d      	movs	r1, #13
 8001bf8:	f7ff fe80 	bl	80018fc <_Unwind_GetGR>
 8001bfc:	9b04      	ldr	r3, [sp, #16]
 8001bfe:	6228      	str	r0, [r5, #32]
 8001c00:	e9c5 3409 	strd	r3, r4, [r5, #36]	; 0x24
 8001c04:	2006      	movs	r0, #6
 8001c06:	e710      	b.n	8001a2a <__gnu_unwind_pr_common+0x56>
 8001c08:	4681      	mov	r9, r0
 8001c0a:	210d      	movs	r1, #13
 8001c0c:	4638      	mov	r0, r7
 8001c0e:	f7ff fe75 	bl	80018fc <_Unwind_GetGR>
 8001c12:	f1b9 0f02 	cmp.w	r9, #2
 8001c16:	6228      	str	r0, [r5, #32]
 8001c18:	d125      	bne.n	8001c66 <__gnu_unwind_pr_common+0x292>
 8001c1a:	462b      	mov	r3, r5
 8001c1c:	9a04      	ldr	r2, [sp, #16]
 8001c1e:	f843 2f2c 	str.w	r2, [r3, #44]!
 8001c22:	626b      	str	r3, [r5, #36]	; 0x24
 8001c24:	62ac      	str	r4, [r5, #40]	; 0x28
 8001c26:	2006      	movs	r0, #6
 8001c28:	e6ff      	b.n	8001a2a <__gnu_unwind_pr_common+0x56>
 8001c2a:	4646      	mov	r6, r8
 8001c2c:	6823      	ldr	r3, [r4, #0]
 8001c2e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8001c32:	e76a      	b.n	8001b0a <__gnu_unwind_pr_common+0x136>
 8001c34:	4620      	mov	r0, r4
 8001c36:	f7ff fc87 	bl	8001548 <selfrel_offset31>
 8001c3a:	3404      	adds	r4, #4
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	63ac      	str	r4, [r5, #56]	; 0x38
 8001c40:	4628      	mov	r0, r5
 8001c42:	4614      	mov	r4, r2
 8001c44:	f3af 8000 	nop.w
 8001c48:	2800      	cmp	r0, #0
 8001c4a:	f43f aeed 	beq.w	8001a28 <__gnu_unwind_pr_common+0x54>
 8001c4e:	4638      	mov	r0, r7
 8001c50:	4622      	mov	r2, r4
 8001c52:	210f      	movs	r1, #15
 8001c54:	f7ff fe76 	bl	8001944 <_Unwind_SetGR>
 8001c58:	2007      	movs	r0, #7
 8001c5a:	e6e6      	b.n	8001a2a <__gnu_unwind_pr_common+0x56>
 8001c5c:	4638      	mov	r0, r7
 8001c5e:	210d      	movs	r1, #13
 8001c60:	f7ff fe4c 	bl	80018fc <_Unwind_GetGR>
 8001c64:	6228      	str	r0, [r5, #32]
 8001c66:	9b04      	ldr	r3, [sp, #16]
 8001c68:	626b      	str	r3, [r5, #36]	; 0x24
 8001c6a:	e7db      	b.n	8001c24 <__gnu_unwind_pr_common+0x250>
 8001c6c:	f10b 0001 	add.w	r0, fp, #1
 8001c70:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001c74:	e77a      	b.n	8001b6c <__gnu_unwind_pr_common+0x198>
 8001c76:	bf00      	nop
 8001c78:	00000000 	.word	0x00000000

08001c7c <__aeabi_unwind_cpp_pr0>:
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	e6a9      	b.n	80019d4 <__gnu_unwind_pr_common>

08001c80 <__aeabi_unwind_cpp_pr1>:
 8001c80:	2301      	movs	r3, #1
 8001c82:	e6a7      	b.n	80019d4 <__gnu_unwind_pr_common>

08001c84 <__aeabi_unwind_cpp_pr2>:
 8001c84:	2302      	movs	r3, #2
 8001c86:	e6a5      	b.n	80019d4 <__gnu_unwind_pr_common>

08001c88 <_Unwind_VRS_Pop>:
 8001c88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001c8c:	4606      	mov	r6, r0
 8001c8e:	b0c3      	sub	sp, #268	; 0x10c
 8001c90:	4615      	mov	r5, r2
 8001c92:	461c      	mov	r4, r3
 8001c94:	2904      	cmp	r1, #4
 8001c96:	f200 80b9 	bhi.w	8001e0c <_Unwind_VRS_Pop+0x184>
 8001c9a:	e8df f001 	tbb	[pc, r1]
 8001c9e:	539a      	.short	0x539a
 8001ca0:	29b7      	.short	0x29b7
 8001ca2:	03          	.byte	0x03
 8001ca3:	00          	.byte	0x00
 8001ca4:	2c00      	cmp	r4, #0
 8001ca6:	f040 80b1 	bne.w	8001e0c <_Unwind_VRS_Pop+0x184>
 8001caa:	2a10      	cmp	r2, #16
 8001cac:	f200 80ae 	bhi.w	8001e0c <_Unwind_VRS_Pop+0x184>
 8001cb0:	6803      	ldr	r3, [r0, #0]
 8001cb2:	06d8      	lsls	r0, r3, #27
 8001cb4:	f100 80f3 	bmi.w	8001e9e <_Unwind_VRS_Pop+0x216>
 8001cb8:	af20      	add	r7, sp, #128	; 0x80
 8001cba:	4638      	mov	r0, r7
 8001cbc:	f000 f992 	bl	8001fe4 <__gnu_Unwind_Save_WMMXC>
 8001cc0:	6bb0      	ldr	r0, [r6, #56]	; 0x38
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	2401      	movs	r4, #1
 8001cc6:	fa04 f203 	lsl.w	r2, r4, r3
 8001cca:	422a      	tst	r2, r5
 8001ccc:	4601      	mov	r1, r0
 8001cce:	d004      	beq.n	8001cda <_Unwind_VRS_Pop+0x52>
 8001cd0:	f851 2b04 	ldr.w	r2, [r1], #4
 8001cd4:	f847 2023 	str.w	r2, [r7, r3, lsl #2]
 8001cd8:	4608      	mov	r0, r1
 8001cda:	3301      	adds	r3, #1
 8001cdc:	2b04      	cmp	r3, #4
 8001cde:	d1f2      	bne.n	8001cc6 <_Unwind_VRS_Pop+0x3e>
 8001ce0:	63b0      	str	r0, [r6, #56]	; 0x38
 8001ce2:	4638      	mov	r0, r7
 8001ce4:	f000 f974 	bl	8001fd0 <__gnu_Unwind_Restore_WMMXC>
 8001ce8:	2000      	movs	r0, #0
 8001cea:	b043      	add	sp, #268	; 0x10c
 8001cec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001cf0:	2c03      	cmp	r4, #3
 8001cf2:	f040 808b 	bne.w	8001e0c <_Unwind_VRS_Pop+0x184>
 8001cf6:	b294      	uxth	r4, r2
 8001cf8:	eb04 4312 	add.w	r3, r4, r2, lsr #16
 8001cfc:	2b10      	cmp	r3, #16
 8001cfe:	ea4f 4512 	mov.w	r5, r2, lsr #16
 8001d02:	f200 8083 	bhi.w	8001e0c <_Unwind_VRS_Pop+0x184>
 8001d06:	6803      	ldr	r3, [r0, #0]
 8001d08:	071f      	lsls	r7, r3, #28
 8001d0a:	f100 80d0 	bmi.w	8001eae <_Unwind_VRS_Pop+0x226>
 8001d0e:	af20      	add	r7, sp, #128	; 0x80
 8001d10:	4638      	mov	r0, r7
 8001d12:	f000 f93b 	bl	8001f8c <__gnu_Unwind_Save_WMMXD>
 8001d16:	eb07 01c5 	add.w	r1, r7, r5, lsl #3
 8001d1a:	6bb5      	ldr	r5, [r6, #56]	; 0x38
 8001d1c:	b154      	cbz	r4, 8001d34 <_Unwind_VRS_Pop+0xac>
 8001d1e:	460b      	mov	r3, r1
 8001d20:	1ae8      	subs	r0, r5, r3
 8001d22:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8001d26:	00e4      	lsls	r4, r4, #3
 8001d28:	581a      	ldr	r2, [r3, r0]
 8001d2a:	f843 2b04 	str.w	r2, [r3], #4
 8001d2e:	428b      	cmp	r3, r1
 8001d30:	d1fa      	bne.n	8001d28 <_Unwind_VRS_Pop+0xa0>
 8001d32:	4425      	add	r5, r4
 8001d34:	4638      	mov	r0, r7
 8001d36:	63b5      	str	r5, [r6, #56]	; 0x38
 8001d38:	f000 f906 	bl	8001f48 <__gnu_Unwind_Restore_WMMXD>
 8001d3c:	2000      	movs	r0, #0
 8001d3e:	b043      	add	sp, #268	; 0x10c
 8001d40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001d44:	2c01      	cmp	r4, #1
 8001d46:	ea4f 4812 	mov.w	r8, r2, lsr #16
 8001d4a:	b295      	uxth	r5, r2
 8001d4c:	d05a      	beq.n	8001e04 <_Unwind_VRS_Pop+0x17c>
 8001d4e:	2c05      	cmp	r4, #5
 8001d50:	d15c      	bne.n	8001e0c <_Unwind_VRS_Pop+0x184>
 8001d52:	eb08 0905 	add.w	r9, r8, r5
 8001d56:	f1b9 0f20 	cmp.w	r9, #32
 8001d5a:	d857      	bhi.n	8001e0c <_Unwind_VRS_Pop+0x184>
 8001d5c:	f1b8 0f0f 	cmp.w	r8, #15
 8001d60:	d977      	bls.n	8001e52 <_Unwind_VRS_Pop+0x1ca>
 8001d62:	46a9      	mov	r9, r5
 8001d64:	2d00      	cmp	r5, #0
 8001d66:	f040 8088 	bne.w	8001e7a <_Unwind_VRS_Pop+0x1f2>
 8001d6a:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8001d6c:	b36d      	cbz	r5, 8001dca <_Unwind_VRS_Pop+0x142>
 8001d6e:	af20      	add	r7, sp, #128	; 0x80
 8001d70:	f04f 0900 	mov.w	r9, #0
 8001d74:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
 8001d78:	3f04      	subs	r7, #4
 8001d7a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8001d7e:	f853 1b04 	ldr.w	r1, [r3], #4
 8001d82:	f847 1f04 	str.w	r1, [r7, #4]!
 8001d86:	42ab      	cmp	r3, r5
 8001d88:	d1f9      	bne.n	8001d7e <_Unwind_VRS_Pop+0xf6>
 8001d8a:	f1b9 0f00 	cmp.w	r9, #0
 8001d8e:	d00f      	beq.n	8001db0 <_Unwind_VRS_Pop+0x128>
 8001d90:	466f      	mov	r7, sp
 8001d92:	4641      	mov	r1, r8
 8001d94:	2910      	cmp	r1, #16
 8001d96:	bf38      	it	cc
 8001d98:	2110      	movcc	r1, #16
 8001d9a:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 8001d9e:	3984      	subs	r1, #132	; 0x84
 8001da0:	eb03 05c9 	add.w	r5, r3, r9, lsl #3
 8001da4:	f853 0b04 	ldr.w	r0, [r3], #4
 8001da8:	f841 0f04 	str.w	r0, [r1, #4]!
 8001dac:	42ab      	cmp	r3, r5
 8001dae:	d1f9      	bne.n	8001da4 <_Unwind_VRS_Pop+0x11c>
 8001db0:	2c01      	cmp	r4, #1
 8001db2:	f000 8084 	beq.w	8001ebe <_Unwind_VRS_Pop+0x236>
 8001db6:	f1b8 0f0f 	cmp.w	r8, #15
 8001dba:	63b5      	str	r5, [r6, #56]	; 0x38
 8001dbc:	d945      	bls.n	8001e4a <_Unwind_VRS_Pop+0x1c2>
 8001dbe:	f1b9 0f00 	cmp.w	r9, #0
 8001dc2:	d002      	beq.n	8001dca <_Unwind_VRS_Pop+0x142>
 8001dc4:	4668      	mov	r0, sp
 8001dc6:	f000 f8b7 	bl	8001f38 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001dca:	2000      	movs	r0, #0
 8001dcc:	b043      	add	sp, #268	; 0x10c
 8001dce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001dd2:	b9dc      	cbnz	r4, 8001e0c <_Unwind_VRS_Pop+0x184>
 8001dd4:	6b87      	ldr	r7, [r0, #56]	; 0x38
 8001dd6:	4623      	mov	r3, r4
 8001dd8:	2001      	movs	r0, #1
 8001dda:	b294      	uxth	r4, r2
 8001ddc:	f106 0c04 	add.w	ip, r6, #4
 8001de0:	fa00 f203 	lsl.w	r2, r0, r3
 8001de4:	4222      	tst	r2, r4
 8001de6:	4639      	mov	r1, r7
 8001de8:	d004      	beq.n	8001df4 <_Unwind_VRS_Pop+0x16c>
 8001dea:	f851 2b04 	ldr.w	r2, [r1], #4
 8001dee:	f84c 2023 	str.w	r2, [ip, r3, lsl #2]
 8001df2:	460f      	mov	r7, r1
 8001df4:	3301      	adds	r3, #1
 8001df6:	2b10      	cmp	r3, #16
 8001df8:	d1f2      	bne.n	8001de0 <_Unwind_VRS_Pop+0x158>
 8001dfa:	f415 5000 	ands.w	r0, r5, #8192	; 0x2000
 8001dfe:	d1e4      	bne.n	8001dca <_Unwind_VRS_Pop+0x142>
 8001e00:	63b7      	str	r7, [r6, #56]	; 0x38
 8001e02:	e004      	b.n	8001e0e <_Unwind_VRS_Pop+0x186>
 8001e04:	eb08 0305 	add.w	r3, r8, r5
 8001e08:	2b10      	cmp	r3, #16
 8001e0a:	d903      	bls.n	8001e14 <_Unwind_VRS_Pop+0x18c>
 8001e0c:	2002      	movs	r0, #2
 8001e0e:	b043      	add	sp, #268	; 0x10c
 8001e10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001e14:	f1b8 0f0f 	cmp.w	r8, #15
 8001e18:	d8f8      	bhi.n	8001e0c <_Unwind_VRS_Pop+0x184>
 8001e1a:	6833      	ldr	r3, [r6, #0]
 8001e1c:	07da      	lsls	r2, r3, #31
 8001e1e:	d506      	bpl.n	8001e2e <_Unwind_VRS_Pop+0x1a6>
 8001e20:	4630      	mov	r0, r6
 8001e22:	f023 0303 	bic.w	r3, r3, #3
 8001e26:	f840 3b48 	str.w	r3, [r0], #72
 8001e2a:	f000 f879 	bl	8001f20 <__gnu_Unwind_Save_VFP>
 8001e2e:	af20      	add	r7, sp, #128	; 0x80
 8001e30:	4638      	mov	r0, r7
 8001e32:	f000 f875 	bl	8001f20 <__gnu_Unwind_Save_VFP>
 8001e36:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8001e38:	2d00      	cmp	r5, #0
 8001e3a:	d199      	bne.n	8001d70 <_Unwind_VRS_Pop+0xe8>
 8001e3c:	461d      	mov	r5, r3
 8001e3e:	3504      	adds	r5, #4
 8001e40:	63b5      	str	r5, [r6, #56]	; 0x38
 8001e42:	4638      	mov	r0, r7
 8001e44:	f000 f868 	bl	8001f18 <__gnu_Unwind_Restore_VFP>
 8001e48:	e7bf      	b.n	8001dca <_Unwind_VRS_Pop+0x142>
 8001e4a:	a820      	add	r0, sp, #128	; 0x80
 8001e4c:	f000 f86c 	bl	8001f28 <__gnu_Unwind_Restore_VFP_D>
 8001e50:	e7b5      	b.n	8001dbe <_Unwind_VRS_Pop+0x136>
 8001e52:	f1b9 0f10 	cmp.w	r9, #16
 8001e56:	d940      	bls.n	8001eda <_Unwind_VRS_Pop+0x252>
 8001e58:	f1a9 0910 	sub.w	r9, r9, #16
 8001e5c:	6833      	ldr	r3, [r6, #0]
 8001e5e:	07d9      	lsls	r1, r3, #31
 8001e60:	d508      	bpl.n	8001e74 <_Unwind_VRS_Pop+0x1ec>
 8001e62:	f023 0301 	bic.w	r3, r3, #1
 8001e66:	4630      	mov	r0, r6
 8001e68:	f043 0302 	orr.w	r3, r3, #2
 8001e6c:	f840 3b48 	str.w	r3, [r0], #72
 8001e70:	f000 f85e 	bl	8001f30 <__gnu_Unwind_Save_VFP_D>
 8001e74:	f1b9 0f00 	cmp.w	r9, #0
 8001e78:	d032      	beq.n	8001ee0 <_Unwind_VRS_Pop+0x258>
 8001e7a:	6833      	ldr	r3, [r6, #0]
 8001e7c:	075a      	lsls	r2, r3, #29
 8001e7e:	d420      	bmi.n	8001ec2 <_Unwind_VRS_Pop+0x23a>
 8001e80:	f1b8 0f0f 	cmp.w	r8, #15
 8001e84:	d925      	bls.n	8001ed2 <_Unwind_VRS_Pop+0x24a>
 8001e86:	466f      	mov	r7, sp
 8001e88:	4638      	mov	r0, r7
 8001e8a:	f1c8 0510 	rsb	r5, r8, #16
 8001e8e:	f000 f857 	bl	8001f40 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001e92:	2d00      	cmp	r5, #0
 8001e94:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8001e96:	f77f af7c 	ble.w	8001d92 <_Unwind_VRS_Pop+0x10a>
 8001e9a:	af20      	add	r7, sp, #128	; 0x80
 8001e9c:	e76a      	b.n	8001d74 <_Unwind_VRS_Pop+0xec>
 8001e9e:	f023 0310 	bic.w	r3, r3, #16
 8001ea2:	6033      	str	r3, [r6, #0]
 8001ea4:	f506 70e8 	add.w	r0, r6, #464	; 0x1d0
 8001ea8:	f000 f89c 	bl	8001fe4 <__gnu_Unwind_Save_WMMXC>
 8001eac:	e704      	b.n	8001cb8 <_Unwind_VRS_Pop+0x30>
 8001eae:	f023 0308 	bic.w	r3, r3, #8
 8001eb2:	6003      	str	r3, [r0, #0]
 8001eb4:	f500 70a8 	add.w	r0, r0, #336	; 0x150
 8001eb8:	f000 f868 	bl	8001f8c <__gnu_Unwind_Save_WMMXD>
 8001ebc:	e727      	b.n	8001d0e <_Unwind_VRS_Pop+0x86>
 8001ebe:	af20      	add	r7, sp, #128	; 0x80
 8001ec0:	e7bd      	b.n	8001e3e <_Unwind_VRS_Pop+0x1b6>
 8001ec2:	4630      	mov	r0, r6
 8001ec4:	f023 0304 	bic.w	r3, r3, #4
 8001ec8:	f840 3bd0 	str.w	r3, [r0], #208
 8001ecc:	f000 f838 	bl	8001f40 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001ed0:	e7d6      	b.n	8001e80 <_Unwind_VRS_Pop+0x1f8>
 8001ed2:	a820      	add	r0, sp, #128	; 0x80
 8001ed4:	f000 f82c 	bl	8001f30 <__gnu_Unwind_Save_VFP_D>
 8001ed8:	e7d5      	b.n	8001e86 <_Unwind_VRS_Pop+0x1fe>
 8001eda:	f04f 0900 	mov.w	r9, #0
 8001ede:	e7bd      	b.n	8001e5c <_Unwind_VRS_Pop+0x1d4>
 8001ee0:	f1b8 0f0f 	cmp.w	r8, #15
 8001ee4:	f63f af41 	bhi.w	8001d6a <_Unwind_VRS_Pop+0xe2>
 8001ee8:	af20      	add	r7, sp, #128	; 0x80
 8001eea:	4638      	mov	r0, r7
 8001eec:	f000 f820 	bl	8001f30 <__gnu_Unwind_Save_VFP_D>
 8001ef0:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8001ef2:	2d00      	cmp	r5, #0
 8001ef4:	f47f af3c 	bne.w	8001d70 <_Unwind_VRS_Pop+0xe8>
 8001ef8:	4638      	mov	r0, r7
 8001efa:	f000 f815 	bl	8001f28 <__gnu_Unwind_Restore_VFP_D>
 8001efe:	e764      	b.n	8001dca <_Unwind_VRS_Pop+0x142>

08001f00 <__restore_core_regs>:
 8001f00:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8001f04:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8001f08:	469c      	mov	ip, r3
 8001f0a:	46a6      	mov	lr, r4
 8001f0c:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8001f10:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8001f14:	46e5      	mov	sp, ip
 8001f16:	bd00      	pop	{pc}

08001f18 <__gnu_Unwind_Restore_VFP>:
 8001f18:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop

08001f20 <__gnu_Unwind_Save_VFP>:
 8001f20:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop

08001f28 <__gnu_Unwind_Restore_VFP_D>:
 8001f28:	ec90 0b20 	vldmia	r0, {d0-d15}
 8001f2c:	4770      	bx	lr
 8001f2e:	bf00      	nop

08001f30 <__gnu_Unwind_Save_VFP_D>:
 8001f30:	ec80 0b20 	vstmia	r0, {d0-d15}
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop

08001f38 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8001f38:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8001f3c:	4770      	bx	lr
 8001f3e:	bf00      	nop

08001f40 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8001f40:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop

08001f48 <__gnu_Unwind_Restore_WMMXD>:
 8001f48:	ecf0 0102 	ldfe	f0, [r0], #8
 8001f4c:	ecf0 1102 	ldfe	f1, [r0], #8
 8001f50:	ecf0 2102 	ldfe	f2, [r0], #8
 8001f54:	ecf0 3102 	ldfe	f3, [r0], #8
 8001f58:	ecf0 4102 	ldfe	f4, [r0], #8
 8001f5c:	ecf0 5102 	ldfe	f5, [r0], #8
 8001f60:	ecf0 6102 	ldfe	f6, [r0], #8
 8001f64:	ecf0 7102 	ldfe	f7, [r0], #8
 8001f68:	ecf0 8102 	ldfp	f0, [r0], #8
 8001f6c:	ecf0 9102 	ldfp	f1, [r0], #8
 8001f70:	ecf0 a102 	ldfp	f2, [r0], #8
 8001f74:	ecf0 b102 	ldfp	f3, [r0], #8
 8001f78:	ecf0 c102 	ldfp	f4, [r0], #8
 8001f7c:	ecf0 d102 	ldfp	f5, [r0], #8
 8001f80:	ecf0 e102 	ldfp	f6, [r0], #8
 8001f84:	ecf0 f102 	ldfp	f7, [r0], #8
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop

08001f8c <__gnu_Unwind_Save_WMMXD>:
 8001f8c:	ece0 0102 	stfe	f0, [r0], #8
 8001f90:	ece0 1102 	stfe	f1, [r0], #8
 8001f94:	ece0 2102 	stfe	f2, [r0], #8
 8001f98:	ece0 3102 	stfe	f3, [r0], #8
 8001f9c:	ece0 4102 	stfe	f4, [r0], #8
 8001fa0:	ece0 5102 	stfe	f5, [r0], #8
 8001fa4:	ece0 6102 	stfe	f6, [r0], #8
 8001fa8:	ece0 7102 	stfe	f7, [r0], #8
 8001fac:	ece0 8102 	stfp	f0, [r0], #8
 8001fb0:	ece0 9102 	stfp	f1, [r0], #8
 8001fb4:	ece0 a102 	stfp	f2, [r0], #8
 8001fb8:	ece0 b102 	stfp	f3, [r0], #8
 8001fbc:	ece0 c102 	stfp	f4, [r0], #8
 8001fc0:	ece0 d102 	stfp	f5, [r0], #8
 8001fc4:	ece0 e102 	stfp	f6, [r0], #8
 8001fc8:	ece0 f102 	stfp	f7, [r0], #8
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop

08001fd0 <__gnu_Unwind_Restore_WMMXC>:
 8001fd0:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8001fd4:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8001fd8:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8001fdc:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop

08001fe4 <__gnu_Unwind_Save_WMMXC>:
 8001fe4:	fca0 8101 	stc2	1, cr8, [r0], #4
 8001fe8:	fca0 9101 	stc2	1, cr9, [r0], #4
 8001fec:	fca0 a101 	stc2	1, cr10, [r0], #4
 8001ff0:	fca0 b101 	stc2	1, cr11, [r0], #4
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop

08001ff8 <_Unwind_RaiseException>:
 8001ff8:	46ec      	mov	ip, sp
 8001ffa:	b500      	push	{lr}
 8001ffc:	e92d 5000 	stmdb	sp!, {ip, lr}
 8002000:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8002004:	f04f 0300 	mov.w	r3, #0
 8002008:	e92d 000c 	stmdb	sp!, {r2, r3}
 800200c:	a901      	add	r1, sp, #4
 800200e:	f7ff fbf1 	bl	80017f4 <__gnu_Unwind_RaiseException>
 8002012:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8002016:	b012      	add	sp, #72	; 0x48
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop

0800201c <_Unwind_Resume>:
 800201c:	46ec      	mov	ip, sp
 800201e:	b500      	push	{lr}
 8002020:	e92d 5000 	stmdb	sp!, {ip, lr}
 8002024:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8002028:	f04f 0300 	mov.w	r3, #0
 800202c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8002030:	a901      	add	r1, sp, #4
 8002032:	f7ff fc19 	bl	8001868 <__gnu_Unwind_Resume>
 8002036:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800203a:	b012      	add	sp, #72	; 0x48
 800203c:	4770      	bx	lr
 800203e:	bf00      	nop

08002040 <_Unwind_Resume_or_Rethrow>:
 8002040:	46ec      	mov	ip, sp
 8002042:	b500      	push	{lr}
 8002044:	e92d 5000 	stmdb	sp!, {ip, lr}
 8002048:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 800204c:	f04f 0300 	mov.w	r3, #0
 8002050:	e92d 000c 	stmdb	sp!, {r2, r3}
 8002054:	a901      	add	r1, sp, #4
 8002056:	f7ff fc29 	bl	80018ac <__gnu_Unwind_Resume_or_Rethrow>
 800205a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800205e:	b012      	add	sp, #72	; 0x48
 8002060:	4770      	bx	lr
 8002062:	bf00      	nop

08002064 <_Unwind_ForcedUnwind>:
 8002064:	46ec      	mov	ip, sp
 8002066:	b500      	push	{lr}
 8002068:	e92d 5000 	stmdb	sp!, {ip, lr}
 800206c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8002070:	f04f 0300 	mov.w	r3, #0
 8002074:	e92d 000c 	stmdb	sp!, {r2, r3}
 8002078:	ab01      	add	r3, sp, #4
 800207a:	f7ff fbeb 	bl	8001854 <__gnu_Unwind_ForcedUnwind>
 800207e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8002082:	b012      	add	sp, #72	; 0x48
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop

08002088 <_Unwind_Backtrace>:
 8002088:	46ec      	mov	ip, sp
 800208a:	b500      	push	{lr}
 800208c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8002090:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8002094:	f04f 0300 	mov.w	r3, #0
 8002098:	e92d 000c 	stmdb	sp!, {r2, r3}
 800209c:	aa01      	add	r2, sp, #4
 800209e:	f7ff fc5d 	bl	800195c <__gnu_Unwind_Backtrace>
 80020a2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80020a6:	b012      	add	sp, #72	; 0x48
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop

080020ac <next_unwind_byte>:
 80020ac:	7a02      	ldrb	r2, [r0, #8]
 80020ae:	b97a      	cbnz	r2, 80020d0 <next_unwind_byte+0x24>
 80020b0:	7a43      	ldrb	r3, [r0, #9]
 80020b2:	b1a3      	cbz	r3, 80020de <next_unwind_byte+0x32>
 80020b4:	6842      	ldr	r2, [r0, #4]
 80020b6:	3b01      	subs	r3, #1
 80020b8:	b410      	push	{r4}
 80020ba:	7243      	strb	r3, [r0, #9]
 80020bc:	6813      	ldr	r3, [r2, #0]
 80020be:	2103      	movs	r1, #3
 80020c0:	1d14      	adds	r4, r2, #4
 80020c2:	7201      	strb	r1, [r0, #8]
 80020c4:	021a      	lsls	r2, r3, #8
 80020c6:	6044      	str	r4, [r0, #4]
 80020c8:	6002      	str	r2, [r0, #0]
 80020ca:	bc10      	pop	{r4}
 80020cc:	0e18      	lsrs	r0, r3, #24
 80020ce:	4770      	bx	lr
 80020d0:	6803      	ldr	r3, [r0, #0]
 80020d2:	3a01      	subs	r2, #1
 80020d4:	7202      	strb	r2, [r0, #8]
 80020d6:	021a      	lsls	r2, r3, #8
 80020d8:	6002      	str	r2, [r0, #0]
 80020da:	0e18      	lsrs	r0, r3, #24
 80020dc:	4770      	bx	lr
 80020de:	20b0      	movs	r0, #176	; 0xb0
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop

080020e4 <_Unwind_GetGR.constprop.0>:
 80020e4:	b500      	push	{lr}
 80020e6:	b085      	sub	sp, #20
 80020e8:	aa03      	add	r2, sp, #12
 80020ea:	2300      	movs	r3, #0
 80020ec:	9200      	str	r2, [sp, #0]
 80020ee:	4619      	mov	r1, r3
 80020f0:	220c      	movs	r2, #12
 80020f2:	f7ff fbeb 	bl	80018cc <_Unwind_VRS_Get>
 80020f6:	9803      	ldr	r0, [sp, #12]
 80020f8:	b005      	add	sp, #20
 80020fa:	f85d fb04 	ldr.w	pc, [sp], #4
 80020fe:	bf00      	nop

08002100 <unwind_UCB_from_context>:
 8002100:	e7f0      	b.n	80020e4 <_Unwind_GetGR.constprop.0>
 8002102:	bf00      	nop

08002104 <__gnu_unwind_execute>:
 8002104:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002108:	4605      	mov	r5, r0
 800210a:	b085      	sub	sp, #20
 800210c:	460e      	mov	r6, r1
 800210e:	f04f 0800 	mov.w	r8, #0
 8002112:	4630      	mov	r0, r6
 8002114:	f7ff ffca 	bl	80020ac <next_unwind_byte>
 8002118:	28b0      	cmp	r0, #176	; 0xb0
 800211a:	4604      	mov	r4, r0
 800211c:	f000 80b2 	beq.w	8002284 <__gnu_unwind_execute+0x180>
 8002120:	0607      	lsls	r7, r0, #24
 8002122:	d520      	bpl.n	8002166 <__gnu_unwind_execute+0x62>
 8002124:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8002128:	2b80      	cmp	r3, #128	; 0x80
 800212a:	d04d      	beq.n	80021c8 <__gnu_unwind_execute+0xc4>
 800212c:	2b90      	cmp	r3, #144	; 0x90
 800212e:	d036      	beq.n	800219e <__gnu_unwind_execute+0x9a>
 8002130:	2ba0      	cmp	r3, #160	; 0xa0
 8002132:	d060      	beq.n	80021f6 <__gnu_unwind_execute+0xf2>
 8002134:	2bb0      	cmp	r3, #176	; 0xb0
 8002136:	d074      	beq.n	8002222 <__gnu_unwind_execute+0x11e>
 8002138:	2bc0      	cmp	r3, #192	; 0xc0
 800213a:	f000 808b 	beq.w	8002254 <__gnu_unwind_execute+0x150>
 800213e:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8002142:	2bd0      	cmp	r3, #208	; 0xd0
 8002144:	d10b      	bne.n	800215e <__gnu_unwind_execute+0x5a>
 8002146:	f000 0207 	and.w	r2, r0, #7
 800214a:	3201      	adds	r2, #1
 800214c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8002150:	2305      	movs	r3, #5
 8002152:	2101      	movs	r1, #1
 8002154:	4628      	mov	r0, r5
 8002156:	f7ff fd97 	bl	8001c88 <_Unwind_VRS_Pop>
 800215a:	2800      	cmp	r0, #0
 800215c:	d0d9      	beq.n	8002112 <__gnu_unwind_execute+0xe>
 800215e:	2009      	movs	r0, #9
 8002160:	b005      	add	sp, #20
 8002162:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002166:	f10d 090c 	add.w	r9, sp, #12
 800216a:	2300      	movs	r3, #0
 800216c:	4619      	mov	r1, r3
 800216e:	0087      	lsls	r7, r0, #2
 8002170:	f8cd 9000 	str.w	r9, [sp]
 8002174:	220d      	movs	r2, #13
 8002176:	4628      	mov	r0, r5
 8002178:	f7ff fba8 	bl	80018cc <_Unwind_VRS_Get>
 800217c:	b2ff      	uxtb	r7, r7
 800217e:	9b03      	ldr	r3, [sp, #12]
 8002180:	f8cd 9000 	str.w	r9, [sp]
 8002184:	3704      	adds	r7, #4
 8002186:	0660      	lsls	r0, r4, #25
 8002188:	bf4c      	ite	mi
 800218a:	1bdf      	submi	r7, r3, r7
 800218c:	18ff      	addpl	r7, r7, r3
 800218e:	2300      	movs	r3, #0
 8002190:	4619      	mov	r1, r3
 8002192:	220d      	movs	r2, #13
 8002194:	4628      	mov	r0, r5
 8002196:	9703      	str	r7, [sp, #12]
 8002198:	f7ff fbbc 	bl	8001914 <_Unwind_VRS_Set>
 800219c:	e7b9      	b.n	8002112 <__gnu_unwind_execute+0xe>
 800219e:	f000 030d 	and.w	r3, r0, #13
 80021a2:	2b0d      	cmp	r3, #13
 80021a4:	d0db      	beq.n	800215e <__gnu_unwind_execute+0x5a>
 80021a6:	af03      	add	r7, sp, #12
 80021a8:	2300      	movs	r3, #0
 80021aa:	f000 020f 	and.w	r2, r0, #15
 80021ae:	4619      	mov	r1, r3
 80021b0:	9700      	str	r7, [sp, #0]
 80021b2:	4628      	mov	r0, r5
 80021b4:	f7ff fb8a 	bl	80018cc <_Unwind_VRS_Get>
 80021b8:	2300      	movs	r3, #0
 80021ba:	9700      	str	r7, [sp, #0]
 80021bc:	4619      	mov	r1, r3
 80021be:	220d      	movs	r2, #13
 80021c0:	4628      	mov	r0, r5
 80021c2:	f7ff fba7 	bl	8001914 <_Unwind_VRS_Set>
 80021c6:	e7a4      	b.n	8002112 <__gnu_unwind_execute+0xe>
 80021c8:	4630      	mov	r0, r6
 80021ca:	f7ff ff6f 	bl	80020ac <next_unwind_byte>
 80021ce:	0224      	lsls	r4, r4, #8
 80021d0:	4320      	orrs	r0, r4
 80021d2:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80021d6:	d0c2      	beq.n	800215e <__gnu_unwind_execute+0x5a>
 80021d8:	0104      	lsls	r4, r0, #4
 80021da:	2300      	movs	r3, #0
 80021dc:	b2a2      	uxth	r2, r4
 80021de:	4619      	mov	r1, r3
 80021e0:	4628      	mov	r0, r5
 80021e2:	f7ff fd51 	bl	8001c88 <_Unwind_VRS_Pop>
 80021e6:	2800      	cmp	r0, #0
 80021e8:	d1b9      	bne.n	800215e <__gnu_unwind_execute+0x5a>
 80021ea:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 80021ee:	bf18      	it	ne
 80021f0:	f04f 0801 	movne.w	r8, #1
 80021f4:	e78d      	b.n	8002112 <__gnu_unwind_execute+0xe>
 80021f6:	43c2      	mvns	r2, r0
 80021f8:	f002 0307 	and.w	r3, r2, #7
 80021fc:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8002200:	411a      	asrs	r2, r3
 8002202:	0701      	lsls	r1, r0, #28
 8002204:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8002208:	f04f 0300 	mov.w	r3, #0
 800220c:	bf48      	it	mi
 800220e:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8002212:	4619      	mov	r1, r3
 8002214:	4628      	mov	r0, r5
 8002216:	f7ff fd37 	bl	8001c88 <_Unwind_VRS_Pop>
 800221a:	2800      	cmp	r0, #0
 800221c:	f43f af79 	beq.w	8002112 <__gnu_unwind_execute+0xe>
 8002220:	e79d      	b.n	800215e <__gnu_unwind_execute+0x5a>
 8002222:	28b1      	cmp	r0, #177	; 0xb1
 8002224:	d033      	beq.n	800228e <__gnu_unwind_execute+0x18a>
 8002226:	28b2      	cmp	r0, #178	; 0xb2
 8002228:	f000 808b 	beq.w	8002342 <__gnu_unwind_execute+0x23e>
 800222c:	28b3      	cmp	r0, #179	; 0xb3
 800222e:	d039      	beq.n	80022a4 <__gnu_unwind_execute+0x1a0>
 8002230:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8002234:	2bb4      	cmp	r3, #180	; 0xb4
 8002236:	d092      	beq.n	800215e <__gnu_unwind_execute+0x5a>
 8002238:	f000 0207 	and.w	r2, r0, #7
 800223c:	3201      	adds	r2, #1
 800223e:	2301      	movs	r3, #1
 8002240:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8002244:	4619      	mov	r1, r3
 8002246:	4628      	mov	r0, r5
 8002248:	f7ff fd1e 	bl	8001c88 <_Unwind_VRS_Pop>
 800224c:	2800      	cmp	r0, #0
 800224e:	f43f af60 	beq.w	8002112 <__gnu_unwind_execute+0xe>
 8002252:	e784      	b.n	800215e <__gnu_unwind_execute+0x5a>
 8002254:	28c6      	cmp	r0, #198	; 0xc6
 8002256:	d042      	beq.n	80022de <__gnu_unwind_execute+0x1da>
 8002258:	28c7      	cmp	r0, #199	; 0xc7
 800225a:	d04c      	beq.n	80022f6 <__gnu_unwind_execute+0x1f2>
 800225c:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8002260:	2bc0      	cmp	r3, #192	; 0xc0
 8002262:	d05b      	beq.n	800231c <__gnu_unwind_execute+0x218>
 8002264:	28c8      	cmp	r0, #200	; 0xc8
 8002266:	d060      	beq.n	800232a <__gnu_unwind_execute+0x226>
 8002268:	28c9      	cmp	r0, #201	; 0xc9
 800226a:	f47f af78 	bne.w	800215e <__gnu_unwind_execute+0x5a>
 800226e:	4630      	mov	r0, r6
 8002270:	f7ff ff1c 	bl	80020ac <next_unwind_byte>
 8002274:	0302      	lsls	r2, r0, #12
 8002276:	f000 000f 	and.w	r0, r0, #15
 800227a:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 800227e:	3001      	adds	r0, #1
 8002280:	4302      	orrs	r2, r0
 8002282:	e765      	b.n	8002150 <__gnu_unwind_execute+0x4c>
 8002284:	f1b8 0f00 	cmp.w	r8, #0
 8002288:	d018      	beq.n	80022bc <__gnu_unwind_execute+0x1b8>
 800228a:	2000      	movs	r0, #0
 800228c:	e768      	b.n	8002160 <__gnu_unwind_execute+0x5c>
 800228e:	4630      	mov	r0, r6
 8002290:	f7ff ff0c 	bl	80020ac <next_unwind_byte>
 8002294:	4602      	mov	r2, r0
 8002296:	2800      	cmp	r0, #0
 8002298:	f43f af61 	beq.w	800215e <__gnu_unwind_execute+0x5a>
 800229c:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 80022a0:	d0d0      	beq.n	8002244 <__gnu_unwind_execute+0x140>
 80022a2:	e75c      	b.n	800215e <__gnu_unwind_execute+0x5a>
 80022a4:	4630      	mov	r0, r6
 80022a6:	f7ff ff01 	bl	80020ac <next_unwind_byte>
 80022aa:	0301      	lsls	r1, r0, #12
 80022ac:	f000 000f 	and.w	r0, r0, #15
 80022b0:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 80022b4:	1c42      	adds	r2, r0, #1
 80022b6:	2301      	movs	r3, #1
 80022b8:	430a      	orrs	r2, r1
 80022ba:	e7c3      	b.n	8002244 <__gnu_unwind_execute+0x140>
 80022bc:	ac03      	add	r4, sp, #12
 80022be:	4643      	mov	r3, r8
 80022c0:	220e      	movs	r2, #14
 80022c2:	4641      	mov	r1, r8
 80022c4:	9400      	str	r4, [sp, #0]
 80022c6:	4628      	mov	r0, r5
 80022c8:	f7ff fb00 	bl	80018cc <_Unwind_VRS_Get>
 80022cc:	9400      	str	r4, [sp, #0]
 80022ce:	4628      	mov	r0, r5
 80022d0:	4643      	mov	r3, r8
 80022d2:	220f      	movs	r2, #15
 80022d4:	4641      	mov	r1, r8
 80022d6:	f7ff fb1d 	bl	8001914 <_Unwind_VRS_Set>
 80022da:	4640      	mov	r0, r8
 80022dc:	e740      	b.n	8002160 <__gnu_unwind_execute+0x5c>
 80022de:	4630      	mov	r0, r6
 80022e0:	f7ff fee4 	bl	80020ac <next_unwind_byte>
 80022e4:	0301      	lsls	r1, r0, #12
 80022e6:	f000 000f 	and.w	r0, r0, #15
 80022ea:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 80022ee:	1c42      	adds	r2, r0, #1
 80022f0:	2303      	movs	r3, #3
 80022f2:	430a      	orrs	r2, r1
 80022f4:	e7a6      	b.n	8002244 <__gnu_unwind_execute+0x140>
 80022f6:	4630      	mov	r0, r6
 80022f8:	f7ff fed8 	bl	80020ac <next_unwind_byte>
 80022fc:	4602      	mov	r2, r0
 80022fe:	2800      	cmp	r0, #0
 8002300:	f43f af2d 	beq.w	800215e <__gnu_unwind_execute+0x5a>
 8002304:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8002308:	f47f af29 	bne.w	800215e <__gnu_unwind_execute+0x5a>
 800230c:	2104      	movs	r1, #4
 800230e:	4628      	mov	r0, r5
 8002310:	f7ff fcba 	bl	8001c88 <_Unwind_VRS_Pop>
 8002314:	2800      	cmp	r0, #0
 8002316:	f43f aefc 	beq.w	8002112 <__gnu_unwind_execute+0xe>
 800231a:	e720      	b.n	800215e <__gnu_unwind_execute+0x5a>
 800231c:	f000 020f 	and.w	r2, r0, #15
 8002320:	3201      	adds	r2, #1
 8002322:	2303      	movs	r3, #3
 8002324:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8002328:	e78c      	b.n	8002244 <__gnu_unwind_execute+0x140>
 800232a:	4630      	mov	r0, r6
 800232c:	f7ff febe 	bl	80020ac <next_unwind_byte>
 8002330:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8002334:	f000 030f 	and.w	r3, r0, #15
 8002338:	3210      	adds	r2, #16
 800233a:	3301      	adds	r3, #1
 800233c:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8002340:	e706      	b.n	8002150 <__gnu_unwind_execute+0x4c>
 8002342:	2300      	movs	r3, #0
 8002344:	f10d 090c 	add.w	r9, sp, #12
 8002348:	220d      	movs	r2, #13
 800234a:	4619      	mov	r1, r3
 800234c:	f8cd 9000 	str.w	r9, [sp]
 8002350:	4628      	mov	r0, r5
 8002352:	f7ff fabb 	bl	80018cc <_Unwind_VRS_Get>
 8002356:	4630      	mov	r0, r6
 8002358:	f7ff fea8 	bl	80020ac <next_unwind_byte>
 800235c:	0602      	lsls	r2, r0, #24
 800235e:	f04f 0702 	mov.w	r7, #2
 8002362:	d50c      	bpl.n	800237e <__gnu_unwind_execute+0x27a>
 8002364:	9b03      	ldr	r3, [sp, #12]
 8002366:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800236a:	40b8      	lsls	r0, r7
 800236c:	4403      	add	r3, r0
 800236e:	4630      	mov	r0, r6
 8002370:	9303      	str	r3, [sp, #12]
 8002372:	f7ff fe9b 	bl	80020ac <next_unwind_byte>
 8002376:	0603      	lsls	r3, r0, #24
 8002378:	f107 0707 	add.w	r7, r7, #7
 800237c:	d4f2      	bmi.n	8002364 <__gnu_unwind_execute+0x260>
 800237e:	9b03      	ldr	r3, [sp, #12]
 8002380:	f8cd 9000 	str.w	r9, [sp]
 8002384:	f000 047f 	and.w	r4, r0, #127	; 0x7f
 8002388:	f503 7201 	add.w	r2, r3, #516	; 0x204
 800238c:	40bc      	lsls	r4, r7
 800238e:	2300      	movs	r3, #0
 8002390:	4414      	add	r4, r2
 8002392:	4619      	mov	r1, r3
 8002394:	220d      	movs	r2, #13
 8002396:	4628      	mov	r0, r5
 8002398:	9403      	str	r4, [sp, #12]
 800239a:	f7ff fabb 	bl	8001914 <_Unwind_VRS_Set>
 800239e:	e6b8      	b.n	8002112 <__gnu_unwind_execute+0xe>

080023a0 <__gnu_unwind_frame>:
 80023a0:	b510      	push	{r4, lr}
 80023a2:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 80023a4:	b084      	sub	sp, #16
 80023a6:	6853      	ldr	r3, [r2, #4]
 80023a8:	2403      	movs	r4, #3
 80023aa:	f88d 400c 	strb.w	r4, [sp, #12]
 80023ae:	021b      	lsls	r3, r3, #8
 80023b0:	f102 0408 	add.w	r4, r2, #8
 80023b4:	4608      	mov	r0, r1
 80023b6:	79d2      	ldrb	r2, [r2, #7]
 80023b8:	9301      	str	r3, [sp, #4]
 80023ba:	a901      	add	r1, sp, #4
 80023bc:	9402      	str	r4, [sp, #8]
 80023be:	f88d 200d 	strb.w	r2, [sp, #13]
 80023c2:	f7ff fe9f 	bl	8002104 <__gnu_unwind_execute>
 80023c6:	b004      	add	sp, #16
 80023c8:	bd10      	pop	{r4, pc}
 80023ca:	bf00      	nop

080023cc <_Unwind_GetRegionStart>:
 80023cc:	b508      	push	{r3, lr}
 80023ce:	f7ff fe97 	bl	8002100 <unwind_UCB_from_context>
 80023d2:	6c80      	ldr	r0, [r0, #72]	; 0x48
 80023d4:	bd08      	pop	{r3, pc}
 80023d6:	bf00      	nop

080023d8 <_Unwind_GetLanguageSpecificData>:
 80023d8:	b508      	push	{r3, lr}
 80023da:	f7ff fe91 	bl	8002100 <unwind_UCB_from_context>
 80023de:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 80023e0:	79c3      	ldrb	r3, [r0, #7]
 80023e2:	3302      	adds	r3, #2
 80023e4:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80023e8:	bd08      	pop	{r3, pc}
 80023ea:	bf00      	nop

080023ec <__aeabi_idiv0>:
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop

080023f0 <_ZN15Adafruit_BME680C1Ev>:
  _BME680_SoftwareSPI_SCK = -1;
  _filterEnabled = _tempEnabled = _humEnabled = _presEnabled = _gasEnabled =
      false;
}*/

Adafruit_BME680::Adafruit_BME680()
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
    : _cs(-1), _meas_start(0), _meas_period(0) {
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	22ff      	movs	r2, #255	; 0xff
 80023fc:	771a      	strb	r2, [r3, #28]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2200      	movs	r2, #0
 8002402:	621a      	str	r2, [r3, #32]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2200      	movs	r2, #0
 8002408:	849a      	strh	r2, [r3, #36]	; 0x24
  //_wire = theWire;
  _BME680_SoftwareSPI_MOSI = -1;
 800240a:	4b11      	ldr	r3, [pc, #68]	; (8002450 <_ZN15Adafruit_BME680C1Ev+0x60>)
 800240c:	22ff      	movs	r2, #255	; 0xff
 800240e:	701a      	strb	r2, [r3, #0]
  _BME680_SoftwareSPI_MISO = -1;
 8002410:	4b10      	ldr	r3, [pc, #64]	; (8002454 <_ZN15Adafruit_BME680C1Ev+0x64>)
 8002412:	22ff      	movs	r2, #255	; 0xff
 8002414:	701a      	strb	r2, [r3, #0]
  _BME680_SoftwareSPI_SCK = -1;
 8002416:	4b10      	ldr	r3, [pc, #64]	; (8002458 <_ZN15Adafruit_BME680C1Ev+0x68>)
 8002418:	22ff      	movs	r2, #255	; 0xff
 800241a:	701a      	strb	r2, [r3, #0]
  _filterEnabled = _tempEnabled = _humEnabled = _presEnabled = _gasEnabled =
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2200      	movs	r2, #0
 8002420:	751a      	strb	r2, [r3, #20]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	7d1a      	ldrb	r2, [r3, #20]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	74da      	strb	r2, [r3, #19]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	7cda      	ldrb	r2, [r3, #19]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	749a      	strb	r2, [r3, #18]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	7c9a      	ldrb	r2, [r3, #18]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	745a      	strb	r2, [r3, #17]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	7c5a      	ldrb	r2, [r3, #17]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	741a      	strb	r2, [r3, #16]
      false;
}
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4618      	mov	r0, r3
 8002446:	370c      	adds	r7, #12
 8002448:	46bd      	mov	sp, r7
 800244a:	bc80      	pop	{r7}
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	20000250 	.word	0x20000250
 8002454:	20000251 	.word	0x20000251
 8002458:	20000252 	.word	0x20000252

0800245c <_Z5i2cOkv>:
{
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
}

bool i2cOk() {
 800245c:	b580      	push	{r7, lr}
 800245e:	af00      	add	r7, sp, #0
	i2cOk_ii = 0;
 8002460:	4b06      	ldr	r3, [pc, #24]	; (800247c <_Z5i2cOkv+0x20>)
 8002462:	2200      	movs	r2, #0
 8002464:	601a      	str	r2, [r3, #0]
	i2cOk_ret = true;
 8002466:	4b06      	ldr	r3, [pc, #24]	; (8002480 <_Z5i2cOkv+0x24>)
 8002468:	2201      	movs	r2, #1
 800246a:	701a      	strb	r2, [r3, #0]
	HAL_Delay(100);
 800246c:	2064      	movs	r0, #100	; 0x64
 800246e:	f003 feba 	bl	80061e6 <HAL_Delay>
	return(i2cOk_ret);
 8002472:	4b03      	ldr	r3, [pc, #12]	; (8002480 <_Z5i2cOkv+0x24>)
 8002474:	781b      	ldrb	r3, [r3, #0]
//			printf( "i2cOk() i2cOk_ii: %d \n", i2cOk_ii );
			break;
		}
	}
	return(i2cOk_ret);
}
 8002476:	4618      	mov	r0, r3
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	20000254 	.word	0x20000254
 8002480:	20000000 	.word	0x20000000

08002484 <_ZN13SFE_UBLOX_GPSC1Ev>:

SFE_UBLOX_GPS::SFE_UBLOX_GPS(void)
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	22ff      	movs	r2, #255	; 0xff
 8002490:	701a      	strb	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2200      	movs	r2, #0
 8002496:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	f883 2235 	strb.w	r2, [r3, #565]	; 0x235
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	f883 2236 	strb.w	r2, [r3, #566]	; 0x236
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2242      	movs	r2, #66	; 0x42
 80024b6:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2200      	movs	r2, #0
 80024be:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2200      	movs	r2, #0
 80024c6:	f883 2239 	strb.w	r2, [r3, #569]	; 0x239
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2200      	movs	r2, #0
 80024ce:	f883 2340 	strb.w	r2, [r3, #832]	; 0x340
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2200      	movs	r2, #0
 80024d6:	f883 2341 	strb.w	r2, [r3, #833]	; 0x341
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2200      	movs	r2, #0
 80024de:	f8a3 2342 	strh.w	r2, [r3, #834]	; 0x342
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	f8a3 2344 	strh.w	r2, [r3, #836]	; 0x344
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2200      	movs	r2, #0
 80024ee:	f8a3 2346 	strh.w	r2, [r3, #838]	; 0x346
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	f203 223a 	addw	r2, r3, #570	; 0x23a
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	f8c3 2348 	str.w	r2, [r3, #840]	; 0x348
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	f883 234c 	strb.w	r2, [r3, #844]	; 0x34c
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	f883 234d 	strb.w	r2, [r3, #845]	; 0x34d
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2202      	movs	r2, #2
 8002512:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2202      	movs	r2, #2
 800251a:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2200      	movs	r2, #0
 8002522:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2200      	movs	r2, #0
 8002532:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	f8a3 2354 	strh.w	r2, [r3, #852]	; 0x354
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2200      	movs	r2, #0
 8002542:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	f503 720f 	add.w	r2, r3, #572	; 0x23c
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2200      	movs	r2, #0
 8002556:	f883 235c 	strb.w	r2, [r3, #860]	; 0x35c
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2200      	movs	r2, #0
 800255e:	f883 235d 	strb.w	r2, [r3, #861]	; 0x35d
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2202      	movs	r2, #2
 8002566:	f883 235e 	strb.w	r2, [r3, #862]	; 0x35e
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2202      	movs	r2, #2
 800256e:	f883 235f 	strb.w	r2, [r3, #863]	; 0x35f
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	f883 2360 	strb.w	r2, [r3, #864]	; 0x360
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2200      	movs	r2, #0
 800257e:	f883 2361 	strb.w	r2, [r3, #865]	; 0x361
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2200      	movs	r2, #0
 8002586:	f8a3 2362 	strh.w	r2, [r3, #866]	; 0x362
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2200      	movs	r2, #0
 800258e:	f8a3 2364 	strh.w	r2, [r3, #868]	; 0x364
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2200      	movs	r2, #0
 8002596:	f8a3 2366 	strh.w	r2, [r3, #870]	; 0x366
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f503 724f 	add.w	r2, r3, #828	; 0x33c
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	f8c3 2368 	str.w	r2, [r3, #872]	; 0x368
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2200      	movs	r2, #0
 80025aa:	f883 236c 	strb.w	r2, [r3, #876]	; 0x36c
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2200      	movs	r2, #0
 80025b2:	f883 236d 	strb.w	r2, [r3, #877]	; 0x36d
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2202      	movs	r2, #2
 80025ba:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2202      	movs	r2, #2
 80025c2:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2202      	movs	r2, #2
 80025d2:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2264      	movs	r2, #100	; 0x64
 80025da:	f883 2372 	strb.w	r2, [r3, #882]	; 0x372
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2200      	movs	r2, #0
 80025e2:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2200      	movs	r2, #0
 80025ea:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2201      	movs	r2, #1
 80025f2:	f883 2379 	strb.w	r2, [r3, #889]	; 0x379
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2200      	movs	r2, #0
 80025fa:	f883 237a 	strb.w	r2, [r3, #890]	; 0x37a
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2201      	movs	r2, #1
 8002602:	f883 237b 	strb.w	r2, [r3, #891]	; 0x37b
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2200      	movs	r2, #0
 800260a:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2201      	movs	r2, #1
 8002612:	f883 237d 	strb.w	r2, [r3, #893]	; 0x37d
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2200      	movs	r2, #0
 800261a:	f883 237e 	strb.w	r2, [r3, #894]	; 0x37e
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2201      	movs	r2, #1
 8002622:	f883 237f 	strb.w	r2, [r3, #895]	; 0x37f
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2200      	movs	r2, #0
 800262a:	f883 2380 	strb.w	r2, [r3, #896]	; 0x380
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2201      	movs	r2, #1
 8002632:	f883 2381 	strb.w	r2, [r3, #897]	; 0x381
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2200      	movs	r2, #0
 800263a:	f883 2382 	strb.w	r2, [r3, #898]	; 0x382
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2201      	movs	r2, #1
 8002642:	f883 2383 	strb.w	r2, [r3, #899]	; 0x383
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
{
  // Constructor
  currentGeofenceParams.numFences = 0; // Zero the number of geofences currently in use
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2200      	movs	r2, #0
 8002652:	711a      	strb	r2, [r3, #4]
  moduleQueried.versionNumber = false;
 8002654:	687a      	ldr	r2, [r7, #4]
 8002656:	f892 338c 	ldrb.w	r3, [r2, #908]	; 0x38c
 800265a:	f36f 03c3 	bfc	r3, #3, #1
 800265e:	f882 338c 	strb.w	r3, [r2, #908]	; 0x38c
  // #elif defined(ARDUINO_ARCH_ESP32)

  // i2cTransactionSize = 32; //The ESP32 has an I2C buffer length of 128. We reduce it to 32 bytes to increase stability with the module

  // #endif
}
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4618      	mov	r0, r3
 8002666:	370c      	adds	r7, #12
 8002668:	46bd      	mov	sp, r7
 800266a:	bc80      	pop	{r7}
 800266c:	4770      	bx	lr

0800266e <_ZN13SFE_UBLOX_GPS5beginEh>:

//Initialize the Serial port
//boolean SFE_UBLOX_GPS::begin(TwoWire &wirePort, uint8_t deviceAddress)
boolean SFE_UBLOX_GPS::begin(uint8_t deviceAddress)
{
 800266e:	b580      	push	{r7, lr}
 8002670:	b082      	sub	sp, #8
 8002672:	af00      	add	r7, sp, #0
 8002674:	6078      	str	r0, [r7, #4]
 8002676:	460b      	mov	r3, r1
 8002678:	70fb      	strb	r3, [r7, #3]
  commType = COMM_TYPE_I2C;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2200      	movs	r2, #0
 800267e:	f883 2236 	strb.w	r2, [r3, #566]	; 0x236
  //We're moving away from the practice of starting Wire hardware in a library. This is to avoid cross platform issues.
  //ie, there are some platforms that don't handle multiple starts to the wire hardware. Also, every time you start the wire
  //hardware the clock speed reverts back to 100kHz regardless of previous Wire.setClocks().
  //_i2cPort->begin();

  _gpsI2Caddress = deviceAddress; //Store the I2C address from user
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	78fa      	ldrb	r2, [r7, #3]
 8002686:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237

  return (isConnected());
 800268a:	f240 414c 	movw	r1, #1100	; 0x44c
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f001 fbee 	bl	8003e70 <_ZN13SFE_UBLOX_GPS11isConnectedEt>
 8002694:	4603      	mov	r3, r0
}
 8002696:	4618      	mov	r0, r3
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh>:
  return checkUbloxInternal(&packetCfg, requestedClass, requestedID);
}

//Called regularly to check for available bytes on the user' specified port
boolean SFE_UBLOX_GPS::checkUbloxInternal(ubxPacket *incomingUBX, uint8_t requestedClass, uint8_t requestedID)
{
 800269e:	b580      	push	{r7, lr}
 80026a0:	b084      	sub	sp, #16
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	60f8      	str	r0, [r7, #12]
 80026a6:	60b9      	str	r1, [r7, #8]
 80026a8:	4611      	mov	r1, r2
 80026aa:	461a      	mov	r2, r3
 80026ac:	460b      	mov	r3, r1
 80026ae:	71fb      	strb	r3, [r7, #7]
 80026b0:	4613      	mov	r3, r2
 80026b2:	71bb      	strb	r3, [r7, #6]
  if (commType == COMM_TYPE_I2C) {
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f893 3236 	ldrb.w	r3, [r3, #566]	; 0x236
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d107      	bne.n	80026ce <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh+0x30>
    return (checkUbloxI2C(incomingUBX, requestedClass, requestedID));
 80026be:	79bb      	ldrb	r3, [r7, #6]
 80026c0:	79fa      	ldrb	r2, [r7, #7]
 80026c2:	68b9      	ldr	r1, [r7, #8]
 80026c4:	68f8      	ldr	r0, [r7, #12]
 80026c6:	f000 f807 	bl	80026d8 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh>
 80026ca:	4603      	mov	r3, r0
 80026cc:	e000      	b.n	80026d0 <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh+0x32>
	} else if (commType == COMM_TYPE_SERIAL) {
    //return (checkUbloxSerial(incomingUBX, requestedClass, requestedID));
	}
  return false;
 80026ce:	2300      	movs	r3, #0
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3710      	adds	r7, #16
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}

080026d8 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh>:

//Polls I2C for data, passing any new bytes to process()
//Returns true if new bytes are available
boolean SFE_UBLOX_GPS::checkUbloxI2C(ubxPacket *incomingUBX, uint8_t requestedClass, uint8_t requestedID)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b0aa      	sub	sp, #168	; 0xa8
 80026dc:	af02      	add	r7, sp, #8
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	60b9      	str	r1, [r7, #8]
 80026e2:	4611      	mov	r1, r2
 80026e4:	461a      	mov	r2, r3
 80026e6:	460b      	mov	r3, r1
 80026e8:	71fb      	strb	r3, [r7, #7]
 80026ea:	4613      	mov	r3, r2
 80026ec:	71bb      	strb	r3, [r7, #6]
//#define I2CADR  0x42 // 0x60
//HAL_StatusTypeDef HalState;
uint8_t i2cData[6];
uint8_t i2cDataXX[] = {0,0};
 80026ee:	2300      	movs	r3, #0
 80026f0:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
uint8_t i2cRecvData[0X80]; // 2 * 16 * 4 bytes
  //if ( millis() - lastCheck >= i2cPollingWait)
  if ( HAL_GetTick() - lastCheck >= i2cPollingWait)
 80026f4:	f003 fd70 	bl	80061d8 <HAL_GetTick>
 80026f8:	4602      	mov	r2, r0
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	68fa      	ldr	r2, [r7, #12]
 8002704:	f892 2372 	ldrb.w	r2, [r2, #882]	; 0x372
 8002708:	4293      	cmp	r3, r2
 800270a:	bf2c      	ite	cs
 800270c:	2301      	movcs	r3, #1
 800270e:	2300      	movcc	r3, #0
 8002710:	b2db      	uxtb	r3, r3
 8002712:	2b00      	cmp	r3, #0
 8002714:	f000 80ae 	beq.w	8002874 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x19c>
    //if (_i2cPort->endTransmission(false) != 0) //Send a restart command. Do not release bus.
    //  return (false);                          //Sensor did not ACK

		//HAL_I2C_Master_Transmit( &hi2c2, ( 0x30 << 1 ), i2cDataXX, 1, 10 );
			
		i2cData[0] = 0xFD;
 8002718:	23fd      	movs	r3, #253	; 0xfd
 800271a:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
		HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 1, I2C_FIRST_FRAME );
 800271e:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8002722:	2300      	movs	r3, #0
 8002724:	9300      	str	r3, [sp, #0]
 8002726:	2301      	movs	r3, #1
 8002728:	2184      	movs	r1, #132	; 0x84
 800272a:	4855      	ldr	r0, [pc, #340]	; (8002880 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 800272c:	f006 fd9c 	bl	8009268 <HAL_I2C_Master_Seq_Transmit_DMA>
 8002730:	4603      	mov	r3, r0
 8002732:	461a      	mov	r2, r3
 8002734:	4b53      	ldr	r3, [pc, #332]	; (8002884 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1ac>)
 8002736:	701a      	strb	r2, [r3, #0]
		i2cOk();
 8002738:	f7ff fe90 	bl	800245c <_Z5i2cOkv>
    //if (_i2cPort->available())
    {
      //uint8_t msb = _i2cPort->read();
      //uint8_t lsb = _i2cPort->read();

			HalStateX = HAL_I2C_Master_Seq_Receive_DMA( &hi2c1, ( I2CADR << 1 ) | 1, i2cRecvData, 2, I2C_LAST_FRAME );
 800273c:	f107 0210 	add.w	r2, r7, #16
 8002740:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002744:	9300      	str	r3, [sp, #0]
 8002746:	2302      	movs	r3, #2
 8002748:	2185      	movs	r1, #133	; 0x85
 800274a:	484d      	ldr	r0, [pc, #308]	; (8002880 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 800274c:	f006 fe90 	bl	8009470 <HAL_I2C_Master_Seq_Receive_DMA>
 8002750:	4603      	mov	r3, r0
 8002752:	461a      	mov	r2, r3
 8002754:	4b4b      	ldr	r3, [pc, #300]	; (8002884 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1ac>)
 8002756:	701a      	strb	r2, [r3, #0]
			i2cOk();
 8002758:	f7ff fe80 	bl	800245c <_Z5i2cOkv>

      uint8_t msb = i2cRecvData[0];
 800275c:	7c3b      	ldrb	r3, [r7, #16]
 800275e:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
      uint8_t lsb = i2cRecvData[1];
 8002762:	7c7b      	ldrb	r3, [r7, #17]
 8002764:	f887 309a 	strb.w	r3, [r7, #154]	; 0x9a

      if (lsb == 0xFF)
 8002768:	f897 309a 	ldrb.w	r3, [r7, #154]	; 0x9a
 800276c:	2bff      	cmp	r3, #255	; 0xff
 800276e:	d107      	bne.n	8002780 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0xa8>
			{
        //I believe this is a u-blox bug. Device should never present an 0xFF.
        //lastCheck = millis(); //Put off checking to avoid I2C bus traffic
        lastCheck = HAL_GetTick(); //Put off checking to avoid I2C bus traffic
 8002770:	f003 fd32 	bl	80061d8 <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
        return (false);
 800277c:	2300      	movs	r3, #0
 800277e:	e07a      	b.n	8002876 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x19e>
      }
      bytesAvailable = (uint16_t)msb << 8 | lsb;
 8002780:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 8002784:	021b      	lsls	r3, r3, #8
 8002786:	b21a      	sxth	r2, r3
 8002788:	f897 309a 	ldrb.w	r3, [r7, #154]	; 0x9a
 800278c:	b21b      	sxth	r3, r3
 800278e:	4313      	orrs	r3, r2
 8002790:	b21b      	sxth	r3, r3
 8002792:	b29a      	uxth	r2, r3
 8002794:	4b3c      	ldr	r3, [pc, #240]	; (8002888 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 8002796:	801a      	strh	r2, [r3, #0]
    }

    if (bytesAvailable == 0)
 8002798:	4b3b      	ldr	r3, [pc, #236]	; (8002888 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 800279a:	881b      	ldrh	r3, [r3, #0]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d107      	bne.n	80027b0 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0xd8>
    {
      //lastCheck = millis(); //Put off checking to avoid I2C bus traffic
      lastCheck = HAL_GetTick(); //Put off checking to avoid I2C bus traffic
 80027a0:	f003 fd1a 	bl	80061d8 <HAL_GetTick>
 80027a4:	4602      	mov	r2, r0
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
      return (false);
 80027ac:	2300      	movs	r3, #0
 80027ae:	e062      	b.n	8002876 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x19e>
    }

    //Check for undocumented bit error. We found this doing logic scans.
    //This error is rare but if we incorrectly interpret the first bit of the two 'data available' bytes as 1
    //then we have far too many bytes to check. May be related to I2C setup time violations: https://github.com/sparkfun/SparkFun_Ublox_Arduino_Library/issues/40
    if (bytesAvailable & ((uint16_t)1 << 15))
 80027b0:	4b35      	ldr	r3, [pc, #212]	; (8002888 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 80027b2:	881b      	ldrh	r3, [r3, #0]
 80027b4:	b21b      	sxth	r3, r3
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	da06      	bge.n	80027c8 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0xf0>
    {
      //Clear the MSbit
      bytesAvailable &= ~((uint16_t)1 << 15);
 80027ba:	4b33      	ldr	r3, [pc, #204]	; (8002888 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 80027bc:	881b      	ldrh	r3, [r3, #0]
 80027be:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80027c2:	b29a      	uxth	r2, r3
 80027c4:	4b30      	ldr	r3, [pc, #192]	; (8002888 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 80027c6:	801a      	strh	r2, [r3, #0]
    }

		if (bytesAvailable > 1 && bytesAvailable <= 0xFF ) {
 80027c8:	4b2f      	ldr	r3, [pc, #188]	; (8002888 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 80027ca:	881b      	ldrh	r3, [r3, #0]
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d944      	bls.n	800285a <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x182>
 80027d0:	4b2d      	ldr	r3, [pc, #180]	; (8002888 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 80027d2:	881b      	ldrh	r3, [r3, #0]
 80027d4:	2bff      	cmp	r3, #255	; 0xff
 80027d6:	d840      	bhi.n	800285a <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x182>
			i2cData[0] = 0xFF;
 80027d8:	23ff      	movs	r3, #255	; 0xff
 80027da:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
			HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 1, I2C_FIRST_FRAME );
 80027de:	f107 0294 	add.w	r2, r7, #148	; 0x94
 80027e2:	2300      	movs	r3, #0
 80027e4:	9300      	str	r3, [sp, #0]
 80027e6:	2301      	movs	r3, #1
 80027e8:	2184      	movs	r1, #132	; 0x84
 80027ea:	4825      	ldr	r0, [pc, #148]	; (8002880 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 80027ec:	f006 fd3c 	bl	8009268 <HAL_I2C_Master_Seq_Transmit_DMA>
 80027f0:	4603      	mov	r3, r0
 80027f2:	461a      	mov	r2, r3
 80027f4:	4b23      	ldr	r3, [pc, #140]	; (8002884 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1ac>)
 80027f6:	701a      	strb	r2, [r3, #0]
			i2cOk();
 80027f8:	f7ff fe30 	bl	800245c <_Z5i2cOkv>
			
			HalStateX = HAL_I2C_Master_Seq_Receive_DMA( &hi2c1, ( I2CADR << 1 ) | 1, i2cRecvData, bytesAvailable, I2C_LAST_FRAME );
 80027fc:	4b22      	ldr	r3, [pc, #136]	; (8002888 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 80027fe:	881b      	ldrh	r3, [r3, #0]
 8002800:	f107 0210 	add.w	r2, r7, #16
 8002804:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002808:	9100      	str	r1, [sp, #0]
 800280a:	2185      	movs	r1, #133	; 0x85
 800280c:	481c      	ldr	r0, [pc, #112]	; (8002880 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 800280e:	f006 fe2f 	bl	8009470 <HAL_I2C_Master_Seq_Receive_DMA>
 8002812:	4603      	mov	r3, r0
 8002814:	461a      	mov	r2, r3
 8002816:	4b1b      	ldr	r3, [pc, #108]	; (8002884 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1ac>)
 8002818:	701a      	strb	r2, [r3, #0]
			if ( ! i2cOk() )
 800281a:	f7ff fe1f 	bl	800245c <_Z5i2cOkv>
				;
			
			for ( int i = 0; i < bytesAvailable; i++ ) {
 800281e:	2300      	movs	r3, #0
 8002820:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002824:	4b18      	ldr	r3, [pc, #96]	; (8002888 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 8002826:	881b      	ldrh	r3, [r3, #0]
 8002828:	461a      	mov	r2, r3
 800282a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800282e:	4293      	cmp	r3, r2
 8002830:	da13      	bge.n	800285a <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x182>
				process(i2cRecvData[i], incomingUBX, requestedClass, requestedID); //Process this valid character
 8002832:	f107 0210 	add.w	r2, r7, #16
 8002836:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800283a:	4413      	add	r3, r2
 800283c:	7819      	ldrb	r1, [r3, #0]
 800283e:	79fa      	ldrb	r2, [r7, #7]
 8002840:	79bb      	ldrb	r3, [r7, #6]
 8002842:	9300      	str	r3, [sp, #0]
 8002844:	4613      	mov	r3, r2
 8002846:	68ba      	ldr	r2, [r7, #8]
 8002848:	68f8      	ldr	r0, [r7, #12]
 800284a:	f000 f81f 	bl	800288c <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh>
			for ( int i = 0; i < bytesAvailable; i++ ) {
 800284e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002852:	3301      	adds	r3, #1
 8002854:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002858:	e7e4      	b.n	8002824 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x14c>
			}
			
		}
		if (bytesAvailable > 0xFF ) {
 800285a:	4b0b      	ldr	r3, [pc, #44]	; (8002888 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 800285c:	881b      	ldrh	r3, [r3, #0]
 800285e:	2bff      	cmp	r3, #255	; 0xff
 8002860:	d908      	bls.n	8002874 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x19c>
			HAL_I2C_Master_Transmit( &hi2c1, ( 0x33 << 1 ), i2cDataXX, 1, 10 );
 8002862:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8002866:	230a      	movs	r3, #10
 8002868:	9300      	str	r3, [sp, #0]
 800286a:	2301      	movs	r3, #1
 800286c:	2166      	movs	r1, #102	; 0x66
 800286e:	4804      	ldr	r0, [pc, #16]	; (8002880 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 8002870:	f006 fc06 	bl	8009080 <HAL_I2C_Master_Transmit>

      bytesAvailable -= bytesToRead;
    }*/
  }

  return (true);
 8002874:	2301      	movs	r3, #1

} //end checkUbloxI2C()
 8002876:	4618      	mov	r0, r3
 8002878:	37a0      	adds	r7, #160	; 0xa0
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	20000690 	.word	0x20000690
 8002884:	20000253 	.word	0x20000253
 8002888:	20000258 	.word	0x20000258

0800288c <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh>:
*/

//Processes NMEA and UBX binary sentences one byte at a time
//Take a given byte and file it into the proper array
void SFE_UBLOX_GPS::process(uint8_t incoming, ubxPacket *incomingUBX, uint8_t requestedClass, uint8_t requestedID)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b086      	sub	sp, #24
 8002890:	af02      	add	r7, sp, #8
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	607a      	str	r2, [r7, #4]
 8002896:	461a      	mov	r2, r3
 8002898:	460b      	mov	r3, r1
 800289a:	72fb      	strb	r3, [r7, #11]
 800289c:	4613      	mov	r3, r2
 800289e:	72bb      	strb	r3, [r7, #10]
  if ((currentSentence == NONE) || (currentSentence == NMEA))
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d004      	beq.n	80028b4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x28>
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d12a      	bne.n	800290a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x7e>
  {
    if (incoming == 0xB5) //UBX binary frames start with 0xB5, aka 
 80028b4:	7afb      	ldrb	r3, [r7, #11]
 80028b6:	2bb5      	cmp	r3, #181	; 0xb5
 80028b8:	d114      	bne.n	80028e4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x58>
    {
      //This is the start of a binary sentence. Reset flags.
      //We still don't know the response class
      ubxFrameCounter = 0;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2200      	movs	r2, #0
 80028be:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
      currentSentence = UBX;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2202      	movs	r2, #2
 80028c6:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
      //Reset the packetBuf.counter even though we will need to reset it again when ubxFrameCounter == 2
      packetBuf.counter = 0;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2200      	movs	r2, #0
 80028ce:	f8a3 2364 	strh.w	r2, [r3, #868]	; 0x364
      ignoreThisPayload = false; //We should not ignore this payload - yet
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2200      	movs	r2, #0
 80028d6:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
      //Store data in packetBuf until we know if we have a requested class and ID match
      activePacketBuffer = SFE_UBLOX_PACKET_PACKETBUF;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	2202      	movs	r2, #2
 80028de:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
 80028e2:	e012      	b.n	800290a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x7e>
    }
    else if (incoming == '$')
 80028e4:	7afb      	ldrb	r3, [r7, #11]
 80028e6:	2b24      	cmp	r3, #36	; 0x24
 80028e8:	d104      	bne.n	80028f4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x68>
    {
      currentSentence = NMEA;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2201      	movs	r2, #1
 80028ee:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 80028f2:	e00a      	b.n	800290a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x7e>
    }
    else if (incoming == 0xD3) //RTCM frames start with 0xD3
 80028f4:	7afb      	ldrb	r3, [r7, #11]
 80028f6:	2bd3      	cmp	r3, #211	; 0xd3
 80028f8:	d107      	bne.n	800290a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x7e>
    {
      rtcmFrameCounter = 0;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4
      currentSentence = RTCM;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2203      	movs	r2, #3
 8002906:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
      //This character is unknown or we missed the previous start of a sentence
    }
  }

  //Depending on the sentence, pass the character to the individual processor
  if (currentSentence == UBX)
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 8002910:	2b02      	cmp	r3, #2
 8002912:	f040 81b5 	bne.w	8002c80 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3f4>
  {
    //Decide what type of response this is
    if ((ubxFrameCounter == 0) && (incoming != 0xB5))      //ISO ''
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 800291c:	2b00      	cmp	r3, #0
 800291e:	d107      	bne.n	8002930 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xa4>
 8002920:	7afb      	ldrb	r3, [r7, #11]
 8002922:	2bb5      	cmp	r3, #181	; 0xb5
 8002924:	d004      	beq.n	8002930 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xa4>
      currentSentence = NONE;                              //Something went wrong. Reset.
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2200      	movs	r2, #0
 800292a:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 800292e:	e173      	b.n	8002c18 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    else if ((ubxFrameCounter == 1) && (incoming != 0x62)) //ASCII 'b'
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 8002936:	2b01      	cmp	r3, #1
 8002938:	d107      	bne.n	800294a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xbe>
 800293a:	7afb      	ldrb	r3, [r7, #11]
 800293c:	2b62      	cmp	r3, #98	; 0x62
 800293e:	d004      	beq.n	800294a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xbe>
      currentSentence = NONE;                              //Something went wrong. Reset.
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2200      	movs	r2, #0
 8002944:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 8002948:	e166      	b.n	8002c18 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    // Note to future self:
    // There may be some duplication / redundancy in the next few lines as processUBX will also
    // load information into packetBuf, but we'll do it here too for clarity
    else if (ubxFrameCounter == 2) //Class
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 8002950:	2b02      	cmp	r3, #2
 8002952:	d119      	bne.n	8002988 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xfc>
    {
      // Record the class in packetBuf until we know what to do with it
      packetBuf.cls = incoming; // (Duplication)
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	7afa      	ldrb	r2, [r7, #11]
 8002958:	f883 2360 	strb.w	r2, [r3, #864]	; 0x360
      rollingChecksumA = 0;     //Reset our rolling checksums here (not when we receive the 0xB5)
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2200      	movs	r2, #0
 8002960:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
      rollingChecksumB = 0;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2200      	movs	r2, #0
 8002968:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
      packetBuf.counter = 0;                                   //Reset the packetBuf.counter (again)
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2200      	movs	r2, #0
 8002970:	f8a3 2364 	strh.w	r2, [r3, #868]	; 0x364
      packetBuf.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; // Reset the packet validity (redundant?)
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2202      	movs	r2, #2
 8002978:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
      packetBuf.startingSpot = incomingUBX->startingSpot;      //Copy the startingSpot
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	88da      	ldrh	r2, [r3, #6]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	f8a3 2366 	strh.w	r2, [r3, #870]	; 0x366
 8002986:	e147      	b.n	8002c18 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    }
    else if (ubxFrameCounter == 3) //ID
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 800298e:	2b03      	cmp	r3, #3
 8002990:	f040 80a5 	bne.w	8002ade <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x252>
    {
      // Record the ID in packetBuf until we know what to do with it
      packetBuf.id = incoming; // (Duplication)
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	7afa      	ldrb	r2, [r7, #11]
 8002998:	f883 2361 	strb.w	r2, [r3, #865]	; 0x361
      //We can now identify the type of response
      //If the packet we are receiving is not an ACK then check for a class and ID match
      if (packetBuf.cls != UBX_CLASS_ACK)
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 80029a2:	2b05      	cmp	r3, #5
 80029a4:	f000 8138 	beq.w	8002c18 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
      {
        //This is not an ACK so check for a class and ID match
        if ((packetBuf.cls == requestedClass) && (packetBuf.id == requestedID))
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 80029ae:	7aba      	ldrb	r2, [r7, #10]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d119      	bne.n	80029e8 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x15c>
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
 80029ba:	7e3a      	ldrb	r2, [r7, #24]
 80029bc:	429a      	cmp	r2, r3
 80029be:	d113      	bne.n	80029e8 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x15c>
        {
          //This is not an ACK and we have a class and ID match
          //So start diverting data into incomingUBX (usually packetCfg)
          activePacketBuffer = SFE_UBLOX_PACKET_PACKETCFG;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2200      	movs	r2, #0
 80029c4:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
          incomingUBX->cls = packetBuf.cls; //Copy the class and ID into incomingUBX (usually packetCfg)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	f893 2360 	ldrb.w	r2, [r3, #864]	; 0x360
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	701a      	strb	r2, [r3, #0]
          incomingUBX->id = packetBuf.id;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f893 2361 	ldrb.w	r2, [r3, #865]	; 0x361
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	705a      	strb	r2, [r3, #1]
          incomingUBX->counter = packetBuf.counter; //Copy over the .counter too
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	809a      	strh	r2, [r3, #4]
 80029e6:	e117      	b.n	8002c18 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
        }
        //This is not an ACK and we do not have a complete class and ID match
        //So let's check for an HPPOSLLH message arriving when we were expecting PVT and vice versa
        else if ((packetBuf.cls == requestedClass) &&
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 80029ee:	7aba      	ldrb	r2, [r7, #10]
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d134      	bne.n	8002a5e <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1d2>
          (((packetBuf.id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
        else if ((packetBuf.cls == requestedClass) &&
 80029fa:	2b07      	cmp	r3, #7
 80029fc:	d105      	bne.n	8002a0a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x17e>
          (((packetBuf.id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 80029fe:	7e3b      	ldrb	r3, [r7, #24]
 8002a00:	2b14      	cmp	r3, #20
 8002a02:	d018      	beq.n	8002a36 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
 8002a04:	7e3b      	ldrb	r3, [r7, #24]
 8002a06:	2b04      	cmp	r3, #4
 8002a08:	d015      	beq.n	8002a36 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
           ((packetBuf.id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
          (((packetBuf.id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 8002a10:	2b14      	cmp	r3, #20
 8002a12:	d105      	bne.n	8002a20 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x194>
           ((packetBuf.id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 8002a14:	7e3b      	ldrb	r3, [r7, #24]
 8002a16:	2b07      	cmp	r3, #7
 8002a18:	d00d      	beq.n	8002a36 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
 8002a1a:	7e3b      	ldrb	r3, [r7, #24]
 8002a1c:	2b04      	cmp	r3, #4
 8002a1e:	d00a      	beq.n	8002a36 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
           ((packetBuf.id == UBX_NAV_DOP) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_HPPOSLLH))))
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
           ((packetBuf.id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 8002a26:	2b04      	cmp	r3, #4
 8002a28:	d119      	bne.n	8002a5e <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1d2>
           ((packetBuf.id == UBX_NAV_DOP) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_HPPOSLLH))))
 8002a2a:	7e3b      	ldrb	r3, [r7, #24]
 8002a2c:	2b07      	cmp	r3, #7
 8002a2e:	d002      	beq.n	8002a36 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
 8002a30:	7e3b      	ldrb	r3, [r7, #24]
 8002a32:	2b14      	cmp	r3, #20
 8002a34:	d113      	bne.n	8002a5e <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1d2>
        {
          //This is not the message we were expecting but we start diverting data into incomingUBX (usually packetCfg) and process it anyway
          activePacketBuffer = SFE_UBLOX_PACKET_PACKETCFG;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
          incomingUBX->cls = packetBuf.cls; //Copy the class and ID into incomingUBX (usually packetCfg)
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	f893 2360 	ldrb.w	r2, [r3, #864]	; 0x360
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	701a      	strb	r2, [r3, #0]
          incomingUBX->id = packetBuf.id;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	f893 2361 	ldrb.w	r2, [r3, #865]	; 0x361
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	705a      	strb	r2, [r3, #1]
          incomingUBX->counter = packetBuf.counter; //Copy over the .counter too
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	809a      	strh	r2, [r3, #4]
          if (_printDebug == true)
 8002a5c:	e0dc      	b.n	8002c18 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
            //_debugSerial->print(requestedID, HEX);
            //_debugSerial->print(F(" Message ID: 0x"));
            //_debugSerial->println(packetBuf.id, HEX);
          }
        }
        else if ((packetBuf.cls == requestedClass) &&
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 8002a64:	7aba      	ldrb	r2, [r7, #10]
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d134      	bne.n	8002ad4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x248>
          (((packetBuf.id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
        else if ((packetBuf.cls == requestedClass) &&
 8002a70:	2b01      	cmp	r3, #1
 8002a72:	d105      	bne.n	8002a80 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1f4>
          (((packetBuf.id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 8002a74:	7e3b      	ldrb	r3, [r7, #24]
 8002a76:	2b02      	cmp	r3, #2
 8002a78:	d018      	beq.n	8002aac <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
 8002a7a:	7e3b      	ldrb	r3, [r7, #24]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d015      	beq.n	8002aac <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
           ((packetBuf.id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
          (((packetBuf.id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	d105      	bne.n	8002a96 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x20a>
           ((packetBuf.id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 8002a8a:	7e3b      	ldrb	r3, [r7, #24]
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d00d      	beq.n	8002aac <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
 8002a90:	7e3b      	ldrb	r3, [r7, #24]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d00a      	beq.n	8002aac <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
           ((packetBuf.id == UBX_HNR_PVT) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_INS))))
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
           ((packetBuf.id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d119      	bne.n	8002ad4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x248>
           ((packetBuf.id == UBX_HNR_PVT) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_INS))))
 8002aa0:	7e3b      	ldrb	r3, [r7, #24]
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d002      	beq.n	8002aac <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
 8002aa6:	7e3b      	ldrb	r3, [r7, #24]
 8002aa8:	2b02      	cmp	r3, #2
 8002aaa:	d113      	bne.n	8002ad4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x248>
        {
          //This is not the message we were expecting but we start diverting data into incomingUBX (usually packetCfg) and process it anyway
          activePacketBuffer = SFE_UBLOX_PACKET_PACKETCFG;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
          incomingUBX->cls = packetBuf.cls; //Copy the class and ID into incomingUBX (usually packetCfg)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	f893 2360 	ldrb.w	r2, [r3, #864]	; 0x360
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	701a      	strb	r2, [r3, #0]
          incomingUBX->id = packetBuf.id;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	f893 2361 	ldrb.w	r2, [r3, #865]	; 0x361
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	705a      	strb	r2, [r3, #1]
          incomingUBX->counter = packetBuf.counter; //Copy over the .counter too
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	809a      	strh	r2, [r3, #4]
          if (_printDebug == true)
 8002ad2:	e0a1      	b.n	8002c18 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
        }
        else
        {
          //This is not an ACK and we do not have a class and ID match
          //so we should keep diverting data into packetBuf and ignore the payload
          ignoreThisPayload = true;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
 8002adc:	e09c      	b.n	8002c18 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
        // This is an ACK so it is to early to do anything with it
        // We need to wait until we have received the length and data bytes
        // So we should keep diverting data into packetBuf
      }
    }
    else if (ubxFrameCounter == 4) //Length LSB
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 8002ae4:	2b04      	cmp	r3, #4
 8002ae6:	d105      	bne.n	8002af4 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x268>
    {
      //We should save the length in packetBuf even if activePacketBuffer == SFE_UBLOX_PACKET_PACKETCFG
      packetBuf.len = incoming; // (Duplication)
 8002ae8:	7afb      	ldrb	r3, [r7, #11]
 8002aea:	b29a      	uxth	r2, r3
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	f8a3 2362 	strh.w	r2, [r3, #866]	; 0x362
 8002af2:	e091      	b.n	8002c18 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    }
    else if (ubxFrameCounter == 5) //Length MSB
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 8002afa:	2b05      	cmp	r3, #5
 8002afc:	d10d      	bne.n	8002b1a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x28e>
    {
      //We should save the length in packetBuf even if activePacketBuffer == SFE_UBLOX_PACKET_PACKETCFG
      packetBuf.len |= incoming << 8; // (Duplication)
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 8002b04:	b21a      	sxth	r2, r3
 8002b06:	7afb      	ldrb	r3, [r7, #11]
 8002b08:	021b      	lsls	r3, r3, #8
 8002b0a:	b21b      	sxth	r3, r3
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	b21b      	sxth	r3, r3
 8002b10:	b29a      	uxth	r2, r3
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	f8a3 2362 	strh.w	r2, [r3, #866]	; 0x362
 8002b18:	e07e      	b.n	8002c18 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    }
    else if (ubxFrameCounter == 6) //This should be the first byte of the payload unless .len is zero
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 8002b20:	2b06      	cmp	r3, #6
 8002b22:	d10f      	bne.n	8002b44 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2b8>
    {
      if (packetBuf.len == 0) // Check if length is zero (hopefully this is impossible!)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d104      	bne.n	8002b38 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2ac>
          //_debugSerial->print(packetBuf.cls, HEX);
          //_debugSerial->print(F(" ID: 0x"));
          //_debugSerial->println(packetBuf.id, HEX);
        }
        //If length is zero (!) this will be the first byte of the checksum so record it
        packetBuf.checksumA = incoming;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	7afa      	ldrb	r2, [r7, #11]
 8002b32:	f883 236c 	strb.w	r2, [r3, #876]	; 0x36c
 8002b36:	e06f      	b.n	8002c18 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
      }
      else
      {
        //The length is not zero so record this byte in the payload
        packetBuf.payload[0] = incoming;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	f8d3 3368 	ldr.w	r3, [r3, #872]	; 0x368
 8002b3e:	7afa      	ldrb	r2, [r7, #11]
 8002b40:	701a      	strb	r2, [r3, #0]
 8002b42:	e069      	b.n	8002c18 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
      }
    }
    else if (ubxFrameCounter == 7) //This should be the second byte of the payload unless .len is zero or one
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 8002b4a:	2b07      	cmp	r3, #7
 8002b4c:	d164      	bne.n	8002c18 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    {
      if (packetBuf.len == 0) // Check if length is zero (hopefully this is impossible!)
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d104      	bne.n	8002b62 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2d6>
      {
        //If length is zero (!) this will be the second byte of the checksum so record it
        packetBuf.checksumB = incoming;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	7afa      	ldrb	r2, [r7, #11]
 8002b5c:	f883 236d 	strb.w	r2, [r3, #877]	; 0x36d
 8002b60:	e00f      	b.n	8002b82 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2f6>
      }
      else if (packetBuf.len == 1) // Check if length is one
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d104      	bne.n	8002b76 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2ea>
      {
        //The length is one so this is the first byte of the checksum
        packetBuf.checksumA = incoming;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	7afa      	ldrb	r2, [r7, #11]
 8002b70:	f883 236c 	strb.w	r2, [r3, #876]	; 0x36c
 8002b74:	e005      	b.n	8002b82 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2f6>
      }
      else // Length is >= 2 so this must be a payload byte
      {
        packetBuf.payload[1] = incoming;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	f8d3 3368 	ldr.w	r3, [r3, #872]	; 0x368
 8002b7c:	3301      	adds	r3, #1
 8002b7e:	7afa      	ldrb	r2, [r7, #11]
 8002b80:	701a      	strb	r2, [r3, #0]
      }
      // Now that we have received two payload bytes, we can check for a matching ACK/NACK
      if ((activePacketBuffer == SFE_UBLOX_PACKET_PACKETBUF) // If we are not already processing a data packet
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	f893 3371 	ldrb.w	r3, [r3, #881]	; 0x371
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d145      	bne.n	8002c18 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
          && (packetBuf.cls == UBX_CLASS_ACK)                // and if this is an ACK/NACK
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 8002b92:	2b05      	cmp	r3, #5
 8002b94:	d140      	bne.n	8002c18 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
          && (packetBuf.payload[0] == requestedClass)        // and if the class matches
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	f8d3 3368 	ldr.w	r3, [r3, #872]	; 0x368
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	7aba      	ldrb	r2, [r7, #10]
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d139      	bne.n	8002c18 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
          && (packetBuf.payload[1] == requestedID))          // and if the ID matches
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f8d3 3368 	ldr.w	r3, [r3, #872]	; 0x368
 8002baa:	3301      	adds	r3, #1
 8002bac:	781b      	ldrb	r3, [r3, #0]
 8002bae:	7e3a      	ldrb	r2, [r7, #24]
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d131      	bne.n	8002c18 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
      {
        if (packetBuf.len == 2) // Check if .len is 2
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d12c      	bne.n	8002c18 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
        {
          // Then this is a matching ACK so copy it into packetAck
          activePacketBuffer = SFE_UBLOX_PACKET_PACKETACK;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
          packetAck.cls = packetBuf.cls;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	f893 2360 	ldrb.w	r2, [r3, #864]	; 0x360
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f883 2340 	strb.w	r2, [r3, #832]	; 0x340
          packetAck.id = packetBuf.id;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	f893 2361 	ldrb.w	r2, [r3, #865]	; 0x361
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f883 2341 	strb.w	r2, [r3, #833]	; 0x341
          packetAck.len = packetBuf.len;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	f8b3 2362 	ldrh.w	r2, [r3, #866]	; 0x362
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	f8a3 2342 	strh.w	r2, [r3, #834]	; 0x342
          packetAck.counter = packetBuf.counter;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f8a3 2344 	strh.w	r2, [r3, #836]	; 0x344
          packetAck.payload[0] = packetBuf.payload[0];
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	f8d3 2368 	ldr.w	r2, [r3, #872]	; 0x368
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8002c02:	7812      	ldrb	r2, [r2, #0]
 8002c04:	701a      	strb	r2, [r3, #0]
          packetAck.payload[1] = packetBuf.payload[1];
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	f8d3 2368 	ldr.w	r2, [r3, #872]	; 0x368
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8002c12:	3301      	adds	r3, #1
 8002c14:	7852      	ldrb	r2, [r2, #1]
 8002c16:	701a      	strb	r2, [r3, #0]
        }
      }
    }

    //Divert incoming into the correct buffer
    if (activePacketBuffer == SFE_UBLOX_PACKET_PACKETACK)
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f893 3371 	ldrb.w	r3, [r3, #881]	; 0x371
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d10b      	bne.n	8002c3a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3ae>
      processUBX(incoming, &packetAck, requestedClass, requestedID);
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	f503 7250 	add.w	r2, r3, #832	; 0x340
 8002c28:	7ab8      	ldrb	r0, [r7, #10]
 8002c2a:	7af9      	ldrb	r1, [r7, #11]
 8002c2c:	7e3b      	ldrb	r3, [r7, #24]
 8002c2e:	9300      	str	r3, [sp, #0]
 8002c30:	4603      	mov	r3, r0
 8002c32:	68f8      	ldr	r0, [r7, #12]
 8002c34:	f000 f89c 	bl	8002d70 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh>
 8002c38:	e019      	b.n	8002c6e <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3e2>
    else if (activePacketBuffer == SFE_UBLOX_PACKET_PACKETCFG)
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	f893 3371 	ldrb.w	r3, [r3, #881]	; 0x371
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d109      	bne.n	8002c58 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3cc>
      processUBX(incoming, incomingUBX, requestedClass, requestedID);
 8002c44:	7aba      	ldrb	r2, [r7, #10]
 8002c46:	7af9      	ldrb	r1, [r7, #11]
 8002c48:	7e3b      	ldrb	r3, [r7, #24]
 8002c4a:	9300      	str	r3, [sp, #0]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	68f8      	ldr	r0, [r7, #12]
 8002c52:	f000 f88d 	bl	8002d70 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh>
 8002c56:	e00a      	b.n	8002c6e <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3e2>
    else // if (activePacketBuffer == SFE_UBLOX_PACKET_PACKETBUF)
      processUBX(incoming, &packetBuf, requestedClass, requestedID);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	f503 7258 	add.w	r2, r3, #864	; 0x360
 8002c5e:	7ab8      	ldrb	r0, [r7, #10]
 8002c60:	7af9      	ldrb	r1, [r7, #11]
 8002c62:	7e3b      	ldrb	r3, [r7, #24]
 8002c64:	9300      	str	r3, [sp, #0]
 8002c66:	4603      	mov	r3, r0
 8002c68:	68f8      	ldr	r0, [r7, #12]
 8002c6a:	f000 f881 	bl	8002d70 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh>

    //Finally, increment the frame counter
    ubxFrameCounter++;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 8002c74:	3301      	adds	r3, #1
 8002c76:	b29a      	uxth	r2, r3
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
  }
  else if (currentSentence == RTCM)
  {
    processRTCMframe(incoming); //Deal with RTCM bytes
  }
}
 8002c7e:	e014      	b.n	8002caa <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x41e>
  else if (currentSentence == NMEA)
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d105      	bne.n	8002c96 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x40a>
    processNMEA(incoming); //Process each NMEA character
 8002c8a:	7afb      	ldrb	r3, [r7, #11]
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	68f8      	ldr	r0, [r7, #12]
 8002c90:	f000 f80f 	bl	8002cb2 <_ZN13SFE_UBLOX_GPS11processNMEAEc>
}
 8002c94:	e009      	b.n	8002caa <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x41e>
  else if (currentSentence == RTCM)
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 8002c9c:	2b03      	cmp	r3, #3
 8002c9e:	d104      	bne.n	8002caa <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x41e>
    processRTCMframe(incoming); //Deal with RTCM bytes
 8002ca0:	7afb      	ldrb	r3, [r7, #11]
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	68f8      	ldr	r0, [r7, #12]
 8002ca6:	f000 f80f 	bl	8002cc8 <_ZN13SFE_UBLOX_GPS16processRTCMframeEh>
}
 8002caa:	bf00      	nop
 8002cac:	3710      	adds	r7, #16
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <_ZN13SFE_UBLOX_GPS11processNMEAEc>:

//This is the default or generic NMEA processor. We're only going to pipe the data to serial port so we can see it.
//User could overwrite this function to pipe characters to nmea.process(c) of tinyGPS or MicroNMEA
//Or user could pipe each character to a buffer, radio, etc.
void SFE_UBLOX_GPS::processNMEA(char incoming)
{
 8002cb2:	b480      	push	{r7}
 8002cb4:	b083      	sub	sp, #12
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
 8002cba:	460b      	mov	r3, r1
 8002cbc:	70fb      	strb	r3, [r7, #3]
  //If user has assigned an output port then pipe the characters there
  //if (_nmeaOutputPort != NULL)
  //  _nmeaOutputPort->write(incoming); //Echo this byte to the serial port
}
 8002cbe:	bf00      	nop
 8002cc0:	370c      	adds	r7, #12
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bc80      	pop	{r7}
 8002cc6:	4770      	bx	lr

08002cc8 <_ZN13SFE_UBLOX_GPS16processRTCMframeEh>:
//Byte 1: 6-bits of zero
//Byte 2: 10-bits of length of this packet including the first two-ish header bytes, + 6.
//byte 3 + 4 bits: Msg type 12 bits
//Example: D3 00 7C 43 F0 ... / 0x7C = 124+6 = 130 bytes in this packet, 0x43F = Msg type 1087
void SFE_UBLOX_GPS::processRTCMframe(uint8_t incoming)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	460b      	mov	r3, r1
 8002cd2:	70fb      	strb	r3, [r7, #3]
  if (rtcmFrameCounter == 1)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	f8b3 30f4 	ldrh.w	r3, [r3, #244]	; 0xf4
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d109      	bne.n	8002cf2 <_ZN13SFE_UBLOX_GPS16processRTCMframeEh+0x2a>
  {
    rtcmLen = (incoming & 0x03) << 8; //Get the last two bits of this byte. Bits 8&9 of 10-bit length
 8002cde:	78fb      	ldrb	r3, [r7, #3]
 8002ce0:	021b      	lsls	r3, r3, #8
 8002ce2:	b29b      	uxth	r3, r3
 8002ce4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ce8:	b29a      	uxth	r2, r3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
 8002cf0:	e016      	b.n	8002d20 <_ZN13SFE_UBLOX_GPS16processRTCMframeEh+0x58>
  }
  else if (rtcmFrameCounter == 2)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	f8b3 30f4 	ldrh.w	r3, [r3, #244]	; 0xf4
 8002cf8:	2b02      	cmp	r3, #2
 8002cfa:	d111      	bne.n	8002d20 <_ZN13SFE_UBLOX_GPS16processRTCMframeEh+0x58>
  {
    rtcmLen |= incoming; //Bits 0-7 of packet length
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	f8b3 2398 	ldrh.w	r2, [r3, #920]	; 0x398
 8002d02:	78fb      	ldrb	r3, [r7, #3]
 8002d04:	b29b      	uxth	r3, r3
 8002d06:	4313      	orrs	r3, r2
 8002d08:	b29a      	uxth	r2, r3
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
    rtcmLen += 6;        //There are 6 additional bytes of what we presume is header, msgType, CRC, and stuff
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f8b3 3398 	ldrh.w	r3, [r3, #920]	; 0x398
 8002d16:	3306      	adds	r3, #6
 8002d18:	b29a      	uxth	r2, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
  else if (rtcmFrameCounter == 4)
  {
    rtcmMsgType |= (incoming >> 4); //Message Type, bits 0-7
  }*/

  rtcmFrameCounter++;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	f8b3 30f4 	ldrh.w	r3, [r3, #244]	; 0xf4
 8002d26:	3301      	adds	r3, #1
 8002d28:	b29a      	uxth	r2, r3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4

  processRTCM(incoming); //Here is where we expose this byte to the user
 8002d30:	78fb      	ldrb	r3, [r7, #3]
 8002d32:	4619      	mov	r1, r3
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f000 f810 	bl	8002d5a <_ZN13SFE_UBLOX_GPS11processRTCMEh>

  if (rtcmFrameCounter == rtcmLen)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	f8b3 20f4 	ldrh.w	r2, [r3, #244]	; 0xf4
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	f8b3 3398 	ldrh.w	r3, [r3, #920]	; 0x398
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d103      	bne.n	8002d52 <_ZN13SFE_UBLOX_GPS16processRTCMframeEh+0x8a>
  {
    //We're done!
    currentSentence = NONE; //Reset and start looking for next sentence type
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
  }
}
 8002d52:	bf00      	nop
 8002d54:	3708      	adds	r7, #8
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <_ZN13SFE_UBLOX_GPS11processRTCMEh>:

//This function is called for each byte of an RTCM frame
//Ths user can overwrite this function and process the RTCM frame as they please
//Bytes can be piped to Serial or other interface. The consumer could be a radio or the internet (Ntrip broadcaster)
void SFE_UBLOX_GPS::processRTCM(uint8_t incoming)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b083      	sub	sp, #12
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
 8002d62:	460b      	mov	r3, r1
 8002d64:	70fb      	strb	r3, [r7, #3]
  //  _debugSerial->print(F(" "));
  //  if(incoming < 0x10) _debugSerial->print(F("0"));
  //  if(incoming < 0x10) _debugSerial->print(F("0"));
  //  _debugSerial->print(incoming, HEX);
  //  if(rtcmFrameCounter % 16 == 0) _debugSerial->println();
}
 8002d66:	bf00      	nop
 8002d68:	370c      	adds	r7, #12
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bc80      	pop	{r7}
 8002d6e:	4770      	bx	lr

08002d70 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh>:
//Set valid to VALID or NOT_VALID once sentence is completely received and passes or fails CRC
//The payload portion of the packet can be 100s of bytes but the max array
//size is MAX_PAYLOAD_SIZE bytes. startingSpot can be set so we only record
//a subset of bytes within a larger packet.
void SFE_UBLOX_GPS::processUBX(uint8_t incoming, ubxPacket *incomingUBX, uint8_t requestedClass, uint8_t requestedID)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b086      	sub	sp, #24
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	607a      	str	r2, [r7, #4]
 8002d7a:	461a      	mov	r2, r3
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	72fb      	strb	r3, [r7, #11]
 8002d80:	4613      	mov	r3, r2
 8002d82:	72bb      	strb	r3, [r7, #10]
   size_t max_payload_size = (activePacketBuffer == SFE_UBLOX_PACKET_PACKETCFG) ? MAX_PAYLOAD_SIZE : 2;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	f893 3371 	ldrb.w	r3, [r3, #881]	; 0x371
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d102      	bne.n	8002d94 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x24>
 8002d8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d92:	e000      	b.n	8002d96 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x26>
 8002d94:	2302      	movs	r3, #2
 8002d96:	613b      	str	r3, [r7, #16]
   bool overrun = false;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	75fb      	strb	r3, [r7, #23]

  //Add all incoming bytes to the rolling checksum
  //Stop at len+4 as this is the checksum bytes to that should not be added to the rolling checksum
  if (incomingUBX->counter < incomingUBX->len + 4)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	885b      	ldrh	r3, [r3, #2]
 8002da0:	3303      	adds	r3, #3
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	8892      	ldrh	r2, [r2, #4]
 8002da6:	4293      	cmp	r3, r2
 8002da8:	db04      	blt.n	8002db4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x44>
    addToChecksum(incoming);
 8002daa:	7afb      	ldrb	r3, [r7, #11]
 8002dac:	4619      	mov	r1, r3
 8002dae:	68f8      	ldr	r0, [r7, #12]
 8002db0:	f001 f8f7 	bl	8003fa2 <_ZN13SFE_UBLOX_GPS13addToChecksumEh>

  if (incomingUBX->counter == 0)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	889b      	ldrh	r3, [r3, #4]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d103      	bne.n	8002dc4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x54>
  {
    incomingUBX->cls = incoming;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	7afa      	ldrb	r2, [r7, #11]
 8002dc0:	701a      	strb	r2, [r3, #0]
 8002dc2:	e15e      	b.n	8003082 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == 1)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	889b      	ldrh	r3, [r3, #4]
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d103      	bne.n	8002dd4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x64>
  {
    incomingUBX->id = incoming;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	7afa      	ldrb	r2, [r7, #11]
 8002dd0:	705a      	strb	r2, [r3, #1]
 8002dd2:	e156      	b.n	8003082 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == 2) //Len LSB
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	889b      	ldrh	r3, [r3, #4]
 8002dd8:	2b02      	cmp	r3, #2
 8002dda:	d104      	bne.n	8002de6 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x76>
  {
    incomingUBX->len = incoming;
 8002ddc:	7afb      	ldrb	r3, [r7, #11]
 8002dde:	b29a      	uxth	r2, r3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	805a      	strh	r2, [r3, #2]
 8002de4:	e14d      	b.n	8003082 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == 3) //Len MSB
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	889b      	ldrh	r3, [r3, #4]
 8002dea:	2b03      	cmp	r3, #3
 8002dec:	d10b      	bne.n	8002e06 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x96>
  {
    incomingUBX->len |= incoming << 8;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	885b      	ldrh	r3, [r3, #2]
 8002df2:	b21a      	sxth	r2, r3
 8002df4:	7afb      	ldrb	r3, [r7, #11]
 8002df6:	021b      	lsls	r3, r3, #8
 8002df8:	b21b      	sxth	r3, r3
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	b21b      	sxth	r3, r3
 8002dfe:	b29a      	uxth	r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	805a      	strh	r2, [r3, #2]
 8002e04:	e13d      	b.n	8003082 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == incomingUBX->len + 4) //ChecksumA
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	889b      	ldrh	r3, [r3, #4]
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	885b      	ldrh	r3, [r3, #2]
 8002e10:	3304      	adds	r3, #4
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d103      	bne.n	8002e1e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0xae>
  {
    incomingUBX->checksumA = incoming;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	7afa      	ldrb	r2, [r7, #11]
 8002e1a:	731a      	strb	r2, [r3, #12]
 8002e1c:	e131      	b.n	8003082 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == incomingUBX->len + 5) //ChecksumB
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	889b      	ldrh	r3, [r3, #4]
 8002e22:	461a      	mov	r2, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	885b      	ldrh	r3, [r3, #2]
 8002e28:	3305      	adds	r3, #5
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	f040 80fb 	bne.w	8003026 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x2b6>
  {
    incomingUBX->checksumB = incoming;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	7afa      	ldrb	r2, [r7, #11]
 8002e34:	735a      	strb	r2, [r3, #13]

    currentSentence = NONE; //We're done! Reset the sentence to being looking for a new start char
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234

    //Validate this sentence
    if ((incomingUBX->checksumA == rollingChecksumA) && (incomingUBX->checksumB == rollingChecksumB))
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	7b1a      	ldrb	r2, [r3, #12]
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	f893 3386 	ldrb.w	r3, [r3, #902]	; 0x386
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	f040 80b6 	bne.w	8002fba <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x24a>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	7b5a      	ldrb	r2, [r3, #13]
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	f893 3387 	ldrb.w	r3, [r3, #903]	; 0x387
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	f040 80ae 	bne.w	8002fba <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x24a>
    {
      incomingUBX->valid = SFE_UBLOX_PACKET_VALIDITY_VALID; // Flag the packet as valid
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2201      	movs	r2, #1
 8002e62:	739a      	strb	r2, [r3, #14]

      // Let's check if the class and ID match the requestedClass and requestedID
      // Remember - this could be a data packet or an ACK packet
      if ((incomingUBX->cls == requestedClass) && (incomingUBX->id == requestedID))
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	7aba      	ldrb	r2, [r7, #10]
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d109      	bne.n	8002e82 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x112>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	785b      	ldrb	r3, [r3, #1]
 8002e72:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d103      	bne.n	8002e82 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x112>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_VALID; // If we have a match, set the classAndIDmatch flag to valid
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	73da      	strb	r2, [r3, #15]
 8002e80:	e088      	b.n	8002f94 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
      }

      // If this is an ACK then let's check if the class and ID match the requestedClass and requestedID
      else if ((incomingUBX->cls == UBX_CLASS_ACK) && (incomingUBX->id == UBX_ACK_ACK) && (incomingUBX->payload[0] == requestedClass) && (incomingUBX->payload[1] == requestedID))
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	2b05      	cmp	r3, #5
 8002e88:	d115      	bne.n	8002eb6 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x146>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	785b      	ldrb	r3, [r3, #1]
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d111      	bne.n	8002eb6 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x146>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	781b      	ldrb	r3, [r3, #0]
 8002e98:	7aba      	ldrb	r2, [r7, #10]
 8002e9a:	429a      	cmp	r2, r3
 8002e9c:	d10b      	bne.n	8002eb6 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x146>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	3301      	adds	r3, #1
 8002ea4:	781b      	ldrb	r3, [r3, #0]
 8002ea6:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d103      	bne.n	8002eb6 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x146>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_VALID; // If we have a match, set the classAndIDmatch flag to valid
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	73da      	strb	r2, [r3, #15]
 8002eb4:	e06e      	b.n	8002f94 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
      }

      // If this is a NACK then let's check if the class and ID match the requestedClass and requestedID
      else if ((incomingUBX->cls == UBX_CLASS_ACK) && (incomingUBX->id == UBX_ACK_NACK) && (incomingUBX->payload[0] == requestedClass) && (incomingUBX->payload[1] == requestedID))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	781b      	ldrb	r3, [r3, #0]
 8002eba:	2b05      	cmp	r3, #5
 8002ebc:	d115      	bne.n	8002eea <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x17a>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	785b      	ldrb	r3, [r3, #1]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d111      	bne.n	8002eea <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x17a>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	7aba      	ldrb	r2, [r7, #10]
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d10b      	bne.n	8002eea <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x17a>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	781b      	ldrb	r3, [r3, #0]
 8002eda:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d103      	bne.n	8002eea <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x17a>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_NOTACKNOWLEDGED; // If we have a match, set the classAndIDmatch flag to NOTACKNOWLEDGED
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2203      	movs	r2, #3
 8002ee6:	73da      	strb	r2, [r3, #15]
        if (_printDebug == true)
 8002ee8:	e054      	b.n	8002f94 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
        }
      }

      //This is not an ACK and we do not have a complete class and ID match
      //So let's check for an HPPOSLLH message arriving when we were expecting PVT and vice versa
      else if ((incomingUBX->cls == requestedClass) &&
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	781b      	ldrb	r3, [r3, #0]
 8002eee:	7aba      	ldrb	r2, [r7, #10]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d123      	bne.n	8002f3c <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x1cc>
        (((incomingUBX->id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	785b      	ldrb	r3, [r3, #1]
      else if ((incomingUBX->cls == requestedClass) &&
 8002ef8:	2b07      	cmp	r3, #7
 8002efa:	d107      	bne.n	8002f0c <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x19c>
        (((incomingUBX->id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 8002efc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f00:	2b14      	cmp	r3, #20
 8002f02:	d044      	beq.n	8002f8e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
 8002f04:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f08:	2b04      	cmp	r3, #4
 8002f0a:	d040      	beq.n	8002f8e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
        ((incomingUBX->id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	785b      	ldrb	r3, [r3, #1]
        (((incomingUBX->id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 8002f10:	2b14      	cmp	r3, #20
 8002f12:	d107      	bne.n	8002f24 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x1b4>
        ((incomingUBX->id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 8002f14:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f18:	2b07      	cmp	r3, #7
 8002f1a:	d038      	beq.n	8002f8e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
 8002f1c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f20:	2b04      	cmp	r3, #4
 8002f22:	d034      	beq.n	8002f8e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
        ((incomingUBX->id == UBX_NAV_DOP) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_HPPOSLLH))))
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	785b      	ldrb	r3, [r3, #1]
        ((incomingUBX->id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 8002f28:	2b04      	cmp	r3, #4
 8002f2a:	d107      	bne.n	8002f3c <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x1cc>
        ((incomingUBX->id == UBX_NAV_DOP) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_HPPOSLLH))))
 8002f2c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f30:	2b07      	cmp	r3, #7
 8002f32:	d02c      	beq.n	8002f8e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
 8002f34:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f38:	2b14      	cmp	r3, #20
 8002f3a:	d028      	beq.n	8002f8e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
          //_debugSerial->print(F(" Message ID: 0x"));
          //_debugSerial->println(incomingUBX->id, HEX);
        }
      }
      // Let's do the same for the HNR messages
      else if ((incomingUBX->cls == requestedClass) &&
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	781b      	ldrb	r3, [r3, #0]
 8002f40:	7aba      	ldrb	r2, [r7, #10]
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d126      	bne.n	8002f94 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
        (((incomingUBX->id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	785b      	ldrb	r3, [r3, #1]
      else if ((incomingUBX->cls == requestedClass) &&
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d107      	bne.n	8002f5e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x1ee>
        (((incomingUBX->id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 8002f4e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d01d      	beq.n	8002f92 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x222>
 8002f56:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d019      	beq.n	8002f92 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x222>
         ((incomingUBX->id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	785b      	ldrb	r3, [r3, #1]
        (((incomingUBX->id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d107      	bne.n	8002f76 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x206>
         ((incomingUBX->id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 8002f66:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d011      	beq.n	8002f92 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x222>
 8002f6e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d00d      	beq.n	8002f92 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x222>
         ((incomingUBX->id == UBX_HNR_PVT) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_INS))))
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	785b      	ldrb	r3, [r3, #1]
         ((incomingUBX->id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d10a      	bne.n	8002f94 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
         ((incomingUBX->id == UBX_HNR_PVT) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_INS))))
 8002f7e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d006      	beq.n	8002f94 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
 8002f86:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	e002      	b.n	8002f94 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
      else if ((incomingUBX->cls == requestedClass) &&
 8002f8e:	bf00      	nop
 8002f90:	e000      	b.n	8002f94 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
      else if ((incomingUBX->cls == requestedClass) &&
 8002f92:	bf00      	nop
           //_debugSerial->print(F(" Message ID: 0x"));
           //_debugSerial->println(incomingUBX->id, HEX);
         }
       }

      if (_printDebug == true)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	f893 3238 	ldrb.w	r3, [r3, #568]	; 0x238
 8002f9a:	2b01      	cmp	r3, #1
 8002f9c:	d103      	bne.n	8002fa6 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x236>
      {
        //_debugSerial->print(F("Incoming: Size: "));
        //_debugSerial->print(incomingUBX->len);
        //_debugSerial->print(F(" Received: "));
        printPacket(incomingUBX);
 8002f9e:	6879      	ldr	r1, [r7, #4]
 8002fa0:	68f8      	ldr	r0, [r7, #12]
 8002fa2:	f001 f81d 	bl	8003fe0 <_ZN13SFE_UBLOX_GPS11printPacketEP9ubxPacket>
          //_debugSerial->println(F("packetAck classAndIDmatch"));
        }
      }

      //We've got a valid packet, now do something with it but only if ignoreThisPayload is false
      if (ignoreThisPayload == false)
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	f893 3370 	ldrb.w	r3, [r3, #880]	; 0x370
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d168      	bne.n	8003082 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
      {
        processUBXpacket(incomingUBX);
 8002fb0:	6879      	ldr	r1, [r7, #4]
 8002fb2:	68f8      	ldr	r0, [r7, #12]
 8002fb4:	f000 f880 	bl	80030b8 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket>
      if (ignoreThisPayload == false)
 8002fb8:	e063      	b.n	8003082 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
      }
    }
    else // Checksum failure
    {
      incomingUBX->valid = SFE_UBLOX_PACKET_VALIDITY_NOT_VALID;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	739a      	strb	r2, [r3, #14]

      // Let's check if the class and ID match the requestedClass and requestedID.
      // This is potentially risky as we are saying that we saw the requested Class and ID
      // but that the packet checksum failed. Potentially it could be the class or ID bytes
      // that caused the checksum error!
      if ((incomingUBX->cls == requestedClass) && (incomingUBX->id == requestedID))
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	781b      	ldrb	r3, [r3, #0]
 8002fc4:	7aba      	ldrb	r2, [r7, #10]
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d109      	bne.n	8002fde <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x26e>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	785b      	ldrb	r3, [r3, #1]
 8002fce:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002fd2:	429a      	cmp	r2, r3
 8002fd4:	d103      	bne.n	8002fde <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x26e>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_VALID; // If we have a match, set the classAndIDmatch flag to not valid
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	73da      	strb	r2, [r3, #15]
 8002fdc:	e014      	b.n	8003008 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x298>
      }
      // If this is an ACK then let's check if the class and ID match the requestedClass and requestedID
      else if ((incomingUBX->cls == UBX_CLASS_ACK) && (incomingUBX->payload[0] == requestedClass) && (incomingUBX->payload[1] == requestedID))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	2b05      	cmp	r3, #5
 8002fe4:	d110      	bne.n	8003008 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x298>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	781b      	ldrb	r3, [r3, #0]
 8002fec:	7aba      	ldrb	r2, [r7, #10]
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d10a      	bne.n	8003008 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x298>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	3301      	adds	r3, #1
 8002ff8:	781b      	ldrb	r3, [r3, #0]
 8002ffa:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002ffe:	429a      	cmp	r2, r3
 8003000:	d102      	bne.n	8003008 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x298>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_VALID; // If we have a match, set the classAndIDmatch flag to not valid
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	73da      	strb	r2, [r3, #15]
      }

      if ((_printDebug == true) || (_printLimitedDebug == true)) // Print this if doing limited debugging
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	f893 3238 	ldrb.w	r3, [r3, #568]	; 0x238
 800300e:	2b01      	cmp	r3, #1
 8003010:	d004      	beq.n	800301c <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x2ac>
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	f893 3239 	ldrb.w	r3, [r3, #569]	; 0x239
 8003018:	2b01      	cmp	r3, #1
 800301a:	d132      	bne.n	8003082 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>

        //_debugSerial->print(F("Failed  : "));
        //_debugSerial->print(F("Size: "));
        //_debugSerial->print(incomingUBX->len);
        //_debugSerial->print(F(" Received: "));
        printPacket(incomingUBX);
 800301c:	6879      	ldr	r1, [r7, #4]
 800301e:	68f8      	ldr	r0, [r7, #12]
 8003020:	f000 ffde 	bl	8003fe0 <_ZN13SFE_UBLOX_GPS11printPacketEP9ubxPacket>
 8003024:	e02d      	b.n	8003082 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
    }
  }
  else //Load this byte into the payload array
  {
    //If a UBX_NAV_PVT packet comes in asynchronously, we need to fudge the startingSpot
    uint16_t startingSpot = incomingUBX->startingSpot;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	88db      	ldrh	r3, [r3, #6]
 800302a:	82bb      	strh	r3, [r7, #20]
    if (incomingUBX->cls == UBX_CLASS_NAV && incomingUBX->id == UBX_NAV_PVT)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	2b01      	cmp	r3, #1
 8003032:	d105      	bne.n	8003040 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x2d0>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	785b      	ldrb	r3, [r3, #1]
 8003038:	2b07      	cmp	r3, #7
 800303a:	d101      	bne.n	8003040 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x2d0>
      startingSpot = 0;
 800303c:	2300      	movs	r3, #0
 800303e:	82bb      	strh	r3, [r7, #20]
    // Check if this is payload data which should be ignored
    if (ignoreThisPayload == false)
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	f893 3370 	ldrb.w	r3, [r3, #880]	; 0x370
 8003046:	2b00      	cmp	r3, #0
 8003048:	d11b      	bne.n	8003082 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
    {
      //Begin recording if counter goes past startingSpot
      if ((incomingUBX->counter - 4) >= startingSpot)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	889b      	ldrh	r3, [r3, #4]
 800304e:	1eda      	subs	r2, r3, #3
 8003050:	8abb      	ldrh	r3, [r7, #20]
 8003052:	429a      	cmp	r2, r3
 8003054:	dd15      	ble.n	8003082 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
      {
        //Check to see if we have room for this byte
        if (((incomingUBX->counter - 4) - startingSpot) < max_payload_size) //If counter = 208, starting spot = 200, we're good to record.
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	889b      	ldrh	r3, [r3, #4]
 800305a:	1f1a      	subs	r2, r3, #4
 800305c:	8abb      	ldrh	r3, [r7, #20]
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	461a      	mov	r2, r3
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	4293      	cmp	r3, r2
 8003066:	d90a      	bls.n	800307e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x30e>
        {
          incomingUBX->payload[incomingUBX->counter - 4 - startingSpot] = incoming; //Store this byte into payload array
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	687a      	ldr	r2, [r7, #4]
 800306e:	8892      	ldrh	r2, [r2, #4]
 8003070:	1f11      	subs	r1, r2, #4
 8003072:	8aba      	ldrh	r2, [r7, #20]
 8003074:	1a8a      	subs	r2, r1, r2
 8003076:	4413      	add	r3, r2
 8003078:	7afa      	ldrb	r2, [r7, #11]
 800307a:	701a      	strb	r2, [r3, #0]
 800307c:	e001      	b.n	8003082 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
        }
        else
        {
          overrun = true;
 800307e:	2301      	movs	r3, #1
 8003080:	75fb      	strb	r3, [r7, #23]
      }
    }
  }

  //Increment the counter
  incomingUBX->counter++;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	889b      	ldrh	r3, [r3, #4]
 8003086:	3301      	adds	r3, #1
 8003088:	b29a      	uxth	r2, r3
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	809a      	strh	r2, [r3, #4]

  if (overrun || (incomingUBX->counter == MAX_PAYLOAD_SIZE))
 800308e:	7dfb      	ldrb	r3, [r7, #23]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d104      	bne.n	800309e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x32e>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	889b      	ldrh	r3, [r3, #4]
 8003098:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800309c:	d107      	bne.n	80030ae <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x33e>
  {
    //Something has gone very wrong
    currentSentence = NONE; //Reset the sentence to being looking for a new start char
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2200      	movs	r2, #0
 80030a2:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
    if ((_printDebug == true) || (_printLimitedDebug == true)) // Print this if doing limited debugging
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	f893 3238 	ldrb.w	r3, [r3, #568]	; 0x238
 80030ac:	2b01      	cmp	r3, #1
        //_debugSerial->println(F("processUBX: buffer overrun detected"));
      //else
        //_debugSerial->println(F("processUBX: counter hit MAX_PAYLOAD_SIZE"));
    }
  }
}
 80030ae:	bf00      	nop
 80030b0:	3718      	adds	r7, #24
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
	...

080030b8 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket>:
//Once a packet has been received and validated, identify this packet's class/id and update internal flags
//Note: if the user requests a PVT or a HPPOSLLH message using a custom packet, the data extraction will
//      not work as expected beacuse extractLong etc are hardwired to packetCfg payloadCfg. Ideally
//      extractLong etc should be updated so they receive a pointer to the packet buffer.
void SFE_UBLOX_GPS::processUBXpacket(ubxPacket *msg)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b086      	sub	sp, #24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
  switch (msg->cls)
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	781b      	ldrb	r3, [r3, #0]
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d004      	beq.n	80030d4 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x1c>
 80030ca:	2b28      	cmp	r3, #40	; 0x28
 80030cc:	f000 83a4 	beq.w	8003818 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x760>
      hnrPVT.headVehValid = (flags & 0x10) > 0;

      hnrPVTQueried = true;
    }
  }
}
 80030d0:	f000 bd98 	b.w	8003c04 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4c>
    if (msg->id == UBX_NAV_PVT && msg->len == 92)
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	785b      	ldrb	r3, [r3, #1]
 80030d8:	2b07      	cmp	r3, #7
 80030da:	f040 8258 	bne.w	800358e <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x4d6>
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	885b      	ldrh	r3, [r3, #2]
 80030e2:	2b5c      	cmp	r3, #92	; 0x5c
 80030e4:	f040 8253 	bne.w	800358e <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x4d6>
      constexpr int startingSpot = 0; //fixed value used in processUBX
 80030e8:	2300      	movs	r3, #0
 80030ea:	60fb      	str	r3, [r7, #12]
      timeOfWeek = extractLong(0);
 80030ec:	2100      	movs	r1, #0
 80030ee:	6878      	ldr	r0, [r7, #4]
 80030f0:	f001 f9a4 	bl	800443c <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80030f4:	4602      	mov	r2, r0
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
      gpsMillisecond = extractLong(0) % 1000; //Get last three digits of iTOW
 80030fc:	2100      	movs	r1, #0
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f001 f99c 	bl	800443c <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003104:	4602      	mov	r2, r0
 8003106:	4bc9      	ldr	r3, [pc, #804]	; (800342c <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x374>)
 8003108:	fba3 1302 	umull	r1, r3, r3, r2
 800310c:	099b      	lsrs	r3, r3, #6
 800310e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003112:	fb01 f303 	mul.w	r3, r1, r3
 8003116:	1ad3      	subs	r3, r2, r3
 8003118:	b29a      	uxth	r2, r3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
      gpsYear = extractInt(4);
 8003120:	2104      	movs	r1, #4
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	f001 f9d1 	bl	80044ca <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003128:	4603      	mov	r3, r0
 800312a:	461a      	mov	r2, r3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
      gpsMonth = extractByte(6);
 8003132:	2106      	movs	r1, #6
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	f001 f9ff 	bl	8004538 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 800313a:	4603      	mov	r3, r0
 800313c:	461a      	mov	r2, r3
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
      gpsDay = extractByte(7);
 8003144:	2107      	movs	r1, #7
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f001 f9f6 	bl	8004538 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 800314c:	4603      	mov	r3, r0
 800314e:	461a      	mov	r2, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
      gpsHour = extractByte(8);
 8003156:	2108      	movs	r1, #8
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f001 f9ed 	bl	8004538 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 800315e:	4603      	mov	r3, r0
 8003160:	461a      	mov	r2, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
      gpsMinute = extractByte(9);
 8003168:	2109      	movs	r1, #9
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f001 f9e4 	bl	8004538 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003170:	4603      	mov	r3, r0
 8003172:	461a      	mov	r2, r3
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
      gpsSecond = extractByte(10);
 800317a:	210a      	movs	r1, #10
 800317c:	6878      	ldr	r0, [r7, #4]
 800317e:	f001 f9db 	bl	8004538 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003182:	4603      	mov	r3, r0
 8003184:	461a      	mov	r2, r3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
      gpsDateValid = extractByte(11) & 0x01;
 800318c:	210b      	movs	r1, #11
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	f001 f9d2 	bl	8004538 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003194:	4603      	mov	r3, r0
 8003196:	f003 0301 	and.w	r3, r3, #1
 800319a:	2b00      	cmp	r3, #0
 800319c:	bf14      	ite	ne
 800319e:	2301      	movne	r3, #1
 80031a0:	2300      	moveq	r3, #0
 80031a2:	b2da      	uxtb	r2, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
      gpsTimeValid = (extractByte(11) & 0x02) >> 1;
 80031aa:	210b      	movs	r1, #11
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f001 f9c3 	bl	8004538 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 80031b2:	4603      	mov	r3, r0
 80031b4:	f003 0302 	and.w	r3, r3, #2
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	bf14      	ite	ne
 80031bc:	2301      	movne	r3, #1
 80031be:	2300      	moveq	r3, #0
 80031c0:	b2da      	uxtb	r2, r3
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
      gpsNanosecond = extractSignedLong(16); //Includes milliseconds
 80031c8:	2110      	movs	r1, #16
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f001 f96b 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80031d0:	4602      	mov	r2, r0
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	67da      	str	r2, [r3, #124]	; 0x7c
      fixType = extractByte(20 - startingSpot);
 80031d6:	2114      	movs	r1, #20
 80031d8:	6878      	ldr	r0, [r7, #4]
 80031da:	f001 f9ad 	bl	8004538 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 80031de:	4603      	mov	r3, r0
 80031e0:	461a      	mov	r2, r3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
      gnssFixOk = extractByte(21 - startingSpot) & 0x1; //Get the 1st bit
 80031e8:	2115      	movs	r1, #21
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	f001 f9a4 	bl	8004538 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 80031f0:	4603      	mov	r3, r0
 80031f2:	f003 0301 	and.w	r3, r3, #1
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	bf14      	ite	ne
 80031fa:	2301      	movne	r3, #1
 80031fc:	2300      	moveq	r3, #0
 80031fe:	b2da      	uxtb	r2, r3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
      diffSoln = (extractByte(21 - startingSpot) >> 1) & 0x1; //Get the 2nd bit
 8003206:	2115      	movs	r1, #21
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f001 f995 	bl	8004538 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 800320e:	4603      	mov	r3, r0
 8003210:	f003 0302 	and.w	r3, r3, #2
 8003214:	2b00      	cmp	r3, #0
 8003216:	bf14      	ite	ne
 8003218:	2301      	movne	r3, #1
 800321a:	2300      	moveq	r3, #0
 800321c:	b2da      	uxtb	r2, r3
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
      carrierSolution = extractByte(21 - startingSpot) >> 6; //Get 6th&7th bits of this byte
 8003224:	2115      	movs	r1, #21
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	f001 f986 	bl	8004538 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 800322c:	4603      	mov	r3, r0
 800322e:	119b      	asrs	r3, r3, #6
 8003230:	b2da      	uxtb	r2, r3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f883 20ae 	strb.w	r2, [r3, #174]	; 0xae
      headVehValid = (extractByte(21 - startingSpot) >> 5) & 0x1; // Get the 5th bit
 8003238:	2115      	movs	r1, #21
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f001 f97c 	bl	8004538 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003240:	4603      	mov	r3, r0
 8003242:	f003 0320 	and.w	r3, r3, #32
 8003246:	2b00      	cmp	r3, #0
 8003248:	bf14      	ite	ne
 800324a:	2301      	movne	r3, #1
 800324c:	2300      	moveq	r3, #0
 800324e:	b2da      	uxtb	r2, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
      SIV = extractByte(23 - startingSpot);
 8003256:	2117      	movs	r1, #23
 8003258:	6878      	ldr	r0, [r7, #4]
 800325a:	f001 f96d 	bl	8004538 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 800325e:	4603      	mov	r3, r0
 8003260:	461a      	mov	r2, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
      longitude = extractSignedLong(24 - startingSpot);
 8003268:	2118      	movs	r1, #24
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	f001 f91b 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003270:	4602      	mov	r2, r0
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      latitude = extractSignedLong(28 - startingSpot);
 8003278:	211c      	movs	r1, #28
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f001 f913 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003280:	4602      	mov	r2, r0
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      altitude = extractSignedLong(32 - startingSpot);
 8003288:	2120      	movs	r1, #32
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f001 f90b 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003290:	4602      	mov	r2, r0
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      altitudeMSL = extractSignedLong(36 - startingSpot);
 8003298:	2124      	movs	r1, #36	; 0x24
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f001 f903 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80032a0:	4602      	mov	r2, r0
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      horizontalAccEst = extractLong(40 - startingSpot);
 80032a8:	2128      	movs	r1, #40	; 0x28
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f001 f8c6 	bl	800443c <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80032b0:	4602      	mov	r2, r0
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
      verticalAccEst = extractLong(44 - startingSpot);
 80032b8:	212c      	movs	r1, #44	; 0x2c
 80032ba:	6878      	ldr	r0, [r7, #4]
 80032bc:	f001 f8be 	bl	800443c <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80032c0:	4602      	mov	r2, r0
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      nedNorthVel = extractSignedLong(48 - startingSpot);
 80032c8:	2130      	movs	r1, #48	; 0x30
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f001 f8eb 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80032d0:	4602      	mov	r2, r0
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
      nedEastVel = extractSignedLong(52 - startingSpot);
 80032d8:	2134      	movs	r1, #52	; 0x34
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	f001 f8e3 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80032e0:	4602      	mov	r2, r0
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
      nedDownVel = extractSignedLong(56 - startingSpot);
 80032e8:	2138      	movs	r1, #56	; 0x38
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f001 f8db 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80032f0:	4602      	mov	r2, r0
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
      groundSpeed = extractSignedLong(60 - startingSpot);
 80032f8:	213c      	movs	r1, #60	; 0x3c
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	f001 f8d3 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003300:	4602      	mov	r2, r0
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      headingOfMotion = extractSignedLong(64 - startingSpot);
 8003308:	2140      	movs	r1, #64	; 0x40
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f001 f8cb 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003310:	4602      	mov	r2, r0
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
      speedAccEst = extractLong(68 - startingSpot);
 8003318:	2144      	movs	r1, #68	; 0x44
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	f001 f88e 	bl	800443c <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003320:	4602      	mov	r2, r0
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
      headingAccEst = extractLong(72 - startingSpot);
 8003328:	2148      	movs	r1, #72	; 0x48
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f001 f886 	bl	800443c <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003330:	4602      	mov	r2, r0
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
      pDOP = extractInt(76 - startingSpot);
 8003338:	214c      	movs	r1, #76	; 0x4c
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f001 f8c5 	bl	80044ca <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003340:	4603      	mov	r3, r0
 8003342:	461a      	mov	r2, r3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
      invalidLlh = extractByte(78 - startingSpot) & 0x1;
 800334a:	214e      	movs	r1, #78	; 0x4e
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	f001 f8f3 	bl	8004538 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003352:	4603      	mov	r3, r0
 8003354:	f003 0301 	and.w	r3, r3, #1
 8003358:	2b00      	cmp	r3, #0
 800335a:	bf14      	ite	ne
 800335c:	2301      	movne	r3, #1
 800335e:	2300      	moveq	r3, #0
 8003360:	b2da      	uxtb	r2, r3
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
      headVeh = extractSignedLong(84 - startingSpot);
 8003368:	2154      	movs	r1, #84	; 0x54
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f001 f89b 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003370:	4602      	mov	r2, r0
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
      magDec = extractSignedInt(88 - startingSpot);
 8003378:	2158      	movs	r1, #88	; 0x58
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f001 f8c9 	bl	8004512 <_ZN13SFE_UBLOX_GPS16extractSignedIntEa>
 8003380:	4603      	mov	r3, r0
 8003382:	461a      	mov	r2, r3
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
      magAcc = extractInt(90 - startingSpot);
 800338a:	215a      	movs	r1, #90	; 0x5a
 800338c:	6878      	ldr	r0, [r7, #4]
 800338e:	f001 f89c 	bl	80044ca <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003392:	4603      	mov	r3, r0
 8003394:	461a      	mov	r2, r3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
      moduleQueried.gpsiTOW = true;
 800339c:	687a      	ldr	r2, [r7, #4]
 800339e:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 80033a2:	f043 0301 	orr.w	r3, r3, #1
 80033a6:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsYear = true;
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 80033b0:	f043 0302 	orr.w	r3, r3, #2
 80033b4:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsMonth = true;
 80033b8:	687a      	ldr	r2, [r7, #4]
 80033ba:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 80033be:	f043 0304 	orr.w	r3, r3, #4
 80033c2:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsDay = true;
 80033c6:	687a      	ldr	r2, [r7, #4]
 80033c8:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 80033cc:	f043 0308 	orr.w	r3, r3, #8
 80033d0:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsHour = true;
 80033d4:	687a      	ldr	r2, [r7, #4]
 80033d6:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 80033da:	f043 0310 	orr.w	r3, r3, #16
 80033de:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsMinute = true;
 80033e2:	687a      	ldr	r2, [r7, #4]
 80033e4:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 80033e8:	f043 0320 	orr.w	r3, r3, #32
 80033ec:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsSecond = true;
 80033f0:	687a      	ldr	r2, [r7, #4]
 80033f2:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 80033f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80033fa:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsDateValid = true;
 80033fe:	687a      	ldr	r2, [r7, #4]
 8003400:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8003404:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003408:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsTimeValid = true;
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8003412:	f043 0301 	orr.w	r3, r3, #1
 8003416:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.gpsNanosecond = true;
 800341a:	687a      	ldr	r2, [r7, #4]
 800341c:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8003420:	f043 0302 	orr.w	r3, r3, #2
 8003424:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.all = true;
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	e001      	b.n	8003430 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x378>
 800342c:	10624dd3 	.word	0x10624dd3
 8003430:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8003434:	f043 0304 	orr.w	r3, r3, #4
 8003438:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.gnssFixOk = true;
 800343c:	687a      	ldr	r2, [r7, #4]
 800343e:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8003442:	f043 0308 	orr.w	r3, r3, #8
 8003446:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.diffSoln = true;
 800344a:	687a      	ldr	r2, [r7, #4]
 800344c:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8003450:	f043 0310 	orr.w	r3, r3, #16
 8003454:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.headVehValid = true;
 8003458:	687a      	ldr	r2, [r7, #4]
 800345a:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 800345e:	f043 0320 	orr.w	r3, r3, #32
 8003462:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.longitude = true;
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 800346c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003470:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.latitude = true;
 8003474:	687a      	ldr	r2, [r7, #4]
 8003476:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 800347a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800347e:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.altitude = true;
 8003482:	687a      	ldr	r2, [r7, #4]
 8003484:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8003488:	f043 0301 	orr.w	r3, r3, #1
 800348c:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.altitudeMSL = true;
 8003490:	687a      	ldr	r2, [r7, #4]
 8003492:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8003496:	f043 0302 	orr.w	r3, r3, #2
 800349a:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.horizontalAccEst = true;
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 80034a4:	f043 0304 	orr.w	r3, r3, #4
 80034a8:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.verticalAccEst = true;
 80034ac:	687a      	ldr	r2, [r7, #4]
 80034ae:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 80034b2:	f043 0308 	orr.w	r3, r3, #8
 80034b6:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.nedNorthVel = true;
 80034ba:	687a      	ldr	r2, [r7, #4]
 80034bc:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 80034c0:	f043 0310 	orr.w	r3, r3, #16
 80034c4:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.nedEastVel = true;
 80034c8:	687a      	ldr	r2, [r7, #4]
 80034ca:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 80034ce:	f043 0320 	orr.w	r3, r3, #32
 80034d2:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.nedDownVel = true;
 80034d6:	687a      	ldr	r2, [r7, #4]
 80034d8:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 80034dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034e0:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.SIV = true;
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 80034ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034ee:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.fixType = true;
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 80034f8:	f043 0301 	orr.w	r3, r3, #1
 80034fc:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.carrierSolution = true;
 8003500:	687a      	ldr	r2, [r7, #4]
 8003502:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8003506:	f043 0302 	orr.w	r3, r3, #2
 800350a:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.groundSpeed = true;
 800350e:	687a      	ldr	r2, [r7, #4]
 8003510:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8003514:	f043 0304 	orr.w	r3, r3, #4
 8003518:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.headingOfMotion = true;
 800351c:	687a      	ldr	r2, [r7, #4]
 800351e:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8003522:	f043 0308 	orr.w	r3, r3, #8
 8003526:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.speedAccEst = true;
 800352a:	687a      	ldr	r2, [r7, #4]
 800352c:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8003530:	f043 0310 	orr.w	r3, r3, #16
 8003534:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.headingAccEst = true;
 8003538:	687a      	ldr	r2, [r7, #4]
 800353a:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 800353e:	f043 0320 	orr.w	r3, r3, #32
 8003542:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.pDOP = true;
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 800354c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003550:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.invalidLlh = true;
 8003554:	687a      	ldr	r2, [r7, #4]
 8003556:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 800355a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800355e:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.headVeh = true;
 8003562:	687a      	ldr	r2, [r7, #4]
 8003564:	f892 338c 	ldrb.w	r3, [r2, #908]	; 0x38c
 8003568:	f043 0301 	orr.w	r3, r3, #1
 800356c:	f882 338c 	strb.w	r3, [r2, #908]	; 0x38c
      moduleQueried.magDec = true;
 8003570:	687a      	ldr	r2, [r7, #4]
 8003572:	f892 338c 	ldrb.w	r3, [r2, #908]	; 0x38c
 8003576:	f043 0302 	orr.w	r3, r3, #2
 800357a:	f882 338c 	strb.w	r3, [r2, #908]	; 0x38c
      moduleQueried.magAcc = true;
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	f892 338c 	ldrb.w	r3, [r2, #908]	; 0x38c
 8003584:	f043 0304 	orr.w	r3, r3, #4
 8003588:	f882 338c 	strb.w	r3, [r2, #908]	; 0x38c
 800358c:	e143      	b.n	8003816 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x75e>
    else if (msg->id == UBX_NAV_HPPOSLLH && msg->len == 36)
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	785b      	ldrb	r3, [r3, #1]
 8003592:	2b14      	cmp	r3, #20
 8003594:	f040 80bd 	bne.w	8003712 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x65a>
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	885b      	ldrh	r3, [r3, #2]
 800359c:	2b24      	cmp	r3, #36	; 0x24
 800359e:	f040 80b8 	bne.w	8003712 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x65a>
      timeOfWeek = extractLong(4);
 80035a2:	2104      	movs	r1, #4
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f000 ff49 	bl	800443c <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80035aa:	4602      	mov	r2, r0
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
      highResLongitude = extractSignedLong(8);
 80035b2:	2108      	movs	r1, #8
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f000 ff76 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80035ba:	4602      	mov	r2, r0
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
      highResLatitude = extractSignedLong(12);
 80035c2:	210c      	movs	r1, #12
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	f000 ff6e 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80035ca:	4602      	mov	r2, r0
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
      elipsoid = extractSignedLong(16);
 80035d2:	2110      	movs	r1, #16
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f000 ff66 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80035da:	4602      	mov	r2, r0
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
      meanSeaLevel = extractSignedLong(20);
 80035e2:	2114      	movs	r1, #20
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f000 ff5e 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80035ea:	4602      	mov	r2, r0
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
      highResLongitudeHp = extractSignedChar(24);
 80035f2:	2118      	movs	r1, #24
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	f000 ffaf 	bl	8004558 <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>
 80035fa:	4603      	mov	r3, r0
 80035fc:	461a      	mov	r2, r3
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	f883 20f3 	strb.w	r2, [r3, #243]	; 0xf3
      highResLatitudeHp = extractSignedChar(25);
 8003604:	2119      	movs	r1, #25
 8003606:	6878      	ldr	r0, [r7, #4]
 8003608:	f000 ffa6 	bl	8004558 <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>
 800360c:	4603      	mov	r3, r0
 800360e:	461a      	mov	r2, r3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
      elipsoidHp = extractSignedChar(26);
 8003616:	211a      	movs	r1, #26
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	f000 ff9d 	bl	8004558 <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>
 800361e:	4603      	mov	r3, r0
 8003620:	461a      	mov	r2, r3
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
      meanSeaLevelHp = extractSignedChar(27);
 8003628:	211b      	movs	r1, #27
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f000 ff94 	bl	8004558 <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>
 8003630:	4603      	mov	r3, r0
 8003632:	461a      	mov	r2, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
      horizontalAccuracy = extractLong(28);
 800363a:	211c      	movs	r1, #28
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f000 fefd 	bl	800443c <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003642:	4602      	mov	r2, r0
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
      verticalAccuracy = extractLong(32);
 800364a:	2120      	movs	r1, #32
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f000 fef5 	bl	800443c <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003652:	4602      	mov	r2, r0
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
      highResModuleQueried.all = true;
 800365a:	687a      	ldr	r2, [r7, #4]
 800365c:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 8003660:	f043 0301 	orr.w	r3, r3, #1
 8003664:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.highResLatitude = true;
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 800366e:	f043 0304 	orr.w	r3, r3, #4
 8003672:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.highResLatitudeHp = true;
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 800367c:	f043 0308 	orr.w	r3, r3, #8
 8003680:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      highResModuleQueried.highResLongitude = true;
 8003684:	687a      	ldr	r2, [r7, #4]
 8003686:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 800368a:	f043 0308 	orr.w	r3, r3, #8
 800368e:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.highResLongitudeHp = true;
 8003692:	687a      	ldr	r2, [r7, #4]
 8003694:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 8003698:	f043 0310 	orr.w	r3, r3, #16
 800369c:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      highResModuleQueried.elipsoid = true;
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 80036a6:	f043 0310 	orr.w	r3, r3, #16
 80036aa:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.elipsoidHp = true;
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 80036b4:	f043 0302 	orr.w	r3, r3, #2
 80036b8:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      highResModuleQueried.meanSeaLevel = true;
 80036bc:	687a      	ldr	r2, [r7, #4]
 80036be:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 80036c2:	f043 0320 	orr.w	r3, r3, #32
 80036c6:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.meanSeaLevelHp = true;
 80036ca:	687a      	ldr	r2, [r7, #4]
 80036cc:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 80036d0:	f043 0304 	orr.w	r3, r3, #4
 80036d4:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      highResModuleQueried.geoidSeparation = true;
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 80036de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036e2:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.horizontalAccuracy = true;
 80036e6:	687a      	ldr	r2, [r7, #4]
 80036e8:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 80036ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80036f0:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.verticalAccuracy = true;
 80036f4:	687a      	ldr	r2, [r7, #4]
 80036f6:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 80036fa:	f043 0301 	orr.w	r3, r3, #1
 80036fe:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      moduleQueried.gpsiTOW = true; // this can arrive via HPPOS too.
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8003708:	f043 0301 	orr.w	r3, r3, #1
 800370c:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
 8003710:	e081      	b.n	8003816 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x75e>
    else if (msg->id == UBX_NAV_DOP && msg->len == 18)
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	785b      	ldrb	r3, [r3, #1]
 8003716:	2b04      	cmp	r3, #4
 8003718:	f040 8273 	bne.w	8003c02 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4a>
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	885b      	ldrh	r3, [r3, #2]
 8003720:	2b12      	cmp	r3, #18
 8003722:	f040 826e 	bne.w	8003c02 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4a>
      geometricDOP = extractInt(4);
 8003726:	2104      	movs	r1, #4
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	f000 fece 	bl	80044ca <_ZN13SFE_UBLOX_GPS10extractIntEh>
 800372e:	4603      	mov	r3, r0
 8003730:	461a      	mov	r2, r3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f8a3 20f6 	strh.w	r2, [r3, #246]	; 0xf6
      positionDOP = extractInt(6);
 8003738:	2106      	movs	r1, #6
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f000 fec5 	bl	80044ca <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003740:	4603      	mov	r3, r0
 8003742:	461a      	mov	r2, r3
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
      timeDOP = extractInt(8);
 800374a:	2108      	movs	r1, #8
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	f000 febc 	bl	80044ca <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003752:	4603      	mov	r3, r0
 8003754:	461a      	mov	r2, r3
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
      verticalDOP = extractInt(10);
 800375c:	210a      	movs	r1, #10
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f000 feb3 	bl	80044ca <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003764:	4603      	mov	r3, r0
 8003766:	461a      	mov	r2, r3
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f8a3 20fc 	strh.w	r2, [r3, #252]	; 0xfc
      horizontalDOP = extractInt(12);
 800376e:	210c      	movs	r1, #12
 8003770:	6878      	ldr	r0, [r7, #4]
 8003772:	f000 feaa 	bl	80044ca <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003776:	4603      	mov	r3, r0
 8003778:	461a      	mov	r2, r3
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f8a3 20fe 	strh.w	r2, [r3, #254]	; 0xfe
      northingDOP = extractInt(14);
 8003780:	210e      	movs	r1, #14
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f000 fea1 	bl	80044ca <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003788:	4603      	mov	r3, r0
 800378a:	461a      	mov	r2, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
      eastingDOP = extractInt(16);
 8003792:	2110      	movs	r1, #16
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	f000 fe98 	bl	80044ca <_ZN13SFE_UBLOX_GPS10extractIntEh>
 800379a:	4603      	mov	r3, r0
 800379c:	461a      	mov	r2, r3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	f8a3 2102 	strh.w	r2, [r3, #258]	; 0x102
      dopModuleQueried.all = true;
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 80037aa:	f043 0301 	orr.w	r3, r3, #1
 80037ae:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.geometricDOP = true;
 80037b2:	687a      	ldr	r2, [r7, #4]
 80037b4:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 80037b8:	f043 0302 	orr.w	r3, r3, #2
 80037bc:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.positionDOP = true;
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 80037c6:	f043 0304 	orr.w	r3, r3, #4
 80037ca:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.timeDOP = true;
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 80037d4:	f043 0308 	orr.w	r3, r3, #8
 80037d8:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.verticalDOP = true;
 80037dc:	687a      	ldr	r2, [r7, #4]
 80037de:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 80037e2:	f043 0310 	orr.w	r3, r3, #16
 80037e6:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.horizontalDOP = true;
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 80037f0:	f043 0320 	orr.w	r3, r3, #32
 80037f4:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.northingDOP = true;
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 80037fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003802:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.eastingDOP = true;
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 800380c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003810:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
    break;
 8003814:	e1f5      	b.n	8003c02 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4a>
 8003816:	e1f4      	b.n	8003c02 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4a>
    if (msg->id == UBX_HNR_ATT && msg->len == 32)
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	785b      	ldrb	r3, [r3, #1]
 800381c:	2b01      	cmp	r3, #1
 800381e:	d140      	bne.n	80038a2 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x7ea>
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	885b      	ldrh	r3, [r3, #2]
 8003824:	2b20      	cmp	r3, #32
 8003826:	d13c      	bne.n	80038a2 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x7ea>
      hnrAtt.iTOW = extractLong(0);
 8003828:	2100      	movs	r1, #0
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	f000 fe06 	bl	800443c <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003830:	4602      	mov	r2, r0
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
      hnrAtt.roll = extractSignedLong(8);
 8003838:	2108      	movs	r1, #8
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f000 fe33 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003840:	4602      	mov	r2, r0
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
      hnrAtt.pitch = extractSignedLong(12);
 8003848:	210c      	movs	r1, #12
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f000 fe2b 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003850:	4602      	mov	r2, r0
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
      hnrAtt.heading = extractSignedLong(16);
 8003858:	2110      	movs	r1, #16
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	f000 fe23 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003860:	4602      	mov	r2, r0
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
      hnrAtt.accRoll = extractLong(20);
 8003868:	2114      	movs	r1, #20
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f000 fde6 	bl	800443c <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003870:	4602      	mov	r2, r0
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
      hnrAtt.accPitch = extractLong(24);
 8003878:	2118      	movs	r1, #24
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f000 fdde 	bl	800443c <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003880:	4602      	mov	r2, r0
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc
      hnrAtt.accHeading = extractLong(28);
 8003888:	211c      	movs	r1, #28
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	f000 fdd6 	bl	800443c <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003890:	4602      	mov	r2, r0
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	f8c3 21c0 	str.w	r2, [r3, #448]	; 0x1c0
      hnrAttQueried = true;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2201      	movs	r2, #1
 800389c:	f883 2394 	strb.w	r2, [r3, #916]	; 0x394
 80038a0:	e1b0      	b.n	8003c04 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4c>
    else if (msg->id == UBX_HNR_INS && msg->len == 36)
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	785b      	ldrb	r3, [r3, #1]
 80038a6:	2b02      	cmp	r3, #2
 80038a8:	f040 8089 	bne.w	80039be <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x906>
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	885b      	ldrh	r3, [r3, #2]
 80038b0:	2b24      	cmp	r3, #36	; 0x24
 80038b2:	f040 8084 	bne.w	80039be <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x906>
      hnrVehDyn.iTOW = extractLong(8);
 80038b6:	2108      	movs	r1, #8
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	f000 fdbf 	bl	800443c <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80038be:	4602      	mov	r2, r0
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
      hnrVehDyn.xAngRate = extractSignedLong(12);
 80038c6:	210c      	movs	r1, #12
 80038c8:	6878      	ldr	r0, [r7, #4]
 80038ca:	f000 fdec 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80038ce:	4602      	mov	r2, r0
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
      hnrVehDyn.yAngRate = extractSignedLong(16);
 80038d6:	2110      	movs	r1, #16
 80038d8:	6878      	ldr	r0, [r7, #4]
 80038da:	f000 fde4 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80038de:	4602      	mov	r2, r0
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
      hnrVehDyn.zAngRate = extractSignedLong(20);
 80038e6:	2114      	movs	r1, #20
 80038e8:	6878      	ldr	r0, [r7, #4]
 80038ea:	f000 fddc 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80038ee:	4602      	mov	r2, r0
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	f8c3 21d8 	str.w	r2, [r3, #472]	; 0x1d8
      hnrVehDyn.xAccel = extractSignedLong(24);
 80038f6:	2118      	movs	r1, #24
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	f000 fdd4 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80038fe:	4602      	mov	r2, r0
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	f8c3 21dc 	str.w	r2, [r3, #476]	; 0x1dc
      hnrVehDyn.yAccel = extractSignedLong(28);
 8003906:	211c      	movs	r1, #28
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	f000 fdcc 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 800390e:	4602      	mov	r2, r0
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      hnrVehDyn.zAccel = extractSignedLong(32);
 8003916:	2120      	movs	r1, #32
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	f000 fdc4 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 800391e:	4602      	mov	r2, r0
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
      uint32_t bitfield0 = extractLong(0);
 8003926:	2100      	movs	r1, #0
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f000 fd87 	bl	800443c <_ZN13SFE_UBLOX_GPS11extractLongEh>
 800392e:	6178      	str	r0, [r7, #20]
      hnrVehDyn.xAngRateValid = (bitfield0 & 0x00000100) > 0;
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003936:	2b00      	cmp	r3, #0
 8003938:	bf14      	ite	ne
 800393a:	2301      	movne	r3, #1
 800393c:	2300      	moveq	r3, #0
 800393e:	b2da      	uxtb	r2, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	f883 21c4 	strb.w	r2, [r3, #452]	; 0x1c4
      hnrVehDyn.yAngRateValid = (bitfield0 & 0x00000200) > 0;
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800394c:	2b00      	cmp	r3, #0
 800394e:	bf14      	ite	ne
 8003950:	2301      	movne	r3, #1
 8003952:	2300      	moveq	r3, #0
 8003954:	b2da      	uxtb	r2, r3
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f883 21c5 	strb.w	r2, [r3, #453]	; 0x1c5
      hnrVehDyn.zAngRateValid = (bitfield0 & 0x00000400) > 0;
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003962:	2b00      	cmp	r3, #0
 8003964:	bf14      	ite	ne
 8003966:	2301      	movne	r3, #1
 8003968:	2300      	moveq	r3, #0
 800396a:	b2da      	uxtb	r2, r3
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	f883 21c6 	strb.w	r2, [r3, #454]	; 0x1c6
      hnrVehDyn.xAccelValid = (bitfield0 & 0x00000800) > 0;
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003978:	2b00      	cmp	r3, #0
 800397a:	bf14      	ite	ne
 800397c:	2301      	movne	r3, #1
 800397e:	2300      	moveq	r3, #0
 8003980:	b2da      	uxtb	r2, r3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f883 21c7 	strb.w	r2, [r3, #455]	; 0x1c7
      hnrVehDyn.yAccelValid = (bitfield0 & 0x00001000) > 0;
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800398e:	2b00      	cmp	r3, #0
 8003990:	bf14      	ite	ne
 8003992:	2301      	movne	r3, #1
 8003994:	2300      	moveq	r3, #0
 8003996:	b2da      	uxtb	r2, r3
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
      hnrVehDyn.zAccelValid = (bitfield0 & 0x00002000) > 0;
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	bf14      	ite	ne
 80039a8:	2301      	movne	r3, #1
 80039aa:	2300      	moveq	r3, #0
 80039ac:	b2da      	uxtb	r2, r3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
      hnrDynQueried = true;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2201      	movs	r2, #1
 80039b8:	f883 2395 	strb.w	r2, [r3, #917]	; 0x395
 80039bc:	e122      	b.n	8003c04 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4c>
    else if (msg->id == UBX_HNR_PVT && msg->len == 72)
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	785b      	ldrb	r3, [r3, #1]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	f040 811e 	bne.w	8003c04 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4c>
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	885b      	ldrh	r3, [r3, #2]
 80039cc:	2b48      	cmp	r3, #72	; 0x48
 80039ce:	f040 8119 	bne.w	8003c04 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4c>
      hnrPVT.iTOW = extractLong(0);
 80039d2:	2100      	movs	r1, #0
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	f000 fd31 	bl	800443c <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80039da:	4602      	mov	r2, r0
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8
      hnrPVT.year = extractInt(4);
 80039e2:	2104      	movs	r1, #4
 80039e4:	6878      	ldr	r0, [r7, #4]
 80039e6:	f000 fd70 	bl	80044ca <_ZN13SFE_UBLOX_GPS10extractIntEh>
 80039ea:	4603      	mov	r3, r0
 80039ec:	461a      	mov	r2, r3
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f8a3 21ec 	strh.w	r2, [r3, #492]	; 0x1ec
      hnrPVT.month = extractByte(6);
 80039f4:	2106      	movs	r1, #6
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	f000 fd9e 	bl	8004538 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 80039fc:	4603      	mov	r3, r0
 80039fe:	461a      	mov	r2, r3
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
      hnrPVT.day = extractByte(7);
 8003a06:	2107      	movs	r1, #7
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	f000 fd95 	bl	8004538 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	461a      	mov	r2, r3
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
      hnrPVT.hour = extractByte(8);
 8003a18:	2108      	movs	r1, #8
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f000 fd8c 	bl	8004538 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003a20:	4603      	mov	r3, r0
 8003a22:	461a      	mov	r2, r3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	f883 21f0 	strb.w	r2, [r3, #496]	; 0x1f0
      hnrPVT.min = extractByte(9);
 8003a2a:	2109      	movs	r1, #9
 8003a2c:	6878      	ldr	r0, [r7, #4]
 8003a2e:	f000 fd83 	bl	8004538 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003a32:	4603      	mov	r3, r0
 8003a34:	461a      	mov	r2, r3
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	f883 21f1 	strb.w	r2, [r3, #497]	; 0x1f1
      hnrPVT.sec = extractByte(10);
 8003a3c:	210a      	movs	r1, #10
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f000 fd7a 	bl	8004538 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003a44:	4603      	mov	r3, r0
 8003a46:	461a      	mov	r2, r3
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	f883 21f2 	strb.w	r2, [r3, #498]	; 0x1f2
      hnrPVT.nano = extractSignedLong(12);
 8003a4e:	210c      	movs	r1, #12
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f000 fd28 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003a56:	4602      	mov	r2, r0
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
      hnrPVT.gpsFix = extractByte(16);
 8003a5e:	2110      	movs	r1, #16
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	f000 fd69 	bl	8004538 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003a66:	4603      	mov	r3, r0
 8003a68:	461a      	mov	r2, r3
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
      hnrPVT.lon = extractSignedLong(20);
 8003a70:	2114      	movs	r1, #20
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f000 fd17 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      hnrPVT.lat = extractSignedLong(24);
 8003a80:	2118      	movs	r1, #24
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f000 fd0f 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
      hnrPVT.height = extractSignedLong(28);
 8003a90:	211c      	movs	r1, #28
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f000 fd07 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
      hnrPVT.hMSL = extractSignedLong(32);
 8003aa0:	2120      	movs	r1, #32
 8003aa2:	6878      	ldr	r0, [r7, #4]
 8003aa4:	f000 fcff 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
      hnrPVT.gSpeed = extractSignedLong(36);
 8003ab0:	2124      	movs	r1, #36	; 0x24
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f000 fcf7 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
      hnrPVT.speed = extractSignedLong(40);
 8003ac0:	2128      	movs	r1, #40	; 0x28
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f000 fcef 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
      hnrPVT.headMot = extractSignedLong(44);
 8003ad0:	212c      	movs	r1, #44	; 0x2c
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f000 fce7 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
      hnrPVT.headVeh = extractSignedLong(48);
 8003ae0:	2130      	movs	r1, #48	; 0x30
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f000 fcdf 	bl	80044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
      hnrPVT.hAcc = extractLong(52);
 8003af0:	2134      	movs	r1, #52	; 0x34
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f000 fca2 	bl	800443c <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003af8:	4602      	mov	r2, r0
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
      hnrPVT.vAcc = extractLong(56);
 8003b00:	2138      	movs	r1, #56	; 0x38
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f000 fc9a 	bl	800443c <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
      hnrPVT.sAcc = extractLong(60);
 8003b10:	213c      	movs	r1, #60	; 0x3c
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f000 fc92 	bl	800443c <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
      hnrPVT.headAcc = extractLong(64);
 8003b20:	2140      	movs	r1, #64	; 0x40
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f000 fc8a 	bl	800443c <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
      uint8_t valid = extractByte(11);
 8003b30:	210b      	movs	r1, #11
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f000 fd00 	bl	8004538 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	74fb      	strb	r3, [r7, #19]
      hnrPVT.validDate = (valid & 0x01) > 0;
 8003b3c:	7cfb      	ldrb	r3, [r7, #19]
 8003b3e:	f003 0301 	and.w	r3, r3, #1
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	bfcc      	ite	gt
 8003b46:	2301      	movgt	r3, #1
 8003b48:	2300      	movle	r3, #0
 8003b4a:	b2da      	uxtb	r2, r3
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	f883 21f3 	strb.w	r2, [r3, #499]	; 0x1f3
      hnrPVT.validTime = (valid & 0x02) > 0;
 8003b52:	7cfb      	ldrb	r3, [r7, #19]
 8003b54:	f003 0302 	and.w	r3, r3, #2
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	bfcc      	ite	gt
 8003b5c:	2301      	movgt	r3, #1
 8003b5e:	2300      	movle	r3, #0
 8003b60:	b2da      	uxtb	r2, r3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f883 21f4 	strb.w	r2, [r3, #500]	; 0x1f4
      hnrPVT.fullyResolved = (valid & 0x04) > 0;
 8003b68:	7cfb      	ldrb	r3, [r7, #19]
 8003b6a:	f003 0304 	and.w	r3, r3, #4
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	bfcc      	ite	gt
 8003b72:	2301      	movgt	r3, #1
 8003b74:	2300      	movle	r3, #0
 8003b76:	b2da      	uxtb	r2, r3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	f883 21f5 	strb.w	r2, [r3, #501]	; 0x1f5
      uint8_t flags = extractByte(17);
 8003b7e:	2111      	movs	r1, #17
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f000 fcd9 	bl	8004538 <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003b86:	4603      	mov	r3, r0
 8003b88:	74bb      	strb	r3, [r7, #18]
      hnrPVT.gpsFixOK = (flags & 0x01) > 0;
 8003b8a:	7cbb      	ldrb	r3, [r7, #18]
 8003b8c:	f003 0301 	and.w	r3, r3, #1
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	bfcc      	ite	gt
 8003b94:	2301      	movgt	r3, #1
 8003b96:	2300      	movle	r3, #0
 8003b98:	b2da      	uxtb	r2, r3
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
      hnrPVT.diffSoln = (flags & 0x02) > 0;
 8003ba0:	7cbb      	ldrb	r3, [r7, #18]
 8003ba2:	f003 0302 	and.w	r3, r3, #2
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	bfcc      	ite	gt
 8003baa:	2301      	movgt	r3, #1
 8003bac:	2300      	movle	r3, #0
 8003bae:	b2da      	uxtb	r2, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
      hnrPVT.WKNSET = (flags & 0x04) > 0;
 8003bb6:	7cbb      	ldrb	r3, [r7, #18]
 8003bb8:	f003 0304 	and.w	r3, r3, #4
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	bfcc      	ite	gt
 8003bc0:	2301      	movgt	r3, #1
 8003bc2:	2300      	movle	r3, #0
 8003bc4:	b2da      	uxtb	r2, r3
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
      hnrPVT.TOWSET = (flags & 0x08) > 0;
 8003bcc:	7cbb      	ldrb	r3, [r7, #18]
 8003bce:	f003 0308 	and.w	r3, r3, #8
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	bfcc      	ite	gt
 8003bd6:	2301      	movgt	r3, #1
 8003bd8:	2300      	movle	r3, #0
 8003bda:	b2da      	uxtb	r2, r3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
      hnrPVT.headVehValid = (flags & 0x10) > 0;
 8003be2:	7cbb      	ldrb	r3, [r7, #18]
 8003be4:	f003 0310 	and.w	r3, r3, #16
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	bfcc      	ite	gt
 8003bec:	2301      	movgt	r3, #1
 8003bee:	2300      	movle	r3, #0
 8003bf0:	b2da      	uxtb	r2, r3
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
      hnrPVTQueried = true;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 2396 	strb.w	r2, [r3, #918]	; 0x396
}
 8003c00:	e000      	b.n	8003c04 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb4c>
    break;
 8003c02:	bf00      	nop
}
 8003c04:	bf00      	nop
 8003c06:	3718      	adds	r7, #24
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bd80      	pop	{r7, pc}

08003c0c <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>:

//Given a packet and payload, send everything including CRC bytes via I2C port
sfe_ublox_status_e SFE_UBLOX_GPS::sendCommand(ubxPacket *outgoingUBX, uint16_t maxWait)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b088      	sub	sp, #32
 8003c10:	af02      	add	r7, sp, #8
 8003c12:	60f8      	str	r0, [r7, #12]
 8003c14:	60b9      	str	r1, [r7, #8]
 8003c16:	4613      	mov	r3, r2
 8003c18:	80fb      	strh	r3, [r7, #6]
uint8_t i2cDataXX[] = {0,0};
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	82bb      	strh	r3, [r7, #20]
  sfe_ublox_status_e retVal = SFE_UBLOX_STATUS_SUCCESS;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	75fb      	strb	r3, [r7, #23]

  calcChecksum(outgoingUBX); //Sets checksum A and B bytes of the packet
 8003c22:	68b9      	ldr	r1, [r7, #8]
 8003c24:	68f8      	ldr	r0, [r7, #12]
 8003c26:	f000 f94b 	bl	8003ec0 <_ZN13SFE_UBLOX_GPS12calcChecksumEP9ubxPacket>

  if (_printDebug == true)
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	f893 3238 	ldrb.w	r3, [r3, #568]	; 0x238
 8003c30:	2b01      	cmp	r3, #1
 8003c32:	d103      	bne.n	8003c3c <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x30>
  {
    //_debugSerial->print(F("\nSending: "));
    printPacket(outgoingUBX);
 8003c34:	68b9      	ldr	r1, [r7, #8]
 8003c36:	68f8      	ldr	r0, [r7, #12]
 8003c38:	f000 f9d2 	bl	8003fe0 <_ZN13SFE_UBLOX_GPS11printPacketEP9ubxPacket>
  }

  if (commType == COMM_TYPE_I2C)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f893 3236 	ldrb.w	r3, [r3, #566]	; 0x236
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d10c      	bne.n	8003c60 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x54>
  {
		//__HAL_RCC_I2C1_FORCE_RESET(); __HAL_RCC_I2C1_RELEASE_RESET();
		//I2C_ClearBusyFlagErratum(&hi2c2, 1000);
		//HalStateX = HAL_I2C_Master_Transmit( &hi2c2, ( 0x30 << 1 ), i2cDataXX, 1, 10 );
    retVal = sendI2cCommand(outgoingUBX, maxWait);
 8003c46:	88fb      	ldrh	r3, [r7, #6]
 8003c48:	461a      	mov	r2, r3
 8003c4a:	68b9      	ldr	r1, [r7, #8]
 8003c4c:	68f8      	ldr	r0, [r7, #12]
 8003c4e:	f000 f837 	bl	8003cc0 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett>
 8003c52:	4603      	mov	r3, r0
 8003c54:	75fb      	strb	r3, [r7, #23]
    if (retVal != SFE_UBLOX_STATUS_SUCCESS)
 8003c56:	7dfb      	ldrb	r3, [r7, #23]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d00a      	beq.n	8003c72 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x66>
    {
      if (_printDebug == true)
      {
        //_debugSerial->println(F("Send I2C Command failed"));
      }
      return retVal;
 8003c5c:	7dfb      	ldrb	r3, [r7, #23]
 8003c5e:	e02b      	b.n	8003cb8 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0xac>
    }
  }
  else if (commType == COMM_TYPE_SERIAL)
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	f893 3236 	ldrb.w	r3, [r3, #566]	; 0x236
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d103      	bne.n	8003c72 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x66>
  {
    sendSerialCommand(outgoingUBX);
 8003c6a:	68b9      	ldr	r1, [r7, #8]
 8003c6c:	68f8      	ldr	r0, [r7, #12]
 8003c6e:	f000 f8e9 	bl	8003e44 <_ZN13SFE_UBLOX_GPS17sendSerialCommandEP9ubxPacket>
  }

  if (maxWait > 0)
 8003c72:	88fb      	ldrh	r3, [r7, #6]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d01e      	beq.n	8003cb6 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0xaa>
  {
    //Depending on what we just sent, either we need to look for an ACK or not
    if (outgoingUBX->cls == UBX_CLASS_CFG)
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	781b      	ldrb	r3, [r3, #0]
 8003c7c:	2b06      	cmp	r3, #6
 8003c7e:	d10d      	bne.n	8003c9c <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x90>
    {
      if (_printDebug == true)
      {
        //_debugSerial->println(F("sendCommand: Waiting for ACK response"));
      }
      retVal = waitForACKResponse(outgoingUBX, outgoingUBX->cls, outgoingUBX->id, maxWait); //Wait for Ack response
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	781a      	ldrb	r2, [r3, #0]
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	7859      	ldrb	r1, [r3, #1]
 8003c88:	88fb      	ldrh	r3, [r7, #6]
 8003c8a:	9300      	str	r3, [sp, #0]
 8003c8c:	460b      	mov	r3, r1
 8003c8e:	68b9      	ldr	r1, [r7, #8]
 8003c90:	68f8      	ldr	r0, [r7, #12]
 8003c92:	f000 f9b1 	bl	8003ff8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht>
 8003c96:	4603      	mov	r3, r0
 8003c98:	75fb      	strb	r3, [r7, #23]
 8003c9a:	e00c      	b.n	8003cb6 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0xaa>
    {
      if (_printDebug == true)
      {
        //_debugSerial->println(F("sendCommand: Waiting for No ACK response"));
      }
      retVal = waitForNoACKResponse(outgoingUBX, outgoingUBX->cls, outgoingUBX->id, maxWait); //Wait for Ack response
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	781a      	ldrb	r2, [r3, #0]
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	7859      	ldrb	r1, [r3, #1]
 8003ca4:	88fb      	ldrh	r3, [r7, #6]
 8003ca6:	9300      	str	r3, [sp, #0]
 8003ca8:	460b      	mov	r3, r1
 8003caa:	68b9      	ldr	r1, [r7, #8]
 8003cac:	68f8      	ldr	r0, [r7, #12]
 8003cae:	f000 fa80 	bl	80041b2 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	75fb      	strb	r3, [r7, #23]
    }
  }
  return retVal;
 8003cb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3718      	adds	r7, #24
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}

08003cc0 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett>:

//Returns false if sensor fails to respond to I2C traffic
sfe_ublox_status_e SFE_UBLOX_GPS::sendI2cCommand(ubxPacket *outgoingUBX, uint16_t maxWait)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b08a      	sub	sp, #40	; 0x28
 8003cc4:	af02      	add	r7, sp, #8
 8003cc6:	60f8      	str	r0, [r7, #12]
 8003cc8:	60b9      	str	r1, [r7, #8]
 8003cca:	4613      	mov	r3, r2
 8003ccc:	80fb      	strh	r3, [r7, #6]

//#define I2CADR 0x42 // 0x42 // 0x60
//HAL_StatusTypeDef HalState;
uint8_t i2cData[10];

	i2cData[0] = 0xFF;
 8003cce:	23ff      	movs	r3, #255	; 0xff
 8003cd0:	743b      	strb	r3, [r7, #16]
	//HAL_I2C_Master_Transmit( &hi2c2, ( I2CADR << 1 ), i2cData, 0, 50 );	
	HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 1, I2C_FIRST_AND_NEXT_FRAME );
 8003cd2:	f107 0210 	add.w	r2, r7, #16
 8003cd6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003cda:	9300      	str	r3, [sp, #0]
 8003cdc:	2301      	movs	r3, #1
 8003cde:	2184      	movs	r1, #132	; 0x84
 8003ce0:	4856      	ldr	r0, [pc, #344]	; (8003e3c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x17c>)
 8003ce2:	f005 fac1 	bl	8009268 <HAL_I2C_Master_Seq_Transmit_DMA>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	461a      	mov	r2, r3
 8003cea:	4b55      	ldr	r3, [pc, #340]	; (8003e40 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 8003cec:	701a      	strb	r2, [r3, #0]
//	HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR), i2cData, 1, I2C_FIRST_FRAME );
	HAL_Delay(4);
 8003cee:	2004      	movs	r0, #4
 8003cf0:	f002 fa79 	bl	80061e6 <HAL_Delay>
//	APP_LOG(TS_ON, VLEVEL_M, "HalStateMain after First: %d\r\n", HalStateX);

HAL_Delay(4);
 8003cf4:	2004      	movs	r0, #4
 8003cf6:	f002 fa76 	bl	80061e6 <HAL_Delay>
	i2cOk();
 8003cfa:	f7fe fbaf 	bl	800245c <_Z5i2cOkv>
  //_i2cPort->write(outgoingUBX->len >> 8);       //MSB
  //if (_i2cPort->endTransmission(false) != 0)    //Do not release bus
  //  return (SFE_UBLOX_STATUS_I2C_COMM_FAILURE); //Sensor did not ACK


	i2cData[0] = UBX_SYNCH_1;
 8003cfe:	23b5      	movs	r3, #181	; 0xb5
 8003d00:	743b      	strb	r3, [r7, #16]
	i2cData[1] = UBX_SYNCH_2;
 8003d02:	2362      	movs	r3, #98	; 0x62
 8003d04:	747b      	strb	r3, [r7, #17]
	i2cData[2] = outgoingUBX->cls;
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	781b      	ldrb	r3, [r3, #0]
 8003d0a:	74bb      	strb	r3, [r7, #18]
	i2cData[3] = outgoingUBX->id;
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	785b      	ldrb	r3, [r3, #1]
 8003d10:	74fb      	strb	r3, [r7, #19]
	i2cData[4] = outgoingUBX->len & 0xFF;
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	885b      	ldrh	r3, [r3, #2]
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	753b      	strb	r3, [r7, #20]
	i2cData[5] = outgoingUBX->len >> 8;
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	885b      	ldrh	r3, [r3, #2]
 8003d1e:	121b      	asrs	r3, r3, #8
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	757b      	strb	r3, [r7, #21]
//hi2c2.State = HAL_I2C_STATE_READY;
	HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 6, I2C_NEXT_FRAME );
 8003d24:	f107 0210 	add.w	r2, r7, #16
 8003d28:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d2c:	9300      	str	r3, [sp, #0]
 8003d2e:	2306      	movs	r3, #6
 8003d30:	2184      	movs	r1, #132	; 0x84
 8003d32:	4842      	ldr	r0, [pc, #264]	; (8003e3c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x17c>)
 8003d34:	f005 fa98 	bl	8009268 <HAL_I2C_Master_Seq_Transmit_DMA>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	4b40      	ldr	r3, [pc, #256]	; (8003e40 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 8003d3e:	701a      	strb	r2, [r3, #0]
	i2cOk();
 8003d40:	f7fe fb8c 	bl	800245c <_Z5i2cOkv>



  //Write payload. Limit the sends into 32 byte chunks
  //This code based on ublox: https://forum.u-blox.com/index.php/20528/how-to-use-i2c-to-get-the-nmea-frames
  uint16_t bytesToSend = outgoingUBX->len;
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	885b      	ldrh	r3, [r3, #2]
 8003d48:	83fb      	strh	r3, [r7, #30]

  //"The number of data bytes must be at least 2 to properly distinguish
  //from the write access to set the address counter in random read accesses."
  uint16_t startSpot = 0;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	83bb      	strh	r3, [r7, #28]
  while (bytesToSend > 1)
 8003d4e:	8bfb      	ldrh	r3, [r7, #30]
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	d93f      	bls.n	8003dd4 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x114>
  {
    uint8_t len = bytesToSend;
 8003d54:	8bfb      	ldrh	r3, [r7, #30]
 8003d56:	76fb      	strb	r3, [r7, #27]
    if (len > i2cTransactionSize)
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	781b      	ldrb	r3, [r3, #0]
 8003d5c:	7efa      	ldrb	r2, [r7, #27]
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d902      	bls.n	8003d68 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0xa8>
      len = i2cTransactionSize;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	781b      	ldrb	r3, [r3, #0]
 8003d66:	76fb      	strb	r3, [r7, #27]

    //if (_i2cPort->endTransmission(false) != 0)    //Don't release bus
    //  return (SFE_UBLOX_STATUS_I2C_COMM_FAILURE); //Sensor did not ACK


		if ( bytesToSend > i2cTransactionSize ) {
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	8bfa      	ldrh	r2, [r7, #30]
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d911      	bls.n	8003d98 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0xd8>
			HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), & ( outgoingUBX->payload[startSpot] ), len, I2C_NEXT_FRAME );
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	689a      	ldr	r2, [r3, #8]
 8003d78:	8bbb      	ldrh	r3, [r7, #28]
 8003d7a:	441a      	add	r2, r3
 8003d7c:	7efb      	ldrb	r3, [r7, #27]
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8003d84:	9100      	str	r1, [sp, #0]
 8003d86:	2184      	movs	r1, #132	; 0x84
 8003d88:	482c      	ldr	r0, [pc, #176]	; (8003e3c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x17c>)
 8003d8a:	f005 fa6d 	bl	8009268 <HAL_I2C_Master_Seq_Transmit_DMA>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	461a      	mov	r2, r3
 8003d92:	4b2b      	ldr	r3, [pc, #172]	; (8003e40 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 8003d94:	701a      	strb	r2, [r3, #0]
 8003d96:	e010      	b.n	8003dba <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0xfa>
		} else {
			HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), & ( outgoingUBX->payload[startSpot] ), len, I2C_LAST_FRAME );
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	689a      	ldr	r2, [r3, #8]
 8003d9c:	8bbb      	ldrh	r3, [r7, #28]
 8003d9e:	441a      	add	r2, r3
 8003da0:	7efb      	ldrb	r3, [r7, #27]
 8003da2:	b29b      	uxth	r3, r3
 8003da4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003da8:	9100      	str	r1, [sp, #0]
 8003daa:	2184      	movs	r1, #132	; 0x84
 8003dac:	4823      	ldr	r0, [pc, #140]	; (8003e3c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x17c>)
 8003dae:	f005 fa5b 	bl	8009268 <HAL_I2C_Master_Seq_Transmit_DMA>
 8003db2:	4603      	mov	r3, r0
 8003db4:	461a      	mov	r2, r3
 8003db6:	4b22      	ldr	r3, [pc, #136]	; (8003e40 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 8003db8:	701a      	strb	r2, [r3, #0]
		}
		i2cOk();
 8003dba:	f7fe fb4f 	bl	800245c <_Z5i2cOkv>
		
		
    //*outgoingUBX->payload += len; //Move the pointer forward
    startSpot += len; //Move the pointer forward
 8003dbe:	7efb      	ldrb	r3, [r7, #27]
 8003dc0:	b29a      	uxth	r2, r3
 8003dc2:	8bbb      	ldrh	r3, [r7, #28]
 8003dc4:	4413      	add	r3, r2
 8003dc6:	83bb      	strh	r3, [r7, #28]
    bytesToSend -= len;
 8003dc8:	7efb      	ldrb	r3, [r7, #27]
 8003dca:	b29b      	uxth	r3, r3
 8003dcc:	8bfa      	ldrh	r2, [r7, #30]
 8003dce:	1ad3      	subs	r3, r2, r3
 8003dd0:	83fb      	strh	r3, [r7, #30]
  while (bytesToSend > 1)
 8003dd2:	e7bc      	b.n	8003d4e <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x8e>
  }

  //Write checksum
  //_i2cPort->beginTransmission((uint8_t)_gpsI2Caddress);
  if (bytesToSend == 1) {
 8003dd4:	8bfb      	ldrh	r3, [r7, #30]
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d10f      	bne.n	8003dfa <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x13a>
  //  _i2cPort->write(outgoingUBX->payload, 1);
		HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), outgoingUBX->payload, 1, I2C_NEXT_FRAME );
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	689a      	ldr	r2, [r3, #8]
 8003dde:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003de2:	9300      	str	r3, [sp, #0]
 8003de4:	2301      	movs	r3, #1
 8003de6:	2184      	movs	r1, #132	; 0x84
 8003de8:	4814      	ldr	r0, [pc, #80]	; (8003e3c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x17c>)
 8003dea:	f005 fa3d 	bl	8009268 <HAL_I2C_Master_Seq_Transmit_DMA>
 8003dee:	4603      	mov	r3, r0
 8003df0:	461a      	mov	r2, r3
 8003df2:	4b13      	ldr	r3, [pc, #76]	; (8003e40 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 8003df4:	701a      	strb	r2, [r3, #0]
		i2cOk();
 8003df6:	f7fe fb31 	bl	800245c <_Z5i2cOkv>
	}
  //_i2cPort->write(outgoingUBX->checksumA);
  //_i2cPort->write(outgoingUBX->checksumB);

	i2cData[0] = outgoingUBX->checksumA;
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	7b1b      	ldrb	r3, [r3, #12]
 8003dfe:	743b      	strb	r3, [r7, #16]
	i2cData[1] = outgoingUBX->checksumB;
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	7b5b      	ldrb	r3, [r3, #13]
 8003e04:	747b      	strb	r3, [r7, #17]
	HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 2, I2C_LAST_FRAME );
 8003e06:	f107 0210 	add.w	r2, r7, #16
 8003e0a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e0e:	9300      	str	r3, [sp, #0]
 8003e10:	2302      	movs	r3, #2
 8003e12:	2184      	movs	r1, #132	; 0x84
 8003e14:	4809      	ldr	r0, [pc, #36]	; (8003e3c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x17c>)
 8003e16:	f005 fa27 	bl	8009268 <HAL_I2C_Master_Seq_Transmit_DMA>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	4b08      	ldr	r3, [pc, #32]	; (8003e40 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 8003e20:	701a      	strb	r2, [r3, #0]
	i2cOk();
 8003e22:	f7fe fb1b 	bl	800245c <_Z5i2cOkv>

  //All done transmitting bytes. Release bus.
  //if (_i2cPort->endTransmission() != 0)
	if (HalStateX != HAL_OK ) { 
 8003e26:	4b06      	ldr	r3, [pc, #24]	; (8003e40 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 8003e28:	781b      	ldrb	r3, [r3, #0]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d001      	beq.n	8003e32 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x172>
    return (SFE_UBLOX_STATUS_I2C_COMM_FAILURE); //Sensor did not ACK
 8003e2e:	230c      	movs	r3, #12
 8003e30:	e000      	b.n	8003e34 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x174>
	}
  return (SFE_UBLOX_STATUS_SUCCESS);
 8003e32:	2300      	movs	r3, #0
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3720      	adds	r7, #32
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	20000690 	.word	0x20000690
 8003e40:	20000253 	.word	0x20000253

08003e44 <_ZN13SFE_UBLOX_GPS17sendSerialCommandEP9ubxPacket>:

//Given a packet and payload, send everything including CRC bytesA via Serial port
void SFE_UBLOX_GPS::sendSerialCommand(ubxPacket *outgoingUBX)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b085      	sub	sp, #20
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
 8003e4c:	6039      	str	r1, [r7, #0]
  //_serialPort->write(outgoingUBX->id);
  //_serialPort->write(outgoingUBX->len & 0xFF); //LSB
  //_serialPort->write(outgoingUBX->len >> 8);   //MSB

  //Write payload.
  for (int i = 0; i < outgoingUBX->len; i++)
 8003e4e:	2300      	movs	r3, #0
 8003e50:	60fb      	str	r3, [r7, #12]
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	885b      	ldrh	r3, [r3, #2]
 8003e56:	461a      	mov	r2, r3
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	da03      	bge.n	8003e66 <_ZN13SFE_UBLOX_GPS17sendSerialCommandEP9ubxPacket+0x22>
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	3301      	adds	r3, #1
 8003e62:	60fb      	str	r3, [r7, #12]
 8003e64:	e7f5      	b.n	8003e52 <_ZN13SFE_UBLOX_GPS17sendSerialCommandEP9ubxPacket+0xe>
  }

  //Write checksum
  //_serialPort->write(outgoingUBX->checksumA);
  //_serialPort->write(outgoingUBX->checksumB);
}
 8003e66:	bf00      	nop
 8003e68:	3714      	adds	r7, #20
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bc80      	pop	{r7}
 8003e6e:	4770      	bx	lr

08003e70 <_ZN13SFE_UBLOX_GPS11isConnectedEt>:

//Returns true if I2C device ack's
boolean SFE_UBLOX_GPS::isConnected(uint16_t maxWait)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b082      	sub	sp, #8
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	460b      	mov	r3, r1
 8003e7a:	807b      	strh	r3, [r7, #2]
    //if (_i2cPort->endTransmission() != 0)
    //  return false; //Sensor did not ack
  }

  // Query navigation rate to see whether we get a meaningful response
  packetCfg.cls = UBX_CLASS_CFG;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2206      	movs	r2, #6
 8003e80:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
  packetCfg.id = UBX_CFG_RATE;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2208      	movs	r2, #8
 8003e88:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
  packetCfg.len = 0;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
  packetCfg.startingSpot = 0;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356

  return (sendCommand(&packetCfg, maxWait) == SFE_UBLOX_STATUS_DATA_RECEIVED); // We are polling the RATE so we expect data and an ACK
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8003ea2:	887a      	ldrh	r2, [r7, #2]
 8003ea4:	4619      	mov	r1, r3
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f7ff feb0 	bl	8003c0c <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b0b      	cmp	r3, #11
 8003eb0:	bf0c      	ite	eq
 8003eb2:	2301      	moveq	r3, #1
 8003eb4:	2300      	movne	r3, #0
 8003eb6:	b2db      	uxtb	r3, r3
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	3708      	adds	r7, #8
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}

08003ec0 <_ZN13SFE_UBLOX_GPS12calcChecksumEP9ubxPacket>:

//Given a message, calc and store the two byte "8-Bit Fletcher" checksum over the entirety of the message
//This is called before we send a command message
void SFE_UBLOX_GPS::calcChecksum(ubxPacket *msg)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b085      	sub	sp, #20
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	6039      	str	r1, [r7, #0]
  msg->checksumA = 0;
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	731a      	strb	r2, [r3, #12]
  msg->checksumB = 0;
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	735a      	strb	r2, [r3, #13]

  msg->checksumA += msg->cls;
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	7b1a      	ldrb	r2, [r3, #12]
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	781b      	ldrb	r3, [r3, #0]
 8003ede:	4413      	add	r3, r2
 8003ee0:	b2da      	uxtb	r2, r3
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	731a      	strb	r2, [r3, #12]
  msg->checksumB += msg->checksumA;
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	7b5a      	ldrb	r2, [r3, #13]
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	7b1b      	ldrb	r3, [r3, #12]
 8003eee:	4413      	add	r3, r2
 8003ef0:	b2da      	uxtb	r2, r3
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	735a      	strb	r2, [r3, #13]

  msg->checksumA += msg->id;
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	7b1a      	ldrb	r2, [r3, #12]
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	785b      	ldrb	r3, [r3, #1]
 8003efe:	4413      	add	r3, r2
 8003f00:	b2da      	uxtb	r2, r3
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	731a      	strb	r2, [r3, #12]
  msg->checksumB += msg->checksumA;
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	7b5a      	ldrb	r2, [r3, #13]
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	7b1b      	ldrb	r3, [r3, #12]
 8003f0e:	4413      	add	r3, r2
 8003f10:	b2da      	uxtb	r2, r3
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	735a      	strb	r2, [r3, #13]

  msg->checksumA += (msg->len & 0xFF);
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	7b1a      	ldrb	r2, [r3, #12]
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	885b      	ldrh	r3, [r3, #2]
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	4413      	add	r3, r2
 8003f22:	b2da      	uxtb	r2, r3
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	731a      	strb	r2, [r3, #12]
  msg->checksumB += msg->checksumA;
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	7b5a      	ldrb	r2, [r3, #13]
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	7b1b      	ldrb	r3, [r3, #12]
 8003f30:	4413      	add	r3, r2
 8003f32:	b2da      	uxtb	r2, r3
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	735a      	strb	r2, [r3, #13]

  msg->checksumA += (msg->len >> 8);
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	7b1a      	ldrb	r2, [r3, #12]
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	885b      	ldrh	r3, [r3, #2]
 8003f40:	121b      	asrs	r3, r3, #8
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	4413      	add	r3, r2
 8003f46:	b2da      	uxtb	r2, r3
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	731a      	strb	r2, [r3, #12]
  msg->checksumB += msg->checksumA;
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	7b5a      	ldrb	r2, [r3, #13]
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	7b1b      	ldrb	r3, [r3, #12]
 8003f54:	4413      	add	r3, r2
 8003f56:	b2da      	uxtb	r2, r3
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	735a      	strb	r2, [r3, #13]

  for (uint16_t i = 0; i < msg->len; i++)
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	81fb      	strh	r3, [r7, #14]
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	885b      	ldrh	r3, [r3, #2]
 8003f64:	89fa      	ldrh	r2, [r7, #14]
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d216      	bcs.n	8003f98 <_ZN13SFE_UBLOX_GPS12calcChecksumEP9ubxPacket+0xd8>
  {
    msg->checksumA += msg->payload[i];
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	7b1a      	ldrb	r2, [r3, #12]
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	6899      	ldr	r1, [r3, #8]
 8003f72:	89fb      	ldrh	r3, [r7, #14]
 8003f74:	440b      	add	r3, r1
 8003f76:	781b      	ldrb	r3, [r3, #0]
 8003f78:	4413      	add	r3, r2
 8003f7a:	b2da      	uxtb	r2, r3
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	731a      	strb	r2, [r3, #12]
    msg->checksumB += msg->checksumA;
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	7b5a      	ldrb	r2, [r3, #13]
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	7b1b      	ldrb	r3, [r3, #12]
 8003f88:	4413      	add	r3, r2
 8003f8a:	b2da      	uxtb	r2, r3
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	735a      	strb	r2, [r3, #13]
  for (uint16_t i = 0; i < msg->len; i++)
 8003f90:	89fb      	ldrh	r3, [r7, #14]
 8003f92:	3301      	adds	r3, #1
 8003f94:	81fb      	strh	r3, [r7, #14]
 8003f96:	e7e3      	b.n	8003f60 <_ZN13SFE_UBLOX_GPS12calcChecksumEP9ubxPacket+0xa0>
  }
}
 8003f98:	bf00      	nop
 8003f9a:	3714      	adds	r7, #20
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bc80      	pop	{r7}
 8003fa0:	4770      	bx	lr

08003fa2 <_ZN13SFE_UBLOX_GPS13addToChecksumEh>:

//Given a message and a byte, add to rolling "8-Bit Fletcher" checksum
//This is used when receiving messages from module
void SFE_UBLOX_GPS::addToChecksum(uint8_t incoming)
{
 8003fa2:	b480      	push	{r7}
 8003fa4:	b083      	sub	sp, #12
 8003fa6:	af00      	add	r7, sp, #0
 8003fa8:	6078      	str	r0, [r7, #4]
 8003faa:	460b      	mov	r3, r1
 8003fac:	70fb      	strb	r3, [r7, #3]
  rollingChecksumA += incoming;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f893 2386 	ldrb.w	r2, [r3, #902]	; 0x386
 8003fb4:	78fb      	ldrb	r3, [r7, #3]
 8003fb6:	4413      	add	r3, r2
 8003fb8:	b2da      	uxtb	r2, r3
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
  rollingChecksumB += rollingChecksumA;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	f893 2387 	ldrb.w	r2, [r3, #903]	; 0x387
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f893 3386 	ldrb.w	r3, [r3, #902]	; 0x386
 8003fcc:	4413      	add	r3, r2
 8003fce:	b2da      	uxtb	r2, r3
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
}
 8003fd6:	bf00      	nop
 8003fd8:	370c      	adds	r7, #12
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bc80      	pop	{r7}
 8003fde:	4770      	bx	lr

08003fe0 <_ZN13SFE_UBLOX_GPS11printPacketEP9ubxPacket>:

//Pretty prints the current ubxPacket
void SFE_UBLOX_GPS::printPacket(ubxPacket *packet)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b082      	sub	sp, #8
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	6039      	str	r1, [r7, #0]
	HAL_Delay(1);
 8003fea:	2001      	movs	r0, #1
 8003fec:	f002 f8fb 	bl	80061e6 <HAL_Delay>
      _debugSerial->print(F(" Payload: IGNORED"));
    }
    _debugSerial->println();
  }
*/	
}
 8003ff0:	bf00      	nop
 8003ff2:	3708      	adds	r7, #8
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}

08003ff8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht>:
//Returns SFE_UBLOX_STATUS_CRC_FAIL if we had a checksum failure
//Returns SFE_UBLOX_STATUS_TIMEOUT if we timed out
//Returns SFE_UBLOX_STATUS_DATA_OVERWRITTEN if we got an ACK and a valid packetCfg but that the packetCfg has been
// or is currently being overwritten (remember that Serial data can arrive very slowly)
sfe_ublox_status_e SFE_UBLOX_GPS::waitForACKResponse(ubxPacket *outgoingUBX, uint8_t requestedClass, uint8_t requestedID, uint16_t maxTime)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b086      	sub	sp, #24
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	60f8      	str	r0, [r7, #12]
 8004000:	60b9      	str	r1, [r7, #8]
 8004002:	4611      	mov	r1, r2
 8004004:	461a      	mov	r2, r3
 8004006:	460b      	mov	r3, r1
 8004008:	71fb      	strb	r3, [r7, #7]
 800400a:	4613      	mov	r3, r2
 800400c:	71bb      	strb	r3, [r7, #6]
  outgoingUBX->valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; //This will go VALID (or NOT_VALID) when we receive a response to the packet we sent
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	2202      	movs	r2, #2
 8004012:	739a      	strb	r2, [r3, #14]
  packetAck.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2202      	movs	r2, #2
 8004018:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
  packetBuf.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2202      	movs	r2, #2
 8004020:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
  outgoingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; // This will go VALID (or NOT_VALID) when we receive a packet that matches the requested class and ID
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	2202      	movs	r2, #2
 8004028:	73da      	strb	r2, [r3, #15]
  packetAck.classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2202      	movs	r2, #2
 800402e:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
  packetBuf.classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2202      	movs	r2, #2
 8004036:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f

  //unsigned long startTime = millis();
  unsigned long startTime = HAL_GetTick();
 800403a:	f002 f8cd 	bl	80061d8 <HAL_GetTick>
 800403e:	6178      	str	r0, [r7, #20]
  //while (millis() - startTime < maxTime)
  while (HAL_GetTick() - startTime < maxTime)
 8004040:	f002 f8ca 	bl	80061d8 <HAL_GetTick>
 8004044:	4602      	mov	r2, r0
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	1ad2      	subs	r2, r2, r3
 800404a:	8c3b      	ldrh	r3, [r7, #32]
 800404c:	429a      	cmp	r2, r3
 800404e:	bf34      	ite	cc
 8004050:	2301      	movcc	r3, #1
 8004052:	2300      	movcs	r3, #0
 8004054:	b2db      	uxtb	r3, r3
 8004056:	2b00      	cmp	r3, #0
 8004058:	f000 808d 	beq.w	8004176 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x17e>
  {
    if (checkUbloxInternal(outgoingUBX, requestedClass, requestedID) == true) //See if new data is available. Process bytes as they come in.
 800405c:	79bb      	ldrb	r3, [r7, #6]
 800405e:	79fa      	ldrb	r2, [r7, #7]
 8004060:	68b9      	ldr	r1, [r7, #8]
 8004062:	68f8      	ldr	r0, [r7, #12]
 8004064:	f7fe fb1b 	bl	800269e <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh>
 8004068:	4603      	mov	r3, r0
 800406a:	2b01      	cmp	r3, #1
 800406c:	bf0c      	ite	eq
 800406e:	2301      	moveq	r3, #1
 8004070:	2300      	movne	r3, #0
 8004072:	b2db      	uxtb	r3, r3
 8004074:	2b00      	cmp	r3, #0
 8004076:	d07a      	beq.n	800416e <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x176>
    {
      // If both the outgoingUBX->classAndIDmatch and packetAck.classAndIDmatch are VALID
      // and outgoingUBX->valid is _still_ VALID and the class and ID _still_ match
      // then we can be confident that the data in outgoingUBX is valid
      if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->cls == requestedClass) && (outgoingUBX->id == requestedID))
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	7bdb      	ldrb	r3, [r3, #15]
 800407c:	2b01      	cmp	r3, #1
 800407e:	d114      	bne.n	80040aa <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8004086:	2b01      	cmp	r3, #1
 8004088:	d10f      	bne.n	80040aa <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	7b9b      	ldrb	r3, [r3, #14]
 800408e:	2b01      	cmp	r3, #1
 8004090:	d10b      	bne.n	80040aa <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	781b      	ldrb	r3, [r3, #0]
 8004096:	79fa      	ldrb	r2, [r7, #7]
 8004098:	429a      	cmp	r2, r3
 800409a:	d106      	bne.n	80040aa <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	785b      	ldrb	r3, [r3, #1]
 80040a0:	79ba      	ldrb	r2, [r7, #6]
 80040a2:	429a      	cmp	r2, r3
 80040a4:	d101      	bne.n	80040aa <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
        {
          //_debugSerial->print(F("waitForACKResponse: valid data and valid ACK received after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_RECEIVED); //We received valid data and a correct ACK!
 80040a6:	230b      	movs	r3, #11
 80040a8:	e07f      	b.n	80041aa <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      // We can be confident that the data packet (if we are going to get one) will always arrive
      // before the matching ACK. So if we sent a config packet which only produces an ACK
      // then outgoingUBX->classAndIDmatch will be NOT_DEFINED and the packetAck.classAndIDmatch will VALID.
      // We should not check outgoingUBX->valid, outgoingUBX->cls or outgoingUBX->id
      // as these may have been changed by a PVT packet.
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID))
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	7bdb      	ldrb	r3, [r3, #15]
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d106      	bne.n	80040c0 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xc8>
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d101      	bne.n	80040c0 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xc8>
        {
          //_debugSerial->print(F("waitForACKResponse: no data and valid ACK after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_SENT); //We got an ACK but no data...
 80040bc:	230a      	movs	r3, #10
 80040be:	e074      	b.n	80041aa <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      // valid data but it has been or is currently being overwritten by another packet (e.g. PVT).
      // If (e.g.) a PVT packet is _being_ received: outgoingUBX->valid will be NOT_DEFINED
      // If (e.g.) a PVT packet _has been_ received: outgoingUBX->valid will be VALID (or just possibly NOT_VALID)
      // So we cannot use outgoingUBX->valid as part of this check.
      // Note: the addition of packetBuf should make this check redundant!
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && ((outgoingUBX->cls != requestedClass) || (outgoingUBX->id != requestedID)))
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	7bdb      	ldrb	r3, [r3, #15]
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d110      	bne.n	80040ea <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xf2>
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d10b      	bne.n	80040ea <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xf2>
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	781b      	ldrb	r3, [r3, #0]
 80040d6:	79fa      	ldrb	r2, [r7, #7]
 80040d8:	429a      	cmp	r2, r3
 80040da:	d104      	bne.n	80040e6 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xee>
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	785b      	ldrb	r3, [r3, #1]
 80040e0:	79ba      	ldrb	r2, [r7, #6]
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d001      	beq.n	80040ea <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xf2>
        {
          //_debugSerial->print(F("waitForACKResponse: data being OVERWRITTEN after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_OVERWRITTEN); // Data was valid but has been or is being overwritten
 80040e6:	230d      	movs	r3, #13
 80040e8:	e05f      	b.n	80041aa <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      }

      // If packetAck.classAndIDmatch is VALID but both outgoingUBX->valid and outgoingUBX->classAndIDmatch
      // are NOT_VALID then we can be confident we have had a checksum failure on the data packet
      else if ((packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID))
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d109      	bne.n	8004108 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x110>
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	7bdb      	ldrb	r3, [r3, #15]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d105      	bne.n	8004108 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x110>
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	7b9b      	ldrb	r3, [r3, #14]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d101      	bne.n	8004108 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x110>
        {
          //_debugSerial->print(F("waitForACKResponse: CRC failed after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_CRC_FAIL); //Checksum fail
 8004104:	2302      	movs	r3, #2
 8004106:	e050      	b.n	80041aa <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      // But if a full PVT packet arrives afterwards outgoingUBX->valid could be VALID (or just possibly NOT_VALID)
      // but outgoingUBX->cls and outgoingUBX->id would not match...
      // So I think this is telling us we need a special state for packetAck.classAndIDmatch to tell us
      // the packet was definitely NACK'd otherwise we are possibly just guessing...
      // Note: the addition of packetBuf changes the logic of this, but we'll leave the code as is for now.
      else if (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_NOTACKNOWLEDGED)
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 800410e:	2b03      	cmp	r3, #3
 8004110:	d101      	bne.n	8004116 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x11e>
        {
          //_debugSerial->print(F("waitForACKResponse: data was NOTACKNOWLEDGED (NACK) after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_COMMAND_NACK); //We received a NACK!
 8004112:	2304      	movs	r3, #4
 8004114:	e049      	b.n	80041aa <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      }

      // If the outgoingUBX->classAndIDmatch is VALID but the packetAck.classAndIDmatch is NOT_VALID
      // then the ack probably had a checksum error. We will take a gamble and return DATA_RECEIVED.
      // If we were playing safe, we should return FAIL instead
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->cls == requestedClass) && (outgoingUBX->id == requestedID))
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	7bdb      	ldrb	r3, [r3, #15]
 800411a:	2b01      	cmp	r3, #1
 800411c:	d114      	bne.n	8004148 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8004124:	2b00      	cmp	r3, #0
 8004126:	d10f      	bne.n	8004148 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	7b9b      	ldrb	r3, [r3, #14]
 800412c:	2b01      	cmp	r3, #1
 800412e:	d10b      	bne.n	8004148 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	781b      	ldrb	r3, [r3, #0]
 8004134:	79fa      	ldrb	r2, [r7, #7]
 8004136:	429a      	cmp	r2, r3
 8004138:	d106      	bne.n	8004148 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	785b      	ldrb	r3, [r3, #1]
 800413e:	79ba      	ldrb	r2, [r7, #6]
 8004140:	429a      	cmp	r2, r3
 8004142:	d101      	bne.n	8004148 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
        {
          //_debugSerial->print(F("waitForACKResponse: VALID data and INVALID ACK received after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_RECEIVED); //We received valid data and an invalid ACK!
 8004144:	230b      	movs	r3, #11
 8004146:	e030      	b.n	80041aa <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      }

      // If the outgoingUBX->classAndIDmatch is NOT_VALID and the packetAck.classAndIDmatch is NOT_VALID
      // then we return a FAIL. This must be a double checksum failure?
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID))
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	7bdb      	ldrb	r3, [r3, #15]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d106      	bne.n	800415e <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x166>
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8004156:	2b00      	cmp	r3, #0
 8004158:	d101      	bne.n	800415e <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x166>
        {
          //_debugSerial->print(F("waitForACKResponse: INVALID data and INVALID ACK received after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_FAIL); //We received invalid data and an invalid ACK!
 800415a:	2301      	movs	r3, #1
 800415c:	e025      	b.n	80041aa <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      }

      // If the outgoingUBX->classAndIDmatch is VALID and the packetAck.classAndIDmatch is NOT_DEFINED
      // then the ACK has not yet been received and we should keep waiting for it
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED))
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	7bdb      	ldrb	r3, [r3, #15]
 8004162:	2b01      	cmp	r3, #1
 8004164:	d103      	bne.n	800416e <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x176>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 800416c:	2b02      	cmp	r3, #2
      }

    } //checkUbloxInternal == true

    //delayMicroseconds(500);
		HAL_Delay(1);
 800416e:	2001      	movs	r0, #1
 8004170:	f002 f839 	bl	80061e6 <HAL_Delay>
  while (HAL_GetTick() - startTime < maxTime)
 8004174:	e764      	b.n	8004040 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x48>
  } //while (millis() - startTime < maxTime)

  // We have timed out...
  // If the outgoingUBX->classAndIDmatch is VALID then we can take a gamble and return DATA_RECEIVED
  // even though we did not get an ACK
  if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->cls == requestedClass) && (outgoingUBX->id == requestedID))
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	7bdb      	ldrb	r3, [r3, #15]
 800417a:	2b01      	cmp	r3, #1
 800417c:	d114      	bne.n	80041a8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8004184:	2b02      	cmp	r3, #2
 8004186:	d10f      	bne.n	80041a8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	7b9b      	ldrb	r3, [r3, #14]
 800418c:	2b01      	cmp	r3, #1
 800418e:	d10b      	bne.n	80041a8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	781b      	ldrb	r3, [r3, #0]
 8004194:	79fa      	ldrb	r2, [r7, #7]
 8004196:	429a      	cmp	r2, r3
 8004198:	d106      	bne.n	80041a8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	785b      	ldrb	r3, [r3, #1]
 800419e:	79ba      	ldrb	r2, [r7, #6]
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d101      	bne.n	80041a8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
    {
      //_debugSerial->print(F("waitForACKResponse: TIMEOUT with valid data after "));
      //_debugSerial->print(millis() - startTime);
      //_debugSerial->println(F(" msec. "));
    }
    return (SFE_UBLOX_STATUS_DATA_RECEIVED); //We received valid data... But no ACK!
 80041a4:	230b      	movs	r3, #11
 80041a6:	e000      	b.n	80041aa <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
    //_debugSerial->print(F("waitForACKResponse: TIMEOUT after "));
    //_debugSerial->print(millis() - startTime);
    //_debugSerial->println(F(" msec."));
  }

  return (SFE_UBLOX_STATUS_TIMEOUT);
 80041a8:	2303      	movs	r3, #3
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3718      	adds	r7, #24
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}

080041b2 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht>:
//Returns SFE_UBLOX_STATUS_CRC_FAIL if we got a corrupt config packet that has CLS/ID match to our query packet
//Returns SFE_UBLOX_STATUS_TIMEOUT if we timed out
//Returns SFE_UBLOX_STATUS_DATA_OVERWRITTEN if we got an a valid packetCfg but that the packetCfg has been
// or is currently being overwritten (remember that Serial data can arrive very slowly)
sfe_ublox_status_e SFE_UBLOX_GPS::waitForNoACKResponse(ubxPacket *outgoingUBX, uint8_t requestedClass, uint8_t requestedID, uint16_t maxTime)
{
 80041b2:	b580      	push	{r7, lr}
 80041b4:	b086      	sub	sp, #24
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	60f8      	str	r0, [r7, #12]
 80041ba:	60b9      	str	r1, [r7, #8]
 80041bc:	4611      	mov	r1, r2
 80041be:	461a      	mov	r2, r3
 80041c0:	460b      	mov	r3, r1
 80041c2:	71fb      	strb	r3, [r7, #7]
 80041c4:	4613      	mov	r3, r2
 80041c6:	71bb      	strb	r3, [r7, #6]
  outgoingUBX->valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; //This will go VALID (or NOT_VALID) when we receive a response to the packet we sent
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	2202      	movs	r2, #2
 80041cc:	739a      	strb	r2, [r3, #14]
  packetAck.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2202      	movs	r2, #2
 80041d2:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
  packetBuf.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2202      	movs	r2, #2
 80041da:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
  outgoingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; // This will go VALID (or NOT_VALID) when we receive a packet that matches the requested class and ID
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	2202      	movs	r2, #2
 80041e2:	73da      	strb	r2, [r3, #15]
  packetAck.classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2202      	movs	r2, #2
 80041e8:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
  packetBuf.classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2202      	movs	r2, #2
 80041f0:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f

  //unsigned long startTime = millis();
  unsigned long startTime = HAL_GetTick();
 80041f4:	f001 fff0 	bl	80061d8 <HAL_GetTick>
 80041f8:	6178      	str	r0, [r7, #20]
  //while (millis() - startTime < maxTime)
  while (HAL_GetTick() - startTime < maxTime)
 80041fa:	f001 ffed 	bl	80061d8 <HAL_GetTick>
 80041fe:	4602      	mov	r2, r0
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	1ad2      	subs	r2, r2, r3
 8004204:	8c3b      	ldrh	r3, [r7, #32]
 8004206:	429a      	cmp	r2, r3
 8004208:	bf34      	ite	cc
 800420a:	2301      	movcc	r3, #1
 800420c:	2300      	movcs	r3, #0
 800420e:	b2db      	uxtb	r3, r3
 8004210:	2b00      	cmp	r3, #0
 8004212:	d043      	beq.n	800429c <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xea>
  {
    if (checkUbloxInternal(outgoingUBX, requestedClass, requestedID) == true) //See if new data is available. Process bytes as they come in.
 8004214:	79bb      	ldrb	r3, [r7, #6]
 8004216:	79fa      	ldrb	r2, [r7, #7]
 8004218:	68b9      	ldr	r1, [r7, #8]
 800421a:	68f8      	ldr	r0, [r7, #12]
 800421c:	f7fe fa3f 	bl	800269e <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh>
 8004220:	4603      	mov	r3, r0
 8004222:	2b01      	cmp	r3, #1
 8004224:	bf0c      	ite	eq
 8004226:	2301      	moveq	r3, #1
 8004228:	2300      	movne	r3, #0
 800422a:	b2db      	uxtb	r3, r3
 800422c:	2b00      	cmp	r3, #0
 800422e:	d031      	beq.n	8004294 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xe2>
    {

      // If outgoingUBX->classAndIDmatch is VALID
      // and outgoingUBX->valid is _still_ VALID and the class and ID _still_ match
      // then we can be confident that the data in outgoingUBX is valid
      if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->cls == requestedClass) && (outgoingUBX->id == requestedID))
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	7bdb      	ldrb	r3, [r3, #15]
 8004234:	2b01      	cmp	r3, #1
 8004236:	d10f      	bne.n	8004258 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xa6>
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	7b9b      	ldrb	r3, [r3, #14]
 800423c:	2b01      	cmp	r3, #1
 800423e:	d10b      	bne.n	8004258 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xa6>
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	781b      	ldrb	r3, [r3, #0]
 8004244:	79fa      	ldrb	r2, [r7, #7]
 8004246:	429a      	cmp	r2, r3
 8004248:	d106      	bne.n	8004258 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xa6>
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	785b      	ldrb	r3, [r3, #1]
 800424e:	79ba      	ldrb	r2, [r7, #6]
 8004250:	429a      	cmp	r2, r3
 8004252:	d101      	bne.n	8004258 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xa6>
        {
          //_debugSerial->print(F("waitForNoACKResponse: valid data with CLS/ID match after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_RECEIVED); //We received valid data!
 8004254:	230b      	movs	r3, #11
 8004256:	e022      	b.n	800429e <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xec>
      // valid data but it has been or is currently being overwritten by another packet (e.g. PVT).
      // If (e.g.) a PVT packet is _being_ received: outgoingUBX->valid will be NOT_DEFINED
      // If (e.g.) a PVT packet _has been_ received: outgoingUBX->valid will be VALID (or just possibly NOT_VALID)
      // So we cannot use outgoingUBX->valid as part of this check.
      // Note: the addition of packetBuf should make this check redundant!
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && ((outgoingUBX->cls != requestedClass) || (outgoingUBX->id != requestedID)))
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	7bdb      	ldrb	r3, [r3, #15]
 800425c:	2b01      	cmp	r3, #1
 800425e:	d10b      	bne.n	8004278 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xc6>
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	781b      	ldrb	r3, [r3, #0]
 8004264:	79fa      	ldrb	r2, [r7, #7]
 8004266:	429a      	cmp	r2, r3
 8004268:	d104      	bne.n	8004274 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xc2>
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	785b      	ldrb	r3, [r3, #1]
 800426e:	79ba      	ldrb	r2, [r7, #6]
 8004270:	429a      	cmp	r2, r3
 8004272:	d001      	beq.n	8004278 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xc6>
        {
          //_debugSerial->print(F("waitForNoACKResponse: data being OVERWRITTEN after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_OVERWRITTEN); // Data was valid but has been or is being overwritten
 8004274:	230d      	movs	r3, #13
 8004276:	e012      	b.n	800429e <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xec>
      }

      // If outgoingUBX->classAndIDmatch is NOT_DEFINED
      // and outgoingUBX->valid is VALID then this must be (e.g.) a PVT packet
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID))
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	7bdb      	ldrb	r3, [r3, #15]
 800427c:	2b02      	cmp	r3, #2
 800427e:	d103      	bne.n	8004288 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xd6>
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	7b9b      	ldrb	r3, [r3, #14]
 8004284:	2b01      	cmp	r3, #1
 8004286:	d005      	beq.n	8004294 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xe2>
        //   _debugSerial->print(outgoingUBX->id);
        // }
      }

      // If the outgoingUBX->classAndIDmatch is NOT_VALID then we return CRC failure
      else if (outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID)
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	7bdb      	ldrb	r3, [r3, #15]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d101      	bne.n	8004294 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xe2>
        {
          //_debugSerial->print(F("waitForNoACKResponse: CLS/ID match but failed CRC after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_CRC_FAIL); //We received invalid data
 8004290:	2302      	movs	r3, #2
 8004292:	e004      	b.n	800429e <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xec>
      }
    }

    //delayMicroseconds(500);
		HAL_Delay(1);
 8004294:	2001      	movs	r0, #1
 8004296:	f001 ffa6 	bl	80061e6 <HAL_Delay>
  while (HAL_GetTick() - startTime < maxTime)
 800429a:	e7ae      	b.n	80041fa <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0x48>
    //_debugSerial->print(F("waitForNoACKResponse: TIMEOUT after "));
    //_debugSerial->print(millis() - startTime);
    //_debugSerial->println(F(" msec. No packet received."));
  }

  return (SFE_UBLOX_STATUS_TIMEOUT);
 800429c:	2303      	movs	r3, #3
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3718      	adds	r7, #24
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}

080042a6 <_ZN13SFE_UBLOX_GPS17saveConfigurationEt>:

//Save current configuration to flash and BBR (battery backed RAM)
//This still works but it is the old way of configuring ublox modules. See getVal and setVal for the new methods
boolean SFE_UBLOX_GPS::saveConfiguration(uint16_t maxWait)
{
 80042a6:	b580      	push	{r7, lr}
 80042a8:	b084      	sub	sp, #16
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	6078      	str	r0, [r7, #4]
 80042ae:	460b      	mov	r3, r1
 80042b0:	807b      	strh	r3, [r7, #2]
  packetCfg.cls = UBX_CLASS_CFG;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2206      	movs	r2, #6
 80042b6:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
  packetCfg.id = UBX_CFG_CFG;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2209      	movs	r2, #9
 80042be:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
  packetCfg.len = 12;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	220c      	movs	r2, #12
 80042c6:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
  packetCfg.startingSpot = 0;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356

  //Clear packet payload
  for (uint8_t x = 0; x < packetCfg.len; x++)
 80042d2:	2300      	movs	r3, #0
 80042d4:	73fb      	strb	r3, [r7, #15]
 80042d6:	7bfb      	ldrb	r3, [r7, #15]
 80042d8:	687a      	ldr	r2, [r7, #4]
 80042da:	f8b2 2352 	ldrh.w	r2, [r2, #850]	; 0x352
 80042de:	4293      	cmp	r3, r2
 80042e0:	da0a      	bge.n	80042f8 <_ZN13SFE_UBLOX_GPS17saveConfigurationEt+0x52>
    packetCfg.payload[x] = 0;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	f8d3 2358 	ldr.w	r2, [r3, #856]	; 0x358
 80042e8:	7bfb      	ldrb	r3, [r7, #15]
 80042ea:	4413      	add	r3, r2
 80042ec:	2200      	movs	r2, #0
 80042ee:	701a      	strb	r2, [r3, #0]
  for (uint8_t x = 0; x < packetCfg.len; x++)
 80042f0:	7bfb      	ldrb	r3, [r7, #15]
 80042f2:	3301      	adds	r3, #1
 80042f4:	73fb      	strb	r3, [r7, #15]
 80042f6:	e7ee      	b.n	80042d6 <_ZN13SFE_UBLOX_GPS17saveConfigurationEt+0x30>

  packetCfg.payload[4] = 0xFF; //Set any bit in the saveMask field to save current config to Flash and BBR
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f8d3 3358 	ldr.w	r3, [r3, #856]	; 0x358
 80042fe:	3304      	adds	r3, #4
 8004300:	22ff      	movs	r2, #255	; 0xff
 8004302:	701a      	strb	r2, [r3, #0]
  packetCfg.payload[5] = 0xFF;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	f8d3 3358 	ldr.w	r3, [r3, #856]	; 0x358
 800430a:	3305      	adds	r3, #5
 800430c:	22ff      	movs	r2, #255	; 0xff
 800430e:	701a      	strb	r2, [r3, #0]

  return (sendCommand(&packetCfg, maxWait) == SFE_UBLOX_STATUS_DATA_SENT); // We are only expecting an ACK
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8004316:	887a      	ldrh	r2, [r7, #2]
 8004318:	4619      	mov	r1, r3
 800431a:	6878      	ldr	r0, [r7, #4]
 800431c:	f7ff fc76 	bl	8003c0c <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>
 8004320:	4603      	mov	r3, r0
 8004322:	2b0a      	cmp	r3, #10
 8004324:	bf0c      	ite	eq
 8004326:	2301      	moveq	r3, #1
 8004328:	2300      	movne	r3, #0
 800432a:	b2db      	uxtb	r3, r3
}
 800432c:	4618      	mov	r0, r3
 800432e:	3710      	adds	r7, #16
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}

08004334 <_ZN13SFE_UBLOX_GPS15getPortSettingsEht>:
  return (true);
}

//Loads the payloadCfg array with the current protocol bits located the UBX-CFG-PRT register for a given port
boolean SFE_UBLOX_GPS::getPortSettings(uint8_t portID, uint16_t maxWait)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b082      	sub	sp, #8
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
 800433c:	460b      	mov	r3, r1
 800433e:	70fb      	strb	r3, [r7, #3]
 8004340:	4613      	mov	r3, r2
 8004342:	803b      	strh	r3, [r7, #0]
  packetCfg.cls = UBX_CLASS_CFG;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2206      	movs	r2, #6
 8004348:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
  packetCfg.id = UBX_CFG_PRT;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2200      	movs	r2, #0
 8004350:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
  packetCfg.len = 1;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
  packetCfg.startingSpot = 0;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356

  payloadCfg[0] = portID;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	78fa      	ldrb	r2, [r7, #3]
 8004368:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c

  return ((sendCommand(&packetCfg, maxWait)) == SFE_UBLOX_STATUS_DATA_RECEIVED); // We are expecting data and an ACK
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8004372:	883a      	ldrh	r2, [r7, #0]
 8004374:	4619      	mov	r1, r3
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f7ff fc48 	bl	8003c0c <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>
 800437c:	4603      	mov	r3, r0
 800437e:	2b0b      	cmp	r3, #11
 8004380:	bf0c      	ite	eq
 8004382:	2301      	moveq	r3, #1
 8004384:	2300      	movne	r3, #0
 8004386:	b2db      	uxtb	r3, r3
}
 8004388:	4618      	mov	r0, r3
 800438a:	3708      	adds	r7, #8
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}

08004390 <_ZN13SFE_UBLOX_GPS13setPortOutputEhht>:

//Configure a given port to output UBX, NMEA, RTCM3 or a combination thereof
//Port 0=I2c, 1=UART1, 2=UART2, 3=USB, 4=SPI
//Bit:0 = UBX, :1=NMEA, :5=RTCM3
boolean SFE_UBLOX_GPS::setPortOutput(uint8_t portID, uint8_t outStreamSettings, uint16_t maxWait)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
 8004398:	4608      	mov	r0, r1
 800439a:	4611      	mov	r1, r2
 800439c:	461a      	mov	r2, r3
 800439e:	4603      	mov	r3, r0
 80043a0:	70fb      	strb	r3, [r7, #3]
 80043a2:	460b      	mov	r3, r1
 80043a4:	70bb      	strb	r3, [r7, #2]
 80043a6:	4613      	mov	r3, r2
 80043a8:	803b      	strh	r3, [r7, #0]
  //Get the current config values for this port ID
  if (getPortSettings(portID, maxWait) == false)
 80043aa:	883a      	ldrh	r2, [r7, #0]
 80043ac:	78fb      	ldrb	r3, [r7, #3]
 80043ae:	4619      	mov	r1, r3
 80043b0:	6878      	ldr	r0, [r7, #4]
 80043b2:	f7ff ffbf 	bl	8004334 <_ZN13SFE_UBLOX_GPS15getPortSettingsEht>
 80043b6:	4603      	mov	r3, r0
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	bf0c      	ite	eq
 80043bc:	2301      	moveq	r3, #1
 80043be:	2300      	movne	r3, #0
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d001      	beq.n	80043ca <_ZN13SFE_UBLOX_GPS13setPortOutputEhht+0x3a>
    return (false); //Something went wrong. Bail.
 80043c6:	2300      	movs	r3, #0
 80043c8:	e021      	b.n	800440e <_ZN13SFE_UBLOX_GPS13setPortOutputEhht+0x7e>

  packetCfg.cls = UBX_CLASS_CFG;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2206      	movs	r2, #6
 80043ce:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
  packetCfg.id = UBX_CFG_PRT;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2200      	movs	r2, #0
 80043d6:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
  packetCfg.len = 20;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2214      	movs	r2, #20
 80043de:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
  packetCfg.startingSpot = 0;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2200      	movs	r2, #0
 80043e6:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356

  //payloadCfg is now loaded with current bytes. Change only the ones we need to
  payloadCfg[14] = outStreamSettings; //OutProtocolMask LSB - Set outStream bits
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	78ba      	ldrb	r2, [r7, #2]
 80043ee:	f883 224a 	strb.w	r2, [r3, #586]	; 0x24a

  return ((sendCommand(&packetCfg, maxWait)) == SFE_UBLOX_STATUS_DATA_SENT); // We are only expecting an ACK
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80043f8:	883a      	ldrh	r2, [r7, #0]
 80043fa:	4619      	mov	r1, r3
 80043fc:	6878      	ldr	r0, [r7, #4]
 80043fe:	f7ff fc05 	bl	8003c0c <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>
 8004402:	4603      	mov	r3, r0
 8004404:	2b0a      	cmp	r3, #10
 8004406:	bf0c      	ite	eq
 8004408:	2301      	moveq	r3, #1
 800440a:	2300      	movne	r3, #0
 800440c:	b2db      	uxtb	r3, r3
}
 800440e:	4618      	mov	r0, r3
 8004410:	3708      	adds	r7, #8
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}

08004416 <_ZN13SFE_UBLOX_GPS12setI2COutputEht>:
  return ((sendCommand(&packetCfg, maxWait)) == SFE_UBLOX_STATUS_DATA_SENT); // We are only expecting an ACK
}

//Configure a port to output UBX, NMEA, RTCM3 or a combination thereof
boolean SFE_UBLOX_GPS::setI2COutput(uint8_t comSettings, uint16_t maxWait)
{
 8004416:	b580      	push	{r7, lr}
 8004418:	b082      	sub	sp, #8
 800441a:	af00      	add	r7, sp, #0
 800441c:	6078      	str	r0, [r7, #4]
 800441e:	460b      	mov	r3, r1
 8004420:	70fb      	strb	r3, [r7, #3]
 8004422:	4613      	mov	r3, r2
 8004424:	803b      	strh	r3, [r7, #0]
  return (setPortOutput(COM_PORT_I2C, comSettings, maxWait));
 8004426:	883b      	ldrh	r3, [r7, #0]
 8004428:	78fa      	ldrb	r2, [r7, #3]
 800442a:	2100      	movs	r1, #0
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f7ff ffaf 	bl	8004390 <_ZN13SFE_UBLOX_GPS13setPortOutputEhht>
 8004432:	4603      	mov	r3, r0
}
 8004434:	4618      	mov	r0, r3
 8004436:	3708      	adds	r7, #8
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}

0800443c <_ZN13SFE_UBLOX_GPS11extractLongEh>:
  return (payloadCfg[2]); // Return the dynamic model
}

//Given a spot in the payload array, extract four bytes and build a long
uint32_t SFE_UBLOX_GPS::extractLong(uint8_t spotToStart)
{
 800443c:	b480      	push	{r7}
 800443e:	b085      	sub	sp, #20
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
 8004444:	460b      	mov	r3, r1
 8004446:	70fb      	strb	r3, [r7, #3]
  uint32_t val = 0;
 8004448:	2300      	movs	r3, #0
 800444a:	60fb      	str	r3, [r7, #12]
  val |= (uint32_t)payloadCfg[spotToStart + 0] << 8 * 0;
 800444c:	78fb      	ldrb	r3, [r7, #3]
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	4413      	add	r3, r2
 8004452:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8004456:	461a      	mov	r2, r3
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	4313      	orrs	r3, r2
 800445c:	60fb      	str	r3, [r7, #12]
  val |= (uint32_t)payloadCfg[spotToStart + 1] << 8 * 1;
 800445e:	78fb      	ldrb	r3, [r7, #3]
 8004460:	3301      	adds	r3, #1
 8004462:	687a      	ldr	r2, [r7, #4]
 8004464:	4413      	add	r3, r2
 8004466:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 800446a:	021b      	lsls	r3, r3, #8
 800446c:	68fa      	ldr	r2, [r7, #12]
 800446e:	4313      	orrs	r3, r2
 8004470:	60fb      	str	r3, [r7, #12]
  val |= (uint32_t)payloadCfg[spotToStart + 2] << 8 * 2;
 8004472:	78fb      	ldrb	r3, [r7, #3]
 8004474:	3302      	adds	r3, #2
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	4413      	add	r3, r2
 800447a:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 800447e:	041b      	lsls	r3, r3, #16
 8004480:	68fa      	ldr	r2, [r7, #12]
 8004482:	4313      	orrs	r3, r2
 8004484:	60fb      	str	r3, [r7, #12]
  val |= (uint32_t)payloadCfg[spotToStart + 3] << 8 * 3;
 8004486:	78fb      	ldrb	r3, [r7, #3]
 8004488:	3303      	adds	r3, #3
 800448a:	687a      	ldr	r2, [r7, #4]
 800448c:	4413      	add	r3, r2
 800448e:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8004492:	061b      	lsls	r3, r3, #24
 8004494:	68fa      	ldr	r2, [r7, #12]
 8004496:	4313      	orrs	r3, r2
 8004498:	60fb      	str	r3, [r7, #12]
  return (val);
 800449a:	68fb      	ldr	r3, [r7, #12]
}
 800449c:	4618      	mov	r0, r3
 800449e:	3714      	adds	r7, #20
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bc80      	pop	{r7}
 80044a4:	4770      	bx	lr

080044a6 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>:

//Just so there is no ambiguity about whether a uint32_t will cast to a int32_t correctly...
int32_t SFE_UBLOX_GPS::extractSignedLong(uint8_t spotToStart)
{
 80044a6:	b580      	push	{r7, lr}
 80044a8:	b084      	sub	sp, #16
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	6078      	str	r0, [r7, #4]
 80044ae:	460b      	mov	r3, r1
 80044b0:	70fb      	strb	r3, [r7, #3]
  {
      uint32_t unsignedLong;
      int32_t signedLong;
  } unsignedSigned;

  unsignedSigned.unsignedLong = extractLong(spotToStart);
 80044b2:	78fb      	ldrb	r3, [r7, #3]
 80044b4:	4619      	mov	r1, r3
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f7ff ffc0 	bl	800443c <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80044bc:	4603      	mov	r3, r0
 80044be:	60fb      	str	r3, [r7, #12]
  return (unsignedSigned.signedLong);
 80044c0:	68fb      	ldr	r3, [r7, #12]
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3710      	adds	r7, #16
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}

080044ca <_ZN13SFE_UBLOX_GPS10extractIntEh>:

//Given a spot in the payload array, extract two bytes and build an int
uint16_t SFE_UBLOX_GPS::extractInt(uint8_t spotToStart)
{
 80044ca:	b480      	push	{r7}
 80044cc:	b085      	sub	sp, #20
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	6078      	str	r0, [r7, #4]
 80044d2:	460b      	mov	r3, r1
 80044d4:	70fb      	strb	r3, [r7, #3]
  uint16_t val = 0;
 80044d6:	2300      	movs	r3, #0
 80044d8:	81fb      	strh	r3, [r7, #14]
  val |= (uint16_t)payloadCfg[spotToStart + 0] << 8 * 0;
 80044da:	78fb      	ldrb	r3, [r7, #3]
 80044dc:	687a      	ldr	r2, [r7, #4]
 80044de:	4413      	add	r3, r2
 80044e0:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 80044e4:	b29a      	uxth	r2, r3
 80044e6:	89fb      	ldrh	r3, [r7, #14]
 80044e8:	4313      	orrs	r3, r2
 80044ea:	81fb      	strh	r3, [r7, #14]
  val |= (uint16_t)payloadCfg[spotToStart + 1] << 8 * 1;
 80044ec:	78fb      	ldrb	r3, [r7, #3]
 80044ee:	3301      	adds	r3, #1
 80044f0:	687a      	ldr	r2, [r7, #4]
 80044f2:	4413      	add	r3, r2
 80044f4:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 80044f8:	021b      	lsls	r3, r3, #8
 80044fa:	b21a      	sxth	r2, r3
 80044fc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004500:	4313      	orrs	r3, r2
 8004502:	b21b      	sxth	r3, r3
 8004504:	81fb      	strh	r3, [r7, #14]
  return (val);
 8004506:	89fb      	ldrh	r3, [r7, #14]
}
 8004508:	4618      	mov	r0, r3
 800450a:	3714      	adds	r7, #20
 800450c:	46bd      	mov	sp, r7
 800450e:	bc80      	pop	{r7}
 8004510:	4770      	bx	lr

08004512 <_ZN13SFE_UBLOX_GPS16extractSignedIntEa>:

//Just so there is no ambiguity about whether a uint16_t will cast to a int16_t correctly...
int16_t SFE_UBLOX_GPS::extractSignedInt(int8_t spotToStart)
{
 8004512:	b580      	push	{r7, lr}
 8004514:	b084      	sub	sp, #16
 8004516:	af00      	add	r7, sp, #0
 8004518:	6078      	str	r0, [r7, #4]
 800451a:	460b      	mov	r3, r1
 800451c:	70fb      	strb	r3, [r7, #3]
  {
      uint16_t unsignedInt;
      int16_t signedInt;
  } stSignedInt;

  stSignedInt.unsignedInt = extractInt(spotToStart);
 800451e:	78fb      	ldrb	r3, [r7, #3]
 8004520:	4619      	mov	r1, r3
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f7ff ffd1 	bl	80044ca <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8004528:	4603      	mov	r3, r0
 800452a:	81bb      	strh	r3, [r7, #12]
  return (stSignedInt.signedInt);
 800452c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
}
 8004530:	4618      	mov	r0, r3
 8004532:	3710      	adds	r7, #16
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}

08004538 <_ZN13SFE_UBLOX_GPS11extractByteEh>:

//Given a spot, extract a byte from the payload
uint8_t SFE_UBLOX_GPS::extractByte(uint8_t spotToStart)
{
 8004538:	b480      	push	{r7}
 800453a:	b083      	sub	sp, #12
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	460b      	mov	r3, r1
 8004542:	70fb      	strb	r3, [r7, #3]
  return (payloadCfg[spotToStart]);
 8004544:	78fb      	ldrb	r3, [r7, #3]
 8004546:	687a      	ldr	r2, [r7, #4]
 8004548:	4413      	add	r3, r2
 800454a:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
}
 800454e:	4618      	mov	r0, r3
 8004550:	370c      	adds	r7, #12
 8004552:	46bd      	mov	sp, r7
 8004554:	bc80      	pop	{r7}
 8004556:	4770      	bx	lr

08004558 <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>:

//Given a spot, extract a signed 8-bit value from the payload
int8_t SFE_UBLOX_GPS::extractSignedChar(uint8_t spotToStart)
{
 8004558:	b480      	push	{r7}
 800455a:	b083      	sub	sp, #12
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	460b      	mov	r3, r1
 8004562:	70fb      	strb	r3, [r7, #3]
  return ((int8_t)payloadCfg[spotToStart]);
 8004564:	78fb      	ldrb	r3, [r7, #3]
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	4413      	add	r3, r2
 800456a:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 800456e:	b25b      	sxtb	r3, r3
}
 8004570:	4618      	mov	r0, r3
 8004572:	370c      	adds	r7, #12
 8004574:	46bd      	mov	sp, r7
 8004576:	bc80      	pop	{r7}
 8004578:	4770      	bx	lr

0800457a <_ZN13SFE_UBLOX_GPS7getYearEt>:

//Get the current year
uint16_t SFE_UBLOX_GPS::getYear(uint16_t maxWait)
{
 800457a:	b580      	push	{r7, lr}
 800457c:	b082      	sub	sp, #8
 800457e:	af00      	add	r7, sp, #0
 8004580:	6078      	str	r0, [r7, #4]
 8004582:	460b      	mov	r3, r1
 8004584:	807b      	strh	r3, [r7, #2]
  if (moduleQueried.gpsYear == false)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	f893 3388 	ldrb.w	r3, [r3, #904]	; 0x388
 800458c:	f003 0302 	and.w	r3, r3, #2
 8004590:	b2db      	uxtb	r3, r3
 8004592:	2b00      	cmp	r3, #0
 8004594:	d104      	bne.n	80045a0 <_ZN13SFE_UBLOX_GPS7getYearEt+0x26>
    getPVT(maxWait);
 8004596:	887b      	ldrh	r3, [r7, #2]
 8004598:	4619      	mov	r1, r3
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f000 f8b3 	bl	8004706 <_ZN13SFE_UBLOX_GPS6getPVTEt>
  moduleQueried.gpsYear = false; //Since we are about to give this to user, mark this data as stale
 80045a0:	687a      	ldr	r2, [r7, #4]
 80045a2:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 80045a6:	f36f 0341 	bfc	r3, #1, #1
 80045aa:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
  return (gpsYear);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	f8b3 3070 	ldrh.w	r3, [r3, #112]	; 0x70
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3708      	adds	r7, #8
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}

080045bc <_ZN13SFE_UBLOX_GPS8getMonthEt>:

//Get the current month
uint8_t SFE_UBLOX_GPS::getMonth(uint16_t maxWait)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b082      	sub	sp, #8
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
 80045c4:	460b      	mov	r3, r1
 80045c6:	807b      	strh	r3, [r7, #2]
  if (moduleQueried.gpsMonth == false)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f893 3388 	ldrb.w	r3, [r3, #904]	; 0x388
 80045ce:	f003 0304 	and.w	r3, r3, #4
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d104      	bne.n	80045e2 <_ZN13SFE_UBLOX_GPS8getMonthEt+0x26>
    getPVT(maxWait);
 80045d8:	887b      	ldrh	r3, [r7, #2]
 80045da:	4619      	mov	r1, r3
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f000 f892 	bl	8004706 <_ZN13SFE_UBLOX_GPS6getPVTEt>
  moduleQueried.gpsMonth = false; //Since we are about to give this to user, mark this data as stale
 80045e2:	687a      	ldr	r2, [r7, #4]
 80045e4:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 80045e8:	f36f 0382 	bfc	r3, #2, #1
 80045ec:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
  return (gpsMonth);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	3708      	adds	r7, #8
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bd80      	pop	{r7, pc}

080045fe <_ZN13SFE_UBLOX_GPS6getDayEt>:

//Get the current day
uint8_t SFE_UBLOX_GPS::getDay(uint16_t maxWait)
{
 80045fe:	b580      	push	{r7, lr}
 8004600:	b082      	sub	sp, #8
 8004602:	af00      	add	r7, sp, #0
 8004604:	6078      	str	r0, [r7, #4]
 8004606:	460b      	mov	r3, r1
 8004608:	807b      	strh	r3, [r7, #2]
  if (moduleQueried.gpsDay == false)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	f893 3388 	ldrb.w	r3, [r3, #904]	; 0x388
 8004610:	f003 0308 	and.w	r3, r3, #8
 8004614:	b2db      	uxtb	r3, r3
 8004616:	2b00      	cmp	r3, #0
 8004618:	d104      	bne.n	8004624 <_ZN13SFE_UBLOX_GPS6getDayEt+0x26>
    getPVT(maxWait);
 800461a:	887b      	ldrh	r3, [r7, #2]
 800461c:	4619      	mov	r1, r3
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f000 f871 	bl	8004706 <_ZN13SFE_UBLOX_GPS6getPVTEt>
  moduleQueried.gpsDay = false; //Since we are about to give this to user, mark this data as stale
 8004624:	687a      	ldr	r2, [r7, #4]
 8004626:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 800462a:	f36f 03c3 	bfc	r3, #3, #1
 800462e:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
  return (gpsDay);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
}
 8004638:	4618      	mov	r0, r3
 800463a:	3708      	adds	r7, #8
 800463c:	46bd      	mov	sp, r7
 800463e:	bd80      	pop	{r7, pc}

08004640 <_ZN13SFE_UBLOX_GPS7getHourEt>:

//Get the current hour
uint8_t SFE_UBLOX_GPS::getHour(uint16_t maxWait)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b082      	sub	sp, #8
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
 8004648:	460b      	mov	r3, r1
 800464a:	807b      	strh	r3, [r7, #2]
  if (moduleQueried.gpsHour == false)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	f893 3388 	ldrb.w	r3, [r3, #904]	; 0x388
 8004652:	f003 0310 	and.w	r3, r3, #16
 8004656:	b2db      	uxtb	r3, r3
 8004658:	2b00      	cmp	r3, #0
 800465a:	d104      	bne.n	8004666 <_ZN13SFE_UBLOX_GPS7getHourEt+0x26>
    getPVT(maxWait);
 800465c:	887b      	ldrh	r3, [r7, #2]
 800465e:	4619      	mov	r1, r3
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	f000 f850 	bl	8004706 <_ZN13SFE_UBLOX_GPS6getPVTEt>
  moduleQueried.gpsHour = false; //Since we are about to give this to user, mark this data as stale
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 800466c:	f36f 1304 	bfc	r3, #4, #1
 8004670:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
  return (gpsHour);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
}
 800467a:	4618      	mov	r0, r3
 800467c:	3708      	adds	r7, #8
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}

08004682 <_ZN13SFE_UBLOX_GPS9getMinuteEt>:

//Get the current minute
uint8_t SFE_UBLOX_GPS::getMinute(uint16_t maxWait)
{
 8004682:	b580      	push	{r7, lr}
 8004684:	b082      	sub	sp, #8
 8004686:	af00      	add	r7, sp, #0
 8004688:	6078      	str	r0, [r7, #4]
 800468a:	460b      	mov	r3, r1
 800468c:	807b      	strh	r3, [r7, #2]
  if (moduleQueried.gpsMinute == false)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	f893 3388 	ldrb.w	r3, [r3, #904]	; 0x388
 8004694:	f003 0320 	and.w	r3, r3, #32
 8004698:	b2db      	uxtb	r3, r3
 800469a:	2b00      	cmp	r3, #0
 800469c:	d104      	bne.n	80046a8 <_ZN13SFE_UBLOX_GPS9getMinuteEt+0x26>
    getPVT(maxWait);
 800469e:	887b      	ldrh	r3, [r7, #2]
 80046a0:	4619      	mov	r1, r3
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	f000 f82f 	bl	8004706 <_ZN13SFE_UBLOX_GPS6getPVTEt>
  moduleQueried.gpsMinute = false; //Since we are about to give this to user, mark this data as stale
 80046a8:	687a      	ldr	r2, [r7, #4]
 80046aa:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 80046ae:	f36f 1345 	bfc	r3, #5, #1
 80046b2:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
  return (gpsMinute);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3708      	adds	r7, #8
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}

080046c4 <_ZN13SFE_UBLOX_GPS9getSecondEt>:

//Get the current second
uint8_t SFE_UBLOX_GPS::getSecond(uint16_t maxWait)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b082      	sub	sp, #8
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	460b      	mov	r3, r1
 80046ce:	807b      	strh	r3, [r7, #2]
  if (moduleQueried.gpsSecond == false)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	f893 3388 	ldrb.w	r3, [r3, #904]	; 0x388
 80046d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d104      	bne.n	80046ea <_ZN13SFE_UBLOX_GPS9getSecondEt+0x26>
    getPVT(maxWait);
 80046e0:	887b      	ldrh	r3, [r7, #2]
 80046e2:	4619      	mov	r1, r3
 80046e4:	6878      	ldr	r0, [r7, #4]
 80046e6:	f000 f80e 	bl	8004706 <_ZN13SFE_UBLOX_GPS6getPVTEt>
  moduleQueried.gpsSecond = false; //Since we are about to give this to user, mark this data as stale
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 80046f0:	f36f 1386 	bfc	r3, #6, #1
 80046f4:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
  return (gpsSecond);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3708      	adds	r7, #8
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}

08004706 <_ZN13SFE_UBLOX_GPS6getPVTEt>:
  return (gpsNanosecond);
}

//Get the latest Position/Velocity/Time solution and fill all global variables
boolean SFE_UBLOX_GPS::getPVT(uint16_t maxWait)
{
 8004706:	b580      	push	{r7, lr}
 8004708:	b084      	sub	sp, #16
 800470a:	af00      	add	r7, sp, #0
 800470c:	6078      	str	r0, [r7, #4]
 800470e:	460b      	mov	r3, r1
 8004710:	807b      	strh	r3, [r7, #2]
  if (autoPVT && autoPVTImplicitUpdate)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	f893 3378 	ldrb.w	r3, [r3, #888]	; 0x378
 8004718:	2b00      	cmp	r3, #0
 800471a:	d018      	beq.n	800474e <_ZN13SFE_UBLOX_GPS6getPVTEt+0x48>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	f893 3379 	ldrb.w	r3, [r3, #889]	; 0x379
 8004722:	2b00      	cmp	r3, #0
 8004724:	d013      	beq.n	800474e <_ZN13SFE_UBLOX_GPS6getPVTEt+0x48>
    //The GPS is automatically reporting, we just check whether we got unread data
    if (_printDebug == true)
    {
      //_debugSerial->println(F("getPVT: Autoreporting"));
    }
    checkUbloxInternal(&packetCfg, UBX_CLASS_NAV, UBX_NAV_PVT);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f503 7154 	add.w	r1, r3, #848	; 0x350
 800472c:	2307      	movs	r3, #7
 800472e:	2201      	movs	r2, #1
 8004730:	6878      	ldr	r0, [r7, #4]
 8004732:	f7fd ffb4 	bl	800269e <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh>
    return moduleQueried.all;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	f893 3389 	ldrb.w	r3, [r3, #905]	; 0x389
 800473c:	f003 0304 	and.w	r3, r3, #4
 8004740:	b2db      	uxtb	r3, r3
 8004742:	2b00      	cmp	r3, #0
 8004744:	bf14      	ite	ne
 8004746:	2301      	movne	r3, #1
 8004748:	2300      	moveq	r3, #0
 800474a:	b2db      	uxtb	r3, r3
 800474c:	e03e      	b.n	80047cc <_ZN13SFE_UBLOX_GPS6getPVTEt+0xc6>
  }
  else if (autoPVT && !autoPVTImplicitUpdate)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f893 3378 	ldrb.w	r3, [r3, #888]	; 0x378
 8004754:	2b00      	cmp	r3, #0
 8004756:	d009      	beq.n	800476c <_ZN13SFE_UBLOX_GPS6getPVTEt+0x66>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	f893 3379 	ldrb.w	r3, [r3, #889]	; 0x379
 800475e:	f083 0301 	eor.w	r3, r3, #1
 8004762:	b2db      	uxtb	r3, r3
 8004764:	2b00      	cmp	r3, #0
 8004766:	d001      	beq.n	800476c <_ZN13SFE_UBLOX_GPS6getPVTEt+0x66>
    //Someone else has to call checkUblox for us...
    if (_printDebug == true)
    {
      //_debugSerial->println(F("getPVT: Exit immediately"));
    }
    return (false);
 8004768:	2300      	movs	r3, #0
 800476a:	e02f      	b.n	80047cc <_ZN13SFE_UBLOX_GPS6getPVTEt+0xc6>
    {
      //_debugSerial->println(F("getPVT: Polling"));
    }

    //The GPS is not automatically reporting navigation position so we have to poll explicitly
    packetCfg.cls = UBX_CLASS_NAV;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2201      	movs	r2, #1
 8004770:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
    packetCfg.id = UBX_NAV_PVT;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2207      	movs	r2, #7
 8004778:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
    packetCfg.len = 0;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
    //packetCfg.startingSpot = 20; //Begin listening at spot 20 so we can record up to 20+MAX_PAYLOAD_SIZE = 84 bytes Note:now hard-coded in processUBX

    //The data is parsed as part of processing the response
    sfe_ublox_status_e retVal = sendCommand(&packetCfg, maxWait);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800478a:	887a      	ldrh	r2, [r7, #2]
 800478c:	4619      	mov	r1, r3
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	f7ff fa3c 	bl	8003c0c <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>
 8004794:	4603      	mov	r3, r0
 8004796:	73fb      	strb	r3, [r7, #15]

    if (retVal == SFE_UBLOX_STATUS_DATA_RECEIVED)
 8004798:	7bfb      	ldrb	r3, [r7, #15]
 800479a:	2b0b      	cmp	r3, #11
 800479c:	d101      	bne.n	80047a2 <_ZN13SFE_UBLOX_GPS6getPVTEt+0x9c>
      return (true);
 800479e:	2301      	movs	r3, #1
 80047a0:	e014      	b.n	80047cc <_ZN13SFE_UBLOX_GPS6getPVTEt+0xc6>

    if ((retVal == SFE_UBLOX_STATUS_DATA_OVERWRITTEN) && (packetCfg.cls == UBX_CLASS_NAV))
 80047a2:	7bfb      	ldrb	r3, [r7, #15]
 80047a4:	2b0d      	cmp	r3, #13
 80047a6:	d106      	bne.n	80047b6 <_ZN13SFE_UBLOX_GPS6getPVTEt+0xb0>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	f893 3350 	ldrb.w	r3, [r3, #848]	; 0x350
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d101      	bne.n	80047b6 <_ZN13SFE_UBLOX_GPS6getPVTEt+0xb0>
    {
      if (_printDebug == true)
      {
        //_debugSerial->println(F("getPVT: data was OVERWRITTEN by another NAV message (but that's OK)"));
      }
      return (true);
 80047b2:	2301      	movs	r3, #1
 80047b4:	e00a      	b.n	80047cc <_ZN13SFE_UBLOX_GPS6getPVTEt+0xc6>
    }

    if ((retVal == SFE_UBLOX_STATUS_DATA_OVERWRITTEN) && (packetCfg.cls == UBX_CLASS_HNR))
 80047b6:	7bfb      	ldrb	r3, [r7, #15]
 80047b8:	2b0d      	cmp	r3, #13
 80047ba:	d106      	bne.n	80047ca <_ZN13SFE_UBLOX_GPS6getPVTEt+0xc4>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	f893 3350 	ldrb.w	r3, [r3, #848]	; 0x350
 80047c2:	2b28      	cmp	r3, #40	; 0x28
 80047c4:	d101      	bne.n	80047ca <_ZN13SFE_UBLOX_GPS6getPVTEt+0xc4>
    {
      if (_printDebug == true)
      {
        //_debugSerial->println(F("getPVT: data was OVERWRITTEN by a HNR message (and that's not OK)"));
      }
      return (false);
 80047c6:	2300      	movs	r3, #0
 80047c8:	e000      	b.n	80047cc <_ZN13SFE_UBLOX_GPS6getPVTEt+0xc6>
    if (_printDebug == true)
    {
      //_debugSerial->print(F("getPVT retVal: "));
      //_debugSerial->println(statusString(retVal));
    }
    return (false);
 80047ca:	2300      	movs	r3, #0
  }
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	3710      	adds	r7, #16
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}

080047d4 <_ZN13SFE_UBLOX_GPS19getPositionAccuracyEt>:
}

//Get the current 3D high precision positional accuracy - a fun thing to watch
//Returns a long representing the 3D accuracy in millimeters
uint32_t SFE_UBLOX_GPS::getPositionAccuracy(uint16_t maxWait)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	460b      	mov	r3, r1
 80047de:	807b      	strh	r3, [r7, #2]
  packetCfg.cls = UBX_CLASS_NAV;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2201      	movs	r2, #1
 80047e4:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
  packetCfg.id = UBX_NAV_HPPOSECEF;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2213      	movs	r2, #19
 80047ec:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
  packetCfg.len = 0;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2200      	movs	r2, #0
 80047f4:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
  packetCfg.startingSpot = 0;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2200      	movs	r2, #0
 80047fc:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356

  if (sendCommand(&packetCfg, maxWait) != SFE_UBLOX_STATUS_DATA_RECEIVED) // We are only expecting data (no ACK)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8004806:	887a      	ldrh	r2, [r7, #2]
 8004808:	4619      	mov	r1, r3
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f7ff f9fe 	bl	8003c0c <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>
 8004810:	4603      	mov	r3, r0
 8004812:	2b0b      	cmp	r3, #11
 8004814:	bf14      	ite	ne
 8004816:	2301      	movne	r3, #1
 8004818:	2300      	moveq	r3, #0
 800481a:	b2db      	uxtb	r3, r3
 800481c:	2b00      	cmp	r3, #0
 800481e:	d001      	beq.n	8004824 <_ZN13SFE_UBLOX_GPS19getPositionAccuracyEt+0x50>
    return (0);                                                           //If command send fails then bail
 8004820:	2300      	movs	r3, #0
 8004822:	e01a      	b.n	800485a <_ZN13SFE_UBLOX_GPS19getPositionAccuracyEt+0x86>

  uint32_t tempAccuracy = extractLong(24); //We got a response, now extract a long beginning at a given position
 8004824:	2118      	movs	r1, #24
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f7ff fe08 	bl	800443c <_ZN13SFE_UBLOX_GPS11extractLongEh>
 800482c:	60f8      	str	r0, [r7, #12]

  if ((tempAccuracy % 10) >= 5)
 800482e:	68f9      	ldr	r1, [r7, #12]
 8004830:	4b0c      	ldr	r3, [pc, #48]	; (8004864 <_ZN13SFE_UBLOX_GPS19getPositionAccuracyEt+0x90>)
 8004832:	fba3 2301 	umull	r2, r3, r3, r1
 8004836:	08da      	lsrs	r2, r3, #3
 8004838:	4613      	mov	r3, r2
 800483a:	009b      	lsls	r3, r3, #2
 800483c:	4413      	add	r3, r2
 800483e:	005b      	lsls	r3, r3, #1
 8004840:	1aca      	subs	r2, r1, r3
 8004842:	2a04      	cmp	r2, #4
 8004844:	d902      	bls.n	800484c <_ZN13SFE_UBLOX_GPS19getPositionAccuracyEt+0x78>
    tempAccuracy += 5; //Round fraction of mm up to next mm if .5 or above
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	3305      	adds	r3, #5
 800484a:	60fb      	str	r3, [r7, #12]
  tempAccuracy /= 10;  //Convert 0.1mm units to mm
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	4a05      	ldr	r2, [pc, #20]	; (8004864 <_ZN13SFE_UBLOX_GPS19getPositionAccuracyEt+0x90>)
 8004850:	fba2 2303 	umull	r2, r3, r2, r3
 8004854:	08db      	lsrs	r3, r3, #3
 8004856:	60fb      	str	r3, [r7, #12]

  return (tempAccuracy);
 8004858:	68fb      	ldr	r3, [r7, #12]
}
 800485a:	4618      	mov	r0, r3
 800485c:	3710      	adds	r7, #16
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	cccccccd 	.word	0xcccccccd

08004868 <_ZN13SFE_UBLOX_GPS11getLatitudeEt>:

//Get the current latitude in degrees
//Returns a long representing the number of degrees *10^-7
int32_t SFE_UBLOX_GPS::getLatitude(uint16_t maxWait)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b082      	sub	sp, #8
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	460b      	mov	r3, r1
 8004872:	807b      	strh	r3, [r7, #2]
  if (moduleQueried.latitude == false)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f893 3389 	ldrb.w	r3, [r3, #905]	; 0x389
 800487a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800487e:	b2db      	uxtb	r3, r3
 8004880:	2b00      	cmp	r3, #0
 8004882:	d104      	bne.n	800488e <_ZN13SFE_UBLOX_GPS11getLatitudeEt+0x26>
    getPVT(maxWait);
 8004884:	887b      	ldrh	r3, [r7, #2]
 8004886:	4619      	mov	r1, r3
 8004888:	6878      	ldr	r0, [r7, #4]
 800488a:	f7ff ff3c 	bl	8004706 <_ZN13SFE_UBLOX_GPS6getPVTEt>
  moduleQueried.latitude = false; //Since we are about to give this to user, mark this data as stale
 800488e:	687a      	ldr	r2, [r7, #4]
 8004890:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8004894:	f36f 13c7 	bfc	r3, #7, #1
 8004898:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
  moduleQueried.all = false;
 800489c:	687a      	ldr	r2, [r7, #4]
 800489e:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 80048a2:	f36f 0382 	bfc	r3, #2, #1
 80048a6:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389

  return (latitude);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	3708      	adds	r7, #8
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}

080048b8 <_ZN13SFE_UBLOX_GPS12getLongitudeEt>:

//Get the current longitude in degrees
//Returns a long representing the number of degrees *10^-7
int32_t SFE_UBLOX_GPS::getLongitude(uint16_t maxWait)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b082      	sub	sp, #8
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
 80048c0:	460b      	mov	r3, r1
 80048c2:	807b      	strh	r3, [r7, #2]
  if (moduleQueried.longitude == false)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	f893 3389 	ldrb.w	r3, [r3, #905]	; 0x389
 80048ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048ce:	b2db      	uxtb	r3, r3
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d104      	bne.n	80048de <_ZN13SFE_UBLOX_GPS12getLongitudeEt+0x26>
    getPVT(maxWait);
 80048d4:	887b      	ldrh	r3, [r7, #2]
 80048d6:	4619      	mov	r1, r3
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f7ff ff14 	bl	8004706 <_ZN13SFE_UBLOX_GPS6getPVTEt>
  moduleQueried.longitude = false; //Since we are about to give this to user, mark this data as stale
 80048de:	687a      	ldr	r2, [r7, #4]
 80048e0:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 80048e4:	f36f 1386 	bfc	r3, #6, #1
 80048e8:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
  moduleQueried.all = false;
 80048ec:	687a      	ldr	r2, [r7, #4]
 80048ee:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 80048f2:	f36f 0382 	bfc	r3, #2, #1
 80048f6:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389

  return (longitude);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
}
 8004900:	4618      	mov	r0, r3
 8004902:	3708      	adds	r7, #8
 8004904:	46bd      	mov	sp, r7
 8004906:	bd80      	pop	{r7, pc}

08004908 <_ZN13SFE_UBLOX_GPS11getAltitudeEt>:

//Get the current altitude in mm according to ellipsoid model
int32_t SFE_UBLOX_GPS::getAltitude(uint16_t maxWait)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b082      	sub	sp, #8
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
 8004910:	460b      	mov	r3, r1
 8004912:	807b      	strh	r3, [r7, #2]
  if (moduleQueried.altitude == false)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	f893 338a 	ldrb.w	r3, [r3, #906]	; 0x38a
 800491a:	f003 0301 	and.w	r3, r3, #1
 800491e:	b2db      	uxtb	r3, r3
 8004920:	2b00      	cmp	r3, #0
 8004922:	d104      	bne.n	800492e <_ZN13SFE_UBLOX_GPS11getAltitudeEt+0x26>
    getPVT(maxWait);
 8004924:	887b      	ldrh	r3, [r7, #2]
 8004926:	4619      	mov	r1, r3
 8004928:	6878      	ldr	r0, [r7, #4]
 800492a:	f7ff feec 	bl	8004706 <_ZN13SFE_UBLOX_GPS6getPVTEt>
  moduleQueried.altitude = false; //Since we are about to give this to user, mark this data as stale
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8004934:	f36f 0300 	bfc	r3, #0, #1
 8004938:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
  moduleQueried.all = false;
 800493c:	687a      	ldr	r2, [r7, #4]
 800493e:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8004942:	f36f 0382 	bfc	r3, #2, #1
 8004946:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389

  return (altitude);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 8004950:	4618      	mov	r0, r3
 8004952:	3708      	adds	r7, #8
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}

08004958 <_ZN13SFE_UBLOX_GPS6getSIVEt>:
  return (nedDownVel);
}

//Get the number of satellites used in fix
uint8_t SFE_UBLOX_GPS::getSIV(uint16_t maxWait)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b082      	sub	sp, #8
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	460b      	mov	r3, r1
 8004962:	807b      	strh	r3, [r7, #2]
  if (moduleQueried.SIV == false)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	f893 338a 	ldrb.w	r3, [r3, #906]	; 0x38a
 800496a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800496e:	b2db      	uxtb	r3, r3
 8004970:	2b00      	cmp	r3, #0
 8004972:	d104      	bne.n	800497e <_ZN13SFE_UBLOX_GPS6getSIVEt+0x26>
    getPVT(maxWait);
 8004974:	887b      	ldrh	r3, [r7, #2]
 8004976:	4619      	mov	r1, r3
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f7ff fec4 	bl	8004706 <_ZN13SFE_UBLOX_GPS6getPVTEt>
  moduleQueried.SIV = false; //Since we are about to give this to user, mark this data as stale
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8004984:	f36f 13c7 	bfc	r3, #7, #1
 8004988:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
  moduleQueried.all = false;
 800498c:	687a      	ldr	r2, [r7, #4]
 800498e:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8004992:	f36f 0382 	bfc	r3, #2, #1
 8004996:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389

  return (SIV);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3708      	adds	r7, #8
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}

080049a8 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b085      	sub	sp, #20
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80049b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049b4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80049b6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	4313      	orrs	r3, r2
 80049be:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80049c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049c4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4013      	ands	r3, r2
 80049ca:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80049cc:	68fb      	ldr	r3, [r7, #12]
}
 80049ce:	bf00      	nop
 80049d0:	3714      	adds	r7, #20
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bc80      	pop	{r7}
 80049d6:	4770      	bx	lr

080049d8 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 80049d8:	b480      	push	{r7}
 80049da:	b083      	sub	sp, #12
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 80049e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049e4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	43db      	mvns	r3, r3
 80049ea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80049ee:	4013      	ands	r3, r2
 80049f0:	660b      	str	r3, [r1, #96]	; 0x60
}
 80049f2:	bf00      	nop
 80049f4:	370c      	adds	r7, #12
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bc80      	pop	{r7}
 80049fa:	4770      	bx	lr

080049fc <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	af00      	add	r7, sp, #0

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8004a00:	4b23      	ldr	r3, [pc, #140]	; (8004a90 <MX_ADC_Init+0x94>)
 8004a02:	4a24      	ldr	r2, [pc, #144]	; (8004a94 <MX_ADC_Init+0x98>)
 8004a04:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004a06:	4b22      	ldr	r3, [pc, #136]	; (8004a90 <MX_ADC_Init+0x94>)
 8004a08:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004a0c:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8004a0e:	4b20      	ldr	r3, [pc, #128]	; (8004a90 <MX_ADC_Init+0x94>)
 8004a10:	2200      	movs	r2, #0
 8004a12:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004a14:	4b1e      	ldr	r3, [pc, #120]	; (8004a90 <MX_ADC_Init+0x94>)
 8004a16:	2200      	movs	r2, #0
 8004a18:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004a1a:	4b1d      	ldr	r3, [pc, #116]	; (8004a90 <MX_ADC_Init+0x94>)
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004a20:	4b1b      	ldr	r3, [pc, #108]	; (8004a90 <MX_ADC_Init+0x94>)
 8004a22:	2204      	movs	r2, #4
 8004a24:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8004a26:	4b1a      	ldr	r3, [pc, #104]	; (8004a90 <MX_ADC_Init+0x94>)
 8004a28:	2200      	movs	r2, #0
 8004a2a:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8004a2c:	4b18      	ldr	r3, [pc, #96]	; (8004a90 <MX_ADC_Init+0x94>)
 8004a2e:	2200      	movs	r2, #0
 8004a30:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8004a32:	4b17      	ldr	r3, [pc, #92]	; (8004a90 <MX_ADC_Init+0x94>)
 8004a34:	2200      	movs	r2, #0
 8004a36:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 8004a38:	4b15      	ldr	r3, [pc, #84]	; (8004a90 <MX_ADC_Init+0x94>)
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8004a3e:	4b14      	ldr	r3, [pc, #80]	; (8004a90 <MX_ADC_Init+0x94>)
 8004a40:	2200      	movs	r2, #0
 8004a42:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004a46:	4b12      	ldr	r3, [pc, #72]	; (8004a90 <MX_ADC_Init+0x94>)
 8004a48:	2200      	movs	r2, #0
 8004a4a:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004a4c:	4b10      	ldr	r3, [pc, #64]	; (8004a90 <MX_ADC_Init+0x94>)
 8004a4e:	2200      	movs	r2, #0
 8004a50:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8004a52:	4b0f      	ldr	r3, [pc, #60]	; (8004a90 <MX_ADC_Init+0x94>)
 8004a54:	2200      	movs	r2, #0
 8004a56:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8004a5a:	4b0d      	ldr	r3, [pc, #52]	; (8004a90 <MX_ADC_Init+0x94>)
 8004a5c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004a60:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8004a62:	4b0b      	ldr	r3, [pc, #44]	; (8004a90 <MX_ADC_Init+0x94>)
 8004a64:	2207      	movs	r2, #7
 8004a66:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8004a68:	4b09      	ldr	r3, [pc, #36]	; (8004a90 <MX_ADC_Init+0x94>)
 8004a6a:	2207      	movs	r2, #7
 8004a6c:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 8004a6e:	4b08      	ldr	r3, [pc, #32]	; (8004a90 <MX_ADC_Init+0x94>)
 8004a70:	2200      	movs	r2, #0
 8004a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8004a76:	4b06      	ldr	r3, [pc, #24]	; (8004a90 <MX_ADC_Init+0x94>)
 8004a78:	2200      	movs	r2, #0
 8004a7a:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8004a7c:	4804      	ldr	r0, [pc, #16]	; (8004a90 <MX_ADC_Init+0x94>)
 8004a7e:	f002 fc59 	bl	8007334 <HAL_ADC_Init>
 8004a82:	4603      	mov	r3, r0
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d001      	beq.n	8004a8c <MX_ADC_Init+0x90>
  {
    Error_Handler();
 8004a88:	f000 ff8a 	bl	80059a0 <Error_Handler>
  }

}
 8004a8c:	bf00      	nop
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	20001b30 	.word	0x20001b30
 8004a94:	40012400 	.word	0x40012400

08004a98 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b082      	sub	sp, #8
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a05      	ldr	r2, [pc, #20]	; (8004abc <HAL_ADC_MspInit+0x24>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d103      	bne.n	8004ab2 <HAL_ADC_MspInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8004aaa:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004aae:	f7ff ff7b 	bl	80049a8 <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 8004ab2:	bf00      	nop
 8004ab4:	3708      	adds	r7, #8
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	bf00      	nop
 8004abc:	40012400 	.word	0x40012400

08004ac0 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b082      	sub	sp, #8
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a05      	ldr	r2, [pc, #20]	; (8004ae4 <HAL_ADC_MspDeInit+0x24>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d103      	bne.n	8004ada <HAL_ADC_MspDeInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 8004ad2:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004ad6:	f7ff ff7f 	bl	80049d8 <LL_APB2_GRP1_DisableClock>
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 8004ada:	bf00      	nop
 8004adc:	3708      	adds	r7, #8
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	40012400 	.word	0x40012400

08004ae8 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 8004aec:	4b03      	ldr	r3, [pc, #12]	; (8004afc <SYS_InitMeasurement+0x14>)
 8004aee:	4a04      	ldr	r2, [pc, #16]	; (8004b00 <SYS_InitMeasurement+0x18>)
 8004af0:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 8004af2:	bf00      	nop
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bc80      	pop	{r7}
 8004af8:	4770      	bx	lr
 8004afa:	bf00      	nop
 8004afc:	20001b30 	.word	0x20001b30
 8004b00:	40012400 	.word	0x40012400

08004b04 <SYS_GetTemperatureLevel>:

  /* USER CODE END SYS_DeInitMeasurement_1 */
}

int16_t SYS_GetTemperatureLevel(void)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b086      	sub	sp, #24
 8004b08:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SYS_GetTemperatureLevel_1 */

  /* USER CODE END SYS_GetTemperatureLevel_1 */
  int16_t temperatureDegreeC = 0;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	81fb      	strh	r3, [r7, #14]
  uint32_t measuredLevel = 0;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	60bb      	str	r3, [r7, #8]
  uint16_t batteryLevelmV = SYS_GetBatteryLevel();
 8004b12:	f000 f871 	bl	8004bf8 <SYS_GetBatteryLevel>
 8004b16:	4603      	mov	r3, r0
 8004b18:	80fb      	strh	r3, [r7, #6]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_TEMPSENSOR);
 8004b1a:	4830      	ldr	r0, [pc, #192]	; (8004bdc <SYS_GetTemperatureLevel+0xd8>)
 8004b1c:	f000 f8a0 	bl	8004c60 <ADC_ReadChannels>
 8004b20:	60b8      	str	r0, [r7, #8]

  /* convert ADC level to temperature */
  /* check whether device has temperature sensor calibrated in production */
  if (((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0)
 8004b22:	4b2f      	ldr	r3, [pc, #188]	; (8004be0 <SYS_GetTemperatureLevel+0xdc>)
 8004b24:	881a      	ldrh	r2, [r3, #0]
 8004b26:	4b2f      	ldr	r3, [pc, #188]	; (8004be4 <SYS_GetTemperatureLevel+0xe0>)
 8004b28:	881b      	ldrh	r3, [r3, #0]
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	d026      	beq.n	8004b7c <SYS_GetTemperatureLevel+0x78>
  {
    /* Device with temperature sensor calibrated in production:
       use device optimized parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE(batteryLevelmV,
 8004b2e:	4b2c      	ldr	r3, [pc, #176]	; (8004be0 <SYS_GetTemperatureLevel+0xdc>)
 8004b30:	881a      	ldrh	r2, [r3, #0]
 8004b32:	4b2c      	ldr	r3, [pc, #176]	; (8004be4 <SYS_GetTemperatureLevel+0xe0>)
 8004b34:	881b      	ldrh	r3, [r3, #0]
 8004b36:	429a      	cmp	r2, r3
 8004b38:	d01c      	beq.n	8004b74 <SYS_GetTemperatureLevel+0x70>
 8004b3a:	88fb      	ldrh	r3, [r7, #6]
 8004b3c:	68ba      	ldr	r2, [r7, #8]
 8004b3e:	fb02 f303 	mul.w	r3, r2, r3
 8004b42:	089b      	lsrs	r3, r3, #2
 8004b44:	4a28      	ldr	r2, [pc, #160]	; (8004be8 <SYS_GetTemperatureLevel+0xe4>)
 8004b46:	fba2 2303 	umull	r2, r3, r2, r3
 8004b4a:	095b      	lsrs	r3, r3, #5
 8004b4c:	461a      	mov	r2, r3
 8004b4e:	4b25      	ldr	r3, [pc, #148]	; (8004be4 <SYS_GetTemperatureLevel+0xe0>)
 8004b50:	881b      	ldrh	r3, [r3, #0]
 8004b52:	1ad3      	subs	r3, r2, r3
 8004b54:	2264      	movs	r2, #100	; 0x64
 8004b56:	fb02 f203 	mul.w	r2, r2, r3
 8004b5a:	4b21      	ldr	r3, [pc, #132]	; (8004be0 <SYS_GetTemperatureLevel+0xdc>)
 8004b5c:	881b      	ldrh	r3, [r3, #0]
 8004b5e:	4619      	mov	r1, r3
 8004b60:	4b20      	ldr	r3, [pc, #128]	; (8004be4 <SYS_GetTemperatureLevel+0xe0>)
 8004b62:	881b      	ldrh	r3, [r3, #0]
 8004b64:	1acb      	subs	r3, r1, r3
 8004b66:	fb92 f3f3 	sdiv	r3, r2, r3
 8004b6a:	b29b      	uxth	r3, r3
 8004b6c:	331e      	adds	r3, #30
 8004b6e:	b29b      	uxth	r3, r3
 8004b70:	b21b      	sxth	r3, r3
 8004b72:	e001      	b.n	8004b78 <SYS_GetTemperatureLevel+0x74>
 8004b74:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8004b78:	81fb      	strh	r3, [r7, #14]
 8004b7a:	e01c      	b.n	8004bb6 <SYS_GetTemperatureLevel+0xb2>
  }
  else
  {
    /* Device with temperature sensor not calibrated in production:
       use generic parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(TEMPSENSOR_TYP_AVGSLOPE,
 8004b7c:	88fb      	ldrh	r3, [r7, #6]
 8004b7e:	68ba      	ldr	r2, [r7, #8]
 8004b80:	fb02 f203 	mul.w	r2, r2, r3
 8004b84:	4b19      	ldr	r3, [pc, #100]	; (8004bec <SYS_GetTemperatureLevel+0xe8>)
 8004b86:	fba3 1302 	umull	r1, r3, r3, r2
 8004b8a:	1ad2      	subs	r2, r2, r3
 8004b8c:	0852      	lsrs	r2, r2, #1
 8004b8e:	4413      	add	r3, r2
 8004b90:	0adb      	lsrs	r3, r3, #11
 8004b92:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004b96:	fb02 f303 	mul.w	r3, r2, r3
 8004b9a:	f5a3 2339 	sub.w	r3, r3, #757760	; 0xb9000
 8004b9e:	f5a3 630c 	sub.w	r3, r3, #2240	; 0x8c0
 8004ba2:	4a13      	ldr	r2, [pc, #76]	; (8004bf0 <SYS_GetTemperatureLevel+0xec>)
 8004ba4:	fb82 1203 	smull	r1, r2, r2, r3
 8004ba8:	1292      	asrs	r2, r2, #10
 8004baa:	17db      	asrs	r3, r3, #31
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	b29b      	uxth	r3, r3
 8004bb0:	331e      	adds	r3, #30
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	81fb      	strh	r3, [r7, #14]
                                                              batteryLevelmV,
                                                              measuredLevel,
                                                              LL_ADC_RESOLUTION_12B);
  }

  APP_LOG(TS_ON, VLEVEL_L, "temp= %d\n\r", temperatureDegreeC);
 8004bb6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004bba:	9300      	str	r3, [sp, #0]
 8004bbc:	4b0d      	ldr	r3, [pc, #52]	; (8004bf4 <SYS_GetTemperatureLevel+0xf0>)
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	2100      	movs	r1, #0
 8004bc2:	2001      	movs	r0, #1
 8004bc4:	f01c fc22 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>

  /* from int16 to q8.7*/
  temperatureDegreeC <<= 8;
 8004bc8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004bcc:	021b      	lsls	r3, r3, #8
 8004bce:	81fb      	strh	r3, [r7, #14]

  return (int16_t) temperatureDegreeC;
 8004bd0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  /* USER CODE BEGIN SYS_GetTemperatureLevel_2 */

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	3710      	adds	r7, #16
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}
 8004bdc:	b0001000 	.word	0xb0001000
 8004be0:	1fff75c8 	.word	0x1fff75c8
 8004be4:	1fff75a8 	.word	0x1fff75a8
 8004be8:	09ee009f 	.word	0x09ee009f
 8004bec:	00100101 	.word	0x00100101
 8004bf0:	68db8bad 	.word	0x68db8bad
 8004bf4:	08025770 	.word	0x08025770

08004bf8 <SYS_GetBatteryLevel>:

uint16_t SYS_GetBatteryLevel(void)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b082      	sub	sp, #8
 8004bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 8004c02:	2300      	movs	r3, #0
 8004c04:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 8004c06:	4813      	ldr	r0, [pc, #76]	; (8004c54 <SYS_GetBatteryLevel+0x5c>)
 8004c08:	f000 f82a 	bl	8004c60 <ADC_ReadChannels>
 8004c0c:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d102      	bne.n	8004c1a <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 8004c14:	2300      	movs	r3, #0
 8004c16:	80fb      	strh	r3, [r7, #6]
 8004c18:	e016      	b.n	8004c48 <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 8004c1a:	4b0f      	ldr	r3, [pc, #60]	; (8004c58 <SYS_GetBatteryLevel+0x60>)
 8004c1c:	881b      	ldrh	r3, [r3, #0]
 8004c1e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d00b      	beq.n	8004c3e <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 8004c26:	4b0c      	ldr	r3, [pc, #48]	; (8004c58 <SYS_GetBatteryLevel+0x60>)
 8004c28:	881b      	ldrh	r3, [r3, #0]
 8004c2a:	461a      	mov	r2, r3
 8004c2c:	f640 43e4 	movw	r3, #3300	; 0xce4
 8004c30:	fb03 f202 	mul.w	r2, r3, r2
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c3a:	80fb      	strh	r3, [r7, #6]
 8004c3c:	e004      	b.n	8004c48 <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 8004c3e:	4a07      	ldr	r2, [pc, #28]	; (8004c5c <SYS_GetBatteryLevel+0x64>)
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c46:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 8004c48:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3708      	adds	r7, #8
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	bf00      	nop
 8004c54:	b4002000 	.word	0xb4002000
 8004c58:	1fff75aa 	.word	0x1fff75aa
 8004c5c:	004c08d8 	.word	0x004c08d8

08004c60 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b086      	sub	sp, #24
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004c6c:	f107 0308 	add.w	r3, r7, #8
 8004c70:	2200      	movs	r2, #0
 8004c72:	601a      	str	r2, [r3, #0]
 8004c74:	605a      	str	r2, [r3, #4]
 8004c76:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 8004c78:	f7ff fec0 	bl	80049fc <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 8004c7c:	481a      	ldr	r0, [pc, #104]	; (8004ce8 <ADC_ReadChannels+0x88>)
 8004c7e:	f003 f91c 	bl	8007eba <HAL_ADCEx_Calibration_Start>
 8004c82:	4603      	mov	r3, r0
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d001      	beq.n	8004c8c <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 8004c88:	f000 fe8a 	bl	80059a0 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004c90:	2300      	movs	r3, #0
 8004c92:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8004c94:	2300      	movs	r3, #0
 8004c96:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8004c98:	f107 0308 	add.w	r3, r7, #8
 8004c9c:	4619      	mov	r1, r3
 8004c9e:	4812      	ldr	r0, [pc, #72]	; (8004ce8 <ADC_ReadChannels+0x88>)
 8004ca0:	f002 fe9a 	bl	80079d8 <HAL_ADC_ConfigChannel>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d001      	beq.n	8004cae <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 8004caa:	f000 fe79 	bl	80059a0 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 8004cae:	480e      	ldr	r0, [pc, #56]	; (8004ce8 <ADC_ReadChannels+0x88>)
 8004cb0:	f002 fd7e 	bl	80077b0 <HAL_ADC_Start>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d001      	beq.n	8004cbe <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 8004cba:	f000 fe71 	bl	80059a0 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8004cbe:	f04f 31ff 	mov.w	r1, #4294967295
 8004cc2:	4809      	ldr	r0, [pc, #36]	; (8004ce8 <ADC_ReadChannels+0x88>)
 8004cc4:	f002 fdec 	bl	80078a0 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc) ;   /* it calls also ADC_Disable() */
 8004cc8:	4807      	ldr	r0, [pc, #28]	; (8004ce8 <ADC_ReadChannels+0x88>)
 8004cca:	f002 fdb7 	bl	800783c <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 8004cce:	4806      	ldr	r0, [pc, #24]	; (8004ce8 <ADC_ReadChannels+0x88>)
 8004cd0:	f002 fe76 	bl	80079c0 <HAL_ADC_GetValue>
 8004cd4:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 8004cd6:	4804      	ldr	r0, [pc, #16]	; (8004ce8 <ADC_ReadChannels+0x88>)
 8004cd8:	f002 fcee 	bl	80076b8 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 8004cdc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3718      	adds	r7, #24
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	bf00      	nop
 8004ce8:	20001b30 	.word	0x20001b30

08004cec <LL_AHB2_GRP1_EnableClock>:
{
 8004cec:	b480      	push	{r7}
 8004cee:	b085      	sub	sp, #20
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004cf4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cf8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004cfa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	4313      	orrs	r3, r2
 8004d02:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004d04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d08:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004d10:	68fb      	ldr	r3, [r7, #12]
}
 8004d12:	bf00      	nop
 8004d14:	3714      	adds	r7, #20
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bc80      	pop	{r7}
 8004d1a:	4770      	bx	lr

08004d1c <SYS_LED_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t SYS_LED_Init(Sys_Led_TypeDef Led)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b088      	sub	sp, #32
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	4603      	mov	r3, r0
 8004d24:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8004d26:	f107 030c 	add.w	r3, r7, #12
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	601a      	str	r2, [r3, #0]
 8004d2e:	605a      	str	r2, [r3, #4]
 8004d30:	609a      	str	r2, [r3, #8]
 8004d32:	60da      	str	r2, [r3, #12]
 8004d34:	611a      	str	r2, [r3, #16]
  /* Enable the GPIO_SYS_LED Clock */
  SYS_LEDx_GPIO_CLK_ENABLE(Led);
 8004d36:	2002      	movs	r0, #2
 8004d38:	f7ff ffd8 	bl	8004cec <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_SYS_LED pin */
  gpio_init_structure.Pin = SYS_LED_PIN[Led];
 8004d3c:	79fb      	ldrb	r3, [r7, #7]
 8004d3e:	4a12      	ldr	r2, [pc, #72]	; (8004d88 <SYS_LED_Init+0x6c>)
 8004d40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d44:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 8004d46:	2301      	movs	r3, #1
 8004d48:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8004d4e:	2302      	movs	r3, #2
 8004d50:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(SYS_LED_PORT[Led], &gpio_init_structure);
 8004d52:	79fb      	ldrb	r3, [r7, #7]
 8004d54:	4a0d      	ldr	r2, [pc, #52]	; (8004d8c <SYS_LED_Init+0x70>)
 8004d56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d5a:	f107 020c 	add.w	r2, r7, #12
 8004d5e:	4611      	mov	r1, r2
 8004d60:	4618      	mov	r0, r3
 8004d62:	f003 fe87 	bl	8008a74 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 8004d66:	79fb      	ldrb	r3, [r7, #7]
 8004d68:	4a08      	ldr	r2, [pc, #32]	; (8004d8c <SYS_LED_Init+0x70>)
 8004d6a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004d6e:	79fb      	ldrb	r3, [r7, #7]
 8004d70:	4a05      	ldr	r2, [pc, #20]	; (8004d88 <SYS_LED_Init+0x6c>)
 8004d72:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d76:	2200      	movs	r2, #0
 8004d78:	4619      	mov	r1, r3
 8004d7a:	f004 f8a9 	bl	8008ed0 <HAL_GPIO_WritePin>

  return 0;
 8004d7e:	2300      	movs	r3, #0
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3720      	adds	r7, #32
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	08026158 	.word	0x08026158
 8004d8c:	20000004 	.word	0x20000004

08004d90 <SYS_LED_On>:

  return 0;
}

int32_t SYS_LED_On(Sys_Led_TypeDef Led)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b082      	sub	sp, #8
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	4603      	mov	r3, r0
 8004d98:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_SET);
 8004d9a:	79fb      	ldrb	r3, [r7, #7]
 8004d9c:	4a07      	ldr	r2, [pc, #28]	; (8004dbc <SYS_LED_On+0x2c>)
 8004d9e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004da2:	79fb      	ldrb	r3, [r7, #7]
 8004da4:	4a06      	ldr	r2, [pc, #24]	; (8004dc0 <SYS_LED_On+0x30>)
 8004da6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004daa:	2201      	movs	r2, #1
 8004dac:	4619      	mov	r1, r3
 8004dae:	f004 f88f 	bl	8008ed0 <HAL_GPIO_WritePin>

  return 0;
 8004db2:	2300      	movs	r3, #0
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	3708      	adds	r7, #8
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}
 8004dbc:	20000004 	.word	0x20000004
 8004dc0:	08026158 	.word	0x08026158

08004dc4 <SYS_LED_Off>:

int32_t SYS_LED_Off(Sys_Led_TypeDef Led)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b082      	sub	sp, #8
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	4603      	mov	r3, r0
 8004dcc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 8004dce:	79fb      	ldrb	r3, [r7, #7]
 8004dd0:	4a07      	ldr	r2, [pc, #28]	; (8004df0 <SYS_LED_Off+0x2c>)
 8004dd2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004dd6:	79fb      	ldrb	r3, [r7, #7]
 8004dd8:	4a06      	ldr	r2, [pc, #24]	; (8004df4 <SYS_LED_Off+0x30>)
 8004dda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004dde:	2200      	movs	r2, #0
 8004de0:	4619      	mov	r1, r3
 8004de2:	f004 f875 	bl	8008ed0 <HAL_GPIO_WritePin>

  return 0;
 8004de6:	2300      	movs	r3, #0
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3708      	adds	r7, #8
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}
 8004df0:	20000004 	.word	0x20000004
 8004df4:	08026158 	.word	0x08026158

08004df8 <SYS_LED_Toggle>:

int32_t SYS_LED_Toggle(Sys_Led_TypeDef Led)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b082      	sub	sp, #8
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	4603      	mov	r3, r0
 8004e00:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led]);
 8004e02:	79fb      	ldrb	r3, [r7, #7]
 8004e04:	4a07      	ldr	r2, [pc, #28]	; (8004e24 <SYS_LED_Toggle+0x2c>)
 8004e06:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004e0a:	79fb      	ldrb	r3, [r7, #7]
 8004e0c:	4906      	ldr	r1, [pc, #24]	; (8004e28 <SYS_LED_Toggle+0x30>)
 8004e0e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004e12:	4619      	mov	r1, r3
 8004e14:	4610      	mov	r0, r2
 8004e16:	f004 f872 	bl	8008efe <HAL_GPIO_TogglePin>

  return 0;
 8004e1a:	2300      	movs	r3, #0
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3708      	adds	r7, #8
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}
 8004e24:	20000004 	.word	0x20000004
 8004e28:	08026158 	.word	0x08026158

08004e2c <SYS_PB_Init>:
{
  return (int32_t)HAL_GPIO_ReadPin(SYS_LED_PORT[Led], SYS_LED_PIN[Led]);
}

int32_t SYS_PB_Init(Sys_Button_TypeDef Button, Sys_ButtonMode_TypeDef ButtonMode)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b088      	sub	sp, #32
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	4603      	mov	r3, r0
 8004e34:	460a      	mov	r2, r1
 8004e36:	71fb      	strb	r3, [r7, #7]
 8004e38:	4613      	mov	r3, r2
 8004e3a:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure = {0};
 8004e3c:	f107 030c 	add.w	r3, r7, #12
 8004e40:	2200      	movs	r2, #0
 8004e42:	601a      	str	r2, [r3, #0]
 8004e44:	605a      	str	r2, [r3, #4]
 8004e46:	609a      	str	r2, [r3, #8]
 8004e48:	60da      	str	r2, [r3, #12]
 8004e4a:	611a      	str	r2, [r3, #16]
  static SYS_RES_EXTI_LineCallback button_callback[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_Callback, SYS_BUTTON2_EXTI_Callback, SYS_BUTTON3_EXTI_Callback};
  static uint32_t button_interrupt_priority[SYS_BUTTONn] = {SYS_BUTTONx_IT_PRIORITY, SYS_BUTTONx_IT_PRIORITY, SYS_BUTTONx_IT_PRIORITY};
  static const uint32_t button_exti_line[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_LINE, SYS_BUTTON2_EXTI_LINE, SYS_BUTTON3_EXTI_LINE};

  /* Enable the SYS_BUTTON Clock */
  SYS_BUTTONx_GPIO_CLK_ENABLE(Button);
 8004e4c:	79fb      	ldrb	r3, [r7, #7]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d103      	bne.n	8004e5a <SYS_PB_Init+0x2e>
 8004e52:	2001      	movs	r0, #1
 8004e54:	f7ff ff4a 	bl	8004cec <LL_AHB2_GRP1_EnableClock>
 8004e58:	e00c      	b.n	8004e74 <SYS_PB_Init+0x48>
 8004e5a:	79fb      	ldrb	r3, [r7, #7]
 8004e5c:	2b02      	cmp	r3, #2
 8004e5e:	d103      	bne.n	8004e68 <SYS_PB_Init+0x3c>
 8004e60:	2001      	movs	r0, #1
 8004e62:	f7ff ff43 	bl	8004cec <LL_AHB2_GRP1_EnableClock>
 8004e66:	e005      	b.n	8004e74 <SYS_PB_Init+0x48>
 8004e68:	79fb      	ldrb	r3, [r7, #7]
 8004e6a:	2b01      	cmp	r3, #1
 8004e6c:	d102      	bne.n	8004e74 <SYS_PB_Init+0x48>
 8004e6e:	2004      	movs	r0, #4
 8004e70:	f7ff ff3c 	bl	8004cec <LL_AHB2_GRP1_EnableClock>

  gpio_init_structure.Pin = SYS_BUTTON_PIN[Button];
 8004e74:	79fb      	ldrb	r3, [r7, #7]
 8004e76:	4a29      	ldr	r2, [pc, #164]	; (8004f1c <SYS_PB_Init+0xf0>)
 8004e78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004e7c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8004e82:	2302      	movs	r3, #2
 8004e84:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == SYS_BUTTON_MODE_GPIO)
 8004e86:	79bb      	ldrb	r3, [r7, #6]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d10c      	bne.n	8004ea6 <SYS_PB_Init+0x7a>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 8004e90:	79fb      	ldrb	r3, [r7, #7]
 8004e92:	4a23      	ldr	r2, [pc, #140]	; (8004f20 <SYS_PB_Init+0xf4>)
 8004e94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e98:	f107 020c 	add.w	r2, r7, #12
 8004e9c:	4611      	mov	r1, r2
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f003 fde8 	bl	8008a74 <HAL_GPIO_Init>
 8004ea4:	e034      	b.n	8004f10 <SYS_PB_Init+0xe4>
  }
  else /* (ButtonMode == SYS_BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 8004ea6:	4b1f      	ldr	r3, [pc, #124]	; (8004f24 <SYS_PB_Init+0xf8>)
 8004ea8:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 8004eaa:	79fb      	ldrb	r3, [r7, #7]
 8004eac:	4a1c      	ldr	r2, [pc, #112]	; (8004f20 <SYS_PB_Init+0xf4>)
 8004eae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004eb2:	f107 020c 	add.w	r2, r7, #12
 8004eb6:	4611      	mov	r1, r2
 8004eb8:	4618      	mov	r0, r3
 8004eba:	f003 fddb 	bl	8008a74 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&sys_hpb_exti[Button], button_exti_line[Button]);
 8004ebe:	79fb      	ldrb	r3, [r7, #7]
 8004ec0:	00db      	lsls	r3, r3, #3
 8004ec2:	4a19      	ldr	r2, [pc, #100]	; (8004f28 <SYS_PB_Init+0xfc>)
 8004ec4:	441a      	add	r2, r3
 8004ec6:	79fb      	ldrb	r3, [r7, #7]
 8004ec8:	4918      	ldr	r1, [pc, #96]	; (8004f2c <SYS_PB_Init+0x100>)
 8004eca:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004ece:	4619      	mov	r1, r3
 8004ed0:	4610      	mov	r0, r2
 8004ed2:	f003 fdbc 	bl	8008a4e <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&sys_hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 8004ed6:	79fb      	ldrb	r3, [r7, #7]
 8004ed8:	00db      	lsls	r3, r3, #3
 8004eda:	4a13      	ldr	r2, [pc, #76]	; (8004f28 <SYS_PB_Init+0xfc>)
 8004edc:	1898      	adds	r0, r3, r2
 8004ede:	79fb      	ldrb	r3, [r7, #7]
 8004ee0:	4a13      	ldr	r2, [pc, #76]	; (8004f30 <SYS_PB_Init+0x104>)
 8004ee2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ee6:	461a      	mov	r2, r3
 8004ee8:	2100      	movs	r1, #0
 8004eea:	f003 fd97 	bl	8008a1c <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((SYS_BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 8004eee:	79fb      	ldrb	r3, [r7, #7]
 8004ef0:	4a10      	ldr	r2, [pc, #64]	; (8004f34 <SYS_PB_Init+0x108>)
 8004ef2:	56d0      	ldrsb	r0, [r2, r3]
 8004ef4:	79fb      	ldrb	r3, [r7, #7]
 8004ef6:	4a10      	ldr	r2, [pc, #64]	; (8004f38 <SYS_PB_Init+0x10c>)
 8004ef8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004efc:	2200      	movs	r2, #0
 8004efe:	4619      	mov	r1, r3
 8004f00:	f003 f92f 	bl	8008162 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((SYS_BUTTON_IRQn[Button]));
 8004f04:	79fb      	ldrb	r3, [r7, #7]
 8004f06:	4a0b      	ldr	r2, [pc, #44]	; (8004f34 <SYS_PB_Init+0x108>)
 8004f08:	56d3      	ldrsb	r3, [r2, r3]
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f003 f943 	bl	8008196 <HAL_NVIC_EnableIRQ>
  }

  return 0;
 8004f10:	2300      	movs	r3, #0
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3720      	adds	r7, #32
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	08026160 	.word	0x08026160
 8004f20:	20000010 	.word	0x20000010
 8004f24:	10210000 	.word	0x10210000
 8004f28:	20001b94 	.word	0x20001b94
 8004f2c:	0802616c 	.word	0x0802616c
 8004f30:	2000001c 	.word	0x2000001c
 8004f34:	08026168 	.word	0x08026168
 8004f38:	20000028 	.word	0x20000028

08004f3c <SYS_PB_Callback>:
{
  HAL_EXTI_IRQHandler(&sys_hpb_exti[Button]);
}

__weak void SYS_PB_Callback(Sys_Button_TypeDef Button)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b083      	sub	sp, #12
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	4603      	mov	r3, r0
 8004f44:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered.*/
}
 8004f46:	bf00      	nop
 8004f48:	370c      	adds	r7, #12
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bc80      	pop	{r7}
 8004f4e:	4770      	bx	lr

08004f50 <SYS_BUTTON1_EXTI_Callback>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static void SYS_BUTTON1_EXTI_Callback(void)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON1);
 8004f54:	2000      	movs	r0, #0
 8004f56:	f7ff fff1 	bl	8004f3c <SYS_PB_Callback>
}
 8004f5a:	bf00      	nop
 8004f5c:	bd80      	pop	{r7, pc}

08004f5e <SYS_BUTTON3_EXTI_Callback>:

static void SYS_BUTTON3_EXTI_Callback(void)
{
 8004f5e:	b580      	push	{r7, lr}
 8004f60:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON3);
 8004f62:	2001      	movs	r0, #1
 8004f64:	f7ff ffea 	bl	8004f3c <SYS_PB_Callback>
}
 8004f68:	bf00      	nop
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <SYS_BUTTON2_EXTI_Callback>:

static void SYS_BUTTON2_EXTI_Callback(void)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON2);
 8004f70:	2002      	movs	r0, #2
 8004f72:	f7ff ffe3 	bl	8004f3c <SYS_PB_Callback>
}
 8004f76:	bf00      	nop
 8004f78:	bd80      	pop	{r7, pc}

08004f7a <LL_AHB1_GRP1_EnableClock>:
{
 8004f7a:	b480      	push	{r7}
 8004f7c:	b085      	sub	sp, #20
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8004f82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f86:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004f88:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8004f92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f96:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
}
 8004fa0:	bf00      	nop
 8004fa2:	3714      	adds	r7, #20
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bc80      	pop	{r7}
 8004fa8:	4770      	bx	lr

08004faa <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8004faa:	b580      	push	{r7, lr}
 8004fac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004fae:	2004      	movs	r0, #4
 8004fb0:	f7ff ffe3 	bl	8004f7a <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004fb4:	2001      	movs	r0, #1
 8004fb6:	f7ff ffe0 	bl	8004f7a <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004fba:	2200      	movs	r2, #0
 8004fbc:	2100      	movs	r1, #0
 8004fbe:	200b      	movs	r0, #11
 8004fc0:	f003 f8cf 	bl	8008162 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004fc4:	200b      	movs	r0, #11
 8004fc6:	f003 f8e6 	bl	8008196 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004fca:	2200      	movs	r2, #0
 8004fcc:	2100      	movs	r1, #0
 8004fce:	200c      	movs	r0, #12
 8004fd0:	f003 f8c7 	bl	8008162 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004fd4:	200c      	movs	r0, #12
 8004fd6:	f003 f8de 	bl	8008196 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8004fda:	2200      	movs	r2, #0
 8004fdc:	2102      	movs	r1, #2
 8004fde:	200f      	movs	r0, #15
 8004fe0:	f003 f8bf 	bl	8008162 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8004fe4:	200f      	movs	r0, #15
 8004fe6:	f003 f8d6 	bl	8008196 <HAL_NVIC_EnableIRQ>

}
 8004fea:	bf00      	nop
 8004fec:	bd80      	pop	{r7, pc}

08004fee <LL_AHB2_GRP1_EnableClock>:
{
 8004fee:	b480      	push	{r7}
 8004ff0:	b085      	sub	sp, #20
 8004ff2:	af00      	add	r7, sp, #0
 8004ff4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004ff6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ffa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004ffc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	4313      	orrs	r3, r2
 8005004:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005006:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800500a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	4013      	ands	r3, r2
 8005010:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005012:	68fb      	ldr	r3, [r7, #12]
}
 8005014:	bf00      	nop
 8005016:	3714      	adds	r7, #20
 8005018:	46bd      	mov	sp, r7
 800501a:	bc80      	pop	{r7}
 800501c:	4770      	bx	lr
	...

08005020 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b086      	sub	sp, #24
 8005024:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005026:	1d3b      	adds	r3, r7, #4
 8005028:	2200      	movs	r2, #0
 800502a:	601a      	str	r2, [r3, #0]
 800502c:	605a      	str	r2, [r3, #4]
 800502e:	609a      	str	r2, [r3, #8]
 8005030:	60da      	str	r2, [r3, #12]
 8005032:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005034:	2001      	movs	r0, #1
 8005036:	f7ff ffda 	bl	8004fee <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800503a:	2002      	movs	r0, #2
 800503c:	f7ff ffd7 	bl	8004fee <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005040:	2004      	movs	r0, #4
 8005042:	f7ff ffd4 	bl	8004fee <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|DBG3_Pin|DBG2_Pin
 8005046:	2200      	movs	r2, #0
 8005048:	f44f 417e 	mov.w	r1, #65024	; 0xfe00
 800504c:	4826      	ldr	r0, [pc, #152]	; (80050e8 <MX_GPIO_Init+0xc8>)
 800504e:	f003 ff3f 	bl	8008ed0 <HAL_GPIO_WritePin>
                          |DBG1_Pin|LED3_Pin|DBG4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RF_CTRL3_Pin|RF_CTRL2_Pin|RF_CTRL1_Pin, GPIO_PIN_RESET);
 8005052:	2200      	movs	r2, #0
 8005054:	2138      	movs	r1, #56	; 0x38
 8005056:	4825      	ldr	r0, [pc, #148]	; (80050ec <MX_GPIO_Init+0xcc>)
 8005058:	f003 ff3a 	bl	8008ed0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|DBG3_Pin|DBG2_Pin
 800505c:	f44f 437e 	mov.w	r3, #65024	; 0xfe00
 8005060:	607b      	str	r3, [r7, #4]
                          |DBG1_Pin|LED3_Pin|DBG4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005062:	2301      	movs	r3, #1
 8005064:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005066:	2300      	movs	r3, #0
 8005068:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800506a:	2300      	movs	r3, #0
 800506c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800506e:	1d3b      	adds	r3, r7, #4
 8005070:	4619      	mov	r1, r3
 8005072:	481d      	ldr	r0, [pc, #116]	; (80050e8 <MX_GPIO_Init+0xc8>)
 8005074:	f003 fcfe 	bl	8008a74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RF_CTRL3_Pin|RF_CTRL2_Pin|RF_CTRL1_Pin;
 8005078:	2338      	movs	r3, #56	; 0x38
 800507a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800507c:	2301      	movs	r3, #1
 800507e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005080:	2300      	movs	r3, #0
 8005082:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005084:	2300      	movs	r3, #0
 8005086:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005088:	1d3b      	adds	r3, r7, #4
 800508a:	4619      	mov	r1, r3
 800508c:	4817      	ldr	r0, [pc, #92]	; (80050ec <MX_GPIO_Init+0xcc>)
 800508e:	f003 fcf1 	bl	8008a74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BUT1_Pin|BUT2_Pin;
 8005092:	2303      	movs	r3, #3
 8005094:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005096:	4b16      	ldr	r3, [pc, #88]	; (80050f0 <MX_GPIO_Init+0xd0>)
 8005098:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800509a:	2300      	movs	r3, #0
 800509c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800509e:	1d3b      	adds	r3, r7, #4
 80050a0:	4619      	mov	r1, r3
 80050a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80050a6:	f003 fce5 	bl	8008a74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUT3_Pin;
 80050aa:	2340      	movs	r3, #64	; 0x40
 80050ac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80050ae:	4b10      	ldr	r3, [pc, #64]	; (80050f0 <MX_GPIO_Init+0xd0>)
 80050b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050b2:	2300      	movs	r3, #0
 80050b4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUT3_GPIO_Port, &GPIO_InitStruct);
 80050b6:	1d3b      	adds	r3, r7, #4
 80050b8:	4619      	mov	r1, r3
 80050ba:	480c      	ldr	r0, [pc, #48]	; (80050ec <MX_GPIO_Init+0xcc>)
 80050bc:	f003 fcda 	bl	8008a74 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80050c0:	2200      	movs	r2, #0
 80050c2:	2100      	movs	r1, #0
 80050c4:	2006      	movs	r0, #6
 80050c6:	f003 f84c 	bl	8008162 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80050ca:	2006      	movs	r0, #6
 80050cc:	f003 f863 	bl	8008196 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80050d0:	2200      	movs	r2, #0
 80050d2:	2100      	movs	r1, #0
 80050d4:	2007      	movs	r0, #7
 80050d6:	f003 f844 	bl	8008162 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80050da:	2007      	movs	r0, #7
 80050dc:	f003 f85b 	bl	8008196 <HAL_NVIC_EnableIRQ>

}
 80050e0:	bf00      	nop
 80050e2:	3718      	adds	r7, #24
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}
 80050e8:	48000400 	.word	0x48000400
 80050ec:	48000800 	.word	0x48000800
 80050f0:	10110000 	.word	0x10110000

080050f4 <LL_AHB2_GRP1_EnableClock>:
{
 80050f4:	b480      	push	{r7}
 80050f6:	b085      	sub	sp, #20
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80050fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005100:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005102:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	4313      	orrs	r3, r2
 800510a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800510c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005110:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	4013      	ands	r3, r2
 8005116:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005118:	68fb      	ldr	r3, [r7, #12]
}
 800511a:	bf00      	nop
 800511c:	3714      	adds	r7, #20
 800511e:	46bd      	mov	sp, r7
 8005120:	bc80      	pop	{r7}
 8005122:	4770      	bx	lr

08005124 <LL_APB1_GRP1_EnableClock>:
{
 8005124:	b480      	push	{r7}
 8005126:	b085      	sub	sp, #20
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800512c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005130:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005132:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	4313      	orrs	r3, r2
 800513a:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800513c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005140:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	4013      	ands	r3, r2
 8005146:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005148:	68fb      	ldr	r3, [r7, #12]
}
 800514a:	bf00      	nop
 800514c:	3714      	adds	r7, #20
 800514e:	46bd      	mov	sp, r7
 8005150:	bc80      	pop	{r7}
 8005152:	4770      	bx	lr

08005154 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8005158:	4b1b      	ldr	r3, [pc, #108]	; (80051c8 <MX_I2C1_Init+0x74>)
 800515a:	4a1c      	ldr	r2, [pc, #112]	; (80051cc <MX_I2C1_Init+0x78>)
 800515c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 800515e:	4b1a      	ldr	r3, [pc, #104]	; (80051c8 <MX_I2C1_Init+0x74>)
 8005160:	4a1b      	ldr	r2, [pc, #108]	; (80051d0 <MX_I2C1_Init+0x7c>)
 8005162:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8005164:	4b18      	ldr	r3, [pc, #96]	; (80051c8 <MX_I2C1_Init+0x74>)
 8005166:	2200      	movs	r2, #0
 8005168:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800516a:	4b17      	ldr	r3, [pc, #92]	; (80051c8 <MX_I2C1_Init+0x74>)
 800516c:	2201      	movs	r2, #1
 800516e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005170:	4b15      	ldr	r3, [pc, #84]	; (80051c8 <MX_I2C1_Init+0x74>)
 8005172:	2200      	movs	r2, #0
 8005174:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8005176:	4b14      	ldr	r3, [pc, #80]	; (80051c8 <MX_I2C1_Init+0x74>)
 8005178:	2200      	movs	r2, #0
 800517a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800517c:	4b12      	ldr	r3, [pc, #72]	; (80051c8 <MX_I2C1_Init+0x74>)
 800517e:	2200      	movs	r2, #0
 8005180:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005182:	4b11      	ldr	r3, [pc, #68]	; (80051c8 <MX_I2C1_Init+0x74>)
 8005184:	2200      	movs	r2, #0
 8005186:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005188:	4b0f      	ldr	r3, [pc, #60]	; (80051c8 <MX_I2C1_Init+0x74>)
 800518a:	2200      	movs	r2, #0
 800518c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800518e:	480e      	ldr	r0, [pc, #56]	; (80051c8 <MX_I2C1_Init+0x74>)
 8005190:	f003 fee6 	bl	8008f60 <HAL_I2C_Init>
 8005194:	4603      	mov	r3, r0
 8005196:	2b00      	cmp	r3, #0
 8005198:	d001      	beq.n	800519e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800519a:	f000 fc01 	bl	80059a0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800519e:	2100      	movs	r1, #0
 80051a0:	4809      	ldr	r0, [pc, #36]	; (80051c8 <MX_I2C1_Init+0x74>)
 80051a2:	f005 fe96 	bl	800aed2 <HAL_I2CEx_ConfigAnalogFilter>
 80051a6:	4603      	mov	r3, r0
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d001      	beq.n	80051b0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80051ac:	f000 fbf8 	bl	80059a0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80051b0:	2100      	movs	r1, #0
 80051b2:	4805      	ldr	r0, [pc, #20]	; (80051c8 <MX_I2C1_Init+0x74>)
 80051b4:	f005 fed7 	bl	800af66 <HAL_I2CEx_ConfigDigitalFilter>
 80051b8:	4603      	mov	r3, r0
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d001      	beq.n	80051c2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80051be:	f000 fbef 	bl	80059a0 <Error_Handler>
  }

}
 80051c2:	bf00      	nop
 80051c4:	bd80      	pop	{r7, pc}
 80051c6:	bf00      	nop
 80051c8:	20000690 	.word	0x20000690
 80051cc:	40005400 	.word	0x40005400
 80051d0:	20303e5d 	.word	0x20303e5d

080051d4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b096      	sub	sp, #88	; 0x58
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051dc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80051e0:	2200      	movs	r2, #0
 80051e2:	601a      	str	r2, [r3, #0]
 80051e4:	605a      	str	r2, [r3, #4]
 80051e6:	609a      	str	r2, [r3, #8]
 80051e8:	60da      	str	r2, [r3, #12]
 80051ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80051ec:	f107 030c 	add.w	r3, r7, #12
 80051f0:	2238      	movs	r2, #56	; 0x38
 80051f2:	2100      	movs	r1, #0
 80051f4:	4618      	mov	r0, r3
 80051f6:	f01f fa85 	bl	8024704 <memset>
  if(i2cHandle->Instance==I2C1)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a5c      	ldr	r2, [pc, #368]	; (8005370 <HAL_I2C_MspInit+0x19c>)
 8005200:	4293      	cmp	r3, r2
 8005202:	f040 80b0 	bne.w	8005366 <HAL_I2C_MspInit+0x192>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8005206:	2340      	movs	r3, #64	; 0x40
 8005208:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800520a:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800520e:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005210:	f107 030c 	add.w	r3, r7, #12
 8005214:	4618      	mov	r0, r3
 8005216:	f007 fa15 	bl	800c644 <HAL_RCCEx_PeriphCLKConfig>
 800521a:	4603      	mov	r3, r0
 800521c:	2b00      	cmp	r3, #0
 800521e:	d001      	beq.n	8005224 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8005220:	f000 fbbe 	bl	80059a0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005224:	2001      	movs	r0, #1
 8005226:	f7ff ff65 	bl	80050f4 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800522a:	2002      	movs	r0, #2
 800522c:	f7ff ff62 	bl	80050f4 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PA10     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005230:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005234:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005236:	2312      	movs	r3, #18
 8005238:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800523a:	2301      	movs	r3, #1
 800523c:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800523e:	2300      	movs	r3, #0
 8005240:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005242:	2304      	movs	r3, #4
 8005244:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005246:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800524a:	4619      	mov	r1, r3
 800524c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005250:	f003 fc10 	bl	8008a74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005254:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005258:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800525a:	2312      	movs	r3, #18
 800525c:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800525e:	2301      	movs	r3, #1
 8005260:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005262:	2300      	movs	r3, #0
 8005264:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005266:	2304      	movs	r3, #4
 8005268:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800526a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800526e:	4619      	mov	r1, r3
 8005270:	4840      	ldr	r0, [pc, #256]	; (8005374 <HAL_I2C_MspInit+0x1a0>)
 8005272:	f003 fbff 	bl	8008a74 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005276:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800527a:	f7ff ff53 	bl	8005124 <LL_APB1_GRP1_EnableClock>

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel1;
 800527e:	4b3e      	ldr	r3, [pc, #248]	; (8005378 <HAL_I2C_MspInit+0x1a4>)
 8005280:	4a3e      	ldr	r2, [pc, #248]	; (800537c <HAL_I2C_MspInit+0x1a8>)
 8005282:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8005284:	4b3c      	ldr	r3, [pc, #240]	; (8005378 <HAL_I2C_MspInit+0x1a4>)
 8005286:	220b      	movs	r2, #11
 8005288:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800528a:	4b3b      	ldr	r3, [pc, #236]	; (8005378 <HAL_I2C_MspInit+0x1a4>)
 800528c:	2200      	movs	r2, #0
 800528e:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005290:	4b39      	ldr	r3, [pc, #228]	; (8005378 <HAL_I2C_MspInit+0x1a4>)
 8005292:	2200      	movs	r2, #0
 8005294:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005296:	4b38      	ldr	r3, [pc, #224]	; (8005378 <HAL_I2C_MspInit+0x1a4>)
 8005298:	2280      	movs	r2, #128	; 0x80
 800529a:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800529c:	4b36      	ldr	r3, [pc, #216]	; (8005378 <HAL_I2C_MspInit+0x1a4>)
 800529e:	2200      	movs	r2, #0
 80052a0:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80052a2:	4b35      	ldr	r3, [pc, #212]	; (8005378 <HAL_I2C_MspInit+0x1a4>)
 80052a4:	2200      	movs	r2, #0
 80052a6:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80052a8:	4b33      	ldr	r3, [pc, #204]	; (8005378 <HAL_I2C_MspInit+0x1a4>)
 80052aa:	2200      	movs	r2, #0
 80052ac:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80052ae:	4b32      	ldr	r3, [pc, #200]	; (8005378 <HAL_I2C_MspInit+0x1a4>)
 80052b0:	2200      	movs	r2, #0
 80052b2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80052b4:	4830      	ldr	r0, [pc, #192]	; (8005378 <HAL_I2C_MspInit+0x1a4>)
 80052b6:	f002 ff8b 	bl	80081d0 <HAL_DMA_Init>
 80052ba:	4603      	mov	r3, r0
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d001      	beq.n	80052c4 <HAL_I2C_MspInit+0xf0>
    {
      Error_Handler();
 80052c0:	f000 fb6e 	bl	80059a0 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_i2c1_rx, DMA_CHANNEL_NPRIV) != HAL_OK)
 80052c4:	2110      	movs	r1, #16
 80052c6:	482c      	ldr	r0, [pc, #176]	; (8005378 <HAL_I2C_MspInit+0x1a4>)
 80052c8:	f003 facf 	bl	800886a <HAL_DMA_ConfigChannelAttributes>
 80052cc:	4603      	mov	r3, r0
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d001      	beq.n	80052d6 <HAL_I2C_MspInit+0x102>
    {
      Error_Handler();
 80052d2:	f000 fb65 	bl	80059a0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	4a27      	ldr	r2, [pc, #156]	; (8005378 <HAL_I2C_MspInit+0x1a4>)
 80052da:	63da      	str	r2, [r3, #60]	; 0x3c
 80052dc:	4a26      	ldr	r2, [pc, #152]	; (8005378 <HAL_I2C_MspInit+0x1a4>)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 80052e2:	4b27      	ldr	r3, [pc, #156]	; (8005380 <HAL_I2C_MspInit+0x1ac>)
 80052e4:	4a27      	ldr	r2, [pc, #156]	; (8005384 <HAL_I2C_MspInit+0x1b0>)
 80052e6:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 80052e8:	4b25      	ldr	r3, [pc, #148]	; (8005380 <HAL_I2C_MspInit+0x1ac>)
 80052ea:	220c      	movs	r2, #12
 80052ec:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80052ee:	4b24      	ldr	r3, [pc, #144]	; (8005380 <HAL_I2C_MspInit+0x1ac>)
 80052f0:	2210      	movs	r2, #16
 80052f2:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80052f4:	4b22      	ldr	r3, [pc, #136]	; (8005380 <HAL_I2C_MspInit+0x1ac>)
 80052f6:	2200      	movs	r2, #0
 80052f8:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80052fa:	4b21      	ldr	r3, [pc, #132]	; (8005380 <HAL_I2C_MspInit+0x1ac>)
 80052fc:	2280      	movs	r2, #128	; 0x80
 80052fe:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005300:	4b1f      	ldr	r3, [pc, #124]	; (8005380 <HAL_I2C_MspInit+0x1ac>)
 8005302:	2200      	movs	r2, #0
 8005304:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005306:	4b1e      	ldr	r3, [pc, #120]	; (8005380 <HAL_I2C_MspInit+0x1ac>)
 8005308:	2200      	movs	r2, #0
 800530a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800530c:	4b1c      	ldr	r3, [pc, #112]	; (8005380 <HAL_I2C_MspInit+0x1ac>)
 800530e:	2200      	movs	r2, #0
 8005310:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005312:	4b1b      	ldr	r3, [pc, #108]	; (8005380 <HAL_I2C_MspInit+0x1ac>)
 8005314:	2200      	movs	r2, #0
 8005316:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8005318:	4819      	ldr	r0, [pc, #100]	; (8005380 <HAL_I2C_MspInit+0x1ac>)
 800531a:	f002 ff59 	bl	80081d0 <HAL_DMA_Init>
 800531e:	4603      	mov	r3, r0
 8005320:	2b00      	cmp	r3, #0
 8005322:	d001      	beq.n	8005328 <HAL_I2C_MspInit+0x154>
    {
      Error_Handler();
 8005324:	f000 fb3c 	bl	80059a0 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_i2c1_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 8005328:	2110      	movs	r1, #16
 800532a:	4815      	ldr	r0, [pc, #84]	; (8005380 <HAL_I2C_MspInit+0x1ac>)
 800532c:	f003 fa9d 	bl	800886a <HAL_DMA_ConfigChannelAttributes>
 8005330:	4603      	mov	r3, r0
 8005332:	2b00      	cmp	r3, #0
 8005334:	d001      	beq.n	800533a <HAL_I2C_MspInit+0x166>
    {
      Error_Handler();
 8005336:	f000 fb33 	bl	80059a0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	4a10      	ldr	r2, [pc, #64]	; (8005380 <HAL_I2C_MspInit+0x1ac>)
 800533e:	639a      	str	r2, [r3, #56]	; 0x38
 8005340:	4a0f      	ldr	r2, [pc, #60]	; (8005380 <HAL_I2C_MspInit+0x1ac>)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8005346:	2200      	movs	r2, #0
 8005348:	2100      	movs	r1, #0
 800534a:	201e      	movs	r0, #30
 800534c:	f002 ff09 	bl	8008162 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8005350:	201e      	movs	r0, #30
 8005352:	f002 ff20 	bl	8008196 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8005356:	2200      	movs	r2, #0
 8005358:	2100      	movs	r1, #0
 800535a:	201f      	movs	r0, #31
 800535c:	f002 ff01 	bl	8008162 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8005360:	201f      	movs	r0, #31
 8005362:	f002 ff18 	bl	8008196 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8005366:	bf00      	nop
 8005368:	3758      	adds	r7, #88	; 0x58
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}
 800536e:	bf00      	nop
 8005370:	40005400 	.word	0x40005400
 8005374:	48000400 	.word	0x48000400
 8005378:	20001c0c 	.word	0x20001c0c
 800537c:	40020008 	.word	0x40020008
 8005380:	20001bac 	.word	0x20001bac
 8005384:	4002001c 	.word	0x4002001c

08005388 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8005388:	b480      	push	{r7}
 800538a:	b083      	sub	sp, #12
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8005390:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005394:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005398:	f023 0218 	bic.w	r2, r3, #24
 800539c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	4313      	orrs	r3, r2
 80053a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80053a8:	bf00      	nop
 80053aa:	370c      	adds	r7, #12
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bc80      	pop	{r7}
 80053b0:	4770      	bx	lr

080053b2 <_ZSt5atan2ff>:
  using ::atan2;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  atan2(float __y, float __x)
  { return __builtin_atan2f(__y, __x); }
 80053b2:	b580      	push	{r7, lr}
 80053b4:	b082      	sub	sp, #8
 80053b6:	af00      	add	r7, sp, #0
 80053b8:	6078      	str	r0, [r7, #4]
 80053ba:	6039      	str	r1, [r7, #0]
 80053bc:	6839      	ldr	r1, [r7, #0]
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f01c fc40 	bl	8021c44 <atan2f>
 80053c4:	4603      	mov	r3, r0
 80053c6:	4618      	mov	r0, r3
 80053c8:	3708      	adds	r7, #8
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}

080053ce <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 80053ce:	b580      	push	{r7, lr}
 80053d0:	b082      	sub	sp, #8
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	6078      	str	r0, [r7, #4]
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f01c fb54 	bl	8021a84 <cosf>
 80053dc:	4603      	mov	r3, r0
 80053de:	4618      	mov	r0, r3
 80053e0:	3708      	adds	r7, #8
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}

080053e6 <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 80053e6:	b580      	push	{r7, lr}
 80053e8:	b082      	sub	sp, #8
 80053ea:	af00      	add	r7, sp, #0
 80053ec:	6078      	str	r0, [r7, #4]
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	f01c fc2a 	bl	8021c48 <sqrtf>
 80053f4:	4603      	mov	r3, r0
 80053f6:	4618      	mov	r0, r3
 80053f8:	3708      	adds	r7, #8
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
	...

08005400 <_Z8setupGPSv>:


//void setupGPS();
//void loopGPS();

void setupGPS() {
 8005400:	b580      	push	{r7, lr}
 8005402:	b082      	sub	sp, #8
 8005404:	af02      	add	r7, sp, #8

	HAL_I2C_Master_Transmit( &hi2c1, ( 0x15 << 1 ), i2cDataXX, 1, 10 );
 8005406:	230a      	movs	r3, #10
 8005408:	9300      	str	r3, [sp, #0]
 800540a:	2301      	movs	r3, #1
 800540c:	4a10      	ldr	r2, [pc, #64]	; (8005450 <_Z8setupGPSv+0x50>)
 800540e:	212a      	movs	r1, #42	; 0x2a
 8005410:	4810      	ldr	r0, [pc, #64]	; (8005454 <_Z8setupGPSv+0x54>)
 8005412:	f003 fe35 	bl	8009080 <HAL_I2C_Master_Transmit>
  while (myUblox.begin(0x42) == false) //Connect to the Ublox module using Wire port
 8005416:	2142      	movs	r1, #66	; 0x42
 8005418:	480f      	ldr	r0, [pc, #60]	; (8005458 <_Z8setupGPSv+0x58>)
 800541a:	f7fd f928 	bl	800266e <_ZN13SFE_UBLOX_GPS5beginEh>
 800541e:	4603      	mov	r3, r0
 8005420:	2b00      	cmp	r3, #0
 8005422:	bf0c      	ite	eq
 8005424:	2301      	moveq	r3, #1
 8005426:	2300      	movne	r3, #0
 8005428:	b2db      	uxtb	r3, r3
 800542a:	2b00      	cmp	r3, #0
 800542c:	d003      	beq.n	8005436 <_Z8setupGPSv+0x36>
  {
    HAL_Delay(1);
 800542e:	2001      	movs	r0, #1
 8005430:	f000 fed9 	bl	80061e6 <HAL_Delay>
  while (myUblox.begin(0x42) == false) //Connect to the Ublox module using Wire port
 8005434:	e7ef      	b.n	8005416 <_Z8setupGPSv+0x16>
//	APP_LOG(TS_ON, VLEVEL_M, "Enters SETUP GPS in function \r\n");
		//HAL_I2C_Master_Transmit( &hi2c2, ( 0x16 << 1 ), i2cDataXX, 1, 10 );
  }

  myUblox.setI2COutput(COM_TYPE_UBX); //Set the I2C port to output UBX only (turn off NMEA noise)
 8005436:	22fa      	movs	r2, #250	; 0xfa
 8005438:	2101      	movs	r1, #1
 800543a:	4807      	ldr	r0, [pc, #28]	; (8005458 <_Z8setupGPSv+0x58>)
 800543c:	f7fe ffeb 	bl	8004416 <_ZN13SFE_UBLOX_GPS12setI2COutputEht>

  myUblox.saveConfiguration(); //Save the current settings to flash and BBR
 8005440:	f240 414c 	movw	r1, #1100	; 0x44c
 8005444:	4804      	ldr	r0, [pc, #16]	; (8005458 <_Z8setupGPSv+0x58>)
 8005446:	f7fe ff2e 	bl	80042a6 <_ZN13SFE_UBLOX_GPS17saveConfigurationEt>

}
 800544a:	bf00      	nop
 800544c:	46bd      	mov	sp, r7
 800544e:	bd80      	pop	{r7, pc}
 8005450:	200005f8 	.word	0x200005f8
 8005454:	20000690 	.word	0x20000690
 8005458:	2000025c 	.word	0x2000025c

0800545c <_Z7loopGPSPlS_>:

void loopGPS(long *lati, long *longi ) {
 800545c:	b580      	push	{r7, lr}
 800545e:	b08a      	sub	sp, #40	; 0x28
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
 8005464:	6039      	str	r1, [r7, #0]
  bool timeValid = false, dateValid = false;
 8005466:	2300      	movs	r3, #0
 8005468:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800546c:	2300      	movs	r3, #0
 800546e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  //Query module only every second. Doing it more often will just cause I2C traffic.
  //The module only responds when a new position is available
  if ( HAL_GetTick() - lastTime > 1000 ) {
 8005472:	f000 feb1 	bl	80061d8 <HAL_GetTick>
 8005476:	4603      	mov	r3, r0
 8005478:	4a36      	ldr	r2, [pc, #216]	; (8005554 <_Z7loopGPSPlS_+0xf8>)
 800547a:	6812      	ldr	r2, [r2, #0]
 800547c:	1a9b      	subs	r3, r3, r2
 800547e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005482:	bf8c      	ite	hi
 8005484:	2301      	movhi	r3, #1
 8005486:	2300      	movls	r3, #0
 8005488:	b2db      	uxtb	r3, r3
 800548a:	2b00      	cmp	r3, #0
 800548c:	d05e      	beq.n	800554c <_Z7loopGPSPlS_+0xf0>
    lastTime = HAL_GetTick(); //Update the timer
 800548e:	f000 fea3 	bl	80061d8 <HAL_GetTick>
 8005492:	4603      	mov	r3, r0
 8005494:	461a      	mov	r2, r3
 8005496:	4b2f      	ldr	r3, [pc, #188]	; (8005554 <_Z7loopGPSPlS_+0xf8>)
 8005498:	601a      	str	r2, [r3, #0]
    long latitude = myUblox.getLatitude();
 800549a:	f240 414c 	movw	r1, #1100	; 0x44c
 800549e:	482e      	ldr	r0, [pc, #184]	; (8005558 <_Z7loopGPSPlS_+0xfc>)
 80054a0:	f7ff f9e2 	bl	8004868 <_ZN13SFE_UBLOX_GPS11getLatitudeEt>
 80054a4:	4603      	mov	r3, r0
 80054a6:	623b      	str	r3, [r7, #32]
	long longitude = myUblox.getLongitude();
 80054a8:	f240 414c 	movw	r1, #1100	; 0x44c
 80054ac:	482a      	ldr	r0, [pc, #168]	; (8005558 <_Z7loopGPSPlS_+0xfc>)
 80054ae:	f7ff fa03 	bl	80048b8 <_ZN13SFE_UBLOX_GPS12getLongitudeEt>
 80054b2:	4603      	mov	r3, r0
 80054b4:	61fb      	str	r3, [r7, #28]
    long altitude = myUblox.getAltitude();
 80054b6:	f240 414c 	movw	r1, #1100	; 0x44c
 80054ba:	4827      	ldr	r0, [pc, #156]	; (8005558 <_Z7loopGPSPlS_+0xfc>)
 80054bc:	f7ff fa24 	bl	8004908 <_ZN13SFE_UBLOX_GPS11getAltitudeEt>
 80054c0:	4603      	mov	r3, r0
 80054c2:	61bb      	str	r3, [r7, #24]
    long accuracy = myUblox.getPositionAccuracy();
 80054c4:	f240 414c 	movw	r1, #1100	; 0x44c
 80054c8:	4823      	ldr	r0, [pc, #140]	; (8005558 <_Z7loopGPSPlS_+0xfc>)
 80054ca:	f7ff f983 	bl	80047d4 <_ZN13SFE_UBLOX_GPS19getPositionAccuracyEt>
 80054ce:	4603      	mov	r3, r0
 80054d0:	617b      	str	r3, [r7, #20]

    *longi = longitude;
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	69fa      	ldr	r2, [r7, #28]
 80054d6:	601a      	str	r2, [r3, #0]
    *lati = latitude;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6a3a      	ldr	r2, [r7, #32]
 80054dc:	601a      	str	r2, [r3, #0]

		//printf( "latitude: %ld longitude: %ld \n", latitude, longitude );

//    	APP_LOG(TS_ON, VLEVEL_M, "Lati: %d, Long: %d \r\n", latitude, longitude);

    byte SIV = myUblox.getSIV();
 80054de:	f240 414c 	movw	r1, #1100	; 0x44c
 80054e2:	481d      	ldr	r0, [pc, #116]	; (8005558 <_Z7loopGPSPlS_+0xfc>)
 80054e4:	f7ff fa38 	bl	8004958 <_ZN13SFE_UBLOX_GPS6getSIVEt>
 80054e8:	4603      	mov	r3, r0
 80054ea:	74fb      	strb	r3, [r7, #19]

    uint16_t Year = myUblox.getYear();
 80054ec:	f240 414c 	movw	r1, #1100	; 0x44c
 80054f0:	4819      	ldr	r0, [pc, #100]	; (8005558 <_Z7loopGPSPlS_+0xfc>)
 80054f2:	f7ff f842 	bl	800457a <_ZN13SFE_UBLOX_GPS7getYearEt>
 80054f6:	4603      	mov	r3, r0
 80054f8:	823b      	strh	r3, [r7, #16]
    uint16_t Month = myUblox.getMonth();
 80054fa:	f240 414c 	movw	r1, #1100	; 0x44c
 80054fe:	4816      	ldr	r0, [pc, #88]	; (8005558 <_Z7loopGPSPlS_+0xfc>)
 8005500:	f7ff f85c 	bl	80045bc <_ZN13SFE_UBLOX_GPS8getMonthEt>
 8005504:	4603      	mov	r3, r0
 8005506:	81fb      	strh	r3, [r7, #14]
    uint16_t Day = myUblox.getDay();
 8005508:	f240 414c 	movw	r1, #1100	; 0x44c
 800550c:	4812      	ldr	r0, [pc, #72]	; (8005558 <_Z7loopGPSPlS_+0xfc>)
 800550e:	f7ff f876 	bl	80045fe <_ZN13SFE_UBLOX_GPS6getDayEt>
 8005512:	4603      	mov	r3, r0
 8005514:	81bb      	strh	r3, [r7, #12]
    Hour = myUblox.getHour();
 8005516:	f240 414c 	movw	r1, #1100	; 0x44c
 800551a:	480f      	ldr	r0, [pc, #60]	; (8005558 <_Z7loopGPSPlS_+0xfc>)
 800551c:	f7ff f890 	bl	8004640 <_ZN13SFE_UBLOX_GPS7getHourEt>
 8005520:	4603      	mov	r3, r0
 8005522:	b29a      	uxth	r2, r3
 8005524:	4b0d      	ldr	r3, [pc, #52]	; (800555c <_Z7loopGPSPlS_+0x100>)
 8005526:	801a      	strh	r2, [r3, #0]
    Minute = myUblox.getMinute();
 8005528:	f240 414c 	movw	r1, #1100	; 0x44c
 800552c:	480a      	ldr	r0, [pc, #40]	; (8005558 <_Z7loopGPSPlS_+0xfc>)
 800552e:	f7ff f8a8 	bl	8004682 <_ZN13SFE_UBLOX_GPS9getMinuteEt>
 8005532:	4603      	mov	r3, r0
 8005534:	b29a      	uxth	r2, r3
 8005536:	4b0a      	ldr	r3, [pc, #40]	; (8005560 <_Z7loopGPSPlS_+0x104>)
 8005538:	801a      	strh	r2, [r3, #0]
    Second = myUblox.getSecond();
 800553a:	f240 414c 	movw	r1, #1100	; 0x44c
 800553e:	4806      	ldr	r0, [pc, #24]	; (8005558 <_Z7loopGPSPlS_+0xfc>)
 8005540:	f7ff f8c0 	bl	80046c4 <_ZN13SFE_UBLOX_GPS9getSecondEt>
 8005544:	4603      	mov	r3, r0
 8005546:	b29a      	uxth	r2, r3
 8005548:	4b06      	ldr	r3, [pc, #24]	; (8005564 <_Z7loopGPSPlS_+0x108>)
 800554a:	801a      	strh	r2, [r3, #0]
//		printf( "Hour: %2d Minute: %2d Second: %2d\n", Hour, Minute, Second );

//  timeValid = myGPS.getTimeValid();
//  dateValid = myGPS.getDateValid();
  }
}
 800554c:	bf00      	nop
 800554e:	3728      	adds	r7, #40	; 0x28
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}
 8005554:	200005fc 	.word	0x200005fc
 8005558:	2000025c 	.word	0x2000025c
 800555c:	20000600 	.word	0x20000600
 8005560:	20000602 	.word	0x20000602
 8005564:	20000604 	.word	0x20000604

08005568 <_Z8degtoRadl>:

#define PI 3.14159265358979323846
#define EARTH_R 6371000.0				//approximation of earth radius in m
#define MIN_DIST 30						//minimum distance between measurement point

float degtoRad(long degrees){
 8005568:	b580      	push	{r7, lr}
 800556a:	b084      	sub	sp, #16
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]

    float deg = (float)degrees/10000000;
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f7fb fbfb 	bl	8000d6c <__aeabi_i2f>
 8005576:	4603      	mov	r3, r0
 8005578:	4913      	ldr	r1, [pc, #76]	; (80055c8 <_Z8degtoRadl+0x60>)
 800557a:	4618      	mov	r0, r3
 800557c:	f7fb fcfe 	bl	8000f7c <__aeabi_fdiv>
 8005580:	4603      	mov	r3, r0
 8005582:	60fb      	str	r3, [r7, #12]
	float radians = (deg / 180.0)* PI ;
 8005584:	68f8      	ldr	r0, [r7, #12]
 8005586:	f7fa ffb7 	bl	80004f8 <__aeabi_f2d>
 800558a:	f04f 0200 	mov.w	r2, #0
 800558e:	4b0f      	ldr	r3, [pc, #60]	; (80055cc <_Z8degtoRadl+0x64>)
 8005590:	f7fb f934 	bl	80007fc <__aeabi_ddiv>
 8005594:	4602      	mov	r2, r0
 8005596:	460b      	mov	r3, r1
 8005598:	4610      	mov	r0, r2
 800559a:	4619      	mov	r1, r3
 800559c:	a308      	add	r3, pc, #32	; (adr r3, 80055c0 <_Z8degtoRadl+0x58>)
 800559e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a2:	f7fb f801 	bl	80005a8 <__aeabi_dmul>
 80055a6:	4602      	mov	r2, r0
 80055a8:	460b      	mov	r3, r1
 80055aa:	4610      	mov	r0, r2
 80055ac:	4619      	mov	r1, r3
 80055ae:	f7fb fad3 	bl	8000b58 <__aeabi_d2f>
 80055b2:	4603      	mov	r3, r0
 80055b4:	60bb      	str	r3, [r7, #8]
	return radians;
 80055b6:	68bb      	ldr	r3, [r7, #8]
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	3710      	adds	r7, #16
 80055bc:	46bd      	mov	sp, r7
 80055be:	bd80      	pop	{r7, pc}
 80055c0:	54442d18 	.word	0x54442d18
 80055c4:	400921fb 	.word	0x400921fb
 80055c8:	4b189680 	.word	0x4b189680
 80055cc:	40668000 	.word	0x40668000

080055d0 <_Z17haversineDistancePFflEllll>:


float haversineDistance(float (*f)(long), long longitude1, long latitude1, long longitude2, long latitude2 ){
 80055d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80055d4:	b08b      	sub	sp, #44	; 0x2c
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	60f8      	str	r0, [r7, #12]
 80055da:	60b9      	str	r1, [r7, #8]
 80055dc:	607a      	str	r2, [r7, #4]
 80055de:	603b      	str	r3, [r7, #0]

	float delta_lat = degtoRad(latitude2 - latitude1);
 80055e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	1ad3      	subs	r3, r2, r3
 80055e6:	4618      	mov	r0, r3
 80055e8:	f7ff ffbe 	bl	8005568 <_Z8degtoRadl>
 80055ec:	6278      	str	r0, [r7, #36]	; 0x24
	float delta_long = degtoRad(longitude2 - longitude1);
 80055ee:	683a      	ldr	r2, [r7, #0]
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	1ad3      	subs	r3, r2, r3
 80055f4:	4618      	mov	r0, r3
 80055f6:	f7ff ffb7 	bl	8005568 <_Z8degtoRadl>
 80055fa:	6238      	str	r0, [r7, #32]

	float a =  pow(   sin(  delta_lat/2.0 ), 2 ) + cos(degtoRad(latitude1))* cos(degtoRad(latitude2))*pow(sin(delta_long/2.0), 2);
 80055fc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80055fe:	f7fa ff7b 	bl	80004f8 <__aeabi_f2d>
 8005602:	f04f 0200 	mov.w	r2, #0
 8005606:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800560a:	f7fb f8f7 	bl	80007fc <__aeabi_ddiv>
 800560e:	4602      	mov	r2, r0
 8005610:	460b      	mov	r3, r1
 8005612:	4610      	mov	r0, r2
 8005614:	4619      	mov	r1, r3
 8005616:	f01c f9ef 	bl	80219f8 <sin>
 800561a:	2202      	movs	r2, #2
 800561c:	f000 f9c5 	bl	80059aa <_ZSt3powIdiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8005620:	4604      	mov	r4, r0
 8005622:	460d      	mov	r5, r1
 8005624:	6878      	ldr	r0, [r7, #4]
 8005626:	f7ff ff9f 	bl	8005568 <_Z8degtoRadl>
 800562a:	4603      	mov	r3, r0
 800562c:	4618      	mov	r0, r3
 800562e:	f7ff fece 	bl	80053ce <_ZSt3cosf>
 8005632:	4606      	mov	r6, r0
 8005634:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8005636:	f7ff ff97 	bl	8005568 <_Z8degtoRadl>
 800563a:	4603      	mov	r3, r0
 800563c:	4618      	mov	r0, r3
 800563e:	f7ff fec6 	bl	80053ce <_ZSt3cosf>
 8005642:	4603      	mov	r3, r0
 8005644:	4619      	mov	r1, r3
 8005646:	4630      	mov	r0, r6
 8005648:	f7fb fbe4 	bl	8000e14 <__aeabi_fmul>
 800564c:	4603      	mov	r3, r0
 800564e:	4618      	mov	r0, r3
 8005650:	f7fa ff52 	bl	80004f8 <__aeabi_f2d>
 8005654:	4680      	mov	r8, r0
 8005656:	4689      	mov	r9, r1
 8005658:	6a38      	ldr	r0, [r7, #32]
 800565a:	f7fa ff4d 	bl	80004f8 <__aeabi_f2d>
 800565e:	f04f 0200 	mov.w	r2, #0
 8005662:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005666:	f7fb f8c9 	bl	80007fc <__aeabi_ddiv>
 800566a:	4602      	mov	r2, r0
 800566c:	460b      	mov	r3, r1
 800566e:	4610      	mov	r0, r2
 8005670:	4619      	mov	r1, r3
 8005672:	f01c f9c1 	bl	80219f8 <sin>
 8005676:	2202      	movs	r2, #2
 8005678:	f000 f997 	bl	80059aa <_ZSt3powIdiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800567c:	4602      	mov	r2, r0
 800567e:	460b      	mov	r3, r1
 8005680:	4640      	mov	r0, r8
 8005682:	4649      	mov	r1, r9
 8005684:	f7fa ff90 	bl	80005a8 <__aeabi_dmul>
 8005688:	4602      	mov	r2, r0
 800568a:	460b      	mov	r3, r1
 800568c:	4620      	mov	r0, r4
 800568e:	4629      	mov	r1, r5
 8005690:	f7fa fdd4 	bl	800023c <__adddf3>
 8005694:	4602      	mov	r2, r0
 8005696:	460b      	mov	r3, r1
 8005698:	4610      	mov	r0, r2
 800569a:	4619      	mov	r1, r3
 800569c:	f7fb fa5c 	bl	8000b58 <__aeabi_d2f>
 80056a0:	4603      	mov	r3, r0
 80056a2:	61fb      	str	r3, [r7, #28]
    float c = 2*atan2(sqrt(a), sqrt(1-a));
 80056a4:	69f8      	ldr	r0, [r7, #28]
 80056a6:	f7ff fe9e 	bl	80053e6 <_ZSt4sqrtf>
 80056aa:	4604      	mov	r4, r0
 80056ac:	69f9      	ldr	r1, [r7, #28]
 80056ae:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80056b2:	f7fb faa5 	bl	8000c00 <__aeabi_fsub>
 80056b6:	4603      	mov	r3, r0
 80056b8:	4618      	mov	r0, r3
 80056ba:	f7ff fe94 	bl	80053e6 <_ZSt4sqrtf>
 80056be:	4603      	mov	r3, r0
 80056c0:	4619      	mov	r1, r3
 80056c2:	4620      	mov	r0, r4
 80056c4:	f7ff fe75 	bl	80053b2 <_ZSt5atan2ff>
 80056c8:	4603      	mov	r3, r0
 80056ca:	4619      	mov	r1, r3
 80056cc:	4618      	mov	r0, r3
 80056ce:	f7fb fa99 	bl	8000c04 <__addsf3>
 80056d2:	4603      	mov	r3, r0
 80056d4:	61bb      	str	r3, [r7, #24]

    float distance = EARTH_R * c;
 80056d6:	4906      	ldr	r1, [pc, #24]	; (80056f0 <_Z17haversineDistancePFflEllll+0x120>)
 80056d8:	69b8      	ldr	r0, [r7, #24]
 80056da:	f7fb fb9b 	bl	8000e14 <__aeabi_fmul>
 80056de:	4603      	mov	r3, r0
 80056e0:	617b      	str	r3, [r7, #20]
	return distance;
 80056e2:	697b      	ldr	r3, [r7, #20]
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	372c      	adds	r7, #44	; 0x2c
 80056e8:	46bd      	mov	sp, r7
 80056ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80056ee:	bf00      	nop
 80056f0:	4ac26d70 	.word	0x4ac26d70

080056f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b088      	sub	sp, #32
 80056f8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80056fa:	f001 fc33 	bl	8006f64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80056fe:	f000 f8ef 	bl	80058e0 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005702:	f7ff fc8d 	bl	8005020 <MX_GPIO_Init>
  MX_LoRaWAN_Init();					// mainly runs LoRaWAN_Init() function defined in lora_app.c
 8005706:	f00a f8d7 	bl	800f8b8 <MX_LoRaWAN_Init>
  MX_I2C1_Init();
 800570a:	f7ff fd23 	bl	8005154 <MX_I2C1_Init>
  MX_TIM1_Init();
 800570e:	f000 ff3d 	bl	800658c <MX_TIM1_Init>
//APP_LOG(TS_ON, VLEVEL_M, "test: %d\r\n", test);
//}


#if doGPS == 1
	APP_LOG(TS_ON, VLEVEL_M, "Enters SETUP GPS \r\n");
 8005712:	4b65      	ldr	r3, [pc, #404]	; (80058a8 <main+0x1b4>)
 8005714:	2201      	movs	r2, #1
 8005716:	2100      	movs	r1, #0
 8005718:	2002      	movs	r0, #2
 800571a:	f01b fe77 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
	setupGPS();
 800571e:	f7ff fe6f 	bl	8005400 <_Z8setupGPSv>
	APP_LOG(TS_ON, VLEVEL_M, "EXIT SETUP GPS \r\n");
 8005722:	4b62      	ldr	r3, [pc, #392]	; (80058ac <main+0x1b8>)
 8005724:	2201      	movs	r2, #1
 8005726:	2100      	movs	r1, #0
 8005728:	2002      	movs	r0, #2
 800572a:	f01b fe6f 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>

	long latitude, longitude;

//	long arrlatitude[10];
//	long arrlong[10];
	float distance = 0;
 800572e:	f04f 0300 	mov.w	r3, #0
 8005732:	617b      	str	r3, [r7, #20]
//	int arrInd = 0;
	bool firstrun = true;
 8005734:	2301      	movs	r3, #1
 8005736:	74fb      	strb	r3, [r7, #19]
	long arrLastPoint[2]; 				//lati in element 0, longitude in element 1

	MX_LoRaWAN_Process();
 8005738:	f00a f8cc 	bl	800f8d4 <MX_LoRaWAN_Process>
  /* USER CODE BEGIN WHILE */
  while (1) {
	    //HAL_GPIO_TogglePin(GPIOB, LED1_Pin);
	    //myMX_GPIO_Init();
		//printf("... vor ... MX_LoRaWAN_Process() ... counter: %d \n", counter++);
	if ( (counter++ > 1000) && (mLockout == true) ) {
 800573c:	4b5c      	ldr	r3, [pc, #368]	; (80058b0 <main+0x1bc>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	1c5a      	adds	r2, r3, #1
 8005742:	495b      	ldr	r1, [pc, #364]	; (80058b0 <main+0x1bc>)
 8005744:	600a      	str	r2, [r1, #0]
 8005746:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800574a:	dd05      	ble.n	8005758 <main+0x64>
 800574c:	4b59      	ldr	r3, [pc, #356]	; (80058b4 <main+0x1c0>)
 800574e:	781b      	ldrb	r3, [r3, #0]
 8005750:	2b01      	cmp	r3, #1
 8005752:	d101      	bne.n	8005758 <main+0x64>
 8005754:	2301      	movs	r3, #1
 8005756:	e000      	b.n	800575a <main+0x66>
 8005758:	2300      	movs	r3, #0
 800575a:	2b00      	cmp	r3, #0
 800575c:	d013      	beq.n	8005786 <main+0x92>
	  HAL_GPIO_TogglePin(GPIOB, LED1_Pin);
 800575e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005762:	4855      	ldr	r0, [pc, #340]	; (80058b8 <main+0x1c4>)
 8005764:	f003 fbcb 	bl	8008efe <HAL_GPIO_TogglePin>
	  APP_LOG(TS_ON, VLEVEL_M, "counter: %d\r\n", counter);
 8005768:	4b51      	ldr	r3, [pc, #324]	; (80058b0 <main+0x1bc>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	9300      	str	r3, [sp, #0]
 800576e:	4b53      	ldr	r3, [pc, #332]	; (80058bc <main+0x1c8>)
 8005770:	2201      	movs	r2, #1
 8005772:	2100      	movs	r1, #0
 8005774:	2002      	movs	r0, #2
 8005776:	f01b fe49 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
	  counter = 0;
 800577a:	4b4d      	ldr	r3, [pc, #308]	; (80058b0 <main+0x1bc>)
 800577c:	2200      	movs	r2, #0
 800577e:	601a      	str	r2, [r3, #0]
	  mLockout = false;
 8005780:	4b4c      	ldr	r3, [pc, #304]	; (80058b4 <main+0x1c0>)
 8005782:	2200      	movs	r2, #0
 8005784:	701a      	strb	r2, [r3, #0]
	}
	if(mLockout) {
 8005786:	4b4b      	ldr	r3, [pc, #300]	; (80058b4 <main+0x1c0>)
 8005788:	781b      	ldrb	r3, [r3, #0]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d001      	beq.n	8005792 <main+0x9e>
		MX_LoRaWAN_Process();							// mainly runs UTIL_SEQ_Run() defined in stm32_seq.c
 800578e:	f00a f8a1 	bl	800f8d4 <MX_LoRaWAN_Process>
//    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);

//    UTIL_TIMER_Start(&TxTimer);
//    HAL_Delay(100);

    if(!isJoined && !mLockout){
 8005792:	4b4b      	ldr	r3, [pc, #300]	; (80058c0 <main+0x1cc>)
 8005794:	781b      	ldrb	r3, [r3, #0]
 8005796:	f083 0301 	eor.w	r3, r3, #1
 800579a:	b2db      	uxtb	r3, r3
 800579c:	2b00      	cmp	r3, #0
 800579e:	d010      	beq.n	80057c2 <main+0xce>
 80057a0:	4b44      	ldr	r3, [pc, #272]	; (80058b4 <main+0x1c0>)
 80057a2:	781b      	ldrb	r3, [r3, #0]
 80057a4:	f083 0301 	eor.w	r3, r3, #1
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d009      	beq.n	80057c2 <main+0xce>
    	mLockout = true;
 80057ae:	4b41      	ldr	r3, [pc, #260]	; (80058b4 <main+0x1c0>)
 80057b0:	2201      	movs	r2, #1
 80057b2:	701a      	strb	r2, [r3, #0]
    	UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 80057b4:	2100      	movs	r1, #0
 80057b6:	2002      	movs	r0, #2
 80057b8:	f01b fb0c 	bl	8020dd4 <UTIL_SEQ_SetTask>
    	HAL_Delay(50);
 80057bc:	2032      	movs	r0, #50	; 0x32
 80057be:	f000 fd12 	bl	80061e6 <HAL_Delay>
    }
    if((counter%10)==0) {
 80057c2:	4b3b      	ldr	r3, [pc, #236]	; (80058b0 <main+0x1bc>)
 80057c4:	6819      	ldr	r1, [r3, #0]
 80057c6:	4b3f      	ldr	r3, [pc, #252]	; (80058c4 <main+0x1d0>)
 80057c8:	fb83 2301 	smull	r2, r3, r3, r1
 80057cc:	109a      	asrs	r2, r3, #2
 80057ce:	17cb      	asrs	r3, r1, #31
 80057d0:	1ad2      	subs	r2, r2, r3
 80057d2:	4613      	mov	r3, r2
 80057d4:	009b      	lsls	r3, r3, #2
 80057d6:	4413      	add	r3, r2
 80057d8:	005b      	lsls	r3, r3, #1
 80057da:	1aca      	subs	r2, r1, r3
 80057dc:	2a00      	cmp	r2, #0
 80057de:	d105      	bne.n	80057ec <main+0xf8>
    	APP_LOG(TS_ON, VLEVEL_M, "While running \r\n");
 80057e0:	4b39      	ldr	r3, [pc, #228]	; (80058c8 <main+0x1d4>)
 80057e2:	2201      	movs	r2, #1
 80057e4:	2100      	movs	r1, #0
 80057e6:	2002      	movs	r0, #2
 80057e8:	f01b fe10 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
    }
    if(!mLockout && isJoined){
 80057ec:	4b31      	ldr	r3, [pc, #196]	; (80058b4 <main+0x1c0>)
 80057ee:	781b      	ldrb	r3, [r3, #0]
 80057f0:	f083 0301 	eor.w	r3, r3, #1
 80057f4:	b2db      	uxtb	r3, r3
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d053      	beq.n	80058a2 <main+0x1ae>
 80057fa:	4b31      	ldr	r3, [pc, #196]	; (80058c0 <main+0x1cc>)
 80057fc:	781b      	ldrb	r3, [r3, #0]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d04f      	beq.n	80058a2 <main+0x1ae>
    	APP_LOG(TS_ON, VLEVEL_M, "Main if \r\n");
 8005802:	4b32      	ldr	r3, [pc, #200]	; (80058cc <main+0x1d8>)
 8005804:	2201      	movs	r2, #1
 8005806:	2100      	movs	r1, #0
 8005808:	2002      	movs	r0, #2
 800580a:	f01b fdff 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
		loopGPS(&latitude, &longitude);
 800580e:	f107 0208 	add.w	r2, r7, #8
 8005812:	f107 030c 	add.w	r3, r7, #12
 8005816:	4611      	mov	r1, r2
 8005818:	4618      	mov	r0, r3
 800581a:	f7ff fe1f 	bl	800545c <_Z7loopGPSPlS_>

//		int rssi = SUBGRF_GetRssiInst();

//		APP_LOG(TS_ON, VLEVEL_M, "Rssi: %d \r\n", rssi);
	//
		if(firstrun){
 800581e:	7cfb      	ldrb	r3, [r7, #19]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d006      	beq.n	8005832 <main+0x13e>
	//		// insert save of current rssi and maybe initiate send of message
			arrLastPoint[0] = latitude;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	603b      	str	r3, [r7, #0]
			arrLastPoint[1] = longitude;
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	607b      	str	r3, [r7, #4]
			firstrun = false;
 800582c:	2300      	movs	r3, #0
 800582e:	74fb      	strb	r3, [r7, #19]
 8005830:	e010      	b.n	8005854 <main+0x160>
		} else if ( !firstrun ) {
 8005832:	7cfb      	ldrb	r3, [r7, #19]
 8005834:	f083 0301 	eor.w	r3, r3, #1
 8005838:	b2db      	uxtb	r3, r3
 800583a:	2b00      	cmp	r3, #0
 800583c:	d00a      	beq.n	8005854 <main+0x160>
			distance = haversineDistance(degtoRad, arrLastPoint[1], arrLastPoint[0], longitude, latitude);
 800583e:	6879      	ldr	r1, [r7, #4]
 8005840:	683a      	ldr	r2, [r7, #0]
 8005842:	68b8      	ldr	r0, [r7, #8]
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	9300      	str	r3, [sp, #0]
 8005848:	4603      	mov	r3, r0
 800584a:	4821      	ldr	r0, [pc, #132]	; (80058d0 <main+0x1dc>)
 800584c:	f7ff fec0 	bl	80055d0 <_Z17haversineDistancePFflEllll>
 8005850:	4603      	mov	r3, r0
 8005852:	617b      	str	r3, [r7, #20]
		}

		if((distance>MIN_DIST) || (counterExtra++ > 5)){
 8005854:	491f      	ldr	r1, [pc, #124]	; (80058d4 <main+0x1e0>)
 8005856:	6978      	ldr	r0, [r7, #20]
 8005858:	f7fb fc98 	bl	800118c <__aeabi_fcmpgt>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d106      	bne.n	8005870 <main+0x17c>
 8005862:	4b1d      	ldr	r3, [pc, #116]	; (80058d8 <main+0x1e4>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	1c5a      	adds	r2, r3, #1
 8005868:	491b      	ldr	r1, [pc, #108]	; (80058d8 <main+0x1e4>)
 800586a:	600a      	str	r2, [r1, #0]
 800586c:	2b05      	cmp	r3, #5
 800586e:	dd01      	ble.n	8005874 <main+0x180>
 8005870:	2301      	movs	r3, #1
 8005872:	e000      	b.n	8005876 <main+0x182>
 8005874:	2300      	movs	r3, #0
 8005876:	2b00      	cmp	r3, #0
 8005878:	d013      	beq.n	80058a2 <main+0x1ae>
			APP_LOG(TS_ON, VLEVEL_M, "Send if \r\n");
 800587a:	4b18      	ldr	r3, [pc, #96]	; (80058dc <main+0x1e8>)
 800587c:	2201      	movs	r2, #1
 800587e:	2100      	movs	r1, #0
 8005880:	2002      	movs	r0, #2
 8005882:	f01b fdc3 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>

			arrLastPoint[0] = latitude;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	603b      	str	r3, [r7, #0]
			arrLastPoint[1] = longitude;
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	607b      	str	r3, [r7, #4]
			mLockout = true;
 800588e:	4b09      	ldr	r3, [pc, #36]	; (80058b4 <main+0x1c0>)
 8005890:	2201      	movs	r2, #1
 8005892:	701a      	strb	r2, [r3, #0]
			UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 8005894:	2100      	movs	r1, #0
 8005896:	2002      	movs	r0, #2
 8005898:	f01b fa9c 	bl	8020dd4 <UTIL_SEQ_SetTask>
			counterExtra = 0;
 800589c:	4b0e      	ldr	r3, [pc, #56]	; (80058d8 <main+0x1e4>)
 800589e:	2200      	movs	r2, #0
 80058a0:	601a      	str	r2, [r3, #0]

		}
    }

//	arrInd++;
	firstrun = false;
 80058a2:	2300      	movs	r3, #0
 80058a4:	74fb      	strb	r3, [r7, #19]
	if ( (counter++ > 1000) && (mLockout == true) ) {
 80058a6:	e749      	b.n	800573c <main+0x48>
 80058a8:	08025798 	.word	0x08025798
 80058ac:	080257ac 	.word	0x080257ac
 80058b0:	20000608 	.word	0x20000608
 80058b4:	200006dc 	.word	0x200006dc
 80058b8:	48000400 	.word	0x48000400
 80058bc:	080257c0 	.word	0x080257c0
 80058c0:	200006dd 	.word	0x200006dd
 80058c4:	66666667 	.word	0x66666667
 80058c8:	080257d0 	.word	0x080257d0
 80058cc:	080257e4 	.word	0x080257e4
 80058d0:	08005569 	.word	0x08005569
 80058d4:	41f00000 	.word	0x41f00000
 80058d8:	2000060c 	.word	0x2000060c
 80058dc:	080257f0 	.word	0x080257f0

080058e0 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b09a      	sub	sp, #104	; 0x68
 80058e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80058e6:	f107 0320 	add.w	r3, r7, #32
 80058ea:	2248      	movs	r2, #72	; 0x48
 80058ec:	2100      	movs	r1, #0
 80058ee:	4618      	mov	r0, r3
 80058f0:	f01e ff08 	bl	8024704 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80058f4:	1d3b      	adds	r3, r7, #4
 80058f6:	2200      	movs	r2, #0
 80058f8:	601a      	str	r2, [r3, #0]
 80058fa:	605a      	str	r2, [r3, #4]
 80058fc:	609a      	str	r2, [r3, #8]
 80058fe:	60da      	str	r2, [r3, #12]
 8005900:	611a      	str	r2, [r3, #16]
 8005902:	615a      	str	r2, [r3, #20]
 8005904:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8005906:	2000      	movs	r0, #0
 8005908:	f7ff fd3e 	bl	8005388 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800590c:	4b23      	ldr	r3, [pc, #140]	; (800599c <_Z18SystemClock_Configv+0xbc>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005914:	4a21      	ldr	r2, [pc, #132]	; (800599c <_Z18SystemClock_Configv+0xbc>)
 8005916:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800591a:	6013      	str	r3, [r2, #0]
 800591c:	4b1f      	ldr	r3, [pc, #124]	; (800599c <_Z18SystemClock_Configv+0xbc>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005924:	603b      	str	r3, [r7, #0]
 8005926:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8005928:	2324      	movs	r3, #36	; 0x24
 800592a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800592c:	2381      	movs	r3, #129	; 0x81
 800592e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8005930:	2301      	movs	r3, #1
 8005932:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8005934:	2300      	movs	r3, #0
 8005936:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8005938:	23b0      	movs	r3, #176	; 0xb0
 800593a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800593c:	2300      	movs	r3, #0
 800593e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005940:	f107 0320 	add.w	r3, r7, #32
 8005944:	4618      	mov	r0, r3
 8005946:	f005 fefb 	bl	800b740 <HAL_RCC_OscConfig>
 800594a:	4603      	mov	r3, r0
 800594c:	2b00      	cmp	r3, #0
 800594e:	bf14      	ite	ne
 8005950:	2301      	movne	r3, #1
 8005952:	2300      	moveq	r3, #0
 8005954:	b2db      	uxtb	r3, r3
 8005956:	2b00      	cmp	r3, #0
 8005958:	d001      	beq.n	800595e <_Z18SystemClock_Configv+0x7e>
  {
    Error_Handler();
 800595a:	f000 f821 	bl	80059a0 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 800595e:	234f      	movs	r3, #79	; 0x4f
 8005960:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8005962:	2300      	movs	r3, #0
 8005964:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005966:	2300      	movs	r3, #0
 8005968:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800596a:	2300      	movs	r3, #0
 800596c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800596e:	2300      	movs	r3, #0
 8005970:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8005972:	2300      	movs	r3, #0
 8005974:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005976:	1d3b      	adds	r3, r7, #4
 8005978:	2102      	movs	r1, #2
 800597a:	4618      	mov	r0, r3
 800597c:	f006 fa7a 	bl	800be74 <HAL_RCC_ClockConfig>
 8005980:	4603      	mov	r3, r0
 8005982:	2b00      	cmp	r3, #0
 8005984:	bf14      	ite	ne
 8005986:	2301      	movne	r3, #1
 8005988:	2300      	moveq	r3, #0
 800598a:	b2db      	uxtb	r3, r3
 800598c:	2b00      	cmp	r3, #0
 800598e:	d001      	beq.n	8005994 <_Z18SystemClock_Configv+0xb4>
  {
    Error_Handler();
 8005990:	f000 f806 	bl	80059a0 <Error_Handler>
  }
}
 8005994:	bf00      	nop
 8005996:	3768      	adds	r7, #104	; 0x68
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}
 800599c:	58000400 	.word	0x58000400

080059a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80059a0:	b480      	push	{r7}
 80059a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80059a4:	b672      	cpsid	i
}
 80059a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80059a8:	e7fe      	b.n	80059a8 <Error_Handler+0x8>

080059aa <_ZSt3powIdiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    pow(_Tp __x, _Up __y)
 80059aa:	b580      	push	{r7, lr}
 80059ac:	b084      	sub	sp, #16
 80059ae:	af00      	add	r7, sp, #0
 80059b0:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80059b4:	607a      	str	r2, [r7, #4]
      return pow(__type(__x), __type(__y));
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f7fa fd8c 	bl	80004d4 <__aeabi_i2d>
 80059bc:	4602      	mov	r2, r0
 80059be:	460b      	mov	r3, r1
 80059c0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80059c4:	f01c f892 	bl	8021aec <pow>
 80059c8:	4602      	mov	r2, r0
 80059ca:	460b      	mov	r3, r1
    }
 80059cc:	4610      	mov	r0, r2
 80059ce:	4619      	mov	r1, r3
 80059d0:	3710      	adds	r7, #16
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
	...

080059d8 <_Z41__static_initialization_and_destruction_0ii>:
	}
  /* USER CODE END Error_Handler_Debug */
}
 80059d8:	b580      	push	{r7, lr}
 80059da:	b082      	sub	sp, #8
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	6039      	str	r1, [r7, #0]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2b01      	cmp	r3, #1
 80059e6:	d10a      	bne.n	80059fe <_Z41__static_initialization_and_destruction_0ii+0x26>
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d105      	bne.n	80059fe <_Z41__static_initialization_and_destruction_0ii+0x26>
SFE_UBLOX_GPS myUblox;
 80059f2:	4805      	ldr	r0, [pc, #20]	; (8005a08 <_Z41__static_initialization_and_destruction_0ii+0x30>)
 80059f4:	f7fc fd46 	bl	8002484 <_ZN13SFE_UBLOX_GPSC1Ev>
Adafruit_BME680 bme; // I2C
 80059f8:	4804      	ldr	r0, [pc, #16]	; (8005a0c <_Z41__static_initialization_and_destruction_0ii+0x34>)
 80059fa:	f7fc fcf9 	bl	80023f0 <_ZN15Adafruit_BME680C1Ev>
}
 80059fe:	bf00      	nop
 8005a00:	3708      	adds	r7, #8
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}
 8005a06:	bf00      	nop
 8005a08:	2000025c 	.word	0x2000025c
 8005a0c:	20000610 	.word	0x20000610

08005a10 <_GLOBAL__sub_I_myUblox>:
 8005a10:	b580      	push	{r7, lr}
 8005a12:	af00      	add	r7, sp, #0
 8005a14:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005a18:	2001      	movs	r0, #1
 8005a1a:	f7ff ffdd 	bl	80059d8 <_Z41__static_initialization_and_destruction_0ii>
 8005a1e:	bd80      	pop	{r7, pc}

08005a20 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8005a20:	b480      	push	{r7}
 8005a22:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8005a24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a2c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005a38:	bf00      	nop
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bc80      	pop	{r7}
 8005a3e:	4770      	bx	lr

08005a40 <LL_APB1_GRP1_EnableClock>:
{
 8005a40:	b480      	push	{r7}
 8005a42:	b085      	sub	sp, #20
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8005a48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a4c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005a4e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4313      	orrs	r3, r2
 8005a56:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8005a58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a5c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	4013      	ands	r3, r2
 8005a62:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005a64:	68fb      	ldr	r3, [r7, #12]
}
 8005a66:	bf00      	nop
 8005a68:	3714      	adds	r7, #20
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bc80      	pop	{r7}
 8005a6e:	4770      	bx	lr

08005a70 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b08c      	sub	sp, #48	; 0x30
 8005a74:	af00      	add	r7, sp, #0
  RTC_AlarmTypeDef sAlarm = {0};
 8005a76:	1d3b      	adds	r3, r7, #4
 8005a78:	222c      	movs	r2, #44	; 0x2c
 8005a7a:	2100      	movs	r1, #0
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f01e fe41 	bl	8024704 <memset>

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8005a82:	4b22      	ldr	r3, [pc, #136]	; (8005b0c <MX_RTC_Init+0x9c>)
 8005a84:	4a22      	ldr	r2, [pc, #136]	; (8005b10 <MX_RTC_Init+0xa0>)
 8005a86:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8005a88:	4b20      	ldr	r3, [pc, #128]	; (8005b0c <MX_RTC_Init+0x9c>)
 8005a8a:	221f      	movs	r2, #31
 8005a8c:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8005a8e:	4b1f      	ldr	r3, [pc, #124]	; (8005b0c <MX_RTC_Init+0x9c>)
 8005a90:	2200      	movs	r2, #0
 8005a92:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8005a94:	4b1d      	ldr	r3, [pc, #116]	; (8005b0c <MX_RTC_Init+0x9c>)
 8005a96:	2200      	movs	r2, #0
 8005a98:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8005a9a:	4b1c      	ldr	r3, [pc, #112]	; (8005b0c <MX_RTC_Init+0x9c>)
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8005aa0:	4b1a      	ldr	r3, [pc, #104]	; (8005b0c <MX_RTC_Init+0x9c>)
 8005aa2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005aa6:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8005aa8:	4b18      	ldr	r3, [pc, #96]	; (8005b0c <MX_RTC_Init+0x9c>)
 8005aaa:	2200      	movs	r2, #0
 8005aac:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8005aae:	4b17      	ldr	r3, [pc, #92]	; (8005b0c <MX_RTC_Init+0x9c>)
 8005ab0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005ab4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8005ab6:	4815      	ldr	r0, [pc, #84]	; (8005b0c <MX_RTC_Init+0x9c>)
 8005ab8:	f006 fede 	bl	800c878 <HAL_RTC_Init>
 8005abc:	4603      	mov	r3, r0
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d001      	beq.n	8005ac6 <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8005ac2:	f7ff ff6d 	bl	80059a0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8005ac6:	4811      	ldr	r0, [pc, #68]	; (8005b0c <MX_RTC_Init+0x9c>)
 8005ac8:	f007 f9b8 	bl	800ce3c <HAL_RTCEx_SetSSRU_IT>
 8005acc:	4603      	mov	r3, r0
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d001      	beq.n	8005ad6 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8005ad2:	f7ff ff65 	bl	80059a0 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8005ada:	2300      	movs	r3, #0
 8005adc:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8005ae2:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8005ae6:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8005ae8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005aec:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8005aee:	1d3b      	adds	r3, r7, #4
 8005af0:	2201      	movs	r2, #1
 8005af2:	4619      	mov	r1, r3
 8005af4:	4805      	ldr	r0, [pc, #20]	; (8005b0c <MX_RTC_Init+0x9c>)
 8005af6:	f006 ff39 	bl	800c96c <HAL_RTC_SetAlarm_IT>
 8005afa:	4603      	mov	r3, r0
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d001      	beq.n	8005b04 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8005b00:	f7ff ff4e 	bl	80059a0 <Error_Handler>
  }

}
 8005b04:	bf00      	nop
 8005b06:	3730      	adds	r7, #48	; 0x30
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bd80      	pop	{r7, pc}
 8005b0c:	20001c6c 	.word	0x20001c6c
 8005b10:	40002800 	.word	0x40002800

08005b14 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b090      	sub	sp, #64	; 0x40
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005b1c:	f107 0308 	add.w	r3, r7, #8
 8005b20:	2238      	movs	r2, #56	; 0x38
 8005b22:	2100      	movs	r1, #0
 8005b24:	4618      	mov	r0, r3
 8005b26:	f01e fded 	bl	8024704 <memset>
  if(rtcHandle->Instance==RTC)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a16      	ldr	r2, [pc, #88]	; (8005b88 <HAL_RTC_MspInit+0x74>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d125      	bne.n	8005b80 <HAL_RTC_MspInit+0x6c>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8005b34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b38:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8005b3a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005b3e:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005b40:	f107 0308 	add.w	r3, r7, #8
 8005b44:	4618      	mov	r0, r3
 8005b46:	f006 fd7d 	bl	800c644 <HAL_RCCEx_PeriphCLKConfig>
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d001      	beq.n	8005b54 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8005b50:	f7ff ff26 	bl	80059a0 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8005b54:	f7ff ff64 	bl	8005a20 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8005b58:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8005b5c:	f7ff ff70 	bl	8005a40 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8005b60:	2200      	movs	r2, #0
 8005b62:	2100      	movs	r1, #0
 8005b64:	2002      	movs	r0, #2
 8005b66:	f002 fafc 	bl	8008162 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8005b6a:	2002      	movs	r0, #2
 8005b6c:	f002 fb13 	bl	8008196 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8005b70:	2200      	movs	r2, #0
 8005b72:	2100      	movs	r1, #0
 8005b74:	202a      	movs	r0, #42	; 0x2a
 8005b76:	f002 faf4 	bl	8008162 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8005b7a:	202a      	movs	r0, #42	; 0x2a
 8005b7c:	f002 fb0b 	bl	8008196 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8005b80:	bf00      	nop
 8005b82:	3740      	adds	r7, #64	; 0x40
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}
 8005b88:	40002800 	.word	0x40002800

08005b8c <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8005b90:	4b03      	ldr	r3, [pc, #12]	; (8005ba0 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8005b92:	2201      	movs	r2, #1
 8005b94:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 8005b98:	bf00      	nop
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bc80      	pop	{r7}
 8005b9e:	4770      	bx	lr
 8005ba0:	58000400 	.word	0x58000400

08005ba4 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8005ba8:	bf00      	nop
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bc80      	pop	{r7}
 8005bae:	4770      	bx	lr

08005bb0 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8005bb0:	b480      	push	{r7}
 8005bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8005bb4:	bf00      	nop
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bc80      	pop	{r7}
 8005bba:	4770      	bx	lr

08005bbc <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  /* Suspend sysTick : work around for degugger problem in dual core (tickets 71085,  72038, 71087 ) */
  HAL_SuspendTick();
 8005bc0:	f001 fa02 	bl	8006fc8 <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8005bc4:	f7ff ffe2 	bl	8005b8c <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8005bc8:	2001      	movs	r0, #1
 8005bca:	f005 faa9 	bl	800b120 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8005bce:	bf00      	nop
 8005bd0:	bd80      	pop	{r7, pc}

08005bd2 <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8005bd2:	b580      	push	{r7, lr}
 8005bd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for degugger problem in dual core */
  HAL_ResumeTick();
 8005bd6:	f001 fa05 	bl	8006fe4 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 8005bda:	f001 f929 	bl	8006e30 <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 8005bde:	bf00      	nop
 8005be0:	bd80      	pop	{r7, pc}

08005be2 <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 8005be2:	b580      	push	{r7, lr}
 8005be4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 8005be6:	f001 f9ef 	bl	8006fc8 <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8005bea:	2101      	movs	r1, #1
 8005bec:	2000      	movs	r0, #0
 8005bee:	f005 fa13 	bl	800b018 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 8005bf2:	bf00      	nop
 8005bf4:	bd80      	pop	{r7, pc}

08005bf6 <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 8005bf6:	b580      	push	{r7, lr}
 8005bf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Suspend sysTick */
  HAL_ResumeTick();
 8005bfa:	f001 f9f3 	bl	8006fe4 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8005bfe:	bf00      	nop
 8005c00:	bd80      	pop	{r7, pc}

08005c02 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005c02:	b480      	push	{r7}
 8005c04:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005c06:	bf00      	nop
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bc80      	pop	{r7}
 8005c0c:	4770      	bx	lr

08005c0e <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005c0e:	b480      	push	{r7}
 8005c10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005c12:	e7fe      	b.n	8005c12 <NMI_Handler+0x4>

08005c14 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005c14:	b480      	push	{r7}
 8005c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005c18:	e7fe      	b.n	8005c18 <HardFault_Handler+0x4>

08005c1a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005c1a:	b480      	push	{r7}
 8005c1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005c1e:	e7fe      	b.n	8005c1e <MemManage_Handler+0x4>

08005c20 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005c20:	b480      	push	{r7}
 8005c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005c24:	e7fe      	b.n	8005c24 <BusFault_Handler+0x4>

08005c26 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005c26:	b480      	push	{r7}
 8005c28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005c2a:	e7fe      	b.n	8005c2a <UsageFault_Handler+0x4>

08005c2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005c30:	bf00      	nop
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bc80      	pop	{r7}
 8005c36:	4770      	bx	lr

08005c38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005c3c:	bf00      	nop
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bc80      	pop	{r7}
 8005c42:	4770      	bx	lr

08005c44 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005c44:	b480      	push	{r7}
 8005c46:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005c48:	bf00      	nop
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bc80      	pop	{r7}
 8005c4e:	4770      	bx	lr

08005c50 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005c54:	f001 f9a6 	bl	8006fa4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005c58:	bf00      	nop
 8005c5a:	bd80      	pop	{r7, pc}

08005c5c <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8005c60:	4802      	ldr	r0, [pc, #8]	; (8005c6c <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8005c62:	f007 f927 	bl	800ceb4 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8005c66:	bf00      	nop
 8005c68:	bd80      	pop	{r7, pc}
 8005c6a:	bf00      	nop
 8005c6c:	20001c6c 	.word	0x20001c6c

08005c70 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI Line 0 Interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8005c74:	2001      	movs	r0, #1
 8005c76:	f003 f95b 	bl	8008f30 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8005c7a:	bf00      	nop
 8005c7c:	bd80      	pop	{r7, pc}

08005c7e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI Line 1 Interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8005c7e:	b580      	push	{r7, lr}
 8005c80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8005c82:	2002      	movs	r0, #2
 8005c84:	f003 f954 	bl	8008f30 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8005c88:	bf00      	nop
 8005c8a:	bd80      	pop	{r7, pc}

08005c8c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8005c90:	4802      	ldr	r0, [pc, #8]	; (8005c9c <DMA1_Channel1_IRQHandler+0x10>)
 8005c92:	f002 fd17 	bl	80086c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005c96:	bf00      	nop
 8005c98:	bd80      	pop	{r7, pc}
 8005c9a:	bf00      	nop
 8005c9c:	20001c0c 	.word	0x20001c0c

08005ca0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 2 Interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8005ca4:	4802      	ldr	r0, [pc, #8]	; (8005cb0 <DMA1_Channel2_IRQHandler+0x10>)
 8005ca6:	f002 fd0d 	bl	80086c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8005caa:	bf00      	nop
 8005cac:	bd80      	pop	{r7, pc}
 8005cae:	bf00      	nop
 8005cb0:	20001bac 	.word	0x20001bac

08005cb4 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005cb8:	4802      	ldr	r0, [pc, #8]	; (8005cc4 <DMA1_Channel5_IRQHandler+0x10>)
 8005cba:	f002 fd03 	bl	80086c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8005cbe:	bf00      	nop
 8005cc0:	bd80      	pop	{r7, pc}
 8005cc2:	bf00      	nop
 8005cc4:	20001cfc 	.word	0x20001cfc

08005cc8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 Event Interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8005ccc:	4802      	ldr	r0, [pc, #8]	; (8005cd8 <I2C1_EV_IRQHandler+0x10>)
 8005cce:	f003 fcd3 	bl	8009678 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8005cd2:	bf00      	nop
 8005cd4:	bd80      	pop	{r7, pc}
 8005cd6:	bf00      	nop
 8005cd8:	20000690 	.word	0x20000690

08005cdc <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 Error Interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8005ce0:	4802      	ldr	r0, [pc, #8]	; (8005cec <I2C1_ER_IRQHandler+0x10>)
 8005ce2:	f003 fce3 	bl	80096ac <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8005ce6:	bf00      	nop
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	bf00      	nop
 8005cec:	20000690 	.word	0x20000690

08005cf0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005cf4:	4802      	ldr	r0, [pc, #8]	; (8005d00 <USART2_IRQHandler+0x10>)
 8005cf6:	f008 f96d 	bl	800dfd4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005cfa:	bf00      	nop
 8005cfc:	bd80      	pop	{r7, pc}
 8005cfe:	bf00      	nop
 8005d00:	20001d5c 	.word	0x20001d5c

08005d04 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8005d08:	4802      	ldr	r0, [pc, #8]	; (8005d14 <RTC_Alarm_IRQHandler+0x10>)
 8005d0a:	f006 ff83 	bl	800cc14 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8005d0e:	bf00      	nop
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop
 8005d14:	20001c6c 	.word	0x20001c6c

08005d18 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8005d1c:	4802      	ldr	r0, [pc, #8]	; (8005d28 <SUBGHZ_Radio_IRQHandler+0x10>)
 8005d1e:	f007 fc31 	bl	800d584 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8005d22:	bf00      	nop
 8005d24:	bd80      	pop	{r7, pc}
 8005d26:	bf00      	nop
 8005d28:	20001ca4 	.word	0x20001ca4

08005d2c <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b085      	sub	sp, #20
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8005d34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d38:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005d3a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8005d44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d48:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	4013      	ands	r3, r2
 8005d4e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005d50:	68fb      	ldr	r3, [r7, #12]
}
 8005d52:	bf00      	nop
 8005d54:	3714      	adds	r7, #20
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bc80      	pop	{r7}
 8005d5a:	4770      	bx	lr

08005d5c <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	af00      	add	r7, sp, #0

  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8005d60:	4b06      	ldr	r3, [pc, #24]	; (8005d7c <MX_SUBGHZ_Init+0x20>)
 8005d62:	2208      	movs	r2, #8
 8005d64:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8005d66:	4805      	ldr	r0, [pc, #20]	; (8005d7c <MX_SUBGHZ_Init+0x20>)
 8005d68:	f007 f990 	bl	800d08c <HAL_SUBGHZ_Init>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d001      	beq.n	8005d76 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8005d72:	f7ff fe15 	bl	80059a0 <Error_Handler>
  }

}
 8005d76:	bf00      	nop
 8005d78:	bd80      	pop	{r7, pc}
 8005d7a:	bf00      	nop
 8005d7c:	20001ca4 	.word	0x20001ca4

08005d80 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b082      	sub	sp, #8
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8005d88:	2001      	movs	r0, #1
 8005d8a:	f7ff ffcf 	bl	8005d2c <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8005d8e:	2200      	movs	r2, #0
 8005d90:	2100      	movs	r1, #0
 8005d92:	2032      	movs	r0, #50	; 0x32
 8005d94:	f002 f9e5 	bl	8008162 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8005d98:	2032      	movs	r0, #50	; 0x32
 8005d9a:	f002 f9fc 	bl	8008196 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8005d9e:	bf00      	nop
 8005da0:	3708      	adds	r7, #8
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}

08005da6 <LL_RCC_SetClkAfterWakeFromStop>:
{
 8005da6:	b480      	push	{r7}
 8005da8:	b083      	sub	sp, #12
 8005daa:	af00      	add	r7, sp, #0
 8005dac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8005dae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8005db8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	608b      	str	r3, [r1, #8]
}
 8005dc2:	bf00      	nop
 8005dc4:	370c      	adds	r7, #12
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bc80      	pop	{r7}
 8005dca:	4770      	bx	lr

08005dcc <LL_AHB2_GRP1_EnableClock>:
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b085      	sub	sp, #20
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005dd4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dd8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005dda:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	4313      	orrs	r3, r2
 8005de2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005de4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005de8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	4013      	ands	r3, r2
 8005dee:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005df0:	68fb      	ldr	r3, [r7, #12]
}
 8005df2:	bf00      	nop
 8005df4:	3714      	adds	r7, #20
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bc80      	pop	{r7}
 8005dfa:	4770      	bx	lr

08005dfc <LL_AHB2_GRP1_DisableClock>:
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b083      	sub	sp, #12
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8005e04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e08:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	43db      	mvns	r3, r3
 8005e0e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005e12:	4013      	ands	r3, r2
 8005e14:	64cb      	str	r3, [r1, #76]	; 0x4c
}
 8005e16:	bf00      	nop
 8005e18:	370c      	adds	r7, #12
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bc80      	pop	{r7}
 8005e1e:	4770      	bx	lr

08005e20 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8005e20:	b480      	push	{r7}
 8005e22:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8005e24:	4b02      	ldr	r3, [pc, #8]	; (8005e30 <LL_FLASH_GetUDN+0x10>)
 8005e26:	681b      	ldr	r3, [r3, #0]
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bc80      	pop	{r7}
 8005e2e:	4770      	bx	lr
 8005e30:	1fff7580 	.word	0x1fff7580

08005e34 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8005e34:	b480      	push	{r7}
 8005e36:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8005e38:	4b03      	ldr	r3, [pc, #12]	; (8005e48 <LL_FLASH_GetDeviceID+0x14>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	b2db      	uxtb	r3, r3
}
 8005e3e:	4618      	mov	r0, r3
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bc80      	pop	{r7}
 8005e44:	4770      	bx	lr
 8005e46:	bf00      	nop
 8005e48:	1fff7584 	.word	0x1fff7584

08005e4c <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8005e50:	4b03      	ldr	r3, [pc, #12]	; (8005e60 <LL_FLASH_GetSTCompanyID+0x14>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	0a1b      	lsrs	r3, r3, #8
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bc80      	pop	{r7}
 8005e5c:	4770      	bx	lr
 8005e5e:	bf00      	nop
 8005e60:	1fff7584 	.word	0x1fff7584

08005e64 <SystemApp_Init>:
  * @brief initialises the system (dbg pins, trace, mbmux, systiemr, LPM, ...)
  * @param none
  * @retval  none
  */
void SystemApp_Init(void)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */
  printf( "... SystemApp_Init() ... \n" );
 8005e68:	4811      	ldr	r0, [pc, #68]	; (8005eb0 <SystemApp_Init+0x4c>)
 8005e6a:	f01e fcd9 	bl	8024820 <puts>

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8005e6e:	2000      	movs	r0, #0
 8005e70:	f7ff ff99 	bl	8005da6 <LL_RCC_SetClkAfterWakeFromStop>
  /*Initialises timer and RTC*/
  UTIL_TIMER_Init();
 8005e74:	f01b f81e 	bl	8020eb4 <UTIL_TIMER_Init>

  Gpio_PreInit();
 8005e78:	f000 f92a 	bl	80060d0 <Gpio_PreInit>

  /* Configure the debug mode*/
  DBG_Init();
 8005e7c:	f000 f9ec 	bl	8006258 <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 8005e80:	f01b faa8 	bl	80213d4 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8005e84:	480b      	ldr	r0, [pc, #44]	; (8005eb4 <SystemApp_Init+0x50>)
 8005e86:	f01b fb43 	bl	8021510 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8005e8a:	2002      	movs	r0, #2
 8005e8c:	f01b fb4e 	bl	802152c <UTIL_ADV_TRACE_SetVerboseLevel>
  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 8005e90:	f7fe fe2a 	bl	8004ae8 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 8005e94:	f000 fa96 	bl	80063c4 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8005e98:	f01a fa52 	bl	8020340 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8005e9c:	2101      	movs	r1, #1
 8005e9e:	2001      	movs	r0, #1
 8005ea0:	f01a fa8e 	bl	80203c0 <UTIL_LPM_SetOffMode>
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
#elif !defined (LOW_POWER_DISABLE)
#error LOW_POWER_DISABLE not defined
#endif /* LOW_POWER_DISABLE */
  /* USER CODE BEGIN SystemApp_Init_2 */
  printf( "... ENDE ... SystemApp_Init() ... \n" );
 8005ea4:	4804      	ldr	r0, [pc, #16]	; (8005eb8 <SystemApp_Init+0x54>)
 8005ea6:	f01e fcbb 	bl	8024820 <puts>

  /* USER CODE END SystemApp_Init_2 */
}
 8005eaa:	bf00      	nop
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	080257fc 	.word	0x080257fc
 8005eb4:	08006091 	.word	0x08006091
 8005eb8:	08025818 	.word	0x08025818

08005ebc <UTIL_SEQ_Idle>:
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  * @param none
  * @retval  none
  */
void UTIL_SEQ_Idle(void)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 8005ec0:	f01a faae 	bl	8020420 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 8005ec4:	bf00      	nop
 8005ec6:	bd80      	pop	{r7, pc}

08005ec8 <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b084      	sub	sp, #16
 8005ecc:	af02      	add	r7, sp, #8
  uint8_t batteryLevel = 0;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 8005ed2:	f7fe fe91 	bl	8004bf8 <SYS_GetBatteryLevel>
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	80bb      	strh	r3, [r7, #4]

  /* Convert batterey level from mV to linea scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 8005eda:	88bb      	ldrh	r3, [r7, #4]
 8005edc:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d902      	bls.n	8005eea <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 8005ee4:	23fe      	movs	r3, #254	; 0xfe
 8005ee6:	71fb      	strb	r3, [r7, #7]
 8005ee8:	e014      	b.n	8005f14 <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 8005eea:	88bb      	ldrh	r3, [r7, #4]
 8005eec:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8005ef0:	d202      	bcs.n	8005ef8 <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	71fb      	strb	r3, [r7, #7]
 8005ef6:	e00d      	b.n	8005f14 <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 8005ef8:	88bb      	ldrh	r3, [r7, #4]
 8005efa:	f5a3 63e1 	sub.w	r3, r3, #1800	; 0x708
 8005efe:	461a      	mov	r2, r3
 8005f00:	4613      	mov	r3, r2
 8005f02:	01db      	lsls	r3, r3, #7
 8005f04:	1a9b      	subs	r3, r3, r2
 8005f06:	005b      	lsls	r3, r3, #1
 8005f08:	461a      	mov	r2, r3
 8005f0a:	4b09      	ldr	r3, [pc, #36]	; (8005f30 <GetBatteryLevel+0x68>)
 8005f0c:	fba3 2302 	umull	r2, r3, r3, r2
 8005f10:	09db      	lsrs	r3, r3, #7
 8005f12:	71fb      	strb	r3, [r7, #7]
  }

  APP_LOG(TS_ON, VLEVEL_M, "VDDA= %d\r\n", batteryLevel);
 8005f14:	79fb      	ldrb	r3, [r7, #7]
 8005f16:	9300      	str	r3, [sp, #0]
 8005f18:	4b06      	ldr	r3, [pc, #24]	; (8005f34 <GetBatteryLevel+0x6c>)
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	2100      	movs	r1, #0
 8005f1e:	2002      	movs	r0, #2
 8005f20:	f01b fa74 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 8005f24:	79fb      	ldrb	r3, [r7, #7]
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	3708      	adds	r7, #8
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}
 8005f2e:	bf00      	nop
 8005f30:	1b4e81b5 	.word	0x1b4e81b5
 8005f34:	0802583c 	.word	0x0802583c

08005f38 <GetTemperatureLevel>:

uint16_t GetTemperatureLevel(void)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b082      	sub	sp, #8
 8005f3c:	af00      	add	r7, sp, #0
  uint16_t temperatureLevel = 0;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	80fb      	strh	r3, [r7, #6]

  temperatureLevel = (uint16_t)(SYS_GetTemperatureLevel() / 256);
 8005f42:	f7fe fddf 	bl	8004b04 <SYS_GetTemperatureLevel>
 8005f46:	4603      	mov	r3, r0
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	da00      	bge.n	8005f4e <GetTemperatureLevel+0x16>
 8005f4c:	33ff      	adds	r3, #255	; 0xff
 8005f4e:	121b      	asrs	r3, r3, #8
 8005f50:	b21b      	sxth	r3, r3
 8005f52:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 8005f54:	88fb      	ldrh	r3, [r7, #6]
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3708      	adds	r7, #8
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}

08005f5e <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 8005f5e:	b590      	push	{r4, r7, lr}
 8005f60:	b087      	sub	sp, #28
 8005f62:	af00      	add	r7, sp, #0
 8005f64:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 8005f66:	2300      	movs	r3, #0
 8005f68:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 8005f6a:	f7ff ff59 	bl	8005e20 <LL_FLASH_GetUDN>
 8005f6e:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 8005f70:	697b      	ldr	r3, [r7, #20]
 8005f72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f76:	d138      	bne.n	8005fea <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 8005f78:	f001 f842 	bl	8007000 <HAL_GetUIDw0>
 8005f7c:	4604      	mov	r4, r0
 8005f7e:	f001 f853 	bl	8007028 <HAL_GetUIDw2>
 8005f82:	4603      	mov	r3, r0
 8005f84:	4423      	add	r3, r4
 8005f86:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 8005f88:	f001 f844 	bl	8007014 <HAL_GetUIDw1>
 8005f8c:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	0e1a      	lsrs	r2, r3, #24
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	3307      	adds	r3, #7
 8005f96:	b2d2      	uxtb	r2, r2
 8005f98:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	0c1a      	lsrs	r2, r3, #16
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	3306      	adds	r3, #6
 8005fa2:	b2d2      	uxtb	r2, r2
 8005fa4:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 8005fa6:	693b      	ldr	r3, [r7, #16]
 8005fa8:	0a1a      	lsrs	r2, r3, #8
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	3305      	adds	r3, #5
 8005fae:	b2d2      	uxtb	r2, r2
 8005fb0:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	3304      	adds	r3, #4
 8005fb6:	693a      	ldr	r2, [r7, #16]
 8005fb8:	b2d2      	uxtb	r2, r2
 8005fba:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	0e1a      	lsrs	r2, r3, #24
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	3303      	adds	r3, #3
 8005fc4:	b2d2      	uxtb	r2, r2
 8005fc6:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	0c1a      	lsrs	r2, r3, #16
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	3302      	adds	r3, #2
 8005fd0:	b2d2      	uxtb	r2, r2
 8005fd2:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	0a1a      	lsrs	r2, r3, #8
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	3301      	adds	r3, #1
 8005fdc:	b2d2      	uxtb	r2, r2
 8005fde:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	b2da      	uxtb	r2, r3
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 8005fe8:	e031      	b.n	800604e <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	3307      	adds	r3, #7
 8005fee:	697a      	ldr	r2, [r7, #20]
 8005ff0:	b2d2      	uxtb	r2, r2
 8005ff2:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	0a1a      	lsrs	r2, r3, #8
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	3306      	adds	r3, #6
 8005ffc:	b2d2      	uxtb	r2, r2
 8005ffe:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 8006000:	697b      	ldr	r3, [r7, #20]
 8006002:	0c1a      	lsrs	r2, r3, #16
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	3305      	adds	r3, #5
 8006008:	b2d2      	uxtb	r2, r2
 800600a:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	0e1a      	lsrs	r2, r3, #24
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	3304      	adds	r3, #4
 8006014:	b2d2      	uxtb	r2, r2
 8006016:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 8006018:	f7ff ff0c 	bl	8005e34 <LL_FLASH_GetDeviceID>
 800601c:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	3303      	adds	r3, #3
 8006022:	697a      	ldr	r2, [r7, #20]
 8006024:	b2d2      	uxtb	r2, r2
 8006026:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 8006028:	f7ff ff10 	bl	8005e4c <LL_FLASH_GetSTCompanyID>
 800602c:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	3302      	adds	r3, #2
 8006032:	697a      	ldr	r2, [r7, #20]
 8006034:	b2d2      	uxtb	r2, r2
 8006036:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	0a1a      	lsrs	r2, r3, #8
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	3301      	adds	r3, #1
 8006040:	b2d2      	uxtb	r2, r2
 8006042:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	0c1b      	lsrs	r3, r3, #16
 8006048:	b2da      	uxtb	r2, r3
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	701a      	strb	r2, [r3, #0]
}
 800604e:	bf00      	nop
 8006050:	371c      	adds	r7, #28
 8006052:	46bd      	mov	sp, r7
 8006054:	bd90      	pop	{r4, r7, pc}

08006056 <GetDevAddr>:

uint32_t GetDevAddr(void)
{
 8006056:	b590      	push	{r4, r7, lr}
 8006058:	b083      	sub	sp, #12
 800605a:	af00      	add	r7, sp, #0
  uint32_t val = 0;
 800605c:	2300      	movs	r3, #0
 800605e:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  val = LL_FLASH_GetUDN();
 8006060:	f7ff fede 	bl	8005e20 <LL_FLASH_GetUDN>
 8006064:	6078      	str	r0, [r7, #4]
  if (val == 0xFFFFFFFF)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800606c:	d10b      	bne.n	8006086 <GetDevAddr+0x30>
  {
    val = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 800606e:	f000 ffc7 	bl	8007000 <HAL_GetUIDw0>
 8006072:	4604      	mov	r4, r0
 8006074:	f000 ffce 	bl	8007014 <HAL_GetUIDw1>
 8006078:	4603      	mov	r3, r0
 800607a:	405c      	eors	r4, r3
 800607c:	f000 ffd4 	bl	8007028 <HAL_GetUIDw2>
 8006080:	4603      	mov	r3, r0
 8006082:	4063      	eors	r3, r4
 8006084:	607b      	str	r3, [r7, #4]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
  return val;
 8006086:	687b      	ldr	r3, [r7, #4]

}
 8006088:	4618      	mov	r0, r3
 800608a:	370c      	adds	r7, #12
 800608c:	46bd      	mov	sp, r7
 800608e:	bd90      	pop	{r4, r7, pc}

08006090 <TimestampNow>:

/* USER CODE END ExF */

/* Private functions ---------------------------------------------------------*/
static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b086      	sub	sp, #24
 8006094:	af02      	add	r7, sp, #8
 8006096:	6078      	str	r0, [r7, #4]
 8006098:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 800609a:	f107 0308 	add.w	r3, r7, #8
 800609e:	4618      	mov	r0, r3
 80060a0:	f01a face 	bl	8020640 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80060aa:	9200      	str	r2, [sp, #0]
 80060ac:	4a07      	ldr	r2, [pc, #28]	; (80060cc <TimestampNow+0x3c>)
 80060ae:	2110      	movs	r1, #16
 80060b0:	6878      	ldr	r0, [r7, #4]
 80060b2:	f000 f871 	bl	8006198 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f7fa f862 	bl	8000180 <strlen>
 80060bc:	4603      	mov	r3, r0
 80060be:	b29a      	uxth	r2, r3
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 80060c4:	bf00      	nop
 80060c6:	3710      	adds	r7, #16
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}
 80060cc:	08025848 	.word	0x08025848

080060d0 <Gpio_PreInit>:

static void Gpio_PreInit(void)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b086      	sub	sp, #24
 80060d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Gpio_PreInit_1 */
  printf( "... ENDE ... Gpio_PreInit() ... \n" );
 80060d6:	4824      	ldr	r0, [pc, #144]	; (8006168 <Gpio_PreInit+0x98>)
 80060d8:	f01e fba2 	bl	8024820 <puts>

  /* USER CODE END Gpio_PreInit_1 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80060dc:	1d3b      	adds	r3, r7, #4
 80060de:	2200      	movs	r2, #0
 80060e0:	601a      	str	r2, [r3, #0]
 80060e2:	605a      	str	r2, [r3, #4]
 80060e4:	609a      	str	r2, [r3, #8]
 80060e6:	60da      	str	r2, [r3, #12]
 80060e8:	611a      	str	r2, [r3, #16]
  /* Configure all IOs in analog input              */
  /* Except PA143 and PA14 (SWCLK and SWD) for debug*/
  /* PA13 and PA14 are configured in debug_init     */
  /* Configure all GPIO as analog to reduce current consumption on non used IOs */
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80060ea:	2001      	movs	r0, #1
 80060ec:	f7ff fe6e 	bl	8005dcc <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80060f0:	2002      	movs	r0, #2
 80060f2:	f7ff fe6b 	bl	8005dcc <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80060f6:	2004      	movs	r0, #4
 80060f8:	f7ff fe68 	bl	8005dcc <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80060fc:	2080      	movs	r0, #128	; 0x80
 80060fe:	f7ff fe65 	bl	8005dcc <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006102:	2303      	movs	r3, #3
 8006104:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006106:	2300      	movs	r3, #0
 8006108:	60fb      	str	r3, [r7, #12]
  /* All GPIOs except debug pins (SWCLK and SWD) */
  GPIO_InitStruct.Pin = GPIO_PIN_All & (~(GPIO_PIN_13 | GPIO_PIN_14));
 800610a:	f649 73ff 	movw	r3, #40959	; 0x9fff
 800610e:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006110:	1d3b      	adds	r3, r7, #4
 8006112:	4619      	mov	r1, r3
 8006114:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006118:	f002 fcac 	bl	8008a74 <HAL_GPIO_Init>

  /* All GPIOs */
  GPIO_InitStruct.Pin = GPIO_PIN_All;
 800611c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006120:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006122:	1d3b      	adds	r3, r7, #4
 8006124:	4619      	mov	r1, r3
 8006126:	4811      	ldr	r0, [pc, #68]	; (800616c <Gpio_PreInit+0x9c>)
 8006128:	f002 fca4 	bl	8008a74 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800612c:	1d3b      	adds	r3, r7, #4
 800612e:	4619      	mov	r1, r3
 8006130:	480f      	ldr	r0, [pc, #60]	; (8006170 <Gpio_PreInit+0xa0>)
 8006132:	f002 fc9f 	bl	8008a74 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8006136:	1d3b      	adds	r3, r7, #4
 8006138:	4619      	mov	r1, r3
 800613a:	480e      	ldr	r0, [pc, #56]	; (8006174 <Gpio_PreInit+0xa4>)
 800613c:	f002 fc9a 	bl	8008a74 <HAL_GPIO_Init>

  /* Disable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_DISABLE();
 8006140:	2001      	movs	r0, #1
 8006142:	f7ff fe5b 	bl	8005dfc <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOB_CLK_DISABLE();
 8006146:	2002      	movs	r0, #2
 8006148:	f7ff fe58 	bl	8005dfc <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOC_CLK_DISABLE();
 800614c:	2004      	movs	r0, #4
 800614e:	f7ff fe55 	bl	8005dfc <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOH_CLK_DISABLE();
 8006152:	2080      	movs	r0, #128	; 0x80
 8006154:	f7ff fe52 	bl	8005dfc <LL_AHB2_GRP1_DisableClock>
  /* USER CODE BEGIN Gpio_PreInit_2 */
  printf( "... ENDE ... Gpio_PreInit() ... \n" );
 8006158:	4803      	ldr	r0, [pc, #12]	; (8006168 <Gpio_PreInit+0x98>)
 800615a:	f01e fb61 	bl	8024820 <puts>

  /* USER CODE END Gpio_PreInit_2 */
}
 800615e:	bf00      	nop
 8006160:	3718      	adds	r7, #24
 8006162:	46bd      	mov	sp, r7
 8006164:	bd80      	pop	{r7, pc}
 8006166:	bf00      	nop
 8006168:	08025854 	.word	0x08025854
 800616c:	48000400 	.word	0x48000400
 8006170:	48000800 	.word	0x48000800
 8006174:	48001c00 	.word	0x48001c00

08006178 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 800617c:	2101      	movs	r1, #1
 800617e:	2002      	movs	r0, #2
 8006180:	f01a f8ee 	bl	8020360 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8006184:	bf00      	nop
 8006186:	bd80      	pop	{r7, pc}

08006188 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 800618c:	2100      	movs	r1, #0
 800618e:	2002      	movs	r0, #2
 8006190:	f01a f8e6 	bl	8020360 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8006194:	bf00      	nop
 8006196:	bd80      	pop	{r7, pc}

08006198 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8006198:	b40c      	push	{r2, r3}
 800619a:	b580      	push	{r7, lr}
 800619c:	b084      	sub	sp, #16
 800619e:	af00      	add	r7, sp, #0
 80061a0:	6078      	str	r0, [r7, #4]
 80061a2:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 80061a4:	f107 031c 	add.w	r3, r7, #28
 80061a8:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 80061aa:	6839      	ldr	r1, [r7, #0]
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	69ba      	ldr	r2, [r7, #24]
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f01a fbb3 	bl	802091c <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 80061b6:	bf00      	nop
 80061b8:	3710      	adds	r7, #16
 80061ba:	46bd      	mov	sp, r7
 80061bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80061c0:	b002      	add	sp, #8
 80061c2:	4770      	bx	lr

080061c4 <HAL_InitTick>:
  * @brief  don't enable systick
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b083      	sub	sp, #12
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 80061cc:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	370c      	adds	r7, #12
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bc80      	pop	{r7}
 80061d6:	4770      	bx	lr

080061d8 <HAL_GetTick>:
  * @brief Provide a tick value in millisecond measured using RTC
  * @note This function overwrites the __weak one from HAL
  * @retval tick value
  */
uint32_t HAL_GetTick(void)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	af00      	add	r7, sp, #0
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  return TIMER_IF_GetTimerValue();
 80061dc:	f000 faf2 	bl	80067c4 <TIMER_IF_GetTimerValue>
 80061e0:	4603      	mov	r3, r0
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	bd80      	pop	{r7, pc}

080061e6 <HAL_Delay>:
  * @brief This function provides delay (in ms)
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 80061e6:	b580      	push	{r7, lr}
 80061e8:	b082      	sub	sp, #8
 80061ea:	af00      	add	r7, sp, #0
 80061ec:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	4618      	mov	r0, r3
 80061f2:	f000 fb55 	bl	80068a0 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 80061f6:	bf00      	nop
 80061f8:	3708      	adds	r7, #8
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}

080061fe <LL_AHB2_GRP1_EnableClock>:
{
 80061fe:	b480      	push	{r7}
 8006200:	b085      	sub	sp, #20
 8006202:	af00      	add	r7, sp, #0
 8006204:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006206:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800620a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800620c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	4313      	orrs	r3, r2
 8006214:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006216:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800621a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	4013      	ands	r3, r2
 8006220:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006222:	68fb      	ldr	r3, [r7, #12]
}
 8006224:	bf00      	nop
 8006226:	3714      	adds	r7, #20
 8006228:	46bd      	mov	sp, r7
 800622a:	bc80      	pop	{r7}
 800622c:	4770      	bx	lr
	...

08006230 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8006230:	b480      	push	{r7}
 8006232:	b083      	sub	sp, #12
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8006238:	4b06      	ldr	r3, [pc, #24]	; (8006254 <LL_EXTI_EnableIT_32_63+0x24>)
 800623a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800623e:	4905      	ldr	r1, [pc, #20]	; (8006254 <LL_EXTI_EnableIT_32_63+0x24>)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	4313      	orrs	r3, r2
 8006244:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8006248:	bf00      	nop
 800624a:	370c      	adds	r7, #12
 800624c:	46bd      	mov	sp, r7
 800624e:	bc80      	pop	{r7}
 8006250:	4770      	bx	lr
 8006252:	bf00      	nop
 8006254:	58000800 	.word	0x58000800

08006258 <DBG_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void DBG_Init(void)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b086      	sub	sp, #24
 800625c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DBG_Init_1 */

  /* USER CODE END DBG_Init_1 */
#if defined (DEBUGGER_ON) && ( DEBUGGER_ON == 1 )
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 800625e:	1d3b      	adds	r3, r7, #4
 8006260:	2200      	movs	r2, #0
 8006262:	601a      	str	r2, [r3, #0]
 8006264:	605a      	str	r2, [r3, #4]
 8006266:	609a      	str	r2, [r3, #8]
 8006268:	60da      	str	r2, [r3, #12]
 800626a:	611a      	str	r2, [r3, #16]

  /* Enable the GPIO Clock */
  DGB_LINE1_CLK_ENABLE();
 800626c:	2002      	movs	r0, #2
 800626e:	f7ff ffc6 	bl	80061fe <LL_AHB2_GRP1_EnableClock>
  DGB_LINE2_CLK_ENABLE();
 8006272:	2002      	movs	r0, #2
 8006274:	f7ff ffc3 	bl	80061fe <LL_AHB2_GRP1_EnableClock>
  DGB_LINE3_CLK_ENABLE();
 8006278:	2002      	movs	r0, #2
 800627a:	f7ff ffc0 	bl	80061fe <LL_AHB2_GRP1_EnableClock>
  DGB_LINE4_CLK_ENABLE();
 800627e:	2002      	movs	r0, #2
 8006280:	f7ff ffbd 	bl	80061fe <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO pin */
  GPIO_InitStruct.Mode   = GPIO_MODE_OUTPUT_PP;
 8006284:	2301      	movs	r3, #1
 8006286:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_PULLUP;
 8006288:	2301      	movs	r3, #1
 800628a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed  = GPIO_SPEED_FREQ_VERY_HIGH;
 800628c:	2303      	movs	r3, #3
 800628e:	613b      	str	r3, [r7, #16]

  GPIO_InitStruct.Pin    = DGB_LINE1_PIN;
 8006290:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006294:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(DGB_LINE1_PORT, &GPIO_InitStruct);
 8006296:	1d3b      	adds	r3, r7, #4
 8006298:	4619      	mov	r1, r3
 800629a:	4835      	ldr	r0, [pc, #212]	; (8006370 <DBG_Init+0x118>)
 800629c:	f002 fbea 	bl	8008a74 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = DGB_LINE2_PIN;
 80062a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80062a4:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(DGB_LINE2_PORT, &GPIO_InitStruct);
 80062a6:	1d3b      	adds	r3, r7, #4
 80062a8:	4619      	mov	r1, r3
 80062aa:	4831      	ldr	r0, [pc, #196]	; (8006370 <DBG_Init+0x118>)
 80062ac:	f002 fbe2 	bl	8008a74 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = DGB_LINE3_PIN;
 80062b0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80062b4:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(DGB_LINE3_PORT, &GPIO_InitStruct);
 80062b6:	1d3b      	adds	r3, r7, #4
 80062b8:	4619      	mov	r1, r3
 80062ba:	482d      	ldr	r0, [pc, #180]	; (8006370 <DBG_Init+0x118>)
 80062bc:	f002 fbda 	bl	8008a74 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = DGB_LINE4_PIN;
 80062c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80062c4:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(DGB_LINE4_PORT, &GPIO_InitStruct);
 80062c6:	1d3b      	adds	r3, r7, #4
 80062c8:	4619      	mov	r1, r3
 80062ca:	4829      	ldr	r0, [pc, #164]	; (8006370 <DBG_Init+0x118>)
 80062cc:	f002 fbd2 	bl	8008a74 <HAL_GPIO_Init>

  /* Reset debug Pins */
  HAL_GPIO_WritePin(DGB_LINE1_PORT, DGB_LINE1_PIN, GPIO_PIN_RESET);
 80062d0:	2200      	movs	r2, #0
 80062d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80062d6:	4826      	ldr	r0, [pc, #152]	; (8006370 <DBG_Init+0x118>)
 80062d8:	f002 fdfa 	bl	8008ed0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DGB_LINE2_PORT, DGB_LINE2_PIN, GPIO_PIN_RESET);
 80062dc:	2200      	movs	r2, #0
 80062de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80062e2:	4823      	ldr	r0, [pc, #140]	; (8006370 <DBG_Init+0x118>)
 80062e4:	f002 fdf4 	bl	8008ed0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DGB_LINE3_PORT, DGB_LINE3_PIN, GPIO_PIN_RESET);
 80062e8:	2200      	movs	r2, #0
 80062ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80062ee:	4820      	ldr	r0, [pc, #128]	; (8006370 <DBG_Init+0x118>)
 80062f0:	f002 fdee 	bl	8008ed0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DGB_LINE4_PORT, DGB_LINE4_PIN, GPIO_PIN_RESET);
 80062f4:	2200      	movs	r2, #0
 80062f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80062fa:	481d      	ldr	r0, [pc, #116]	; (8006370 <DBG_Init+0x118>)
 80062fc:	f002 fde8 	bl	8008ed0 <HAL_GPIO_WritePin>

  /*spi dbg*/
  GPIO_InitStruct.Mode   = GPIO_MODE_AF_PP;
 8006300:	2302      	movs	r3, #2
 8006302:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 8006304:	2300      	movs	r3, #0
 8006306:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pin    = (GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7);
 8006308:	23f0      	movs	r3, #240	; 0xf0
 800630a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Alternate  = GPIO_AF13_DEBUG_SUBGHZSPI;
 800630c:	230d      	movs	r3, #13
 800630e:	617b      	str	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006310:	2001      	movs	r0, #1
 8006312:	f7ff ff74 	bl	80061fe <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006316:	1d3b      	adds	r3, r7, #4
 8006318:	4619      	mov	r1, r3
 800631a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800631e:	f002 fba9 	bl	8008a74 <HAL_GPIO_Init>

  /* Busy */
  GPIO_InitStruct.Mode   = GPIO_MODE_AF_PP;
 8006322:	2302      	movs	r3, #2
 8006324:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 8006326:	2300      	movs	r3, #0
 8006328:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pin    = (GPIO_PIN_12);
 800632a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800632e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Alternate  = GPIO_AF6_RF_BUSY;
 8006330:	2306      	movs	r3, #6
 8006332:	617b      	str	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE() ;
 8006334:	2001      	movs	r0, #1
 8006336:	f7ff ff62 	bl	80061fe <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800633a:	1d3b      	adds	r3, r7, #4
 800633c:	4619      	mov	r1, r3
 800633e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006342:	f002 fb97 	bl	8008a74 <HAL_GPIO_Init>

  /******** MCO OUT Config on PA8 *****/
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_16);
 8006346:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800634a:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 800634e:	2000      	movs	r0, #0
 8006350:	f005 fed2 	bl	800c0f8 <HAL_RCC_MCOConfig>

  /*Debug power up request wakeup CBDGPWRUPREQ*/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_46);
 8006354:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006358:	f7ff ff6a 	bl	8006230 <LL_EXTI_EnableIT_32_63>

  /* lowpower DBGmode: just needed for CORE_CM4 */
  HAL_DBGMCU_EnableDBGSleepMode();
 800635c:	f000 fe6e 	bl	800703c <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8006360:	f000 fe72 	bl	8007048 <HAL_DBGMCU_EnableDBGStopMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
 8006364:	f000 fe76 	bl	8007054 <HAL_DBGMCU_EnableDBGStandbyMode>
#error "DEBUGGER_ON not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */
  /* USER CODE BEGIN DBG_Init_Last */

  /* USER CODE END DBG_Init_Last */
}
 8006368:	bf00      	nop
 800636a:	3718      	adds	r7, #24
 800636c:	46bd      	mov	sp, r7
 800636e:	bd80      	pop	{r7, pc}
 8006370:	48000400 	.word	0x48000400

08006374 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
void EnvSensors_Read(sensor_t *sensor_data)
{
 8006374:	b480      	push	{r7}
 8006376:	b087      	sub	sp, #28
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read_1 */

  /* USER CODE END EnvSensors_Read_1 */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 800637c:	4b0c      	ldr	r3, [pc, #48]	; (80063b0 <EnvSensors_Read+0x3c>)
 800637e:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 8006380:	4b0c      	ldr	r3, [pc, #48]	; (80063b4 <EnvSensors_Read+0x40>)
 8006382:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 8006384:	4b0c      	ldr	r3, [pc, #48]	; (80063b8 <EnvSensors_Read+0x44>)
 8006386:	60fb      	str	r3, [r7, #12]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	697a      	ldr	r2, [r7, #20]
 800638c:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	693a      	ldr	r2, [r7, #16]
 8006392:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	68fa      	ldr	r2, [r7, #12]
 8006398:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	4a07      	ldr	r2, [pc, #28]	; (80063bc <EnvSensors_Read+0x48>)
 800639e:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	4a07      	ldr	r2, [pc, #28]	; (80063c0 <EnvSensors_Read+0x4c>)
 80063a4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN EnvSensors_Read_Last */

  /* USER CODE END EnvSensors_Read_Last */
}
 80063a6:	bf00      	nop
 80063a8:	371c      	adds	r7, #28
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bc80      	pop	{r7}
 80063ae:	4770      	bx	lr
 80063b0:	42480000 	.word	0x42480000
 80063b4:	41900000 	.word	0x41900000
 80063b8:	447a0000 	.word	0x447a0000
 80063bc:	003e090d 	.word	0x003e090d
 80063c0:	000503ab 	.word	0x000503ab

080063c4 <EnvSensors_Init>:

void  EnvSensors_Init(void)
{
 80063c4:	b480      	push	{r7}
 80063c6:	af00      	add	r7, sp, #0
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  /* USER CODE BEGIN EnvSensors_Init_Last */

  /* USER CODE END EnvSensors_Init_Last */
}
 80063c8:	bf00      	nop
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bc80      	pop	{r7}
 80063ce:	4770      	bx	lr

080063d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80063d0:	b480      	push	{r7}
 80063d2:	af00      	add	r7, sp, #0
	return 1;
 80063d4:	2301      	movs	r3, #1
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	46bd      	mov	sp, r7
 80063da:	bc80      	pop	{r7}
 80063dc:	4770      	bx	lr

080063de <_kill>:

int _kill(int pid, int sig)
{
 80063de:	b580      	push	{r7, lr}
 80063e0:	b082      	sub	sp, #8
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	6078      	str	r0, [r7, #4]
 80063e6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80063e8:	f01e f962 	bl	80246b0 <__errno>
 80063ec:	4603      	mov	r3, r0
 80063ee:	2216      	movs	r2, #22
 80063f0:	601a      	str	r2, [r3, #0]
	return -1;
 80063f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80063f6:	4618      	mov	r0, r3
 80063f8:	3708      	adds	r7, #8
 80063fa:	46bd      	mov	sp, r7
 80063fc:	bd80      	pop	{r7, pc}

080063fe <_exit>:

void _exit (int status)
{
 80063fe:	b580      	push	{r7, lr}
 8006400:	b082      	sub	sp, #8
 8006402:	af00      	add	r7, sp, #0
 8006404:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8006406:	f04f 31ff 	mov.w	r1, #4294967295
 800640a:	6878      	ldr	r0, [r7, #4]
 800640c:	f7ff ffe7 	bl	80063de <_kill>
	while (1) {}		/* Make sure we hang here */
 8006410:	e7fe      	b.n	8006410 <_exit+0x12>

08006412 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006412:	b580      	push	{r7, lr}
 8006414:	b086      	sub	sp, #24
 8006416:	af00      	add	r7, sp, #0
 8006418:	60f8      	str	r0, [r7, #12]
 800641a:	60b9      	str	r1, [r7, #8]
 800641c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800641e:	2300      	movs	r3, #0
 8006420:	617b      	str	r3, [r7, #20]
 8006422:	e00a      	b.n	800643a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8006424:	f3af 8000 	nop.w
 8006428:	4601      	mov	r1, r0
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	1c5a      	adds	r2, r3, #1
 800642e:	60ba      	str	r2, [r7, #8]
 8006430:	b2ca      	uxtb	r2, r1
 8006432:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006434:	697b      	ldr	r3, [r7, #20]
 8006436:	3301      	adds	r3, #1
 8006438:	617b      	str	r3, [r7, #20]
 800643a:	697a      	ldr	r2, [r7, #20]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	429a      	cmp	r2, r3
 8006440:	dbf0      	blt.n	8006424 <_read+0x12>
	}

return len;
 8006442:	687b      	ldr	r3, [r7, #4]
}
 8006444:	4618      	mov	r0, r3
 8006446:	3718      	adds	r7, #24
 8006448:	46bd      	mov	sp, r7
 800644a:	bd80      	pop	{r7, pc}

0800644c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b086      	sub	sp, #24
 8006450:	af00      	add	r7, sp, #0
 8006452:	60f8      	str	r0, [r7, #12]
 8006454:	60b9      	str	r1, [r7, #8]
 8006456:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006458:	2300      	movs	r3, #0
 800645a:	617b      	str	r3, [r7, #20]
 800645c:	e009      	b.n	8006472 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	1c5a      	adds	r2, r3, #1
 8006462:	60ba      	str	r2, [r7, #8]
 8006464:	781b      	ldrb	r3, [r3, #0]
 8006466:	4618      	mov	r0, r3
 8006468:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	3301      	adds	r3, #1
 8006470:	617b      	str	r3, [r7, #20]
 8006472:	697a      	ldr	r2, [r7, #20]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	429a      	cmp	r2, r3
 8006478:	dbf1      	blt.n	800645e <_write+0x12>
	}
	return len;
 800647a:	687b      	ldr	r3, [r7, #4]
}
 800647c:	4618      	mov	r0, r3
 800647e:	3718      	adds	r7, #24
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}

08006484 <_close>:

int _close(int file)
{
 8006484:	b480      	push	{r7}
 8006486:	b083      	sub	sp, #12
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
	return -1;
 800648c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006490:	4618      	mov	r0, r3
 8006492:	370c      	adds	r7, #12
 8006494:	46bd      	mov	sp, r7
 8006496:	bc80      	pop	{r7}
 8006498:	4770      	bx	lr

0800649a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800649a:	b480      	push	{r7}
 800649c:	b083      	sub	sp, #12
 800649e:	af00      	add	r7, sp, #0
 80064a0:	6078      	str	r0, [r7, #4]
 80064a2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80064aa:	605a      	str	r2, [r3, #4]
	return 0;
 80064ac:	2300      	movs	r3, #0
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	370c      	adds	r7, #12
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bc80      	pop	{r7}
 80064b6:	4770      	bx	lr

080064b8 <_isatty>:

int _isatty(int file)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b083      	sub	sp, #12
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
	return 1;
 80064c0:	2301      	movs	r3, #1
}
 80064c2:	4618      	mov	r0, r3
 80064c4:	370c      	adds	r7, #12
 80064c6:	46bd      	mov	sp, r7
 80064c8:	bc80      	pop	{r7}
 80064ca:	4770      	bx	lr

080064cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b085      	sub	sp, #20
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	60f8      	str	r0, [r7, #12]
 80064d4:	60b9      	str	r1, [r7, #8]
 80064d6:	607a      	str	r2, [r7, #4]
	return 0;
 80064d8:	2300      	movs	r3, #0
}
 80064da:	4618      	mov	r0, r3
 80064dc:	3714      	adds	r7, #20
 80064de:	46bd      	mov	sp, r7
 80064e0:	bc80      	pop	{r7}
 80064e2:	4770      	bx	lr

080064e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b086      	sub	sp, #24
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80064ec:	4a14      	ldr	r2, [pc, #80]	; (8006540 <_sbrk+0x5c>)
 80064ee:	4b15      	ldr	r3, [pc, #84]	; (8006544 <_sbrk+0x60>)
 80064f0:	1ad3      	subs	r3, r2, r3
 80064f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80064f8:	4b13      	ldr	r3, [pc, #76]	; (8006548 <_sbrk+0x64>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d102      	bne.n	8006506 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006500:	4b11      	ldr	r3, [pc, #68]	; (8006548 <_sbrk+0x64>)
 8006502:	4a12      	ldr	r2, [pc, #72]	; (800654c <_sbrk+0x68>)
 8006504:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006506:	4b10      	ldr	r3, [pc, #64]	; (8006548 <_sbrk+0x64>)
 8006508:	681a      	ldr	r2, [r3, #0]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	4413      	add	r3, r2
 800650e:	693a      	ldr	r2, [r7, #16]
 8006510:	429a      	cmp	r2, r3
 8006512:	d207      	bcs.n	8006524 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006514:	f01e f8cc 	bl	80246b0 <__errno>
 8006518:	4603      	mov	r3, r0
 800651a:	220c      	movs	r2, #12
 800651c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800651e:	f04f 33ff 	mov.w	r3, #4294967295
 8006522:	e009      	b.n	8006538 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006524:	4b08      	ldr	r3, [pc, #32]	; (8006548 <_sbrk+0x64>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800652a:	4b07      	ldr	r3, [pc, #28]	; (8006548 <_sbrk+0x64>)
 800652c:	681a      	ldr	r2, [r3, #0]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	4413      	add	r3, r2
 8006532:	4a05      	ldr	r2, [pc, #20]	; (8006548 <_sbrk+0x64>)
 8006534:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006536:	68fb      	ldr	r3, [r7, #12]
}
 8006538:	4618      	mov	r0, r3
 800653a:	3718      	adds	r7, #24
 800653c:	46bd      	mov	sp, r7
 800653e:	bd80      	pop	{r7, pc}
 8006540:	20008000 	.word	0x20008000
 8006544:	00000800 	.word	0x00000800
 8006548:	200006e0 	.word	0x200006e0
 800654c:	20001ea0 	.word	0x20001ea0

08006550 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006550:	b480      	push	{r7}
 8006552:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8006554:	bf00      	nop
 8006556:	46bd      	mov	sp, r7
 8006558:	bc80      	pop	{r7}
 800655a:	4770      	bx	lr

0800655c <LL_APB2_GRP1_EnableClock>:
{
 800655c:	b480      	push	{r7}
 800655e:	b085      	sub	sp, #20
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8006564:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006568:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800656a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	4313      	orrs	r3, r2
 8006572:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8006574:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006578:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4013      	ands	r3, r2
 800657e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006580:	68fb      	ldr	r3, [r7, #12]
}
 8006582:	bf00      	nop
 8006584:	3714      	adds	r7, #20
 8006586:	46bd      	mov	sp, r7
 8006588:	bc80      	pop	{r7}
 800658a:	4770      	bx	lr

0800658c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b088      	sub	sp, #32
 8006590:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006592:	f107 0310 	add.w	r3, r7, #16
 8006596:	2200      	movs	r2, #0
 8006598:	601a      	str	r2, [r3, #0]
 800659a:	605a      	str	r2, [r3, #4]
 800659c:	609a      	str	r2, [r3, #8]
 800659e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80065a0:	1d3b      	adds	r3, r7, #4
 80065a2:	2200      	movs	r2, #0
 80065a4:	601a      	str	r2, [r3, #0]
 80065a6:	605a      	str	r2, [r3, #4]
 80065a8:	609a      	str	r2, [r3, #8]

  htim1.Instance = TIM1;
 80065aa:	4b20      	ldr	r3, [pc, #128]	; (800662c <MX_TIM1_Init+0xa0>)
 80065ac:	4a20      	ldr	r2, [pc, #128]	; (8006630 <MX_TIM1_Init+0xa4>)
 80065ae:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80065b0:	4b1e      	ldr	r3, [pc, #120]	; (800662c <MX_TIM1_Init+0xa0>)
 80065b2:	2200      	movs	r2, #0
 80065b4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80065b6:	4b1d      	ldr	r3, [pc, #116]	; (800662c <MX_TIM1_Init+0xa0>)
 80065b8:	2200      	movs	r2, #0
 80065ba:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80065bc:	4b1b      	ldr	r3, [pc, #108]	; (800662c <MX_TIM1_Init+0xa0>)
 80065be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80065c2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80065c4:	4b19      	ldr	r3, [pc, #100]	; (800662c <MX_TIM1_Init+0xa0>)
 80065c6:	2200      	movs	r2, #0
 80065c8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80065ca:	4b18      	ldr	r3, [pc, #96]	; (800662c <MX_TIM1_Init+0xa0>)
 80065cc:	2200      	movs	r2, #0
 80065ce:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80065d0:	4b16      	ldr	r3, [pc, #88]	; (800662c <MX_TIM1_Init+0xa0>)
 80065d2:	2200      	movs	r2, #0
 80065d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80065d6:	4815      	ldr	r0, [pc, #84]	; (800662c <MX_TIM1_Init+0xa0>)
 80065d8:	f007 f966 	bl	800d8a8 <HAL_TIM_Base_Init>
 80065dc:	4603      	mov	r3, r0
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d001      	beq.n	80065e6 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80065e2:	f7ff f9dd 	bl	80059a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80065e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80065ea:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80065ec:	f107 0310 	add.w	r3, r7, #16
 80065f0:	4619      	mov	r1, r3
 80065f2:	480e      	ldr	r0, [pc, #56]	; (800662c <MX_TIM1_Init+0xa0>)
 80065f4:	f007 f9af 	bl	800d956 <HAL_TIM_ConfigClockSource>
 80065f8:	4603      	mov	r3, r0
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d001      	beq.n	8006602 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80065fe:	f7ff f9cf 	bl	80059a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006602:	2300      	movs	r3, #0
 8006604:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8006606:	2300      	movs	r3, #0
 8006608:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800660a:	2300      	movs	r3, #0
 800660c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800660e:	1d3b      	adds	r3, r7, #4
 8006610:	4619      	mov	r1, r3
 8006612:	4806      	ldr	r0, [pc, #24]	; (800662c <MX_TIM1_Init+0xa0>)
 8006614:	f007 fb60 	bl	800dcd8 <HAL_TIMEx_MasterConfigSynchronization>
 8006618:	4603      	mov	r3, r0
 800661a:	2b00      	cmp	r3, #0
 800661c:	d001      	beq.n	8006622 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800661e:	f7ff f9bf 	bl	80059a0 <Error_Handler>
  }

}
 8006622:	bf00      	nop
 8006624:	3720      	adds	r7, #32
 8006626:	46bd      	mov	sp, r7
 8006628:	bd80      	pop	{r7, pc}
 800662a:	bf00      	nop
 800662c:	20001cb0 	.word	0x20001cb0
 8006630:	40012c00 	.word	0x40012c00

08006634 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b082      	sub	sp, #8
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a05      	ldr	r2, [pc, #20]	; (8006658 <HAL_TIM_Base_MspInit+0x24>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d103      	bne.n	800664e <HAL_TIM_Base_MspInit+0x1a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006646:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800664a:	f7ff ff87 	bl	800655c <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800664e:	bf00      	nop
 8006650:	3708      	adds	r7, #8
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}
 8006656:	bf00      	nop
 8006658:	40012c00 	.word	0x40012c00

0800665c <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 800665c:	b480      	push	{r7}
 800665e:	b083      	sub	sp, #12
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	689b      	ldr	r3, [r3, #8]
}
 8006668:	4618      	mov	r0, r3
 800666a:	370c      	adds	r7, #12
 800666c:	46bd      	mov	sp, r7
 800666e:	bc80      	pop	{r7}
 8006670:	4770      	bx	lr
	...

08006674 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b082      	sub	sp, #8
 8006678:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 800667a:	2300      	movs	r3, #0
 800667c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init_1 */

  /* USER CODE END TIMER_IF_Init_1 */
  if (RTC_Initialized == false)
 800667e:	4b14      	ldr	r3, [pc, #80]	; (80066d0 <TIMER_IF_Init+0x5c>)
 8006680:	781b      	ldrb	r3, [r3, #0]
 8006682:	f083 0301 	eor.w	r3, r3, #1
 8006686:	b2db      	uxtb	r3, r3
 8006688:	2b00      	cmp	r3, #0
 800668a:	d01b      	beq.n	80066c4 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800668c:	4b11      	ldr	r3, [pc, #68]	; (80066d4 <TIMER_IF_Init+0x60>)
 800668e:	f04f 32ff 	mov.w	r2, #4294967295
 8006692:	631a      	str	r2, [r3, #48]	; 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8006694:	f7ff f9ec 	bl	8005a70 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8006698:	f000 f856 	bl	8006748 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by MX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 800669c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80066a0:	480c      	ldr	r0, [pc, #48]	; (80066d4 <TIMER_IF_Init+0x60>)
 80066a2:	f006 fa61 	bl	800cb68 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80066a6:	4b0b      	ldr	r3, [pc, #44]	; (80066d4 <TIMER_IF_Init+0x60>)
 80066a8:	f04f 32ff 	mov.w	r2, #4294967295
 80066ac:	631a      	str	r2, [r3, #48]	; 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 80066ae:	4809      	ldr	r0, [pc, #36]	; (80066d4 <TIMER_IF_Init+0x60>)
 80066b0:	f006 fb92 	bl	800cdd8 <HAL_RTCEx_EnableBypassShadow>
    /*Initialise MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 80066b4:	2000      	movs	r0, #0
 80066b6:	f000 f9a7 	bl	8006a08 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 80066ba:	f000 f85f 	bl	800677c <TIMER_IF_SetTimerContext>

    RTC_Initialized = true;
 80066be:	4b04      	ldr	r3, [pc, #16]	; (80066d0 <TIMER_IF_Init+0x5c>)
 80066c0:	2201      	movs	r2, #1
 80066c2:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 80066c4:	79fb      	ldrb	r3, [r7, #7]
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3708      	adds	r7, #8
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}
 80066ce:	bf00      	nop
 80066d0:	200006e4 	.word	0x200006e4
 80066d4:	20001c6c 	.word	0x20001c6c

080066d8 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b08e      	sub	sp, #56	; 0x38
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80066e0:	2300      	movs	r3, #0
 80066e2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 80066e6:	f107 0308 	add.w	r3, r7, #8
 80066ea:	222c      	movs	r2, #44	; 0x2c
 80066ec:	2100      	movs	r1, #0
 80066ee:	4618      	mov	r0, r3
 80066f0:	f01e f808 	bl	8024704 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 80066f4:	f000 f828 	bl	8006748 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 80066f8:	4b11      	ldr	r3, [pc, #68]	; (8006740 <TIMER_IF_StartTimer+0x68>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	687a      	ldr	r2, [r7, #4]
 80066fe:	4413      	add	r3, r2
 8006700:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8006702:	2300      	movs	r3, #0
 8006704:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	43db      	mvns	r3, r3
 800670a:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800670c:	2300      	movs	r3, #0
 800670e:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8006710:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8006714:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8006716:	f44f 7380 	mov.w	r3, #256	; 0x100
 800671a:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800671c:	f107 0308 	add.w	r3, r7, #8
 8006720:	2201      	movs	r2, #1
 8006722:	4619      	mov	r1, r3
 8006724:	4807      	ldr	r0, [pc, #28]	; (8006744 <TIMER_IF_StartTimer+0x6c>)
 8006726:	f006 f921 	bl	800c96c <HAL_RTC_SetAlarm_IT>
 800672a:	4603      	mov	r3, r0
 800672c:	2b00      	cmp	r3, #0
 800672e:	d001      	beq.n	8006734 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 8006730:	f7ff f936 	bl	80059a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8006734:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8006738:	4618      	mov	r0, r3
 800673a:	3738      	adds	r7, #56	; 0x38
 800673c:	46bd      	mov	sp, r7
 800673e:	bd80      	pop	{r7, pc}
 8006740:	200006e8 	.word	0x200006e8
 8006744:	20001c6c 	.word	0x20001c6c

08006748 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b082      	sub	sp, #8
 800674c:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 800674e:	2300      	movs	r3, #0
 8006750:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8006752:	4b08      	ldr	r3, [pc, #32]	; (8006774 <TIMER_IF_StopTimer+0x2c>)
 8006754:	2201      	movs	r2, #1
 8006756:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8006758:	f44f 7180 	mov.w	r1, #256	; 0x100
 800675c:	4806      	ldr	r0, [pc, #24]	; (8006778 <TIMER_IF_StopTimer+0x30>)
 800675e:	f006 fa03 	bl	800cb68 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8006762:	4b05      	ldr	r3, [pc, #20]	; (8006778 <TIMER_IF_StopTimer+0x30>)
 8006764:	f04f 32ff 	mov.w	r2, #4294967295
 8006768:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 800676a:	79fb      	ldrb	r3, [r7, #7]
}
 800676c:	4618      	mov	r0, r3
 800676e:	3708      	adds	r7, #8
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}
 8006774:	40002800 	.word	0x40002800
 8006778:	20001c6c 	.word	0x20001c6c

0800677c <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8006780:	f000 f962 	bl	8006a48 <GetTimerTicks>
 8006784:	4603      	mov	r3, r0
 8006786:	4a03      	ldr	r2, [pc, #12]	; (8006794 <TIMER_IF_SetTimerContext+0x18>)
 8006788:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 800678a:	4b02      	ldr	r3, [pc, #8]	; (8006794 <TIMER_IF_SetTimerContext+0x18>)
 800678c:	681b      	ldr	r3, [r3, #0]
}
 800678e:	4618      	mov	r0, r3
 8006790:	bd80      	pop	{r7, pc}
 8006792:	bf00      	nop
 8006794:	200006e8 	.word	0x200006e8

08006798 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8006798:	b480      	push	{r7}
 800679a:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 800679c:	4b02      	ldr	r3, [pc, #8]	; (80067a8 <TIMER_IF_GetTimerContext+0x10>)
 800679e:	681b      	ldr	r3, [r3, #0]
}
 80067a0:	4618      	mov	r0, r3
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bc80      	pop	{r7}
 80067a6:	4770      	bx	lr
 80067a8:	200006e8 	.word	0x200006e8

080067ac <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 80067b0:	f000 f94a 	bl	8006a48 <GetTimerTicks>
 80067b4:	4602      	mov	r2, r0
 80067b6:	4b02      	ldr	r3, [pc, #8]	; (80067c0 <TIMER_IF_GetTimerElapsedTime+0x14>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	1ad3      	subs	r3, r2, r3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 80067bc:	4618      	mov	r0, r3
 80067be:	bd80      	pop	{r7, pc}
 80067c0:	200006e8 	.word	0x200006e8

080067c4 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 80067c8:	4b05      	ldr	r3, [pc, #20]	; (80067e0 <TIMER_IF_GetTimerValue+0x1c>)
 80067ca:	781b      	ldrb	r3, [r3, #0]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d003      	beq.n	80067d8 <TIMER_IF_GetTimerValue+0x14>
  {
    return GetTimerTicks();
 80067d0:	f000 f93a 	bl	8006a48 <GetTimerTicks>
 80067d4:	4603      	mov	r3, r0
 80067d6:	e000      	b.n	80067da <TIMER_IF_GetTimerValue+0x16>
  }
  else
  {
    return 0;
 80067d8:	2300      	movs	r3, #0
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
}
 80067da:	4618      	mov	r0, r3
 80067dc:	bd80      	pop	{r7, pc}
 80067de:	bf00      	nop
 80067e0:	200006e4 	.word	0x200006e4

080067e4 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 80067e4:	b480      	push	{r7}
 80067e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return (MIN_ALARM_DELAY);
 80067e8:	2303      	movs	r3, #3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 80067ea:	4618      	mov	r0, r3
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bc80      	pop	{r7}
 80067f0:	4770      	bx	lr

080067f2 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 80067f2:	b5b0      	push	{r4, r5, r7, lr}
 80067f4:	b082      	sub	sp, #8
 80067f6:	af00      	add	r7, sp, #0
 80067f8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	461a      	mov	r2, r3
 80067fe:	f04f 0300 	mov.w	r3, #0
 8006802:	0d95      	lsrs	r5, r2, #22
 8006804:	0294      	lsls	r4, r2, #10
 8006806:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800680a:	f04f 0300 	mov.w	r3, #0
 800680e:	4620      	mov	r0, r4
 8006810:	4629      	mov	r1, r5
 8006812:	f7fa fd21 	bl	8001258 <__aeabi_uldivmod>
 8006816:	4602      	mov	r2, r0
 8006818:	460b      	mov	r3, r1
 800681a:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 800681c:	4618      	mov	r0, r3
 800681e:	3708      	adds	r7, #8
 8006820:	46bd      	mov	sp, r7
 8006822:	bdb0      	pop	{r4, r5, r7, pc}

08006824 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8006824:	b4b0      	push	{r4, r5, r7}
 8006826:	b083      	sub	sp, #12
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	4618      	mov	r0, r3
 8006830:	f04f 0100 	mov.w	r1, #0
 8006834:	4602      	mov	r2, r0
 8006836:	460b      	mov	r3, r1
 8006838:	f04f 0400 	mov.w	r4, #0
 800683c:	f04f 0500 	mov.w	r5, #0
 8006840:	015d      	lsls	r5, r3, #5
 8006842:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8006846:	0154      	lsls	r4, r2, #5
 8006848:	4622      	mov	r2, r4
 800684a:	462b      	mov	r3, r5
 800684c:	1a12      	subs	r2, r2, r0
 800684e:	eb63 0301 	sbc.w	r3, r3, r1
 8006852:	f04f 0400 	mov.w	r4, #0
 8006856:	f04f 0500 	mov.w	r5, #0
 800685a:	009d      	lsls	r5, r3, #2
 800685c:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
 8006860:	0094      	lsls	r4, r2, #2
 8006862:	4622      	mov	r2, r4
 8006864:	462b      	mov	r3, r5
 8006866:	1812      	adds	r2, r2, r0
 8006868:	eb41 0303 	adc.w	r3, r1, r3
 800686c:	f04f 0000 	mov.w	r0, #0
 8006870:	f04f 0100 	mov.w	r1, #0
 8006874:	00d9      	lsls	r1, r3, #3
 8006876:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800687a:	00d0      	lsls	r0, r2, #3
 800687c:	4602      	mov	r2, r0
 800687e:	460b      	mov	r3, r1
 8006880:	4610      	mov	r0, r2
 8006882:	4619      	mov	r1, r3
 8006884:	f04f 0200 	mov.w	r2, #0
 8006888:	f04f 0300 	mov.w	r3, #0
 800688c:	0a82      	lsrs	r2, r0, #10
 800688e:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8006892:	0a8b      	lsrs	r3, r1, #10
 8006894:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 8006896:	4618      	mov	r0, r3
 8006898:	370c      	adds	r7, #12
 800689a:	46bd      	mov	sp, r7
 800689c:	bcb0      	pop	{r4, r5, r7}
 800689e:	4770      	bx	lr

080068a0 <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b084      	sub	sp, #16
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f7ff ffa2 	bl	80067f2 <TIMER_IF_Convert_ms2Tick>
 80068ae:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 80068b0:	f000 f8ca 	bl	8006a48 <GetTimerTicks>
 80068b4:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 80068b6:	e000      	b.n	80068ba <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 80068b8:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 80068ba:	f000 f8c5 	bl	8006a48 <GetTimerTicks>
 80068be:	4602      	mov	r2, r0
 80068c0:	68bb      	ldr	r3, [r7, #8]
 80068c2:	1ad3      	subs	r3, r2, r3
 80068c4:	68fa      	ldr	r2, [r7, #12]
 80068c6:	429a      	cmp	r2, r3
 80068c8:	d8f6      	bhi.n	80068b8 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 80068ca:	bf00      	nop
 80068cc:	bf00      	nop
 80068ce:	3710      	adds	r7, #16
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd80      	pop	{r7, pc}

080068d4 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b082      	sub	sp, #8
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_Handler();
 80068dc:	f01a fc38 	bl	8021150 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 80068e0:	bf00      	nop
 80068e2:	3708      	adds	r7, #8
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}

080068e8 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b084      	sub	sp, #16
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 80068f0:	f000 f89a 	bl	8006a28 <TIMER_IF_BkUp_Read_MSBticks>
 80068f4:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	3301      	adds	r3, #1
 80068fa:	4618      	mov	r0, r3
 80068fc:	f000 f884 	bl	8006a08 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8006900:	bf00      	nop
 8006902:	3710      	adds	r7, #16
 8006904:	46bd      	mov	sp, r7
 8006906:	bd80      	pop	{r7, pc}

08006908 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8006908:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800690c:	b088      	sub	sp, #32
 800690e:	af00      	add	r7, sp, #0
 8006910:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8006912:	f000 f899 	bl	8006a48 <GetTimerTicks>
 8006916:	61f8      	str	r0, [r7, #28]
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8006918:	f000 f886 	bl	8006a28 <TIMER_IF_BkUp_Read_MSBticks>
 800691c:	61b8      	str	r0, [r7, #24]

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 800691e:	69bb      	ldr	r3, [r7, #24]
 8006920:	4618      	mov	r0, r3
 8006922:	f04f 0100 	mov.w	r1, #0
 8006926:	f04f 0200 	mov.w	r2, #0
 800692a:	f04f 0300 	mov.w	r3, #0
 800692e:	0003      	movs	r3, r0
 8006930:	2200      	movs	r2, #0
 8006932:	69f9      	ldr	r1, [r7, #28]
 8006934:	4608      	mov	r0, r1
 8006936:	f04f 0100 	mov.w	r1, #0
 800693a:	eb12 0800 	adds.w	r8, r2, r0
 800693e:	eb43 0901 	adc.w	r9, r3, r1
 8006942:	e9c7 8904 	strd	r8, r9, [r7, #16]

  uint32_t seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8006946:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800694a:	f04f 0200 	mov.w	r2, #0
 800694e:	f04f 0300 	mov.w	r3, #0
 8006952:	0a82      	lsrs	r2, r0, #10
 8006954:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8006958:	0a8b      	lsrs	r3, r1, #10
 800695a:	4613      	mov	r3, r2
 800695c:	60fb      	str	r3, [r7, #12]

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	461a      	mov	r2, r3
 8006962:	f04f 0300 	mov.w	r3, #0
 8006966:	f240 30ff 	movw	r0, #1023	; 0x3ff
 800696a:	f04f 0100 	mov.w	r1, #0
 800696e:	ea02 0400 	and.w	r4, r2, r0
 8006972:	ea03 0501 	and.w	r5, r3, r1
 8006976:	e9c7 4504 	strd	r4, r5, [r7, #16]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 800697a:	693b      	ldr	r3, [r7, #16]
 800697c:	4618      	mov	r0, r3
 800697e:	f7ff ff51 	bl	8006824 <TIMER_IF_Convert_Tick2ms>
 8006982:	4603      	mov	r3, r0
 8006984:	b29a      	uxth	r2, r3
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	801a      	strh	r2, [r3, #0]

  return seconds;
 800698a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
}
 800698c:	4618      	mov	r0, r3
 800698e:	3720      	adds	r7, #32
 8006990:	46bd      	mov	sp, r7
 8006992:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08006998 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b082      	sub	sp, #8
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 80069a0:	687a      	ldr	r2, [r7, #4]
 80069a2:	2100      	movs	r1, #0
 80069a4:	4803      	ldr	r0, [pc, #12]	; (80069b4 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 80069a6:	f006 faa9 	bl	800cefc <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 80069aa:	bf00      	nop
 80069ac:	3708      	adds	r7, #8
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}
 80069b2:	bf00      	nop
 80069b4:	20001c6c 	.word	0x20001c6c

080069b8 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b082      	sub	sp, #8
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 80069c0:	687a      	ldr	r2, [r7, #4]
 80069c2:	2101      	movs	r1, #1
 80069c4:	4803      	ldr	r0, [pc, #12]	; (80069d4 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 80069c6:	f006 fa99 	bl	800cefc <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 80069ca:	bf00      	nop
 80069cc:	3708      	adds	r7, #8
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}
 80069d2:	bf00      	nop
 80069d4:	20001c6c 	.word	0x20001c6c

080069d8 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 80069dc:	2100      	movs	r1, #0
 80069de:	4803      	ldr	r0, [pc, #12]	; (80069ec <TIMER_IF_BkUp_Read_Seconds+0x14>)
 80069e0:	f006 faa4 	bl	800cf2c <HAL_RTCEx_BKUPRead>
 80069e4:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	bd80      	pop	{r7, pc}
 80069ea:	bf00      	nop
 80069ec:	20001c6c 	.word	0x20001c6c

080069f0 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 80069f4:	2101      	movs	r1, #1
 80069f6:	4803      	ldr	r0, [pc, #12]	; (8006a04 <TIMER_IF_BkUp_Read_SubSeconds+0x14>)
 80069f8:	f006 fa98 	bl	800cf2c <HAL_RTCEx_BKUPRead>
 80069fc:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	bd80      	pop	{r7, pc}
 8006a02:	bf00      	nop
 8006a04:	20001c6c 	.word	0x20001c6c

08006a08 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b082      	sub	sp, #8
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8006a10:	687a      	ldr	r2, [r7, #4]
 8006a12:	2102      	movs	r1, #2
 8006a14:	4803      	ldr	r0, [pc, #12]	; (8006a24 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8006a16:	f006 fa71 	bl	800cefc <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 8006a1a:	bf00      	nop
 8006a1c:	3708      	adds	r7, #8
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}
 8006a22:	bf00      	nop
 8006a24:	20001c6c 	.word	0x20001c6c

08006a28 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b082      	sub	sp, #8
 8006a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8006a2e:	2102      	movs	r1, #2
 8006a30:	4804      	ldr	r0, [pc, #16]	; (8006a44 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8006a32:	f006 fa7b 	bl	800cf2c <HAL_RTCEx_BKUPRead>
 8006a36:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8006a38:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3708      	adds	r7, #8
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}
 8006a42:	bf00      	nop
 8006a44:	20001c6c 	.word	0x20001c6c

08006a48 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  return (UINT32_MAX - LL_RTC_TIME_GetSubSecond(RTC));
 8006a4c:	4803      	ldr	r0, [pc, #12]	; (8006a5c <GetTimerTicks+0x14>)
 8006a4e:	f7ff fe05 	bl	800665c <LL_RTC_TIME_GetSubSecond>
 8006a52:	4603      	mov	r3, r0
 8006a54:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8006a56:	4618      	mov	r0, r3
 8006a58:	bd80      	pop	{r7, pc}
 8006a5a:	bf00      	nop
 8006a5c:	40002800 	.word	0x40002800

08006a60 <LL_AHB2_GRP1_EnableClock>:
{
 8006a60:	b480      	push	{r7}
 8006a62:	b085      	sub	sp, #20
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006a68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006a6c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006a6e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	4313      	orrs	r3, r2
 8006a76:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006a78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006a7c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	4013      	ands	r3, r2
 8006a82:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006a84:	68fb      	ldr	r3, [r7, #12]
}
 8006a86:	bf00      	nop
 8006a88:	3714      	adds	r7, #20
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bc80      	pop	{r7}
 8006a8e:	4770      	bx	lr

08006a90 <LL_APB1_GRP1_EnableClock>:
{
 8006a90:	b480      	push	{r7}
 8006a92:	b085      	sub	sp, #20
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8006a98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006a9c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006a9e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8006aa8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006aac:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	4013      	ands	r3, r2
 8006ab2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
}
 8006ab6:	bf00      	nop
 8006ab8:	3714      	adds	r7, #20
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bc80      	pop	{r7}
 8006abe:	4770      	bx	lr

08006ac0 <LL_APB1_GRP1_DisableClock>:
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b083      	sub	sp, #12
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8006ac8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006acc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	43db      	mvns	r3, r3
 8006ad2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006ad6:	4013      	ands	r3, r2
 8006ad8:	658b      	str	r3, [r1, #88]	; 0x58
}
 8006ada:	bf00      	nop
 8006adc:	370c      	adds	r7, #12
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bc80      	pop	{r7}
 8006ae2:	4770      	bx	lr

08006ae4 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8006ae8:	4b22      	ldr	r3, [pc, #136]	; (8006b74 <MX_USART2_UART_Init+0x90>)
 8006aea:	4a23      	ldr	r2, [pc, #140]	; (8006b78 <MX_USART2_UART_Init+0x94>)
 8006aec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = USART_BAUDRATE;
 8006aee:	4b21      	ldr	r3, [pc, #132]	; (8006b74 <MX_USART2_UART_Init+0x90>)
 8006af0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006af4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006af6:	4b1f      	ldr	r3, [pc, #124]	; (8006b74 <MX_USART2_UART_Init+0x90>)
 8006af8:	2200      	movs	r2, #0
 8006afa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006afc:	4b1d      	ldr	r3, [pc, #116]	; (8006b74 <MX_USART2_UART_Init+0x90>)
 8006afe:	2200      	movs	r2, #0
 8006b00:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006b02:	4b1c      	ldr	r3, [pc, #112]	; (8006b74 <MX_USART2_UART_Init+0x90>)
 8006b04:	2200      	movs	r2, #0
 8006b06:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006b08:	4b1a      	ldr	r3, [pc, #104]	; (8006b74 <MX_USART2_UART_Init+0x90>)
 8006b0a:	220c      	movs	r2, #12
 8006b0c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006b0e:	4b19      	ldr	r3, [pc, #100]	; (8006b74 <MX_USART2_UART_Init+0x90>)
 8006b10:	2200      	movs	r2, #0
 8006b12:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006b14:	4b17      	ldr	r3, [pc, #92]	; (8006b74 <MX_USART2_UART_Init+0x90>)
 8006b16:	2200      	movs	r2, #0
 8006b18:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006b1a:	4b16      	ldr	r3, [pc, #88]	; (8006b74 <MX_USART2_UART_Init+0x90>)
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8006b20:	4b14      	ldr	r3, [pc, #80]	; (8006b74 <MX_USART2_UART_Init+0x90>)
 8006b22:	2200      	movs	r2, #0
 8006b24:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006b26:	4b13      	ldr	r3, [pc, #76]	; (8006b74 <MX_USART2_UART_Init+0x90>)
 8006b28:	2200      	movs	r2, #0
 8006b2a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006b2c:	4811      	ldr	r0, [pc, #68]	; (8006b74 <MX_USART2_UART_Init+0x90>)
 8006b2e:	f007 f952 	bl	800ddd6 <HAL_UART_Init>
 8006b32:	4603      	mov	r3, r0
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d001      	beq.n	8006b3c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8006b38:	f7fe ff32 	bl	80059a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006b3c:	2100      	movs	r1, #0
 8006b3e:	480d      	ldr	r0, [pc, #52]	; (8006b74 <MX_USART2_UART_Init+0x90>)
 8006b40:	f008 fdb6 	bl	800f6b0 <HAL_UARTEx_SetTxFifoThreshold>
 8006b44:	4603      	mov	r3, r0
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d001      	beq.n	8006b4e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8006b4a:	f7fe ff29 	bl	80059a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006b4e:	2100      	movs	r1, #0
 8006b50:	4808      	ldr	r0, [pc, #32]	; (8006b74 <MX_USART2_UART_Init+0x90>)
 8006b52:	f008 fdeb 	bl	800f72c <HAL_UARTEx_SetRxFifoThreshold>
 8006b56:	4603      	mov	r3, r0
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d001      	beq.n	8006b60 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8006b5c:	f7fe ff20 	bl	80059a0 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 8006b60:	4804      	ldr	r0, [pc, #16]	; (8006b74 <MX_USART2_UART_Init+0x90>)
 8006b62:	f008 fd6a 	bl	800f63a <HAL_UARTEx_EnableFifoMode>
 8006b66:	4603      	mov	r3, r0
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d001      	beq.n	8006b70 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8006b6c:	f7fe ff18 	bl	80059a0 <Error_Handler>
  }

}
 8006b70:	bf00      	nop
 8006b72:	bd80      	pop	{r7, pc}
 8006b74:	20001d5c 	.word	0x20001d5c
 8006b78:	40004400 	.word	0x40004400

08006b7c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b096      	sub	sp, #88	; 0x58
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b84:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006b88:	2200      	movs	r2, #0
 8006b8a:	601a      	str	r2, [r3, #0]
 8006b8c:	605a      	str	r2, [r3, #4]
 8006b8e:	609a      	str	r2, [r3, #8]
 8006b90:	60da      	str	r2, [r3, #12]
 8006b92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006b94:	f107 030c 	add.w	r3, r7, #12
 8006b98:	2238      	movs	r2, #56	; 0x38
 8006b9a:	2100      	movs	r1, #0
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	f01d fdb1 	bl	8024704 <memset>
  if(uartHandle->Instance==USART2)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a33      	ldr	r2, [pc, #204]	; (8006c74 <HAL_UART_MspInit+0xf8>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d15f      	bne.n	8006c6c <HAL_UART_MspInit+0xf0>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8006bac:	2302      	movs	r3, #2
 8006bae:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8006bb0:	4b31      	ldr	r3, [pc, #196]	; (8006c78 <HAL_UART_MspInit+0xfc>)
 8006bb2:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006bb4:	f107 030c 	add.w	r3, r7, #12
 8006bb8:	4618      	mov	r0, r3
 8006bba:	f005 fd43 	bl	800c644 <HAL_RCCEx_PeriphCLKConfig>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d001      	beq.n	8006bc8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8006bc4:	f7fe feec 	bl	80059a0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8006bc8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006bcc:	f7ff ff60 	bl	8006a90 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006bd0:	2001      	movs	r0, #1
 8006bd2:	f7ff ff45 	bl	8006a60 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 8006bd6:	230c      	movs	r3, #12
 8006bd8:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006bda:	2302      	movs	r3, #2
 8006bdc:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006bde:	2300      	movs	r3, #0
 8006be0:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006be2:	2303      	movs	r3, #3
 8006be4:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006be6:	2307      	movs	r3, #7
 8006be8:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006bea:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006bee:	4619      	mov	r1, r3
 8006bf0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006bf4:	f001 ff3e 	bl	8008a74 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel5;
 8006bf8:	4b20      	ldr	r3, [pc, #128]	; (8006c7c <HAL_UART_MspInit+0x100>)
 8006bfa:	4a21      	ldr	r2, [pc, #132]	; (8006c80 <HAL_UART_MspInit+0x104>)
 8006bfc:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8006bfe:	4b1f      	ldr	r3, [pc, #124]	; (8006c7c <HAL_UART_MspInit+0x100>)
 8006c00:	2214      	movs	r2, #20
 8006c02:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006c04:	4b1d      	ldr	r3, [pc, #116]	; (8006c7c <HAL_UART_MspInit+0x100>)
 8006c06:	2210      	movs	r2, #16
 8006c08:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006c0a:	4b1c      	ldr	r3, [pc, #112]	; (8006c7c <HAL_UART_MspInit+0x100>)
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006c10:	4b1a      	ldr	r3, [pc, #104]	; (8006c7c <HAL_UART_MspInit+0x100>)
 8006c12:	2280      	movs	r2, #128	; 0x80
 8006c14:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006c16:	4b19      	ldr	r3, [pc, #100]	; (8006c7c <HAL_UART_MspInit+0x100>)
 8006c18:	2200      	movs	r2, #0
 8006c1a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006c1c:	4b17      	ldr	r3, [pc, #92]	; (8006c7c <HAL_UART_MspInit+0x100>)
 8006c1e:	2200      	movs	r2, #0
 8006c20:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8006c22:	4b16      	ldr	r3, [pc, #88]	; (8006c7c <HAL_UART_MspInit+0x100>)
 8006c24:	2200      	movs	r2, #0
 8006c26:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006c28:	4b14      	ldr	r3, [pc, #80]	; (8006c7c <HAL_UART_MspInit+0x100>)
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8006c2e:	4813      	ldr	r0, [pc, #76]	; (8006c7c <HAL_UART_MspInit+0x100>)
 8006c30:	f001 face 	bl	80081d0 <HAL_DMA_Init>
 8006c34:	4603      	mov	r3, r0
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d001      	beq.n	8006c3e <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 8006c3a:	f7fe feb1 	bl	80059a0 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart2_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 8006c3e:	2110      	movs	r1, #16
 8006c40:	480e      	ldr	r0, [pc, #56]	; (8006c7c <HAL_UART_MspInit+0x100>)
 8006c42:	f001 fe12 	bl	800886a <HAL_DMA_ConfigChannelAttributes>
 8006c46:	4603      	mov	r3, r0
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d001      	beq.n	8006c50 <HAL_UART_MspInit+0xd4>
    {
      Error_Handler();
 8006c4c:	f7fe fea8 	bl	80059a0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	4a0a      	ldr	r2, [pc, #40]	; (8006c7c <HAL_UART_MspInit+0x100>)
 8006c54:	679a      	str	r2, [r3, #120]	; 0x78
 8006c56:	4a09      	ldr	r2, [pc, #36]	; (8006c7c <HAL_UART_MspInit+0x100>)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	2102      	movs	r1, #2
 8006c60:	2025      	movs	r0, #37	; 0x25
 8006c62:	f001 fa7e 	bl	8008162 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006c66:	2025      	movs	r0, #37	; 0x25
 8006c68:	f001 fa95 	bl	8008196 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8006c6c:	bf00      	nop
 8006c6e:	3758      	adds	r7, #88	; 0x58
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}
 8006c74:	40004400 	.word	0x40004400
 8006c78:	000c0004 	.word	0x000c0004
 8006c7c:	20001cfc 	.word	0x20001cfc
 8006c80:	40020058 	.word	0x40020058

08006c84 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b082      	sub	sp, #8
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	4a0b      	ldr	r2, [pc, #44]	; (8006cc0 <HAL_UART_MspDeInit+0x3c>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d110      	bne.n	8006cb8 <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8006c96:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006c9a:	f7ff ff11 	bl	8006ac0 <LL_APB1_GRP1_DisableClock>

    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin|USARTx_TX_Pin);
 8006c9e:	210c      	movs	r1, #12
 8006ca0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006ca4:	f002 f846 	bl	8008d34 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006cac:	4618      	mov	r0, r3
 8006cae:	f001 fb37 	bl	8008320 <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8006cb2:	2025      	movs	r0, #37	; 0x25
 8006cb4:	f001 fa7d 	bl	80081b2 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8006cb8:	bf00      	nop
 8006cba:	3708      	adds	r7, #8
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	bd80      	pop	{r7, pc}
 8006cc0:	40004400 	.word	0x40004400

08006cc4 <LL_APB1_GRP1_ForceReset>:
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b083      	sub	sp, #12
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8006ccc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006cd0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006cd2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	638b      	str	r3, [r1, #56]	; 0x38
}
 8006cdc:	bf00      	nop
 8006cde:	370c      	adds	r7, #12
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bc80      	pop	{r7}
 8006ce4:	4770      	bx	lr

08006ce6 <LL_APB1_GRP1_ReleaseReset>:
{
 8006ce6:	b480      	push	{r7}
 8006ce8:	b083      	sub	sp, #12
 8006cea:	af00      	add	r7, sp, #0
 8006cec:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8006cee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006cf2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	43db      	mvns	r3, r3
 8006cf8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006cfc:	4013      	ands	r3, r2
 8006cfe:	638b      	str	r3, [r1, #56]	; 0x38
}
 8006d00:	bf00      	nop
 8006d02:	370c      	adds	r7, #12
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bc80      	pop	{r7}
 8006d08:	4770      	bx	lr
	...

08006d0c <LL_EXTI_EnableIT_0_31>:
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b083      	sub	sp, #12
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8006d14:	4b06      	ldr	r3, [pc, #24]	; (8006d30 <LL_EXTI_EnableIT_0_31+0x24>)
 8006d16:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8006d1a:	4905      	ldr	r1, [pc, #20]	; (8006d30 <LL_EXTI_EnableIT_0_31+0x24>)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8006d24:	bf00      	nop
 8006d26:	370c      	adds	r7, #12
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bc80      	pop	{r7}
 8006d2c:	4770      	bx	lr
 8006d2e:	bf00      	nop
 8006d30:	58000800 	.word	0x58000800

08006d34 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b082      	sub	sp, #8
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8006d3c:	4a07      	ldr	r2, [pc, #28]	; (8006d5c <vcom_Init+0x28>)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 8006d42:	f7fe f932 	bl	8004faa <MX_DMA_Init>
  MX_USART2_UART_Init();
 8006d46:	f7ff fecd 	bl	8006ae4 <MX_USART2_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 8006d4a:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8006d4e:	f7ff ffdd 	bl	8006d0c <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 8006d52:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	3708      	adds	r7, #8
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd80      	pop	{r7, pc}
 8006d5c:	200006ec 	.word	0x200006ec

08006d60 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
 8006d64:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006d68:	f7ff ffac 	bl	8006cc4 <LL_APB1_GRP1_ForceReset>
  __HAL_RCC_USART2_RELEASE_RESET();
 8006d6c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006d70:	f7ff ffb9 	bl	8006ce6 <LL_APB1_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 8006d74:	4804      	ldr	r0, [pc, #16]	; (8006d88 <vcom_DeInit+0x28>)
 8006d76:	f7ff ff85 	bl	8006c84 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* temporary while waiting CR 50840: MX implementation of  MX_DMA_DeInit() */
  /* For the time being user should change manually the channel according to the MX settings */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8006d7a:	200f      	movs	r0, #15
 8006d7c:	f001 fa19 	bl	80081b2 <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8006d80:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8006d82:	4618      	mov	r0, r3
 8006d84:	bd80      	pop	{r7, pc}
 8006d86:	bf00      	nop
 8006d88:	20001d5c 	.word	0x20001d5c

08006d8c <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b082      	sub	sp, #8
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
 8006d94:	460b      	mov	r3, r1
 8006d96:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 8006d98:	887b      	ldrh	r3, [r7, #2]
 8006d9a:	461a      	mov	r2, r3
 8006d9c:	6879      	ldr	r1, [r7, #4]
 8006d9e:	4804      	ldr	r0, [pc, #16]	; (8006db0 <vcom_Trace_DMA+0x24>)
 8006da0:	f007 f898 	bl	800ded4 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8006da4:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	3708      	adds	r7, #8
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}
 8006dae:	bf00      	nop
 8006db0:	20001d5c 	.word	0x20001d5c

08006db4 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b084      	sub	sp, #16
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8006dbc:	4a19      	ldr	r2, [pc, #100]	; (8006e24 <vcom_ReceiveInit+0x70>)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8006dc2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006dc6:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 8006dc8:	f107 0308 	add.w	r3, r7, #8
 8006dcc:	e893 0006 	ldmia.w	r3, {r1, r2}
 8006dd0:	4815      	ldr	r0, [pc, #84]	; (8006e28 <vcom_ReceiveInit+0x74>)
 8006dd2:	f008 fbb6 	bl	800f542 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 8006dd6:	bf00      	nop
 8006dd8:	4b13      	ldr	r3, [pc, #76]	; (8006e28 <vcom_ReceiveInit+0x74>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	69db      	ldr	r3, [r3, #28]
 8006dde:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006de2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006de6:	d0f7      	beq.n	8006dd8 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 8006de8:	bf00      	nop
 8006dea:	4b0f      	ldr	r3, [pc, #60]	; (8006e28 <vcom_ReceiveInit+0x74>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	69db      	ldr	r3, [r3, #28]
 8006df0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006df4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006df8:	d1f7      	bne.n	8006dea <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 8006dfa:	4b0b      	ldr	r3, [pc, #44]	; (8006e28 <vcom_ReceiveInit+0x74>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	689a      	ldr	r2, [r3, #8]
 8006e00:	4b09      	ldr	r3, [pc, #36]	; (8006e28 <vcom_ReceiveInit+0x74>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8006e08:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 8006e0a:	4807      	ldr	r0, [pc, #28]	; (8006e28 <vcom_ReceiveInit+0x74>)
 8006e0c:	f008 fbf4 	bl	800f5f8 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 8006e10:	2201      	movs	r2, #1
 8006e12:	4906      	ldr	r1, [pc, #24]	; (8006e2c <vcom_ReceiveInit+0x78>)
 8006e14:	4804      	ldr	r0, [pc, #16]	; (8006e28 <vcom_ReceiveInit+0x74>)
 8006e16:	f007 f82e 	bl	800de76 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 8006e1a:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	3710      	adds	r7, #16
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bd80      	pop	{r7, pc}
 8006e24:	200006f0 	.word	0x200006f0
 8006e28:	20001d5c 	.word	0x20001d5c
 8006e2c:	20001dec 	.word	0x20001dec

08006e30 <vcom_Resume>:

void vcom_Resume(void)
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006e34:	4808      	ldr	r0, [pc, #32]	; (8006e58 <vcom_Resume+0x28>)
 8006e36:	f006 ffce 	bl	800ddd6 <HAL_UART_Init>
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d001      	beq.n	8006e44 <vcom_Resume+0x14>
  {
    Error_Handler();
 8006e40:	f7fe fdae 	bl	80059a0 <Error_Handler>
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8006e44:	4805      	ldr	r0, [pc, #20]	; (8006e5c <vcom_Resume+0x2c>)
 8006e46:	f001 f9c3 	bl	80081d0 <HAL_DMA_Init>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d001      	beq.n	8006e54 <vcom_Resume+0x24>
  {
    Error_Handler();
 8006e50:	f7fe fda6 	bl	80059a0 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8006e54:	bf00      	nop
 8006e56:	bd80      	pop	{r7, pc}
 8006e58:	20001d5c 	.word	0x20001d5c
 8006e5c:	20001cfc 	.word	0x20001cfc

08006e60 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart2)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b082      	sub	sp, #8
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  TxCpltCallback(NULL);
 8006e68:	4b03      	ldr	r3, [pc, #12]	; (8006e78 <HAL_UART_TxCpltCallback+0x18>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	2000      	movs	r0, #0
 8006e6e:	4798      	blx	r3
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8006e70:	bf00      	nop
 8006e72:	3708      	adds	r7, #8
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}
 8006e78:	200006ec 	.word	0x200006ec

08006e7c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart2)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b082      	sub	sp, #8
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart2->ErrorCode))
 8006e84:	4b0b      	ldr	r3, [pc, #44]	; (8006eb4 <HAL_UART_RxCpltCallback+0x38>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d00a      	beq.n	8006ea2 <HAL_UART_RxCpltCallback+0x26>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d105      	bne.n	8006ea2 <HAL_UART_RxCpltCallback+0x26>
  {
    RxCpltCallback(&charRx, 1, 0);
 8006e96:	4b07      	ldr	r3, [pc, #28]	; (8006eb4 <HAL_UART_RxCpltCallback+0x38>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	2101      	movs	r1, #1
 8006e9e:	4806      	ldr	r0, [pc, #24]	; (8006eb8 <HAL_UART_RxCpltCallback+0x3c>)
 8006ea0:	4798      	blx	r3
  }
  HAL_UART_Receive_IT(huart2, &charRx, 1);
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	4904      	ldr	r1, [pc, #16]	; (8006eb8 <HAL_UART_RxCpltCallback+0x3c>)
 8006ea6:	6878      	ldr	r0, [r7, #4]
 8006ea8:	f006 ffe5 	bl	800de76 <HAL_UART_Receive_IT>
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8006eac:	bf00      	nop
 8006eae:	3708      	adds	r7, #8
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}
 8006eb4:	200006f0 	.word	0x200006f0
 8006eb8:	20001dec 	.word	0x20001dec

08006ebc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006ebc:	480d      	ldr	r0, [pc, #52]	; (8006ef4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8006ebe:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8006ec0:	f7ff fb46 	bl	8006550 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006ec4:	480c      	ldr	r0, [pc, #48]	; (8006ef8 <LoopForever+0x6>)
  ldr r1, =_edata
 8006ec6:	490d      	ldr	r1, [pc, #52]	; (8006efc <LoopForever+0xa>)
  ldr r2, =_sidata
 8006ec8:	4a0d      	ldr	r2, [pc, #52]	; (8006f00 <LoopForever+0xe>)
  movs r3, #0
 8006eca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006ecc:	e002      	b.n	8006ed4 <LoopCopyDataInit>

08006ece <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006ece:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006ed0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006ed2:	3304      	adds	r3, #4

08006ed4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006ed4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006ed6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006ed8:	d3f9      	bcc.n	8006ece <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006eda:	4a0a      	ldr	r2, [pc, #40]	; (8006f04 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006edc:	4c0a      	ldr	r4, [pc, #40]	; (8006f08 <LoopForever+0x16>)
  movs r3, #0
 8006ede:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006ee0:	e001      	b.n	8006ee6 <LoopFillZerobss>

08006ee2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006ee2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006ee4:	3204      	adds	r2, #4

08006ee6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006ee6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006ee8:	d3fb      	bcc.n	8006ee2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8006eea:	f01d fbe7 	bl	80246bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006eee:	f7fe fc01 	bl	80056f4 <main>

08006ef2 <LoopForever>:

LoopForever:
    b LoopForever
 8006ef2:	e7fe      	b.n	8006ef2 <LoopForever>
  ldr   r0, =_estack
 8006ef4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8006ef8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006efc:	20000234 	.word	0x20000234
  ldr r2, =_sidata
 8006f00:	08027038 	.word	0x08027038
  ldr r2, =_sbss
 8006f04:	20000234 	.word	0x20000234
  ldr r4, =_ebss
 8006f08:	20001ea0 	.word	0x20001ea0

08006f0c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006f0c:	e7fe      	b.n	8006f0c <ADC_IRQHandler>
	...

08006f10 <LL_DBGMCU_EnableDBGSleepMode>:
{
 8006f10:	b480      	push	{r7}
 8006f12:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8006f14:	4b04      	ldr	r3, [pc, #16]	; (8006f28 <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 8006f16:	685b      	ldr	r3, [r3, #4]
 8006f18:	4a03      	ldr	r2, [pc, #12]	; (8006f28 <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 8006f1a:	f043 0301 	orr.w	r3, r3, #1
 8006f1e:	6053      	str	r3, [r2, #4]
}
 8006f20:	bf00      	nop
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bc80      	pop	{r7}
 8006f26:	4770      	bx	lr
 8006f28:	e0042000 	.word	0xe0042000

08006f2c <LL_DBGMCU_EnableDBGStopMode>:
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8006f30:	4b04      	ldr	r3, [pc, #16]	; (8006f44 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	4a03      	ldr	r2, [pc, #12]	; (8006f44 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 8006f36:	f043 0302 	orr.w	r3, r3, #2
 8006f3a:	6053      	str	r3, [r2, #4]
}
 8006f3c:	bf00      	nop
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bc80      	pop	{r7}
 8006f42:	4770      	bx	lr
 8006f44:	e0042000 	.word	0xe0042000

08006f48 <LL_DBGMCU_EnableDBGStandbyMode>:
{
 8006f48:	b480      	push	{r7}
 8006f4a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8006f4c:	4b04      	ldr	r3, [pc, #16]	; (8006f60 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 8006f4e:	685b      	ldr	r3, [r3, #4]
 8006f50:	4a03      	ldr	r2, [pc, #12]	; (8006f60 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 8006f52:	f043 0304 	orr.w	r3, r3, #4
 8006f56:	6053      	str	r3, [r2, #4]
}
 8006f58:	bf00      	nop
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bc80      	pop	{r7}
 8006f5e:	4770      	bx	lr
 8006f60:	e0042000 	.word	0xe0042000

08006f64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b082      	sub	sp, #8
 8006f68:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006f6e:	2003      	movs	r0, #3
 8006f70:	f001 f8ec 	bl	800814c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006f74:	f005 f984 	bl	800c280 <HAL_RCC_GetHCLKFreq>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	4a09      	ldr	r2, [pc, #36]	; (8006fa0 <HAL_Init+0x3c>)
 8006f7c:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006f7e:	200f      	movs	r0, #15
 8006f80:	f7ff f920 	bl	80061c4 <HAL_InitTick>
 8006f84:	4603      	mov	r3, r0
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d002      	beq.n	8006f90 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	71fb      	strb	r3, [r7, #7]
 8006f8e:	e001      	b.n	8006f94 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006f90:	f7fe fe37 	bl	8005c02 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006f94:	79fb      	ldrb	r3, [r7, #7]
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3708      	adds	r7, #8
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}
 8006f9e:	bf00      	nop
 8006fa0:	20000034 	.word	0x20000034

08006fa4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006fa8:	4b05      	ldr	r3, [pc, #20]	; (8006fc0 <HAL_IncTick+0x1c>)
 8006faa:	781b      	ldrb	r3, [r3, #0]
 8006fac:	461a      	mov	r2, r3
 8006fae:	4b05      	ldr	r3, [pc, #20]	; (8006fc4 <HAL_IncTick+0x20>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4413      	add	r3, r2
 8006fb4:	4a03      	ldr	r2, [pc, #12]	; (8006fc4 <HAL_IncTick+0x20>)
 8006fb6:	6013      	str	r3, [r2, #0]
}
 8006fb8:	bf00      	nop
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bc80      	pop	{r7}
 8006fbe:	4770      	bx	lr
 8006fc0:	2000003c 	.word	0x2000003c
 8006fc4:	20001df0 	.word	0x20001df0

08006fc8 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8006fcc:	4b04      	ldr	r3, [pc, #16]	; (8006fe0 <HAL_SuspendTick+0x18>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a03      	ldr	r2, [pc, #12]	; (8006fe0 <HAL_SuspendTick+0x18>)
 8006fd2:	f023 0302 	bic.w	r3, r3, #2
 8006fd6:	6013      	str	r3, [r2, #0]
}
 8006fd8:	bf00      	nop
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bc80      	pop	{r7}
 8006fde:	4770      	bx	lr
 8006fe0:	e000e010 	.word	0xe000e010

08006fe4 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8006fe8:	4b04      	ldr	r3, [pc, #16]	; (8006ffc <HAL_ResumeTick+0x18>)
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	4a03      	ldr	r2, [pc, #12]	; (8006ffc <HAL_ResumeTick+0x18>)
 8006fee:	f043 0302 	orr.w	r3, r3, #2
 8006ff2:	6013      	str	r3, [r2, #0]
}
 8006ff4:	bf00      	nop
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	bc80      	pop	{r7}
 8006ffa:	4770      	bx	lr
 8006ffc:	e000e010 	.word	0xe000e010

08007000 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8007000:	b480      	push	{r7}
 8007002:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8007004:	4b02      	ldr	r3, [pc, #8]	; (8007010 <HAL_GetUIDw0+0x10>)
 8007006:	681b      	ldr	r3, [r3, #0]
}
 8007008:	4618      	mov	r0, r3
 800700a:	46bd      	mov	sp, r7
 800700c:	bc80      	pop	{r7}
 800700e:	4770      	bx	lr
 8007010:	1fff7590 	.word	0x1fff7590

08007014 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8007014:	b480      	push	{r7}
 8007016:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8007018:	4b02      	ldr	r3, [pc, #8]	; (8007024 <HAL_GetUIDw1+0x10>)
 800701a:	681b      	ldr	r3, [r3, #0]
}
 800701c:	4618      	mov	r0, r3
 800701e:	46bd      	mov	sp, r7
 8007020:	bc80      	pop	{r7}
 8007022:	4770      	bx	lr
 8007024:	1fff7594 	.word	0x1fff7594

08007028 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8007028:	b480      	push	{r7}
 800702a:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 800702c:	4b02      	ldr	r3, [pc, #8]	; (8007038 <HAL_GetUIDw2+0x10>)
 800702e:	681b      	ldr	r3, [r3, #0]
}
 8007030:	4618      	mov	r0, r3
 8007032:	46bd      	mov	sp, r7
 8007034:	bc80      	pop	{r7}
 8007036:	4770      	bx	lr
 8007038:	1fff7598 	.word	0x1fff7598

0800703c <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 8007040:	f7ff ff66 	bl	8006f10 <LL_DBGMCU_EnableDBGSleepMode>
}
 8007044:	bf00      	nop
 8007046:	bd80      	pop	{r7, pc}

08007048 <HAL_DBGMCU_EnableDBGStopMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Stop mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 800704c:	f7ff ff6e 	bl	8006f2c <LL_DBGMCU_EnableDBGStopMode>
}
 8007050:	bf00      	nop
 8007052:	bd80      	pop	{r7, pc}

08007054 <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Standby mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStandbyMode();
 8007058:	f7ff ff76 	bl	8006f48 <LL_DBGMCU_EnableDBGStandbyMode>
}
 800705c:	bf00      	nop
 800705e:	bd80      	pop	{r7, pc}

08007060 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8007060:	b480      	push	{r7}
 8007062:	b083      	sub	sp, #12
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
 8007068:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	431a      	orrs	r2, r3
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	601a      	str	r2, [r3, #0]
}
 800707a:	bf00      	nop
 800707c:	370c      	adds	r7, #12
 800707e:	46bd      	mov	sp, r7
 8007080:	bc80      	pop	{r7}
 8007082:	4770      	bx	lr

08007084 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007084:	b480      	push	{r7}
 8007086:	b083      	sub	sp, #12
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8007094:	4618      	mov	r0, r3
 8007096:	370c      	adds	r7, #12
 8007098:	46bd      	mov	sp, r7
 800709a:	bc80      	pop	{r7}
 800709c:	4770      	bx	lr

0800709e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800709e:	b480      	push	{r7}
 80070a0:	b085      	sub	sp, #20
 80070a2:	af00      	add	r7, sp, #0
 80070a4:	60f8      	str	r0, [r7, #12]
 80070a6:	60b9      	str	r1, [r7, #8]
 80070a8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	695a      	ldr	r2, [r3, #20]
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	f003 0304 	and.w	r3, r3, #4
 80070b4:	2107      	movs	r1, #7
 80070b6:	fa01 f303 	lsl.w	r3, r1, r3
 80070ba:	43db      	mvns	r3, r3
 80070bc:	401a      	ands	r2, r3
 80070be:	68bb      	ldr	r3, [r7, #8]
 80070c0:	f003 0304 	and.w	r3, r3, #4
 80070c4:	6879      	ldr	r1, [r7, #4]
 80070c6:	fa01 f303 	lsl.w	r3, r1, r3
 80070ca:	431a      	orrs	r2, r3
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80070d0:	bf00      	nop
 80070d2:	3714      	adds	r7, #20
 80070d4:	46bd      	mov	sp, r7
 80070d6:	bc80      	pop	{r7}
 80070d8:	4770      	bx	lr

080070da <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80070da:	b480      	push	{r7}
 80070dc:	b083      	sub	sp, #12
 80070de:	af00      	add	r7, sp, #0
 80070e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	68db      	ldr	r3, [r3, #12]
 80070e6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d101      	bne.n	80070f2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80070ee:	2301      	movs	r3, #1
 80070f0:	e000      	b.n	80070f4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80070f2:	2300      	movs	r3, #0
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	370c      	adds	r7, #12
 80070f8:	46bd      	mov	sp, r7
 80070fa:	bc80      	pop	{r7}
 80070fc:	4770      	bx	lr

080070fe <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80070fe:	b480      	push	{r7}
 8007100:	b085      	sub	sp, #20
 8007102:	af00      	add	r7, sp, #0
 8007104:	60f8      	str	r0, [r7, #12]
 8007106:	60b9      	str	r1, [r7, #8]
 8007108:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	f003 031f 	and.w	r3, r3, #31
 8007114:	210f      	movs	r1, #15
 8007116:	fa01 f303 	lsl.w	r3, r1, r3
 800711a:	43db      	mvns	r3, r3
 800711c:	401a      	ands	r2, r3
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	0e9b      	lsrs	r3, r3, #26
 8007122:	f003 010f 	and.w	r1, r3, #15
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	f003 031f 	and.w	r3, r3, #31
 800712c:	fa01 f303 	lsl.w	r3, r1, r3
 8007130:	431a      	orrs	r2, r3
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8007136:	bf00      	nop
 8007138:	3714      	adds	r7, #20
 800713a:	46bd      	mov	sp, r7
 800713c:	bc80      	pop	{r7}
 800713e:	4770      	bx	lr

08007140 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8007140:	b480      	push	{r7}
 8007142:	b083      	sub	sp, #12
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
 8007148:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8007154:	431a      	orrs	r2, r3
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	629a      	str	r2, [r3, #40]	; 0x28
}
 800715a:	bf00      	nop
 800715c:	370c      	adds	r7, #12
 800715e:	46bd      	mov	sp, r7
 8007160:	bc80      	pop	{r7}
 8007162:	4770      	bx	lr

08007164 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8007164:	b480      	push	{r7}
 8007166:	b083      	sub	sp, #12
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
 800716c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8007178:	43db      	mvns	r3, r3
 800717a:	401a      	ands	r2, r3
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007180:	bf00      	nop
 8007182:	370c      	adds	r7, #12
 8007184:	46bd      	mov	sp, r7
 8007186:	bc80      	pop	{r7}
 8007188:	4770      	bx	lr

0800718a <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800718a:	b480      	push	{r7}
 800718c:	b085      	sub	sp, #20
 800718e:	af00      	add	r7, sp, #0
 8007190:	60f8      	str	r0, [r7, #12]
 8007192:	60b9      	str	r1, [r7, #8]
 8007194:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	695a      	ldr	r2, [r3, #20]
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	021b      	lsls	r3, r3, #8
 800719e:	43db      	mvns	r3, r3
 80071a0:	401a      	ands	r2, r3
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	0219      	lsls	r1, r3, #8
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	400b      	ands	r3, r1
 80071aa:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 80071ae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80071b2:	431a      	orrs	r2, r3
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80071b8:	bf00      	nop
 80071ba:	3714      	adds	r7, #20
 80071bc:	46bd      	mov	sp, r7
 80071be:	bc80      	pop	{r7}
 80071c0:	4770      	bx	lr

080071c2 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80071c2:	b480      	push	{r7}
 80071c4:	b083      	sub	sp, #12
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	689b      	ldr	r3, [r3, #8]
 80071ce:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80071d2:	f023 0317 	bic.w	r3, r3, #23
 80071d6:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80071de:	bf00      	nop
 80071e0:	370c      	adds	r7, #12
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bc80      	pop	{r7}
 80071e6:	4770      	bx	lr

080071e8 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b083      	sub	sp, #12
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	689b      	ldr	r3, [r3, #8]
 80071f4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80071f8:	f023 0317 	bic.w	r3, r3, #23
 80071fc:	687a      	ldr	r2, [r7, #4]
 80071fe:	6093      	str	r3, [r2, #8]
}
 8007200:	bf00      	nop
 8007202:	370c      	adds	r7, #12
 8007204:	46bd      	mov	sp, r7
 8007206:	bc80      	pop	{r7}
 8007208:	4770      	bx	lr

0800720a <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800720a:	b480      	push	{r7}
 800720c:	b083      	sub	sp, #12
 800720e:	af00      	add	r7, sp, #0
 8007210:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	689b      	ldr	r3, [r3, #8]
 8007216:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800721a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800721e:	d101      	bne.n	8007224 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8007220:	2301      	movs	r3, #1
 8007222:	e000      	b.n	8007226 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8007224:	2300      	movs	r3, #0
}
 8007226:	4618      	mov	r0, r3
 8007228:	370c      	adds	r7, #12
 800722a:	46bd      	mov	sp, r7
 800722c:	bc80      	pop	{r7}
 800722e:	4770      	bx	lr

08007230 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8007230:	b480      	push	{r7}
 8007232:	b083      	sub	sp, #12
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	689b      	ldr	r3, [r3, #8]
 800723c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007240:	f023 0317 	bic.w	r3, r3, #23
 8007244:	f043 0201 	orr.w	r2, r3, #1
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800724c:	bf00      	nop
 800724e:	370c      	adds	r7, #12
 8007250:	46bd      	mov	sp, r7
 8007252:	bc80      	pop	{r7}
 8007254:	4770      	bx	lr

08007256 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8007256:	b480      	push	{r7}
 8007258:	b083      	sub	sp, #12
 800725a:	af00      	add	r7, sp, #0
 800725c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	689b      	ldr	r3, [r3, #8]
 8007262:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007266:	f023 0317 	bic.w	r3, r3, #23
 800726a:	f043 0202 	orr.w	r2, r3, #2
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8007272:	bf00      	nop
 8007274:	370c      	adds	r7, #12
 8007276:	46bd      	mov	sp, r7
 8007278:	bc80      	pop	{r7}
 800727a:	4770      	bx	lr

0800727c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800727c:	b480      	push	{r7}
 800727e:	b083      	sub	sp, #12
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	689b      	ldr	r3, [r3, #8]
 8007288:	f003 0301 	and.w	r3, r3, #1
 800728c:	2b01      	cmp	r3, #1
 800728e:	d101      	bne.n	8007294 <LL_ADC_IsEnabled+0x18>
 8007290:	2301      	movs	r3, #1
 8007292:	e000      	b.n	8007296 <LL_ADC_IsEnabled+0x1a>
 8007294:	2300      	movs	r3, #0
}
 8007296:	4618      	mov	r0, r3
 8007298:	370c      	adds	r7, #12
 800729a:	46bd      	mov	sp, r7
 800729c:	bc80      	pop	{r7}
 800729e:	4770      	bx	lr

080072a0 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80072a0:	b480      	push	{r7}
 80072a2:	b083      	sub	sp, #12
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	689b      	ldr	r3, [r3, #8]
 80072ac:	f003 0302 	and.w	r3, r3, #2
 80072b0:	2b02      	cmp	r3, #2
 80072b2:	d101      	bne.n	80072b8 <LL_ADC_IsDisableOngoing+0x18>
 80072b4:	2301      	movs	r3, #1
 80072b6:	e000      	b.n	80072ba <LL_ADC_IsDisableOngoing+0x1a>
 80072b8:	2300      	movs	r3, #0
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	370c      	adds	r7, #12
 80072be:	46bd      	mov	sp, r7
 80072c0:	bc80      	pop	{r7}
 80072c2:	4770      	bx	lr

080072c4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b083      	sub	sp, #12
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80072d4:	f023 0317 	bic.w	r3, r3, #23
 80072d8:	f043 0204 	orr.w	r2, r3, #4
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80072e0:	bf00      	nop
 80072e2:	370c      	adds	r7, #12
 80072e4:	46bd      	mov	sp, r7
 80072e6:	bc80      	pop	{r7}
 80072e8:	4770      	bx	lr

080072ea <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80072ea:	b480      	push	{r7}
 80072ec:	b083      	sub	sp, #12
 80072ee:	af00      	add	r7, sp, #0
 80072f0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80072fa:	f023 0317 	bic.w	r3, r3, #23
 80072fe:	f043 0210 	orr.w	r2, r3, #16
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8007306:	bf00      	nop
 8007308:	370c      	adds	r7, #12
 800730a:	46bd      	mov	sp, r7
 800730c:	bc80      	pop	{r7}
 800730e:	4770      	bx	lr

08007310 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8007310:	b480      	push	{r7}
 8007312:	b083      	sub	sp, #12
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	f003 0304 	and.w	r3, r3, #4
 8007320:	2b04      	cmp	r3, #4
 8007322:	d101      	bne.n	8007328 <LL_ADC_REG_IsConversionOngoing+0x18>
 8007324:	2301      	movs	r3, #1
 8007326:	e000      	b.n	800732a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007328:	2300      	movs	r3, #0
}
 800732a:	4618      	mov	r0, r3
 800732c:	370c      	adds	r7, #12
 800732e:	46bd      	mov	sp, r7
 8007330:	bc80      	pop	{r7}
 8007332:	4770      	bx	lr

08007334 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b088      	sub	sp, #32
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800733c:	2300      	movs	r3, #0
 800733e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 8007340:	2300      	movs	r3, #0
 8007342:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8007344:	2300      	movs	r3, #0
 8007346:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8007348:	2300      	movs	r3, #0
 800734a:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d101      	bne.n	8007356 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	e1a9      	b.n	80076aa <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon2));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	691b      	ldr	r3, [r3, #16]
 800735a:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007360:	2b00      	cmp	r3, #0
 8007362:	d109      	bne.n	8007378 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f7fd fb97 	bl	8004a98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2200      	movs	r2, #0
 800736e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2200      	movs	r2, #0
 8007374:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4618      	mov	r0, r3
 800737e:	f7ff ff44 	bl	800720a <LL_ADC_IsInternalRegulatorEnabled>
 8007382:	4603      	mov	r3, r0
 8007384:	2b00      	cmp	r3, #0
 8007386:	d114      	bne.n	80073b2 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4618      	mov	r0, r3
 800738e:	f7ff ff18 	bl	80071c2 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8007392:	4b9f      	ldr	r3, [pc, #636]	; (8007610 <HAL_ADC_Init+0x2dc>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	099b      	lsrs	r3, r3, #6
 8007398:	4a9e      	ldr	r2, [pc, #632]	; (8007614 <HAL_ADC_Init+0x2e0>)
 800739a:	fba2 2303 	umull	r2, r3, r2, r3
 800739e:	099b      	lsrs	r3, r3, #6
 80073a0:	005b      	lsls	r3, r3, #1
 80073a2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80073a4:	e002      	b.n	80073ac <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80073a6:	68bb      	ldr	r3, [r7, #8]
 80073a8:	3b01      	subs	r3, #1
 80073aa:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d1f9      	bne.n	80073a6 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	4618      	mov	r0, r3
 80073b8:	f7ff ff27 	bl	800720a <LL_ADC_IsInternalRegulatorEnabled>
 80073bc:	4603      	mov	r3, r0
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d10d      	bne.n	80073de <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073c6:	f043 0210 	orr.w	r2, r3, #16
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80073d2:	f043 0201 	orr.w	r2, r3, #1
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80073da:	2301      	movs	r3, #1
 80073dc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	4618      	mov	r0, r3
 80073e4:	f7ff ff94 	bl	8007310 <LL_ADC_REG_IsConversionOngoing>
 80073e8:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073ee:	f003 0310 	and.w	r3, r3, #16
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	f040 8150 	bne.w	8007698 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	f040 814c 	bne.w	8007698 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007404:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8007408:	f043 0202 	orr.w	r2, r3, #2
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4618      	mov	r0, r3
 8007416:	f7ff ff31 	bl	800727c <LL_ADC_IsEnabled>
 800741a:	4603      	mov	r3, r0
 800741c:	2b00      	cmp	r3, #0
 800741e:	d14a      	bne.n	80074b6 <HAL_ADC_Init+0x182>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	68db      	ldr	r3, [r3, #12]
 8007426:	f023 0118 	bic.w	r1, r3, #24
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	689a      	ldr	r2, [r3, #8]
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	430a      	orrs	r2, r1
 8007434:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                   hadc->Init.Oversampling.Ratio         |
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8007442:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.RightBitShift |
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                   hadc->Init.Oversampling.Ratio         |
 8007448:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.TriggeredMode |
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                   hadc->Init.Oversampling.RightBitShift |
 800744e:	431a      	orrs	r2, r3
                   hadc->Init.TriggerFrequencyMode
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                   hadc->Init.Oversampling.TriggeredMode |
 8007454:	4313      	orrs	r3, r2
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8007456:	697a      	ldr	r2, [r7, #20]
 8007458:	4313      	orrs	r3, r2
 800745a:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007462:	2b01      	cmp	r3, #1
 8007464:	d103      	bne.n	800746e <HAL_ADC_Init+0x13a>
      {
        SET_BIT(tmpCFGR2, ADC_CFGR2_OVSE);
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	f043 0301 	orr.w	r3, r3, #1
 800746c:	617b      	str	r3, [r7, #20]
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	691a      	ldr	r2, [r3, #16]
 8007474:	4b68      	ldr	r3, [pc, #416]	; (8007618 <HAL_ADC_Init+0x2e4>)
 8007476:	4013      	ands	r3, r2
 8007478:	687a      	ldr	r2, [r7, #4]
 800747a:	6812      	ldr	r2, [r2, #0]
 800747c:	6979      	ldr	r1, [r7, #20]
 800747e:	430b      	orrs	r3, r1
 8007480:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 800748a:	d014      	beq.n	80074b6 <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8007490:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007494:	d00f      	beq.n	80074b6 <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800749a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800749e:	d00a      	beq.n	80074b6 <HAL_ADC_Init+0x182>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 80074a0:	4b5e      	ldr	r3, [pc, #376]	; (800761c <HAL_ADC_Init+0x2e8>)
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80074b0:	495a      	ldr	r1, [pc, #360]	; (800761c <HAL_ADC_Init+0x2e8>)
 80074b2:	4313      	orrs	r3, r2
 80074b4:	600b      	str	r3, [r1, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	7e1b      	ldrb	r3, [r3, #24]
 80074ba:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	7e5b      	ldrb	r3, [r3, #25]
 80074c0:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80074c2:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	7e9b      	ldrb	r3, [r3, #26]
 80074c8:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80074ca:	4313      	orrs	r3, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80074cc:	687a      	ldr	r2, [r7, #4]
 80074ce:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80074d0:	2a00      	cmp	r2, #0
 80074d2:	d002      	beq.n	80074da <HAL_ADC_Init+0x1a6>
 80074d4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80074d8:	e000      	b.n	80074dc <HAL_ADC_Init+0x1a8>
 80074da:	2200      	movs	r2, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80074dc:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                           |
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80074e2:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	691b      	ldr	r3, [r3, #16]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	da04      	bge.n	80074f6 <HAL_ADC_Init+0x1c2>
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	691b      	ldr	r3, [r3, #16]
 80074f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80074f4:	e001      	b.n	80074fa <HAL_ADC_Init+0x1c6>
 80074f6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                 hadc->Init.DataAlign                                           |
 80074fa:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007502:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8007504:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8007506:	69ba      	ldr	r2, [r7, #24]
 8007508:	4313      	orrs	r3, r2
 800750a:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007512:	2b01      	cmp	r3, #1
 8007514:	d114      	bne.n	8007540 <HAL_ADC_Init+0x20c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	7e9b      	ldrb	r3, [r3, #26]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d104      	bne.n	8007528 <HAL_ADC_Init+0x1f4>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800751e:	69bb      	ldr	r3, [r7, #24]
 8007520:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007524:	61bb      	str	r3, [r7, #24]
 8007526:	e00b      	b.n	8007540 <HAL_ADC_Init+0x20c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800752c:	f043 0220 	orr.w	r2, r3, #32
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007538:	f043 0201 	orr.w	r2, r3, #1
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007544:	2b00      	cmp	r3, #0
 8007546:	d009      	beq.n	800755c <HAL_ADC_Init+0x228>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800754c:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                   hadc->Init.ExternalTrigConvEdge);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8007554:	4313      	orrs	r3, r2
 8007556:	69ba      	ldr	r2, [r7, #24]
 8007558:	4313      	orrs	r3, r2
 800755a:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	68db      	ldr	r3, [r3, #12]
 8007562:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 8007566:	f423 73f3 	bic.w	r3, r3, #486	; 0x1e6
 800756a:	687a      	ldr	r2, [r7, #4]
 800756c:	6812      	ldr	r2, [r2, #0]
 800756e:	69b9      	ldr	r1, [r7, #24]
 8007570:	430b      	orrs	r3, r1
 8007572:	60d3      	str	r3, [r2, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	691a      	ldr	r2, [r3, #16]
 800757a:	4b29      	ldr	r3, [pc, #164]	; (8007620 <HAL_ADC_Init+0x2ec>)
 800757c:	4013      	ands	r3, r2
 800757e:	687a      	ldr	r2, [r7, #4]
 8007580:	6812      	ldr	r2, [r2, #0]
 8007582:	6979      	ldr	r1, [r7, #20]
 8007584:	430b      	orrs	r3, r1
 8007586:	6113      	str	r3, [r2, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmpCFGR2);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6818      	ldr	r0, [r3, #0]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007590:	461a      	mov	r2, r3
 8007592:	2100      	movs	r1, #0
 8007594:	f7ff fd83 	bl	800709e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6818      	ldr	r0, [r3, #0]
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075a0:	461a      	mov	r2, r3
 80075a2:	4920      	ldr	r1, [pc, #128]	; (8007624 <HAL_ADC_Init+0x2f0>)
 80075a4:	f7ff fd7b 	bl	800709e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	691b      	ldr	r3, [r3, #16]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d108      	bne.n	80075c2 <HAL_ADC_Init+0x28e>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f062 020f 	orn	r2, r2, #15
 80075be:	629a      	str	r2, [r3, #40]	; 0x28
 80075c0:	e045      	b.n	800764e <HAL_ADC_Init+0x31a>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	691b      	ldr	r3, [r3, #16]
 80075c6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80075ca:	d140      	bne.n	800764e <HAL_ADC_Init+0x31a>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 80075cc:	2300      	movs	r3, #0
 80075ce:	613b      	str	r3, [r7, #16]
 80075d0:	e00c      	b.n	80075ec <HAL_ADC_Init+0x2b8>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80075d6:	693b      	ldr	r3, [r7, #16]
 80075d8:	009b      	lsls	r3, r3, #2
 80075da:	fa22 f303 	lsr.w	r3, r2, r3
 80075de:	f003 030f 	and.w	r3, r3, #15
 80075e2:	2b0f      	cmp	r3, #15
 80075e4:	d006      	beq.n	80075f4 <HAL_ADC_Init+0x2c0>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	3301      	adds	r3, #1
 80075ea:	613b      	str	r3, [r7, #16]
 80075ec:	693b      	ldr	r3, [r7, #16]
 80075ee:	2b07      	cmp	r3, #7
 80075f0:	d9ef      	bls.n	80075d2 <HAL_ADC_Init+0x29e>
 80075f2:	e000      	b.n	80075f6 <HAL_ADC_Init+0x2c2>
            ADC_CHSELR_SQ1)
        {
          break;
 80075f4:	bf00      	nop
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 80075f6:	693b      	ldr	r3, [r7, #16]
 80075f8:	2b01      	cmp	r3, #1
 80075fa:	d115      	bne.n	8007628 <HAL_ADC_Init+0x2f4>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f062 020f 	orn	r2, r2, #15
 800760a:	629a      	str	r2, [r3, #40]	; 0x28
 800760c:	e01f      	b.n	800764e <HAL_ADC_Init+0x31a>
 800760e:	bf00      	nop
 8007610:	20000034 	.word	0x20000034
 8007614:	053e2d63 	.word	0x053e2d63
 8007618:	1ffffc02 	.word	0x1ffffc02
 800761c:	40012708 	.word	0x40012708
 8007620:	dffffc02 	.word	0xdffffc02
 8007624:	03ffff04 	.word	0x03ffff04
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	69db      	ldr	r3, [r3, #28]
 8007632:	3b01      	subs	r3, #1
 8007634:	009b      	lsls	r3, r3, #2
 8007636:	f003 031c 	and.w	r3, r3, #28
 800763a:	f06f 020f 	mvn.w	r2, #15
 800763e:	fa02 f103 	lsl.w	r1, r2, r3
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	430a      	orrs	r2, r1
 800764c:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	68da      	ldr	r2, [r3, #12]
 8007654:	4b17      	ldr	r3, [pc, #92]	; (80076b4 <HAL_ADC_Init+0x380>)
 8007656:	4013      	ands	r3, r2
 8007658:	69ba      	ldr	r2, [r7, #24]
 800765a:	429a      	cmp	r2, r3
 800765c:	d10b      	bne.n	8007676 <HAL_ADC_Init+0x342>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2200      	movs	r2, #0
 8007662:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007668:	f023 0303 	bic.w	r3, r3, #3
 800766c:	f043 0201 	orr.w	r2, r3, #1
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8007674:	e018      	b.n	80076a8 <HAL_ADC_Init+0x374>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800767a:	f023 0312 	bic.w	r3, r3, #18
 800767e:	f043 0210 	orr.w	r2, r3, #16
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800768a:	f043 0201 	orr.w	r2, r3, #1
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8007692:	2301      	movs	r3, #1
 8007694:	77fb      	strb	r3, [r7, #31]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8007696:	e007      	b.n	80076a8 <HAL_ADC_Init+0x374>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800769c:	f043 0210 	orr.w	r2, r3, #16
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80076a4:	2301      	movs	r3, #1
 80076a6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80076a8:	7ffb      	ldrb	r3, [r7, #31]
}
 80076aa:	4618      	mov	r0, r3
 80076ac:	3720      	adds	r7, #32
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bd80      	pop	{r7, pc}
 80076b2:	bf00      	nop
 80076b4:	833fffe7 	.word	0x833fffe7

080076b8 <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b084      	sub	sp, #16
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d101      	bne.n	80076ca <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 80076c6:	2301      	movs	r3, #1
 80076c8:	e06a      	b.n	80077a0 <HAL_ADC_DeInit+0xe8>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076ce:	f043 0202 	orr.w	r2, r3, #2
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f000 fab6 	bl	8007c48 <ADC_ConversionStop>
 80076dc:	4603      	mov	r3, r0
 80076de:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80076e0:	7bfb      	ldrb	r3, [r7, #15]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d10f      	bne.n	8007706 <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f000 fb6a 	bl	8007dc0 <ADC_Disable>
 80076ec:	4603      	mov	r3, r0
 80076ee:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80076f0:	7bfb      	ldrb	r3, [r7, #15]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d102      	bne.n	80076fc <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2201      	movs	r2, #1
 80076fa:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4618      	mov	r0, r3
 8007702:	f7ff fd71 	bl	80071e8 <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	685b      	ldr	r3, [r3, #4]
 800770c:	687a      	ldr	r2, [r7, #4]
 800770e:	6812      	ldr	r2, [r2, #0]
 8007710:	f423 7367 	bic.w	r3, r3, #924	; 0x39c
 8007714:	f023 0303 	bic.w	r3, r3, #3
 8007718:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f240 329f 	movw	r2, #927	; 0x39f
 8007722:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	68d9      	ldr	r1, [r3, #12]
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681a      	ldr	r2, [r3, #0]
 800772e:	4b1e      	ldr	r3, [pc, #120]	; (80077a8 <HAL_ADC_DeInit+0xf0>)
 8007730:	400b      	ands	r3, r1
 8007732:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	691a      	ldr	r2, [r3, #16]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 8007742:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	695a      	ldr	r2, [r3, #20]
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f022 0207 	bic.w	r2, r2, #7
 8007752:	615a      	str	r2, [r3, #20]

  /* Reset register TR1 */
  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	6a1a      	ldr	r2, [r3, #32]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f002 22f0 	and.w	r2, r2, #4026593280	; 0xf000f000
 8007762:	621a      	str	r2, [r3, #32]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	2200      	movs	r2, #0
 8007770:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 8007772:	4b0e      	ldr	r3, [pc, #56]	; (80077ac <HAL_ADC_DeInit+0xf4>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	4a0d      	ldr	r2, [pc, #52]	; (80077ac <HAL_ADC_DeInit+0xf4>)
 8007778:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 800777c:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f7fd f99e 	bl	8004ac0 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2200      	movs	r2, #0
 8007788:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2200      	movs	r2, #0
 800778e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2200      	movs	r2, #0
 8007794:	659a      	str	r2, [r3, #88]	; 0x58

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2200      	movs	r2, #0
 800779a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800779e:	7bfb      	ldrb	r3, [r7, #15]
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	3710      	adds	r7, #16
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bd80      	pop	{r7, pc}
 80077a8:	833e0200 	.word	0x833e0200
 80077ac:	40012708 	.word	0x40012708

080077b0 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b084      	sub	sp, #16
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4618      	mov	r0, r3
 80077be:	f7ff fda7 	bl	8007310 <LL_ADC_REG_IsConversionOngoing>
 80077c2:	4603      	mov	r3, r0
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d132      	bne.n	800782e <HAL_ADC_Start+0x7e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80077ce:	2b01      	cmp	r3, #1
 80077d0:	d101      	bne.n	80077d6 <HAL_ADC_Start+0x26>
 80077d2:	2302      	movs	r3, #2
 80077d4:	e02e      	b.n	8007834 <HAL_ADC_Start+0x84>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2201      	movs	r2, #1
 80077da:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	f000 fa70 	bl	8007cc4 <ADC_Enable>
 80077e4:	4603      	mov	r3, r0
 80077e6:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80077e8:	7bfb      	ldrb	r3, [r7, #15]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d11a      	bne.n	8007824 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077f2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80077f6:	f023 0301 	bic.w	r3, r3, #1
 80077fa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2200      	movs	r2, #0
 8007806:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	221c      	movs	r2, #28
 800780e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2200      	movs	r2, #0
 8007814:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4618      	mov	r0, r3
 800781e:	f7ff fd51 	bl	80072c4 <LL_ADC_REG_StartConversion>
 8007822:	e006      	b.n	8007832 <HAL_ADC_Start+0x82>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2200      	movs	r2, #0
 8007828:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 800782c:	e001      	b.n	8007832 <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800782e:	2302      	movs	r3, #2
 8007830:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8007832:	7bfb      	ldrb	r3, [r7, #15]
}
 8007834:	4618      	mov	r0, r3
 8007836:	3710      	adds	r7, #16
 8007838:	46bd      	mov	sp, r7
 800783a:	bd80      	pop	{r7, pc}

0800783c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b084      	sub	sp, #16
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800784a:	2b01      	cmp	r3, #1
 800784c:	d101      	bne.n	8007852 <HAL_ADC_Stop+0x16>
 800784e:	2302      	movs	r3, #2
 8007850:	e022      	b.n	8007898 <HAL_ADC_Stop+0x5c>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2201      	movs	r2, #1
 8007856:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f000 f9f4 	bl	8007c48 <ADC_ConversionStop>
 8007860:	4603      	mov	r3, r0
 8007862:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8007864:	7bfb      	ldrb	r3, [r7, #15]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d111      	bne.n	800788e <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800786a:	6878      	ldr	r0, [r7, #4]
 800786c:	f000 faa8 	bl	8007dc0 <ADC_Disable>
 8007870:	4603      	mov	r3, r0
 8007872:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8007874:	7bfb      	ldrb	r3, [r7, #15]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d109      	bne.n	800788e <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800787e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007882:	f023 0301 	bic.w	r3, r3, #1
 8007886:	f043 0201 	orr.w	r2, r3, #1
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2200      	movs	r2, #0
 8007892:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8007896:	7bfb      	ldrb	r3, [r7, #15]
}
 8007898:	4618      	mov	r0, r3
 800789a:	3710      	adds	r7, #16
 800789c:	46bd      	mov	sp, r7
 800789e:	bd80      	pop	{r7, pc}

080078a0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b084      	sub	sp, #16
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
 80078a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	695b      	ldr	r3, [r3, #20]
 80078ae:	2b08      	cmp	r3, #8
 80078b0:	d102      	bne.n	80078b8 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80078b2:	2308      	movs	r3, #8
 80078b4:	60fb      	str	r3, [r7, #12]
 80078b6:	e010      	b.n	80078da <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	68db      	ldr	r3, [r3, #12]
 80078be:	f003 0301 	and.w	r3, r3, #1
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d007      	beq.n	80078d6 <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078ca:	f043 0220 	orr.w	r2, r3, #32
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80078d2:	2301      	movs	r3, #1
 80078d4:	e070      	b.n	80079b8 <HAL_ADC_PollForConversion+0x118>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 80078d6:	2304      	movs	r3, #4
 80078d8:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80078da:	f7fe fc7d 	bl	80061d8 <HAL_GetTick>
 80078de:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80078e0:	e01a      	b.n	8007918 <HAL_ADC_PollForConversion+0x78>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078e8:	d016      	beq.n	8007918 <HAL_ADC_PollForConversion+0x78>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80078ea:	f7fe fc75 	bl	80061d8 <HAL_GetTick>
 80078ee:	4602      	mov	r2, r0
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	1ad3      	subs	r3, r2, r3
 80078f4:	683a      	ldr	r2, [r7, #0]
 80078f6:	429a      	cmp	r2, r3
 80078f8:	d302      	bcc.n	8007900 <HAL_ADC_PollForConversion+0x60>
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d10b      	bne.n	8007918 <HAL_ADC_PollForConversion+0x78>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007904:	f043 0204 	orr.w	r2, r3, #4
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	659a      	str	r2, [r3, #88]	; 0x58

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2200      	movs	r2, #0
 8007910:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_TIMEOUT;
 8007914:	2303      	movs	r3, #3
 8007916:	e04f      	b.n	80079b8 <HAL_ADC_PollForConversion+0x118>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	681a      	ldr	r2, [r3, #0]
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	4013      	ands	r3, r2
 8007922:	2b00      	cmp	r3, #0
 8007924:	d0dd      	beq.n	80078e2 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800792a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	4618      	mov	r0, r3
 8007938:	f7ff fbcf 	bl	80070da <LL_ADC_REG_IsTriggerSourceSWStart>
 800793c:	4603      	mov	r3, r0
 800793e:	2b00      	cmp	r3, #0
 8007940:	d031      	beq.n	80079a6 <HAL_ADC_PollForConversion+0x106>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	7e9b      	ldrb	r3, [r3, #26]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d12d      	bne.n	80079a6 <HAL_ADC_PollForConversion+0x106>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f003 0308 	and.w	r3, r3, #8
 8007954:	2b08      	cmp	r3, #8
 8007956:	d126      	bne.n	80079a6 <HAL_ADC_PollForConversion+0x106>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	4618      	mov	r0, r3
 800795e:	f7ff fcd7 	bl	8007310 <LL_ADC_REG_IsConversionOngoing>
 8007962:	4603      	mov	r3, r0
 8007964:	2b00      	cmp	r3, #0
 8007966:	d112      	bne.n	800798e <HAL_ADC_PollForConversion+0xee>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	685a      	ldr	r2, [r3, #4]
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f022 020c 	bic.w	r2, r2, #12
 8007976:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800797c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007980:	f023 0301 	bic.w	r3, r3, #1
 8007984:	f043 0201 	orr.w	r2, r3, #1
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	659a      	str	r2, [r3, #88]	; 0x58
 800798c:	e00b      	b.n	80079a6 <HAL_ADC_PollForConversion+0x106>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007992:	f043 0220 	orr.w	r2, r3, #32
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800799e:	f043 0201 	orr.w	r2, r3, #1
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	7e1b      	ldrb	r3, [r3, #24]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d103      	bne.n	80079b6 <HAL_ADC_PollForConversion+0x116>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	220c      	movs	r2, #12
 80079b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80079b6:	2300      	movs	r3, #0
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	3710      	adds	r7, #16
 80079bc:	46bd      	mov	sp, r7
 80079be:	bd80      	pop	{r7, pc}

080079c0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80079c0:	b480      	push	{r7}
 80079c2:	b083      	sub	sp, #12
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80079ce:	4618      	mov	r0, r3
 80079d0:	370c      	adds	r7, #12
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bc80      	pop	{r7}
 80079d6:	4770      	bx	lr

080079d8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b088      	sub	sp, #32
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
 80079e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80079e2:	2300      	movs	r3, #0
 80079e4:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80079e6:	2300      	movs	r3, #0
 80079e8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(sConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	691b      	ldr	r3, [r3, #16]
 80079ee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80079f8:	2b01      	cmp	r3, #1
 80079fa:	d101      	bne.n	8007a00 <HAL_ADC_ConfigChannel+0x28>
 80079fc:	2302      	movs	r3, #2
 80079fe:	e110      	b.n	8007c22 <HAL_ADC_ConfigChannel+0x24a>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2201      	movs	r2, #1
 8007a04:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	f7ff fc7f 	bl	8007310 <LL_ADC_REG_IsConversionOngoing>
 8007a12:	4603      	mov	r3, r0
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	f040 80f7 	bne.w	8007c08 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	685b      	ldr	r3, [r3, #4]
 8007a1e:	2b02      	cmp	r3, #2
 8007a20:	f000 80b1 	beq.w	8007b86 <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	691b      	ldr	r3, [r3, #16]
 8007a28:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007a2c:	d004      	beq.n	8007a38 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8007a32:	4a7e      	ldr	r2, [pc, #504]	; (8007c2c <HAL_ADC_ConfigChannel+0x254>)
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d108      	bne.n	8007a4a <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681a      	ldr	r2, [r3, #0]
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	4619      	mov	r1, r3
 8007a42:	4610      	mov	r0, r2
 8007a44:	f7ff fb7c 	bl	8007140 <LL_ADC_REG_SetSequencerChAdd>
 8007a48:	e041      	b.n	8007ace <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	685b      	ldr	r3, [r3, #4]
 8007a52:	f003 031f 	and.w	r3, r3, #31
 8007a56:	210f      	movs	r1, #15
 8007a58:	fa01 f303 	lsl.w	r3, r1, r3
 8007a5c:	43db      	mvns	r3, r3
 8007a5e:	401a      	ands	r2, r3
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d105      	bne.n	8007a78 <HAL_ADC_ConfigChannel+0xa0>
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	0e9b      	lsrs	r3, r3, #26
 8007a72:	f003 031f 	and.w	r3, r3, #31
 8007a76:	e011      	b.n	8007a9c <HAL_ADC_ConfigChannel+0xc4>
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a7e:	693b      	ldr	r3, [r7, #16]
 8007a80:	fa93 f3a3 	rbit	r3, r3
 8007a84:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8007a8a:	697b      	ldr	r3, [r7, #20]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d101      	bne.n	8007a94 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8007a90:	2320      	movs	r3, #32
 8007a92:	e003      	b.n	8007a9c <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	fab3 f383 	clz	r3, r3
 8007a9a:	b2db      	uxtb	r3, r3
 8007a9c:	6839      	ldr	r1, [r7, #0]
 8007a9e:	6849      	ldr	r1, [r1, #4]
 8007aa0:	f001 011f 	and.w	r1, r1, #31
 8007aa4:	408b      	lsls	r3, r1
 8007aa6:	431a      	orrs	r2, r3
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	089b      	lsrs	r3, r3, #2
 8007ab2:	1c5a      	adds	r2, r3, #1
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	69db      	ldr	r3, [r3, #28]
 8007ab8:	429a      	cmp	r2, r3
 8007aba:	d808      	bhi.n	8007ace <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6818      	ldr	r0, [r3, #0]
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	6859      	ldr	r1, [r3, #4]
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	461a      	mov	r2, r3
 8007aca:	f7ff fb18 	bl	80070fe <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6818      	ldr	r0, [r3, #0]
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	6819      	ldr	r1, [r3, #0]
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	689b      	ldr	r3, [r3, #8]
 8007ada:	461a      	mov	r2, r3
 8007adc:	f7ff fb55 	bl	800718a <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	f280 8097 	bge.w	8007c18 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007aea:	4851      	ldr	r0, [pc, #324]	; (8007c30 <HAL_ADC_ConfigChannel+0x258>)
 8007aec:	f7ff faca 	bl	8007084 <LL_ADC_GetCommonPathInternalCh>
 8007af0:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	4a4f      	ldr	r2, [pc, #316]	; (8007c34 <HAL_ADC_ConfigChannel+0x25c>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d120      	bne.n	8007b3e <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007afc:	69bb      	ldr	r3, [r7, #24]
 8007afe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d11b      	bne.n	8007b3e <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007b06:	69bb      	ldr	r3, [r7, #24]
 8007b08:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007b0c:	4619      	mov	r1, r3
 8007b0e:	4848      	ldr	r0, [pc, #288]	; (8007c30 <HAL_ADC_ConfigChannel+0x258>)
 8007b10:	f7ff faa6 	bl	8007060 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8007b14:	4b48      	ldr	r3, [pc, #288]	; (8007c38 <HAL_ADC_ConfigChannel+0x260>)
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	099b      	lsrs	r3, r3, #6
 8007b1a:	4a48      	ldr	r2, [pc, #288]	; (8007c3c <HAL_ADC_ConfigChannel+0x264>)
 8007b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8007b20:	099a      	lsrs	r2, r3, #6
 8007b22:	4613      	mov	r3, r2
 8007b24:	005b      	lsls	r3, r3, #1
 8007b26:	4413      	add	r3, r2
 8007b28:	009b      	lsls	r3, r3, #2
 8007b2a:	3301      	adds	r3, #1
 8007b2c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8007b2e:	e002      	b.n	8007b36 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	3b01      	subs	r3, #1
 8007b34:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8007b36:	68bb      	ldr	r3, [r7, #8]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d1f9      	bne.n	8007b30 <HAL_ADC_ConfigChannel+0x158>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8007b3c:	e06c      	b.n	8007c18 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	4a3f      	ldr	r2, [pc, #252]	; (8007c40 <HAL_ADC_ConfigChannel+0x268>)
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d10c      	bne.n	8007b62 <HAL_ADC_ConfigChannel+0x18a>
 8007b48:	69bb      	ldr	r3, [r7, #24]
 8007b4a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d107      	bne.n	8007b62 <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007b52:	69bb      	ldr	r3, [r7, #24]
 8007b54:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007b58:	4619      	mov	r1, r3
 8007b5a:	4835      	ldr	r0, [pc, #212]	; (8007c30 <HAL_ADC_ConfigChannel+0x258>)
 8007b5c:	f7ff fa80 	bl	8007060 <LL_ADC_SetCommonPathInternalCh>
 8007b60:	e05a      	b.n	8007c18 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	4a37      	ldr	r2, [pc, #220]	; (8007c44 <HAL_ADC_ConfigChannel+0x26c>)
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d155      	bne.n	8007c18 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007b6c:	69bb      	ldr	r3, [r7, #24]
 8007b6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d150      	bne.n	8007c18 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007b76:	69bb      	ldr	r3, [r7, #24]
 8007b78:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007b7c:	4619      	mov	r1, r3
 8007b7e:	482c      	ldr	r0, [pc, #176]	; (8007c30 <HAL_ADC_ConfigChannel+0x258>)
 8007b80:	f7ff fa6e 	bl	8007060 <LL_ADC_SetCommonPathInternalCh>
 8007b84:	e048      	b.n	8007c18 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	691b      	ldr	r3, [r3, #16]
 8007b8a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007b8e:	d004      	beq.n	8007b9a <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8007b94:	4a25      	ldr	r2, [pc, #148]	; (8007c2c <HAL_ADC_ConfigChannel+0x254>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d107      	bne.n	8007baa <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681a      	ldr	r2, [r3, #0]
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4619      	mov	r1, r3
 8007ba4:	4610      	mov	r0, r2
 8007ba6:	f7ff fadd 	bl	8007164 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	da32      	bge.n	8007c18 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007bb2:	481f      	ldr	r0, [pc, #124]	; (8007c30 <HAL_ADC_ConfigChannel+0x258>)
 8007bb4:	f7ff fa66 	bl	8007084 <LL_ADC_GetCommonPathInternalCh>
 8007bb8:	61b8      	str	r0, [r7, #24]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	4a1d      	ldr	r2, [pc, #116]	; (8007c34 <HAL_ADC_ConfigChannel+0x25c>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d107      	bne.n	8007bd4 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007bc4:	69bb      	ldr	r3, [r7, #24]
 8007bc6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8007bca:	4619      	mov	r1, r3
 8007bcc:	4818      	ldr	r0, [pc, #96]	; (8007c30 <HAL_ADC_ConfigChannel+0x258>)
 8007bce:	f7ff fa47 	bl	8007060 <LL_ADC_SetCommonPathInternalCh>
 8007bd2:	e021      	b.n	8007c18 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	4a19      	ldr	r2, [pc, #100]	; (8007c40 <HAL_ADC_ConfigChannel+0x268>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d107      	bne.n	8007bee <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007bde:	69bb      	ldr	r3, [r7, #24]
 8007be0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007be4:	4619      	mov	r1, r3
 8007be6:	4812      	ldr	r0, [pc, #72]	; (8007c30 <HAL_ADC_ConfigChannel+0x258>)
 8007be8:	f7ff fa3a 	bl	8007060 <LL_ADC_SetCommonPathInternalCh>
 8007bec:	e014      	b.n	8007c18 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	4a14      	ldr	r2, [pc, #80]	; (8007c44 <HAL_ADC_ConfigChannel+0x26c>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d10f      	bne.n	8007c18 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007bf8:	69bb      	ldr	r3, [r7, #24]
 8007bfa:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8007bfe:	4619      	mov	r1, r3
 8007c00:	480b      	ldr	r0, [pc, #44]	; (8007c30 <HAL_ADC_ConfigChannel+0x258>)
 8007c02:	f7ff fa2d 	bl	8007060 <LL_ADC_SetCommonPathInternalCh>
 8007c06:	e007      	b.n	8007c18 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c0c:	f043 0220 	orr.w	r2, r3, #32
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8007c14:	2301      	movs	r3, #1
 8007c16:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8007c20:	7ffb      	ldrb	r3, [r7, #31]
}
 8007c22:	4618      	mov	r0, r3
 8007c24:	3720      	adds	r7, #32
 8007c26:	46bd      	mov	sp, r7
 8007c28:	bd80      	pop	{r7, pc}
 8007c2a:	bf00      	nop
 8007c2c:	80000004 	.word	0x80000004
 8007c30:	40012708 	.word	0x40012708
 8007c34:	b0001000 	.word	0xb0001000
 8007c38:	20000034 	.word	0x20000034
 8007c3c:	053e2d63 	.word	0x053e2d63
 8007c40:	b8004000 	.word	0xb8004000
 8007c44:	b4002000 	.word	0xb4002000

08007c48 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b084      	sub	sp, #16
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4618      	mov	r0, r3
 8007c56:	f7ff fb5b 	bl	8007310 <LL_ADC_REG_IsConversionOngoing>
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d02c      	beq.n	8007cba <ADC_ConversionStop+0x72>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	4618      	mov	r0, r3
 8007c66:	f7ff fb1b 	bl	80072a0 <LL_ADC_IsDisableOngoing>
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d104      	bne.n	8007c7a <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	4618      	mov	r0, r3
 8007c76:	f7ff fb38 	bl	80072ea <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8007c7a:	f7fe faad 	bl	80061d8 <HAL_GetTick>
 8007c7e:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8007c80:	e014      	b.n	8007cac <ADC_ConversionStop+0x64>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8007c82:	f7fe faa9 	bl	80061d8 <HAL_GetTick>
 8007c86:	4602      	mov	r2, r0
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	1ad3      	subs	r3, r2, r3
 8007c8c:	2b02      	cmp	r3, #2
 8007c8e:	d90d      	bls.n	8007cac <ADC_ConversionStop+0x64>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c94:	f043 0210 	orr.w	r2, r3, #16
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ca0:	f043 0201 	orr.w	r2, r3, #1
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	e007      	b.n	8007cbc <ADC_ConversionStop+0x74>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	689b      	ldr	r3, [r3, #8]
 8007cb2:	f003 0304 	and.w	r3, r3, #4
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d1e3      	bne.n	8007c82 <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8007cba:	2300      	movs	r3, #0
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3710      	adds	r7, #16
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}

08007cc4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b084      	sub	sp, #16
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8007ccc:	2300      	movs	r3, #0
 8007cce:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	f7ff fad1 	bl	800727c <LL_ADC_IsEnabled>
 8007cda:	4603      	mov	r3, r0
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d162      	bne.n	8007da6 <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	689a      	ldr	r2, [r3, #8]
 8007ce6:	4b32      	ldr	r3, [pc, #200]	; (8007db0 <ADC_Enable+0xec>)
 8007ce8:	4013      	ands	r3, r2
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d00d      	beq.n	8007d0a <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cf2:	f043 0210 	orr.w	r2, r3, #16
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007cfe:	f043 0201 	orr.w	r2, r3, #1
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8007d06:	2301      	movs	r3, #1
 8007d08:	e04e      	b.n	8007da8 <ADC_Enable+0xe4>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	4618      	mov	r0, r3
 8007d10:	f7ff fa8e 	bl	8007230 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8007d14:	4827      	ldr	r0, [pc, #156]	; (8007db4 <ADC_Enable+0xf0>)
 8007d16:	f7ff f9b5 	bl	8007084 <LL_ADC_GetCommonPathInternalCh>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d00f      	beq.n	8007d44 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8007d24:	4b24      	ldr	r3, [pc, #144]	; (8007db8 <ADC_Enable+0xf4>)
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	099b      	lsrs	r3, r3, #6
 8007d2a:	4a24      	ldr	r2, [pc, #144]	; (8007dbc <ADC_Enable+0xf8>)
 8007d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8007d30:	099b      	lsrs	r3, r3, #6
 8007d32:	3301      	adds	r3, #1
 8007d34:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007d36:	e002      	b.n	8007d3e <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	3b01      	subs	r3, #1
 8007d3c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d1f9      	bne.n	8007d38 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	7e5b      	ldrb	r3, [r3, #25]
 8007d48:	2b01      	cmp	r3, #1
 8007d4a:	d02c      	beq.n	8007da6 <ADC_Enable+0xe2>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8007d4c:	f7fe fa44 	bl	80061d8 <HAL_GetTick>
 8007d50:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007d52:	e021      	b.n	8007d98 <ADC_Enable+0xd4>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	4618      	mov	r0, r3
 8007d5a:	f7ff fa8f 	bl	800727c <LL_ADC_IsEnabled>
 8007d5e:	4603      	mov	r3, r0
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d104      	bne.n	8007d6e <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4618      	mov	r0, r3
 8007d6a:	f7ff fa61 	bl	8007230 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007d6e:	f7fe fa33 	bl	80061d8 <HAL_GetTick>
 8007d72:	4602      	mov	r2, r0
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	1ad3      	subs	r3, r2, r3
 8007d78:	2b02      	cmp	r3, #2
 8007d7a:	d90d      	bls.n	8007d98 <ADC_Enable+0xd4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d80:	f043 0210 	orr.w	r2, r3, #16
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d8c:	f043 0201 	orr.w	r2, r3, #1
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8007d94:	2301      	movs	r3, #1
 8007d96:	e007      	b.n	8007da8 <ADC_Enable+0xe4>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f003 0301 	and.w	r3, r3, #1
 8007da2:	2b01      	cmp	r3, #1
 8007da4:	d1d6      	bne.n	8007d54 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007da6:	2300      	movs	r3, #0
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3710      	adds	r7, #16
 8007dac:	46bd      	mov	sp, r7
 8007dae:	bd80      	pop	{r7, pc}
 8007db0:	80000017 	.word	0x80000017
 8007db4:	40012708 	.word	0x40012708
 8007db8:	20000034 	.word	0x20000034
 8007dbc:	053e2d63 	.word	0x053e2d63

08007dc0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b084      	sub	sp, #16
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	4618      	mov	r0, r3
 8007dce:	f7ff fa67 	bl	80072a0 <LL_ADC_IsDisableOngoing>
 8007dd2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	4618      	mov	r0, r3
 8007dda:	f7ff fa4f 	bl	800727c <LL_ADC_IsEnabled>
 8007dde:	4603      	mov	r3, r0
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d040      	beq.n	8007e66 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d13d      	bne.n	8007e66 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	689b      	ldr	r3, [r3, #8]
 8007df0:	f003 0305 	and.w	r3, r3, #5
 8007df4:	2b01      	cmp	r3, #1
 8007df6:	d10c      	bne.n	8007e12 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	f7ff fa2a 	bl	8007256 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	2203      	movs	r2, #3
 8007e08:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8007e0a:	f7fe f9e5 	bl	80061d8 <HAL_GetTick>
 8007e0e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007e10:	e022      	b.n	8007e58 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e16:	f043 0210 	orr.w	r2, r3, #16
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e22:	f043 0201 	orr.w	r2, r3, #1
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	e01c      	b.n	8007e68 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007e2e:	f7fe f9d3 	bl	80061d8 <HAL_GetTick>
 8007e32:	4602      	mov	r2, r0
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	1ad3      	subs	r3, r2, r3
 8007e38:	2b02      	cmp	r3, #2
 8007e3a:	d90d      	bls.n	8007e58 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e40:	f043 0210 	orr.w	r2, r3, #16
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e4c:	f043 0201 	orr.w	r2, r3, #1
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8007e54:	2301      	movs	r3, #1
 8007e56:	e007      	b.n	8007e68 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	689b      	ldr	r3, [r3, #8]
 8007e5e:	f003 0301 	and.w	r3, r3, #1
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d1e3      	bne.n	8007e2e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007e66:	2300      	movs	r3, #0
}
 8007e68:	4618      	mov	r0, r3
 8007e6a:	3710      	adds	r7, #16
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}

08007e70 <LL_ADC_IsEnabled>:
{
 8007e70:	b480      	push	{r7}
 8007e72:	b083      	sub	sp, #12
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	689b      	ldr	r3, [r3, #8]
 8007e7c:	f003 0301 	and.w	r3, r3, #1
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	d101      	bne.n	8007e88 <LL_ADC_IsEnabled+0x18>
 8007e84:	2301      	movs	r3, #1
 8007e86:	e000      	b.n	8007e8a <LL_ADC_IsEnabled+0x1a>
 8007e88:	2300      	movs	r3, #0
}
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	370c      	adds	r7, #12
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bc80      	pop	{r7}
 8007e92:	4770      	bx	lr

08007e94 <LL_ADC_IsCalibrationOnGoing>:
{
 8007e94:	b480      	push	{r7}
 8007e96:	b083      	sub	sp, #12
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	689b      	ldr	r3, [r3, #8]
 8007ea0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007ea4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007ea8:	d101      	bne.n	8007eae <LL_ADC_IsCalibrationOnGoing+0x1a>
 8007eaa:	2301      	movs	r3, #1
 8007eac:	e000      	b.n	8007eb0 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8007eae:	2300      	movs	r3, #0
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	370c      	adds	r7, #12
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	bc80      	pop	{r7}
 8007eb8:	4770      	bx	lr

08007eba <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8007eba:	b580      	push	{r7, lr}
 8007ebc:	b086      	sub	sp, #24
 8007ebe:	af00      	add	r7, sp, #0
 8007ec0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8007ecc:	2b01      	cmp	r3, #1
 8007ece:	d101      	bne.n	8007ed4 <HAL_ADCEx_Calibration_Start+0x1a>
 8007ed0:	2302      	movs	r3, #2
 8007ed2:	e068      	b.n	8007fa6 <HAL_ADCEx_Calibration_Start+0xec>
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2201      	movs	r2, #1
 8007ed8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8007edc:	6878      	ldr	r0, [r7, #4]
 8007ede:	f7ff ff6f 	bl	8007dc0 <ADC_Disable>
 8007ee2:	4603      	mov	r3, r0
 8007ee4:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	4618      	mov	r0, r3
 8007eec:	f7ff ffc0 	bl	8007e70 <LL_ADC_IsEnabled>
 8007ef0:	4603      	mov	r3, r0
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d14c      	bne.n	8007f90 <HAL_ADCEx_Calibration_Start+0xd6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007efa:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8007efe:	f043 0202 	orr.w	r2, r3, #2
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	68db      	ldr	r3, [r3, #12]
 8007f0c:	f003 0303 	and.w	r3, r3, #3
 8007f10:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	68da      	ldr	r2, [r3, #12]
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f022 0203 	bic.w	r2, r2, #3
 8007f20:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	689a      	ldr	r2, [r3, #8]
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8007f30:	609a      	str	r2, [r3, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007f32:	e014      	b.n	8007f5e <HAL_ADCEx_Calibration_Start+0xa4>
    {
      wait_loop_index++;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	3301      	adds	r3, #1
 8007f38:	60fb      	str	r3, [r7, #12]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	f5b3 3f2e 	cmp.w	r3, #178176	; 0x2b800
 8007f40:	d30d      	bcc.n	8007f5e <HAL_ADCEx_Calibration_Start+0xa4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f46:	f023 0312 	bic.w	r3, r3, #18
 8007f4a:	f043 0210 	orr.w	r2, r3, #16
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2200      	movs	r2, #0
 8007f56:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	e023      	b.n	8007fa6 <HAL_ADCEx_Calibration_Start+0xec>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	4618      	mov	r0, r3
 8007f64:	f7ff ff96 	bl	8007e94 <LL_ADC_IsCalibrationOnGoing>
 8007f68:	4603      	mov	r3, r0
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d1e2      	bne.n	8007f34 <HAL_ADCEx_Calibration_Start+0x7a>
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	68d9      	ldr	r1, [r3, #12]
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	693a      	ldr	r2, [r7, #16]
 8007f7a:	430a      	orrs	r2, r1
 8007f7c:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f82:	f023 0303 	bic.w	r3, r3, #3
 8007f86:	f043 0201 	orr.w	r2, r3, #1
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	659a      	str	r2, [r3, #88]	; 0x58
 8007f8e:	e005      	b.n	8007f9c <HAL_ADCEx_Calibration_Start+0xe2>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f94:	f043 0210 	orr.w	r2, r3, #16
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8007fa4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	3718      	adds	r7, #24
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}
	...

08007fb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b085      	sub	sp, #20
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	f003 0307 	and.w	r3, r3, #7
 8007fbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007fc0:	4b0c      	ldr	r3, [pc, #48]	; (8007ff4 <__NVIC_SetPriorityGrouping+0x44>)
 8007fc2:	68db      	ldr	r3, [r3, #12]
 8007fc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007fc6:	68ba      	ldr	r2, [r7, #8]
 8007fc8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007fcc:	4013      	ands	r3, r2
 8007fce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007fd8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007fdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007fe0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007fe2:	4a04      	ldr	r2, [pc, #16]	; (8007ff4 <__NVIC_SetPriorityGrouping+0x44>)
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	60d3      	str	r3, [r2, #12]
}
 8007fe8:	bf00      	nop
 8007fea:	3714      	adds	r7, #20
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bc80      	pop	{r7}
 8007ff0:	4770      	bx	lr
 8007ff2:	bf00      	nop
 8007ff4:	e000ed00 	.word	0xe000ed00

08007ff8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007ff8:	b480      	push	{r7}
 8007ffa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007ffc:	4b04      	ldr	r3, [pc, #16]	; (8008010 <__NVIC_GetPriorityGrouping+0x18>)
 8007ffe:	68db      	ldr	r3, [r3, #12]
 8008000:	0a1b      	lsrs	r3, r3, #8
 8008002:	f003 0307 	and.w	r3, r3, #7
}
 8008006:	4618      	mov	r0, r3
 8008008:	46bd      	mov	sp, r7
 800800a:	bc80      	pop	{r7}
 800800c:	4770      	bx	lr
 800800e:	bf00      	nop
 8008010:	e000ed00 	.word	0xe000ed00

08008014 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008014:	b480      	push	{r7}
 8008016:	b083      	sub	sp, #12
 8008018:	af00      	add	r7, sp, #0
 800801a:	4603      	mov	r3, r0
 800801c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800801e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008022:	2b00      	cmp	r3, #0
 8008024:	db0b      	blt.n	800803e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008026:	79fb      	ldrb	r3, [r7, #7]
 8008028:	f003 021f 	and.w	r2, r3, #31
 800802c:	4906      	ldr	r1, [pc, #24]	; (8008048 <__NVIC_EnableIRQ+0x34>)
 800802e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008032:	095b      	lsrs	r3, r3, #5
 8008034:	2001      	movs	r0, #1
 8008036:	fa00 f202 	lsl.w	r2, r0, r2
 800803a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800803e:	bf00      	nop
 8008040:	370c      	adds	r7, #12
 8008042:	46bd      	mov	sp, r7
 8008044:	bc80      	pop	{r7}
 8008046:	4770      	bx	lr
 8008048:	e000e100 	.word	0xe000e100

0800804c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800804c:	b480      	push	{r7}
 800804e:	b083      	sub	sp, #12
 8008050:	af00      	add	r7, sp, #0
 8008052:	4603      	mov	r3, r0
 8008054:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800805a:	2b00      	cmp	r3, #0
 800805c:	db12      	blt.n	8008084 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800805e:	79fb      	ldrb	r3, [r7, #7]
 8008060:	f003 021f 	and.w	r2, r3, #31
 8008064:	490a      	ldr	r1, [pc, #40]	; (8008090 <__NVIC_DisableIRQ+0x44>)
 8008066:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800806a:	095b      	lsrs	r3, r3, #5
 800806c:	2001      	movs	r0, #1
 800806e:	fa00 f202 	lsl.w	r2, r0, r2
 8008072:	3320      	adds	r3, #32
 8008074:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8008078:	f3bf 8f4f 	dsb	sy
}
 800807c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800807e:	f3bf 8f6f 	isb	sy
}
 8008082:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8008084:	bf00      	nop
 8008086:	370c      	adds	r7, #12
 8008088:	46bd      	mov	sp, r7
 800808a:	bc80      	pop	{r7}
 800808c:	4770      	bx	lr
 800808e:	bf00      	nop
 8008090:	e000e100 	.word	0xe000e100

08008094 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008094:	b480      	push	{r7}
 8008096:	b083      	sub	sp, #12
 8008098:	af00      	add	r7, sp, #0
 800809a:	4603      	mov	r3, r0
 800809c:	6039      	str	r1, [r7, #0]
 800809e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80080a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	db0a      	blt.n	80080be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	b2da      	uxtb	r2, r3
 80080ac:	490c      	ldr	r1, [pc, #48]	; (80080e0 <__NVIC_SetPriority+0x4c>)
 80080ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80080b2:	0112      	lsls	r2, r2, #4
 80080b4:	b2d2      	uxtb	r2, r2
 80080b6:	440b      	add	r3, r1
 80080b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80080bc:	e00a      	b.n	80080d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	b2da      	uxtb	r2, r3
 80080c2:	4908      	ldr	r1, [pc, #32]	; (80080e4 <__NVIC_SetPriority+0x50>)
 80080c4:	79fb      	ldrb	r3, [r7, #7]
 80080c6:	f003 030f 	and.w	r3, r3, #15
 80080ca:	3b04      	subs	r3, #4
 80080cc:	0112      	lsls	r2, r2, #4
 80080ce:	b2d2      	uxtb	r2, r2
 80080d0:	440b      	add	r3, r1
 80080d2:	761a      	strb	r2, [r3, #24]
}
 80080d4:	bf00      	nop
 80080d6:	370c      	adds	r7, #12
 80080d8:	46bd      	mov	sp, r7
 80080da:	bc80      	pop	{r7}
 80080dc:	4770      	bx	lr
 80080de:	bf00      	nop
 80080e0:	e000e100 	.word	0xe000e100
 80080e4:	e000ed00 	.word	0xe000ed00

080080e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80080e8:	b480      	push	{r7}
 80080ea:	b089      	sub	sp, #36	; 0x24
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	60f8      	str	r0, [r7, #12]
 80080f0:	60b9      	str	r1, [r7, #8]
 80080f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	f003 0307 	and.w	r3, r3, #7
 80080fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80080fc:	69fb      	ldr	r3, [r7, #28]
 80080fe:	f1c3 0307 	rsb	r3, r3, #7
 8008102:	2b04      	cmp	r3, #4
 8008104:	bf28      	it	cs
 8008106:	2304      	movcs	r3, #4
 8008108:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800810a:	69fb      	ldr	r3, [r7, #28]
 800810c:	3304      	adds	r3, #4
 800810e:	2b06      	cmp	r3, #6
 8008110:	d902      	bls.n	8008118 <NVIC_EncodePriority+0x30>
 8008112:	69fb      	ldr	r3, [r7, #28]
 8008114:	3b03      	subs	r3, #3
 8008116:	e000      	b.n	800811a <NVIC_EncodePriority+0x32>
 8008118:	2300      	movs	r3, #0
 800811a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800811c:	f04f 32ff 	mov.w	r2, #4294967295
 8008120:	69bb      	ldr	r3, [r7, #24]
 8008122:	fa02 f303 	lsl.w	r3, r2, r3
 8008126:	43da      	mvns	r2, r3
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	401a      	ands	r2, r3
 800812c:	697b      	ldr	r3, [r7, #20]
 800812e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008130:	f04f 31ff 	mov.w	r1, #4294967295
 8008134:	697b      	ldr	r3, [r7, #20]
 8008136:	fa01 f303 	lsl.w	r3, r1, r3
 800813a:	43d9      	mvns	r1, r3
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008140:	4313      	orrs	r3, r2
         );
}
 8008142:	4618      	mov	r0, r3
 8008144:	3724      	adds	r7, #36	; 0x24
 8008146:	46bd      	mov	sp, r7
 8008148:	bc80      	pop	{r7}
 800814a:	4770      	bx	lr

0800814c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b082      	sub	sp, #8
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008154:	6878      	ldr	r0, [r7, #4]
 8008156:	f7ff ff2b 	bl	8007fb0 <__NVIC_SetPriorityGrouping>
}
 800815a:	bf00      	nop
 800815c:	3708      	adds	r7, #8
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}

08008162 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008162:	b580      	push	{r7, lr}
 8008164:	b086      	sub	sp, #24
 8008166:	af00      	add	r7, sp, #0
 8008168:	4603      	mov	r3, r0
 800816a:	60b9      	str	r1, [r7, #8]
 800816c:	607a      	str	r2, [r7, #4]
 800816e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8008170:	f7ff ff42 	bl	8007ff8 <__NVIC_GetPriorityGrouping>
 8008174:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008176:	687a      	ldr	r2, [r7, #4]
 8008178:	68b9      	ldr	r1, [r7, #8]
 800817a:	6978      	ldr	r0, [r7, #20]
 800817c:	f7ff ffb4 	bl	80080e8 <NVIC_EncodePriority>
 8008180:	4602      	mov	r2, r0
 8008182:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008186:	4611      	mov	r1, r2
 8008188:	4618      	mov	r0, r3
 800818a:	f7ff ff83 	bl	8008094 <__NVIC_SetPriority>
}
 800818e:	bf00      	nop
 8008190:	3718      	adds	r7, #24
 8008192:	46bd      	mov	sp, r7
 8008194:	bd80      	pop	{r7, pc}

08008196 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008196:	b580      	push	{r7, lr}
 8008198:	b082      	sub	sp, #8
 800819a:	af00      	add	r7, sp, #0
 800819c:	4603      	mov	r3, r0
 800819e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80081a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80081a4:	4618      	mov	r0, r3
 80081a6:	f7ff ff35 	bl	8008014 <__NVIC_EnableIRQ>
}
 80081aa:	bf00      	nop
 80081ac:	3708      	adds	r7, #8
 80081ae:	46bd      	mov	sp, r7
 80081b0:	bd80      	pop	{r7, pc}

080081b2 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80081b2:	b580      	push	{r7, lr}
 80081b4:	b082      	sub	sp, #8
 80081b6:	af00      	add	r7, sp, #0
 80081b8:	4603      	mov	r3, r0
 80081ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80081bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80081c0:	4618      	mov	r0, r3
 80081c2:	f7ff ff43 	bl	800804c <__NVIC_DisableIRQ>
}
 80081c6:	bf00      	nop
 80081c8:	3708      	adds	r7, #8
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bd80      	pop	{r7, pc}
	...

080081d0 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b082      	sub	sp, #8
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d101      	bne.n	80081e2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80081de:	2301      	movs	r3, #1
 80081e0:	e08e      	b.n	8008300 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	461a      	mov	r2, r3
 80081e8:	4b47      	ldr	r3, [pc, #284]	; (8008308 <HAL_DMA_Init+0x138>)
 80081ea:	429a      	cmp	r2, r3
 80081ec:	d80f      	bhi.n	800820e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	461a      	mov	r2, r3
 80081f4:	4b45      	ldr	r3, [pc, #276]	; (800830c <HAL_DMA_Init+0x13c>)
 80081f6:	4413      	add	r3, r2
 80081f8:	4a45      	ldr	r2, [pc, #276]	; (8008310 <HAL_DMA_Init+0x140>)
 80081fa:	fba2 2303 	umull	r2, r3, r2, r3
 80081fe:	091b      	lsrs	r3, r3, #4
 8008200:	009a      	lsls	r2, r3, #2
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	4a42      	ldr	r2, [pc, #264]	; (8008314 <HAL_DMA_Init+0x144>)
 800820a:	641a      	str	r2, [r3, #64]	; 0x40
 800820c:	e00e      	b.n	800822c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	461a      	mov	r2, r3
 8008214:	4b40      	ldr	r3, [pc, #256]	; (8008318 <HAL_DMA_Init+0x148>)
 8008216:	4413      	add	r3, r2
 8008218:	4a3d      	ldr	r2, [pc, #244]	; (8008310 <HAL_DMA_Init+0x140>)
 800821a:	fba2 2303 	umull	r2, r3, r2, r3
 800821e:	091b      	lsrs	r3, r3, #4
 8008220:	009a      	lsls	r2, r3, #2
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	4a3c      	ldr	r2, [pc, #240]	; (800831c <HAL_DMA_Init+0x14c>)
 800822a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2202      	movs	r2, #2
 8008230:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	687a      	ldr	r2, [r7, #4]
 800823c:	6812      	ldr	r2, [r2, #0]
 800823e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8008242:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008246:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	6819      	ldr	r1, [r3, #0]
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	689a      	ldr	r2, [r3, #8]
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	68db      	ldr	r3, [r3, #12]
 8008256:	431a      	orrs	r2, r3
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	691b      	ldr	r3, [r3, #16]
 800825c:	431a      	orrs	r2, r3
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	695b      	ldr	r3, [r3, #20]
 8008262:	431a      	orrs	r2, r3
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	699b      	ldr	r3, [r3, #24]
 8008268:	431a      	orrs	r2, r3
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	69db      	ldr	r3, [r3, #28]
 800826e:	431a      	orrs	r2, r3
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6a1b      	ldr	r3, [r3, #32]
 8008274:	431a      	orrs	r2, r3
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	430a      	orrs	r2, r1
 800827c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800827e:	6878      	ldr	r0, [r7, #4]
 8008280:	f000 fb60 	bl	8008944 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	689b      	ldr	r3, [r3, #8]
 8008288:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800828c:	d102      	bne.n	8008294 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2200      	movs	r2, #0
 8008292:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	685a      	ldr	r2, [r3, #4]
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800829c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80082a0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082a6:	687a      	ldr	r2, [r7, #4]
 80082a8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80082aa:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	685b      	ldr	r3, [r3, #4]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d010      	beq.n	80082d6 <HAL_DMA_Init+0x106>
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	685b      	ldr	r3, [r3, #4]
 80082b8:	2b04      	cmp	r3, #4
 80082ba:	d80c      	bhi.n	80082d6 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80082bc:	6878      	ldr	r0, [r7, #4]
 80082be:	f000 fb89 	bl	80089d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082c6:	2200      	movs	r2, #0
 80082c8:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082ce:	687a      	ldr	r2, [r7, #4]
 80082d0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80082d2:	605a      	str	r2, [r3, #4]
 80082d4:	e008      	b.n	80082e8 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2200      	movs	r2, #0
 80082da:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2200      	movs	r2, #0
 80082e0:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2200      	movs	r2, #0
 80082e6:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2200      	movs	r2, #0
 80082ec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2201      	movs	r2, #1
 80082f2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2200      	movs	r2, #0
 80082fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80082fe:	2300      	movs	r3, #0
}
 8008300:	4618      	mov	r0, r3
 8008302:	3708      	adds	r7, #8
 8008304:	46bd      	mov	sp, r7
 8008306:	bd80      	pop	{r7, pc}
 8008308:	40020407 	.word	0x40020407
 800830c:	bffdfff8 	.word	0xbffdfff8
 8008310:	cccccccd 	.word	0xcccccccd
 8008314:	40020000 	.word	0x40020000
 8008318:	bffdfbf8 	.word	0xbffdfbf8
 800831c:	40020400 	.word	0x40020400

08008320 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b082      	sub	sp, #8
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d101      	bne.n	8008332 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800832e:	2301      	movs	r3, #1
 8008330:	e07b      	b.n	800842a <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	681a      	ldr	r2, [r3, #0]
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f022 0201 	bic.w	r2, r2, #1
 8008340:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	461a      	mov	r2, r3
 8008348:	4b3a      	ldr	r3, [pc, #232]	; (8008434 <HAL_DMA_DeInit+0x114>)
 800834a:	429a      	cmp	r2, r3
 800834c:	d80f      	bhi.n	800836e <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	461a      	mov	r2, r3
 8008354:	4b38      	ldr	r3, [pc, #224]	; (8008438 <HAL_DMA_DeInit+0x118>)
 8008356:	4413      	add	r3, r2
 8008358:	4a38      	ldr	r2, [pc, #224]	; (800843c <HAL_DMA_DeInit+0x11c>)
 800835a:	fba2 2303 	umull	r2, r3, r2, r3
 800835e:	091b      	lsrs	r3, r3, #4
 8008360:	009a      	lsls	r2, r3, #2
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	4a35      	ldr	r2, [pc, #212]	; (8008440 <HAL_DMA_DeInit+0x120>)
 800836a:	641a      	str	r2, [r3, #64]	; 0x40
 800836c:	e00e      	b.n	800838c <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	461a      	mov	r2, r3
 8008374:	4b33      	ldr	r3, [pc, #204]	; (8008444 <HAL_DMA_DeInit+0x124>)
 8008376:	4413      	add	r3, r2
 8008378:	4a30      	ldr	r2, [pc, #192]	; (800843c <HAL_DMA_DeInit+0x11c>)
 800837a:	fba2 2303 	umull	r2, r3, r2, r3
 800837e:	091b      	lsrs	r3, r3, #4
 8008380:	009a      	lsls	r2, r3, #2
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	4a2f      	ldr	r2, [pc, #188]	; (8008448 <HAL_DMA_DeInit+0x128>)
 800838a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	2200      	movs	r2, #0
 8008392:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008398:	f003 021c 	and.w	r2, r3, #28
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083a0:	2101      	movs	r1, #1
 80083a2:	fa01 f202 	lsl.w	r2, r1, r2
 80083a6:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80083a8:	6878      	ldr	r0, [r7, #4]
 80083aa:	f000 facb 	bl	8008944 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80083b2:	2200      	movs	r2, #0
 80083b4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083ba:	687a      	ldr	r2, [r7, #4]
 80083bc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80083be:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d00f      	beq.n	80083e8 <HAL_DMA_DeInit+0xc8>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	685b      	ldr	r3, [r3, #4]
 80083cc:	2b04      	cmp	r3, #4
 80083ce:	d80b      	bhi.n	80083e8 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80083d0:	6878      	ldr	r0, [r7, #4]
 80083d2:	f000 faff 	bl	80089d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083da:	2200      	movs	r2, #0
 80083dc:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80083e2:	687a      	ldr	r2, [r7, #4]
 80083e4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80083e6:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2200      	movs	r2, #0
 80083ec:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2200      	movs	r2, #0
 80083f2:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2200      	movs	r2, #0
 80083f8:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2200      	movs	r2, #0
 80083fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2200      	movs	r2, #0
 8008404:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	2200      	movs	r2, #0
 800840a:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2200      	movs	r2, #0
 8008410:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2200      	movs	r2, #0
 8008416:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2200      	movs	r2, #0
 800841c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2200      	movs	r2, #0
 8008424:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8008428:	2300      	movs	r3, #0
}
 800842a:	4618      	mov	r0, r3
 800842c:	3708      	adds	r7, #8
 800842e:	46bd      	mov	sp, r7
 8008430:	bd80      	pop	{r7, pc}
 8008432:	bf00      	nop
 8008434:	40020407 	.word	0x40020407
 8008438:	bffdfff8 	.word	0xbffdfff8
 800843c:	cccccccd 	.word	0xcccccccd
 8008440:	40020000 	.word	0x40020000
 8008444:	bffdfbf8 	.word	0xbffdfbf8
 8008448:	40020400 	.word	0x40020400

0800844c <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b086      	sub	sp, #24
 8008450:	af00      	add	r7, sp, #0
 8008452:	60f8      	str	r0, [r7, #12]
 8008454:	60b9      	str	r1, [r7, #8]
 8008456:	607a      	str	r2, [r7, #4]
 8008458:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800845a:	2300      	movs	r3, #0
 800845c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008464:	2b01      	cmp	r3, #1
 8008466:	d101      	bne.n	800846c <HAL_DMA_Start_IT+0x20>
 8008468:	2302      	movs	r3, #2
 800846a:	e069      	b.n	8008540 <HAL_DMA_Start_IT+0xf4>
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	2201      	movs	r2, #1
 8008470:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800847a:	b2db      	uxtb	r3, r3
 800847c:	2b01      	cmp	r3, #1
 800847e:	d155      	bne.n	800852c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	2202      	movs	r2, #2
 8008484:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	2200      	movs	r2, #0
 800848c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	681a      	ldr	r2, [r3, #0]
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	f022 0201 	bic.w	r2, r2, #1
 800849c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	687a      	ldr	r2, [r7, #4]
 80084a2:	68b9      	ldr	r1, [r7, #8]
 80084a4:	68f8      	ldr	r0, [r7, #12]
 80084a6:	f000 fa0f 	bl	80088c8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d008      	beq.n	80084c4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	681a      	ldr	r2, [r3, #0]
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f042 020e 	orr.w	r2, r2, #14
 80084c0:	601a      	str	r2, [r3, #0]
 80084c2:	e00f      	b.n	80084e4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	681a      	ldr	r2, [r3, #0]
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f022 0204 	bic.w	r2, r2, #4
 80084d2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	681a      	ldr	r2, [r3, #0]
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f042 020a 	orr.w	r2, r2, #10
 80084e2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d007      	beq.n	8008502 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084f6:	681a      	ldr	r2, [r3, #0]
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008500:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008506:	2b00      	cmp	r3, #0
 8008508:	d007      	beq.n	800851a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800850e:	681a      	ldr	r2, [r3, #0]
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008514:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008518:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	681a      	ldr	r2, [r3, #0]
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f042 0201 	orr.w	r2, r2, #1
 8008528:	601a      	str	r2, [r3, #0]
 800852a:	e008      	b.n	800853e <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	2280      	movs	r2, #128	; 0x80
 8008530:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	2200      	movs	r2, #0
 8008536:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 800853a:	2301      	movs	r3, #1
 800853c:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800853e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008540:	4618      	mov	r0, r3
 8008542:	3718      	adds	r7, #24
 8008544:	46bd      	mov	sp, r7
 8008546:	bd80      	pop	{r7, pc}

08008548 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008548:	b480      	push	{r7}
 800854a:	b083      	sub	sp, #12
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d101      	bne.n	800855a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8008556:	2301      	movs	r3, #1
 8008558:	e04f      	b.n	80085fa <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8008560:	b2db      	uxtb	r3, r3
 8008562:	2b02      	cmp	r3, #2
 8008564:	d008      	beq.n	8008578 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2204      	movs	r2, #4
 800856a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2200      	movs	r2, #0
 8008570:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8008574:	2301      	movs	r3, #1
 8008576:	e040      	b.n	80085fa <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f022 020e 	bic.w	r2, r2, #14
 8008586:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800858c:	681a      	ldr	r2, [r3, #0]
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008592:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008596:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	681a      	ldr	r2, [r3, #0]
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f022 0201 	bic.w	r2, r2, #1
 80085a6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085ac:	f003 021c 	and.w	r2, r3, #28
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085b4:	2101      	movs	r1, #1
 80085b6:	fa01 f202 	lsl.w	r2, r1, r2
 80085ba:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80085c0:	687a      	ldr	r2, [r7, #4]
 80085c2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80085c4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d00c      	beq.n	80085e8 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085d2:	681a      	ldr	r2, [r3, #0]
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80085dc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085e2:	687a      	ldr	r2, [r7, #4]
 80085e4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80085e6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2201      	movs	r2, #1
 80085ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2200      	movs	r2, #0
 80085f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 80085f8:	2300      	movs	r3, #0
}
 80085fa:	4618      	mov	r0, r3
 80085fc:	370c      	adds	r7, #12
 80085fe:	46bd      	mov	sp, r7
 8008600:	bc80      	pop	{r7}
 8008602:	4770      	bx	lr

08008604 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b084      	sub	sp, #16
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800860c:	2300      	movs	r3, #0
 800860e:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8008616:	b2db      	uxtb	r3, r3
 8008618:	2b02      	cmp	r3, #2
 800861a:	d005      	beq.n	8008628 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2204      	movs	r2, #4
 8008620:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8008622:	2301      	movs	r3, #1
 8008624:	73fb      	strb	r3, [r7, #15]
 8008626:	e047      	b.n	80086b8 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	681a      	ldr	r2, [r3, #0]
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f022 020e 	bic.w	r2, r2, #14
 8008636:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	681a      	ldr	r2, [r3, #0]
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f022 0201 	bic.w	r2, r2, #1
 8008646:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800864c:	681a      	ldr	r2, [r3, #0]
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008652:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008656:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800865c:	f003 021c 	and.w	r2, r3, #28
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008664:	2101      	movs	r1, #1
 8008666:	fa01 f202 	lsl.w	r2, r1, r2
 800866a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008670:	687a      	ldr	r2, [r7, #4]
 8008672:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8008674:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800867a:	2b00      	cmp	r3, #0
 800867c:	d00c      	beq.n	8008698 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008682:	681a      	ldr	r2, [r3, #0]
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008688:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800868c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008692:	687a      	ldr	r2, [r7, #4]
 8008694:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8008696:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2201      	movs	r2, #1
 800869c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2200      	movs	r2, #0
 80086a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d003      	beq.n	80086b8 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	4798      	blx	r3
    }
  }
  return status;
 80086b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80086ba:	4618      	mov	r0, r3
 80086bc:	3710      	adds	r7, #16
 80086be:	46bd      	mov	sp, r7
 80086c0:	bd80      	pop	{r7, pc}
	...

080086c4 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b084      	sub	sp, #16
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086e0:	f003 031c 	and.w	r3, r3, #28
 80086e4:	2204      	movs	r2, #4
 80086e6:	409a      	lsls	r2, r3
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	4013      	ands	r3, r2
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d027      	beq.n	8008740 <HAL_DMA_IRQHandler+0x7c>
 80086f0:	68bb      	ldr	r3, [r7, #8]
 80086f2:	f003 0304 	and.w	r3, r3, #4
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d022      	beq.n	8008740 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f003 0320 	and.w	r3, r3, #32
 8008704:	2b00      	cmp	r3, #0
 8008706:	d107      	bne.n	8008718 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	681a      	ldr	r2, [r3, #0]
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f022 0204 	bic.w	r2, r2, #4
 8008716:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800871c:	f003 021c 	and.w	r2, r3, #28
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008724:	2104      	movs	r1, #4
 8008726:	fa01 f202 	lsl.w	r2, r1, r2
 800872a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008730:	2b00      	cmp	r3, #0
 8008732:	f000 8081 	beq.w	8008838 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800873a:	6878      	ldr	r0, [r7, #4]
 800873c:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800873e:	e07b      	b.n	8008838 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008744:	f003 031c 	and.w	r3, r3, #28
 8008748:	2202      	movs	r2, #2
 800874a:	409a      	lsls	r2, r3
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	4013      	ands	r3, r2
 8008750:	2b00      	cmp	r3, #0
 8008752:	d03d      	beq.n	80087d0 <HAL_DMA_IRQHandler+0x10c>
 8008754:	68bb      	ldr	r3, [r7, #8]
 8008756:	f003 0302 	and.w	r3, r3, #2
 800875a:	2b00      	cmp	r3, #0
 800875c:	d038      	beq.n	80087d0 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f003 0320 	and.w	r3, r3, #32
 8008768:	2b00      	cmp	r3, #0
 800876a:	d10b      	bne.n	8008784 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	681a      	ldr	r2, [r3, #0]
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	f022 020a 	bic.w	r2, r2, #10
 800877a:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2201      	movs	r2, #1
 8008780:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	461a      	mov	r2, r3
 800878a:	4b2e      	ldr	r3, [pc, #184]	; (8008844 <HAL_DMA_IRQHandler+0x180>)
 800878c:	429a      	cmp	r2, r3
 800878e:	d909      	bls.n	80087a4 <HAL_DMA_IRQHandler+0xe0>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008794:	f003 031c 	and.w	r3, r3, #28
 8008798:	4a2b      	ldr	r2, [pc, #172]	; (8008848 <HAL_DMA_IRQHandler+0x184>)
 800879a:	2102      	movs	r1, #2
 800879c:	fa01 f303 	lsl.w	r3, r1, r3
 80087a0:	6053      	str	r3, [r2, #4]
 80087a2:	e008      	b.n	80087b6 <HAL_DMA_IRQHandler+0xf2>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087a8:	f003 031c 	and.w	r3, r3, #28
 80087ac:	4a27      	ldr	r2, [pc, #156]	; (800884c <HAL_DMA_IRQHandler+0x188>)
 80087ae:	2102      	movs	r1, #2
 80087b0:	fa01 f303 	lsl.w	r3, r1, r3
 80087b4:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2200      	movs	r2, #0
 80087ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d038      	beq.n	8008838 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087ca:	6878      	ldr	r0, [r7, #4]
 80087cc:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80087ce:	e033      	b.n	8008838 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087d4:	f003 031c 	and.w	r3, r3, #28
 80087d8:	2208      	movs	r2, #8
 80087da:	409a      	lsls	r2, r3
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	4013      	ands	r3, r2
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d02a      	beq.n	800883a <HAL_DMA_IRQHandler+0x176>
 80087e4:	68bb      	ldr	r3, [r7, #8]
 80087e6:	f003 0308 	and.w	r3, r3, #8
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d025      	beq.n	800883a <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	681a      	ldr	r2, [r3, #0]
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f022 020e 	bic.w	r2, r2, #14
 80087fc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008802:	f003 021c 	and.w	r2, r3, #28
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800880a:	2101      	movs	r1, #1
 800880c:	fa01 f202 	lsl.w	r2, r1, r2
 8008810:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2201      	movs	r2, #1
 8008816:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2201      	movs	r2, #1
 800881c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2200      	movs	r2, #0
 8008824:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800882c:	2b00      	cmp	r3, #0
 800882e:	d004      	beq.n	800883a <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008834:	6878      	ldr	r0, [r7, #4]
 8008836:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008838:	bf00      	nop
 800883a:	bf00      	nop
}
 800883c:	3710      	adds	r7, #16
 800883e:	46bd      	mov	sp, r7
 8008840:	bd80      	pop	{r7, pc}
 8008842:	bf00      	nop
 8008844:	40020080 	.word	0x40020080
 8008848:	40020400 	.word	0x40020400
 800884c:	40020000 	.word	0x40020000

08008850 <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8008850:	b480      	push	{r7}
 8008852:	b083      	sub	sp, #12
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800885e:	b2db      	uxtb	r3, r3
}
 8008860:	4618      	mov	r0, r3
 8008862:	370c      	adds	r7, #12
 8008864:	46bd      	mov	sp, r7
 8008866:	bc80      	pop	{r7}
 8008868:	4770      	bx	lr

0800886a <HAL_DMA_ConfigChannelAttributes>:
  * @param ChannelAttributes specifies the DMA channel secure/privilege attributes.
  *        This parameter can be a one or a combination of @ref DMA_Channel_Attributes
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *hdma, uint32_t ChannelAttributes)
{
 800886a:	b480      	push	{r7}
 800886c:	b085      	sub	sp, #20
 800886e:	af00      	add	r7, sp, #0
 8008870:	6078      	str	r0, [r7, #4]
 8008872:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008874:	2300      	movs	r3, #0
 8008876:	72fb      	strb	r3, [r7, #11]
#if defined (CORE_CM0PLUS)
  uint32_t ccr_SECM;
#endif /* CORE_CM0PLUS */

  /* Check the DMA peripheral handle */
  if (hdma == NULL)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d103      	bne.n	8008886 <HAL_DMA_ConfigChannelAttributes+0x1c>
  {
    status = HAL_ERROR;
 800887e:	2301      	movs	r3, #1
 8008880:	72fb      	strb	r3, [r7, #11]
    return status;
 8008882:	7afb      	ldrb	r3, [r7, #11]
 8008884:	e01b      	b.n	80088be <HAL_DMA_ConfigChannelAttributes+0x54>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Read CCR register */
  ccr = READ_REG(hdma->Instance->CCR);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	60fb      	str	r3, [r7, #12]

  /* Apply any requested privilege/non-privilege attributes */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	f003 0310 	and.w	r3, r3, #16
 8008894:	2b00      	cmp	r3, #0
 8008896:	d00d      	beq.n	80088b4 <HAL_DMA_ConfigChannelAttributes+0x4a>
  {
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 8008898:	683b      	ldr	r3, [r7, #0]
 800889a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d004      	beq.n	80088ac <HAL_DMA_ConfigChannelAttributes+0x42>
    {
      SET_BIT(ccr, DMA_CCR_PRIV);
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80088a8:	60fb      	str	r3, [r7, #12]
 80088aa:	e003      	b.n	80088b4 <HAL_DMA_ConfigChannelAttributes+0x4a>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80088b2:	60fb      	str	r3, [r7, #12]
  }

#endif /* CORE_CM0PLUS */

  /* Update CCR Register: PRIV, SECM, SCEC, DSEC bits */
  WRITE_REG(hdma->Instance->CCR, ccr);
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	68fa      	ldr	r2, [r7, #12]
 80088ba:	601a      	str	r2, [r3, #0]

  return status;
 80088bc:	7afb      	ldrb	r3, [r7, #11]
}
 80088be:	4618      	mov	r0, r3
 80088c0:	3714      	adds	r7, #20
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bc80      	pop	{r7}
 80088c6:	4770      	bx	lr

080088c8 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80088c8:	b480      	push	{r7}
 80088ca:	b085      	sub	sp, #20
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	60f8      	str	r0, [r7, #12]
 80088d0:	60b9      	str	r1, [r7, #8]
 80088d2:	607a      	str	r2, [r7, #4]
 80088d4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80088da:	68fa      	ldr	r2, [r7, #12]
 80088dc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80088de:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d004      	beq.n	80088f2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088ec:	68fa      	ldr	r2, [r7, #12]
 80088ee:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80088f0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088f6:	f003 021c 	and.w	r2, r3, #28
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088fe:	2101      	movs	r1, #1
 8008900:	fa01 f202 	lsl.w	r2, r1, r2
 8008904:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	683a      	ldr	r2, [r7, #0]
 800890c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	689b      	ldr	r3, [r3, #8]
 8008912:	2b10      	cmp	r3, #16
 8008914:	d108      	bne.n	8008928 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	687a      	ldr	r2, [r7, #4]
 800891c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	68ba      	ldr	r2, [r7, #8]
 8008924:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8008926:	e007      	b.n	8008938 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	68ba      	ldr	r2, [r7, #8]
 800892e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	687a      	ldr	r2, [r7, #4]
 8008936:	60da      	str	r2, [r3, #12]
}
 8008938:	bf00      	nop
 800893a:	3714      	adds	r7, #20
 800893c:	46bd      	mov	sp, r7
 800893e:	bc80      	pop	{r7}
 8008940:	4770      	bx	lr
	...

08008944 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008944:	b480      	push	{r7}
 8008946:	b085      	sub	sp, #20
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	461a      	mov	r2, r3
 8008952:	4b1c      	ldr	r3, [pc, #112]	; (80089c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8008954:	429a      	cmp	r2, r3
 8008956:	d813      	bhi.n	8008980 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800895c:	089b      	lsrs	r3, r3, #2
 800895e:	009b      	lsls	r3, r3, #2
 8008960:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008964:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8008968:	687a      	ldr	r2, [r7, #4]
 800896a:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	b2db      	uxtb	r3, r3
 8008972:	3b08      	subs	r3, #8
 8008974:	4a14      	ldr	r2, [pc, #80]	; (80089c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8008976:	fba2 2303 	umull	r2, r3, r2, r3
 800897a:	091b      	lsrs	r3, r3, #4
 800897c:	60fb      	str	r3, [r7, #12]
 800897e:	e011      	b.n	80089a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008984:	089b      	lsrs	r3, r3, #2
 8008986:	009a      	lsls	r2, r3, #2
 8008988:	4b10      	ldr	r3, [pc, #64]	; (80089cc <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 800898a:	4413      	add	r3, r2
 800898c:	687a      	ldr	r2, [r7, #4]
 800898e:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	b2db      	uxtb	r3, r3
 8008996:	3b08      	subs	r3, #8
 8008998:	4a0b      	ldr	r2, [pc, #44]	; (80089c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800899a:	fba2 2303 	umull	r2, r3, r2, r3
 800899e:	091b      	lsrs	r3, r3, #4
 80089a0:	3307      	adds	r3, #7
 80089a2:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	4a0a      	ldr	r2, [pc, #40]	; (80089d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 80089a8:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	f003 031f 	and.w	r3, r3, #31
 80089b0:	2201      	movs	r2, #1
 80089b2:	409a      	lsls	r2, r3
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	651a      	str	r2, [r3, #80]	; 0x50
}
 80089b8:	bf00      	nop
 80089ba:	3714      	adds	r7, #20
 80089bc:	46bd      	mov	sp, r7
 80089be:	bc80      	pop	{r7}
 80089c0:	4770      	bx	lr
 80089c2:	bf00      	nop
 80089c4:	40020407 	.word	0x40020407
 80089c8:	cccccccd 	.word	0xcccccccd
 80089cc:	4002081c 	.word	0x4002081c
 80089d0:	40020880 	.word	0x40020880

080089d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80089d4:	b480      	push	{r7}
 80089d6:	b085      	sub	sp, #20
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	685b      	ldr	r3, [r3, #4]
 80089e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80089e4:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80089e6:	68fa      	ldr	r2, [r7, #12]
 80089e8:	4b0a      	ldr	r3, [pc, #40]	; (8008a14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80089ea:	4413      	add	r3, r2
 80089ec:	009b      	lsls	r3, r3, #2
 80089ee:	461a      	mov	r2, r3
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	4a08      	ldr	r2, [pc, #32]	; (8008a18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80089f8:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	3b01      	subs	r3, #1
 80089fe:	f003 0303 	and.w	r3, r3, #3
 8008a02:	2201      	movs	r2, #1
 8008a04:	409a      	lsls	r2, r3
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8008a0a:	bf00      	nop
 8008a0c:	3714      	adds	r7, #20
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	bc80      	pop	{r7}
 8008a12:	4770      	bx	lr
 8008a14:	1000823f 	.word	0x1000823f
 8008a18:	40020940 	.word	0x40020940

08008a1c <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8008a1c:	b480      	push	{r7}
 8008a1e:	b087      	sub	sp, #28
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	60f8      	str	r0, [r7, #12]
 8008a24:	460b      	mov	r3, r1
 8008a26:	607a      	str	r2, [r7, #4]
 8008a28:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8008a2e:	7afb      	ldrb	r3, [r7, #11]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d103      	bne.n	8008a3c <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	687a      	ldr	r2, [r7, #4]
 8008a38:	605a      	str	r2, [r3, #4]
      break;
 8008a3a:	e002      	b.n	8008a42 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	75fb      	strb	r3, [r7, #23]
      break;
 8008a40:	bf00      	nop
  }

  return status;
 8008a42:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a44:	4618      	mov	r0, r3
 8008a46:	371c      	adds	r7, #28
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	bc80      	pop	{r7}
 8008a4c:	4770      	bx	lr

08008a4e <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8008a4e:	b480      	push	{r7}
 8008a50:	b083      	sub	sp, #12
 8008a52:	af00      	add	r7, sp, #0
 8008a54:	6078      	str	r0, [r7, #4]
 8008a56:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d101      	bne.n	8008a62 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8008a5e:	2301      	movs	r3, #1
 8008a60:	e003      	b.n	8008a6a <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	683a      	ldr	r2, [r7, #0]
 8008a66:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8008a68:	2300      	movs	r3, #0
  }
}
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	370c      	adds	r7, #12
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bc80      	pop	{r7}
 8008a72:	4770      	bx	lr

08008a74 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008a74:	b480      	push	{r7}
 8008a76:	b087      	sub	sp, #28
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
 8008a7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008a7e:	2300      	movs	r3, #0
 8008a80:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008a82:	e140      	b.n	8008d06 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	681a      	ldr	r2, [r3, #0]
 8008a88:	2101      	movs	r1, #1
 8008a8a:	697b      	ldr	r3, [r7, #20]
 8008a8c:	fa01 f303 	lsl.w	r3, r1, r3
 8008a90:	4013      	ands	r3, r2
 8008a92:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	f000 8132 	beq.w	8008d00 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	685b      	ldr	r3, [r3, #4]
 8008aa0:	2b01      	cmp	r3, #1
 8008aa2:	d00b      	beq.n	8008abc <HAL_GPIO_Init+0x48>
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	685b      	ldr	r3, [r3, #4]
 8008aa8:	2b02      	cmp	r3, #2
 8008aaa:	d007      	beq.n	8008abc <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008aac:	683b      	ldr	r3, [r7, #0]
 8008aae:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008ab0:	2b11      	cmp	r3, #17
 8008ab2:	d003      	beq.n	8008abc <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	685b      	ldr	r3, [r3, #4]
 8008ab8:	2b12      	cmp	r3, #18
 8008aba:	d130      	bne.n	8008b1e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	689b      	ldr	r3, [r3, #8]
 8008ac0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008ac2:	697b      	ldr	r3, [r7, #20]
 8008ac4:	005b      	lsls	r3, r3, #1
 8008ac6:	2203      	movs	r2, #3
 8008ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8008acc:	43db      	mvns	r3, r3
 8008ace:	693a      	ldr	r2, [r7, #16]
 8008ad0:	4013      	ands	r3, r2
 8008ad2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	68da      	ldr	r2, [r3, #12]
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	005b      	lsls	r3, r3, #1
 8008adc:	fa02 f303 	lsl.w	r3, r2, r3
 8008ae0:	693a      	ldr	r2, [r7, #16]
 8008ae2:	4313      	orrs	r3, r2
 8008ae4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	693a      	ldr	r2, [r7, #16]
 8008aea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	685b      	ldr	r3, [r3, #4]
 8008af0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008af2:	2201      	movs	r2, #1
 8008af4:	697b      	ldr	r3, [r7, #20]
 8008af6:	fa02 f303 	lsl.w	r3, r2, r3
 8008afa:	43db      	mvns	r3, r3
 8008afc:	693a      	ldr	r2, [r7, #16]
 8008afe:	4013      	ands	r3, r2
 8008b00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	685b      	ldr	r3, [r3, #4]
 8008b06:	091b      	lsrs	r3, r3, #4
 8008b08:	f003 0201 	and.w	r2, r3, #1
 8008b0c:	697b      	ldr	r3, [r7, #20]
 8008b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8008b12:	693a      	ldr	r2, [r7, #16]
 8008b14:	4313      	orrs	r3, r2
 8008b16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	693a      	ldr	r2, [r7, #16]
 8008b1c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	68db      	ldr	r3, [r3, #12]
 8008b22:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008b24:	697b      	ldr	r3, [r7, #20]
 8008b26:	005b      	lsls	r3, r3, #1
 8008b28:	2203      	movs	r2, #3
 8008b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b2e:	43db      	mvns	r3, r3
 8008b30:	693a      	ldr	r2, [r7, #16]
 8008b32:	4013      	ands	r3, r2
 8008b34:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	689a      	ldr	r2, [r3, #8]
 8008b3a:	697b      	ldr	r3, [r7, #20]
 8008b3c:	005b      	lsls	r3, r3, #1
 8008b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8008b42:	693a      	ldr	r2, [r7, #16]
 8008b44:	4313      	orrs	r3, r2
 8008b46:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	693a      	ldr	r2, [r7, #16]
 8008b4c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	685b      	ldr	r3, [r3, #4]
 8008b52:	2b02      	cmp	r3, #2
 8008b54:	d003      	beq.n	8008b5e <HAL_GPIO_Init+0xea>
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	685b      	ldr	r3, [r3, #4]
 8008b5a:	2b12      	cmp	r3, #18
 8008b5c:	d123      	bne.n	8008ba6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008b5e:	697b      	ldr	r3, [r7, #20]
 8008b60:	08da      	lsrs	r2, r3, #3
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	3208      	adds	r2, #8
 8008b66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b6a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008b6c:	697b      	ldr	r3, [r7, #20]
 8008b6e:	f003 0307 	and.w	r3, r3, #7
 8008b72:	009b      	lsls	r3, r3, #2
 8008b74:	220f      	movs	r2, #15
 8008b76:	fa02 f303 	lsl.w	r3, r2, r3
 8008b7a:	43db      	mvns	r3, r3
 8008b7c:	693a      	ldr	r2, [r7, #16]
 8008b7e:	4013      	ands	r3, r2
 8008b80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	691a      	ldr	r2, [r3, #16]
 8008b86:	697b      	ldr	r3, [r7, #20]
 8008b88:	f003 0307 	and.w	r3, r3, #7
 8008b8c:	009b      	lsls	r3, r3, #2
 8008b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8008b92:	693a      	ldr	r2, [r7, #16]
 8008b94:	4313      	orrs	r3, r2
 8008b96:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008b98:	697b      	ldr	r3, [r7, #20]
 8008b9a:	08da      	lsrs	r2, r3, #3
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	3208      	adds	r2, #8
 8008ba0:	6939      	ldr	r1, [r7, #16]
 8008ba2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	005b      	lsls	r3, r3, #1
 8008bb0:	2203      	movs	r2, #3
 8008bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8008bb6:	43db      	mvns	r3, r3
 8008bb8:	693a      	ldr	r2, [r7, #16]
 8008bba:	4013      	ands	r3, r2
 8008bbc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008bbe:	683b      	ldr	r3, [r7, #0]
 8008bc0:	685b      	ldr	r3, [r3, #4]
 8008bc2:	f003 0203 	and.w	r2, r3, #3
 8008bc6:	697b      	ldr	r3, [r7, #20]
 8008bc8:	005b      	lsls	r3, r3, #1
 8008bca:	fa02 f303 	lsl.w	r3, r2, r3
 8008bce:	693a      	ldr	r2, [r7, #16]
 8008bd0:	4313      	orrs	r3, r2
 8008bd2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	693a      	ldr	r2, [r7, #16]
 8008bd8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	685b      	ldr	r3, [r3, #4]
 8008bde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	f000 808c 	beq.w	8008d00 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8008be8:	4a4e      	ldr	r2, [pc, #312]	; (8008d24 <HAL_GPIO_Init+0x2b0>)
 8008bea:	697b      	ldr	r3, [r7, #20]
 8008bec:	089b      	lsrs	r3, r3, #2
 8008bee:	3302      	adds	r3, #2
 8008bf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008bf4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8008bf6:	697b      	ldr	r3, [r7, #20]
 8008bf8:	f003 0303 	and.w	r3, r3, #3
 8008bfc:	009b      	lsls	r3, r3, #2
 8008bfe:	2207      	movs	r2, #7
 8008c00:	fa02 f303 	lsl.w	r3, r2, r3
 8008c04:	43db      	mvns	r3, r3
 8008c06:	693a      	ldr	r2, [r7, #16]
 8008c08:	4013      	ands	r3, r2
 8008c0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8008c12:	d00d      	beq.n	8008c30 <HAL_GPIO_Init+0x1bc>
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	4a44      	ldr	r2, [pc, #272]	; (8008d28 <HAL_GPIO_Init+0x2b4>)
 8008c18:	4293      	cmp	r3, r2
 8008c1a:	d007      	beq.n	8008c2c <HAL_GPIO_Init+0x1b8>
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	4a43      	ldr	r2, [pc, #268]	; (8008d2c <HAL_GPIO_Init+0x2b8>)
 8008c20:	4293      	cmp	r3, r2
 8008c22:	d101      	bne.n	8008c28 <HAL_GPIO_Init+0x1b4>
 8008c24:	2302      	movs	r3, #2
 8008c26:	e004      	b.n	8008c32 <HAL_GPIO_Init+0x1be>
 8008c28:	2307      	movs	r3, #7
 8008c2a:	e002      	b.n	8008c32 <HAL_GPIO_Init+0x1be>
 8008c2c:	2301      	movs	r3, #1
 8008c2e:	e000      	b.n	8008c32 <HAL_GPIO_Init+0x1be>
 8008c30:	2300      	movs	r3, #0
 8008c32:	697a      	ldr	r2, [r7, #20]
 8008c34:	f002 0203 	and.w	r2, r2, #3
 8008c38:	0092      	lsls	r2, r2, #2
 8008c3a:	4093      	lsls	r3, r2
 8008c3c:	693a      	ldr	r2, [r7, #16]
 8008c3e:	4313      	orrs	r3, r2
 8008c40:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8008c42:	4938      	ldr	r1, [pc, #224]	; (8008d24 <HAL_GPIO_Init+0x2b0>)
 8008c44:	697b      	ldr	r3, [r7, #20]
 8008c46:	089b      	lsrs	r3, r3, #2
 8008c48:	3302      	adds	r3, #2
 8008c4a:	693a      	ldr	r2, [r7, #16]
 8008c4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8008c50:	4b37      	ldr	r3, [pc, #220]	; (8008d30 <HAL_GPIO_Init+0x2bc>)
 8008c52:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008c56:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	43db      	mvns	r3, r3
 8008c5c:	693a      	ldr	r2, [r7, #16]
 8008c5e:	4013      	ands	r3, r2
 8008c60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	685b      	ldr	r3, [r3, #4]
 8008c66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d003      	beq.n	8008c76 <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 8008c6e:	693a      	ldr	r2, [r7, #16]
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	4313      	orrs	r3, r2
 8008c74:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8008c76:	4a2e      	ldr	r2, [pc, #184]	; (8008d30 <HAL_GPIO_Init+0x2bc>)
 8008c78:	693b      	ldr	r3, [r7, #16]
 8008c7a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8008c7e:	4b2c      	ldr	r3, [pc, #176]	; (8008d30 <HAL_GPIO_Init+0x2bc>)
 8008c80:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008c84:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	43db      	mvns	r3, r3
 8008c8a:	693a      	ldr	r2, [r7, #16]
 8008c8c:	4013      	ands	r3, r2
 8008c8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d003      	beq.n	8008ca4 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8008c9c:	693a      	ldr	r2, [r7, #16]
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	4313      	orrs	r3, r2
 8008ca2:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8008ca4:	4a22      	ldr	r2, [pc, #136]	; (8008d30 <HAL_GPIO_Init+0x2bc>)
 8008ca6:	693b      	ldr	r3, [r7, #16]
 8008ca8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008cac:	4b20      	ldr	r3, [pc, #128]	; (8008d30 <HAL_GPIO_Init+0x2bc>)
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	43db      	mvns	r3, r3
 8008cb6:	693a      	ldr	r2, [r7, #16]
 8008cb8:	4013      	ands	r3, r2
 8008cba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d003      	beq.n	8008cd0 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8008cc8:	693a      	ldr	r2, [r7, #16]
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	4313      	orrs	r3, r2
 8008cce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008cd0:	4a17      	ldr	r2, [pc, #92]	; (8008d30 <HAL_GPIO_Init+0x2bc>)
 8008cd2:	693b      	ldr	r3, [r7, #16]
 8008cd4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008cd6:	4b16      	ldr	r3, [pc, #88]	; (8008d30 <HAL_GPIO_Init+0x2bc>)
 8008cd8:	685b      	ldr	r3, [r3, #4]
 8008cda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	43db      	mvns	r3, r3
 8008ce0:	693a      	ldr	r2, [r7, #16]
 8008ce2:	4013      	ands	r3, r2
 8008ce4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	685b      	ldr	r3, [r3, #4]
 8008cea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d003      	beq.n	8008cfa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8008cf2:	693a      	ldr	r2, [r7, #16]
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	4313      	orrs	r3, r2
 8008cf8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008cfa:	4a0d      	ldr	r2, [pc, #52]	; (8008d30 <HAL_GPIO_Init+0x2bc>)
 8008cfc:	693b      	ldr	r3, [r7, #16]
 8008cfe:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8008d00:	697b      	ldr	r3, [r7, #20]
 8008d02:	3301      	adds	r3, #1
 8008d04:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	681a      	ldr	r2, [r3, #0]
 8008d0a:	697b      	ldr	r3, [r7, #20]
 8008d0c:	fa22 f303 	lsr.w	r3, r2, r3
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	f47f aeb7 	bne.w	8008a84 <HAL_GPIO_Init+0x10>
  }
}
 8008d16:	bf00      	nop
 8008d18:	bf00      	nop
 8008d1a:	371c      	adds	r7, #28
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	bc80      	pop	{r7}
 8008d20:	4770      	bx	lr
 8008d22:	bf00      	nop
 8008d24:	40010000 	.word	0x40010000
 8008d28:	48000400 	.word	0x48000400
 8008d2c:	48000800 	.word	0x48000800
 8008d30:	58000800 	.word	0x58000800

08008d34 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8008d34:	b480      	push	{r7}
 8008d36:	b087      	sub	sp, #28
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
 8008d3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008d3e:	2300      	movs	r3, #0
 8008d40:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8008d42:	e0af      	b.n	8008ea4 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8008d44:	2201      	movs	r2, #1
 8008d46:	697b      	ldr	r3, [r7, #20]
 8008d48:	fa02 f303 	lsl.w	r3, r2, r3
 8008d4c:	683a      	ldr	r2, [r7, #0]
 8008d4e:	4013      	ands	r3, r2
 8008d50:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8008d52:	693b      	ldr	r3, [r7, #16]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	f000 80a2 	beq.w	8008e9e <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8008d5a:	4a59      	ldr	r2, [pc, #356]	; (8008ec0 <HAL_GPIO_DeInit+0x18c>)
 8008d5c:	697b      	ldr	r3, [r7, #20]
 8008d5e:	089b      	lsrs	r3, r3, #2
 8008d60:	3302      	adds	r3, #2
 8008d62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d66:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	f003 0303 	and.w	r3, r3, #3
 8008d6e:	009b      	lsls	r3, r3, #2
 8008d70:	2207      	movs	r2, #7
 8008d72:	fa02 f303 	lsl.w	r3, r2, r3
 8008d76:	68fa      	ldr	r2, [r7, #12]
 8008d78:	4013      	ands	r3, r2
 8008d7a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8008d82:	d00d      	beq.n	8008da0 <HAL_GPIO_DeInit+0x6c>
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	4a4f      	ldr	r2, [pc, #316]	; (8008ec4 <HAL_GPIO_DeInit+0x190>)
 8008d88:	4293      	cmp	r3, r2
 8008d8a:	d007      	beq.n	8008d9c <HAL_GPIO_DeInit+0x68>
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	4a4e      	ldr	r2, [pc, #312]	; (8008ec8 <HAL_GPIO_DeInit+0x194>)
 8008d90:	4293      	cmp	r3, r2
 8008d92:	d101      	bne.n	8008d98 <HAL_GPIO_DeInit+0x64>
 8008d94:	2302      	movs	r3, #2
 8008d96:	e004      	b.n	8008da2 <HAL_GPIO_DeInit+0x6e>
 8008d98:	2307      	movs	r3, #7
 8008d9a:	e002      	b.n	8008da2 <HAL_GPIO_DeInit+0x6e>
 8008d9c:	2301      	movs	r3, #1
 8008d9e:	e000      	b.n	8008da2 <HAL_GPIO_DeInit+0x6e>
 8008da0:	2300      	movs	r3, #0
 8008da2:	697a      	ldr	r2, [r7, #20]
 8008da4:	f002 0203 	and.w	r2, r2, #3
 8008da8:	0092      	lsls	r2, r2, #2
 8008daa:	4093      	lsls	r3, r2
 8008dac:	68fa      	ldr	r2, [r7, #12]
 8008dae:	429a      	cmp	r2, r3
 8008db0:	d136      	bne.n	8008e20 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8008db2:	4b46      	ldr	r3, [pc, #280]	; (8008ecc <HAL_GPIO_DeInit+0x198>)
 8008db4:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8008db8:	693b      	ldr	r3, [r7, #16]
 8008dba:	43db      	mvns	r3, r3
 8008dbc:	4943      	ldr	r1, [pc, #268]	; (8008ecc <HAL_GPIO_DeInit+0x198>)
 8008dbe:	4013      	ands	r3, r2
 8008dc0:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8008dc4:	4b41      	ldr	r3, [pc, #260]	; (8008ecc <HAL_GPIO_DeInit+0x198>)
 8008dc6:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8008dca:	693b      	ldr	r3, [r7, #16]
 8008dcc:	43db      	mvns	r3, r3
 8008dce:	493f      	ldr	r1, [pc, #252]	; (8008ecc <HAL_GPIO_DeInit+0x198>)
 8008dd0:	4013      	ands	r3, r2
 8008dd2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8008dd6:	4b3d      	ldr	r3, [pc, #244]	; (8008ecc <HAL_GPIO_DeInit+0x198>)
 8008dd8:	681a      	ldr	r2, [r3, #0]
 8008dda:	693b      	ldr	r3, [r7, #16]
 8008ddc:	43db      	mvns	r3, r3
 8008dde:	493b      	ldr	r1, [pc, #236]	; (8008ecc <HAL_GPIO_DeInit+0x198>)
 8008de0:	4013      	ands	r3, r2
 8008de2:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8008de4:	4b39      	ldr	r3, [pc, #228]	; (8008ecc <HAL_GPIO_DeInit+0x198>)
 8008de6:	685a      	ldr	r2, [r3, #4]
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	43db      	mvns	r3, r3
 8008dec:	4937      	ldr	r1, [pc, #220]	; (8008ecc <HAL_GPIO_DeInit+0x198>)
 8008dee:	4013      	ands	r3, r2
 8008df0:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8008df2:	697b      	ldr	r3, [r7, #20]
 8008df4:	f003 0303 	and.w	r3, r3, #3
 8008df8:	009b      	lsls	r3, r3, #2
 8008dfa:	2207      	movs	r2, #7
 8008dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8008e00:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8008e02:	4a2f      	ldr	r2, [pc, #188]	; (8008ec0 <HAL_GPIO_DeInit+0x18c>)
 8008e04:	697b      	ldr	r3, [r7, #20]
 8008e06:	089b      	lsrs	r3, r3, #2
 8008e08:	3302      	adds	r3, #2
 8008e0a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	43da      	mvns	r2, r3
 8008e12:	482b      	ldr	r0, [pc, #172]	; (8008ec0 <HAL_GPIO_DeInit+0x18c>)
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	089b      	lsrs	r3, r3, #2
 8008e18:	400a      	ands	r2, r1
 8008e1a:	3302      	adds	r3, #2
 8008e1c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681a      	ldr	r2, [r3, #0]
 8008e24:	697b      	ldr	r3, [r7, #20]
 8008e26:	005b      	lsls	r3, r3, #1
 8008e28:	2103      	movs	r1, #3
 8008e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8008e2e:	431a      	orrs	r2, r3
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8008e34:	697b      	ldr	r3, [r7, #20]
 8008e36:	08da      	lsrs	r2, r3, #3
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	3208      	adds	r2, #8
 8008e3c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008e40:	697b      	ldr	r3, [r7, #20]
 8008e42:	f003 0307 	and.w	r3, r3, #7
 8008e46:	009b      	lsls	r3, r3, #2
 8008e48:	220f      	movs	r2, #15
 8008e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8008e4e:	43db      	mvns	r3, r3
 8008e50:	697a      	ldr	r2, [r7, #20]
 8008e52:	08d2      	lsrs	r2, r2, #3
 8008e54:	4019      	ands	r1, r3
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	3208      	adds	r2, #8
 8008e5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	689a      	ldr	r2, [r3, #8]
 8008e62:	697b      	ldr	r3, [r7, #20]
 8008e64:	005b      	lsls	r3, r3, #1
 8008e66:	2103      	movs	r1, #3
 8008e68:	fa01 f303 	lsl.w	r3, r1, r3
 8008e6c:	43db      	mvns	r3, r3
 8008e6e:	401a      	ands	r2, r3
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	685a      	ldr	r2, [r3, #4]
 8008e78:	2101      	movs	r1, #1
 8008e7a:	697b      	ldr	r3, [r7, #20]
 8008e7c:	fa01 f303 	lsl.w	r3, r1, r3
 8008e80:	43db      	mvns	r3, r3
 8008e82:	401a      	ands	r2, r3
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	68da      	ldr	r2, [r3, #12]
 8008e8c:	697b      	ldr	r3, [r7, #20]
 8008e8e:	005b      	lsls	r3, r3, #1
 8008e90:	2103      	movs	r1, #3
 8008e92:	fa01 f303 	lsl.w	r3, r1, r3
 8008e96:	43db      	mvns	r3, r3
 8008e98:	401a      	ands	r2, r3
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	60da      	str	r2, [r3, #12]
    }

    position++;
 8008e9e:	697b      	ldr	r3, [r7, #20]
 8008ea0:	3301      	adds	r3, #1
 8008ea2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8008ea4:	683a      	ldr	r2, [r7, #0]
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	fa22 f303 	lsr.w	r3, r2, r3
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	f47f af49 	bne.w	8008d44 <HAL_GPIO_DeInit+0x10>
  }
}
 8008eb2:	bf00      	nop
 8008eb4:	bf00      	nop
 8008eb6:	371c      	adds	r7, #28
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	bc80      	pop	{r7}
 8008ebc:	4770      	bx	lr
 8008ebe:	bf00      	nop
 8008ec0:	40010000 	.word	0x40010000
 8008ec4:	48000400 	.word	0x48000400
 8008ec8:	48000800 	.word	0x48000800
 8008ecc:	58000800 	.word	0x58000800

08008ed0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008ed0:	b480      	push	{r7}
 8008ed2:	b083      	sub	sp, #12
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
 8008ed8:	460b      	mov	r3, r1
 8008eda:	807b      	strh	r3, [r7, #2]
 8008edc:	4613      	mov	r3, r2
 8008ede:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008ee0:	787b      	ldrb	r3, [r7, #1]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d003      	beq.n	8008eee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008ee6:	887a      	ldrh	r2, [r7, #2]
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008eec:	e002      	b.n	8008ef4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008eee:	887a      	ldrh	r2, [r7, #2]
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008ef4:	bf00      	nop
 8008ef6:	370c      	adds	r7, #12
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	bc80      	pop	{r7}
 8008efc:	4770      	bx	lr

08008efe <HAL_GPIO_TogglePin>:
  * @param GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008efe:	b480      	push	{r7}
 8008f00:	b085      	sub	sp, #20
 8008f02:	af00      	add	r7, sp, #0
 8008f04:	6078      	str	r0, [r7, #4]
 8008f06:	460b      	mov	r3, r1
 8008f08:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	695b      	ldr	r3, [r3, #20]
 8008f0e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008f10:	887a      	ldrh	r2, [r7, #2]
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	4013      	ands	r3, r2
 8008f16:	041a      	lsls	r2, r3, #16
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	43d9      	mvns	r1, r3
 8008f1c:	887b      	ldrh	r3, [r7, #2]
 8008f1e:	400b      	ands	r3, r1
 8008f20:	431a      	orrs	r2, r3
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	619a      	str	r2, [r3, #24]
}
 8008f26:	bf00      	nop
 8008f28:	3714      	adds	r7, #20
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bc80      	pop	{r7}
 8008f2e:	4770      	bx	lr

08008f30 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b082      	sub	sp, #8
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	4603      	mov	r3, r0
 8008f38:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8008f3a:	4b08      	ldr	r3, [pc, #32]	; (8008f5c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008f3c:	68da      	ldr	r2, [r3, #12]
 8008f3e:	88fb      	ldrh	r3, [r7, #6]
 8008f40:	4013      	ands	r3, r2
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d006      	beq.n	8008f54 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008f46:	4a05      	ldr	r2, [pc, #20]	; (8008f5c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008f48:	88fb      	ldrh	r3, [r7, #6]
 8008f4a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008f4c:	88fb      	ldrh	r3, [r7, #6]
 8008f4e:	4618      	mov	r0, r3
 8008f50:	f006 fd8a 	bl	800fa68 <HAL_GPIO_EXTI_Callback>
  }
}
 8008f54:	bf00      	nop
 8008f56:	3708      	adds	r7, #8
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	bd80      	pop	{r7, pc}
 8008f5c:	58000800 	.word	0x58000800

08008f60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b082      	sub	sp, #8
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d101      	bne.n	8008f72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008f6e:	2301      	movs	r3, #1
 8008f70:	e081      	b.n	8009076 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f78:	b2db      	uxtb	r3, r3
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d106      	bne.n	8008f8c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2200      	movs	r2, #0
 8008f82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008f86:	6878      	ldr	r0, [r7, #4]
 8008f88:	f7fc f924 	bl	80051d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2224      	movs	r2, #36	; 0x24
 8008f90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	681a      	ldr	r2, [r3, #0]
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	f022 0201 	bic.w	r2, r2, #1
 8008fa2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	685a      	ldr	r2, [r3, #4]
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008fb0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	689a      	ldr	r2, [r3, #8]
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008fc0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	68db      	ldr	r3, [r3, #12]
 8008fc6:	2b01      	cmp	r3, #1
 8008fc8:	d107      	bne.n	8008fda <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	689a      	ldr	r2, [r3, #8]
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008fd6:	609a      	str	r2, [r3, #8]
 8008fd8:	e006      	b.n	8008fe8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	689a      	ldr	r2, [r3, #8]
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8008fe6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	68db      	ldr	r3, [r3, #12]
 8008fec:	2b02      	cmp	r3, #2
 8008fee:	d104      	bne.n	8008ffa <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008ff8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	685b      	ldr	r3, [r3, #4]
 8009000:	687a      	ldr	r2, [r7, #4]
 8009002:	6812      	ldr	r2, [r2, #0]
 8009004:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8009008:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800900c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	68da      	ldr	r2, [r3, #12]
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800901c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	691a      	ldr	r2, [r3, #16]
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	695b      	ldr	r3, [r3, #20]
 8009026:	ea42 0103 	orr.w	r1, r2, r3
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	699b      	ldr	r3, [r3, #24]
 800902e:	021a      	lsls	r2, r3, #8
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	430a      	orrs	r2, r1
 8009036:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	69d9      	ldr	r1, [r3, #28]
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6a1a      	ldr	r2, [r3, #32]
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	430a      	orrs	r2, r1
 8009046:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	681a      	ldr	r2, [r3, #0]
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	f042 0201 	orr.w	r2, r2, #1
 8009056:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2200      	movs	r2, #0
 800905c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2220      	movs	r2, #32
 8009062:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2200      	movs	r2, #0
 800906a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2200      	movs	r2, #0
 8009070:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8009074:	2300      	movs	r3, #0
}
 8009076:	4618      	mov	r0, r3
 8009078:	3708      	adds	r7, #8
 800907a:	46bd      	mov	sp, r7
 800907c:	bd80      	pop	{r7, pc}
	...

08009080 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009080:	b580      	push	{r7, lr}
 8009082:	b088      	sub	sp, #32
 8009084:	af02      	add	r7, sp, #8
 8009086:	60f8      	str	r0, [r7, #12]
 8009088:	607a      	str	r2, [r7, #4]
 800908a:	461a      	mov	r2, r3
 800908c:	460b      	mov	r3, r1
 800908e:	817b      	strh	r3, [r7, #10]
 8009090:	4613      	mov	r3, r2
 8009092:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800909a:	b2db      	uxtb	r3, r3
 800909c:	2b20      	cmp	r3, #32
 800909e:	f040 80da 	bne.w	8009256 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80090a8:	2b01      	cmp	r3, #1
 80090aa:	d101      	bne.n	80090b0 <HAL_I2C_Master_Transmit+0x30>
 80090ac:	2302      	movs	r3, #2
 80090ae:	e0d3      	b.n	8009258 <HAL_I2C_Master_Transmit+0x1d8>
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	2201      	movs	r2, #1
 80090b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80090b8:	f7fd f88e 	bl	80061d8 <HAL_GetTick>
 80090bc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80090be:	697b      	ldr	r3, [r7, #20]
 80090c0:	9300      	str	r3, [sp, #0]
 80090c2:	2319      	movs	r3, #25
 80090c4:	2201      	movs	r2, #1
 80090c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80090ca:	68f8      	ldr	r0, [r7, #12]
 80090cc:	f001 fcd9 	bl	800aa82 <I2C_WaitOnFlagUntilTimeout>
 80090d0:	4603      	mov	r3, r0
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d001      	beq.n	80090da <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80090d6:	2301      	movs	r3, #1
 80090d8:	e0be      	b.n	8009258 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	2221      	movs	r2, #33	; 0x21
 80090de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	2210      	movs	r2, #16
 80090e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	2200      	movs	r2, #0
 80090ee:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	687a      	ldr	r2, [r7, #4]
 80090f4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	893a      	ldrh	r2, [r7, #8]
 80090fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	2200      	movs	r2, #0
 8009100:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009106:	b29b      	uxth	r3, r3
 8009108:	2bff      	cmp	r3, #255	; 0xff
 800910a:	d90e      	bls.n	800912a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	22ff      	movs	r2, #255	; 0xff
 8009110:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009116:	b2da      	uxtb	r2, r3
 8009118:	8979      	ldrh	r1, [r7, #10]
 800911a:	4b51      	ldr	r3, [pc, #324]	; (8009260 <HAL_I2C_Master_Transmit+0x1e0>)
 800911c:	9300      	str	r3, [sp, #0]
 800911e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009122:	68f8      	ldr	r0, [r7, #12]
 8009124:	f001 fdd0 	bl	800acc8 <I2C_TransferConfig>
 8009128:	e06c      	b.n	8009204 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800912e:	b29a      	uxth	r2, r3
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009138:	b2da      	uxtb	r2, r3
 800913a:	8979      	ldrh	r1, [r7, #10]
 800913c:	4b48      	ldr	r3, [pc, #288]	; (8009260 <HAL_I2C_Master_Transmit+0x1e0>)
 800913e:	9300      	str	r3, [sp, #0]
 8009140:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009144:	68f8      	ldr	r0, [r7, #12]
 8009146:	f001 fdbf 	bl	800acc8 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800914a:	e05b      	b.n	8009204 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800914c:	697a      	ldr	r2, [r7, #20]
 800914e:	6a39      	ldr	r1, [r7, #32]
 8009150:	68f8      	ldr	r0, [r7, #12]
 8009152:	f001 fcd6 	bl	800ab02 <I2C_WaitOnTXISFlagUntilTimeout>
 8009156:	4603      	mov	r3, r0
 8009158:	2b00      	cmp	r3, #0
 800915a:	d001      	beq.n	8009160 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 800915c:	2301      	movs	r3, #1
 800915e:	e07b      	b.n	8009258 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009164:	781a      	ldrb	r2, [r3, #0]
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009170:	1c5a      	adds	r2, r3, #1
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800917a:	b29b      	uxth	r3, r3
 800917c:	3b01      	subs	r3, #1
 800917e:	b29a      	uxth	r2, r3
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009188:	3b01      	subs	r3, #1
 800918a:	b29a      	uxth	r2, r3
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009194:	b29b      	uxth	r3, r3
 8009196:	2b00      	cmp	r3, #0
 8009198:	d034      	beq.n	8009204 <HAL_I2C_Master_Transmit+0x184>
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d130      	bne.n	8009204 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80091a2:	697b      	ldr	r3, [r7, #20]
 80091a4:	9300      	str	r3, [sp, #0]
 80091a6:	6a3b      	ldr	r3, [r7, #32]
 80091a8:	2200      	movs	r2, #0
 80091aa:	2180      	movs	r1, #128	; 0x80
 80091ac:	68f8      	ldr	r0, [r7, #12]
 80091ae:	f001 fc68 	bl	800aa82 <I2C_WaitOnFlagUntilTimeout>
 80091b2:	4603      	mov	r3, r0
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d001      	beq.n	80091bc <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80091b8:	2301      	movs	r3, #1
 80091ba:	e04d      	b.n	8009258 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091c0:	b29b      	uxth	r3, r3
 80091c2:	2bff      	cmp	r3, #255	; 0xff
 80091c4:	d90e      	bls.n	80091e4 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	22ff      	movs	r2, #255	; 0xff
 80091ca:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091d0:	b2da      	uxtb	r2, r3
 80091d2:	8979      	ldrh	r1, [r7, #10]
 80091d4:	2300      	movs	r3, #0
 80091d6:	9300      	str	r3, [sp, #0]
 80091d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80091dc:	68f8      	ldr	r0, [r7, #12]
 80091de:	f001 fd73 	bl	800acc8 <I2C_TransferConfig>
 80091e2:	e00f      	b.n	8009204 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091e8:	b29a      	uxth	r2, r3
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091f2:	b2da      	uxtb	r2, r3
 80091f4:	8979      	ldrh	r1, [r7, #10]
 80091f6:	2300      	movs	r3, #0
 80091f8:	9300      	str	r3, [sp, #0]
 80091fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80091fe:	68f8      	ldr	r0, [r7, #12]
 8009200:	f001 fd62 	bl	800acc8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009208:	b29b      	uxth	r3, r3
 800920a:	2b00      	cmp	r3, #0
 800920c:	d19e      	bne.n	800914c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800920e:	697a      	ldr	r2, [r7, #20]
 8009210:	6a39      	ldr	r1, [r7, #32]
 8009212:	68f8      	ldr	r0, [r7, #12]
 8009214:	f001 fcb5 	bl	800ab82 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009218:	4603      	mov	r3, r0
 800921a:	2b00      	cmp	r3, #0
 800921c:	d001      	beq.n	8009222 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800921e:	2301      	movs	r3, #1
 8009220:	e01a      	b.n	8009258 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	2220      	movs	r2, #32
 8009228:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	6859      	ldr	r1, [r3, #4]
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	681a      	ldr	r2, [r3, #0]
 8009234:	4b0b      	ldr	r3, [pc, #44]	; (8009264 <HAL_I2C_Master_Transmit+0x1e4>)
 8009236:	400b      	ands	r3, r1
 8009238:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	2220      	movs	r2, #32
 800923e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	2200      	movs	r2, #0
 8009246:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	2200      	movs	r2, #0
 800924e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009252:	2300      	movs	r3, #0
 8009254:	e000      	b.n	8009258 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8009256:	2302      	movs	r3, #2
  }
}
 8009258:	4618      	mov	r0, r3
 800925a:	3718      	adds	r7, #24
 800925c:	46bd      	mov	sp, r7
 800925e:	bd80      	pop	{r7, pc}
 8009260:	80002000 	.word	0x80002000
 8009264:	fe00e800 	.word	0xfe00e800

08009268 <HAL_I2C_Master_Seq_Transmit_DMA>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                                  uint16_t Size, uint32_t XferOptions)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b08a      	sub	sp, #40	; 0x28
 800926c:	af02      	add	r7, sp, #8
 800926e:	60f8      	str	r0, [r7, #12]
 8009270:	607a      	str	r2, [r7, #4]
 8009272:	461a      	mov	r2, r3
 8009274:	460b      	mov	r3, r1
 8009276:	817b      	strh	r3, [r7, #10]
 8009278:	4613      	mov	r3, r2
 800927a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  uint32_t xferrequest = I2C_GENERATE_START_WRITE;
 800927c:	4b77      	ldr	r3, [pc, #476]	; (800945c <HAL_I2C_Master_Seq_Transmit_DMA+0x1f4>)
 800927e:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009286:	b2db      	uxtb	r3, r3
 8009288:	2b20      	cmp	r3, #32
 800928a:	f040 80e1 	bne.w	8009450 <HAL_I2C_Master_Seq_Transmit_DMA+0x1e8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009294:	2b01      	cmp	r3, #1
 8009296:	d101      	bne.n	800929c <HAL_I2C_Master_Seq_Transmit_DMA+0x34>
 8009298:	2302      	movs	r3, #2
 800929a:	e0da      	b.n	8009452 <HAL_I2C_Master_Seq_Transmit_DMA+0x1ea>
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	2201      	movs	r2, #1
 80092a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	2221      	movs	r2, #33	; 0x21
 80092a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	2210      	movs	r2, #16
 80092b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	2200      	movs	r2, #0
 80092b8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	687a      	ldr	r2, [r7, #4]
 80092be:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	893a      	ldrh	r2, [r7, #8]
 80092c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80092ca:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	4a64      	ldr	r2, [pc, #400]	; (8009460 <HAL_I2C_Master_Seq_Transmit_DMA+0x1f8>)
 80092d0:	635a      	str	r2, [r3, #52]	; 0x34

    /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092d6:	b29b      	uxth	r3, r3
 80092d8:	2bff      	cmp	r3, #255	; 0xff
 80092da:	d906      	bls.n	80092ea <HAL_I2C_Master_Seq_Transmit_DMA+0x82>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	22ff      	movs	r2, #255	; 0xff
 80092e0:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80092e2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80092e6:	61fb      	str	r3, [r7, #28]
 80092e8:	e007      	b.n	80092fa <HAL_I2C_Master_Seq_Transmit_DMA+0x92>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092ee:	b29a      	uxth	r2, r3
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = hi2c->XferOptions;
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092f8:	61fb      	str	r3, [r7, #28]
    }

    /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092fe:	2b11      	cmp	r3, #17
 8009300:	d10e      	bne.n	8009320 <HAL_I2C_Master_Seq_Transmit_DMA+0xb8>
 8009302:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009304:	2baa      	cmp	r3, #170	; 0xaa
 8009306:	d003      	beq.n	8009310 <HAL_I2C_Master_Seq_Transmit_DMA+0xa8>
 8009308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800930a:	f5b3 4f2a 	cmp.w	r3, #43520	; 0xaa00
 800930e:	d101      	bne.n	8009314 <HAL_I2C_Master_Seq_Transmit_DMA+0xac>
 8009310:	2301      	movs	r3, #1
 8009312:	e000      	b.n	8009316 <HAL_I2C_Master_Seq_Transmit_DMA+0xae>
 8009314:	2300      	movs	r3, #0
 8009316:	2b00      	cmp	r3, #0
 8009318:	d102      	bne.n	8009320 <HAL_I2C_Master_Seq_Transmit_DMA+0xb8>
    {
      xferrequest = I2C_NO_STARTSTOP;
 800931a:	2300      	movs	r3, #0
 800931c:	61bb      	str	r3, [r7, #24]
 800931e:	e00a      	b.n	8009336 <HAL_I2C_Master_Seq_Transmit_DMA+0xce>
    }
    else
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8009320:	68f8      	ldr	r0, [r7, #12]
 8009322:	f001 fdbc 	bl	800ae9e <I2C_ConvertOtherXferOptions>

      /* Update xfermode accordingly if no reload is necessary */
      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800932a:	b29b      	uxth	r3, r3
 800932c:	2bff      	cmp	r3, #255	; 0xff
 800932e:	d802      	bhi.n	8009336 <HAL_I2C_Master_Seq_Transmit_DMA+0xce>
      {
        xfermode = hi2c->XferOptions;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009334:	61fb      	str	r3, [r7, #28]
      }
    }

    if (hi2c->XferSize > 0U)
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800933a:	2b00      	cmp	r3, #0
 800933c:	d070      	beq.n	8009420 <HAL_I2C_Master_Seq_Transmit_DMA+0x1b8>
    {
      if (hi2c->hdmatx != NULL)
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009342:	2b00      	cmp	r3, #0
 8009344:	d020      	beq.n	8009388 <HAL_I2C_Master_Seq_Transmit_DMA+0x120>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800934a:	4a46      	ldr	r2, [pc, #280]	; (8009464 <HAL_I2C_Master_Seq_Transmit_DMA+0x1fc>)
 800934c:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009352:	4a45      	ldr	r2, [pc, #276]	; (8009468 <HAL_I2C_Master_Seq_Transmit_DMA+0x200>)
 8009354:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800935a:	2200      	movs	r2, #0
 800935c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009362:	2200      	movs	r2, #0
 8009364:	639a      	str	r2, [r3, #56]	; 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800936a:	6879      	ldr	r1, [r7, #4]
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	3328      	adds	r3, #40	; 0x28
 8009372:	461a      	mov	r2, r3
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009378:	f7ff f868 	bl	800844c <HAL_DMA_Start_IT>
 800937c:	4603      	mov	r3, r0
 800937e:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8009380:	7dfb      	ldrb	r3, [r7, #23]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d138      	bne.n	80093f8 <HAL_I2C_Master_Seq_Transmit_DMA+0x190>
 8009386:	e013      	b.n	80093b0 <HAL_I2C_Master_Seq_Transmit_DMA+0x148>
        hi2c->State     = HAL_I2C_STATE_READY;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	2220      	movs	r2, #32
 800938c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	2200      	movs	r2, #0
 8009394:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800939c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	2200      	movs	r2, #0
 80093a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80093ac:	2301      	movs	r3, #1
 80093ae:	e050      	b.n	8009452 <HAL_I2C_Master_Seq_Transmit_DMA+0x1ea>
      {
        /* Send Slave Address and set NBYTES to write */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093b4:	b2da      	uxtb	r2, r3
 80093b6:	8979      	ldrh	r1, [r7, #10]
 80093b8:	69bb      	ldr	r3, [r7, #24]
 80093ba:	9300      	str	r3, [sp, #0]
 80093bc:	69fb      	ldr	r3, [r7, #28]
 80093be:	68f8      	ldr	r0, [r7, #12]
 80093c0:	f001 fc82 	bl	800acc8 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093c8:	b29a      	uxth	r2, r3
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093ce:	1ad3      	subs	r3, r2, r3
 80093d0:	b29a      	uxth	r2, r3
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	2200      	movs	r2, #0
 80093da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80093de:	2110      	movs	r1, #16
 80093e0:	68f8      	ldr	r0, [r7, #12]
 80093e2:	f001 fc9d 	bl	800ad20 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	681a      	ldr	r2, [r3, #0]
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80093f4:	601a      	str	r2, [r3, #0]
 80093f6:	e029      	b.n	800944c <HAL_I2C_Master_Seq_Transmit_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	2220      	movs	r2, #32
 80093fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	2200      	movs	r2, #0
 8009404:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800940c:	f043 0210 	orr.w	r2, r3, #16
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	2200      	movs	r2, #0
 8009418:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800941c:	2301      	movs	r3, #1
 800941e:	e018      	b.n	8009452 <HAL_I2C_Master_Seq_Transmit_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	4a12      	ldr	r2, [pc, #72]	; (800946c <HAL_I2C_Master_Seq_Transmit_DMA+0x204>)
 8009424:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800942a:	b2da      	uxtb	r2, r3
 800942c:	8979      	ldrh	r1, [r7, #10]
 800942e:	4b0b      	ldr	r3, [pc, #44]	; (800945c <HAL_I2C_Master_Seq_Transmit_DMA+0x1f4>)
 8009430:	9300      	str	r3, [sp, #0]
 8009432:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009436:	68f8      	ldr	r0, [r7, #12]
 8009438:	f001 fc46 	bl	800acc8 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	2200      	movs	r2, #0
 8009440:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009444:	2101      	movs	r1, #1
 8009446:	68f8      	ldr	r0, [r7, #12]
 8009448:	f001 fc6a 	bl	800ad20 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 800944c:	2300      	movs	r3, #0
 800944e:	e000      	b.n	8009452 <HAL_I2C_Master_Seq_Transmit_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8009450:	2302      	movs	r3, #2
  }
}
 8009452:	4618      	mov	r0, r3
 8009454:	3720      	adds	r7, #32
 8009456:	46bd      	mov	sp, r7
 8009458:	bd80      	pop	{r7, pc}
 800945a:	bf00      	nop
 800945c:	80002000 	.word	0x80002000
 8009460:	08009c81 	.word	0x08009c81
 8009464:	0800a8ed 	.word	0x0800a8ed
 8009468:	0800aa19 	.word	0x0800aa19
 800946c:	0800982b 	.word	0x0800982b

08009470 <HAL_I2C_Master_Seq_Receive_DMA>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                                 uint16_t Size, uint32_t XferOptions)
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b08a      	sub	sp, #40	; 0x28
 8009474:	af02      	add	r7, sp, #8
 8009476:	60f8      	str	r0, [r7, #12]
 8009478:	607a      	str	r2, [r7, #4]
 800947a:	461a      	mov	r2, r3
 800947c:	460b      	mov	r3, r1
 800947e:	817b      	strh	r3, [r7, #10]
 8009480:	4613      	mov	r3, r2
 8009482:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  uint32_t xferrequest = I2C_GENERATE_START_READ;
 8009484:	4b77      	ldr	r3, [pc, #476]	; (8009664 <HAL_I2C_Master_Seq_Receive_DMA+0x1f4>)
 8009486:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800948e:	b2db      	uxtb	r3, r3
 8009490:	2b20      	cmp	r3, #32
 8009492:	f040 80e1 	bne.w	8009658 <HAL_I2C_Master_Seq_Receive_DMA+0x1e8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800949c:	2b01      	cmp	r3, #1
 800949e:	d101      	bne.n	80094a4 <HAL_I2C_Master_Seq_Receive_DMA+0x34>
 80094a0:	2302      	movs	r3, #2
 80094a2:	e0da      	b.n	800965a <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	2201      	movs	r2, #1
 80094a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	2222      	movs	r2, #34	; 0x22
 80094b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	2210      	movs	r2, #16
 80094b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	2200      	movs	r2, #0
 80094c0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	687a      	ldr	r2, [r7, #4]
 80094c6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	893a      	ldrh	r2, [r7, #8]
 80094cc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80094d2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	4a64      	ldr	r2, [pc, #400]	; (8009668 <HAL_I2C_Master_Seq_Receive_DMA+0x1f8>)
 80094d8:	635a      	str	r2, [r3, #52]	; 0x34

    /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094de:	b29b      	uxth	r3, r3
 80094e0:	2bff      	cmp	r3, #255	; 0xff
 80094e2:	d906      	bls.n	80094f2 <HAL_I2C_Master_Seq_Receive_DMA+0x82>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	22ff      	movs	r2, #255	; 0xff
 80094e8:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80094ea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80094ee:	61fb      	str	r3, [r7, #28]
 80094f0:	e007      	b.n	8009502 <HAL_I2C_Master_Seq_Receive_DMA+0x92>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094f6:	b29a      	uxth	r2, r3
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = hi2c->XferOptions;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009500:	61fb      	str	r3, [r7, #28]
    }

    /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009506:	2b12      	cmp	r3, #18
 8009508:	d10e      	bne.n	8009528 <HAL_I2C_Master_Seq_Receive_DMA+0xb8>
 800950a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800950c:	2baa      	cmp	r3, #170	; 0xaa
 800950e:	d003      	beq.n	8009518 <HAL_I2C_Master_Seq_Receive_DMA+0xa8>
 8009510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009512:	f5b3 4f2a 	cmp.w	r3, #43520	; 0xaa00
 8009516:	d101      	bne.n	800951c <HAL_I2C_Master_Seq_Receive_DMA+0xac>
 8009518:	2301      	movs	r3, #1
 800951a:	e000      	b.n	800951e <HAL_I2C_Master_Seq_Receive_DMA+0xae>
 800951c:	2300      	movs	r3, #0
 800951e:	2b00      	cmp	r3, #0
 8009520:	d102      	bne.n	8009528 <HAL_I2C_Master_Seq_Receive_DMA+0xb8>
    {
      xferrequest = I2C_NO_STARTSTOP;
 8009522:	2300      	movs	r3, #0
 8009524:	61bb      	str	r3, [r7, #24]
 8009526:	e00a      	b.n	800953e <HAL_I2C_Master_Seq_Receive_DMA+0xce>
    }
    else
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8009528:	68f8      	ldr	r0, [r7, #12]
 800952a:	f001 fcb8 	bl	800ae9e <I2C_ConvertOtherXferOptions>

      /* Update xfermode accordingly if no reload is necessary */
      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009532:	b29b      	uxth	r3, r3
 8009534:	2bff      	cmp	r3, #255	; 0xff
 8009536:	d802      	bhi.n	800953e <HAL_I2C_Master_Seq_Receive_DMA+0xce>
      {
        xfermode = hi2c->XferOptions;
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800953c:	61fb      	str	r3, [r7, #28]
      }
    }

    if (hi2c->XferSize > 0U)
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009542:	2b00      	cmp	r3, #0
 8009544:	d070      	beq.n	8009628 <HAL_I2C_Master_Seq_Receive_DMA+0x1b8>
    {
      if (hi2c->hdmarx != NULL)
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800954a:	2b00      	cmp	r3, #0
 800954c:	d020      	beq.n	8009590 <HAL_I2C_Master_Seq_Receive_DMA+0x120>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009552:	4a46      	ldr	r2, [pc, #280]	; (800966c <HAL_I2C_Master_Seq_Receive_DMA+0x1fc>)
 8009554:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800955a:	4a45      	ldr	r2, [pc, #276]	; (8009670 <HAL_I2C_Master_Seq_Receive_DMA+0x200>)
 800955c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009562:	2200      	movs	r2, #0
 8009564:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800956a:	2200      	movs	r2, #0
 800956c:	639a      	str	r2, [r3, #56]	; 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize);
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	3324      	adds	r3, #36	; 0x24
 8009578:	4619      	mov	r1, r3
 800957a:	687a      	ldr	r2, [r7, #4]
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009580:	f7fe ff64 	bl	800844c <HAL_DMA_Start_IT>
 8009584:	4603      	mov	r3, r0
 8009586:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8009588:	7dfb      	ldrb	r3, [r7, #23]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d138      	bne.n	8009600 <HAL_I2C_Master_Seq_Receive_DMA+0x190>
 800958e:	e013      	b.n	80095b8 <HAL_I2C_Master_Seq_Receive_DMA+0x148>
        hi2c->State     = HAL_I2C_STATE_READY;
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	2220      	movs	r2, #32
 8009594:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	2200      	movs	r2, #0
 800959c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80095a4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	2200      	movs	r2, #0
 80095b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80095b4:	2301      	movs	r3, #1
 80095b6:	e050      	b.n	800965a <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
      {
        /* Send Slave Address and set NBYTES to read */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095bc:	b2da      	uxtb	r2, r3
 80095be:	8979      	ldrh	r1, [r7, #10]
 80095c0:	69bb      	ldr	r3, [r7, #24]
 80095c2:	9300      	str	r3, [sp, #0]
 80095c4:	69fb      	ldr	r3, [r7, #28]
 80095c6:	68f8      	ldr	r0, [r7, #12]
 80095c8:	f001 fb7e 	bl	800acc8 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80095d0:	b29a      	uxth	r2, r3
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095d6:	1ad3      	subs	r3, r2, r3
 80095d8:	b29a      	uxth	r2, r3
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	2200      	movs	r2, #0
 80095e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80095e6:	2110      	movs	r1, #16
 80095e8:	68f8      	ldr	r0, [r7, #12]
 80095ea:	f001 fb99 	bl	800ad20 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	681a      	ldr	r2, [r3, #0]
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80095fc:	601a      	str	r2, [r3, #0]
 80095fe:	e029      	b.n	8009654 <HAL_I2C_Master_Seq_Receive_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	2220      	movs	r2, #32
 8009604:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	2200      	movs	r2, #0
 800960c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009614:	f043 0210 	orr.w	r2, r3, #16
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	2200      	movs	r2, #0
 8009620:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8009624:	2301      	movs	r3, #1
 8009626:	e018      	b.n	800965a <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	4a12      	ldr	r2, [pc, #72]	; (8009674 <HAL_I2C_Master_Seq_Receive_DMA+0x204>)
 800962c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009632:	b2da      	uxtb	r2, r3
 8009634:	8979      	ldrh	r1, [r7, #10]
 8009636:	4b0b      	ldr	r3, [pc, #44]	; (8009664 <HAL_I2C_Master_Seq_Receive_DMA+0x1f4>)
 8009638:	9300      	str	r3, [sp, #0]
 800963a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800963e:	68f8      	ldr	r0, [r7, #12]
 8009640:	f001 fb42 	bl	800acc8 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	2200      	movs	r2, #0
 8009648:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800964c:	2101      	movs	r1, #1
 800964e:	68f8      	ldr	r0, [r7, #12]
 8009650:	f001 fb66 	bl	800ad20 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8009654:	2300      	movs	r3, #0
 8009656:	e000      	b.n	800965a <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8009658:	2302      	movs	r3, #2
  }
}
 800965a:	4618      	mov	r0, r3
 800965c:	3720      	adds	r7, #32
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}
 8009662:	bf00      	nop
 8009664:	80002400 	.word	0x80002400
 8009668:	08009c81 	.word	0x08009c81
 800966c:	0800a983 	.word	0x0800a983
 8009670:	0800aa19 	.word	0x0800aa19
 8009674:	0800982b 	.word	0x0800982b

08009678 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b084      	sub	sp, #16
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	699b      	ldr	r3, [r3, #24]
 8009686:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009694:	2b00      	cmp	r3, #0
 8009696:	d005      	beq.n	80096a4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800969c:	68ba      	ldr	r2, [r7, #8]
 800969e:	68f9      	ldr	r1, [r7, #12]
 80096a0:	6878      	ldr	r0, [r7, #4]
 80096a2:	4798      	blx	r3
  }
}
 80096a4:	bf00      	nop
 80096a6:	3710      	adds	r7, #16
 80096a8:	46bd      	mov	sp, r7
 80096aa:	bd80      	pop	{r7, pc}

080096ac <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b086      	sub	sp, #24
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	699b      	ldr	r3, [r3, #24]
 80096ba:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80096c4:	697b      	ldr	r3, [r7, #20]
 80096c6:	0a1b      	lsrs	r3, r3, #8
 80096c8:	f003 0301 	and.w	r3, r3, #1
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d010      	beq.n	80096f2 <HAL_I2C_ER_IRQHandler+0x46>
 80096d0:	693b      	ldr	r3, [r7, #16]
 80096d2:	09db      	lsrs	r3, r3, #7
 80096d4:	f003 0301 	and.w	r3, r3, #1
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d00a      	beq.n	80096f2 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096e0:	f043 0201 	orr.w	r2, r3, #1
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	f44f 7280 	mov.w	r2, #256	; 0x100
 80096f0:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80096f2:	697b      	ldr	r3, [r7, #20]
 80096f4:	0a9b      	lsrs	r3, r3, #10
 80096f6:	f003 0301 	and.w	r3, r3, #1
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d010      	beq.n	8009720 <HAL_I2C_ER_IRQHandler+0x74>
 80096fe:	693b      	ldr	r3, [r7, #16]
 8009700:	09db      	lsrs	r3, r3, #7
 8009702:	f003 0301 	and.w	r3, r3, #1
 8009706:	2b00      	cmp	r3, #0
 8009708:	d00a      	beq.n	8009720 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800970e:	f043 0208 	orr.w	r2, r3, #8
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800971e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8009720:	697b      	ldr	r3, [r7, #20]
 8009722:	0a5b      	lsrs	r3, r3, #9
 8009724:	f003 0301 	and.w	r3, r3, #1
 8009728:	2b00      	cmp	r3, #0
 800972a:	d010      	beq.n	800974e <HAL_I2C_ER_IRQHandler+0xa2>
 800972c:	693b      	ldr	r3, [r7, #16]
 800972e:	09db      	lsrs	r3, r3, #7
 8009730:	f003 0301 	and.w	r3, r3, #1
 8009734:	2b00      	cmp	r3, #0
 8009736:	d00a      	beq.n	800974e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800973c:	f043 0202 	orr.w	r2, r3, #2
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	f44f 7200 	mov.w	r2, #512	; 0x200
 800974c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009752:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	f003 030b 	and.w	r3, r3, #11
 800975a:	2b00      	cmp	r3, #0
 800975c:	d003      	beq.n	8009766 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800975e:	68f9      	ldr	r1, [r7, #12]
 8009760:	6878      	ldr	r0, [r7, #4]
 8009762:	f000 ffa9 	bl	800a6b8 <I2C_ITError>
  }
}
 8009766:	bf00      	nop
 8009768:	3718      	adds	r7, #24
 800976a:	46bd      	mov	sp, r7
 800976c:	bd80      	pop	{r7, pc}

0800976e <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800976e:	b480      	push	{r7}
 8009770:	b083      	sub	sp, #12
 8009772:	af00      	add	r7, sp, #0
 8009774:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8009776:	bf00      	nop
 8009778:	370c      	adds	r7, #12
 800977a:	46bd      	mov	sp, r7
 800977c:	bc80      	pop	{r7}
 800977e:	4770      	bx	lr

08009780 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009780:	b480      	push	{r7}
 8009782:	b083      	sub	sp, #12
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8009788:	bf00      	nop
 800978a:	370c      	adds	r7, #12
 800978c:	46bd      	mov	sp, r7
 800978e:	bc80      	pop	{r7}
 8009790:	4770      	bx	lr

08009792 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009792:	b480      	push	{r7}
 8009794:	b083      	sub	sp, #12
 8009796:	af00      	add	r7, sp, #0
 8009798:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800979a:	bf00      	nop
 800979c:	370c      	adds	r7, #12
 800979e:	46bd      	mov	sp, r7
 80097a0:	bc80      	pop	{r7}
 80097a2:	4770      	bx	lr

080097a4 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80097a4:	b480      	push	{r7}
 80097a6:	b083      	sub	sp, #12
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80097ac:	bf00      	nop
 80097ae:	370c      	adds	r7, #12
 80097b0:	46bd      	mov	sp, r7
 80097b2:	bc80      	pop	{r7}
 80097b4:	4770      	bx	lr

080097b6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80097b6:	b480      	push	{r7}
 80097b8:	b083      	sub	sp, #12
 80097ba:	af00      	add	r7, sp, #0
 80097bc:	6078      	str	r0, [r7, #4]
 80097be:	460b      	mov	r3, r1
 80097c0:	70fb      	strb	r3, [r7, #3]
 80097c2:	4613      	mov	r3, r2
 80097c4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80097c6:	bf00      	nop
 80097c8:	370c      	adds	r7, #12
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bc80      	pop	{r7}
 80097ce:	4770      	bx	lr

080097d0 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80097d0:	b480      	push	{r7}
 80097d2:	b083      	sub	sp, #12
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80097d8:	bf00      	nop
 80097da:	370c      	adds	r7, #12
 80097dc:	46bd      	mov	sp, r7
 80097de:	bc80      	pop	{r7}
 80097e0:	4770      	bx	lr

080097e2 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80097e2:	b480      	push	{r7}
 80097e4:	b083      	sub	sp, #12
 80097e6:	af00      	add	r7, sp, #0
 80097e8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80097ea:	bf00      	nop
 80097ec:	370c      	adds	r7, #12
 80097ee:	46bd      	mov	sp, r7
 80097f0:	bc80      	pop	{r7}
 80097f2:	4770      	bx	lr

080097f4 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80097f4:	b480      	push	{r7}
 80097f6:	b083      	sub	sp, #12
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80097fc:	bf00      	nop
 80097fe:	370c      	adds	r7, #12
 8009800:	46bd      	mov	sp, r7
 8009802:	bc80      	pop	{r7}
 8009804:	4770      	bx	lr

08009806 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8009806:	b480      	push	{r7}
 8009808:	b083      	sub	sp, #12
 800980a:	af00      	add	r7, sp, #0
 800980c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800980e:	bf00      	nop
 8009810:	370c      	adds	r7, #12
 8009812:	46bd      	mov	sp, r7
 8009814:	bc80      	pop	{r7}
 8009816:	4770      	bx	lr

08009818 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009818:	b480      	push	{r7}
 800981a:	b083      	sub	sp, #12
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8009820:	bf00      	nop
 8009822:	370c      	adds	r7, #12
 8009824:	46bd      	mov	sp, r7
 8009826:	bc80      	pop	{r7}
 8009828:	4770      	bx	lr

0800982a <I2C_Master_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 800982a:	b580      	push	{r7, lr}
 800982c:	b088      	sub	sp, #32
 800982e:	af02      	add	r7, sp, #8
 8009830:	60f8      	str	r0, [r7, #12]
 8009832:	60b9      	str	r1, [r7, #8]
 8009834:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8009836:	68bb      	ldr	r3, [r7, #8]
 8009838:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009840:	2b01      	cmp	r3, #1
 8009842:	d101      	bne.n	8009848 <I2C_Master_ISR_IT+0x1e>
 8009844:	2302      	movs	r3, #2
 8009846:	e114      	b.n	8009a72 <I2C_Master_ISR_IT+0x248>
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	2201      	movs	r2, #1
 800984c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009850:	697b      	ldr	r3, [r7, #20]
 8009852:	091b      	lsrs	r3, r3, #4
 8009854:	f003 0301 	and.w	r3, r3, #1
 8009858:	2b00      	cmp	r3, #0
 800985a:	d013      	beq.n	8009884 <I2C_Master_ISR_IT+0x5a>
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	091b      	lsrs	r3, r3, #4
 8009860:	f003 0301 	and.w	r3, r3, #1
 8009864:	2b00      	cmp	r3, #0
 8009866:	d00d      	beq.n	8009884 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	2210      	movs	r2, #16
 800986e:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009874:	f043 0204 	orr.w	r2, r3, #4
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800987c:	68f8      	ldr	r0, [r7, #12]
 800987e:	f001 f812 	bl	800a8a6 <I2C_Flush_TXDR>
 8009882:	e0e1      	b.n	8009a48 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8009884:	697b      	ldr	r3, [r7, #20]
 8009886:	089b      	lsrs	r3, r3, #2
 8009888:	f003 0301 	and.w	r3, r3, #1
 800988c:	2b00      	cmp	r3, #0
 800988e:	d023      	beq.n	80098d8 <I2C_Master_ISR_IT+0xae>
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	089b      	lsrs	r3, r3, #2
 8009894:	f003 0301 	and.w	r3, r3, #1
 8009898:	2b00      	cmp	r3, #0
 800989a:	d01d      	beq.n	80098d8 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800989c:	697b      	ldr	r3, [r7, #20]
 800989e:	f023 0304 	bic.w	r3, r3, #4
 80098a2:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098ae:	b2d2      	uxtb	r2, r2
 80098b0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098b6:	1c5a      	adds	r2, r3, #1
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80098c0:	3b01      	subs	r3, #1
 80098c2:	b29a      	uxth	r2, r3
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80098cc:	b29b      	uxth	r3, r3
 80098ce:	3b01      	subs	r3, #1
 80098d0:	b29a      	uxth	r2, r3
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80098d6:	e0b7      	b.n	8009a48 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80098d8:	697b      	ldr	r3, [r7, #20]
 80098da:	085b      	lsrs	r3, r3, #1
 80098dc:	f003 0301 	and.w	r3, r3, #1
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d01e      	beq.n	8009922 <I2C_Master_ISR_IT+0xf8>
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	085b      	lsrs	r3, r3, #1
 80098e8:	f003 0301 	and.w	r3, r3, #1
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d018      	beq.n	8009922 <I2C_Master_ISR_IT+0xf8>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098f4:	781a      	ldrb	r2, [r3, #0]
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009900:	1c5a      	adds	r2, r3, #1
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800990a:	3b01      	subs	r3, #1
 800990c:	b29a      	uxth	r2, r3
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009916:	b29b      	uxth	r3, r3
 8009918:	3b01      	subs	r3, #1
 800991a:	b29a      	uxth	r2, r3
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009920:	e092      	b.n	8009a48 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009922:	697b      	ldr	r3, [r7, #20]
 8009924:	09db      	lsrs	r3, r3, #7
 8009926:	f003 0301 	and.w	r3, r3, #1
 800992a:	2b00      	cmp	r3, #0
 800992c:	d05d      	beq.n	80099ea <I2C_Master_ISR_IT+0x1c0>
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	099b      	lsrs	r3, r3, #6
 8009932:	f003 0301 	and.w	r3, r3, #1
 8009936:	2b00      	cmp	r3, #0
 8009938:	d057      	beq.n	80099ea <I2C_Master_ISR_IT+0x1c0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800993e:	b29b      	uxth	r3, r3
 8009940:	2b00      	cmp	r3, #0
 8009942:	d040      	beq.n	80099c6 <I2C_Master_ISR_IT+0x19c>
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009948:	2b00      	cmp	r3, #0
 800994a:	d13c      	bne.n	80099c6 <I2C_Master_ISR_IT+0x19c>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	685b      	ldr	r3, [r3, #4]
 8009952:	b29b      	uxth	r3, r3
 8009954:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009958:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800995e:	b29b      	uxth	r3, r3
 8009960:	2bff      	cmp	r3, #255	; 0xff
 8009962:	d90e      	bls.n	8009982 <I2C_Master_ISR_IT+0x158>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	22ff      	movs	r2, #255	; 0xff
 8009968:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800996e:	b2da      	uxtb	r2, r3
 8009970:	8a79      	ldrh	r1, [r7, #18]
 8009972:	2300      	movs	r3, #0
 8009974:	9300      	str	r3, [sp, #0]
 8009976:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800997a:	68f8      	ldr	r0, [r7, #12]
 800997c:	f001 f9a4 	bl	800acc8 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009980:	e032      	b.n	80099e8 <I2C_Master_ISR_IT+0x1be>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009986:	b29a      	uxth	r2, r3
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009990:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009994:	d00b      	beq.n	80099ae <I2C_Master_ISR_IT+0x184>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, hi2c->XferOptions, I2C_NO_STARTSTOP);
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800999a:	b2da      	uxtb	r2, r3
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099a0:	8a79      	ldrh	r1, [r7, #18]
 80099a2:	2000      	movs	r0, #0
 80099a4:	9000      	str	r0, [sp, #0]
 80099a6:	68f8      	ldr	r0, [r7, #12]
 80099a8:	f001 f98e 	bl	800acc8 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80099ac:	e01c      	b.n	80099e8 <I2C_Master_ISR_IT+0x1be>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80099b2:	b2da      	uxtb	r2, r3
 80099b4:	8a79      	ldrh	r1, [r7, #18]
 80099b6:	2300      	movs	r3, #0
 80099b8:	9300      	str	r3, [sp, #0]
 80099ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80099be:	68f8      	ldr	r0, [r7, #12]
 80099c0:	f001 f982 	bl	800acc8 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80099c4:	e010      	b.n	80099e8 <I2C_Master_ISR_IT+0x1be>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	685b      	ldr	r3, [r3, #4]
 80099cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80099d0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80099d4:	d003      	beq.n	80099de <I2C_Master_ISR_IT+0x1b4>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80099d6:	68f8      	ldr	r0, [r7, #12]
 80099d8:	f000 fba9 	bl	800a12e <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80099dc:	e034      	b.n	8009a48 <I2C_Master_ISR_IT+0x21e>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80099de:	2140      	movs	r1, #64	; 0x40
 80099e0:	68f8      	ldr	r0, [r7, #12]
 80099e2:	f000 fe69 	bl	800a6b8 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80099e6:	e02f      	b.n	8009a48 <I2C_Master_ISR_IT+0x21e>
 80099e8:	e02e      	b.n	8009a48 <I2C_Master_ISR_IT+0x21e>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	099b      	lsrs	r3, r3, #6
 80099ee:	f003 0301 	and.w	r3, r3, #1
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d028      	beq.n	8009a48 <I2C_Master_ISR_IT+0x21e>
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	099b      	lsrs	r3, r3, #6
 80099fa:	f003 0301 	and.w	r3, r3, #1
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d022      	beq.n	8009a48 <I2C_Master_ISR_IT+0x21e>
  {
    if (hi2c->XferCount == 0U)
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009a06:	b29b      	uxth	r3, r3
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d119      	bne.n	8009a40 <I2C_Master_ISR_IT+0x216>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	685b      	ldr	r3, [r3, #4]
 8009a12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009a16:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009a1a:	d015      	beq.n	8009a48 <I2C_Master_ISR_IT+0x21e>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a20:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009a24:	d108      	bne.n	8009a38 <I2C_Master_ISR_IT+0x20e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	685a      	ldr	r2, [r3, #4]
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009a34:	605a      	str	r2, [r3, #4]
 8009a36:	e007      	b.n	8009a48 <I2C_Master_ISR_IT+0x21e>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8009a38:	68f8      	ldr	r0, [r7, #12]
 8009a3a:	f000 fb78 	bl	800a12e <I2C_ITMasterSeqCplt>
 8009a3e:	e003      	b.n	8009a48 <I2C_Master_ISR_IT+0x21e>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009a40:	2140      	movs	r1, #64	; 0x40
 8009a42:	68f8      	ldr	r0, [r7, #12]
 8009a44:	f000 fe38 	bl	800a6b8 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009a48:	697b      	ldr	r3, [r7, #20]
 8009a4a:	095b      	lsrs	r3, r3, #5
 8009a4c:	f003 0301 	and.w	r3, r3, #1
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d009      	beq.n	8009a68 <I2C_Master_ISR_IT+0x23e>
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	095b      	lsrs	r3, r3, #5
 8009a58:	f003 0301 	and.w	r3, r3, #1
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d003      	beq.n	8009a68 <I2C_Master_ISR_IT+0x23e>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8009a60:	6979      	ldr	r1, [r7, #20]
 8009a62:	68f8      	ldr	r0, [r7, #12]
 8009a64:	f000 fbfe 	bl	800a264 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009a70:	2300      	movs	r3, #0
}
 8009a72:	4618      	mov	r0, r3
 8009a74:	3718      	adds	r7, #24
 8009a76:	46bd      	mov	sp, r7
 8009a78:	bd80      	pop	{r7, pc}

08009a7a <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8009a7a:	b580      	push	{r7, lr}
 8009a7c:	b086      	sub	sp, #24
 8009a7e:	af00      	add	r7, sp, #0
 8009a80:	60f8      	str	r0, [r7, #12]
 8009a82:	60b9      	str	r1, [r7, #8]
 8009a84:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a8a:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8009a8c:	68bb      	ldr	r3, [r7, #8]
 8009a8e:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009a96:	2b01      	cmp	r3, #1
 8009a98:	d101      	bne.n	8009a9e <I2C_Slave_ISR_IT+0x24>
 8009a9a:	2302      	movs	r3, #2
 8009a9c:	e0ec      	b.n	8009c78 <I2C_Slave_ISR_IT+0x1fe>
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	2201      	movs	r2, #1
 8009aa2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009aa6:	693b      	ldr	r3, [r7, #16]
 8009aa8:	095b      	lsrs	r3, r3, #5
 8009aaa:	f003 0301 	and.w	r3, r3, #1
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d009      	beq.n	8009ac6 <I2C_Slave_ISR_IT+0x4c>
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	095b      	lsrs	r3, r3, #5
 8009ab6:	f003 0301 	and.w	r3, r3, #1
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d003      	beq.n	8009ac6 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8009abe:	6939      	ldr	r1, [r7, #16]
 8009ac0:	68f8      	ldr	r0, [r7, #12]
 8009ac2:	f000 fc99 	bl	800a3f8 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009ac6:	693b      	ldr	r3, [r7, #16]
 8009ac8:	091b      	lsrs	r3, r3, #4
 8009aca:	f003 0301 	and.w	r3, r3, #1
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d04d      	beq.n	8009b6e <I2C_Slave_ISR_IT+0xf4>
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	091b      	lsrs	r3, r3, #4
 8009ad6:	f003 0301 	and.w	r3, r3, #1
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d047      	beq.n	8009b6e <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009ae2:	b29b      	uxth	r3, r3
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d128      	bne.n	8009b3a <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009aee:	b2db      	uxtb	r3, r3
 8009af0:	2b28      	cmp	r3, #40	; 0x28
 8009af2:	d108      	bne.n	8009b06 <I2C_Slave_ISR_IT+0x8c>
 8009af4:	697b      	ldr	r3, [r7, #20]
 8009af6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009afa:	d104      	bne.n	8009b06 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8009afc:	6939      	ldr	r1, [r7, #16]
 8009afe:	68f8      	ldr	r0, [r7, #12]
 8009b00:	f000 fd84 	bl	800a60c <I2C_ITListenCplt>
 8009b04:	e032      	b.n	8009b6c <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009b0c:	b2db      	uxtb	r3, r3
 8009b0e:	2b29      	cmp	r3, #41	; 0x29
 8009b10:	d10e      	bne.n	8009b30 <I2C_Slave_ISR_IT+0xb6>
 8009b12:	697b      	ldr	r3, [r7, #20]
 8009b14:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009b18:	d00a      	beq.n	8009b30 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	2210      	movs	r2, #16
 8009b20:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8009b22:	68f8      	ldr	r0, [r7, #12]
 8009b24:	f000 febf 	bl	800a8a6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009b28:	68f8      	ldr	r0, [r7, #12]
 8009b2a:	f000 fb3d 	bl	800a1a8 <I2C_ITSlaveSeqCplt>
 8009b2e:	e01d      	b.n	8009b6c <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	2210      	movs	r2, #16
 8009b36:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8009b38:	e096      	b.n	8009c68 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	2210      	movs	r2, #16
 8009b40:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b46:	f043 0204 	orr.w	r2, r3, #4
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009b4e:	697b      	ldr	r3, [r7, #20]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d004      	beq.n	8009b5e <I2C_Slave_ISR_IT+0xe4>
 8009b54:	697b      	ldr	r3, [r7, #20]
 8009b56:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009b5a:	f040 8085 	bne.w	8009c68 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b62:	4619      	mov	r1, r3
 8009b64:	68f8      	ldr	r0, [r7, #12]
 8009b66:	f000 fda7 	bl	800a6b8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8009b6a:	e07d      	b.n	8009c68 <I2C_Slave_ISR_IT+0x1ee>
 8009b6c:	e07c      	b.n	8009c68 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8009b6e:	693b      	ldr	r3, [r7, #16]
 8009b70:	089b      	lsrs	r3, r3, #2
 8009b72:	f003 0301 	and.w	r3, r3, #1
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d030      	beq.n	8009bdc <I2C_Slave_ISR_IT+0x162>
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	089b      	lsrs	r3, r3, #2
 8009b7e:	f003 0301 	and.w	r3, r3, #1
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d02a      	beq.n	8009bdc <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b8a:	b29b      	uxth	r3, r3
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d018      	beq.n	8009bc2 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b9a:	b2d2      	uxtb	r2, r2
 8009b9c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ba2:	1c5a      	adds	r2, r3, #1
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009bac:	3b01      	subs	r3, #1
 8009bae:	b29a      	uxth	r2, r3
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009bb8:	b29b      	uxth	r3, r3
 8009bba:	3b01      	subs	r3, #1
 8009bbc:	b29a      	uxth	r2, r3
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009bc6:	b29b      	uxth	r3, r3
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d14f      	bne.n	8009c6c <I2C_Slave_ISR_IT+0x1f2>
 8009bcc:	697b      	ldr	r3, [r7, #20]
 8009bce:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009bd2:	d04b      	beq.n	8009c6c <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8009bd4:	68f8      	ldr	r0, [r7, #12]
 8009bd6:	f000 fae7 	bl	800a1a8 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8009bda:	e047      	b.n	8009c6c <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009bdc:	693b      	ldr	r3, [r7, #16]
 8009bde:	08db      	lsrs	r3, r3, #3
 8009be0:	f003 0301 	and.w	r3, r3, #1
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d00a      	beq.n	8009bfe <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	08db      	lsrs	r3, r3, #3
 8009bec:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d004      	beq.n	8009bfe <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8009bf4:	6939      	ldr	r1, [r7, #16]
 8009bf6:	68f8      	ldr	r0, [r7, #12]
 8009bf8:	f000 fa15 	bl	800a026 <I2C_ITAddrCplt>
 8009bfc:	e037      	b.n	8009c6e <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8009bfe:	693b      	ldr	r3, [r7, #16]
 8009c00:	085b      	lsrs	r3, r3, #1
 8009c02:	f003 0301 	and.w	r3, r3, #1
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d031      	beq.n	8009c6e <I2C_Slave_ISR_IT+0x1f4>
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	085b      	lsrs	r3, r3, #1
 8009c0e:	f003 0301 	and.w	r3, r3, #1
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d02b      	beq.n	8009c6e <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009c1a:	b29b      	uxth	r3, r3
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d018      	beq.n	8009c52 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c24:	781a      	ldrb	r2, [r3, #0]
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c30:	1c5a      	adds	r2, r3, #1
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009c3a:	b29b      	uxth	r3, r3
 8009c3c:	3b01      	subs	r3, #1
 8009c3e:	b29a      	uxth	r2, r3
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009c48:	3b01      	subs	r3, #1
 8009c4a:	b29a      	uxth	r2, r3
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	851a      	strh	r2, [r3, #40]	; 0x28
 8009c50:	e00d      	b.n	8009c6e <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8009c52:	697b      	ldr	r3, [r7, #20]
 8009c54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009c58:	d002      	beq.n	8009c60 <I2C_Slave_ISR_IT+0x1e6>
 8009c5a:	697b      	ldr	r3, [r7, #20]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d106      	bne.n	8009c6e <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009c60:	68f8      	ldr	r0, [r7, #12]
 8009c62:	f000 faa1 	bl	800a1a8 <I2C_ITSlaveSeqCplt>
 8009c66:	e002      	b.n	8009c6e <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8009c68:	bf00      	nop
 8009c6a:	e000      	b.n	8009c6e <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8009c6c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	2200      	movs	r2, #0
 8009c72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009c76:	2300      	movs	r3, #0
}
 8009c78:	4618      	mov	r0, r3
 8009c7a:	3718      	adds	r7, #24
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	bd80      	pop	{r7, pc}

08009c80 <I2C_Master_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b088      	sub	sp, #32
 8009c84:	af02      	add	r7, sp, #8
 8009c86:	60f8      	str	r0, [r7, #12]
 8009c88:	60b9      	str	r1, [r7, #8]
 8009c8a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009c92:	2b01      	cmp	r3, #1
 8009c94:	d101      	bne.n	8009c9a <I2C_Master_ISR_DMA+0x1a>
 8009c96:	2302      	movs	r3, #2
 8009c98:	e0e1      	b.n	8009e5e <I2C_Master_ISR_DMA+0x1de>
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	2201      	movs	r2, #1
 8009c9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009ca2:	68bb      	ldr	r3, [r7, #8]
 8009ca4:	091b      	lsrs	r3, r3, #4
 8009ca6:	f003 0301 	and.w	r3, r3, #1
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d017      	beq.n	8009cde <I2C_Master_ISR_DMA+0x5e>
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	091b      	lsrs	r3, r3, #4
 8009cb2:	f003 0301 	and.w	r3, r3, #1
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d011      	beq.n	8009cde <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	2210      	movs	r2, #16
 8009cc0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009cc6:	f043 0204 	orr.w	r2, r3, #4
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8009cce:	2120      	movs	r1, #32
 8009cd0:	68f8      	ldr	r0, [r7, #12]
 8009cd2:	f001 f825 	bl	800ad20 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009cd6:	68f8      	ldr	r0, [r7, #12]
 8009cd8:	f000 fde5 	bl	800a8a6 <I2C_Flush_TXDR>
 8009cdc:	e0ba      	b.n	8009e54 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009cde:	68bb      	ldr	r3, [r7, #8]
 8009ce0:	09db      	lsrs	r3, r3, #7
 8009ce2:	f003 0301 	and.w	r3, r3, #1
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d072      	beq.n	8009dd0 <I2C_Master_ISR_DMA+0x150>
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	099b      	lsrs	r3, r3, #6
 8009cee:	f003 0301 	and.w	r3, r3, #1
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d06c      	beq.n	8009dd0 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	681a      	ldr	r2, [r3, #0]
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009d04:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009d0a:	b29b      	uxth	r3, r3
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d04e      	beq.n	8009dae <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	685b      	ldr	r3, [r3, #4]
 8009d16:	b29b      	uxth	r3, r3
 8009d18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009d1c:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009d22:	b29b      	uxth	r3, r3
 8009d24:	2bff      	cmp	r3, #255	; 0xff
 8009d26:	d906      	bls.n	8009d36 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	22ff      	movs	r2, #255	; 0xff
 8009d2c:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8009d2e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009d32:	617b      	str	r3, [r7, #20]
 8009d34:	e010      	b.n	8009d58 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009d3a:	b29a      	uxth	r2, r3
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d44:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009d48:	d003      	beq.n	8009d52 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d4e:	617b      	str	r3, [r7, #20]
 8009d50:	e002      	b.n	8009d58 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8009d52:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009d56:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009d5c:	b2da      	uxtb	r2, r3
 8009d5e:	8a79      	ldrh	r1, [r7, #18]
 8009d60:	2300      	movs	r3, #0
 8009d62:	9300      	str	r3, [sp, #0]
 8009d64:	697b      	ldr	r3, [r7, #20]
 8009d66:	68f8      	ldr	r0, [r7, #12]
 8009d68:	f000 ffae 	bl	800acc8 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009d70:	b29a      	uxth	r2, r3
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009d76:	1ad3      	subs	r3, r2, r3
 8009d78:	b29a      	uxth	r2, r3
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009d84:	b2db      	uxtb	r3, r3
 8009d86:	2b22      	cmp	r3, #34	; 0x22
 8009d88:	d108      	bne.n	8009d9c <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	681a      	ldr	r2, [r3, #0]
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009d98:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009d9a:	e05b      	b.n	8009e54 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	681a      	ldr	r2, [r3, #0]
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009daa:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009dac:	e052      	b.n	8009e54 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	685b      	ldr	r3, [r3, #4]
 8009db4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009db8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009dbc:	d003      	beq.n	8009dc6 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8009dbe:	68f8      	ldr	r0, [r7, #12]
 8009dc0:	f000 f9b5 	bl	800a12e <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8009dc4:	e046      	b.n	8009e54 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009dc6:	2140      	movs	r1, #64	; 0x40
 8009dc8:	68f8      	ldr	r0, [r7, #12]
 8009dca:	f000 fc75 	bl	800a6b8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8009dce:	e041      	b.n	8009e54 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009dd0:	68bb      	ldr	r3, [r7, #8]
 8009dd2:	099b      	lsrs	r3, r3, #6
 8009dd4:	f003 0301 	and.w	r3, r3, #1
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d029      	beq.n	8009e30 <I2C_Master_ISR_DMA+0x1b0>
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	099b      	lsrs	r3, r3, #6
 8009de0:	f003 0301 	and.w	r3, r3, #1
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d023      	beq.n	8009e30 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009dec:	b29b      	uxth	r3, r3
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d119      	bne.n	8009e26 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	685b      	ldr	r3, [r3, #4]
 8009df8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009dfc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009e00:	d027      	beq.n	8009e52 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e06:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009e0a:	d108      	bne.n	8009e1e <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	685a      	ldr	r2, [r3, #4]
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009e1a:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8009e1c:	e019      	b.n	8009e52 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8009e1e:	68f8      	ldr	r0, [r7, #12]
 8009e20:	f000 f985 	bl	800a12e <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8009e24:	e015      	b.n	8009e52 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009e26:	2140      	movs	r1, #64	; 0x40
 8009e28:	68f8      	ldr	r0, [r7, #12]
 8009e2a:	f000 fc45 	bl	800a6b8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8009e2e:	e010      	b.n	8009e52 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009e30:	68bb      	ldr	r3, [r7, #8]
 8009e32:	095b      	lsrs	r3, r3, #5
 8009e34:	f003 0301 	and.w	r3, r3, #1
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d00b      	beq.n	8009e54 <I2C_Master_ISR_DMA+0x1d4>
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	095b      	lsrs	r3, r3, #5
 8009e40:	f003 0301 	and.w	r3, r3, #1
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d005      	beq.n	8009e54 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8009e48:	68b9      	ldr	r1, [r7, #8]
 8009e4a:	68f8      	ldr	r0, [r7, #12]
 8009e4c:	f000 fa0a 	bl	800a264 <I2C_ITMasterCplt>
 8009e50:	e000      	b.n	8009e54 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8009e52:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	2200      	movs	r2, #0
 8009e58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009e5c:	2300      	movs	r3, #0
}
 8009e5e:	4618      	mov	r0, r3
 8009e60:	3718      	adds	r7, #24
 8009e62:	46bd      	mov	sp, r7
 8009e64:	bd80      	pop	{r7, pc}

08009e66 <I2C_Slave_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8009e66:	b580      	push	{r7, lr}
 8009e68:	b088      	sub	sp, #32
 8009e6a:	af00      	add	r7, sp, #0
 8009e6c:	60f8      	str	r0, [r7, #12]
 8009e6e:	60b9      	str	r1, [r7, #8]
 8009e70:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e76:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8009e78:	2300      	movs	r3, #0
 8009e7a:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009e82:	2b01      	cmp	r3, #1
 8009e84:	d101      	bne.n	8009e8a <I2C_Slave_ISR_DMA+0x24>
 8009e86:	2302      	movs	r3, #2
 8009e88:	e0c9      	b.n	800a01e <I2C_Slave_ISR_DMA+0x1b8>
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	2201      	movs	r2, #1
 8009e8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009e92:	68bb      	ldr	r3, [r7, #8]
 8009e94:	095b      	lsrs	r3, r3, #5
 8009e96:	f003 0301 	and.w	r3, r3, #1
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d009      	beq.n	8009eb2 <I2C_Slave_ISR_DMA+0x4c>
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	095b      	lsrs	r3, r3, #5
 8009ea2:	f003 0301 	and.w	r3, r3, #1
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d003      	beq.n	8009eb2 <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8009eaa:	68b9      	ldr	r1, [r7, #8]
 8009eac:	68f8      	ldr	r0, [r7, #12]
 8009eae:	f000 faa3 	bl	800a3f8 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009eb2:	68bb      	ldr	r3, [r7, #8]
 8009eb4:	091b      	lsrs	r3, r3, #4
 8009eb6:	f003 0301 	and.w	r3, r3, #1
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	f000 809a 	beq.w	8009ff4 <I2C_Slave_ISR_DMA+0x18e>
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	091b      	lsrs	r3, r3, #4
 8009ec4:	f003 0301 	and.w	r3, r3, #1
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	f000 8093 	beq.w	8009ff4 <I2C_Slave_ISR_DMA+0x18e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	0b9b      	lsrs	r3, r3, #14
 8009ed2:	f003 0301 	and.w	r3, r3, #1
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d105      	bne.n	8009ee6 <I2C_Slave_ISR_DMA+0x80>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	0bdb      	lsrs	r3, r3, #15
 8009ede:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d07f      	beq.n	8009fe6 <I2C_Slave_ISR_DMA+0x180>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d00d      	beq.n	8009f0a <I2C_Slave_ISR_DMA+0xa4>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	0bdb      	lsrs	r3, r3, #15
 8009ef2:	f003 0301 	and.w	r3, r3, #1
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d007      	beq.n	8009f0a <I2C_Slave_ISR_DMA+0xa4>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	685b      	ldr	r3, [r3, #4]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d101      	bne.n	8009f0a <I2C_Slave_ISR_DMA+0xa4>
          {
            treatdmanack = 1U;
 8009f06:	2301      	movs	r3, #1
 8009f08:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d00d      	beq.n	8009f2e <I2C_Slave_ISR_DMA+0xc8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	0b9b      	lsrs	r3, r3, #14
 8009f16:	f003 0301 	and.w	r3, r3, #1
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d007      	beq.n	8009f2e <I2C_Slave_ISR_DMA+0xc8>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	685b      	ldr	r3, [r3, #4]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d101      	bne.n	8009f2e <I2C_Slave_ISR_DMA+0xc8>
          {
            treatdmanack = 1U;
 8009f2a:	2301      	movs	r3, #1
 8009f2c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8009f2e:	69fb      	ldr	r3, [r7, #28]
 8009f30:	2b01      	cmp	r3, #1
 8009f32:	d128      	bne.n	8009f86 <I2C_Slave_ISR_DMA+0x120>
      {
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009f3a:	b2db      	uxtb	r3, r3
 8009f3c:	2b28      	cmp	r3, #40	; 0x28
 8009f3e:	d108      	bne.n	8009f52 <I2C_Slave_ISR_DMA+0xec>
 8009f40:	69bb      	ldr	r3, [r7, #24]
 8009f42:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009f46:	d104      	bne.n	8009f52 <I2C_Slave_ISR_DMA+0xec>
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8009f48:	68b9      	ldr	r1, [r7, #8]
 8009f4a:	68f8      	ldr	r0, [r7, #12]
 8009f4c:	f000 fb5e 	bl	800a60c <I2C_ITListenCplt>
 8009f50:	e048      	b.n	8009fe4 <I2C_Slave_ISR_DMA+0x17e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009f58:	b2db      	uxtb	r3, r3
 8009f5a:	2b29      	cmp	r3, #41	; 0x29
 8009f5c:	d10e      	bne.n	8009f7c <I2C_Slave_ISR_DMA+0x116>
 8009f5e:	69bb      	ldr	r3, [r7, #24]
 8009f60:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009f64:	d00a      	beq.n	8009f7c <I2C_Slave_ISR_DMA+0x116>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	2210      	movs	r2, #16
 8009f6c:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8009f6e:	68f8      	ldr	r0, [r7, #12]
 8009f70:	f000 fc99 	bl	800a8a6 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8009f74:	68f8      	ldr	r0, [r7, #12]
 8009f76:	f000 f917 	bl	800a1a8 <I2C_ITSlaveSeqCplt>
 8009f7a:	e033      	b.n	8009fe4 <I2C_Slave_ISR_DMA+0x17e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	2210      	movs	r2, #16
 8009f82:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8009f84:	e034      	b.n	8009ff0 <I2C_Slave_ISR_DMA+0x18a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	2210      	movs	r2, #16
 8009f8c:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f92:	f043 0204 	orr.w	r2, r3, #4
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009fa0:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009fa2:	69bb      	ldr	r3, [r7, #24]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d003      	beq.n	8009fb0 <I2C_Slave_ISR_DMA+0x14a>
 8009fa8:	69bb      	ldr	r3, [r7, #24]
 8009faa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009fae:	d11f      	bne.n	8009ff0 <I2C_Slave_ISR_DMA+0x18a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009fb0:	7dfb      	ldrb	r3, [r7, #23]
 8009fb2:	2b21      	cmp	r3, #33	; 0x21
 8009fb4:	d002      	beq.n	8009fbc <I2C_Slave_ISR_DMA+0x156>
 8009fb6:	7dfb      	ldrb	r3, [r7, #23]
 8009fb8:	2b29      	cmp	r3, #41	; 0x29
 8009fba:	d103      	bne.n	8009fc4 <I2C_Slave_ISR_DMA+0x15e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	2221      	movs	r2, #33	; 0x21
 8009fc0:	631a      	str	r2, [r3, #48]	; 0x30
 8009fc2:	e008      	b.n	8009fd6 <I2C_Slave_ISR_DMA+0x170>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009fc4:	7dfb      	ldrb	r3, [r7, #23]
 8009fc6:	2b22      	cmp	r3, #34	; 0x22
 8009fc8:	d002      	beq.n	8009fd0 <I2C_Slave_ISR_DMA+0x16a>
 8009fca:	7dfb      	ldrb	r3, [r7, #23]
 8009fcc:	2b2a      	cmp	r3, #42	; 0x2a
 8009fce:	d102      	bne.n	8009fd6 <I2C_Slave_ISR_DMA+0x170>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	2222      	movs	r2, #34	; 0x22
 8009fd4:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009fda:	4619      	mov	r1, r3
 8009fdc:	68f8      	ldr	r0, [r7, #12]
 8009fde:	f000 fb6b 	bl	800a6b8 <I2C_ITError>
      if (treatdmanack == 1U)
 8009fe2:	e005      	b.n	8009ff0 <I2C_Slave_ISR_DMA+0x18a>
 8009fe4:	e004      	b.n	8009ff0 <I2C_Slave_ISR_DMA+0x18a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	2210      	movs	r2, #16
 8009fec:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009fee:	e011      	b.n	800a014 <I2C_Slave_ISR_DMA+0x1ae>
      if (treatdmanack == 1U)
 8009ff0:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009ff2:	e00f      	b.n	800a014 <I2C_Slave_ISR_DMA+0x1ae>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009ff4:	68bb      	ldr	r3, [r7, #8]
 8009ff6:	08db      	lsrs	r3, r3, #3
 8009ff8:	f003 0301 	and.w	r3, r3, #1
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d009      	beq.n	800a014 <I2C_Slave_ISR_DMA+0x1ae>
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	08db      	lsrs	r3, r3, #3
 800a004:	f003 0301 	and.w	r3, r3, #1
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d003      	beq.n	800a014 <I2C_Slave_ISR_DMA+0x1ae>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800a00c:	68b9      	ldr	r1, [r7, #8]
 800a00e:	68f8      	ldr	r0, [r7, #12]
 800a010:	f000 f809 	bl	800a026 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	2200      	movs	r2, #0
 800a018:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800a01c:	2300      	movs	r3, #0
}
 800a01e:	4618      	mov	r0, r3
 800a020:	3720      	adds	r7, #32
 800a022:	46bd      	mov	sp, r7
 800a024:	bd80      	pop	{r7, pc}

0800a026 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a026:	b580      	push	{r7, lr}
 800a028:	b084      	sub	sp, #16
 800a02a:	af00      	add	r7, sp, #0
 800a02c:	6078      	str	r0, [r7, #4]
 800a02e:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a036:	b2db      	uxtb	r3, r3
 800a038:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a03c:	2b28      	cmp	r3, #40	; 0x28
 800a03e:	d16a      	bne.n	800a116 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	699b      	ldr	r3, [r3, #24]
 800a046:	0c1b      	lsrs	r3, r3, #16
 800a048:	b2db      	uxtb	r3, r3
 800a04a:	f003 0301 	and.w	r3, r3, #1
 800a04e:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	699b      	ldr	r3, [r3, #24]
 800a056:	0c1b      	lsrs	r3, r3, #16
 800a058:	b29b      	uxth	r3, r3
 800a05a:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800a05e:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	689b      	ldr	r3, [r3, #8]
 800a066:	b29b      	uxth	r3, r3
 800a068:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a06c:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	68db      	ldr	r3, [r3, #12]
 800a074:	b29b      	uxth	r3, r3
 800a076:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800a07a:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	68db      	ldr	r3, [r3, #12]
 800a080:	2b02      	cmp	r3, #2
 800a082:	d138      	bne.n	800a0f6 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 800a084:	897b      	ldrh	r3, [r7, #10]
 800a086:	09db      	lsrs	r3, r3, #7
 800a088:	b29a      	uxth	r2, r3
 800a08a:	89bb      	ldrh	r3, [r7, #12]
 800a08c:	4053      	eors	r3, r2
 800a08e:	b29b      	uxth	r3, r3
 800a090:	f003 0306 	and.w	r3, r3, #6
 800a094:	2b00      	cmp	r3, #0
 800a096:	d11c      	bne.n	800a0d2 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800a098:	897b      	ldrh	r3, [r7, #10]
 800a09a:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a0a0:	1c5a      	adds	r2, r3, #1
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a0aa:	2b02      	cmp	r3, #2
 800a0ac:	d13b      	bne.n	800a126 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	2208      	movs	r2, #8
 800a0ba:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	2200      	movs	r2, #0
 800a0c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800a0c4:	89ba      	ldrh	r2, [r7, #12]
 800a0c6:	7bfb      	ldrb	r3, [r7, #15]
 800a0c8:	4619      	mov	r1, r3
 800a0ca:	6878      	ldr	r0, [r7, #4]
 800a0cc:	f7ff fb73 	bl	80097b6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800a0d0:	e029      	b.n	800a126 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800a0d2:	893b      	ldrh	r3, [r7, #8]
 800a0d4:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800a0d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a0da:	6878      	ldr	r0, [r7, #4]
 800a0dc:	f000 fe82 	bl	800ade4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800a0e8:	89ba      	ldrh	r2, [r7, #12]
 800a0ea:	7bfb      	ldrb	r3, [r7, #15]
 800a0ec:	4619      	mov	r1, r3
 800a0ee:	6878      	ldr	r0, [r7, #4]
 800a0f0:	f7ff fb61 	bl	80097b6 <HAL_I2C_AddrCallback>
}
 800a0f4:	e017      	b.n	800a126 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800a0f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f000 fe72 	bl	800ade4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2200      	movs	r2, #0
 800a104:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800a108:	89ba      	ldrh	r2, [r7, #12]
 800a10a:	7bfb      	ldrb	r3, [r7, #15]
 800a10c:	4619      	mov	r1, r3
 800a10e:	6878      	ldr	r0, [r7, #4]
 800a110:	f7ff fb51 	bl	80097b6 <HAL_I2C_AddrCallback>
}
 800a114:	e007      	b.n	800a126 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	2208      	movs	r2, #8
 800a11c:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2200      	movs	r2, #0
 800a122:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 800a126:	bf00      	nop
 800a128:	3710      	adds	r7, #16
 800a12a:	46bd      	mov	sp, r7
 800a12c:	bd80      	pop	{r7, pc}

0800a12e <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800a12e:	b580      	push	{r7, lr}
 800a130:	b082      	sub	sp, #8
 800a132:	af00      	add	r7, sp, #0
 800a134:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	2200      	movs	r2, #0
 800a13a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a144:	b2db      	uxtb	r3, r3
 800a146:	2b21      	cmp	r3, #33	; 0x21
 800a148:	d115      	bne.n	800a176 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	2220      	movs	r2, #32
 800a14e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	2211      	movs	r2, #17
 800a156:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2200      	movs	r2, #0
 800a15c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a15e:	2101      	movs	r1, #1
 800a160:	6878      	ldr	r0, [r7, #4]
 800a162:	f000 fe3f 	bl	800ade4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	2200      	movs	r2, #0
 800a16a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800a16e:	6878      	ldr	r0, [r7, #4]
 800a170:	f7ff fafd 	bl	800976e <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a174:	e014      	b.n	800a1a0 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	2220      	movs	r2, #32
 800a17a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	2212      	movs	r2, #18
 800a182:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2200      	movs	r2, #0
 800a188:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a18a:	2102      	movs	r1, #2
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f000 fe29 	bl	800ade4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	2200      	movs	r2, #0
 800a196:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800a19a:	6878      	ldr	r0, [r7, #4]
 800a19c:	f7ff faf0 	bl	8009780 <HAL_I2C_MasterRxCpltCallback>
}
 800a1a0:	bf00      	nop
 800a1a2:	3708      	adds	r7, #8
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	bd80      	pop	{r7, pc}

0800a1a8 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b084      	sub	sp, #16
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2200      	movs	r2, #0
 800a1bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	0b9b      	lsrs	r3, r3, #14
 800a1c4:	f003 0301 	and.w	r3, r3, #1
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d008      	beq.n	800a1de <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	681a      	ldr	r2, [r3, #0]
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a1da:	601a      	str	r2, [r3, #0]
 800a1dc:	e00d      	b.n	800a1fa <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	0bdb      	lsrs	r3, r3, #15
 800a1e2:	f003 0301 	and.w	r3, r3, #1
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d007      	beq.n	800a1fa <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	681a      	ldr	r2, [r3, #0]
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a1f8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a200:	b2db      	uxtb	r3, r3
 800a202:	2b29      	cmp	r3, #41	; 0x29
 800a204:	d112      	bne.n	800a22c <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	2228      	movs	r2, #40	; 0x28
 800a20a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	2221      	movs	r2, #33	; 0x21
 800a212:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a214:	2101      	movs	r1, #1
 800a216:	6878      	ldr	r0, [r7, #4]
 800a218:	f000 fde4 	bl	800ade4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2200      	movs	r2, #0
 800a220:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800a224:	6878      	ldr	r0, [r7, #4]
 800a226:	f7ff fab4 	bl	8009792 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a22a:	e017      	b.n	800a25c <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a232:	b2db      	uxtb	r3, r3
 800a234:	2b2a      	cmp	r3, #42	; 0x2a
 800a236:	d111      	bne.n	800a25c <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	2228      	movs	r2, #40	; 0x28
 800a23c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2222      	movs	r2, #34	; 0x22
 800a244:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a246:	2102      	movs	r1, #2
 800a248:	6878      	ldr	r0, [r7, #4]
 800a24a:	f000 fdcb 	bl	800ade4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	2200      	movs	r2, #0
 800a252:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800a256:	6878      	ldr	r0, [r7, #4]
 800a258:	f7ff faa4 	bl	80097a4 <HAL_I2C_SlaveRxCpltCallback>
}
 800a25c:	bf00      	nop
 800a25e:	3710      	adds	r7, #16
 800a260:	46bd      	mov	sp, r7
 800a262:	bd80      	pop	{r7, pc}

0800a264 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a264:	b580      	push	{r7, lr}
 800a266:	b086      	sub	sp, #24
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
 800a26c:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800a26e:	683b      	ldr	r3, [r7, #0]
 800a270:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	2220      	movs	r2, #32
 800a278:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a280:	b2db      	uxtb	r3, r3
 800a282:	2b21      	cmp	r3, #33	; 0x21
 800a284:	d107      	bne.n	800a296 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a286:	2101      	movs	r1, #1
 800a288:	6878      	ldr	r0, [r7, #4]
 800a28a:	f000 fdab 	bl	800ade4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2211      	movs	r2, #17
 800a292:	631a      	str	r2, [r3, #48]	; 0x30
 800a294:	e00c      	b.n	800a2b0 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a29c:	b2db      	uxtb	r3, r3
 800a29e:	2b22      	cmp	r3, #34	; 0x22
 800a2a0:	d106      	bne.n	800a2b0 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a2a2:	2102      	movs	r1, #2
 800a2a4:	6878      	ldr	r0, [r7, #4]
 800a2a6:	f000 fd9d 	bl	800ade4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	2212      	movs	r2, #18
 800a2ae:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	6859      	ldr	r1, [r3, #4]
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681a      	ldr	r2, [r3, #0]
 800a2ba:	4b4d      	ldr	r3, [pc, #308]	; (800a3f0 <I2C_ITMasterCplt+0x18c>)
 800a2bc:	400b      	ands	r3, r1
 800a2be:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	2200      	movs	r2, #0
 800a2c4:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	4a4a      	ldr	r2, [pc, #296]	; (800a3f4 <I2C_ITMasterCplt+0x190>)
 800a2ca:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800a2cc:	697b      	ldr	r3, [r7, #20]
 800a2ce:	091b      	lsrs	r3, r3, #4
 800a2d0:	f003 0301 	and.w	r3, r3, #1
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d009      	beq.n	800a2ec <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	2210      	movs	r2, #16
 800a2de:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a2e4:	f043 0204 	orr.w	r2, r3, #4
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a2f2:	b2db      	uxtb	r3, r3
 800a2f4:	2b60      	cmp	r3, #96	; 0x60
 800a2f6:	d10b      	bne.n	800a310 <I2C_ITMasterCplt+0xac>
 800a2f8:	697b      	ldr	r3, [r7, #20]
 800a2fa:	089b      	lsrs	r3, r3, #2
 800a2fc:	f003 0301 	and.w	r3, r3, #1
 800a300:	2b00      	cmp	r3, #0
 800a302:	d005      	beq.n	800a310 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a30a:	b2db      	uxtb	r3, r3
 800a30c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800a30e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800a310:	6878      	ldr	r0, [r7, #4]
 800a312:	f000 fac8 	bl	800a8a6 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a31a:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a322:	b2db      	uxtb	r3, r3
 800a324:	2b60      	cmp	r3, #96	; 0x60
 800a326:	d002      	beq.n	800a32e <I2C_ITMasterCplt+0xca>
 800a328:	693b      	ldr	r3, [r7, #16]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d006      	beq.n	800a33c <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a332:	4619      	mov	r1, r3
 800a334:	6878      	ldr	r0, [r7, #4]
 800a336:	f000 f9bf 	bl	800a6b8 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a33a:	e054      	b.n	800a3e6 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a342:	b2db      	uxtb	r3, r3
 800a344:	2b21      	cmp	r3, #33	; 0x21
 800a346:	d124      	bne.n	800a392 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	2220      	movs	r2, #32
 800a34c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	2200      	movs	r2, #0
 800a354:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a35c:	b2db      	uxtb	r3, r3
 800a35e:	2b40      	cmp	r3, #64	; 0x40
 800a360:	d10b      	bne.n	800a37a <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2200      	movs	r2, #0
 800a366:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	2200      	movs	r2, #0
 800a36e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800a372:	6878      	ldr	r0, [r7, #4]
 800a374:	f7ff fa35 	bl	80097e2 <HAL_I2C_MemTxCpltCallback>
}
 800a378:	e035      	b.n	800a3e6 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2200      	movs	r2, #0
 800a37e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2200      	movs	r2, #0
 800a386:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800a38a:	6878      	ldr	r0, [r7, #4]
 800a38c:	f7ff f9ef 	bl	800976e <HAL_I2C_MasterTxCpltCallback>
}
 800a390:	e029      	b.n	800a3e6 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a398:	b2db      	uxtb	r3, r3
 800a39a:	2b22      	cmp	r3, #34	; 0x22
 800a39c:	d123      	bne.n	800a3e6 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2220      	movs	r2, #32
 800a3a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a3b2:	b2db      	uxtb	r3, r3
 800a3b4:	2b40      	cmp	r3, #64	; 0x40
 800a3b6:	d10b      	bne.n	800a3d0 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	2200      	movs	r2, #0
 800a3c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800a3c8:	6878      	ldr	r0, [r7, #4]
 800a3ca:	f7ff fa13 	bl	80097f4 <HAL_I2C_MemRxCpltCallback>
}
 800a3ce:	e00a      	b.n	800a3e6 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	2200      	movs	r2, #0
 800a3d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	2200      	movs	r2, #0
 800a3dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800a3e0:	6878      	ldr	r0, [r7, #4]
 800a3e2:	f7ff f9cd 	bl	8009780 <HAL_I2C_MasterRxCpltCallback>
}
 800a3e6:	bf00      	nop
 800a3e8:	3718      	adds	r7, #24
 800a3ea:	46bd      	mov	sp, r7
 800a3ec:	bd80      	pop	{r7, pc}
 800a3ee:	bf00      	nop
 800a3f0:	fe00e800 	.word	0xfe00e800
 800a3f4:	ffff0000 	.word	0xffff0000

0800a3f8 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	b086      	sub	sp, #24
 800a3fc:	af00      	add	r7, sp, #0
 800a3fe:	6078      	str	r0, [r7, #4]
 800a400:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800a40a:	683b      	ldr	r3, [r7, #0]
 800a40c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a414:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	2220      	movs	r2, #32
 800a41c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800a41e:	7bfb      	ldrb	r3, [r7, #15]
 800a420:	2b21      	cmp	r3, #33	; 0x21
 800a422:	d002      	beq.n	800a42a <I2C_ITSlaveCplt+0x32>
 800a424:	7bfb      	ldrb	r3, [r7, #15]
 800a426:	2b29      	cmp	r3, #41	; 0x29
 800a428:	d108      	bne.n	800a43c <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800a42a:	f248 0101 	movw	r1, #32769	; 0x8001
 800a42e:	6878      	ldr	r0, [r7, #4]
 800a430:	f000 fcd8 	bl	800ade4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	2221      	movs	r2, #33	; 0x21
 800a438:	631a      	str	r2, [r3, #48]	; 0x30
 800a43a:	e00d      	b.n	800a458 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800a43c:	7bfb      	ldrb	r3, [r7, #15]
 800a43e:	2b22      	cmp	r3, #34	; 0x22
 800a440:	d002      	beq.n	800a448 <I2C_ITSlaveCplt+0x50>
 800a442:	7bfb      	ldrb	r3, [r7, #15]
 800a444:	2b2a      	cmp	r3, #42	; 0x2a
 800a446:	d107      	bne.n	800a458 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800a448:	f248 0102 	movw	r1, #32770	; 0x8002
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	f000 fcc9 	bl	800ade4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	2222      	movs	r2, #34	; 0x22
 800a456:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	685a      	ldr	r2, [r3, #4]
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a466:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	6859      	ldr	r1, [r3, #4]
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	681a      	ldr	r2, [r3, #0]
 800a472:	4b64      	ldr	r3, [pc, #400]	; (800a604 <I2C_ITSlaveCplt+0x20c>)
 800a474:	400b      	ands	r3, r1
 800a476:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800a478:	6878      	ldr	r0, [r7, #4]
 800a47a:	f000 fa14 	bl	800a8a6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800a47e:	693b      	ldr	r3, [r7, #16]
 800a480:	0b9b      	lsrs	r3, r3, #14
 800a482:	f003 0301 	and.w	r3, r3, #1
 800a486:	2b00      	cmp	r3, #0
 800a488:	d013      	beq.n	800a4b2 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	681a      	ldr	r2, [r3, #0]
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a498:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d020      	beq.n	800a4e4 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	685b      	ldr	r3, [r3, #4]
 800a4aa:	b29a      	uxth	r2, r3
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	855a      	strh	r2, [r3, #42]	; 0x2a
 800a4b0:	e018      	b.n	800a4e4 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800a4b2:	693b      	ldr	r3, [r7, #16]
 800a4b4:	0bdb      	lsrs	r3, r3, #15
 800a4b6:	f003 0301 	and.w	r3, r3, #1
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d012      	beq.n	800a4e4 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	681a      	ldr	r2, [r3, #0]
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a4cc:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d006      	beq.n	800a4e4 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	685b      	ldr	r3, [r3, #4]
 800a4de:	b29a      	uxth	r2, r3
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800a4e4:	697b      	ldr	r3, [r7, #20]
 800a4e6:	089b      	lsrs	r3, r3, #2
 800a4e8:	f003 0301 	and.w	r3, r3, #1
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d020      	beq.n	800a532 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800a4f0:	697b      	ldr	r3, [r7, #20]
 800a4f2:	f023 0304 	bic.w	r3, r3, #4
 800a4f6:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a502:	b2d2      	uxtb	r2, r2
 800a504:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a50a:	1c5a      	adds	r2, r3, #1
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a514:	2b00      	cmp	r3, #0
 800a516:	d00c      	beq.n	800a532 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a51c:	3b01      	subs	r3, #1
 800a51e:	b29a      	uxth	r2, r3
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a528:	b29b      	uxth	r3, r3
 800a52a:	3b01      	subs	r3, #1
 800a52c:	b29a      	uxth	r2, r3
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a536:	b29b      	uxth	r3, r3
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d005      	beq.n	800a548 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a540:	f043 0204 	orr.w	r2, r3, #4
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	2200      	movs	r2, #0
 800a54c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	2200      	movs	r2, #0
 800a554:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d010      	beq.n	800a580 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a562:	4619      	mov	r1, r3
 800a564:	6878      	ldr	r0, [r7, #4]
 800a566:	f000 f8a7 	bl	800a6b8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a570:	b2db      	uxtb	r3, r3
 800a572:	2b28      	cmp	r3, #40	; 0x28
 800a574:	d141      	bne.n	800a5fa <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800a576:	6979      	ldr	r1, [r7, #20]
 800a578:	6878      	ldr	r0, [r7, #4]
 800a57a:	f000 f847 	bl	800a60c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a57e:	e03c      	b.n	800a5fa <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a584:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800a588:	d014      	beq.n	800a5b4 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 800a58a:	6878      	ldr	r0, [r7, #4]
 800a58c:	f7ff fe0c 	bl	800a1a8 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	4a1d      	ldr	r2, [pc, #116]	; (800a608 <I2C_ITSlaveCplt+0x210>)
 800a594:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	2220      	movs	r2, #32
 800a59a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800a5ac:	6878      	ldr	r0, [r7, #4]
 800a5ae:	f7ff f90f 	bl	80097d0 <HAL_I2C_ListenCpltCallback>
}
 800a5b2:	e022      	b.n	800a5fa <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a5ba:	b2db      	uxtb	r3, r3
 800a5bc:	2b22      	cmp	r3, #34	; 0x22
 800a5be:	d10e      	bne.n	800a5de <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	2220      	movs	r2, #32
 800a5c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800a5d6:	6878      	ldr	r0, [r7, #4]
 800a5d8:	f7ff f8e4 	bl	80097a4 <HAL_I2C_SlaveRxCpltCallback>
}
 800a5dc:	e00d      	b.n	800a5fa <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	2220      	movs	r2, #32
 800a5e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	2200      	movs	r2, #0
 800a5ea:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	f7ff f8cc 	bl	8009792 <HAL_I2C_SlaveTxCpltCallback>
}
 800a5fa:	bf00      	nop
 800a5fc:	3718      	adds	r7, #24
 800a5fe:	46bd      	mov	sp, r7
 800a600:	bd80      	pop	{r7, pc}
 800a602:	bf00      	nop
 800a604:	fe00e800 	.word	0xfe00e800
 800a608:	ffff0000 	.word	0xffff0000

0800a60c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b082      	sub	sp, #8
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
 800a614:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	4a26      	ldr	r2, [pc, #152]	; (800a6b4 <I2C_ITListenCplt+0xa8>)
 800a61a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	2200      	movs	r2, #0
 800a620:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	2220      	movs	r2, #32
 800a626:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	2200      	movs	r2, #0
 800a62e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	2200      	movs	r2, #0
 800a636:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	089b      	lsrs	r3, r3, #2
 800a63c:	f003 0301 	and.w	r3, r3, #1
 800a640:	2b00      	cmp	r3, #0
 800a642:	d022      	beq.n	800a68a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a64e:	b2d2      	uxtb	r2, r2
 800a650:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a656:	1c5a      	adds	r2, r3, #1
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a660:	2b00      	cmp	r3, #0
 800a662:	d012      	beq.n	800a68a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a668:	3b01      	subs	r3, #1
 800a66a:	b29a      	uxth	r2, r3
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a674:	b29b      	uxth	r3, r3
 800a676:	3b01      	subs	r3, #1
 800a678:	b29a      	uxth	r2, r3
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a682:	f043 0204 	orr.w	r2, r3, #4
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a68a:	f248 0103 	movw	r1, #32771	; 0x8003
 800a68e:	6878      	ldr	r0, [r7, #4]
 800a690:	f000 fba8 	bl	800ade4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	2210      	movs	r2, #16
 800a69a:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2200      	movs	r2, #0
 800a6a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800a6a4:	6878      	ldr	r0, [r7, #4]
 800a6a6:	f7ff f893 	bl	80097d0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800a6aa:	bf00      	nop
 800a6ac:	3708      	adds	r7, #8
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	bd80      	pop	{r7, pc}
 800a6b2:	bf00      	nop
 800a6b4:	ffff0000 	.word	0xffff0000

0800a6b8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b084      	sub	sp, #16
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
 800a6c0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a6c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	4a5d      	ldr	r2, [pc, #372]	; (800a84c <I2C_ITError+0x194>)
 800a6d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	2200      	movs	r2, #0
 800a6dc:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a6e2:	683b      	ldr	r3, [r7, #0]
 800a6e4:	431a      	orrs	r2, r3
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800a6ea:	7bfb      	ldrb	r3, [r7, #15]
 800a6ec:	2b28      	cmp	r3, #40	; 0x28
 800a6ee:	d005      	beq.n	800a6fc <I2C_ITError+0x44>
 800a6f0:	7bfb      	ldrb	r3, [r7, #15]
 800a6f2:	2b29      	cmp	r3, #41	; 0x29
 800a6f4:	d002      	beq.n	800a6fc <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800a6f6:	7bfb      	ldrb	r3, [r7, #15]
 800a6f8:	2b2a      	cmp	r3, #42	; 0x2a
 800a6fa:	d10b      	bne.n	800a714 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a6fc:	2103      	movs	r1, #3
 800a6fe:	6878      	ldr	r0, [r7, #4]
 800a700:	f000 fb70 	bl	800ade4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2228      	movs	r2, #40	; 0x28
 800a708:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	4a50      	ldr	r2, [pc, #320]	; (800a850 <I2C_ITError+0x198>)
 800a710:	635a      	str	r2, [r3, #52]	; 0x34
 800a712:	e011      	b.n	800a738 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a714:	f248 0103 	movw	r1, #32771	; 0x8003
 800a718:	6878      	ldr	r0, [r7, #4]
 800a71a:	f000 fb63 	bl	800ade4 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a724:	b2db      	uxtb	r3, r3
 800a726:	2b60      	cmp	r3, #96	; 0x60
 800a728:	d003      	beq.n	800a732 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	2220      	movs	r2, #32
 800a72e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	2200      	movs	r2, #0
 800a736:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a73c:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a742:	2b00      	cmp	r3, #0
 800a744:	d039      	beq.n	800a7ba <I2C_ITError+0x102>
 800a746:	68bb      	ldr	r3, [r7, #8]
 800a748:	2b11      	cmp	r3, #17
 800a74a:	d002      	beq.n	800a752 <I2C_ITError+0x9a>
 800a74c:	68bb      	ldr	r3, [r7, #8]
 800a74e:	2b21      	cmp	r3, #33	; 0x21
 800a750:	d133      	bne.n	800a7ba <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a75c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a760:	d107      	bne.n	800a772 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	681a      	ldr	r2, [r3, #0]
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a770:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a776:	4618      	mov	r0, r3
 800a778:	f7fe f86a 	bl	8008850 <HAL_DMA_GetState>
 800a77c:	4603      	mov	r3, r0
 800a77e:	2b01      	cmp	r3, #1
 800a780:	d017      	beq.n	800a7b2 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a786:	4a33      	ldr	r2, [pc, #204]	; (800a854 <I2C_ITError+0x19c>)
 800a788:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	2200      	movs	r2, #0
 800a78e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a796:	4618      	mov	r0, r3
 800a798:	f7fd ff34 	bl	8008604 <HAL_DMA_Abort_IT>
 800a79c:	4603      	mov	r3, r0
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d04d      	beq.n	800a83e <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7a8:	687a      	ldr	r2, [r7, #4]
 800a7aa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a7ac:	4610      	mov	r0, r2
 800a7ae:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a7b0:	e045      	b.n	800a83e <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800a7b2:	6878      	ldr	r0, [r7, #4]
 800a7b4:	f000 f850 	bl	800a858 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a7b8:	e041      	b.n	800a83e <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d039      	beq.n	800a836 <I2C_ITError+0x17e>
 800a7c2:	68bb      	ldr	r3, [r7, #8]
 800a7c4:	2b12      	cmp	r3, #18
 800a7c6:	d002      	beq.n	800a7ce <I2C_ITError+0x116>
 800a7c8:	68bb      	ldr	r3, [r7, #8]
 800a7ca:	2b22      	cmp	r3, #34	; 0x22
 800a7cc:	d133      	bne.n	800a836 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a7d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a7dc:	d107      	bne.n	800a7ee <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	681a      	ldr	r2, [r3, #0]
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a7ec:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	f7fe f82c 	bl	8008850 <HAL_DMA_GetState>
 800a7f8:	4603      	mov	r3, r0
 800a7fa:	2b01      	cmp	r3, #1
 800a7fc:	d017      	beq.n	800a82e <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a802:	4a14      	ldr	r2, [pc, #80]	; (800a854 <I2C_ITError+0x19c>)
 800a804:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	2200      	movs	r2, #0
 800a80a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a812:	4618      	mov	r0, r3
 800a814:	f7fd fef6 	bl	8008604 <HAL_DMA_Abort_IT>
 800a818:	4603      	mov	r3, r0
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d011      	beq.n	800a842 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a824:	687a      	ldr	r2, [r7, #4]
 800a826:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a828:	4610      	mov	r0, r2
 800a82a:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a82c:	e009      	b.n	800a842 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800a82e:	6878      	ldr	r0, [r7, #4]
 800a830:	f000 f812 	bl	800a858 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a834:	e005      	b.n	800a842 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800a836:	6878      	ldr	r0, [r7, #4]
 800a838:	f000 f80e 	bl	800a858 <I2C_TreatErrorCallback>
  }
}
 800a83c:	e002      	b.n	800a844 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a83e:	bf00      	nop
 800a840:	e000      	b.n	800a844 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a842:	bf00      	nop
}
 800a844:	bf00      	nop
 800a846:	3710      	adds	r7, #16
 800a848:	46bd      	mov	sp, r7
 800a84a:	bd80      	pop	{r7, pc}
 800a84c:	ffff0000 	.word	0xffff0000
 800a850:	08009a7b 	.word	0x08009a7b
 800a854:	0800aa47 	.word	0x0800aa47

0800a858 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b082      	sub	sp, #8
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a866:	b2db      	uxtb	r3, r3
 800a868:	2b60      	cmp	r3, #96	; 0x60
 800a86a:	d10e      	bne.n	800a88a <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	2220      	movs	r2, #32
 800a870:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2200      	movs	r2, #0
 800a878:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	2200      	movs	r2, #0
 800a87e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800a882:	6878      	ldr	r0, [r7, #4]
 800a884:	f7fe ffc8 	bl	8009818 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a888:	e009      	b.n	800a89e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	2200      	movs	r2, #0
 800a88e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	2200      	movs	r2, #0
 800a894:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800a898:	6878      	ldr	r0, [r7, #4]
 800a89a:	f7fe ffb4 	bl	8009806 <HAL_I2C_ErrorCallback>
}
 800a89e:	bf00      	nop
 800a8a0:	3708      	adds	r7, #8
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	bd80      	pop	{r7, pc}

0800a8a6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800a8a6:	b480      	push	{r7}
 800a8a8:	b083      	sub	sp, #12
 800a8aa:	af00      	add	r7, sp, #0
 800a8ac:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	699b      	ldr	r3, [r3, #24]
 800a8b4:	f003 0302 	and.w	r3, r3, #2
 800a8b8:	2b02      	cmp	r3, #2
 800a8ba:	d103      	bne.n	800a8c4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	2200      	movs	r2, #0
 800a8c2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	699b      	ldr	r3, [r3, #24]
 800a8ca:	f003 0301 	and.w	r3, r3, #1
 800a8ce:	2b01      	cmp	r3, #1
 800a8d0:	d007      	beq.n	800a8e2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	699a      	ldr	r2, [r3, #24]
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	f042 0201 	orr.w	r2, r2, #1
 800a8e0:	619a      	str	r2, [r3, #24]
  }
}
 800a8e2:	bf00      	nop
 800a8e4:	370c      	adds	r7, #12
 800a8e6:	46bd      	mov	sp, r7
 800a8e8:	bc80      	pop	{r7}
 800a8ea:	4770      	bx	lr

0800a8ec <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a8ec:	b580      	push	{r7, lr}
 800a8ee:	b084      	sub	sp, #16
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8f8:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	681a      	ldr	r2, [r3, #0]
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a908:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a90e:	b29b      	uxth	r3, r3
 800a910:	2b00      	cmp	r3, #0
 800a912:	d104      	bne.n	800a91e <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800a914:	2120      	movs	r1, #32
 800a916:	68f8      	ldr	r0, [r7, #12]
 800a918:	f000 fa02 	bl	800ad20 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800a91c:	e02d      	b.n	800a97a <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a922:	68fa      	ldr	r2, [r7, #12]
 800a924:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800a926:	441a      	add	r2, r3
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a930:	b29b      	uxth	r3, r3
 800a932:	2bff      	cmp	r3, #255	; 0xff
 800a934:	d903      	bls.n	800a93e <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	22ff      	movs	r2, #255	; 0xff
 800a93a:	851a      	strh	r2, [r3, #40]	; 0x28
 800a93c:	e004      	b.n	800a948 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a942:	b29a      	uxth	r2, r3
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize) != HAL_OK)
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a950:	4619      	mov	r1, r3
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	3328      	adds	r3, #40	; 0x28
 800a958:	461a      	mov	r2, r3
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a95e:	f7fd fd75 	bl	800844c <HAL_DMA_Start_IT>
 800a962:	4603      	mov	r3, r0
 800a964:	2b00      	cmp	r3, #0
 800a966:	d004      	beq.n	800a972 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800a968:	2110      	movs	r1, #16
 800a96a:	68f8      	ldr	r0, [r7, #12]
 800a96c:	f7ff fea4 	bl	800a6b8 <I2C_ITError>
}
 800a970:	e003      	b.n	800a97a <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800a972:	2140      	movs	r1, #64	; 0x40
 800a974:	68f8      	ldr	r0, [r7, #12]
 800a976:	f000 f9d3 	bl	800ad20 <I2C_Enable_IRQ>
}
 800a97a:	bf00      	nop
 800a97c:	3710      	adds	r7, #16
 800a97e:	46bd      	mov	sp, r7
 800a980:	bd80      	pop	{r7, pc}

0800a982 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a982:	b580      	push	{r7, lr}
 800a984:	b084      	sub	sp, #16
 800a986:	af00      	add	r7, sp, #0
 800a988:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a98e:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	681a      	ldr	r2, [r3, #0]
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a99e:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a9a4:	b29b      	uxth	r3, r3
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d104      	bne.n	800a9b4 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800a9aa:	2120      	movs	r1, #32
 800a9ac:	68f8      	ldr	r0, [r7, #12]
 800a9ae:	f000 f9b7 	bl	800ad20 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800a9b2:	e02d      	b.n	800aa10 <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9b8:	68fa      	ldr	r2, [r7, #12]
 800a9ba:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800a9bc:	441a      	add	r2, r3
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a9c6:	b29b      	uxth	r3, r3
 800a9c8:	2bff      	cmp	r3, #255	; 0xff
 800a9ca:	d903      	bls.n	800a9d4 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	22ff      	movs	r2, #255	; 0xff
 800a9d0:	851a      	strh	r2, [r3, #40]	; 0x28
 800a9d2:	e004      	b.n	800a9de <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a9d8:	b29a      	uxth	r2, r3
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize) != HAL_OK)
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	3324      	adds	r3, #36	; 0x24
 800a9e8:	4619      	mov	r1, r3
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9ee:	461a      	mov	r2, r3
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a9f4:	f7fd fd2a 	bl	800844c <HAL_DMA_Start_IT>
 800a9f8:	4603      	mov	r3, r0
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d004      	beq.n	800aa08 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800a9fe:	2110      	movs	r1, #16
 800aa00:	68f8      	ldr	r0, [r7, #12]
 800aa02:	f7ff fe59 	bl	800a6b8 <I2C_ITError>
}
 800aa06:	e003      	b.n	800aa10 <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800aa08:	2140      	movs	r1, #64	; 0x40
 800aa0a:	68f8      	ldr	r0, [r7, #12]
 800aa0c:	f000 f988 	bl	800ad20 <I2C_Enable_IRQ>
}
 800aa10:	bf00      	nop
 800aa12:	3710      	adds	r7, #16
 800aa14:	46bd      	mov	sp, r7
 800aa16:	bd80      	pop	{r7, pc}

0800aa18 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b084      	sub	sp, #16
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa24:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	685a      	ldr	r2, [r3, #4]
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800aa34:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800aa36:	2110      	movs	r1, #16
 800aa38:	68f8      	ldr	r0, [r7, #12]
 800aa3a:	f7ff fe3d 	bl	800a6b8 <I2C_ITError>
}
 800aa3e:	bf00      	nop
 800aa40:	3710      	adds	r7, #16
 800aa42:	46bd      	mov	sp, r7
 800aa44:	bd80      	pop	{r7, pc}

0800aa46 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800aa46:	b580      	push	{r7, lr}
 800aa48:	b084      	sub	sp, #16
 800aa4a:	af00      	add	r7, sp, #0
 800aa4c:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa52:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d003      	beq.n	800aa64 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa60:	2200      	movs	r2, #0
 800aa62:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d003      	beq.n	800aa74 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa70:	2200      	movs	r2, #0
 800aa72:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800aa74:	68f8      	ldr	r0, [r7, #12]
 800aa76:	f7ff feef 	bl	800a858 <I2C_TreatErrorCallback>
}
 800aa7a:	bf00      	nop
 800aa7c:	3710      	adds	r7, #16
 800aa7e:	46bd      	mov	sp, r7
 800aa80:	bd80      	pop	{r7, pc}

0800aa82 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800aa82:	b580      	push	{r7, lr}
 800aa84:	b084      	sub	sp, #16
 800aa86:	af00      	add	r7, sp, #0
 800aa88:	60f8      	str	r0, [r7, #12]
 800aa8a:	60b9      	str	r1, [r7, #8]
 800aa8c:	603b      	str	r3, [r7, #0]
 800aa8e:	4613      	mov	r3, r2
 800aa90:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800aa92:	e022      	b.n	800aada <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aa94:	683b      	ldr	r3, [r7, #0]
 800aa96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa9a:	d01e      	beq.n	800aada <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aa9c:	f7fb fb9c 	bl	80061d8 <HAL_GetTick>
 800aaa0:	4602      	mov	r2, r0
 800aaa2:	69bb      	ldr	r3, [r7, #24]
 800aaa4:	1ad3      	subs	r3, r2, r3
 800aaa6:	683a      	ldr	r2, [r7, #0]
 800aaa8:	429a      	cmp	r2, r3
 800aaaa:	d302      	bcc.n	800aab2 <I2C_WaitOnFlagUntilTimeout+0x30>
 800aaac:	683b      	ldr	r3, [r7, #0]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d113      	bne.n	800aada <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aab6:	f043 0220 	orr.w	r2, r3, #32
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	2220      	movs	r2, #32
 800aac2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	2200      	movs	r2, #0
 800aaca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	2200      	movs	r2, #0
 800aad2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800aad6:	2301      	movs	r3, #1
 800aad8:	e00f      	b.n	800aafa <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	699a      	ldr	r2, [r3, #24]
 800aae0:	68bb      	ldr	r3, [r7, #8]
 800aae2:	4013      	ands	r3, r2
 800aae4:	68ba      	ldr	r2, [r7, #8]
 800aae6:	429a      	cmp	r2, r3
 800aae8:	bf0c      	ite	eq
 800aaea:	2301      	moveq	r3, #1
 800aaec:	2300      	movne	r3, #0
 800aaee:	b2db      	uxtb	r3, r3
 800aaf0:	461a      	mov	r2, r3
 800aaf2:	79fb      	ldrb	r3, [r7, #7]
 800aaf4:	429a      	cmp	r2, r3
 800aaf6:	d0cd      	beq.n	800aa94 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800aaf8:	2300      	movs	r3, #0
}
 800aafa:	4618      	mov	r0, r3
 800aafc:	3710      	adds	r7, #16
 800aafe:	46bd      	mov	sp, r7
 800ab00:	bd80      	pop	{r7, pc}

0800ab02 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ab02:	b580      	push	{r7, lr}
 800ab04:	b084      	sub	sp, #16
 800ab06:	af00      	add	r7, sp, #0
 800ab08:	60f8      	str	r0, [r7, #12]
 800ab0a:	60b9      	str	r1, [r7, #8]
 800ab0c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800ab0e:	e02c      	b.n	800ab6a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800ab10:	687a      	ldr	r2, [r7, #4]
 800ab12:	68b9      	ldr	r1, [r7, #8]
 800ab14:	68f8      	ldr	r0, [r7, #12]
 800ab16:	f000 f871 	bl	800abfc <I2C_IsAcknowledgeFailed>
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d001      	beq.n	800ab24 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800ab20:	2301      	movs	r3, #1
 800ab22:	e02a      	b.n	800ab7a <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ab24:	68bb      	ldr	r3, [r7, #8]
 800ab26:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab2a:	d01e      	beq.n	800ab6a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ab2c:	f7fb fb54 	bl	80061d8 <HAL_GetTick>
 800ab30:	4602      	mov	r2, r0
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	1ad3      	subs	r3, r2, r3
 800ab36:	68ba      	ldr	r2, [r7, #8]
 800ab38:	429a      	cmp	r2, r3
 800ab3a:	d302      	bcc.n	800ab42 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800ab3c:	68bb      	ldr	r3, [r7, #8]
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d113      	bne.n	800ab6a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab46:	f043 0220 	orr.w	r2, r3, #32
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	2220      	movs	r2, #32
 800ab52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	2200      	movs	r2, #0
 800ab5a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	2200      	movs	r2, #0
 800ab62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800ab66:	2301      	movs	r3, #1
 800ab68:	e007      	b.n	800ab7a <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	699b      	ldr	r3, [r3, #24]
 800ab70:	f003 0302 	and.w	r3, r3, #2
 800ab74:	2b02      	cmp	r3, #2
 800ab76:	d1cb      	bne.n	800ab10 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800ab78:	2300      	movs	r3, #0
}
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	3710      	adds	r7, #16
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	bd80      	pop	{r7, pc}

0800ab82 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ab82:	b580      	push	{r7, lr}
 800ab84:	b084      	sub	sp, #16
 800ab86:	af00      	add	r7, sp, #0
 800ab88:	60f8      	str	r0, [r7, #12]
 800ab8a:	60b9      	str	r1, [r7, #8]
 800ab8c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ab8e:	e028      	b.n	800abe2 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800ab90:	687a      	ldr	r2, [r7, #4]
 800ab92:	68b9      	ldr	r1, [r7, #8]
 800ab94:	68f8      	ldr	r0, [r7, #12]
 800ab96:	f000 f831 	bl	800abfc <I2C_IsAcknowledgeFailed>
 800ab9a:	4603      	mov	r3, r0
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d001      	beq.n	800aba4 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800aba0:	2301      	movs	r3, #1
 800aba2:	e026      	b.n	800abf2 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aba4:	f7fb fb18 	bl	80061d8 <HAL_GetTick>
 800aba8:	4602      	mov	r2, r0
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	1ad3      	subs	r3, r2, r3
 800abae:	68ba      	ldr	r2, [r7, #8]
 800abb0:	429a      	cmp	r2, r3
 800abb2:	d302      	bcc.n	800abba <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800abb4:	68bb      	ldr	r3, [r7, #8]
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d113      	bne.n	800abe2 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800abbe:	f043 0220 	orr.w	r2, r3, #32
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	2220      	movs	r2, #32
 800abca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	2200      	movs	r2, #0
 800abd2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	2200      	movs	r2, #0
 800abda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800abde:	2301      	movs	r3, #1
 800abe0:	e007      	b.n	800abf2 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	699b      	ldr	r3, [r3, #24]
 800abe8:	f003 0320 	and.w	r3, r3, #32
 800abec:	2b20      	cmp	r3, #32
 800abee:	d1cf      	bne.n	800ab90 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800abf0:	2300      	movs	r3, #0
}
 800abf2:	4618      	mov	r0, r3
 800abf4:	3710      	adds	r7, #16
 800abf6:	46bd      	mov	sp, r7
 800abf8:	bd80      	pop	{r7, pc}
	...

0800abfc <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800abfc:	b580      	push	{r7, lr}
 800abfe:	b084      	sub	sp, #16
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	60f8      	str	r0, [r7, #12]
 800ac04:	60b9      	str	r1, [r7, #8]
 800ac06:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	699b      	ldr	r3, [r3, #24]
 800ac0e:	f003 0310 	and.w	r3, r3, #16
 800ac12:	2b10      	cmp	r3, #16
 800ac14:	d151      	bne.n	800acba <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ac16:	e022      	b.n	800ac5e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800ac18:	68bb      	ldr	r3, [r7, #8]
 800ac1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac1e:	d01e      	beq.n	800ac5e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ac20:	f7fb fada 	bl	80061d8 <HAL_GetTick>
 800ac24:	4602      	mov	r2, r0
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	1ad3      	subs	r3, r2, r3
 800ac2a:	68ba      	ldr	r2, [r7, #8]
 800ac2c:	429a      	cmp	r2, r3
 800ac2e:	d302      	bcc.n	800ac36 <I2C_IsAcknowledgeFailed+0x3a>
 800ac30:	68bb      	ldr	r3, [r7, #8]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d113      	bne.n	800ac5e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac3a:	f043 0220 	orr.w	r2, r3, #32
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	2220      	movs	r2, #32
 800ac46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	2200      	movs	r2, #0
 800ac56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800ac5a:	2301      	movs	r3, #1
 800ac5c:	e02e      	b.n	800acbc <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	699b      	ldr	r3, [r3, #24]
 800ac64:	f003 0320 	and.w	r3, r3, #32
 800ac68:	2b20      	cmp	r3, #32
 800ac6a:	d1d5      	bne.n	800ac18 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	2210      	movs	r2, #16
 800ac72:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	2220      	movs	r2, #32
 800ac7a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800ac7c:	68f8      	ldr	r0, [r7, #12]
 800ac7e:	f7ff fe12 	bl	800a8a6 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	6859      	ldr	r1, [r3, #4]
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	681a      	ldr	r2, [r3, #0]
 800ac8c:	4b0d      	ldr	r3, [pc, #52]	; (800acc4 <I2C_IsAcknowledgeFailed+0xc8>)
 800ac8e:	400b      	ands	r3, r1
 800ac90:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac96:	f043 0204 	orr.w	r2, r3, #4
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	2220      	movs	r2, #32
 800aca2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	2200      	movs	r2, #0
 800acaa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	2200      	movs	r2, #0
 800acb2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800acb6:	2301      	movs	r3, #1
 800acb8:	e000      	b.n	800acbc <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800acba:	2300      	movs	r3, #0
}
 800acbc:	4618      	mov	r0, r3
 800acbe:	3710      	adds	r7, #16
 800acc0:	46bd      	mov	sp, r7
 800acc2:	bd80      	pop	{r7, pc}
 800acc4:	fe00e800 	.word	0xfe00e800

0800acc8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800acc8:	b480      	push	{r7}
 800acca:	b085      	sub	sp, #20
 800accc:	af00      	add	r7, sp, #0
 800acce:	60f8      	str	r0, [r7, #12]
 800acd0:	607b      	str	r3, [r7, #4]
 800acd2:	460b      	mov	r3, r1
 800acd4:	817b      	strh	r3, [r7, #10]
 800acd6:	4613      	mov	r3, r2
 800acd8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	685a      	ldr	r2, [r3, #4]
 800ace0:	69bb      	ldr	r3, [r7, #24]
 800ace2:	0d5b      	lsrs	r3, r3, #21
 800ace4:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800ace8:	4b0c      	ldr	r3, [pc, #48]	; (800ad1c <I2C_TransferConfig+0x54>)
 800acea:	430b      	orrs	r3, r1
 800acec:	43db      	mvns	r3, r3
 800acee:	ea02 0103 	and.w	r1, r2, r3
 800acf2:	897b      	ldrh	r3, [r7, #10]
 800acf4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800acf8:	7a7b      	ldrb	r3, [r7, #9]
 800acfa:	041b      	lsls	r3, r3, #16
 800acfc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ad00:	431a      	orrs	r2, r3
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	431a      	orrs	r2, r3
 800ad06:	69bb      	ldr	r3, [r7, #24]
 800ad08:	431a      	orrs	r2, r3
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	430a      	orrs	r2, r1
 800ad10:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800ad12:	bf00      	nop
 800ad14:	3714      	adds	r7, #20
 800ad16:	46bd      	mov	sp, r7
 800ad18:	bc80      	pop	{r7}
 800ad1a:	4770      	bx	lr
 800ad1c:	03ff63ff 	.word	0x03ff63ff

0800ad20 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800ad20:	b480      	push	{r7}
 800ad22:	b085      	sub	sp, #20
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	6078      	str	r0, [r7, #4]
 800ad28:	460b      	mov	r3, r1
 800ad2a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800ad2c:	2300      	movs	r3, #0
 800ad2e:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad34:	4a29      	ldr	r2, [pc, #164]	; (800addc <I2C_Enable_IRQ+0xbc>)
 800ad36:	4293      	cmp	r3, r2
 800ad38:	d004      	beq.n	800ad44 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800ad3e:	4a28      	ldr	r2, [pc, #160]	; (800ade0 <I2C_Enable_IRQ+0xc0>)
 800ad40:	4293      	cmp	r3, r2
 800ad42:	d11d      	bne.n	800ad80 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800ad44:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	da03      	bge.n	800ad54 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800ad52:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800ad54:	887b      	ldrh	r3, [r7, #2]
 800ad56:	2b10      	cmp	r3, #16
 800ad58:	d103      	bne.n	800ad62 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800ad60:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800ad62:	887b      	ldrh	r3, [r7, #2]
 800ad64:	2b20      	cmp	r3, #32
 800ad66:	d103      	bne.n	800ad70 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800ad6e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800ad70:	887b      	ldrh	r3, [r7, #2]
 800ad72:	2b40      	cmp	r3, #64	; 0x40
 800ad74:	d125      	bne.n	800adc2 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad7c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800ad7e:	e020      	b.n	800adc2 <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800ad80:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	da03      	bge.n	800ad90 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800ad8e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800ad90:	887b      	ldrh	r3, [r7, #2]
 800ad92:	f003 0301 	and.w	r3, r3, #1
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d003      	beq.n	800ada2 <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 800ada0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800ada2:	887b      	ldrh	r3, [r7, #2]
 800ada4:	f003 0302 	and.w	r3, r3, #2
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d003      	beq.n	800adb4 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 800adb2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800adb4:	887b      	ldrh	r3, [r7, #2]
 800adb6:	2b20      	cmp	r3, #32
 800adb8:	d103      	bne.n	800adc2 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	f043 0320 	orr.w	r3, r3, #32
 800adc0:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	6819      	ldr	r1, [r3, #0]
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	68fa      	ldr	r2, [r7, #12]
 800adce:	430a      	orrs	r2, r1
 800add0:	601a      	str	r2, [r3, #0]
}
 800add2:	bf00      	nop
 800add4:	3714      	adds	r7, #20
 800add6:	46bd      	mov	sp, r7
 800add8:	bc80      	pop	{r7}
 800adda:	4770      	bx	lr
 800addc:	08009c81 	.word	0x08009c81
 800ade0:	08009e67 	.word	0x08009e67

0800ade4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800ade4:	b480      	push	{r7}
 800ade6:	b085      	sub	sp, #20
 800ade8:	af00      	add	r7, sp, #0
 800adea:	6078      	str	r0, [r7, #4]
 800adec:	460b      	mov	r3, r1
 800adee:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800adf0:	2300      	movs	r3, #0
 800adf2:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800adf4:	887b      	ldrh	r3, [r7, #2]
 800adf6:	f003 0301 	and.w	r3, r3, #1
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d00f      	beq.n	800ae1e <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800ae04:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ae0c:	b2db      	uxtb	r3, r3
 800ae0e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800ae12:	2b28      	cmp	r3, #40	; 0x28
 800ae14:	d003      	beq.n	800ae1e <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800ae1c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800ae1e:	887b      	ldrh	r3, [r7, #2]
 800ae20:	f003 0302 	and.w	r3, r3, #2
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d00f      	beq.n	800ae48 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800ae2e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ae36:	b2db      	uxtb	r3, r3
 800ae38:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800ae3c:	2b28      	cmp	r3, #40	; 0x28
 800ae3e:	d003      	beq.n	800ae48 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800ae46:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800ae48:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	da03      	bge.n	800ae58 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800ae56:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800ae58:	887b      	ldrh	r3, [r7, #2]
 800ae5a:	2b10      	cmp	r3, #16
 800ae5c:	d103      	bne.n	800ae66 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800ae64:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800ae66:	887b      	ldrh	r3, [r7, #2]
 800ae68:	2b20      	cmp	r3, #32
 800ae6a:	d103      	bne.n	800ae74 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	f043 0320 	orr.w	r3, r3, #32
 800ae72:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800ae74:	887b      	ldrh	r3, [r7, #2]
 800ae76:	2b40      	cmp	r3, #64	; 0x40
 800ae78:	d103      	bne.n	800ae82 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae80:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	6819      	ldr	r1, [r3, #0]
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	43da      	mvns	r2, r3
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	400a      	ands	r2, r1
 800ae92:	601a      	str	r2, [r3, #0]
}
 800ae94:	bf00      	nop
 800ae96:	3714      	adds	r7, #20
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bc80      	pop	{r7}
 800ae9c:	4770      	bx	lr

0800ae9e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800ae9e:	b480      	push	{r7}
 800aea0:	b083      	sub	sp, #12
 800aea2:	af00      	add	r7, sp, #0
 800aea4:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aeaa:	2baa      	cmp	r3, #170	; 0xaa
 800aeac:	d103      	bne.n	800aeb6 <I2C_ConvertOtherXferOptions+0x18>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800aeb4:	e008      	b.n	800aec8 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aeba:	f5b3 4f2a 	cmp.w	r3, #43520	; 0xaa00
 800aebe:	d103      	bne.n	800aec8 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800aec6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800aec8:	bf00      	nop
 800aeca:	370c      	adds	r7, #12
 800aecc:	46bd      	mov	sp, r7
 800aece:	bc80      	pop	{r7}
 800aed0:	4770      	bx	lr

0800aed2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800aed2:	b480      	push	{r7}
 800aed4:	b083      	sub	sp, #12
 800aed6:	af00      	add	r7, sp, #0
 800aed8:	6078      	str	r0, [r7, #4]
 800aeda:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800aee2:	b2db      	uxtb	r3, r3
 800aee4:	2b20      	cmp	r3, #32
 800aee6:	d138      	bne.n	800af5a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800aeee:	2b01      	cmp	r3, #1
 800aef0:	d101      	bne.n	800aef6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800aef2:	2302      	movs	r3, #2
 800aef4:	e032      	b.n	800af5c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	2201      	movs	r2, #1
 800aefa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	2224      	movs	r2, #36	; 0x24
 800af02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	681a      	ldr	r2, [r3, #0]
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	f022 0201 	bic.w	r2, r2, #1
 800af14:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	681a      	ldr	r2, [r3, #0]
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800af24:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	6819      	ldr	r1, [r3, #0]
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	683a      	ldr	r2, [r7, #0]
 800af32:	430a      	orrs	r2, r1
 800af34:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	681a      	ldr	r2, [r3, #0]
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	f042 0201 	orr.w	r2, r2, #1
 800af44:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	2220      	movs	r2, #32
 800af4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	2200      	movs	r2, #0
 800af52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800af56:	2300      	movs	r3, #0
 800af58:	e000      	b.n	800af5c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800af5a:	2302      	movs	r3, #2
  }
}
 800af5c:	4618      	mov	r0, r3
 800af5e:	370c      	adds	r7, #12
 800af60:	46bd      	mov	sp, r7
 800af62:	bc80      	pop	{r7}
 800af64:	4770      	bx	lr

0800af66 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800af66:	b480      	push	{r7}
 800af68:	b085      	sub	sp, #20
 800af6a:	af00      	add	r7, sp, #0
 800af6c:	6078      	str	r0, [r7, #4]
 800af6e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800af76:	b2db      	uxtb	r3, r3
 800af78:	2b20      	cmp	r3, #32
 800af7a:	d139      	bne.n	800aff0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800af82:	2b01      	cmp	r3, #1
 800af84:	d101      	bne.n	800af8a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800af86:	2302      	movs	r3, #2
 800af88:	e033      	b.n	800aff2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	2201      	movs	r2, #1
 800af8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	2224      	movs	r2, #36	; 0x24
 800af96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	681a      	ldr	r2, [r3, #0]
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	f022 0201 	bic.w	r2, r2, #1
 800afa8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800afb8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800afba:	683b      	ldr	r3, [r7, #0]
 800afbc:	021b      	lsls	r3, r3, #8
 800afbe:	68fa      	ldr	r2, [r7, #12]
 800afc0:	4313      	orrs	r3, r2
 800afc2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	68fa      	ldr	r2, [r7, #12]
 800afca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	681a      	ldr	r2, [r3, #0]
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	f042 0201 	orr.w	r2, r2, #1
 800afda:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	2220      	movs	r2, #32
 800afe0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	2200      	movs	r2, #0
 800afe8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800afec:	2300      	movs	r3, #0
 800afee:	e000      	b.n	800aff2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800aff0:	2302      	movs	r3, #2
  }
}
 800aff2:	4618      	mov	r0, r3
 800aff4:	3714      	adds	r7, #20
 800aff6:	46bd      	mov	sp, r7
 800aff8:	bc80      	pop	{r7}
 800affa:	4770      	bx	lr

0800affc <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800affc:	b480      	push	{r7}
 800affe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b000:	4b04      	ldr	r3, [pc, #16]	; (800b014 <HAL_PWR_EnableBkUpAccess+0x18>)
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	4a03      	ldr	r2, [pc, #12]	; (800b014 <HAL_PWR_EnableBkUpAccess+0x18>)
 800b006:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b00a:	6013      	str	r3, [r2, #0]
}
 800b00c:	bf00      	nop
 800b00e:	46bd      	mov	sp, r7
 800b010:	bc80      	pop	{r7}
 800b012:	4770      	bx	lr
 800b014:	58000400 	.word	0x58000400

0800b018 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 800b018:	b580      	push	{r7, lr}
 800b01a:	b082      	sub	sp, #8
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	6078      	str	r0, [r7, #4]
 800b020:	460b      	mov	r3, r1
 800b022:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	2b00      	cmp	r3, #0
 800b028:	d10c      	bne.n	800b044 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 800b02a:	4b13      	ldr	r3, [pc, #76]	; (800b078 <HAL_PWR_EnterSLEEPMode+0x60>)
 800b02c:	695b      	ldr	r3, [r3, #20]
 800b02e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b032:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b036:	d10d      	bne.n	800b054 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 800b038:	f000 f83c 	bl	800b0b4 <HAL_PWREx_DisableLowPowerRunMode>
 800b03c:	4603      	mov	r3, r0
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d008      	beq.n	800b054 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 800b042:	e015      	b.n	800b070 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 800b044:	4b0c      	ldr	r3, [pc, #48]	; (800b078 <HAL_PWR_EnterSLEEPMode+0x60>)
 800b046:	695b      	ldr	r3, [r3, #20]
 800b048:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d101      	bne.n	800b054 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 800b050:	f000 f822 	bl	800b098 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800b054:	4b09      	ldr	r3, [pc, #36]	; (800b07c <HAL_PWR_EnterSLEEPMode+0x64>)
 800b056:	691b      	ldr	r3, [r3, #16]
 800b058:	4a08      	ldr	r2, [pc, #32]	; (800b07c <HAL_PWR_EnterSLEEPMode+0x64>)
 800b05a:	f023 0304 	bic.w	r3, r3, #4
 800b05e:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800b060:	78fb      	ldrb	r3, [r7, #3]
 800b062:	2b01      	cmp	r3, #1
 800b064:	d101      	bne.n	800b06a <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800b066:	bf30      	wfi
 800b068:	e002      	b.n	800b070 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800b06a:	bf40      	sev
    __WFE();
 800b06c:	bf20      	wfe
    __WFE();
 800b06e:	bf20      	wfe
  }
}
 800b070:	3708      	adds	r7, #8
 800b072:	46bd      	mov	sp, r7
 800b074:	bd80      	pop	{r7, pc}
 800b076:	bf00      	nop
 800b078:	58000400 	.word	0x58000400
 800b07c:	e000ed00 	.word	0xe000ed00

0800b080 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800b080:	b480      	push	{r7}
 800b082:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800b084:	4b03      	ldr	r3, [pc, #12]	; (800b094 <HAL_PWREx_GetVoltageRange+0x14>)
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 800b08c:	4618      	mov	r0, r3
 800b08e:	46bd      	mov	sp, r7
 800b090:	bc80      	pop	{r7}
 800b092:	4770      	bx	lr
 800b094:	58000400 	.word	0x58000400

0800b098 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 800b098:	b480      	push	{r7}
 800b09a:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 800b09c:	4b04      	ldr	r3, [pc, #16]	; (800b0b0 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	4a03      	ldr	r2, [pc, #12]	; (800b0b0 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 800b0a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b0a6:	6013      	str	r3, [r2, #0]
}
 800b0a8:	bf00      	nop
 800b0aa:	46bd      	mov	sp, r7
 800b0ac:	bc80      	pop	{r7}
 800b0ae:	4770      	bx	lr
 800b0b0:	58000400 	.word	0x58000400

0800b0b4 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 800b0b4:	b480      	push	{r7}
 800b0b6:	b083      	sub	sp, #12
 800b0b8:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 800b0ba:	4b16      	ldr	r3, [pc, #88]	; (800b114 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	4a15      	ldr	r2, [pc, #84]	; (800b114 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 800b0c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b0c4:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 800b0c6:	4b14      	ldr	r3, [pc, #80]	; (800b118 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	2232      	movs	r2, #50	; 0x32
 800b0cc:	fb02 f303 	mul.w	r3, r2, r3
 800b0d0:	4a12      	ldr	r2, [pc, #72]	; (800b11c <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 800b0d2:	fba2 2303 	umull	r2, r3, r2, r3
 800b0d6:	0c9b      	lsrs	r3, r3, #18
 800b0d8:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800b0da:	e002      	b.n	800b0e2 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	3b01      	subs	r3, #1
 800b0e0:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800b0e2:	4b0c      	ldr	r3, [pc, #48]	; (800b114 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 800b0e4:	695b      	ldr	r3, [r3, #20]
 800b0e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b0ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b0ee:	d102      	bne.n	800b0f6 <HAL_PWREx_DisableLowPowerRunMode+0x42>
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d1f2      	bne.n	800b0dc <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 800b0f6:	4b07      	ldr	r3, [pc, #28]	; (800b114 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 800b0f8:	695b      	ldr	r3, [r3, #20]
 800b0fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b0fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b102:	d101      	bne.n	800b108 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 800b104:	2303      	movs	r3, #3
 800b106:	e000      	b.n	800b10a <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 800b108:	2300      	movs	r3, #0
}
 800b10a:	4618      	mov	r0, r3
 800b10c:	370c      	adds	r7, #12
 800b10e:	46bd      	mov	sp, r7
 800b110:	bc80      	pop	{r7}
 800b112:	4770      	bx	lr
 800b114:	58000400 	.word	0x58000400
 800b118:	20000034 	.word	0x20000034
 800b11c:	431bde83 	.word	0x431bde83

0800b120 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 800b120:	b480      	push	{r7}
 800b122:	b083      	sub	sp, #12
 800b124:	af00      	add	r7, sp, #0
 800b126:	4603      	mov	r3, r0
 800b128:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 800b12a:	4b10      	ldr	r3, [pc, #64]	; (800b16c <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	f023 0307 	bic.w	r3, r3, #7
 800b132:	4a0e      	ldr	r2, [pc, #56]	; (800b16c <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 800b134:	f043 0302 	orr.w	r3, r3, #2
 800b138:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800b13a:	4b0d      	ldr	r3, [pc, #52]	; (800b170 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 800b13c:	691b      	ldr	r3, [r3, #16]
 800b13e:	4a0c      	ldr	r2, [pc, #48]	; (800b170 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 800b140:	f043 0304 	orr.w	r3, r3, #4
 800b144:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 800b146:	79fb      	ldrb	r3, [r7, #7]
 800b148:	2b01      	cmp	r3, #1
 800b14a:	d101      	bne.n	800b150 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800b14c:	bf30      	wfi
 800b14e:	e002      	b.n	800b156 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800b150:	bf40      	sev
    __WFE();
 800b152:	bf20      	wfe
    __WFE();
 800b154:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800b156:	4b06      	ldr	r3, [pc, #24]	; (800b170 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 800b158:	691b      	ldr	r3, [r3, #16]
 800b15a:	4a05      	ldr	r2, [pc, #20]	; (800b170 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 800b15c:	f023 0304 	bic.w	r3, r3, #4
 800b160:	6113      	str	r3, [r2, #16]
}
 800b162:	bf00      	nop
 800b164:	370c      	adds	r7, #12
 800b166:	46bd      	mov	sp, r7
 800b168:	bc80      	pop	{r7}
 800b16a:	4770      	bx	lr
 800b16c:	58000400 	.word	0x58000400
 800b170:	e000ed00 	.word	0xe000ed00

0800b174 <LL_PWR_IsEnabledBkUpAccess>:
{
 800b174:	b480      	push	{r7}
 800b176:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 800b178:	4b06      	ldr	r3, [pc, #24]	; (800b194 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b180:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b184:	d101      	bne.n	800b18a <LL_PWR_IsEnabledBkUpAccess+0x16>
 800b186:	2301      	movs	r3, #1
 800b188:	e000      	b.n	800b18c <LL_PWR_IsEnabledBkUpAccess+0x18>
 800b18a:	2300      	movs	r3, #0
}
 800b18c:	4618      	mov	r0, r3
 800b18e:	46bd      	mov	sp, r7
 800b190:	bc80      	pop	{r7}
 800b192:	4770      	bx	lr
 800b194:	58000400 	.word	0x58000400

0800b198 <LL_RCC_HSE_EnableTcxo>:
{
 800b198:	b480      	push	{r7}
 800b19a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800b19c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b1a6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b1aa:	6013      	str	r3, [r2, #0]
}
 800b1ac:	bf00      	nop
 800b1ae:	46bd      	mov	sp, r7
 800b1b0:	bc80      	pop	{r7}
 800b1b2:	4770      	bx	lr

0800b1b4 <LL_RCC_HSE_DisableTcxo>:
{
 800b1b4:	b480      	push	{r7}
 800b1b6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800b1b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b1c2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b1c6:	6013      	str	r3, [r2, #0]
}
 800b1c8:	bf00      	nop
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bc80      	pop	{r7}
 800b1ce:	4770      	bx	lr

0800b1d0 <LL_RCC_HSE_IsEnabledDiv2>:
{
 800b1d0:	b480      	push	{r7}
 800b1d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800b1d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b1de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b1e2:	d101      	bne.n	800b1e8 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800b1e4:	2301      	movs	r3, #1
 800b1e6:	e000      	b.n	800b1ea <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800b1e8:	2300      	movs	r3, #0
}
 800b1ea:	4618      	mov	r0, r3
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	bc80      	pop	{r7}
 800b1f0:	4770      	bx	lr

0800b1f2 <LL_RCC_HSE_Enable>:
{
 800b1f2:	b480      	push	{r7}
 800b1f4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800b1f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b200:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b204:	6013      	str	r3, [r2, #0]
}
 800b206:	bf00      	nop
 800b208:	46bd      	mov	sp, r7
 800b20a:	bc80      	pop	{r7}
 800b20c:	4770      	bx	lr

0800b20e <LL_RCC_HSE_Disable>:
{
 800b20e:	b480      	push	{r7}
 800b210:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800b212:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b21c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b220:	6013      	str	r3, [r2, #0]
}
 800b222:	bf00      	nop
 800b224:	46bd      	mov	sp, r7
 800b226:	bc80      	pop	{r7}
 800b228:	4770      	bx	lr

0800b22a <LL_RCC_HSE_IsReady>:
{
 800b22a:	b480      	push	{r7}
 800b22c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800b22e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b238:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b23c:	d101      	bne.n	800b242 <LL_RCC_HSE_IsReady+0x18>
 800b23e:	2301      	movs	r3, #1
 800b240:	e000      	b.n	800b244 <LL_RCC_HSE_IsReady+0x1a>
 800b242:	2300      	movs	r3, #0
}
 800b244:	4618      	mov	r0, r3
 800b246:	46bd      	mov	sp, r7
 800b248:	bc80      	pop	{r7}
 800b24a:	4770      	bx	lr

0800b24c <LL_RCC_HSI_Enable>:
{
 800b24c:	b480      	push	{r7}
 800b24e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800b250:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b25a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b25e:	6013      	str	r3, [r2, #0]
}
 800b260:	bf00      	nop
 800b262:	46bd      	mov	sp, r7
 800b264:	bc80      	pop	{r7}
 800b266:	4770      	bx	lr

0800b268 <LL_RCC_HSI_Disable>:
{
 800b268:	b480      	push	{r7}
 800b26a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800b26c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b276:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b27a:	6013      	str	r3, [r2, #0]
}
 800b27c:	bf00      	nop
 800b27e:	46bd      	mov	sp, r7
 800b280:	bc80      	pop	{r7}
 800b282:	4770      	bx	lr

0800b284 <LL_RCC_HSI_IsReady>:
{
 800b284:	b480      	push	{r7}
 800b286:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800b288:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b292:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b296:	d101      	bne.n	800b29c <LL_RCC_HSI_IsReady+0x18>
 800b298:	2301      	movs	r3, #1
 800b29a:	e000      	b.n	800b29e <LL_RCC_HSI_IsReady+0x1a>
 800b29c:	2300      	movs	r3, #0
}
 800b29e:	4618      	mov	r0, r3
 800b2a0:	46bd      	mov	sp, r7
 800b2a2:	bc80      	pop	{r7}
 800b2a4:	4770      	bx	lr

0800b2a6 <LL_RCC_HSI_SetCalibTrimming>:
{
 800b2a6:	b480      	push	{r7}
 800b2a8:	b083      	sub	sp, #12
 800b2aa:	af00      	add	r7, sp, #0
 800b2ac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800b2ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b2b2:	685b      	ldr	r3, [r3, #4]
 800b2b4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	061b      	lsls	r3, r3, #24
 800b2bc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b2c0:	4313      	orrs	r3, r2
 800b2c2:	604b      	str	r3, [r1, #4]
}
 800b2c4:	bf00      	nop
 800b2c6:	370c      	adds	r7, #12
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	bc80      	pop	{r7}
 800b2cc:	4770      	bx	lr

0800b2ce <LL_RCC_LSE_IsReady>:
{
 800b2ce:	b480      	push	{r7}
 800b2d0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800b2d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b2d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b2da:	f003 0302 	and.w	r3, r3, #2
 800b2de:	2b02      	cmp	r3, #2
 800b2e0:	d101      	bne.n	800b2e6 <LL_RCC_LSE_IsReady+0x18>
 800b2e2:	2301      	movs	r3, #1
 800b2e4:	e000      	b.n	800b2e8 <LL_RCC_LSE_IsReady+0x1a>
 800b2e6:	2300      	movs	r3, #0
}
 800b2e8:	4618      	mov	r0, r3
 800b2ea:	46bd      	mov	sp, r7
 800b2ec:	bc80      	pop	{r7}
 800b2ee:	4770      	bx	lr

0800b2f0 <LL_RCC_LSI_Enable>:
{
 800b2f0:	b480      	push	{r7}
 800b2f2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 800b2f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b2f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b2fc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b300:	f043 0301 	orr.w	r3, r3, #1
 800b304:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800b308:	bf00      	nop
 800b30a:	46bd      	mov	sp, r7
 800b30c:	bc80      	pop	{r7}
 800b30e:	4770      	bx	lr

0800b310 <LL_RCC_LSI_Disable>:
{
 800b310:	b480      	push	{r7}
 800b312:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 800b314:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b318:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b31c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b320:	f023 0301 	bic.w	r3, r3, #1
 800b324:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800b328:	bf00      	nop
 800b32a:	46bd      	mov	sp, r7
 800b32c:	bc80      	pop	{r7}
 800b32e:	4770      	bx	lr

0800b330 <LL_RCC_LSI_IsReady>:
{
 800b330:	b480      	push	{r7}
 800b332:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 800b334:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b338:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b33c:	f003 0302 	and.w	r3, r3, #2
 800b340:	2b02      	cmp	r3, #2
 800b342:	d101      	bne.n	800b348 <LL_RCC_LSI_IsReady+0x18>
 800b344:	2301      	movs	r3, #1
 800b346:	e000      	b.n	800b34a <LL_RCC_LSI_IsReady+0x1a>
 800b348:	2300      	movs	r3, #0
}
 800b34a:	4618      	mov	r0, r3
 800b34c:	46bd      	mov	sp, r7
 800b34e:	bc80      	pop	{r7}
 800b350:	4770      	bx	lr

0800b352 <LL_RCC_MSI_Enable>:
{
 800b352:	b480      	push	{r7}
 800b354:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800b356:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b360:	f043 0301 	orr.w	r3, r3, #1
 800b364:	6013      	str	r3, [r2, #0]
}
 800b366:	bf00      	nop
 800b368:	46bd      	mov	sp, r7
 800b36a:	bc80      	pop	{r7}
 800b36c:	4770      	bx	lr

0800b36e <LL_RCC_MSI_Disable>:
{
 800b36e:	b480      	push	{r7}
 800b370:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800b372:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b37c:	f023 0301 	bic.w	r3, r3, #1
 800b380:	6013      	str	r3, [r2, #0]
}
 800b382:	bf00      	nop
 800b384:	46bd      	mov	sp, r7
 800b386:	bc80      	pop	{r7}
 800b388:	4770      	bx	lr

0800b38a <LL_RCC_MSI_IsReady>:
{
 800b38a:	b480      	push	{r7}
 800b38c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800b38e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	f003 0302 	and.w	r3, r3, #2
 800b398:	2b02      	cmp	r3, #2
 800b39a:	d101      	bne.n	800b3a0 <LL_RCC_MSI_IsReady+0x16>
 800b39c:	2301      	movs	r3, #1
 800b39e:	e000      	b.n	800b3a2 <LL_RCC_MSI_IsReady+0x18>
 800b3a0:	2300      	movs	r3, #0
}
 800b3a2:	4618      	mov	r0, r3
 800b3a4:	46bd      	mov	sp, r7
 800b3a6:	bc80      	pop	{r7}
 800b3a8:	4770      	bx	lr

0800b3aa <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 800b3aa:	b480      	push	{r7}
 800b3ac:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 800b3ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	f003 0308 	and.w	r3, r3, #8
 800b3b8:	2b08      	cmp	r3, #8
 800b3ba:	d101      	bne.n	800b3c0 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 800b3bc:	2301      	movs	r3, #1
 800b3be:	e000      	b.n	800b3c2 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 800b3c0:	2300      	movs	r3, #0
}
 800b3c2:	4618      	mov	r0, r3
 800b3c4:	46bd      	mov	sp, r7
 800b3c6:	bc80      	pop	{r7}
 800b3c8:	4770      	bx	lr

0800b3ca <LL_RCC_MSI_GetRange>:
{
 800b3ca:	b480      	push	{r7}
 800b3cc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800b3ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800b3d8:	4618      	mov	r0, r3
 800b3da:	46bd      	mov	sp, r7
 800b3dc:	bc80      	pop	{r7}
 800b3de:	4770      	bx	lr

0800b3e0 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 800b3e0:	b480      	push	{r7}
 800b3e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 800b3e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b3e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b3ec:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	bc80      	pop	{r7}
 800b3f6:	4770      	bx	lr

0800b3f8 <LL_RCC_MSI_SetCalibTrimming>:
{
 800b3f8:	b480      	push	{r7}
 800b3fa:	b083      	sub	sp, #12
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800b400:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b404:	685b      	ldr	r3, [r3, #4]
 800b406:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	021b      	lsls	r3, r3, #8
 800b40e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b412:	4313      	orrs	r3, r2
 800b414:	604b      	str	r3, [r1, #4]
}
 800b416:	bf00      	nop
 800b418:	370c      	adds	r7, #12
 800b41a:	46bd      	mov	sp, r7
 800b41c:	bc80      	pop	{r7}
 800b41e:	4770      	bx	lr

0800b420 <LL_RCC_SetSysClkSource>:
{
 800b420:	b480      	push	{r7}
 800b422:	b083      	sub	sp, #12
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800b428:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b42c:	689b      	ldr	r3, [r3, #8]
 800b42e:	f023 0203 	bic.w	r2, r3, #3
 800b432:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	4313      	orrs	r3, r2
 800b43a:	608b      	str	r3, [r1, #8]
}
 800b43c:	bf00      	nop
 800b43e:	370c      	adds	r7, #12
 800b440:	46bd      	mov	sp, r7
 800b442:	bc80      	pop	{r7}
 800b444:	4770      	bx	lr

0800b446 <LL_RCC_GetSysClkSource>:
{
 800b446:	b480      	push	{r7}
 800b448:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800b44a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b44e:	689b      	ldr	r3, [r3, #8]
 800b450:	f003 030c 	and.w	r3, r3, #12
}
 800b454:	4618      	mov	r0, r3
 800b456:	46bd      	mov	sp, r7
 800b458:	bc80      	pop	{r7}
 800b45a:	4770      	bx	lr

0800b45c <LL_RCC_SetAHBPrescaler>:
{
 800b45c:	b480      	push	{r7}
 800b45e:	b083      	sub	sp, #12
 800b460:	af00      	add	r7, sp, #0
 800b462:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800b464:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b468:	689b      	ldr	r3, [r3, #8]
 800b46a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b46e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	4313      	orrs	r3, r2
 800b476:	608b      	str	r3, [r1, #8]
}
 800b478:	bf00      	nop
 800b47a:	370c      	adds	r7, #12
 800b47c:	46bd      	mov	sp, r7
 800b47e:	bc80      	pop	{r7}
 800b480:	4770      	bx	lr

0800b482 <LL_C2_RCC_SetAHBPrescaler>:
{
 800b482:	b480      	push	{r7}
 800b484:	b083      	sub	sp, #12
 800b486:	af00      	add	r7, sp, #0
 800b488:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800b48a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b48e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b492:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b496:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	4313      	orrs	r3, r2
 800b49e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800b4a2:	bf00      	nop
 800b4a4:	370c      	adds	r7, #12
 800b4a6:	46bd      	mov	sp, r7
 800b4a8:	bc80      	pop	{r7}
 800b4aa:	4770      	bx	lr

0800b4ac <LL_RCC_SetAHB3Prescaler>:
{
 800b4ac:	b480      	push	{r7}
 800b4ae:	b083      	sub	sp, #12
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800b4b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b4b8:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b4bc:	f023 020f 	bic.w	r2, r3, #15
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	091b      	lsrs	r3, r3, #4
 800b4c4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b4c8:	4313      	orrs	r3, r2
 800b4ca:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800b4ce:	bf00      	nop
 800b4d0:	370c      	adds	r7, #12
 800b4d2:	46bd      	mov	sp, r7
 800b4d4:	bc80      	pop	{r7}
 800b4d6:	4770      	bx	lr

0800b4d8 <LL_RCC_SetAPB1Prescaler>:
{
 800b4d8:	b480      	push	{r7}
 800b4da:	b083      	sub	sp, #12
 800b4dc:	af00      	add	r7, sp, #0
 800b4de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800b4e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b4e4:	689b      	ldr	r3, [r3, #8]
 800b4e6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b4ea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	4313      	orrs	r3, r2
 800b4f2:	608b      	str	r3, [r1, #8]
}
 800b4f4:	bf00      	nop
 800b4f6:	370c      	adds	r7, #12
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	bc80      	pop	{r7}
 800b4fc:	4770      	bx	lr

0800b4fe <LL_RCC_SetAPB2Prescaler>:
{
 800b4fe:	b480      	push	{r7}
 800b500:	b083      	sub	sp, #12
 800b502:	af00      	add	r7, sp, #0
 800b504:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800b506:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b50a:	689b      	ldr	r3, [r3, #8]
 800b50c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800b510:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	4313      	orrs	r3, r2
 800b518:	608b      	str	r3, [r1, #8]
}
 800b51a:	bf00      	nop
 800b51c:	370c      	adds	r7, #12
 800b51e:	46bd      	mov	sp, r7
 800b520:	bc80      	pop	{r7}
 800b522:	4770      	bx	lr

0800b524 <LL_RCC_GetAHBPrescaler>:
{
 800b524:	b480      	push	{r7}
 800b526:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800b528:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b52c:	689b      	ldr	r3, [r3, #8]
 800b52e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800b532:	4618      	mov	r0, r3
 800b534:	46bd      	mov	sp, r7
 800b536:	bc80      	pop	{r7}
 800b538:	4770      	bx	lr

0800b53a <LL_RCC_GetAHB3Prescaler>:
{
 800b53a:	b480      	push	{r7}
 800b53c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800b53e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b542:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b546:	011b      	lsls	r3, r3, #4
 800b548:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800b54c:	4618      	mov	r0, r3
 800b54e:	46bd      	mov	sp, r7
 800b550:	bc80      	pop	{r7}
 800b552:	4770      	bx	lr

0800b554 <LL_RCC_GetAPB1Prescaler>:
{
 800b554:	b480      	push	{r7}
 800b556:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800b558:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b55c:	689b      	ldr	r3, [r3, #8]
 800b55e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800b562:	4618      	mov	r0, r3
 800b564:	46bd      	mov	sp, r7
 800b566:	bc80      	pop	{r7}
 800b568:	4770      	bx	lr

0800b56a <LL_RCC_GetAPB2Prescaler>:
{
 800b56a:	b480      	push	{r7}
 800b56c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800b56e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b572:	689b      	ldr	r3, [r3, #8]
 800b574:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800b578:	4618      	mov	r0, r3
 800b57a:	46bd      	mov	sp, r7
 800b57c:	bc80      	pop	{r7}
 800b57e:	4770      	bx	lr

0800b580 <LL_RCC_ConfigMCO>:
{
 800b580:	b480      	push	{r7}
 800b582:	b083      	sub	sp, #12
 800b584:	af00      	add	r7, sp, #0
 800b586:	6078      	str	r0, [r7, #4]
 800b588:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
 800b58a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b58e:	689b      	ldr	r3, [r3, #8]
 800b590:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800b594:	6879      	ldr	r1, [r7, #4]
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	430b      	orrs	r3, r1
 800b59a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b59e:	4313      	orrs	r3, r2
 800b5a0:	608b      	str	r3, [r1, #8]
}
 800b5a2:	bf00      	nop
 800b5a4:	370c      	adds	r7, #12
 800b5a6:	46bd      	mov	sp, r7
 800b5a8:	bc80      	pop	{r7}
 800b5aa:	4770      	bx	lr

0800b5ac <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800b5ac:	b480      	push	{r7}
 800b5ae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800b5b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b5ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b5be:	6013      	str	r3, [r2, #0]
}
 800b5c0:	bf00      	nop
 800b5c2:	46bd      	mov	sp, r7
 800b5c4:	bc80      	pop	{r7}
 800b5c6:	4770      	bx	lr

0800b5c8 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800b5c8:	b480      	push	{r7}
 800b5ca:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800b5cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b5d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b5da:	6013      	str	r3, [r2, #0]
}
 800b5dc:	bf00      	nop
 800b5de:	46bd      	mov	sp, r7
 800b5e0:	bc80      	pop	{r7}
 800b5e2:	4770      	bx	lr

0800b5e4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800b5e4:	b480      	push	{r7}
 800b5e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800b5e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b5f2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b5f6:	d101      	bne.n	800b5fc <LL_RCC_PLL_IsReady+0x18>
 800b5f8:	2301      	movs	r3, #1
 800b5fa:	e000      	b.n	800b5fe <LL_RCC_PLL_IsReady+0x1a>
 800b5fc:	2300      	movs	r3, #0
}
 800b5fe:	4618      	mov	r0, r3
 800b600:	46bd      	mov	sp, r7
 800b602:	bc80      	pop	{r7}
 800b604:	4770      	bx	lr

0800b606 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800b606:	b480      	push	{r7}
 800b608:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800b60a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b60e:	68db      	ldr	r3, [r3, #12]
 800b610:	0a1b      	lsrs	r3, r3, #8
 800b612:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800b616:	4618      	mov	r0, r3
 800b618:	46bd      	mov	sp, r7
 800b61a:	bc80      	pop	{r7}
 800b61c:	4770      	bx	lr

0800b61e <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800b61e:	b480      	push	{r7}
 800b620:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800b622:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b626:	68db      	ldr	r3, [r3, #12]
 800b628:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 800b62c:	4618      	mov	r0, r3
 800b62e:	46bd      	mov	sp, r7
 800b630:	bc80      	pop	{r7}
 800b632:	4770      	bx	lr

0800b634 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800b634:	b480      	push	{r7}
 800b636:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800b638:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b63c:	68db      	ldr	r3, [r3, #12]
 800b63e:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 800b642:	4618      	mov	r0, r3
 800b644:	46bd      	mov	sp, r7
 800b646:	bc80      	pop	{r7}
 800b648:	4770      	bx	lr

0800b64a <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800b64a:	b480      	push	{r7}
 800b64c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800b64e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b652:	68db      	ldr	r3, [r3, #12]
 800b654:	f003 0303 	and.w	r3, r3, #3
}
 800b658:	4618      	mov	r0, r3
 800b65a:	46bd      	mov	sp, r7
 800b65c:	bc80      	pop	{r7}
 800b65e:	4770      	bx	lr

0800b660 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800b660:	b480      	push	{r7}
 800b662:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800b664:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b668:	689b      	ldr	r3, [r3, #8]
 800b66a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b66e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b672:	d101      	bne.n	800b678 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800b674:	2301      	movs	r3, #1
 800b676:	e000      	b.n	800b67a <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800b678:	2300      	movs	r3, #0
}
 800b67a:	4618      	mov	r0, r3
 800b67c:	46bd      	mov	sp, r7
 800b67e:	bc80      	pop	{r7}
 800b680:	4770      	bx	lr

0800b682 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800b682:	b480      	push	{r7}
 800b684:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800b686:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b68a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b68e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b692:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b696:	d101      	bne.n	800b69c <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800b698:	2301      	movs	r3, #1
 800b69a:	e000      	b.n	800b69e <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800b69c:	2300      	movs	r3, #0
}
 800b69e:	4618      	mov	r0, r3
 800b6a0:	46bd      	mov	sp, r7
 800b6a2:	bc80      	pop	{r7}
 800b6a4:	4770      	bx	lr

0800b6a6 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800b6a6:	b480      	push	{r7}
 800b6a8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800b6aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b6ae:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b6b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b6b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b6ba:	d101      	bne.n	800b6c0 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800b6bc:	2301      	movs	r3, #1
 800b6be:	e000      	b.n	800b6c2 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800b6c0:	2300      	movs	r3, #0
}
 800b6c2:	4618      	mov	r0, r3
 800b6c4:	46bd      	mov	sp, r7
 800b6c6:	bc80      	pop	{r7}
 800b6c8:	4770      	bx	lr

0800b6ca <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800b6ca:	b480      	push	{r7}
 800b6cc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800b6ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b6d2:	689b      	ldr	r3, [r3, #8]
 800b6d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b6d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b6dc:	d101      	bne.n	800b6e2 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800b6de:	2301      	movs	r3, #1
 800b6e0:	e000      	b.n	800b6e4 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800b6e2:	2300      	movs	r3, #0
}
 800b6e4:	4618      	mov	r0, r3
 800b6e6:	46bd      	mov	sp, r7
 800b6e8:	bc80      	pop	{r7}
 800b6ea:	4770      	bx	lr

0800b6ec <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800b6ec:	b480      	push	{r7}
 800b6ee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800b6f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b6f4:	689b      	ldr	r3, [r3, #8]
 800b6f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b6fa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b6fe:	d101      	bne.n	800b704 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800b700:	2301      	movs	r3, #1
 800b702:	e000      	b.n	800b706 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800b704:	2300      	movs	r3, #0
}
 800b706:	4618      	mov	r0, r3
 800b708:	46bd      	mov	sp, r7
 800b70a:	bc80      	pop	{r7}
 800b70c:	4770      	bx	lr

0800b70e <LL_AHB2_GRP1_EnableClock>:
{
 800b70e:	b480      	push	{r7}
 800b710:	b085      	sub	sp, #20
 800b712:	af00      	add	r7, sp, #0
 800b714:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800b716:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b71a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b71c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	4313      	orrs	r3, r2
 800b724:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800b726:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b72a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	4013      	ands	r3, r2
 800b730:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800b732:	68fb      	ldr	r3, [r7, #12]
}
 800b734:	bf00      	nop
 800b736:	3714      	adds	r7, #20
 800b738:	46bd      	mov	sp, r7
 800b73a:	bc80      	pop	{r7}
 800b73c:	4770      	bx	lr
	...

0800b740 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b740:	b580      	push	{r7, lr}
 800b742:	b088      	sub	sp, #32
 800b744:	af00      	add	r7, sp, #0
 800b746:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d101      	bne.n	800b752 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b74e:	2301      	movs	r3, #1
 800b750:	e38a      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b752:	f7ff fe78 	bl	800b446 <LL_RCC_GetSysClkSource>
 800b756:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b758:	f7ff ff77 	bl	800b64a <LL_RCC_PLL_GetMainSource>
 800b75c:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	f003 0320 	and.w	r3, r3, #32
 800b766:	2b00      	cmp	r3, #0
 800b768:	f000 80c9 	beq.w	800b8fe <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800b76c:	69fb      	ldr	r3, [r7, #28]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d005      	beq.n	800b77e <HAL_RCC_OscConfig+0x3e>
 800b772:	69fb      	ldr	r3, [r7, #28]
 800b774:	2b0c      	cmp	r3, #12
 800b776:	d17b      	bne.n	800b870 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800b778:	69bb      	ldr	r3, [r7, #24]
 800b77a:	2b01      	cmp	r3, #1
 800b77c:	d178      	bne.n	800b870 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b77e:	f7ff fe04 	bl	800b38a <LL_RCC_MSI_IsReady>
 800b782:	4603      	mov	r3, r0
 800b784:	2b00      	cmp	r3, #0
 800b786:	d005      	beq.n	800b794 <HAL_RCC_OscConfig+0x54>
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	6a1b      	ldr	r3, [r3, #32]
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d101      	bne.n	800b794 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 800b790:	2301      	movs	r3, #1
 800b792:	e369      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b798:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	f003 0308 	and.w	r3, r3, #8
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d005      	beq.n	800b7b2 <HAL_RCC_OscConfig+0x72>
 800b7a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b7b0:	e006      	b.n	800b7c0 <HAL_RCC_OscConfig+0x80>
 800b7b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b7b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b7ba:	091b      	lsrs	r3, r3, #4
 800b7bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b7c0:	4293      	cmp	r3, r2
 800b7c2:	d222      	bcs.n	800b80a <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	f000 fd91 	bl	800c2f0 <RCC_SetFlashLatencyFromMSIRange>
 800b7ce:	4603      	mov	r3, r0
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d001      	beq.n	800b7d8 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 800b7d4:	2301      	movs	r3, #1
 800b7d6:	e347      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b7d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b7e2:	f043 0308 	orr.w	r3, r3, #8
 800b7e6:	6013      	str	r3, [r2, #0]
 800b7e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b7fa:	4313      	orrs	r3, r2
 800b7fc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b802:	4618      	mov	r0, r3
 800b804:	f7ff fdf8 	bl	800b3f8 <LL_RCC_MSI_SetCalibTrimming>
 800b808:	e021      	b.n	800b84e <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b80a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b814:	f043 0308 	orr.w	r3, r3, #8
 800b818:	6013      	str	r3, [r2, #0]
 800b81a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b828:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b82c:	4313      	orrs	r3, r2
 800b82e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b834:	4618      	mov	r0, r3
 800b836:	f7ff fddf 	bl	800b3f8 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b83e:	4618      	mov	r0, r3
 800b840:	f000 fd56 	bl	800c2f0 <RCC_SetFlashLatencyFromMSIRange>
 800b844:	4603      	mov	r3, r0
 800b846:	2b00      	cmp	r3, #0
 800b848:	d001      	beq.n	800b84e <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 800b84a:	2301      	movs	r3, #1
 800b84c:	e30c      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800b84e:	f000 fd17 	bl	800c280 <HAL_RCC_GetHCLKFreq>
 800b852:	4603      	mov	r3, r0
 800b854:	4ab4      	ldr	r2, [pc, #720]	; (800bb28 <HAL_RCC_OscConfig+0x3e8>)
 800b856:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800b858:	4bb4      	ldr	r3, [pc, #720]	; (800bb2c <HAL_RCC_OscConfig+0x3ec>)
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	4618      	mov	r0, r3
 800b85e:	f7fa fcb1 	bl	80061c4 <HAL_InitTick>
 800b862:	4603      	mov	r3, r0
 800b864:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 800b866:	7cfb      	ldrb	r3, [r7, #19]
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d047      	beq.n	800b8fc <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 800b86c:	7cfb      	ldrb	r3, [r7, #19]
 800b86e:	e2fb      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	6a1b      	ldr	r3, [r3, #32]
 800b874:	2b00      	cmp	r3, #0
 800b876:	d02c      	beq.n	800b8d2 <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800b878:	f7ff fd6b 	bl	800b352 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800b87c:	f7fa fcac 	bl	80061d8 <HAL_GetTick>
 800b880:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800b882:	e008      	b.n	800b896 <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b884:	f7fa fca8 	bl	80061d8 <HAL_GetTick>
 800b888:	4602      	mov	r2, r0
 800b88a:	697b      	ldr	r3, [r7, #20]
 800b88c:	1ad3      	subs	r3, r2, r3
 800b88e:	2b02      	cmp	r3, #2
 800b890:	d901      	bls.n	800b896 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 800b892:	2303      	movs	r3, #3
 800b894:	e2e8      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() == 0U)
 800b896:	f7ff fd78 	bl	800b38a <LL_RCC_MSI_IsReady>
 800b89a:	4603      	mov	r3, r0
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d0f1      	beq.n	800b884 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b8a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b8aa:	f043 0308 	orr.w	r3, r3, #8
 800b8ae:	6013      	str	r3, [r2, #0]
 800b8b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8be:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b8c2:	4313      	orrs	r3, r2
 800b8c4:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8ca:	4618      	mov	r0, r3
 800b8cc:	f7ff fd94 	bl	800b3f8 <LL_RCC_MSI_SetCalibTrimming>
 800b8d0:	e015      	b.n	800b8fe <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800b8d2:	f7ff fd4c 	bl	800b36e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800b8d6:	f7fa fc7f 	bl	80061d8 <HAL_GetTick>
 800b8da:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800b8dc:	e008      	b.n	800b8f0 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b8de:	f7fa fc7b 	bl	80061d8 <HAL_GetTick>
 800b8e2:	4602      	mov	r2, r0
 800b8e4:	697b      	ldr	r3, [r7, #20]
 800b8e6:	1ad3      	subs	r3, r2, r3
 800b8e8:	2b02      	cmp	r3, #2
 800b8ea:	d901      	bls.n	800b8f0 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800b8ec:	2303      	movs	r3, #3
 800b8ee:	e2bb      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() != 0U)
 800b8f0:	f7ff fd4b 	bl	800b38a <LL_RCC_MSI_IsReady>
 800b8f4:	4603      	mov	r3, r0
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d1f1      	bne.n	800b8de <HAL_RCC_OscConfig+0x19e>
 800b8fa:	e000      	b.n	800b8fe <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b8fc:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	f003 0301 	and.w	r3, r3, #1
 800b906:	2b00      	cmp	r3, #0
 800b908:	d05f      	beq.n	800b9ca <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800b90a:	69fb      	ldr	r3, [r7, #28]
 800b90c:	2b08      	cmp	r3, #8
 800b90e:	d005      	beq.n	800b91c <HAL_RCC_OscConfig+0x1dc>
 800b910:	69fb      	ldr	r3, [r7, #28]
 800b912:	2b0c      	cmp	r3, #12
 800b914:	d10d      	bne.n	800b932 <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800b916:	69bb      	ldr	r3, [r7, #24]
 800b918:	2b03      	cmp	r3, #3
 800b91a:	d10a      	bne.n	800b932 <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b91c:	f7ff fc85 	bl	800b22a <LL_RCC_HSE_IsReady>
 800b920:	4603      	mov	r3, r0
 800b922:	2b00      	cmp	r3, #0
 800b924:	d050      	beq.n	800b9c8 <HAL_RCC_OscConfig+0x288>
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	685b      	ldr	r3, [r3, #4]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d14c      	bne.n	800b9c8 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 800b92e:	2301      	movs	r3, #1
 800b930:	e29a      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 800b932:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	689b      	ldr	r3, [r3, #8]
 800b940:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b944:	4313      	orrs	r3, r2
 800b946:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	685b      	ldr	r3, [r3, #4]
 800b94c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b950:	d102      	bne.n	800b958 <HAL_RCC_OscConfig+0x218>
 800b952:	f7ff fc4e 	bl	800b1f2 <LL_RCC_HSE_Enable>
 800b956:	e00d      	b.n	800b974 <HAL_RCC_OscConfig+0x234>
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	685b      	ldr	r3, [r3, #4]
 800b95c:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 800b960:	d104      	bne.n	800b96c <HAL_RCC_OscConfig+0x22c>
 800b962:	f7ff fc19 	bl	800b198 <LL_RCC_HSE_EnableTcxo>
 800b966:	f7ff fc44 	bl	800b1f2 <LL_RCC_HSE_Enable>
 800b96a:	e003      	b.n	800b974 <HAL_RCC_OscConfig+0x234>
 800b96c:	f7ff fc4f 	bl	800b20e <LL_RCC_HSE_Disable>
 800b970:	f7ff fc20 	bl	800b1b4 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	685b      	ldr	r3, [r3, #4]
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d012      	beq.n	800b9a2 <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b97c:	f7fa fc2c 	bl	80061d8 <HAL_GetTick>
 800b980:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800b982:	e008      	b.n	800b996 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b984:	f7fa fc28 	bl	80061d8 <HAL_GetTick>
 800b988:	4602      	mov	r2, r0
 800b98a:	697b      	ldr	r3, [r7, #20]
 800b98c:	1ad3      	subs	r3, r2, r3
 800b98e:	2b64      	cmp	r3, #100	; 0x64
 800b990:	d901      	bls.n	800b996 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 800b992:	2303      	movs	r3, #3
 800b994:	e268      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() == 0U)
 800b996:	f7ff fc48 	bl	800b22a <LL_RCC_HSE_IsReady>
 800b99a:	4603      	mov	r3, r0
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d0f1      	beq.n	800b984 <HAL_RCC_OscConfig+0x244>
 800b9a0:	e013      	b.n	800b9ca <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b9a2:	f7fa fc19 	bl	80061d8 <HAL_GetTick>
 800b9a6:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800b9a8:	e008      	b.n	800b9bc <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b9aa:	f7fa fc15 	bl	80061d8 <HAL_GetTick>
 800b9ae:	4602      	mov	r2, r0
 800b9b0:	697b      	ldr	r3, [r7, #20]
 800b9b2:	1ad3      	subs	r3, r2, r3
 800b9b4:	2b64      	cmp	r3, #100	; 0x64
 800b9b6:	d901      	bls.n	800b9bc <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 800b9b8:	2303      	movs	r3, #3
 800b9ba:	e255      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() != 0U)
 800b9bc:	f7ff fc35 	bl	800b22a <LL_RCC_HSE_IsReady>
 800b9c0:	4603      	mov	r3, r0
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d1f1      	bne.n	800b9aa <HAL_RCC_OscConfig+0x26a>
 800b9c6:	e000      	b.n	800b9ca <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b9c8:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	f003 0302 	and.w	r3, r3, #2
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d04b      	beq.n	800ba6e <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800b9d6:	69fb      	ldr	r3, [r7, #28]
 800b9d8:	2b04      	cmp	r3, #4
 800b9da:	d005      	beq.n	800b9e8 <HAL_RCC_OscConfig+0x2a8>
 800b9dc:	69fb      	ldr	r3, [r7, #28]
 800b9de:	2b0c      	cmp	r3, #12
 800b9e0:	d113      	bne.n	800ba0a <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800b9e2:	69bb      	ldr	r3, [r7, #24]
 800b9e4:	2b02      	cmp	r3, #2
 800b9e6:	d110      	bne.n	800ba0a <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b9e8:	f7ff fc4c 	bl	800b284 <LL_RCC_HSI_IsReady>
 800b9ec:	4603      	mov	r3, r0
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d005      	beq.n	800b9fe <HAL_RCC_OscConfig+0x2be>
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	691b      	ldr	r3, [r3, #16]
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d101      	bne.n	800b9fe <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 800b9fa:	2301      	movs	r3, #1
 800b9fc:	e234      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	695b      	ldr	r3, [r3, #20]
 800ba02:	4618      	mov	r0, r3
 800ba04:	f7ff fc4f 	bl	800b2a6 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ba08:	e031      	b.n	800ba6e <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	691b      	ldr	r3, [r3, #16]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d019      	beq.n	800ba46 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800ba12:	f7ff fc1b 	bl	800b24c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba16:	f7fa fbdf 	bl	80061d8 <HAL_GetTick>
 800ba1a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800ba1c:	e008      	b.n	800ba30 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ba1e:	f7fa fbdb 	bl	80061d8 <HAL_GetTick>
 800ba22:	4602      	mov	r2, r0
 800ba24:	697b      	ldr	r3, [r7, #20]
 800ba26:	1ad3      	subs	r3, r2, r3
 800ba28:	2b02      	cmp	r3, #2
 800ba2a:	d901      	bls.n	800ba30 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 800ba2c:	2303      	movs	r3, #3
 800ba2e:	e21b      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() == 0U)
 800ba30:	f7ff fc28 	bl	800b284 <LL_RCC_HSI_IsReady>
 800ba34:	4603      	mov	r3, r0
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d0f1      	beq.n	800ba1e <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	695b      	ldr	r3, [r3, #20]
 800ba3e:	4618      	mov	r0, r3
 800ba40:	f7ff fc31 	bl	800b2a6 <LL_RCC_HSI_SetCalibTrimming>
 800ba44:	e013      	b.n	800ba6e <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ba46:	f7ff fc0f 	bl	800b268 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba4a:	f7fa fbc5 	bl	80061d8 <HAL_GetTick>
 800ba4e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800ba50:	e008      	b.n	800ba64 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ba52:	f7fa fbc1 	bl	80061d8 <HAL_GetTick>
 800ba56:	4602      	mov	r2, r0
 800ba58:	697b      	ldr	r3, [r7, #20]
 800ba5a:	1ad3      	subs	r3, r2, r3
 800ba5c:	2b02      	cmp	r3, #2
 800ba5e:	d901      	bls.n	800ba64 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 800ba60:	2303      	movs	r3, #3
 800ba62:	e201      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() != 0U)
 800ba64:	f7ff fc0e 	bl	800b284 <LL_RCC_HSI_IsReady>
 800ba68:	4603      	mov	r3, r0
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d1f1      	bne.n	800ba52 <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	f003 0308 	and.w	r3, r3, #8
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d06e      	beq.n	800bb58 <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	699b      	ldr	r3, [r3, #24]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d056      	beq.n	800bb30 <HAL_RCC_OscConfig+0x3f0>
    {
      uint32_t csr_temp = RCC->CSR;
 800ba82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ba86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ba8a:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	69da      	ldr	r2, [r3, #28]
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	f003 0310 	and.w	r3, r3, #16
 800ba96:	429a      	cmp	r2, r3
 800ba98:	d031      	beq.n	800bafe <HAL_RCC_OscConfig+0x3be>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	f003 0302 	and.w	r3, r3, #2
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d006      	beq.n	800bab2 <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d101      	bne.n	800bab2 <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 800baae:	2301      	movs	r3, #1
 800bab0:	e1da      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	f003 0301 	and.w	r3, r3, #1
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d013      	beq.n	800bae4 <HAL_RCC_OscConfig+0x3a4>
        {
          __HAL_RCC_LSI_DISABLE();
 800babc:	f7ff fc28 	bl	800b310 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800bac0:	f7fa fb8a 	bl	80061d8 <HAL_GetTick>
 800bac4:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 800bac6:	e008      	b.n	800bada <HAL_RCC_OscConfig+0x39a>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bac8:	f7fa fb86 	bl	80061d8 <HAL_GetTick>
 800bacc:	4602      	mov	r2, r0
 800bace:	697b      	ldr	r3, [r7, #20]
 800bad0:	1ad3      	subs	r3, r2, r3
 800bad2:	2b11      	cmp	r3, #17
 800bad4:	d901      	bls.n	800bada <HAL_RCC_OscConfig+0x39a>
            {
              return HAL_TIMEOUT;
 800bad6:	2303      	movs	r3, #3
 800bad8:	e1c6      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
          while (LL_RCC_LSI_IsReady() != 0U)
 800bada:	f7ff fc29 	bl	800b330 <LL_RCC_LSI_IsReady>
 800bade:	4603      	mov	r3, r0
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d1f1      	bne.n	800bac8 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 800bae4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bae8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800baec:	f023 0210 	bic.w	r2, r3, #16
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	69db      	ldr	r3, [r3, #28]
 800baf4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800baf8:	4313      	orrs	r3, r2
 800bafa:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800bafe:	f7ff fbf7 	bl	800b2f0 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bb02:	f7fa fb69 	bl	80061d8 <HAL_GetTick>
 800bb06:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 800bb08:	e008      	b.n	800bb1c <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bb0a:	f7fa fb65 	bl	80061d8 <HAL_GetTick>
 800bb0e:	4602      	mov	r2, r0
 800bb10:	697b      	ldr	r3, [r7, #20]
 800bb12:	1ad3      	subs	r3, r2, r3
 800bb14:	2b11      	cmp	r3, #17
 800bb16:	d901      	bls.n	800bb1c <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
 800bb18:	2303      	movs	r3, #3
 800bb1a:	e1a5      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() == 0U)
 800bb1c:	f7ff fc08 	bl	800b330 <LL_RCC_LSI_IsReady>
 800bb20:	4603      	mov	r3, r0
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d0f1      	beq.n	800bb0a <HAL_RCC_OscConfig+0x3ca>
 800bb26:	e017      	b.n	800bb58 <HAL_RCC_OscConfig+0x418>
 800bb28:	20000034 	.word	0x20000034
 800bb2c:	20000038 	.word	0x20000038
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800bb30:	f7ff fbee 	bl	800b310 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bb34:	f7fa fb50 	bl	80061d8 <HAL_GetTick>
 800bb38:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 800bb3a:	e008      	b.n	800bb4e <HAL_RCC_OscConfig+0x40e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bb3c:	f7fa fb4c 	bl	80061d8 <HAL_GetTick>
 800bb40:	4602      	mov	r2, r0
 800bb42:	697b      	ldr	r3, [r7, #20]
 800bb44:	1ad3      	subs	r3, r2, r3
 800bb46:	2b11      	cmp	r3, #17
 800bb48:	d901      	bls.n	800bb4e <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 800bb4a:	2303      	movs	r3, #3
 800bb4c:	e18c      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() != 0U)
 800bb4e:	f7ff fbef 	bl	800b330 <LL_RCC_LSI_IsReady>
 800bb52:	4603      	mov	r3, r0
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d1f1      	bne.n	800bb3c <HAL_RCC_OscConfig+0x3fc>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	f003 0304 	and.w	r3, r3, #4
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	f000 80d8 	beq.w	800bd16 <HAL_RCC_OscConfig+0x5d6>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800bb66:	f7ff fb05 	bl	800b174 <LL_PWR_IsEnabledBkUpAccess>
 800bb6a:	4603      	mov	r3, r0
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d113      	bne.n	800bb98 <HAL_RCC_OscConfig+0x458>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800bb70:	f7ff fa44 	bl	800affc <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800bb74:	f7fa fb30 	bl	80061d8 <HAL_GetTick>
 800bb78:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800bb7a:	e008      	b.n	800bb8e <HAL_RCC_OscConfig+0x44e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bb7c:	f7fa fb2c 	bl	80061d8 <HAL_GetTick>
 800bb80:	4602      	mov	r2, r0
 800bb82:	697b      	ldr	r3, [r7, #20]
 800bb84:	1ad3      	subs	r3, r2, r3
 800bb86:	2b02      	cmp	r3, #2
 800bb88:	d901      	bls.n	800bb8e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800bb8a:	2303      	movs	r3, #3
 800bb8c:	e16c      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800bb8e:	f7ff faf1 	bl	800b174 <LL_PWR_IsEnabledBkUpAccess>
 800bb92:	4603      	mov	r3, r0
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d0f1      	beq.n	800bb7c <HAL_RCC_OscConfig+0x43c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	68db      	ldr	r3, [r3, #12]
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d07b      	beq.n	800bc98 <HAL_RCC_OscConfig+0x558>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	68db      	ldr	r3, [r3, #12]
 800bba4:	2b85      	cmp	r3, #133	; 0x85
 800bba6:	d003      	beq.n	800bbb0 <HAL_RCC_OscConfig+0x470>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	68db      	ldr	r3, [r3, #12]
 800bbac:	2b05      	cmp	r3, #5
 800bbae:	d109      	bne.n	800bbc4 <HAL_RCC_OscConfig+0x484>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800bbb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bbb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bbb8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800bbbc:	f043 0304 	orr.w	r3, r3, #4
 800bbc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bbc4:	f7fa fb08 	bl	80061d8 <HAL_GetTick>
 800bbc8:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800bbca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bbce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bbd2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800bbd6:	f043 0301 	orr.w	r3, r3, #1
 800bbda:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800bbde:	e00a      	b.n	800bbf6 <HAL_RCC_OscConfig+0x4b6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bbe0:	f7fa fafa 	bl	80061d8 <HAL_GetTick>
 800bbe4:	4602      	mov	r2, r0
 800bbe6:	697b      	ldr	r3, [r7, #20]
 800bbe8:	1ad3      	subs	r3, r2, r3
 800bbea:	f241 3288 	movw	r2, #5000	; 0x1388
 800bbee:	4293      	cmp	r3, r2
 800bbf0:	d901      	bls.n	800bbf6 <HAL_RCC_OscConfig+0x4b6>
        {
          return HAL_TIMEOUT;
 800bbf2:	2303      	movs	r3, #3
 800bbf4:	e138      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() == 0U)
 800bbf6:	f7ff fb6a 	bl	800b2ce <LL_RCC_LSE_IsReady>
 800bbfa:	4603      	mov	r3, r0
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d0ef      	beq.n	800bbe0 <HAL_RCC_OscConfig+0x4a0>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	68db      	ldr	r3, [r3, #12]
 800bc04:	2b81      	cmp	r3, #129	; 0x81
 800bc06:	d003      	beq.n	800bc10 <HAL_RCC_OscConfig+0x4d0>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	68db      	ldr	r3, [r3, #12]
 800bc0c:	2b85      	cmp	r3, #133	; 0x85
 800bc0e:	d121      	bne.n	800bc54 <HAL_RCC_OscConfig+0x514>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bc10:	f7fa fae2 	bl	80061d8 <HAL_GetTick>
 800bc14:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800bc16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bc1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bc1e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800bc22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800bc2a:	e00a      	b.n	800bc42 <HAL_RCC_OscConfig+0x502>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bc2c:	f7fa fad4 	bl	80061d8 <HAL_GetTick>
 800bc30:	4602      	mov	r2, r0
 800bc32:	697b      	ldr	r3, [r7, #20]
 800bc34:	1ad3      	subs	r3, r2, r3
 800bc36:	f241 3288 	movw	r2, #5000	; 0x1388
 800bc3a:	4293      	cmp	r3, r2
 800bc3c:	d901      	bls.n	800bc42 <HAL_RCC_OscConfig+0x502>
          {
            return HAL_TIMEOUT;
 800bc3e:	2303      	movs	r3, #3
 800bc40:	e112      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800bc42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bc46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bc4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d0ec      	beq.n	800bc2c <HAL_RCC_OscConfig+0x4ec>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800bc52:	e060      	b.n	800bd16 <HAL_RCC_OscConfig+0x5d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bc54:	f7fa fac0 	bl	80061d8 <HAL_GetTick>
 800bc58:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800bc5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bc5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bc62:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800bc66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bc6a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800bc6e:	e00a      	b.n	800bc86 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bc70:	f7fa fab2 	bl	80061d8 <HAL_GetTick>
 800bc74:	4602      	mov	r2, r0
 800bc76:	697b      	ldr	r3, [r7, #20]
 800bc78:	1ad3      	subs	r3, r2, r3
 800bc7a:	f241 3288 	movw	r2, #5000	; 0x1388
 800bc7e:	4293      	cmp	r3, r2
 800bc80:	d901      	bls.n	800bc86 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800bc82:	2303      	movs	r3, #3
 800bc84:	e0f0      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800bc86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bc8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bc8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d1ec      	bne.n	800bc70 <HAL_RCC_OscConfig+0x530>
 800bc96:	e03e      	b.n	800bd16 <HAL_RCC_OscConfig+0x5d6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bc98:	f7fa fa9e 	bl	80061d8 <HAL_GetTick>
 800bc9c:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800bc9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bca6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800bcaa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bcae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800bcb2:	e00a      	b.n	800bcca <HAL_RCC_OscConfig+0x58a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bcb4:	f7fa fa90 	bl	80061d8 <HAL_GetTick>
 800bcb8:	4602      	mov	r2, r0
 800bcba:	697b      	ldr	r3, [r7, #20]
 800bcbc:	1ad3      	subs	r3, r2, r3
 800bcbe:	f241 3288 	movw	r2, #5000	; 0x1388
 800bcc2:	4293      	cmp	r3, r2
 800bcc4:	d901      	bls.n	800bcca <HAL_RCC_OscConfig+0x58a>
        {
          return HAL_TIMEOUT;
 800bcc6:	2303      	movs	r3, #3
 800bcc8:	e0ce      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800bcca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bcce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bcd2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d1ec      	bne.n	800bcb4 <HAL_RCC_OscConfig+0x574>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bcda:	f7fa fa7d 	bl	80061d8 <HAL_GetTick>
 800bcde:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800bce0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bce8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800bcec:	f023 0301 	bic.w	r3, r3, #1
 800bcf0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800bcf4:	e00a      	b.n	800bd0c <HAL_RCC_OscConfig+0x5cc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bcf6:	f7fa fa6f 	bl	80061d8 <HAL_GetTick>
 800bcfa:	4602      	mov	r2, r0
 800bcfc:	697b      	ldr	r3, [r7, #20]
 800bcfe:	1ad3      	subs	r3, r2, r3
 800bd00:	f241 3288 	movw	r2, #5000	; 0x1388
 800bd04:	4293      	cmp	r3, r2
 800bd06:	d901      	bls.n	800bd0c <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 800bd08:	2303      	movs	r3, #3
 800bd0a:	e0ad      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() != 0U)
 800bd0c:	f7ff fadf 	bl	800b2ce <LL_RCC_LSE_IsReady>
 800bd10:	4603      	mov	r3, r0
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d1ef      	bne.n	800bcf6 <HAL_RCC_OscConfig+0x5b6>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	f000 80a3 	beq.w	800be66 <HAL_RCC_OscConfig+0x726>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800bd20:	69fb      	ldr	r3, [r7, #28]
 800bd22:	2b0c      	cmp	r3, #12
 800bd24:	d076      	beq.n	800be14 <HAL_RCC_OscConfig+0x6d4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd2a:	2b02      	cmp	r3, #2
 800bd2c:	d14b      	bne.n	800bdc6 <HAL_RCC_OscConfig+0x686>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bd2e:	f7ff fc4b 	bl	800b5c8 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd32:	f7fa fa51 	bl	80061d8 <HAL_GetTick>
 800bd36:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 800bd38:	e008      	b.n	800bd4c <HAL_RCC_OscConfig+0x60c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bd3a:	f7fa fa4d 	bl	80061d8 <HAL_GetTick>
 800bd3e:	4602      	mov	r2, r0
 800bd40:	697b      	ldr	r3, [r7, #20]
 800bd42:	1ad3      	subs	r3, r2, r3
 800bd44:	2b0a      	cmp	r3, #10
 800bd46:	d901      	bls.n	800bd4c <HAL_RCC_OscConfig+0x60c>
          {
            return HAL_TIMEOUT;
 800bd48:	2303      	movs	r3, #3
 800bd4a:	e08d      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 800bd4c:	f7ff fc4a 	bl	800b5e4 <LL_RCC_PLL_IsReady>
 800bd50:	4603      	mov	r3, r0
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d1f1      	bne.n	800bd3a <HAL_RCC_OscConfig+0x5fa>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bd56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bd5a:	68da      	ldr	r2, [r3, #12]
 800bd5c:	4b44      	ldr	r3, [pc, #272]	; (800be70 <HAL_RCC_OscConfig+0x730>)
 800bd5e:	4013      	ands	r3, r2
 800bd60:	687a      	ldr	r2, [r7, #4]
 800bd62:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800bd64:	687a      	ldr	r2, [r7, #4]
 800bd66:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800bd68:	4311      	orrs	r1, r2
 800bd6a:	687a      	ldr	r2, [r7, #4]
 800bd6c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800bd6e:	0212      	lsls	r2, r2, #8
 800bd70:	4311      	orrs	r1, r2
 800bd72:	687a      	ldr	r2, [r7, #4]
 800bd74:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800bd76:	4311      	orrs	r1, r2
 800bd78:	687a      	ldr	r2, [r7, #4]
 800bd7a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800bd7c:	4311      	orrs	r1, r2
 800bd7e:	687a      	ldr	r2, [r7, #4]
 800bd80:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800bd82:	430a      	orrs	r2, r1
 800bd84:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800bd88:	4313      	orrs	r3, r2
 800bd8a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800bd8c:	f7ff fc0e 	bl	800b5ac <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800bd90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bd94:	68db      	ldr	r3, [r3, #12]
 800bd96:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800bd9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bd9e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bda0:	f7fa fa1a 	bl	80061d8 <HAL_GetTick>
 800bda4:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 800bda6:	e008      	b.n	800bdba <HAL_RCC_OscConfig+0x67a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bda8:	f7fa fa16 	bl	80061d8 <HAL_GetTick>
 800bdac:	4602      	mov	r2, r0
 800bdae:	697b      	ldr	r3, [r7, #20]
 800bdb0:	1ad3      	subs	r3, r2, r3
 800bdb2:	2b0a      	cmp	r3, #10
 800bdb4:	d901      	bls.n	800bdba <HAL_RCC_OscConfig+0x67a>
          {
            return HAL_TIMEOUT;
 800bdb6:	2303      	movs	r3, #3
 800bdb8:	e056      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() == 0U)
 800bdba:	f7ff fc13 	bl	800b5e4 <LL_RCC_PLL_IsReady>
 800bdbe:	4603      	mov	r3, r0
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d0f1      	beq.n	800bda8 <HAL_RCC_OscConfig+0x668>
 800bdc4:	e04f      	b.n	800be66 <HAL_RCC_OscConfig+0x726>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bdc6:	f7ff fbff 	bl	800b5c8 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800bdca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bdce:	68db      	ldr	r3, [r3, #12]
 800bdd0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800bdd4:	f023 0303 	bic.w	r3, r3, #3
 800bdd8:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 800bdda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bdde:	68db      	ldr	r3, [r3, #12]
 800bde0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800bde4:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 800bde8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bdec:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bdee:	f7fa f9f3 	bl	80061d8 <HAL_GetTick>
 800bdf2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 800bdf4:	e008      	b.n	800be08 <HAL_RCC_OscConfig+0x6c8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bdf6:	f7fa f9ef 	bl	80061d8 <HAL_GetTick>
 800bdfa:	4602      	mov	r2, r0
 800bdfc:	697b      	ldr	r3, [r7, #20]
 800bdfe:	1ad3      	subs	r3, r2, r3
 800be00:	2b0a      	cmp	r3, #10
 800be02:	d901      	bls.n	800be08 <HAL_RCC_OscConfig+0x6c8>
          {
            return HAL_TIMEOUT;
 800be04:	2303      	movs	r3, #3
 800be06:	e02f      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 800be08:	f7ff fbec 	bl	800b5e4 <LL_RCC_PLL_IsReady>
 800be0c:	4603      	mov	r3, r0
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d1f1      	bne.n	800bdf6 <HAL_RCC_OscConfig+0x6b6>
 800be12:	e028      	b.n	800be66 <HAL_RCC_OscConfig+0x726>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be18:	2b01      	cmp	r3, #1
 800be1a:	d101      	bne.n	800be20 <HAL_RCC_OscConfig+0x6e0>
      {
        return HAL_ERROR;
 800be1c:	2301      	movs	r3, #1
 800be1e:	e023      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800be20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800be24:	68db      	ldr	r3, [r3, #12]
 800be26:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 800be28:	69bb      	ldr	r3, [r7, #24]
 800be2a:	f003 0203 	and.w	r2, r3, #3
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be32:	429a      	cmp	r2, r3
 800be34:	d115      	bne.n	800be62 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 800be36:	69bb      	ldr	r3, [r7, #24]
 800be38:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be40:	429a      	cmp	r2, r3
 800be42:	d10e      	bne.n	800be62 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 800be44:	69bb      	ldr	r3, [r7, #24]
 800be46:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be4e:	021b      	lsls	r3, r3, #8
 800be50:	429a      	cmp	r2, r3
 800be52:	d106      	bne.n	800be62 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 800be54:	69bb      	ldr	r3, [r7, #24]
 800be56:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be5e:	429a      	cmp	r2, r3
 800be60:	d001      	beq.n	800be66 <HAL_RCC_OscConfig+0x726>
        {
          return HAL_ERROR;
 800be62:	2301      	movs	r3, #1
 800be64:	e000      	b.n	800be68 <HAL_RCC_OscConfig+0x728>
        }
      }
    }
  }
  return HAL_OK;
 800be66:	2300      	movs	r3, #0
}
 800be68:	4618      	mov	r0, r3
 800be6a:	3720      	adds	r7, #32
 800be6c:	46bd      	mov	sp, r7
 800be6e:	bd80      	pop	{r7, pc}
 800be70:	11c1808c 	.word	0x11c1808c

0800be74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800be74:	b580      	push	{r7, lr}
 800be76:	b084      	sub	sp, #16
 800be78:	af00      	add	r7, sp, #0
 800be7a:	6078      	str	r0, [r7, #4]
 800be7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d101      	bne.n	800be88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800be84:	2301      	movs	r3, #1
 800be86:	e12c      	b.n	800c0e2 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800be88:	4b98      	ldr	r3, [pc, #608]	; (800c0ec <HAL_RCC_ClockConfig+0x278>)
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	f003 0307 	and.w	r3, r3, #7
 800be90:	683a      	ldr	r2, [r7, #0]
 800be92:	429a      	cmp	r2, r3
 800be94:	d91b      	bls.n	800bece <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800be96:	4b95      	ldr	r3, [pc, #596]	; (800c0ec <HAL_RCC_ClockConfig+0x278>)
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	f023 0207 	bic.w	r2, r3, #7
 800be9e:	4993      	ldr	r1, [pc, #588]	; (800c0ec <HAL_RCC_ClockConfig+0x278>)
 800bea0:	683b      	ldr	r3, [r7, #0]
 800bea2:	4313      	orrs	r3, r2
 800bea4:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bea6:	f7fa f997 	bl	80061d8 <HAL_GetTick>
 800beaa:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800beac:	e008      	b.n	800bec0 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800beae:	f7fa f993 	bl	80061d8 <HAL_GetTick>
 800beb2:	4602      	mov	r2, r0
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	1ad3      	subs	r3, r2, r3
 800beb8:	2b02      	cmp	r3, #2
 800beba:	d901      	bls.n	800bec0 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800bebc:	2303      	movs	r3, #3
 800bebe:	e110      	b.n	800c0e2 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bec0:	4b8a      	ldr	r3, [pc, #552]	; (800c0ec <HAL_RCC_ClockConfig+0x278>)
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	f003 0307 	and.w	r3, r3, #7
 800bec8:	683a      	ldr	r2, [r7, #0]
 800beca:	429a      	cmp	r2, r3
 800becc:	d1ef      	bne.n	800beae <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	f003 0302 	and.w	r3, r3, #2
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d016      	beq.n	800bf08 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	689b      	ldr	r3, [r3, #8]
 800bede:	4618      	mov	r0, r3
 800bee0:	f7ff fabc 	bl	800b45c <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800bee4:	f7fa f978 	bl	80061d8 <HAL_GetTick>
 800bee8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800beea:	e008      	b.n	800befe <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800beec:	f7fa f974 	bl	80061d8 <HAL_GetTick>
 800bef0:	4602      	mov	r2, r0
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	1ad3      	subs	r3, r2, r3
 800bef6:	2b02      	cmp	r3, #2
 800bef8:	d901      	bls.n	800befe <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800befa:	2303      	movs	r3, #3
 800befc:	e0f1      	b.n	800c0e2 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800befe:	f7ff fbaf 	bl	800b660 <LL_RCC_IsActiveFlag_HPRE>
 800bf02:	4603      	mov	r3, r0
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d0f1      	beq.n	800beec <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	f003 0320 	and.w	r3, r3, #32
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d016      	beq.n	800bf42 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	695b      	ldr	r3, [r3, #20]
 800bf18:	4618      	mov	r0, r3
 800bf1a:	f7ff fab2 	bl	800b482 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800bf1e:	f7fa f95b 	bl	80061d8 <HAL_GetTick>
 800bf22:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800bf24:	e008      	b.n	800bf38 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800bf26:	f7fa f957 	bl	80061d8 <HAL_GetTick>
 800bf2a:	4602      	mov	r2, r0
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	1ad3      	subs	r3, r2, r3
 800bf30:	2b02      	cmp	r3, #2
 800bf32:	d901      	bls.n	800bf38 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800bf34:	2303      	movs	r3, #3
 800bf36:	e0d4      	b.n	800c0e2 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800bf38:	f7ff fba3 	bl	800b682 <LL_RCC_IsActiveFlag_C2HPRE>
 800bf3c:	4603      	mov	r3, r0
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d0f1      	beq.n	800bf26 <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d016      	beq.n	800bf7c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	699b      	ldr	r3, [r3, #24]
 800bf52:	4618      	mov	r0, r3
 800bf54:	f7ff faaa 	bl	800b4ac <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800bf58:	f7fa f93e 	bl	80061d8 <HAL_GetTick>
 800bf5c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800bf5e:	e008      	b.n	800bf72 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800bf60:	f7fa f93a 	bl	80061d8 <HAL_GetTick>
 800bf64:	4602      	mov	r2, r0
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	1ad3      	subs	r3, r2, r3
 800bf6a:	2b02      	cmp	r3, #2
 800bf6c:	d901      	bls.n	800bf72 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800bf6e:	2303      	movs	r3, #3
 800bf70:	e0b7      	b.n	800c0e2 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800bf72:	f7ff fb98 	bl	800b6a6 <LL_RCC_IsActiveFlag_SHDHPRE>
 800bf76:	4603      	mov	r3, r0
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d0f1      	beq.n	800bf60 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	f003 0304 	and.w	r3, r3, #4
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d016      	beq.n	800bfb6 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	68db      	ldr	r3, [r3, #12]
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	f7ff faa3 	bl	800b4d8 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800bf92:	f7fa f921 	bl	80061d8 <HAL_GetTick>
 800bf96:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800bf98:	e008      	b.n	800bfac <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800bf9a:	f7fa f91d 	bl	80061d8 <HAL_GetTick>
 800bf9e:	4602      	mov	r2, r0
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	1ad3      	subs	r3, r2, r3
 800bfa4:	2b02      	cmp	r3, #2
 800bfa6:	d901      	bls.n	800bfac <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800bfa8:	2303      	movs	r3, #3
 800bfaa:	e09a      	b.n	800c0e2 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800bfac:	f7ff fb8d 	bl	800b6ca <LL_RCC_IsActiveFlag_PPRE1>
 800bfb0:	4603      	mov	r3, r0
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d0f1      	beq.n	800bf9a <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	f003 0308 	and.w	r3, r3, #8
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d017      	beq.n	800bff2 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	691b      	ldr	r3, [r3, #16]
 800bfc6:	00db      	lsls	r3, r3, #3
 800bfc8:	4618      	mov	r0, r3
 800bfca:	f7ff fa98 	bl	800b4fe <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800bfce:	f7fa f903 	bl	80061d8 <HAL_GetTick>
 800bfd2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800bfd4:	e008      	b.n	800bfe8 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800bfd6:	f7fa f8ff 	bl	80061d8 <HAL_GetTick>
 800bfda:	4602      	mov	r2, r0
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	1ad3      	subs	r3, r2, r3
 800bfe0:	2b02      	cmp	r3, #2
 800bfe2:	d901      	bls.n	800bfe8 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800bfe4:	2303      	movs	r3, #3
 800bfe6:	e07c      	b.n	800c0e2 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800bfe8:	f7ff fb80 	bl	800b6ec <LL_RCC_IsActiveFlag_PPRE2>
 800bfec:	4603      	mov	r3, r0
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d0f1      	beq.n	800bfd6 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	f003 0301 	and.w	r3, r3, #1
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d043      	beq.n	800c086 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	685b      	ldr	r3, [r3, #4]
 800c002:	2b02      	cmp	r3, #2
 800c004:	d106      	bne.n	800c014 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800c006:	f7ff f910 	bl	800b22a <LL_RCC_HSE_IsReady>
 800c00a:	4603      	mov	r3, r0
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d11e      	bne.n	800c04e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800c010:	2301      	movs	r3, #1
 800c012:	e066      	b.n	800c0e2 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	685b      	ldr	r3, [r3, #4]
 800c018:	2b03      	cmp	r3, #3
 800c01a:	d106      	bne.n	800c02a <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800c01c:	f7ff fae2 	bl	800b5e4 <LL_RCC_PLL_IsReady>
 800c020:	4603      	mov	r3, r0
 800c022:	2b00      	cmp	r3, #0
 800c024:	d113      	bne.n	800c04e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800c026:	2301      	movs	r3, #1
 800c028:	e05b      	b.n	800c0e2 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	685b      	ldr	r3, [r3, #4]
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d106      	bne.n	800c040 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800c032:	f7ff f9aa 	bl	800b38a <LL_RCC_MSI_IsReady>
 800c036:	4603      	mov	r3, r0
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d108      	bne.n	800c04e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800c03c:	2301      	movs	r3, #1
 800c03e:	e050      	b.n	800c0e2 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800c040:	f7ff f920 	bl	800b284 <LL_RCC_HSI_IsReady>
 800c044:	4603      	mov	r3, r0
 800c046:	2b00      	cmp	r3, #0
 800c048:	d101      	bne.n	800c04e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800c04a:	2301      	movs	r3, #1
 800c04c:	e049      	b.n	800c0e2 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	685b      	ldr	r3, [r3, #4]
 800c052:	4618      	mov	r0, r3
 800c054:	f7ff f9e4 	bl	800b420 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c058:	f7fa f8be 	bl	80061d8 <HAL_GetTick>
 800c05c:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c05e:	e00a      	b.n	800c076 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c060:	f7fa f8ba 	bl	80061d8 <HAL_GetTick>
 800c064:	4602      	mov	r2, r0
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	1ad3      	subs	r3, r2, r3
 800c06a:	f241 3288 	movw	r2, #5000	; 0x1388
 800c06e:	4293      	cmp	r3, r2
 800c070:	d901      	bls.n	800c076 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800c072:	2303      	movs	r3, #3
 800c074:	e035      	b.n	800c0e2 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c076:	f7ff f9e6 	bl	800b446 <LL_RCC_GetSysClkSource>
 800c07a:	4602      	mov	r2, r0
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	685b      	ldr	r3, [r3, #4]
 800c080:	009b      	lsls	r3, r3, #2
 800c082:	429a      	cmp	r2, r3
 800c084:	d1ec      	bne.n	800c060 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c086:	4b19      	ldr	r3, [pc, #100]	; (800c0ec <HAL_RCC_ClockConfig+0x278>)
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	f003 0307 	and.w	r3, r3, #7
 800c08e:	683a      	ldr	r2, [r7, #0]
 800c090:	429a      	cmp	r2, r3
 800c092:	d21b      	bcs.n	800c0cc <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c094:	4b15      	ldr	r3, [pc, #84]	; (800c0ec <HAL_RCC_ClockConfig+0x278>)
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	f023 0207 	bic.w	r2, r3, #7
 800c09c:	4913      	ldr	r1, [pc, #76]	; (800c0ec <HAL_RCC_ClockConfig+0x278>)
 800c09e:	683b      	ldr	r3, [r7, #0]
 800c0a0:	4313      	orrs	r3, r2
 800c0a2:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c0a4:	f7fa f898 	bl	80061d8 <HAL_GetTick>
 800c0a8:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c0aa:	e008      	b.n	800c0be <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800c0ac:	f7fa f894 	bl	80061d8 <HAL_GetTick>
 800c0b0:	4602      	mov	r2, r0
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	1ad3      	subs	r3, r2, r3
 800c0b6:	2b02      	cmp	r3, #2
 800c0b8:	d901      	bls.n	800c0be <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800c0ba:	2303      	movs	r3, #3
 800c0bc:	e011      	b.n	800c0e2 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c0be:	4b0b      	ldr	r3, [pc, #44]	; (800c0ec <HAL_RCC_ClockConfig+0x278>)
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	f003 0307 	and.w	r3, r3, #7
 800c0c6:	683a      	ldr	r2, [r7, #0]
 800c0c8:	429a      	cmp	r2, r3
 800c0ca:	d1ef      	bne.n	800c0ac <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800c0cc:	f000 f8d8 	bl	800c280 <HAL_RCC_GetHCLKFreq>
 800c0d0:	4603      	mov	r3, r0
 800c0d2:	4a07      	ldr	r2, [pc, #28]	; (800c0f0 <HAL_RCC_ClockConfig+0x27c>)
 800c0d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800c0d6:	4b07      	ldr	r3, [pc, #28]	; (800c0f4 <HAL_RCC_ClockConfig+0x280>)
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	4618      	mov	r0, r3
 800c0dc:	f7fa f872 	bl	80061c4 <HAL_InitTick>
 800c0e0:	4603      	mov	r3, r0
}
 800c0e2:	4618      	mov	r0, r3
 800c0e4:	3710      	adds	r7, #16
 800c0e6:	46bd      	mov	sp, r7
 800c0e8:	bd80      	pop	{r7, pc}
 800c0ea:	bf00      	nop
 800c0ec:	58004000 	.word	0x58004000
 800c0f0:	20000034 	.word	0x20000034
 800c0f4:	20000038 	.word	0x20000038

0800c0f8 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b08a      	sub	sp, #40	; 0x28
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	60f8      	str	r0, [r7, #12]
 800c100:	60b9      	str	r1, [r7, #8]
 800c102:	607a      	str	r2, [r7, #4]
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

  /* MCO1 Clock Enable */
  __MCO1_CLK_ENABLE();
 800c104:	2001      	movs	r0, #1
 800c106:	f7ff fb02 	bl	800b70e <LL_AHB2_GRP1_EnableClock>

  /* Configure the MCO1 pin in alternate function mode */
  GPIO_InitStruct.Pin       = MCO1_PIN;
 800c10a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800c10e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800c110:	2302      	movs	r3, #2
 800c112:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800c114:	2303      	movs	r3, #3
 800c116:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800c118:	2300      	movs	r3, #0
 800c11a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800c11c:	2300      	movs	r3, #0
 800c11e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800c120:	f107 0314 	add.w	r3, r7, #20
 800c124:	4619      	mov	r1, r3
 800c126:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c12a:	f7fc fca3 	bl	8008a74 <HAL_GPIO_Init>

  /* Configure the microcontroller clock output (MCO) */
  LL_RCC_ConfigMCO(RCC_MCOSource, RCC_MCODiv);
 800c12e:	6879      	ldr	r1, [r7, #4]
 800c130:	68b8      	ldr	r0, [r7, #8]
 800c132:	f7ff fa25 	bl	800b580 <LL_RCC_ConfigMCO>
}
 800c136:	bf00      	nop
 800c138:	3728      	adds	r7, #40	; 0x28
 800c13a:	46bd      	mov	sp, r7
 800c13c:	bd80      	pop	{r7, pc}
	...

0800c140 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c140:	b590      	push	{r4, r7, lr}
 800c142:	b087      	sub	sp, #28
 800c144:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 800c146:	2300      	movs	r3, #0
 800c148:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 800c14a:	2300      	movs	r3, #0
 800c14c:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c14e:	f7ff f97a 	bl	800b446 <LL_RCC_GetSysClkSource>
 800c152:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c154:	f7ff fa79 	bl	800b64a <LL_RCC_PLL_GetMainSource>
 800c158:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800c15a:	68bb      	ldr	r3, [r7, #8]
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d005      	beq.n	800c16c <HAL_RCC_GetSysClockFreq+0x2c>
 800c160:	68bb      	ldr	r3, [r7, #8]
 800c162:	2b0c      	cmp	r3, #12
 800c164:	d139      	bne.n	800c1da <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	2b01      	cmp	r3, #1
 800c16a:	d136      	bne.n	800c1da <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800c16c:	f7ff f91d 	bl	800b3aa <LL_RCC_MSI_IsEnabledRangeSelect>
 800c170:	4603      	mov	r3, r0
 800c172:	2b00      	cmp	r3, #0
 800c174:	d115      	bne.n	800c1a2 <HAL_RCC_GetSysClockFreq+0x62>
 800c176:	f7ff f918 	bl	800b3aa <LL_RCC_MSI_IsEnabledRangeSelect>
 800c17a:	4603      	mov	r3, r0
 800c17c:	2b01      	cmp	r3, #1
 800c17e:	d106      	bne.n	800c18e <HAL_RCC_GetSysClockFreq+0x4e>
 800c180:	f7ff f923 	bl	800b3ca <LL_RCC_MSI_GetRange>
 800c184:	4603      	mov	r3, r0
 800c186:	0a1b      	lsrs	r3, r3, #8
 800c188:	f003 030f 	and.w	r3, r3, #15
 800c18c:	e005      	b.n	800c19a <HAL_RCC_GetSysClockFreq+0x5a>
 800c18e:	f7ff f927 	bl	800b3e0 <LL_RCC_MSI_GetRangeAfterStandby>
 800c192:	4603      	mov	r3, r0
 800c194:	0a1b      	lsrs	r3, r3, #8
 800c196:	f003 030f 	and.w	r3, r3, #15
 800c19a:	4a36      	ldr	r2, [pc, #216]	; (800c274 <HAL_RCC_GetSysClockFreq+0x134>)
 800c19c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c1a0:	e014      	b.n	800c1cc <HAL_RCC_GetSysClockFreq+0x8c>
 800c1a2:	f7ff f902 	bl	800b3aa <LL_RCC_MSI_IsEnabledRangeSelect>
 800c1a6:	4603      	mov	r3, r0
 800c1a8:	2b01      	cmp	r3, #1
 800c1aa:	d106      	bne.n	800c1ba <HAL_RCC_GetSysClockFreq+0x7a>
 800c1ac:	f7ff f90d 	bl	800b3ca <LL_RCC_MSI_GetRange>
 800c1b0:	4603      	mov	r3, r0
 800c1b2:	091b      	lsrs	r3, r3, #4
 800c1b4:	f003 030f 	and.w	r3, r3, #15
 800c1b8:	e005      	b.n	800c1c6 <HAL_RCC_GetSysClockFreq+0x86>
 800c1ba:	f7ff f911 	bl	800b3e0 <LL_RCC_MSI_GetRangeAfterStandby>
 800c1be:	4603      	mov	r3, r0
 800c1c0:	091b      	lsrs	r3, r3, #4
 800c1c2:	f003 030f 	and.w	r3, r3, #15
 800c1c6:	4a2b      	ldr	r2, [pc, #172]	; (800c274 <HAL_RCC_GetSysClockFreq+0x134>)
 800c1c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c1cc:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800c1ce:	68bb      	ldr	r3, [r7, #8]
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d115      	bne.n	800c200 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 800c1d4:	693b      	ldr	r3, [r7, #16]
 800c1d6:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800c1d8:	e012      	b.n	800c200 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800c1da:	68bb      	ldr	r3, [r7, #8]
 800c1dc:	2b04      	cmp	r3, #4
 800c1de:	d102      	bne.n	800c1e6 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800c1e0:	4b25      	ldr	r3, [pc, #148]	; (800c278 <HAL_RCC_GetSysClockFreq+0x138>)
 800c1e2:	617b      	str	r3, [r7, #20]
 800c1e4:	e00c      	b.n	800c200 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800c1e6:	68bb      	ldr	r3, [r7, #8]
 800c1e8:	2b08      	cmp	r3, #8
 800c1ea:	d109      	bne.n	800c200 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800c1ec:	f7fe fff0 	bl	800b1d0 <LL_RCC_HSE_IsEnabledDiv2>
 800c1f0:	4603      	mov	r3, r0
 800c1f2:	2b01      	cmp	r3, #1
 800c1f4:	d102      	bne.n	800c1fc <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800c1f6:	4b20      	ldr	r3, [pc, #128]	; (800c278 <HAL_RCC_GetSysClockFreq+0x138>)
 800c1f8:	617b      	str	r3, [r7, #20]
 800c1fa:	e001      	b.n	800c200 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800c1fc:	4b1f      	ldr	r3, [pc, #124]	; (800c27c <HAL_RCC_GetSysClockFreq+0x13c>)
 800c1fe:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c200:	f7ff f921 	bl	800b446 <LL_RCC_GetSysClkSource>
 800c204:	4603      	mov	r3, r0
 800c206:	2b0c      	cmp	r3, #12
 800c208:	d12f      	bne.n	800c26a <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800c20a:	f7ff fa1e 	bl	800b64a <LL_RCC_PLL_GetMainSource>
 800c20e:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	2b02      	cmp	r3, #2
 800c214:	d003      	beq.n	800c21e <HAL_RCC_GetSysClockFreq+0xde>
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	2b03      	cmp	r3, #3
 800c21a:	d003      	beq.n	800c224 <HAL_RCC_GetSysClockFreq+0xe4>
 800c21c:	e00d      	b.n	800c23a <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800c21e:	4b16      	ldr	r3, [pc, #88]	; (800c278 <HAL_RCC_GetSysClockFreq+0x138>)
 800c220:	60fb      	str	r3, [r7, #12]
        break;
 800c222:	e00d      	b.n	800c240 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800c224:	f7fe ffd4 	bl	800b1d0 <LL_RCC_HSE_IsEnabledDiv2>
 800c228:	4603      	mov	r3, r0
 800c22a:	2b01      	cmp	r3, #1
 800c22c:	d102      	bne.n	800c234 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800c22e:	4b12      	ldr	r3, [pc, #72]	; (800c278 <HAL_RCC_GetSysClockFreq+0x138>)
 800c230:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800c232:	e005      	b.n	800c240 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 800c234:	4b11      	ldr	r3, [pc, #68]	; (800c27c <HAL_RCC_GetSysClockFreq+0x13c>)
 800c236:	60fb      	str	r3, [r7, #12]
        break;
 800c238:	e002      	b.n	800c240 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 800c23a:	693b      	ldr	r3, [r7, #16]
 800c23c:	60fb      	str	r3, [r7, #12]
        break;
 800c23e:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800c240:	f7ff f9e1 	bl	800b606 <LL_RCC_PLL_GetN>
 800c244:	4602      	mov	r2, r0
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	fb03 f402 	mul.w	r4, r3, r2
 800c24c:	f7ff f9f2 	bl	800b634 <LL_RCC_PLL_GetDivider>
 800c250:	4603      	mov	r3, r0
 800c252:	091b      	lsrs	r3, r3, #4
 800c254:	3301      	adds	r3, #1
 800c256:	fbb4 f4f3 	udiv	r4, r4, r3
 800c25a:	f7ff f9e0 	bl	800b61e <LL_RCC_PLL_GetR>
 800c25e:	4603      	mov	r3, r0
 800c260:	0f5b      	lsrs	r3, r3, #29
 800c262:	3301      	adds	r3, #1
 800c264:	fbb4 f3f3 	udiv	r3, r4, r3
 800c268:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800c26a:	697b      	ldr	r3, [r7, #20]
}
 800c26c:	4618      	mov	r0, r3
 800c26e:	371c      	adds	r7, #28
 800c270:	46bd      	mov	sp, r7
 800c272:	bd90      	pop	{r4, r7, pc}
 800c274:	080261f0 	.word	0x080261f0
 800c278:	00f42400 	.word	0x00f42400
 800c27c:	01e84800 	.word	0x01e84800

0800c280 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c280:	b598      	push	{r3, r4, r7, lr}
 800c282:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800c284:	f7ff ff5c 	bl	800c140 <HAL_RCC_GetSysClockFreq>
 800c288:	4604      	mov	r4, r0
 800c28a:	f7ff f94b 	bl	800b524 <LL_RCC_GetAHBPrescaler>
 800c28e:	4603      	mov	r3, r0
 800c290:	091b      	lsrs	r3, r3, #4
 800c292:	f003 030f 	and.w	r3, r3, #15
 800c296:	4a03      	ldr	r2, [pc, #12]	; (800c2a4 <HAL_RCC_GetHCLKFreq+0x24>)
 800c298:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c29c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800c2a0:	4618      	mov	r0, r3
 800c2a2:	bd98      	pop	{r3, r4, r7, pc}
 800c2a4:	08026190 	.word	0x08026190

0800c2a8 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c2a8:	b598      	push	{r3, r4, r7, lr}
 800c2aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800c2ac:	f7ff ffe8 	bl	800c280 <HAL_RCC_GetHCLKFreq>
 800c2b0:	4604      	mov	r4, r0
 800c2b2:	f7ff f94f 	bl	800b554 <LL_RCC_GetAPB1Prescaler>
 800c2b6:	4603      	mov	r3, r0
 800c2b8:	0a1b      	lsrs	r3, r3, #8
 800c2ba:	4a03      	ldr	r2, [pc, #12]	; (800c2c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 800c2bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c2c0:	fa24 f303 	lsr.w	r3, r4, r3
}
 800c2c4:	4618      	mov	r0, r3
 800c2c6:	bd98      	pop	{r3, r4, r7, pc}
 800c2c8:	080261d0 	.word	0x080261d0

0800c2cc <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c2cc:	b598      	push	{r3, r4, r7, lr}
 800c2ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800c2d0:	f7ff ffd6 	bl	800c280 <HAL_RCC_GetHCLKFreq>
 800c2d4:	4604      	mov	r4, r0
 800c2d6:	f7ff f948 	bl	800b56a <LL_RCC_GetAPB2Prescaler>
 800c2da:	4603      	mov	r3, r0
 800c2dc:	0adb      	lsrs	r3, r3, #11
 800c2de:	4a03      	ldr	r2, [pc, #12]	; (800c2ec <HAL_RCC_GetPCLK2Freq+0x20>)
 800c2e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c2e4:	fa24 f303 	lsr.w	r3, r4, r3
}
 800c2e8:	4618      	mov	r0, r3
 800c2ea:	bd98      	pop	{r3, r4, r7, pc}
 800c2ec:	080261d0 	.word	0x080261d0

0800c2f0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800c2f0:	b590      	push	{r4, r7, lr}
 800c2f2:	b085      	sub	sp, #20
 800c2f4:	af00      	add	r7, sp, #0
 800c2f6:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	091b      	lsrs	r3, r3, #4
 800c2fc:	f003 030f 	and.w	r3, r3, #15
 800c300:	4a10      	ldr	r2, [pc, #64]	; (800c344 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 800c302:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c306:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 800c308:	f7ff f917 	bl	800b53a <LL_RCC_GetAHB3Prescaler>
 800c30c:	4603      	mov	r3, r0
 800c30e:	091b      	lsrs	r3, r3, #4
 800c310:	f003 030f 	and.w	r3, r3, #15
 800c314:	4a0c      	ldr	r2, [pc, #48]	; (800c348 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 800c316:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c31a:	68fa      	ldr	r2, [r7, #12]
 800c31c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c320:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800c322:	68bb      	ldr	r3, [r7, #8]
 800c324:	4a09      	ldr	r2, [pc, #36]	; (800c34c <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 800c326:	fba2 2303 	umull	r2, r3, r2, r3
 800c32a:	0c9c      	lsrs	r4, r3, #18
 800c32c:	f7fe fea8 	bl	800b080 <HAL_PWREx_GetVoltageRange>
 800c330:	4603      	mov	r3, r0
 800c332:	4619      	mov	r1, r3
 800c334:	4620      	mov	r0, r4
 800c336:	f000 f80b 	bl	800c350 <RCC_SetFlashLatency>
 800c33a:	4603      	mov	r3, r0
}
 800c33c:	4618      	mov	r0, r3
 800c33e:	3714      	adds	r7, #20
 800c340:	46bd      	mov	sp, r7
 800c342:	bd90      	pop	{r4, r7, pc}
 800c344:	080261f0 	.word	0x080261f0
 800c348:	08026190 	.word	0x08026190
 800c34c:	431bde83 	.word	0x431bde83

0800c350 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800c350:	b580      	push	{r7, lr}
 800c352:	b08e      	sub	sp, #56	; 0x38
 800c354:	af00      	add	r7, sp, #0
 800c356:	6078      	str	r0, [r7, #4]
 800c358:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 800c35a:	4a3c      	ldr	r2, [pc, #240]	; (800c44c <RCC_SetFlashLatency+0xfc>)
 800c35c:	f107 0320 	add.w	r3, r7, #32
 800c360:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c364:	6018      	str	r0, [r3, #0]
 800c366:	3304      	adds	r3, #4
 800c368:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 800c36a:	4a39      	ldr	r2, [pc, #228]	; (800c450 <RCC_SetFlashLatency+0x100>)
 800c36c:	f107 0318 	add.w	r3, r7, #24
 800c370:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c374:	6018      	str	r0, [r3, #0]
 800c376:	3304      	adds	r3, #4
 800c378:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 800c37a:	4a36      	ldr	r2, [pc, #216]	; (800c454 <RCC_SetFlashLatency+0x104>)
 800c37c:	f107 030c 	add.w	r3, r7, #12
 800c380:	ca07      	ldmia	r2, {r0, r1, r2}
 800c382:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800c386:	2300      	movs	r3, #0
 800c388:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c38a:	683b      	ldr	r3, [r7, #0]
 800c38c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c390:	d11d      	bne.n	800c3ce <RCC_SetFlashLatency+0x7e>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800c392:	2300      	movs	r3, #0
 800c394:	633b      	str	r3, [r7, #48]	; 0x30
 800c396:	e016      	b.n	800c3c6 <RCC_SetFlashLatency+0x76>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800c398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c39a:	005b      	lsls	r3, r3, #1
 800c39c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800c3a0:	4413      	add	r3, r2
 800c3a2:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800c3a6:	461a      	mov	r2, r3
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	4293      	cmp	r3, r2
 800c3ac:	d808      	bhi.n	800c3c0 <RCC_SetFlashLatency+0x70>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800c3ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3b0:	009b      	lsls	r3, r3, #2
 800c3b2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800c3b6:	4413      	add	r3, r2
 800c3b8:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800c3bc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c3be:	e023      	b.n	800c408 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800c3c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3c2:	3301      	adds	r3, #1
 800c3c4:	633b      	str	r3, [r7, #48]	; 0x30
 800c3c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3c8:	2b02      	cmp	r3, #2
 800c3ca:	d9e5      	bls.n	800c398 <RCC_SetFlashLatency+0x48>
 800c3cc:	e01c      	b.n	800c408 <RCC_SetFlashLatency+0xb8>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800c3ce:	2300      	movs	r3, #0
 800c3d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c3d2:	e016      	b.n	800c402 <RCC_SetFlashLatency+0xb2>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800c3d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3d6:	005b      	lsls	r3, r3, #1
 800c3d8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800c3dc:	4413      	add	r3, r2
 800c3de:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 800c3e2:	461a      	mov	r2, r3
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	4293      	cmp	r3, r2
 800c3e8:	d808      	bhi.n	800c3fc <RCC_SetFlashLatency+0xac>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800c3ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3ec:	009b      	lsls	r3, r3, #2
 800c3ee:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800c3f2:	4413      	add	r3, r2
 800c3f4:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800c3f8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c3fa:	e005      	b.n	800c408 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800c3fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3fe:	3301      	adds	r3, #1
 800c400:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c404:	2b02      	cmp	r3, #2
 800c406:	d9e5      	bls.n	800c3d4 <RCC_SetFlashLatency+0x84>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800c408:	4b13      	ldr	r3, [pc, #76]	; (800c458 <RCC_SetFlashLatency+0x108>)
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	f023 0207 	bic.w	r2, r3, #7
 800c410:	4911      	ldr	r1, [pc, #68]	; (800c458 <RCC_SetFlashLatency+0x108>)
 800c412:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c414:	4313      	orrs	r3, r2
 800c416:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800c418:	f7f9 fede 	bl	80061d8 <HAL_GetTick>
 800c41c:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800c41e:	e008      	b.n	800c432 <RCC_SetFlashLatency+0xe2>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800c420:	f7f9 feda 	bl	80061d8 <HAL_GetTick>
 800c424:	4602      	mov	r2, r0
 800c426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c428:	1ad3      	subs	r3, r2, r3
 800c42a:	2b02      	cmp	r3, #2
 800c42c:	d901      	bls.n	800c432 <RCC_SetFlashLatency+0xe2>
    {
      return HAL_TIMEOUT;
 800c42e:	2303      	movs	r3, #3
 800c430:	e007      	b.n	800c442 <RCC_SetFlashLatency+0xf2>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800c432:	4b09      	ldr	r3, [pc, #36]	; (800c458 <RCC_SetFlashLatency+0x108>)
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	f003 0307 	and.w	r3, r3, #7
 800c43a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c43c:	429a      	cmp	r2, r3
 800c43e:	d1ef      	bne.n	800c420 <RCC_SetFlashLatency+0xd0>
    }
  }
  return HAL_OK;
 800c440:	2300      	movs	r3, #0
}
 800c442:	4618      	mov	r0, r3
 800c444:	3738      	adds	r7, #56	; 0x38
 800c446:	46bd      	mov	sp, r7
 800c448:	bd80      	pop	{r7, pc}
 800c44a:	bf00      	nop
 800c44c:	08025878 	.word	0x08025878
 800c450:	08025880 	.word	0x08025880
 800c454:	08025888 	.word	0x08025888
 800c458:	58004000 	.word	0x58004000

0800c45c <LL_RCC_LSE_IsReady>:
{
 800c45c:	b480      	push	{r7}
 800c45e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800c460:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c464:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c468:	f003 0302 	and.w	r3, r3, #2
 800c46c:	2b02      	cmp	r3, #2
 800c46e:	d101      	bne.n	800c474 <LL_RCC_LSE_IsReady+0x18>
 800c470:	2301      	movs	r3, #1
 800c472:	e000      	b.n	800c476 <LL_RCC_LSE_IsReady+0x1a>
 800c474:	2300      	movs	r3, #0
}
 800c476:	4618      	mov	r0, r3
 800c478:	46bd      	mov	sp, r7
 800c47a:	bc80      	pop	{r7}
 800c47c:	4770      	bx	lr

0800c47e <LL_RCC_SetUSARTClockSource>:
{
 800c47e:	b480      	push	{r7}
 800c480:	b083      	sub	sp, #12
 800c482:	af00      	add	r7, sp, #0
 800c484:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 800c486:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c48a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	0c1b      	lsrs	r3, r3, #16
 800c492:	43db      	mvns	r3, r3
 800c494:	401a      	ands	r2, r3
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	b29b      	uxth	r3, r3
 800c49a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c49e:	4313      	orrs	r3, r2
 800c4a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800c4a4:	bf00      	nop
 800c4a6:	370c      	adds	r7, #12
 800c4a8:	46bd      	mov	sp, r7
 800c4aa:	bc80      	pop	{r7}
 800c4ac:	4770      	bx	lr

0800c4ae <LL_RCC_SetI2SClockSource>:
{
 800c4ae:	b480      	push	{r7}
 800c4b0:	b083      	sub	sp, #12
 800c4b2:	af00      	add	r7, sp, #0
 800c4b4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800c4b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c4ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c4be:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c4c2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	4313      	orrs	r3, r2
 800c4ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800c4ce:	bf00      	nop
 800c4d0:	370c      	adds	r7, #12
 800c4d2:	46bd      	mov	sp, r7
 800c4d4:	bc80      	pop	{r7}
 800c4d6:	4770      	bx	lr

0800c4d8 <LL_RCC_SetLPUARTClockSource>:
{
 800c4d8:	b480      	push	{r7}
 800c4da:	b083      	sub	sp, #12
 800c4dc:	af00      	add	r7, sp, #0
 800c4de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800c4e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c4e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c4e8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800c4ec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	4313      	orrs	r3, r2
 800c4f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800c4f8:	bf00      	nop
 800c4fa:	370c      	adds	r7, #12
 800c4fc:	46bd      	mov	sp, r7
 800c4fe:	bc80      	pop	{r7}
 800c500:	4770      	bx	lr

0800c502 <LL_RCC_SetI2CClockSource>:
{
 800c502:	b480      	push	{r7}
 800c504:	b083      	sub	sp, #12
 800c506:	af00      	add	r7, sp, #0
 800c508:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800c50a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c50e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	091b      	lsrs	r3, r3, #4
 800c516:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800c51a:	43db      	mvns	r3, r3
 800c51c:	401a      	ands	r2, r3
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	011b      	lsls	r3, r3, #4
 800c522:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800c526:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c52a:	4313      	orrs	r3, r2
 800c52c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800c530:	bf00      	nop
 800c532:	370c      	adds	r7, #12
 800c534:	46bd      	mov	sp, r7
 800c536:	bc80      	pop	{r7}
 800c538:	4770      	bx	lr

0800c53a <LL_RCC_SetLPTIMClockSource>:
{
 800c53a:	b480      	push	{r7}
 800c53c:	b083      	sub	sp, #12
 800c53e:	af00      	add	r7, sp, #0
 800c540:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800c542:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c546:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	0c1b      	lsrs	r3, r3, #16
 800c54e:	041b      	lsls	r3, r3, #16
 800c550:	43db      	mvns	r3, r3
 800c552:	401a      	ands	r2, r3
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	041b      	lsls	r3, r3, #16
 800c558:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c55c:	4313      	orrs	r3, r2
 800c55e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800c562:	bf00      	nop
 800c564:	370c      	adds	r7, #12
 800c566:	46bd      	mov	sp, r7
 800c568:	bc80      	pop	{r7}
 800c56a:	4770      	bx	lr

0800c56c <LL_RCC_SetRNGClockSource>:
{
 800c56c:	b480      	push	{r7}
 800c56e:	b083      	sub	sp, #12
 800c570:	af00      	add	r7, sp, #0
 800c572:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800c574:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c578:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c57c:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800c580:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	4313      	orrs	r3, r2
 800c588:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800c58c:	bf00      	nop
 800c58e:	370c      	adds	r7, #12
 800c590:	46bd      	mov	sp, r7
 800c592:	bc80      	pop	{r7}
 800c594:	4770      	bx	lr

0800c596 <LL_RCC_SetADCClockSource>:
{
 800c596:	b480      	push	{r7}
 800c598:	b083      	sub	sp, #12
 800c59a:	af00      	add	r7, sp, #0
 800c59c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800c59e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c5a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c5a6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800c5aa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	4313      	orrs	r3, r2
 800c5b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800c5b6:	bf00      	nop
 800c5b8:	370c      	adds	r7, #12
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	bc80      	pop	{r7}
 800c5be:	4770      	bx	lr

0800c5c0 <LL_RCC_SetRTCClockSource>:
{
 800c5c0:	b480      	push	{r7}
 800c5c2:	b083      	sub	sp, #12
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800c5c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c5cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c5d0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c5d4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	4313      	orrs	r3, r2
 800c5dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800c5e0:	bf00      	nop
 800c5e2:	370c      	adds	r7, #12
 800c5e4:	46bd      	mov	sp, r7
 800c5e6:	bc80      	pop	{r7}
 800c5e8:	4770      	bx	lr

0800c5ea <LL_RCC_GetRTCClockSource>:
{
 800c5ea:	b480      	push	{r7}
 800c5ec:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800c5ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c5f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c5f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 800c5fa:	4618      	mov	r0, r3
 800c5fc:	46bd      	mov	sp, r7
 800c5fe:	bc80      	pop	{r7}
 800c600:	4770      	bx	lr

0800c602 <LL_RCC_ForceBackupDomainReset>:
{
 800c602:	b480      	push	{r7}
 800c604:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800c606:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c60a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c60e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c612:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c616:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800c61a:	bf00      	nop
 800c61c:	46bd      	mov	sp, r7
 800c61e:	bc80      	pop	{r7}
 800c620:	4770      	bx	lr

0800c622 <LL_RCC_ReleaseBackupDomainReset>:
{
 800c622:	b480      	push	{r7}
 800c624:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800c626:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c62a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c62e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c632:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c636:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800c63a:	bf00      	nop
 800c63c:	46bd      	mov	sp, r7
 800c63e:	bc80      	pop	{r7}
 800c640:	4770      	bx	lr
	...

0800c644 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c644:	b580      	push	{r7, lr}
 800c646:	b086      	sub	sp, #24
 800c648:	af00      	add	r7, sp, #0
 800c64a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 800c64c:	2300      	movs	r3, #0
 800c64e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 800c650:	2300      	movs	r3, #0
 800c652:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800c654:	2300      	movs	r3, #0
 800c656:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c660:	2b00      	cmp	r3, #0
 800c662:	d058      	beq.n	800c716 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 800c664:	f7fe fcca 	bl	800affc <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c668:	f7f9 fdb6 	bl	80061d8 <HAL_GetTick>
 800c66c:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800c66e:	e009      	b.n	800c684 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c670:	f7f9 fdb2 	bl	80061d8 <HAL_GetTick>
 800c674:	4602      	mov	r2, r0
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	1ad3      	subs	r3, r2, r3
 800c67a:	2b02      	cmp	r3, #2
 800c67c:	d902      	bls.n	800c684 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 800c67e:	2303      	movs	r3, #3
 800c680:	74fb      	strb	r3, [r7, #19]
        break;
 800c682:	e006      	b.n	800c692 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800c684:	4b7b      	ldr	r3, [pc, #492]	; (800c874 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c68c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c690:	d1ee      	bne.n	800c670 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 800c692:	7cfb      	ldrb	r3, [r7, #19]
 800c694:	2b00      	cmp	r3, #0
 800c696:	d13c      	bne.n	800c712 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 800c698:	f7ff ffa7 	bl	800c5ea <LL_RCC_GetRTCClockSource>
 800c69c:	4602      	mov	r2, r0
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c6a2:	429a      	cmp	r2, r3
 800c6a4:	d00f      	beq.n	800c6c6 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c6a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c6aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c6ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c6b2:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c6b4:	f7ff ffa5 	bl	800c602 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c6b8:	f7ff ffb3 	bl	800c622 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c6bc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c6c0:	697b      	ldr	r3, [r7, #20]
 800c6c2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800c6c6:	697b      	ldr	r3, [r7, #20]
 800c6c8:	f003 0302 	and.w	r3, r3, #2
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d014      	beq.n	800c6fa <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c6d0:	f7f9 fd82 	bl	80061d8 <HAL_GetTick>
 800c6d4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 800c6d6:	e00b      	b.n	800c6f0 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c6d8:	f7f9 fd7e 	bl	80061d8 <HAL_GetTick>
 800c6dc:	4602      	mov	r2, r0
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	1ad3      	subs	r3, r2, r3
 800c6e2:	f241 3288 	movw	r2, #5000	; 0x1388
 800c6e6:	4293      	cmp	r3, r2
 800c6e8:	d902      	bls.n	800c6f0 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 800c6ea:	2303      	movs	r3, #3
 800c6ec:	74fb      	strb	r3, [r7, #19]
            break;
 800c6ee:	e004      	b.n	800c6fa <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 800c6f0:	f7ff feb4 	bl	800c45c <LL_RCC_LSE_IsReady>
 800c6f4:	4603      	mov	r3, r0
 800c6f6:	2b01      	cmp	r3, #1
 800c6f8:	d1ee      	bne.n	800c6d8 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 800c6fa:	7cfb      	ldrb	r3, [r7, #19]
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d105      	bne.n	800c70c <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c704:	4618      	mov	r0, r3
 800c706:	f7ff ff5b 	bl	800c5c0 <LL_RCC_SetRTCClockSource>
 800c70a:	e004      	b.n	800c716 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c70c:	7cfb      	ldrb	r3, [r7, #19]
 800c70e:	74bb      	strb	r3, [r7, #18]
 800c710:	e001      	b.n	800c716 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c712:	7cfb      	ldrb	r3, [r7, #19]
 800c714:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	f003 0301 	and.w	r3, r3, #1
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d004      	beq.n	800c72c <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	685b      	ldr	r3, [r3, #4]
 800c726:	4618      	mov	r0, r3
 800c728:	f7ff fea9 	bl	800c47e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	f003 0302 	and.w	r3, r3, #2
 800c734:	2b00      	cmp	r3, #0
 800c736:	d004      	beq.n	800c742 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	689b      	ldr	r3, [r3, #8]
 800c73c:	4618      	mov	r0, r3
 800c73e:	f7ff fe9e 	bl	800c47e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	f003 0320 	and.w	r3, r3, #32
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d004      	beq.n	800c758 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	691b      	ldr	r3, [r3, #16]
 800c752:	4618      	mov	r0, r3
 800c754:	f7ff fec0 	bl	800c4d8 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c760:	2b00      	cmp	r3, #0
 800c762:	d004      	beq.n	800c76e <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	6a1b      	ldr	r3, [r3, #32]
 800c768:	4618      	mov	r0, r3
 800c76a:	f7ff fee6 	bl	800c53a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c776:	2b00      	cmp	r3, #0
 800c778:	d004      	beq.n	800c784 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c77e:	4618      	mov	r0, r3
 800c780:	f7ff fedb 	bl	800c53a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d004      	beq.n	800c79a <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c794:	4618      	mov	r0, r3
 800c796:	f7ff fed0 	bl	800c53a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d004      	beq.n	800c7b0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	695b      	ldr	r3, [r3, #20]
 800c7aa:	4618      	mov	r0, r3
 800c7ac:	f7ff fea9 	bl	800c502 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d004      	beq.n	800c7c6 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	699b      	ldr	r3, [r3, #24]
 800c7c0:	4618      	mov	r0, r3
 800c7c2:	f7ff fe9e 	bl	800c502 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d004      	beq.n	800c7dc <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	69db      	ldr	r3, [r3, #28]
 800c7d6:	4618      	mov	r0, r3
 800c7d8:	f7ff fe93 	bl	800c502 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	f003 0310 	and.w	r3, r3, #16
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d011      	beq.n	800c80c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	68db      	ldr	r3, [r3, #12]
 800c7ec:	4618      	mov	r0, r3
 800c7ee:	f7ff fe5e 	bl	800c4ae <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	68db      	ldr	r3, [r3, #12]
 800c7f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c7fa:	d107      	bne.n	800c80c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 800c7fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c800:	68db      	ldr	r3, [r3, #12]
 800c802:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c806:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c80a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c814:	2b00      	cmp	r3, #0
 800c816:	d010      	beq.n	800c83a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c81c:	4618      	mov	r0, r3
 800c81e:	f7ff fea5 	bl	800c56c <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c826:	2b00      	cmp	r3, #0
 800c828:	d107      	bne.n	800c83a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800c82a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c82e:	68db      	ldr	r3, [r3, #12]
 800c830:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c834:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c838:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c842:	2b00      	cmp	r3, #0
 800c844:	d011      	beq.n	800c86a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c84a:	4618      	mov	r0, r3
 800c84c:	f7ff fea3 	bl	800c596 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c854:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c858:	d107      	bne.n	800c86a <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800c85a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c85e:	68db      	ldr	r3, [r3, #12]
 800c860:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c864:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c868:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 800c86a:	7cbb      	ldrb	r3, [r7, #18]
}
 800c86c:	4618      	mov	r0, r3
 800c86e:	3718      	adds	r7, #24
 800c870:	46bd      	mov	sp, r7
 800c872:	bd80      	pop	{r7, pc}
 800c874:	58000400 	.word	0x58000400

0800c878 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800c878:	b580      	push	{r7, lr}
 800c87a:	b084      	sub	sp, #16
 800c87c:	af00      	add	r7, sp, #0
 800c87e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800c880:	2301      	movs	r3, #1
 800c882:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	2b00      	cmp	r3, #0
 800c888:	d068      	beq.n	800c95c <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c890:	b2db      	uxtb	r3, r3
 800c892:	2b00      	cmp	r3, #0
 800c894:	d106      	bne.n	800c8a4 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	2200      	movs	r2, #0
 800c89a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800c89e:	6878      	ldr	r0, [r7, #4]
 800c8a0:	f7f9 f938 	bl	8005b14 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	2202      	movs	r2, #2
 800c8a8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c8ac:	4b2e      	ldr	r3, [pc, #184]	; (800c968 <HAL_RTC_Init+0xf0>)
 800c8ae:	22ca      	movs	r2, #202	; 0xca
 800c8b0:	625a      	str	r2, [r3, #36]	; 0x24
 800c8b2:	4b2d      	ldr	r3, [pc, #180]	; (800c968 <HAL_RTC_Init+0xf0>)
 800c8b4:	2253      	movs	r2, #83	; 0x53
 800c8b6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800c8b8:	6878      	ldr	r0, [r7, #4]
 800c8ba:	f000 f9fb 	bl	800ccb4 <RTC_EnterInitMode>
 800c8be:	4603      	mov	r3, r0
 800c8c0:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 800c8c2:	7bfb      	ldrb	r3, [r7, #15]
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d13f      	bne.n	800c948 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800c8c8:	4b27      	ldr	r3, [pc, #156]	; (800c968 <HAL_RTC_Init+0xf0>)
 800c8ca:	699b      	ldr	r3, [r3, #24]
 800c8cc:	4a26      	ldr	r2, [pc, #152]	; (800c968 <HAL_RTC_Init+0xf0>)
 800c8ce:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 800c8d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c8d6:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800c8d8:	4b23      	ldr	r3, [pc, #140]	; (800c968 <HAL_RTC_Init+0xf0>)
 800c8da:	699a      	ldr	r2, [r3, #24]
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	6859      	ldr	r1, [r3, #4]
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	691b      	ldr	r3, [r3, #16]
 800c8e4:	4319      	orrs	r1, r3
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	699b      	ldr	r3, [r3, #24]
 800c8ea:	430b      	orrs	r3, r1
 800c8ec:	491e      	ldr	r1, [pc, #120]	; (800c968 <HAL_RTC_Init+0xf0>)
 800c8ee:	4313      	orrs	r3, r2
 800c8f0:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	68da      	ldr	r2, [r3, #12]
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	689b      	ldr	r3, [r3, #8]
 800c8fa:	041b      	lsls	r3, r3, #16
 800c8fc:	491a      	ldr	r1, [pc, #104]	; (800c968 <HAL_RTC_Init+0xf0>)
 800c8fe:	4313      	orrs	r3, r2
 800c900:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800c902:	4b19      	ldr	r3, [pc, #100]	; (800c968 <HAL_RTC_Init+0xf0>)
 800c904:	68db      	ldr	r3, [r3, #12]
 800c906:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c912:	430b      	orrs	r3, r1
 800c914:	4914      	ldr	r1, [pc, #80]	; (800c968 <HAL_RTC_Init+0xf0>)
 800c916:	4313      	orrs	r3, r2
 800c918:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800c91a:	6878      	ldr	r0, [r7, #4]
 800c91c:	f000 f9fe 	bl	800cd1c <RTC_ExitInitMode>
 800c920:	4603      	mov	r3, r0
 800c922:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800c924:	7bfb      	ldrb	r3, [r7, #15]
 800c926:	2b00      	cmp	r3, #0
 800c928:	d10e      	bne.n	800c948 <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 800c92a:	4b0f      	ldr	r3, [pc, #60]	; (800c968 <HAL_RTC_Init+0xf0>)
 800c92c:	699b      	ldr	r3, [r3, #24]
 800c92e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	6a19      	ldr	r1, [r3, #32]
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	69db      	ldr	r3, [r3, #28]
 800c93a:	4319      	orrs	r1, r3
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	695b      	ldr	r3, [r3, #20]
 800c940:	430b      	orrs	r3, r1
 800c942:	4909      	ldr	r1, [pc, #36]	; (800c968 <HAL_RTC_Init+0xf0>)
 800c944:	4313      	orrs	r3, r2
 800c946:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c948:	4b07      	ldr	r3, [pc, #28]	; (800c968 <HAL_RTC_Init+0xf0>)
 800c94a:	22ff      	movs	r2, #255	; 0xff
 800c94c:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 800c94e:	7bfb      	ldrb	r3, [r7, #15]
 800c950:	2b00      	cmp	r3, #0
 800c952:	d103      	bne.n	800c95c <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	2201      	movs	r2, #1
 800c958:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 800c95c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c95e:	4618      	mov	r0, r3
 800c960:	3710      	adds	r7, #16
 800c962:	46bd      	mov	sp, r7
 800c964:	bd80      	pop	{r7, pc}
 800c966:	bf00      	nop
 800c968:	40002800 	.word	0x40002800

0800c96c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800c96c:	b590      	push	{r4, r7, lr}
 800c96e:	b087      	sub	sp, #28
 800c970:	af00      	add	r7, sp, #0
 800c972:	60f8      	str	r0, [r7, #12]
 800c974:	60b9      	str	r1, [r7, #8]
 800c976:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800c978:	2300      	movs	r3, #0
 800c97a:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800c982:	2b01      	cmp	r3, #1
 800c984:	d101      	bne.n	800c98a <HAL_RTC_SetAlarm_IT+0x1e>
 800c986:	2302      	movs	r3, #2
 800c988:	e0e5      	b.n	800cb56 <HAL_RTC_SetAlarm_IT+0x1ea>
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	2201      	movs	r2, #1
 800c98e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	2202      	movs	r2, #2
 800c996:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 800c99a:	4b71      	ldr	r3, [pc, #452]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c99c:	68db      	ldr	r3, [r3, #12]
 800c99e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c9a2:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 800c9a4:	693b      	ldr	r3, [r7, #16]
 800c9a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c9aa:	d05c      	beq.n	800ca66 <HAL_RTC_SetAlarm_IT+0xfa>
  {
    if (Format == RTC_FORMAT_BIN)
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d136      	bne.n	800ca20 <HAL_RTC_SetAlarm_IT+0xb4>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800c9b2:	4b6b      	ldr	r3, [pc, #428]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c9b4:	699b      	ldr	r3, [r3, #24]
 800c9b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d102      	bne.n	800c9c4 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 800c9be:	68bb      	ldr	r3, [r7, #8]
 800c9c0:	2200      	movs	r2, #0
 800c9c2:	70da      	strb	r2, [r3, #3]
      }
      else
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
      }
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800c9c4:	68bb      	ldr	r3, [r7, #8]
 800c9c6:	781b      	ldrb	r3, [r3, #0]
 800c9c8:	4618      	mov	r0, r3
 800c9ca:	f000 f9e5 	bl	800cd98 <RTC_ByteToBcd2>
 800c9ce:	4603      	mov	r3, r0
 800c9d0:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c9d2:	68bb      	ldr	r3, [r7, #8]
 800c9d4:	785b      	ldrb	r3, [r3, #1]
 800c9d6:	4618      	mov	r0, r3
 800c9d8:	f000 f9de 	bl	800cd98 <RTC_ByteToBcd2>
 800c9dc:	4603      	mov	r3, r0
 800c9de:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800c9e0:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800c9e2:	68bb      	ldr	r3, [r7, #8]
 800c9e4:	789b      	ldrb	r3, [r3, #2]
 800c9e6:	4618      	mov	r0, r3
 800c9e8:	f000 f9d6 	bl	800cd98 <RTC_ByteToBcd2>
 800c9ec:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c9ee:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800c9f2:	68bb      	ldr	r3, [r7, #8]
 800c9f4:	78db      	ldrb	r3, [r3, #3]
 800c9f6:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800c9f8:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800c9fc:	68bb      	ldr	r3, [r7, #8]
 800c9fe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ca02:	4618      	mov	r0, r3
 800ca04:	f000 f9c8 	bl	800cd98 <RTC_ByteToBcd2>
 800ca08:	4603      	mov	r3, r0
 800ca0a:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800ca0c:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800ca10:	68bb      	ldr	r3, [r7, #8]
 800ca12:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800ca14:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800ca16:	68bb      	ldr	r3, [r7, #8]
 800ca18:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800ca1a:	4313      	orrs	r3, r2
 800ca1c:	617b      	str	r3, [r7, #20]
 800ca1e:	e022      	b.n	800ca66 <HAL_RTC_SetAlarm_IT+0xfa>
    }
    else /* Format BCD */
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800ca20:	4b4f      	ldr	r3, [pc, #316]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ca22:	699b      	ldr	r3, [r3, #24]
 800ca24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d102      	bne.n	800ca32 <HAL_RTC_SetAlarm_IT+0xc6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 800ca2c:	68bb      	ldr	r3, [r7, #8]
 800ca2e:	2200      	movs	r2, #0
 800ca30:	70da      	strb	r2, [r3, #3]
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
      }

#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800ca32:	68bb      	ldr	r3, [r7, #8]
 800ca34:	781b      	ldrb	r3, [r3, #0]
 800ca36:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800ca38:	68bb      	ldr	r3, [r7, #8]
 800ca3a:	785b      	ldrb	r3, [r3, #1]
 800ca3c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800ca3e:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800ca40:	68ba      	ldr	r2, [r7, #8]
 800ca42:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800ca44:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800ca46:	68bb      	ldr	r3, [r7, #8]
 800ca48:	78db      	ldrb	r3, [r3, #3]
 800ca4a:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800ca4c:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800ca4e:	68bb      	ldr	r3, [r7, #8]
 800ca50:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ca54:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800ca56:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800ca58:	68bb      	ldr	r3, [r7, #8]
 800ca5a:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800ca5c:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800ca5e:	68bb      	ldr	r3, [r7, #8]
 800ca60:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800ca62:	4313      	orrs	r3, r2
 800ca64:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ca66:	4b3e      	ldr	r3, [pc, #248]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ca68:	22ca      	movs	r2, #202	; 0xca
 800ca6a:	625a      	str	r2, [r3, #36]	; 0x24
 800ca6c:	4b3c      	ldr	r3, [pc, #240]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ca6e:	2253      	movs	r2, #83	; 0x53
 800ca70:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800ca72:	68bb      	ldr	r3, [r7, #8]
 800ca74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ca7a:	d12c      	bne.n	800cad6 <HAL_RTC_SetAlarm_IT+0x16a>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800ca7c:	4b38      	ldr	r3, [pc, #224]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ca7e:	699b      	ldr	r3, [r3, #24]
 800ca80:	4a37      	ldr	r2, [pc, #220]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ca82:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800ca86:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800ca88:	4b35      	ldr	r3, [pc, #212]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ca8a:	2201      	movs	r2, #1
 800ca8c:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800ca8e:	693b      	ldr	r3, [r7, #16]
 800ca90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ca94:	d107      	bne.n	800caa6 <HAL_RTC_SetAlarm_IT+0x13a>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 800ca96:	68bb      	ldr	r3, [r7, #8]
 800ca98:	699a      	ldr	r2, [r3, #24]
 800ca9a:	68bb      	ldr	r3, [r7, #8]
 800ca9c:	69db      	ldr	r3, [r3, #28]
 800ca9e:	4930      	ldr	r1, [pc, #192]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800caa0:	4313      	orrs	r3, r2
 800caa2:	644b      	str	r3, [r1, #68]	; 0x44
 800caa4:	e006      	b.n	800cab4 <HAL_RTC_SetAlarm_IT+0x148>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 800caa6:	4a2e      	ldr	r2, [pc, #184]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800caa8:	697b      	ldr	r3, [r7, #20]
 800caaa:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 800caac:	4a2c      	ldr	r2, [pc, #176]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800caae:	68bb      	ldr	r3, [r7, #8]
 800cab0:	699b      	ldr	r3, [r3, #24]
 800cab2:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 800cab4:	4a2a      	ldr	r2, [pc, #168]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800cab6:	68bb      	ldr	r3, [r7, #8]
 800cab8:	685b      	ldr	r3, [r3, #4]
 800caba:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cac0:	f043 0201 	orr.w	r2, r3, #1
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800cac8:	4b25      	ldr	r3, [pc, #148]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800caca:	699b      	ldr	r3, [r3, #24]
 800cacc:	4a24      	ldr	r2, [pc, #144]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800cace:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 800cad2:	6193      	str	r3, [r2, #24]
 800cad4:	e02b      	b.n	800cb2e <HAL_RTC_SetAlarm_IT+0x1c2>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800cad6:	4b22      	ldr	r3, [pc, #136]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800cad8:	699b      	ldr	r3, [r3, #24]
 800cada:	4a21      	ldr	r2, [pc, #132]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800cadc:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 800cae0:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800cae2:	4b1f      	ldr	r3, [pc, #124]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800cae4:	2202      	movs	r2, #2
 800cae6:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800cae8:	693b      	ldr	r3, [r7, #16]
 800caea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800caee:	d107      	bne.n	800cb00 <HAL_RTC_SetAlarm_IT+0x194>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 800caf0:	68bb      	ldr	r3, [r7, #8]
 800caf2:	699a      	ldr	r2, [r3, #24]
 800caf4:	68bb      	ldr	r3, [r7, #8]
 800caf6:	69db      	ldr	r3, [r3, #28]
 800caf8:	4919      	ldr	r1, [pc, #100]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800cafa:	4313      	orrs	r3, r2
 800cafc:	64cb      	str	r3, [r1, #76]	; 0x4c
 800cafe:	e006      	b.n	800cb0e <HAL_RTC_SetAlarm_IT+0x1a2>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 800cb00:	4a17      	ldr	r2, [pc, #92]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800cb02:	697b      	ldr	r3, [r7, #20]
 800cb04:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 800cb06:	4a16      	ldr	r2, [pc, #88]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800cb08:	68bb      	ldr	r3, [r7, #8]
 800cb0a:	699b      	ldr	r3, [r3, #24]
 800cb0c:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 800cb0e:	4a14      	ldr	r2, [pc, #80]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800cb10:	68bb      	ldr	r3, [r7, #8]
 800cb12:	685b      	ldr	r3, [r3, #4]
 800cb14:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800cb16:	68fb      	ldr	r3, [r7, #12]
 800cb18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb1a:	f043 0202 	orr.w	r2, r3, #2
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800cb22:	4b0f      	ldr	r3, [pc, #60]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800cb24:	699b      	ldr	r3, [r3, #24]
 800cb26:	4a0e      	ldr	r2, [pc, #56]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800cb28:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 800cb2c:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800cb2e:	4b0d      	ldr	r3, [pc, #52]	; (800cb64 <HAL_RTC_SetAlarm_IT+0x1f8>)
 800cb30:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cb34:	4a0b      	ldr	r2, [pc, #44]	; (800cb64 <HAL_RTC_SetAlarm_IT+0x1f8>)
 800cb36:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800cb3a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cb3e:	4b08      	ldr	r3, [pc, #32]	; (800cb60 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800cb40:	22ff      	movs	r2, #255	; 0xff
 800cb42:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	2201      	movs	r2, #1
 800cb48:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	2200      	movs	r2, #0
 800cb50:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800cb54:	2300      	movs	r3, #0
}
 800cb56:	4618      	mov	r0, r3
 800cb58:	371c      	adds	r7, #28
 800cb5a:	46bd      	mov	sp, r7
 800cb5c:	bd90      	pop	{r4, r7, pc}
 800cb5e:	bf00      	nop
 800cb60:	40002800 	.word	0x40002800
 800cb64:	58000800 	.word	0x58000800

0800cb68 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 800cb68:	b480      	push	{r7}
 800cb6a:	b083      	sub	sp, #12
 800cb6c:	af00      	add	r7, sp, #0
 800cb6e:	6078      	str	r0, [r7, #4]
 800cb70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800cb78:	2b01      	cmp	r3, #1
 800cb7a:	d101      	bne.n	800cb80 <HAL_RTC_DeactivateAlarm+0x18>
 800cb7c:	2302      	movs	r3, #2
 800cb7e:	e042      	b.n	800cc06 <HAL_RTC_DeactivateAlarm+0x9e>
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	2201      	movs	r2, #1
 800cb84:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	2202      	movs	r2, #2
 800cb8c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cb90:	4b1f      	ldr	r3, [pc, #124]	; (800cc10 <HAL_RTC_DeactivateAlarm+0xa8>)
 800cb92:	22ca      	movs	r2, #202	; 0xca
 800cb94:	625a      	str	r2, [r3, #36]	; 0x24
 800cb96:	4b1e      	ldr	r3, [pc, #120]	; (800cc10 <HAL_RTC_DeactivateAlarm+0xa8>)
 800cb98:	2253      	movs	r2, #83	; 0x53
 800cb9a:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 800cb9c:	683b      	ldr	r3, [r7, #0]
 800cb9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cba2:	d112      	bne.n	800cbca <HAL_RTC_DeactivateAlarm+0x62>
  {
    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 800cba4:	4b1a      	ldr	r3, [pc, #104]	; (800cc10 <HAL_RTC_DeactivateAlarm+0xa8>)
 800cba6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cba8:	4a19      	ldr	r2, [pc, #100]	; (800cc10 <HAL_RTC_DeactivateAlarm+0xa8>)
 800cbaa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cbae:	6453      	str	r3, [r2, #68]	; 0x44

    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800cbb0:	4b17      	ldr	r3, [pc, #92]	; (800cc10 <HAL_RTC_DeactivateAlarm+0xa8>)
 800cbb2:	699b      	ldr	r3, [r3, #24]
 800cbb4:	4a16      	ldr	r2, [pc, #88]	; (800cc10 <HAL_RTC_DeactivateAlarm+0xa8>)
 800cbb6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800cbba:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbc0:	f023 0201 	bic.w	r2, r3, #1
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	631a      	str	r2, [r3, #48]	; 0x30
 800cbc8:	e011      	b.n	800cbee <HAL_RTC_DeactivateAlarm+0x86>
  }
  else
  {
    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 800cbca:	4b11      	ldr	r3, [pc, #68]	; (800cc10 <HAL_RTC_DeactivateAlarm+0xa8>)
 800cbcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cbce:	4a10      	ldr	r2, [pc, #64]	; (800cc10 <HAL_RTC_DeactivateAlarm+0xa8>)
 800cbd0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cbd4:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800cbd6:	4b0e      	ldr	r3, [pc, #56]	; (800cc10 <HAL_RTC_DeactivateAlarm+0xa8>)
 800cbd8:	699b      	ldr	r3, [r3, #24]
 800cbda:	4a0d      	ldr	r2, [pc, #52]	; (800cc10 <HAL_RTC_DeactivateAlarm+0xa8>)
 800cbdc:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 800cbe0:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbe6:	f023 0202 	bic.w	r2, r3, #2
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	631a      	str	r2, [r3, #48]	; 0x30
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cbee:	4b08      	ldr	r3, [pc, #32]	; (800cc10 <HAL_RTC_DeactivateAlarm+0xa8>)
 800cbf0:	22ff      	movs	r2, #255	; 0xff
 800cbf2:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	2201      	movs	r2, #1
 800cbf8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	2200      	movs	r2, #0
 800cc00:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800cc04:	2300      	movs	r3, #0
}
 800cc06:	4618      	mov	r0, r3
 800cc08:	370c      	adds	r7, #12
 800cc0a:	46bd      	mov	sp, r7
 800cc0c:	bc80      	pop	{r7}
 800cc0e:	4770      	bx	lr
 800cc10:	40002800 	.word	0x40002800

0800cc14 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800cc14:	b580      	push	{r7, lr}
 800cc16:	b084      	sub	sp, #16
 800cc18:	af00      	add	r7, sp, #0
 800cc1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 800cc1c:	4b11      	ldr	r3, [pc, #68]	; (800cc64 <HAL_RTC_AlarmIRQHandler+0x50>)
 800cc1e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc24:	4013      	ands	r3, r2
 800cc26:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	f003 0301 	and.w	r3, r3, #1
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d005      	beq.n	800cc3e <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800cc32:	4b0c      	ldr	r3, [pc, #48]	; (800cc64 <HAL_RTC_AlarmIRQHandler+0x50>)
 800cc34:	2201      	movs	r2, #1
 800cc36:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 800cc38:	6878      	ldr	r0, [r7, #4]
 800cc3a:	f7f9 fe4b 	bl	80068d4 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	f003 0302 	and.w	r3, r3, #2
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d005      	beq.n	800cc54 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800cc48:	4b06      	ldr	r3, [pc, #24]	; (800cc64 <HAL_RTC_AlarmIRQHandler+0x50>)
 800cc4a:	2202      	movs	r2, #2
 800cc4c:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 800cc4e:	6878      	ldr	r0, [r7, #4]
 800cc50:	f000 f94a 	bl	800cee8 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	2201      	movs	r2, #1
 800cc58:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 800cc5c:	bf00      	nop
 800cc5e:	3710      	adds	r7, #16
 800cc60:	46bd      	mov	sp, r7
 800cc62:	bd80      	pop	{r7, pc}
 800cc64:	40002800 	.word	0x40002800

0800cc68 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800cc68:	b580      	push	{r7, lr}
 800cc6a:	b084      	sub	sp, #16
 800cc6c:	af00      	add	r7, sp, #0
 800cc6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  SET_BIT(RTC->ICSR, RTC_RSF_MASK);
 800cc70:	4b0f      	ldr	r3, [pc, #60]	; (800ccb0 <HAL_RTC_WaitForSynchro+0x48>)
 800cc72:	68db      	ldr	r3, [r3, #12]
 800cc74:	4a0e      	ldr	r2, [pc, #56]	; (800ccb0 <HAL_RTC_WaitForSynchro+0x48>)
 800cc76:	f063 03a0 	orn	r3, r3, #160	; 0xa0
 800cc7a:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800cc7c:	f7f9 faac 	bl	80061d8 <HAL_GetTick>
 800cc80:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800cc82:	e009      	b.n	800cc98 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800cc84:	f7f9 faa8 	bl	80061d8 <HAL_GetTick>
 800cc88:	4602      	mov	r2, r0
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	1ad3      	subs	r3, r2, r3
 800cc8e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800cc92:	d901      	bls.n	800cc98 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800cc94:	2303      	movs	r3, #3
 800cc96:	e006      	b.n	800cca6 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800cc98:	4b05      	ldr	r3, [pc, #20]	; (800ccb0 <HAL_RTC_WaitForSynchro+0x48>)
 800cc9a:	68db      	ldr	r3, [r3, #12]
 800cc9c:	f003 0320 	and.w	r3, r3, #32
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d0ef      	beq.n	800cc84 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800cca4:	2300      	movs	r3, #0
}
 800cca6:	4618      	mov	r0, r3
 800cca8:	3710      	adds	r7, #16
 800ccaa:	46bd      	mov	sp, r7
 800ccac:	bd80      	pop	{r7, pc}
 800ccae:	bf00      	nop
 800ccb0:	40002800 	.word	0x40002800

0800ccb4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800ccb4:	b580      	push	{r7, lr}
 800ccb6:	b084      	sub	sp, #16
 800ccb8:	af00      	add	r7, sp, #0
 800ccba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ccbc:	2300      	movs	r3, #0
 800ccbe:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800ccc0:	4b15      	ldr	r3, [pc, #84]	; (800cd18 <RTC_EnterInitMode+0x64>)
 800ccc2:	68db      	ldr	r3, [r3, #12]
 800ccc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d120      	bne.n	800cd0e <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800cccc:	4b12      	ldr	r3, [pc, #72]	; (800cd18 <RTC_EnterInitMode+0x64>)
 800ccce:	68db      	ldr	r3, [r3, #12]
 800ccd0:	4a11      	ldr	r2, [pc, #68]	; (800cd18 <RTC_EnterInitMode+0x64>)
 800ccd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ccd6:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 800ccd8:	f7f9 fa7e 	bl	80061d8 <HAL_GetTick>
 800ccdc:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800ccde:	e00d      	b.n	800ccfc <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800cce0:	f7f9 fa7a 	bl	80061d8 <HAL_GetTick>
 800cce4:	4602      	mov	r2, r0
 800cce6:	68bb      	ldr	r3, [r7, #8]
 800cce8:	1ad3      	subs	r3, r2, r3
 800ccea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ccee:	d905      	bls.n	800ccfc <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800ccf0:	2303      	movs	r3, #3
 800ccf2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	2203      	movs	r2, #3
 800ccf8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800ccfc:	4b06      	ldr	r3, [pc, #24]	; (800cd18 <RTC_EnterInitMode+0x64>)
 800ccfe:	68db      	ldr	r3, [r3, #12]
 800cd00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d102      	bne.n	800cd0e <RTC_EnterInitMode+0x5a>
 800cd08:	7bfb      	ldrb	r3, [r7, #15]
 800cd0a:	2b03      	cmp	r3, #3
 800cd0c:	d1e8      	bne.n	800cce0 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800cd0e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd10:	4618      	mov	r0, r3
 800cd12:	3710      	adds	r7, #16
 800cd14:	46bd      	mov	sp, r7
 800cd16:	bd80      	pop	{r7, pc}
 800cd18:	40002800 	.word	0x40002800

0800cd1c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800cd1c:	b580      	push	{r7, lr}
 800cd1e:	b084      	sub	sp, #16
 800cd20:	af00      	add	r7, sp, #0
 800cd22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cd24:	2300      	movs	r3, #0
 800cd26:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800cd28:	4b1a      	ldr	r3, [pc, #104]	; (800cd94 <RTC_ExitInitMode+0x78>)
 800cd2a:	68db      	ldr	r3, [r3, #12]
 800cd2c:	4a19      	ldr	r2, [pc, #100]	; (800cd94 <RTC_ExitInitMode+0x78>)
 800cd2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cd32:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800cd34:	4b17      	ldr	r3, [pc, #92]	; (800cd94 <RTC_ExitInitMode+0x78>)
 800cd36:	699b      	ldr	r3, [r3, #24]
 800cd38:	f003 0320 	and.w	r3, r3, #32
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	d10c      	bne.n	800cd5a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800cd40:	6878      	ldr	r0, [r7, #4]
 800cd42:	f7ff ff91 	bl	800cc68 <HAL_RTC_WaitForSynchro>
 800cd46:	4603      	mov	r3, r0
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d01e      	beq.n	800cd8a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	2203      	movs	r2, #3
 800cd50:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800cd54:	2303      	movs	r3, #3
 800cd56:	73fb      	strb	r3, [r7, #15]
 800cd58:	e017      	b.n	800cd8a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800cd5a:	4b0e      	ldr	r3, [pc, #56]	; (800cd94 <RTC_ExitInitMode+0x78>)
 800cd5c:	699b      	ldr	r3, [r3, #24]
 800cd5e:	4a0d      	ldr	r2, [pc, #52]	; (800cd94 <RTC_ExitInitMode+0x78>)
 800cd60:	f023 0320 	bic.w	r3, r3, #32
 800cd64:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800cd66:	6878      	ldr	r0, [r7, #4]
 800cd68:	f7ff ff7e 	bl	800cc68 <HAL_RTC_WaitForSynchro>
 800cd6c:	4603      	mov	r3, r0
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d005      	beq.n	800cd7e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	2203      	movs	r2, #3
 800cd76:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800cd7a:	2303      	movs	r3, #3
 800cd7c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800cd7e:	4b05      	ldr	r3, [pc, #20]	; (800cd94 <RTC_ExitInitMode+0x78>)
 800cd80:	699b      	ldr	r3, [r3, #24]
 800cd82:	4a04      	ldr	r2, [pc, #16]	; (800cd94 <RTC_ExitInitMode+0x78>)
 800cd84:	f043 0320 	orr.w	r3, r3, #32
 800cd88:	6193      	str	r3, [r2, #24]
  }

  return status;
 800cd8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd8c:	4618      	mov	r0, r3
 800cd8e:	3710      	adds	r7, #16
 800cd90:	46bd      	mov	sp, r7
 800cd92:	bd80      	pop	{r7, pc}
 800cd94:	40002800 	.word	0x40002800

0800cd98 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800cd98:	b480      	push	{r7}
 800cd9a:	b085      	sub	sp, #20
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	4603      	mov	r3, r0
 800cda0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800cda2:	2300      	movs	r3, #0
 800cda4:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 800cda6:	79fb      	ldrb	r3, [r7, #7]
 800cda8:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 800cdaa:	e005      	b.n	800cdb8 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	3301      	adds	r3, #1
 800cdb0:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 800cdb2:	7afb      	ldrb	r3, [r7, #11]
 800cdb4:	3b0a      	subs	r3, #10
 800cdb6:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 800cdb8:	7afb      	ldrb	r3, [r7, #11]
 800cdba:	2b09      	cmp	r3, #9
 800cdbc:	d8f6      	bhi.n	800cdac <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	b2db      	uxtb	r3, r3
 800cdc2:	011b      	lsls	r3, r3, #4
 800cdc4:	b2da      	uxtb	r2, r3
 800cdc6:	7afb      	ldrb	r3, [r7, #11]
 800cdc8:	4313      	orrs	r3, r2
 800cdca:	b2db      	uxtb	r3, r3
}
 800cdcc:	4618      	mov	r0, r3
 800cdce:	3714      	adds	r7, #20
 800cdd0:	46bd      	mov	sp, r7
 800cdd2:	bc80      	pop	{r7}
 800cdd4:	4770      	bx	lr
	...

0800cdd8 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 800cdd8:	b480      	push	{r7}
 800cdda:	b083      	sub	sp, #12
 800cddc:	af00      	add	r7, sp, #0
 800cdde:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800cde6:	2b01      	cmp	r3, #1
 800cde8:	d101      	bne.n	800cdee <HAL_RTCEx_EnableBypassShadow+0x16>
 800cdea:	2302      	movs	r3, #2
 800cdec:	e01f      	b.n	800ce2e <HAL_RTCEx_EnableBypassShadow+0x56>
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	2201      	movs	r2, #1
 800cdf2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	2202      	movs	r2, #2
 800cdfa:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cdfe:	4b0e      	ldr	r3, [pc, #56]	; (800ce38 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800ce00:	22ca      	movs	r2, #202	; 0xca
 800ce02:	625a      	str	r2, [r3, #36]	; 0x24
 800ce04:	4b0c      	ldr	r3, [pc, #48]	; (800ce38 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800ce06:	2253      	movs	r2, #83	; 0x53
 800ce08:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800ce0a:	4b0b      	ldr	r3, [pc, #44]	; (800ce38 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800ce0c:	699b      	ldr	r3, [r3, #24]
 800ce0e:	4a0a      	ldr	r2, [pc, #40]	; (800ce38 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800ce10:	f043 0320 	orr.w	r3, r3, #32
 800ce14:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ce16:	4b08      	ldr	r3, [pc, #32]	; (800ce38 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800ce18:	22ff      	movs	r2, #255	; 0xff
 800ce1a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	2201      	movs	r2, #1
 800ce20:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	2200      	movs	r2, #0
 800ce28:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800ce2c:	2300      	movs	r3, #0
}
 800ce2e:	4618      	mov	r0, r3
 800ce30:	370c      	adds	r7, #12
 800ce32:	46bd      	mov	sp, r7
 800ce34:	bc80      	pop	{r7}
 800ce36:	4770      	bx	lr
 800ce38:	40002800 	.word	0x40002800

0800ce3c <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 800ce3c:	b480      	push	{r7}
 800ce3e:	b083      	sub	sp, #12
 800ce40:	af00      	add	r7, sp, #0
 800ce42:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800ce4a:	2b01      	cmp	r3, #1
 800ce4c:	d101      	bne.n	800ce52 <HAL_RTCEx_SetSSRU_IT+0x16>
 800ce4e:	2302      	movs	r3, #2
 800ce50:	e027      	b.n	800cea2 <HAL_RTCEx_SetSSRU_IT+0x66>
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	2201      	movs	r2, #1
 800ce56:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	2202      	movs	r2, #2
 800ce5e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ce62:	4b12      	ldr	r3, [pc, #72]	; (800ceac <HAL_RTCEx_SetSSRU_IT+0x70>)
 800ce64:	22ca      	movs	r2, #202	; 0xca
 800ce66:	625a      	str	r2, [r3, #36]	; 0x24
 800ce68:	4b10      	ldr	r3, [pc, #64]	; (800ceac <HAL_RTCEx_SetSSRU_IT+0x70>)
 800ce6a:	2253      	movs	r2, #83	; 0x53
 800ce6c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 800ce6e:	4b0f      	ldr	r3, [pc, #60]	; (800ceac <HAL_RTCEx_SetSSRU_IT+0x70>)
 800ce70:	699b      	ldr	r3, [r3, #24]
 800ce72:	4a0e      	ldr	r2, [pc, #56]	; (800ceac <HAL_RTCEx_SetSSRU_IT+0x70>)
 800ce74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ce78:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 800ce7a:	4b0d      	ldr	r3, [pc, #52]	; (800ceb0 <HAL_RTCEx_SetSSRU_IT+0x74>)
 800ce7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ce80:	4a0b      	ldr	r2, [pc, #44]	; (800ceb0 <HAL_RTCEx_SetSSRU_IT+0x74>)
 800ce82:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ce86:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ce8a:	4b08      	ldr	r3, [pc, #32]	; (800ceac <HAL_RTCEx_SetSSRU_IT+0x70>)
 800ce8c:	22ff      	movs	r2, #255	; 0xff
 800ce8e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	2201      	movs	r2, #1
 800ce94:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	2200      	movs	r2, #0
 800ce9c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800cea0:	2300      	movs	r3, #0
}
 800cea2:	4618      	mov	r0, r3
 800cea4:	370c      	adds	r7, #12
 800cea6:	46bd      	mov	sp, r7
 800cea8:	bc80      	pop	{r7}
 800ceaa:	4770      	bx	lr
 800ceac:	40002800 	.word	0x40002800
 800ceb0:	58000800 	.word	0x58000800

0800ceb4 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b082      	sub	sp, #8
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 800cebc:	4b09      	ldr	r3, [pc, #36]	; (800cee4 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800cebe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cec0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d005      	beq.n	800ced4 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 800cec8:	4b06      	ldr	r3, [pc, #24]	; (800cee4 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800ceca:	2240      	movs	r2, #64	; 0x40
 800cecc:	65da      	str	r2, [r3, #92]	; 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 800cece:	6878      	ldr	r0, [r7, #4]
 800ced0:	f7f9 fd0a 	bl	80068e8 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	2201      	movs	r2, #1
 800ced8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 800cedc:	bf00      	nop
 800cede:	3708      	adds	r7, #8
 800cee0:	46bd      	mov	sp, r7
 800cee2:	bd80      	pop	{r7, pc}
 800cee4:	40002800 	.word	0x40002800

0800cee8 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800cee8:	b480      	push	{r7}
 800ceea:	b083      	sub	sp, #12
 800ceec:	af00      	add	r7, sp, #0
 800ceee:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800cef0:	bf00      	nop
 800cef2:	370c      	adds	r7, #12
 800cef4:	46bd      	mov	sp, r7
 800cef6:	bc80      	pop	{r7}
 800cef8:	4770      	bx	lr
	...

0800cefc <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800cefc:	b480      	push	{r7}
 800cefe:	b087      	sub	sp, #28
 800cf00:	af00      	add	r7, sp, #0
 800cf02:	60f8      	str	r0, [r7, #12]
 800cf04:	60b9      	str	r1, [r7, #8]
 800cf06:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800cf08:	4b07      	ldr	r3, [pc, #28]	; (800cf28 <HAL_RTCEx_BKUPWrite+0x2c>)
 800cf0a:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800cf0c:	68bb      	ldr	r3, [r7, #8]
 800cf0e:	009b      	lsls	r3, r3, #2
 800cf10:	697a      	ldr	r2, [r7, #20]
 800cf12:	4413      	add	r3, r2
 800cf14:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800cf16:	697b      	ldr	r3, [r7, #20]
 800cf18:	687a      	ldr	r2, [r7, #4]
 800cf1a:	601a      	str	r2, [r3, #0]
}
 800cf1c:	bf00      	nop
 800cf1e:	371c      	adds	r7, #28
 800cf20:	46bd      	mov	sp, r7
 800cf22:	bc80      	pop	{r7}
 800cf24:	4770      	bx	lr
 800cf26:	bf00      	nop
 800cf28:	4000b100 	.word	0x4000b100

0800cf2c <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800cf2c:	b480      	push	{r7}
 800cf2e:	b085      	sub	sp, #20
 800cf30:	af00      	add	r7, sp, #0
 800cf32:	6078      	str	r0, [r7, #4]
 800cf34:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800cf36:	4b07      	ldr	r3, [pc, #28]	; (800cf54 <HAL_RTCEx_BKUPRead+0x28>)
 800cf38:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800cf3a:	683b      	ldr	r3, [r7, #0]
 800cf3c:	009b      	lsls	r3, r3, #2
 800cf3e:	68fa      	ldr	r2, [r7, #12]
 800cf40:	4413      	add	r3, r2
 800cf42:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	681b      	ldr	r3, [r3, #0]
}
 800cf48:	4618      	mov	r0, r3
 800cf4a:	3714      	adds	r7, #20
 800cf4c:	46bd      	mov	sp, r7
 800cf4e:	bc80      	pop	{r7}
 800cf50:	4770      	bx	lr
 800cf52:	bf00      	nop
 800cf54:	4000b100 	.word	0x4000b100

0800cf58 <LL_PWR_SetRadioBusyTrigger>:
{
 800cf58:	b480      	push	{r7}
 800cf5a:	b083      	sub	sp, #12
 800cf5c:	af00      	add	r7, sp, #0
 800cf5e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 800cf60:	4b06      	ldr	r3, [pc, #24]	; (800cf7c <LL_PWR_SetRadioBusyTrigger+0x24>)
 800cf62:	689b      	ldr	r3, [r3, #8]
 800cf64:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800cf68:	4904      	ldr	r1, [pc, #16]	; (800cf7c <LL_PWR_SetRadioBusyTrigger+0x24>)
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	4313      	orrs	r3, r2
 800cf6e:	608b      	str	r3, [r1, #8]
}
 800cf70:	bf00      	nop
 800cf72:	370c      	adds	r7, #12
 800cf74:	46bd      	mov	sp, r7
 800cf76:	bc80      	pop	{r7}
 800cf78:	4770      	bx	lr
 800cf7a:	bf00      	nop
 800cf7c:	58000400 	.word	0x58000400

0800cf80 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 800cf80:	b480      	push	{r7}
 800cf82:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800cf84:	4b05      	ldr	r3, [pc, #20]	; (800cf9c <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800cf86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cf8a:	4a04      	ldr	r2, [pc, #16]	; (800cf9c <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800cf8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cf90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800cf94:	bf00      	nop
 800cf96:	46bd      	mov	sp, r7
 800cf98:	bc80      	pop	{r7}
 800cf9a:	4770      	bx	lr
 800cf9c:	58000400 	.word	0x58000400

0800cfa0 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 800cfa0:	b480      	push	{r7}
 800cfa2:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800cfa4:	4b05      	ldr	r3, [pc, #20]	; (800cfbc <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800cfa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cfaa:	4a04      	ldr	r2, [pc, #16]	; (800cfbc <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800cfac:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800cfb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800cfb4:	bf00      	nop
 800cfb6:	46bd      	mov	sp, r7
 800cfb8:	bc80      	pop	{r7}
 800cfba:	4770      	bx	lr
 800cfbc:	58000400 	.word	0x58000400

0800cfc0 <LL_PWR_ClearFlag_RFBUSY>:
{
 800cfc0:	b480      	push	{r7}
 800cfc2:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 800cfc4:	4b03      	ldr	r3, [pc, #12]	; (800cfd4 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 800cfc6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800cfca:	619a      	str	r2, [r3, #24]
}
 800cfcc:	bf00      	nop
 800cfce:	46bd      	mov	sp, r7
 800cfd0:	bc80      	pop	{r7}
 800cfd2:	4770      	bx	lr
 800cfd4:	58000400 	.word	0x58000400

0800cfd8 <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 800cfd8:	b480      	push	{r7}
 800cfda:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 800cfdc:	4b06      	ldr	r3, [pc, #24]	; (800cff8 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 800cfde:	695b      	ldr	r3, [r3, #20]
 800cfe0:	f003 0302 	and.w	r3, r3, #2
 800cfe4:	2b02      	cmp	r3, #2
 800cfe6:	d101      	bne.n	800cfec <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 800cfe8:	2301      	movs	r3, #1
 800cfea:	e000      	b.n	800cfee <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 800cfec:	2300      	movs	r3, #0
}
 800cfee:	4618      	mov	r0, r3
 800cff0:	46bd      	mov	sp, r7
 800cff2:	bc80      	pop	{r7}
 800cff4:	4770      	bx	lr
 800cff6:	bf00      	nop
 800cff8:	58000400 	.word	0x58000400

0800cffc <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 800cffc:	b480      	push	{r7}
 800cffe:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 800d000:	4b06      	ldr	r3, [pc, #24]	; (800d01c <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 800d002:	695b      	ldr	r3, [r3, #20]
 800d004:	f003 0304 	and.w	r3, r3, #4
 800d008:	2b04      	cmp	r3, #4
 800d00a:	d101      	bne.n	800d010 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 800d00c:	2301      	movs	r3, #1
 800d00e:	e000      	b.n	800d012 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 800d010:	2300      	movs	r3, #0
}
 800d012:	4618      	mov	r0, r3
 800d014:	46bd      	mov	sp, r7
 800d016:	bc80      	pop	{r7}
 800d018:	4770      	bx	lr
 800d01a:	bf00      	nop
 800d01c:	58000400 	.word	0x58000400

0800d020 <LL_RCC_RF_DisableReset>:
{
 800d020:	b480      	push	{r7}
 800d022:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 800d024:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800d028:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d02c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800d030:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d034:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800d038:	bf00      	nop
 800d03a:	46bd      	mov	sp, r7
 800d03c:	bc80      	pop	{r7}
 800d03e:	4770      	bx	lr

0800d040 <LL_RCC_IsRFUnderReset>:
{
 800d040:	b480      	push	{r7}
 800d042:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 800d044:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800d048:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d04c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d050:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d054:	d101      	bne.n	800d05a <LL_RCC_IsRFUnderReset+0x1a>
 800d056:	2301      	movs	r3, #1
 800d058:	e000      	b.n	800d05c <LL_RCC_IsRFUnderReset+0x1c>
 800d05a:	2300      	movs	r3, #0
}
 800d05c:	4618      	mov	r0, r3
 800d05e:	46bd      	mov	sp, r7
 800d060:	bc80      	pop	{r7}
 800d062:	4770      	bx	lr

0800d064 <LL_EXTI_EnableIT_32_63>:
{
 800d064:	b480      	push	{r7}
 800d066:	b083      	sub	sp, #12
 800d068:	af00      	add	r7, sp, #0
 800d06a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800d06c:	4b06      	ldr	r3, [pc, #24]	; (800d088 <LL_EXTI_EnableIT_32_63+0x24>)
 800d06e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800d072:	4905      	ldr	r1, [pc, #20]	; (800d088 <LL_EXTI_EnableIT_32_63+0x24>)
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	4313      	orrs	r3, r2
 800d078:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800d07c:	bf00      	nop
 800d07e:	370c      	adds	r7, #12
 800d080:	46bd      	mov	sp, r7
 800d082:	bc80      	pop	{r7}
 800d084:	4770      	bx	lr
 800d086:	bf00      	nop
 800d088:	58000800 	.word	0x58000800

0800d08c <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 800d08c:	b580      	push	{r7, lr}
 800d08e:	b084      	sub	sp, #16
 800d090:	af00      	add	r7, sp, #0
 800d092:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	2b00      	cmp	r3, #0
 800d098:	d103      	bne.n	800d0a2 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 800d09a:	2301      	movs	r3, #1
 800d09c:	73fb      	strb	r3, [r7, #15]
    return status;
 800d09e:	7bfb      	ldrb	r3, [r7, #15]
 800d0a0:	e04b      	b.n	800d13a <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 800d0a2:	2300      	movs	r3, #0
 800d0a4:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	799b      	ldrb	r3, [r3, #6]
 800d0aa:	b2db      	uxtb	r3, r3
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d105      	bne.n	800d0bc <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	2200      	movs	r2, #0
 800d0b4:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 800d0b6:	6878      	ldr	r0, [r7, #4]
 800d0b8:	f7f8 fe62 	bl	8005d80 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	2202      	movs	r2, #2
 800d0c0:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 800d0c2:	f7ff ffad 	bl	800d020 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800d0c6:	4b1f      	ldr	r3, [pc, #124]	; (800d144 <HAL_SUBGHZ_Init+0xb8>)
 800d0c8:	681a      	ldr	r2, [r3, #0]
 800d0ca:	4613      	mov	r3, r2
 800d0cc:	00db      	lsls	r3, r3, #3
 800d0ce:	1a9b      	subs	r3, r3, r2
 800d0d0:	009b      	lsls	r3, r3, #2
 800d0d2:	0cdb      	lsrs	r3, r3, #19
 800d0d4:	2264      	movs	r2, #100	; 0x64
 800d0d6:	fb02 f303 	mul.w	r3, r2, r3
 800d0da:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 800d0dc:	68bb      	ldr	r3, [r7, #8]
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d105      	bne.n	800d0ee <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 800d0e2:	2301      	movs	r3, #1
 800d0e4:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	2201      	movs	r2, #1
 800d0ea:	609a      	str	r2, [r3, #8]
      break;
 800d0ec:	e007      	b.n	800d0fe <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 800d0ee:	68bb      	ldr	r3, [r7, #8]
 800d0f0:	3b01      	subs	r3, #1
 800d0f2:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 800d0f4:	f7ff ffa4 	bl	800d040 <LL_RCC_IsRFUnderReset>
 800d0f8:	4603      	mov	r3, r0
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d1ee      	bne.n	800d0dc <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 800d0fe:	f7ff ff3f 	bl	800cf80 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 800d102:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800d106:	f7ff ffad 	bl	800d064 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 800d10a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800d10e:	f7ff ff23 	bl	800cf58 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 800d112:	f7ff ff55 	bl	800cfc0 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 800d116:	7bfb      	ldrb	r3, [r7, #15]
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d10a      	bne.n	800d132 <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	4618      	mov	r0, r3
 800d122:	f000 faad 	bl	800d680 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	2201      	movs	r2, #1
 800d12a:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	2200      	movs	r2, #0
 800d130:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	2201      	movs	r2, #1
 800d136:	719a      	strb	r2, [r3, #6]

  return status;
 800d138:	7bfb      	ldrb	r3, [r7, #15]
}
 800d13a:	4618      	mov	r0, r3
 800d13c:	3710      	adds	r7, #16
 800d13e:	46bd      	mov	sp, r7
 800d140:	bd80      	pop	{r7, pc}
 800d142:	bf00      	nop
 800d144:	20000034 	.word	0x20000034

0800d148 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 800d148:	b580      	push	{r7, lr}
 800d14a:	b086      	sub	sp, #24
 800d14c:	af00      	add	r7, sp, #0
 800d14e:	60f8      	str	r0, [r7, #12]
 800d150:	607a      	str	r2, [r7, #4]
 800d152:	461a      	mov	r2, r3
 800d154:	460b      	mov	r3, r1
 800d156:	817b      	strh	r3, [r7, #10]
 800d158:	4613      	mov	r3, r2
 800d15a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	799b      	ldrb	r3, [r3, #6]
 800d160:	b2db      	uxtb	r3, r3
 800d162:	2b01      	cmp	r3, #1
 800d164:	d14a      	bne.n	800d1fc <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	795b      	ldrb	r3, [r3, #5]
 800d16a:	2b01      	cmp	r3, #1
 800d16c:	d101      	bne.n	800d172 <HAL_SUBGHZ_WriteRegisters+0x2a>
 800d16e:	2302      	movs	r3, #2
 800d170:	e045      	b.n	800d1fe <HAL_SUBGHZ_WriteRegisters+0xb6>
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	2201      	movs	r2, #1
 800d176:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	2202      	movs	r2, #2
 800d17c:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800d17e:	68f8      	ldr	r0, [r7, #12]
 800d180:	f000 fb4c 	bl	800d81c <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800d184:	f7ff ff0c 	bl	800cfa0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 800d188:	210d      	movs	r1, #13
 800d18a:	68f8      	ldr	r0, [r7, #12]
 800d18c:	f000 fa98 	bl	800d6c0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800d190:	897b      	ldrh	r3, [r7, #10]
 800d192:	0a1b      	lsrs	r3, r3, #8
 800d194:	b29b      	uxth	r3, r3
 800d196:	b2db      	uxtb	r3, r3
 800d198:	4619      	mov	r1, r3
 800d19a:	68f8      	ldr	r0, [r7, #12]
 800d19c:	f000 fa90 	bl	800d6c0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800d1a0:	897b      	ldrh	r3, [r7, #10]
 800d1a2:	b2db      	uxtb	r3, r3
 800d1a4:	4619      	mov	r1, r3
 800d1a6:	68f8      	ldr	r0, [r7, #12]
 800d1a8:	f000 fa8a 	bl	800d6c0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800d1ac:	2300      	movs	r3, #0
 800d1ae:	82bb      	strh	r3, [r7, #20]
 800d1b0:	e00a      	b.n	800d1c8 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800d1b2:	8abb      	ldrh	r3, [r7, #20]
 800d1b4:	687a      	ldr	r2, [r7, #4]
 800d1b6:	4413      	add	r3, r2
 800d1b8:	781b      	ldrb	r3, [r3, #0]
 800d1ba:	4619      	mov	r1, r3
 800d1bc:	68f8      	ldr	r0, [r7, #12]
 800d1be:	f000 fa7f 	bl	800d6c0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800d1c2:	8abb      	ldrh	r3, [r7, #20]
 800d1c4:	3301      	adds	r3, #1
 800d1c6:	82bb      	strh	r3, [r7, #20]
 800d1c8:	8aba      	ldrh	r2, [r7, #20]
 800d1ca:	893b      	ldrh	r3, [r7, #8]
 800d1cc:	429a      	cmp	r2, r3
 800d1ce:	d3f0      	bcc.n	800d1b2 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800d1d0:	f7ff fed6 	bl	800cf80 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800d1d4:	68f8      	ldr	r0, [r7, #12]
 800d1d6:	f000 fb39 	bl	800d84c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	689b      	ldr	r3, [r3, #8]
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d002      	beq.n	800d1e8 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 800d1e2:	2301      	movs	r3, #1
 800d1e4:	75fb      	strb	r3, [r7, #23]
 800d1e6:	e001      	b.n	800d1ec <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	2201      	movs	r2, #1
 800d1f0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800d1f2:	68fb      	ldr	r3, [r7, #12]
 800d1f4:	2200      	movs	r2, #0
 800d1f6:	715a      	strb	r2, [r3, #5]

    return status;
 800d1f8:	7dfb      	ldrb	r3, [r7, #23]
 800d1fa:	e000      	b.n	800d1fe <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800d1fc:	2302      	movs	r3, #2
  }
}
 800d1fe:	4618      	mov	r0, r3
 800d200:	3718      	adds	r7, #24
 800d202:	46bd      	mov	sp, r7
 800d204:	bd80      	pop	{r7, pc}

0800d206 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 800d206:	b580      	push	{r7, lr}
 800d208:	b088      	sub	sp, #32
 800d20a:	af00      	add	r7, sp, #0
 800d20c:	60f8      	str	r0, [r7, #12]
 800d20e:	607a      	str	r2, [r7, #4]
 800d210:	461a      	mov	r2, r3
 800d212:	460b      	mov	r3, r1
 800d214:	817b      	strh	r3, [r7, #10]
 800d216:	4613      	mov	r3, r2
 800d218:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	799b      	ldrb	r3, [r3, #6]
 800d222:	b2db      	uxtb	r3, r3
 800d224:	2b01      	cmp	r3, #1
 800d226:	d14a      	bne.n	800d2be <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	795b      	ldrb	r3, [r3, #5]
 800d22c:	2b01      	cmp	r3, #1
 800d22e:	d101      	bne.n	800d234 <HAL_SUBGHZ_ReadRegisters+0x2e>
 800d230:	2302      	movs	r3, #2
 800d232:	e045      	b.n	800d2c0 <HAL_SUBGHZ_ReadRegisters+0xba>
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	2201      	movs	r2, #1
 800d238:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800d23a:	68f8      	ldr	r0, [r7, #12]
 800d23c:	f000 faee 	bl	800d81c <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800d240:	f7ff feae 	bl	800cfa0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 800d244:	211d      	movs	r1, #29
 800d246:	68f8      	ldr	r0, [r7, #12]
 800d248:	f000 fa3a 	bl	800d6c0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800d24c:	897b      	ldrh	r3, [r7, #10]
 800d24e:	0a1b      	lsrs	r3, r3, #8
 800d250:	b29b      	uxth	r3, r3
 800d252:	b2db      	uxtb	r3, r3
 800d254:	4619      	mov	r1, r3
 800d256:	68f8      	ldr	r0, [r7, #12]
 800d258:	f000 fa32 	bl	800d6c0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800d25c:	897b      	ldrh	r3, [r7, #10]
 800d25e:	b2db      	uxtb	r3, r3
 800d260:	4619      	mov	r1, r3
 800d262:	68f8      	ldr	r0, [r7, #12]
 800d264:	f000 fa2c 	bl	800d6c0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 800d268:	2100      	movs	r1, #0
 800d26a:	68f8      	ldr	r0, [r7, #12]
 800d26c:	f000 fa28 	bl	800d6c0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800d270:	2300      	movs	r3, #0
 800d272:	82fb      	strh	r3, [r7, #22]
 800d274:	e009      	b.n	800d28a <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800d276:	69b9      	ldr	r1, [r7, #24]
 800d278:	68f8      	ldr	r0, [r7, #12]
 800d27a:	f000 fa77 	bl	800d76c <SUBGHZSPI_Receive>
      pData++;
 800d27e:	69bb      	ldr	r3, [r7, #24]
 800d280:	3301      	adds	r3, #1
 800d282:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800d284:	8afb      	ldrh	r3, [r7, #22]
 800d286:	3301      	adds	r3, #1
 800d288:	82fb      	strh	r3, [r7, #22]
 800d28a:	8afa      	ldrh	r2, [r7, #22]
 800d28c:	893b      	ldrh	r3, [r7, #8]
 800d28e:	429a      	cmp	r2, r3
 800d290:	d3f1      	bcc.n	800d276 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800d292:	f7ff fe75 	bl	800cf80 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800d296:	68f8      	ldr	r0, [r7, #12]
 800d298:	f000 fad8 	bl	800d84c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	689b      	ldr	r3, [r3, #8]
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d002      	beq.n	800d2aa <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 800d2a4:	2301      	movs	r3, #1
 800d2a6:	77fb      	strb	r3, [r7, #31]
 800d2a8:	e001      	b.n	800d2ae <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 800d2aa:	2300      	movs	r3, #0
 800d2ac:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	2201      	movs	r2, #1
 800d2b2:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	2200      	movs	r2, #0
 800d2b8:	715a      	strb	r2, [r3, #5]

    return status;
 800d2ba:	7ffb      	ldrb	r3, [r7, #31]
 800d2bc:	e000      	b.n	800d2c0 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 800d2be:	2302      	movs	r3, #2
  }
}
 800d2c0:	4618      	mov	r0, r3
 800d2c2:	3720      	adds	r7, #32
 800d2c4:	46bd      	mov	sp, r7
 800d2c6:	bd80      	pop	{r7, pc}

0800d2c8 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800d2c8:	b580      	push	{r7, lr}
 800d2ca:	b086      	sub	sp, #24
 800d2cc:	af00      	add	r7, sp, #0
 800d2ce:	60f8      	str	r0, [r7, #12]
 800d2d0:	607a      	str	r2, [r7, #4]
 800d2d2:	461a      	mov	r2, r3
 800d2d4:	460b      	mov	r3, r1
 800d2d6:	72fb      	strb	r3, [r7, #11]
 800d2d8:	4613      	mov	r3, r2
 800d2da:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	799b      	ldrb	r3, [r3, #6]
 800d2e0:	b2db      	uxtb	r3, r3
 800d2e2:	2b01      	cmp	r3, #1
 800d2e4:	d14a      	bne.n	800d37c <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	795b      	ldrb	r3, [r3, #5]
 800d2ea:	2b01      	cmp	r3, #1
 800d2ec:	d101      	bne.n	800d2f2 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 800d2ee:	2302      	movs	r3, #2
 800d2f0:	e045      	b.n	800d37e <HAL_SUBGHZ_ExecSetCmd+0xb6>
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	2201      	movs	r2, #1
 800d2f6:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800d2f8:	68f8      	ldr	r0, [r7, #12]
 800d2fa:	f000 fa8f 	bl	800d81c <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 800d2fe:	7afb      	ldrb	r3, [r7, #11]
 800d300:	2b84      	cmp	r3, #132	; 0x84
 800d302:	d002      	beq.n	800d30a <HAL_SUBGHZ_ExecSetCmd+0x42>
 800d304:	7afb      	ldrb	r3, [r7, #11]
 800d306:	2b94      	cmp	r3, #148	; 0x94
 800d308:	d103      	bne.n	800d312 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	2201      	movs	r2, #1
 800d30e:	711a      	strb	r2, [r3, #4]
 800d310:	e002      	b.n	800d318 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	2200      	movs	r2, #0
 800d316:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800d318:	f7ff fe42 	bl	800cfa0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 800d31c:	7afb      	ldrb	r3, [r7, #11]
 800d31e:	4619      	mov	r1, r3
 800d320:	68f8      	ldr	r0, [r7, #12]
 800d322:	f000 f9cd 	bl	800d6c0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800d326:	2300      	movs	r3, #0
 800d328:	82bb      	strh	r3, [r7, #20]
 800d32a:	e00a      	b.n	800d342 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800d32c:	8abb      	ldrh	r3, [r7, #20]
 800d32e:	687a      	ldr	r2, [r7, #4]
 800d330:	4413      	add	r3, r2
 800d332:	781b      	ldrb	r3, [r3, #0]
 800d334:	4619      	mov	r1, r3
 800d336:	68f8      	ldr	r0, [r7, #12]
 800d338:	f000 f9c2 	bl	800d6c0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800d33c:	8abb      	ldrh	r3, [r7, #20]
 800d33e:	3301      	adds	r3, #1
 800d340:	82bb      	strh	r3, [r7, #20]
 800d342:	8aba      	ldrh	r2, [r7, #20]
 800d344:	893b      	ldrh	r3, [r7, #8]
 800d346:	429a      	cmp	r2, r3
 800d348:	d3f0      	bcc.n	800d32c <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800d34a:	f7ff fe19 	bl	800cf80 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 800d34e:	7afb      	ldrb	r3, [r7, #11]
 800d350:	2b84      	cmp	r3, #132	; 0x84
 800d352:	d002      	beq.n	800d35a <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 800d354:	68f8      	ldr	r0, [r7, #12]
 800d356:	f000 fa79 	bl	800d84c <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	689b      	ldr	r3, [r3, #8]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d002      	beq.n	800d368 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 800d362:	2301      	movs	r3, #1
 800d364:	75fb      	strb	r3, [r7, #23]
 800d366:	e001      	b.n	800d36c <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 800d368:	2300      	movs	r3, #0
 800d36a:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	2201      	movs	r2, #1
 800d370:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	2200      	movs	r2, #0
 800d376:	715a      	strb	r2, [r3, #5]

    return status;
 800d378:	7dfb      	ldrb	r3, [r7, #23]
 800d37a:	e000      	b.n	800d37e <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800d37c:	2302      	movs	r3, #2
  }
}
 800d37e:	4618      	mov	r0, r3
 800d380:	3718      	adds	r7, #24
 800d382:	46bd      	mov	sp, r7
 800d384:	bd80      	pop	{r7, pc}

0800d386 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800d386:	b580      	push	{r7, lr}
 800d388:	b088      	sub	sp, #32
 800d38a:	af00      	add	r7, sp, #0
 800d38c:	60f8      	str	r0, [r7, #12]
 800d38e:	607a      	str	r2, [r7, #4]
 800d390:	461a      	mov	r2, r3
 800d392:	460b      	mov	r3, r1
 800d394:	72fb      	strb	r3, [r7, #11]
 800d396:	4613      	mov	r3, r2
 800d398:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	799b      	ldrb	r3, [r3, #6]
 800d3a2:	b2db      	uxtb	r3, r3
 800d3a4:	2b01      	cmp	r3, #1
 800d3a6:	d13d      	bne.n	800d424 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	795b      	ldrb	r3, [r3, #5]
 800d3ac:	2b01      	cmp	r3, #1
 800d3ae:	d101      	bne.n	800d3b4 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 800d3b0:	2302      	movs	r3, #2
 800d3b2:	e038      	b.n	800d426 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	2201      	movs	r2, #1
 800d3b8:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800d3ba:	68f8      	ldr	r0, [r7, #12]
 800d3bc:	f000 fa2e 	bl	800d81c <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800d3c0:	f7ff fdee 	bl	800cfa0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 800d3c4:	7afb      	ldrb	r3, [r7, #11]
 800d3c6:	4619      	mov	r1, r3
 800d3c8:	68f8      	ldr	r0, [r7, #12]
 800d3ca:	f000 f979 	bl	800d6c0 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800d3ce:	2100      	movs	r1, #0
 800d3d0:	68f8      	ldr	r0, [r7, #12]
 800d3d2:	f000 f975 	bl	800d6c0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800d3d6:	2300      	movs	r3, #0
 800d3d8:	82fb      	strh	r3, [r7, #22]
 800d3da:	e009      	b.n	800d3f0 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800d3dc:	69b9      	ldr	r1, [r7, #24]
 800d3de:	68f8      	ldr	r0, [r7, #12]
 800d3e0:	f000 f9c4 	bl	800d76c <SUBGHZSPI_Receive>
      pData++;
 800d3e4:	69bb      	ldr	r3, [r7, #24]
 800d3e6:	3301      	adds	r3, #1
 800d3e8:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800d3ea:	8afb      	ldrh	r3, [r7, #22]
 800d3ec:	3301      	adds	r3, #1
 800d3ee:	82fb      	strh	r3, [r7, #22]
 800d3f0:	8afa      	ldrh	r2, [r7, #22]
 800d3f2:	893b      	ldrh	r3, [r7, #8]
 800d3f4:	429a      	cmp	r2, r3
 800d3f6:	d3f1      	bcc.n	800d3dc <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800d3f8:	f7ff fdc2 	bl	800cf80 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800d3fc:	68f8      	ldr	r0, [r7, #12]
 800d3fe:	f000 fa25 	bl	800d84c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	689b      	ldr	r3, [r3, #8]
 800d406:	2b00      	cmp	r3, #0
 800d408:	d002      	beq.n	800d410 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 800d40a:	2301      	movs	r3, #1
 800d40c:	77fb      	strb	r3, [r7, #31]
 800d40e:	e001      	b.n	800d414 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 800d410:	2300      	movs	r3, #0
 800d412:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	2201      	movs	r2, #1
 800d418:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	2200      	movs	r2, #0
 800d41e:	715a      	strb	r2, [r3, #5]

    return status;
 800d420:	7ffb      	ldrb	r3, [r7, #31]
 800d422:	e000      	b.n	800d426 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800d424:	2302      	movs	r3, #2
  }
}
 800d426:	4618      	mov	r0, r3
 800d428:	3720      	adds	r7, #32
 800d42a:	46bd      	mov	sp, r7
 800d42c:	bd80      	pop	{r7, pc}

0800d42e <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 800d42e:	b580      	push	{r7, lr}
 800d430:	b086      	sub	sp, #24
 800d432:	af00      	add	r7, sp, #0
 800d434:	60f8      	str	r0, [r7, #12]
 800d436:	607a      	str	r2, [r7, #4]
 800d438:	461a      	mov	r2, r3
 800d43a:	460b      	mov	r3, r1
 800d43c:	72fb      	strb	r3, [r7, #11]
 800d43e:	4613      	mov	r3, r2
 800d440:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	799b      	ldrb	r3, [r3, #6]
 800d446:	b2db      	uxtb	r3, r3
 800d448:	2b01      	cmp	r3, #1
 800d44a:	d13e      	bne.n	800d4ca <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	795b      	ldrb	r3, [r3, #5]
 800d450:	2b01      	cmp	r3, #1
 800d452:	d101      	bne.n	800d458 <HAL_SUBGHZ_WriteBuffer+0x2a>
 800d454:	2302      	movs	r3, #2
 800d456:	e039      	b.n	800d4cc <HAL_SUBGHZ_WriteBuffer+0x9e>
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	2201      	movs	r2, #1
 800d45c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800d45e:	68f8      	ldr	r0, [r7, #12]
 800d460:	f000 f9dc 	bl	800d81c <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800d464:	f7ff fd9c 	bl	800cfa0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 800d468:	210e      	movs	r1, #14
 800d46a:	68f8      	ldr	r0, [r7, #12]
 800d46c:	f000 f928 	bl	800d6c0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800d470:	7afb      	ldrb	r3, [r7, #11]
 800d472:	4619      	mov	r1, r3
 800d474:	68f8      	ldr	r0, [r7, #12]
 800d476:	f000 f923 	bl	800d6c0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800d47a:	2300      	movs	r3, #0
 800d47c:	82bb      	strh	r3, [r7, #20]
 800d47e:	e00a      	b.n	800d496 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800d480:	8abb      	ldrh	r3, [r7, #20]
 800d482:	687a      	ldr	r2, [r7, #4]
 800d484:	4413      	add	r3, r2
 800d486:	781b      	ldrb	r3, [r3, #0]
 800d488:	4619      	mov	r1, r3
 800d48a:	68f8      	ldr	r0, [r7, #12]
 800d48c:	f000 f918 	bl	800d6c0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800d490:	8abb      	ldrh	r3, [r7, #20]
 800d492:	3301      	adds	r3, #1
 800d494:	82bb      	strh	r3, [r7, #20]
 800d496:	8aba      	ldrh	r2, [r7, #20]
 800d498:	893b      	ldrh	r3, [r7, #8]
 800d49a:	429a      	cmp	r2, r3
 800d49c:	d3f0      	bcc.n	800d480 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800d49e:	f7ff fd6f 	bl	800cf80 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800d4a2:	68f8      	ldr	r0, [r7, #12]
 800d4a4:	f000 f9d2 	bl	800d84c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	689b      	ldr	r3, [r3, #8]
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d002      	beq.n	800d4b6 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 800d4b0:	2301      	movs	r3, #1
 800d4b2:	75fb      	strb	r3, [r7, #23]
 800d4b4:	e001      	b.n	800d4ba <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 800d4b6:	2300      	movs	r3, #0
 800d4b8:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	2201      	movs	r2, #1
 800d4be:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	2200      	movs	r2, #0
 800d4c4:	715a      	strb	r2, [r3, #5]

    return status;
 800d4c6:	7dfb      	ldrb	r3, [r7, #23]
 800d4c8:	e000      	b.n	800d4cc <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800d4ca:	2302      	movs	r3, #2
  }
}
 800d4cc:	4618      	mov	r0, r3
 800d4ce:	3718      	adds	r7, #24
 800d4d0:	46bd      	mov	sp, r7
 800d4d2:	bd80      	pop	{r7, pc}

0800d4d4 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800d4d4:	b580      	push	{r7, lr}
 800d4d6:	b088      	sub	sp, #32
 800d4d8:	af00      	add	r7, sp, #0
 800d4da:	60f8      	str	r0, [r7, #12]
 800d4dc:	607a      	str	r2, [r7, #4]
 800d4de:	461a      	mov	r2, r3
 800d4e0:	460b      	mov	r3, r1
 800d4e2:	72fb      	strb	r3, [r7, #11]
 800d4e4:	4613      	mov	r3, r2
 800d4e6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	799b      	ldrb	r3, [r3, #6]
 800d4f0:	b2db      	uxtb	r3, r3
 800d4f2:	2b01      	cmp	r3, #1
 800d4f4:	d141      	bne.n	800d57a <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	795b      	ldrb	r3, [r3, #5]
 800d4fa:	2b01      	cmp	r3, #1
 800d4fc:	d101      	bne.n	800d502 <HAL_SUBGHZ_ReadBuffer+0x2e>
 800d4fe:	2302      	movs	r3, #2
 800d500:	e03c      	b.n	800d57c <HAL_SUBGHZ_ReadBuffer+0xa8>
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	2201      	movs	r2, #1
 800d506:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800d508:	68f8      	ldr	r0, [r7, #12]
 800d50a:	f000 f987 	bl	800d81c <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800d50e:	f7ff fd47 	bl	800cfa0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 800d512:	211e      	movs	r1, #30
 800d514:	68f8      	ldr	r0, [r7, #12]
 800d516:	f000 f8d3 	bl	800d6c0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800d51a:	7afb      	ldrb	r3, [r7, #11]
 800d51c:	4619      	mov	r1, r3
 800d51e:	68f8      	ldr	r0, [r7, #12]
 800d520:	f000 f8ce 	bl	800d6c0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800d524:	2100      	movs	r1, #0
 800d526:	68f8      	ldr	r0, [r7, #12]
 800d528:	f000 f8ca 	bl	800d6c0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800d52c:	2300      	movs	r3, #0
 800d52e:	82fb      	strh	r3, [r7, #22]
 800d530:	e009      	b.n	800d546 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800d532:	69b9      	ldr	r1, [r7, #24]
 800d534:	68f8      	ldr	r0, [r7, #12]
 800d536:	f000 f919 	bl	800d76c <SUBGHZSPI_Receive>
      pData++;
 800d53a:	69bb      	ldr	r3, [r7, #24]
 800d53c:	3301      	adds	r3, #1
 800d53e:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800d540:	8afb      	ldrh	r3, [r7, #22]
 800d542:	3301      	adds	r3, #1
 800d544:	82fb      	strh	r3, [r7, #22]
 800d546:	8afa      	ldrh	r2, [r7, #22]
 800d548:	893b      	ldrh	r3, [r7, #8]
 800d54a:	429a      	cmp	r2, r3
 800d54c:	d3f1      	bcc.n	800d532 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800d54e:	f7ff fd17 	bl	800cf80 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800d552:	68f8      	ldr	r0, [r7, #12]
 800d554:	f000 f97a 	bl	800d84c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	689b      	ldr	r3, [r3, #8]
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d002      	beq.n	800d566 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 800d560:	2301      	movs	r3, #1
 800d562:	77fb      	strb	r3, [r7, #31]
 800d564:	e001      	b.n	800d56a <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 800d566:	2300      	movs	r3, #0
 800d568:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	2201      	movs	r2, #1
 800d56e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	2200      	movs	r2, #0
 800d574:	715a      	strb	r2, [r3, #5]

    return status;
 800d576:	7ffb      	ldrb	r3, [r7, #31]
 800d578:	e000      	b.n	800d57c <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800d57a:	2302      	movs	r3, #2
  }
}
 800d57c:	4618      	mov	r0, r3
 800d57e:	3720      	adds	r7, #32
 800d580:	46bd      	mov	sp, r7
 800d582:	bd80      	pop	{r7, pc}

0800d584 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 800d584:	b580      	push	{r7, lr}
 800d586:	b084      	sub	sp, #16
 800d588:	af00      	add	r7, sp, #0
 800d58a:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2] = {0};
 800d58c:	2300      	movs	r3, #0
 800d58e:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2);
 800d590:	f107 020c 	add.w	r2, r7, #12
 800d594:	2302      	movs	r3, #2
 800d596:	2112      	movs	r1, #18
 800d598:	6878      	ldr	r0, [r7, #4]
 800d59a:	f7ff fef4 	bl	800d386 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0];
 800d59e:	7b3b      	ldrb	r3, [r7, #12]
 800d5a0:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8) | tmpisr[1];
 800d5a2:	89fb      	ldrh	r3, [r7, #14]
 800d5a4:	021b      	lsls	r3, r3, #8
 800d5a6:	b21a      	sxth	r2, r3
 800d5a8:	7b7b      	ldrb	r3, [r7, #13]
 800d5aa:	b21b      	sxth	r3, r3
 800d5ac:	4313      	orrs	r3, r2
 800d5ae:	b21b      	sxth	r3, r3
 800d5b0:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 800d5b2:	89fb      	ldrh	r3, [r7, #14]
 800d5b4:	f003 0301 	and.w	r3, r3, #1
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d002      	beq.n	800d5c2 <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 800d5bc:	6878      	ldr	r0, [r7, #4]
 800d5be:	f012 fe0d 	bl	80201dc <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 800d5c2:	89fb      	ldrh	r3, [r7, #14]
 800d5c4:	085b      	lsrs	r3, r3, #1
 800d5c6:	f003 0301 	and.w	r3, r3, #1
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d002      	beq.n	800d5d4 <HAL_SUBGHZ_IRQHandler+0x50>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 800d5ce:	6878      	ldr	r0, [r7, #4]
 800d5d0:	f012 fe12 	bl	80201f8 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 800d5d4:	89fb      	ldrh	r3, [r7, #14]
 800d5d6:	089b      	lsrs	r3, r3, #2
 800d5d8:	f003 0301 	and.w	r3, r3, #1
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d002      	beq.n	800d5e6 <HAL_SUBGHZ_IRQHandler+0x62>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 800d5e0:	6878      	ldr	r0, [r7, #4]
 800d5e2:	f012 fe61 	bl	80202a8 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 800d5e6:	89fb      	ldrh	r3, [r7, #14]
 800d5e8:	08db      	lsrs	r3, r3, #3
 800d5ea:	f003 0301 	and.w	r3, r3, #1
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d002      	beq.n	800d5f8 <HAL_SUBGHZ_IRQHandler+0x74>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 800d5f2:	6878      	ldr	r0, [r7, #4]
 800d5f4:	f012 fe66 	bl	80202c4 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 800d5f8:	89fb      	ldrh	r3, [r7, #14]
 800d5fa:	091b      	lsrs	r3, r3, #4
 800d5fc:	f003 0301 	and.w	r3, r3, #1
 800d600:	2b00      	cmp	r3, #0
 800d602:	d002      	beq.n	800d60a <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 800d604:	6878      	ldr	r0, [r7, #4]
 800d606:	f012 fe6b 	bl	80202e0 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 800d60a:	89fb      	ldrh	r3, [r7, #14]
 800d60c:	095b      	lsrs	r3, r3, #5
 800d60e:	f003 0301 	and.w	r3, r3, #1
 800d612:	2b00      	cmp	r3, #0
 800d614:	d002      	beq.n	800d61c <HAL_SUBGHZ_IRQHandler+0x98>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 800d616:	6878      	ldr	r0, [r7, #4]
 800d618:	f012 fe38 	bl	802028c <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 800d61c:	89fb      	ldrh	r3, [r7, #14]
 800d61e:	099b      	lsrs	r3, r3, #6
 800d620:	f003 0301 	and.w	r3, r3, #1
 800d624:	2b00      	cmp	r3, #0
 800d626:	d002      	beq.n	800d62e <HAL_SUBGHZ_IRQHandler+0xaa>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 800d628:	6878      	ldr	r0, [r7, #4]
 800d62a:	f012 fdf3 	bl	8020214 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 800d62e:	89fb      	ldrh	r3, [r7, #14]
 800d630:	09db      	lsrs	r3, r3, #7
 800d632:	f003 0301 	and.w	r3, r3, #1
 800d636:	2b00      	cmp	r3, #0
 800d638:	d00e      	beq.n	800d658 <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 800d63a:	89fb      	ldrh	r3, [r7, #14]
 800d63c:	0a1b      	lsrs	r3, r3, #8
 800d63e:	f003 0301 	and.w	r3, r3, #1
 800d642:	2b00      	cmp	r3, #0
 800d644:	d004      	beq.n	800d650 <HAL_SUBGHZ_IRQHandler+0xcc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 800d646:	2101      	movs	r1, #1
 800d648:	6878      	ldr	r0, [r7, #4]
 800d64a:	f012 fdf1 	bl	8020230 <HAL_SUBGHZ_CADStatusCallback>
 800d64e:	e003      	b.n	800d658 <HAL_SUBGHZ_IRQHandler+0xd4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 800d650:	2100      	movs	r1, #0
 800d652:	6878      	ldr	r0, [r7, #4]
 800d654:	f012 fdec 	bl	8020230 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 800d658:	89fb      	ldrh	r3, [r7, #14]
 800d65a:	0a5b      	lsrs	r3, r3, #9
 800d65c:	f003 0301 	and.w	r3, r3, #1
 800d660:	2b00      	cmp	r3, #0
 800d662:	d002      	beq.n	800d66a <HAL_SUBGHZ_IRQHandler+0xe6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 800d664:	6878      	ldr	r0, [r7, #4]
 800d666:	f012 fe01 	bl	802026c <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 800d66a:	f107 020c 	add.w	r2, r7, #12
 800d66e:	2302      	movs	r3, #2
 800d670:	2102      	movs	r1, #2
 800d672:	6878      	ldr	r0, [r7, #4]
 800d674:	f7ff fe28 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
}
 800d678:	bf00      	nop
 800d67a:	3710      	adds	r7, #16
 800d67c:	46bd      	mov	sp, r7
 800d67e:	bd80      	pop	{r7, pc}

0800d680 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 800d680:	b480      	push	{r7}
 800d682:	b083      	sub	sp, #12
 800d684:	af00      	add	r7, sp, #0
 800d686:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800d688:	4b0c      	ldr	r3, [pc, #48]	; (800d6bc <SUBGHZSPI_Init+0x3c>)
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	4a0b      	ldr	r2, [pc, #44]	; (800d6bc <SUBGHZSPI_Init+0x3c>)
 800d68e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d692:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 800d694:	4a09      	ldr	r2, [pc, #36]	; (800d6bc <SUBGHZSPI_Init+0x3c>)
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 800d69c:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 800d69e:	4b07      	ldr	r3, [pc, #28]	; (800d6bc <SUBGHZSPI_Init+0x3c>)
 800d6a0:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 800d6a4:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800d6a6:	4b05      	ldr	r3, [pc, #20]	; (800d6bc <SUBGHZSPI_Init+0x3c>)
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	4a04      	ldr	r2, [pc, #16]	; (800d6bc <SUBGHZSPI_Init+0x3c>)
 800d6ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d6b0:	6013      	str	r3, [r2, #0]
}
 800d6b2:	bf00      	nop
 800d6b4:	370c      	adds	r7, #12
 800d6b6:	46bd      	mov	sp, r7
 800d6b8:	bc80      	pop	{r7}
 800d6ba:	4770      	bx	lr
 800d6bc:	58010000 	.word	0x58010000

0800d6c0 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 800d6c0:	b480      	push	{r7}
 800d6c2:	b087      	sub	sp, #28
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	6078      	str	r0, [r7, #4]
 800d6c8:	460b      	mov	r3, r1
 800d6ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800d6cc:	2300      	movs	r3, #0
 800d6ce:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800d6d0:	4b23      	ldr	r3, [pc, #140]	; (800d760 <SUBGHZSPI_Transmit+0xa0>)
 800d6d2:	681a      	ldr	r2, [r3, #0]
 800d6d4:	4613      	mov	r3, r2
 800d6d6:	00db      	lsls	r3, r3, #3
 800d6d8:	1a9b      	subs	r3, r3, r2
 800d6da:	009b      	lsls	r3, r3, #2
 800d6dc:	0cdb      	lsrs	r3, r3, #19
 800d6de:	2264      	movs	r2, #100	; 0x64
 800d6e0:	fb02 f303 	mul.w	r3, r2, r3
 800d6e4:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d105      	bne.n	800d6f8 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 800d6ec:	2301      	movs	r3, #1
 800d6ee:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	2201      	movs	r2, #1
 800d6f4:	609a      	str	r2, [r3, #8]
      break;
 800d6f6:	e008      	b.n	800d70a <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	3b01      	subs	r3, #1
 800d6fc:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800d6fe:	4b19      	ldr	r3, [pc, #100]	; (800d764 <SUBGHZSPI_Transmit+0xa4>)
 800d700:	689b      	ldr	r3, [r3, #8]
 800d702:	f003 0302 	and.w	r3, r3, #2
 800d706:	2b02      	cmp	r3, #2
 800d708:	d1ed      	bne.n	800d6e6 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800d70a:	4b17      	ldr	r3, [pc, #92]	; (800d768 <SUBGHZSPI_Transmit+0xa8>)
 800d70c:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 800d70e:	693b      	ldr	r3, [r7, #16]
 800d710:	78fa      	ldrb	r2, [r7, #3]
 800d712:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800d714:	4b12      	ldr	r3, [pc, #72]	; (800d760 <SUBGHZSPI_Transmit+0xa0>)
 800d716:	681a      	ldr	r2, [r3, #0]
 800d718:	4613      	mov	r3, r2
 800d71a:	00db      	lsls	r3, r3, #3
 800d71c:	1a9b      	subs	r3, r3, r2
 800d71e:	009b      	lsls	r3, r3, #2
 800d720:	0cdb      	lsrs	r3, r3, #19
 800d722:	2264      	movs	r2, #100	; 0x64
 800d724:	fb02 f303 	mul.w	r3, r2, r3
 800d728:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d105      	bne.n	800d73c <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 800d730:	2301      	movs	r3, #1
 800d732:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	2201      	movs	r2, #1
 800d738:	609a      	str	r2, [r3, #8]
      break;
 800d73a:	e008      	b.n	800d74e <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	3b01      	subs	r3, #1
 800d740:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800d742:	4b08      	ldr	r3, [pc, #32]	; (800d764 <SUBGHZSPI_Transmit+0xa4>)
 800d744:	689b      	ldr	r3, [r3, #8]
 800d746:	f003 0301 	and.w	r3, r3, #1
 800d74a:	2b01      	cmp	r3, #1
 800d74c:	d1ed      	bne.n	800d72a <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 800d74e:	4b05      	ldr	r3, [pc, #20]	; (800d764 <SUBGHZSPI_Transmit+0xa4>)
 800d750:	68db      	ldr	r3, [r3, #12]

  return status;
 800d752:	7dfb      	ldrb	r3, [r7, #23]
}
 800d754:	4618      	mov	r0, r3
 800d756:	371c      	adds	r7, #28
 800d758:	46bd      	mov	sp, r7
 800d75a:	bc80      	pop	{r7}
 800d75c:	4770      	bx	lr
 800d75e:	bf00      	nop
 800d760:	20000034 	.word	0x20000034
 800d764:	58010000 	.word	0x58010000
 800d768:	5801000c 	.word	0x5801000c

0800d76c <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 800d76c:	b480      	push	{r7}
 800d76e:	b087      	sub	sp, #28
 800d770:	af00      	add	r7, sp, #0
 800d772:	6078      	str	r0, [r7, #4]
 800d774:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d776:	2300      	movs	r3, #0
 800d778:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800d77a:	4b25      	ldr	r3, [pc, #148]	; (800d810 <SUBGHZSPI_Receive+0xa4>)
 800d77c:	681a      	ldr	r2, [r3, #0]
 800d77e:	4613      	mov	r3, r2
 800d780:	00db      	lsls	r3, r3, #3
 800d782:	1a9b      	subs	r3, r3, r2
 800d784:	009b      	lsls	r3, r3, #2
 800d786:	0cdb      	lsrs	r3, r3, #19
 800d788:	2264      	movs	r2, #100	; 0x64
 800d78a:	fb02 f303 	mul.w	r3, r2, r3
 800d78e:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800d790:	68fb      	ldr	r3, [r7, #12]
 800d792:	2b00      	cmp	r3, #0
 800d794:	d105      	bne.n	800d7a2 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 800d796:	2301      	movs	r3, #1
 800d798:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	2201      	movs	r2, #1
 800d79e:	609a      	str	r2, [r3, #8]
      break;
 800d7a0:	e008      	b.n	800d7b4 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 800d7a2:	68fb      	ldr	r3, [r7, #12]
 800d7a4:	3b01      	subs	r3, #1
 800d7a6:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800d7a8:	4b1a      	ldr	r3, [pc, #104]	; (800d814 <SUBGHZSPI_Receive+0xa8>)
 800d7aa:	689b      	ldr	r3, [r3, #8]
 800d7ac:	f003 0302 	and.w	r3, r3, #2
 800d7b0:	2b02      	cmp	r3, #2
 800d7b2:	d1ed      	bne.n	800d790 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800d7b4:	4b18      	ldr	r3, [pc, #96]	; (800d818 <SUBGHZSPI_Receive+0xac>)
 800d7b6:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 800d7b8:	693b      	ldr	r3, [r7, #16]
 800d7ba:	22ff      	movs	r2, #255	; 0xff
 800d7bc:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800d7be:	4b14      	ldr	r3, [pc, #80]	; (800d810 <SUBGHZSPI_Receive+0xa4>)
 800d7c0:	681a      	ldr	r2, [r3, #0]
 800d7c2:	4613      	mov	r3, r2
 800d7c4:	00db      	lsls	r3, r3, #3
 800d7c6:	1a9b      	subs	r3, r3, r2
 800d7c8:	009b      	lsls	r3, r3, #2
 800d7ca:	0cdb      	lsrs	r3, r3, #19
 800d7cc:	2264      	movs	r2, #100	; 0x64
 800d7ce:	fb02 f303 	mul.w	r3, r2, r3
 800d7d2:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d105      	bne.n	800d7e6 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 800d7da:	2301      	movs	r3, #1
 800d7dc:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	2201      	movs	r2, #1
 800d7e2:	609a      	str	r2, [r3, #8]
      break;
 800d7e4:	e008      	b.n	800d7f8 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	3b01      	subs	r3, #1
 800d7ea:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800d7ec:	4b09      	ldr	r3, [pc, #36]	; (800d814 <SUBGHZSPI_Receive+0xa8>)
 800d7ee:	689b      	ldr	r3, [r3, #8]
 800d7f0:	f003 0301 	and.w	r3, r3, #1
 800d7f4:	2b01      	cmp	r3, #1
 800d7f6:	d1ed      	bne.n	800d7d4 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 800d7f8:	4b06      	ldr	r3, [pc, #24]	; (800d814 <SUBGHZSPI_Receive+0xa8>)
 800d7fa:	68db      	ldr	r3, [r3, #12]
 800d7fc:	b2da      	uxtb	r2, r3
 800d7fe:	683b      	ldr	r3, [r7, #0]
 800d800:	701a      	strb	r2, [r3, #0]

  return status;
 800d802:	7dfb      	ldrb	r3, [r7, #23]
}
 800d804:	4618      	mov	r0, r3
 800d806:	371c      	adds	r7, #28
 800d808:	46bd      	mov	sp, r7
 800d80a:	bc80      	pop	{r7}
 800d80c:	4770      	bx	lr
 800d80e:	bf00      	nop
 800d810:	20000034 	.word	0x20000034
 800d814:	58010000 	.word	0x58010000
 800d818:	5801000c 	.word	0x5801000c

0800d81c <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	b082      	sub	sp, #8
 800d820:	af00      	add	r7, sp, #0
 800d822:	6078      	str	r0, [r7, #4]
  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	791b      	ldrb	r3, [r3, #4]
 800d828:	2b01      	cmp	r3, #1
 800d82a:	d106      	bne.n	800d83a <SUBGHZ_CheckDeviceReady+0x1e>
  {
    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800d82c:	f7ff fbb8 	bl	800cfa0 <LL_PWR_SelectSUBGHZSPI_NSS>

    HAL_Delay(1);
 800d830:	2001      	movs	r0, #1
 800d832:	f7f8 fcd8 	bl	80061e6 <HAL_Delay>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800d836:	f7ff fba3 	bl	800cf80 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 800d83a:	6878      	ldr	r0, [r7, #4]
 800d83c:	f000 f806 	bl	800d84c <SUBGHZ_WaitOnBusy>
 800d840:	4603      	mov	r3, r0
}
 800d842:	4618      	mov	r0, r3
 800d844:	3708      	adds	r7, #8
 800d846:	46bd      	mov	sp, r7
 800d848:	bd80      	pop	{r7, pc}
	...

0800d84c <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 800d84c:	b580      	push	{r7, lr}
 800d84e:	b086      	sub	sp, #24
 800d850:	af00      	add	r7, sp, #0
 800d852:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 800d854:	2300      	movs	r3, #0
 800d856:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 800d858:	4b12      	ldr	r3, [pc, #72]	; (800d8a4 <SUBGHZ_WaitOnBusy+0x58>)
 800d85a:	681a      	ldr	r2, [r3, #0]
 800d85c:	4613      	mov	r3, r2
 800d85e:	005b      	lsls	r3, r3, #1
 800d860:	4413      	add	r3, r2
 800d862:	00db      	lsls	r3, r3, #3
 800d864:	0d1b      	lsrs	r3, r3, #20
 800d866:	2264      	movs	r2, #100	; 0x64
 800d868:	fb02 f303 	mul.w	r3, r2, r3
 800d86c:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 800d86e:	f7ff fbc5 	bl	800cffc <LL_PWR_IsActiveFlag_RFBUSYMS>
 800d872:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 800d874:	68fb      	ldr	r3, [r7, #12]
 800d876:	2b00      	cmp	r3, #0
 800d878:	d105      	bne.n	800d886 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 800d87a:	2301      	movs	r3, #1
 800d87c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	2202      	movs	r2, #2
 800d882:	609a      	str	r2, [r3, #8]
      break;
 800d884:	e009      	b.n	800d89a <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	3b01      	subs	r3, #1
 800d88a:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 800d88c:	f7ff fba4 	bl	800cfd8 <LL_PWR_IsActiveFlag_RFBUSYS>
 800d890:	4602      	mov	r2, r0
 800d892:	693b      	ldr	r3, [r7, #16]
 800d894:	4013      	ands	r3, r2
 800d896:	2b01      	cmp	r3, #1
 800d898:	d0e9      	beq.n	800d86e <SUBGHZ_WaitOnBusy+0x22>

  return status;
 800d89a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d89c:	4618      	mov	r0, r3
 800d89e:	3718      	adds	r7, #24
 800d8a0:	46bd      	mov	sp, r7
 800d8a2:	bd80      	pop	{r7, pc}
 800d8a4:	20000034 	.word	0x20000034

0800d8a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d8a8:	b580      	push	{r7, lr}
 800d8aa:	b082      	sub	sp, #8
 800d8ac:	af00      	add	r7, sp, #0
 800d8ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d101      	bne.n	800d8ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d8b6:	2301      	movs	r3, #1
 800d8b8:	e049      	b.n	800d94e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d8c0:	b2db      	uxtb	r3, r3
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d106      	bne.n	800d8d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	2200      	movs	r2, #0
 800d8ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d8ce:	6878      	ldr	r0, [r7, #4]
 800d8d0:	f7f8 feb0 	bl	8006634 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	2202      	movs	r2, #2
 800d8d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	681a      	ldr	r2, [r3, #0]
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	3304      	adds	r3, #4
 800d8e4:	4619      	mov	r1, r3
 800d8e6:	4610      	mov	r0, r2
 800d8e8:	f000 f8fc 	bl	800dae4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	2201      	movs	r2, #1
 800d8f0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	2201      	movs	r2, #1
 800d8f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	2201      	movs	r2, #1
 800d900:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	2201      	movs	r2, #1
 800d908:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	2201      	movs	r2, #1
 800d910:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	2201      	movs	r2, #1
 800d918:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	2201      	movs	r2, #1
 800d920:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	2201      	movs	r2, #1
 800d928:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	2201      	movs	r2, #1
 800d930:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	2201      	movs	r2, #1
 800d938:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	2201      	movs	r2, #1
 800d940:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	2201      	movs	r2, #1
 800d948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d94c:	2300      	movs	r3, #0
}
 800d94e:	4618      	mov	r0, r3
 800d950:	3708      	adds	r7, #8
 800d952:	46bd      	mov	sp, r7
 800d954:	bd80      	pop	{r7, pc}

0800d956 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d956:	b580      	push	{r7, lr}
 800d958:	b084      	sub	sp, #16
 800d95a:	af00      	add	r7, sp, #0
 800d95c:	6078      	str	r0, [r7, #4]
 800d95e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d966:	2b01      	cmp	r3, #1
 800d968:	d101      	bne.n	800d96e <HAL_TIM_ConfigClockSource+0x18>
 800d96a:	2302      	movs	r3, #2
 800d96c:	e0b5      	b.n	800dada <HAL_TIM_ConfigClockSource+0x184>
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	2201      	movs	r2, #1
 800d972:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	2202      	movs	r2, #2
 800d97a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	689b      	ldr	r3, [r3, #8]
 800d984:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800d98c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800d990:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d992:	68fb      	ldr	r3, [r7, #12]
 800d994:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d998:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	68fa      	ldr	r2, [r7, #12]
 800d9a0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d9a2:	683b      	ldr	r3, [r7, #0]
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d9aa:	d03e      	beq.n	800da2a <HAL_TIM_ConfigClockSource+0xd4>
 800d9ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d9b0:	f200 8087 	bhi.w	800dac2 <HAL_TIM_ConfigClockSource+0x16c>
 800d9b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d9b8:	f000 8085 	beq.w	800dac6 <HAL_TIM_ConfigClockSource+0x170>
 800d9bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d9c0:	d87f      	bhi.n	800dac2 <HAL_TIM_ConfigClockSource+0x16c>
 800d9c2:	2b70      	cmp	r3, #112	; 0x70
 800d9c4:	d01a      	beq.n	800d9fc <HAL_TIM_ConfigClockSource+0xa6>
 800d9c6:	2b70      	cmp	r3, #112	; 0x70
 800d9c8:	d87b      	bhi.n	800dac2 <HAL_TIM_ConfigClockSource+0x16c>
 800d9ca:	2b60      	cmp	r3, #96	; 0x60
 800d9cc:	d050      	beq.n	800da70 <HAL_TIM_ConfigClockSource+0x11a>
 800d9ce:	2b60      	cmp	r3, #96	; 0x60
 800d9d0:	d877      	bhi.n	800dac2 <HAL_TIM_ConfigClockSource+0x16c>
 800d9d2:	2b50      	cmp	r3, #80	; 0x50
 800d9d4:	d03c      	beq.n	800da50 <HAL_TIM_ConfigClockSource+0xfa>
 800d9d6:	2b50      	cmp	r3, #80	; 0x50
 800d9d8:	d873      	bhi.n	800dac2 <HAL_TIM_ConfigClockSource+0x16c>
 800d9da:	2b40      	cmp	r3, #64	; 0x40
 800d9dc:	d058      	beq.n	800da90 <HAL_TIM_ConfigClockSource+0x13a>
 800d9de:	2b40      	cmp	r3, #64	; 0x40
 800d9e0:	d86f      	bhi.n	800dac2 <HAL_TIM_ConfigClockSource+0x16c>
 800d9e2:	2b30      	cmp	r3, #48	; 0x30
 800d9e4:	d064      	beq.n	800dab0 <HAL_TIM_ConfigClockSource+0x15a>
 800d9e6:	2b30      	cmp	r3, #48	; 0x30
 800d9e8:	d86b      	bhi.n	800dac2 <HAL_TIM_ConfigClockSource+0x16c>
 800d9ea:	2b20      	cmp	r3, #32
 800d9ec:	d060      	beq.n	800dab0 <HAL_TIM_ConfigClockSource+0x15a>
 800d9ee:	2b20      	cmp	r3, #32
 800d9f0:	d867      	bhi.n	800dac2 <HAL_TIM_ConfigClockSource+0x16c>
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d05c      	beq.n	800dab0 <HAL_TIM_ConfigClockSource+0x15a>
 800d9f6:	2b10      	cmp	r3, #16
 800d9f8:	d05a      	beq.n	800dab0 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800d9fa:	e062      	b.n	800dac2 <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	6818      	ldr	r0, [r3, #0]
 800da00:	683b      	ldr	r3, [r7, #0]
 800da02:	6899      	ldr	r1, [r3, #8]
 800da04:	683b      	ldr	r3, [r7, #0]
 800da06:	685a      	ldr	r2, [r3, #4]
 800da08:	683b      	ldr	r3, [r7, #0]
 800da0a:	68db      	ldr	r3, [r3, #12]
 800da0c:	f000 f945 	bl	800dc9a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	689b      	ldr	r3, [r3, #8]
 800da16:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800da18:	68fb      	ldr	r3, [r7, #12]
 800da1a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800da1e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	68fa      	ldr	r2, [r7, #12]
 800da26:	609a      	str	r2, [r3, #8]
      break;
 800da28:	e04e      	b.n	800dac8 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	6818      	ldr	r0, [r3, #0]
 800da2e:	683b      	ldr	r3, [r7, #0]
 800da30:	6899      	ldr	r1, [r3, #8]
 800da32:	683b      	ldr	r3, [r7, #0]
 800da34:	685a      	ldr	r2, [r3, #4]
 800da36:	683b      	ldr	r3, [r7, #0]
 800da38:	68db      	ldr	r3, [r3, #12]
 800da3a:	f000 f92e 	bl	800dc9a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	689a      	ldr	r2, [r3, #8]
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800da4c:	609a      	str	r2, [r3, #8]
      break;
 800da4e:	e03b      	b.n	800dac8 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	6818      	ldr	r0, [r3, #0]
 800da54:	683b      	ldr	r3, [r7, #0]
 800da56:	6859      	ldr	r1, [r3, #4]
 800da58:	683b      	ldr	r3, [r7, #0]
 800da5a:	68db      	ldr	r3, [r3, #12]
 800da5c:	461a      	mov	r2, r3
 800da5e:	f000 f8a3 	bl	800dba8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	2150      	movs	r1, #80	; 0x50
 800da68:	4618      	mov	r0, r3
 800da6a:	f000 f8fa 	bl	800dc62 <TIM_ITRx_SetConfig>
      break;
 800da6e:	e02b      	b.n	800dac8 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	6818      	ldr	r0, [r3, #0]
 800da74:	683b      	ldr	r3, [r7, #0]
 800da76:	6859      	ldr	r1, [r3, #4]
 800da78:	683b      	ldr	r3, [r7, #0]
 800da7a:	68db      	ldr	r3, [r3, #12]
 800da7c:	461a      	mov	r2, r3
 800da7e:	f000 f8c1 	bl	800dc04 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	2160      	movs	r1, #96	; 0x60
 800da88:	4618      	mov	r0, r3
 800da8a:	f000 f8ea 	bl	800dc62 <TIM_ITRx_SetConfig>
      break;
 800da8e:	e01b      	b.n	800dac8 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	6818      	ldr	r0, [r3, #0]
 800da94:	683b      	ldr	r3, [r7, #0]
 800da96:	6859      	ldr	r1, [r3, #4]
 800da98:	683b      	ldr	r3, [r7, #0]
 800da9a:	68db      	ldr	r3, [r3, #12]
 800da9c:	461a      	mov	r2, r3
 800da9e:	f000 f883 	bl	800dba8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	681b      	ldr	r3, [r3, #0]
 800daa6:	2140      	movs	r1, #64	; 0x40
 800daa8:	4618      	mov	r0, r3
 800daaa:	f000 f8da 	bl	800dc62 <TIM_ITRx_SetConfig>
      break;
 800daae:	e00b      	b.n	800dac8 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	681a      	ldr	r2, [r3, #0]
 800dab4:	683b      	ldr	r3, [r7, #0]
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	4619      	mov	r1, r3
 800daba:	4610      	mov	r0, r2
 800dabc:	f000 f8d1 	bl	800dc62 <TIM_ITRx_SetConfig>
        break;
 800dac0:	e002      	b.n	800dac8 <HAL_TIM_ConfigClockSource+0x172>
      break;
 800dac2:	bf00      	nop
 800dac4:	e000      	b.n	800dac8 <HAL_TIM_ConfigClockSource+0x172>
      break;
 800dac6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	2201      	movs	r2, #1
 800dacc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	2200      	movs	r2, #0
 800dad4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800dad8:	2300      	movs	r3, #0
}
 800dada:	4618      	mov	r0, r3
 800dadc:	3710      	adds	r7, #16
 800dade:	46bd      	mov	sp, r7
 800dae0:	bd80      	pop	{r7, pc}
	...

0800dae4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800dae4:	b480      	push	{r7}
 800dae6:	b085      	sub	sp, #20
 800dae8:	af00      	add	r7, sp, #0
 800daea:	6078      	str	r0, [r7, #4]
 800daec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	4a29      	ldr	r2, [pc, #164]	; (800db9c <TIM_Base_SetConfig+0xb8>)
 800daf8:	4293      	cmp	r3, r2
 800dafa:	d003      	beq.n	800db04 <TIM_Base_SetConfig+0x20>
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800db02:	d108      	bne.n	800db16 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800db04:	68fb      	ldr	r3, [r7, #12]
 800db06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800db0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800db0c:	683b      	ldr	r3, [r7, #0]
 800db0e:	685b      	ldr	r3, [r3, #4]
 800db10:	68fa      	ldr	r2, [r7, #12]
 800db12:	4313      	orrs	r3, r2
 800db14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	4a20      	ldr	r2, [pc, #128]	; (800db9c <TIM_Base_SetConfig+0xb8>)
 800db1a:	4293      	cmp	r3, r2
 800db1c:	d00b      	beq.n	800db36 <TIM_Base_SetConfig+0x52>
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800db24:	d007      	beq.n	800db36 <TIM_Base_SetConfig+0x52>
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	4a1d      	ldr	r2, [pc, #116]	; (800dba0 <TIM_Base_SetConfig+0xbc>)
 800db2a:	4293      	cmp	r3, r2
 800db2c:	d003      	beq.n	800db36 <TIM_Base_SetConfig+0x52>
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	4a1c      	ldr	r2, [pc, #112]	; (800dba4 <TIM_Base_SetConfig+0xc0>)
 800db32:	4293      	cmp	r3, r2
 800db34:	d108      	bne.n	800db48 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800db3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800db3e:	683b      	ldr	r3, [r7, #0]
 800db40:	68db      	ldr	r3, [r3, #12]
 800db42:	68fa      	ldr	r2, [r7, #12]
 800db44:	4313      	orrs	r3, r2
 800db46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800db4e:	683b      	ldr	r3, [r7, #0]
 800db50:	695b      	ldr	r3, [r3, #20]
 800db52:	4313      	orrs	r3, r2
 800db54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	68fa      	ldr	r2, [r7, #12]
 800db5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800db5c:	683b      	ldr	r3, [r7, #0]
 800db5e:	689a      	ldr	r2, [r3, #8]
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800db64:	683b      	ldr	r3, [r7, #0]
 800db66:	681a      	ldr	r2, [r3, #0]
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	4a0b      	ldr	r2, [pc, #44]	; (800db9c <TIM_Base_SetConfig+0xb8>)
 800db70:	4293      	cmp	r3, r2
 800db72:	d007      	beq.n	800db84 <TIM_Base_SetConfig+0xa0>
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	4a0a      	ldr	r2, [pc, #40]	; (800dba0 <TIM_Base_SetConfig+0xbc>)
 800db78:	4293      	cmp	r3, r2
 800db7a:	d003      	beq.n	800db84 <TIM_Base_SetConfig+0xa0>
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	4a09      	ldr	r2, [pc, #36]	; (800dba4 <TIM_Base_SetConfig+0xc0>)
 800db80:	4293      	cmp	r3, r2
 800db82:	d103      	bne.n	800db8c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800db84:	683b      	ldr	r3, [r7, #0]
 800db86:	691a      	ldr	r2, [r3, #16]
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	2201      	movs	r2, #1
 800db90:	615a      	str	r2, [r3, #20]
}
 800db92:	bf00      	nop
 800db94:	3714      	adds	r7, #20
 800db96:	46bd      	mov	sp, r7
 800db98:	bc80      	pop	{r7}
 800db9a:	4770      	bx	lr
 800db9c:	40012c00 	.word	0x40012c00
 800dba0:	40014400 	.word	0x40014400
 800dba4:	40014800 	.word	0x40014800

0800dba8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dba8:	b480      	push	{r7}
 800dbaa:	b087      	sub	sp, #28
 800dbac:	af00      	add	r7, sp, #0
 800dbae:	60f8      	str	r0, [r7, #12]
 800dbb0:	60b9      	str	r1, [r7, #8]
 800dbb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	6a1b      	ldr	r3, [r3, #32]
 800dbb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dbba:	68fb      	ldr	r3, [r7, #12]
 800dbbc:	6a1b      	ldr	r3, [r3, #32]
 800dbbe:	f023 0201 	bic.w	r2, r3, #1
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	699b      	ldr	r3, [r3, #24]
 800dbca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800dbcc:	693b      	ldr	r3, [r7, #16]
 800dbce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800dbd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	011b      	lsls	r3, r3, #4
 800dbd8:	693a      	ldr	r2, [r7, #16]
 800dbda:	4313      	orrs	r3, r2
 800dbdc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800dbde:	697b      	ldr	r3, [r7, #20]
 800dbe0:	f023 030a 	bic.w	r3, r3, #10
 800dbe4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800dbe6:	697a      	ldr	r2, [r7, #20]
 800dbe8:	68bb      	ldr	r3, [r7, #8]
 800dbea:	4313      	orrs	r3, r2
 800dbec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	693a      	ldr	r2, [r7, #16]
 800dbf2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	697a      	ldr	r2, [r7, #20]
 800dbf8:	621a      	str	r2, [r3, #32]
}
 800dbfa:	bf00      	nop
 800dbfc:	371c      	adds	r7, #28
 800dbfe:	46bd      	mov	sp, r7
 800dc00:	bc80      	pop	{r7}
 800dc02:	4770      	bx	lr

0800dc04 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dc04:	b480      	push	{r7}
 800dc06:	b087      	sub	sp, #28
 800dc08:	af00      	add	r7, sp, #0
 800dc0a:	60f8      	str	r0, [r7, #12]
 800dc0c:	60b9      	str	r1, [r7, #8]
 800dc0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	6a1b      	ldr	r3, [r3, #32]
 800dc14:	f023 0210 	bic.w	r2, r3, #16
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	699b      	ldr	r3, [r3, #24]
 800dc20:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	6a1b      	ldr	r3, [r3, #32]
 800dc26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800dc28:	697b      	ldr	r3, [r7, #20]
 800dc2a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800dc2e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	031b      	lsls	r3, r3, #12
 800dc34:	697a      	ldr	r2, [r7, #20]
 800dc36:	4313      	orrs	r3, r2
 800dc38:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800dc3a:	693b      	ldr	r3, [r7, #16]
 800dc3c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800dc40:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800dc42:	68bb      	ldr	r3, [r7, #8]
 800dc44:	011b      	lsls	r3, r3, #4
 800dc46:	693a      	ldr	r2, [r7, #16]
 800dc48:	4313      	orrs	r3, r2
 800dc4a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	697a      	ldr	r2, [r7, #20]
 800dc50:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	693a      	ldr	r2, [r7, #16]
 800dc56:	621a      	str	r2, [r3, #32]
}
 800dc58:	bf00      	nop
 800dc5a:	371c      	adds	r7, #28
 800dc5c:	46bd      	mov	sp, r7
 800dc5e:	bc80      	pop	{r7}
 800dc60:	4770      	bx	lr

0800dc62 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800dc62:	b480      	push	{r7}
 800dc64:	b085      	sub	sp, #20
 800dc66:	af00      	add	r7, sp, #0
 800dc68:	6078      	str	r0, [r7, #4]
 800dc6a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	689b      	ldr	r3, [r3, #8]
 800dc70:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800dc72:	68fb      	ldr	r3, [r7, #12]
 800dc74:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800dc78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dc7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800dc7e:	683a      	ldr	r2, [r7, #0]
 800dc80:	68fb      	ldr	r3, [r7, #12]
 800dc82:	4313      	orrs	r3, r2
 800dc84:	f043 0307 	orr.w	r3, r3, #7
 800dc88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	68fa      	ldr	r2, [r7, #12]
 800dc8e:	609a      	str	r2, [r3, #8]
}
 800dc90:	bf00      	nop
 800dc92:	3714      	adds	r7, #20
 800dc94:	46bd      	mov	sp, r7
 800dc96:	bc80      	pop	{r7}
 800dc98:	4770      	bx	lr

0800dc9a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800dc9a:	b480      	push	{r7}
 800dc9c:	b087      	sub	sp, #28
 800dc9e:	af00      	add	r7, sp, #0
 800dca0:	60f8      	str	r0, [r7, #12]
 800dca2:	60b9      	str	r1, [r7, #8]
 800dca4:	607a      	str	r2, [r7, #4]
 800dca6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800dca8:	68fb      	ldr	r3, [r7, #12]
 800dcaa:	689b      	ldr	r3, [r3, #8]
 800dcac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800dcae:	697b      	ldr	r3, [r7, #20]
 800dcb0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800dcb4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800dcb6:	683b      	ldr	r3, [r7, #0]
 800dcb8:	021a      	lsls	r2, r3, #8
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	431a      	orrs	r2, r3
 800dcbe:	68bb      	ldr	r3, [r7, #8]
 800dcc0:	4313      	orrs	r3, r2
 800dcc2:	697a      	ldr	r2, [r7, #20]
 800dcc4:	4313      	orrs	r3, r2
 800dcc6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	697a      	ldr	r2, [r7, #20]
 800dccc:	609a      	str	r2, [r3, #8]
}
 800dcce:	bf00      	nop
 800dcd0:	371c      	adds	r7, #28
 800dcd2:	46bd      	mov	sp, r7
 800dcd4:	bc80      	pop	{r7}
 800dcd6:	4770      	bx	lr

0800dcd8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800dcd8:	b480      	push	{r7}
 800dcda:	b085      	sub	sp, #20
 800dcdc:	af00      	add	r7, sp, #0
 800dcde:	6078      	str	r0, [r7, #4]
 800dce0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dce8:	2b01      	cmp	r3, #1
 800dcea:	d101      	bne.n	800dcf0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800dcec:	2302      	movs	r3, #2
 800dcee:	e04a      	b.n	800dd86 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	2201      	movs	r2, #1
 800dcf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	2202      	movs	r2, #2
 800dcfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	685b      	ldr	r3, [r3, #4]
 800dd06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	689b      	ldr	r3, [r3, #8]
 800dd0e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	4a1e      	ldr	r2, [pc, #120]	; (800dd90 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800dd16:	4293      	cmp	r3, r2
 800dd18:	d108      	bne.n	800dd2c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800dd20:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800dd22:	683b      	ldr	r3, [r7, #0]
 800dd24:	685b      	ldr	r3, [r3, #4]
 800dd26:	68fa      	ldr	r2, [r7, #12]
 800dd28:	4313      	orrs	r3, r2
 800dd2a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dd32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800dd34:	683b      	ldr	r3, [r7, #0]
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	68fa      	ldr	r2, [r7, #12]
 800dd3a:	4313      	orrs	r3, r2
 800dd3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	68fa      	ldr	r2, [r7, #12]
 800dd44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	681b      	ldr	r3, [r3, #0]
 800dd4a:	4a11      	ldr	r2, [pc, #68]	; (800dd90 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800dd4c:	4293      	cmp	r3, r2
 800dd4e:	d004      	beq.n	800dd5a <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dd58:	d10c      	bne.n	800dd74 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800dd5a:	68bb      	ldr	r3, [r7, #8]
 800dd5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dd60:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800dd62:	683b      	ldr	r3, [r7, #0]
 800dd64:	689b      	ldr	r3, [r3, #8]
 800dd66:	68ba      	ldr	r2, [r7, #8]
 800dd68:	4313      	orrs	r3, r2
 800dd6a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	68ba      	ldr	r2, [r7, #8]
 800dd72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	2201      	movs	r2, #1
 800dd78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	2200      	movs	r2, #0
 800dd80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800dd84:	2300      	movs	r3, #0
}
 800dd86:	4618      	mov	r0, r3
 800dd88:	3714      	adds	r7, #20
 800dd8a:	46bd      	mov	sp, r7
 800dd8c:	bc80      	pop	{r7}
 800dd8e:	4770      	bx	lr
 800dd90:	40012c00 	.word	0x40012c00

0800dd94 <LL_RCC_GetUSARTClockSource>:
{
 800dd94:	b480      	push	{r7}
 800dd96:	b083      	sub	sp, #12
 800dd98:	af00      	add	r7, sp, #0
 800dd9a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 800dd9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800dda0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	401a      	ands	r2, r3
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	041b      	lsls	r3, r3, #16
 800ddac:	4313      	orrs	r3, r2
}
 800ddae:	4618      	mov	r0, r3
 800ddb0:	370c      	adds	r7, #12
 800ddb2:	46bd      	mov	sp, r7
 800ddb4:	bc80      	pop	{r7}
 800ddb6:	4770      	bx	lr

0800ddb8 <LL_RCC_GetLPUARTClockSource>:
{
 800ddb8:	b480      	push	{r7}
 800ddba:	b083      	sub	sp, #12
 800ddbc:	af00      	add	r7, sp, #0
 800ddbe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800ddc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ddc4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	4013      	ands	r3, r2
}
 800ddcc:	4618      	mov	r0, r3
 800ddce:	370c      	adds	r7, #12
 800ddd0:	46bd      	mov	sp, r7
 800ddd2:	bc80      	pop	{r7}
 800ddd4:	4770      	bx	lr

0800ddd6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ddd6:	b580      	push	{r7, lr}
 800ddd8:	b082      	sub	sp, #8
 800ddda:	af00      	add	r7, sp, #0
 800dddc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d101      	bne.n	800dde8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800dde4:	2301      	movs	r3, #1
 800dde6:	e042      	b.n	800de6e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	d106      	bne.n	800de00 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	2200      	movs	r2, #0
 800ddf6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ddfa:	6878      	ldr	r0, [r7, #4]
 800ddfc:	f7f8 febe 	bl	8006b7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	2224      	movs	r2, #36	; 0x24
 800de04:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	681a      	ldr	r2, [r3, #0]
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	f022 0201 	bic.w	r2, r2, #1
 800de16:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800de18:	6878      	ldr	r0, [r7, #4]
 800de1a:	f000 fb2d 	bl	800e478 <UART_SetConfig>
 800de1e:	4603      	mov	r3, r0
 800de20:	2b01      	cmp	r3, #1
 800de22:	d101      	bne.n	800de28 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800de24:	2301      	movs	r3, #1
 800de26:	e022      	b.n	800de6e <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d002      	beq.n	800de36 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800de30:	6878      	ldr	r0, [r7, #4]
 800de32:	f000 fd71 	bl	800e918 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	685a      	ldr	r2, [r3, #4]
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800de44:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	681b      	ldr	r3, [r3, #0]
 800de4a:	689a      	ldr	r2, [r3, #8]
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800de54:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	681b      	ldr	r3, [r3, #0]
 800de5a:	681a      	ldr	r2, [r3, #0]
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	f042 0201 	orr.w	r2, r2, #1
 800de64:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800de66:	6878      	ldr	r0, [r7, #4]
 800de68:	f000 fdf7 	bl	800ea5a <UART_CheckIdleState>
 800de6c:	4603      	mov	r3, r0
}
 800de6e:	4618      	mov	r0, r3
 800de70:	3708      	adds	r7, #8
 800de72:	46bd      	mov	sp, r7
 800de74:	bd80      	pop	{r7, pc}

0800de76 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800de76:	b580      	push	{r7, lr}
 800de78:	b084      	sub	sp, #16
 800de7a:	af00      	add	r7, sp, #0
 800de7c:	60f8      	str	r0, [r7, #12]
 800de7e:	60b9      	str	r1, [r7, #8]
 800de80:	4613      	mov	r3, r2
 800de82:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de8a:	2b20      	cmp	r3, #32
 800de8c:	d11d      	bne.n	800deca <HAL_UART_Receive_IT+0x54>
  {
    if ((pData == NULL) || (Size == 0U))
 800de8e:	68bb      	ldr	r3, [r7, #8]
 800de90:	2b00      	cmp	r3, #0
 800de92:	d002      	beq.n	800de9a <HAL_UART_Receive_IT+0x24>
 800de94:	88fb      	ldrh	r3, [r7, #6]
 800de96:	2b00      	cmp	r3, #0
 800de98:	d101      	bne.n	800de9e <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800de9a:	2301      	movs	r3, #1
 800de9c:	e016      	b.n	800decc <HAL_UART_Receive_IT+0x56>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 800de9e:	68fb      	ldr	r3, [r7, #12]
 800dea0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800dea4:	2b01      	cmp	r3, #1
 800dea6:	d101      	bne.n	800deac <HAL_UART_Receive_IT+0x36>
 800dea8:	2302      	movs	r3, #2
 800deaa:	e00f      	b.n	800decc <HAL_UART_Receive_IT+0x56>
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	2201      	movs	r2, #1
 800deb0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	2200      	movs	r2, #0
 800deb8:	66da      	str	r2, [r3, #108]	; 0x6c

    return(UART_Start_Receive_IT(huart, pData, Size));
 800deba:	88fb      	ldrh	r3, [r7, #6]
 800debc:	461a      	mov	r2, r3
 800debe:	68b9      	ldr	r1, [r7, #8]
 800dec0:	68f8      	ldr	r0, [r7, #12]
 800dec2:	f000 fe95 	bl	800ebf0 <UART_Start_Receive_IT>
 800dec6:	4603      	mov	r3, r0
 800dec8:	e000      	b.n	800decc <HAL_UART_Receive_IT+0x56>
  }
  else
  {
    return HAL_BUSY;
 800deca:	2302      	movs	r3, #2
  }
}
 800decc:	4618      	mov	r0, r3
 800dece:	3710      	adds	r7, #16
 800ded0:	46bd      	mov	sp, r7
 800ded2:	bd80      	pop	{r7, pc}

0800ded4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ded4:	b580      	push	{r7, lr}
 800ded6:	b084      	sub	sp, #16
 800ded8:	af00      	add	r7, sp, #0
 800deda:	60f8      	str	r0, [r7, #12]
 800dedc:	60b9      	str	r1, [r7, #8]
 800dede:	4613      	mov	r3, r2
 800dee0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800dee2:	68fb      	ldr	r3, [r7, #12]
 800dee4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800dee8:	2b20      	cmp	r3, #32
 800deea:	d168      	bne.n	800dfbe <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 800deec:	68bb      	ldr	r3, [r7, #8]
 800deee:	2b00      	cmp	r3, #0
 800def0:	d002      	beq.n	800def8 <HAL_UART_Transmit_DMA+0x24>
 800def2:	88fb      	ldrh	r3, [r7, #6]
 800def4:	2b00      	cmp	r3, #0
 800def6:	d101      	bne.n	800defc <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800def8:	2301      	movs	r3, #1
 800defa:	e061      	b.n	800dfc0 <HAL_UART_Transmit_DMA+0xec>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800df02:	2b01      	cmp	r3, #1
 800df04:	d101      	bne.n	800df0a <HAL_UART_Transmit_DMA+0x36>
 800df06:	2302      	movs	r3, #2
 800df08:	e05a      	b.n	800dfc0 <HAL_UART_Transmit_DMA+0xec>
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	2201      	movs	r2, #1
 800df0e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	68ba      	ldr	r2, [r7, #8]
 800df16:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	88fa      	ldrh	r2, [r7, #6]
 800df1c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	88fa      	ldrh	r2, [r7, #6]
 800df24:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	2200      	movs	r2, #0
 800df2c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	2221      	movs	r2, #33	; 0x21
 800df34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d02c      	beq.n	800df9a <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800df44:	4a20      	ldr	r2, [pc, #128]	; (800dfc8 <HAL_UART_Transmit_DMA+0xf4>)
 800df46:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800df4c:	4a1f      	ldr	r2, [pc, #124]	; (800dfcc <HAL_UART_Transmit_DMA+0xf8>)
 800df4e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800df54:	4a1e      	ldr	r2, [pc, #120]	; (800dfd0 <HAL_UART_Transmit_DMA+0xfc>)
 800df56:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800df5c:	2200      	movs	r2, #0
 800df5e:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	6f98      	ldr	r0, [r3, #120]	; 0x78
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800df68:	4619      	mov	r1, r3
 800df6a:	68fb      	ldr	r3, [r7, #12]
 800df6c:	681b      	ldr	r3, [r3, #0]
 800df6e:	3328      	adds	r3, #40	; 0x28
 800df70:	461a      	mov	r2, r3
 800df72:	88fb      	ldrh	r3, [r7, #6]
 800df74:	f7fa fa6a 	bl	800844c <HAL_DMA_Start_IT>
 800df78:	4603      	mov	r3, r0
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d00d      	beq.n	800df9a <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800df7e:	68fb      	ldr	r3, [r7, #12]
 800df80:	2210      	movs	r2, #16
 800df82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	2200      	movs	r2, #0
 800df8a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	2220      	movs	r2, #32
 800df92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800df96:	2301      	movs	r3, #1
 800df98:	e012      	b.n	800dfc0 <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	2240      	movs	r2, #64	; 0x40
 800dfa0:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	2200      	movs	r2, #0
 800dfa6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	689a      	ldr	r2, [r3, #8]
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	681b      	ldr	r3, [r3, #0]
 800dfb4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800dfb8:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800dfba:	2300      	movs	r3, #0
 800dfbc:	e000      	b.n	800dfc0 <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 800dfbe:	2302      	movs	r3, #2
  }
}
 800dfc0:	4618      	mov	r0, r3
 800dfc2:	3710      	adds	r7, #16
 800dfc4:	46bd      	mov	sp, r7
 800dfc6:	bd80      	pop	{r7, pc}
 800dfc8:	0800ee05 	.word	0x0800ee05
 800dfcc:	0800ee59 	.word	0x0800ee59
 800dfd0:	0800ee75 	.word	0x0800ee75

0800dfd4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800dfd4:	b580      	push	{r7, lr}
 800dfd6:	b088      	sub	sp, #32
 800dfd8:	af00      	add	r7, sp, #0
 800dfda:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	69db      	ldr	r3, [r3, #28]
 800dfe2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	689b      	ldr	r3, [r3, #8]
 800dff2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800dff4:	69fa      	ldr	r2, [r7, #28]
 800dff6:	f640 030f 	movw	r3, #2063	; 0x80f
 800dffa:	4013      	ands	r3, r2
 800dffc:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800dffe:	693b      	ldr	r3, [r7, #16]
 800e000:	2b00      	cmp	r3, #0
 800e002:	d118      	bne.n	800e036 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e004:	69fb      	ldr	r3, [r7, #28]
 800e006:	f003 0320 	and.w	r3, r3, #32
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d013      	beq.n	800e036 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e00e:	69bb      	ldr	r3, [r7, #24]
 800e010:	f003 0320 	and.w	r3, r3, #32
 800e014:	2b00      	cmp	r3, #0
 800e016:	d104      	bne.n	800e022 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e018:	697b      	ldr	r3, [r7, #20]
 800e01a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d009      	beq.n	800e036 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e026:	2b00      	cmp	r3, #0
 800e028:	f000 81fb 	beq.w	800e422 <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e030:	6878      	ldr	r0, [r7, #4]
 800e032:	4798      	blx	r3
      }
      return;
 800e034:	e1f5      	b.n	800e422 <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800e036:	693b      	ldr	r3, [r7, #16]
 800e038:	2b00      	cmp	r3, #0
 800e03a:	f000 80ef 	beq.w	800e21c <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800e03e:	697a      	ldr	r2, [r7, #20]
 800e040:	4b73      	ldr	r3, [pc, #460]	; (800e210 <HAL_UART_IRQHandler+0x23c>)
 800e042:	4013      	ands	r3, r2
 800e044:	2b00      	cmp	r3, #0
 800e046:	d105      	bne.n	800e054 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800e048:	69ba      	ldr	r2, [r7, #24]
 800e04a:	4b72      	ldr	r3, [pc, #456]	; (800e214 <HAL_UART_IRQHandler+0x240>)
 800e04c:	4013      	ands	r3, r2
 800e04e:	2b00      	cmp	r3, #0
 800e050:	f000 80e4 	beq.w	800e21c <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e054:	69fb      	ldr	r3, [r7, #28]
 800e056:	f003 0301 	and.w	r3, r3, #1
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d010      	beq.n	800e080 <HAL_UART_IRQHandler+0xac>
 800e05e:	69bb      	ldr	r3, [r7, #24]
 800e060:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e064:	2b00      	cmp	r3, #0
 800e066:	d00b      	beq.n	800e080 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	2201      	movs	r2, #1
 800e06e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e076:	f043 0201 	orr.w	r2, r3, #1
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e080:	69fb      	ldr	r3, [r7, #28]
 800e082:	f003 0302 	and.w	r3, r3, #2
 800e086:	2b00      	cmp	r3, #0
 800e088:	d010      	beq.n	800e0ac <HAL_UART_IRQHandler+0xd8>
 800e08a:	697b      	ldr	r3, [r7, #20]
 800e08c:	f003 0301 	and.w	r3, r3, #1
 800e090:	2b00      	cmp	r3, #0
 800e092:	d00b      	beq.n	800e0ac <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	2202      	movs	r2, #2
 800e09a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e0a2:	f043 0204 	orr.w	r2, r3, #4
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e0ac:	69fb      	ldr	r3, [r7, #28]
 800e0ae:	f003 0304 	and.w	r3, r3, #4
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d010      	beq.n	800e0d8 <HAL_UART_IRQHandler+0x104>
 800e0b6:	697b      	ldr	r3, [r7, #20]
 800e0b8:	f003 0301 	and.w	r3, r3, #1
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d00b      	beq.n	800e0d8 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	2204      	movs	r2, #4
 800e0c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e0ce:	f043 0202 	orr.w	r2, r3, #2
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e0d8:	69fb      	ldr	r3, [r7, #28]
 800e0da:	f003 0308 	and.w	r3, r3, #8
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d015      	beq.n	800e10e <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e0e2:	69bb      	ldr	r3, [r7, #24]
 800e0e4:	f003 0320 	and.w	r3, r3, #32
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d104      	bne.n	800e0f6 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800e0ec:	697a      	ldr	r2, [r7, #20]
 800e0ee:	4b48      	ldr	r3, [pc, #288]	; (800e210 <HAL_UART_IRQHandler+0x23c>)
 800e0f0:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d00b      	beq.n	800e10e <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	2208      	movs	r2, #8
 800e0fc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e104:	f043 0208 	orr.w	r2, r3, #8
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e10e:	69fb      	ldr	r3, [r7, #28]
 800e110:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e114:	2b00      	cmp	r3, #0
 800e116:	d011      	beq.n	800e13c <HAL_UART_IRQHandler+0x168>
 800e118:	69bb      	ldr	r3, [r7, #24]
 800e11a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d00c      	beq.n	800e13c <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e12a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e132:	f043 0220 	orr.w	r2, r3, #32
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e142:	2b00      	cmp	r3, #0
 800e144:	f000 816f 	beq.w	800e426 <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e148:	69fb      	ldr	r3, [r7, #28]
 800e14a:	f003 0320 	and.w	r3, r3, #32
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d011      	beq.n	800e176 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e152:	69bb      	ldr	r3, [r7, #24]
 800e154:	f003 0320 	and.w	r3, r3, #32
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d104      	bne.n	800e166 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e15c:	697b      	ldr	r3, [r7, #20]
 800e15e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e162:	2b00      	cmp	r3, #0
 800e164:	d007      	beq.n	800e176 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d003      	beq.n	800e176 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e172:	6878      	ldr	r0, [r7, #4]
 800e174:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e17c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	681b      	ldr	r3, [r3, #0]
 800e182:	689b      	ldr	r3, [r3, #8]
 800e184:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e188:	2b40      	cmp	r3, #64	; 0x40
 800e18a:	d004      	beq.n	800e196 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e192:	2b00      	cmp	r3, #0
 800e194:	d031      	beq.n	800e1fa <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e196:	6878      	ldr	r0, [r7, #4]
 800e198:	f000 fe03 	bl	800eda2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	681b      	ldr	r3, [r3, #0]
 800e1a0:	689b      	ldr	r3, [r3, #8]
 800e1a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e1a6:	2b40      	cmp	r3, #64	; 0x40
 800e1a8:	d123      	bne.n	800e1f2 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	681b      	ldr	r3, [r3, #0]
 800e1ae:	689a      	ldr	r2, [r3, #8]
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e1b8:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d013      	beq.n	800e1ea <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e1c6:	4a14      	ldr	r2, [pc, #80]	; (800e218 <HAL_UART_IRQHandler+0x244>)
 800e1c8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e1ce:	4618      	mov	r0, r3
 800e1d0:	f7fa fa18 	bl	8008604 <HAL_DMA_Abort_IT>
 800e1d4:	4603      	mov	r3, r0
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d017      	beq.n	800e20a <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e1de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e1e0:	687a      	ldr	r2, [r7, #4]
 800e1e2:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800e1e4:	4610      	mov	r0, r2
 800e1e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e1e8:	e00f      	b.n	800e20a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e1ea:	6878      	ldr	r0, [r7, #4]
 800e1ec:	f000 f92f 	bl	800e44e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e1f0:	e00b      	b.n	800e20a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e1f2:	6878      	ldr	r0, [r7, #4]
 800e1f4:	f000 f92b 	bl	800e44e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e1f8:	e007      	b.n	800e20a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e1fa:	6878      	ldr	r0, [r7, #4]
 800e1fc:	f000 f927 	bl	800e44e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	2200      	movs	r2, #0
 800e204:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800e208:	e10d      	b.n	800e426 <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e20a:	bf00      	nop
    return;
 800e20c:	e10b      	b.n	800e426 <HAL_UART_IRQHandler+0x452>
 800e20e:	bf00      	nop
 800e210:	10000001 	.word	0x10000001
 800e214:	04000120 	.word	0x04000120
 800e218:	0800eef5 	.word	0x0800eef5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e220:	2b01      	cmp	r3, #1
 800e222:	f040 80ab 	bne.w	800e37c <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800e226:	69fb      	ldr	r3, [r7, #28]
 800e228:	f003 0310 	and.w	r3, r3, #16
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	f000 80a5 	beq.w	800e37c <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 800e232:	69bb      	ldr	r3, [r7, #24]
 800e234:	f003 0310 	and.w	r3, r3, #16
 800e238:	2b00      	cmp	r3, #0
 800e23a:	f000 809f 	beq.w	800e37c <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	2210      	movs	r2, #16
 800e244:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	681b      	ldr	r3, [r3, #0]
 800e24a:	689b      	ldr	r3, [r3, #8]
 800e24c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e250:	2b40      	cmp	r3, #64	; 0x40
 800e252:	d155      	bne.n	800e300 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e258:	681b      	ldr	r3, [r3, #0]
 800e25a:	685b      	ldr	r3, [r3, #4]
 800e25c:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 800e25e:	893b      	ldrh	r3, [r7, #8]
 800e260:	2b00      	cmp	r3, #0
 800e262:	f000 80e2 	beq.w	800e42a <HAL_UART_IRQHandler+0x456>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e26c:	893a      	ldrh	r2, [r7, #8]
 800e26e:	429a      	cmp	r2, r3
 800e270:	f080 80db 	bcs.w	800e42a <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	893a      	ldrh	r2, [r7, #8]
 800e278:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	f003 0320 	and.w	r3, r3, #32
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d12b      	bne.n	800e2e4 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	681a      	ldr	r2, [r3, #0]
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e29a:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	681b      	ldr	r3, [r3, #0]
 800e2a0:	689a      	ldr	r2, [r3, #8]
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	681b      	ldr	r3, [r3, #0]
 800e2a6:	f022 0201 	bic.w	r2, r2, #1
 800e2aa:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	689a      	ldr	r2, [r3, #8]
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e2ba:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	2220      	movs	r2, #32
 800e2c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	2200      	movs	r2, #0
 800e2c8:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	681a      	ldr	r2, [r3, #0]
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	f022 0210 	bic.w	r2, r2, #16
 800e2d8:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e2de:	4618      	mov	r0, r3
 800e2e0:	f7fa f932 	bl	8008548 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e2f0:	b29b      	uxth	r3, r3
 800e2f2:	1ad3      	subs	r3, r2, r3
 800e2f4:	b29b      	uxth	r3, r3
 800e2f6:	4619      	mov	r1, r3
 800e2f8:	6878      	ldr	r0, [r7, #4]
 800e2fa:	f000 f8b1 	bl	800e460 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800e2fe:	e094      	b.n	800e42a <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e30c:	b29b      	uxth	r3, r3
 800e30e:	1ad3      	subs	r3, r2, r3
 800e310:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e318:	b29b      	uxth	r3, r3
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	f000 8087 	beq.w	800e42e <HAL_UART_IRQHandler+0x45a>
          &&(nb_rx_data > 0U) )
 800e320:	897b      	ldrh	r3, [r7, #10]
 800e322:	2b00      	cmp	r3, #0
 800e324:	f000 8083 	beq.w	800e42e <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	681a      	ldr	r2, [r3, #0]
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800e336:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	681b      	ldr	r3, [r3, #0]
 800e33c:	689b      	ldr	r3, [r3, #8]
 800e33e:	687a      	ldr	r2, [r7, #4]
 800e340:	6812      	ldr	r2, [r2, #0]
 800e342:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e346:	f023 0301 	bic.w	r3, r3, #1
 800e34a:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	2220      	movs	r2, #32
 800e350:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	2200      	movs	r2, #0
 800e358:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	2200      	movs	r2, #0
 800e35e:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	681b      	ldr	r3, [r3, #0]
 800e364:	681a      	ldr	r2, [r3, #0]
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	f022 0210 	bic.w	r2, r2, #16
 800e36e:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e370:	897b      	ldrh	r3, [r7, #10]
 800e372:	4619      	mov	r1, r3
 800e374:	6878      	ldr	r0, [r7, #4]
 800e376:	f000 f873 	bl	800e460 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800e37a:	e058      	b.n	800e42e <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e37c:	69fb      	ldr	r3, [r7, #28]
 800e37e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e382:	2b00      	cmp	r3, #0
 800e384:	d00d      	beq.n	800e3a2 <HAL_UART_IRQHandler+0x3ce>
 800e386:	697b      	ldr	r3, [r7, #20]
 800e388:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d008      	beq.n	800e3a2 <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800e398:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e39a:	6878      	ldr	r0, [r7, #4]
 800e39c:	f001 f8b6 	bl	800f50c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e3a0:	e048      	b.n	800e434 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e3a2:	69fb      	ldr	r3, [r7, #28]
 800e3a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d012      	beq.n	800e3d2 <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e3ac:	69bb      	ldr	r3, [r7, #24]
 800e3ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d104      	bne.n	800e3c0 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e3b6:	697b      	ldr	r3, [r7, #20]
 800e3b8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d008      	beq.n	800e3d2 <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	d034      	beq.n	800e432 <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e3cc:	6878      	ldr	r0, [r7, #4]
 800e3ce:	4798      	blx	r3
    }
    return;
 800e3d0:	e02f      	b.n	800e432 <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e3d2:	69fb      	ldr	r3, [r7, #28]
 800e3d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d008      	beq.n	800e3ee <HAL_UART_IRQHandler+0x41a>
 800e3dc:	69bb      	ldr	r3, [r7, #24]
 800e3de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d003      	beq.n	800e3ee <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 800e3e6:	6878      	ldr	r0, [r7, #4]
 800e3e8:	f000 fd9a 	bl	800ef20 <UART_EndTransmit_IT>
    return;
 800e3ec:	e022      	b.n	800e434 <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e3ee:	69fb      	ldr	r3, [r7, #28]
 800e3f0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	d008      	beq.n	800e40a <HAL_UART_IRQHandler+0x436>
 800e3f8:	69bb      	ldr	r3, [r7, #24]
 800e3fa:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d003      	beq.n	800e40a <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e402:	6878      	ldr	r0, [r7, #4]
 800e404:	f001 f894 	bl	800f530 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e408:	e014      	b.n	800e434 <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e40a:	69fb      	ldr	r3, [r7, #28]
 800e40c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e410:	2b00      	cmp	r3, #0
 800e412:	d00f      	beq.n	800e434 <HAL_UART_IRQHandler+0x460>
 800e414:	69bb      	ldr	r3, [r7, #24]
 800e416:	2b00      	cmp	r3, #0
 800e418:	da0c      	bge.n	800e434 <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e41a:	6878      	ldr	r0, [r7, #4]
 800e41c:	f001 f87f 	bl	800f51e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e420:	e008      	b.n	800e434 <HAL_UART_IRQHandler+0x460>
      return;
 800e422:	bf00      	nop
 800e424:	e006      	b.n	800e434 <HAL_UART_IRQHandler+0x460>
    return;
 800e426:	bf00      	nop
 800e428:	e004      	b.n	800e434 <HAL_UART_IRQHandler+0x460>
      return;
 800e42a:	bf00      	nop
 800e42c:	e002      	b.n	800e434 <HAL_UART_IRQHandler+0x460>
      return;
 800e42e:	bf00      	nop
 800e430:	e000      	b.n	800e434 <HAL_UART_IRQHandler+0x460>
    return;
 800e432:	bf00      	nop
  }
}
 800e434:	3720      	adds	r7, #32
 800e436:	46bd      	mov	sp, r7
 800e438:	bd80      	pop	{r7, pc}
 800e43a:	bf00      	nop

0800e43c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800e43c:	b480      	push	{r7}
 800e43e:	b083      	sub	sp, #12
 800e440:	af00      	add	r7, sp, #0
 800e442:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800e444:	bf00      	nop
 800e446:	370c      	adds	r7, #12
 800e448:	46bd      	mov	sp, r7
 800e44a:	bc80      	pop	{r7}
 800e44c:	4770      	bx	lr

0800e44e <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e44e:	b480      	push	{r7}
 800e450:	b083      	sub	sp, #12
 800e452:	af00      	add	r7, sp, #0
 800e454:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e456:	bf00      	nop
 800e458:	370c      	adds	r7, #12
 800e45a:	46bd      	mov	sp, r7
 800e45c:	bc80      	pop	{r7}
 800e45e:	4770      	bx	lr

0800e460 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e460:	b480      	push	{r7}
 800e462:	b083      	sub	sp, #12
 800e464:	af00      	add	r7, sp, #0
 800e466:	6078      	str	r0, [r7, #4]
 800e468:	460b      	mov	r3, r1
 800e46a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e46c:	bf00      	nop
 800e46e:	370c      	adds	r7, #12
 800e470:	46bd      	mov	sp, r7
 800e472:	bc80      	pop	{r7}
 800e474:	4770      	bx	lr
	...

0800e478 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e478:	b5b0      	push	{r4, r5, r7, lr}
 800e47a:	b088      	sub	sp, #32
 800e47c:	af00      	add	r7, sp, #0
 800e47e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e480:	2300      	movs	r3, #0
 800e482:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	689a      	ldr	r2, [r3, #8]
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	691b      	ldr	r3, [r3, #16]
 800e48c:	431a      	orrs	r2, r3
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	695b      	ldr	r3, [r3, #20]
 800e492:	431a      	orrs	r2, r3
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	69db      	ldr	r3, [r3, #28]
 800e498:	4313      	orrs	r3, r2
 800e49a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	681a      	ldr	r2, [r3, #0]
 800e4a2:	4bab      	ldr	r3, [pc, #684]	; (800e750 <UART_SetConfig+0x2d8>)
 800e4a4:	4013      	ands	r3, r2
 800e4a6:	687a      	ldr	r2, [r7, #4]
 800e4a8:	6812      	ldr	r2, [r2, #0]
 800e4aa:	69f9      	ldr	r1, [r7, #28]
 800e4ac:	430b      	orrs	r3, r1
 800e4ae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	681b      	ldr	r3, [r3, #0]
 800e4b4:	685b      	ldr	r3, [r3, #4]
 800e4b6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	68da      	ldr	r2, [r3, #12]
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	430a      	orrs	r2, r1
 800e4c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	699b      	ldr	r3, [r3, #24]
 800e4ca:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	681b      	ldr	r3, [r3, #0]
 800e4d0:	4aa0      	ldr	r2, [pc, #640]	; (800e754 <UART_SetConfig+0x2dc>)
 800e4d2:	4293      	cmp	r3, r2
 800e4d4:	d004      	beq.n	800e4e0 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	6a1b      	ldr	r3, [r3, #32]
 800e4da:	69fa      	ldr	r2, [r7, #28]
 800e4dc:	4313      	orrs	r3, r2
 800e4de:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	689b      	ldr	r3, [r3, #8]
 800e4e6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800e4ea:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800e4ee:	687a      	ldr	r2, [r7, #4]
 800e4f0:	6812      	ldr	r2, [r2, #0]
 800e4f2:	69f9      	ldr	r1, [r7, #28]
 800e4f4:	430b      	orrs	r3, r1
 800e4f6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e4fe:	f023 010f 	bic.w	r1, r3, #15
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	681b      	ldr	r3, [r3, #0]
 800e50a:	430a      	orrs	r2, r1
 800e50c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	4a91      	ldr	r2, [pc, #580]	; (800e758 <UART_SetConfig+0x2e0>)
 800e514:	4293      	cmp	r3, r2
 800e516:	d122      	bne.n	800e55e <UART_SetConfig+0xe6>
 800e518:	2003      	movs	r0, #3
 800e51a:	f7ff fc3b 	bl	800dd94 <LL_RCC_GetUSARTClockSource>
 800e51e:	4603      	mov	r3, r0
 800e520:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 800e524:	2b03      	cmp	r3, #3
 800e526:	d817      	bhi.n	800e558 <UART_SetConfig+0xe0>
 800e528:	a201      	add	r2, pc, #4	; (adr r2, 800e530 <UART_SetConfig+0xb8>)
 800e52a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e52e:	bf00      	nop
 800e530:	0800e541 	.word	0x0800e541
 800e534:	0800e54d 	.word	0x0800e54d
 800e538:	0800e547 	.word	0x0800e547
 800e53c:	0800e553 	.word	0x0800e553
 800e540:	2301      	movs	r3, #1
 800e542:	76fb      	strb	r3, [r7, #27]
 800e544:	e072      	b.n	800e62c <UART_SetConfig+0x1b4>
 800e546:	2302      	movs	r3, #2
 800e548:	76fb      	strb	r3, [r7, #27]
 800e54a:	e06f      	b.n	800e62c <UART_SetConfig+0x1b4>
 800e54c:	2304      	movs	r3, #4
 800e54e:	76fb      	strb	r3, [r7, #27]
 800e550:	e06c      	b.n	800e62c <UART_SetConfig+0x1b4>
 800e552:	2308      	movs	r3, #8
 800e554:	76fb      	strb	r3, [r7, #27]
 800e556:	e069      	b.n	800e62c <UART_SetConfig+0x1b4>
 800e558:	2310      	movs	r3, #16
 800e55a:	76fb      	strb	r3, [r7, #27]
 800e55c:	e066      	b.n	800e62c <UART_SetConfig+0x1b4>
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	4a7e      	ldr	r2, [pc, #504]	; (800e75c <UART_SetConfig+0x2e4>)
 800e564:	4293      	cmp	r3, r2
 800e566:	d134      	bne.n	800e5d2 <UART_SetConfig+0x15a>
 800e568:	200c      	movs	r0, #12
 800e56a:	f7ff fc13 	bl	800dd94 <LL_RCC_GetUSARTClockSource>
 800e56e:	4603      	mov	r3, r0
 800e570:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 800e574:	2b0c      	cmp	r3, #12
 800e576:	d829      	bhi.n	800e5cc <UART_SetConfig+0x154>
 800e578:	a201      	add	r2, pc, #4	; (adr r2, 800e580 <UART_SetConfig+0x108>)
 800e57a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e57e:	bf00      	nop
 800e580:	0800e5b5 	.word	0x0800e5b5
 800e584:	0800e5cd 	.word	0x0800e5cd
 800e588:	0800e5cd 	.word	0x0800e5cd
 800e58c:	0800e5cd 	.word	0x0800e5cd
 800e590:	0800e5c1 	.word	0x0800e5c1
 800e594:	0800e5cd 	.word	0x0800e5cd
 800e598:	0800e5cd 	.word	0x0800e5cd
 800e59c:	0800e5cd 	.word	0x0800e5cd
 800e5a0:	0800e5bb 	.word	0x0800e5bb
 800e5a4:	0800e5cd 	.word	0x0800e5cd
 800e5a8:	0800e5cd 	.word	0x0800e5cd
 800e5ac:	0800e5cd 	.word	0x0800e5cd
 800e5b0:	0800e5c7 	.word	0x0800e5c7
 800e5b4:	2300      	movs	r3, #0
 800e5b6:	76fb      	strb	r3, [r7, #27]
 800e5b8:	e038      	b.n	800e62c <UART_SetConfig+0x1b4>
 800e5ba:	2302      	movs	r3, #2
 800e5bc:	76fb      	strb	r3, [r7, #27]
 800e5be:	e035      	b.n	800e62c <UART_SetConfig+0x1b4>
 800e5c0:	2304      	movs	r3, #4
 800e5c2:	76fb      	strb	r3, [r7, #27]
 800e5c4:	e032      	b.n	800e62c <UART_SetConfig+0x1b4>
 800e5c6:	2308      	movs	r3, #8
 800e5c8:	76fb      	strb	r3, [r7, #27]
 800e5ca:	e02f      	b.n	800e62c <UART_SetConfig+0x1b4>
 800e5cc:	2310      	movs	r3, #16
 800e5ce:	76fb      	strb	r3, [r7, #27]
 800e5d0:	e02c      	b.n	800e62c <UART_SetConfig+0x1b4>
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	4a5f      	ldr	r2, [pc, #380]	; (800e754 <UART_SetConfig+0x2dc>)
 800e5d8:	4293      	cmp	r3, r2
 800e5da:	d125      	bne.n	800e628 <UART_SetConfig+0x1b0>
 800e5dc:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800e5e0:	f7ff fbea 	bl	800ddb8 <LL_RCC_GetLPUARTClockSource>
 800e5e4:	4603      	mov	r3, r0
 800e5e6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e5ea:	d017      	beq.n	800e61c <UART_SetConfig+0x1a4>
 800e5ec:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e5f0:	d817      	bhi.n	800e622 <UART_SetConfig+0x1aa>
 800e5f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e5f6:	d00b      	beq.n	800e610 <UART_SetConfig+0x198>
 800e5f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e5fc:	d811      	bhi.n	800e622 <UART_SetConfig+0x1aa>
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d003      	beq.n	800e60a <UART_SetConfig+0x192>
 800e602:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e606:	d006      	beq.n	800e616 <UART_SetConfig+0x19e>
 800e608:	e00b      	b.n	800e622 <UART_SetConfig+0x1aa>
 800e60a:	2300      	movs	r3, #0
 800e60c:	76fb      	strb	r3, [r7, #27]
 800e60e:	e00d      	b.n	800e62c <UART_SetConfig+0x1b4>
 800e610:	2302      	movs	r3, #2
 800e612:	76fb      	strb	r3, [r7, #27]
 800e614:	e00a      	b.n	800e62c <UART_SetConfig+0x1b4>
 800e616:	2304      	movs	r3, #4
 800e618:	76fb      	strb	r3, [r7, #27]
 800e61a:	e007      	b.n	800e62c <UART_SetConfig+0x1b4>
 800e61c:	2308      	movs	r3, #8
 800e61e:	76fb      	strb	r3, [r7, #27]
 800e620:	e004      	b.n	800e62c <UART_SetConfig+0x1b4>
 800e622:	2310      	movs	r3, #16
 800e624:	76fb      	strb	r3, [r7, #27]
 800e626:	e001      	b.n	800e62c <UART_SetConfig+0x1b4>
 800e628:	2310      	movs	r3, #16
 800e62a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	4a48      	ldr	r2, [pc, #288]	; (800e754 <UART_SetConfig+0x2dc>)
 800e632:	4293      	cmp	r3, r2
 800e634:	f040 8098 	bne.w	800e768 <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e638:	7efb      	ldrb	r3, [r7, #27]
 800e63a:	2b08      	cmp	r3, #8
 800e63c:	d823      	bhi.n	800e686 <UART_SetConfig+0x20e>
 800e63e:	a201      	add	r2, pc, #4	; (adr r2, 800e644 <UART_SetConfig+0x1cc>)
 800e640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e644:	0800e669 	.word	0x0800e669
 800e648:	0800e687 	.word	0x0800e687
 800e64c:	0800e671 	.word	0x0800e671
 800e650:	0800e687 	.word	0x0800e687
 800e654:	0800e677 	.word	0x0800e677
 800e658:	0800e687 	.word	0x0800e687
 800e65c:	0800e687 	.word	0x0800e687
 800e660:	0800e687 	.word	0x0800e687
 800e664:	0800e67f 	.word	0x0800e67f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e668:	f7fd fe1e 	bl	800c2a8 <HAL_RCC_GetPCLK1Freq>
 800e66c:	6178      	str	r0, [r7, #20]
        break;
 800e66e:	e00f      	b.n	800e690 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e670:	4b3b      	ldr	r3, [pc, #236]	; (800e760 <UART_SetConfig+0x2e8>)
 800e672:	617b      	str	r3, [r7, #20]
        break;
 800e674:	e00c      	b.n	800e690 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e676:	f7fd fd63 	bl	800c140 <HAL_RCC_GetSysClockFreq>
 800e67a:	6178      	str	r0, [r7, #20]
        break;
 800e67c:	e008      	b.n	800e690 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e67e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e682:	617b      	str	r3, [r7, #20]
        break;
 800e684:	e004      	b.n	800e690 <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 800e686:	2300      	movs	r3, #0
 800e688:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800e68a:	2301      	movs	r3, #1
 800e68c:	76bb      	strb	r3, [r7, #26]
        break;
 800e68e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e690:	697b      	ldr	r3, [r7, #20]
 800e692:	2b00      	cmp	r3, #0
 800e694:	f000 8128 	beq.w	800e8e8 <UART_SetConfig+0x470>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e69c:	4a31      	ldr	r2, [pc, #196]	; (800e764 <UART_SetConfig+0x2ec>)
 800e69e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e6a2:	461a      	mov	r2, r3
 800e6a4:	697b      	ldr	r3, [r7, #20]
 800e6a6:	fbb3 f3f2 	udiv	r3, r3, r2
 800e6aa:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	685a      	ldr	r2, [r3, #4]
 800e6b0:	4613      	mov	r3, r2
 800e6b2:	005b      	lsls	r3, r3, #1
 800e6b4:	4413      	add	r3, r2
 800e6b6:	68ba      	ldr	r2, [r7, #8]
 800e6b8:	429a      	cmp	r2, r3
 800e6ba:	d305      	bcc.n	800e6c8 <UART_SetConfig+0x250>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	685b      	ldr	r3, [r3, #4]
 800e6c0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e6c2:	68ba      	ldr	r2, [r7, #8]
 800e6c4:	429a      	cmp	r2, r3
 800e6c6:	d902      	bls.n	800e6ce <UART_SetConfig+0x256>
      {
        ret = HAL_ERROR;
 800e6c8:	2301      	movs	r3, #1
 800e6ca:	76bb      	strb	r3, [r7, #26]
 800e6cc:	e10c      	b.n	800e8e8 <UART_SetConfig+0x470>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e6ce:	697b      	ldr	r3, [r7, #20]
 800e6d0:	4618      	mov	r0, r3
 800e6d2:	f04f 0100 	mov.w	r1, #0
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e6da:	4a22      	ldr	r2, [pc, #136]	; (800e764 <UART_SetConfig+0x2ec>)
 800e6dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e6e0:	b29a      	uxth	r2, r3
 800e6e2:	f04f 0300 	mov.w	r3, #0
 800e6e6:	f7f2 fdb7 	bl	8001258 <__aeabi_uldivmod>
 800e6ea:	4602      	mov	r2, r0
 800e6ec:	460b      	mov	r3, r1
 800e6ee:	4610      	mov	r0, r2
 800e6f0:	4619      	mov	r1, r3
 800e6f2:	f04f 0200 	mov.w	r2, #0
 800e6f6:	f04f 0300 	mov.w	r3, #0
 800e6fa:	020b      	lsls	r3, r1, #8
 800e6fc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800e700:	0202      	lsls	r2, r0, #8
 800e702:	6879      	ldr	r1, [r7, #4]
 800e704:	6849      	ldr	r1, [r1, #4]
 800e706:	0849      	lsrs	r1, r1, #1
 800e708:	4608      	mov	r0, r1
 800e70a:	f04f 0100 	mov.w	r1, #0
 800e70e:	1814      	adds	r4, r2, r0
 800e710:	eb43 0501 	adc.w	r5, r3, r1
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	685b      	ldr	r3, [r3, #4]
 800e718:	461a      	mov	r2, r3
 800e71a:	f04f 0300 	mov.w	r3, #0
 800e71e:	4620      	mov	r0, r4
 800e720:	4629      	mov	r1, r5
 800e722:	f7f2 fd99 	bl	8001258 <__aeabi_uldivmod>
 800e726:	4602      	mov	r2, r0
 800e728:	460b      	mov	r3, r1
 800e72a:	4613      	mov	r3, r2
 800e72c:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e72e:	693b      	ldr	r3, [r7, #16]
 800e730:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e734:	d308      	bcc.n	800e748 <UART_SetConfig+0x2d0>
 800e736:	693b      	ldr	r3, [r7, #16]
 800e738:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e73c:	d204      	bcs.n	800e748 <UART_SetConfig+0x2d0>
        {
          huart->Instance->BRR = usartdiv;
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	681b      	ldr	r3, [r3, #0]
 800e742:	693a      	ldr	r2, [r7, #16]
 800e744:	60da      	str	r2, [r3, #12]
 800e746:	e0cf      	b.n	800e8e8 <UART_SetConfig+0x470>
        }
        else
        {
          ret = HAL_ERROR;
 800e748:	2301      	movs	r3, #1
 800e74a:	76bb      	strb	r3, [r7, #26]
 800e74c:	e0cc      	b.n	800e8e8 <UART_SetConfig+0x470>
 800e74e:	bf00      	nop
 800e750:	cfff69f3 	.word	0xcfff69f3
 800e754:	40008000 	.word	0x40008000
 800e758:	40013800 	.word	0x40013800
 800e75c:	40004400 	.word	0x40004400
 800e760:	00f42400 	.word	0x00f42400
 800e764:	08026280 	.word	0x08026280
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	69db      	ldr	r3, [r3, #28]
 800e76c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e770:	d165      	bne.n	800e83e <UART_SetConfig+0x3c6>
  {
    switch (clocksource)
 800e772:	7efb      	ldrb	r3, [r7, #27]
 800e774:	2b08      	cmp	r3, #8
 800e776:	d828      	bhi.n	800e7ca <UART_SetConfig+0x352>
 800e778:	a201      	add	r2, pc, #4	; (adr r2, 800e780 <UART_SetConfig+0x308>)
 800e77a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e77e:	bf00      	nop
 800e780:	0800e7a5 	.word	0x0800e7a5
 800e784:	0800e7ad 	.word	0x0800e7ad
 800e788:	0800e7b5 	.word	0x0800e7b5
 800e78c:	0800e7cb 	.word	0x0800e7cb
 800e790:	0800e7bb 	.word	0x0800e7bb
 800e794:	0800e7cb 	.word	0x0800e7cb
 800e798:	0800e7cb 	.word	0x0800e7cb
 800e79c:	0800e7cb 	.word	0x0800e7cb
 800e7a0:	0800e7c3 	.word	0x0800e7c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e7a4:	f7fd fd80 	bl	800c2a8 <HAL_RCC_GetPCLK1Freq>
 800e7a8:	6178      	str	r0, [r7, #20]
        break;
 800e7aa:	e013      	b.n	800e7d4 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e7ac:	f7fd fd8e 	bl	800c2cc <HAL_RCC_GetPCLK2Freq>
 800e7b0:	6178      	str	r0, [r7, #20]
        break;
 800e7b2:	e00f      	b.n	800e7d4 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e7b4:	4b56      	ldr	r3, [pc, #344]	; (800e910 <UART_SetConfig+0x498>)
 800e7b6:	617b      	str	r3, [r7, #20]
        break;
 800e7b8:	e00c      	b.n	800e7d4 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e7ba:	f7fd fcc1 	bl	800c140 <HAL_RCC_GetSysClockFreq>
 800e7be:	6178      	str	r0, [r7, #20]
        break;
 800e7c0:	e008      	b.n	800e7d4 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e7c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e7c6:	617b      	str	r3, [r7, #20]
        break;
 800e7c8:	e004      	b.n	800e7d4 <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 800e7ca:	2300      	movs	r3, #0
 800e7cc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800e7ce:	2301      	movs	r3, #1
 800e7d0:	76bb      	strb	r3, [r7, #26]
        break;
 800e7d2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e7d4:	697b      	ldr	r3, [r7, #20]
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	f000 8086 	beq.w	800e8e8 <UART_SetConfig+0x470>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7e0:	4a4c      	ldr	r2, [pc, #304]	; (800e914 <UART_SetConfig+0x49c>)
 800e7e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e7e6:	461a      	mov	r2, r3
 800e7e8:	697b      	ldr	r3, [r7, #20]
 800e7ea:	fbb3 f3f2 	udiv	r3, r3, r2
 800e7ee:	005a      	lsls	r2, r3, #1
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	685b      	ldr	r3, [r3, #4]
 800e7f4:	085b      	lsrs	r3, r3, #1
 800e7f6:	441a      	add	r2, r3
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	685b      	ldr	r3, [r3, #4]
 800e7fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800e800:	b29b      	uxth	r3, r3
 800e802:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e804:	693b      	ldr	r3, [r7, #16]
 800e806:	2b0f      	cmp	r3, #15
 800e808:	d916      	bls.n	800e838 <UART_SetConfig+0x3c0>
 800e80a:	693b      	ldr	r3, [r7, #16]
 800e80c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e810:	d212      	bcs.n	800e838 <UART_SetConfig+0x3c0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e812:	693b      	ldr	r3, [r7, #16]
 800e814:	b29b      	uxth	r3, r3
 800e816:	f023 030f 	bic.w	r3, r3, #15
 800e81a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e81c:	693b      	ldr	r3, [r7, #16]
 800e81e:	085b      	lsrs	r3, r3, #1
 800e820:	b29b      	uxth	r3, r3
 800e822:	f003 0307 	and.w	r3, r3, #7
 800e826:	b29a      	uxth	r2, r3
 800e828:	89fb      	ldrh	r3, [r7, #14]
 800e82a:	4313      	orrs	r3, r2
 800e82c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	89fa      	ldrh	r2, [r7, #14]
 800e834:	60da      	str	r2, [r3, #12]
 800e836:	e057      	b.n	800e8e8 <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 800e838:	2301      	movs	r3, #1
 800e83a:	76bb      	strb	r3, [r7, #26]
 800e83c:	e054      	b.n	800e8e8 <UART_SetConfig+0x470>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e83e:	7efb      	ldrb	r3, [r7, #27]
 800e840:	2b08      	cmp	r3, #8
 800e842:	d828      	bhi.n	800e896 <UART_SetConfig+0x41e>
 800e844:	a201      	add	r2, pc, #4	; (adr r2, 800e84c <UART_SetConfig+0x3d4>)
 800e846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e84a:	bf00      	nop
 800e84c:	0800e871 	.word	0x0800e871
 800e850:	0800e879 	.word	0x0800e879
 800e854:	0800e881 	.word	0x0800e881
 800e858:	0800e897 	.word	0x0800e897
 800e85c:	0800e887 	.word	0x0800e887
 800e860:	0800e897 	.word	0x0800e897
 800e864:	0800e897 	.word	0x0800e897
 800e868:	0800e897 	.word	0x0800e897
 800e86c:	0800e88f 	.word	0x0800e88f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e870:	f7fd fd1a 	bl	800c2a8 <HAL_RCC_GetPCLK1Freq>
 800e874:	6178      	str	r0, [r7, #20]
        break;
 800e876:	e013      	b.n	800e8a0 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e878:	f7fd fd28 	bl	800c2cc <HAL_RCC_GetPCLK2Freq>
 800e87c:	6178      	str	r0, [r7, #20]
        break;
 800e87e:	e00f      	b.n	800e8a0 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e880:	4b23      	ldr	r3, [pc, #140]	; (800e910 <UART_SetConfig+0x498>)
 800e882:	617b      	str	r3, [r7, #20]
        break;
 800e884:	e00c      	b.n	800e8a0 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e886:	f7fd fc5b 	bl	800c140 <HAL_RCC_GetSysClockFreq>
 800e88a:	6178      	str	r0, [r7, #20]
        break;
 800e88c:	e008      	b.n	800e8a0 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e88e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e892:	617b      	str	r3, [r7, #20]
        break;
 800e894:	e004      	b.n	800e8a0 <UART_SetConfig+0x428>
      default:
        pclk = 0U;
 800e896:	2300      	movs	r3, #0
 800e898:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800e89a:	2301      	movs	r3, #1
 800e89c:	76bb      	strb	r3, [r7, #26]
        break;
 800e89e:	bf00      	nop
    }

    if (pclk != 0U)
 800e8a0:	697b      	ldr	r3, [r7, #20]
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d020      	beq.n	800e8e8 <UART_SetConfig+0x470>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e8aa:	4a1a      	ldr	r2, [pc, #104]	; (800e914 <UART_SetConfig+0x49c>)
 800e8ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e8b0:	461a      	mov	r2, r3
 800e8b2:	697b      	ldr	r3, [r7, #20]
 800e8b4:	fbb3 f2f2 	udiv	r2, r3, r2
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	685b      	ldr	r3, [r3, #4]
 800e8bc:	085b      	lsrs	r3, r3, #1
 800e8be:	441a      	add	r2, r3
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	685b      	ldr	r3, [r3, #4]
 800e8c4:	fbb2 f3f3 	udiv	r3, r2, r3
 800e8c8:	b29b      	uxth	r3, r3
 800e8ca:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e8cc:	693b      	ldr	r3, [r7, #16]
 800e8ce:	2b0f      	cmp	r3, #15
 800e8d0:	d908      	bls.n	800e8e4 <UART_SetConfig+0x46c>
 800e8d2:	693b      	ldr	r3, [r7, #16]
 800e8d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e8d8:	d204      	bcs.n	800e8e4 <UART_SetConfig+0x46c>
      {
        huart->Instance->BRR = usartdiv;
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	693a      	ldr	r2, [r7, #16]
 800e8e0:	60da      	str	r2, [r3, #12]
 800e8e2:	e001      	b.n	800e8e8 <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 800e8e4:	2301      	movs	r3, #1
 800e8e6:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	2201      	movs	r2, #1
 800e8ec:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	2201      	movs	r2, #1
 800e8f4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	2200      	movs	r2, #0
 800e8fc:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	2200      	movs	r2, #0
 800e902:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800e904:	7ebb      	ldrb	r3, [r7, #26]
}
 800e906:	4618      	mov	r0, r3
 800e908:	3720      	adds	r7, #32
 800e90a:	46bd      	mov	sp, r7
 800e90c:	bdb0      	pop	{r4, r5, r7, pc}
 800e90e:	bf00      	nop
 800e910:	00f42400 	.word	0x00f42400
 800e914:	08026280 	.word	0x08026280

0800e918 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e918:	b480      	push	{r7}
 800e91a:	b083      	sub	sp, #12
 800e91c:	af00      	add	r7, sp, #0
 800e91e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e924:	f003 0301 	and.w	r3, r3, #1
 800e928:	2b00      	cmp	r3, #0
 800e92a:	d00a      	beq.n	800e942 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	685b      	ldr	r3, [r3, #4]
 800e932:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	430a      	orrs	r2, r1
 800e940:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e946:	f003 0302 	and.w	r3, r3, #2
 800e94a:	2b00      	cmp	r3, #0
 800e94c:	d00a      	beq.n	800e964 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	685b      	ldr	r3, [r3, #4]
 800e954:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	681b      	ldr	r3, [r3, #0]
 800e960:	430a      	orrs	r2, r1
 800e962:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e968:	f003 0304 	and.w	r3, r3, #4
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d00a      	beq.n	800e986 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	681b      	ldr	r3, [r3, #0]
 800e974:	685b      	ldr	r3, [r3, #4]
 800e976:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	430a      	orrs	r2, r1
 800e984:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e98a:	f003 0308 	and.w	r3, r3, #8
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d00a      	beq.n	800e9a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	685b      	ldr	r3, [r3, #4]
 800e998:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	681b      	ldr	r3, [r3, #0]
 800e9a4:	430a      	orrs	r2, r1
 800e9a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e9ac:	f003 0310 	and.w	r3, r3, #16
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	d00a      	beq.n	800e9ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	689b      	ldr	r3, [r3, #8]
 800e9ba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	430a      	orrs	r2, r1
 800e9c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e9ce:	f003 0320 	and.w	r3, r3, #32
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	d00a      	beq.n	800e9ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	689b      	ldr	r3, [r3, #8]
 800e9dc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	681b      	ldr	r3, [r3, #0]
 800e9e8:	430a      	orrs	r2, r1
 800e9ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e9f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d01a      	beq.n	800ea2e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	681b      	ldr	r3, [r3, #0]
 800e9fc:	685b      	ldr	r3, [r3, #4]
 800e9fe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	430a      	orrs	r2, r1
 800ea0c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ea12:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ea16:	d10a      	bne.n	800ea2e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	681b      	ldr	r3, [r3, #0]
 800ea1c:	685b      	ldr	r3, [r3, #4]
 800ea1e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	430a      	orrs	r2, r1
 800ea2c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d00a      	beq.n	800ea50 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	681b      	ldr	r3, [r3, #0]
 800ea3e:	685b      	ldr	r3, [r3, #4]
 800ea40:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	430a      	orrs	r2, r1
 800ea4e:	605a      	str	r2, [r3, #4]
  }
}
 800ea50:	bf00      	nop
 800ea52:	370c      	adds	r7, #12
 800ea54:	46bd      	mov	sp, r7
 800ea56:	bc80      	pop	{r7}
 800ea58:	4770      	bx	lr

0800ea5a <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ea5a:	b580      	push	{r7, lr}
 800ea5c:	b086      	sub	sp, #24
 800ea5e:	af02      	add	r7, sp, #8
 800ea60:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	2200      	movs	r2, #0
 800ea66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ea6a:	f7f7 fbb5 	bl	80061d8 <HAL_GetTick>
 800ea6e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	681b      	ldr	r3, [r3, #0]
 800ea76:	f003 0308 	and.w	r3, r3, #8
 800ea7a:	2b08      	cmp	r3, #8
 800ea7c:	d10e      	bne.n	800ea9c <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ea7e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ea82:	9300      	str	r3, [sp, #0]
 800ea84:	68fb      	ldr	r3, [r7, #12]
 800ea86:	2200      	movs	r2, #0
 800ea88:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ea8c:	6878      	ldr	r0, [r7, #4]
 800ea8e:	f000 f82f 	bl	800eaf0 <UART_WaitOnFlagUntilTimeout>
 800ea92:	4603      	mov	r3, r0
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d001      	beq.n	800ea9c <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ea98:	2303      	movs	r3, #3
 800ea9a:	e025      	b.n	800eae8 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	681b      	ldr	r3, [r3, #0]
 800eaa0:	681b      	ldr	r3, [r3, #0]
 800eaa2:	f003 0304 	and.w	r3, r3, #4
 800eaa6:	2b04      	cmp	r3, #4
 800eaa8:	d10e      	bne.n	800eac8 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800eaaa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800eaae:	9300      	str	r3, [sp, #0]
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	2200      	movs	r2, #0
 800eab4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800eab8:	6878      	ldr	r0, [r7, #4]
 800eaba:	f000 f819 	bl	800eaf0 <UART_WaitOnFlagUntilTimeout>
 800eabe:	4603      	mov	r3, r0
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	d001      	beq.n	800eac8 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800eac4:	2303      	movs	r3, #3
 800eac6:	e00f      	b.n	800eae8 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	2220      	movs	r2, #32
 800eacc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	2220      	movs	r2, #32
 800ead4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	2200      	movs	r2, #0
 800eadc:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	2200      	movs	r2, #0
 800eae2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800eae6:	2300      	movs	r3, #0
}
 800eae8:	4618      	mov	r0, r3
 800eaea:	3710      	adds	r7, #16
 800eaec:	46bd      	mov	sp, r7
 800eaee:	bd80      	pop	{r7, pc}

0800eaf0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800eaf0:	b580      	push	{r7, lr}
 800eaf2:	b084      	sub	sp, #16
 800eaf4:	af00      	add	r7, sp, #0
 800eaf6:	60f8      	str	r0, [r7, #12]
 800eaf8:	60b9      	str	r1, [r7, #8]
 800eafa:	603b      	str	r3, [r7, #0]
 800eafc:	4613      	mov	r3, r2
 800eafe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800eb00:	e062      	b.n	800ebc8 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800eb02:	69bb      	ldr	r3, [r7, #24]
 800eb04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb08:	d05e      	beq.n	800ebc8 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800eb0a:	f7f7 fb65 	bl	80061d8 <HAL_GetTick>
 800eb0e:	4602      	mov	r2, r0
 800eb10:	683b      	ldr	r3, [r7, #0]
 800eb12:	1ad3      	subs	r3, r2, r3
 800eb14:	69ba      	ldr	r2, [r7, #24]
 800eb16:	429a      	cmp	r2, r3
 800eb18:	d302      	bcc.n	800eb20 <UART_WaitOnFlagUntilTimeout+0x30>
 800eb1a:	69bb      	ldr	r3, [r7, #24]
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	d11d      	bne.n	800eb5c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	681b      	ldr	r3, [r3, #0]
 800eb24:	681a      	ldr	r2, [r3, #0]
 800eb26:	68fb      	ldr	r3, [r7, #12]
 800eb28:	681b      	ldr	r3, [r3, #0]
 800eb2a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800eb2e:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	681b      	ldr	r3, [r3, #0]
 800eb34:	689a      	ldr	r2, [r3, #8]
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	f022 0201 	bic.w	r2, r2, #1
 800eb3e:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800eb40:	68fb      	ldr	r3, [r7, #12]
 800eb42:	2220      	movs	r2, #32
 800eb44:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800eb48:	68fb      	ldr	r3, [r7, #12]
 800eb4a:	2220      	movs	r2, #32
 800eb4c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800eb50:	68fb      	ldr	r3, [r7, #12]
 800eb52:	2200      	movs	r2, #0
 800eb54:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800eb58:	2303      	movs	r3, #3
 800eb5a:	e045      	b.n	800ebe8 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800eb5c:	68fb      	ldr	r3, [r7, #12]
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	f003 0304 	and.w	r3, r3, #4
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d02e      	beq.n	800ebc8 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	681b      	ldr	r3, [r3, #0]
 800eb6e:	69db      	ldr	r3, [r3, #28]
 800eb70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800eb74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800eb78:	d126      	bne.n	800ebc8 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800eb7a:	68fb      	ldr	r3, [r7, #12]
 800eb7c:	681b      	ldr	r3, [r3, #0]
 800eb7e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800eb82:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	681b      	ldr	r3, [r3, #0]
 800eb88:	681a      	ldr	r2, [r3, #0]
 800eb8a:	68fb      	ldr	r3, [r7, #12]
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800eb92:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	681b      	ldr	r3, [r3, #0]
 800eb98:	689a      	ldr	r2, [r3, #8]
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	f022 0201 	bic.w	r2, r2, #1
 800eba2:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800eba4:	68fb      	ldr	r3, [r7, #12]
 800eba6:	2220      	movs	r2, #32
 800eba8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800ebac:	68fb      	ldr	r3, [r7, #12]
 800ebae:	2220      	movs	r2, #32
 800ebb0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ebb4:	68fb      	ldr	r3, [r7, #12]
 800ebb6:	2220      	movs	r2, #32
 800ebb8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ebbc:	68fb      	ldr	r3, [r7, #12]
 800ebbe:	2200      	movs	r2, #0
 800ebc0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800ebc4:	2303      	movs	r3, #3
 800ebc6:	e00f      	b.n	800ebe8 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	681b      	ldr	r3, [r3, #0]
 800ebcc:	69da      	ldr	r2, [r3, #28]
 800ebce:	68bb      	ldr	r3, [r7, #8]
 800ebd0:	4013      	ands	r3, r2
 800ebd2:	68ba      	ldr	r2, [r7, #8]
 800ebd4:	429a      	cmp	r2, r3
 800ebd6:	bf0c      	ite	eq
 800ebd8:	2301      	moveq	r3, #1
 800ebda:	2300      	movne	r3, #0
 800ebdc:	b2db      	uxtb	r3, r3
 800ebde:	461a      	mov	r2, r3
 800ebe0:	79fb      	ldrb	r3, [r7, #7]
 800ebe2:	429a      	cmp	r2, r3
 800ebe4:	d08d      	beq.n	800eb02 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ebe6:	2300      	movs	r3, #0
}
 800ebe8:	4618      	mov	r0, r3
 800ebea:	3710      	adds	r7, #16
 800ebec:	46bd      	mov	sp, r7
 800ebee:	bd80      	pop	{r7, pc}

0800ebf0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ebf0:	b480      	push	{r7}
 800ebf2:	b085      	sub	sp, #20
 800ebf4:	af00      	add	r7, sp, #0
 800ebf6:	60f8      	str	r0, [r7, #12]
 800ebf8:	60b9      	str	r1, [r7, #8]
 800ebfa:	4613      	mov	r3, r2
 800ebfc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800ebfe:	68fb      	ldr	r3, [r7, #12]
 800ec00:	68ba      	ldr	r2, [r7, #8]
 800ec02:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	88fa      	ldrh	r2, [r7, #6]
 800ec08:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800ec0c:	68fb      	ldr	r3, [r7, #12]
 800ec0e:	88fa      	ldrh	r2, [r7, #6]
 800ec10:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	2200      	movs	r2, #0
 800ec18:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800ec1a:	68fb      	ldr	r3, [r7, #12]
 800ec1c:	689b      	ldr	r3, [r3, #8]
 800ec1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ec22:	d10e      	bne.n	800ec42 <UART_Start_Receive_IT+0x52>
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	691b      	ldr	r3, [r3, #16]
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d105      	bne.n	800ec38 <UART_Start_Receive_IT+0x48>
 800ec2c:	68fb      	ldr	r3, [r7, #12]
 800ec2e:	f240 12ff 	movw	r2, #511	; 0x1ff
 800ec32:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ec36:	e02d      	b.n	800ec94 <UART_Start_Receive_IT+0xa4>
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	22ff      	movs	r2, #255	; 0xff
 800ec3c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ec40:	e028      	b.n	800ec94 <UART_Start_Receive_IT+0xa4>
 800ec42:	68fb      	ldr	r3, [r7, #12]
 800ec44:	689b      	ldr	r3, [r3, #8]
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d10d      	bne.n	800ec66 <UART_Start_Receive_IT+0x76>
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	691b      	ldr	r3, [r3, #16]
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d104      	bne.n	800ec5c <UART_Start_Receive_IT+0x6c>
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	22ff      	movs	r2, #255	; 0xff
 800ec56:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ec5a:	e01b      	b.n	800ec94 <UART_Start_Receive_IT+0xa4>
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	227f      	movs	r2, #127	; 0x7f
 800ec60:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ec64:	e016      	b.n	800ec94 <UART_Start_Receive_IT+0xa4>
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	689b      	ldr	r3, [r3, #8]
 800ec6a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ec6e:	d10d      	bne.n	800ec8c <UART_Start_Receive_IT+0x9c>
 800ec70:	68fb      	ldr	r3, [r7, #12]
 800ec72:	691b      	ldr	r3, [r3, #16]
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d104      	bne.n	800ec82 <UART_Start_Receive_IT+0x92>
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	227f      	movs	r2, #127	; 0x7f
 800ec7c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ec80:	e008      	b.n	800ec94 <UART_Start_Receive_IT+0xa4>
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	223f      	movs	r2, #63	; 0x3f
 800ec86:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ec8a:	e003      	b.n	800ec94 <UART_Start_Receive_IT+0xa4>
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	2200      	movs	r2, #0
 800ec90:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	2200      	movs	r2, #0
 800ec98:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ec9c:	68fb      	ldr	r3, [r7, #12]
 800ec9e:	2222      	movs	r2, #34	; 0x22
 800eca0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	681b      	ldr	r3, [r3, #0]
 800eca8:	689a      	ldr	r2, [r3, #8]
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	681b      	ldr	r3, [r3, #0]
 800ecae:	f042 0201 	orr.w	r2, r2, #1
 800ecb2:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ecb8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ecbc:	d12a      	bne.n	800ed14 <UART_Start_Receive_IT+0x124>
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800ecc4:	88fa      	ldrh	r2, [r7, #6]
 800ecc6:	429a      	cmp	r2, r3
 800ecc8:	d324      	bcc.n	800ed14 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ecca:	68fb      	ldr	r3, [r7, #12]
 800eccc:	689b      	ldr	r3, [r3, #8]
 800ecce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ecd2:	d107      	bne.n	800ece4 <UART_Start_Receive_IT+0xf4>
 800ecd4:	68fb      	ldr	r3, [r7, #12]
 800ecd6:	691b      	ldr	r3, [r3, #16]
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	d103      	bne.n	800ece4 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800ecdc:	68fb      	ldr	r3, [r7, #12]
 800ecde:	4a1e      	ldr	r2, [pc, #120]	; (800ed58 <UART_Start_Receive_IT+0x168>)
 800ece0:	671a      	str	r2, [r3, #112]	; 0x70
 800ece2:	e002      	b.n	800ecea <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	4a1d      	ldr	r2, [pc, #116]	; (800ed5c <UART_Start_Receive_IT+0x16c>)
 800ece8:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800ecea:	68fb      	ldr	r3, [r7, #12]
 800ecec:	2200      	movs	r2, #0
 800ecee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ecf2:	68fb      	ldr	r3, [r7, #12]
 800ecf4:	681b      	ldr	r3, [r3, #0]
 800ecf6:	681a      	ldr	r2, [r3, #0]
 800ecf8:	68fb      	ldr	r3, [r7, #12]
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ed00:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ed02:	68fb      	ldr	r3, [r7, #12]
 800ed04:	681b      	ldr	r3, [r3, #0]
 800ed06:	689a      	ldr	r2, [r3, #8]
 800ed08:	68fb      	ldr	r3, [r7, #12]
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800ed10:	609a      	str	r2, [r3, #8]
 800ed12:	e01b      	b.n	800ed4c <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ed14:	68fb      	ldr	r3, [r7, #12]
 800ed16:	689b      	ldr	r3, [r3, #8]
 800ed18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ed1c:	d107      	bne.n	800ed2e <UART_Start_Receive_IT+0x13e>
 800ed1e:	68fb      	ldr	r3, [r7, #12]
 800ed20:	691b      	ldr	r3, [r3, #16]
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d103      	bne.n	800ed2e <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800ed26:	68fb      	ldr	r3, [r7, #12]
 800ed28:	4a0d      	ldr	r2, [pc, #52]	; (800ed60 <UART_Start_Receive_IT+0x170>)
 800ed2a:	671a      	str	r2, [r3, #112]	; 0x70
 800ed2c:	e002      	b.n	800ed34 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800ed2e:	68fb      	ldr	r3, [r7, #12]
 800ed30:	4a0c      	ldr	r2, [pc, #48]	; (800ed64 <UART_Start_Receive_IT+0x174>)
 800ed32:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	2200      	movs	r2, #0
 800ed38:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	681b      	ldr	r3, [r3, #0]
 800ed40:	681a      	ldr	r2, [r3, #0]
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800ed4a:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800ed4c:	2300      	movs	r3, #0
}
 800ed4e:	4618      	mov	r0, r3
 800ed50:	3714      	adds	r7, #20
 800ed52:	46bd      	mov	sp, r7
 800ed54:	bc80      	pop	{r7}
 800ed56:	4770      	bx	lr
 800ed58:	0800f309 	.word	0x0800f309
 800ed5c:	0800f105 	.word	0x0800f105
 800ed60:	0800f02d 	.word	0x0800f02d
 800ed64:	0800ef55 	.word	0x0800ef55

0800ed68 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ed68:	b480      	push	{r7}
 800ed6a:	b083      	sub	sp, #12
 800ed6c:	af00      	add	r7, sp, #0
 800ed6e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	681a      	ldr	r2, [r3, #0]
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	681b      	ldr	r3, [r3, #0]
 800ed7a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800ed7e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	681b      	ldr	r3, [r3, #0]
 800ed84:	689a      	ldr	r2, [r3, #8]
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800ed8e:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	2220      	movs	r2, #32
 800ed94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800ed98:	bf00      	nop
 800ed9a:	370c      	adds	r7, #12
 800ed9c:	46bd      	mov	sp, r7
 800ed9e:	bc80      	pop	{r7}
 800eda0:	4770      	bx	lr

0800eda2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800eda2:	b480      	push	{r7}
 800eda4:	b083      	sub	sp, #12
 800eda6:	af00      	add	r7, sp, #0
 800eda8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	681b      	ldr	r3, [r3, #0]
 800edae:	681a      	ldr	r2, [r3, #0]
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800edb8:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	681b      	ldr	r3, [r3, #0]
 800edbe:	689b      	ldr	r3, [r3, #8]
 800edc0:	687a      	ldr	r2, [r7, #4]
 800edc2:	6812      	ldr	r2, [r2, #0]
 800edc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800edc8:	f023 0301 	bic.w	r3, r3, #1
 800edcc:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800edd2:	2b01      	cmp	r3, #1
 800edd4:	d107      	bne.n	800ede6 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	681a      	ldr	r2, [r3, #0]
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	f022 0210 	bic.w	r2, r2, #16
 800ede4:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	2220      	movs	r2, #32
 800edea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	2200      	movs	r2, #0
 800edf2:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	2200      	movs	r2, #0
 800edf8:	671a      	str	r2, [r3, #112]	; 0x70
}
 800edfa:	bf00      	nop
 800edfc:	370c      	adds	r7, #12
 800edfe:	46bd      	mov	sp, r7
 800ee00:	bc80      	pop	{r7}
 800ee02:	4770      	bx	lr

0800ee04 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ee04:	b580      	push	{r7, lr}
 800ee06:	b084      	sub	sp, #16
 800ee08:	af00      	add	r7, sp, #0
 800ee0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee10:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	f003 0320 	and.w	r3, r3, #32
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	d114      	bne.n	800ee4a <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	2200      	movs	r2, #0
 800ee24:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	681b      	ldr	r3, [r3, #0]
 800ee2c:	689a      	ldr	r2, [r3, #8]
 800ee2e:	68fb      	ldr	r3, [r7, #12]
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ee36:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ee38:	68fb      	ldr	r3, [r7, #12]
 800ee3a:	681b      	ldr	r3, [r3, #0]
 800ee3c:	681a      	ldr	r2, [r3, #0]
 800ee3e:	68fb      	ldr	r3, [r7, #12]
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ee46:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ee48:	e002      	b.n	800ee50 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 800ee4a:	68f8      	ldr	r0, [r7, #12]
 800ee4c:	f7f8 f808 	bl	8006e60 <HAL_UART_TxCpltCallback>
}
 800ee50:	bf00      	nop
 800ee52:	3710      	adds	r7, #16
 800ee54:	46bd      	mov	sp, r7
 800ee56:	bd80      	pop	{r7, pc}

0800ee58 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ee58:	b580      	push	{r7, lr}
 800ee5a:	b084      	sub	sp, #16
 800ee5c:	af00      	add	r7, sp, #0
 800ee5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee64:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800ee66:	68f8      	ldr	r0, [r7, #12]
 800ee68:	f7ff fae8 	bl	800e43c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ee6c:	bf00      	nop
 800ee6e:	3710      	adds	r7, #16
 800ee70:	46bd      	mov	sp, r7
 800ee72:	bd80      	pop	{r7, pc}

0800ee74 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ee74:	b580      	push	{r7, lr}
 800ee76:	b086      	sub	sp, #24
 800ee78:	af00      	add	r7, sp, #0
 800ee7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee80:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ee82:	697b      	ldr	r3, [r7, #20]
 800ee84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ee88:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ee8a:	697b      	ldr	r3, [r7, #20]
 800ee8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ee90:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ee92:	697b      	ldr	r3, [r7, #20]
 800ee94:	681b      	ldr	r3, [r3, #0]
 800ee96:	689b      	ldr	r3, [r3, #8]
 800ee98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ee9c:	2b80      	cmp	r3, #128	; 0x80
 800ee9e:	d109      	bne.n	800eeb4 <UART_DMAError+0x40>
 800eea0:	693b      	ldr	r3, [r7, #16]
 800eea2:	2b21      	cmp	r3, #33	; 0x21
 800eea4:	d106      	bne.n	800eeb4 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800eea6:	697b      	ldr	r3, [r7, #20]
 800eea8:	2200      	movs	r2, #0
 800eeaa:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800eeae:	6978      	ldr	r0, [r7, #20]
 800eeb0:	f7ff ff5a 	bl	800ed68 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800eeb4:	697b      	ldr	r3, [r7, #20]
 800eeb6:	681b      	ldr	r3, [r3, #0]
 800eeb8:	689b      	ldr	r3, [r3, #8]
 800eeba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eebe:	2b40      	cmp	r3, #64	; 0x40
 800eec0:	d109      	bne.n	800eed6 <UART_DMAError+0x62>
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	2b22      	cmp	r3, #34	; 0x22
 800eec6:	d106      	bne.n	800eed6 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800eec8:	697b      	ldr	r3, [r7, #20]
 800eeca:	2200      	movs	r2, #0
 800eecc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800eed0:	6978      	ldr	r0, [r7, #20]
 800eed2:	f7ff ff66 	bl	800eda2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800eed6:	697b      	ldr	r3, [r7, #20]
 800eed8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800eedc:	f043 0210 	orr.w	r2, r3, #16
 800eee0:	697b      	ldr	r3, [r7, #20]
 800eee2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800eee6:	6978      	ldr	r0, [r7, #20]
 800eee8:	f7ff fab1 	bl	800e44e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800eeec:	bf00      	nop
 800eeee:	3718      	adds	r7, #24
 800eef0:	46bd      	mov	sp, r7
 800eef2:	bd80      	pop	{r7, pc}

0800eef4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800eef4:	b580      	push	{r7, lr}
 800eef6:	b084      	sub	sp, #16
 800eef8:	af00      	add	r7, sp, #0
 800eefa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ef00:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	2200      	movs	r2, #0
 800ef06:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800ef0a:	68fb      	ldr	r3, [r7, #12]
 800ef0c:	2200      	movs	r2, #0
 800ef0e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ef12:	68f8      	ldr	r0, [r7, #12]
 800ef14:	f7ff fa9b 	bl	800e44e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ef18:	bf00      	nop
 800ef1a:	3710      	adds	r7, #16
 800ef1c:	46bd      	mov	sp, r7
 800ef1e:	bd80      	pop	{r7, pc}

0800ef20 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ef20:	b580      	push	{r7, lr}
 800ef22:	b082      	sub	sp, #8
 800ef24:	af00      	add	r7, sp, #0
 800ef26:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	681b      	ldr	r3, [r3, #0]
 800ef2c:	681a      	ldr	r2, [r3, #0]
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	681b      	ldr	r3, [r3, #0]
 800ef32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ef36:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	2220      	movs	r2, #32
 800ef3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	2200      	movs	r2, #0
 800ef44:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ef46:	6878      	ldr	r0, [r7, #4]
 800ef48:	f7f7 ff8a 	bl	8006e60 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ef4c:	bf00      	nop
 800ef4e:	3708      	adds	r7, #8
 800ef50:	46bd      	mov	sp, r7
 800ef52:	bd80      	pop	{r7, pc}

0800ef54 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ef54:	b580      	push	{r7, lr}
 800ef56:	b084      	sub	sp, #16
 800ef58:	af00      	add	r7, sp, #0
 800ef5a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800ef62:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ef6a:	2b22      	cmp	r3, #34	; 0x22
 800ef6c:	d152      	bne.n	800f014 <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	681b      	ldr	r3, [r3, #0]
 800ef72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ef74:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ef76:	89bb      	ldrh	r3, [r7, #12]
 800ef78:	b2d9      	uxtb	r1, r3
 800ef7a:	89fb      	ldrh	r3, [r7, #14]
 800ef7c:	b2da      	uxtb	r2, r3
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ef82:	400a      	ands	r2, r1
 800ef84:	b2d2      	uxtb	r2, r2
 800ef86:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ef8c:	1c5a      	adds	r2, r3, #1
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ef98:	b29b      	uxth	r3, r3
 800ef9a:	3b01      	subs	r3, #1
 800ef9c:	b29a      	uxth	r2, r3
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800efaa:	b29b      	uxth	r3, r3
 800efac:	2b00      	cmp	r3, #0
 800efae:	d139      	bne.n	800f024 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	681a      	ldr	r2, [r3, #0]
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800efbe:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	689a      	ldr	r2, [r3, #8]
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	f022 0201 	bic.w	r2, r2, #1
 800efce:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	2220      	movs	r2, #32
 800efd4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	2200      	movs	r2, #0
 800efdc:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800efe2:	2b01      	cmp	r3, #1
 800efe4:	d10f      	bne.n	800f006 <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	681a      	ldr	r2, [r3, #0]
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	f022 0210 	bic.w	r2, r2, #16
 800eff4:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800effc:	4619      	mov	r1, r3
 800effe:	6878      	ldr	r0, [r7, #4]
 800f000:	f7ff fa2e 	bl	800e460 <HAL_UARTEx_RxEventCallback>
 800f004:	e002      	b.n	800f00c <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800f006:	6878      	ldr	r0, [r7, #4]
 800f008:	f7f7 ff38 	bl	8006e7c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	2200      	movs	r2, #0
 800f010:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f012:	e007      	b.n	800f024 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	681b      	ldr	r3, [r3, #0]
 800f018:	699a      	ldr	r2, [r3, #24]
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	681b      	ldr	r3, [r3, #0]
 800f01e:	f042 0208 	orr.w	r2, r2, #8
 800f022:	619a      	str	r2, [r3, #24]
}
 800f024:	bf00      	nop
 800f026:	3710      	adds	r7, #16
 800f028:	46bd      	mov	sp, r7
 800f02a:	bd80      	pop	{r7, pc}

0800f02c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f02c:	b580      	push	{r7, lr}
 800f02e:	b084      	sub	sp, #16
 800f030:	af00      	add	r7, sp, #0
 800f032:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f03a:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f042:	2b22      	cmp	r3, #34	; 0x22
 800f044:	d152      	bne.n	800f0ec <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	681b      	ldr	r3, [r3, #0]
 800f04a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f04c:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f052:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800f054:	89ba      	ldrh	r2, [r7, #12]
 800f056:	89fb      	ldrh	r3, [r7, #14]
 800f058:	4013      	ands	r3, r2
 800f05a:	b29a      	uxth	r2, r3
 800f05c:	68bb      	ldr	r3, [r7, #8]
 800f05e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f064:	1c9a      	adds	r2, r3, #2
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f070:	b29b      	uxth	r3, r3
 800f072:	3b01      	subs	r3, #1
 800f074:	b29a      	uxth	r2, r3
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f082:	b29b      	uxth	r3, r3
 800f084:	2b00      	cmp	r3, #0
 800f086:	d139      	bne.n	800f0fc <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	681b      	ldr	r3, [r3, #0]
 800f08c:	681a      	ldr	r2, [r3, #0]
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	681b      	ldr	r3, [r3, #0]
 800f092:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800f096:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	689a      	ldr	r2, [r3, #8]
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	f022 0201 	bic.w	r2, r2, #1
 800f0a6:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	2220      	movs	r2, #32
 800f0ac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	2200      	movs	r2, #0
 800f0b4:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f0ba:	2b01      	cmp	r3, #1
 800f0bc:	d10f      	bne.n	800f0de <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	681b      	ldr	r3, [r3, #0]
 800f0c2:	681a      	ldr	r2, [r3, #0]
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	f022 0210 	bic.w	r2, r2, #16
 800f0cc:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f0d4:	4619      	mov	r1, r3
 800f0d6:	6878      	ldr	r0, [r7, #4]
 800f0d8:	f7ff f9c2 	bl	800e460 <HAL_UARTEx_RxEventCallback>
 800f0dc:	e002      	b.n	800f0e4 <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800f0de:	6878      	ldr	r0, [r7, #4]
 800f0e0:	f7f7 fecc 	bl	8006e7c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	2200      	movs	r2, #0
 800f0e8:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f0ea:	e007      	b.n	800f0fc <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	699a      	ldr	r2, [r3, #24]
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	681b      	ldr	r3, [r3, #0]
 800f0f6:	f042 0208 	orr.w	r2, r2, #8
 800f0fa:	619a      	str	r2, [r3, #24]
}
 800f0fc:	bf00      	nop
 800f0fe:	3710      	adds	r7, #16
 800f100:	46bd      	mov	sp, r7
 800f102:	bd80      	pop	{r7, pc}

0800f104 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f104:	b580      	push	{r7, lr}
 800f106:	b088      	sub	sp, #32
 800f108:	af00      	add	r7, sp, #0
 800f10a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f112:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	681b      	ldr	r3, [r3, #0]
 800f118:	69db      	ldr	r3, [r3, #28]
 800f11a:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	681b      	ldr	r3, [r3, #0]
 800f120:	681b      	ldr	r3, [r3, #0]
 800f122:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	689b      	ldr	r3, [r3, #8]
 800f12a:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f132:	2b22      	cmp	r3, #34	; 0x22
 800f134:	f040 80da 	bne.w	800f2ec <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800f13e:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f140:	e0aa      	b.n	800f298 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	681b      	ldr	r3, [r3, #0]
 800f146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f148:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f14a:	89bb      	ldrh	r3, [r7, #12]
 800f14c:	b2d9      	uxtb	r1, r3
 800f14e:	8b7b      	ldrh	r3, [r7, #26]
 800f150:	b2da      	uxtb	r2, r3
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f156:	400a      	ands	r2, r1
 800f158:	b2d2      	uxtb	r2, r2
 800f15a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f160:	1c5a      	adds	r2, r3, #1
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f16c:	b29b      	uxth	r3, r3
 800f16e:	3b01      	subs	r3, #1
 800f170:	b29a      	uxth	r2, r3
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	69db      	ldr	r3, [r3, #28]
 800f17e:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800f180:	69fb      	ldr	r3, [r7, #28]
 800f182:	f003 0307 	and.w	r3, r3, #7
 800f186:	2b00      	cmp	r3, #0
 800f188:	d04d      	beq.n	800f226 <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f18a:	69fb      	ldr	r3, [r7, #28]
 800f18c:	f003 0301 	and.w	r3, r3, #1
 800f190:	2b00      	cmp	r3, #0
 800f192:	d010      	beq.n	800f1b6 <UART_RxISR_8BIT_FIFOEN+0xb2>
 800f194:	697b      	ldr	r3, [r7, #20]
 800f196:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d00b      	beq.n	800f1b6 <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	2201      	movs	r2, #1
 800f1a4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f1ac:	f043 0201 	orr.w	r2, r3, #1
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f1b6:	69fb      	ldr	r3, [r7, #28]
 800f1b8:	f003 0302 	and.w	r3, r3, #2
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	d010      	beq.n	800f1e2 <UART_RxISR_8BIT_FIFOEN+0xde>
 800f1c0:	693b      	ldr	r3, [r7, #16]
 800f1c2:	f003 0301 	and.w	r3, r3, #1
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d00b      	beq.n	800f1e2 <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	2202      	movs	r2, #2
 800f1d0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f1d8:	f043 0204 	orr.w	r2, r3, #4
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f1e2:	69fb      	ldr	r3, [r7, #28]
 800f1e4:	f003 0304 	and.w	r3, r3, #4
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d010      	beq.n	800f20e <UART_RxISR_8BIT_FIFOEN+0x10a>
 800f1ec:	693b      	ldr	r3, [r7, #16]
 800f1ee:	f003 0301 	and.w	r3, r3, #1
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	d00b      	beq.n	800f20e <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	681b      	ldr	r3, [r3, #0]
 800f1fa:	2204      	movs	r2, #4
 800f1fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f204:	f043 0202 	orr.w	r2, r3, #2
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f214:	2b00      	cmp	r3, #0
 800f216:	d006      	beq.n	800f226 <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f218:	6878      	ldr	r0, [r7, #4]
 800f21a:	f7ff f918 	bl	800e44e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	2200      	movs	r2, #0
 800f222:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f22c:	b29b      	uxth	r3, r3
 800f22e:	2b00      	cmp	r3, #0
 800f230:	d132      	bne.n	800f298 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	681a      	ldr	r2, [r3, #0]
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	681b      	ldr	r3, [r3, #0]
 800f23c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800f240:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	689b      	ldr	r3, [r3, #8]
 800f248:	687a      	ldr	r2, [r7, #4]
 800f24a:	6812      	ldr	r2, [r2, #0]
 800f24c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800f250:	f023 0301 	bic.w	r3, r3, #1
 800f254:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	2220      	movs	r2, #32
 800f25a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f25e:	687b      	ldr	r3, [r7, #4]
 800f260:	2200      	movs	r2, #0
 800f262:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f268:	2b01      	cmp	r3, #1
 800f26a:	d10f      	bne.n	800f28c <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	681b      	ldr	r3, [r3, #0]
 800f270:	681a      	ldr	r2, [r3, #0]
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	f022 0210 	bic.w	r2, r2, #16
 800f27a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f282:	4619      	mov	r1, r3
 800f284:	6878      	ldr	r0, [r7, #4]
 800f286:	f7ff f8eb 	bl	800e460 <HAL_UARTEx_RxEventCallback>
 800f28a:	e002      	b.n	800f292 <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800f28c:	6878      	ldr	r0, [r7, #4]
 800f28e:	f7f7 fdf5 	bl	8006e7c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	2200      	movs	r2, #0
 800f296:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f298:	89fb      	ldrh	r3, [r7, #14]
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	d005      	beq.n	800f2aa <UART_RxISR_8BIT_FIFOEN+0x1a6>
 800f29e:	69fb      	ldr	r3, [r7, #28]
 800f2a0:	f003 0320 	and.w	r3, r3, #32
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	f47f af4c 	bne.w	800f142 <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f2b0:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800f2b2:	897b      	ldrh	r3, [r7, #10]
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d021      	beq.n	800f2fc <UART_RxISR_8BIT_FIFOEN+0x1f8>
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800f2be:	897a      	ldrh	r2, [r7, #10]
 800f2c0:	429a      	cmp	r2, r3
 800f2c2:	d21b      	bcs.n	800f2fc <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	681b      	ldr	r3, [r3, #0]
 800f2c8:	689a      	ldr	r2, [r3, #8]
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	681b      	ldr	r3, [r3, #0]
 800f2ce:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800f2d2:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	4a0b      	ldr	r2, [pc, #44]	; (800f304 <UART_RxISR_8BIT_FIFOEN+0x200>)
 800f2d8:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	681b      	ldr	r3, [r3, #0]
 800f2de:	681a      	ldr	r2, [r3, #0]
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	681b      	ldr	r3, [r3, #0]
 800f2e4:	f042 0220 	orr.w	r2, r2, #32
 800f2e8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f2ea:	e007      	b.n	800f2fc <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	681b      	ldr	r3, [r3, #0]
 800f2f0:	699a      	ldr	r2, [r3, #24]
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	681b      	ldr	r3, [r3, #0]
 800f2f6:	f042 0208 	orr.w	r2, r2, #8
 800f2fa:	619a      	str	r2, [r3, #24]
}
 800f2fc:	bf00      	nop
 800f2fe:	3720      	adds	r7, #32
 800f300:	46bd      	mov	sp, r7
 800f302:	bd80      	pop	{r7, pc}
 800f304:	0800ef55 	.word	0x0800ef55

0800f308 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f308:	b580      	push	{r7, lr}
 800f30a:	b08a      	sub	sp, #40	; 0x28
 800f30c:	af00      	add	r7, sp, #0
 800f30e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f316:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	69db      	ldr	r3, [r3, #28]
 800f31e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	681b      	ldr	r3, [r3, #0]
 800f32c:	689b      	ldr	r3, [r3, #8]
 800f32e:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f336:	2b22      	cmp	r3, #34	; 0x22
 800f338:	f040 80da 	bne.w	800f4f0 <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800f342:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f344:	e0aa      	b.n	800f49c <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	681b      	ldr	r3, [r3, #0]
 800f34a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f34c:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f352:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 800f354:	8aba      	ldrh	r2, [r7, #20]
 800f356:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f358:	4013      	ands	r3, r2
 800f35a:	b29a      	uxth	r2, r3
 800f35c:	693b      	ldr	r3, [r7, #16]
 800f35e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f364:	1c9a      	adds	r2, r3, #2
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f370:	b29b      	uxth	r3, r3
 800f372:	3b01      	subs	r3, #1
 800f374:	b29a      	uxth	r2, r3
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	69db      	ldr	r3, [r3, #28]
 800f382:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800f384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f386:	f003 0307 	and.w	r3, r3, #7
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	d04d      	beq.n	800f42a <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f38e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f390:	f003 0301 	and.w	r3, r3, #1
 800f394:	2b00      	cmp	r3, #0
 800f396:	d010      	beq.n	800f3ba <UART_RxISR_16BIT_FIFOEN+0xb2>
 800f398:	69fb      	ldr	r3, [r7, #28]
 800f39a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f39e:	2b00      	cmp	r3, #0
 800f3a0:	d00b      	beq.n	800f3ba <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	681b      	ldr	r3, [r3, #0]
 800f3a6:	2201      	movs	r2, #1
 800f3a8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f3b0:	f043 0201 	orr.w	r2, r3, #1
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f3ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3bc:	f003 0302 	and.w	r3, r3, #2
 800f3c0:	2b00      	cmp	r3, #0
 800f3c2:	d010      	beq.n	800f3e6 <UART_RxISR_16BIT_FIFOEN+0xde>
 800f3c4:	69bb      	ldr	r3, [r7, #24]
 800f3c6:	f003 0301 	and.w	r3, r3, #1
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	d00b      	beq.n	800f3e6 <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	681b      	ldr	r3, [r3, #0]
 800f3d2:	2202      	movs	r2, #2
 800f3d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f3dc:	f043 0204 	orr.w	r2, r3, #4
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f3e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3e8:	f003 0304 	and.w	r3, r3, #4
 800f3ec:	2b00      	cmp	r3, #0
 800f3ee:	d010      	beq.n	800f412 <UART_RxISR_16BIT_FIFOEN+0x10a>
 800f3f0:	69bb      	ldr	r3, [r7, #24]
 800f3f2:	f003 0301 	and.w	r3, r3, #1
 800f3f6:	2b00      	cmp	r3, #0
 800f3f8:	d00b      	beq.n	800f412 <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	681b      	ldr	r3, [r3, #0]
 800f3fe:	2204      	movs	r2, #4
 800f400:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f408:	f043 0202 	orr.w	r2, r3, #2
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f418:	2b00      	cmp	r3, #0
 800f41a:	d006      	beq.n	800f42a <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f41c:	6878      	ldr	r0, [r7, #4]
 800f41e:	f7ff f816 	bl	800e44e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	2200      	movs	r2, #0
 800f426:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f430:	b29b      	uxth	r3, r3
 800f432:	2b00      	cmp	r3, #0
 800f434:	d132      	bne.n	800f49c <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	681b      	ldr	r3, [r3, #0]
 800f43a:	681a      	ldr	r2, [r3, #0]
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800f444:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	689b      	ldr	r3, [r3, #8]
 800f44c:	687a      	ldr	r2, [r7, #4]
 800f44e:	6812      	ldr	r2, [r2, #0]
 800f450:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800f454:	f023 0301 	bic.w	r3, r3, #1
 800f458:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	2220      	movs	r2, #32
 800f45e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	2200      	movs	r2, #0
 800f466:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f46c:	2b01      	cmp	r3, #1
 800f46e:	d10f      	bne.n	800f490 <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	681b      	ldr	r3, [r3, #0]
 800f474:	681a      	ldr	r2, [r3, #0]
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	f022 0210 	bic.w	r2, r2, #16
 800f47e:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f486:	4619      	mov	r1, r3
 800f488:	6878      	ldr	r0, [r7, #4]
 800f48a:	f7fe ffe9 	bl	800e460 <HAL_UARTEx_RxEventCallback>
 800f48e:	e002      	b.n	800f496 <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800f490:	6878      	ldr	r0, [r7, #4]
 800f492:	f7f7 fcf3 	bl	8006e7c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	2200      	movs	r2, #0
 800f49a:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f49c:	8afb      	ldrh	r3, [r7, #22]
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d005      	beq.n	800f4ae <UART_RxISR_16BIT_FIFOEN+0x1a6>
 800f4a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f4a4:	f003 0320 	and.w	r3, r3, #32
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	f47f af4c 	bne.w	800f346 <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f4b4:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800f4b6:	89fb      	ldrh	r3, [r7, #14]
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d021      	beq.n	800f500 <UART_RxISR_16BIT_FIFOEN+0x1f8>
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800f4c2:	89fa      	ldrh	r2, [r7, #14]
 800f4c4:	429a      	cmp	r2, r3
 800f4c6:	d21b      	bcs.n	800f500 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	689a      	ldr	r2, [r3, #8]
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	681b      	ldr	r3, [r3, #0]
 800f4d2:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800f4d6:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	4a0b      	ldr	r2, [pc, #44]	; (800f508 <UART_RxISR_16BIT_FIFOEN+0x200>)
 800f4dc:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	681a      	ldr	r2, [r3, #0]
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	f042 0220 	orr.w	r2, r2, #32
 800f4ec:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f4ee:	e007      	b.n	800f500 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	681b      	ldr	r3, [r3, #0]
 800f4f4:	699a      	ldr	r2, [r3, #24]
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	f042 0208 	orr.w	r2, r2, #8
 800f4fe:	619a      	str	r2, [r3, #24]
}
 800f500:	bf00      	nop
 800f502:	3728      	adds	r7, #40	; 0x28
 800f504:	46bd      	mov	sp, r7
 800f506:	bd80      	pop	{r7, pc}
 800f508:	0800f02d 	.word	0x0800f02d

0800f50c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f50c:	b480      	push	{r7}
 800f50e:	b083      	sub	sp, #12
 800f510:	af00      	add	r7, sp, #0
 800f512:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f514:	bf00      	nop
 800f516:	370c      	adds	r7, #12
 800f518:	46bd      	mov	sp, r7
 800f51a:	bc80      	pop	{r7}
 800f51c:	4770      	bx	lr

0800f51e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800f51e:	b480      	push	{r7}
 800f520:	b083      	sub	sp, #12
 800f522:	af00      	add	r7, sp, #0
 800f524:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800f526:	bf00      	nop
 800f528:	370c      	adds	r7, #12
 800f52a:	46bd      	mov	sp, r7
 800f52c:	bc80      	pop	{r7}
 800f52e:	4770      	bx	lr

0800f530 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800f530:	b480      	push	{r7}
 800f532:	b083      	sub	sp, #12
 800f534:	af00      	add	r7, sp, #0
 800f536:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800f538:	bf00      	nop
 800f53a:	370c      	adds	r7, #12
 800f53c:	46bd      	mov	sp, r7
 800f53e:	bc80      	pop	{r7}
 800f540:	4770      	bx	lr

0800f542 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800f542:	b580      	push	{r7, lr}
 800f544:	b088      	sub	sp, #32
 800f546:	af02      	add	r7, sp, #8
 800f548:	60f8      	str	r0, [r7, #12]
 800f54a:	1d3b      	adds	r3, r7, #4
 800f54c:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 800f550:	2300      	movs	r3, #0
 800f552:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800f55a:	2b01      	cmp	r3, #1
 800f55c:	d101      	bne.n	800f562 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 800f55e:	2302      	movs	r3, #2
 800f560:	e046      	b.n	800f5f0 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 800f562:	68fb      	ldr	r3, [r7, #12]
 800f564:	2201      	movs	r2, #1
 800f566:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800f56a:	68fb      	ldr	r3, [r7, #12]
 800f56c:	2224      	movs	r2, #36	; 0x24
 800f56e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	681b      	ldr	r3, [r3, #0]
 800f576:	681a      	ldr	r2, [r3, #0]
 800f578:	68fb      	ldr	r3, [r7, #12]
 800f57a:	681b      	ldr	r3, [r3, #0]
 800f57c:	f022 0201 	bic.w	r2, r2, #1
 800f580:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800f582:	68fb      	ldr	r3, [r7, #12]
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	689b      	ldr	r3, [r3, #8]
 800f588:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800f58c:	687a      	ldr	r2, [r7, #4]
 800f58e:	68fb      	ldr	r3, [r7, #12]
 800f590:	681b      	ldr	r3, [r3, #0]
 800f592:	430a      	orrs	r2, r1
 800f594:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	2b00      	cmp	r3, #0
 800f59a:	d105      	bne.n	800f5a8 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 800f59c:	1d3b      	adds	r3, r7, #4
 800f59e:	e893 0006 	ldmia.w	r3, {r1, r2}
 800f5a2:	68f8      	ldr	r0, [r7, #12]
 800f5a4:	f000 f900 	bl	800f7a8 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800f5a8:	68fb      	ldr	r3, [r7, #12]
 800f5aa:	681b      	ldr	r3, [r3, #0]
 800f5ac:	681a      	ldr	r2, [r3, #0]
 800f5ae:	68fb      	ldr	r3, [r7, #12]
 800f5b0:	681b      	ldr	r3, [r3, #0]
 800f5b2:	f042 0201 	orr.w	r2, r2, #1
 800f5b6:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f5b8:	f7f6 fe0e 	bl	80061d8 <HAL_GetTick>
 800f5bc:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f5be:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f5c2:	9300      	str	r3, [sp, #0]
 800f5c4:	693b      	ldr	r3, [r7, #16]
 800f5c6:	2200      	movs	r2, #0
 800f5c8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800f5cc:	68f8      	ldr	r0, [r7, #12]
 800f5ce:	f7ff fa8f 	bl	800eaf0 <UART_WaitOnFlagUntilTimeout>
 800f5d2:	4603      	mov	r3, r0
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d002      	beq.n	800f5de <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 800f5d8:	2303      	movs	r3, #3
 800f5da:	75fb      	strb	r3, [r7, #23]
 800f5dc:	e003      	b.n	800f5e6 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 800f5de:	68fb      	ldr	r3, [r7, #12]
 800f5e0:	2220      	movs	r2, #32
 800f5e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f5e6:	68fb      	ldr	r3, [r7, #12]
 800f5e8:	2200      	movs	r2, #0
 800f5ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return status;
 800f5ee:	7dfb      	ldrb	r3, [r7, #23]
}
 800f5f0:	4618      	mov	r0, r3
 800f5f2:	3718      	adds	r7, #24
 800f5f4:	46bd      	mov	sp, r7
 800f5f6:	bd80      	pop	{r7, pc}

0800f5f8 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 800f5f8:	b480      	push	{r7}
 800f5fa:	b083      	sub	sp, #12
 800f5fc:	af00      	add	r7, sp, #0
 800f5fe:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800f606:	2b01      	cmp	r3, #1
 800f608:	d101      	bne.n	800f60e <HAL_UARTEx_EnableStopMode+0x16>
 800f60a:	2302      	movs	r3, #2
 800f60c:	e010      	b.n	800f630 <HAL_UARTEx_EnableStopMode+0x38>
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	2201      	movs	r2, #1
 800f612:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set UESM bit */
  SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	681a      	ldr	r2, [r3, #0]
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	681b      	ldr	r3, [r3, #0]
 800f620:	f042 0202 	orr.w	r2, r2, #2
 800f624:	601a      	str	r2, [r3, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	2200      	movs	r2, #0
 800f62a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800f62e:	2300      	movs	r3, #0
}
 800f630:	4618      	mov	r0, r3
 800f632:	370c      	adds	r7, #12
 800f634:	46bd      	mov	sp, r7
 800f636:	bc80      	pop	{r7}
 800f638:	4770      	bx	lr

0800f63a <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 800f63a:	b580      	push	{r7, lr}
 800f63c:	b084      	sub	sp, #16
 800f63e:	af00      	add	r7, sp, #0
 800f640:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800f648:	2b01      	cmp	r3, #1
 800f64a:	d101      	bne.n	800f650 <HAL_UARTEx_EnableFifoMode+0x16>
 800f64c:	2302      	movs	r3, #2
 800f64e:	e02b      	b.n	800f6a8 <HAL_UARTEx_EnableFifoMode+0x6e>
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	2201      	movs	r2, #1
 800f654:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	2224      	movs	r2, #36	; 0x24
 800f65c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	681b      	ldr	r3, [r3, #0]
 800f664:	681b      	ldr	r3, [r3, #0]
 800f666:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	681b      	ldr	r3, [r3, #0]
 800f66c:	681a      	ldr	r2, [r3, #0]
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	681b      	ldr	r3, [r3, #0]
 800f672:	f022 0201 	bic.w	r2, r2, #1
 800f676:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f678:	68fb      	ldr	r3, [r7, #12]
 800f67a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f67e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800f686:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	681b      	ldr	r3, [r3, #0]
 800f68c:	68fa      	ldr	r2, [r7, #12]
 800f68e:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f690:	6878      	ldr	r0, [r7, #4]
 800f692:	f000 f8ab 	bl	800f7ec <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	2220      	movs	r2, #32
 800f69a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	2200      	movs	r2, #0
 800f6a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800f6a6:	2300      	movs	r3, #0
}
 800f6a8:	4618      	mov	r0, r3
 800f6aa:	3710      	adds	r7, #16
 800f6ac:	46bd      	mov	sp, r7
 800f6ae:	bd80      	pop	{r7, pc}

0800f6b0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f6b0:	b580      	push	{r7, lr}
 800f6b2:	b084      	sub	sp, #16
 800f6b4:	af00      	add	r7, sp, #0
 800f6b6:	6078      	str	r0, [r7, #4]
 800f6b8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800f6c0:	2b01      	cmp	r3, #1
 800f6c2:	d101      	bne.n	800f6c8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f6c4:	2302      	movs	r3, #2
 800f6c6:	e02d      	b.n	800f724 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	2201      	movs	r2, #1
 800f6cc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	2224      	movs	r2, #36	; 0x24
 800f6d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	681b      	ldr	r3, [r3, #0]
 800f6dc:	681b      	ldr	r3, [r3, #0]
 800f6de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	681b      	ldr	r3, [r3, #0]
 800f6e4:	681a      	ldr	r2, [r3, #0]
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	681b      	ldr	r3, [r3, #0]
 800f6ea:	f022 0201 	bic.w	r2, r2, #1
 800f6ee:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	681b      	ldr	r3, [r3, #0]
 800f6f4:	689b      	ldr	r3, [r3, #8]
 800f6f6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	681b      	ldr	r3, [r3, #0]
 800f6fe:	683a      	ldr	r2, [r7, #0]
 800f700:	430a      	orrs	r2, r1
 800f702:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f704:	6878      	ldr	r0, [r7, #4]
 800f706:	f000 f871 	bl	800f7ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	681b      	ldr	r3, [r3, #0]
 800f70e:	68fa      	ldr	r2, [r7, #12]
 800f710:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	2220      	movs	r2, #32
 800f716:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	2200      	movs	r2, #0
 800f71e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800f722:	2300      	movs	r3, #0
}
 800f724:	4618      	mov	r0, r3
 800f726:	3710      	adds	r7, #16
 800f728:	46bd      	mov	sp, r7
 800f72a:	bd80      	pop	{r7, pc}

0800f72c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f72c:	b580      	push	{r7, lr}
 800f72e:	b084      	sub	sp, #16
 800f730:	af00      	add	r7, sp, #0
 800f732:	6078      	str	r0, [r7, #4]
 800f734:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800f73c:	2b01      	cmp	r3, #1
 800f73e:	d101      	bne.n	800f744 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f740:	2302      	movs	r3, #2
 800f742:	e02d      	b.n	800f7a0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	2201      	movs	r2, #1
 800f748:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	2224      	movs	r2, #36	; 0x24
 800f750:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	681b      	ldr	r3, [r3, #0]
 800f758:	681b      	ldr	r3, [r3, #0]
 800f75a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	681b      	ldr	r3, [r3, #0]
 800f760:	681a      	ldr	r2, [r3, #0]
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	681b      	ldr	r3, [r3, #0]
 800f766:	f022 0201 	bic.w	r2, r2, #1
 800f76a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	681b      	ldr	r3, [r3, #0]
 800f770:	689b      	ldr	r3, [r3, #8]
 800f772:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	683a      	ldr	r2, [r7, #0]
 800f77c:	430a      	orrs	r2, r1
 800f77e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f780:	6878      	ldr	r0, [r7, #4]
 800f782:	f000 f833 	bl	800f7ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	681b      	ldr	r3, [r3, #0]
 800f78a:	68fa      	ldr	r2, [r7, #12]
 800f78c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	2220      	movs	r2, #32
 800f792:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	2200      	movs	r2, #0
 800f79a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800f79e:	2300      	movs	r3, #0
}
 800f7a0:	4618      	mov	r0, r3
 800f7a2:	3710      	adds	r7, #16
 800f7a4:	46bd      	mov	sp, r7
 800f7a6:	bd80      	pop	{r7, pc}

0800f7a8 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800f7a8:	b480      	push	{r7}
 800f7aa:	b085      	sub	sp, #20
 800f7ac:	af00      	add	r7, sp, #0
 800f7ae:	60f8      	str	r0, [r7, #12]
 800f7b0:	1d3b      	adds	r3, r7, #4
 800f7b2:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800f7b6:	68fb      	ldr	r3, [r7, #12]
 800f7b8:	681b      	ldr	r3, [r3, #0]
 800f7ba:	685b      	ldr	r3, [r3, #4]
 800f7bc:	f023 0210 	bic.w	r2, r3, #16
 800f7c0:	893b      	ldrh	r3, [r7, #8]
 800f7c2:	4619      	mov	r1, r3
 800f7c4:	68fb      	ldr	r3, [r7, #12]
 800f7c6:	681b      	ldr	r3, [r3, #0]
 800f7c8:	430a      	orrs	r2, r1
 800f7ca:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800f7cc:	68fb      	ldr	r3, [r7, #12]
 800f7ce:	681b      	ldr	r3, [r3, #0]
 800f7d0:	685b      	ldr	r3, [r3, #4]
 800f7d2:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 800f7d6:	7abb      	ldrb	r3, [r7, #10]
 800f7d8:	061a      	lsls	r2, r3, #24
 800f7da:	68fb      	ldr	r3, [r7, #12]
 800f7dc:	681b      	ldr	r3, [r3, #0]
 800f7de:	430a      	orrs	r2, r1
 800f7e0:	605a      	str	r2, [r3, #4]
}
 800f7e2:	bf00      	nop
 800f7e4:	3714      	adds	r7, #20
 800f7e6:	46bd      	mov	sp, r7
 800f7e8:	bc80      	pop	{r7}
 800f7ea:	4770      	bx	lr

0800f7ec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f7ec:	b480      	push	{r7}
 800f7ee:	b089      	sub	sp, #36	; 0x24
 800f7f0:	af00      	add	r7, sp, #0
 800f7f2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800f7f4:	4a2e      	ldr	r2, [pc, #184]	; (800f8b0 <UARTEx_SetNbDataToProcess+0xc4>)
 800f7f6:	f107 0314 	add.w	r3, r7, #20
 800f7fa:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f7fe:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800f802:	4a2c      	ldr	r2, [pc, #176]	; (800f8b4 <UARTEx_SetNbDataToProcess+0xc8>)
 800f804:	f107 030c 	add.w	r3, r7, #12
 800f808:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f80c:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f814:	2b00      	cmp	r3, #0
 800f816:	d108      	bne.n	800f82a <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	2201      	movs	r2, #1
 800f81c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	2201      	movs	r2, #1
 800f824:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f828:	e03d      	b.n	800f8a6 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f82a:	2308      	movs	r3, #8
 800f82c:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f82e:	2308      	movs	r3, #8
 800f830:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	689b      	ldr	r3, [r3, #8]
 800f838:	0e5b      	lsrs	r3, r3, #25
 800f83a:	b2db      	uxtb	r3, r3
 800f83c:	f003 0307 	and.w	r3, r3, #7
 800f840:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	681b      	ldr	r3, [r3, #0]
 800f846:	689b      	ldr	r3, [r3, #8]
 800f848:	0f5b      	lsrs	r3, r3, #29
 800f84a:	b2db      	uxtb	r3, r3
 800f84c:	f003 0307 	and.w	r3, r3, #7
 800f850:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f852:	7fbb      	ldrb	r3, [r7, #30]
 800f854:	7f3a      	ldrb	r2, [r7, #28]
 800f856:	f107 0120 	add.w	r1, r7, #32
 800f85a:	440a      	add	r2, r1
 800f85c:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800f860:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f864:	7f3a      	ldrb	r2, [r7, #28]
 800f866:	f107 0120 	add.w	r1, r7, #32
 800f86a:	440a      	add	r2, r1
 800f86c:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f870:	fb93 f3f2 	sdiv	r3, r3, r2
 800f874:	b29a      	uxth	r2, r3
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f87c:	7ffb      	ldrb	r3, [r7, #31]
 800f87e:	7f7a      	ldrb	r2, [r7, #29]
 800f880:	f107 0120 	add.w	r1, r7, #32
 800f884:	440a      	add	r2, r1
 800f886:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800f88a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f88e:	7f7a      	ldrb	r2, [r7, #29]
 800f890:	f107 0120 	add.w	r1, r7, #32
 800f894:	440a      	add	r2, r1
 800f896:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f89a:	fb93 f3f2 	sdiv	r3, r3, r2
 800f89e:	b29a      	uxth	r2, r3
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800f8a6:	bf00      	nop
 800f8a8:	3724      	adds	r7, #36	; 0x24
 800f8aa:	46bd      	mov	sp, r7
 800f8ac:	bc80      	pop	{r7}
 800f8ae:	4770      	bx	lr
 800f8b0:	08025894 	.word	0x08025894
 800f8b4:	0802589c 	.word	0x0802589c

0800f8b8 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 800f8b8:	b580      	push	{r7, lr}
 800f8ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */
  //sprintf( myString, "... vor ... SystemApp_Init() ... counter: %d \n", counter++ ); ITM_PrintString(myString);
  //ITM_SendChar('x');
  printf( "... MX_LoRaWAN_init() ... \n" );
 800f8bc:	4804      	ldr	r0, [pc, #16]	; (800f8d0 <MX_LoRaWAN_Init+0x18>)
 800f8be:	f014 ffaf 	bl	8024820 <puts>
  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 800f8c2:	f7f6 facf 	bl	8005e64 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */
  //sprintf( myString, "... nach ... SystemApp_Init() ... counter: %d \n", counter++ ); ITM_PrintString(myString);
  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 800f8c6:	f000 f813 	bl	800f8f0 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */
  //sprintf( myString, "... nach ... LoRaWAN_Init() ... counter: %d \n", counter++ ); ITM_PrintString(myString);
  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 800f8ca:	bf00      	nop
 800f8cc:	bd80      	pop	{r7, pc}
 800f8ce:	bf00      	nop
 800f8d0:	080258a4 	.word	0x080258a4

0800f8d4 <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 800f8d4:	b580      	push	{r7, lr}
 800f8d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */
  //sprintf( myString, "... nach ... SystemClock_Config() ... counter: %d \n", counter++ ); ITM_PrintString(myString);
  printf( "... MX_LoRaWAN_Process() ... \n" );
 800f8d8:	4804      	ldr	r0, [pc, #16]	; (800f8ec <MX_LoRaWAN_Process+0x18>)
 800f8da:	f014 ffa1 	bl	8024820 <puts>

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800f8de:	f04f 30ff 	mov.w	r0, #4294967295
 800f8e2:	f011 f971 	bl	8020bc8 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 800f8e6:	bf00      	nop
 800f8e8:	bd80      	pop	{r7, pc}
 800f8ea:	bf00      	nop
 800f8ec:	080258c0 	.word	0x080258c0

0800f8f0 <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 800f8f0:	b580      	push	{r7, lr}
 800f8f2:	b084      	sub	sp, #16
 800f8f4:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_1 */
  printf( "... LoRaWAN_Init() ... \n" );
 800f8f6:	484a      	ldr	r0, [pc, #296]	; (800fa20 <LoRaWAN_Init+0x130>)
 800f8f8:	f014 ff92 	bl	8024820 <puts>
  BSP_LED_Init(LED_BLUE);
  BSP_LED_Init(LED_GREEN);
  BSP_LED_Init(LED_RED);
  BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
#elif defined(MX_BOARD_PSEUDODRIVER)
  SYS_LED_Init(SYS_LED_BLUE);
 800f8fc:	2002      	movs	r0, #2
 800f8fe:	f7f5 fa0d 	bl	8004d1c <SYS_LED_Init>
  SYS_LED_Init(SYS_LED_GREEN);
 800f902:	2001      	movs	r0, #1
 800f904:	f7f5 fa0a 	bl	8004d1c <SYS_LED_Init>
  SYS_LED_Init(SYS_LED_RED);
 800f908:	2000      	movs	r0, #0
 800f90a:	f7f5 fa07 	bl	8004d1c <SYS_LED_Init>
  SYS_PB_Init(SYS_BUTTON2, SYS_BUTTON_MODE_EXTI);
 800f90e:	2101      	movs	r1, #1
 800f910:	2002      	movs	r0, #2
 800f912:	f7f5 fa8b 	bl	8004e2c <SYS_PB_Init>
#else
#error user to provide its board code or to call his board driver functions
#endif  /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */

  /* Get LoRa APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APP_VERSION:        V%X.%X.%X\r\n",
 800f916:	2300      	movs	r3, #0
 800f918:	9302      	str	r3, [sp, #8]
 800f91a:	2300      	movs	r3, #0
 800f91c:	9301      	str	r3, [sp, #4]
 800f91e:	2301      	movs	r3, #1
 800f920:	9300      	str	r3, [sp, #0]
 800f922:	4b40      	ldr	r3, [pc, #256]	; (800fa24 <LoRaWAN_Init+0x134>)
 800f924:	2200      	movs	r2, #0
 800f926:	2100      	movs	r1, #0
 800f928:	2002      	movs	r0, #2
 800f92a:	f011 fd6f 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW LoraWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION: V%X.%X.%X\r\n",
 800f92e:	2301      	movs	r3, #1
 800f930:	9302      	str	r3, [sp, #8]
 800f932:	2302      	movs	r3, #2
 800f934:	9301      	str	r3, [sp, #4]
 800f936:	2302      	movs	r3, #2
 800f938:	9300      	str	r3, [sp, #0]
 800f93a:	4b3b      	ldr	r3, [pc, #236]	; (800fa28 <LoRaWAN_Init+0x138>)
 800f93c:	2200      	movs	r2, #0
 800f93e:	2100      	movs	r1, #0
 800f940:	2002      	movs	r0, #2
 800f942:	f011 fd63 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:   V%X.%X.%X\r\n",
 800f946:	2301      	movs	r3, #1
 800f948:	9302      	str	r3, [sp, #8]
 800f94a:	2306      	movs	r3, #6
 800f94c:	9301      	str	r3, [sp, #4]
 800f94e:	2300      	movs	r3, #0
 800f950:	9300      	str	r3, [sp, #0]
 800f952:	4b36      	ldr	r3, [pc, #216]	; (800fa2c <LoRaWAN_Init+0x13c>)
 800f954:	2200      	movs	r2, #0
 800f956:	2100      	movs	r1, #0
 800f958:	2002      	movs	r0, #2
 800f95a:	f011 fd57 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB2_SHIFT));

  UTIL_TIMER_Create(&TxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 800f95e:	2300      	movs	r3, #0
 800f960:	9300      	str	r3, [sp, #0]
 800f962:	4b33      	ldr	r3, [pc, #204]	; (800fa30 <LoRaWAN_Init+0x140>)
 800f964:	2200      	movs	r2, #0
 800f966:	f04f 31ff 	mov.w	r1, #4294967295
 800f96a:	4832      	ldr	r0, [pc, #200]	; (800fa34 <LoRaWAN_Init+0x144>)
 800f96c:	f011 fab2 	bl	8020ed4 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 800f970:	2300      	movs	r3, #0
 800f972:	9300      	str	r3, [sp, #0]
 800f974:	4b30      	ldr	r3, [pc, #192]	; (800fa38 <LoRaWAN_Init+0x148>)
 800f976:	2200      	movs	r2, #0
 800f978:	f04f 31ff 	mov.w	r1, #4294967295
 800f97c:	482f      	ldr	r0, [pc, #188]	; (800fa3c <LoRaWAN_Init+0x14c>)
 800f97e:	f011 faa9 	bl	8020ed4 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, 0xFFFFFFFFU, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 800f982:	2300      	movs	r3, #0
 800f984:	9300      	str	r3, [sp, #0]
 800f986:	4b2e      	ldr	r3, [pc, #184]	; (800fa40 <LoRaWAN_Init+0x150>)
 800f988:	2201      	movs	r2, #1
 800f98a:	f04f 31ff 	mov.w	r1, #4294967295
 800f98e:	482d      	ldr	r0, [pc, #180]	; (800fa44 <LoRaWAN_Init+0x154>)
 800f990:	f011 faa0 	bl	8020ed4 <UTIL_TIMER_Create>
  UTIL_TIMER_SetPeriod(&TxLedTimer, 500);
 800f994:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800f998:	4826      	ldr	r0, [pc, #152]	; (800fa34 <LoRaWAN_Init+0x144>)
 800f99a:	f011 fbaf 	bl	80210fc <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&RxLedTimer, 500);
 800f99e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800f9a2:	4826      	ldr	r0, [pc, #152]	; (800fa3c <LoRaWAN_Init+0x14c>)
 800f9a4:	f011 fbaa 	bl	80210fc <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&JoinLedTimer, 500);
 800f9a8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800f9ac:	4825      	ldr	r0, [pc, #148]	; (800fa44 <LoRaWAN_Init+0x154>)
 800f9ae:	f011 fba5 	bl	80210fc <UTIL_TIMER_SetPeriod>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 800f9b2:	4a25      	ldr	r2, [pc, #148]	; (800fa48 <LoRaWAN_Init+0x158>)
 800f9b4:	2100      	movs	r1, #0
 800f9b6:	2001      	movs	r0, #1
 800f9b8:	f011 f9ea 	bl	8020d90 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 800f9bc:	4a23      	ldr	r2, [pc, #140]	; (800fa4c <LoRaWAN_Init+0x15c>)
 800f9be:	2100      	movs	r1, #0
 800f9c0:	2002      	movs	r0, #2
 800f9c2:	f011 f9e5 	bl	8020d90 <UTIL_SEQ_RegTask>
  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 800f9c6:	f000 fb51 	bl	801006c <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks);
 800f9ca:	4821      	ldr	r0, [pc, #132]	; (800fa50 <LoRaWAN_Init+0x160>)
 800f9cc:	f002 f8b8 	bl	8011b40 <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 800f9d0:	4820      	ldr	r0, [pc, #128]	; (800fa54 <LoRaWAN_Init+0x164>)
 800f9d2:	f002 f8fb 	bl	8011bcc <LmHandlerConfigure>

  UTIL_TIMER_Start(&JoinLedTimer);
 800f9d6:	481b      	ldr	r0, [pc, #108]	; (800fa44 <LoRaWAN_Init+0x154>)
 800f9d8:	f011 fab2 	bl	8020f40 <UTIL_TIMER_Start>

  LmHandlerJoin(ActivationType);
 800f9dc:	4b1e      	ldr	r3, [pc, #120]	; (800fa58 <LoRaWAN_Init+0x168>)
 800f9de:	781b      	ldrb	r3, [r3, #0]
 800f9e0:	4618      	mov	r0, r3
 800f9e2:	f002 fa39 	bl	8011e58 <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 800f9e6:	4b1d      	ldr	r3, [pc, #116]	; (800fa5c <LoRaWAN_Init+0x16c>)
 800f9e8:	781b      	ldrb	r3, [r3, #0]
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d110      	bne.n	800fa10 <LoRaWAN_Init+0x120>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer,  0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 800f9ee:	2300      	movs	r3, #0
 800f9f0:	9300      	str	r3, [sp, #0]
 800f9f2:	4b1b      	ldr	r3, [pc, #108]	; (800fa60 <LoRaWAN_Init+0x170>)
 800f9f4:	2200      	movs	r2, #0
 800f9f6:	f04f 31ff 	mov.w	r1, #4294967295
 800f9fa:	481a      	ldr	r0, [pc, #104]	; (800fa64 <LoRaWAN_Init+0x174>)
 800f9fc:	f011 fa6a 	bl	8020ed4 <UTIL_TIMER_Create>
    UTIL_TIMER_SetPeriod(&TxTimer,  APP_TX_DUTYCYCLE);
 800fa00:	2164      	movs	r1, #100	; 0x64
 800fa02:	4818      	ldr	r0, [pc, #96]	; (800fa64 <LoRaWAN_Init+0x174>)
 800fa04:	f011 fb7a 	bl	80210fc <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 800fa08:	4816      	ldr	r0, [pc, #88]	; (800fa64 <LoRaWAN_Init+0x174>)
 800fa0a:	f011 fa99 	bl	8020f40 <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 800fa0e:	e003      	b.n	800fa18 <LoRaWAN_Init+0x128>
    SYS_PB_Init(SYS_BUTTON1, SYS_BUTTON_MODE_EXTI);
 800fa10:	2101      	movs	r1, #1
 800fa12:	2000      	movs	r0, #0
 800fa14:	f7f5 fa0a 	bl	8004e2c <SYS_PB_Init>
}
 800fa18:	bf00      	nop
 800fa1a:	46bd      	mov	sp, r7
 800fa1c:	bd80      	pop	{r7, pc}
 800fa1e:	bf00      	nop
 800fa20:	080258e0 	.word	0x080258e0
 800fa24:	080258f8 	.word	0x080258f8
 800fa28:	08025918 	.word	0x08025918
 800fa2c:	08025938 	.word	0x08025938
 800fa30:	0800fe79 	.word	0x0800fe79
 800fa34:	20000800 	.word	0x20000800
 800fa38:	0800fe99 	.word	0x0800fe99
 800fa3c:	20000818 	.word	0x20000818
 800fa40:	0800feb9 	.word	0x0800feb9
 800fa44:	20000830 	.word	0x20000830
 800fa48:	08011db1 	.word	0x08011db1
 800fa4c:	0800fbe1 	.word	0x0800fbe1
 800fa50:	2000004c 	.word	0x2000004c
 800fa54:	20000064 	.word	0x20000064
 800fa58:	20000048 	.word	0x20000048
 800fa5c:	2000006a 	.word	0x2000006a
 800fa60:	0800fe4d 	.word	0x0800fe4d
 800fa64:	200007e8 	.word	0x200007e8

0800fa68 <HAL_GPIO_EXTI_Callback>:
/* Calling BSP_PB_Callback() from here it shortcuts the BSP. */
/* If users wants to go through the BSP, it can remove BSP_PB_Callback() from here */
/* and add a call to BSP_PB_IRQHandler() in the USER CODE SESSION of the */
/* correspondent EXTIn_IRQHandler() in the stm32wlxx_it.c */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800fa68:	b580      	push	{r7, lr}
 800fa6a:	b082      	sub	sp, #8
 800fa6c:	af00      	add	r7, sp, #0
 800fa6e:	4603      	mov	r3, r0
 800fa70:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback_1 */
   printf( "... HAL_GPIO_EXTI_Callback() ... GPIO_Pin: %d \n", GPIO_Pin );
 800fa72:	88fb      	ldrh	r3, [r7, #6]
 800fa74:	4619      	mov	r1, r3
 800fa76:	4809      	ldr	r0, [pc, #36]	; (800fa9c <HAL_GPIO_EXTI_Callback+0x34>)
 800fa78:	f014 fe4c 	bl	8024714 <iprintf>

  /* USER CODE END HAL_GPIO_EXTI_Callback_1 */
  switch (GPIO_Pin)
 800fa7c:	88fb      	ldrh	r3, [r7, #6]
 800fa7e:	2b01      	cmp	r3, #1
 800fa80:	d002      	beq.n	800fa88 <HAL_GPIO_EXTI_Callback+0x20>
 800fa82:	2b02      	cmp	r3, #2
 800fa84:	d005      	beq.n	800fa92 <HAL_GPIO_EXTI_Callback+0x2a>

    /* USER CODE END EXTI_Callback_Switch_case */
    default:
    /* USER CODE BEGIN EXTI_Callback_Switch_default */
    /* USER CODE END EXTI_Callback_Switch_default */
      break;
 800fa86:	e005      	b.n	800fa94 <HAL_GPIO_EXTI_Callback+0x2c>
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800fa88:	2100      	movs	r1, #0
 800fa8a:	2002      	movs	r0, #2
 800fa8c:	f011 f9a2 	bl	8020dd4 <UTIL_SEQ_SetTask>
      break;
 800fa90:	e000      	b.n	800fa94 <HAL_GPIO_EXTI_Callback+0x2c>
      break;
 800fa92:	bf00      	nop
  }
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback_Last */

  /* USER CODE END HAL_GPIO_EXTI_Callback_Last */
}
 800fa94:	bf00      	nop
 800fa96:	3708      	adds	r7, #8
 800fa98:	46bd      	mov	sp, r7
 800fa9a:	bd80      	pop	{r7, pc}
 800fa9c:	08025958 	.word	0x08025958

0800faa0 <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 800faa0:	b5b0      	push	{r4, r5, r7, lr}
 800faa2:	b088      	sub	sp, #32
 800faa4:	af06      	add	r7, sp, #24
 800faa6:	6078      	str	r0, [r7, #4]
 800faa8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  printf( "... OnRxData() ... \n" );
 800faaa:	4845      	ldr	r0, [pc, #276]	; (800fbc0 <OnRxData+0x120>)
 800faac:	f014 feb8 	bl	8024820 <puts>

  /* USER CODE END OnRxData_1 */
  if ((appData != NULL) && (params != NULL))
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	2b00      	cmp	r3, #0
 800fab4:	d07b      	beq.n	800fbae <OnRxData+0x10e>
 800fab6:	683b      	ldr	r3, [r7, #0]
 800fab8:	2b00      	cmp	r3, #0
 800faba:	d078      	beq.n	800fbae <OnRxData+0x10e>
  {
#if defined(USE_BSP_DRIVER)
    BSP_LED_On(LED_BLUE) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
    SYS_LED_On(SYS_LED_BLUE) ;
 800fabc:	2002      	movs	r0, #2
 800fabe:	f7f5 f967 	bl	8004d90 <SYS_LED_On>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
    UTIL_TIMER_Start(&RxLedTimer);
 800fac2:	4840      	ldr	r0, [pc, #256]	; (800fbc4 <OnRxData+0x124>)
 800fac4:	f011 fa3c 	bl	8020f40 <UTIL_TIMER_Start>

    static const char *slotStrings[] = { "1", "2", "C", "C Multicast", "B Ping-Slot", "B Multicast Ping-Slot" };

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Indication ==========\r\n");
 800fac8:	4b3f      	ldr	r3, [pc, #252]	; (800fbc8 <OnRxData+0x128>)
 800faca:	2200      	movs	r2, #0
 800facc:	2100      	movs	r1, #0
 800face:	2002      	movs	r0, #2
 800fad0:	f011 fc9c 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | SLOT:%s | PORT:%d | DR:%d | RSSI:%d | SNR:%d\r\n",
 800fad4:	683b      	ldr	r3, [r7, #0]
 800fad6:	689b      	ldr	r3, [r3, #8]
 800fad8:	683a      	ldr	r2, [r7, #0]
 800fada:	f992 200c 	ldrsb.w	r2, [r2, #12]
 800fade:	4611      	mov	r1, r2
 800fae0:	4a3a      	ldr	r2, [pc, #232]	; (800fbcc <OnRxData+0x12c>)
 800fae2:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800fae6:	6879      	ldr	r1, [r7, #4]
 800fae8:	7809      	ldrb	r1, [r1, #0]
 800faea:	4608      	mov	r0, r1
 800faec:	6839      	ldr	r1, [r7, #0]
 800faee:	f991 1002 	ldrsb.w	r1, [r1, #2]
 800faf2:	460c      	mov	r4, r1
 800faf4:	6839      	ldr	r1, [r7, #0]
 800faf6:	f991 1003 	ldrsb.w	r1, [r1, #3]
 800fafa:	460d      	mov	r5, r1
 800fafc:	6839      	ldr	r1, [r7, #0]
 800fafe:	f991 1004 	ldrsb.w	r1, [r1, #4]
 800fb02:	9105      	str	r1, [sp, #20]
 800fb04:	9504      	str	r5, [sp, #16]
 800fb06:	9403      	str	r4, [sp, #12]
 800fb08:	9002      	str	r0, [sp, #8]
 800fb0a:	9201      	str	r2, [sp, #4]
 800fb0c:	9300      	str	r3, [sp, #0]
 800fb0e:	4b30      	ldr	r3, [pc, #192]	; (800fbd0 <OnRxData+0x130>)
 800fb10:	2200      	movs	r2, #0
 800fb12:	2100      	movs	r1, #0
 800fb14:	2003      	movs	r0, #3
 800fb16:	f011 fc79 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
            params->DownlinkCounter, slotStrings[params->RxSlot], appData->Port, params->Datarate, params->Rssi, params->Snr);
    switch (appData->Port)
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	781b      	ldrb	r3, [r3, #0]
 800fb1e:	2b02      	cmp	r3, #2
 800fb20:	d021      	beq.n	800fb66 <OnRxData+0xc6>
 800fb22:	2b03      	cmp	r3, #3
 800fb24:	d145      	bne.n	800fbb2 <OnRxData+0x112>
    {
      case LORAWAN_SWITCH_CLASS_PORT:
        /*this port switches the class*/
        if (appData->BufferSize == 1)
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	785b      	ldrb	r3, [r3, #1]
 800fb2a:	2b01      	cmp	r3, #1
 800fb2c:	d117      	bne.n	800fb5e <OnRxData+0xbe>
        {
          switch (appData->Buffer[0])
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	685b      	ldr	r3, [r3, #4]
 800fb32:	781b      	ldrb	r3, [r3, #0]
 800fb34:	2b02      	cmp	r3, #2
 800fb36:	d00e      	beq.n	800fb56 <OnRxData+0xb6>
 800fb38:	2b02      	cmp	r3, #2
 800fb3a:	dc12      	bgt.n	800fb62 <OnRxData+0xc2>
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	d002      	beq.n	800fb46 <OnRxData+0xa6>
 800fb40:	2b01      	cmp	r3, #1
 800fb42:	d004      	beq.n	800fb4e <OnRxData+0xae>
            {
              LmHandlerRequestClass(CLASS_C);
              break;
            }
            default:
              break;
 800fb44:	e00d      	b.n	800fb62 <OnRxData+0xc2>
              LmHandlerRequestClass(CLASS_A);
 800fb46:	2000      	movs	r0, #0
 800fb48:	f002 fad6 	bl	80120f8 <LmHandlerRequestClass>
              break;
 800fb4c:	e00a      	b.n	800fb64 <OnRxData+0xc4>
              LmHandlerRequestClass(CLASS_B);
 800fb4e:	2001      	movs	r0, #1
 800fb50:	f002 fad2 	bl	80120f8 <LmHandlerRequestClass>
              break;
 800fb54:	e006      	b.n	800fb64 <OnRxData+0xc4>
              LmHandlerRequestClass(CLASS_C);
 800fb56:	2002      	movs	r0, #2
 800fb58:	f002 face 	bl	80120f8 <LmHandlerRequestClass>
              break;
 800fb5c:	e002      	b.n	800fb64 <OnRxData+0xc4>
          }
        }
 800fb5e:	bf00      	nop
 800fb60:	e02a      	b.n	800fbb8 <OnRxData+0x118>
              break;
 800fb62:	bf00      	nop
        break;
 800fb64:	e028      	b.n	800fbb8 <OnRxData+0x118>
      case LORAWAN_USER_APP_PORT:
        if (appData->BufferSize == 1)
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	785b      	ldrb	r3, [r3, #1]
 800fb6a:	2b01      	cmp	r3, #1
 800fb6c:	d123      	bne.n	800fbb6 <OnRxData+0x116>
        {
          AppLedStateOn = appData->Buffer[0] & 0x01;
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	685b      	ldr	r3, [r3, #4]
 800fb72:	781b      	ldrb	r3, [r3, #0]
 800fb74:	f003 0301 	and.w	r3, r3, #1
 800fb78:	b2da      	uxtb	r2, r3
 800fb7a:	4b16      	ldr	r3, [pc, #88]	; (800fbd4 <OnRxData+0x134>)
 800fb7c:	701a      	strb	r2, [r3, #0]
          if (AppLedStateOn == RESET)
 800fb7e:	4b15      	ldr	r3, [pc, #84]	; (800fbd4 <OnRxData+0x134>)
 800fb80:	781b      	ldrb	r3, [r3, #0]
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d109      	bne.n	800fb9a <OnRxData+0xfa>
          {
            APP_LOG(TS_OFF, VLEVEL_H,   "LED OFF\r\n");
 800fb86:	4b14      	ldr	r3, [pc, #80]	; (800fbd8 <OnRxData+0x138>)
 800fb88:	2200      	movs	r2, #0
 800fb8a:	2100      	movs	r1, #0
 800fb8c:	2003      	movs	r0, #3
 800fb8e:	f011 fc3d 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>

#if defined(USE_BSP_DRIVER)
            BSP_LED_Off(LED_RED) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
            SYS_LED_Off(SYS_LED_RED) ;
 800fb92:	2000      	movs	r0, #0
 800fb94:	f7f5 f916 	bl	8004dc4 <SYS_LED_Off>
#elif defined(MX_BOARD_PSEUDODRIVER)
            SYS_LED_On(SYS_LED_RED) ;
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
          }
        }
        break;
 800fb98:	e00d      	b.n	800fbb6 <OnRxData+0x116>
            APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 800fb9a:	4b10      	ldr	r3, [pc, #64]	; (800fbdc <OnRxData+0x13c>)
 800fb9c:	2200      	movs	r2, #0
 800fb9e:	2100      	movs	r1, #0
 800fba0:	2003      	movs	r0, #3
 800fba2:	f011 fc33 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
            SYS_LED_On(SYS_LED_RED) ;
 800fba6:	2000      	movs	r0, #0
 800fba8:	f7f5 f8f2 	bl	8004d90 <SYS_LED_On>
        break;
 800fbac:	e003      	b.n	800fbb6 <OnRxData+0x116>
    /* USER CODE BEGIN OnRxData_Switch_default */

    /* USER CODE END OnRxData_Switch_default */
        break;
    }
  }
 800fbae:	bf00      	nop
 800fbb0:	e002      	b.n	800fbb8 <OnRxData+0x118>
        break;
 800fbb2:	bf00      	nop
 800fbb4:	e000      	b.n	800fbb8 <OnRxData+0x118>
        break;
 800fbb6:	bf00      	nop

  /* USER CODE BEGIN OnRxData_2 */

  /* USER CODE END OnRxData_2 */
}
 800fbb8:	bf00      	nop
 800fbba:	3708      	adds	r7, #8
 800fbbc:	46bd      	mov	sp, r7
 800fbbe:	bdb0      	pop	{r4, r5, r7, pc}
 800fbc0:	08025988 	.word	0x08025988
 800fbc4:	20000818 	.word	0x20000818
 800fbc8:	0802599c 	.word	0x0802599c
 800fbcc:	2000006c 	.word	0x2000006c
 800fbd0:	080259d0 	.word	0x080259d0
 800fbd4:	200007e6 	.word	0x200007e6
 800fbd8:	08025a18 	.word	0x08025a18
 800fbdc:	08025a24 	.word	0x08025a24

0800fbe0 <SendTxData>:

static void SendTxData(void)
{
 800fbe0:	b590      	push	{r4, r7, lr}
 800fbe2:	b091      	sub	sp, #68	; 0x44
 800fbe4:	af02      	add	r7, sp, #8
  uint16_t pressure = 0;
 800fbe6:	2300      	movs	r3, #0
 800fbe8:	867b      	strh	r3, [r7, #50]	; 0x32
  int16_t temperature = 0;
 800fbea:	2300      	movs	r3, #0
 800fbec:	863b      	strh	r3, [r7, #48]	; 0x30
  sensor_t sensor_data;
  UTIL_TIMER_Time_t nextTxIn = 0;
 800fbee:	2300      	movs	r3, #0
 800fbf0:	607b      	str	r3, [r7, #4]

#ifdef CAYENNE_LPP
  uint8_t channel = 0;
#else
  uint16_t humidity = 0;
 800fbf2:	2300      	movs	r3, #0
 800fbf4:	85fb      	strh	r3, [r7, #46]	; 0x2e
  uint32_t i = 0;
 800fbf6:	2300      	movs	r3, #0
 800fbf8:	637b      	str	r3, [r7, #52]	; 0x34
  int32_t latitude = 0;
 800fbfa:	2300      	movs	r3, #0
 800fbfc:	62bb      	str	r3, [r7, #40]	; 0x28
  int32_t longitude = 0;
 800fbfe:	2300      	movs	r3, #0
 800fc00:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t altitudeGps = 0;
 800fc02:	2300      	movs	r3, #0
 800fc04:	847b      	strh	r3, [r7, #34]	; 0x22
#endif /* CAYENNE_LPP */
  /* USER CODE BEGIN SendTxData_1 */

  /* USER CODE END SendTxData_1 */

  EnvSensors_Read(&sensor_data);
 800fc06:	f107 0308 	add.w	r3, r7, #8
 800fc0a:	4618      	mov	r0, r3
 800fc0c:	f7f6 fbb2 	bl	8006374 <EnvSensors_Read>
  temperature = (SYS_GetTemperatureLevel() >> 8);
 800fc10:	f7f4 ff78 	bl	8004b04 <SYS_GetTemperatureLevel>
 800fc14:	4603      	mov	r3, r0
 800fc16:	121b      	asrs	r3, r3, #8
 800fc18:	863b      	strh	r3, [r7, #48]	; 0x30
  pressure    = (uint16_t)(sensor_data.pressure * 100 / 10);      /* in hPa / 10 */
 800fc1a:	68bb      	ldr	r3, [r7, #8]
 800fc1c:	4983      	ldr	r1, [pc, #524]	; (800fe2c <SendTxData+0x24c>)
 800fc1e:	4618      	mov	r0, r3
 800fc20:	f7f1 f8f8 	bl	8000e14 <__aeabi_fmul>
 800fc24:	4603      	mov	r3, r0
 800fc26:	4982      	ldr	r1, [pc, #520]	; (800fe30 <SendTxData+0x250>)
 800fc28:	4618      	mov	r0, r3
 800fc2a:	f7f1 f9a7 	bl	8000f7c <__aeabi_fdiv>
 800fc2e:	4603      	mov	r3, r0
 800fc30:	4618      	mov	r0, r3
 800fc32:	f7f1 faf1 	bl	8001218 <__aeabi_f2uiz>
 800fc36:	4603      	mov	r3, r0
 800fc38:	867b      	strh	r3, [r7, #50]	; 0x32

  AppData.Port = LORAWAN_USER_APP_PORT;
 800fc3a:	4b7e      	ldr	r3, [pc, #504]	; (800fe34 <SendTxData+0x254>)
 800fc3c:	2202      	movs	r2, #2
 800fc3e:	701a      	strb	r2, [r3, #0]
  }

  CayenneLppCopy(AppData.Buffer);
  AppData.BufferSize = CayenneLppGetSize();
#else  /* not CAYENNE_LPP */
  humidity    = (uint16_t)(sensor_data.humidity * 10);            /* in %*10     */
 800fc40:	693b      	ldr	r3, [r7, #16]
 800fc42:	497b      	ldr	r1, [pc, #492]	; (800fe30 <SendTxData+0x250>)
 800fc44:	4618      	mov	r0, r3
 800fc46:	f7f1 f8e5 	bl	8000e14 <__aeabi_fmul>
 800fc4a:	4603      	mov	r3, r0
 800fc4c:	4618      	mov	r0, r3
 800fc4e:	f7f1 fae3 	bl	8001218 <__aeabi_f2uiz>
 800fc52:	4603      	mov	r3, r0
 800fc54:	85fb      	strh	r3, [r7, #46]	; 0x2e

  AppData.Buffer[i++] = AppLedStateOn;
 800fc56:	4b77      	ldr	r3, [pc, #476]	; (800fe34 <SendTxData+0x254>)
 800fc58:	685a      	ldr	r2, [r3, #4]
 800fc5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fc5c:	1c59      	adds	r1, r3, #1
 800fc5e:	6379      	str	r1, [r7, #52]	; 0x34
 800fc60:	4413      	add	r3, r2
 800fc62:	4a75      	ldr	r2, [pc, #468]	; (800fe38 <SendTxData+0x258>)
 800fc64:	7812      	ldrb	r2, [r2, #0]
 800fc66:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((pressure >> 8) & 0xFF);
 800fc68:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800fc6a:	0a1b      	lsrs	r3, r3, #8
 800fc6c:	b298      	uxth	r0, r3
 800fc6e:	4b71      	ldr	r3, [pc, #452]	; (800fe34 <SendTxData+0x254>)
 800fc70:	685a      	ldr	r2, [r3, #4]
 800fc72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fc74:	1c59      	adds	r1, r3, #1
 800fc76:	6379      	str	r1, [r7, #52]	; 0x34
 800fc78:	4413      	add	r3, r2
 800fc7a:	b2c2      	uxtb	r2, r0
 800fc7c:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(pressure & 0xFF);
 800fc7e:	4b6d      	ldr	r3, [pc, #436]	; (800fe34 <SendTxData+0x254>)
 800fc80:	685a      	ldr	r2, [r3, #4]
 800fc82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fc84:	1c59      	adds	r1, r3, #1
 800fc86:	6379      	str	r1, [r7, #52]	; 0x34
 800fc88:	4413      	add	r3, r2
 800fc8a:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 800fc8c:	b2d2      	uxtb	r2, r2
 800fc8e:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(temperature & 0xFF);
 800fc90:	4b68      	ldr	r3, [pc, #416]	; (800fe34 <SendTxData+0x254>)
 800fc92:	685a      	ldr	r2, [r3, #4]
 800fc94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fc96:	1c59      	adds	r1, r3, #1
 800fc98:	6379      	str	r1, [r7, #52]	; 0x34
 800fc9a:	4413      	add	r3, r2
 800fc9c:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 800fc9e:	b2d2      	uxtb	r2, r2
 800fca0:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((humidity >> 8) & 0xFF);
 800fca2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800fca4:	0a1b      	lsrs	r3, r3, #8
 800fca6:	b298      	uxth	r0, r3
 800fca8:	4b62      	ldr	r3, [pc, #392]	; (800fe34 <SendTxData+0x254>)
 800fcaa:	685a      	ldr	r2, [r3, #4]
 800fcac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fcae:	1c59      	adds	r1, r3, #1
 800fcb0:	6379      	str	r1, [r7, #52]	; 0x34
 800fcb2:	4413      	add	r3, r2
 800fcb4:	b2c2      	uxtb	r2, r0
 800fcb6:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(humidity & 0xFF);
 800fcb8:	4b5e      	ldr	r3, [pc, #376]	; (800fe34 <SendTxData+0x254>)
 800fcba:	685a      	ldr	r2, [r3, #4]
 800fcbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fcbe:	1c59      	adds	r1, r3, #1
 800fcc0:	6379      	str	r1, [r7, #52]	; 0x34
 800fcc2:	4413      	add	r3, r2
 800fcc4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800fcc6:	b2d2      	uxtb	r2, r2
 800fcc8:	701a      	strb	r2, [r3, #0]

  if ((LmHandlerParams.ActiveRegion == LORAMAC_REGION_US915) || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AU915)
 800fcca:	4b5c      	ldr	r3, [pc, #368]	; (800fe3c <SendTxData+0x25c>)
 800fccc:	781b      	ldrb	r3, [r3, #0]
 800fcce:	2b08      	cmp	r3, #8
 800fcd0:	d007      	beq.n	800fce2 <SendTxData+0x102>
 800fcd2:	4b5a      	ldr	r3, [pc, #360]	; (800fe3c <SendTxData+0x25c>)
 800fcd4:	781b      	ldrb	r3, [r3, #0]
 800fcd6:	2b01      	cmp	r3, #1
 800fcd8:	d003      	beq.n	800fce2 <SendTxData+0x102>
      || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AS923))
 800fcda:	4b58      	ldr	r3, [pc, #352]	; (800fe3c <SendTxData+0x25c>)
 800fcdc:	781b      	ldrb	r3, [r3, #0]
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d120      	bne.n	800fd24 <SendTxData+0x144>
  {
    AppData.Buffer[i++] = 0;
 800fce2:	4b54      	ldr	r3, [pc, #336]	; (800fe34 <SendTxData+0x254>)
 800fce4:	685a      	ldr	r2, [r3, #4]
 800fce6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fce8:	1c59      	adds	r1, r3, #1
 800fcea:	6379      	str	r1, [r7, #52]	; 0x34
 800fcec:	4413      	add	r3, r2
 800fcee:	2200      	movs	r2, #0
 800fcf0:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800fcf2:	4b50      	ldr	r3, [pc, #320]	; (800fe34 <SendTxData+0x254>)
 800fcf4:	685a      	ldr	r2, [r3, #4]
 800fcf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fcf8:	1c59      	adds	r1, r3, #1
 800fcfa:	6379      	str	r1, [r7, #52]	; 0x34
 800fcfc:	4413      	add	r3, r2
 800fcfe:	2200      	movs	r2, #0
 800fd00:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800fd02:	4b4c      	ldr	r3, [pc, #304]	; (800fe34 <SendTxData+0x254>)
 800fd04:	685a      	ldr	r2, [r3, #4]
 800fd06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd08:	1c59      	adds	r1, r3, #1
 800fd0a:	6379      	str	r1, [r7, #52]	; 0x34
 800fd0c:	4413      	add	r3, r2
 800fd0e:	2200      	movs	r2, #0
 800fd10:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800fd12:	4b48      	ldr	r3, [pc, #288]	; (800fe34 <SendTxData+0x254>)
 800fd14:	685a      	ldr	r2, [r3, #4]
 800fd16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd18:	1c59      	adds	r1, r3, #1
 800fd1a:	6379      	str	r1, [r7, #52]	; 0x34
 800fd1c:	4413      	add	r3, r2
 800fd1e:	2200      	movs	r2, #0
 800fd20:	701a      	strb	r2, [r3, #0]
 800fd22:	e05b      	b.n	800fddc <SendTxData+0x1fc>
  }
  else
  {
    latitude = sensor_data.latitude;
 800fd24:	697b      	ldr	r3, [r7, #20]
 800fd26:	62bb      	str	r3, [r7, #40]	; 0x28
    longitude = sensor_data.longitude;
 800fd28:	69bb      	ldr	r3, [r7, #24]
 800fd2a:	627b      	str	r3, [r7, #36]	; 0x24

    AppData.Buffer[i++] = GetBatteryLevel();        /* 1 (very low) to 254 (fully charged) */
 800fd2c:	4b41      	ldr	r3, [pc, #260]	; (800fe34 <SendTxData+0x254>)
 800fd2e:	685a      	ldr	r2, [r3, #4]
 800fd30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd32:	1c59      	adds	r1, r3, #1
 800fd34:	6379      	str	r1, [r7, #52]	; 0x34
 800fd36:	18d4      	adds	r4, r2, r3
 800fd38:	f7f6 f8c6 	bl	8005ec8 <GetBatteryLevel>
 800fd3c:	4603      	mov	r3, r0
 800fd3e:	7023      	strb	r3, [r4, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 16) & 0xFF);
 800fd40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd42:	1418      	asrs	r0, r3, #16
 800fd44:	4b3b      	ldr	r3, [pc, #236]	; (800fe34 <SendTxData+0x254>)
 800fd46:	685a      	ldr	r2, [r3, #4]
 800fd48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd4a:	1c59      	adds	r1, r3, #1
 800fd4c:	6379      	str	r1, [r7, #52]	; 0x34
 800fd4e:	4413      	add	r3, r2
 800fd50:	b2c2      	uxtb	r2, r0
 800fd52:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 8) & 0xFF);
 800fd54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd56:	1218      	asrs	r0, r3, #8
 800fd58:	4b36      	ldr	r3, [pc, #216]	; (800fe34 <SendTxData+0x254>)
 800fd5a:	685a      	ldr	r2, [r3, #4]
 800fd5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd5e:	1c59      	adds	r1, r3, #1
 800fd60:	6379      	str	r1, [r7, #52]	; 0x34
 800fd62:	4413      	add	r3, r2
 800fd64:	b2c2      	uxtb	r2, r0
 800fd66:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(latitude & 0xFF);
 800fd68:	4b32      	ldr	r3, [pc, #200]	; (800fe34 <SendTxData+0x254>)
 800fd6a:	685a      	ldr	r2, [r3, #4]
 800fd6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd6e:	1c59      	adds	r1, r3, #1
 800fd70:	6379      	str	r1, [r7, #52]	; 0x34
 800fd72:	4413      	add	r3, r2
 800fd74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fd76:	b2d2      	uxtb	r2, r2
 800fd78:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 16) & 0xFF);
 800fd7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd7c:	1418      	asrs	r0, r3, #16
 800fd7e:	4b2d      	ldr	r3, [pc, #180]	; (800fe34 <SendTxData+0x254>)
 800fd80:	685a      	ldr	r2, [r3, #4]
 800fd82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd84:	1c59      	adds	r1, r3, #1
 800fd86:	6379      	str	r1, [r7, #52]	; 0x34
 800fd88:	4413      	add	r3, r2
 800fd8a:	b2c2      	uxtb	r2, r0
 800fd8c:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 8) & 0xFF);
 800fd8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd90:	1218      	asrs	r0, r3, #8
 800fd92:	4b28      	ldr	r3, [pc, #160]	; (800fe34 <SendTxData+0x254>)
 800fd94:	685a      	ldr	r2, [r3, #4]
 800fd96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd98:	1c59      	adds	r1, r3, #1
 800fd9a:	6379      	str	r1, [r7, #52]	; 0x34
 800fd9c:	4413      	add	r3, r2
 800fd9e:	b2c2      	uxtb	r2, r0
 800fda0:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(longitude & 0xFF);
 800fda2:	4b24      	ldr	r3, [pc, #144]	; (800fe34 <SendTxData+0x254>)
 800fda4:	685a      	ldr	r2, [r3, #4]
 800fda6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fda8:	1c59      	adds	r1, r3, #1
 800fdaa:	6379      	str	r1, [r7, #52]	; 0x34
 800fdac:	4413      	add	r3, r2
 800fdae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fdb0:	b2d2      	uxtb	r2, r2
 800fdb2:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((altitudeGps >> 8) & 0xFF);
 800fdb4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800fdb6:	0a1b      	lsrs	r3, r3, #8
 800fdb8:	b298      	uxth	r0, r3
 800fdba:	4b1e      	ldr	r3, [pc, #120]	; (800fe34 <SendTxData+0x254>)
 800fdbc:	685a      	ldr	r2, [r3, #4]
 800fdbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fdc0:	1c59      	adds	r1, r3, #1
 800fdc2:	6379      	str	r1, [r7, #52]	; 0x34
 800fdc4:	4413      	add	r3, r2
 800fdc6:	b2c2      	uxtb	r2, r0
 800fdc8:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(altitudeGps & 0xFF);
 800fdca:	4b1a      	ldr	r3, [pc, #104]	; (800fe34 <SendTxData+0x254>)
 800fdcc:	685a      	ldr	r2, [r3, #4]
 800fdce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fdd0:	1c59      	adds	r1, r3, #1
 800fdd2:	6379      	str	r1, [r7, #52]	; 0x34
 800fdd4:	4413      	add	r3, r2
 800fdd6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800fdd8:	b2d2      	uxtb	r2, r2
 800fdda:	701a      	strb	r2, [r3, #0]
  }

  AppData.BufferSize = i;
 800fddc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fdde:	b2da      	uxtb	r2, r3
 800fde0:	4b14      	ldr	r3, [pc, #80]	; (800fe34 <SendTxData+0x254>)
 800fde2:	705a      	strb	r2, [r3, #1]
#endif /* CAYENNE_LPP */

  if (LORAMAC_HANDLER_SUCCESS == LmHandlerSend(&AppData, LORAWAN_DEFAULT_CONFIRMED_MSG_STATE, &nextTxIn, false))
 800fde4:	1d3a      	adds	r2, r7, #4
 800fde6:	2300      	movs	r3, #0
 800fde8:	2100      	movs	r1, #0
 800fdea:	4812      	ldr	r0, [pc, #72]	; (800fe34 <SendTxData+0x254>)
 800fdec:	f002 f8ae 	bl	8011f4c <LmHandlerSend>
 800fdf0:	4603      	mov	r3, r0
 800fdf2:	2b00      	cmp	r3, #0
 800fdf4:	d106      	bne.n	800fe04 <SendTxData+0x224>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 800fdf6:	4b12      	ldr	r3, [pc, #72]	; (800fe40 <SendTxData+0x260>)
 800fdf8:	2201      	movs	r2, #1
 800fdfa:	2100      	movs	r1, #0
 800fdfc:	2001      	movs	r0, #1
 800fdfe:	f011 fb05 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
  }
  /* USER CODE BEGIN SendTxData_2 */

  /* USER CODE END SendTxData_2 */
}
 800fe02:	e00e      	b.n	800fe22 <SendTxData+0x242>
  else if (nextTxIn > 0)
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	2b00      	cmp	r3, #0
 800fe08:	d00b      	beq.n	800fe22 <SendTxData+0x242>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	4a0d      	ldr	r2, [pc, #52]	; (800fe44 <SendTxData+0x264>)
 800fe0e:	fba2 2303 	umull	r2, r3, r2, r3
 800fe12:	099b      	lsrs	r3, r3, #6
 800fe14:	9300      	str	r3, [sp, #0]
 800fe16:	4b0c      	ldr	r3, [pc, #48]	; (800fe48 <SendTxData+0x268>)
 800fe18:	2201      	movs	r2, #1
 800fe1a:	2100      	movs	r1, #0
 800fe1c:	2001      	movs	r0, #1
 800fe1e:	f011 faf5 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
}
 800fe22:	bf00      	nop
 800fe24:	373c      	adds	r7, #60	; 0x3c
 800fe26:	46bd      	mov	sp, r7
 800fe28:	bd90      	pop	{r4, r7, pc}
 800fe2a:	bf00      	nop
 800fe2c:	42c80000 	.word	0x42c80000
 800fe30:	41200000 	.word	0x41200000
 800fe34:	20000040 	.word	0x20000040
 800fe38:	200007e6 	.word	0x200007e6
 800fe3c:	20000064 	.word	0x20000064
 800fe40:	08025a30 	.word	0x08025a30
 800fe44:	10624dd3 	.word	0x10624dd3
 800fe48:	08025a40 	.word	0x08025a40

0800fe4c <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 800fe4c:	b580      	push	{r7, lr}
 800fe4e:	b082      	sub	sp, #8
 800fe50:	af00      	add	r7, sp, #0
 800fe52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */
  printf( "... OnTxTimerEvent() ... \n" );
 800fe54:	4806      	ldr	r0, [pc, #24]	; (800fe70 <OnTxTimerEvent+0x24>)
 800fe56:	f014 fce3 	bl	8024820 <puts>

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800fe5a:	2100      	movs	r1, #0
 800fe5c:	2002      	movs	r0, #2
 800fe5e:	f010 ffb9 	bl	8020dd4 <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 800fe62:	4804      	ldr	r0, [pc, #16]	; (800fe74 <OnTxTimerEvent+0x28>)
 800fe64:	f011 f86c 	bl	8020f40 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800fe68:	bf00      	nop
 800fe6a:	3708      	adds	r7, #8
 800fe6c:	46bd      	mov	sp, r7
 800fe6e:	bd80      	pop	{r7, pc}
 800fe70:	08025a60 	.word	0x08025a60
 800fe74:	200007e8 	.word	0x200007e8

0800fe78 <OnTxTimerLedEvent>:

static void OnTxTimerLedEvent(void *context)
{
 800fe78:	b580      	push	{r7, lr}
 800fe7a:	b082      	sub	sp, #8
 800fe7c:	af00      	add	r7, sp, #0
 800fe7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerLedEvent_1 */
  printf( "... OnTxTimerLedEvent() ... \n" );
 800fe80:	4804      	ldr	r0, [pc, #16]	; (800fe94 <OnTxTimerLedEvent+0x1c>)
 800fe82:	f014 fccd 	bl	8024820 <puts>

  /* USER CODE END OnTxTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Off(LED_GREEN) ;
#else
  SYS_LED_Off(SYS_LED_GREEN) ;
 800fe86:	2001      	movs	r0, #1
 800fe88:	f7f4 ff9c 	bl	8004dc4 <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnTxTimerLedEvent_2 */

  /* USER CODE END OnTxTimerLedEvent_2 */
}
 800fe8c:	bf00      	nop
 800fe8e:	3708      	adds	r7, #8
 800fe90:	46bd      	mov	sp, r7
 800fe92:	bd80      	pop	{r7, pc}
 800fe94:	08025a7c 	.word	0x08025a7c

0800fe98 <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 800fe98:	b580      	push	{r7, lr}
 800fe9a:	b082      	sub	sp, #8
 800fe9c:	af00      	add	r7, sp, #0
 800fe9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnRxTimerLedEvent_1 */
  printf( "... OnRxTimerLedEvent() ... \n" );
 800fea0:	4804      	ldr	r0, [pc, #16]	; (800feb4 <OnRxTimerLedEvent+0x1c>)
 800fea2:	f014 fcbd 	bl	8024820 <puts>

  /* USER CODE END OnRxTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Off(LED_BLUE) ;
#else
  SYS_LED_Off(SYS_LED_BLUE) ;
 800fea6:	2002      	movs	r0, #2
 800fea8:	f7f4 ff8c 	bl	8004dc4 <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnRxTimerLedEvent_2 */

  /* USER CODE END OnRxTimerLedEvent_2 */
}
 800feac:	bf00      	nop
 800feae:	3708      	adds	r7, #8
 800feb0:	46bd      	mov	sp, r7
 800feb2:	bd80      	pop	{r7, pc}
 800feb4:	08025a9c 	.word	0x08025a9c

0800feb8 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 800feb8:	b580      	push	{r7, lr}
 800feba:	b082      	sub	sp, #8
 800febc:	af00      	add	r7, sp, #0
 800febe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinTimerLedEvent_1 */
  printf( "... OnJoinTimerLedEvent() ... \n" );
 800fec0:	4804      	ldr	r0, [pc, #16]	; (800fed4 <OnJoinTimerLedEvent+0x1c>)
 800fec2:	f014 fcad 	bl	8024820 <puts>

  /* USER CODE END OnJoinTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Toggle(LED_RED) ;
#else
  SYS_LED_Toggle(SYS_LED_RED) ;
 800fec6:	2000      	movs	r0, #0
 800fec8:	f7f4 ff96 	bl	8004df8 <SYS_LED_Toggle>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnJoinTimerLedEvent_2 */

  /* USER CODE END OnJoinTimerLedEvent_2 */
}
 800fecc:	bf00      	nop
 800fece:	3708      	adds	r7, #8
 800fed0:	46bd      	mov	sp, r7
 800fed2:	bd80      	pop	{r7, pc}
 800fed4:	08025abc 	.word	0x08025abc

0800fed8 <OnTxData>:

static void OnTxData(LmHandlerTxParams_t *params)
{
 800fed8:	b580      	push	{r7, lr}
 800feda:	b086      	sub	sp, #24
 800fedc:	af04      	add	r7, sp, #16
 800fede:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  printf( "... OnTxData() ... \n" );
 800fee0:	482a      	ldr	r0, [pc, #168]	; (800ff8c <OnTxData+0xb4>)
 800fee2:	f014 fc9d 	bl	8024820 <puts>

  /* USER CODE END OnTxData_1 */
  if ((params != NULL) && (params->IsMcpsConfirm != 0))
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d047      	beq.n	800ff7c <OnTxData+0xa4>
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	781b      	ldrb	r3, [r3, #0]
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	d043      	beq.n	800ff7c <OnTxData+0xa4>
  {
#if defined(USE_BSP_DRIVER)
    BSP_LED_On(LED_GREEN) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
    SYS_LED_On(SYS_LED_GREEN) ;
 800fef4:	2001      	movs	r0, #1
 800fef6:	f7f4 ff4b 	bl	8004d90 <SYS_LED_On>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
    UTIL_TIMER_Start(&TxLedTimer);
 800fefa:	4825      	ldr	r0, [pc, #148]	; (800ff90 <OnTxData+0xb8>)
 800fefc:	f011 f820 	bl	8020f40 <UTIL_TIMER_Start>

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 800ff00:	4b24      	ldr	r3, [pc, #144]	; (800ff94 <OnTxData+0xbc>)
 800ff02:	2200      	movs	r2, #0
 800ff04:	2100      	movs	r1, #0
 800ff06:	2002      	movs	r0, #2
 800ff08:	f011 fa80 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	689b      	ldr	r3, [r3, #8]
 800ff10:	687a      	ldr	r2, [r7, #4]
 800ff12:	7b12      	ldrb	r2, [r2, #12]
 800ff14:	4611      	mov	r1, r2
 800ff16:	687a      	ldr	r2, [r7, #4]
 800ff18:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800ff1c:	4610      	mov	r0, r2
 800ff1e:	687a      	ldr	r2, [r7, #4]
 800ff20:	f992 2014 	ldrsb.w	r2, [r2, #20]
 800ff24:	9203      	str	r2, [sp, #12]
 800ff26:	9002      	str	r0, [sp, #8]
 800ff28:	9101      	str	r1, [sp, #4]
 800ff2a:	9300      	str	r3, [sp, #0]
 800ff2c:	4b1a      	ldr	r3, [pc, #104]	; (800ff98 <OnTxData+0xc0>)
 800ff2e:	2200      	movs	r2, #0
 800ff30:	2100      	movs	r1, #0
 800ff32:	2002      	movs	r0, #2
 800ff34:	f011 fa6a 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
            params->AppData.Port, params->Datarate, params->TxPower);
    mLockout = false;
 800ff38:	4b18      	ldr	r3, [pc, #96]	; (800ff9c <OnTxData+0xc4>)
 800ff3a:	2200      	movs	r2, #0
 800ff3c:	701a      	strb	r2, [r3, #0]
    APP_LOG(TS_OFF, VLEVEL_M, " | MSG TYPE:");
 800ff3e:	4b18      	ldr	r3, [pc, #96]	; (800ffa0 <OnTxData+0xc8>)
 800ff40:	2200      	movs	r2, #0
 800ff42:	2100      	movs	r1, #0
 800ff44:	2002      	movs	r0, #2
 800ff46:	f011 fa61 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
    if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	789b      	ldrb	r3, [r3, #2]
 800ff4e:	2b01      	cmp	r3, #1
 800ff50:	d10e      	bne.n	800ff70 <OnTxData+0x98>
    {
      APP_LOG(TS_OFF, VLEVEL_M, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	78db      	ldrb	r3, [r3, #3]
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	d001      	beq.n	800ff5e <OnTxData+0x86>
 800ff5a:	4b12      	ldr	r3, [pc, #72]	; (800ffa4 <OnTxData+0xcc>)
 800ff5c:	e000      	b.n	800ff60 <OnTxData+0x88>
 800ff5e:	4b12      	ldr	r3, [pc, #72]	; (800ffa8 <OnTxData+0xd0>)
 800ff60:	9300      	str	r3, [sp, #0]
 800ff62:	4b12      	ldr	r3, [pc, #72]	; (800ffac <OnTxData+0xd4>)
 800ff64:	2200      	movs	r2, #0
 800ff66:	2100      	movs	r1, #0
 800ff68:	2002      	movs	r0, #2
 800ff6a:	f011 fa4f 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
 800ff6e:	e005      	b.n	800ff7c <OnTxData+0xa4>
    }
    else
    {
      APP_LOG(TS_OFF, VLEVEL_M, "UNCONFIRMED\r\n");
 800ff70:	4b0f      	ldr	r3, [pc, #60]	; (800ffb0 <OnTxData+0xd8>)
 800ff72:	2200      	movs	r2, #0
 800ff74:	2100      	movs	r1, #0
 800ff76:	2002      	movs	r0, #2
 800ff78:	f011 fa48 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
    }
  }

  /* USER CODE BEGIN OnTxData_2 */
  mLockout = false;			//not in standard program! defined myself
 800ff7c:	4b07      	ldr	r3, [pc, #28]	; (800ff9c <OnTxData+0xc4>)
 800ff7e:	2200      	movs	r2, #0
 800ff80:	701a      	strb	r2, [r3, #0]
  /* USER CODE END OnTxData_2 */
}
 800ff82:	bf00      	nop
 800ff84:	3708      	adds	r7, #8
 800ff86:	46bd      	mov	sp, r7
 800ff88:	bd80      	pop	{r7, pc}
 800ff8a:	bf00      	nop
 800ff8c:	08025adc 	.word	0x08025adc
 800ff90:	20000800 	.word	0x20000800
 800ff94:	08025af0 	.word	0x08025af0
 800ff98:	08025b24 	.word	0x08025b24
 800ff9c:	200006dc 	.word	0x200006dc
 800ffa0:	08025b58 	.word	0x08025b58
 800ffa4:	08025b68 	.word	0x08025b68
 800ffa8:	08025b6c 	.word	0x08025b6c
 800ffac:	08025b74 	.word	0x08025b74
 800ffb0:	08025b88 	.word	0x08025b88

0800ffb4 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 800ffb4:	b580      	push	{r7, lr}
 800ffb6:	b082      	sub	sp, #8
 800ffb8:	af00      	add	r7, sp, #0
 800ffba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
  printf( "... OnJoinRequest() ... \n" );
 800ffbc:	481c      	ldr	r0, [pc, #112]	; (8010030 <OnJoinRequest+0x7c>)
 800ffbe:	f014 fc2f 	bl	8024820 <puts>

  /* USER CODE END OnJoinRequest_1 */
  if (joinParams != NULL)
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	2b00      	cmp	r3, #0
 800ffc6:	d02b      	beq.n	8010020 <OnJoinRequest+0x6c>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800ffce:	2b00      	cmp	r3, #0
 800ffd0:	d120      	bne.n	8010014 <OnJoinRequest+0x60>
    {
      UTIL_TIMER_Stop(&JoinLedTimer);
 800ffd2:	4818      	ldr	r0, [pc, #96]	; (8010034 <OnJoinRequest+0x80>)
 800ffd4:	f011 f822 	bl	802101c <UTIL_TIMER_Stop>

#if defined(USE_BSP_DRIVER)
      BSP_LED_Off(LED_RED) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
      SYS_LED_Off(SYS_LED_RED) ;
 800ffd8:	2000      	movs	r0, #0
 800ffda:	f7f4 fef3 	bl	8004dc4 <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 800ffde:	4b16      	ldr	r3, [pc, #88]	; (8010038 <OnJoinRequest+0x84>)
 800ffe0:	2200      	movs	r2, #0
 800ffe2:	2100      	movs	r1, #0
 800ffe4:	2002      	movs	r0, #2
 800ffe6:	f011 fa11 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	789b      	ldrb	r3, [r3, #2]
 800ffee:	2b01      	cmp	r3, #1
 800fff0:	d106      	bne.n	8010000 <OnJoinRequest+0x4c>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 800fff2:	4b12      	ldr	r3, [pc, #72]	; (801003c <OnJoinRequest+0x88>)
 800fff4:	2200      	movs	r2, #0
 800fff6:	2100      	movs	r1, #0
 800fff8:	2002      	movs	r0, #2
 800fffa:	f011 fa07 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
 800fffe:	e00f      	b.n	8010020 <OnJoinRequest+0x6c>
      }
      else
      {
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 8010000:	4b0f      	ldr	r3, [pc, #60]	; (8010040 <OnJoinRequest+0x8c>)
 8010002:	2200      	movs	r2, #0
 8010004:	2100      	movs	r1, #0
 8010006:	2002      	movs	r0, #2
 8010008:	f011 fa00 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
        isJoined = true;
 801000c:	4b0d      	ldr	r3, [pc, #52]	; (8010044 <OnJoinRequest+0x90>)
 801000e:	2201      	movs	r2, #1
 8010010:	701a      	strb	r2, [r3, #0]
 8010012:	e005      	b.n	8010020 <OnJoinRequest+0x6c>
      }
    }
    else
    {
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED this?\r\n");
 8010014:	4b0c      	ldr	r3, [pc, #48]	; (8010048 <OnJoinRequest+0x94>)
 8010016:	2200      	movs	r2, #0
 8010018:	2100      	movs	r1, #0
 801001a:	2002      	movs	r0, #2
 801001c:	f011 f9f6 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
//      isJoined = false;
    }
  }

  /* USER CODE BEGIN OnJoinRequest_2 */
 mLockout = false;
 8010020:	4b0a      	ldr	r3, [pc, #40]	; (801004c <OnJoinRequest+0x98>)
 8010022:	2200      	movs	r2, #0
 8010024:	701a      	strb	r2, [r3, #0]
  /* USER CODE END OnJoinRequest_2 */
}
 8010026:	bf00      	nop
 8010028:	3708      	adds	r7, #8
 801002a:	46bd      	mov	sp, r7
 801002c:	bd80      	pop	{r7, pc}
 801002e:	bf00      	nop
 8010030:	08025b98 	.word	0x08025b98
 8010034:	20000830 	.word	0x20000830
 8010038:	08025bb4 	.word	0x08025bb4
 801003c:	08025bcc 	.word	0x08025bcc
 8010040:	08025bec 	.word	0x08025bec
 8010044:	200006dd 	.word	0x200006dd
 8010048:	08025c0c 	.word	0x08025c0c
 801004c:	200006dc 	.word	0x200006dc

08010050 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 8010050:	b580      	push	{r7, lr}
 8010052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */
  printf( "... OnMacProcessNotify() ... \n" );
 8010054:	4804      	ldr	r0, [pc, #16]	; (8010068 <OnMacProcessNotify+0x18>)
 8010056:	f014 fbe3 	bl	8024820 <puts>

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 801005a:	2100      	movs	r1, #0
 801005c:	2001      	movs	r0, #1
 801005e:	f010 feb9 	bl	8020dd4 <UTIL_SEQ_SetTask>
  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 8010062:	bf00      	nop
 8010064:	bd80      	pop	{r7, pc}
 8010066:	bf00      	nop
 8010068:	08025c2c 	.word	0x08025c2c

0801006c <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 801006c:	b580      	push	{r7, lr}
 801006e:	af00      	add	r7, sp, #0
  loraInfo.ActivationMode = 0;
 8010070:	4b15      	ldr	r3, [pc, #84]	; (80100c8 <LoraInfo_Init+0x5c>)
 8010072:	2200      	movs	r2, #0
 8010074:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 8010076:	4b14      	ldr	r3, [pc, #80]	; (80100c8 <LoraInfo_Init+0x5c>)
 8010078:	2200      	movs	r2, #0
 801007a:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 801007c:	4b12      	ldr	r3, [pc, #72]	; (80100c8 <LoraInfo_Init+0x5c>)
 801007e:	2200      	movs	r2, #0
 8010080:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 8010082:	4b11      	ldr	r3, [pc, #68]	; (80100c8 <LoraInfo_Init+0x5c>)
 8010084:	2200      	movs	r2, #0
 8010086:	60da      	str	r2, [r3, #12]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433) ;
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868) ;
 8010088:	4b0f      	ldr	r3, [pc, #60]	; (80100c8 <LoraInfo_Init+0x5c>)
 801008a:	685b      	ldr	r3, [r3, #4]
 801008c:	f043 0320 	orr.w	r3, r3, #32
 8010090:	4a0d      	ldr	r2, [pc, #52]	; (80100c8 <LoraInfo_Init+0x5c>)
 8010092:	6053      	str	r3, [r2, #4]
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865) ;
#endif /* REGION_IN865 */
#ifdef  REGION_US915
  loraInfo.Region |= (1 << LORAMAC_REGION_US915) ;
 8010094:	4b0c      	ldr	r3, [pc, #48]	; (80100c8 <LoraInfo_Init+0x5c>)
 8010096:	685b      	ldr	r3, [r3, #4]
 8010098:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801009c:	4a0a      	ldr	r2, [pc, #40]	; (80100c8 <LoraInfo_Init+0x5c>)
 801009e:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864) ;
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 80100a0:	4b09      	ldr	r3, [pc, #36]	; (80100c8 <LoraInfo_Init+0x5c>)
 80100a2:	685b      	ldr	r3, [r3, #4]
 80100a4:	2b00      	cmp	r3, #0
 80100a6:	d106      	bne.n	80100b6 <LoraInfo_Init+0x4a>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 80100a8:	4b08      	ldr	r3, [pc, #32]	; (80100cc <LoraInfo_Init+0x60>)
 80100aa:	2200      	movs	r2, #0
 80100ac:	2100      	movs	r1, #0
 80100ae:	2000      	movs	r0, #0
 80100b0:	f011 f9ac 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
    while (1) {} /* At least one region shall be defined */
 80100b4:	e7fe      	b.n	80100b4 <LoraInfo_Init+0x48>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 80100b6:	4b04      	ldr	r3, [pc, #16]	; (80100c8 <LoraInfo_Init+0x5c>)
 80100b8:	2200      	movs	r2, #0
 80100ba:	60da      	str	r2, [r3, #12]
  loraInfo.ActivationMode = 3;
 80100bc:	4b02      	ldr	r3, [pc, #8]	; (80100c8 <LoraInfo_Init+0x5c>)
 80100be:	2203      	movs	r2, #3
 80100c0:	601a      	str	r2, [r3, #0]
  loraInfo.ActivationMode = ACTIVATION_BY_PERSONALISATION + (OVER_THE_AIR_ACTIVATION << 1);
#endif /* LORAWAN_KMS */
  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 80100c2:	bf00      	nop
 80100c4:	bd80      	pop	{r7, pc}
 80100c6:	bf00      	nop
 80100c8:	20000848 	.word	0x20000848
 80100cc:	08025c88 	.word	0x08025c88

080100d0 <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 80100d0:	b480      	push	{r7}
 80100d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 80100d4:	4b02      	ldr	r3, [pc, #8]	; (80100e0 <LoraInfo_GetPtr+0x10>)
}
 80100d6:	4618      	mov	r0, r3
 80100d8:	46bd      	mov	sp, r7
 80100da:	bc80      	pop	{r7}
 80100dc:	4770      	bx	lr
 80100de:	bf00      	nop
 80100e0:	20000848 	.word	0x20000848

080100e4 <LL_AHB2_GRP1_EnableClock>:
{
 80100e4:	b480      	push	{r7}
 80100e6:	b085      	sub	sp, #20
 80100e8:	af00      	add	r7, sp, #0
 80100ea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80100ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80100f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80100f2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	4313      	orrs	r3, r2
 80100fa:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80100fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8010100:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010102:	687b      	ldr	r3, [r7, #4]
 8010104:	4013      	ands	r3, r2
 8010106:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8010108:	68fb      	ldr	r3, [r7, #12]
}
 801010a:	bf00      	nop
 801010c:	3714      	adds	r7, #20
 801010e:	46bd      	mov	sp, r7
 8010110:	bc80      	pop	{r7}
 8010112:	4770      	bx	lr

08010114 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 8010114:	b580      	push	{r7, lr}
 8010116:	b086      	sub	sp, #24
 8010118:	af00      	add	r7, sp, #0
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_Init();
#elif defined(MX_NUCLEO_WL55JC1)
  /* should be calling BSP_RADIO_Init() but not supported by MX*/

  GPIO_InitTypeDef  gpio_init_structure = {0};
 801011a:	1d3b      	adds	r3, r7, #4
 801011c:	2200      	movs	r2, #0
 801011e:	601a      	str	r2, [r3, #0]
 8010120:	605a      	str	r2, [r3, #4]
 8010122:	609a      	str	r2, [r3, #8]
 8010124:	60da      	str	r2, [r3, #12]
 8010126:	611a      	str	r2, [r3, #16]

  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 8010128:	2004      	movs	r0, #4
 801012a:	f7ff ffdb 	bl	80100e4 <LL_AHB2_GRP1_EnableClock>

  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 801012e:	2310      	movs	r3, #16
 8010130:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8010132:	2301      	movs	r3, #1
 8010134:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8010136:	2300      	movs	r3, #0
 8010138:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801013a:	2303      	movs	r3, #3
 801013c:	613b      	str	r3, [r7, #16]

  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 801013e:	1d3b      	adds	r3, r7, #4
 8010140:	4619      	mov	r1, r3
 8010142:	4812      	ldr	r0, [pc, #72]	; (801018c <RBI_Init+0x78>)
 8010144:	f7f8 fc96 	bl	8008a74 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8010148:	2320      	movs	r3, #32
 801014a:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 801014c:	1d3b      	adds	r3, r7, #4
 801014e:	4619      	mov	r1, r3
 8010150:	480e      	ldr	r0, [pc, #56]	; (801018c <RBI_Init+0x78>)
 8010152:	f7f8 fc8f 	bl	8008a74 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 8010156:	2308      	movs	r3, #8
 8010158:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 801015a:	1d3b      	adds	r3, r7, #4
 801015c:	4619      	mov	r1, r3
 801015e:	480b      	ldr	r0, [pc, #44]	; (801018c <RBI_Init+0x78>)
 8010160:	f7f8 fc88 	bl	8008a74 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8010164:	2200      	movs	r2, #0
 8010166:	2120      	movs	r1, #32
 8010168:	4808      	ldr	r0, [pc, #32]	; (801018c <RBI_Init+0x78>)
 801016a:	f7f8 feb1 	bl	8008ed0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 801016e:	2200      	movs	r2, #0
 8010170:	2110      	movs	r1, #16
 8010172:	4806      	ldr	r0, [pc, #24]	; (801018c <RBI_Init+0x78>)
 8010174:	f7f8 feac 	bl	8008ed0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8010178:	2200      	movs	r2, #0
 801017a:	2108      	movs	r1, #8
 801017c:	4803      	ldr	r0, [pc, #12]	; (801018c <RBI_Init+0x78>)
 801017e:	f7f8 fea7 	bl	8008ed0 <HAL_GPIO_WritePin>

  return 0;
 8010182:	2300      	movs	r3, #0
  /* USER CODE END RBI_Init_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1  */
  /* USER CODE BEGIN RBI_Init_3 */

  /* USER CODE END RBI_Init_3 */
}
 8010184:	4618      	mov	r0, r3
 8010186:	3718      	adds	r7, #24
 8010188:	46bd      	mov	sp, r7
 801018a:	bd80      	pop	{r7, pc}
 801018c:	48000800 	.word	0x48000800

08010190 <RBI_ConfigRFSwitch>:

  /* USER CODE END RBI_DeInit_3 */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 8010190:	b580      	push	{r7, lr}
 8010192:	b082      	sub	sp, #8
 8010194:	af00      	add	r7, sp, #0
 8010196:	4603      	mov	r3, r0
 8010198:	71fb      	strb	r3, [r7, #7]
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
#elif defined(MX_NUCLEO_WL55JC1)
  switch (Config)
 801019a:	79fb      	ldrb	r3, [r7, #7]
 801019c:	2b03      	cmp	r3, #3
 801019e:	d84b      	bhi.n	8010238 <RBI_ConfigRFSwitch+0xa8>
 80101a0:	a201      	add	r2, pc, #4	; (adr r2, 80101a8 <RBI_ConfigRFSwitch+0x18>)
 80101a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80101a6:	bf00      	nop
 80101a8:	080101b9 	.word	0x080101b9
 80101ac:	080101d9 	.word	0x080101d9
 80101b0:	080101f9 	.word	0x080101f9
 80101b4:	08010219 	.word	0x08010219
  {
    case RBI_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 80101b8:	2200      	movs	r2, #0
 80101ba:	2108      	movs	r1, #8
 80101bc:	4821      	ldr	r0, [pc, #132]	; (8010244 <RBI_ConfigRFSwitch+0xb4>)
 80101be:	f7f8 fe87 	bl	8008ed0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 80101c2:	2200      	movs	r2, #0
 80101c4:	2110      	movs	r1, #16
 80101c6:	481f      	ldr	r0, [pc, #124]	; (8010244 <RBI_ConfigRFSwitch+0xb4>)
 80101c8:	f7f8 fe82 	bl	8008ed0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 80101cc:	2200      	movs	r2, #0
 80101ce:	2120      	movs	r1, #32
 80101d0:	481c      	ldr	r0, [pc, #112]	; (8010244 <RBI_ConfigRFSwitch+0xb4>)
 80101d2:	f7f8 fe7d 	bl	8008ed0 <HAL_GPIO_WritePin>
      break;
 80101d6:	e030      	b.n	801023a <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 80101d8:	2201      	movs	r2, #1
 80101da:	2108      	movs	r1, #8
 80101dc:	4819      	ldr	r0, [pc, #100]	; (8010244 <RBI_ConfigRFSwitch+0xb4>)
 80101de:	f7f8 fe77 	bl	8008ed0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 80101e2:	2201      	movs	r2, #1
 80101e4:	2110      	movs	r1, #16
 80101e6:	4817      	ldr	r0, [pc, #92]	; (8010244 <RBI_ConfigRFSwitch+0xb4>)
 80101e8:	f7f8 fe72 	bl	8008ed0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 80101ec:	2200      	movs	r2, #0
 80101ee:	2120      	movs	r1, #32
 80101f0:	4814      	ldr	r0, [pc, #80]	; (8010244 <RBI_ConfigRFSwitch+0xb4>)
 80101f2:	f7f8 fe6d 	bl	8008ed0 <HAL_GPIO_WritePin>
      break;
 80101f6:	e020      	b.n	801023a <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 80101f8:	2201      	movs	r2, #1
 80101fa:	2108      	movs	r1, #8
 80101fc:	4811      	ldr	r0, [pc, #68]	; (8010244 <RBI_ConfigRFSwitch+0xb4>)
 80101fe:	f7f8 fe67 	bl	8008ed0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 8010202:	2201      	movs	r2, #1
 8010204:	2110      	movs	r1, #16
 8010206:	480f      	ldr	r0, [pc, #60]	; (8010244 <RBI_ConfigRFSwitch+0xb4>)
 8010208:	f7f8 fe62 	bl	8008ed0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 801020c:	2201      	movs	r2, #1
 801020e:	2120      	movs	r1, #32
 8010210:	480c      	ldr	r0, [pc, #48]	; (8010244 <RBI_ConfigRFSwitch+0xb4>)
 8010212:	f7f8 fe5d 	bl	8008ed0 <HAL_GPIO_WritePin>
      break;
 8010216:	e010      	b.n	801023a <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8010218:	2201      	movs	r2, #1
 801021a:	2108      	movs	r1, #8
 801021c:	4809      	ldr	r0, [pc, #36]	; (8010244 <RBI_ConfigRFSwitch+0xb4>)
 801021e:	f7f8 fe57 	bl	8008ed0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8010222:	2200      	movs	r2, #0
 8010224:	2110      	movs	r1, #16
 8010226:	4807      	ldr	r0, [pc, #28]	; (8010244 <RBI_ConfigRFSwitch+0xb4>)
 8010228:	f7f8 fe52 	bl	8008ed0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 801022c:	2201      	movs	r2, #1
 801022e:	2120      	movs	r1, #32
 8010230:	4804      	ldr	r0, [pc, #16]	; (8010244 <RBI_ConfigRFSwitch+0xb4>)
 8010232:	f7f8 fe4d 	bl	8008ed0 <HAL_GPIO_WritePin>
      break;
 8010236:	e000      	b.n	801023a <RBI_ConfigRFSwitch+0xaa>
    }
    default:
      break;
 8010238:	bf00      	nop
  }

  return 0;
 801023a:	2300      	movs	r3, #0
  /* USER CODE END RBI_ConfigRFSwitch_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_ConfigRFSwitch_3 */

  /* USER CODE END RBI_ConfigRFSwitch_3 */
}
 801023c:	4618      	mov	r0, r3
 801023e:	3708      	adds	r7, #8
 8010240:	46bd      	mov	sp, r7
 8010242:	bd80      	pop	{r7, pc}
 8010244:	48000800 	.word	0x48000800

08010248 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 8010248:	b480      	push	{r7}
 801024a:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_GetTxConfig();

#elif defined(MX_NUCLEO_WL55JC1)
  return RBI_CONF_RFO;
 801024c:	2300      	movs	r3, #0
  /* USER CODE END RBI_GetTxConfig_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetTxConfig_3 */

  /* USER CODE END RBI_GetTxConfig_3 */
}
 801024e:	4618      	mov	r0, r3
 8010250:	46bd      	mov	sp, r7
 8010252:	bc80      	pop	{r7}
 8010254:	4770      	bx	lr

08010256 <RBI_GetWakeUpTime>:

int32_t RBI_GetWakeUpTime(void)
{
 8010256:	b480      	push	{r7}
 8010258:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return  BSP_RADIO_GetWakeUpTime();

#elif defined(MX_NUCLEO_WL55JC1)
  return RF_WAKEUP_TIME;
 801025a:	230a      	movs	r3, #10
  /* USER CODE END RBI_GetWakeUpTime_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetWakeUpTime_3 */

  /* USER CODE END RBI_GetWakeUpTime_3 */
}
 801025c:	4618      	mov	r0, r3
 801025e:	46bd      	mov	sp, r7
 8010260:	bc80      	pop	{r7}
 8010262:	4770      	bx	lr

08010264 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 8010264:	b480      	push	{r7}
 8010266:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsTCXO();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_TCXO_SUPPORTED;
 8010268:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsTCXO_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsTCXO_3 */

  /* USER CODE END RBI_IsTCXO_3 */
}
 801026a:	4618      	mov	r0, r3
 801026c:	46bd      	mov	sp, r7
 801026e:	bc80      	pop	{r7}
 8010270:	4770      	bx	lr

08010272 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 8010272:	b480      	push	{r7}
 8010274:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsDCDC();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_DCDC_SUPPORTED;
 8010276:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsDCDC_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsDCDC_3 */

  /* USER CODE END RBI_IsDCDC_3 */
}
 8010278:	4618      	mov	r0, r3
 801027a:	46bd      	mov	sp, r7
 801027c:	bc80      	pop	{r7}
 801027e:	4770      	bx	lr

08010280 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 8010280:	b580      	push	{r7, lr}
 8010282:	b082      	sub	sp, #8
 8010284:	af00      	add	r7, sp, #0
 8010286:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	33f1      	adds	r3, #241	; 0xf1
 801028c:	2210      	movs	r2, #16
 801028e:	2100      	movs	r1, #0
 8010290:	4618      	mov	r0, r3
 8010292:	f00d f9a5 	bl	801d5e0 <memset1>
    ctx->M_n = 0;
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	2200      	movs	r2, #0
 801029a:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	22f0      	movs	r2, #240	; 0xf0
 80102a2:	2100      	movs	r1, #0
 80102a4:	4618      	mov	r0, r3
 80102a6:	f00d f99b 	bl	801d5e0 <memset1>
}
 80102aa:	bf00      	nop
 80102ac:	3708      	adds	r7, #8
 80102ae:	46bd      	mov	sp, r7
 80102b0:	bd80      	pop	{r7, pc}

080102b2 <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 80102b2:	b580      	push	{r7, lr}
 80102b4:	b082      	sub	sp, #8
 80102b6:	af00      	add	r7, sp, #0
 80102b8:	6078      	str	r0, [r7, #4]
 80102ba:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	461a      	mov	r2, r3
 80102c0:	2110      	movs	r1, #16
 80102c2:	6838      	ldr	r0, [r7, #0]
 80102c4:	f000 fe60 	bl	8010f88 <lorawan_aes_set_key>
}
 80102c8:	bf00      	nop
 80102ca:	3708      	adds	r7, #8
 80102cc:	46bd      	mov	sp, r7
 80102ce:	bd80      	pop	{r7, pc}

080102d0 <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 80102d0:	b580      	push	{r7, lr}
 80102d2:	b08c      	sub	sp, #48	; 0x30
 80102d4:	af00      	add	r7, sp, #0
 80102d6:	60f8      	str	r0, [r7, #12]
 80102d8:	60b9      	str	r1, [r7, #8]
 80102da:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 80102dc:	68fb      	ldr	r3, [r7, #12]
 80102de:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	f000 80a1 	beq.w	801042a <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 80102e8:	68fb      	ldr	r3, [r7, #12]
 80102ea:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80102ee:	f1c3 0310 	rsb	r3, r3, #16
 80102f2:	687a      	ldr	r2, [r7, #4]
 80102f4:	4293      	cmp	r3, r2
 80102f6:	bf28      	it	cs
 80102f8:	4613      	movcs	r3, r2
 80102fa:	627b      	str	r3, [r7, #36]	; 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 80102fc:	68fb      	ldr	r3, [r7, #12]
 80102fe:	f203 1201 	addw	r2, r3, #257	; 0x101
 8010302:	68fb      	ldr	r3, [r7, #12]
 8010304:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8010308:	4413      	add	r3, r2
 801030a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801030c:	b292      	uxth	r2, r2
 801030e:	68b9      	ldr	r1, [r7, #8]
 8010310:	4618      	mov	r0, r3
 8010312:	f00d f92a 	bl	801d56a <memcpy1>
        ctx->M_n += mlen;
 8010316:	68fb      	ldr	r3, [r7, #12]
 8010318:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 801031c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801031e:	441a      	add	r2, r3
 8010320:	68fb      	ldr	r3, [r7, #12]
 8010322:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
        if( ctx->M_n < 16 || len == mlen )
 8010326:	68fb      	ldr	r3, [r7, #12]
 8010328:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801032c:	2b0f      	cmp	r3, #15
 801032e:	f240 808d 	bls.w	801044c <AES_CMAC_Update+0x17c>
 8010332:	687a      	ldr	r2, [r7, #4]
 8010334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010336:	429a      	cmp	r2, r3
 8010338:	f000 8088 	beq.w	801044c <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 801033c:	2300      	movs	r3, #0
 801033e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010340:	e015      	b.n	801036e <AES_CMAC_Update+0x9e>
 8010342:	68fa      	ldr	r2, [r7, #12]
 8010344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010346:	4413      	add	r3, r2
 8010348:	33f1      	adds	r3, #241	; 0xf1
 801034a:	781a      	ldrb	r2, [r3, #0]
 801034c:	68f9      	ldr	r1, [r7, #12]
 801034e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010350:	440b      	add	r3, r1
 8010352:	f203 1301 	addw	r3, r3, #257	; 0x101
 8010356:	781b      	ldrb	r3, [r3, #0]
 8010358:	4053      	eors	r3, r2
 801035a:	b2d9      	uxtb	r1, r3
 801035c:	68fa      	ldr	r2, [r7, #12]
 801035e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010360:	4413      	add	r3, r2
 8010362:	33f1      	adds	r3, #241	; 0xf1
 8010364:	460a      	mov	r2, r1
 8010366:	701a      	strb	r2, [r3, #0]
 8010368:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801036a:	3301      	adds	r3, #1
 801036c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801036e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010370:	2b0f      	cmp	r3, #15
 8010372:	dde6      	ble.n	8010342 <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8010374:	68fb      	ldr	r3, [r7, #12]
 8010376:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 801037a:	f107 0314 	add.w	r3, r7, #20
 801037e:	2210      	movs	r2, #16
 8010380:	4618      	mov	r0, r3
 8010382:	f00d f8f2 	bl	801d56a <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 8010386:	68fa      	ldr	r2, [r7, #12]
 8010388:	f107 0114 	add.w	r1, r7, #20
 801038c:	f107 0314 	add.w	r3, r7, #20
 8010390:	4618      	mov	r0, r3
 8010392:	f000 fed7 	bl	8011144 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 8010396:	68fb      	ldr	r3, [r7, #12]
 8010398:	33f1      	adds	r3, #241	; 0xf1
 801039a:	f107 0114 	add.w	r1, r7, #20
 801039e:	2210      	movs	r2, #16
 80103a0:	4618      	mov	r0, r3
 80103a2:	f00d f8e2 	bl	801d56a <memcpy1>

        data += mlen;
 80103a6:	68ba      	ldr	r2, [r7, #8]
 80103a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103aa:	4413      	add	r3, r2
 80103ac:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 80103ae:	687a      	ldr	r2, [r7, #4]
 80103b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103b2:	1ad3      	subs	r3, r2, r3
 80103b4:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 80103b6:	e038      	b.n	801042a <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 80103b8:	2300      	movs	r3, #0
 80103ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80103bc:	e013      	b.n	80103e6 <AES_CMAC_Update+0x116>
 80103be:	68fa      	ldr	r2, [r7, #12]
 80103c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103c2:	4413      	add	r3, r2
 80103c4:	33f1      	adds	r3, #241	; 0xf1
 80103c6:	781a      	ldrb	r2, [r3, #0]
 80103c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103ca:	68b9      	ldr	r1, [r7, #8]
 80103cc:	440b      	add	r3, r1
 80103ce:	781b      	ldrb	r3, [r3, #0]
 80103d0:	4053      	eors	r3, r2
 80103d2:	b2d9      	uxtb	r1, r3
 80103d4:	68fa      	ldr	r2, [r7, #12]
 80103d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103d8:	4413      	add	r3, r2
 80103da:	33f1      	adds	r3, #241	; 0xf1
 80103dc:	460a      	mov	r2, r1
 80103de:	701a      	strb	r2, [r3, #0]
 80103e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103e2:	3301      	adds	r3, #1
 80103e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80103e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103e8:	2b0f      	cmp	r3, #15
 80103ea:	dde8      	ble.n	80103be <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 80103ec:	68fb      	ldr	r3, [r7, #12]
 80103ee:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 80103f2:	f107 0314 	add.w	r3, r7, #20
 80103f6:	2210      	movs	r2, #16
 80103f8:	4618      	mov	r0, r3
 80103fa:	f00d f8b6 	bl	801d56a <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 80103fe:	68fa      	ldr	r2, [r7, #12]
 8010400:	f107 0114 	add.w	r1, r7, #20
 8010404:	f107 0314 	add.w	r3, r7, #20
 8010408:	4618      	mov	r0, r3
 801040a:	f000 fe9b 	bl	8011144 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 801040e:	68fb      	ldr	r3, [r7, #12]
 8010410:	33f1      	adds	r3, #241	; 0xf1
 8010412:	f107 0114 	add.w	r1, r7, #20
 8010416:	2210      	movs	r2, #16
 8010418:	4618      	mov	r0, r3
 801041a:	f00d f8a6 	bl	801d56a <memcpy1>

        data += 16;
 801041e:	68bb      	ldr	r3, [r7, #8]
 8010420:	3310      	adds	r3, #16
 8010422:	60bb      	str	r3, [r7, #8]
        len -= 16;
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	3b10      	subs	r3, #16
 8010428:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 801042a:	687b      	ldr	r3, [r7, #4]
 801042c:	2b10      	cmp	r3, #16
 801042e:	d8c3      	bhi.n	80103b8 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 8010430:	68fb      	ldr	r3, [r7, #12]
 8010432:	f203 1301 	addw	r3, r3, #257	; 0x101
 8010436:	687a      	ldr	r2, [r7, #4]
 8010438:	b292      	uxth	r2, r2
 801043a:	68b9      	ldr	r1, [r7, #8]
 801043c:	4618      	mov	r0, r3
 801043e:	f00d f894 	bl	801d56a <memcpy1>
    ctx->M_n = len;
 8010442:	68fb      	ldr	r3, [r7, #12]
 8010444:	687a      	ldr	r2, [r7, #4]
 8010446:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 801044a:	e000      	b.n	801044e <AES_CMAC_Update+0x17e>
            return;
 801044c:	bf00      	nop
}
 801044e:	3730      	adds	r7, #48	; 0x30
 8010450:	46bd      	mov	sp, r7
 8010452:	bd80      	pop	{r7, pc}

08010454 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 8010454:	b580      	push	{r7, lr}
 8010456:	b092      	sub	sp, #72	; 0x48
 8010458:	af00      	add	r7, sp, #0
 801045a:	6078      	str	r0, [r7, #4]
 801045c:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 801045e:	f107 031c 	add.w	r3, r7, #28
 8010462:	2210      	movs	r2, #16
 8010464:	2100      	movs	r1, #0
 8010466:	4618      	mov	r0, r3
 8010468:	f00d f8ba 	bl	801d5e0 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 801046c:	683a      	ldr	r2, [r7, #0]
 801046e:	f107 011c 	add.w	r1, r7, #28
 8010472:	f107 031c 	add.w	r3, r7, #28
 8010476:	4618      	mov	r0, r3
 8010478:	f000 fe64 	bl	8011144 <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 801047c:	7f3b      	ldrb	r3, [r7, #28]
 801047e:	b25b      	sxtb	r3, r3
 8010480:	2b00      	cmp	r3, #0
 8010482:	da31      	bge.n	80104e8 <AES_CMAC_Final+0x94>
    {
        LSHIFT( K, K );
 8010484:	2300      	movs	r3, #0
 8010486:	647b      	str	r3, [r7, #68]	; 0x44
 8010488:	e01c      	b.n	80104c4 <AES_CMAC_Final+0x70>
 801048a:	f107 021c 	add.w	r2, r7, #28
 801048e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010490:	4413      	add	r3, r2
 8010492:	781b      	ldrb	r3, [r3, #0]
 8010494:	005b      	lsls	r3, r3, #1
 8010496:	b25a      	sxtb	r2, r3
 8010498:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801049a:	3301      	adds	r3, #1
 801049c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80104a0:	440b      	add	r3, r1
 80104a2:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80104a6:	09db      	lsrs	r3, r3, #7
 80104a8:	b2db      	uxtb	r3, r3
 80104aa:	b25b      	sxtb	r3, r3
 80104ac:	4313      	orrs	r3, r2
 80104ae:	b25b      	sxtb	r3, r3
 80104b0:	b2d9      	uxtb	r1, r3
 80104b2:	f107 021c 	add.w	r2, r7, #28
 80104b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80104b8:	4413      	add	r3, r2
 80104ba:	460a      	mov	r2, r1
 80104bc:	701a      	strb	r2, [r3, #0]
 80104be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80104c0:	3301      	adds	r3, #1
 80104c2:	647b      	str	r3, [r7, #68]	; 0x44
 80104c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80104c6:	2b0e      	cmp	r3, #14
 80104c8:	dddf      	ble.n	801048a <AES_CMAC_Final+0x36>
 80104ca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80104ce:	005b      	lsls	r3, r3, #1
 80104d0:	b2db      	uxtb	r3, r3
 80104d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        K[15] ^= 0x87;
 80104d6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80104da:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 80104de:	43db      	mvns	r3, r3
 80104e0:	b2db      	uxtb	r3, r3
 80104e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80104e6:	e028      	b.n	801053a <AES_CMAC_Final+0xe6>
    }
    else
        LSHIFT( K, K );
 80104e8:	2300      	movs	r3, #0
 80104ea:	643b      	str	r3, [r7, #64]	; 0x40
 80104ec:	e01c      	b.n	8010528 <AES_CMAC_Final+0xd4>
 80104ee:	f107 021c 	add.w	r2, r7, #28
 80104f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80104f4:	4413      	add	r3, r2
 80104f6:	781b      	ldrb	r3, [r3, #0]
 80104f8:	005b      	lsls	r3, r3, #1
 80104fa:	b25a      	sxtb	r2, r3
 80104fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80104fe:	3301      	adds	r3, #1
 8010500:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8010504:	440b      	add	r3, r1
 8010506:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 801050a:	09db      	lsrs	r3, r3, #7
 801050c:	b2db      	uxtb	r3, r3
 801050e:	b25b      	sxtb	r3, r3
 8010510:	4313      	orrs	r3, r2
 8010512:	b25b      	sxtb	r3, r3
 8010514:	b2d9      	uxtb	r1, r3
 8010516:	f107 021c 	add.w	r2, r7, #28
 801051a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801051c:	4413      	add	r3, r2
 801051e:	460a      	mov	r2, r1
 8010520:	701a      	strb	r2, [r3, #0]
 8010522:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010524:	3301      	adds	r3, #1
 8010526:	643b      	str	r3, [r7, #64]	; 0x40
 8010528:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801052a:	2b0e      	cmp	r3, #14
 801052c:	dddf      	ble.n	80104ee <AES_CMAC_Final+0x9a>
 801052e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010532:	005b      	lsls	r3, r3, #1
 8010534:	b2db      	uxtb	r3, r3
 8010536:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if( ctx->M_n == 16 )
 801053a:	683b      	ldr	r3, [r7, #0]
 801053c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8010540:	2b10      	cmp	r3, #16
 8010542:	d11d      	bne.n	8010580 <AES_CMAC_Final+0x12c>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 8010544:	2300      	movs	r3, #0
 8010546:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010548:	e016      	b.n	8010578 <AES_CMAC_Final+0x124>
 801054a:	683a      	ldr	r2, [r7, #0]
 801054c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801054e:	4413      	add	r3, r2
 8010550:	f203 1301 	addw	r3, r3, #257	; 0x101
 8010554:	781a      	ldrb	r2, [r3, #0]
 8010556:	f107 011c 	add.w	r1, r7, #28
 801055a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801055c:	440b      	add	r3, r1
 801055e:	781b      	ldrb	r3, [r3, #0]
 8010560:	4053      	eors	r3, r2
 8010562:	b2d9      	uxtb	r1, r3
 8010564:	683a      	ldr	r2, [r7, #0]
 8010566:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010568:	4413      	add	r3, r2
 801056a:	f203 1301 	addw	r3, r3, #257	; 0x101
 801056e:	460a      	mov	r2, r1
 8010570:	701a      	strb	r2, [r3, #0]
 8010572:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010574:	3301      	adds	r3, #1
 8010576:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010578:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801057a:	2b0f      	cmp	r3, #15
 801057c:	dde5      	ble.n	801054a <AES_CMAC_Final+0xf6>
 801057e:	e098      	b.n	80106b2 <AES_CMAC_Final+0x25e>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 8010580:	7f3b      	ldrb	r3, [r7, #28]
 8010582:	b25b      	sxtb	r3, r3
 8010584:	2b00      	cmp	r3, #0
 8010586:	da31      	bge.n	80105ec <AES_CMAC_Final+0x198>
        {
            LSHIFT( K, K );
 8010588:	2300      	movs	r3, #0
 801058a:	63bb      	str	r3, [r7, #56]	; 0x38
 801058c:	e01c      	b.n	80105c8 <AES_CMAC_Final+0x174>
 801058e:	f107 021c 	add.w	r2, r7, #28
 8010592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010594:	4413      	add	r3, r2
 8010596:	781b      	ldrb	r3, [r3, #0]
 8010598:	005b      	lsls	r3, r3, #1
 801059a:	b25a      	sxtb	r2, r3
 801059c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801059e:	3301      	adds	r3, #1
 80105a0:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80105a4:	440b      	add	r3, r1
 80105a6:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80105aa:	09db      	lsrs	r3, r3, #7
 80105ac:	b2db      	uxtb	r3, r3
 80105ae:	b25b      	sxtb	r3, r3
 80105b0:	4313      	orrs	r3, r2
 80105b2:	b25b      	sxtb	r3, r3
 80105b4:	b2d9      	uxtb	r1, r3
 80105b6:	f107 021c 	add.w	r2, r7, #28
 80105ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105bc:	4413      	add	r3, r2
 80105be:	460a      	mov	r2, r1
 80105c0:	701a      	strb	r2, [r3, #0]
 80105c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105c4:	3301      	adds	r3, #1
 80105c6:	63bb      	str	r3, [r7, #56]	; 0x38
 80105c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105ca:	2b0e      	cmp	r3, #14
 80105cc:	dddf      	ble.n	801058e <AES_CMAC_Final+0x13a>
 80105ce:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80105d2:	005b      	lsls	r3, r3, #1
 80105d4:	b2db      	uxtb	r3, r3
 80105d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
            K[15] ^= 0x87;
 80105da:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80105de:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 80105e2:	43db      	mvns	r3, r3
 80105e4:	b2db      	uxtb	r3, r3
 80105e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80105ea:	e028      	b.n	801063e <AES_CMAC_Final+0x1ea>
        }
        else
            LSHIFT( K, K );
 80105ec:	2300      	movs	r3, #0
 80105ee:	637b      	str	r3, [r7, #52]	; 0x34
 80105f0:	e01c      	b.n	801062c <AES_CMAC_Final+0x1d8>
 80105f2:	f107 021c 	add.w	r2, r7, #28
 80105f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80105f8:	4413      	add	r3, r2
 80105fa:	781b      	ldrb	r3, [r3, #0]
 80105fc:	005b      	lsls	r3, r3, #1
 80105fe:	b25a      	sxtb	r2, r3
 8010600:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010602:	3301      	adds	r3, #1
 8010604:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8010608:	440b      	add	r3, r1
 801060a:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 801060e:	09db      	lsrs	r3, r3, #7
 8010610:	b2db      	uxtb	r3, r3
 8010612:	b25b      	sxtb	r3, r3
 8010614:	4313      	orrs	r3, r2
 8010616:	b25b      	sxtb	r3, r3
 8010618:	b2d9      	uxtb	r1, r3
 801061a:	f107 021c 	add.w	r2, r7, #28
 801061e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010620:	4413      	add	r3, r2
 8010622:	460a      	mov	r2, r1
 8010624:	701a      	strb	r2, [r3, #0]
 8010626:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010628:	3301      	adds	r3, #1
 801062a:	637b      	str	r3, [r7, #52]	; 0x34
 801062c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801062e:	2b0e      	cmp	r3, #14
 8010630:	dddf      	ble.n	80105f2 <AES_CMAC_Final+0x19e>
 8010632:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010636:	005b      	lsls	r3, r3, #1
 8010638:	b2db      	uxtb	r3, r3
 801063a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 801063e:	683b      	ldr	r3, [r7, #0]
 8010640:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8010644:	683a      	ldr	r2, [r7, #0]
 8010646:	4413      	add	r3, r2
 8010648:	2280      	movs	r2, #128	; 0x80
 801064a:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 801064e:	e007      	b.n	8010660 <AES_CMAC_Final+0x20c>
            ctx->M_last[ctx->M_n] = 0;
 8010650:	683b      	ldr	r3, [r7, #0]
 8010652:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8010656:	683a      	ldr	r2, [r7, #0]
 8010658:	4413      	add	r3, r2
 801065a:	2200      	movs	r2, #0
 801065c:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 8010660:	683b      	ldr	r3, [r7, #0]
 8010662:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8010666:	1c5a      	adds	r2, r3, #1
 8010668:	683b      	ldr	r3, [r7, #0]
 801066a:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 801066e:	683b      	ldr	r3, [r7, #0]
 8010670:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8010674:	2b0f      	cmp	r3, #15
 8010676:	d9eb      	bls.n	8010650 <AES_CMAC_Final+0x1fc>

        XOR( K, ctx->M_last );
 8010678:	2300      	movs	r3, #0
 801067a:	633b      	str	r3, [r7, #48]	; 0x30
 801067c:	e016      	b.n	80106ac <AES_CMAC_Final+0x258>
 801067e:	683a      	ldr	r2, [r7, #0]
 8010680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010682:	4413      	add	r3, r2
 8010684:	f203 1301 	addw	r3, r3, #257	; 0x101
 8010688:	781a      	ldrb	r2, [r3, #0]
 801068a:	f107 011c 	add.w	r1, r7, #28
 801068e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010690:	440b      	add	r3, r1
 8010692:	781b      	ldrb	r3, [r3, #0]
 8010694:	4053      	eors	r3, r2
 8010696:	b2d9      	uxtb	r1, r3
 8010698:	683a      	ldr	r2, [r7, #0]
 801069a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801069c:	4413      	add	r3, r2
 801069e:	f203 1301 	addw	r3, r3, #257	; 0x101
 80106a2:	460a      	mov	r2, r1
 80106a4:	701a      	strb	r2, [r3, #0]
 80106a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80106a8:	3301      	adds	r3, #1
 80106aa:	633b      	str	r3, [r7, #48]	; 0x30
 80106ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80106ae:	2b0f      	cmp	r3, #15
 80106b0:	dde5      	ble.n	801067e <AES_CMAC_Final+0x22a>
    }
    XOR( ctx->M_last, ctx->X );
 80106b2:	2300      	movs	r3, #0
 80106b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80106b6:	e015      	b.n	80106e4 <AES_CMAC_Final+0x290>
 80106b8:	683a      	ldr	r2, [r7, #0]
 80106ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80106bc:	4413      	add	r3, r2
 80106be:	33f1      	adds	r3, #241	; 0xf1
 80106c0:	781a      	ldrb	r2, [r3, #0]
 80106c2:	6839      	ldr	r1, [r7, #0]
 80106c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80106c6:	440b      	add	r3, r1
 80106c8:	f203 1301 	addw	r3, r3, #257	; 0x101
 80106cc:	781b      	ldrb	r3, [r3, #0]
 80106ce:	4053      	eors	r3, r2
 80106d0:	b2d9      	uxtb	r1, r3
 80106d2:	683a      	ldr	r2, [r7, #0]
 80106d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80106d6:	4413      	add	r3, r2
 80106d8:	33f1      	adds	r3, #241	; 0xf1
 80106da:	460a      	mov	r2, r1
 80106dc:	701a      	strb	r2, [r3, #0]
 80106de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80106e0:	3301      	adds	r3, #1
 80106e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80106e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80106e6:	2b0f      	cmp	r3, #15
 80106e8:	dde6      	ble.n	80106b8 <AES_CMAC_Final+0x264>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 80106ea:	683b      	ldr	r3, [r7, #0]
 80106ec:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 80106f0:	f107 030c 	add.w	r3, r7, #12
 80106f4:	2210      	movs	r2, #16
 80106f6:	4618      	mov	r0, r3
 80106f8:	f00c ff37 	bl	801d56a <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 80106fc:	683a      	ldr	r2, [r7, #0]
 80106fe:	f107 030c 	add.w	r3, r7, #12
 8010702:	6879      	ldr	r1, [r7, #4]
 8010704:	4618      	mov	r0, r3
 8010706:	f000 fd1d 	bl	8011144 <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 801070a:	f107 031c 	add.w	r3, r7, #28
 801070e:	2210      	movs	r2, #16
 8010710:	2100      	movs	r1, #0
 8010712:	4618      	mov	r0, r3
 8010714:	f00c ff64 	bl	801d5e0 <memset1>
}
 8010718:	bf00      	nop
 801071a:	3748      	adds	r7, #72	; 0x48
 801071c:	46bd      	mov	sp, r7
 801071e:	bd80      	pop	{r7, pc}

08010720 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 8010720:	b480      	push	{r7}
 8010722:	b083      	sub	sp, #12
 8010724:	af00      	add	r7, sp, #0
 8010726:	6078      	str	r0, [r7, #4]
 8010728:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 801072a:	683b      	ldr	r3, [r7, #0]
 801072c:	781a      	ldrb	r2, [r3, #0]
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	3301      	adds	r3, #1
 8010736:	683a      	ldr	r2, [r7, #0]
 8010738:	7852      	ldrb	r2, [r2, #1]
 801073a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	3302      	adds	r3, #2
 8010740:	683a      	ldr	r2, [r7, #0]
 8010742:	7892      	ldrb	r2, [r2, #2]
 8010744:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 8010746:	687b      	ldr	r3, [r7, #4]
 8010748:	3303      	adds	r3, #3
 801074a:	683a      	ldr	r2, [r7, #0]
 801074c:	78d2      	ldrb	r2, [r2, #3]
 801074e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	3304      	adds	r3, #4
 8010754:	683a      	ldr	r2, [r7, #0]
 8010756:	7912      	ldrb	r2, [r2, #4]
 8010758:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	3305      	adds	r3, #5
 801075e:	683a      	ldr	r2, [r7, #0]
 8010760:	7952      	ldrb	r2, [r2, #5]
 8010762:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	3306      	adds	r3, #6
 8010768:	683a      	ldr	r2, [r7, #0]
 801076a:	7992      	ldrb	r2, [r2, #6]
 801076c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	3307      	adds	r3, #7
 8010772:	683a      	ldr	r2, [r7, #0]
 8010774:	79d2      	ldrb	r2, [r2, #7]
 8010776:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	3308      	adds	r3, #8
 801077c:	683a      	ldr	r2, [r7, #0]
 801077e:	7a12      	ldrb	r2, [r2, #8]
 8010780:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	3309      	adds	r3, #9
 8010786:	683a      	ldr	r2, [r7, #0]
 8010788:	7a52      	ldrb	r2, [r2, #9]
 801078a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	330a      	adds	r3, #10
 8010790:	683a      	ldr	r2, [r7, #0]
 8010792:	7a92      	ldrb	r2, [r2, #10]
 8010794:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	330b      	adds	r3, #11
 801079a:	683a      	ldr	r2, [r7, #0]
 801079c:	7ad2      	ldrb	r2, [r2, #11]
 801079e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	330c      	adds	r3, #12
 80107a4:	683a      	ldr	r2, [r7, #0]
 80107a6:	7b12      	ldrb	r2, [r2, #12]
 80107a8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	330d      	adds	r3, #13
 80107ae:	683a      	ldr	r2, [r7, #0]
 80107b0:	7b52      	ldrb	r2, [r2, #13]
 80107b2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	330e      	adds	r3, #14
 80107b8:	683a      	ldr	r2, [r7, #0]
 80107ba:	7b92      	ldrb	r2, [r2, #14]
 80107bc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	330f      	adds	r3, #15
 80107c2:	683a      	ldr	r2, [r7, #0]
 80107c4:	7bd2      	ldrb	r2, [r2, #15]
 80107c6:	701a      	strb	r2, [r3, #0]
#endif
}
 80107c8:	bf00      	nop
 80107ca:	370c      	adds	r7, #12
 80107cc:	46bd      	mov	sp, r7
 80107ce:	bc80      	pop	{r7}
 80107d0:	4770      	bx	lr

080107d2 <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 80107d2:	b480      	push	{r7}
 80107d4:	b085      	sub	sp, #20
 80107d6:	af00      	add	r7, sp, #0
 80107d8:	60f8      	str	r0, [r7, #12]
 80107da:	60b9      	str	r1, [r7, #8]
 80107dc:	4613      	mov	r3, r2
 80107de:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 80107e0:	e007      	b.n	80107f2 <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 80107e2:	68ba      	ldr	r2, [r7, #8]
 80107e4:	1c53      	adds	r3, r2, #1
 80107e6:	60bb      	str	r3, [r7, #8]
 80107e8:	68fb      	ldr	r3, [r7, #12]
 80107ea:	1c59      	adds	r1, r3, #1
 80107ec:	60f9      	str	r1, [r7, #12]
 80107ee:	7812      	ldrb	r2, [r2, #0]
 80107f0:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 80107f2:	79fb      	ldrb	r3, [r7, #7]
 80107f4:	1e5a      	subs	r2, r3, #1
 80107f6:	71fa      	strb	r2, [r7, #7]
 80107f8:	2b00      	cmp	r3, #0
 80107fa:	d1f2      	bne.n	80107e2 <copy_block_nn+0x10>
}
 80107fc:	bf00      	nop
 80107fe:	bf00      	nop
 8010800:	3714      	adds	r7, #20
 8010802:	46bd      	mov	sp, r7
 8010804:	bc80      	pop	{r7}
 8010806:	4770      	bx	lr

08010808 <xor_block>:

static void xor_block( void *d, const void *s )
{
 8010808:	b480      	push	{r7}
 801080a:	b083      	sub	sp, #12
 801080c:	af00      	add	r7, sp, #0
 801080e:	6078      	str	r0, [r7, #4]
 8010810:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 8010812:	687b      	ldr	r3, [r7, #4]
 8010814:	781a      	ldrb	r2, [r3, #0]
 8010816:	683b      	ldr	r3, [r7, #0]
 8010818:	781b      	ldrb	r3, [r3, #0]
 801081a:	4053      	eors	r3, r2
 801081c:	b2da      	uxtb	r2, r3
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 8010822:	687b      	ldr	r3, [r7, #4]
 8010824:	3301      	adds	r3, #1
 8010826:	7819      	ldrb	r1, [r3, #0]
 8010828:	683b      	ldr	r3, [r7, #0]
 801082a:	3301      	adds	r3, #1
 801082c:	781a      	ldrb	r2, [r3, #0]
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	3301      	adds	r3, #1
 8010832:	404a      	eors	r2, r1
 8010834:	b2d2      	uxtb	r2, r2
 8010836:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	3302      	adds	r3, #2
 801083c:	7819      	ldrb	r1, [r3, #0]
 801083e:	683b      	ldr	r3, [r7, #0]
 8010840:	3302      	adds	r3, #2
 8010842:	781a      	ldrb	r2, [r3, #0]
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	3302      	adds	r3, #2
 8010848:	404a      	eors	r2, r1
 801084a:	b2d2      	uxtb	r2, r2
 801084c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	3303      	adds	r3, #3
 8010852:	7819      	ldrb	r1, [r3, #0]
 8010854:	683b      	ldr	r3, [r7, #0]
 8010856:	3303      	adds	r3, #3
 8010858:	781a      	ldrb	r2, [r3, #0]
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	3303      	adds	r3, #3
 801085e:	404a      	eors	r2, r1
 8010860:	b2d2      	uxtb	r2, r2
 8010862:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	3304      	adds	r3, #4
 8010868:	7819      	ldrb	r1, [r3, #0]
 801086a:	683b      	ldr	r3, [r7, #0]
 801086c:	3304      	adds	r3, #4
 801086e:	781a      	ldrb	r2, [r3, #0]
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	3304      	adds	r3, #4
 8010874:	404a      	eors	r2, r1
 8010876:	b2d2      	uxtb	r2, r2
 8010878:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	3305      	adds	r3, #5
 801087e:	7819      	ldrb	r1, [r3, #0]
 8010880:	683b      	ldr	r3, [r7, #0]
 8010882:	3305      	adds	r3, #5
 8010884:	781a      	ldrb	r2, [r3, #0]
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	3305      	adds	r3, #5
 801088a:	404a      	eors	r2, r1
 801088c:	b2d2      	uxtb	r2, r2
 801088e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	3306      	adds	r3, #6
 8010894:	7819      	ldrb	r1, [r3, #0]
 8010896:	683b      	ldr	r3, [r7, #0]
 8010898:	3306      	adds	r3, #6
 801089a:	781a      	ldrb	r2, [r3, #0]
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	3306      	adds	r3, #6
 80108a0:	404a      	eors	r2, r1
 80108a2:	b2d2      	uxtb	r2, r2
 80108a4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	3307      	adds	r3, #7
 80108aa:	7819      	ldrb	r1, [r3, #0]
 80108ac:	683b      	ldr	r3, [r7, #0]
 80108ae:	3307      	adds	r3, #7
 80108b0:	781a      	ldrb	r2, [r3, #0]
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	3307      	adds	r3, #7
 80108b6:	404a      	eors	r2, r1
 80108b8:	b2d2      	uxtb	r2, r2
 80108ba:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	3308      	adds	r3, #8
 80108c0:	7819      	ldrb	r1, [r3, #0]
 80108c2:	683b      	ldr	r3, [r7, #0]
 80108c4:	3308      	adds	r3, #8
 80108c6:	781a      	ldrb	r2, [r3, #0]
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	3308      	adds	r3, #8
 80108cc:	404a      	eors	r2, r1
 80108ce:	b2d2      	uxtb	r2, r2
 80108d0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	3309      	adds	r3, #9
 80108d6:	7819      	ldrb	r1, [r3, #0]
 80108d8:	683b      	ldr	r3, [r7, #0]
 80108da:	3309      	adds	r3, #9
 80108dc:	781a      	ldrb	r2, [r3, #0]
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	3309      	adds	r3, #9
 80108e2:	404a      	eors	r2, r1
 80108e4:	b2d2      	uxtb	r2, r2
 80108e6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 80108e8:	687b      	ldr	r3, [r7, #4]
 80108ea:	330a      	adds	r3, #10
 80108ec:	7819      	ldrb	r1, [r3, #0]
 80108ee:	683b      	ldr	r3, [r7, #0]
 80108f0:	330a      	adds	r3, #10
 80108f2:	781a      	ldrb	r2, [r3, #0]
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	330a      	adds	r3, #10
 80108f8:	404a      	eors	r2, r1
 80108fa:	b2d2      	uxtb	r2, r2
 80108fc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	330b      	adds	r3, #11
 8010902:	7819      	ldrb	r1, [r3, #0]
 8010904:	683b      	ldr	r3, [r7, #0]
 8010906:	330b      	adds	r3, #11
 8010908:	781a      	ldrb	r2, [r3, #0]
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	330b      	adds	r3, #11
 801090e:	404a      	eors	r2, r1
 8010910:	b2d2      	uxtb	r2, r2
 8010912:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	330c      	adds	r3, #12
 8010918:	7819      	ldrb	r1, [r3, #0]
 801091a:	683b      	ldr	r3, [r7, #0]
 801091c:	330c      	adds	r3, #12
 801091e:	781a      	ldrb	r2, [r3, #0]
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	330c      	adds	r3, #12
 8010924:	404a      	eors	r2, r1
 8010926:	b2d2      	uxtb	r2, r2
 8010928:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	330d      	adds	r3, #13
 801092e:	7819      	ldrb	r1, [r3, #0]
 8010930:	683b      	ldr	r3, [r7, #0]
 8010932:	330d      	adds	r3, #13
 8010934:	781a      	ldrb	r2, [r3, #0]
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	330d      	adds	r3, #13
 801093a:	404a      	eors	r2, r1
 801093c:	b2d2      	uxtb	r2, r2
 801093e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 8010940:	687b      	ldr	r3, [r7, #4]
 8010942:	330e      	adds	r3, #14
 8010944:	7819      	ldrb	r1, [r3, #0]
 8010946:	683b      	ldr	r3, [r7, #0]
 8010948:	330e      	adds	r3, #14
 801094a:	781a      	ldrb	r2, [r3, #0]
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	330e      	adds	r3, #14
 8010950:	404a      	eors	r2, r1
 8010952:	b2d2      	uxtb	r2, r2
 8010954:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	330f      	adds	r3, #15
 801095a:	7819      	ldrb	r1, [r3, #0]
 801095c:	683b      	ldr	r3, [r7, #0]
 801095e:	330f      	adds	r3, #15
 8010960:	781a      	ldrb	r2, [r3, #0]
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	330f      	adds	r3, #15
 8010966:	404a      	eors	r2, r1
 8010968:	b2d2      	uxtb	r2, r2
 801096a:	701a      	strb	r2, [r3, #0]
#endif
}
 801096c:	bf00      	nop
 801096e:	370c      	adds	r7, #12
 8010970:	46bd      	mov	sp, r7
 8010972:	bc80      	pop	{r7}
 8010974:	4770      	bx	lr

08010976 <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 8010976:	b480      	push	{r7}
 8010978:	b085      	sub	sp, #20
 801097a:	af00      	add	r7, sp, #0
 801097c:	60f8      	str	r0, [r7, #12]
 801097e:	60b9      	str	r1, [r7, #8]
 8010980:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 8010982:	68bb      	ldr	r3, [r7, #8]
 8010984:	781a      	ldrb	r2, [r3, #0]
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	781b      	ldrb	r3, [r3, #0]
 801098a:	4053      	eors	r3, r2
 801098c:	b2da      	uxtb	r2, r3
 801098e:	68fb      	ldr	r3, [r7, #12]
 8010990:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 8010992:	68bb      	ldr	r3, [r7, #8]
 8010994:	3301      	adds	r3, #1
 8010996:	7819      	ldrb	r1, [r3, #0]
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	3301      	adds	r3, #1
 801099c:	781a      	ldrb	r2, [r3, #0]
 801099e:	68fb      	ldr	r3, [r7, #12]
 80109a0:	3301      	adds	r3, #1
 80109a2:	404a      	eors	r2, r1
 80109a4:	b2d2      	uxtb	r2, r2
 80109a6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 80109a8:	68bb      	ldr	r3, [r7, #8]
 80109aa:	3302      	adds	r3, #2
 80109ac:	7819      	ldrb	r1, [r3, #0]
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	3302      	adds	r3, #2
 80109b2:	781a      	ldrb	r2, [r3, #0]
 80109b4:	68fb      	ldr	r3, [r7, #12]
 80109b6:	3302      	adds	r3, #2
 80109b8:	404a      	eors	r2, r1
 80109ba:	b2d2      	uxtb	r2, r2
 80109bc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 80109be:	68bb      	ldr	r3, [r7, #8]
 80109c0:	3303      	adds	r3, #3
 80109c2:	7819      	ldrb	r1, [r3, #0]
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	3303      	adds	r3, #3
 80109c8:	781a      	ldrb	r2, [r3, #0]
 80109ca:	68fb      	ldr	r3, [r7, #12]
 80109cc:	3303      	adds	r3, #3
 80109ce:	404a      	eors	r2, r1
 80109d0:	b2d2      	uxtb	r2, r2
 80109d2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 80109d4:	68bb      	ldr	r3, [r7, #8]
 80109d6:	3304      	adds	r3, #4
 80109d8:	7819      	ldrb	r1, [r3, #0]
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	3304      	adds	r3, #4
 80109de:	781a      	ldrb	r2, [r3, #0]
 80109e0:	68fb      	ldr	r3, [r7, #12]
 80109e2:	3304      	adds	r3, #4
 80109e4:	404a      	eors	r2, r1
 80109e6:	b2d2      	uxtb	r2, r2
 80109e8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 80109ea:	68bb      	ldr	r3, [r7, #8]
 80109ec:	3305      	adds	r3, #5
 80109ee:	7819      	ldrb	r1, [r3, #0]
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	3305      	adds	r3, #5
 80109f4:	781a      	ldrb	r2, [r3, #0]
 80109f6:	68fb      	ldr	r3, [r7, #12]
 80109f8:	3305      	adds	r3, #5
 80109fa:	404a      	eors	r2, r1
 80109fc:	b2d2      	uxtb	r2, r2
 80109fe:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 8010a00:	68bb      	ldr	r3, [r7, #8]
 8010a02:	3306      	adds	r3, #6
 8010a04:	7819      	ldrb	r1, [r3, #0]
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	3306      	adds	r3, #6
 8010a0a:	781a      	ldrb	r2, [r3, #0]
 8010a0c:	68fb      	ldr	r3, [r7, #12]
 8010a0e:	3306      	adds	r3, #6
 8010a10:	404a      	eors	r2, r1
 8010a12:	b2d2      	uxtb	r2, r2
 8010a14:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 8010a16:	68bb      	ldr	r3, [r7, #8]
 8010a18:	3307      	adds	r3, #7
 8010a1a:	7819      	ldrb	r1, [r3, #0]
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	3307      	adds	r3, #7
 8010a20:	781a      	ldrb	r2, [r3, #0]
 8010a22:	68fb      	ldr	r3, [r7, #12]
 8010a24:	3307      	adds	r3, #7
 8010a26:	404a      	eors	r2, r1
 8010a28:	b2d2      	uxtb	r2, r2
 8010a2a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 8010a2c:	68bb      	ldr	r3, [r7, #8]
 8010a2e:	3308      	adds	r3, #8
 8010a30:	7819      	ldrb	r1, [r3, #0]
 8010a32:	687b      	ldr	r3, [r7, #4]
 8010a34:	3308      	adds	r3, #8
 8010a36:	781a      	ldrb	r2, [r3, #0]
 8010a38:	68fb      	ldr	r3, [r7, #12]
 8010a3a:	3308      	adds	r3, #8
 8010a3c:	404a      	eors	r2, r1
 8010a3e:	b2d2      	uxtb	r2, r2
 8010a40:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 8010a42:	68bb      	ldr	r3, [r7, #8]
 8010a44:	3309      	adds	r3, #9
 8010a46:	7819      	ldrb	r1, [r3, #0]
 8010a48:	687b      	ldr	r3, [r7, #4]
 8010a4a:	3309      	adds	r3, #9
 8010a4c:	781a      	ldrb	r2, [r3, #0]
 8010a4e:	68fb      	ldr	r3, [r7, #12]
 8010a50:	3309      	adds	r3, #9
 8010a52:	404a      	eors	r2, r1
 8010a54:	b2d2      	uxtb	r2, r2
 8010a56:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 8010a58:	68bb      	ldr	r3, [r7, #8]
 8010a5a:	330a      	adds	r3, #10
 8010a5c:	7819      	ldrb	r1, [r3, #0]
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	330a      	adds	r3, #10
 8010a62:	781a      	ldrb	r2, [r3, #0]
 8010a64:	68fb      	ldr	r3, [r7, #12]
 8010a66:	330a      	adds	r3, #10
 8010a68:	404a      	eors	r2, r1
 8010a6a:	b2d2      	uxtb	r2, r2
 8010a6c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 8010a6e:	68bb      	ldr	r3, [r7, #8]
 8010a70:	330b      	adds	r3, #11
 8010a72:	7819      	ldrb	r1, [r3, #0]
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	330b      	adds	r3, #11
 8010a78:	781a      	ldrb	r2, [r3, #0]
 8010a7a:	68fb      	ldr	r3, [r7, #12]
 8010a7c:	330b      	adds	r3, #11
 8010a7e:	404a      	eors	r2, r1
 8010a80:	b2d2      	uxtb	r2, r2
 8010a82:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 8010a84:	68bb      	ldr	r3, [r7, #8]
 8010a86:	330c      	adds	r3, #12
 8010a88:	7819      	ldrb	r1, [r3, #0]
 8010a8a:	687b      	ldr	r3, [r7, #4]
 8010a8c:	330c      	adds	r3, #12
 8010a8e:	781a      	ldrb	r2, [r3, #0]
 8010a90:	68fb      	ldr	r3, [r7, #12]
 8010a92:	330c      	adds	r3, #12
 8010a94:	404a      	eors	r2, r1
 8010a96:	b2d2      	uxtb	r2, r2
 8010a98:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 8010a9a:	68bb      	ldr	r3, [r7, #8]
 8010a9c:	330d      	adds	r3, #13
 8010a9e:	7819      	ldrb	r1, [r3, #0]
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	330d      	adds	r3, #13
 8010aa4:	781a      	ldrb	r2, [r3, #0]
 8010aa6:	68fb      	ldr	r3, [r7, #12]
 8010aa8:	330d      	adds	r3, #13
 8010aaa:	404a      	eors	r2, r1
 8010aac:	b2d2      	uxtb	r2, r2
 8010aae:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 8010ab0:	68bb      	ldr	r3, [r7, #8]
 8010ab2:	330e      	adds	r3, #14
 8010ab4:	7819      	ldrb	r1, [r3, #0]
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	330e      	adds	r3, #14
 8010aba:	781a      	ldrb	r2, [r3, #0]
 8010abc:	68fb      	ldr	r3, [r7, #12]
 8010abe:	330e      	adds	r3, #14
 8010ac0:	404a      	eors	r2, r1
 8010ac2:	b2d2      	uxtb	r2, r2
 8010ac4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 8010ac6:	68bb      	ldr	r3, [r7, #8]
 8010ac8:	330f      	adds	r3, #15
 8010aca:	7819      	ldrb	r1, [r3, #0]
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	330f      	adds	r3, #15
 8010ad0:	781a      	ldrb	r2, [r3, #0]
 8010ad2:	68fb      	ldr	r3, [r7, #12]
 8010ad4:	330f      	adds	r3, #15
 8010ad6:	404a      	eors	r2, r1
 8010ad8:	b2d2      	uxtb	r2, r2
 8010ada:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 8010adc:	bf00      	nop
 8010ade:	3714      	adds	r7, #20
 8010ae0:	46bd      	mov	sp, r7
 8010ae2:	bc80      	pop	{r7}
 8010ae4:	4770      	bx	lr

08010ae6 <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 8010ae6:	b580      	push	{r7, lr}
 8010ae8:	b082      	sub	sp, #8
 8010aea:	af00      	add	r7, sp, #0
 8010aec:	6078      	str	r0, [r7, #4]
 8010aee:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 8010af0:	6839      	ldr	r1, [r7, #0]
 8010af2:	6878      	ldr	r0, [r7, #4]
 8010af4:	f7ff fe88 	bl	8010808 <xor_block>
}
 8010af8:	bf00      	nop
 8010afa:	3708      	adds	r7, #8
 8010afc:	46bd      	mov	sp, r7
 8010afe:	bd80      	pop	{r7, pc}

08010b00 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 8010b00:	b480      	push	{r7}
 8010b02:	b085      	sub	sp, #20
 8010b04:	af00      	add	r7, sp, #0
 8010b06:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	781b      	ldrb	r3, [r3, #0]
 8010b0c:	461a      	mov	r2, r3
 8010b0e:	4b48      	ldr	r3, [pc, #288]	; (8010c30 <shift_sub_rows+0x130>)
 8010b10:	5c9a      	ldrb	r2, [r3, r2]
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	701a      	strb	r2, [r3, #0]
 8010b16:	687b      	ldr	r3, [r7, #4]
 8010b18:	3304      	adds	r3, #4
 8010b1a:	781b      	ldrb	r3, [r3, #0]
 8010b1c:	4619      	mov	r1, r3
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	3304      	adds	r3, #4
 8010b22:	4a43      	ldr	r2, [pc, #268]	; (8010c30 <shift_sub_rows+0x130>)
 8010b24:	5c52      	ldrb	r2, [r2, r1]
 8010b26:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 8010b28:	687b      	ldr	r3, [r7, #4]
 8010b2a:	3308      	adds	r3, #8
 8010b2c:	781b      	ldrb	r3, [r3, #0]
 8010b2e:	4619      	mov	r1, r3
 8010b30:	687b      	ldr	r3, [r7, #4]
 8010b32:	3308      	adds	r3, #8
 8010b34:	4a3e      	ldr	r2, [pc, #248]	; (8010c30 <shift_sub_rows+0x130>)
 8010b36:	5c52      	ldrb	r2, [r2, r1]
 8010b38:	701a      	strb	r2, [r3, #0]
 8010b3a:	687b      	ldr	r3, [r7, #4]
 8010b3c:	330c      	adds	r3, #12
 8010b3e:	781b      	ldrb	r3, [r3, #0]
 8010b40:	4619      	mov	r1, r3
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	330c      	adds	r3, #12
 8010b46:	4a3a      	ldr	r2, [pc, #232]	; (8010c30 <shift_sub_rows+0x130>)
 8010b48:	5c52      	ldrb	r2, [r2, r1]
 8010b4a:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	785b      	ldrb	r3, [r3, #1]
 8010b50:	73fb      	strb	r3, [r7, #15]
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	3305      	adds	r3, #5
 8010b56:	781b      	ldrb	r3, [r3, #0]
 8010b58:	4619      	mov	r1, r3
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	3301      	adds	r3, #1
 8010b5e:	4a34      	ldr	r2, [pc, #208]	; (8010c30 <shift_sub_rows+0x130>)
 8010b60:	5c52      	ldrb	r2, [r2, r1]
 8010b62:	701a      	strb	r2, [r3, #0]
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	3309      	adds	r3, #9
 8010b68:	781b      	ldrb	r3, [r3, #0]
 8010b6a:	4619      	mov	r1, r3
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	3305      	adds	r3, #5
 8010b70:	4a2f      	ldr	r2, [pc, #188]	; (8010c30 <shift_sub_rows+0x130>)
 8010b72:	5c52      	ldrb	r2, [r2, r1]
 8010b74:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	330d      	adds	r3, #13
 8010b7a:	781b      	ldrb	r3, [r3, #0]
 8010b7c:	4619      	mov	r1, r3
 8010b7e:	687b      	ldr	r3, [r7, #4]
 8010b80:	3309      	adds	r3, #9
 8010b82:	4a2b      	ldr	r2, [pc, #172]	; (8010c30 <shift_sub_rows+0x130>)
 8010b84:	5c52      	ldrb	r2, [r2, r1]
 8010b86:	701a      	strb	r2, [r3, #0]
 8010b88:	7bfa      	ldrb	r2, [r7, #15]
 8010b8a:	687b      	ldr	r3, [r7, #4]
 8010b8c:	330d      	adds	r3, #13
 8010b8e:	4928      	ldr	r1, [pc, #160]	; (8010c30 <shift_sub_rows+0x130>)
 8010b90:	5c8a      	ldrb	r2, [r1, r2]
 8010b92:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	789b      	ldrb	r3, [r3, #2]
 8010b98:	73fb      	strb	r3, [r7, #15]
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	330a      	adds	r3, #10
 8010b9e:	781b      	ldrb	r3, [r3, #0]
 8010ba0:	4619      	mov	r1, r3
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	3302      	adds	r3, #2
 8010ba6:	4a22      	ldr	r2, [pc, #136]	; (8010c30 <shift_sub_rows+0x130>)
 8010ba8:	5c52      	ldrb	r2, [r2, r1]
 8010baa:	701a      	strb	r2, [r3, #0]
 8010bac:	7bfa      	ldrb	r2, [r7, #15]
 8010bae:	687b      	ldr	r3, [r7, #4]
 8010bb0:	330a      	adds	r3, #10
 8010bb2:	491f      	ldr	r1, [pc, #124]	; (8010c30 <shift_sub_rows+0x130>)
 8010bb4:	5c8a      	ldrb	r2, [r1, r2]
 8010bb6:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	799b      	ldrb	r3, [r3, #6]
 8010bbc:	73fb      	strb	r3, [r7, #15]
 8010bbe:	687b      	ldr	r3, [r7, #4]
 8010bc0:	330e      	adds	r3, #14
 8010bc2:	781b      	ldrb	r3, [r3, #0]
 8010bc4:	4619      	mov	r1, r3
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	3306      	adds	r3, #6
 8010bca:	4a19      	ldr	r2, [pc, #100]	; (8010c30 <shift_sub_rows+0x130>)
 8010bcc:	5c52      	ldrb	r2, [r2, r1]
 8010bce:	701a      	strb	r2, [r3, #0]
 8010bd0:	7bfa      	ldrb	r2, [r7, #15]
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	330e      	adds	r3, #14
 8010bd6:	4916      	ldr	r1, [pc, #88]	; (8010c30 <shift_sub_rows+0x130>)
 8010bd8:	5c8a      	ldrb	r2, [r1, r2]
 8010bda:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8010bdc:	687b      	ldr	r3, [r7, #4]
 8010bde:	7bdb      	ldrb	r3, [r3, #15]
 8010be0:	73fb      	strb	r3, [r7, #15]
 8010be2:	687b      	ldr	r3, [r7, #4]
 8010be4:	330b      	adds	r3, #11
 8010be6:	781b      	ldrb	r3, [r3, #0]
 8010be8:	4619      	mov	r1, r3
 8010bea:	687b      	ldr	r3, [r7, #4]
 8010bec:	330f      	adds	r3, #15
 8010bee:	4a10      	ldr	r2, [pc, #64]	; (8010c30 <shift_sub_rows+0x130>)
 8010bf0:	5c52      	ldrb	r2, [r2, r1]
 8010bf2:	701a      	strb	r2, [r3, #0]
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	3307      	adds	r3, #7
 8010bf8:	781b      	ldrb	r3, [r3, #0]
 8010bfa:	4619      	mov	r1, r3
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	330b      	adds	r3, #11
 8010c00:	4a0b      	ldr	r2, [pc, #44]	; (8010c30 <shift_sub_rows+0x130>)
 8010c02:	5c52      	ldrb	r2, [r2, r1]
 8010c04:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	3303      	adds	r3, #3
 8010c0a:	781b      	ldrb	r3, [r3, #0]
 8010c0c:	4619      	mov	r1, r3
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	3307      	adds	r3, #7
 8010c12:	4a07      	ldr	r2, [pc, #28]	; (8010c30 <shift_sub_rows+0x130>)
 8010c14:	5c52      	ldrb	r2, [r2, r1]
 8010c16:	701a      	strb	r2, [r3, #0]
 8010c18:	7bfa      	ldrb	r2, [r7, #15]
 8010c1a:	687b      	ldr	r3, [r7, #4]
 8010c1c:	3303      	adds	r3, #3
 8010c1e:	4904      	ldr	r1, [pc, #16]	; (8010c30 <shift_sub_rows+0x130>)
 8010c20:	5c8a      	ldrb	r2, [r1, r2]
 8010c22:	701a      	strb	r2, [r3, #0]
}
 8010c24:	bf00      	nop
 8010c26:	3714      	adds	r7, #20
 8010c28:	46bd      	mov	sp, r7
 8010c2a:	bc80      	pop	{r7}
 8010c2c:	4770      	bx	lr
 8010c2e:	bf00      	nop
 8010c30:	08026298 	.word	0x08026298

08010c34 <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 8010c34:	b580      	push	{r7, lr}
 8010c36:	b086      	sub	sp, #24
 8010c38:	af00      	add	r7, sp, #0
 8010c3a:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 8010c3c:	f107 0308 	add.w	r3, r7, #8
 8010c40:	6879      	ldr	r1, [r7, #4]
 8010c42:	4618      	mov	r0, r3
 8010c44:	f7ff fd6c 	bl	8010720 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 8010c48:	7a3b      	ldrb	r3, [r7, #8]
 8010c4a:	461a      	mov	r2, r3
 8010c4c:	4b9a      	ldr	r3, [pc, #616]	; (8010eb8 <mix_sub_columns+0x284>)
 8010c4e:	5c9a      	ldrb	r2, [r3, r2]
 8010c50:	7b7b      	ldrb	r3, [r7, #13]
 8010c52:	4619      	mov	r1, r3
 8010c54:	4b99      	ldr	r3, [pc, #612]	; (8010ebc <mix_sub_columns+0x288>)
 8010c56:	5c5b      	ldrb	r3, [r3, r1]
 8010c58:	4053      	eors	r3, r2
 8010c5a:	b2da      	uxtb	r2, r3
 8010c5c:	7cbb      	ldrb	r3, [r7, #18]
 8010c5e:	4619      	mov	r1, r3
 8010c60:	4b97      	ldr	r3, [pc, #604]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010c62:	5c5b      	ldrb	r3, [r3, r1]
 8010c64:	4053      	eors	r3, r2
 8010c66:	b2da      	uxtb	r2, r3
 8010c68:	7dfb      	ldrb	r3, [r7, #23]
 8010c6a:	4619      	mov	r1, r3
 8010c6c:	4b94      	ldr	r3, [pc, #592]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010c6e:	5c5b      	ldrb	r3, [r3, r1]
 8010c70:	4053      	eors	r3, r2
 8010c72:	b2da      	uxtb	r2, r3
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 8010c78:	7a3b      	ldrb	r3, [r7, #8]
 8010c7a:	461a      	mov	r2, r3
 8010c7c:	4b90      	ldr	r3, [pc, #576]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010c7e:	5c9a      	ldrb	r2, [r3, r2]
 8010c80:	7b7b      	ldrb	r3, [r7, #13]
 8010c82:	4619      	mov	r1, r3
 8010c84:	4b8c      	ldr	r3, [pc, #560]	; (8010eb8 <mix_sub_columns+0x284>)
 8010c86:	5c5b      	ldrb	r3, [r3, r1]
 8010c88:	4053      	eors	r3, r2
 8010c8a:	b2da      	uxtb	r2, r3
 8010c8c:	7cbb      	ldrb	r3, [r7, #18]
 8010c8e:	4619      	mov	r1, r3
 8010c90:	4b8a      	ldr	r3, [pc, #552]	; (8010ebc <mix_sub_columns+0x288>)
 8010c92:	5c5b      	ldrb	r3, [r3, r1]
 8010c94:	4053      	eors	r3, r2
 8010c96:	b2d9      	uxtb	r1, r3
 8010c98:	7dfb      	ldrb	r3, [r7, #23]
 8010c9a:	461a      	mov	r2, r3
 8010c9c:	4b88      	ldr	r3, [pc, #544]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010c9e:	5c9a      	ldrb	r2, [r3, r2]
 8010ca0:	687b      	ldr	r3, [r7, #4]
 8010ca2:	3301      	adds	r3, #1
 8010ca4:	404a      	eors	r2, r1
 8010ca6:	b2d2      	uxtb	r2, r2
 8010ca8:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 8010caa:	7a3b      	ldrb	r3, [r7, #8]
 8010cac:	461a      	mov	r2, r3
 8010cae:	4b84      	ldr	r3, [pc, #528]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010cb0:	5c9a      	ldrb	r2, [r3, r2]
 8010cb2:	7b7b      	ldrb	r3, [r7, #13]
 8010cb4:	4619      	mov	r1, r3
 8010cb6:	4b82      	ldr	r3, [pc, #520]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010cb8:	5c5b      	ldrb	r3, [r3, r1]
 8010cba:	4053      	eors	r3, r2
 8010cbc:	b2da      	uxtb	r2, r3
 8010cbe:	7cbb      	ldrb	r3, [r7, #18]
 8010cc0:	4619      	mov	r1, r3
 8010cc2:	4b7d      	ldr	r3, [pc, #500]	; (8010eb8 <mix_sub_columns+0x284>)
 8010cc4:	5c5b      	ldrb	r3, [r3, r1]
 8010cc6:	4053      	eors	r3, r2
 8010cc8:	b2d9      	uxtb	r1, r3
 8010cca:	7dfb      	ldrb	r3, [r7, #23]
 8010ccc:	461a      	mov	r2, r3
 8010cce:	4b7b      	ldr	r3, [pc, #492]	; (8010ebc <mix_sub_columns+0x288>)
 8010cd0:	5c9a      	ldrb	r2, [r3, r2]
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	3302      	adds	r3, #2
 8010cd6:	404a      	eors	r2, r1
 8010cd8:	b2d2      	uxtb	r2, r2
 8010cda:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 8010cdc:	7a3b      	ldrb	r3, [r7, #8]
 8010cde:	461a      	mov	r2, r3
 8010ce0:	4b76      	ldr	r3, [pc, #472]	; (8010ebc <mix_sub_columns+0x288>)
 8010ce2:	5c9a      	ldrb	r2, [r3, r2]
 8010ce4:	7b7b      	ldrb	r3, [r7, #13]
 8010ce6:	4619      	mov	r1, r3
 8010ce8:	4b75      	ldr	r3, [pc, #468]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010cea:	5c5b      	ldrb	r3, [r3, r1]
 8010cec:	4053      	eors	r3, r2
 8010cee:	b2da      	uxtb	r2, r3
 8010cf0:	7cbb      	ldrb	r3, [r7, #18]
 8010cf2:	4619      	mov	r1, r3
 8010cf4:	4b72      	ldr	r3, [pc, #456]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010cf6:	5c5b      	ldrb	r3, [r3, r1]
 8010cf8:	4053      	eors	r3, r2
 8010cfa:	b2d9      	uxtb	r1, r3
 8010cfc:	7dfb      	ldrb	r3, [r7, #23]
 8010cfe:	461a      	mov	r2, r3
 8010d00:	4b6d      	ldr	r3, [pc, #436]	; (8010eb8 <mix_sub_columns+0x284>)
 8010d02:	5c9a      	ldrb	r2, [r3, r2]
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	3303      	adds	r3, #3
 8010d08:	404a      	eors	r2, r1
 8010d0a:	b2d2      	uxtb	r2, r2
 8010d0c:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8010d0e:	7b3b      	ldrb	r3, [r7, #12]
 8010d10:	461a      	mov	r2, r3
 8010d12:	4b69      	ldr	r3, [pc, #420]	; (8010eb8 <mix_sub_columns+0x284>)
 8010d14:	5c9a      	ldrb	r2, [r3, r2]
 8010d16:	7c7b      	ldrb	r3, [r7, #17]
 8010d18:	4619      	mov	r1, r3
 8010d1a:	4b68      	ldr	r3, [pc, #416]	; (8010ebc <mix_sub_columns+0x288>)
 8010d1c:	5c5b      	ldrb	r3, [r3, r1]
 8010d1e:	4053      	eors	r3, r2
 8010d20:	b2da      	uxtb	r2, r3
 8010d22:	7dbb      	ldrb	r3, [r7, #22]
 8010d24:	4619      	mov	r1, r3
 8010d26:	4b66      	ldr	r3, [pc, #408]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010d28:	5c5b      	ldrb	r3, [r3, r1]
 8010d2a:	4053      	eors	r3, r2
 8010d2c:	b2d9      	uxtb	r1, r3
 8010d2e:	7afb      	ldrb	r3, [r7, #11]
 8010d30:	461a      	mov	r2, r3
 8010d32:	4b63      	ldr	r3, [pc, #396]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010d34:	5c9a      	ldrb	r2, [r3, r2]
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	3304      	adds	r3, #4
 8010d3a:	404a      	eors	r2, r1
 8010d3c:	b2d2      	uxtb	r2, r2
 8010d3e:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 8010d40:	7b3b      	ldrb	r3, [r7, #12]
 8010d42:	461a      	mov	r2, r3
 8010d44:	4b5e      	ldr	r3, [pc, #376]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010d46:	5c9a      	ldrb	r2, [r3, r2]
 8010d48:	7c7b      	ldrb	r3, [r7, #17]
 8010d4a:	4619      	mov	r1, r3
 8010d4c:	4b5a      	ldr	r3, [pc, #360]	; (8010eb8 <mix_sub_columns+0x284>)
 8010d4e:	5c5b      	ldrb	r3, [r3, r1]
 8010d50:	4053      	eors	r3, r2
 8010d52:	b2da      	uxtb	r2, r3
 8010d54:	7dbb      	ldrb	r3, [r7, #22]
 8010d56:	4619      	mov	r1, r3
 8010d58:	4b58      	ldr	r3, [pc, #352]	; (8010ebc <mix_sub_columns+0x288>)
 8010d5a:	5c5b      	ldrb	r3, [r3, r1]
 8010d5c:	4053      	eors	r3, r2
 8010d5e:	b2d9      	uxtb	r1, r3
 8010d60:	7afb      	ldrb	r3, [r7, #11]
 8010d62:	461a      	mov	r2, r3
 8010d64:	4b56      	ldr	r3, [pc, #344]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010d66:	5c9a      	ldrb	r2, [r3, r2]
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	3305      	adds	r3, #5
 8010d6c:	404a      	eors	r2, r1
 8010d6e:	b2d2      	uxtb	r2, r2
 8010d70:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 8010d72:	7b3b      	ldrb	r3, [r7, #12]
 8010d74:	461a      	mov	r2, r3
 8010d76:	4b52      	ldr	r3, [pc, #328]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010d78:	5c9a      	ldrb	r2, [r3, r2]
 8010d7a:	7c7b      	ldrb	r3, [r7, #17]
 8010d7c:	4619      	mov	r1, r3
 8010d7e:	4b50      	ldr	r3, [pc, #320]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010d80:	5c5b      	ldrb	r3, [r3, r1]
 8010d82:	4053      	eors	r3, r2
 8010d84:	b2da      	uxtb	r2, r3
 8010d86:	7dbb      	ldrb	r3, [r7, #22]
 8010d88:	4619      	mov	r1, r3
 8010d8a:	4b4b      	ldr	r3, [pc, #300]	; (8010eb8 <mix_sub_columns+0x284>)
 8010d8c:	5c5b      	ldrb	r3, [r3, r1]
 8010d8e:	4053      	eors	r3, r2
 8010d90:	b2d9      	uxtb	r1, r3
 8010d92:	7afb      	ldrb	r3, [r7, #11]
 8010d94:	461a      	mov	r2, r3
 8010d96:	4b49      	ldr	r3, [pc, #292]	; (8010ebc <mix_sub_columns+0x288>)
 8010d98:	5c9a      	ldrb	r2, [r3, r2]
 8010d9a:	687b      	ldr	r3, [r7, #4]
 8010d9c:	3306      	adds	r3, #6
 8010d9e:	404a      	eors	r2, r1
 8010da0:	b2d2      	uxtb	r2, r2
 8010da2:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 8010da4:	7b3b      	ldrb	r3, [r7, #12]
 8010da6:	461a      	mov	r2, r3
 8010da8:	4b44      	ldr	r3, [pc, #272]	; (8010ebc <mix_sub_columns+0x288>)
 8010daa:	5c9a      	ldrb	r2, [r3, r2]
 8010dac:	7c7b      	ldrb	r3, [r7, #17]
 8010dae:	4619      	mov	r1, r3
 8010db0:	4b43      	ldr	r3, [pc, #268]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010db2:	5c5b      	ldrb	r3, [r3, r1]
 8010db4:	4053      	eors	r3, r2
 8010db6:	b2da      	uxtb	r2, r3
 8010db8:	7dbb      	ldrb	r3, [r7, #22]
 8010dba:	4619      	mov	r1, r3
 8010dbc:	4b40      	ldr	r3, [pc, #256]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010dbe:	5c5b      	ldrb	r3, [r3, r1]
 8010dc0:	4053      	eors	r3, r2
 8010dc2:	b2d9      	uxtb	r1, r3
 8010dc4:	7afb      	ldrb	r3, [r7, #11]
 8010dc6:	461a      	mov	r2, r3
 8010dc8:	4b3b      	ldr	r3, [pc, #236]	; (8010eb8 <mix_sub_columns+0x284>)
 8010dca:	5c9a      	ldrb	r2, [r3, r2]
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	3307      	adds	r3, #7
 8010dd0:	404a      	eors	r2, r1
 8010dd2:	b2d2      	uxtb	r2, r2
 8010dd4:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 8010dd6:	7c3b      	ldrb	r3, [r7, #16]
 8010dd8:	461a      	mov	r2, r3
 8010dda:	4b37      	ldr	r3, [pc, #220]	; (8010eb8 <mix_sub_columns+0x284>)
 8010ddc:	5c9a      	ldrb	r2, [r3, r2]
 8010dde:	7d7b      	ldrb	r3, [r7, #21]
 8010de0:	4619      	mov	r1, r3
 8010de2:	4b36      	ldr	r3, [pc, #216]	; (8010ebc <mix_sub_columns+0x288>)
 8010de4:	5c5b      	ldrb	r3, [r3, r1]
 8010de6:	4053      	eors	r3, r2
 8010de8:	b2da      	uxtb	r2, r3
 8010dea:	7abb      	ldrb	r3, [r7, #10]
 8010dec:	4619      	mov	r1, r3
 8010dee:	4b34      	ldr	r3, [pc, #208]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010df0:	5c5b      	ldrb	r3, [r3, r1]
 8010df2:	4053      	eors	r3, r2
 8010df4:	b2d9      	uxtb	r1, r3
 8010df6:	7bfb      	ldrb	r3, [r7, #15]
 8010df8:	461a      	mov	r2, r3
 8010dfa:	4b31      	ldr	r3, [pc, #196]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010dfc:	5c9a      	ldrb	r2, [r3, r2]
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	3308      	adds	r3, #8
 8010e02:	404a      	eors	r2, r1
 8010e04:	b2d2      	uxtb	r2, r2
 8010e06:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 8010e08:	7c3b      	ldrb	r3, [r7, #16]
 8010e0a:	461a      	mov	r2, r3
 8010e0c:	4b2c      	ldr	r3, [pc, #176]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010e0e:	5c9a      	ldrb	r2, [r3, r2]
 8010e10:	7d7b      	ldrb	r3, [r7, #21]
 8010e12:	4619      	mov	r1, r3
 8010e14:	4b28      	ldr	r3, [pc, #160]	; (8010eb8 <mix_sub_columns+0x284>)
 8010e16:	5c5b      	ldrb	r3, [r3, r1]
 8010e18:	4053      	eors	r3, r2
 8010e1a:	b2da      	uxtb	r2, r3
 8010e1c:	7abb      	ldrb	r3, [r7, #10]
 8010e1e:	4619      	mov	r1, r3
 8010e20:	4b26      	ldr	r3, [pc, #152]	; (8010ebc <mix_sub_columns+0x288>)
 8010e22:	5c5b      	ldrb	r3, [r3, r1]
 8010e24:	4053      	eors	r3, r2
 8010e26:	b2d9      	uxtb	r1, r3
 8010e28:	7bfb      	ldrb	r3, [r7, #15]
 8010e2a:	461a      	mov	r2, r3
 8010e2c:	4b24      	ldr	r3, [pc, #144]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010e2e:	5c9a      	ldrb	r2, [r3, r2]
 8010e30:	687b      	ldr	r3, [r7, #4]
 8010e32:	3309      	adds	r3, #9
 8010e34:	404a      	eors	r2, r1
 8010e36:	b2d2      	uxtb	r2, r2
 8010e38:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 8010e3a:	7c3b      	ldrb	r3, [r7, #16]
 8010e3c:	461a      	mov	r2, r3
 8010e3e:	4b20      	ldr	r3, [pc, #128]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010e40:	5c9a      	ldrb	r2, [r3, r2]
 8010e42:	7d7b      	ldrb	r3, [r7, #21]
 8010e44:	4619      	mov	r1, r3
 8010e46:	4b1e      	ldr	r3, [pc, #120]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010e48:	5c5b      	ldrb	r3, [r3, r1]
 8010e4a:	4053      	eors	r3, r2
 8010e4c:	b2da      	uxtb	r2, r3
 8010e4e:	7abb      	ldrb	r3, [r7, #10]
 8010e50:	4619      	mov	r1, r3
 8010e52:	4b19      	ldr	r3, [pc, #100]	; (8010eb8 <mix_sub_columns+0x284>)
 8010e54:	5c5b      	ldrb	r3, [r3, r1]
 8010e56:	4053      	eors	r3, r2
 8010e58:	b2d9      	uxtb	r1, r3
 8010e5a:	7bfb      	ldrb	r3, [r7, #15]
 8010e5c:	461a      	mov	r2, r3
 8010e5e:	4b17      	ldr	r3, [pc, #92]	; (8010ebc <mix_sub_columns+0x288>)
 8010e60:	5c9a      	ldrb	r2, [r3, r2]
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	330a      	adds	r3, #10
 8010e66:	404a      	eors	r2, r1
 8010e68:	b2d2      	uxtb	r2, r2
 8010e6a:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 8010e6c:	7c3b      	ldrb	r3, [r7, #16]
 8010e6e:	461a      	mov	r2, r3
 8010e70:	4b12      	ldr	r3, [pc, #72]	; (8010ebc <mix_sub_columns+0x288>)
 8010e72:	5c9a      	ldrb	r2, [r3, r2]
 8010e74:	7d7b      	ldrb	r3, [r7, #21]
 8010e76:	4619      	mov	r1, r3
 8010e78:	4b11      	ldr	r3, [pc, #68]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010e7a:	5c5b      	ldrb	r3, [r3, r1]
 8010e7c:	4053      	eors	r3, r2
 8010e7e:	b2da      	uxtb	r2, r3
 8010e80:	7abb      	ldrb	r3, [r7, #10]
 8010e82:	4619      	mov	r1, r3
 8010e84:	4b0e      	ldr	r3, [pc, #56]	; (8010ec0 <mix_sub_columns+0x28c>)
 8010e86:	5c5b      	ldrb	r3, [r3, r1]
 8010e88:	4053      	eors	r3, r2
 8010e8a:	b2d9      	uxtb	r1, r3
 8010e8c:	7bfb      	ldrb	r3, [r7, #15]
 8010e8e:	461a      	mov	r2, r3
 8010e90:	4b09      	ldr	r3, [pc, #36]	; (8010eb8 <mix_sub_columns+0x284>)
 8010e92:	5c9a      	ldrb	r2, [r3, r2]
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	330b      	adds	r3, #11
 8010e98:	404a      	eors	r2, r1
 8010e9a:	b2d2      	uxtb	r2, r2
 8010e9c:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 8010e9e:	7d3b      	ldrb	r3, [r7, #20]
 8010ea0:	461a      	mov	r2, r3
 8010ea2:	4b05      	ldr	r3, [pc, #20]	; (8010eb8 <mix_sub_columns+0x284>)
 8010ea4:	5c9a      	ldrb	r2, [r3, r2]
 8010ea6:	7a7b      	ldrb	r3, [r7, #9]
 8010ea8:	4619      	mov	r1, r3
 8010eaa:	4b04      	ldr	r3, [pc, #16]	; (8010ebc <mix_sub_columns+0x288>)
 8010eac:	5c5b      	ldrb	r3, [r3, r1]
 8010eae:	4053      	eors	r3, r2
 8010eb0:	b2da      	uxtb	r2, r3
 8010eb2:	7bbb      	ldrb	r3, [r7, #14]
 8010eb4:	4619      	mov	r1, r3
 8010eb6:	e005      	b.n	8010ec4 <mix_sub_columns+0x290>
 8010eb8:	08026398 	.word	0x08026398
 8010ebc:	08026498 	.word	0x08026498
 8010ec0:	08026298 	.word	0x08026298
 8010ec4:	4b2d      	ldr	r3, [pc, #180]	; (8010f7c <mix_sub_columns+0x348>)
 8010ec6:	5c5b      	ldrb	r3, [r3, r1]
 8010ec8:	4053      	eors	r3, r2
 8010eca:	b2d9      	uxtb	r1, r3
 8010ecc:	7cfb      	ldrb	r3, [r7, #19]
 8010ece:	461a      	mov	r2, r3
 8010ed0:	4b2a      	ldr	r3, [pc, #168]	; (8010f7c <mix_sub_columns+0x348>)
 8010ed2:	5c9a      	ldrb	r2, [r3, r2]
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	330c      	adds	r3, #12
 8010ed8:	404a      	eors	r2, r1
 8010eda:	b2d2      	uxtb	r2, r2
 8010edc:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 8010ede:	7d3b      	ldrb	r3, [r7, #20]
 8010ee0:	461a      	mov	r2, r3
 8010ee2:	4b26      	ldr	r3, [pc, #152]	; (8010f7c <mix_sub_columns+0x348>)
 8010ee4:	5c9a      	ldrb	r2, [r3, r2]
 8010ee6:	7a7b      	ldrb	r3, [r7, #9]
 8010ee8:	4619      	mov	r1, r3
 8010eea:	4b25      	ldr	r3, [pc, #148]	; (8010f80 <mix_sub_columns+0x34c>)
 8010eec:	5c5b      	ldrb	r3, [r3, r1]
 8010eee:	4053      	eors	r3, r2
 8010ef0:	b2da      	uxtb	r2, r3
 8010ef2:	7bbb      	ldrb	r3, [r7, #14]
 8010ef4:	4619      	mov	r1, r3
 8010ef6:	4b23      	ldr	r3, [pc, #140]	; (8010f84 <mix_sub_columns+0x350>)
 8010ef8:	5c5b      	ldrb	r3, [r3, r1]
 8010efa:	4053      	eors	r3, r2
 8010efc:	b2d9      	uxtb	r1, r3
 8010efe:	7cfb      	ldrb	r3, [r7, #19]
 8010f00:	461a      	mov	r2, r3
 8010f02:	4b1e      	ldr	r3, [pc, #120]	; (8010f7c <mix_sub_columns+0x348>)
 8010f04:	5c9a      	ldrb	r2, [r3, r2]
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	330d      	adds	r3, #13
 8010f0a:	404a      	eors	r2, r1
 8010f0c:	b2d2      	uxtb	r2, r2
 8010f0e:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 8010f10:	7d3b      	ldrb	r3, [r7, #20]
 8010f12:	461a      	mov	r2, r3
 8010f14:	4b19      	ldr	r3, [pc, #100]	; (8010f7c <mix_sub_columns+0x348>)
 8010f16:	5c9a      	ldrb	r2, [r3, r2]
 8010f18:	7a7b      	ldrb	r3, [r7, #9]
 8010f1a:	4619      	mov	r1, r3
 8010f1c:	4b17      	ldr	r3, [pc, #92]	; (8010f7c <mix_sub_columns+0x348>)
 8010f1e:	5c5b      	ldrb	r3, [r3, r1]
 8010f20:	4053      	eors	r3, r2
 8010f22:	b2da      	uxtb	r2, r3
 8010f24:	7bbb      	ldrb	r3, [r7, #14]
 8010f26:	4619      	mov	r1, r3
 8010f28:	4b15      	ldr	r3, [pc, #84]	; (8010f80 <mix_sub_columns+0x34c>)
 8010f2a:	5c5b      	ldrb	r3, [r3, r1]
 8010f2c:	4053      	eors	r3, r2
 8010f2e:	b2d9      	uxtb	r1, r3
 8010f30:	7cfb      	ldrb	r3, [r7, #19]
 8010f32:	461a      	mov	r2, r3
 8010f34:	4b13      	ldr	r3, [pc, #76]	; (8010f84 <mix_sub_columns+0x350>)
 8010f36:	5c9a      	ldrb	r2, [r3, r2]
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	330e      	adds	r3, #14
 8010f3c:	404a      	eors	r2, r1
 8010f3e:	b2d2      	uxtb	r2, r2
 8010f40:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 8010f42:	7d3b      	ldrb	r3, [r7, #20]
 8010f44:	461a      	mov	r2, r3
 8010f46:	4b0f      	ldr	r3, [pc, #60]	; (8010f84 <mix_sub_columns+0x350>)
 8010f48:	5c9a      	ldrb	r2, [r3, r2]
 8010f4a:	7a7b      	ldrb	r3, [r7, #9]
 8010f4c:	4619      	mov	r1, r3
 8010f4e:	4b0b      	ldr	r3, [pc, #44]	; (8010f7c <mix_sub_columns+0x348>)
 8010f50:	5c5b      	ldrb	r3, [r3, r1]
 8010f52:	4053      	eors	r3, r2
 8010f54:	b2da      	uxtb	r2, r3
 8010f56:	7bbb      	ldrb	r3, [r7, #14]
 8010f58:	4619      	mov	r1, r3
 8010f5a:	4b08      	ldr	r3, [pc, #32]	; (8010f7c <mix_sub_columns+0x348>)
 8010f5c:	5c5b      	ldrb	r3, [r3, r1]
 8010f5e:	4053      	eors	r3, r2
 8010f60:	b2d9      	uxtb	r1, r3
 8010f62:	7cfb      	ldrb	r3, [r7, #19]
 8010f64:	461a      	mov	r2, r3
 8010f66:	4b06      	ldr	r3, [pc, #24]	; (8010f80 <mix_sub_columns+0x34c>)
 8010f68:	5c9a      	ldrb	r2, [r3, r2]
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	330f      	adds	r3, #15
 8010f6e:	404a      	eors	r2, r1
 8010f70:	b2d2      	uxtb	r2, r2
 8010f72:	701a      	strb	r2, [r3, #0]
  }
 8010f74:	bf00      	nop
 8010f76:	3718      	adds	r7, #24
 8010f78:	46bd      	mov	sp, r7
 8010f7a:	bd80      	pop	{r7, pc}
 8010f7c:	08026298 	.word	0x08026298
 8010f80:	08026398 	.word	0x08026398
 8010f84:	08026498 	.word	0x08026498

08010f88 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 8010f88:	b580      	push	{r7, lr}
 8010f8a:	b086      	sub	sp, #24
 8010f8c:	af00      	add	r7, sp, #0
 8010f8e:	60f8      	str	r0, [r7, #12]
 8010f90:	460b      	mov	r3, r1
 8010f92:	607a      	str	r2, [r7, #4]
 8010f94:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 8010f96:	7afb      	ldrb	r3, [r7, #11]
 8010f98:	3b10      	subs	r3, #16
 8010f9a:	2b10      	cmp	r3, #16
 8010f9c:	bf8c      	ite	hi
 8010f9e:	2201      	movhi	r2, #1
 8010fa0:	2200      	movls	r2, #0
 8010fa2:	b2d2      	uxtb	r2, r2
 8010fa4:	2a00      	cmp	r2, #0
 8010fa6:	d10d      	bne.n	8010fc4 <lorawan_aes_set_key+0x3c>
 8010fa8:	2201      	movs	r2, #1
 8010faa:	fa02 f303 	lsl.w	r3, r2, r3
 8010fae:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8010fb2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	bf14      	ite	ne
 8010fba:	2301      	movne	r3, #1
 8010fbc:	2300      	moveq	r3, #0
 8010fbe:	b2db      	uxtb	r3, r3
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	d105      	bne.n	8010fd0 <lorawan_aes_set_key+0x48>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	2200      	movs	r2, #0
 8010fc8:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
        return ( uint8_t )-1;
 8010fcc:	23ff      	movs	r3, #255	; 0xff
 8010fce:	e0b2      	b.n	8011136 <lorawan_aes_set_key+0x1ae>
        break;
 8010fd0:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 8010fd2:	687b      	ldr	r3, [r7, #4]
 8010fd4:	7afa      	ldrb	r2, [r7, #11]
 8010fd6:	68f9      	ldr	r1, [r7, #12]
 8010fd8:	4618      	mov	r0, r3
 8010fda:	f7ff fbfa 	bl	80107d2 <copy_block_nn>
    hi = (keylen + 28) << 2;
 8010fde:	7afb      	ldrb	r3, [r7, #11]
 8010fe0:	331c      	adds	r3, #28
 8010fe2:	b2db      	uxtb	r3, r3
 8010fe4:	009b      	lsls	r3, r3, #2
 8010fe6:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 8010fe8:	7c7b      	ldrb	r3, [r7, #17]
 8010fea:	091b      	lsrs	r3, r3, #4
 8010fec:	b2db      	uxtb	r3, r3
 8010fee:	3b01      	subs	r3, #1
 8010ff0:	b2da      	uxtb	r2, r3
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8010ff8:	7afb      	ldrb	r3, [r7, #11]
 8010ffa:	75fb      	strb	r3, [r7, #23]
 8010ffc:	2301      	movs	r3, #1
 8010ffe:	75bb      	strb	r3, [r7, #22]
 8011000:	e093      	b.n	801112a <lorawan_aes_set_key+0x1a2>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 8011002:	7dfb      	ldrb	r3, [r7, #23]
 8011004:	3b04      	subs	r3, #4
 8011006:	687a      	ldr	r2, [r7, #4]
 8011008:	5cd3      	ldrb	r3, [r2, r3]
 801100a:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 801100c:	7dfb      	ldrb	r3, [r7, #23]
 801100e:	3b03      	subs	r3, #3
 8011010:	687a      	ldr	r2, [r7, #4]
 8011012:	5cd3      	ldrb	r3, [r2, r3]
 8011014:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 8011016:	7dfb      	ldrb	r3, [r7, #23]
 8011018:	3b02      	subs	r3, #2
 801101a:	687a      	ldr	r2, [r7, #4]
 801101c:	5cd3      	ldrb	r3, [r2, r3]
 801101e:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 8011020:	7dfb      	ldrb	r3, [r7, #23]
 8011022:	3b01      	subs	r3, #1
 8011024:	687a      	ldr	r2, [r7, #4]
 8011026:	5cd3      	ldrb	r3, [r2, r3]
 8011028:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 801102a:	7dfb      	ldrb	r3, [r7, #23]
 801102c:	7afa      	ldrb	r2, [r7, #11]
 801102e:	fbb3 f1f2 	udiv	r1, r3, r2
 8011032:	fb02 f201 	mul.w	r2, r2, r1
 8011036:	1a9b      	subs	r3, r3, r2
 8011038:	b2db      	uxtb	r3, r3
 801103a:	2b00      	cmp	r3, #0
 801103c:	d127      	bne.n	801108e <lorawan_aes_set_key+0x106>
        {
            tt = t0;
 801103e:	7d7b      	ldrb	r3, [r7, #21]
 8011040:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 8011042:	7d3b      	ldrb	r3, [r7, #20]
 8011044:	4a3e      	ldr	r2, [pc, #248]	; (8011140 <lorawan_aes_set_key+0x1b8>)
 8011046:	5cd2      	ldrb	r2, [r2, r3]
 8011048:	7dbb      	ldrb	r3, [r7, #22]
 801104a:	4053      	eors	r3, r2
 801104c:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 801104e:	7cfb      	ldrb	r3, [r7, #19]
 8011050:	4a3b      	ldr	r2, [pc, #236]	; (8011140 <lorawan_aes_set_key+0x1b8>)
 8011052:	5cd3      	ldrb	r3, [r2, r3]
 8011054:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 8011056:	7cbb      	ldrb	r3, [r7, #18]
 8011058:	4a39      	ldr	r2, [pc, #228]	; (8011140 <lorawan_aes_set_key+0x1b8>)
 801105a:	5cd3      	ldrb	r3, [r2, r3]
 801105c:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 801105e:	7c3b      	ldrb	r3, [r7, #16]
 8011060:	4a37      	ldr	r2, [pc, #220]	; (8011140 <lorawan_aes_set_key+0x1b8>)
 8011062:	5cd3      	ldrb	r3, [r2, r3]
 8011064:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 8011066:	7dbb      	ldrb	r3, [r7, #22]
 8011068:	005b      	lsls	r3, r3, #1
 801106a:	b25a      	sxtb	r2, r3
 801106c:	7dbb      	ldrb	r3, [r7, #22]
 801106e:	09db      	lsrs	r3, r3, #7
 8011070:	b2db      	uxtb	r3, r3
 8011072:	4619      	mov	r1, r3
 8011074:	0049      	lsls	r1, r1, #1
 8011076:	440b      	add	r3, r1
 8011078:	4619      	mov	r1, r3
 801107a:	00c8      	lsls	r0, r1, #3
 801107c:	4619      	mov	r1, r3
 801107e:	4603      	mov	r3, r0
 8011080:	440b      	add	r3, r1
 8011082:	b2db      	uxtb	r3, r3
 8011084:	b25b      	sxtb	r3, r3
 8011086:	4053      	eors	r3, r2
 8011088:	b25b      	sxtb	r3, r3
 801108a:	75bb      	strb	r3, [r7, #22]
 801108c:	e01c      	b.n	80110c8 <lorawan_aes_set_key+0x140>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 801108e:	7afb      	ldrb	r3, [r7, #11]
 8011090:	2b18      	cmp	r3, #24
 8011092:	d919      	bls.n	80110c8 <lorawan_aes_set_key+0x140>
 8011094:	7dfb      	ldrb	r3, [r7, #23]
 8011096:	7afa      	ldrb	r2, [r7, #11]
 8011098:	fbb3 f1f2 	udiv	r1, r3, r2
 801109c:	fb02 f201 	mul.w	r2, r2, r1
 80110a0:	1a9b      	subs	r3, r3, r2
 80110a2:	b2db      	uxtb	r3, r3
 80110a4:	2b10      	cmp	r3, #16
 80110a6:	d10f      	bne.n	80110c8 <lorawan_aes_set_key+0x140>
        {
            t0 = s_box(t0);
 80110a8:	7d7b      	ldrb	r3, [r7, #21]
 80110aa:	4a25      	ldr	r2, [pc, #148]	; (8011140 <lorawan_aes_set_key+0x1b8>)
 80110ac:	5cd3      	ldrb	r3, [r2, r3]
 80110ae:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 80110b0:	7d3b      	ldrb	r3, [r7, #20]
 80110b2:	4a23      	ldr	r2, [pc, #140]	; (8011140 <lorawan_aes_set_key+0x1b8>)
 80110b4:	5cd3      	ldrb	r3, [r2, r3]
 80110b6:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 80110b8:	7cfb      	ldrb	r3, [r7, #19]
 80110ba:	4a21      	ldr	r2, [pc, #132]	; (8011140 <lorawan_aes_set_key+0x1b8>)
 80110bc:	5cd3      	ldrb	r3, [r2, r3]
 80110be:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 80110c0:	7cbb      	ldrb	r3, [r7, #18]
 80110c2:	4a1f      	ldr	r2, [pc, #124]	; (8011140 <lorawan_aes_set_key+0x1b8>)
 80110c4:	5cd3      	ldrb	r3, [r2, r3]
 80110c6:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 80110c8:	7dfa      	ldrb	r2, [r7, #23]
 80110ca:	7afb      	ldrb	r3, [r7, #11]
 80110cc:	1ad3      	subs	r3, r2, r3
 80110ce:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 80110d0:	7c3b      	ldrb	r3, [r7, #16]
 80110d2:	687a      	ldr	r2, [r7, #4]
 80110d4:	5cd1      	ldrb	r1, [r2, r3]
 80110d6:	7dfb      	ldrb	r3, [r7, #23]
 80110d8:	7d7a      	ldrb	r2, [r7, #21]
 80110da:	404a      	eors	r2, r1
 80110dc:	b2d1      	uxtb	r1, r2
 80110de:	687a      	ldr	r2, [r7, #4]
 80110e0:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 80110e2:	7c3b      	ldrb	r3, [r7, #16]
 80110e4:	3301      	adds	r3, #1
 80110e6:	687a      	ldr	r2, [r7, #4]
 80110e8:	5cd1      	ldrb	r1, [r2, r3]
 80110ea:	7dfb      	ldrb	r3, [r7, #23]
 80110ec:	3301      	adds	r3, #1
 80110ee:	7d3a      	ldrb	r2, [r7, #20]
 80110f0:	404a      	eors	r2, r1
 80110f2:	b2d1      	uxtb	r1, r2
 80110f4:	687a      	ldr	r2, [r7, #4]
 80110f6:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 80110f8:	7c3b      	ldrb	r3, [r7, #16]
 80110fa:	3302      	adds	r3, #2
 80110fc:	687a      	ldr	r2, [r7, #4]
 80110fe:	5cd1      	ldrb	r1, [r2, r3]
 8011100:	7dfb      	ldrb	r3, [r7, #23]
 8011102:	3302      	adds	r3, #2
 8011104:	7cfa      	ldrb	r2, [r7, #19]
 8011106:	404a      	eors	r2, r1
 8011108:	b2d1      	uxtb	r1, r2
 801110a:	687a      	ldr	r2, [r7, #4]
 801110c:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 801110e:	7c3b      	ldrb	r3, [r7, #16]
 8011110:	3303      	adds	r3, #3
 8011112:	687a      	ldr	r2, [r7, #4]
 8011114:	5cd1      	ldrb	r1, [r2, r3]
 8011116:	7dfb      	ldrb	r3, [r7, #23]
 8011118:	3303      	adds	r3, #3
 801111a:	7cba      	ldrb	r2, [r7, #18]
 801111c:	404a      	eors	r2, r1
 801111e:	b2d1      	uxtb	r1, r2
 8011120:	687a      	ldr	r2, [r7, #4]
 8011122:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8011124:	7dfb      	ldrb	r3, [r7, #23]
 8011126:	3304      	adds	r3, #4
 8011128:	75fb      	strb	r3, [r7, #23]
 801112a:	7dfa      	ldrb	r2, [r7, #23]
 801112c:	7c7b      	ldrb	r3, [r7, #17]
 801112e:	429a      	cmp	r2, r3
 8011130:	f4ff af67 	bcc.w	8011002 <lorawan_aes_set_key+0x7a>
    }
    return 0;
 8011134:	2300      	movs	r3, #0
}
 8011136:	4618      	mov	r0, r3
 8011138:	3718      	adds	r7, #24
 801113a:	46bd      	mov	sp, r7
 801113c:	bd80      	pop	{r7, pc}
 801113e:	bf00      	nop
 8011140:	08026298 	.word	0x08026298

08011144 <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 8011144:	b580      	push	{r7, lr}
 8011146:	b08a      	sub	sp, #40	; 0x28
 8011148:	af00      	add	r7, sp, #0
 801114a:	60f8      	str	r0, [r7, #12]
 801114c:	60b9      	str	r1, [r7, #8]
 801114e:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8011156:	2b00      	cmp	r3, #0
 8011158:	d038      	beq.n	80111cc <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 801115a:	687a      	ldr	r2, [r7, #4]
 801115c:	f107 0314 	add.w	r3, r7, #20
 8011160:	68f9      	ldr	r1, [r7, #12]
 8011162:	4618      	mov	r0, r3
 8011164:	f7ff fc07 	bl	8010976 <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 8011168:	2301      	movs	r3, #1
 801116a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801116e:	e014      	b.n	801119a <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 8011170:	f107 0314 	add.w	r3, r7, #20
 8011174:	4618      	mov	r0, r3
 8011176:	f7ff fd5d 	bl	8010c34 <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 801117a:	687b      	ldr	r3, [r7, #4]
 801117c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8011180:	0112      	lsls	r2, r2, #4
 8011182:	441a      	add	r2, r3
 8011184:	f107 0314 	add.w	r3, r7, #20
 8011188:	4611      	mov	r1, r2
 801118a:	4618      	mov	r0, r3
 801118c:	f7ff fcab 	bl	8010ae6 <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 8011190:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011194:	3301      	adds	r3, #1
 8011196:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801119a:	687b      	ldr	r3, [r7, #4]
 801119c:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 80111a0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80111a4:	429a      	cmp	r2, r3
 80111a6:	d3e3      	bcc.n	8011170 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 80111a8:	f107 0314 	add.w	r3, r7, #20
 80111ac:	4618      	mov	r0, r3
 80111ae:	f7ff fca7 	bl	8010b00 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 80111b2:	687b      	ldr	r3, [r7, #4]
 80111b4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80111b8:	0112      	lsls	r2, r2, #4
 80111ba:	441a      	add	r2, r3
 80111bc:	f107 0314 	add.w	r3, r7, #20
 80111c0:	4619      	mov	r1, r3
 80111c2:	68b8      	ldr	r0, [r7, #8]
 80111c4:	f7ff fbd7 	bl	8010976 <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 80111c8:	2300      	movs	r3, #0
 80111ca:	e000      	b.n	80111ce <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 80111cc:	23ff      	movs	r3, #255	; 0xff
}
 80111ce:	4618      	mov	r0, r3
 80111d0:	3728      	adds	r7, #40	; 0x28
 80111d2:	46bd      	mov	sp, r7
 80111d4:	bd80      	pop	{r7, pc}
	...

080111d8 <GetKeyByID>:
 * \param[IN]  keyID          - Key identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t GetKeyByID(KeyIdentifier_t keyID, Key_t **keyItem)
{
 80111d8:	b480      	push	{r7}
 80111da:	b085      	sub	sp, #20
 80111dc:	af00      	add	r7, sp, #0
 80111de:	4603      	mov	r3, r0
 80111e0:	6039      	str	r1, [r7, #0]
 80111e2:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 80111e4:	2300      	movs	r3, #0
 80111e6:	73fb      	strb	r3, [r7, #15]
 80111e8:	e018      	b.n	801121c <GetKeyByID+0x44>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 80111ea:	7bfa      	ldrb	r2, [r7, #15]
 80111ec:	4910      	ldr	r1, [pc, #64]	; (8011230 <GetKeyByID+0x58>)
 80111ee:	4613      	mov	r3, r2
 80111f0:	011b      	lsls	r3, r3, #4
 80111f2:	4413      	add	r3, r2
 80111f4:	440b      	add	r3, r1
 80111f6:	3310      	adds	r3, #16
 80111f8:	781b      	ldrb	r3, [r3, #0]
 80111fa:	79fa      	ldrb	r2, [r7, #7]
 80111fc:	429a      	cmp	r2, r3
 80111fe:	d10a      	bne.n	8011216 <GetKeyByID+0x3e>
    {
      *keyItem = &(SeNvmCtx.KeyList[i]);
 8011200:	7bfa      	ldrb	r2, [r7, #15]
 8011202:	4613      	mov	r3, r2
 8011204:	011b      	lsls	r3, r3, #4
 8011206:	4413      	add	r3, r2
 8011208:	3310      	adds	r3, #16
 801120a:	4a09      	ldr	r2, [pc, #36]	; (8011230 <GetKeyByID+0x58>)
 801120c:	441a      	add	r2, r3
 801120e:	683b      	ldr	r3, [r7, #0]
 8011210:	601a      	str	r2, [r3, #0]
      return SECURE_ELEMENT_SUCCESS;
 8011212:	2300      	movs	r3, #0
 8011214:	e006      	b.n	8011224 <GetKeyByID+0x4c>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 8011216:	7bfb      	ldrb	r3, [r7, #15]
 8011218:	3301      	adds	r3, #1
 801121a:	73fb      	strb	r3, [r7, #15]
 801121c:	7bfb      	ldrb	r3, [r7, #15]
 801121e:	2b09      	cmp	r3, #9
 8011220:	d9e3      	bls.n	80111ea <GetKeyByID+0x12>
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8011222:	2303      	movs	r3, #3
}
 8011224:	4618      	mov	r0, r3
 8011226:	3714      	adds	r7, #20
 8011228:	46bd      	mov	sp, r7
 801122a:	bc80      	pop	{r7}
 801122c:	4770      	bx	lr
 801122e:	bf00      	nop
 8011230:	20000084 	.word	0x20000084

08011234 <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB(void)
{
 8011234:	b480      	push	{r7}
 8011236:	af00      	add	r7, sp, #0
  return;
 8011238:	bf00      	nop
}
 801123a:	46bd      	mov	sp, r7
 801123c:	bc80      	pop	{r7}
 801123e:	4770      	bx	lr

08011240 <ComputeCmac>:
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                         uint32_t *cmac)
{
 8011240:	b590      	push	{r4, r7, lr}
 8011242:	b0d1      	sub	sp, #324	; 0x144
 8011244:	af00      	add	r7, sp, #0
 8011246:	f107 040c 	add.w	r4, r7, #12
 801124a:	6020      	str	r0, [r4, #0]
 801124c:	f107 0008 	add.w	r0, r7, #8
 8011250:	6001      	str	r1, [r0, #0]
 8011252:	4619      	mov	r1, r3
 8011254:	1dbb      	adds	r3, r7, #6
 8011256:	801a      	strh	r2, [r3, #0]
 8011258:	1d7b      	adds	r3, r7, #5
 801125a:	460a      	mov	r2, r1
 801125c:	701a      	strb	r2, [r3, #0]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 801125e:	2306      	movs	r3, #6
 8011260:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
  if ((buffer == NULL) || (cmac == NULL))
 8011264:	f107 0308 	add.w	r3, r7, #8
 8011268:	681b      	ldr	r3, [r3, #0]
 801126a:	2b00      	cmp	r3, #0
 801126c:	d003      	beq.n	8011276 <ComputeCmac+0x36>
 801126e:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8011272:	2b00      	cmp	r3, #0
 8011274:	d101      	bne.n	801127a <ComputeCmac+0x3a>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8011276:	2302      	movs	r3, #2
 8011278:	e04e      	b.n	8011318 <ComputeCmac+0xd8>

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t Cmac[16];
  AES_CMAC_CTX aesCmacCtx[1];

  AES_CMAC_Init(aesCmacCtx);
 801127a:	f107 0314 	add.w	r3, r7, #20
 801127e:	4618      	mov	r0, r3
 8011280:	f7fe fffe 	bl	8010280 <AES_CMAC_Init>

  Key_t *keyItem;
  retval = GetKeyByID(keyID, &keyItem);
 8011284:	f107 0210 	add.w	r2, r7, #16
 8011288:	1d7b      	adds	r3, r7, #5
 801128a:	781b      	ldrb	r3, [r3, #0]
 801128c:	4611      	mov	r1, r2
 801128e:	4618      	mov	r0, r3
 8011290:	f7ff ffa2 	bl	80111d8 <GetKeyByID>
 8011294:	4603      	mov	r3, r0
 8011296:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

  if (retval == SECURE_ELEMENT_SUCCESS)
 801129a:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 801129e:	2b00      	cmp	r3, #0
 80112a0:	d138      	bne.n	8011314 <ComputeCmac+0xd4>
  {
    AES_CMAC_SetKey(aesCmacCtx, keyItem->KeyValue);
 80112a2:	f107 0310 	add.w	r3, r7, #16
 80112a6:	681b      	ldr	r3, [r3, #0]
 80112a8:	1c5a      	adds	r2, r3, #1
 80112aa:	f107 0314 	add.w	r3, r7, #20
 80112ae:	4611      	mov	r1, r2
 80112b0:	4618      	mov	r0, r3
 80112b2:	f7fe fffe 	bl	80102b2 <AES_CMAC_SetKey>

    if (micBxBuffer != NULL)
 80112b6:	f107 030c 	add.w	r3, r7, #12
 80112ba:	681b      	ldr	r3, [r3, #0]
 80112bc:	2b00      	cmp	r3, #0
 80112be:	d007      	beq.n	80112d0 <ComputeCmac+0x90>
    {
      AES_CMAC_Update(aesCmacCtx, micBxBuffer, 16);
 80112c0:	f107 030c 	add.w	r3, r7, #12
 80112c4:	f107 0014 	add.w	r0, r7, #20
 80112c8:	2210      	movs	r2, #16
 80112ca:	6819      	ldr	r1, [r3, #0]
 80112cc:	f7ff f800 	bl	80102d0 <AES_CMAC_Update>
    }

    AES_CMAC_Update(aesCmacCtx, buffer, size);
 80112d0:	1dbb      	adds	r3, r7, #6
 80112d2:	881a      	ldrh	r2, [r3, #0]
 80112d4:	f107 0308 	add.w	r3, r7, #8
 80112d8:	f107 0014 	add.w	r0, r7, #20
 80112dc:	6819      	ldr	r1, [r3, #0]
 80112de:	f7fe fff7 	bl	80102d0 <AES_CMAC_Update>

    AES_CMAC_Final(Cmac, aesCmacCtx);
 80112e2:	f107 0214 	add.w	r2, r7, #20
 80112e6:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 80112ea:	4611      	mov	r1, r2
 80112ec:	4618      	mov	r0, r3
 80112ee:	f7ff f8b1 	bl	8010454 <AES_CMAC_Final>

    /* Bring into the required format */
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 80112f2:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80112f6:	061a      	lsls	r2, r3, #24
 80112f8:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 80112fc:	041b      	lsls	r3, r3, #16
 80112fe:	431a      	orrs	r2, r3
 8011300:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8011304:	021b      	lsls	r3, r3, #8
 8011306:	4313      	orrs	r3, r2
                       (uint32_t) Cmac[0]);
 8011308:	f897 212c 	ldrb.w	r2, [r7, #300]	; 0x12c
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 801130c:	431a      	orrs	r2, r3
 801130e:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8011312:	601a      	str	r2, [r3, #0]
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 8011314:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
}
 8011318:	4618      	mov	r0, r3
 801131a:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 801131e:	46bd      	mov	sp, r7
 8011320:	bd90      	pop	{r4, r7, pc}
	...

08011324 <SecureElementInit>:
/*
 * API functions
 */

SecureElementStatus_t SecureElementInit(SecureElementNvmEvent seNvmCtxChanged)
{
 8011324:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011326:	b09d      	sub	sp, #116	; 0x74
 8011328:	af10      	add	r7, sp, #64	; 0x40
 801132a:	6278      	str	r0, [r7, #36]	; 0x24
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  Key_t *keyItem;
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 801132c:	2306      	movs	r3, #6
 801132e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Initialize LoRaWAN Key List buffer */
  memcpy1((uint8_t *)(SeNvmCtx.KeyList), (const uint8_t *)InitialKeyList, sizeof(Key_t)*NUM_OF_KEYS);
 8011332:	22aa      	movs	r2, #170	; 0xaa
 8011334:	4990      	ldr	r1, [pc, #576]	; (8011578 <SecureElementInit+0x254>)
 8011336:	4891      	ldr	r0, [pc, #580]	; (801157c <SecureElementInit+0x258>)
 8011338:	f00c f917 	bl	801d56a <memcpy1>

  retval = GetKeyByID(APP_KEY, &keyItem);
 801133c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8011340:	4619      	mov	r1, r3
 8011342:	2000      	movs	r0, #0
 8011344:	f7ff ff48 	bl	80111d8 <GetKeyByID>
 8011348:	4603      	mov	r3, r0
 801134a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  KEY_LOG(TS_OFF, VLEVEL_M, "###### OTAA ######\r\n");
 801134e:	4b8c      	ldr	r3, [pc, #560]	; (8011580 <SecureElementInit+0x25c>)
 8011350:	2200      	movs	r2, #0
 8011352:	2100      	movs	r1, #0
 8011354:	2002      	movs	r0, #2
 8011356:	f010 f859 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
  if (retval == SECURE_ELEMENT_SUCCESS)
 801135a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801135e:	2b00      	cmp	r3, #0
 8011360:	d14d      	bne.n	80113fe <SecureElementInit+0xda>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 8011362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011364:	785b      	ldrb	r3, [r3, #1]
 8011366:	4618      	mov	r0, r3
 8011368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801136a:	789b      	ldrb	r3, [r3, #2]
 801136c:	461c      	mov	r4, r3
 801136e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011370:	78db      	ldrb	r3, [r3, #3]
 8011372:	461d      	mov	r5, r3
 8011374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011376:	791b      	ldrb	r3, [r3, #4]
 8011378:	461e      	mov	r6, r3
 801137a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801137c:	795b      	ldrb	r3, [r3, #5]
 801137e:	623b      	str	r3, [r7, #32]
 8011380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011382:	799b      	ldrb	r3, [r3, #6]
 8011384:	61fb      	str	r3, [r7, #28]
 8011386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011388:	79db      	ldrb	r3, [r3, #7]
 801138a:	61bb      	str	r3, [r7, #24]
 801138c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801138e:	7a1b      	ldrb	r3, [r3, #8]
 8011390:	617b      	str	r3, [r7, #20]
 8011392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011394:	7a5b      	ldrb	r3, [r3, #9]
 8011396:	613b      	str	r3, [r7, #16]
 8011398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801139a:	7a9b      	ldrb	r3, [r3, #10]
 801139c:	60fb      	str	r3, [r7, #12]
 801139e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113a0:	7adb      	ldrb	r3, [r3, #11]
 80113a2:	60bb      	str	r3, [r7, #8]
 80113a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113a6:	7b1b      	ldrb	r3, [r3, #12]
 80113a8:	607b      	str	r3, [r7, #4]
 80113aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113ac:	7b5b      	ldrb	r3, [r3, #13]
 80113ae:	603b      	str	r3, [r7, #0]
 80113b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113b2:	7b9b      	ldrb	r3, [r3, #14]
 80113b4:	4619      	mov	r1, r3
 80113b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113b8:	7bdb      	ldrb	r3, [r3, #15]
 80113ba:	461a      	mov	r2, r3
 80113bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113be:	7c1b      	ldrb	r3, [r3, #16]
 80113c0:	930f      	str	r3, [sp, #60]	; 0x3c
 80113c2:	920e      	str	r2, [sp, #56]	; 0x38
 80113c4:	910d      	str	r1, [sp, #52]	; 0x34
 80113c6:	683a      	ldr	r2, [r7, #0]
 80113c8:	920c      	str	r2, [sp, #48]	; 0x30
 80113ca:	687a      	ldr	r2, [r7, #4]
 80113cc:	920b      	str	r2, [sp, #44]	; 0x2c
 80113ce:	68ba      	ldr	r2, [r7, #8]
 80113d0:	920a      	str	r2, [sp, #40]	; 0x28
 80113d2:	68fa      	ldr	r2, [r7, #12]
 80113d4:	9209      	str	r2, [sp, #36]	; 0x24
 80113d6:	693a      	ldr	r2, [r7, #16]
 80113d8:	9208      	str	r2, [sp, #32]
 80113da:	697a      	ldr	r2, [r7, #20]
 80113dc:	9207      	str	r2, [sp, #28]
 80113de:	69ba      	ldr	r2, [r7, #24]
 80113e0:	9206      	str	r2, [sp, #24]
 80113e2:	69fa      	ldr	r2, [r7, #28]
 80113e4:	9205      	str	r2, [sp, #20]
 80113e6:	6a3b      	ldr	r3, [r7, #32]
 80113e8:	9304      	str	r3, [sp, #16]
 80113ea:	9603      	str	r6, [sp, #12]
 80113ec:	9502      	str	r5, [sp, #8]
 80113ee:	9401      	str	r4, [sp, #4]
 80113f0:	9000      	str	r0, [sp, #0]
 80113f2:	4b64      	ldr	r3, [pc, #400]	; (8011584 <SecureElementInit+0x260>)
 80113f4:	2200      	movs	r2, #0
 80113f6:	2100      	movs	r1, #0
 80113f8:	2002      	movs	r0, #2
 80113fa:	f010 f807 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
  }
  retval = GetKeyByID(NWK_KEY, &keyItem);
 80113fe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8011402:	4619      	mov	r1, r3
 8011404:	2001      	movs	r0, #1
 8011406:	f7ff fee7 	bl	80111d8 <GetKeyByID>
 801140a:	4603      	mov	r3, r0
 801140c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 8011410:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011414:	2b00      	cmp	r3, #0
 8011416:	d14d      	bne.n	80114b4 <SecureElementInit+0x190>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 8011418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801141a:	785b      	ldrb	r3, [r3, #1]
 801141c:	4618      	mov	r0, r3
 801141e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011420:	789b      	ldrb	r3, [r3, #2]
 8011422:	461c      	mov	r4, r3
 8011424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011426:	78db      	ldrb	r3, [r3, #3]
 8011428:	461d      	mov	r5, r3
 801142a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801142c:	791b      	ldrb	r3, [r3, #4]
 801142e:	461e      	mov	r6, r3
 8011430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011432:	795b      	ldrb	r3, [r3, #5]
 8011434:	623b      	str	r3, [r7, #32]
 8011436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011438:	799b      	ldrb	r3, [r3, #6]
 801143a:	61fb      	str	r3, [r7, #28]
 801143c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801143e:	79db      	ldrb	r3, [r3, #7]
 8011440:	61bb      	str	r3, [r7, #24]
 8011442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011444:	7a1b      	ldrb	r3, [r3, #8]
 8011446:	617b      	str	r3, [r7, #20]
 8011448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801144a:	7a5b      	ldrb	r3, [r3, #9]
 801144c:	613b      	str	r3, [r7, #16]
 801144e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011450:	7a9b      	ldrb	r3, [r3, #10]
 8011452:	60fb      	str	r3, [r7, #12]
 8011454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011456:	7adb      	ldrb	r3, [r3, #11]
 8011458:	60bb      	str	r3, [r7, #8]
 801145a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801145c:	7b1b      	ldrb	r3, [r3, #12]
 801145e:	607b      	str	r3, [r7, #4]
 8011460:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011462:	7b5b      	ldrb	r3, [r3, #13]
 8011464:	603b      	str	r3, [r7, #0]
 8011466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011468:	7b9b      	ldrb	r3, [r3, #14]
 801146a:	4619      	mov	r1, r3
 801146c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801146e:	7bdb      	ldrb	r3, [r3, #15]
 8011470:	461a      	mov	r2, r3
 8011472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011474:	7c1b      	ldrb	r3, [r3, #16]
 8011476:	930f      	str	r3, [sp, #60]	; 0x3c
 8011478:	920e      	str	r2, [sp, #56]	; 0x38
 801147a:	910d      	str	r1, [sp, #52]	; 0x34
 801147c:	683a      	ldr	r2, [r7, #0]
 801147e:	920c      	str	r2, [sp, #48]	; 0x30
 8011480:	687a      	ldr	r2, [r7, #4]
 8011482:	920b      	str	r2, [sp, #44]	; 0x2c
 8011484:	68ba      	ldr	r2, [r7, #8]
 8011486:	920a      	str	r2, [sp, #40]	; 0x28
 8011488:	68fa      	ldr	r2, [r7, #12]
 801148a:	9209      	str	r2, [sp, #36]	; 0x24
 801148c:	693a      	ldr	r2, [r7, #16]
 801148e:	9208      	str	r2, [sp, #32]
 8011490:	697a      	ldr	r2, [r7, #20]
 8011492:	9207      	str	r2, [sp, #28]
 8011494:	69ba      	ldr	r2, [r7, #24]
 8011496:	9206      	str	r2, [sp, #24]
 8011498:	69fa      	ldr	r2, [r7, #28]
 801149a:	9205      	str	r2, [sp, #20]
 801149c:	6a3b      	ldr	r3, [r7, #32]
 801149e:	9304      	str	r3, [sp, #16]
 80114a0:	9603      	str	r6, [sp, #12]
 80114a2:	9502      	str	r5, [sp, #8]
 80114a4:	9401      	str	r4, [sp, #4]
 80114a6:	9000      	str	r0, [sp, #0]
 80114a8:	4b37      	ldr	r3, [pc, #220]	; (8011588 <SecureElementInit+0x264>)
 80114aa:	2200      	movs	r2, #0
 80114ac:	2100      	movs	r1, #0
 80114ae:	2002      	movs	r0, #2
 80114b0:	f00f ffac 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
  }
  KEY_LOG(TS_OFF, VLEVEL_M, "###### ABP  ######\r\n");
 80114b4:	4b35      	ldr	r3, [pc, #212]	; (801158c <SecureElementInit+0x268>)
 80114b6:	2200      	movs	r2, #0
 80114b8:	2100      	movs	r1, #0
 80114ba:	2002      	movs	r0, #2
 80114bc:	f00f ffa6 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
  retval = GetKeyByID(APP_S_KEY, &keyItem);
 80114c0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80114c4:	4619      	mov	r1, r3
 80114c6:	2003      	movs	r0, #3
 80114c8:	f7ff fe86 	bl	80111d8 <GetKeyByID>
 80114cc:	4603      	mov	r3, r0
 80114ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 80114d2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	d15c      	bne.n	8011594 <SecureElementInit+0x270>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 80114da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114dc:	785b      	ldrb	r3, [r3, #1]
 80114de:	4618      	mov	r0, r3
 80114e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114e2:	789b      	ldrb	r3, [r3, #2]
 80114e4:	461c      	mov	r4, r3
 80114e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114e8:	78db      	ldrb	r3, [r3, #3]
 80114ea:	461d      	mov	r5, r3
 80114ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114ee:	791b      	ldrb	r3, [r3, #4]
 80114f0:	461e      	mov	r6, r3
 80114f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114f4:	795b      	ldrb	r3, [r3, #5]
 80114f6:	623b      	str	r3, [r7, #32]
 80114f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114fa:	799b      	ldrb	r3, [r3, #6]
 80114fc:	61fb      	str	r3, [r7, #28]
 80114fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011500:	79db      	ldrb	r3, [r3, #7]
 8011502:	61bb      	str	r3, [r7, #24]
 8011504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011506:	7a1b      	ldrb	r3, [r3, #8]
 8011508:	617b      	str	r3, [r7, #20]
 801150a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801150c:	7a5b      	ldrb	r3, [r3, #9]
 801150e:	613b      	str	r3, [r7, #16]
 8011510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011512:	7a9b      	ldrb	r3, [r3, #10]
 8011514:	60fb      	str	r3, [r7, #12]
 8011516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011518:	7adb      	ldrb	r3, [r3, #11]
 801151a:	60bb      	str	r3, [r7, #8]
 801151c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801151e:	7b1b      	ldrb	r3, [r3, #12]
 8011520:	607b      	str	r3, [r7, #4]
 8011522:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011524:	7b5b      	ldrb	r3, [r3, #13]
 8011526:	603b      	str	r3, [r7, #0]
 8011528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801152a:	7b9b      	ldrb	r3, [r3, #14]
 801152c:	4619      	mov	r1, r3
 801152e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011530:	7bdb      	ldrb	r3, [r3, #15]
 8011532:	461a      	mov	r2, r3
 8011534:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011536:	7c1b      	ldrb	r3, [r3, #16]
 8011538:	930f      	str	r3, [sp, #60]	; 0x3c
 801153a:	920e      	str	r2, [sp, #56]	; 0x38
 801153c:	910d      	str	r1, [sp, #52]	; 0x34
 801153e:	683a      	ldr	r2, [r7, #0]
 8011540:	920c      	str	r2, [sp, #48]	; 0x30
 8011542:	687a      	ldr	r2, [r7, #4]
 8011544:	920b      	str	r2, [sp, #44]	; 0x2c
 8011546:	68ba      	ldr	r2, [r7, #8]
 8011548:	920a      	str	r2, [sp, #40]	; 0x28
 801154a:	68fa      	ldr	r2, [r7, #12]
 801154c:	9209      	str	r2, [sp, #36]	; 0x24
 801154e:	693a      	ldr	r2, [r7, #16]
 8011550:	9208      	str	r2, [sp, #32]
 8011552:	697a      	ldr	r2, [r7, #20]
 8011554:	9207      	str	r2, [sp, #28]
 8011556:	69ba      	ldr	r2, [r7, #24]
 8011558:	9206      	str	r2, [sp, #24]
 801155a:	69fa      	ldr	r2, [r7, #28]
 801155c:	9205      	str	r2, [sp, #20]
 801155e:	6a3b      	ldr	r3, [r7, #32]
 8011560:	9304      	str	r3, [sp, #16]
 8011562:	9603      	str	r6, [sp, #12]
 8011564:	9502      	str	r5, [sp, #8]
 8011566:	9401      	str	r4, [sp, #4]
 8011568:	9000      	str	r0, [sp, #0]
 801156a:	4b09      	ldr	r3, [pc, #36]	; (8011590 <SecureElementInit+0x26c>)
 801156c:	2200      	movs	r2, #0
 801156e:	2100      	movs	r1, #0
 8011570:	2002      	movs	r0, #2
 8011572:	f00f ff4b 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
 8011576:	e00d      	b.n	8011594 <SecureElementInit+0x270>
 8011578:	08026598 	.word	0x08026598
 801157c:	20000094 	.word	0x20000094
 8011580:	08025cd8 	.word	0x08025cd8
 8011584:	08025cf0 	.word	0x08025cf0
 8011588:	08025d54 	.word	0x08025d54
 801158c:	08025db8 	.word	0x08025db8
 8011590:	08025dd0 	.word	0x08025dd0
  }
  retval = GetKeyByID(NWK_S_KEY, &keyItem);
 8011594:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8011598:	4619      	mov	r1, r3
 801159a:	2002      	movs	r0, #2
 801159c:	f7ff fe1c 	bl	80111d8 <GetKeyByID>
 80115a0:	4603      	mov	r3, r0
 80115a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 80115a6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	d14d      	bne.n	801164a <SecureElementInit+0x326>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 80115ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115b0:	785b      	ldrb	r3, [r3, #1]
 80115b2:	4618      	mov	r0, r3
 80115b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115b6:	789b      	ldrb	r3, [r3, #2]
 80115b8:	461c      	mov	r4, r3
 80115ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115bc:	78db      	ldrb	r3, [r3, #3]
 80115be:	461d      	mov	r5, r3
 80115c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115c2:	791b      	ldrb	r3, [r3, #4]
 80115c4:	461e      	mov	r6, r3
 80115c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115c8:	795b      	ldrb	r3, [r3, #5]
 80115ca:	623b      	str	r3, [r7, #32]
 80115cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115ce:	799b      	ldrb	r3, [r3, #6]
 80115d0:	61fb      	str	r3, [r7, #28]
 80115d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115d4:	79db      	ldrb	r3, [r3, #7]
 80115d6:	61bb      	str	r3, [r7, #24]
 80115d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115da:	7a1b      	ldrb	r3, [r3, #8]
 80115dc:	617b      	str	r3, [r7, #20]
 80115de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115e0:	7a5b      	ldrb	r3, [r3, #9]
 80115e2:	613b      	str	r3, [r7, #16]
 80115e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115e6:	7a9b      	ldrb	r3, [r3, #10]
 80115e8:	60fb      	str	r3, [r7, #12]
 80115ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115ec:	7adb      	ldrb	r3, [r3, #11]
 80115ee:	60bb      	str	r3, [r7, #8]
 80115f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115f2:	7b1b      	ldrb	r3, [r3, #12]
 80115f4:	607b      	str	r3, [r7, #4]
 80115f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115f8:	7b5b      	ldrb	r3, [r3, #13]
 80115fa:	603b      	str	r3, [r7, #0]
 80115fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115fe:	7b9b      	ldrb	r3, [r3, #14]
 8011600:	4619      	mov	r1, r3
 8011602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011604:	7bdb      	ldrb	r3, [r3, #15]
 8011606:	461a      	mov	r2, r3
 8011608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801160a:	7c1b      	ldrb	r3, [r3, #16]
 801160c:	930f      	str	r3, [sp, #60]	; 0x3c
 801160e:	920e      	str	r2, [sp, #56]	; 0x38
 8011610:	910d      	str	r1, [sp, #52]	; 0x34
 8011612:	683a      	ldr	r2, [r7, #0]
 8011614:	920c      	str	r2, [sp, #48]	; 0x30
 8011616:	687a      	ldr	r2, [r7, #4]
 8011618:	920b      	str	r2, [sp, #44]	; 0x2c
 801161a:	68ba      	ldr	r2, [r7, #8]
 801161c:	920a      	str	r2, [sp, #40]	; 0x28
 801161e:	68fa      	ldr	r2, [r7, #12]
 8011620:	9209      	str	r2, [sp, #36]	; 0x24
 8011622:	693a      	ldr	r2, [r7, #16]
 8011624:	9208      	str	r2, [sp, #32]
 8011626:	697a      	ldr	r2, [r7, #20]
 8011628:	9207      	str	r2, [sp, #28]
 801162a:	69ba      	ldr	r2, [r7, #24]
 801162c:	9206      	str	r2, [sp, #24]
 801162e:	69fa      	ldr	r2, [r7, #28]
 8011630:	9205      	str	r2, [sp, #20]
 8011632:	6a3b      	ldr	r3, [r7, #32]
 8011634:	9304      	str	r3, [sp, #16]
 8011636:	9603      	str	r6, [sp, #12]
 8011638:	9502      	str	r5, [sp, #8]
 801163a:	9401      	str	r4, [sp, #4]
 801163c:	9000      	str	r0, [sp, #0]
 801163e:	4b0d      	ldr	r3, [pc, #52]	; (8011674 <SecureElementInit+0x350>)
 8011640:	2200      	movs	r2, #0
 8011642:	2100      	movs	r1, #0
 8011644:	2002      	movs	r0, #2
 8011646:	f00f fee1 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
  SeNvmCtx.KeyList[itr].KeyID = SLOT_RAND_ZERO_KEY;

#endif /* LORAWAN_KMS */

  /* Assign callback */
  if (seNvmCtxChanged != 0)
 801164a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801164c:	2b00      	cmp	r3, #0
 801164e:	d003      	beq.n	8011658 <SecureElementInit+0x334>
  {
    SeNvmCtxChanged = seNvmCtxChanged;
 8011650:	4a09      	ldr	r2, [pc, #36]	; (8011678 <SecureElementInit+0x354>)
 8011652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011654:	6013      	str	r3, [r2, #0]
 8011656:	e002      	b.n	801165e <SecureElementInit+0x33a>
  }
  else
  {
    SeNvmCtxChanged = DummyCB;
 8011658:	4b07      	ldr	r3, [pc, #28]	; (8011678 <SecureElementInit+0x354>)
 801165a:	4a08      	ldr	r2, [pc, #32]	; (801167c <SecureElementInit+0x358>)
 801165c:	601a      	str	r2, [r3, #0]
  }

#if !defined( SECURE_ELEMENT_PRE_PROVISIONED )
#if ( STATIC_DEVICE_EUI == 0 )
  /* Get a DevEUI from MCU unique ID */
  GetUniqueId(SeNvmCtx.DevEui);
 801165e:	4808      	ldr	r0, [pc, #32]	; (8011680 <SecureElementInit+0x35c>)
 8011660:	f7f4 fc7d 	bl	8005f5e <GetUniqueId>
#endif /* STATIC_DEVICE_EUI */
#endif /* !SECURE_ELEMENT_PRE_PROVISIONED */
  SeNvmCtxChanged();
 8011664:	4b04      	ldr	r3, [pc, #16]	; (8011678 <SecureElementInit+0x354>)
 8011666:	681b      	ldr	r3, [r3, #0]
 8011668:	4798      	blx	r3

  return SECURE_ELEMENT_SUCCESS;
 801166a:	2300      	movs	r3, #0
}
 801166c:	4618      	mov	r0, r3
 801166e:	3734      	adds	r7, #52	; 0x34
 8011670:	46bd      	mov	sp, r7
 8011672:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011674:	08025e34 	.word	0x08025e34
 8011678:	20000858 	.word	0x20000858
 801167c:	08011235 	.word	0x08011235
 8011680:	20000084 	.word	0x20000084

08011684 <SecureElementRestoreNvmCtx>:
  return SECURE_ELEMENT_SUCCESS;
#endif /* LORAWAN_KMS == 1 */
}

SecureElementStatus_t SecureElementRestoreNvmCtx(void *seNvmCtx)
{
 8011684:	b580      	push	{r7, lr}
 8011686:	b082      	sub	sp, #8
 8011688:	af00      	add	r7, sp, #0
 801168a:	6078      	str	r0, [r7, #4]
  /* Restore nvm context */
  if (seNvmCtx != 0)
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	2b00      	cmp	r3, #0
 8011690:	d006      	beq.n	80116a0 <SecureElementRestoreNvmCtx+0x1c>
  {
    memcpy1((uint8_t *) &SeNvmCtx, (uint8_t *) seNvmCtx, sizeof(SeNvmCtx));
 8011692:	22ba      	movs	r2, #186	; 0xba
 8011694:	6879      	ldr	r1, [r7, #4]
 8011696:	4805      	ldr	r0, [pc, #20]	; (80116ac <SecureElementRestoreNvmCtx+0x28>)
 8011698:	f00b ff67 	bl	801d56a <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 801169c:	2300      	movs	r3, #0
 801169e:	e000      	b.n	80116a2 <SecureElementRestoreNvmCtx+0x1e>
  }
  else
  {
    return SECURE_ELEMENT_ERROR_NPE;
 80116a0:	2302      	movs	r3, #2
  }
}
 80116a2:	4618      	mov	r0, r3
 80116a4:	3708      	adds	r7, #8
 80116a6:	46bd      	mov	sp, r7
 80116a8:	bd80      	pop	{r7, pc}
 80116aa:	bf00      	nop
 80116ac:	20000084 	.word	0x20000084

080116b0 <SecureElementGetNvmCtx>:

void *SecureElementGetNvmCtx(size_t *seNvmCtxSize)
{
 80116b0:	b480      	push	{r7}
 80116b2:	b083      	sub	sp, #12
 80116b4:	af00      	add	r7, sp, #0
 80116b6:	6078      	str	r0, [r7, #4]
  *seNvmCtxSize = sizeof(SeNvmCtx);
 80116b8:	687b      	ldr	r3, [r7, #4]
 80116ba:	22ba      	movs	r2, #186	; 0xba
 80116bc:	601a      	str	r2, [r3, #0]
  return &SeNvmCtx;
 80116be:	4b03      	ldr	r3, [pc, #12]	; (80116cc <SecureElementGetNvmCtx+0x1c>)
}
 80116c0:	4618      	mov	r0, r3
 80116c2:	370c      	adds	r7, #12
 80116c4:	46bd      	mov	sp, r7
 80116c6:	bc80      	pop	{r7}
 80116c8:	4770      	bx	lr
 80116ca:	bf00      	nop
 80116cc:	20000084 	.word	0x20000084

080116d0 <SecureElementSetKey>:

SecureElementStatus_t SecureElementSetKey(KeyIdentifier_t keyID, uint8_t *key)
{
 80116d0:	b580      	push	{r7, lr}
 80116d2:	b088      	sub	sp, #32
 80116d4:	af00      	add	r7, sp, #0
 80116d6:	4603      	mov	r3, r0
 80116d8:	6039      	str	r1, [r7, #0]
 80116da:	71fb      	strb	r3, [r7, #7]
  if (key == NULL)
 80116dc:	683b      	ldr	r3, [r7, #0]
 80116de:	2b00      	cmp	r3, #0
 80116e0:	d101      	bne.n	80116e6 <SecureElementSetKey+0x16>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 80116e2:	2302      	movs	r3, #2
 80116e4:	e04f      	b.n	8011786 <SecureElementSetKey+0xb6>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 80116e6:	2300      	movs	r3, #0
 80116e8:	77fb      	strb	r3, [r7, #31]
 80116ea:	e048      	b.n	801177e <SecureElementSetKey+0xae>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 80116ec:	7ffa      	ldrb	r2, [r7, #31]
 80116ee:	4928      	ldr	r1, [pc, #160]	; (8011790 <SecureElementSetKey+0xc0>)
 80116f0:	4613      	mov	r3, r2
 80116f2:	011b      	lsls	r3, r3, #4
 80116f4:	4413      	add	r3, r2
 80116f6:	440b      	add	r3, r1
 80116f8:	3310      	adds	r3, #16
 80116fa:	781b      	ldrb	r3, [r3, #0]
 80116fc:	79fa      	ldrb	r2, [r7, #7]
 80116fe:	429a      	cmp	r2, r3
 8011700:	d13a      	bne.n	8011778 <SecureElementSetKey+0xa8>
    {
#if ( LORAMAC_MAX_MC_CTX == 1 )
      if (keyID == MC_KEY_0)
 8011702:	79fb      	ldrb	r3, [r7, #7]
 8011704:	2b80      	cmp	r3, #128	; 0x80
 8011706:	d125      	bne.n	8011754 <SecureElementSetKey+0x84>
#else /* LORAMAC_MAX_MC_CTX > 1 */
      if ((keyID == MC_KEY_0) || (keyID == MC_KEY_1) || (keyID == MC_KEY_2) || (keyID == MC_KEY_3))
#endif /* LORAMAC_MAX_MC_CTX */
      {
        /* Decrypt the key if its a Mckey */
        SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8011708:	2306      	movs	r3, #6
 801170a:	77bb      	strb	r3, [r7, #30]
        uint8_t decryptedKey[16] = { 0 };
 801170c:	2300      	movs	r3, #0
 801170e:	60fb      	str	r3, [r7, #12]
 8011710:	f107 0310 	add.w	r3, r7, #16
 8011714:	2200      	movs	r2, #0
 8011716:	601a      	str	r2, [r3, #0]
 8011718:	605a      	str	r2, [r3, #4]
 801171a:	609a      	str	r2, [r3, #8]

        retval = SecureElementAesEncrypt(key, 16, MC_KE_KEY, decryptedKey);
 801171c:	f107 030c 	add.w	r3, r7, #12
 8011720:	227f      	movs	r2, #127	; 0x7f
 8011722:	2110      	movs	r1, #16
 8011724:	6838      	ldr	r0, [r7, #0]
 8011726:	f000 f884 	bl	8011832 <SecureElementAesEncrypt>
 801172a:	4603      	mov	r3, r0
 801172c:	77bb      	strb	r3, [r7, #30]

        memcpy1(SeNvmCtx.KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE);
 801172e:	7ffa      	ldrb	r2, [r7, #31]
 8011730:	4613      	mov	r3, r2
 8011732:	011b      	lsls	r3, r3, #4
 8011734:	4413      	add	r3, r2
 8011736:	3310      	adds	r3, #16
 8011738:	4a15      	ldr	r2, [pc, #84]	; (8011790 <SecureElementSetKey+0xc0>)
 801173a:	4413      	add	r3, r2
 801173c:	3301      	adds	r3, #1
 801173e:	f107 010c 	add.w	r1, r7, #12
 8011742:	2210      	movs	r2, #16
 8011744:	4618      	mov	r0, r3
 8011746:	f00b ff10 	bl	801d56a <memcpy1>
        SeNvmCtxChanged();
 801174a:	4b12      	ldr	r3, [pc, #72]	; (8011794 <SecureElementSetKey+0xc4>)
 801174c:	681b      	ldr	r3, [r3, #0]
 801174e:	4798      	blx	r3

        return retval;
 8011750:	7fbb      	ldrb	r3, [r7, #30]
 8011752:	e018      	b.n	8011786 <SecureElementSetKey+0xb6>
      }
      else
      {
        memcpy1(SeNvmCtx.KeyList[i].KeyValue, key, SE_KEY_SIZE);
 8011754:	7ffa      	ldrb	r2, [r7, #31]
 8011756:	4613      	mov	r3, r2
 8011758:	011b      	lsls	r3, r3, #4
 801175a:	4413      	add	r3, r2
 801175c:	3310      	adds	r3, #16
 801175e:	4a0c      	ldr	r2, [pc, #48]	; (8011790 <SecureElementSetKey+0xc0>)
 8011760:	4413      	add	r3, r2
 8011762:	3301      	adds	r3, #1
 8011764:	2210      	movs	r2, #16
 8011766:	6839      	ldr	r1, [r7, #0]
 8011768:	4618      	mov	r0, r3
 801176a:	f00b fefe 	bl	801d56a <memcpy1>
        SeNvmCtxChanged();
 801176e:	4b09      	ldr	r3, [pc, #36]	; (8011794 <SecureElementSetKey+0xc4>)
 8011770:	681b      	ldr	r3, [r3, #0]
 8011772:	4798      	blx	r3
        return SECURE_ELEMENT_SUCCESS;
 8011774:	2300      	movs	r3, #0
 8011776:	e006      	b.n	8011786 <SecureElementSetKey+0xb6>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 8011778:	7ffb      	ldrb	r3, [r7, #31]
 801177a:	3301      	adds	r3, #1
 801177c:	77fb      	strb	r3, [r7, #31]
 801177e:	7ffb      	ldrb	r3, [r7, #31]
 8011780:	2b09      	cmp	r3, #9
 8011782:	d9b3      	bls.n	80116ec <SecureElementSetKey+0x1c>
      }
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8011784:	2303      	movs	r3, #3
#else /* LORAWAN_KMS == 1 */
  /* Indexes are already stored at init or when deriving the key */
  CK_OBJECT_HANDLE keyIndex;
  return GetKeyIndexByID(keyID, &keyIndex);
#endif /* LORAWAN_KMS */
}
 8011786:	4618      	mov	r0, r3
 8011788:	3720      	adds	r7, #32
 801178a:	46bd      	mov	sp, r7
 801178c:	bd80      	pop	{r7, pc}
 801178e:	bf00      	nop
 8011790:	20000084 	.word	0x20000084
 8011794:	20000858 	.word	0x20000858

08011798 <SecureElementComputeAesCmac>:
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementComputeAesCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size,
                                                  KeyIdentifier_t keyID, uint32_t *cmac)
{
 8011798:	b580      	push	{r7, lr}
 801179a:	b086      	sub	sp, #24
 801179c:	af02      	add	r7, sp, #8
 801179e:	60f8      	str	r0, [r7, #12]
 80117a0:	60b9      	str	r1, [r7, #8]
 80117a2:	4611      	mov	r1, r2
 80117a4:	461a      	mov	r2, r3
 80117a6:	460b      	mov	r3, r1
 80117a8:	80fb      	strh	r3, [r7, #6]
 80117aa:	4613      	mov	r3, r2
 80117ac:	717b      	strb	r3, [r7, #5]
  if (keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS)
 80117ae:	797b      	ldrb	r3, [r7, #5]
 80117b0:	2b7e      	cmp	r3, #126	; 0x7e
 80117b2:	d901      	bls.n	80117b8 <SecureElementComputeAesCmac+0x20>
  {
    /* Never accept multicast key identifier for cmac computation */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 80117b4:	2303      	movs	r3, #3
 80117b6:	e009      	b.n	80117cc <SecureElementComputeAesCmac+0x34>
  }

  return ComputeCmac(micBxBuffer, buffer, size, keyID, cmac);
 80117b8:	7979      	ldrb	r1, [r7, #5]
 80117ba:	88fa      	ldrh	r2, [r7, #6]
 80117bc:	69bb      	ldr	r3, [r7, #24]
 80117be:	9300      	str	r3, [sp, #0]
 80117c0:	460b      	mov	r3, r1
 80117c2:	68b9      	ldr	r1, [r7, #8]
 80117c4:	68f8      	ldr	r0, [r7, #12]
 80117c6:	f7ff fd3b 	bl	8011240 <ComputeCmac>
 80117ca:	4603      	mov	r3, r0
}
 80117cc:	4618      	mov	r0, r3
 80117ce:	3710      	adds	r7, #16
 80117d0:	46bd      	mov	sp, r7
 80117d2:	bd80      	pop	{r7, pc}

080117d4 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac(uint8_t *buffer, uint16_t size, uint32_t expectedCmac,
                                                 KeyIdentifier_t keyID)
{
 80117d4:	b580      	push	{r7, lr}
 80117d6:	b088      	sub	sp, #32
 80117d8:	af02      	add	r7, sp, #8
 80117da:	60f8      	str	r0, [r7, #12]
 80117dc:	607a      	str	r2, [r7, #4]
 80117de:	461a      	mov	r2, r3
 80117e0:	460b      	mov	r3, r1
 80117e2:	817b      	strh	r3, [r7, #10]
 80117e4:	4613      	mov	r3, r2
 80117e6:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 80117e8:	2306      	movs	r3, #6
 80117ea:	75fb      	strb	r3, [r7, #23]
  if (buffer == NULL)
 80117ec:	68fb      	ldr	r3, [r7, #12]
 80117ee:	2b00      	cmp	r3, #0
 80117f0:	d101      	bne.n	80117f6 <SecureElementVerifyAesCmac+0x22>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 80117f2:	2302      	movs	r3, #2
 80117f4:	e019      	b.n	801182a <SecureElementVerifyAesCmac+0x56>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint32_t compCmac = 0;
 80117f6:	2300      	movs	r3, #0
 80117f8:	613b      	str	r3, [r7, #16]

  retval = ComputeCmac(NULL, buffer, size, keyID, &compCmac);
 80117fa:	7a79      	ldrb	r1, [r7, #9]
 80117fc:	897a      	ldrh	r2, [r7, #10]
 80117fe:	f107 0310 	add.w	r3, r7, #16
 8011802:	9300      	str	r3, [sp, #0]
 8011804:	460b      	mov	r3, r1
 8011806:	68f9      	ldr	r1, [r7, #12]
 8011808:	2000      	movs	r0, #0
 801180a:	f7ff fd19 	bl	8011240 <ComputeCmac>
 801180e:	4603      	mov	r3, r0
 8011810:	75fb      	strb	r3, [r7, #23]
  if (retval != SECURE_ELEMENT_SUCCESS)
 8011812:	7dfb      	ldrb	r3, [r7, #23]
 8011814:	2b00      	cmp	r3, #0
 8011816:	d001      	beq.n	801181c <SecureElementVerifyAesCmac+0x48>
  {
    return retval;
 8011818:	7dfb      	ldrb	r3, [r7, #23]
 801181a:	e006      	b.n	801182a <SecureElementVerifyAesCmac+0x56>
  }

  if (expectedCmac != compCmac)
 801181c:	693b      	ldr	r3, [r7, #16]
 801181e:	687a      	ldr	r2, [r7, #4]
 8011820:	429a      	cmp	r2, r3
 8011822:	d001      	beq.n	8011828 <SecureElementVerifyAesCmac+0x54>
  {
    retval = SECURE_ELEMENT_FAIL_CMAC;
 8011824:	2301      	movs	r3, #1
 8011826:	75fb      	strb	r3, [r7, #23]
    retval = SECURE_ELEMENT_ERROR;
  }

#endif /* LORAWAN_KMS */

  return retval;
 8011828:	7dfb      	ldrb	r3, [r7, #23]
}
 801182a:	4618      	mov	r0, r3
 801182c:	3718      	adds	r7, #24
 801182e:	46bd      	mov	sp, r7
 8011830:	bd80      	pop	{r7, pc}

08011832 <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt(uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                              uint8_t *encBuffer)
{
 8011832:	b580      	push	{r7, lr}
 8011834:	b0c2      	sub	sp, #264	; 0x108
 8011836:	af00      	add	r7, sp, #0
 8011838:	60f8      	str	r0, [r7, #12]
 801183a:	4608      	mov	r0, r1
 801183c:	4611      	mov	r1, r2
 801183e:	1d3a      	adds	r2, r7, #4
 8011840:	6013      	str	r3, [r2, #0]
 8011842:	4603      	mov	r3, r0
 8011844:	817b      	strh	r3, [r7, #10]
 8011846:	460b      	mov	r3, r1
 8011848:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 801184a:	2306      	movs	r3, #6
 801184c:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
  if (buffer == NULL || encBuffer == NULL)
 8011850:	68fb      	ldr	r3, [r7, #12]
 8011852:	2b00      	cmp	r3, #0
 8011854:	d003      	beq.n	801185e <SecureElementAesEncrypt+0x2c>
 8011856:	1d3b      	adds	r3, r7, #4
 8011858:	681b      	ldr	r3, [r3, #0]
 801185a:	2b00      	cmp	r3, #0
 801185c:	d101      	bne.n	8011862 <SecureElementAesEncrypt+0x30>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 801185e:	2302      	movs	r3, #2
 8011860:	e043      	b.n	80118ea <SecureElementAesEncrypt+0xb8>
  }

  /* Check if the size is divisible by 16 */
  if ((size % 16) != 0)
 8011862:	897b      	ldrh	r3, [r7, #10]
 8011864:	f003 030f 	and.w	r3, r3, #15
 8011868:	b29b      	uxth	r3, r3
 801186a:	2b00      	cmp	r3, #0
 801186c:	d001      	beq.n	8011872 <SecureElementAesEncrypt+0x40>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 801186e:	2305      	movs	r3, #5
 8011870:	e03b      	b.n	80118ea <SecureElementAesEncrypt+0xb8>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  lorawan_aes_context aesContext;
  memset1(aesContext.ksch, '\0', 240);
 8011872:	f107 0314 	add.w	r3, r7, #20
 8011876:	22f0      	movs	r2, #240	; 0xf0
 8011878:	2100      	movs	r1, #0
 801187a:	4618      	mov	r0, r3
 801187c:	f00b feb0 	bl	801d5e0 <memset1>

  Key_t *pItem;
  retval = GetKeyByID(keyID, &pItem);
 8011880:	f107 0210 	add.w	r2, r7, #16
 8011884:	7a7b      	ldrb	r3, [r7, #9]
 8011886:	4611      	mov	r1, r2
 8011888:	4618      	mov	r0, r3
 801188a:	f7ff fca5 	bl	80111d8 <GetKeyByID>
 801188e:	4603      	mov	r3, r0
 8011890:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106

  if (retval == SECURE_ELEMENT_SUCCESS)
 8011894:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 8011898:	2b00      	cmp	r3, #0
 801189a:	d124      	bne.n	80118e6 <SecureElementAesEncrypt+0xb4>
  {
    lorawan_aes_set_key(pItem->KeyValue, 16, &aesContext);
 801189c:	693b      	ldr	r3, [r7, #16]
 801189e:	3301      	adds	r3, #1
 80118a0:	f107 0214 	add.w	r2, r7, #20
 80118a4:	2110      	movs	r1, #16
 80118a6:	4618      	mov	r0, r3
 80118a8:	f7ff fb6e 	bl	8010f88 <lorawan_aes_set_key>

    uint8_t block = 0;
 80118ac:	2300      	movs	r3, #0
 80118ae:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

    while (size != 0)
 80118b2:	e015      	b.n	80118e0 <SecureElementAesEncrypt+0xae>
    {
      lorawan_aes_encrypt(&buffer[block], &encBuffer[block], &aesContext);
 80118b4:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 80118b8:	68fa      	ldr	r2, [r7, #12]
 80118ba:	18d0      	adds	r0, r2, r3
 80118bc:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 80118c0:	1d3a      	adds	r2, r7, #4
 80118c2:	6812      	ldr	r2, [r2, #0]
 80118c4:	4413      	add	r3, r2
 80118c6:	f107 0214 	add.w	r2, r7, #20
 80118ca:	4619      	mov	r1, r3
 80118cc:	f7ff fc3a 	bl	8011144 <lorawan_aes_encrypt>
      block = block + 16;
 80118d0:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 80118d4:	3310      	adds	r3, #16
 80118d6:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
      size = size - 16;
 80118da:	897b      	ldrh	r3, [r7, #10]
 80118dc:	3b10      	subs	r3, #16
 80118de:	817b      	strh	r3, [r7, #10]
    while (size != 0)
 80118e0:	897b      	ldrh	r3, [r7, #10]
 80118e2:	2b00      	cmp	r3, #0
 80118e4:	d1e6      	bne.n	80118b4 <SecureElementAesEncrypt+0x82>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 80118e6:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
}
 80118ea:	4618      	mov	r0, r3
 80118ec:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80118f0:	46bd      	mov	sp, r7
 80118f2:	bd80      	pop	{r7, pc}

080118f4 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey(Version_t version, uint8_t *input, KeyIdentifier_t rootKeyID,
                                                     KeyIdentifier_t targetKeyID)
{
 80118f4:	b580      	push	{r7, lr}
 80118f6:	b08a      	sub	sp, #40	; 0x28
 80118f8:	af00      	add	r7, sp, #0
 80118fa:	60f8      	str	r0, [r7, #12]
 80118fc:	60b9      	str	r1, [r7, #8]
 80118fe:	4611      	mov	r1, r2
 8011900:	461a      	mov	r2, r3
 8011902:	460b      	mov	r3, r1
 8011904:	71fb      	strb	r3, [r7, #7]
 8011906:	4613      	mov	r3, r2
 8011908:	71bb      	strb	r3, [r7, #6]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 801190a:	2306      	movs	r3, #6
 801190c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (input == NULL)
 8011910:	68bb      	ldr	r3, [r7, #8]
 8011912:	2b00      	cmp	r3, #0
 8011914:	d101      	bne.n	801191a <SecureElementDeriveAndStoreKey+0x26>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8011916:	2302      	movs	r3, #2
 8011918:	e033      	b.n	8011982 <SecureElementDeriveAndStoreKey+0x8e>
  }

  /* In case of MC_KE_KEY, only McRootKey can be used as root key */
  if (targetKeyID == MC_KE_KEY)
 801191a:	79bb      	ldrb	r3, [r7, #6]
 801191c:	2b7f      	cmp	r3, #127	; 0x7f
 801191e:	d104      	bne.n	801192a <SecureElementDeriveAndStoreKey+0x36>
  {
    if (rootKeyID != MC_ROOT_KEY)
 8011920:	79fb      	ldrb	r3, [r7, #7]
 8011922:	2b04      	cmp	r3, #4
 8011924:	d001      	beq.n	801192a <SecureElementDeriveAndStoreKey+0x36>
    {
      return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8011926:	2303      	movs	r3, #3
 8011928:	e02b      	b.n	8011982 <SecureElementDeriveAndStoreKey+0x8e>
    }
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t key[16] = { 0 };
 801192a:	2300      	movs	r3, #0
 801192c:	617b      	str	r3, [r7, #20]
 801192e:	f107 0318 	add.w	r3, r7, #24
 8011932:	2200      	movs	r2, #0
 8011934:	601a      	str	r2, [r3, #0]
 8011936:	605a      	str	r2, [r3, #4]
 8011938:	609a      	str	r2, [r3, #8]
  /* Derive key */
  retval = SecureElementAesEncrypt(input, 16, rootKeyID, key);
 801193a:	f107 0314 	add.w	r3, r7, #20
 801193e:	79fa      	ldrb	r2, [r7, #7]
 8011940:	2110      	movs	r1, #16
 8011942:	68b8      	ldr	r0, [r7, #8]
 8011944:	f7ff ff75 	bl	8011832 <SecureElementAesEncrypt>
 8011948:	4603      	mov	r3, r0
 801194a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 801194e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011952:	2b00      	cmp	r3, #0
 8011954:	d002      	beq.n	801195c <SecureElementDeriveAndStoreKey+0x68>
  {
    return retval;
 8011956:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801195a:	e012      	b.n	8011982 <SecureElementDeriveAndStoreKey+0x8e>
  }

  /* Store key */
  retval = SecureElementSetKey(targetKeyID, key);
 801195c:	f107 0214 	add.w	r2, r7, #20
 8011960:	79bb      	ldrb	r3, [r7, #6]
 8011962:	4611      	mov	r1, r2
 8011964:	4618      	mov	r0, r3
 8011966:	f7ff feb3 	bl	80116d0 <SecureElementSetKey>
 801196a:	4603      	mov	r3, r0
 801196c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 8011970:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011974:	2b00      	cmp	r3, #0
 8011976:	d002      	beq.n	801197e <SecureElementDeriveAndStoreKey+0x8a>
  {
    return retval;
 8011978:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801197c:	e001      	b.n	8011982 <SecureElementDeriveAndStoreKey+0x8e>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 801197e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8011982:	4618      	mov	r0, r3
 8011984:	3728      	adds	r7, #40	; 0x28
 8011986:	46bd      	mov	sp, r7
 8011988:	bd80      	pop	{r7, pc}

0801198a <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept(JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                     uint16_t devNonce, uint8_t *encJoinAccept,
                                                     uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                     uint8_t *versionMinor)
{
 801198a:	b580      	push	{r7, lr}
 801198c:	b086      	sub	sp, #24
 801198e:	af00      	add	r7, sp, #0
 8011990:	60b9      	str	r1, [r7, #8]
 8011992:	607b      	str	r3, [r7, #4]
 8011994:	4603      	mov	r3, r0
 8011996:	73fb      	strb	r3, [r7, #15]
 8011998:	4613      	mov	r3, r2
 801199a:	81bb      	strh	r3, [r7, #12]
  if ((encJoinAccept == NULL) || (decJoinAccept == NULL) || (versionMinor == NULL))
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	2b00      	cmp	r3, #0
 80119a0:	d005      	beq.n	80119ae <SecureElementProcessJoinAccept+0x24>
 80119a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119a4:	2b00      	cmp	r3, #0
 80119a6:	d002      	beq.n	80119ae <SecureElementProcessJoinAccept+0x24>
 80119a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80119aa:	2b00      	cmp	r3, #0
 80119ac:	d101      	bne.n	80119b2 <SecureElementProcessJoinAccept+0x28>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 80119ae:	2302      	movs	r3, #2
 80119b0:	e064      	b.n	8011a7c <SecureElementProcessJoinAccept+0xf2>
  }

  /* Check that frame size isn't bigger than a JoinAccept with CFList size */
  if (encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE)
 80119b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80119b6:	2b21      	cmp	r3, #33	; 0x21
 80119b8:	d901      	bls.n	80119be <SecureElementProcessJoinAccept+0x34>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 80119ba:	2305      	movs	r3, #5
 80119bc:	e05e      	b.n	8011a7c <SecureElementProcessJoinAccept+0xf2>
  }

  /* Determine decryption key */
  KeyIdentifier_t encKeyID = NWK_KEY;
 80119be:	2301      	movs	r3, #1
 80119c0:	75fb      	strb	r3, [r7, #23]
  {
    encKeyID = J_S_ENC_KEY;
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

  memcpy1(decJoinAccept, encJoinAccept, encJoinAcceptSize);
 80119c2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80119c6:	b29b      	uxth	r3, r3
 80119c8:	461a      	mov	r2, r3
 80119ca:	6879      	ldr	r1, [r7, #4]
 80119cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80119ce:	f00b fdcc 	bl	801d56a <memcpy1>

  /* Decrypt JoinAccept, skip MHDR */
  if (SecureElementAesEncrypt(encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 80119d2:	687b      	ldr	r3, [r7, #4]
 80119d4:	1c58      	adds	r0, r3, #1
 80119d6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80119da:	b29b      	uxth	r3, r3
 80119dc:	3b01      	subs	r3, #1
 80119de:	b299      	uxth	r1, r3
 80119e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119e2:	3301      	adds	r3, #1
 80119e4:	7dfa      	ldrb	r2, [r7, #23]
 80119e6:	f7ff ff24 	bl	8011832 <SecureElementAesEncrypt>
 80119ea:	4603      	mov	r3, r0
 80119ec:	2b00      	cmp	r3, #0
 80119ee:	d001      	beq.n	80119f4 <SecureElementProcessJoinAccept+0x6a>
                              encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE) != SECURE_ELEMENT_SUCCESS)
  {
    return SECURE_ELEMENT_FAIL_ENCRYPT;
 80119f0:	2307      	movs	r3, #7
 80119f2:	e043      	b.n	8011a7c <SecureElementProcessJoinAccept+0xf2>
  }

  *versionMinor = ((decJoinAccept[11] & 0x80) == 0x80) ? 1 : 0;
 80119f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119f6:	330b      	adds	r3, #11
 80119f8:	781b      	ldrb	r3, [r3, #0]
 80119fa:	09db      	lsrs	r3, r3, #7
 80119fc:	b2da      	uxtb	r2, r3
 80119fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a00:	701a      	strb	r2, [r3, #0]

  uint32_t mic = 0;
 8011a02:	2300      	movs	r3, #0
 8011a04:	613b      	str	r3, [r7, #16]

  mic = ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE] << 0);
 8011a06:	f897 3020 	ldrb.w	r3, [r7, #32]
 8011a0a:	3b04      	subs	r3, #4
 8011a0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011a0e:	4413      	add	r3, r2
 8011a10:	781b      	ldrb	r3, [r3, #0]
 8011a12:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 1] << 8);
 8011a14:	f897 3020 	ldrb.w	r3, [r7, #32]
 8011a18:	3b03      	subs	r3, #3
 8011a1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011a1c:	4413      	add	r3, r2
 8011a1e:	781b      	ldrb	r3, [r3, #0]
 8011a20:	021b      	lsls	r3, r3, #8
 8011a22:	693a      	ldr	r2, [r7, #16]
 8011a24:	4313      	orrs	r3, r2
 8011a26:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 2] << 16);
 8011a28:	f897 3020 	ldrb.w	r3, [r7, #32]
 8011a2c:	3b02      	subs	r3, #2
 8011a2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011a30:	4413      	add	r3, r2
 8011a32:	781b      	ldrb	r3, [r3, #0]
 8011a34:	041b      	lsls	r3, r3, #16
 8011a36:	693a      	ldr	r2, [r7, #16]
 8011a38:	4313      	orrs	r3, r2
 8011a3a:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 3] << 24);
 8011a3c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8011a40:	3b01      	subs	r3, #1
 8011a42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011a44:	4413      	add	r3, r2
 8011a46:	781b      	ldrb	r3, [r3, #0]
 8011a48:	061b      	lsls	r3, r3, #24
 8011a4a:	693a      	ldr	r2, [r7, #16]
 8011a4c:	4313      	orrs	r3, r2
 8011a4e:	613b      	str	r3, [r7, #16]
  /*  - Header buffer to be used for MIC computation
   *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
   *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)] */

  /* Verify mic */
  if (*versionMinor == 0)
 8011a50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a52:	781b      	ldrb	r3, [r3, #0]
 8011a54:	2b00      	cmp	r3, #0
 8011a56:	d10e      	bne.n	8011a76 <SecureElementProcessJoinAccept+0xec>
  {
    /* For LoRaWAN 1.0.x
     *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
     *   CFListType) */
    if (SecureElementVerifyAesCmac(decJoinAccept, (encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE), mic, NWK_KEY) !=
 8011a58:	f897 3020 	ldrb.w	r3, [r7, #32]
 8011a5c:	b29b      	uxth	r3, r3
 8011a5e:	3b04      	subs	r3, #4
 8011a60:	b299      	uxth	r1, r3
 8011a62:	2301      	movs	r3, #1
 8011a64:	693a      	ldr	r2, [r7, #16]
 8011a66:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011a68:	f7ff feb4 	bl	80117d4 <SecureElementVerifyAesCmac>
 8011a6c:	4603      	mov	r3, r0
 8011a6e:	2b00      	cmp	r3, #0
 8011a70:	d003      	beq.n	8011a7a <SecureElementProcessJoinAccept+0xf0>
        SECURE_ELEMENT_SUCCESS)
    {
      return SECURE_ELEMENT_FAIL_CMAC;
 8011a72:	2301      	movs	r3, #1
 8011a74:	e002      	b.n	8011a7c <SecureElementProcessJoinAccept+0xf2>
    }
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
  else
  {
    return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 8011a76:	2304      	movs	r3, #4
 8011a78:	e000      	b.n	8011a7c <SecureElementProcessJoinAccept+0xf2>
  }

  return SECURE_ELEMENT_SUCCESS;
 8011a7a:	2300      	movs	r3, #0
}
 8011a7c:	4618      	mov	r0, r3
 8011a7e:	3718      	adds	r7, #24
 8011a80:	46bd      	mov	sp, r7
 8011a82:	bd80      	pop	{r7, pc}

08011a84 <SecureElementRandomNumber>:

SecureElementStatus_t SecureElementRandomNumber(uint32_t *randomNum)
{
 8011a84:	b580      	push	{r7, lr}
 8011a86:	b082      	sub	sp, #8
 8011a88:	af00      	add	r7, sp, #0
 8011a8a:	6078      	str	r0, [r7, #4]
  if (randomNum == NULL)
 8011a8c:	687b      	ldr	r3, [r7, #4]
 8011a8e:	2b00      	cmp	r3, #0
 8011a90:	d101      	bne.n	8011a96 <SecureElementRandomNumber+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8011a92:	2302      	movs	r3, #2
 8011a94:	e006      	b.n	8011aa4 <SecureElementRandomNumber+0x20>
  }
  *randomNum = Radio.Random( );
 8011a96:	4b05      	ldr	r3, [pc, #20]	; (8011aac <SecureElementRandomNumber+0x28>)
 8011a98:	695b      	ldr	r3, [r3, #20]
 8011a9a:	4798      	blx	r3
 8011a9c:	4602      	mov	r2, r0
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	601a      	str	r2, [r3, #0]
  return SECURE_ELEMENT_SUCCESS;
 8011aa2:	2300      	movs	r3, #0
}
 8011aa4:	4618      	mov	r0, r3
 8011aa6:	3708      	adds	r7, #8
 8011aa8:	46bd      	mov	sp, r7
 8011aaa:	bd80      	pop	{r7, pc}
 8011aac:	08026710 	.word	0x08026710

08011ab0 <SecureElementSetDevEui>:

SecureElementStatus_t SecureElementSetDevEui(uint8_t *devEui)
{
 8011ab0:	b580      	push	{r7, lr}
 8011ab2:	b082      	sub	sp, #8
 8011ab4:	af00      	add	r7, sp, #0
 8011ab6:	6078      	str	r0, [r7, #4]
  if (devEui == NULL)
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	2b00      	cmp	r3, #0
 8011abc:	d101      	bne.n	8011ac2 <SecureElementSetDevEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8011abe:	2302      	movs	r3, #2
 8011ac0:	e008      	b.n	8011ad4 <SecureElementSetDevEui+0x24>
  }
  memcpy1(SeNvmCtx.DevEui, devEui, SE_EUI_SIZE);
 8011ac2:	2208      	movs	r2, #8
 8011ac4:	6879      	ldr	r1, [r7, #4]
 8011ac6:	4805      	ldr	r0, [pc, #20]	; (8011adc <SecureElementSetDevEui+0x2c>)
 8011ac8:	f00b fd4f 	bl	801d56a <memcpy1>
  SeNvmCtxChanged();
 8011acc:	4b04      	ldr	r3, [pc, #16]	; (8011ae0 <SecureElementSetDevEui+0x30>)
 8011ace:	681b      	ldr	r3, [r3, #0]
 8011ad0:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 8011ad2:	2300      	movs	r3, #0
}
 8011ad4:	4618      	mov	r0, r3
 8011ad6:	3708      	adds	r7, #8
 8011ad8:	46bd      	mov	sp, r7
 8011ada:	bd80      	pop	{r7, pc}
 8011adc:	20000084 	.word	0x20000084
 8011ae0:	20000858 	.word	0x20000858

08011ae4 <SecureElementGetDevEui>:

uint8_t *SecureElementGetDevEui(void)
{
 8011ae4:	b480      	push	{r7}
 8011ae6:	af00      	add	r7, sp, #0
  return SeNvmCtx.DevEui;
 8011ae8:	4b02      	ldr	r3, [pc, #8]	; (8011af4 <SecureElementGetDevEui+0x10>)
}
 8011aea:	4618      	mov	r0, r3
 8011aec:	46bd      	mov	sp, r7
 8011aee:	bc80      	pop	{r7}
 8011af0:	4770      	bx	lr
 8011af2:	bf00      	nop
 8011af4:	20000084 	.word	0x20000084

08011af8 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui(uint8_t *joinEui)
{
 8011af8:	b580      	push	{r7, lr}
 8011afa:	b082      	sub	sp, #8
 8011afc:	af00      	add	r7, sp, #0
 8011afe:	6078      	str	r0, [r7, #4]
  if (joinEui == NULL)
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	2b00      	cmp	r3, #0
 8011b04:	d101      	bne.n	8011b0a <SecureElementSetJoinEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8011b06:	2302      	movs	r3, #2
 8011b08:	e008      	b.n	8011b1c <SecureElementSetJoinEui+0x24>
  }
  memcpy1(SeNvmCtx.JoinEui, joinEui, SE_EUI_SIZE);
 8011b0a:	2208      	movs	r2, #8
 8011b0c:	6879      	ldr	r1, [r7, #4]
 8011b0e:	4805      	ldr	r0, [pc, #20]	; (8011b24 <SecureElementSetJoinEui+0x2c>)
 8011b10:	f00b fd2b 	bl	801d56a <memcpy1>
  SeNvmCtxChanged();
 8011b14:	4b04      	ldr	r3, [pc, #16]	; (8011b28 <SecureElementSetJoinEui+0x30>)
 8011b16:	681b      	ldr	r3, [r3, #0]
 8011b18:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 8011b1a:	2300      	movs	r3, #0
}
 8011b1c:	4618      	mov	r0, r3
 8011b1e:	3708      	adds	r7, #8
 8011b20:	46bd      	mov	sp, r7
 8011b22:	bd80      	pop	{r7, pc}
 8011b24:	2000008c 	.word	0x2000008c
 8011b28:	20000858 	.word	0x20000858

08011b2c <SecureElementGetJoinEui>:

uint8_t *SecureElementGetJoinEui(void)
{
 8011b2c:	b480      	push	{r7}
 8011b2e:	af00      	add	r7, sp, #0
  return SeNvmCtx.JoinEui;
 8011b30:	4b02      	ldr	r3, [pc, #8]	; (8011b3c <SecureElementGetJoinEui+0x10>)
}
 8011b32:	4618      	mov	r0, r3
 8011b34:	46bd      	mov	sp, r7
 8011b36:	bc80      	pop	{r7}
 8011b38:	4770      	bx	lr
 8011b3a:	bf00      	nop
 8011b3c:	2000008c 	.word	0x2000008c

08011b40 <LmHandlerInit>:

static bool CtxRestoreDone = false;

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit(LmHandlerCallbacks_t *handlerCallbacks)
{
 8011b40:	b580      	push	{r7, lr}
 8011b42:	b082      	sub	sp, #8
 8011b44:	af00      	add	r7, sp, #0
 8011b46:	6078      	str	r0, [r7, #4]
  UTIL_MEM_cpy_8((void *)&LmHandlerCallbacks, (const void *)handlerCallbacks, sizeof(LmHandlerCallbacks_t));
 8011b48:	2218      	movs	r2, #24
 8011b4a:	6879      	ldr	r1, [r7, #4]
 8011b4c:	4816      	ldr	r0, [pc, #88]	; (8011ba8 <LmHandlerInit+0x68>)
 8011b4e:	f00e fc9d 	bl	802048c <UTIL_MEM_cpy_8>

  LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 8011b52:	4b16      	ldr	r3, [pc, #88]	; (8011bac <LmHandlerInit+0x6c>)
 8011b54:	4a16      	ldr	r2, [pc, #88]	; (8011bb0 <LmHandlerInit+0x70>)
 8011b56:	601a      	str	r2, [r3, #0]
  LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 8011b58:	4b14      	ldr	r3, [pc, #80]	; (8011bac <LmHandlerInit+0x6c>)
 8011b5a:	4a16      	ldr	r2, [pc, #88]	; (8011bb4 <LmHandlerInit+0x74>)
 8011b5c:	605a      	str	r2, [r3, #4]
  LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 8011b5e:	4b13      	ldr	r3, [pc, #76]	; (8011bac <LmHandlerInit+0x6c>)
 8011b60:	4a15      	ldr	r2, [pc, #84]	; (8011bb8 <LmHandlerInit+0x78>)
 8011b62:	609a      	str	r2, [r3, #8]
  LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 8011b64:	4b11      	ldr	r3, [pc, #68]	; (8011bac <LmHandlerInit+0x6c>)
 8011b66:	4a15      	ldr	r2, [pc, #84]	; (8011bbc <LmHandlerInit+0x7c>)
 8011b68:	60da      	str	r2, [r3, #12]
  LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks.GetBatteryLevel;
 8011b6a:	4b0f      	ldr	r3, [pc, #60]	; (8011ba8 <LmHandlerInit+0x68>)
 8011b6c:	681b      	ldr	r3, [r3, #0]
 8011b6e:	4a14      	ldr	r2, [pc, #80]	; (8011bc0 <LmHandlerInit+0x80>)
 8011b70:	6013      	str	r3, [r2, #0]
  LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks.GetTemperature;
 8011b72:	4b0d      	ldr	r3, [pc, #52]	; (8011ba8 <LmHandlerInit+0x68>)
 8011b74:	685b      	ldr	r3, [r3, #4]
 8011b76:	4a12      	ldr	r2, [pc, #72]	; (8011bc0 <LmHandlerInit+0x80>)
 8011b78:	6053      	str	r3, [r2, #4]
  LoRaMacCallbacks.NvmContextChange = NvmCtxMgmtEvent;
 8011b7a:	4b11      	ldr	r3, [pc, #68]	; (8011bc0 <LmHandlerInit+0x80>)
 8011b7c:	4a11      	ldr	r2, [pc, #68]	; (8011bc4 <LmHandlerInit+0x84>)
 8011b7e:	609a      	str	r2, [r3, #8]
  LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks.OnMacProcess;
 8011b80:	4b09      	ldr	r3, [pc, #36]	; (8011ba8 <LmHandlerInit+0x68>)
 8011b82:	689b      	ldr	r3, [r3, #8]
 8011b84:	4a0e      	ldr	r2, [pc, #56]	; (8011bc0 <LmHandlerInit+0x80>)
 8011b86:	60d3      	str	r3, [r2, #12]

  /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
  if (LmHandlerPackageRegister(PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams) != LORAMAC_HANDLER_SUCCESS)
 8011b88:	490f      	ldr	r1, [pc, #60]	; (8011bc8 <LmHandlerInit+0x88>)
 8011b8a:	2000      	movs	r0, #0
 8011b8c:	f000 fb22 	bl	80121d4 <LmHandlerPackageRegister>
 8011b90:	4603      	mov	r3, r0
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	d002      	beq.n	8011b9c <LmHandlerInit+0x5c>
  {
    return LORAMAC_HANDLER_ERROR;
 8011b96:	f04f 33ff 	mov.w	r3, #4294967295
 8011b9a:	e000      	b.n	8011b9e <LmHandlerInit+0x5e>
  if (LmhpDataDistributionInit() != LORAMAC_HANDLER_SUCCESS)
  {
    return LORAMAC_HANDLER_ERROR;
  }
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
  return LORAMAC_HANDLER_SUCCESS;
 8011b9c:	2300      	movs	r3, #0
}
 8011b9e:	4618      	mov	r0, r3
 8011ba0:	3708      	adds	r7, #8
 8011ba2:	46bd      	mov	sp, r7
 8011ba4:	bd80      	pop	{r7, pc}
 8011ba6:	bf00      	nop
 8011ba8:	20000878 	.word	0x20000878
 8011bac:	20000890 	.word	0x20000890
 8011bb0:	08012319 	.word	0x08012319
 8011bb4:	08012381 	.word	0x08012381
 8011bb8:	08012445 	.word	0x08012445
 8011bbc:	080124e5 	.word	0x080124e5
 8011bc0:	200008a0 	.word	0x200008a0
 8011bc4:	08012671 	.word	0x08012671
 8011bc8:	20000158 	.word	0x20000158

08011bcc <LmHandlerConfigure>:

LmHandlerErrorStatus_t LmHandlerConfigure(LmHandlerParams_t *handlerParams)
{
 8011bcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011bce:	b099      	sub	sp, #100	; 0x64
 8011bd0:	af08      	add	r7, sp, #32
 8011bd2:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  LoraInfo_t *loraInfo;

  UTIL_MEM_cpy_8((void *)&LmHandlerParams, (const void *)handlerParams, sizeof(LmHandlerParams_t));
 8011bd4:	2206      	movs	r2, #6
 8011bd6:	6879      	ldr	r1, [r7, #4]
 8011bd8:	486c      	ldr	r0, [pc, #432]	; (8011d8c <LmHandlerConfigure+0x1c0>)
 8011bda:	f00e fc57 	bl	802048c <UTIL_MEM_cpy_8>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
  IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

  loraInfo = LoraInfo_GetPtr();
 8011bde:	f7fe fa77 	bl	80100d0 <LoraInfo_GetPtr>
 8011be2:	63f8      	str	r0, [r7, #60]	; 0x3c

  if (0U != ((1 << (LmHandlerParams.ActiveRegion)) & (loraInfo->Region)))
 8011be4:	4b69      	ldr	r3, [pc, #420]	; (8011d8c <LmHandlerConfigure+0x1c0>)
 8011be6:	781b      	ldrb	r3, [r3, #0]
 8011be8:	461a      	mov	r2, r3
 8011bea:	2301      	movs	r3, #1
 8011bec:	4093      	lsls	r3, r2
 8011bee:	461a      	mov	r2, r3
 8011bf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011bf2:	685b      	ldr	r3, [r3, #4]
 8011bf4:	4013      	ands	r3, r2
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	d00c      	beq.n	8011c14 <LmHandlerConfigure+0x48>
  {
    if (LoRaMacInitialization(&LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion) != LORAMAC_STATUS_OK)
 8011bfa:	4b64      	ldr	r3, [pc, #400]	; (8011d8c <LmHandlerConfigure+0x1c0>)
 8011bfc:	781b      	ldrb	r3, [r3, #0]
 8011bfe:	461a      	mov	r2, r3
 8011c00:	4963      	ldr	r1, [pc, #396]	; (8011d90 <LmHandlerConfigure+0x1c4>)
 8011c02:	4864      	ldr	r0, [pc, #400]	; (8011d94 <LmHandlerConfigure+0x1c8>)
 8011c04:	f004 fb22 	bl	801624c <LoRaMacInitialization>
 8011c08:	4603      	mov	r3, r0
 8011c0a:	2b00      	cmp	r3, #0
 8011c0c:	d009      	beq.n	8011c22 <LmHandlerConfigure+0x56>
    {
      return LORAMAC_HANDLER_ERROR;
 8011c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8011c12:	e0b7      	b.n	8011d84 <LmHandlerConfigure+0x1b8>
    }
  }
  else
  {
    MW_LOG(TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n");
 8011c14:	4b60      	ldr	r3, [pc, #384]	; (8011d98 <LmHandlerConfigure+0x1cc>)
 8011c16:	2201      	movs	r2, #1
 8011c18:	2100      	movs	r1, #0
 8011c1a:	2000      	movs	r0, #0
 8011c1c:	f00f fbf6 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
    while (1) {}  /* error: Region is not defined in the MW */
 8011c20:	e7fe      	b.n	8011c20 <LmHandlerConfigure+0x54>
  }

  /* Try to restore from NVM and query the mac if possible. */
  if (NvmCtxMgmtRestore() == NVMCTXMGMT_STATUS_SUCCESS)
 8011c22:	f000 fd36 	bl	8012692 <NvmCtxMgmtRestore>
 8011c26:	4603      	mov	r3, r0
 8011c28:	2b00      	cmp	r3, #0
 8011c2a:	d103      	bne.n	8011c34 <LmHandlerConfigure+0x68>
  {
    CtxRestoreDone = true;
 8011c2c:	4b5b      	ldr	r3, [pc, #364]	; (8011d9c <LmHandlerConfigure+0x1d0>)
 8011c2e:	2201      	movs	r2, #1
 8011c30:	701a      	strb	r2, [r3, #0]
 8011c32:	e01c      	b.n	8011c6e <LmHandlerConfigure+0xa2>
  }
  else
  {
    CtxRestoreDone = false;
 8011c34:	4b59      	ldr	r3, [pc, #356]	; (8011d9c <LmHandlerConfigure+0x1d0>)
 8011c36:	2200      	movs	r2, #0
 8011c38:	701a      	strb	r2, [r3, #0]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    SecureElementSetObjHandler(SLOT_RAND_ZERO_KEY, KMS_ZERO_KEY_OBJECT_HANDLE);
#endif /* LORAMAC_CLASSB_ENABLED */
#endif /* LORAWAN_KMS == 1 */
    /* Read secure-element DEV_EUI and JOIN_EUI values. */
    mibReq.Type = MIB_DEV_EUI;
 8011c3a:	2302      	movs	r3, #2
 8011c3c:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm(&mibReq);
 8011c3e:	f107 0318 	add.w	r3, r7, #24
 8011c42:	4618      	mov	r0, r3
 8011c44:	f004 fefa 	bl	8016a3c <LoRaMacMibGetRequestConfirm>
    memcpy1(CommissioningParams.DevEui, mibReq.Param.DevEui, 8);
 8011c48:	69fb      	ldr	r3, [r7, #28]
 8011c4a:	2208      	movs	r2, #8
 8011c4c:	4619      	mov	r1, r3
 8011c4e:	4854      	ldr	r0, [pc, #336]	; (8011da0 <LmHandlerConfigure+0x1d4>)
 8011c50:	f00b fc8b 	bl	801d56a <memcpy1>

    mibReq.Type = MIB_JOIN_EUI;
 8011c54:	2303      	movs	r3, #3
 8011c56:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm(&mibReq);
 8011c58:	f107 0318 	add.w	r3, r7, #24
 8011c5c:	4618      	mov	r0, r3
 8011c5e:	f004 feed 	bl	8016a3c <LoRaMacMibGetRequestConfirm>
    memcpy1(CommissioningParams.JoinEui, mibReq.Param.JoinEui, 8);
 8011c62:	69fb      	ldr	r3, [r7, #28]
 8011c64:	2208      	movs	r2, #8
 8011c66:	4619      	mov	r1, r3
 8011c68:	484e      	ldr	r0, [pc, #312]	; (8011da4 <LmHandlerConfigure+0x1d8>)
 8011c6a:	f00b fc7e 	bl	801d56a <memcpy1>
  }
  MW_LOG(TS_OFF, VLEVEL_M, "###### DevEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 8011c6e:	4b4c      	ldr	r3, [pc, #304]	; (8011da0 <LmHandlerConfigure+0x1d4>)
 8011c70:	781b      	ldrb	r3, [r3, #0]
 8011c72:	461a      	mov	r2, r3
 8011c74:	4b4a      	ldr	r3, [pc, #296]	; (8011da0 <LmHandlerConfigure+0x1d4>)
 8011c76:	785b      	ldrb	r3, [r3, #1]
 8011c78:	4619      	mov	r1, r3
 8011c7a:	4b49      	ldr	r3, [pc, #292]	; (8011da0 <LmHandlerConfigure+0x1d4>)
 8011c7c:	789b      	ldrb	r3, [r3, #2]
 8011c7e:	4618      	mov	r0, r3
 8011c80:	4b47      	ldr	r3, [pc, #284]	; (8011da0 <LmHandlerConfigure+0x1d4>)
 8011c82:	78db      	ldrb	r3, [r3, #3]
 8011c84:	461c      	mov	r4, r3
 8011c86:	4b46      	ldr	r3, [pc, #280]	; (8011da0 <LmHandlerConfigure+0x1d4>)
 8011c88:	791b      	ldrb	r3, [r3, #4]
 8011c8a:	461d      	mov	r5, r3
 8011c8c:	4b44      	ldr	r3, [pc, #272]	; (8011da0 <LmHandlerConfigure+0x1d4>)
 8011c8e:	795b      	ldrb	r3, [r3, #5]
 8011c90:	461e      	mov	r6, r3
 8011c92:	4b43      	ldr	r3, [pc, #268]	; (8011da0 <LmHandlerConfigure+0x1d4>)
 8011c94:	799b      	ldrb	r3, [r3, #6]
 8011c96:	603b      	str	r3, [r7, #0]
 8011c98:	4b41      	ldr	r3, [pc, #260]	; (8011da0 <LmHandlerConfigure+0x1d4>)
 8011c9a:	79db      	ldrb	r3, [r3, #7]
 8011c9c:	9307      	str	r3, [sp, #28]
 8011c9e:	683b      	ldr	r3, [r7, #0]
 8011ca0:	9306      	str	r3, [sp, #24]
 8011ca2:	9605      	str	r6, [sp, #20]
 8011ca4:	9504      	str	r5, [sp, #16]
 8011ca6:	9403      	str	r4, [sp, #12]
 8011ca8:	9002      	str	r0, [sp, #8]
 8011caa:	9101      	str	r1, [sp, #4]
 8011cac:	9200      	str	r2, [sp, #0]
 8011cae:	4b3e      	ldr	r3, [pc, #248]	; (8011da8 <LmHandlerConfigure+0x1dc>)
 8011cb0:	2200      	movs	r2, #0
 8011cb2:	2100      	movs	r1, #0
 8011cb4:	2002      	movs	r0, #2
 8011cb6:	f00f fba9 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.DevEui));
  MW_LOG(TS_OFF, VLEVEL_M, "###### AppEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 8011cba:	4b39      	ldr	r3, [pc, #228]	; (8011da0 <LmHandlerConfigure+0x1d4>)
 8011cbc:	7a1b      	ldrb	r3, [r3, #8]
 8011cbe:	461a      	mov	r2, r3
 8011cc0:	4b37      	ldr	r3, [pc, #220]	; (8011da0 <LmHandlerConfigure+0x1d4>)
 8011cc2:	7a5b      	ldrb	r3, [r3, #9]
 8011cc4:	4619      	mov	r1, r3
 8011cc6:	4b36      	ldr	r3, [pc, #216]	; (8011da0 <LmHandlerConfigure+0x1d4>)
 8011cc8:	7a9b      	ldrb	r3, [r3, #10]
 8011cca:	4618      	mov	r0, r3
 8011ccc:	4b34      	ldr	r3, [pc, #208]	; (8011da0 <LmHandlerConfigure+0x1d4>)
 8011cce:	7adb      	ldrb	r3, [r3, #11]
 8011cd0:	461c      	mov	r4, r3
 8011cd2:	4b33      	ldr	r3, [pc, #204]	; (8011da0 <LmHandlerConfigure+0x1d4>)
 8011cd4:	7b1b      	ldrb	r3, [r3, #12]
 8011cd6:	461d      	mov	r5, r3
 8011cd8:	4b31      	ldr	r3, [pc, #196]	; (8011da0 <LmHandlerConfigure+0x1d4>)
 8011cda:	7b5b      	ldrb	r3, [r3, #13]
 8011cdc:	461e      	mov	r6, r3
 8011cde:	4b30      	ldr	r3, [pc, #192]	; (8011da0 <LmHandlerConfigure+0x1d4>)
 8011ce0:	7b9b      	ldrb	r3, [r3, #14]
 8011ce2:	603b      	str	r3, [r7, #0]
 8011ce4:	4b2e      	ldr	r3, [pc, #184]	; (8011da0 <LmHandlerConfigure+0x1d4>)
 8011ce6:	7bdb      	ldrb	r3, [r3, #15]
 8011ce8:	9307      	str	r3, [sp, #28]
 8011cea:	683b      	ldr	r3, [r7, #0]
 8011cec:	9306      	str	r3, [sp, #24]
 8011cee:	9605      	str	r6, [sp, #20]
 8011cf0:	9504      	str	r5, [sp, #16]
 8011cf2:	9403      	str	r4, [sp, #12]
 8011cf4:	9002      	str	r0, [sp, #8]
 8011cf6:	9101      	str	r1, [sp, #4]
 8011cf8:	9200      	str	r2, [sp, #0]
 8011cfa:	4b2c      	ldr	r3, [pc, #176]	; (8011dac <LmHandlerConfigure+0x1e0>)
 8011cfc:	2200      	movs	r2, #0
 8011cfe:	2100      	movs	r1, #0
 8011d00:	2002      	movs	r0, #2
 8011d02:	f00f fb83 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.JoinEui));
#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
  MW_LOG(TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n");
#endif /* LORAWAN_KMS == 1 */

  mibReq.Type = MIB_PUBLIC_NETWORK;
 8011d06:	230f      	movs	r3, #15
 8011d08:	763b      	strb	r3, [r7, #24]
  mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 8011d0a:	2301      	movs	r3, #1
 8011d0c:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 8011d0e:	f107 0318 	add.w	r3, r7, #24
 8011d12:	4618      	mov	r0, r3
 8011d14:	f005 f82a 	bl	8016d6c <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_REPEATER_SUPPORT;
 8011d18:	2310      	movs	r3, #16
 8011d1a:	763b      	strb	r3, [r7, #24]
  mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 8011d1c:	2300      	movs	r3, #0
 8011d1e:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 8011d20:	f107 0318 	add.w	r3, r7, #24
 8011d24:	4618      	mov	r0, r3
 8011d26:	f005 f821 	bl	8016d6c <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_ADR;
 8011d2a:	2304      	movs	r3, #4
 8011d2c:	763b      	strb	r3, [r7, #24]
  mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 8011d2e:	4b17      	ldr	r3, [pc, #92]	; (8011d8c <LmHandlerConfigure+0x1c0>)
 8011d30:	789b      	ldrb	r3, [r3, #2]
 8011d32:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 8011d34:	f107 0318 	add.w	r3, r7, #24
 8011d38:	4618      	mov	r0, r3
 8011d3a:	f005 f817 	bl	8016d6c <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 8011d3e:	2322      	movs	r3, #34	; 0x22
 8011d40:	763b      	strb	r3, [r7, #24]
  mibReq.Param.SystemMaxRxError = 20;
 8011d42:	2314      	movs	r3, #20
 8011d44:	61fb      	str	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 8011d46:	f107 0318 	add.w	r3, r7, #24
 8011d4a:	4618      	mov	r0, r3
 8011d4c:	f005 f80e 	bl	8016d6c <LoRaMacMibSetRequestConfirm>

  GetPhyParams_t getPhy;
  PhyParam_t phyParam;
  getPhy.Attribute = PHY_DUTY_CYCLE;
 8011d50:	230f      	movs	r3, #15
 8011d52:	743b      	strb	r3, [r7, #16]
  phyParam = RegionGetPhyParam(LmHandlerParams.ActiveRegion, &getPhy);
 8011d54:	4b0d      	ldr	r3, [pc, #52]	; (8011d8c <LmHandlerConfigure+0x1c0>)
 8011d56:	781b      	ldrb	r3, [r3, #0]
 8011d58:	f107 0210 	add.w	r2, r7, #16
 8011d5c:	4611      	mov	r1, r2
 8011d5e:	4618      	mov	r0, r3
 8011d60:	f007 fecd 	bl	8019afe <RegionGetPhyParam>
 8011d64:	4603      	mov	r3, r0
 8011d66:	60fb      	str	r3, [r7, #12]
  LmHandlerParams.DutyCycleEnabled = (bool) phyParam.Value;
 8011d68:	68fb      	ldr	r3, [r7, #12]
 8011d6a:	2b00      	cmp	r3, #0
 8011d6c:	bf14      	ite	ne
 8011d6e:	2301      	movne	r3, #1
 8011d70:	2300      	moveq	r3, #0
 8011d72:	b2da      	uxtb	r2, r3
 8011d74:	4b05      	ldr	r3, [pc, #20]	; (8011d8c <LmHandlerConfigure+0x1c0>)
 8011d76:	711a      	strb	r2, [r3, #4]

  /* override previous value if reconfigure new region */
  LoRaMacTestSetDutyCycleOn(LmHandlerParams.DutyCycleEnabled);
 8011d78:	4b04      	ldr	r3, [pc, #16]	; (8011d8c <LmHandlerConfigure+0x1c0>)
 8011d7a:	791b      	ldrb	r3, [r3, #4]
 8011d7c:	4618      	mov	r0, r3
 8011d7e:	f005 fdc3 	bl	8017908 <LoRaMacTestSetDutyCycleOn>

  return LORAMAC_HANDLER_SUCCESS;
 8011d82:	2300      	movs	r3, #0
}
 8011d84:	4618      	mov	r0, r3
 8011d86:	3744      	adds	r7, #68	; 0x44
 8011d88:	46bd      	mov	sp, r7
 8011d8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d8c:	20000870 	.word	0x20000870
 8011d90:	200008a0 	.word	0x200008a0
 8011d94:	20000890 	.word	0x20000890
 8011d98:	08025e98 	.word	0x08025e98
 8011d9c:	200009ba 	.word	0x200009ba
 8011da0:	20000140 	.word	0x20000140
 8011da4:	20000148 	.word	0x20000148
 8011da8:	08025ee4 	.word	0x08025ee4
 8011dac:	08025f20 	.word	0x08025f20

08011db0 <LmHandlerProcess>:
  }
  return false;
}

void LmHandlerProcess(void)
{
 8011db0:	b580      	push	{r7, lr}
 8011db2:	b082      	sub	sp, #8
 8011db4:	af00      	add	r7, sp, #0
  /* Call at first the LoRaMAC process before to run all package process features */
  /* Processes the LoRaMac events */
  LoRaMacProcess();
 8011db6:	f004 fa09 	bl	80161cc <LoRaMacProcess>

  /* Call all packages process functions */
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 8011dba:	2300      	movs	r3, #0
 8011dbc:	71fb      	strb	r3, [r7, #7]
 8011dbe:	e022      	b.n	8011e06 <LmHandlerProcess+0x56>
  {
    if ((LmHandlerPackages[i] != NULL) &&
 8011dc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011dc4:	4a15      	ldr	r2, [pc, #84]	; (8011e1c <LmHandlerProcess+0x6c>)
 8011dc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011dca:	2b00      	cmp	r3, #0
 8011dcc:	d015      	beq.n	8011dfa <LmHandlerProcess+0x4a>
        (LmHandlerPackages[i]->Process != NULL) &&
 8011dce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011dd2:	4a12      	ldr	r2, [pc, #72]	; (8011e1c <LmHandlerProcess+0x6c>)
 8011dd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011dd8:	691b      	ldr	r3, [r3, #16]
    if ((LmHandlerPackages[i] != NULL) &&
 8011dda:	2b00      	cmp	r3, #0
 8011ddc:	d00d      	beq.n	8011dfa <LmHandlerProcess+0x4a>
        (LmHandlerPackageIsInitialized(i) != false))
 8011dde:	79fb      	ldrb	r3, [r7, #7]
 8011de0:	4618      	mov	r0, r3
 8011de2:	f000 fb93 	bl	801250c <LmHandlerPackageIsInitialized>
 8011de6:	4603      	mov	r3, r0
        (LmHandlerPackages[i]->Process != NULL) &&
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	d006      	beq.n	8011dfa <LmHandlerProcess+0x4a>
    {
      LmHandlerPackages[i]->Process();
 8011dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011df0:	4a0a      	ldr	r2, [pc, #40]	; (8011e1c <LmHandlerProcess+0x6c>)
 8011df2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011df6:	691b      	ldr	r3, [r3, #16]
 8011df8:	4798      	blx	r3
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 8011dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011dfe:	b2db      	uxtb	r3, r3
 8011e00:	3301      	adds	r3, #1
 8011e02:	b2db      	uxtb	r3, r3
 8011e04:	71fb      	strb	r3, [r7, #7]
 8011e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011e0a:	2b04      	cmp	r3, #4
 8011e0c:	ddd8      	ble.n	8011dc0 <LmHandlerProcess+0x10>
    }
  }

  NvmCtxMgmtStore();
 8011e0e:	f000 fc39 	bl	8012684 <NvmCtxMgmtStore>
}
 8011e12:	bf00      	nop
 8011e14:	3708      	adds	r7, #8
 8011e16:	46bd      	mov	sp, r7
 8011e18:	bd80      	pop	{r7, pc}
 8011e1a:	bf00      	nop
 8011e1c:	2000085c 	.word	0x2000085c

08011e20 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus(void)
{
 8011e20:	b580      	push	{r7, lr}
 8011e22:	b08a      	sub	sp, #40	; 0x28
 8011e24:	af00      	add	r7, sp, #0
  MibRequestConfirm_t mibReq;
  LoRaMacStatus_t status;

  mibReq.Type = MIB_NETWORK_ACTIVATION;
 8011e26:	2301      	movs	r3, #1
 8011e28:	703b      	strb	r3, [r7, #0]
  status = LoRaMacMibGetRequestConfirm(&mibReq);
 8011e2a:	463b      	mov	r3, r7
 8011e2c:	4618      	mov	r0, r3
 8011e2e:	f004 fe05 	bl	8016a3c <LoRaMacMibGetRequestConfirm>
 8011e32:	4603      	mov	r3, r0
 8011e34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (status == LORAMAC_STATUS_OK)
 8011e38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011e3c:	2b00      	cmp	r3, #0
 8011e3e:	d106      	bne.n	8011e4e <LmHandlerJoinStatus+0x2e>
  {
    if (mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE)
 8011e40:	793b      	ldrb	r3, [r7, #4]
 8011e42:	2b00      	cmp	r3, #0
 8011e44:	d101      	bne.n	8011e4a <LmHandlerJoinStatus+0x2a>
    {
      return LORAMAC_HANDLER_RESET;
 8011e46:	2300      	movs	r3, #0
 8011e48:	e002      	b.n	8011e50 <LmHandlerJoinStatus+0x30>
    }
    else
    {
      return LORAMAC_HANDLER_SET;
 8011e4a:	2301      	movs	r3, #1
 8011e4c:	e000      	b.n	8011e50 <LmHandlerJoinStatus+0x30>
    }
  }
  else
  {
    return LORAMAC_HANDLER_RESET;
 8011e4e:	2300      	movs	r3, #0
  }
}
 8011e50:	4618      	mov	r0, r3
 8011e52:	3728      	adds	r7, #40	; 0x28
 8011e54:	46bd      	mov	sp, r7
 8011e56:	bd80      	pop	{r7, pc}

08011e58 <LmHandlerJoin>:

void LmHandlerJoin(ActivationType_t mode)
{
 8011e58:	b580      	push	{r7, lr}
 8011e5a:	b092      	sub	sp, #72	; 0x48
 8011e5c:	af02      	add	r7, sp, #8
 8011e5e:	4603      	mov	r3, r0
 8011e60:	71fb      	strb	r3, [r7, #7]
  }
#endif /* ACTIVATION_BY_PERSONALISATION */
  SecureElementDeleteDerivedKeys(NULL);
#endif /* LORAWAN_KMS */

  if (mode == ACTIVATION_TYPE_OTAA)
 8011e62:	79fb      	ldrb	r3, [r7, #7]
 8011e64:	2b02      	cmp	r3, #2
 8011e66:	d111      	bne.n	8011e8c <LmHandlerJoin+0x34>
  {
    MlmeReq_t mlmeReq;
    JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 8011e68:	4b31      	ldr	r3, [pc, #196]	; (8011f30 <LmHandlerJoin+0xd8>)
 8011e6a:	2202      	movs	r2, #2
 8011e6c:	709a      	strb	r2, [r3, #2]

    LoRaMacStart();
 8011e6e:	f004 fd3d 	bl	80168ec <LoRaMacStart>

    /* Starts the OTAA join procedure */
    mlmeReq.Type = MLME_JOIN;
 8011e72:	2301      	movs	r3, #1
 8011e74:	723b      	strb	r3, [r7, #8]
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 8011e76:	4b2f      	ldr	r3, [pc, #188]	; (8011f34 <LmHandlerJoin+0xdc>)
 8011e78:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8011e7c:	b2db      	uxtb	r3, r3
 8011e7e:	733b      	strb	r3, [r7, #12]
    LoRaMacMlmeRequest(&mlmeReq);
 8011e80:	f107 0308 	add.w	r3, r7, #8
 8011e84:	4618      	mov	r0, r3
 8011e86:	f005 fafd 	bl	8017484 <LoRaMacMlmeRequest>
    LoRaMacMibSetRequestConfirm(&mibReq);

    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
  }
}
 8011e8a:	e04c      	b.n	8011f26 <LmHandlerJoin+0xce>
    JoinParams.Mode = ACTIVATION_TYPE_ABP;
 8011e8c:	4b28      	ldr	r3, [pc, #160]	; (8011f30 <LmHandlerJoin+0xd8>)
 8011e8e:	2201      	movs	r2, #1
 8011e90:	709a      	strb	r2, [r3, #2]
    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 8011e92:	4b27      	ldr	r3, [pc, #156]	; (8011f30 <LmHandlerJoin+0xd8>)
 8011e94:	2200      	movs	r2, #0
 8011e96:	705a      	strb	r2, [r3, #1]
    if (CtxRestoreDone == false)
 8011e98:	4b27      	ldr	r3, [pc, #156]	; (8011f38 <LmHandlerJoin+0xe0>)
 8011e9a:	781b      	ldrb	r3, [r3, #0]
 8011e9c:	f083 0301 	eor.w	r3, r3, #1
 8011ea0:	b2db      	uxtb	r3, r3
 8011ea2:	2b00      	cmp	r3, #0
 8011ea4:	d02a      	beq.n	8011efc <LmHandlerJoin+0xa4>
      mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 8011ea6:	2327      	movs	r3, #39	; 0x27
 8011ea8:	773b      	strb	r3, [r7, #28]
      mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 8011eaa:	4b24      	ldr	r3, [pc, #144]	; (8011f3c <LmHandlerJoin+0xe4>)
 8011eac:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 8011eae:	f107 031c 	add.w	r3, r7, #28
 8011eb2:	4618      	mov	r0, r3
 8011eb4:	f004 ff5a 	bl	8016d6c <LoRaMacMibSetRequestConfirm>
      mibReq.Type = MIB_NET_ID;
 8011eb8:	2305      	movs	r3, #5
 8011eba:	773b      	strb	r3, [r7, #28]
      mibReq.Param.NetID = CommissioningParams.NetworkId;
 8011ebc:	4b20      	ldr	r3, [pc, #128]	; (8011f40 <LmHandlerJoin+0xe8>)
 8011ebe:	691b      	ldr	r3, [r3, #16]
 8011ec0:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 8011ec2:	f107 031c 	add.w	r3, r7, #28
 8011ec6:	4618      	mov	r0, r3
 8011ec8:	f004 ff50 	bl	8016d6c <LoRaMacMibSetRequestConfirm>
      CommissioningParams.DevAddr = GetDevAddr();
 8011ecc:	f7f4 f8c3 	bl	8006056 <GetDevAddr>
 8011ed0:	4603      	mov	r3, r0
 8011ed2:	4a1b      	ldr	r2, [pc, #108]	; (8011f40 <LmHandlerJoin+0xe8>)
 8011ed4:	6153      	str	r3, [r2, #20]
      mibReq.Type = MIB_DEV_ADDR;
 8011ed6:	2306      	movs	r3, #6
 8011ed8:	773b      	strb	r3, [r7, #28]
      mibReq.Param.DevAddr = CommissioningParams.DevAddr;
 8011eda:	4b19      	ldr	r3, [pc, #100]	; (8011f40 <LmHandlerJoin+0xe8>)
 8011edc:	695b      	ldr	r3, [r3, #20]
 8011ede:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 8011ee0:	f107 031c 	add.w	r3, r7, #28
 8011ee4:	4618      	mov	r0, r3
 8011ee6:	f004 ff41 	bl	8016d6c <LoRaMacMibSetRequestConfirm>
      MW_LOG(TS_OFF, VLEVEL_M, "###### DevAddr:   %08X\r\n", CommissioningParams.DevAddr);
 8011eea:	4b15      	ldr	r3, [pc, #84]	; (8011f40 <LmHandlerJoin+0xe8>)
 8011eec:	695b      	ldr	r3, [r3, #20]
 8011eee:	9300      	str	r3, [sp, #0]
 8011ef0:	4b14      	ldr	r3, [pc, #80]	; (8011f44 <LmHandlerJoin+0xec>)
 8011ef2:	2200      	movs	r2, #0
 8011ef4:	2100      	movs	r1, #0
 8011ef6:	2002      	movs	r0, #2
 8011ef8:	f00f fa88 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
    LoRaMacStart();
 8011efc:	f004 fcf6 	bl	80168ec <LoRaMacStart>
    mibReq.Type = MIB_NETWORK_ACTIVATION;
 8011f00:	2301      	movs	r3, #1
 8011f02:	773b      	strb	r3, [r7, #28]
    mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 8011f04:	2301      	movs	r3, #1
 8011f06:	f887 3020 	strb.w	r3, [r7, #32]
    LoRaMacMibSetRequestConfirm(&mibReq);
 8011f0a:	f107 031c 	add.w	r3, r7, #28
 8011f0e:	4618      	mov	r0, r3
 8011f10:	f004 ff2c 	bl	8016d6c <LoRaMacMibSetRequestConfirm>
    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 8011f14:	4b0c      	ldr	r3, [pc, #48]	; (8011f48 <LmHandlerJoin+0xf0>)
 8011f16:	68db      	ldr	r3, [r3, #12]
 8011f18:	4805      	ldr	r0, [pc, #20]	; (8011f30 <LmHandlerJoin+0xd8>)
 8011f1a:	4798      	blx	r3
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 8011f1c:	4b05      	ldr	r3, [pc, #20]	; (8011f34 <LmHandlerJoin+0xdc>)
 8011f1e:	785b      	ldrb	r3, [r3, #1]
 8011f20:	4618      	mov	r0, r3
 8011f22:	f000 f8e9 	bl	80120f8 <LmHandlerRequestClass>
}
 8011f26:	bf00      	nop
 8011f28:	3740      	adds	r7, #64	; 0x40
 8011f2a:	46bd      	mov	sp, r7
 8011f2c:	bd80      	pop	{r7, pc}
 8011f2e:	bf00      	nop
 8011f30:	20000164 	.word	0x20000164
 8011f34:	20000870 	.word	0x20000870
 8011f38:	200009ba 	.word	0x200009ba
 8011f3c:	01000300 	.word	0x01000300
 8011f40:	20000140 	.word	0x20000140
 8011f44:	08025f5c 	.word	0x08025f5c
 8011f48:	20000878 	.word	0x20000878

08011f4c <LmHandlerSend>:
  }
}

LmHandlerErrorStatus_t LmHandlerSend(LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                     TimerTime_t *nextTxIn, bool allowDelayedTx)
{
 8011f4c:	b580      	push	{r7, lr}
 8011f4e:	b08c      	sub	sp, #48	; 0x30
 8011f50:	af00      	add	r7, sp, #0
 8011f52:	60f8      	str	r0, [r7, #12]
 8011f54:	607a      	str	r2, [r7, #4]
 8011f56:	461a      	mov	r2, r3
 8011f58:	460b      	mov	r3, r1
 8011f5a:	72fb      	strb	r3, [r7, #11]
 8011f5c:	4613      	mov	r3, r2
 8011f5e:	72bb      	strb	r3, [r7, #10]
  LoRaMacStatus_t status;
  LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 8011f60:	23ff      	movs	r3, #255	; 0xff
 8011f62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  McpsReq_t mcpsReq;
  LoRaMacTxInfo_t txInfo;

  if (LoRaMacIsBusy() == true)
 8011f66:	f004 f91b 	bl	80161a0 <LoRaMacIsBusy>
 8011f6a:	4603      	mov	r3, r0
 8011f6c:	2b00      	cmp	r3, #0
 8011f6e:	d002      	beq.n	8011f76 <LmHandlerSend+0x2a>
  {
    return LORAMAC_HANDLER_BUSY_ERROR;
 8011f70:	f06f 0301 	mvn.w	r3, #1
 8011f74:	e0b4      	b.n	80120e0 <LmHandlerSend+0x194>
  }

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 8011f76:	f7ff ff53 	bl	8011e20 <LmHandlerJoinStatus>
 8011f7a:	4603      	mov	r3, r0
 8011f7c:	2b01      	cmp	r3, #1
 8011f7e:	d007      	beq.n	8011f90 <LmHandlerSend+0x44>
  {
    /* The network isn't yet joined, try again later. */
    LmHandlerJoin(JoinParams.Mode);
 8011f80:	4b59      	ldr	r3, [pc, #356]	; (80120e8 <LmHandlerSend+0x19c>)
 8011f82:	789b      	ldrb	r3, [r3, #2]
 8011f84:	4618      	mov	r0, r3
 8011f86:	f7ff ff67 	bl	8011e58 <LmHandlerJoin>
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 8011f8a:	f06f 0302 	mvn.w	r3, #2
 8011f8e:	e0a7      	b.n	80120e0 <LmHandlerSend+0x194>
  }

  if ((LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() == true)
 8011f90:	4b56      	ldr	r3, [pc, #344]	; (80120ec <LmHandlerSend+0x1a0>)
 8011f92:	681b      	ldr	r3, [r3, #0]
 8011f94:	68db      	ldr	r3, [r3, #12]
 8011f96:	4798      	blx	r3
 8011f98:	4603      	mov	r3, r0
 8011f9a:	2b00      	cmp	r3, #0
 8011f9c:	d00d      	beq.n	8011fba <LmHandlerSend+0x6e>
      && (appData->Port != LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->Port) && (appData->Port != 0))
 8011f9e:	68fb      	ldr	r3, [r7, #12]
 8011fa0:	781a      	ldrb	r2, [r3, #0]
 8011fa2:	4b52      	ldr	r3, [pc, #328]	; (80120ec <LmHandlerSend+0x1a0>)
 8011fa4:	681b      	ldr	r3, [r3, #0]
 8011fa6:	781b      	ldrb	r3, [r3, #0]
 8011fa8:	429a      	cmp	r2, r3
 8011faa:	d006      	beq.n	8011fba <LmHandlerSend+0x6e>
 8011fac:	68fb      	ldr	r3, [r7, #12]
 8011fae:	781b      	ldrb	r3, [r3, #0]
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	d002      	beq.n	8011fba <LmHandlerSend+0x6e>
  {
    return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
 8011fb4:	f06f 0303 	mvn.w	r3, #3
 8011fb8:	e092      	b.n	80120e0 <LmHandlerSend+0x194>
  }

  mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 8011fba:	4b4d      	ldr	r3, [pc, #308]	; (80120f0 <LmHandlerSend+0x1a4>)
 8011fbc:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8011fc0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  if (LoRaMacQueryTxPossible(appData->BufferSize, &txInfo) != LORAMAC_STATUS_OK)
 8011fc4:	68fb      	ldr	r3, [r7, #12]
 8011fc6:	785b      	ldrb	r3, [r3, #1]
 8011fc8:	f107 0214 	add.w	r2, r7, #20
 8011fcc:	4611      	mov	r1, r2
 8011fce:	4618      	mov	r0, r3
 8011fd0:	f004 fc9a 	bl	8016908 <LoRaMacQueryTxPossible>
 8011fd4:	4603      	mov	r3, r0
 8011fd6:	2b00      	cmp	r3, #0
 8011fd8:	d009      	beq.n	8011fee <LmHandlerSend+0xa2>
  {
    /* Send empty frame in order to flush MAC commands */
    TxParams.MsgType = LORAMAC_HANDLER_UNCONFIRMED_MSG;
 8011fda:	4b46      	ldr	r3, [pc, #280]	; (80120f4 <LmHandlerSend+0x1a8>)
 8011fdc:	2200      	movs	r2, #0
 8011fde:	709a      	strb	r2, [r3, #2]
    mcpsReq.Type = MCPS_UNCONFIRMED;
 8011fe0:	2300      	movs	r3, #0
 8011fe2:	763b      	strb	r3, [r7, #24]
    mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 8011fe4:	2300      	movs	r3, #0
 8011fe6:	623b      	str	r3, [r7, #32]
    mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 8011fe8:	2300      	movs	r3, #0
 8011fea:	84bb      	strh	r3, [r7, #36]	; 0x24
 8011fec:	e017      	b.n	801201e <LmHandlerSend+0xd2>
  }
  else
  {
    TxParams.MsgType = isTxConfirmed;
 8011fee:	4a41      	ldr	r2, [pc, #260]	; (80120f4 <LmHandlerSend+0x1a8>)
 8011ff0:	7afb      	ldrb	r3, [r7, #11]
 8011ff2:	7093      	strb	r3, [r2, #2]
    mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 8011ff4:	68fb      	ldr	r3, [r7, #12]
 8011ff6:	781b      	ldrb	r3, [r3, #0]
 8011ff8:	773b      	strb	r3, [r7, #28]
    mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 8011ffa:	68fb      	ldr	r3, [r7, #12]
 8011ffc:	785b      	ldrb	r3, [r3, #1]
 8011ffe:	b29b      	uxth	r3, r3
 8012000:	84bb      	strh	r3, [r7, #36]	; 0x24
    mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 8012002:	68fb      	ldr	r3, [r7, #12]
 8012004:	685b      	ldr	r3, [r3, #4]
 8012006:	623b      	str	r3, [r7, #32]
    if (isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG)
 8012008:	7afb      	ldrb	r3, [r7, #11]
 801200a:	2b00      	cmp	r3, #0
 801200c:	d102      	bne.n	8012014 <LmHandlerSend+0xc8>
    {
      mcpsReq.Type = MCPS_UNCONFIRMED;
 801200e:	2300      	movs	r3, #0
 8012010:	763b      	strb	r3, [r7, #24]
 8012012:	e004      	b.n	801201e <LmHandlerSend+0xd2>
    }
    else
    {
      mcpsReq.Type = MCPS_CONFIRMED;
 8012014:	2301      	movs	r3, #1
 8012016:	763b      	strb	r3, [r7, #24]
      mcpsReq.Req.Confirmed.NbTrials = 8;
 8012018:	2308      	movs	r3, #8
 801201a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  TxParams.AppData = *appData;
 801201e:	4b35      	ldr	r3, [pc, #212]	; (80120f4 <LmHandlerSend+0x1a8>)
 8012020:	68fa      	ldr	r2, [r7, #12]
 8012022:	330c      	adds	r3, #12
 8012024:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012028:	e883 0003 	stmia.w	r3, {r0, r1}
  TxParams.Datarate = LmHandlerParams.TxDatarate;
 801202c:	4b30      	ldr	r3, [pc, #192]	; (80120f0 <LmHandlerSend+0x1a4>)
 801202e:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8012032:	4b30      	ldr	r3, [pc, #192]	; (80120f4 <LmHandlerSend+0x1a8>)
 8012034:	711a      	strb	r2, [r3, #4]

  status = LoRaMacMcpsRequest(&mcpsReq, allowDelayedTx);
 8012036:	7aba      	ldrb	r2, [r7, #10]
 8012038:	f107 0318 	add.w	r3, r7, #24
 801203c:	4611      	mov	r1, r2
 801203e:	4618      	mov	r0, r3
 8012040:	f005 fb64 	bl	801770c <LoRaMacMcpsRequest>
 8012044:	4603      	mov	r3, r0
 8012046:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  if (nextTxIn != NULL)
 801204a:	687b      	ldr	r3, [r7, #4]
 801204c:	2b00      	cmp	r3, #0
 801204e:	d002      	beq.n	8012056 <LmHandlerSend+0x10a>
  {
    *nextTxIn = mcpsReq.ReqReturn.DutyCycleWaitTime;
 8012050:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012052:	687b      	ldr	r3, [r7, #4]
 8012054:	601a      	str	r2, [r3, #0]
  }

  switch(status)
 8012056:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 801205a:	2b11      	cmp	r3, #17
 801205c:	d83a      	bhi.n	80120d4 <LmHandlerSend+0x188>
 801205e:	a201      	add	r2, pc, #4	; (adr r2, 8012064 <LmHandlerSend+0x118>)
 8012060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012064:	080120ad 	.word	0x080120ad
 8012068:	080120b5 	.word	0x080120b5
 801206c:	080120d5 	.word	0x080120d5
 8012070:	080120d5 	.word	0x080120d5
 8012074:	080120d5 	.word	0x080120d5
 8012078:	080120d5 	.word	0x080120d5
 801207c:	080120d5 	.word	0x080120d5
 8012080:	080120bd 	.word	0x080120bd
 8012084:	080120d5 	.word	0x080120d5
 8012088:	080120d5 	.word	0x080120d5
 801208c:	080120d5 	.word	0x080120d5
 8012090:	080120cd 	.word	0x080120cd
 8012094:	080120d5 	.word	0x080120d5
 8012098:	080120d5 	.word	0x080120d5
 801209c:	080120b5 	.word	0x080120b5
 80120a0:	080120b5 	.word	0x080120b5
 80120a4:	080120b5 	.word	0x080120b5
 80120a8:	080120c5 	.word	0x080120c5
  {
  case LORAMAC_STATUS_OK:
    lmhStatus = LORAMAC_HANDLER_SUCCESS;
 80120ac:	2300      	movs	r3, #0
 80120ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80120b2:	e013      	b.n	80120dc <LmHandlerSend+0x190>
  case LORAMAC_STATUS_BUSY:
  case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
  case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
  case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
    lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 80120b4:	23fe      	movs	r3, #254	; 0xfe
 80120b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80120ba:	e00f      	b.n	80120dc <LmHandlerSend+0x190>
  case LORAMAC_STATUS_NO_NETWORK_JOINED:
    lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 80120bc:	23fd      	movs	r3, #253	; 0xfd
 80120be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80120c2:	e00b      	b.n	80120dc <LmHandlerSend+0x190>
  case LORAMAC_STATUS_CRYPTO_ERROR:
    lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 80120c4:	23fb      	movs	r3, #251	; 0xfb
 80120c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80120ca:	e007      	b.n	80120dc <LmHandlerSend+0x190>
  case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
    lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 80120cc:	23fa      	movs	r3, #250	; 0xfa
 80120ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80120d2:	e003      	b.n	80120dc <LmHandlerSend+0x190>
  case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
  case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
  case LORAMAC_STATUS_NO_CHANNEL_FOUND:
  case LORAMAC_STATUS_LENGTH_ERROR:
  default:
    lmhStatus = LORAMAC_HANDLER_ERROR;
 80120d4:	23ff      	movs	r3, #255	; 0xff
 80120d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80120da:	bf00      	nop
  }
      
  return lmhStatus;
 80120dc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80120e0:	4618      	mov	r0, r3
 80120e2:	3730      	adds	r7, #48	; 0x30
 80120e4:	46bd      	mov	sp, r7
 80120e6:	bd80      	pop	{r7, pc}
 80120e8:	20000164 	.word	0x20000164
 80120ec:	2000085c 	.word	0x2000085c
 80120f0:	20000870 	.word	0x20000870
 80120f4:	200008b0 	.word	0x200008b0

080120f8 <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass(DeviceClass_t newClass)
{
 80120f8:	b580      	push	{r7, lr}
 80120fa:	b08c      	sub	sp, #48	; 0x30
 80120fc:	af00      	add	r7, sp, #0
 80120fe:	4603      	mov	r3, r0
 8012100:	71fb      	strb	r3, [r7, #7]
  MibRequestConfirm_t mibReq;
  DeviceClass_t currentClass;
  LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 8012102:	2300      	movs	r3, #0
 8012104:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 8012108:	f7ff fe8a 	bl	8011e20 <LmHandlerJoinStatus>
 801210c:	4603      	mov	r3, r0
 801210e:	2b01      	cmp	r3, #1
 8012110:	d002      	beq.n	8012118 <LmHandlerRequestClass+0x20>
  {
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 8012112:	f06f 0302 	mvn.w	r3, #2
 8012116:	e059      	b.n	80121cc <LmHandlerRequestClass+0xd4>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 8012118:	2300      	movs	r3, #0
 801211a:	723b      	strb	r3, [r7, #8]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 801211c:	f107 0308 	add.w	r3, r7, #8
 8012120:	4618      	mov	r0, r3
 8012122:	f004 fc8b 	bl	8016a3c <LoRaMacMibGetRequestConfirm>
 8012126:	4603      	mov	r3, r0
 8012128:	2b00      	cmp	r3, #0
 801212a:	d002      	beq.n	8012132 <LmHandlerRequestClass+0x3a>
  {
    return LORAMAC_HANDLER_ERROR;
 801212c:	f04f 33ff 	mov.w	r3, #4294967295
 8012130:	e04c      	b.n	80121cc <LmHandlerRequestClass+0xd4>
  }
  currentClass = mibReq.Param.Class;
 8012132:	7b3b      	ldrb	r3, [r7, #12]
 8012134:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

  /* Attempt to switch only if class update */
  if (currentClass != newClass)
 8012138:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 801213c:	79fb      	ldrb	r3, [r7, #7]
 801213e:	429a      	cmp	r2, r3
 8012140:	d03d      	beq.n	80121be <LmHandlerRequestClass+0xc6>
  {
    switch (newClass)
 8012142:	79fb      	ldrb	r3, [r7, #7]
 8012144:	2b02      	cmp	r3, #2
 8012146:	d020      	beq.n	801218a <LmHandlerRequestClass+0x92>
 8012148:	2b02      	cmp	r3, #2
 801214a:	dc3a      	bgt.n	80121c2 <LmHandlerRequestClass+0xca>
 801214c:	2b00      	cmp	r3, #0
 801214e:	d002      	beq.n	8012156 <LmHandlerRequestClass+0x5e>
 8012150:	2b01      	cmp	r3, #1
 8012152:	d016      	beq.n	8012182 <LmHandlerRequestClass+0x8a>
          }
        }
      }
      break;
      default:
        break;
 8012154:	e035      	b.n	80121c2 <LmHandlerRequestClass+0xca>
        if (currentClass != CLASS_A)
 8012156:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 801215a:	2b00      	cmp	r3, #0
 801215c:	d033      	beq.n	80121c6 <LmHandlerRequestClass+0xce>
          mibReq.Param.Class = CLASS_A;
 801215e:	2300      	movs	r3, #0
 8012160:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 8012162:	f107 0308 	add.w	r3, r7, #8
 8012166:	4618      	mov	r0, r3
 8012168:	f004 fe00 	bl	8016d6c <LoRaMacMibSetRequestConfirm>
 801216c:	4603      	mov	r3, r0
 801216e:	2b00      	cmp	r3, #0
 8012170:	d103      	bne.n	801217a <LmHandlerRequestClass+0x82>
            DisplayClassUpdate(CLASS_A);
 8012172:	2000      	movs	r0, #0
 8012174:	f000 fa64 	bl	8012640 <DisplayClassUpdate>
      break;
 8012178:	e025      	b.n	80121c6 <LmHandlerRequestClass+0xce>
            errorStatus = LORAMAC_HANDLER_ERROR;
 801217a:	23ff      	movs	r3, #255	; 0xff
 801217c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 8012180:	e021      	b.n	80121c6 <LmHandlerRequestClass+0xce>
        errorStatus = LORAMAC_HANDLER_ERROR;
 8012182:	23ff      	movs	r3, #255	; 0xff
 8012184:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 8012188:	e01e      	b.n	80121c8 <LmHandlerRequestClass+0xd0>
        if (currentClass != CLASS_A)
 801218a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 801218e:	2b00      	cmp	r3, #0
 8012190:	d003      	beq.n	801219a <LmHandlerRequestClass+0xa2>
          errorStatus = LORAMAC_HANDLER_ERROR;
 8012192:	23ff      	movs	r3, #255	; 0xff
 8012194:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 8012198:	e016      	b.n	80121c8 <LmHandlerRequestClass+0xd0>
          mibReq.Param.Class = CLASS_C;
 801219a:	2302      	movs	r3, #2
 801219c:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 801219e:	f107 0308 	add.w	r3, r7, #8
 80121a2:	4618      	mov	r0, r3
 80121a4:	f004 fde2 	bl	8016d6c <LoRaMacMibSetRequestConfirm>
 80121a8:	4603      	mov	r3, r0
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	d103      	bne.n	80121b6 <LmHandlerRequestClass+0xbe>
            DisplayClassUpdate(CLASS_C);
 80121ae:	2002      	movs	r0, #2
 80121b0:	f000 fa46 	bl	8012640 <DisplayClassUpdate>
      break;
 80121b4:	e008      	b.n	80121c8 <LmHandlerRequestClass+0xd0>
            errorStatus = LORAMAC_HANDLER_ERROR;
 80121b6:	23ff      	movs	r3, #255	; 0xff
 80121b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 80121bc:	e004      	b.n	80121c8 <LmHandlerRequestClass+0xd0>
    }
  }
 80121be:	bf00      	nop
 80121c0:	e002      	b.n	80121c8 <LmHandlerRequestClass+0xd0>
        break;
 80121c2:	bf00      	nop
 80121c4:	e000      	b.n	80121c8 <LmHandlerRequestClass+0xd0>
      break;
 80121c6:	bf00      	nop
  return errorStatus;
 80121c8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80121cc:	4618      	mov	r0, r3
 80121ce:	3730      	adds	r7, #48	; 0x30
 80121d0:	46bd      	mov	sp, r7
 80121d2:	bd80      	pop	{r7, pc}

080121d4 <LmHandlerPackageRegister>:

LmHandlerErrorStatus_t LmHandlerPackageRegister(uint8_t id, void *params)
{
 80121d4:	b580      	push	{r7, lr}
 80121d6:	b084      	sub	sp, #16
 80121d8:	af00      	add	r7, sp, #0
 80121da:	4603      	mov	r3, r0
 80121dc:	6039      	str	r1, [r7, #0]
 80121de:	71fb      	strb	r3, [r7, #7]
  LmhPackage_t *package = NULL;
 80121e0:	2300      	movs	r3, #0
 80121e2:	60fb      	str	r3, [r7, #12]
  switch (id)
 80121e4:	79fb      	ldrb	r3, [r7, #7]
 80121e6:	2b00      	cmp	r3, #0
 80121e8:	d103      	bne.n	80121f2 <LmHandlerPackageRegister+0x1e>
  {
    case PACKAGE_ID_COMPLIANCE:
    {
      package = LmphCompliancePackageFactory();
 80121ea:	f000 fa59 	bl	80126a0 <LmphCompliancePackageFactory>
 80121ee:	60f8      	str	r0, [r7, #12]
      break;
 80121f0:	e000      	b.n	80121f4 <LmHandlerPackageRegister+0x20>
    default:
#if (!defined (LORAWAN_DATA_DISTRIB_MGT) || (LORAWAN_DATA_DISTRIB_MGT == 0))
#else /*LORAWAN_DATA_DISTRIB_MGT == 1*/
      LmhpDataDistributionPackageRegister(id, &package);
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
      break;
 80121f2:	bf00      	nop
  }

  if (package != NULL)
 80121f4:	68fb      	ldr	r3, [r7, #12]
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d022      	beq.n	8012240 <LmHandlerPackageRegister+0x6c>
  {
    LmHandlerPackages[id] = package;
 80121fa:	79fb      	ldrb	r3, [r7, #7]
 80121fc:	4913      	ldr	r1, [pc, #76]	; (801224c <LmHandlerPackageRegister+0x78>)
 80121fe:	68fa      	ldr	r2, [r7, #12]
 8012200:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 8012204:	79fb      	ldrb	r3, [r7, #7]
 8012206:	4a11      	ldr	r2, [pc, #68]	; (801224c <LmHandlerPackageRegister+0x78>)
 8012208:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801220c:	4a10      	ldr	r2, [pc, #64]	; (8012250 <LmHandlerPackageRegister+0x7c>)
 801220e:	621a      	str	r2, [r3, #32]
    LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
 8012210:	79fb      	ldrb	r3, [r7, #7]
 8012212:	4a0e      	ldr	r2, [pc, #56]	; (801224c <LmHandlerPackageRegister+0x78>)
 8012214:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012218:	4a0e      	ldr	r2, [pc, #56]	; (8012254 <LmHandlerPackageRegister+0x80>)
 801221a:	625a      	str	r2, [r3, #36]	; 0x24
    LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 801221c:	79fb      	ldrb	r3, [r7, #7]
 801221e:	4a0b      	ldr	r2, [pc, #44]	; (801224c <LmHandlerPackageRegister+0x78>)
 8012220:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012224:	4a0c      	ldr	r2, [pc, #48]	; (8012258 <LmHandlerPackageRegister+0x84>)
 8012226:	629a      	str	r2, [r3, #40]	; 0x28
    LmHandlerPackages[id]->Init(params, AppData.Buffer, LORAWAN_APP_DATA_BUFFER_MAX_SIZE);
 8012228:	79fb      	ldrb	r3, [r7, #7]
 801222a:	4a08      	ldr	r2, [pc, #32]	; (801224c <LmHandlerPackageRegister+0x78>)
 801222c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012230:	685b      	ldr	r3, [r3, #4]
 8012232:	4a0a      	ldr	r2, [pc, #40]	; (801225c <LmHandlerPackageRegister+0x88>)
 8012234:	6851      	ldr	r1, [r2, #4]
 8012236:	22f2      	movs	r2, #242	; 0xf2
 8012238:	6838      	ldr	r0, [r7, #0]
 801223a:	4798      	blx	r3

    return LORAMAC_HANDLER_SUCCESS;
 801223c:	2300      	movs	r3, #0
 801223e:	e001      	b.n	8012244 <LmHandlerPackageRegister+0x70>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 8012240:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 8012244:	4618      	mov	r0, r3
 8012246:	3710      	adds	r7, #16
 8012248:	46bd      	mov	sp, r7
 801224a:	bd80      	pop	{r7, pc}
 801224c:	2000085c 	.word	0x2000085c
 8012250:	08011e59 	.word	0x08011e59
 8012254:	08011f4d 	.word	0x08011f4d
 8012258:	080122ed 	.word	0x080122ed
 801225c:	20000178 	.word	0x20000178

08012260 <LmHandlerGetCurrentClass>:

int32_t LmHandlerGetCurrentClass(DeviceClass_t *deviceClass)
{
 8012260:	b580      	push	{r7, lr}
 8012262:	b08c      	sub	sp, #48	; 0x30
 8012264:	af00      	add	r7, sp, #0
 8012266:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  if (deviceClass == NULL)
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	2b00      	cmp	r3, #0
 801226c:	d102      	bne.n	8012274 <LmHandlerGetCurrentClass+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 801226e:	f04f 33ff 	mov.w	r3, #4294967295
 8012272:	e010      	b.n	8012296 <LmHandlerGetCurrentClass+0x36>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 8012274:	2300      	movs	r3, #0
 8012276:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 8012278:	f107 030c 	add.w	r3, r7, #12
 801227c:	4618      	mov	r0, r3
 801227e:	f004 fbdd 	bl	8016a3c <LoRaMacMibGetRequestConfirm>
 8012282:	4603      	mov	r3, r0
 8012284:	2b00      	cmp	r3, #0
 8012286:	d002      	beq.n	801228e <LmHandlerGetCurrentClass+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 8012288:	f04f 33ff 	mov.w	r3, #4294967295
 801228c:	e003      	b.n	8012296 <LmHandlerGetCurrentClass+0x36>
  }

  *deviceClass = mibReq.Param.Class;
 801228e:	7c3a      	ldrb	r2, [r7, #16]
 8012290:	687b      	ldr	r3, [r7, #4]
 8012292:	701a      	strb	r2, [r3, #0]
  return LORAMAC_HANDLER_SUCCESS;
 8012294:	2300      	movs	r3, #0
}
 8012296:	4618      	mov	r0, r3
 8012298:	3730      	adds	r7, #48	; 0x30
 801229a:	46bd      	mov	sp, r7
 801229c:	bd80      	pop	{r7, pc}
	...

080122a0 <LmHandlerGetTxDatarate>:

int32_t LmHandlerGetTxDatarate(int8_t *txDatarate)
{
 80122a0:	b580      	push	{r7, lr}
 80122a2:	b08c      	sub	sp, #48	; 0x30
 80122a4:	af00      	add	r7, sp, #0
 80122a6:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibGet;
  if (txDatarate == NULL)
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	2b00      	cmp	r3, #0
 80122ac:	d102      	bne.n	80122b4 <LmHandlerGetTxDatarate+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 80122ae:	f04f 33ff 	mov.w	r3, #4294967295
 80122b2:	e015      	b.n	80122e0 <LmHandlerGetTxDatarate+0x40>
  }

  mibGet.Type = MIB_CHANNELS_DATARATE;
 80122b4:	231f      	movs	r3, #31
 80122b6:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibGet) != LORAMAC_STATUS_OK)
 80122b8:	f107 030c 	add.w	r3, r7, #12
 80122bc:	4618      	mov	r0, r3
 80122be:	f004 fbbd 	bl	8016a3c <LoRaMacMibGetRequestConfirm>
 80122c2:	4603      	mov	r3, r0
 80122c4:	2b00      	cmp	r3, #0
 80122c6:	d002      	beq.n	80122ce <LmHandlerGetTxDatarate+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 80122c8:	f04f 33ff 	mov.w	r3, #4294967295
 80122cc:	e008      	b.n	80122e0 <LmHandlerGetTxDatarate+0x40>
  }

  *txDatarate = mibGet.Param.ChannelsDatarate;
 80122ce:	f997 2010 	ldrsb.w	r2, [r7, #16]
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	701a      	strb	r2, [r3, #0]
  LmHandlerParams.TxDatarate = mibGet.Param.ChannelsDatarate;
 80122d6:	f997 2010 	ldrsb.w	r2, [r7, #16]
 80122da:	4b03      	ldr	r3, [pc, #12]	; (80122e8 <LmHandlerGetTxDatarate+0x48>)
 80122dc:	70da      	strb	r2, [r3, #3]
  return LORAMAC_HANDLER_SUCCESS;
 80122de:	2300      	movs	r3, #0
}
 80122e0:	4618      	mov	r0, r3
 80122e2:	3730      	adds	r7, #48	; 0x30
 80122e4:	46bd      	mov	sp, r7
 80122e6:	bd80      	pop	{r7, pc}
 80122e8:	20000870 	.word	0x20000870

080122ec <LmHandlerDeviceTimeReq>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

/* Private  functions ---------------------------------------------------------*/
static LmHandlerErrorStatus_t LmHandlerDeviceTimeReq(void)
{
 80122ec:	b580      	push	{r7, lr}
 80122ee:	b086      	sub	sp, #24
 80122f0:	af00      	add	r7, sp, #0
  LoRaMacStatus_t status;
  MlmeReq_t mlmeReq;

  mlmeReq.Type = MLME_DEVICE_TIME;
 80122f2:	230a      	movs	r3, #10
 80122f4:	703b      	strb	r3, [r7, #0]

  status = LoRaMacMlmeRequest(&mlmeReq);
 80122f6:	463b      	mov	r3, r7
 80122f8:	4618      	mov	r0, r3
 80122fa:	f005 f8c3 	bl	8017484 <LoRaMacMlmeRequest>
 80122fe:	4603      	mov	r3, r0
 8012300:	75fb      	strb	r3, [r7, #23]

  if (status == LORAMAC_STATUS_OK)
 8012302:	7dfb      	ldrb	r3, [r7, #23]
 8012304:	2b00      	cmp	r3, #0
 8012306:	d101      	bne.n	801230c <LmHandlerDeviceTimeReq+0x20>
  {
    return LORAMAC_HANDLER_SUCCESS;
 8012308:	2300      	movs	r3, #0
 801230a:	e001      	b.n	8012310 <LmHandlerDeviceTimeReq+0x24>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 801230c:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 8012310:	4618      	mov	r0, r3
 8012312:	3718      	adds	r7, #24
 8012314:	46bd      	mov	sp, r7
 8012316:	bd80      	pop	{r7, pc}

08012318 <McpsConfirm>:
  }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

static void McpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 8012318:	b580      	push	{r7, lr}
 801231a:	b082      	sub	sp, #8
 801231c:	af00      	add	r7, sp, #0
 801231e:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 1;
 8012320:	4b15      	ldr	r3, [pc, #84]	; (8012378 <McpsConfirm+0x60>)
 8012322:	2201      	movs	r2, #1
 8012324:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mcpsConfirm->Status;
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	785a      	ldrb	r2, [r3, #1]
 801232a:	4b13      	ldr	r3, [pc, #76]	; (8012378 <McpsConfirm+0x60>)
 801232c:	705a      	strb	r2, [r3, #1]
  TxParams.Datarate = mcpsConfirm->Datarate;
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	789b      	ldrb	r3, [r3, #2]
 8012332:	b25a      	sxtb	r2, r3
 8012334:	4b10      	ldr	r3, [pc, #64]	; (8012378 <McpsConfirm+0x60>)
 8012336:	711a      	strb	r2, [r3, #4]
  TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 8012338:	687b      	ldr	r3, [r7, #4]
 801233a:	68db      	ldr	r3, [r3, #12]
 801233c:	4a0e      	ldr	r2, [pc, #56]	; (8012378 <McpsConfirm+0x60>)
 801233e:	6093      	str	r3, [r2, #8]
  TxParams.TxPower = mcpsConfirm->TxPower;
 8012340:	687b      	ldr	r3, [r7, #4]
 8012342:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8012346:	4b0c      	ldr	r3, [pc, #48]	; (8012378 <McpsConfirm+0x60>)
 8012348:	751a      	strb	r2, [r3, #20]
  TxParams.Channel = mcpsConfirm->Channel;
 801234a:	687b      	ldr	r3, [r7, #4]
 801234c:	691b      	ldr	r3, [r3, #16]
 801234e:	b2da      	uxtb	r2, r3
 8012350:	4b09      	ldr	r3, [pc, #36]	; (8012378 <McpsConfirm+0x60>)
 8012352:	755a      	strb	r2, [r3, #21]
  TxParams.AckReceived = mcpsConfirm->AckReceived;
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	791b      	ldrb	r3, [r3, #4]
 8012358:	461a      	mov	r2, r3
 801235a:	4b07      	ldr	r3, [pc, #28]	; (8012378 <McpsConfirm+0x60>)
 801235c:	70da      	strb	r2, [r3, #3]

  LmHandlerCallbacks.OnTxData(&TxParams);
 801235e:	4b07      	ldr	r3, [pc, #28]	; (801237c <McpsConfirm+0x64>)
 8012360:	691b      	ldr	r3, [r3, #16]
 8012362:	4805      	ldr	r0, [pc, #20]	; (8012378 <McpsConfirm+0x60>)
 8012364:	4798      	blx	r3

  LmHandlerPackagesNotify(PACKAGE_MCPS_CONFIRM, mcpsConfirm);
 8012366:	6879      	ldr	r1, [r7, #4]
 8012368:	2000      	movs	r0, #0
 801236a:	f000 f8ed 	bl	8012548 <LmHandlerPackagesNotify>
}
 801236e:	bf00      	nop
 8012370:	3708      	adds	r7, #8
 8012372:	46bd      	mov	sp, r7
 8012374:	bd80      	pop	{r7, pc}
 8012376:	bf00      	nop
 8012378:	200008b0 	.word	0x200008b0
 801237c:	20000878 	.word	0x20000878

08012380 <McpsIndication>:

static void McpsIndication(McpsIndication_t *mcpsIndication)
{
 8012380:	b580      	push	{r7, lr}
 8012382:	b088      	sub	sp, #32
 8012384:	af00      	add	r7, sp, #0
 8012386:	6078      	str	r0, [r7, #4]
  LmHandlerAppData_t appData;
  DeviceClass_t deviceClass;
  RxParams.IsMcpsIndication = 1;
 8012388:	4b2c      	ldr	r3, [pc, #176]	; (801243c <McpsIndication+0xbc>)
 801238a:	2201      	movs	r2, #1
 801238c:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mcpsIndication->Status;
 801238e:	687b      	ldr	r3, [r7, #4]
 8012390:	785a      	ldrb	r2, [r3, #1]
 8012392:	4b2a      	ldr	r3, [pc, #168]	; (801243c <McpsIndication+0xbc>)
 8012394:	705a      	strb	r2, [r3, #1]

  if (RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK)
 8012396:	4b29      	ldr	r3, [pc, #164]	; (801243c <McpsIndication+0xbc>)
 8012398:	785b      	ldrb	r3, [r3, #1]
 801239a:	2b00      	cmp	r3, #0
 801239c:	d14a      	bne.n	8012434 <McpsIndication+0xb4>
  {
    return;
  }

  if (mcpsIndication->BufferSize > 0)
 801239e:	687b      	ldr	r3, [r7, #4]
 80123a0:	7b1b      	ldrb	r3, [r3, #12]
 80123a2:	2b00      	cmp	r3, #0
 80123a4:	d028      	beq.n	80123f8 <McpsIndication+0x78>
  {
    RxParams.Datarate = mcpsIndication->RxDatarate;
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	791b      	ldrb	r3, [r3, #4]
 80123aa:	b25a      	sxtb	r2, r3
 80123ac:	4b23      	ldr	r3, [pc, #140]	; (801243c <McpsIndication+0xbc>)
 80123ae:	709a      	strb	r2, [r3, #2]
    RxParams.Rssi = mcpsIndication->Rssi;
 80123b0:	687b      	ldr	r3, [r7, #4]
 80123b2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80123b6:	b25a      	sxtb	r2, r3
 80123b8:	4b20      	ldr	r3, [pc, #128]	; (801243c <McpsIndication+0xbc>)
 80123ba:	70da      	strb	r2, [r3, #3]
    RxParams.Snr = mcpsIndication->Snr;
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	f993 2010 	ldrsb.w	r2, [r3, #16]
 80123c2:	4b1e      	ldr	r3, [pc, #120]	; (801243c <McpsIndication+0xbc>)
 80123c4:	711a      	strb	r2, [r3, #4]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 80123c6:	687b      	ldr	r3, [r7, #4]
 80123c8:	695b      	ldr	r3, [r3, #20]
 80123ca:	4a1c      	ldr	r2, [pc, #112]	; (801243c <McpsIndication+0xbc>)
 80123cc:	6093      	str	r3, [r2, #8]
    RxParams.RxSlot = mcpsIndication->RxSlot;
 80123ce:	687b      	ldr	r3, [r7, #4]
 80123d0:	7c5b      	ldrb	r3, [r3, #17]
 80123d2:	b25a      	sxtb	r2, r3
 80123d4:	4b19      	ldr	r3, [pc, #100]	; (801243c <McpsIndication+0xbc>)
 80123d6:	731a      	strb	r2, [r3, #12]

    appData.Port = mcpsIndication->Port;
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	78db      	ldrb	r3, [r3, #3]
 80123dc:	763b      	strb	r3, [r7, #24]
    appData.BufferSize = mcpsIndication->BufferSize;
 80123de:	687b      	ldr	r3, [r7, #4]
 80123e0:	7b1b      	ldrb	r3, [r3, #12]
 80123e2:	767b      	strb	r3, [r7, #25]
    appData.Buffer = mcpsIndication->Buffer;
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	689b      	ldr	r3, [r3, #8]
 80123e8:	61fb      	str	r3, [r7, #28]

    LmHandlerCallbacks.OnRxData(&appData, &RxParams);
 80123ea:	4b15      	ldr	r3, [pc, #84]	; (8012440 <McpsIndication+0xc0>)
 80123ec:	695b      	ldr	r3, [r3, #20]
 80123ee:	f107 0218 	add.w	r2, r7, #24
 80123f2:	4912      	ldr	r1, [pc, #72]	; (801243c <McpsIndication+0xbc>)
 80123f4:	4610      	mov	r0, r2
 80123f6:	4798      	blx	r3
  }

  /* Call packages RxProcess function */
  LmHandlerPackagesNotify(PACKAGE_MCPS_INDICATION, mcpsIndication);
 80123f8:	6879      	ldr	r1, [r7, #4]
 80123fa:	2001      	movs	r0, #1
 80123fc:	f000 f8a4 	bl	8012548 <LmHandlerPackagesNotify>
  LmHandlerGetCurrentClass(&deviceClass);
 8012400:	f107 0317 	add.w	r3, r7, #23
 8012404:	4618      	mov	r0, r3
 8012406:	f7ff ff2b 	bl	8012260 <LmHandlerGetCurrentClass>
  if ((mcpsIndication->FramePending == true) && (deviceClass == CLASS_A))
 801240a:	687b      	ldr	r3, [r7, #4]
 801240c:	795b      	ldrb	r3, [r3, #5]
 801240e:	2b01      	cmp	r3, #1
 8012410:	d111      	bne.n	8012436 <McpsIndication+0xb6>
 8012412:	7dfb      	ldrb	r3, [r7, #23]
 8012414:	2b00      	cmp	r3, #0
 8012416:	d10e      	bne.n	8012436 <McpsIndication+0xb6>
  {
    /* The server signals that it has pending data to be sent. */
    /* We schedule an uplink as soon as possible to flush the server. */

    /* Send an empty message */
    LmHandlerAppData_t appData =
 8012418:	2300      	movs	r3, #0
 801241a:	733b      	strb	r3, [r7, #12]
 801241c:	2300      	movs	r3, #0
 801241e:	737b      	strb	r3, [r7, #13]
 8012420:	2300      	movs	r3, #0
 8012422:	613b      	str	r3, [r7, #16]
    {
      .Buffer = NULL,
      .BufferSize = 0,
      .Port = 0
    };
    LmHandlerSend(&appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, NULL, true);
 8012424:	f107 000c 	add.w	r0, r7, #12
 8012428:	2301      	movs	r3, #1
 801242a:	2200      	movs	r2, #0
 801242c:	2100      	movs	r1, #0
 801242e:	f7ff fd8d 	bl	8011f4c <LmHandlerSend>
 8012432:	e000      	b.n	8012436 <McpsIndication+0xb6>
    return;
 8012434:	bf00      	nop
  }
}
 8012436:	3720      	adds	r7, #32
 8012438:	46bd      	mov	sp, r7
 801243a:	bd80      	pop	{r7, pc}
 801243c:	20000168 	.word	0x20000168
 8012440:	20000878 	.word	0x20000878

08012444 <MlmeConfirm>:

static void MlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 8012444:	b580      	push	{r7, lr}
 8012446:	b08c      	sub	sp, #48	; 0x30
 8012448:	af00      	add	r7, sp, #0
 801244a:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 0;
 801244c:	4b20      	ldr	r3, [pc, #128]	; (80124d0 <MlmeConfirm+0x8c>)
 801244e:	2200      	movs	r2, #0
 8012450:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mlmeConfirm->Status;
 8012452:	687b      	ldr	r3, [r7, #4]
 8012454:	785a      	ldrb	r2, [r3, #1]
 8012456:	4b1e      	ldr	r3, [pc, #120]	; (80124d0 <MlmeConfirm+0x8c>)
 8012458:	705a      	strb	r2, [r3, #1]

  LmHandlerPackagesNotify(PACKAGE_MLME_CONFIRM, mlmeConfirm);
 801245a:	6879      	ldr	r1, [r7, #4]
 801245c:	2002      	movs	r0, #2
 801245e:	f000 f873 	bl	8012548 <LmHandlerPackagesNotify>

  switch (mlmeConfirm->MlmeRequest)
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	781b      	ldrb	r3, [r3, #0]
 8012466:	2b0a      	cmp	r3, #10
 8012468:	d028      	beq.n	80124bc <MlmeConfirm+0x78>
 801246a:	2b0a      	cmp	r3, #10
 801246c:	dc28      	bgt.n	80124c0 <MlmeConfirm+0x7c>
 801246e:	2b01      	cmp	r3, #1
 8012470:	d002      	beq.n	8012478 <MlmeConfirm+0x34>
 8012472:	2b04      	cmp	r3, #4
 8012474:	d026      	beq.n	80124c4 <MlmeConfirm+0x80>
      }
    }
    break;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 8012476:	e023      	b.n	80124c0 <MlmeConfirm+0x7c>
      mibReq.Type = MIB_DEV_ADDR;
 8012478:	2306      	movs	r3, #6
 801247a:	733b      	strb	r3, [r7, #12]
      LoRaMacMibGetRequestConfirm(&mibReq);
 801247c:	f107 030c 	add.w	r3, r7, #12
 8012480:	4618      	mov	r0, r3
 8012482:	f004 fadb 	bl	8016a3c <LoRaMacMibGetRequestConfirm>
      CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 8012486:	693b      	ldr	r3, [r7, #16]
 8012488:	4a12      	ldr	r2, [pc, #72]	; (80124d4 <MlmeConfirm+0x90>)
 801248a:	6153      	str	r3, [r2, #20]
      LmHandlerGetTxDatarate(&JoinParams.Datarate);
 801248c:	4812      	ldr	r0, [pc, #72]	; (80124d8 <MlmeConfirm+0x94>)
 801248e:	f7ff ff07 	bl	80122a0 <LmHandlerGetTxDatarate>
      if (mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK)
 8012492:	687b      	ldr	r3, [r7, #4]
 8012494:	785b      	ldrb	r3, [r3, #1]
 8012496:	2b00      	cmp	r3, #0
 8012498:	d108      	bne.n	80124ac <MlmeConfirm+0x68>
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 801249a:	4b0f      	ldr	r3, [pc, #60]	; (80124d8 <MlmeConfirm+0x94>)
 801249c:	2200      	movs	r2, #0
 801249e:	705a      	strb	r2, [r3, #1]
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 80124a0:	4b0e      	ldr	r3, [pc, #56]	; (80124dc <MlmeConfirm+0x98>)
 80124a2:	785b      	ldrb	r3, [r3, #1]
 80124a4:	4618      	mov	r0, r3
 80124a6:	f7ff fe27 	bl	80120f8 <LmHandlerRequestClass>
 80124aa:	e002      	b.n	80124b2 <MlmeConfirm+0x6e>
        JoinParams.Status = LORAMAC_HANDLER_ERROR;
 80124ac:	4b0a      	ldr	r3, [pc, #40]	; (80124d8 <MlmeConfirm+0x94>)
 80124ae:	22ff      	movs	r2, #255	; 0xff
 80124b0:	705a      	strb	r2, [r3, #1]
      LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 80124b2:	4b0b      	ldr	r3, [pc, #44]	; (80124e0 <MlmeConfirm+0x9c>)
 80124b4:	68db      	ldr	r3, [r3, #12]
 80124b6:	4808      	ldr	r0, [pc, #32]	; (80124d8 <MlmeConfirm+0x94>)
 80124b8:	4798      	blx	r3
    break;
 80124ba:	e004      	b.n	80124c6 <MlmeConfirm+0x82>
    break;
 80124bc:	bf00      	nop
 80124be:	e002      	b.n	80124c6 <MlmeConfirm+0x82>
      break;
 80124c0:	bf00      	nop
 80124c2:	e000      	b.n	80124c6 <MlmeConfirm+0x82>
    break;
 80124c4:	bf00      	nop
  }
}
 80124c6:	bf00      	nop
 80124c8:	3730      	adds	r7, #48	; 0x30
 80124ca:	46bd      	mov	sp, r7
 80124cc:	bd80      	pop	{r7, pc}
 80124ce:	bf00      	nop
 80124d0:	200008b0 	.word	0x200008b0
 80124d4:	20000140 	.word	0x20000140
 80124d8:	20000164 	.word	0x20000164
 80124dc:	20000870 	.word	0x20000870
 80124e0:	20000878 	.word	0x20000878

080124e4 <MlmeIndication>:

static void MlmeIndication(MlmeIndication_t *mlmeIndication)
{
 80124e4:	b480      	push	{r7}
 80124e6:	b083      	sub	sp, #12
 80124e8:	af00      	add	r7, sp, #0
 80124ea:	6078      	str	r0, [r7, #4]
  RxParams.IsMcpsIndication = 0;
 80124ec:	4b06      	ldr	r3, [pc, #24]	; (8012508 <MlmeIndication+0x24>)
 80124ee:	2200      	movs	r2, #0
 80124f0:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mlmeIndication->Status;
 80124f2:	687b      	ldr	r3, [r7, #4]
 80124f4:	785a      	ldrb	r2, [r3, #1]
 80124f6:	4b04      	ldr	r3, [pc, #16]	; (8012508 <MlmeIndication+0x24>)
 80124f8:	705a      	strb	r2, [r3, #1]
      }
      break;
    }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 80124fa:	bf00      	nop
  }
}
 80124fc:	bf00      	nop
 80124fe:	370c      	adds	r7, #12
 8012500:	46bd      	mov	sp, r7
 8012502:	bc80      	pop	{r7}
 8012504:	4770      	bx	lr
 8012506:	bf00      	nop
 8012508:	20000168 	.word	0x20000168

0801250c <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized(uint8_t id)
{
 801250c:	b580      	push	{r7, lr}
 801250e:	b082      	sub	sp, #8
 8012510:	af00      	add	r7, sp, #0
 8012512:	4603      	mov	r3, r0
 8012514:	71fb      	strb	r3, [r7, #7]
  if ((id < PKG_MAX_NUMBER) && (LmHandlerPackages[id]->IsInitialized != NULL))
 8012516:	79fb      	ldrb	r3, [r7, #7]
 8012518:	2b04      	cmp	r3, #4
 801251a:	d80e      	bhi.n	801253a <LmHandlerPackageIsInitialized+0x2e>
 801251c:	79fb      	ldrb	r3, [r7, #7]
 801251e:	4a09      	ldr	r2, [pc, #36]	; (8012544 <LmHandlerPackageIsInitialized+0x38>)
 8012520:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012524:	689b      	ldr	r3, [r3, #8]
 8012526:	2b00      	cmp	r3, #0
 8012528:	d007      	beq.n	801253a <LmHandlerPackageIsInitialized+0x2e>
  {
    return LmHandlerPackages[id]->IsInitialized();
 801252a:	79fb      	ldrb	r3, [r7, #7]
 801252c:	4a05      	ldr	r2, [pc, #20]	; (8012544 <LmHandlerPackageIsInitialized+0x38>)
 801252e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012532:	689b      	ldr	r3, [r3, #8]
 8012534:	4798      	blx	r3
 8012536:	4603      	mov	r3, r0
 8012538:	e000      	b.n	801253c <LmHandlerPackageIsInitialized+0x30>
  }
  else
  {
    return false;
 801253a:	2300      	movs	r3, #0
  }
}
 801253c:	4618      	mov	r0, r3
 801253e:	3708      	adds	r7, #8
 8012540:	46bd      	mov	sp, r7
 8012542:	bd80      	pop	{r7, pc}
 8012544:	2000085c 	.word	0x2000085c

08012548 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify(PackageNotifyTypes_t notifyType, void *params)
{
 8012548:	b580      	push	{r7, lr}
 801254a:	b084      	sub	sp, #16
 801254c:	af00      	add	r7, sp, #0
 801254e:	4603      	mov	r3, r0
 8012550:	6039      	str	r1, [r7, #0]
 8012552:	71fb      	strb	r3, [r7, #7]
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 8012554:	2300      	movs	r3, #0
 8012556:	73fb      	strb	r3, [r7, #15]
 8012558:	e067      	b.n	801262a <LmHandlerPackagesNotify+0xe2>
  {
    if (LmHandlerPackages[i] != NULL)
 801255a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801255e:	4a37      	ldr	r2, [pc, #220]	; (801263c <LmHandlerPackagesNotify+0xf4>)
 8012560:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012564:	2b00      	cmp	r3, #0
 8012566:	d051      	beq.n	801260c <LmHandlerPackagesNotify+0xc4>
    {
      switch (notifyType)
 8012568:	79fb      	ldrb	r3, [r7, #7]
 801256a:	2b02      	cmp	r3, #2
 801256c:	d03d      	beq.n	80125ea <LmHandlerPackagesNotify+0xa2>
 801256e:	2b02      	cmp	r3, #2
 8012570:	dc4e      	bgt.n	8012610 <LmHandlerPackagesNotify+0xc8>
 8012572:	2b00      	cmp	r3, #0
 8012574:	d002      	beq.n	801257c <LmHandlerPackagesNotify+0x34>
 8012576:	2b01      	cmp	r3, #1
 8012578:	d011      	beq.n	801259e <LmHandlerPackagesNotify+0x56>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
          }
          break;
        }
        default:
          break;
 801257a:	e049      	b.n	8012610 <LmHandlerPackagesNotify+0xc8>
          if (LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL)
 801257c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012580:	4a2e      	ldr	r2, [pc, #184]	; (801263c <LmHandlerPackagesNotify+0xf4>)
 8012582:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012586:	695b      	ldr	r3, [r3, #20]
 8012588:	2b00      	cmp	r3, #0
 801258a:	d043      	beq.n	8012614 <LmHandlerPackagesNotify+0xcc>
            LmHandlerPackages[i]->OnMcpsConfirmProcess(params);
 801258c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012590:	4a2a      	ldr	r2, [pc, #168]	; (801263c <LmHandlerPackagesNotify+0xf4>)
 8012592:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012596:	695b      	ldr	r3, [r3, #20]
 8012598:	6838      	ldr	r0, [r7, #0]
 801259a:	4798      	blx	r3
          break;
 801259c:	e03a      	b.n	8012614 <LmHandlerPackagesNotify+0xcc>
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 801259e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80125a2:	4a26      	ldr	r2, [pc, #152]	; (801263c <LmHandlerPackagesNotify+0xf4>)
 80125a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80125a8:	699b      	ldr	r3, [r3, #24]
 80125aa:	2b00      	cmp	r3, #0
 80125ac:	d034      	beq.n	8012618 <LmHandlerPackagesNotify+0xd0>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 80125ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80125b2:	4a22      	ldr	r2, [pc, #136]	; (801263c <LmHandlerPackagesNotify+0xf4>)
 80125b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80125b8:	781a      	ldrb	r2, [r3, #0]
 80125ba:	683b      	ldr	r3, [r7, #0]
 80125bc:	78db      	ldrb	r3, [r3, #3]
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 80125be:	429a      	cmp	r2, r3
 80125c0:	d00a      	beq.n	80125d8 <LmHandlerPackagesNotify+0x90>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 80125c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80125c6:	2b00      	cmp	r3, #0
 80125c8:	d126      	bne.n	8012618 <LmHandlerPackagesNotify+0xd0>
               ((i == PACKAGE_ID_COMPLIANCE) && (LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning()))))
 80125ca:	4b1c      	ldr	r3, [pc, #112]	; (801263c <LmHandlerPackagesNotify+0xf4>)
 80125cc:	681b      	ldr	r3, [r3, #0]
 80125ce:	68db      	ldr	r3, [r3, #12]
 80125d0:	4798      	blx	r3
 80125d2:	4603      	mov	r3, r0
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	d01f      	beq.n	8012618 <LmHandlerPackagesNotify+0xd0>
            LmHandlerPackages[i]->OnMcpsIndicationProcess(params);
 80125d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80125dc:	4a17      	ldr	r2, [pc, #92]	; (801263c <LmHandlerPackagesNotify+0xf4>)
 80125de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80125e2:	699b      	ldr	r3, [r3, #24]
 80125e4:	6838      	ldr	r0, [r7, #0]
 80125e6:	4798      	blx	r3
          break;
 80125e8:	e016      	b.n	8012618 <LmHandlerPackagesNotify+0xd0>
          if (LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL)
 80125ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80125ee:	4a13      	ldr	r2, [pc, #76]	; (801263c <LmHandlerPackagesNotify+0xf4>)
 80125f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80125f4:	69db      	ldr	r3, [r3, #28]
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	d010      	beq.n	801261c <LmHandlerPackagesNotify+0xd4>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
 80125fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80125fe:	4a0f      	ldr	r2, [pc, #60]	; (801263c <LmHandlerPackagesNotify+0xf4>)
 8012600:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012604:	69db      	ldr	r3, [r3, #28]
 8012606:	6838      	ldr	r0, [r7, #0]
 8012608:	4798      	blx	r3
          break;
 801260a:	e007      	b.n	801261c <LmHandlerPackagesNotify+0xd4>
      }
    }
 801260c:	bf00      	nop
 801260e:	e006      	b.n	801261e <LmHandlerPackagesNotify+0xd6>
          break;
 8012610:	bf00      	nop
 8012612:	e004      	b.n	801261e <LmHandlerPackagesNotify+0xd6>
          break;
 8012614:	bf00      	nop
 8012616:	e002      	b.n	801261e <LmHandlerPackagesNotify+0xd6>
          break;
 8012618:	bf00      	nop
 801261a:	e000      	b.n	801261e <LmHandlerPackagesNotify+0xd6>
          break;
 801261c:	bf00      	nop
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 801261e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012622:	b2db      	uxtb	r3, r3
 8012624:	3301      	adds	r3, #1
 8012626:	b2db      	uxtb	r3, r3
 8012628:	73fb      	strb	r3, [r7, #15]
 801262a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801262e:	2b04      	cmp	r3, #4
 8012630:	dd93      	ble.n	801255a <LmHandlerPackagesNotify+0x12>
  }
}
 8012632:	bf00      	nop
 8012634:	bf00      	nop
 8012636:	3710      	adds	r7, #16
 8012638:	46bd      	mov	sp, r7
 801263a:	bd80      	pop	{r7, pc}
 801263c:	2000085c 	.word	0x2000085c

08012640 <DisplayClassUpdate>:

static void DisplayClassUpdate(DeviceClass_t deviceClass)
{
 8012640:	b580      	push	{r7, lr}
 8012642:	b084      	sub	sp, #16
 8012644:	af02      	add	r7, sp, #8
 8012646:	4603      	mov	r3, r0
 8012648:	71fb      	strb	r3, [r7, #7]
  MW_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 801264a:	79fb      	ldrb	r3, [r7, #7]
 801264c:	4a06      	ldr	r2, [pc, #24]	; (8012668 <DisplayClassUpdate+0x28>)
 801264e:	5cd3      	ldrb	r3, [r2, r3]
 8012650:	9300      	str	r3, [sp, #0]
 8012652:	4b06      	ldr	r3, [pc, #24]	; (801266c <DisplayClassUpdate+0x2c>)
 8012654:	2200      	movs	r2, #0
 8012656:	2100      	movs	r1, #0
 8012658:	2002      	movs	r0, #2
 801265a:	f00e fed7 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
}
 801265e:	bf00      	nop
 8012660:	3708      	adds	r7, #8
 8012662:	46bd      	mov	sp, r7
 8012664:	bd80      	pop	{r7, pc}
 8012666:	bf00      	nop
 8012668:	08025f94 	.word	0x08025f94
 801266c:	08025f78 	.word	0x08025f78

08012670 <NvmCtxMgmtEvent>:
#endif /* MAX_PERSISTENT_CTX_MGMT_ENABLED == 1 */
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

/* Exported functions ---------------------------------------------------------*/
void NvmCtxMgmtEvent(LoRaMacNvmCtxModule_t module)
{
 8012670:	b480      	push	{r7}
 8012672:	b083      	sub	sp, #12
 8012674:	af00      	add	r7, sp, #0
 8012676:	4603      	mov	r3, r0
 8012678:	71fb      	strb	r3, [r7, #7]
    {
      break;
    }
  }
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 801267a:	bf00      	nop
 801267c:	370c      	adds	r7, #12
 801267e:	46bd      	mov	sp, r7
 8012680:	bc80      	pop	{r7}
 8012682:	4770      	bx	lr

08012684 <NvmCtxMgmtStore>:

NvmCtxMgmtStatus_t NvmCtxMgmtStore(void)
{
 8012684:	b480      	push	{r7}
 8012686:	af00      	add	r7, sp, #0
  /* Resume LoRaMac */
  LoRaMacStart();

  return NVMCTXMGMT_STATUS_SUCCESS;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 8012688:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 801268a:	4618      	mov	r0, r3
 801268c:	46bd      	mov	sp, r7
 801268e:	bc80      	pop	{r7}
 8012690:	4770      	bx	lr

08012692 <NvmCtxMgmtRestore>:

NvmCtxMgmtStatus_t NvmCtxMgmtRestore(void)
{
 8012692:	b480      	push	{r7}
 8012694:	af00      	add	r7, sp, #0
    LoRaMacMibSetRequestConfirm(&mibReq);
  }

  return status;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 8012696:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 8012698:	4618      	mov	r0, r3
 801269a:	46bd      	mov	sp, r7
 801269c:	bc80      	pop	{r7}
 801269e:	4770      	bx	lr

080126a0 <LmphCompliancePackageFactory>:
  .OnDeviceTimeRequest =        NULL,                           /* To be initialized by LmHandler */
};

/* Exported functions ---------------------------------------------------------*/
LmhPackage_t *LmphCompliancePackageFactory(void)
{
 80126a0:	b480      	push	{r7}
 80126a2:	af00      	add	r7, sp, #0
  return &LmhpCompliancePackage;
 80126a4:	4b02      	ldr	r3, [pc, #8]	; (80126b0 <LmphCompliancePackageFactory+0x10>)
}
 80126a6:	4618      	mov	r0, r3
 80126a8:	46bd      	mov	sp, r7
 80126aa:	bc80      	pop	{r7}
 80126ac:	4770      	bx	lr
 80126ae:	bf00      	nop
 80126b0:	20000180 	.word	0x20000180

080126b4 <LmhpComplianceInit>:

/* Private  functions ---------------------------------------------------------*/
static void LmhpComplianceInit(void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize)
{
 80126b4:	b480      	push	{r7}
 80126b6:	b085      	sub	sp, #20
 80126b8:	af00      	add	r7, sp, #0
 80126ba:	60f8      	str	r0, [r7, #12]
 80126bc:	60b9      	str	r1, [r7, #8]
 80126be:	4613      	mov	r3, r2
 80126c0:	71fb      	strb	r3, [r7, #7]
  if ((params != NULL) && (dataBuffer != NULL))
 80126c2:	68fb      	ldr	r3, [r7, #12]
 80126c4:	2b00      	cmp	r3, #0
 80126c6:	d00f      	beq.n	80126e8 <LmhpComplianceInit+0x34>
 80126c8:	68bb      	ldr	r3, [r7, #8]
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	d00c      	beq.n	80126e8 <LmhpComplianceInit+0x34>
  {
    LmhpComplianceParams = (LmhpComplianceParams_t *)params;
 80126ce:	4a0c      	ldr	r2, [pc, #48]	; (8012700 <LmhpComplianceInit+0x4c>)
 80126d0:	68fb      	ldr	r3, [r7, #12]
 80126d2:	6013      	str	r3, [r2, #0]
    ComplianceTestState.DataBuffer = dataBuffer;
 80126d4:	4a0b      	ldr	r2, [pc, #44]	; (8012704 <LmhpComplianceInit+0x50>)
 80126d6:	68bb      	ldr	r3, [r7, #8]
 80126d8:	6093      	str	r3, [r2, #8]
    ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 80126da:	4a0a      	ldr	r2, [pc, #40]	; (8012704 <LmhpComplianceInit+0x50>)
 80126dc:	79fb      	ldrb	r3, [r7, #7]
 80126de:	7193      	strb	r3, [r2, #6]
    ComplianceTestState.Initialized = true;
 80126e0:	4b08      	ldr	r3, [pc, #32]	; (8012704 <LmhpComplianceInit+0x50>)
 80126e2:	2201      	movs	r2, #1
 80126e4:	701a      	strb	r2, [r3, #0]
 80126e6:	e006      	b.n	80126f6 <LmhpComplianceInit+0x42>
  }
  else
  {
    LmhpComplianceParams = NULL;
 80126e8:	4b05      	ldr	r3, [pc, #20]	; (8012700 <LmhpComplianceInit+0x4c>)
 80126ea:	2200      	movs	r2, #0
 80126ec:	601a      	str	r2, [r3, #0]
    ComplianceTestState.Initialized = false;
 80126ee:	4b05      	ldr	r3, [pc, #20]	; (8012704 <LmhpComplianceInit+0x50>)
 80126f0:	2200      	movs	r2, #0
 80126f2:	701a      	strb	r2, [r3, #0]
  }
}
 80126f4:	bf00      	nop
 80126f6:	bf00      	nop
 80126f8:	3714      	adds	r7, #20
 80126fa:	46bd      	mov	sp, r7
 80126fc:	bc80      	pop	{r7}
 80126fe:	4770      	bx	lr
 8012700:	200009e8 	.word	0x200009e8
 8012704:	200009d4 	.word	0x200009d4

08012708 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized(void)
{
 8012708:	b480      	push	{r7}
 801270a:	af00      	add	r7, sp, #0
  return ComplianceTestState.Initialized;
 801270c:	4b02      	ldr	r3, [pc, #8]	; (8012718 <LmhpComplianceIsInitialized+0x10>)
 801270e:	781b      	ldrb	r3, [r3, #0]
}
 8012710:	4618      	mov	r0, r3
 8012712:	46bd      	mov	sp, r7
 8012714:	bc80      	pop	{r7}
 8012716:	4770      	bx	lr
 8012718:	200009d4 	.word	0x200009d4

0801271c <LmhpComplianceIsRunning>:

static bool LmhpComplianceIsRunning(void)
{
 801271c:	b480      	push	{r7}
 801271e:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 8012720:	4b07      	ldr	r3, [pc, #28]	; (8012740 <LmhpComplianceIsRunning+0x24>)
 8012722:	781b      	ldrb	r3, [r3, #0]
 8012724:	f083 0301 	eor.w	r3, r3, #1
 8012728:	b2db      	uxtb	r3, r3
 801272a:	2b00      	cmp	r3, #0
 801272c:	d001      	beq.n	8012732 <LmhpComplianceIsRunning+0x16>
  {
    return false;
 801272e:	2300      	movs	r3, #0
 8012730:	e001      	b.n	8012736 <LmhpComplianceIsRunning+0x1a>
  }

  return ComplianceTestState.IsRunning;
 8012732:	4b03      	ldr	r3, [pc, #12]	; (8012740 <LmhpComplianceIsRunning+0x24>)
 8012734:	785b      	ldrb	r3, [r3, #1]
}
 8012736:	4618      	mov	r0, r3
 8012738:	46bd      	mov	sp, r7
 801273a:	bc80      	pop	{r7}
 801273c:	4770      	bx	lr
 801273e:	bf00      	nop
 8012740:	200009d4 	.word	0x200009d4

08012744 <LmhpComplianceOnMcpsConfirm>:

static void LmhpComplianceOnMcpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 8012744:	b480      	push	{r7}
 8012746:	b083      	sub	sp, #12
 8012748:	af00      	add	r7, sp, #0
 801274a:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 801274c:	4b0f      	ldr	r3, [pc, #60]	; (801278c <LmhpComplianceOnMcpsConfirm+0x48>)
 801274e:	781b      	ldrb	r3, [r3, #0]
 8012750:	f083 0301 	eor.w	r3, r3, #1
 8012754:	b2db      	uxtb	r3, r3
 8012756:	2b00      	cmp	r3, #0
 8012758:	d112      	bne.n	8012780 <LmhpComplianceOnMcpsConfirm+0x3c>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 801275a:	4b0c      	ldr	r3, [pc, #48]	; (801278c <LmhpComplianceOnMcpsConfirm+0x48>)
 801275c:	785b      	ldrb	r3, [r3, #1]
 801275e:	2b00      	cmp	r3, #0
 8012760:	d00f      	beq.n	8012782 <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 8012762:	687b      	ldr	r3, [r7, #4]
 8012764:	781b      	ldrb	r3, [r3, #0]
  if ((ComplianceTestState.IsRunning == true) &&
 8012766:	2b01      	cmp	r3, #1
 8012768:	d10b      	bne.n	8012782 <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->AckReceived != 0))
 801276a:	687b      	ldr	r3, [r7, #4]
 801276c:	791b      	ldrb	r3, [r3, #4]
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 801276e:	2b00      	cmp	r3, #0
 8012770:	d007      	beq.n	8012782 <LmhpComplianceOnMcpsConfirm+0x3e>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 8012772:	4b06      	ldr	r3, [pc, #24]	; (801278c <LmhpComplianceOnMcpsConfirm+0x48>)
 8012774:	899b      	ldrh	r3, [r3, #12]
 8012776:	3301      	adds	r3, #1
 8012778:	b29a      	uxth	r2, r3
 801277a:	4b04      	ldr	r3, [pc, #16]	; (801278c <LmhpComplianceOnMcpsConfirm+0x48>)
 801277c:	819a      	strh	r2, [r3, #12]
 801277e:	e000      	b.n	8012782 <LmhpComplianceOnMcpsConfirm+0x3e>
    return;
 8012780:	bf00      	nop
  }
}
 8012782:	370c      	adds	r7, #12
 8012784:	46bd      	mov	sp, r7
 8012786:	bc80      	pop	{r7}
 8012788:	4770      	bx	lr
 801278a:	bf00      	nop
 801278c:	200009d4 	.word	0x200009d4

08012790 <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 8012790:	b480      	push	{r7}
 8012792:	b083      	sub	sp, #12
 8012794:	af00      	add	r7, sp, #0
 8012796:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 8012798:	4b0d      	ldr	r3, [pc, #52]	; (80127d0 <LmhpComplianceOnMlmeConfirm+0x40>)
 801279a:	781b      	ldrb	r3, [r3, #0]
 801279c:	f083 0301 	eor.w	r3, r3, #1
 80127a0:	b2db      	uxtb	r3, r3
 80127a2:	2b00      	cmp	r3, #0
 80127a4:	d10f      	bne.n	80127c6 <LmhpComplianceOnMlmeConfirm+0x36>
  {
    return;
  }

  if (mlmeConfirm->MlmeRequest == MLME_LINK_CHECK)
 80127a6:	687b      	ldr	r3, [r7, #4]
 80127a8:	781b      	ldrb	r3, [r3, #0]
 80127aa:	2b04      	cmp	r3, #4
 80127ac:	d10c      	bne.n	80127c8 <LmhpComplianceOnMlmeConfirm+0x38>
  {
    ComplianceTestState.LinkCheck = true;
 80127ae:	4b08      	ldr	r3, [pc, #32]	; (80127d0 <LmhpComplianceOnMlmeConfirm+0x40>)
 80127b0:	2201      	movs	r2, #1
 80127b2:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DemodMargin = mlmeConfirm->DemodMargin;
 80127b4:	687b      	ldr	r3, [r7, #4]
 80127b6:	7a1a      	ldrb	r2, [r3, #8]
 80127b8:	4b05      	ldr	r3, [pc, #20]	; (80127d0 <LmhpComplianceOnMlmeConfirm+0x40>)
 80127ba:	73da      	strb	r2, [r3, #15]
    ComplianceTestState.NbGateways = mlmeConfirm->NbGateways;
 80127bc:	687b      	ldr	r3, [r7, #4]
 80127be:	7a5a      	ldrb	r2, [r3, #9]
 80127c0:	4b03      	ldr	r3, [pc, #12]	; (80127d0 <LmhpComplianceOnMlmeConfirm+0x40>)
 80127c2:	741a      	strb	r2, [r3, #16]
 80127c4:	e000      	b.n	80127c8 <LmhpComplianceOnMlmeConfirm+0x38>
    return;
 80127c6:	bf00      	nop
  }
}
 80127c8:	370c      	adds	r7, #12
 80127ca:	46bd      	mov	sp, r7
 80127cc:	bc80      	pop	{r7}
 80127ce:	4770      	bx	lr
 80127d0:	200009d4 	.word	0x200009d4

080127d4 <LmhpComplianceTxProcess>:

static LmHandlerErrorStatus_t LmhpComplianceTxProcess(void)
{
 80127d4:	b590      	push	{r4, r7, lr}
 80127d6:	b085      	sub	sp, #20
 80127d8:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 80127da:	4b30      	ldr	r3, [pc, #192]	; (801289c <LmhpComplianceTxProcess+0xc8>)
 80127dc:	781b      	ldrb	r3, [r3, #0]
 80127de:	f083 0301 	eor.w	r3, r3, #1
 80127e2:	b2db      	uxtb	r3, r3
 80127e4:	2b00      	cmp	r3, #0
 80127e6:	d002      	beq.n	80127ee <LmhpComplianceTxProcess+0x1a>
  {
    return LORAMAC_HANDLER_ERROR;
 80127e8:	f04f 33ff 	mov.w	r3, #4294967295
 80127ec:	e052      	b.n	8012894 <LmhpComplianceTxProcess+0xc0>
  }

  if (ComplianceTestState.LinkCheck == true)
 80127ee:	4b2b      	ldr	r3, [pc, #172]	; (801289c <LmhpComplianceTxProcess+0xc8>)
 80127f0:	7b9b      	ldrb	r3, [r3, #14]
 80127f2:	2b00      	cmp	r3, #0
 80127f4:	d019      	beq.n	801282a <LmhpComplianceTxProcess+0x56>
  {
    ComplianceTestState.LinkCheck = false;
 80127f6:	4b29      	ldr	r3, [pc, #164]	; (801289c <LmhpComplianceTxProcess+0xc8>)
 80127f8:	2200      	movs	r2, #0
 80127fa:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DataBufferSize = 3;
 80127fc:	4b27      	ldr	r3, [pc, #156]	; (801289c <LmhpComplianceTxProcess+0xc8>)
 80127fe:	2203      	movs	r2, #3
 8012800:	71da      	strb	r2, [r3, #7]
    ComplianceTestState.DataBuffer[0] = 5;
 8012802:	4b26      	ldr	r3, [pc, #152]	; (801289c <LmhpComplianceTxProcess+0xc8>)
 8012804:	689b      	ldr	r3, [r3, #8]
 8012806:	2205      	movs	r2, #5
 8012808:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[1] = ComplianceTestState.DemodMargin;
 801280a:	4b24      	ldr	r3, [pc, #144]	; (801289c <LmhpComplianceTxProcess+0xc8>)
 801280c:	689b      	ldr	r3, [r3, #8]
 801280e:	3301      	adds	r3, #1
 8012810:	4a22      	ldr	r2, [pc, #136]	; (801289c <LmhpComplianceTxProcess+0xc8>)
 8012812:	7bd2      	ldrb	r2, [r2, #15]
 8012814:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[2] = ComplianceTestState.NbGateways;
 8012816:	4b21      	ldr	r3, [pc, #132]	; (801289c <LmhpComplianceTxProcess+0xc8>)
 8012818:	689b      	ldr	r3, [r3, #8]
 801281a:	3302      	adds	r3, #2
 801281c:	4a1f      	ldr	r2, [pc, #124]	; (801289c <LmhpComplianceTxProcess+0xc8>)
 801281e:	7c12      	ldrb	r2, [r2, #16]
 8012820:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.State = 1;
 8012822:	4b1e      	ldr	r3, [pc, #120]	; (801289c <LmhpComplianceTxProcess+0xc8>)
 8012824:	2201      	movs	r2, #1
 8012826:	709a      	strb	r2, [r3, #2]
 8012828:	e01c      	b.n	8012864 <LmhpComplianceTxProcess+0x90>
  }
  else
  {
    switch (ComplianceTestState.State)
 801282a:	4b1c      	ldr	r3, [pc, #112]	; (801289c <LmhpComplianceTxProcess+0xc8>)
 801282c:	789b      	ldrb	r3, [r3, #2]
 801282e:	2b01      	cmp	r3, #1
 8012830:	d005      	beq.n	801283e <LmhpComplianceTxProcess+0x6a>
 8012832:	2b04      	cmp	r3, #4
 8012834:	d116      	bne.n	8012864 <LmhpComplianceTxProcess+0x90>
    {
      case 4:
        ComplianceTestState.State = 1;
 8012836:	4b19      	ldr	r3, [pc, #100]	; (801289c <LmhpComplianceTxProcess+0xc8>)
 8012838:	2201      	movs	r2, #1
 801283a:	709a      	strb	r2, [r3, #2]
        break;
 801283c:	e012      	b.n	8012864 <LmhpComplianceTxProcess+0x90>
      case 1:
        ComplianceTestState.DataBufferSize = 2;
 801283e:	4b17      	ldr	r3, [pc, #92]	; (801289c <LmhpComplianceTxProcess+0xc8>)
 8012840:	2202      	movs	r2, #2
 8012842:	71da      	strb	r2, [r3, #7]
        ComplianceTestState.DataBuffer[0] = ComplianceTestState.DownLinkCounter >> 8;
 8012844:	4b15      	ldr	r3, [pc, #84]	; (801289c <LmhpComplianceTxProcess+0xc8>)
 8012846:	899b      	ldrh	r3, [r3, #12]
 8012848:	0a1b      	lsrs	r3, r3, #8
 801284a:	b29a      	uxth	r2, r3
 801284c:	4b13      	ldr	r3, [pc, #76]	; (801289c <LmhpComplianceTxProcess+0xc8>)
 801284e:	689b      	ldr	r3, [r3, #8]
 8012850:	b2d2      	uxtb	r2, r2
 8012852:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[1] = ComplianceTestState.DownLinkCounter;
 8012854:	4b11      	ldr	r3, [pc, #68]	; (801289c <LmhpComplianceTxProcess+0xc8>)
 8012856:	899a      	ldrh	r2, [r3, #12]
 8012858:	4b10      	ldr	r3, [pc, #64]	; (801289c <LmhpComplianceTxProcess+0xc8>)
 801285a:	689b      	ldr	r3, [r3, #8]
 801285c:	3301      	adds	r3, #1
 801285e:	b2d2      	uxtb	r2, r2
 8012860:	701a      	strb	r2, [r3, #0]
        break;
 8012862:	bf00      	nop
    }
  }
  LmHandlerAppData_t appData =
 8012864:	23e0      	movs	r3, #224	; 0xe0
 8012866:	723b      	strb	r3, [r7, #8]
  {
    .Buffer = ComplianceTestState.DataBuffer,
    .BufferSize = ComplianceTestState.DataBufferSize,
 8012868:	4b0c      	ldr	r3, [pc, #48]	; (801289c <LmhpComplianceTxProcess+0xc8>)
 801286a:	79db      	ldrb	r3, [r3, #7]
  LmHandlerAppData_t appData =
 801286c:	727b      	strb	r3, [r7, #9]
    .Buffer = ComplianceTestState.DataBuffer,
 801286e:	4b0b      	ldr	r3, [pc, #44]	; (801289c <LmhpComplianceTxProcess+0xc8>)
 8012870:	689b      	ldr	r3, [r3, #8]
  LmHandlerAppData_t appData =
 8012872:	60fb      	str	r3, [r7, #12]
    .Port = COMPLIANCE_PORT
  };
  TimerTime_t nextTxIn = 0;
 8012874:	2300      	movs	r3, #0
 8012876:	607b      	str	r3, [r7, #4]

  /* Schedule next transmission */
  TimerStart(&ComplianceTxNextPacketTimer);
 8012878:	4809      	ldr	r0, [pc, #36]	; (80128a0 <LmhpComplianceTxProcess+0xcc>)
 801287a:	f00e fb61 	bl	8020f40 <UTIL_TIMER_Start>

  return LmhpCompliancePackage.OnSendRequest(&appData, (LmHandlerMsgTypes_t)ComplianceTestState.IsTxConfirmed, &nextTxIn,
 801287e:	4b09      	ldr	r3, [pc, #36]	; (80128a4 <LmhpComplianceTxProcess+0xd0>)
 8012880:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8012882:	4b06      	ldr	r3, [pc, #24]	; (801289c <LmhpComplianceTxProcess+0xc8>)
 8012884:	791b      	ldrb	r3, [r3, #4]
 8012886:	4619      	mov	r1, r3
 8012888:	1d3a      	adds	r2, r7, #4
 801288a:	f107 0008 	add.w	r0, r7, #8
 801288e:	2301      	movs	r3, #1
 8012890:	47a0      	blx	r4
 8012892:	4603      	mov	r3, r0
                                             true);
}
 8012894:	4618      	mov	r0, r3
 8012896:	3714      	adds	r7, #20
 8012898:	46bd      	mov	sp, r7
 801289a:	bd90      	pop	{r4, r7, pc}
 801289c:	200009d4 	.word	0x200009d4
 80128a0:	200009bc 	.word	0x200009bc
 80128a4:	20000180 	.word	0x20000180

080128a8 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication(McpsIndication_t *mcpsIndication)
{
 80128a8:	b580      	push	{r7, lr}
 80128aa:	b0a2      	sub	sp, #136	; 0x88
 80128ac:	af02      	add	r7, sp, #8
 80128ae:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 80128b0:	4bae      	ldr	r3, [pc, #696]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 80128b2:	781b      	ldrb	r3, [r3, #0]
 80128b4:	f083 0301 	eor.w	r3, r3, #1
 80128b8:	b2db      	uxtb	r3, r3
 80128ba:	2b00      	cmp	r3, #0
 80128bc:	f040 81be 	bne.w	8012c3c <LmhpComplianceOnMcpsIndication+0x394>
  {
    return;
  }

  if (mcpsIndication->RxData == false)
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	7b5b      	ldrb	r3, [r3, #13]
 80128c4:	f083 0301 	eor.w	r3, r3, #1
 80128c8:	b2db      	uxtb	r3, r3
 80128ca:	2b00      	cmp	r3, #0
 80128cc:	f040 81b8 	bne.w	8012c40 <LmhpComplianceOnMcpsIndication+0x398>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 80128d0:	4ba6      	ldr	r3, [pc, #664]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 80128d2:	785b      	ldrb	r3, [r3, #1]
 80128d4:	2b00      	cmp	r3, #0
 80128d6:	d00c      	beq.n	80128f2 <LmhpComplianceOnMcpsIndication+0x4a>
      (mcpsIndication->AckReceived == 0))
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	7c9b      	ldrb	r3, [r3, #18]
 80128dc:	f083 0301 	eor.w	r3, r3, #1
 80128e0:	b2db      	uxtb	r3, r3
  if ((ComplianceTestState.IsRunning == true) &&
 80128e2:	2b00      	cmp	r3, #0
 80128e4:	d005      	beq.n	80128f2 <LmhpComplianceOnMcpsIndication+0x4a>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 80128e6:	4ba1      	ldr	r3, [pc, #644]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 80128e8:	899b      	ldrh	r3, [r3, #12]
 80128ea:	3301      	adds	r3, #1
 80128ec:	b29a      	uxth	r2, r3
 80128ee:	4b9f      	ldr	r3, [pc, #636]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 80128f0:	819a      	strh	r2, [r3, #12]
  }

  if (mcpsIndication->Port != COMPLIANCE_PORT)
 80128f2:	687b      	ldr	r3, [r7, #4]
 80128f4:	78db      	ldrb	r3, [r3, #3]
 80128f6:	2be0      	cmp	r3, #224	; 0xe0
 80128f8:	f040 81a4 	bne.w	8012c44 <LmhpComplianceOnMcpsIndication+0x39c>
  {
    return;
  }

  if (ComplianceTestState.IsRunning == false)
 80128fc:	4b9b      	ldr	r3, [pc, #620]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 80128fe:	785b      	ldrb	r3, [r3, #1]
 8012900:	f083 0301 	eor.w	r3, r3, #1
 8012904:	b2db      	uxtb	r3, r3
 8012906:	2b00      	cmp	r3, #0
 8012908:	d060      	beq.n	80129cc <LmhpComplianceOnMcpsIndication+0x124>
  {
    /* Check compliance test enable command (i) */
    if ((mcpsIndication->BufferSize == 4) &&
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	7b1b      	ldrb	r3, [r3, #12]
 801290e:	2b04      	cmp	r3, #4
 8012910:	f040 819d 	bne.w	8012c4e <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[0] == 0x01) &&
 8012914:	687b      	ldr	r3, [r7, #4]
 8012916:	689b      	ldr	r3, [r3, #8]
 8012918:	781b      	ldrb	r3, [r3, #0]
    if ((mcpsIndication->BufferSize == 4) &&
 801291a:	2b01      	cmp	r3, #1
 801291c:	f040 8197 	bne.w	8012c4e <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[1] == 0x01) &&
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	689b      	ldr	r3, [r3, #8]
 8012924:	3301      	adds	r3, #1
 8012926:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[0] == 0x01) &&
 8012928:	2b01      	cmp	r3, #1
 801292a:	f040 8190 	bne.w	8012c4e <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[2] == 0x01) &&
 801292e:	687b      	ldr	r3, [r7, #4]
 8012930:	689b      	ldr	r3, [r3, #8]
 8012932:	3302      	adds	r3, #2
 8012934:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[1] == 0x01) &&
 8012936:	2b01      	cmp	r3, #1
 8012938:	f040 8189 	bne.w	8012c4e <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[3] == 0x01))
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	689b      	ldr	r3, [r3, #8]
 8012940:	3303      	adds	r3, #3
 8012942:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[2] == 0x01) &&
 8012944:	2b01      	cmp	r3, #1
 8012946:	f040 8182 	bne.w	8012c4e <LmhpComplianceOnMcpsIndication+0x3a6>
    {
      MibRequestConfirm_t mibReq;

      /* Initialize compliance test mode context */
      ComplianceTestState.IsTxConfirmed = false;
 801294a:	4b88      	ldr	r3, [pc, #544]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 801294c:	2200      	movs	r2, #0
 801294e:	711a      	strb	r2, [r3, #4]
      ComplianceTestState.Port = 224;
 8012950:	4b86      	ldr	r3, [pc, #536]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 8012952:	22e0      	movs	r2, #224	; 0xe0
 8012954:	715a      	strb	r2, [r3, #5]
      ComplianceTestState.DataBufferSize = 2;
 8012956:	4b85      	ldr	r3, [pc, #532]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 8012958:	2202      	movs	r2, #2
 801295a:	71da      	strb	r2, [r3, #7]
      ComplianceTestState.DownLinkCounter = 0;
 801295c:	4b83      	ldr	r3, [pc, #524]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 801295e:	2200      	movs	r2, #0
 8012960:	819a      	strh	r2, [r3, #12]
      ComplianceTestState.LinkCheck = false;
 8012962:	4b82      	ldr	r3, [pc, #520]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 8012964:	2200      	movs	r2, #0
 8012966:	739a      	strb	r2, [r3, #14]
      ComplianceTestState.DemodMargin = 0;
 8012968:	4b80      	ldr	r3, [pc, #512]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 801296a:	2200      	movs	r2, #0
 801296c:	73da      	strb	r2, [r3, #15]
      ComplianceTestState.NbGateways = 0;
 801296e:	4b7f      	ldr	r3, [pc, #508]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 8012970:	2200      	movs	r2, #0
 8012972:	741a      	strb	r2, [r3, #16]
      ComplianceTestState.IsRunning = true;
 8012974:	4b7d      	ldr	r3, [pc, #500]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 8012976:	2201      	movs	r2, #1
 8012978:	705a      	strb	r2, [r3, #1]
      ComplianceTestState.State = 1;
 801297a:	4b7c      	ldr	r3, [pc, #496]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 801297c:	2201      	movs	r2, #1
 801297e:	709a      	strb	r2, [r3, #2]

      /* Enable ADR while in compliance test mode */
      mibReq.Type = MIB_ADR;
 8012980:	2304      	movs	r3, #4
 8012982:	723b      	strb	r3, [r7, #8]
      mibReq.Param.AdrEnable = true;
 8012984:	2301      	movs	r3, #1
 8012986:	733b      	strb	r3, [r7, #12]
      LoRaMacMibSetRequestConfirm(&mibReq);
 8012988:	f107 0308 	add.w	r3, r7, #8
 801298c:	4618      	mov	r0, r3
 801298e:	f004 f9ed 	bl	8016d6c <LoRaMacMibSetRequestConfirm>

      /* Disable duty cycle enforcement while in compliance test mode */
      LoRaMacTestSetDutyCycleOn(false);
 8012992:	2000      	movs	r0, #0
 8012994:	f004 ffb8 	bl	8017908 <LoRaMacTestSetDutyCycleOn>

      /* Stop peripherals */
      if (LmhpComplianceParams->StopPeripherals != NULL)
 8012998:	4b75      	ldr	r3, [pc, #468]	; (8012b70 <LmhpComplianceOnMcpsIndication+0x2c8>)
 801299a:	681b      	ldr	r3, [r3, #0]
 801299c:	685b      	ldr	r3, [r3, #4]
 801299e:	2b00      	cmp	r3, #0
 80129a0:	d003      	beq.n	80129aa <LmhpComplianceOnMcpsIndication+0x102>
      {
        LmhpComplianceParams->StopPeripherals();
 80129a2:	4b73      	ldr	r3, [pc, #460]	; (8012b70 <LmhpComplianceOnMcpsIndication+0x2c8>)
 80129a4:	681b      	ldr	r3, [r3, #0]
 80129a6:	685b      	ldr	r3, [r3, #4]
 80129a8:	4798      	blx	r3
      }
      /* Initialize compliance protocol transmission timer */
      TimerInit(&ComplianceTxNextPacketTimer, OnComplianceTxNextPacketTimerEvent);
 80129aa:	2300      	movs	r3, #0
 80129ac:	9300      	str	r3, [sp, #0]
 80129ae:	4b71      	ldr	r3, [pc, #452]	; (8012b74 <LmhpComplianceOnMcpsIndication+0x2cc>)
 80129b0:	2200      	movs	r2, #0
 80129b2:	f04f 31ff 	mov.w	r1, #4294967295
 80129b6:	4870      	ldr	r0, [pc, #448]	; (8012b78 <LmhpComplianceOnMcpsIndication+0x2d0>)
 80129b8:	f00e fa8c 	bl	8020ed4 <UTIL_TIMER_Create>
      TimerSetValue(&ComplianceTxNextPacketTimer, COMPLIANCE_TX_DUTYCYCLE);
 80129bc:	f241 3188 	movw	r1, #5000	; 0x1388
 80129c0:	486d      	ldr	r0, [pc, #436]	; (8012b78 <LmhpComplianceOnMcpsIndication+0x2d0>)
 80129c2:	f00e fb9b 	bl	80210fc <UTIL_TIMER_SetPeriod>

      /* Confirm compliance test protocol activation */
      LmhpComplianceTxProcess();
 80129c6:	f7ff ff05 	bl	80127d4 <LmhpComplianceTxProcess>
 80129ca:	e140      	b.n	8012c4e <LmhpComplianceOnMcpsIndication+0x3a6>
    }
  }
  else
  {
    /* Parse compliance test protocol */
    ComplianceTestState.State = mcpsIndication->Buffer[0];
 80129cc:	687b      	ldr	r3, [r7, #4]
 80129ce:	689b      	ldr	r3, [r3, #8]
 80129d0:	781a      	ldrb	r2, [r3, #0]
 80129d2:	4b66      	ldr	r3, [pc, #408]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 80129d4:	709a      	strb	r2, [r3, #2]
    switch (ComplianceTestState.State)
 80129d6:	4b65      	ldr	r3, [pc, #404]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 80129d8:	789b      	ldrb	r3, [r3, #2]
 80129da:	2b0a      	cmp	r3, #10
 80129dc:	f200 8134 	bhi.w	8012c48 <LmhpComplianceOnMcpsIndication+0x3a0>
 80129e0:	a201      	add	r2, pc, #4	; (adr r2, 80129e8 <LmhpComplianceOnMcpsIndication+0x140>)
 80129e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80129e6:	bf00      	nop
 80129e8:	08012a15 	.word	0x08012a15
 80129ec:	08012a5f 	.word	0x08012a5f
 80129f0:	08012a67 	.word	0x08012a67
 80129f4:	08012a75 	.word	0x08012a75
 80129f8:	08012a83 	.word	0x08012a83
 80129fc:	08012adb 	.word	0x08012adb
 8012a00:	08012aed 	.word	0x08012aed
 8012a04:	08012b3d 	.word	0x08012b3d
 8012a08:	08012bf5 	.word	0x08012bf5
 8012a0c:	08012c07 	.word	0x08012c07
 8012a10:	08012c21 	.word	0x08012c21
    {
      case 0: /* Check compliance test disable command (ii) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 8012a14:	4858      	ldr	r0, [pc, #352]	; (8012b78 <LmhpComplianceOnMcpsIndication+0x2d0>)
 8012a16:	f00e fb01 	bl	802101c <UTIL_TIMER_Stop>

        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 8012a1a:	4b54      	ldr	r3, [pc, #336]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 8012a1c:	2200      	movs	r2, #0
 8012a1e:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 8012a20:	4b52      	ldr	r3, [pc, #328]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 8012a22:	2200      	movs	r2, #0
 8012a24:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 8012a26:	2304      	movs	r3, #4
 8012a28:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 8012a2a:	4b51      	ldr	r3, [pc, #324]	; (8012b70 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8012a2c:	681b      	ldr	r3, [r3, #0]
 8012a2e:	781b      	ldrb	r3, [r3, #0]
 8012a30:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 8012a32:	f107 0308 	add.w	r3, r7, #8
 8012a36:	4618      	mov	r0, r3
 8012a38:	f004 f998 	bl	8016d6c <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 8012a3c:	4b4c      	ldr	r3, [pc, #304]	; (8012b70 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8012a3e:	681b      	ldr	r3, [r3, #0]
 8012a40:	785b      	ldrb	r3, [r3, #1]
 8012a42:	4618      	mov	r0, r3
 8012a44:	f004 ff60 	bl	8017908 <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 8012a48:	4b49      	ldr	r3, [pc, #292]	; (8012b70 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8012a4a:	681b      	ldr	r3, [r3, #0]
 8012a4c:	689b      	ldr	r3, [r3, #8]
 8012a4e:	2b00      	cmp	r3, #0
 8012a50:	f000 80fc 	beq.w	8012c4c <LmhpComplianceOnMcpsIndication+0x3a4>
        {
          LmhpComplianceParams->StartPeripherals();
 8012a54:	4b46      	ldr	r3, [pc, #280]	; (8012b70 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8012a56:	681b      	ldr	r3, [r3, #0]
 8012a58:	689b      	ldr	r3, [r3, #8]
 8012a5a:	4798      	blx	r3
        }
      }
      break;
 8012a5c:	e0f6      	b.n	8012c4c <LmhpComplianceOnMcpsIndication+0x3a4>
      case 1: /* (iii, iv) */
        ComplianceTestState.DataBufferSize = 2;
 8012a5e:	4b43      	ldr	r3, [pc, #268]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 8012a60:	2202      	movs	r2, #2
 8012a62:	71da      	strb	r2, [r3, #7]
        break;
 8012a64:	e0f3      	b.n	8012c4e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 2: /* Enable confirmed messages (v) */
        ComplianceTestState.IsTxConfirmed = true;
 8012a66:	4b41      	ldr	r3, [pc, #260]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 8012a68:	2201      	movs	r2, #1
 8012a6a:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 8012a6c:	4b3f      	ldr	r3, [pc, #252]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 8012a6e:	2201      	movs	r2, #1
 8012a70:	709a      	strb	r2, [r3, #2]
        break;
 8012a72:	e0ec      	b.n	8012c4e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 3:  /* Disable confirmed messages (vi) */
        ComplianceTestState.IsTxConfirmed = false;
 8012a74:	4b3d      	ldr	r3, [pc, #244]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 8012a76:	2200      	movs	r2, #0
 8012a78:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 8012a7a:	4b3c      	ldr	r3, [pc, #240]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 8012a7c:	2201      	movs	r2, #1
 8012a7e:	709a      	strb	r2, [r3, #2]
        break;
 8012a80:	e0e5      	b.n	8012c4e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 4: /* (vii) */
        ComplianceTestState.DataBufferSize = mcpsIndication->BufferSize;
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	7b1a      	ldrb	r2, [r3, #12]
 8012a86:	4b39      	ldr	r3, [pc, #228]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 8012a88:	71da      	strb	r2, [r3, #7]

        ComplianceTestState.DataBuffer[0] = 4;
 8012a8a:	4b38      	ldr	r3, [pc, #224]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 8012a8c:	689b      	ldr	r3, [r3, #8]
 8012a8e:	2204      	movs	r2, #4
 8012a90:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 8012a92:	2301      	movs	r3, #1
 8012a94:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8012a98:	e012      	b.n	8012ac0 <LmhpComplianceOnMcpsIndication+0x218>
        {
          ComplianceTestState.DataBuffer[i] = mcpsIndication->Buffer[i] + 1;
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	689a      	ldr	r2, [r3, #8]
 8012a9e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8012aa2:	4413      	add	r3, r2
 8012aa4:	781a      	ldrb	r2, [r3, #0]
 8012aa6:	4b31      	ldr	r3, [pc, #196]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 8012aa8:	6899      	ldr	r1, [r3, #8]
 8012aaa:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8012aae:	440b      	add	r3, r1
 8012ab0:	3201      	adds	r2, #1
 8012ab2:	b2d2      	uxtb	r2, r2
 8012ab4:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 8012ab6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8012aba:	3301      	adds	r3, #1
 8012abc:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8012ac0:	4b2a      	ldr	r3, [pc, #168]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 8012ac2:	799a      	ldrb	r2, [r3, #6]
 8012ac4:	4b29      	ldr	r3, [pc, #164]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 8012ac6:	79db      	ldrb	r3, [r3, #7]
 8012ac8:	4293      	cmp	r3, r2
 8012aca:	bf28      	it	cs
 8012acc:	4613      	movcs	r3, r2
 8012ace:	b2db      	uxtb	r3, r3
 8012ad0:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8012ad4:	429a      	cmp	r2, r3
 8012ad6:	d3e0      	bcc.n	8012a9a <LmhpComplianceOnMcpsIndication+0x1f2>
        }
        break;
 8012ad8:	e0b9      	b.n	8012c4e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 5: /* (viii) */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_LINK_CHECK;
 8012ada:	2304      	movs	r3, #4
 8012adc:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68

        LoRaMacMlmeRequest(&mlmeReq);
 8012ae0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8012ae4:	4618      	mov	r0, r3
 8012ae6:	f004 fccd 	bl	8017484 <LoRaMacMlmeRequest>
      }
      break;
 8012aea:	e0b0      	b.n	8012c4e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 6: /* (ix) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 8012aec:	4822      	ldr	r0, [pc, #136]	; (8012b78 <LmhpComplianceOnMcpsIndication+0x2d0>)
 8012aee:	f00e fa95 	bl	802101c <UTIL_TIMER_Stop>

        /* Disable TestMode and revert back to normal operation */
        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 8012af2:	4b1e      	ldr	r3, [pc, #120]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 8012af4:	2200      	movs	r2, #0
 8012af6:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 8012af8:	4b1c      	ldr	r3, [pc, #112]	; (8012b6c <LmhpComplianceOnMcpsIndication+0x2c4>)
 8012afa:	2200      	movs	r2, #0
 8012afc:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 8012afe:	2304      	movs	r3, #4
 8012b00:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 8012b02:	4b1b      	ldr	r3, [pc, #108]	; (8012b70 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8012b04:	681b      	ldr	r3, [r3, #0]
 8012b06:	781b      	ldrb	r3, [r3, #0]
 8012b08:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 8012b0a:	f107 0308 	add.w	r3, r7, #8
 8012b0e:	4618      	mov	r0, r3
 8012b10:	f004 f92c 	bl	8016d6c <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 8012b14:	4b16      	ldr	r3, [pc, #88]	; (8012b70 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8012b16:	681b      	ldr	r3, [r3, #0]
 8012b18:	785b      	ldrb	r3, [r3, #1]
 8012b1a:	4618      	mov	r0, r3
 8012b1c:	f004 fef4 	bl	8017908 <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 8012b20:	4b13      	ldr	r3, [pc, #76]	; (8012b70 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8012b22:	681b      	ldr	r3, [r3, #0]
 8012b24:	689b      	ldr	r3, [r3, #8]
 8012b26:	2b00      	cmp	r3, #0
 8012b28:	d003      	beq.n	8012b32 <LmhpComplianceOnMcpsIndication+0x28a>
        {
          LmhpComplianceParams->StartPeripherals();
 8012b2a:	4b11      	ldr	r3, [pc, #68]	; (8012b70 <LmhpComplianceOnMcpsIndication+0x2c8>)
 8012b2c:	681b      	ldr	r3, [r3, #0]
 8012b2e:	689b      	ldr	r3, [r3, #8]
 8012b30:	4798      	blx	r3
        }

        LmhpCompliancePackage.OnJoinRequest(ACTIVATION_TYPE_OTAA);
 8012b32:	4b12      	ldr	r3, [pc, #72]	; (8012b7c <LmhpComplianceOnMcpsIndication+0x2d4>)
 8012b34:	6a1b      	ldr	r3, [r3, #32]
 8012b36:	2002      	movs	r0, #2
 8012b38:	4798      	blx	r3
      }
      break;
 8012b3a:	e088      	b.n	8012c4e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 7: /* (x) */
      {
        MlmeReq_t mlmeReq;
        if (mcpsIndication->BufferSize == 3)
 8012b3c:	687b      	ldr	r3, [r7, #4]
 8012b3e:	7b1b      	ldrb	r3, [r3, #12]
 8012b40:	2b03      	cmp	r3, #3
 8012b42:	d11d      	bne.n	8012b80 <LmhpComplianceOnMcpsIndication+0x2d8>
        {
          mlmeReq.Type = MLME_TXCW;
 8012b44:	2305      	movs	r3, #5
 8012b46:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 8012b4a:	687b      	ldr	r3, [r7, #4]
 8012b4c:	689b      	ldr	r3, [r3, #8]
 8012b4e:	3301      	adds	r3, #1
 8012b50:	781b      	ldrb	r3, [r3, #0]
 8012b52:	021b      	lsls	r3, r3, #8
 8012b54:	b21a      	sxth	r2, r3
 8012b56:	687b      	ldr	r3, [r7, #4]
 8012b58:	689b      	ldr	r3, [r3, #8]
 8012b5a:	3302      	adds	r3, #2
 8012b5c:	781b      	ldrb	r3, [r3, #0]
 8012b5e:	b21b      	sxth	r3, r3
 8012b60:	4313      	orrs	r3, r2
 8012b62:	b21b      	sxth	r3, r3
 8012b64:	b29b      	uxth	r3, r3
 8012b66:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 8012b6a:	e03a      	b.n	8012be2 <LmhpComplianceOnMcpsIndication+0x33a>
 8012b6c:	200009d4 	.word	0x200009d4
 8012b70:	200009e8 	.word	0x200009e8
 8012b74:	08012c65 	.word	0x08012c65
 8012b78:	200009bc 	.word	0x200009bc
 8012b7c:	20000180 	.word	0x20000180
        }
        else if (mcpsIndication->BufferSize == 7)
 8012b80:	687b      	ldr	r3, [r7, #4]
 8012b82:	7b1b      	ldrb	r3, [r3, #12]
 8012b84:	2b07      	cmp	r3, #7
 8012b86:	d12c      	bne.n	8012be2 <LmhpComplianceOnMcpsIndication+0x33a>
        {
          mlmeReq.Type = MLME_TXCW_1;
 8012b88:	2306      	movs	r3, #6
 8012b8a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	689b      	ldr	r3, [r3, #8]
 8012b92:	3301      	adds	r3, #1
 8012b94:	781b      	ldrb	r3, [r3, #0]
 8012b96:	021b      	lsls	r3, r3, #8
 8012b98:	b21a      	sxth	r2, r3
 8012b9a:	687b      	ldr	r3, [r7, #4]
 8012b9c:	689b      	ldr	r3, [r3, #8]
 8012b9e:	3302      	adds	r3, #2
 8012ba0:	781b      	ldrb	r3, [r3, #0]
 8012ba2:	b21b      	sxth	r3, r3
 8012ba4:	4313      	orrs	r3, r2
 8012ba6:	b21b      	sxth	r3, r3
 8012ba8:	b29b      	uxth	r3, r3
 8012baa:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
          mlmeReq.Req.TxCw.Frequency = (uint32_t)((mcpsIndication->Buffer[3] << 16) | (mcpsIndication->Buffer[4] << 8) | mcpsIndication->Buffer[5]) * 100;
 8012bae:	687b      	ldr	r3, [r7, #4]
 8012bb0:	689b      	ldr	r3, [r3, #8]
 8012bb2:	3303      	adds	r3, #3
 8012bb4:	781b      	ldrb	r3, [r3, #0]
 8012bb6:	041a      	lsls	r2, r3, #16
 8012bb8:	687b      	ldr	r3, [r7, #4]
 8012bba:	689b      	ldr	r3, [r3, #8]
 8012bbc:	3304      	adds	r3, #4
 8012bbe:	781b      	ldrb	r3, [r3, #0]
 8012bc0:	021b      	lsls	r3, r3, #8
 8012bc2:	4313      	orrs	r3, r2
 8012bc4:	687a      	ldr	r2, [r7, #4]
 8012bc6:	6892      	ldr	r2, [r2, #8]
 8012bc8:	3205      	adds	r2, #5
 8012bca:	7812      	ldrb	r2, [r2, #0]
 8012bcc:	4313      	orrs	r3, r2
 8012bce:	461a      	mov	r2, r3
 8012bd0:	2364      	movs	r3, #100	; 0x64
 8012bd2:	fb03 f302 	mul.w	r3, r3, r2
 8012bd6:	65fb      	str	r3, [r7, #92]	; 0x5c
          mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[6];
 8012bd8:	687b      	ldr	r3, [r7, #4]
 8012bda:	689b      	ldr	r3, [r3, #8]
 8012bdc:	799b      	ldrb	r3, [r3, #6]
 8012bde:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
        }
        LoRaMacMlmeRequest(&mlmeReq);
 8012be2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8012be6:	4618      	mov	r0, r3
 8012be8:	f004 fc4c 	bl	8017484 <LoRaMacMlmeRequest>
        ComplianceTestState.State = 1;
 8012bec:	4b19      	ldr	r3, [pc, #100]	; (8012c54 <LmhpComplianceOnMcpsIndication+0x3ac>)
 8012bee:	2201      	movs	r2, #1
 8012bf0:	709a      	strb	r2, [r3, #2]
      }
      break;
 8012bf2:	e02c      	b.n	8012c4e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 8: /* Send DeviceTimeReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_DEVICE_TIME;
 8012bf4:	230a      	movs	r3, #10
 8012bf6:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

        LoRaMacMlmeRequest(&mlmeReq);
 8012bfa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8012bfe:	4618      	mov	r0, r3
 8012c00:	f004 fc40 	bl	8017484 <LoRaMacMlmeRequest>
      }
      break;
 8012c04:	e023      	b.n	8012c4e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 9: /* Switch end device Class */
      {
        MibRequestConfirm_t mibReq;

        mibReq.Type = MIB_DEVICE_CLASS;
 8012c06:	2300      	movs	r3, #0
 8012c08:	723b      	strb	r3, [r7, #8]
        /* CLASS_A = 0, CLASS_B = 1, CLASS_C = 2 */
        mibReq.Param.Class = (DeviceClass_t)mcpsIndication->Buffer[1];;
 8012c0a:	687b      	ldr	r3, [r7, #4]
 8012c0c:	689b      	ldr	r3, [r3, #8]
 8012c0e:	3301      	adds	r3, #1
 8012c10:	781b      	ldrb	r3, [r3, #0]
 8012c12:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 8012c14:	f107 0308 	add.w	r3, r7, #8
 8012c18:	4618      	mov	r0, r3
 8012c1a:	f004 f8a7 	bl	8016d6c <LoRaMacMibSetRequestConfirm>
      }
      break;
 8012c1e:	e016      	b.n	8012c4e <LmhpComplianceOnMcpsIndication+0x3a6>
      case 10: /* Send PingSlotInfoReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_PING_SLOT_INFO;
 8012c20:	230d      	movs	r3, #13
 8012c22:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
        mlmeReq.Req.PingSlotInfo.PingSlot.Value = mcpsIndication->Buffer[1];
 8012c26:	687b      	ldr	r3, [r7, #4]
 8012c28:	689b      	ldr	r3, [r3, #8]
 8012c2a:	785b      	ldrb	r3, [r3, #1]
 8012c2c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

        LoRaMacMlmeRequest(&mlmeReq);
 8012c30:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8012c34:	4618      	mov	r0, r3
 8012c36:	f004 fc25 	bl	8017484 <LoRaMacMlmeRequest>
      }
      break;
 8012c3a:	e008      	b.n	8012c4e <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 8012c3c:	bf00      	nop
 8012c3e:	e006      	b.n	8012c4e <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 8012c40:	bf00      	nop
 8012c42:	e004      	b.n	8012c4e <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 8012c44:	bf00      	nop
 8012c46:	e002      	b.n	8012c4e <LmhpComplianceOnMcpsIndication+0x3a6>
      default:
        break;
 8012c48:	bf00      	nop
 8012c4a:	e000      	b.n	8012c4e <LmhpComplianceOnMcpsIndication+0x3a6>
      break;
 8012c4c:	bf00      	nop
    }
  }
}
 8012c4e:	3780      	adds	r7, #128	; 0x80
 8012c50:	46bd      	mov	sp, r7
 8012c52:	bd80      	pop	{r7, pc}
 8012c54:	200009d4 	.word	0x200009d4

08012c58 <LmhpComplianceProcess>:

static void LmhpComplianceProcess(void)
{
 8012c58:	b480      	push	{r7}
 8012c5a:	af00      	add	r7, sp, #0
  /* Nothing to process */
}
 8012c5c:	bf00      	nop
 8012c5e:	46bd      	mov	sp, r7
 8012c60:	bc80      	pop	{r7}
 8012c62:	4770      	bx	lr

08012c64 <OnComplianceTxNextPacketTimerEvent>:

static void OnComplianceTxNextPacketTimerEvent(void *context)
{
 8012c64:	b580      	push	{r7, lr}
 8012c66:	b082      	sub	sp, #8
 8012c68:	af00      	add	r7, sp, #0
 8012c6a:	6078      	str	r0, [r7, #4]
  LmhpComplianceTxProcess();
 8012c6c:	f7ff fdb2 	bl	80127d4 <LmhpComplianceTxProcess>
}
 8012c70:	bf00      	nop
 8012c72:	3708      	adds	r7, #8
 8012c74:	46bd      	mov	sp, r7
 8012c76:	bd80      	pop	{r7, pc}

08012c78 <OnRadioTxDone>:
 */
static void LoRaMacHandleIndicationEvents( void );

/* Private  functions ---------------------------------------------------------*/
static void OnRadioTxDone( void )
{
 8012c78:	b590      	push	{r4, r7, lr}
 8012c7a:	b083      	sub	sp, #12
 8012c7c:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 8012c7e:	f00e fae7 	bl	8021250 <UTIL_TIMER_GetCurrentTime>
 8012c82:	4603      	mov	r3, r0
 8012c84:	4a16      	ldr	r2, [pc, #88]	; (8012ce0 <OnRadioTxDone+0x68>)
 8012c86:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 8012c88:	4c16      	ldr	r4, [pc, #88]	; (8012ce4 <OnRadioTxDone+0x6c>)
 8012c8a:	463b      	mov	r3, r7
 8012c8c:	4618      	mov	r0, r3
 8012c8e:	f00d fcd7 	bl	8020640 <SysTimeGet>
 8012c92:	f504 734e 	add.w	r3, r4, #824	; 0x338
 8012c96:	463a      	mov	r2, r7
 8012c98:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012c9c:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 8012ca0:	4a11      	ldr	r2, [pc, #68]	; (8012ce8 <OnRadioTxDone+0x70>)
 8012ca2:	7813      	ldrb	r3, [r2, #0]
 8012ca4:	f043 0310 	orr.w	r3, r3, #16
 8012ca8:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8012caa:	4b0e      	ldr	r3, [pc, #56]	; (8012ce4 <OnRadioTxDone+0x6c>)
 8012cac:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8012cb0:	2b00      	cmp	r3, #0
 8012cb2:	d00a      	beq.n	8012cca <OnRadioTxDone+0x52>
 8012cb4:	4b0b      	ldr	r3, [pc, #44]	; (8012ce4 <OnRadioTxDone+0x6c>)
 8012cb6:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8012cba:	68db      	ldr	r3, [r3, #12]
 8012cbc:	2b00      	cmp	r3, #0
 8012cbe:	d004      	beq.n	8012cca <OnRadioTxDone+0x52>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8012cc0:	4b08      	ldr	r3, [pc, #32]	; (8012ce4 <OnRadioTxDone+0x6c>)
 8012cc2:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8012cc6:	68db      	ldr	r3, [r3, #12]
 8012cc8:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 8012cca:	4b08      	ldr	r3, [pc, #32]	; (8012cec <OnRadioTxDone+0x74>)
 8012ccc:	2201      	movs	r2, #1
 8012cce:	2100      	movs	r1, #0
 8012cd0:	2002      	movs	r0, #2
 8012cd2:	f00e fb9b 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
}
 8012cd6:	bf00      	nop
 8012cd8:	370c      	adds	r7, #12
 8012cda:	46bd      	mov	sp, r7
 8012cdc:	bd90      	pop	{r4, r7, pc}
 8012cde:	bf00      	nop
 8012ce0:	20001df4 	.word	0x20001df4
 8012ce4:	200009ec 	.word	0x200009ec
 8012ce8:	2000101c 	.word	0x2000101c
 8012cec:	08025f98 	.word	0x08025f98

08012cf0 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 8012cf0:	b580      	push	{r7, lr}
 8012cf2:	b084      	sub	sp, #16
 8012cf4:	af00      	add	r7, sp, #0
 8012cf6:	60f8      	str	r0, [r7, #12]
 8012cf8:	4608      	mov	r0, r1
 8012cfa:	4611      	mov	r1, r2
 8012cfc:	461a      	mov	r2, r3
 8012cfe:	4603      	mov	r3, r0
 8012d00:	817b      	strh	r3, [r7, #10]
 8012d02:	460b      	mov	r3, r1
 8012d04:	813b      	strh	r3, [r7, #8]
 8012d06:	4613      	mov	r3, r2
 8012d08:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 8012d0a:	f00e faa1 	bl	8021250 <UTIL_TIMER_GetCurrentTime>
 8012d0e:	4603      	mov	r3, r0
 8012d10:	4a16      	ldr	r2, [pc, #88]	; (8012d6c <OnRadioRxDone+0x7c>)
 8012d12:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 8012d14:	4a15      	ldr	r2, [pc, #84]	; (8012d6c <OnRadioRxDone+0x7c>)
 8012d16:	68fb      	ldr	r3, [r7, #12]
 8012d18:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 8012d1a:	4a14      	ldr	r2, [pc, #80]	; (8012d6c <OnRadioRxDone+0x7c>)
 8012d1c:	897b      	ldrh	r3, [r7, #10]
 8012d1e:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 8012d20:	4a12      	ldr	r2, [pc, #72]	; (8012d6c <OnRadioRxDone+0x7c>)
 8012d22:	893b      	ldrh	r3, [r7, #8]
 8012d24:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 8012d26:	4a11      	ldr	r2, [pc, #68]	; (8012d6c <OnRadioRxDone+0x7c>)
 8012d28:	79fb      	ldrb	r3, [r7, #7]
 8012d2a:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 8012d2c:	4a10      	ldr	r2, [pc, #64]	; (8012d70 <OnRadioRxDone+0x80>)
 8012d2e:	7813      	ldrb	r3, [r2, #0]
 8012d30:	f043 0308 	orr.w	r3, r3, #8
 8012d34:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8012d36:	4b0f      	ldr	r3, [pc, #60]	; (8012d74 <OnRadioRxDone+0x84>)
 8012d38:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8012d3c:	2b00      	cmp	r3, #0
 8012d3e:	d00a      	beq.n	8012d56 <OnRadioRxDone+0x66>
 8012d40:	4b0c      	ldr	r3, [pc, #48]	; (8012d74 <OnRadioRxDone+0x84>)
 8012d42:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8012d46:	68db      	ldr	r3, [r3, #12]
 8012d48:	2b00      	cmp	r3, #0
 8012d4a:	d004      	beq.n	8012d56 <OnRadioRxDone+0x66>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8012d4c:	4b09      	ldr	r3, [pc, #36]	; (8012d74 <OnRadioRxDone+0x84>)
 8012d4e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8012d52:	68db      	ldr	r3, [r3, #12]
 8012d54:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 8012d56:	4b08      	ldr	r3, [pc, #32]	; (8012d78 <OnRadioRxDone+0x88>)
 8012d58:	2201      	movs	r2, #1
 8012d5a:	2100      	movs	r1, #0
 8012d5c:	2002      	movs	r0, #2
 8012d5e:	f00e fb55 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
}
 8012d62:	bf00      	nop
 8012d64:	3710      	adds	r7, #16
 8012d66:	46bd      	mov	sp, r7
 8012d68:	bd80      	pop	{r7, pc}
 8012d6a:	bf00      	nop
 8012d6c:	20001df8 	.word	0x20001df8
 8012d70:	2000101c 	.word	0x2000101c
 8012d74:	200009ec 	.word	0x200009ec
 8012d78:	08025fa8 	.word	0x08025fa8

08012d7c <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 8012d7c:	b580      	push	{r7, lr}
 8012d7e:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 8012d80:	4a0e      	ldr	r2, [pc, #56]	; (8012dbc <OnRadioTxTimeout+0x40>)
 8012d82:	7813      	ldrb	r3, [r2, #0]
 8012d84:	f043 0304 	orr.w	r3, r3, #4
 8012d88:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8012d8a:	4b0d      	ldr	r3, [pc, #52]	; (8012dc0 <OnRadioTxTimeout+0x44>)
 8012d8c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	d00a      	beq.n	8012daa <OnRadioTxTimeout+0x2e>
 8012d94:	4b0a      	ldr	r3, [pc, #40]	; (8012dc0 <OnRadioTxTimeout+0x44>)
 8012d96:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8012d9a:	68db      	ldr	r3, [r3, #12]
 8012d9c:	2b00      	cmp	r3, #0
 8012d9e:	d004      	beq.n	8012daa <OnRadioTxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8012da0:	4b07      	ldr	r3, [pc, #28]	; (8012dc0 <OnRadioTxTimeout+0x44>)
 8012da2:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8012da6:	68db      	ldr	r3, [r3, #12]
 8012da8:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 8012daa:	4b06      	ldr	r3, [pc, #24]	; (8012dc4 <OnRadioTxTimeout+0x48>)
 8012dac:	2201      	movs	r2, #1
 8012dae:	2100      	movs	r1, #0
 8012db0:	2002      	movs	r0, #2
 8012db2:	f00e fb2b 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
}
 8012db6:	bf00      	nop
 8012db8:	bd80      	pop	{r7, pc}
 8012dba:	bf00      	nop
 8012dbc:	2000101c 	.word	0x2000101c
 8012dc0:	200009ec 	.word	0x200009ec
 8012dc4:	08025fb8 	.word	0x08025fb8

08012dc8 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 8012dc8:	b580      	push	{r7, lr}
 8012dca:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 8012dcc:	4a0b      	ldr	r2, [pc, #44]	; (8012dfc <OnRadioRxError+0x34>)
 8012dce:	7813      	ldrb	r3, [r2, #0]
 8012dd0:	f043 0302 	orr.w	r3, r3, #2
 8012dd4:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8012dd6:	4b0a      	ldr	r3, [pc, #40]	; (8012e00 <OnRadioRxError+0x38>)
 8012dd8:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8012ddc:	2b00      	cmp	r3, #0
 8012dde:	d00a      	beq.n	8012df6 <OnRadioRxError+0x2e>
 8012de0:	4b07      	ldr	r3, [pc, #28]	; (8012e00 <OnRadioRxError+0x38>)
 8012de2:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8012de6:	68db      	ldr	r3, [r3, #12]
 8012de8:	2b00      	cmp	r3, #0
 8012dea:	d004      	beq.n	8012df6 <OnRadioRxError+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8012dec:	4b04      	ldr	r3, [pc, #16]	; (8012e00 <OnRadioRxError+0x38>)
 8012dee:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8012df2:	68db      	ldr	r3, [r3, #12]
 8012df4:	4798      	blx	r3
    }
}
 8012df6:	bf00      	nop
 8012df8:	bd80      	pop	{r7, pc}
 8012dfa:	bf00      	nop
 8012dfc:	2000101c 	.word	0x2000101c
 8012e00:	200009ec 	.word	0x200009ec

08012e04 <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 8012e04:	b580      	push	{r7, lr}
 8012e06:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 8012e08:	4a0e      	ldr	r2, [pc, #56]	; (8012e44 <OnRadioRxTimeout+0x40>)
 8012e0a:	7813      	ldrb	r3, [r2, #0]
 8012e0c:	f043 0301 	orr.w	r3, r3, #1
 8012e10:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8012e12:	4b0d      	ldr	r3, [pc, #52]	; (8012e48 <OnRadioRxTimeout+0x44>)
 8012e14:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8012e18:	2b00      	cmp	r3, #0
 8012e1a:	d00a      	beq.n	8012e32 <OnRadioRxTimeout+0x2e>
 8012e1c:	4b0a      	ldr	r3, [pc, #40]	; (8012e48 <OnRadioRxTimeout+0x44>)
 8012e1e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8012e22:	68db      	ldr	r3, [r3, #12]
 8012e24:	2b00      	cmp	r3, #0
 8012e26:	d004      	beq.n	8012e32 <OnRadioRxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8012e28:	4b07      	ldr	r3, [pc, #28]	; (8012e48 <OnRadioRxTimeout+0x44>)
 8012e2a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8012e2e:	68db      	ldr	r3, [r3, #12]
 8012e30:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 8012e32:	4b06      	ldr	r3, [pc, #24]	; (8012e4c <OnRadioRxTimeout+0x48>)
 8012e34:	2201      	movs	r2, #1
 8012e36:	2100      	movs	r1, #0
 8012e38:	2002      	movs	r0, #2
 8012e3a:	f00e fae7 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
}
 8012e3e:	bf00      	nop
 8012e40:	bd80      	pop	{r7, pc}
 8012e42:	bf00      	nop
 8012e44:	2000101c 	.word	0x2000101c
 8012e48:	200009ec 	.word	0x200009ec
 8012e4c:	08025fc8 	.word	0x08025fc8

08012e50 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 8012e50:	b480      	push	{r7}
 8012e52:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8012e54:	4b09      	ldr	r3, [pc, #36]	; (8012e7c <UpdateRxSlotIdleState+0x2c>)
 8012e56:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012e5a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8012e5e:	2b02      	cmp	r3, #2
 8012e60:	d004      	beq.n	8012e6c <UpdateRxSlotIdleState+0x1c>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 8012e62:	4b06      	ldr	r3, [pc, #24]	; (8012e7c <UpdateRxSlotIdleState+0x2c>)
 8012e64:	2206      	movs	r2, #6
 8012e66:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 8012e6a:	e003      	b.n	8012e74 <UpdateRxSlotIdleState+0x24>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 8012e6c:	4b03      	ldr	r3, [pc, #12]	; (8012e7c <UpdateRxSlotIdleState+0x2c>)
 8012e6e:	2202      	movs	r2, #2
 8012e70:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
}
 8012e74:	bf00      	nop
 8012e76:	46bd      	mov	sp, r7
 8012e78:	bc80      	pop	{r7}
 8012e7a:	4770      	bx	lr
 8012e7c:	200009ec 	.word	0x200009ec

08012e80 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 8012e80:	b580      	push	{r7, lr}
 8012e82:	b08e      	sub	sp, #56	; 0x38
 8012e84:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8012e86:	4b4b      	ldr	r3, [pc, #300]	; (8012fb4 <ProcessRadioTxDone+0x134>)
 8012e88:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012e8c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8012e90:	2b02      	cmp	r3, #2
 8012e92:	d002      	beq.n	8012e9a <ProcessRadioTxDone+0x1a>
    {
        Radio.Sleep( );
 8012e94:	4b48      	ldr	r3, [pc, #288]	; (8012fb8 <ProcessRadioTxDone+0x138>)
 8012e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012e98:	4798      	blx	r3
    }
    // Setup timers
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 8012e9a:	4b46      	ldr	r3, [pc, #280]	; (8012fb4 <ProcessRadioTxDone+0x134>)
 8012e9c:	f8d3 33b0 	ldr.w	r3, [r3, #944]	; 0x3b0
 8012ea0:	4619      	mov	r1, r3
 8012ea2:	4846      	ldr	r0, [pc, #280]	; (8012fbc <ProcessRadioTxDone+0x13c>)
 8012ea4:	f00e f92a 	bl	80210fc <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 8012ea8:	4844      	ldr	r0, [pc, #272]	; (8012fbc <ProcessRadioTxDone+0x13c>)
 8012eaa:	f00e f849 	bl	8020f40 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 8012eae:	4b41      	ldr	r3, [pc, #260]	; (8012fb4 <ProcessRadioTxDone+0x134>)
 8012eb0:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 8012eb4:	4619      	mov	r1, r3
 8012eb6:	4842      	ldr	r0, [pc, #264]	; (8012fc0 <ProcessRadioTxDone+0x140>)
 8012eb8:	f00e f920 	bl	80210fc <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 8012ebc:	4840      	ldr	r0, [pc, #256]	; (8012fc0 <ProcessRadioTxDone+0x140>)
 8012ebe:	f00e f83f 	bl	8020f40 <UTIL_TIMER_Start>

    if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 8012ec2:	4b3c      	ldr	r3, [pc, #240]	; (8012fb4 <ProcessRadioTxDone+0x134>)
 8012ec4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012ec8:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8012ecc:	2b02      	cmp	r3, #2
 8012ece:	d004      	beq.n	8012eda <ProcessRadioTxDone+0x5a>
 8012ed0:	4b38      	ldr	r3, [pc, #224]	; (8012fb4 <ProcessRadioTxDone+0x134>)
 8012ed2:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8012ed6:	2b00      	cmp	r3, #0
 8012ed8:	d01a      	beq.n	8012f10 <ProcessRadioTxDone+0x90>
    {
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 8012eda:	2316      	movs	r3, #22
 8012edc:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8012ee0:	4b34      	ldr	r3, [pc, #208]	; (8012fb4 <ProcessRadioTxDone+0x134>)
 8012ee2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012ee6:	781b      	ldrb	r3, [r3, #0]
 8012ee8:	f107 0220 	add.w	r2, r7, #32
 8012eec:	4611      	mov	r1, r2
 8012eee:	4618      	mov	r0, r3
 8012ef0:	f006 fe05 	bl	8019afe <RegionGetPhyParam>
 8012ef4:	4603      	mov	r3, r0
 8012ef6:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 8012ef8:	4b2e      	ldr	r3, [pc, #184]	; (8012fb4 <ProcessRadioTxDone+0x134>)
 8012efa:	f8d3 23b4 	ldr.w	r2, [r3, #948]	; 0x3b4
 8012efe:	69fb      	ldr	r3, [r7, #28]
 8012f00:	4413      	add	r3, r2
 8012f02:	4619      	mov	r1, r3
 8012f04:	482f      	ldr	r0, [pc, #188]	; (8012fc4 <ProcessRadioTxDone+0x144>)
 8012f06:	f00e f8f9 	bl	80210fc <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.AckTimeoutTimer );
 8012f0a:	482e      	ldr	r0, [pc, #184]	; (8012fc4 <ProcessRadioTxDone+0x144>)
 8012f0c:	f00e f818 	bl	8020f40 <UTIL_TIMER_Start>
    }

    // Update Aggregated last tx done time
    MacCtx.NvmCtx->LastTxDoneTime = TxDoneParams.CurTime;
 8012f10:	4b28      	ldr	r3, [pc, #160]	; (8012fb4 <ProcessRadioTxDone+0x134>)
 8012f12:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012f16:	4a2c      	ldr	r2, [pc, #176]	; (8012fc8 <ProcessRadioTxDone+0x148>)
 8012f18:	6812      	ldr	r2, [r2, #0]
 8012f1a:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 8012f1e:	4b25      	ldr	r3, [pc, #148]	; (8012fb4 <ProcessRadioTxDone+0x134>)
 8012f20:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 8012f24:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 8012f26:	4b28      	ldr	r3, [pc, #160]	; (8012fc8 <ProcessRadioTxDone+0x148>)
 8012f28:	681b      	ldr	r3, [r3, #0]
 8012f2a:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 8012f2c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8012f30:	4618      	mov	r0, r3
 8012f32:	f00d fbbd 	bl	80206b0 <SysTimeGetMcuTime>
 8012f36:	4b1f      	ldr	r3, [pc, #124]	; (8012fb4 <ProcessRadioTxDone+0x134>)
 8012f38:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012f3c:	4638      	mov	r0, r7
 8012f3e:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 8012f42:	9200      	str	r2, [sp, #0]
 8012f44:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8012f48:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8012f4c:	ca06      	ldmia	r2, {r1, r2}
 8012f4e:	f00d fb10 	bl	8020572 <SysTimeSub>
 8012f52:	f107 0314 	add.w	r3, r7, #20
 8012f56:	463a      	mov	r2, r7
 8012f58:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012f5c:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 8012f60:	4b14      	ldr	r3, [pc, #80]	; (8012fb4 <ProcessRadioTxDone+0x134>)
 8012f62:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8012f66:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 8012f68:	2301      	movs	r3, #1
 8012f6a:	727b      	strb	r3, [r7, #9]
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8012f6c:	4b11      	ldr	r3, [pc, #68]	; (8012fb4 <ProcessRadioTxDone+0x134>)
 8012f6e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012f72:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 8012f76:	2b00      	cmp	r3, #0
 8012f78:	d101      	bne.n	8012f7e <ProcessRadioTxDone+0xfe>
    {
        txDone.Joined  = false;
 8012f7a:	2300      	movs	r3, #0
 8012f7c:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( MacCtx.NvmCtx->Region, &txDone );
 8012f7e:	4b0d      	ldr	r3, [pc, #52]	; (8012fb4 <ProcessRadioTxDone+0x134>)
 8012f80:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8012f84:	781b      	ldrb	r3, [r3, #0]
 8012f86:	f107 0208 	add.w	r2, r7, #8
 8012f8a:	4611      	mov	r1, r2
 8012f8c:	4618      	mov	r0, r3
 8012f8e:	f006 fdd8 	bl	8019b42 <RegionSetBandTxDone>

    if( MacCtx.NodeAckRequested == false )
 8012f92:	4b08      	ldr	r3, [pc, #32]	; (8012fb4 <ProcessRadioTxDone+0x134>)
 8012f94:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8012f98:	f083 0301 	eor.w	r3, r3, #1
 8012f9c:	b2db      	uxtb	r3, r3
 8012f9e:	2b00      	cmp	r3, #0
 8012fa0:	d003      	beq.n	8012faa <ProcessRadioTxDone+0x12a>
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8012fa2:	4b04      	ldr	r3, [pc, #16]	; (8012fb4 <ProcessRadioTxDone+0x134>)
 8012fa4:	2200      	movs	r2, #0
 8012fa6:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    }
}
 8012faa:	bf00      	nop
 8012fac:	3730      	adds	r7, #48	; 0x30
 8012fae:	46bd      	mov	sp, r7
 8012fb0:	bd80      	pop	{r7, pc}
 8012fb2:	bf00      	nop
 8012fb4:	200009ec 	.word	0x200009ec
 8012fb8:	08026710 	.word	0x08026710
 8012fbc:	20000d6c 	.word	0x20000d6c
 8012fc0:	20000d84 	.word	0x20000d84
 8012fc4:	20000de4 	.word	0x20000de4
 8012fc8:	20001df4 	.word	0x20001df4

08012fcc <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 8012fcc:	b580      	push	{r7, lr}
 8012fce:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 8012fd0:	4b10      	ldr	r3, [pc, #64]	; (8013014 <PrepareRxDoneAbort+0x48>)
 8012fd2:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012fd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012fda:	4a0e      	ldr	r2, [pc, #56]	; (8013014 <PrepareRxDoneAbort+0x48>)
 8012fdc:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    if( MacCtx.NodeAckRequested == true )
 8012fe0:	4b0c      	ldr	r3, [pc, #48]	; (8013014 <PrepareRxDoneAbort+0x48>)
 8012fe2:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8012fe6:	2b00      	cmp	r3, #0
 8012fe8:	d002      	beq.n	8012ff0 <PrepareRxDoneAbort+0x24>
    {
        OnAckTimeoutTimerEvent( NULL );
 8012fea:	2000      	movs	r0, #0
 8012fec:	f001 f846 	bl	801407c <OnAckTimeoutTimerEvent>
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 8012ff0:	4a08      	ldr	r2, [pc, #32]	; (8013014 <PrepareRxDoneAbort+0x48>)
 8012ff2:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012ff6:	f043 0302 	orr.w	r3, r3, #2
 8012ffa:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    MacCtx.MacFlags.Bits.MacDone = 1;
 8012ffe:	4a05      	ldr	r2, [pc, #20]	; (8013014 <PrepareRxDoneAbort+0x48>)
 8013000:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8013004:	f043 0320 	orr.w	r3, r3, #32
 8013008:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 801300c:	f7ff ff20 	bl	8012e50 <UpdateRxSlotIdleState>
}
 8013010:	bf00      	nop
 8013012:	bd80      	pop	{r7, pc}
 8013014:	200009ec 	.word	0x200009ec

08013018 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 8013018:	b5b0      	push	{r4, r5, r7, lr}
 801301a:	b0a6      	sub	sp, #152	; 0x98
 801301c:	af04      	add	r7, sp, #16
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 801301e:	2313      	movs	r3, #19
 8013020:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 8013024:	4bcb      	ldr	r3, [pc, #812]	; (8013354 <ProcessRadioRxDone+0x33c>)
 8013026:	685b      	ldr	r3, [r3, #4]
 8013028:	67fb      	str	r3, [r7, #124]	; 0x7c
    uint16_t size = RxDoneParams.Size;
 801302a:	4bca      	ldr	r3, [pc, #808]	; (8013354 <ProcessRadioRxDone+0x33c>)
 801302c:	891b      	ldrh	r3, [r3, #8]
 801302e:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    int16_t rssi = RxDoneParams.Rssi;
 8013032:	4bc8      	ldr	r3, [pc, #800]	; (8013354 <ProcessRadioRxDone+0x33c>)
 8013034:	895b      	ldrh	r3, [r3, #10]
 8013036:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
    int8_t snr = RxDoneParams.Snr;
 801303a:	4bc6      	ldr	r3, [pc, #792]	; (8013354 <ProcessRadioRxDone+0x33c>)
 801303c:	7b1b      	ldrb	r3, [r3, #12]
 801303e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

    uint8_t pktHeaderLen = 0;
 8013042:	2300      	movs	r3, #0
 8013044:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

    uint32_t downLinkCounter = 0;
 8013048:	2300      	movs	r3, #0
 801304a:	607b      	str	r3, [r7, #4]
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 801304c:	4bc2      	ldr	r3, [pc, #776]	; (8013358 <ProcessRadioRxDone+0x340>)
 801304e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013052:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013054:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint8_t multicast = 0;
 8013058:	2300      	movs	r3, #0
 801305a:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 801305e:	2301      	movs	r3, #1
 8013060:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
    FCntIdentifier_t fCntID;

    MacCtx.McpsConfirm.AckReceived = false;
 8013064:	4bbc      	ldr	r3, [pc, #752]	; (8013358 <ProcessRadioRxDone+0x340>)
 8013066:	2200      	movs	r2, #0
 8013068:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
    MacCtx.McpsIndication.Rssi = rssi;
 801306c:	4aba      	ldr	r2, [pc, #744]	; (8013358 <ProcessRadioRxDone+0x340>)
 801306e:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8013072:	f8a2 342a 	strh.w	r3, [r2, #1066]	; 0x42a
    MacCtx.McpsIndication.Snr = snr;
 8013076:	4ab8      	ldr	r2, [pc, #736]	; (8013358 <ProcessRadioRxDone+0x340>)
 8013078:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801307c:	f882 342c 	strb.w	r3, [r2, #1068]	; 0x42c
    MacCtx.McpsIndication.RxSlot = MacCtx.RxSlot;
 8013080:	4bb5      	ldr	r3, [pc, #724]	; (8013358 <ProcessRadioRxDone+0x340>)
 8013082:	f893 2480 	ldrb.w	r2, [r3, #1152]	; 0x480
 8013086:	4bb4      	ldr	r3, [pc, #720]	; (8013358 <ProcessRadioRxDone+0x340>)
 8013088:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
    MacCtx.McpsIndication.Port = 0;
 801308c:	4bb2      	ldr	r3, [pc, #712]	; (8013358 <ProcessRadioRxDone+0x340>)
 801308e:	2200      	movs	r2, #0
 8013090:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
    MacCtx.McpsIndication.Multicast = 0;
 8013094:	4bb0      	ldr	r3, [pc, #704]	; (8013358 <ProcessRadioRxDone+0x340>)
 8013096:	2200      	movs	r2, #0
 8013098:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
    MacCtx.McpsIndication.FramePending = 0;
 801309c:	4bae      	ldr	r3, [pc, #696]	; (8013358 <ProcessRadioRxDone+0x340>)
 801309e:	2200      	movs	r2, #0
 80130a0:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
    MacCtx.McpsIndication.Buffer = NULL;
 80130a4:	4bac      	ldr	r3, [pc, #688]	; (8013358 <ProcessRadioRxDone+0x340>)
 80130a6:	2200      	movs	r2, #0
 80130a8:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
    MacCtx.McpsIndication.BufferSize = 0;
 80130ac:	4baa      	ldr	r3, [pc, #680]	; (8013358 <ProcessRadioRxDone+0x340>)
 80130ae:	2200      	movs	r2, #0
 80130b0:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
    MacCtx.McpsIndication.RxData = false;
 80130b4:	4ba8      	ldr	r3, [pc, #672]	; (8013358 <ProcessRadioRxDone+0x340>)
 80130b6:	2200      	movs	r2, #0
 80130b8:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
    MacCtx.McpsIndication.AckReceived = false;
 80130bc:	4ba6      	ldr	r3, [pc, #664]	; (8013358 <ProcessRadioRxDone+0x340>)
 80130be:	2200      	movs	r2, #0
 80130c0:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e
    MacCtx.McpsIndication.DownLinkCounter = 0;
 80130c4:	4ba4      	ldr	r3, [pc, #656]	; (8013358 <ProcessRadioRxDone+0x340>)
 80130c6:	2200      	movs	r2, #0
 80130c8:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 80130cc:	4ba2      	ldr	r3, [pc, #648]	; (8013358 <ProcessRadioRxDone+0x340>)
 80130ce:	2200      	movs	r2, #0
 80130d0:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
    MacCtx.McpsIndication.DevAddress = 0;
 80130d4:	4ba0      	ldr	r3, [pc, #640]	; (8013358 <ProcessRadioRxDone+0x340>)
 80130d6:	2200      	movs	r2, #0
 80130d8:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 80130dc:	4b9e      	ldr	r3, [pc, #632]	; (8013358 <ProcessRadioRxDone+0x340>)
 80130de:	2200      	movs	r2, #0
 80130e0:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438

    Radio.Sleep( );
 80130e4:	4b9d      	ldr	r3, [pc, #628]	; (801335c <ProcessRadioRxDone+0x344>)
 80130e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80130e8:	4798      	blx	r3
    TimerStop( &MacCtx.RxWindowTimer2 );
 80130ea:	489d      	ldr	r0, [pc, #628]	; (8013360 <ProcessRadioRxDone+0x348>)
 80130ec:	f00d ff96 	bl	802101c <UTIL_TIMER_Stop>

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 80130f0:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80130f4:	4619      	mov	r1, r3
 80130f6:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 80130f8:	f004 fd4e 	bl	8017b98 <LoRaMacClassBRxBeacon>
 80130fc:	4603      	mov	r3, r0
 80130fe:	2b00      	cmp	r3, #0
 8013100:	d00b      	beq.n	801311a <ProcessRadioRxDone+0x102>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 8013102:	4a95      	ldr	r2, [pc, #596]	; (8013358 <ProcessRadioRxDone+0x340>)
 8013104:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8013108:	f8a2 3476 	strh.w	r3, [r2, #1142]	; 0x476
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 801310c:	4a92      	ldr	r2, [pc, #584]	; (8013358 <ProcessRadioRxDone+0x340>)
 801310e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013112:	f882 3478 	strb.w	r3, [r2, #1144]	; 0x478
        return;
 8013116:	f000 bc09 	b.w	801392c <ProcessRadioRxDone+0x914>
    }
    // Check if we expect a ping or a multicast slot.
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 801311a:	4b8f      	ldr	r3, [pc, #572]	; (8013358 <ProcessRadioRxDone+0x340>)
 801311c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013120:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8013124:	2b01      	cmp	r3, #1
 8013126:	d11e      	bne.n	8013166 <ProcessRadioRxDone+0x14e>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8013128:	f004 fd49 	bl	8017bbe <LoRaMacClassBIsPingExpected>
 801312c:	4603      	mov	r3, r0
 801312e:	2b00      	cmp	r3, #0
 8013130:	d00a      	beq.n	8013148 <ProcessRadioRxDone+0x130>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8013132:	2000      	movs	r0, #0
 8013134:	f004 fcfa 	bl	8017b2c <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 8013138:	2000      	movs	r0, #0
 801313a:	f004 fd1b 	bl	8017b74 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 801313e:	4b86      	ldr	r3, [pc, #536]	; (8013358 <ProcessRadioRxDone+0x340>)
 8013140:	2204      	movs	r2, #4
 8013142:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
 8013146:	e00e      	b.n	8013166 <ProcessRadioRxDone+0x14e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8013148:	f004 fd40 	bl	8017bcc <LoRaMacClassBIsMulticastExpected>
 801314c:	4603      	mov	r3, r0
 801314e:	2b00      	cmp	r3, #0
 8013150:	d009      	beq.n	8013166 <ProcessRadioRxDone+0x14e>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8013152:	2000      	movs	r0, #0
 8013154:	f004 fcf4 	bl	8017b40 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 8013158:	2000      	movs	r0, #0
 801315a:	f004 fd14 	bl	8017b86 <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 801315e:	4b7e      	ldr	r3, [pc, #504]	; (8013358 <ProcessRadioRxDone+0x340>)
 8013160:	2205      	movs	r2, #5
 8013162:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
        }
    }

    macHdr.Value = payload[pktHeaderLen++];
 8013166:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 801316a:	1c5a      	adds	r2, r3, #1
 801316c:	f887 2076 	strb.w	r2, [r7, #118]	; 0x76
 8013170:	461a      	mov	r2, r3
 8013172:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8013174:	4413      	add	r3, r2
 8013176:	781b      	ldrb	r3, [r3, #0]
 8013178:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74

    switch( macHdr.Bits.MType )
 801317c:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8013180:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8013184:	b2db      	uxtb	r3, r3
 8013186:	3b01      	subs	r3, #1
 8013188:	2b06      	cmp	r3, #6
 801318a:	f200 83a6 	bhi.w	80138da <ProcessRadioRxDone+0x8c2>
 801318e:	a201      	add	r2, pc, #4	; (adr r2, 8013194 <ProcessRadioRxDone+0x17c>)
 8013190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013194:	080131b1 	.word	0x080131b1
 8013198:	080138db 	.word	0x080138db
 801319c:	0801336d 	.word	0x0801336d
 80131a0:	080138db 	.word	0x080138db
 80131a4:	08013365 	.word	0x08013365
 80131a8:	080138db 	.word	0x080138db
 80131ac:	08013881 	.word	0x08013881
    {
        case FRAME_TYPE_JOIN_ACCEPT:
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 80131b0:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80131b4:	2b10      	cmp	r3, #16
 80131b6:	d806      	bhi.n	80131c6 <ProcessRadioRxDone+0x1ae>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80131b8:	4b67      	ldr	r3, [pc, #412]	; (8013358 <ProcessRadioRxDone+0x340>)
 80131ba:	2201      	movs	r2, #1
 80131bc:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 80131c0:	f7ff ff04 	bl	8012fcc <PrepareRxDoneAbort>
                return;
 80131c4:	e3b2      	b.n	801392c <ProcessRadioRxDone+0x914>
            }
            macMsgJoinAccept.Buffer = payload;
 80131c6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80131c8:	60bb      	str	r3, [r7, #8]
            macMsgJoinAccept.BufSize = size;
 80131ca:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80131ce:	b2db      	uxtb	r3, r3
 80131d0:	733b      	strb	r3, [r7, #12]

            // Abort in case if the device isn't joined yet and no rejoin request is ongoing.
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 80131d2:	4b61      	ldr	r3, [pc, #388]	; (8013358 <ProcessRadioRxDone+0x340>)
 80131d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80131d8:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 80131dc:	2b00      	cmp	r3, #0
 80131de:	d006      	beq.n	80131ee <ProcessRadioRxDone+0x1d6>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80131e0:	4b5d      	ldr	r3, [pc, #372]	; (8013358 <ProcessRadioRxDone+0x340>)
 80131e2:	2201      	movs	r2, #1
 80131e4:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 80131e8:	f7ff fef0 	bl	8012fcc <PrepareRxDoneAbort>
                return;
 80131ec:	e39e      	b.n	801392c <ProcessRadioRxDone+0x914>
            }
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 80131ee:	f7fe fc9d 	bl	8011b2c <SecureElementGetJoinEui>
 80131f2:	4601      	mov	r1, r0
 80131f4:	f107 0308 	add.w	r3, r7, #8
 80131f8:	461a      	mov	r2, r3
 80131fa:	20ff      	movs	r0, #255	; 0xff
 80131fc:	f005 ff14 	bl	8019028 <LoRaMacCryptoHandleJoinAccept>
 8013200:	4603      	mov	r3, r0
 8013202:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 8013206:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 801320a:	2b00      	cmp	r3, #0
 801320c:	f040 8095 	bne.w	801333a <ProcessRadioRxDone+0x322>
            {
                // Network ID
                MacCtx.NvmCtx->NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 8013210:	7c7a      	ldrb	r2, [r7, #17]
 8013212:	4b51      	ldr	r3, [pc, #324]	; (8013358 <ProcessRadioRxDone+0x340>)
 8013214:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013218:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 801321a:	4b4f      	ldr	r3, [pc, #316]	; (8013358 <ProcessRadioRxDone+0x340>)
 801321c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013220:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8013222:	7cbb      	ldrb	r3, [r7, #18]
 8013224:	021a      	lsls	r2, r3, #8
 8013226:	4b4c      	ldr	r3, [pc, #304]	; (8013358 <ProcessRadioRxDone+0x340>)
 8013228:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801322c:	430a      	orrs	r2, r1
 801322e:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 8013230:	4b49      	ldr	r3, [pc, #292]	; (8013358 <ProcessRadioRxDone+0x340>)
 8013232:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013236:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8013238:	7cfb      	ldrb	r3, [r7, #19]
 801323a:	041a      	lsls	r2, r3, #16
 801323c:	4b46      	ldr	r3, [pc, #280]	; (8013358 <ProcessRadioRxDone+0x340>)
 801323e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013242:	430a      	orrs	r2, r1
 8013244:	649a      	str	r2, [r3, #72]	; 0x48

                // Device Address
                MacCtx.NvmCtx->DevAddr = macMsgJoinAccept.DevAddr;
 8013246:	4b44      	ldr	r3, [pc, #272]	; (8013358 <ProcessRadioRxDone+0x340>)
 8013248:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801324c:	697a      	ldr	r2, [r7, #20]
 801324e:	64da      	str	r2, [r3, #76]	; 0x4c

                // DLSettings
                MacCtx.NvmCtx->MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 8013250:	7e3b      	ldrb	r3, [r7, #24]
 8013252:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8013256:	b2da      	uxtb	r2, r3
 8013258:	4b3f      	ldr	r3, [pc, #252]	; (8013358 <ProcessRadioRxDone+0x340>)
 801325a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801325e:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
                MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 8013262:	7e3b      	ldrb	r3, [r7, #24]
 8013264:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8013268:	b2da      	uxtb	r2, r3
 801326a:	4b3b      	ldr	r3, [pc, #236]	; (8013358 <ProcessRadioRxDone+0x340>)
 801326c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013270:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 8013274:	7e3b      	ldrb	r3, [r7, #24]
 8013276:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801327a:	b2da      	uxtb	r2, r3
 801327c:	4b36      	ldr	r3, [pc, #216]	; (8013358 <ProcessRadioRxDone+0x340>)
 801327e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013282:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

                // RxDelay
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 8013286:	7e7a      	ldrb	r2, [r7, #25]
 8013288:	4b33      	ldr	r3, [pc, #204]	; (8013358 <ProcessRadioRxDone+0x340>)
 801328a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801328e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                if( MacCtx.NvmCtx->MacParams.ReceiveDelay1 == 0 )
 8013292:	4b31      	ldr	r3, [pc, #196]	; (8013358 <ProcessRadioRxDone+0x340>)
 8013294:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013298:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 801329c:	2b00      	cmp	r3, #0
 801329e:	d105      	bne.n	80132ac <ProcessRadioRxDone+0x294>
                {
                    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = 1;
 80132a0:	4b2d      	ldr	r3, [pc, #180]	; (8013358 <ProcessRadioRxDone+0x340>)
 80132a2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80132a6:	2201      	movs	r2, #1
 80132a8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 *= 1000;
 80132ac:	4b2a      	ldr	r3, [pc, #168]	; (8013358 <ProcessRadioRxDone+0x340>)
 80132ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80132b2:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80132b6:	4b28      	ldr	r3, [pc, #160]	; (8013358 <ProcessRadioRxDone+0x340>)
 80132b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80132bc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80132c0:	fb01 f202 	mul.w	r2, r1, r2
 80132c4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 80132c8:	4b23      	ldr	r3, [pc, #140]	; (8013358 <ProcessRadioRxDone+0x340>)
 80132ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80132ce:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80132d2:	4b21      	ldr	r3, [pc, #132]	; (8013358 <ProcessRadioRxDone+0x340>)
 80132d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80132d8:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 80132dc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

                MacCtx.NvmCtx->Version.Fields.Minor = 0;
 80132e0:	4b1d      	ldr	r3, [pc, #116]	; (8013358 <ProcessRadioRxDone+0x340>)
 80132e2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80132e6:	2200      	movs	r2, #0
 80132e8:	f883 2162 	strb.w	r2, [r3, #354]	; 0x162

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 80132ec:	f107 0308 	add.w	r3, r7, #8
 80132f0:	3312      	adds	r3, #18
 80132f2:	66fb      	str	r3, [r7, #108]	; 0x6c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 80132f4:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80132f8:	b2db      	uxtb	r3, r3
 80132fa:	3b11      	subs	r3, #17
 80132fc:	b2db      	uxtb	r3, r3
 80132fe:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70

                RegionApplyCFList( MacCtx.NvmCtx->Region, &applyCFList );
 8013302:	4b15      	ldr	r3, [pc, #84]	; (8013358 <ProcessRadioRxDone+0x340>)
 8013304:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013308:	781b      	ldrb	r3, [r3, #0]
 801330a:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 801330e:	4611      	mov	r1, r2
 8013310:	4618      	mov	r0, r3
 8013312:	f006 fc81 	bl	8019c18 <RegionApplyCFList>

                MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_OTAA;
 8013316:	4b10      	ldr	r3, [pc, #64]	; (8013358 <ProcessRadioRxDone+0x340>)
 8013318:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801331c:	2202      	movs	r2, #2
 801331e:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 8013322:	2001      	movs	r0, #1
 8013324:	f005 f98e 	bl	8018644 <LoRaMacConfirmQueueIsCmdActive>
 8013328:	4603      	mov	r3, r0
 801332a:	2b00      	cmp	r3, #0
 801332c:	f000 82dc 	beq.w	80138e8 <ProcessRadioRxDone+0x8d0>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 8013330:	2101      	movs	r1, #1
 8013332:	2000      	movs	r0, #0
 8013334:	f005 f8fa 	bl	801852c <LoRaMacConfirmQueueSetStatus>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
                }
            }
            break;
 8013338:	e2d6      	b.n	80138e8 <ProcessRadioRxDone+0x8d0>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 801333a:	2001      	movs	r0, #1
 801333c:	f005 f982 	bl	8018644 <LoRaMacConfirmQueueIsCmdActive>
 8013340:	4603      	mov	r3, r0
 8013342:	2b00      	cmp	r3, #0
 8013344:	f000 82d0 	beq.w	80138e8 <ProcessRadioRxDone+0x8d0>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 8013348:	2101      	movs	r1, #1
 801334a:	2007      	movs	r0, #7
 801334c:	f005 f8ee 	bl	801852c <LoRaMacConfirmQueueSetStatus>
            break;
 8013350:	e2ca      	b.n	80138e8 <ProcessRadioRxDone+0x8d0>
 8013352:	bf00      	nop
 8013354:	20001df8 	.word	0x20001df8
 8013358:	200009ec 	.word	0x200009ec
 801335c:	08026710 	.word	0x08026710
 8013360:	20000d84 	.word	0x20000d84
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 8013364:	4bbc      	ldr	r3, [pc, #752]	; (8013658 <ProcessRadioRxDone+0x640>)
 8013366:	2201      	movs	r2, #1
 8013368:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 801336c:	4bba      	ldr	r3, [pc, #744]	; (8013658 <ProcessRadioRxDone+0x640>)
 801336e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013372:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8013376:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 801337a:	4bb7      	ldr	r3, [pc, #732]	; (8013658 <ProcessRadioRxDone+0x640>)
 801337c:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 8013380:	b25b      	sxtb	r3, r3
 8013382:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 8013386:	230d      	movs	r3, #13
 8013388:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64

            // Get the maximum payload length
            if( MacCtx.NvmCtx->RepeaterSupport == true )
 801338c:	4bb2      	ldr	r3, [pc, #712]	; (8013658 <ProcessRadioRxDone+0x640>)
 801338e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013392:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 8013396:	2b00      	cmp	r3, #0
 8013398:	d002      	beq.n	80133a0 <ProcessRadioRxDone+0x388>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 801339a:	230e      	movs	r3, #14
 801339c:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            }

            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80133a0:	4bad      	ldr	r3, [pc, #692]	; (8013658 <ProcessRadioRxDone+0x640>)
 80133a2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80133a6:	781b      	ldrb	r3, [r3, #0]
 80133a8:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80133ac:	4611      	mov	r1, r2
 80133ae:	4618      	mov	r0, r3
 80133b0:	f006 fba5 	bl	8019afe <RegionGetPhyParam>
 80133b4:	4603      	mov	r3, r0
 80133b6:	663b      	str	r3, [r7, #96]	; 0x60
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 80133b8:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80133bc:	3b0d      	subs	r3, #13
 80133be:	b29b      	uxth	r3, r3
 80133c0:	b21b      	sxth	r3, r3
 80133c2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80133c6:	b21a      	sxth	r2, r3
 80133c8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80133ca:	b21b      	sxth	r3, r3
 80133cc:	429a      	cmp	r2, r3
 80133ce:	dc03      	bgt.n	80133d8 <ProcessRadioRxDone+0x3c0>
 80133d0:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80133d4:	2b0b      	cmp	r3, #11
 80133d6:	d806      	bhi.n	80133e6 <ProcessRadioRxDone+0x3ce>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80133d8:	4b9f      	ldr	r3, [pc, #636]	; (8013658 <ProcessRadioRxDone+0x640>)
 80133da:	2201      	movs	r2, #1
 80133dc:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 80133e0:	f7ff fdf4 	bl	8012fcc <PrepareRxDoneAbort>
                return;
 80133e4:	e2a2      	b.n	801392c <ProcessRadioRxDone+0x914>
            }
            macMsgData.Buffer = payload;
 80133e6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80133e8:	633b      	str	r3, [r7, #48]	; 0x30
            macMsgData.BufSize = size;
 80133ea:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80133ee:	b2db      	uxtb	r3, r3
 80133f0:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macMsgData.FRMPayload = MacCtx.RxPayload;
 80133f4:	4b99      	ldr	r3, [pc, #612]	; (801365c <ProcessRadioRxDone+0x644>)
 80133f6:	657b      	str	r3, [r7, #84]	; 0x54
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 80133f8:	23ff      	movs	r3, #255	; 0xff
 80133fa:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 80133fe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8013402:	4618      	mov	r0, r3
 8013404:	f006 f8f9 	bl	80195fa <LoRaMacParserData>
 8013408:	4603      	mov	r3, r0
 801340a:	2b00      	cmp	r3, #0
 801340c:	d006      	beq.n	801341c <ProcessRadioRxDone+0x404>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801340e:	4b92      	ldr	r3, [pc, #584]	; (8013658 <ProcessRadioRxDone+0x640>)
 8013410:	2201      	movs	r2, #1
 8013412:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 8013416:	f7ff fdd9 	bl	8012fcc <PrepareRxDoneAbort>
                return;
 801341a:	e287      	b.n	801392c <ProcessRadioRxDone+0x914>
            }

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 801341c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801341e:	4a8e      	ldr	r2, [pc, #568]	; (8013658 <ProcessRadioRxDone+0x640>)
 8013420:	f8c2 3434 	str.w	r3, [r2, #1076]	; 0x434

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 8013424:	1cba      	adds	r2, r7, #2
 8013426:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801342a:	4611      	mov	r1, r2
 801342c:	4618      	mov	r0, r3
 801342e:	f002 fcfd 	bl	8015e2c <DetermineFrameType>
 8013432:	4603      	mov	r3, r0
 8013434:	2b00      	cmp	r3, #0
 8013436:	d006      	beq.n	8013446 <ProcessRadioRxDone+0x42e>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013438:	4b87      	ldr	r3, [pc, #540]	; (8013658 <ProcessRadioRxDone+0x640>)
 801343a:	2201      	movs	r2, #1
 801343c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 8013440:	f7ff fdc4 	bl	8012fcc <PrepareRxDoneAbort>
                return;
 8013444:	e272      	b.n	801392c <ProcessRadioRxDone+0x914>
            }

            //Check if it is a multicast message
            multicast = 0;
 8013446:	2300      	movs	r3, #0
 8013448:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
            downLinkCounter = 0;
 801344c:	2300      	movs	r3, #0
 801344e:	607b      	str	r3, [r7, #4]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8013450:	2300      	movs	r3, #0
 8013452:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 8013456:	e055      	b.n	8013504 <ProcessRadioRxDone+0x4ec>
            {
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 8013458:	4b7f      	ldr	r3, [pc, #508]	; (8013658 <ProcessRadioRxDone+0x640>)
 801345a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801345e:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8013462:	212c      	movs	r1, #44	; 0x2c
 8013464:	fb01 f303 	mul.w	r3, r1, r3
 8013468:	4413      	add	r3, r2
 801346a:	3354      	adds	r3, #84	; 0x54
 801346c:	681a      	ldr	r2, [r3, #0]
 801346e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013470:	429a      	cmp	r2, r3
 8013472:	d142      	bne.n	80134fa <ProcessRadioRxDone+0x4e2>
                    ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 8013474:	4b78      	ldr	r3, [pc, #480]	; (8013658 <ProcessRadioRxDone+0x640>)
 8013476:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801347a:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 801347e:	212c      	movs	r1, #44	; 0x2c
 8013480:	fb01 f303 	mul.w	r3, r1, r3
 8013484:	4413      	add	r3, r2
 8013486:	3352      	adds	r3, #82	; 0x52
 8013488:	781b      	ldrb	r3, [r3, #0]
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 801348a:	2b00      	cmp	r3, #0
 801348c:	d035      	beq.n	80134fa <ProcessRadioRxDone+0x4e2>
                {
                    multicast = 1;
 801348e:	2301      	movs	r3, #1
 8013490:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
                    addrID = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.GroupID;
 8013494:	4b70      	ldr	r3, [pc, #448]	; (8013658 <ProcessRadioRxDone+0x640>)
 8013496:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801349a:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 801349e:	212c      	movs	r1, #44	; 0x2c
 80134a0:	fb01 f303 	mul.w	r3, r1, r3
 80134a4:	4413      	add	r3, r2
 80134a6:	3353      	adds	r3, #83	; 0x53
 80134a8:	781b      	ldrb	r3, [r3, #0]
 80134aa:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
                    downLinkCounter = *( MacCtx.NvmCtx->MulticastChannelList[i].DownLinkCounter );
 80134ae:	4b6a      	ldr	r3, [pc, #424]	; (8013658 <ProcessRadioRxDone+0x640>)
 80134b0:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80134b4:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 80134b8:	212c      	movs	r1, #44	; 0x2c
 80134ba:	fb01 f303 	mul.w	r3, r1, r3
 80134be:	4413      	add	r3, r2
 80134c0:	3370      	adds	r3, #112	; 0x70
 80134c2:	681b      	ldr	r3, [r3, #0]
 80134c4:	681b      	ldr	r3, [r3, #0]
 80134c6:	607b      	str	r3, [r7, #4]
                    address = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address;
 80134c8:	4b63      	ldr	r3, [pc, #396]	; (8013658 <ProcessRadioRxDone+0x640>)
 80134ca:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80134ce:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 80134d2:	212c      	movs	r1, #44	; 0x2c
 80134d4:	fb01 f303 	mul.w	r3, r1, r3
 80134d8:	4413      	add	r3, r2
 80134da:	3354      	adds	r3, #84	; 0x54
 80134dc:	681b      	ldr	r3, [r3, #0]
 80134de:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
                    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 80134e2:	4b5d      	ldr	r3, [pc, #372]	; (8013658 <ProcessRadioRxDone+0x640>)
 80134e4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80134e8:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80134ec:	2b02      	cmp	r3, #2
 80134ee:	d10e      	bne.n	801350e <ProcessRadioRxDone+0x4f6>
                    {
                        MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 80134f0:	4b59      	ldr	r3, [pc, #356]	; (8013658 <ProcessRadioRxDone+0x640>)
 80134f2:	2203      	movs	r2, #3
 80134f4:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
                    }
                    break;
 80134f8:	e009      	b.n	801350e <ProcessRadioRxDone+0x4f6>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80134fa:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 80134fe:	3301      	adds	r3, #1
 8013500:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 8013504:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8013508:	2b00      	cmp	r3, #0
 801350a:	d0a5      	beq.n	8013458 <ProcessRadioRxDone+0x440>
 801350c:	e000      	b.n	8013510 <ProcessRadioRxDone+0x4f8>
                    break;
 801350e:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 8013510:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013514:	2b01      	cmp	r3, #1
 8013516:	d117      	bne.n	8013548 <ProcessRadioRxDone+0x530>
 8013518:	78bb      	ldrb	r3, [r7, #2]
 801351a:	2b03      	cmp	r3, #3
 801351c:	d10d      	bne.n	801353a <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 801351e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8013522:	f003 0320 	and.w	r3, r3, #32
 8013526:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 8013528:	2b00      	cmp	r3, #0
 801352a:	d106      	bne.n	801353a <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 801352c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8013530:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013534:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 8013536:	2b00      	cmp	r3, #0
 8013538:	d006      	beq.n	8013548 <ProcessRadioRxDone+0x530>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801353a:	4b47      	ldr	r3, [pc, #284]	; (8013658 <ProcessRadioRxDone+0x640>)
 801353c:	2201      	movs	r2, #1
 801353e:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 8013542:	f7ff fd43 	bl	8012fcc <PrepareRxDoneAbort>
                return;
 8013546:	e1f1      	b.n	801392c <ProcessRadioRxDone+0x914>
            }

            // Get maximum allowed counter difference
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 8013548:	2315      	movs	r3, #21
 801354a:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801354e:	4b42      	ldr	r3, [pc, #264]	; (8013658 <ProcessRadioRxDone+0x640>)
 8013550:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013554:	781b      	ldrb	r3, [r3, #0]
 8013556:	f107 0264 	add.w	r2, r7, #100	; 0x64
 801355a:	4611      	mov	r1, r2
 801355c:	4618      	mov	r0, r3
 801355e:	f006 face 	bl	8019afe <RegionGetPhyParam>
 8013562:	4603      	mov	r3, r0
 8013564:	663b      	str	r3, [r7, #96]	; 0x60

            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, MacCtx.NvmCtx->Version, phyParam.Value, &fCntID, &downLinkCounter );
 8013566:	78bc      	ldrb	r4, [r7, #2]
 8013568:	4b3b      	ldr	r3, [pc, #236]	; (8013658 <ProcessRadioRxDone+0x640>)
 801356a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801356e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8013570:	b292      	uxth	r2, r2
 8013572:	f107 0530 	add.w	r5, r7, #48	; 0x30
 8013576:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 801357a:	1d39      	adds	r1, r7, #4
 801357c:	9102      	str	r1, [sp, #8]
 801357e:	1cf9      	adds	r1, r7, #3
 8013580:	9101      	str	r1, [sp, #4]
 8013582:	9200      	str	r2, [sp, #0]
 8013584:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8013588:	462a      	mov	r2, r5
 801358a:	4621      	mov	r1, r4
 801358c:	f000 fdac 	bl	80140e8 <GetFCntDown>
 8013590:	4603      	mov	r3, r0
 8013592:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8013596:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 801359a:	2b00      	cmp	r3, #0
 801359c:	d038      	beq.n	8013610 <ProcessRadioRxDone+0x5f8>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 801359e:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80135a2:	2b07      	cmp	r3, #7
 80135a4:	d120      	bne.n	80135e8 <ProcessRadioRxDone+0x5d0>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 80135a6:	4b2c      	ldr	r3, [pc, #176]	; (8013658 <ProcessRadioRxDone+0x640>)
 80135a8:	2208      	movs	r2, #8
 80135aa:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    if( ( MacCtx.NvmCtx->Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( MacCtx.NvmCtx->LastRxMic == macMsgData.MIC ) )
 80135ae:	4b2a      	ldr	r3, [pc, #168]	; (8013658 <ProcessRadioRxDone+0x640>)
 80135b0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80135b4:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 80135b8:	2b00      	cmp	r3, #0
 80135ba:	d122      	bne.n	8013602 <ProcessRadioRxDone+0x5ea>
 80135bc:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 80135c0:	f023 031f 	bic.w	r3, r3, #31
 80135c4:	b2db      	uxtb	r3, r3
 80135c6:	2ba0      	cmp	r3, #160	; 0xa0
 80135c8:	d11b      	bne.n	8013602 <ProcessRadioRxDone+0x5ea>
 80135ca:	4b23      	ldr	r3, [pc, #140]	; (8013658 <ProcessRadioRxDone+0x640>)
 80135cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80135d0:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 80135d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80135d6:	429a      	cmp	r2, r3
 80135d8:	d113      	bne.n	8013602 <ProcessRadioRxDone+0x5ea>
                    {
                        MacCtx.NvmCtx->SrvAckRequested = true;
 80135da:	4b1f      	ldr	r3, [pc, #124]	; (8013658 <ProcessRadioRxDone+0x640>)
 80135dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80135e0:	2201      	movs	r2, #1
 80135e2:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
 80135e6:	e00c      	b.n	8013602 <ProcessRadioRxDone+0x5ea>
                    }
                }
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 80135e8:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80135ec:	2b08      	cmp	r3, #8
 80135ee:	d104      	bne.n	80135fa <ProcessRadioRxDone+0x5e2>
                {
                    // Lost too many frames
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 80135f0:	4b19      	ldr	r3, [pc, #100]	; (8013658 <ProcessRadioRxDone+0x640>)
 80135f2:	220a      	movs	r2, #10
 80135f4:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 80135f8:	e003      	b.n	8013602 <ProcessRadioRxDone+0x5ea>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80135fa:	4b17      	ldr	r3, [pc, #92]	; (8013658 <ProcessRadioRxDone+0x640>)
 80135fc:	2201      	movs	r2, #1
 80135fe:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 8013602:	687b      	ldr	r3, [r7, #4]
 8013604:	4a14      	ldr	r2, [pc, #80]	; (8013658 <ProcessRadioRxDone+0x640>)
 8013606:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
                PrepareRxDoneAbort( );
 801360a:	f7ff fcdf 	bl	8012fcc <PrepareRxDoneAbort>
                return;
 801360e:	e18d      	b.n	801392c <ProcessRadioRxDone+0x914>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 8013610:	78fa      	ldrb	r2, [r7, #3]
 8013612:	6879      	ldr	r1, [r7, #4]
 8013614:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 8013618:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801361c:	9300      	str	r3, [sp, #0]
 801361e:	460b      	mov	r3, r1
 8013620:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 8013624:	f005 fe2e 	bl	8019284 <LoRaMacCryptoUnsecureMessage>
 8013628:	4603      	mov	r3, r0
 801362a:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 801362e:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8013632:	2b00      	cmp	r3, #0
 8013634:	d014      	beq.n	8013660 <ProcessRadioRxDone+0x648>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 8013636:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 801363a:	2b02      	cmp	r3, #2
 801363c:	d104      	bne.n	8013648 <ProcessRadioRxDone+0x630>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 801363e:	4b06      	ldr	r3, [pc, #24]	; (8013658 <ProcessRadioRxDone+0x640>)
 8013640:	220b      	movs	r2, #11
 8013642:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 8013646:	e003      	b.n	8013650 <ProcessRadioRxDone+0x638>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 8013648:	4b03      	ldr	r3, [pc, #12]	; (8013658 <ProcessRadioRxDone+0x640>)
 801364a:	220c      	movs	r2, #12
 801364c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                PrepareRxDoneAbort( );
 8013650:	f7ff fcbc 	bl	8012fcc <PrepareRxDoneAbort>
                return;
 8013654:	e16a      	b.n	801392c <ProcessRadioRxDone+0x914>
 8013656:	bf00      	nop
 8013658:	200009ec 	.word	0x200009ec
 801365c:	20000c24 	.word	0x20000c24
            }

            // Frame is valid
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8013660:	4bb4      	ldr	r3, [pc, #720]	; (8013934 <ProcessRadioRxDone+0x91c>)
 8013662:	2200      	movs	r2, #0
 8013664:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Multicast = multicast;
 8013668:	4ab2      	ldr	r2, [pc, #712]	; (8013934 <ProcessRadioRxDone+0x91c>)
 801366a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801366e:	f882 341e 	strb.w	r3, [r2, #1054]	; 0x41e
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 8013672:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8013676:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801367a:	b2db      	uxtb	r3, r3
 801367c:	461a      	mov	r2, r3
 801367e:	4bad      	ldr	r3, [pc, #692]	; (8013934 <ProcessRadioRxDone+0x91c>)
 8013680:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
            MacCtx.McpsIndication.Buffer = NULL;
 8013684:	4bab      	ldr	r3, [pc, #684]	; (8013934 <ProcessRadioRxDone+0x91c>)
 8013686:	2200      	movs	r2, #0
 8013688:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = 0;
 801368c:	4ba9      	ldr	r3, [pc, #676]	; (8013934 <ProcessRadioRxDone+0x91c>)
 801368e:	2200      	movs	r2, #0
 8013690:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 8013694:	687b      	ldr	r3, [r7, #4]
 8013696:	4aa7      	ldr	r2, [pc, #668]	; (8013934 <ProcessRadioRxDone+0x91c>)
 8013698:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 801369c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80136a0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80136a4:	b2db      	uxtb	r3, r3
 80136a6:	2b00      	cmp	r3, #0
 80136a8:	bf14      	ite	ne
 80136aa:	2301      	movne	r3, #1
 80136ac:	2300      	moveq	r3, #0
 80136ae:	b2da      	uxtb	r2, r3
 80136b0:	4ba0      	ldr	r3, [pc, #640]	; (8013934 <ProcessRadioRxDone+0x91c>)
 80136b2:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 80136b6:	4b9f      	ldr	r3, [pc, #636]	; (8013934 <ProcessRadioRxDone+0x91c>)
 80136b8:	2200      	movs	r2, #0
 80136ba:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 80136be:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80136c2:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80136c6:	b2db      	uxtb	r3, r3
 80136c8:	2b00      	cmp	r3, #0
 80136ca:	bf14      	ite	ne
 80136cc:	2301      	movne	r3, #1
 80136ce:	2300      	moveq	r3, #0
 80136d0:	b2da      	uxtb	r2, r3
 80136d2:	4b98      	ldr	r3, [pc, #608]	; (8013934 <ProcessRadioRxDone+0x91c>)
 80136d4:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 80136d8:	4b96      	ldr	r3, [pc, #600]	; (8013934 <ProcessRadioRxDone+0x91c>)
 80136da:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 80136de:	2b00      	cmp	r3, #0
 80136e0:	d004      	beq.n	80136ec <ProcessRadioRxDone+0x6d4>
                ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_2 ) )
 80136e2:	4b94      	ldr	r3, [pc, #592]	; (8013934 <ProcessRadioRxDone+0x91c>)
 80136e4:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 80136e8:	2b01      	cmp	r3, #1
 80136ea:	d105      	bne.n	80136f8 <ProcessRadioRxDone+0x6e0>
            {
                MacCtx.NvmCtx->AdrAckCounter = 0;
 80136ec:	4b91      	ldr	r3, [pc, #580]	; (8013934 <ProcessRadioRxDone+0x91c>)
 80136ee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80136f2:	2200      	movs	r2, #0
 80136f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 80136f8:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 80136fc:	2b01      	cmp	r3, #1
 80136fe:	d104      	bne.n	801370a <ProcessRadioRxDone+0x6f2>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 8013700:	4b8c      	ldr	r3, [pc, #560]	; (8013934 <ProcessRadioRxDone+0x91c>)
 8013702:	2202      	movs	r2, #2
 8013704:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 8013708:	e028      	b.n	801375c <ProcessRadioRxDone+0x744>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 801370a:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 801370e:	f023 031f 	bic.w	r3, r3, #31
 8013712:	b2db      	uxtb	r3, r3
 8013714:	2ba0      	cmp	r3, #160	; 0xa0
 8013716:	d117      	bne.n	8013748 <ProcessRadioRxDone+0x730>
                {
                    MacCtx.NvmCtx->SrvAckRequested = true;
 8013718:	4b86      	ldr	r3, [pc, #536]	; (8013934 <ProcessRadioRxDone+0x91c>)
 801371a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801371e:	2201      	movs	r2, #1
 8013720:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
                    if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 8013724:	4b83      	ldr	r3, [pc, #524]	; (8013934 <ProcessRadioRxDone+0x91c>)
 8013726:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801372a:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 801372e:	2b00      	cmp	r3, #0
 8013730:	d105      	bne.n	801373e <ProcessRadioRxDone+0x726>
                    {
                        MacCtx.NvmCtx->LastRxMic = macMsgData.MIC;
 8013732:	4b80      	ldr	r3, [pc, #512]	; (8013934 <ProcessRadioRxDone+0x91c>)
 8013734:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013738:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801373a:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 801373e:	4b7d      	ldr	r3, [pc, #500]	; (8013934 <ProcessRadioRxDone+0x91c>)
 8013740:	2201      	movs	r2, #1
 8013742:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 8013746:	e009      	b.n	801375c <ProcessRadioRxDone+0x744>
                }
                else
                {
                    MacCtx.NvmCtx->SrvAckRequested = false;
 8013748:	4b7a      	ldr	r3, [pc, #488]	; (8013934 <ProcessRadioRxDone+0x91c>)
 801374a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801374e:	2200      	movs	r2, #0
 8013750:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 8013754:	4b77      	ldr	r3, [pc, #476]	; (8013934 <ProcessRadioRxDone+0x91c>)
 8013756:	2200      	movs	r2, #0
 8013758:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
                }
            }

            RemoveMacCommands( MacCtx.McpsIndication.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 801375c:	4b75      	ldr	r3, [pc, #468]	; (8013934 <ProcessRadioRxDone+0x91c>)
 801375e:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 8013762:	4a74      	ldr	r2, [pc, #464]	; (8013934 <ProcessRadioRxDone+0x91c>)
 8013764:	f892 243c 	ldrb.w	r2, [r2, #1084]	; 0x43c
 8013768:	f897 103c 	ldrb.w	r1, [r7, #60]	; 0x3c
 801376c:	4618      	mov	r0, r3
 801376e:	f001 fecd 	bl	801550c <RemoveMacCommands>

            switch( fType )
 8013772:	78bb      	ldrb	r3, [r7, #2]
 8013774:	2b03      	cmp	r3, #3
 8013776:	d874      	bhi.n	8013862 <ProcessRadioRxDone+0x84a>
 8013778:	a201      	add	r2, pc, #4	; (adr r2, 8013780 <ProcessRadioRxDone+0x768>)
 801377a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801377e:	bf00      	nop
 8013780:	08013791 	.word	0x08013791
 8013784:	080137e1 	.word	0x080137e1
 8013788:	08013817 	.word	0x08013817
 801378c:	0801383d 	.word	0x0801383d
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 8013790:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8013794:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8013798:	b2db      	uxtb	r3, r3
 801379a:	461c      	mov	r4, r3
 801379c:	4b65      	ldr	r3, [pc, #404]	; (8013934 <ProcessRadioRxDone+0x91c>)
 801379e:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 80137a2:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 80137a6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80137aa:	f102 0010 	add.w	r0, r2, #16
 80137ae:	9300      	str	r3, [sp, #0]
 80137b0:	460b      	mov	r3, r1
 80137b2:	4622      	mov	r2, r4
 80137b4:	2100      	movs	r1, #0
 80137b6:	f000 fe2b 	bl	8014410 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 80137ba:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80137be:	4b5d      	ldr	r3, [pc, #372]	; (8013934 <ProcessRadioRxDone+0x91c>)
 80137c0:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 80137c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80137c6:	4a5b      	ldr	r2, [pc, #364]	; (8013934 <ProcessRadioRxDone+0x91c>)
 80137c8:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 80137cc:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 80137d0:	4b58      	ldr	r3, [pc, #352]	; (8013934 <ProcessRadioRxDone+0x91c>)
 80137d2:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 80137d6:	4b57      	ldr	r3, [pc, #348]	; (8013934 <ProcessRadioRxDone+0x91c>)
 80137d8:	2201      	movs	r2, #1
 80137da:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 80137de:	e047      	b.n	8013870 <ProcessRadioRxDone+0x858>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 80137e0:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80137e4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80137e8:	b2db      	uxtb	r3, r3
 80137ea:	461c      	mov	r4, r3
 80137ec:	4b51      	ldr	r3, [pc, #324]	; (8013934 <ProcessRadioRxDone+0x91c>)
 80137ee:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 80137f2:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 80137f6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80137fa:	f102 0010 	add.w	r0, r2, #16
 80137fe:	9300      	str	r3, [sp, #0]
 8013800:	460b      	mov	r3, r1
 8013802:	4622      	mov	r2, r4
 8013804:	2100      	movs	r1, #0
 8013806:	f000 fe03 	bl	8014410 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 801380a:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 801380e:	4b49      	ldr	r3, [pc, #292]	; (8013934 <ProcessRadioRxDone+0x91c>)
 8013810:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 8013814:	e02c      	b.n	8013870 <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.McpsIndication.RxSlot );
 8013816:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8013818:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 801381c:	4b45      	ldr	r3, [pc, #276]	; (8013934 <ProcessRadioRxDone+0x91c>)
 801381e:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 8013822:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 8013826:	9300      	str	r3, [sp, #0]
 8013828:	460b      	mov	r3, r1
 801382a:	2100      	movs	r1, #0
 801382c:	f000 fdf0 	bl	8014410 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 8013830:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8013834:	4b3f      	ldr	r3, [pc, #252]	; (8013934 <ProcessRadioRxDone+0x91c>)
 8013836:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 801383a:	e019      	b.n	8013870 <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 801383c:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8013840:	4b3c      	ldr	r3, [pc, #240]	; (8013934 <ProcessRadioRxDone+0x91c>)
 8013842:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 8013846:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013848:	4a3a      	ldr	r2, [pc, #232]	; (8013934 <ProcessRadioRxDone+0x91c>)
 801384a:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 801384e:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 8013852:	4b38      	ldr	r3, [pc, #224]	; (8013934 <ProcessRadioRxDone+0x91c>)
 8013854:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 8013858:	4b36      	ldr	r3, [pc, #216]	; (8013934 <ProcessRadioRxDone+0x91c>)
 801385a:	2201      	movs	r2, #1
 801385c:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 8013860:	e006      	b.n	8013870 <ProcessRadioRxDone+0x858>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013862:	4b34      	ldr	r3, [pc, #208]	; (8013934 <ProcessRadioRxDone+0x91c>)
 8013864:	2201      	movs	r2, #1
 8013866:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    PrepareRxDoneAbort( );
 801386a:	f7ff fbaf 	bl	8012fcc <PrepareRxDoneAbort>
                    break;
 801386e:	bf00      	nop
            }

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 8013870:	4a30      	ldr	r2, [pc, #192]	; (8013934 <ProcessRadioRxDone+0x91c>)
 8013872:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8013876:	f043 0302 	orr.w	r3, r3, #2
 801387a:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

            break;
 801387e:	e034      	b.n	80138ea <ProcessRadioRxDone+0x8d2>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 8013880:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8013884:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8013886:	18d1      	adds	r1, r2, r3
 8013888:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 801388c:	b29b      	uxth	r3, r3
 801388e:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8013892:	1ad3      	subs	r3, r2, r3
 8013894:	b29b      	uxth	r3, r3
 8013896:	461a      	mov	r2, r3
 8013898:	4827      	ldr	r0, [pc, #156]	; (8013938 <ProcessRadioRxDone+0x920>)
 801389a:	f009 fe66 	bl	801d56a <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 801389e:	4b25      	ldr	r3, [pc, #148]	; (8013934 <ProcessRadioRxDone+0x91c>)
 80138a0:	2203      	movs	r2, #3
 80138a2:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 80138a6:	4b23      	ldr	r3, [pc, #140]	; (8013934 <ProcessRadioRxDone+0x91c>)
 80138a8:	2200      	movs	r2, #0
 80138aa:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 80138ae:	4b21      	ldr	r3, [pc, #132]	; (8013934 <ProcessRadioRxDone+0x91c>)
 80138b0:	4a21      	ldr	r2, [pc, #132]	; (8013938 <ProcessRadioRxDone+0x920>)
 80138b2:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 80138b6:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80138ba:	b2da      	uxtb	r2, r3
 80138bc:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80138c0:	1ad3      	subs	r3, r2, r3
 80138c2:	b2da      	uxtb	r2, r3
 80138c4:	4b1b      	ldr	r3, [pc, #108]	; (8013934 <ProcessRadioRxDone+0x91c>)
 80138c6:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428

            MacCtx.MacFlags.Bits.McpsInd = 1;
 80138ca:	4a1a      	ldr	r2, [pc, #104]	; (8013934 <ProcessRadioRxDone+0x91c>)
 80138cc:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80138d0:	f043 0302 	orr.w	r3, r3, #2
 80138d4:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            break;
 80138d8:	e007      	b.n	80138ea <ProcessRadioRxDone+0x8d2>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80138da:	4b16      	ldr	r3, [pc, #88]	; (8013934 <ProcessRadioRxDone+0x91c>)
 80138dc:	2201      	movs	r2, #1
 80138de:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            PrepareRxDoneAbort( );
 80138e2:	f7ff fb73 	bl	8012fcc <PrepareRxDoneAbort>
            break;
 80138e6:	e000      	b.n	80138ea <ProcessRadioRxDone+0x8d2>
            break;
 80138e8:	bf00      	nop
    }

    // Verify if we need to disable the AckTimeoutTimer
    if( MacCtx.NodeAckRequested == true )
 80138ea:	4b12      	ldr	r3, [pc, #72]	; (8013934 <ProcessRadioRxDone+0x91c>)
 80138ec:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 80138f0:	2b00      	cmp	r3, #0
 80138f2:	d008      	beq.n	8013906 <ProcessRadioRxDone+0x8ee>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 80138f4:	4b0f      	ldr	r3, [pc, #60]	; (8013934 <ProcessRadioRxDone+0x91c>)
 80138f6:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 80138fa:	2b00      	cmp	r3, #0
 80138fc:	d00d      	beq.n	801391a <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 80138fe:	2000      	movs	r0, #0
 8013900:	f000 fbbc 	bl	801407c <OnAckTimeoutTimerEvent>
 8013904:	e009      	b.n	801391a <ProcessRadioRxDone+0x902>
        }
    }
    else
    {
        if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 8013906:	4b0b      	ldr	r3, [pc, #44]	; (8013934 <ProcessRadioRxDone+0x91c>)
 8013908:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801390c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8013910:	2b02      	cmp	r3, #2
 8013912:	d102      	bne.n	801391a <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 8013914:	2000      	movs	r0, #0
 8013916:	f000 fbb1 	bl	801407c <OnAckTimeoutTimerEvent>
        }
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 801391a:	4a06      	ldr	r2, [pc, #24]	; (8013934 <ProcessRadioRxDone+0x91c>)
 801391c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8013920:	f043 0320 	orr.w	r3, r3, #32
 8013924:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 8013928:	f7ff fa92 	bl	8012e50 <UpdateRxSlotIdleState>
}
 801392c:	3788      	adds	r7, #136	; 0x88
 801392e:	46bd      	mov	sp, r7
 8013930:	bdb0      	pop	{r4, r5, r7, pc}
 8013932:	bf00      	nop
 8013934:	200009ec 	.word	0x200009ec
 8013938:	20000c24 	.word	0x20000c24

0801393c <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 801393c:	b580      	push	{r7, lr}
 801393e:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8013940:	4b12      	ldr	r3, [pc, #72]	; (801398c <ProcessRadioTxTimeout+0x50>)
 8013942:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013946:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 801394a:	2b02      	cmp	r3, #2
 801394c:	d002      	beq.n	8013954 <ProcessRadioTxTimeout+0x18>
    {
        Radio.Sleep( );
 801394e:	4b10      	ldr	r3, [pc, #64]	; (8013990 <ProcessRadioTxTimeout+0x54>)
 8013950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013952:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 8013954:	f7ff fa7c 	bl	8012e50 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 8013958:	4b0c      	ldr	r3, [pc, #48]	; (801398c <ProcessRadioTxTimeout+0x50>)
 801395a:	2202      	movs	r2, #2
 801395c:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 8013960:	2002      	movs	r0, #2
 8013962:	f004 fe3b 	bl	80185dc <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 8013966:	4b09      	ldr	r3, [pc, #36]	; (801398c <ProcessRadioTxTimeout+0x50>)
 8013968:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 801396c:	2b00      	cmp	r3, #0
 801396e:	d003      	beq.n	8013978 <ProcessRadioTxTimeout+0x3c>
    {
        MacCtx.AckTimeoutRetry = true;
 8013970:	4b06      	ldr	r3, [pc, #24]	; (801398c <ProcessRadioTxTimeout+0x50>)
 8013972:	2201      	movs	r2, #1
 8013974:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 8013978:	4a04      	ldr	r2, [pc, #16]	; (801398c <ProcessRadioTxTimeout+0x50>)
 801397a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 801397e:	f043 0320 	orr.w	r3, r3, #32
 8013982:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 8013986:	bf00      	nop
 8013988:	bd80      	pop	{r7, pc}
 801398a:	bf00      	nop
 801398c:	200009ec 	.word	0x200009ec
 8013990:	08026710 	.word	0x08026710

08013994 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 8013994:	b580      	push	{r7, lr}
 8013996:	b084      	sub	sp, #16
 8013998:	af00      	add	r7, sp, #0
 801399a:	4603      	mov	r3, r0
 801399c:	460a      	mov	r2, r1
 801399e:	71fb      	strb	r3, [r7, #7]
 80139a0:	4613      	mov	r3, r2
 80139a2:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 80139a4:	2300      	movs	r3, #0
 80139a6:	73fb      	strb	r3, [r7, #15]

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 80139a8:	4b44      	ldr	r3, [pc, #272]	; (8013abc <HandleRadioRxErrorTimeout+0x128>)
 80139aa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80139ae:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80139b2:	2b02      	cmp	r3, #2
 80139b4:	d002      	beq.n	80139bc <HandleRadioRxErrorTimeout+0x28>
    {
        Radio.Sleep( );
 80139b6:	4b42      	ldr	r3, [pc, #264]	; (8013ac0 <HandleRadioRxErrorTimeout+0x12c>)
 80139b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80139ba:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 80139bc:	f004 f8f8 	bl	8017bb0 <LoRaMacClassBIsBeaconExpected>
 80139c0:	4603      	mov	r3, r0
 80139c2:	2b00      	cmp	r3, #0
 80139c4:	d007      	beq.n	80139d6 <HandleRadioRxErrorTimeout+0x42>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 80139c6:	2002      	movs	r0, #2
 80139c8:	f004 f8a6 	bl	8017b18 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 80139cc:	2000      	movs	r0, #0
 80139ce:	f004 f8c8 	bl	8017b62 <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 80139d2:	2301      	movs	r3, #1
 80139d4:	73fb      	strb	r3, [r7, #15]
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 80139d6:	4b39      	ldr	r3, [pc, #228]	; (8013abc <HandleRadioRxErrorTimeout+0x128>)
 80139d8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80139dc:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80139e0:	2b01      	cmp	r3, #1
 80139e2:	d119      	bne.n	8013a18 <HandleRadioRxErrorTimeout+0x84>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 80139e4:	f004 f8eb 	bl	8017bbe <LoRaMacClassBIsPingExpected>
 80139e8:	4603      	mov	r3, r0
 80139ea:	2b00      	cmp	r3, #0
 80139ec:	d007      	beq.n	80139fe <HandleRadioRxErrorTimeout+0x6a>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 80139ee:	2000      	movs	r0, #0
 80139f0:	f004 f89c 	bl	8017b2c <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 80139f4:	2000      	movs	r0, #0
 80139f6:	f004 f8bd 	bl	8017b74 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 80139fa:	2301      	movs	r3, #1
 80139fc:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 80139fe:	f004 f8e5 	bl	8017bcc <LoRaMacClassBIsMulticastExpected>
 8013a02:	4603      	mov	r3, r0
 8013a04:	2b00      	cmp	r3, #0
 8013a06:	d007      	beq.n	8013a18 <HandleRadioRxErrorTimeout+0x84>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8013a08:	2000      	movs	r0, #0
 8013a0a:	f004 f899 	bl	8017b40 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 8013a0e:	2000      	movs	r0, #0
 8013a10:	f004 f8b9 	bl	8017b86 <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 8013a14:	2301      	movs	r3, #1
 8013a16:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 8013a18:	7bfb      	ldrb	r3, [r7, #15]
 8013a1a:	f083 0301 	eor.w	r3, r3, #1
 8013a1e:	b2db      	uxtb	r3, r3
 8013a20:	2b00      	cmp	r3, #0
 8013a22:	d045      	beq.n	8013ab0 <HandleRadioRxErrorTimeout+0x11c>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8013a24:	4b25      	ldr	r3, [pc, #148]	; (8013abc <HandleRadioRxErrorTimeout+0x128>)
 8013a26:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 8013a2a:	2b00      	cmp	r3, #0
 8013a2c:	d125      	bne.n	8013a7a <HandleRadioRxErrorTimeout+0xe6>
        {
            if( MacCtx.NodeAckRequested == true )
 8013a2e:	4b23      	ldr	r3, [pc, #140]	; (8013abc <HandleRadioRxErrorTimeout+0x128>)
 8013a30:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8013a34:	2b00      	cmp	r3, #0
 8013a36:	d003      	beq.n	8013a40 <HandleRadioRxErrorTimeout+0xac>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 8013a38:	4a20      	ldr	r2, [pc, #128]	; (8013abc <HandleRadioRxErrorTimeout+0x128>)
 8013a3a:	79fb      	ldrb	r3, [r7, #7]
 8013a3c:	f882 343d 	strb.w	r3, [r2, #1085]	; 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 8013a40:	79fb      	ldrb	r3, [r7, #7]
 8013a42:	4618      	mov	r0, r3
 8013a44:	f004 fdca 	bl	80185dc <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( MacCtx.NvmCtx->LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 8013a48:	4b1c      	ldr	r3, [pc, #112]	; (8013abc <HandleRadioRxErrorTimeout+0x128>)
 8013a4a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013a4e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8013a52:	4618      	mov	r0, r3
 8013a54:	f00d fc0e 	bl	8021274 <UTIL_TIMER_GetElapsedTime>
 8013a58:	4602      	mov	r2, r0
 8013a5a:	4b18      	ldr	r3, [pc, #96]	; (8013abc <HandleRadioRxErrorTimeout+0x128>)
 8013a5c:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 8013a60:	429a      	cmp	r2, r3
 8013a62:	d325      	bcc.n	8013ab0 <HandleRadioRxErrorTimeout+0x11c>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 8013a64:	4817      	ldr	r0, [pc, #92]	; (8013ac4 <HandleRadioRxErrorTimeout+0x130>)
 8013a66:	f00d fad9 	bl	802101c <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 8013a6a:	4a14      	ldr	r2, [pc, #80]	; (8013abc <HandleRadioRxErrorTimeout+0x128>)
 8013a6c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8013a70:	f043 0320 	orr.w	r3, r3, #32
 8013a74:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 8013a78:	e01a      	b.n	8013ab0 <HandleRadioRxErrorTimeout+0x11c>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 8013a7a:	4b10      	ldr	r3, [pc, #64]	; (8013abc <HandleRadioRxErrorTimeout+0x128>)
 8013a7c:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8013a80:	2b00      	cmp	r3, #0
 8013a82:	d003      	beq.n	8013a8c <HandleRadioRxErrorTimeout+0xf8>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 8013a84:	4a0d      	ldr	r2, [pc, #52]	; (8013abc <HandleRadioRxErrorTimeout+0x128>)
 8013a86:	79bb      	ldrb	r3, [r7, #6]
 8013a88:	f882 343d 	strb.w	r3, [r2, #1085]	; 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 8013a8c:	79bb      	ldrb	r3, [r7, #6]
 8013a8e:	4618      	mov	r0, r3
 8013a90:	f004 fda4 	bl	80185dc <LoRaMacConfirmQueueSetStatusCmn>

            if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8013a94:	4b09      	ldr	r3, [pc, #36]	; (8013abc <HandleRadioRxErrorTimeout+0x128>)
 8013a96:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013a9a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8013a9e:	2b02      	cmp	r3, #2
 8013aa0:	d006      	beq.n	8013ab0 <HandleRadioRxErrorTimeout+0x11c>
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
 8013aa2:	4a06      	ldr	r2, [pc, #24]	; (8013abc <HandleRadioRxErrorTimeout+0x128>)
 8013aa4:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8013aa8:	f043 0320 	orr.w	r3, r3, #32
 8013aac:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }
    }

    UpdateRxSlotIdleState( );
 8013ab0:	f7ff f9ce 	bl	8012e50 <UpdateRxSlotIdleState>
}
 8013ab4:	bf00      	nop
 8013ab6:	3710      	adds	r7, #16
 8013ab8:	46bd      	mov	sp, r7
 8013aba:	bd80      	pop	{r7, pc}
 8013abc:	200009ec 	.word	0x200009ec
 8013ac0:	08026710 	.word	0x08026710
 8013ac4:	20000d84 	.word	0x20000d84

08013ac8 <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 8013ac8:	b580      	push	{r7, lr}
 8013aca:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 8013acc:	2106      	movs	r1, #6
 8013ace:	2005      	movs	r0, #5
 8013ad0:	f7ff ff60 	bl	8013994 <HandleRadioRxErrorTimeout>
}
 8013ad4:	bf00      	nop
 8013ad6:	bd80      	pop	{r7, pc}

08013ad8 <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 8013ad8:	b580      	push	{r7, lr}
 8013ada:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 8013adc:	2104      	movs	r1, #4
 8013ade:	2003      	movs	r0, #3
 8013ae0:	f7ff ff58 	bl	8013994 <HandleRadioRxErrorTimeout>
}
 8013ae4:	bf00      	nop
 8013ae6:	bd80      	pop	{r7, pc}

08013ae8 <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 8013ae8:	b580      	push	{r7, lr}
 8013aea:	b084      	sub	sp, #16
 8013aec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013aee:	f3ef 8310 	mrs	r3, PRIMASK
 8013af2:	607b      	str	r3, [r7, #4]
  return(result);
 8013af4:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 8013af6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8013af8:	b672      	cpsid	i
}
 8013afa:	bf00      	nop
    events = LoRaMacRadioEvents;
 8013afc:	4b1d      	ldr	r3, [pc, #116]	; (8013b74 <LoRaMacHandleIrqEvents+0x8c>)
 8013afe:	681b      	ldr	r3, [r3, #0]
 8013b00:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 8013b02:	4b1c      	ldr	r3, [pc, #112]	; (8013b74 <LoRaMacHandleIrqEvents+0x8c>)
 8013b04:	2200      	movs	r2, #0
 8013b06:	601a      	str	r2, [r3, #0]
 8013b08:	68fb      	ldr	r3, [r7, #12]
 8013b0a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013b0c:	68bb      	ldr	r3, [r7, #8]
 8013b0e:	f383 8810 	msr	PRIMASK, r3
}
 8013b12:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 8013b14:	683b      	ldr	r3, [r7, #0]
 8013b16:	2b00      	cmp	r3, #0
 8013b18:	d027      	beq.n	8013b6a <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 8013b1a:	783b      	ldrb	r3, [r7, #0]
 8013b1c:	f003 0310 	and.w	r3, r3, #16
 8013b20:	b2db      	uxtb	r3, r3
 8013b22:	2b00      	cmp	r3, #0
 8013b24:	d001      	beq.n	8013b2a <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 8013b26:	f7ff f9ab 	bl	8012e80 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 8013b2a:	783b      	ldrb	r3, [r7, #0]
 8013b2c:	f003 0308 	and.w	r3, r3, #8
 8013b30:	b2db      	uxtb	r3, r3
 8013b32:	2b00      	cmp	r3, #0
 8013b34:	d001      	beq.n	8013b3a <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 8013b36:	f7ff fa6f 	bl	8013018 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 8013b3a:	783b      	ldrb	r3, [r7, #0]
 8013b3c:	f003 0304 	and.w	r3, r3, #4
 8013b40:	b2db      	uxtb	r3, r3
 8013b42:	2b00      	cmp	r3, #0
 8013b44:	d001      	beq.n	8013b4a <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 8013b46:	f7ff fef9 	bl	801393c <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 8013b4a:	783b      	ldrb	r3, [r7, #0]
 8013b4c:	f003 0302 	and.w	r3, r3, #2
 8013b50:	b2db      	uxtb	r3, r3
 8013b52:	2b00      	cmp	r3, #0
 8013b54:	d001      	beq.n	8013b5a <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 8013b56:	f7ff ffb7 	bl	8013ac8 <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 8013b5a:	783b      	ldrb	r3, [r7, #0]
 8013b5c:	f003 0301 	and.w	r3, r3, #1
 8013b60:	b2db      	uxtb	r3, r3
 8013b62:	2b00      	cmp	r3, #0
 8013b64:	d001      	beq.n	8013b6a <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 8013b66:	f7ff ffb7 	bl	8013ad8 <ProcessRadioRxTimeout>
        }
    }
}
 8013b6a:	bf00      	nop
 8013b6c:	3710      	adds	r7, #16
 8013b6e:	46bd      	mov	sp, r7
 8013b70:	bd80      	pop	{r7, pc}
 8013b72:	bf00      	nop
 8013b74:	2000101c 	.word	0x2000101c

08013b78 <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 8013b78:	b480      	push	{r7}
 8013b7a:	b083      	sub	sp, #12
 8013b7c:	af00      	add	r7, sp, #0
 8013b7e:	4603      	mov	r3, r0
 8013b80:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 8013b82:	4a04      	ldr	r2, [pc, #16]	; (8013b94 <LoRaMacEnableRequests+0x1c>)
 8013b84:	79fb      	ldrb	r3, [r7, #7]
 8013b86:	f882 3482 	strb.w	r3, [r2, #1154]	; 0x482
}
 8013b8a:	bf00      	nop
 8013b8c:	370c      	adds	r7, #12
 8013b8e:	46bd      	mov	sp, r7
 8013b90:	bc80      	pop	{r7}
 8013b92:	4770      	bx	lr
 8013b94:	200009ec 	.word	0x200009ec

08013b98 <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 8013b98:	b580      	push	{r7, lr}
 8013b9a:	b082      	sub	sp, #8
 8013b9c:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 8013b9e:	4b2c      	ldr	r3, [pc, #176]	; (8013c50 <LoRaMacHandleRequestEvents+0xb8>)
 8013ba0:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8013ba4:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 8013ba6:	4b2a      	ldr	r3, [pc, #168]	; (8013c50 <LoRaMacHandleRequestEvents+0xb8>)
 8013ba8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8013bac:	2b00      	cmp	r3, #0
 8013bae:	d14a      	bne.n	8013c46 <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 8013bb0:	4b27      	ldr	r3, [pc, #156]	; (8013c50 <LoRaMacHandleRequestEvents+0xb8>)
 8013bb2:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8013bb6:	f003 0301 	and.w	r3, r3, #1
 8013bba:	b2db      	uxtb	r3, r3
 8013bbc:	2b00      	cmp	r3, #0
 8013bbe:	d006      	beq.n	8013bce <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 8013bc0:	4a23      	ldr	r2, [pc, #140]	; (8013c50 <LoRaMacHandleRequestEvents+0xb8>)
 8013bc2:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8013bc6:	f36f 0300 	bfc	r3, #0, #1
 8013bca:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8013bce:	4b20      	ldr	r3, [pc, #128]	; (8013c50 <LoRaMacHandleRequestEvents+0xb8>)
 8013bd0:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8013bd4:	f003 0304 	and.w	r3, r3, #4
 8013bd8:	b2db      	uxtb	r3, r3
 8013bda:	2b00      	cmp	r3, #0
 8013bdc:	d006      	beq.n	8013bec <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8013bde:	4a1c      	ldr	r2, [pc, #112]	; (8013c50 <LoRaMacHandleRequestEvents+0xb8>)
 8013be0:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8013be4:	f36f 0382 	bfc	r3, #2, #1
 8013be8:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8013bec:	2001      	movs	r0, #1
 8013bee:	f7ff ffc3 	bl	8013b78 <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 8013bf2:	793b      	ldrb	r3, [r7, #4]
 8013bf4:	f003 0301 	and.w	r3, r3, #1
 8013bf8:	b2db      	uxtb	r3, r3
 8013bfa:	2b00      	cmp	r3, #0
 8013bfc:	d005      	beq.n	8013c0a <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 8013bfe:	4b14      	ldr	r3, [pc, #80]	; (8013c50 <LoRaMacHandleRequestEvents+0xb8>)
 8013c00:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 8013c04:	681b      	ldr	r3, [r3, #0]
 8013c06:	4813      	ldr	r0, [pc, #76]	; (8013c54 <LoRaMacHandleRequestEvents+0xbc>)
 8013c08:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 8013c0a:	793b      	ldrb	r3, [r7, #4]
 8013c0c:	f003 0304 	and.w	r3, r3, #4
 8013c10:	b2db      	uxtb	r3, r3
 8013c12:	2b00      	cmp	r3, #0
 8013c14:	d00e      	beq.n	8013c34 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 8013c16:	4810      	ldr	r0, [pc, #64]	; (8013c58 <LoRaMacHandleRequestEvents+0xc0>)
 8013c18:	f004 fd2e 	bl	8018678 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 8013c1c:	f004 fd78 	bl	8018710 <LoRaMacConfirmQueueGetCnt>
 8013c20:	4603      	mov	r3, r0
 8013c22:	2b00      	cmp	r3, #0
 8013c24:	d006      	beq.n	8013c34 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 8013c26:	4a0a      	ldr	r2, [pc, #40]	; (8013c50 <LoRaMacHandleRequestEvents+0xb8>)
 8013c28:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8013c2c:	f043 0304 	orr.w	r3, r3, #4
 8013c30:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 8013c34:	f003 ffe8 	bl	8017c08 <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 8013c38:	4a05      	ldr	r2, [pc, #20]	; (8013c50 <LoRaMacHandleRequestEvents+0xb8>)
 8013c3a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8013c3e:	f36f 1345 	bfc	r3, #5, #1
 8013c42:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
}
 8013c46:	bf00      	nop
 8013c48:	3708      	adds	r7, #8
 8013c4a:	46bd      	mov	sp, r7
 8013c4c:	bd80      	pop	{r7, pc}
 8013c4e:	bf00      	nop
 8013c50:	200009ec 	.word	0x200009ec
 8013c54:	20000e28 	.word	0x20000e28
 8013c58:	20000e3c 	.word	0x20000e3c

08013c5c <LoRaMacHandleScheduleUplinkEvent>:

static void LoRaMacHandleScheduleUplinkEvent( void )
{
 8013c5c:	b580      	push	{r7, lr}
 8013c5e:	b082      	sub	sp, #8
 8013c60:	af00      	add	r7, sp, #0
    // Handle events
    if( MacCtx.MacState == LORAMAC_IDLE )
 8013c62:	4b0a      	ldr	r3, [pc, #40]	; (8013c8c <LoRaMacHandleScheduleUplinkEvent+0x30>)
 8013c64:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8013c68:	2b00      	cmp	r3, #0
 8013c6a:	d10a      	bne.n	8013c82 <LoRaMacHandleScheduleUplinkEvent+0x26>
    {
        // Verify if sticky MAC commands are pending or not
        bool isStickyMacCommandPending = false;
 8013c6c:	2300      	movs	r3, #0
 8013c6e:	71fb      	strb	r3, [r7, #7]
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 8013c70:	1dfb      	adds	r3, r7, #7
 8013c72:	4618      	mov	r0, r3
 8013c74:	f004 fab4 	bl	80181e0 <LoRaMacCommandsStickyCmdsPending>
        if( isStickyMacCommandPending == true )
 8013c78:	79fb      	ldrb	r3, [r7, #7]
 8013c7a:	2b00      	cmp	r3, #0
 8013c7c:	d001      	beq.n	8013c82 <LoRaMacHandleScheduleUplinkEvent+0x26>
        {// Setup MLME indication
            SetMlmeScheduleUplinkIndication( );
 8013c7e:	f000 fbb7 	bl	80143f0 <SetMlmeScheduleUplinkIndication>
        }
    }
}
 8013c82:	bf00      	nop
 8013c84:	3708      	adds	r7, #8
 8013c86:	46bd      	mov	sp, r7
 8013c88:	bd80      	pop	{r7, pc}
 8013c8a:	bf00      	nop
 8013c8c:	200009ec 	.word	0x200009ec

08013c90 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 8013c90:	b580      	push	{r7, lr}
 8013c92:	b088      	sub	sp, #32
 8013c94:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 8013c96:	4b24      	ldr	r3, [pc, #144]	; (8013d28 <LoRaMacHandleIndicationEvents+0x98>)
 8013c98:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8013c9c:	f003 0308 	and.w	r3, r3, #8
 8013ca0:	b2db      	uxtb	r3, r3
 8013ca2:	2b00      	cmp	r3, #0
 8013ca4:	d00c      	beq.n	8013cc0 <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 8013ca6:	4a20      	ldr	r2, [pc, #128]	; (8013d28 <LoRaMacHandleIndicationEvents+0x98>)
 8013ca8:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8013cac:	f36f 03c3 	bfc	r3, #3, #1
 8013cb0:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication );
 8013cb4:	4b1c      	ldr	r3, [pc, #112]	; (8013d28 <LoRaMacHandleIndicationEvents+0x98>)
 8013cb6:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 8013cba:	68db      	ldr	r3, [r3, #12]
 8013cbc:	481b      	ldr	r0, [pc, #108]	; (8013d2c <LoRaMacHandleIndicationEvents+0x9c>)
 8013cbe:	4798      	blx	r3
    }

    if( MacCtx.MacFlags.Bits.MlmeSchedUplinkInd == 1 )
 8013cc0:	4b19      	ldr	r3, [pc, #100]	; (8013d28 <LoRaMacHandleIndicationEvents+0x98>)
 8013cc2:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8013cc6:	f003 0310 	and.w	r3, r3, #16
 8013cca:	b2db      	uxtb	r3, r3
 8013ccc:	2b00      	cmp	r3, #0
 8013cce:	d011      	beq.n	8013cf4 <LoRaMacHandleIndicationEvents+0x64>
    {
        MlmeIndication_t schduleUplinkIndication;
        schduleUplinkIndication.MlmeIndication = MLME_SCHEDULE_UPLINK;
 8013cd0:	2307      	movs	r3, #7
 8013cd2:	713b      	strb	r3, [r7, #4]
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8013cd4:	2300      	movs	r3, #0
 8013cd6:	717b      	strb	r3, [r7, #5]

        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 8013cd8:	4b13      	ldr	r3, [pc, #76]	; (8013d28 <LoRaMacHandleIndicationEvents+0x98>)
 8013cda:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 8013cde:	68db      	ldr	r3, [r3, #12]
 8013ce0:	1d3a      	adds	r2, r7, #4
 8013ce2:	4610      	mov	r0, r2
 8013ce4:	4798      	blx	r3
        MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 0;
 8013ce6:	4a10      	ldr	r2, [pc, #64]	; (8013d28 <LoRaMacHandleIndicationEvents+0x98>)
 8013ce8:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8013cec:	f36f 1304 	bfc	r3, #4, #1
 8013cf0:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8013cf4:	4b0c      	ldr	r3, [pc, #48]	; (8013d28 <LoRaMacHandleIndicationEvents+0x98>)
 8013cf6:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8013cfa:	f003 0302 	and.w	r3, r3, #2
 8013cfe:	b2db      	uxtb	r3, r3
 8013d00:	2b00      	cmp	r3, #0
 8013d02:	d00c      	beq.n	8013d1e <LoRaMacHandleIndicationEvents+0x8e>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 8013d04:	4a08      	ldr	r2, [pc, #32]	; (8013d28 <LoRaMacHandleIndicationEvents+0x98>)
 8013d06:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8013d0a:	f36f 0341 	bfc	r3, #1, #1
 8013d0e:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication );
 8013d12:	4b05      	ldr	r3, [pc, #20]	; (8013d28 <LoRaMacHandleIndicationEvents+0x98>)
 8013d14:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 8013d18:	685b      	ldr	r3, [r3, #4]
 8013d1a:	4805      	ldr	r0, [pc, #20]	; (8013d30 <LoRaMacHandleIndicationEvents+0xa0>)
 8013d1c:	4798      	blx	r3
    }
}
 8013d1e:	bf00      	nop
 8013d20:	3720      	adds	r7, #32
 8013d22:	46bd      	mov	sp, r7
 8013d24:	bd80      	pop	{r7, pc}
 8013d26:	bf00      	nop
 8013d28:	200009ec 	.word	0x200009ec
 8013d2c:	20000e50 	.word	0x20000e50
 8013d30:	20000e08 	.word	0x20000e08

08013d34 <LoRaMacHandleMcpsRequest>:

static void LoRaMacHandleMcpsRequest( void )
{
 8013d34:	b580      	push	{r7, lr}
 8013d36:	b082      	sub	sp, #8
 8013d38:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 8013d3a:	4b33      	ldr	r3, [pc, #204]	; (8013e08 <LoRaMacHandleMcpsRequest+0xd4>)
 8013d3c:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8013d40:	f003 0301 	and.w	r3, r3, #1
 8013d44:	b2db      	uxtb	r3, r3
 8013d46:	2b00      	cmp	r3, #0
 8013d48:	d05a      	beq.n	8013e00 <LoRaMacHandleMcpsRequest+0xcc>
    {
        bool stopRetransmission = false;
 8013d4a:	2300      	movs	r3, #0
 8013d4c:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 8013d4e:	2300      	movs	r3, #0
 8013d50:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 8013d52:	4b2d      	ldr	r3, [pc, #180]	; (8013e08 <LoRaMacHandleMcpsRequest+0xd4>)
 8013d54:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 8013d58:	2b00      	cmp	r3, #0
 8013d5a:	d004      	beq.n	8013d66 <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 8013d5c:	4b2a      	ldr	r3, [pc, #168]	; (8013e08 <LoRaMacHandleMcpsRequest+0xd4>)
 8013d5e:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 8013d62:	2b03      	cmp	r3, #3
 8013d64:	d104      	bne.n	8013d70 <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 8013d66:	f002 f8af 	bl	8015ec8 <CheckRetransUnconfirmedUplink>
 8013d6a:	4603      	mov	r3, r0
 8013d6c:	71fb      	strb	r3, [r7, #7]
 8013d6e:	e022      	b.n	8013db6 <LoRaMacHandleMcpsRequest+0x82>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 8013d70:	4b25      	ldr	r3, [pc, #148]	; (8013e08 <LoRaMacHandleMcpsRequest+0xd4>)
 8013d72:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 8013d76:	2b01      	cmp	r3, #1
 8013d78:	d11d      	bne.n	8013db6 <LoRaMacHandleMcpsRequest+0x82>
        {
            if( MacCtx.AckTimeoutRetry == true )
 8013d7a:	4b23      	ldr	r3, [pc, #140]	; (8013e08 <LoRaMacHandleMcpsRequest+0xd4>)
 8013d7c:	f893 3413 	ldrb.w	r3, [r3, #1043]	; 0x413
 8013d80:	2b00      	cmp	r3, #0
 8013d82:	d016      	beq.n	8013db2 <LoRaMacHandleMcpsRequest+0x7e>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 8013d84:	f002 f8ce 	bl	8015f24 <CheckRetransConfirmedUplink>
 8013d88:	4603      	mov	r3, r0
 8013d8a:	71fb      	strb	r3, [r7, #7]

                if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 8013d8c:	4b1e      	ldr	r3, [pc, #120]	; (8013e08 <LoRaMacHandleMcpsRequest+0xd4>)
 8013d8e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013d92:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 8013d96:	2b00      	cmp	r3, #0
 8013d98:	d10d      	bne.n	8013db6 <LoRaMacHandleMcpsRequest+0x82>
                {
                    if( stopRetransmission == false )
 8013d9a:	79fb      	ldrb	r3, [r7, #7]
 8013d9c:	f083 0301 	eor.w	r3, r3, #1
 8013da0:	b2db      	uxtb	r3, r3
 8013da2:	2b00      	cmp	r3, #0
 8013da4:	d002      	beq.n	8013dac <LoRaMacHandleMcpsRequest+0x78>
                    {
                        AckTimeoutRetriesProcess( );
 8013da6:	f002 f91d 	bl	8015fe4 <AckTimeoutRetriesProcess>
 8013daa:	e004      	b.n	8013db6 <LoRaMacHandleMcpsRequest+0x82>
                    }
                    else
                    {
                        AckTimeoutRetriesFinalize( );
 8013dac:	f002 f95c 	bl	8016068 <AckTimeoutRetriesFinalize>
 8013db0:	e001      	b.n	8013db6 <LoRaMacHandleMcpsRequest+0x82>
                    }
                }
            }
            else
            {
                waitForRetransmission = true;
 8013db2:	2301      	movs	r3, #1
 8013db4:	71bb      	strb	r3, [r7, #6]
            }
        }

        if( stopRetransmission == true )
 8013db6:	79fb      	ldrb	r3, [r7, #7]
 8013db8:	2b00      	cmp	r3, #0
 8013dba:	d00d      	beq.n	8013dd8 <LoRaMacHandleMcpsRequest+0xa4>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 8013dbc:	4813      	ldr	r0, [pc, #76]	; (8013e0c <LoRaMacHandleMcpsRequest+0xd8>)
 8013dbe:	f00d f92d 	bl	802101c <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 8013dc2:	4b11      	ldr	r3, [pc, #68]	; (8013e08 <LoRaMacHandleMcpsRequest+0xd4>)
 8013dc4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8013dc8:	f023 0320 	bic.w	r3, r3, #32
 8013dcc:	4a0e      	ldr	r2, [pc, #56]	; (8013e08 <LoRaMacHandleMcpsRequest+0xd4>)
 8013dce:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            StopRetransmission( );
 8013dd2:	f002 f8c9 	bl	8015f68 <StopRetransmission>
            MacCtx.AckTimeoutRetry = false;
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 8013dd6:	e013      	b.n	8013e00 <LoRaMacHandleMcpsRequest+0xcc>
        else if( waitForRetransmission == false )
 8013dd8:	79bb      	ldrb	r3, [r7, #6]
 8013dda:	f083 0301 	eor.w	r3, r3, #1
 8013dde:	b2db      	uxtb	r3, r3
 8013de0:	2b00      	cmp	r3, #0
 8013de2:	d00d      	beq.n	8013e00 <LoRaMacHandleMcpsRequest+0xcc>
            MacCtx.MacFlags.Bits.MacDone = 0;
 8013de4:	4a08      	ldr	r2, [pc, #32]	; (8013e08 <LoRaMacHandleMcpsRequest+0xd4>)
 8013de6:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8013dea:	f36f 1345 	bfc	r3, #5, #1
 8013dee:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            MacCtx.AckTimeoutRetry = false;
 8013df2:	4b05      	ldr	r3, [pc, #20]	; (8013e08 <LoRaMacHandleMcpsRequest+0xd4>)
 8013df4:	2200      	movs	r2, #0
 8013df6:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
            OnTxDelayedTimerEvent( NULL );
 8013dfa:	2000      	movs	r0, #0
 8013dfc:	f000 f88c 	bl	8013f18 <OnTxDelayedTimerEvent>
}
 8013e00:	bf00      	nop
 8013e02:	3708      	adds	r7, #8
 8013e04:	46bd      	mov	sp, r7
 8013e06:	bd80      	pop	{r7, pc}
 8013e08:	200009ec 	.word	0x200009ec
 8013e0c:	20000d54 	.word	0x20000d54

08013e10 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 8013e10:	b580      	push	{r7, lr}
 8013e12:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8013e14:	4b1b      	ldr	r3, [pc, #108]	; (8013e84 <LoRaMacHandleMlmeRequest+0x74>)
 8013e16:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8013e1a:	f003 0304 	and.w	r3, r3, #4
 8013e1e:	b2db      	uxtb	r3, r3
 8013e20:	2b00      	cmp	r3, #0
 8013e22:	d02c      	beq.n	8013e7e <LoRaMacHandleMlmeRequest+0x6e>
    {
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 8013e24:	2001      	movs	r0, #1
 8013e26:	f004 fc0d 	bl	8018644 <LoRaMacConfirmQueueIsCmdActive>
 8013e2a:	4603      	mov	r3, r0
 8013e2c:	2b00      	cmp	r3, #0
 8013e2e:	d012      	beq.n	8013e56 <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 8013e30:	2001      	movs	r0, #1
 8013e32:	f004 fba9 	bl	8018588 <LoRaMacConfirmQueueGetStatus>
 8013e36:	4603      	mov	r3, r0
 8013e38:	2b00      	cmp	r3, #0
 8013e3a:	d103      	bne.n	8013e44 <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 8013e3c:	4b11      	ldr	r3, [pc, #68]	; (8013e84 <LoRaMacHandleMlmeRequest+0x74>)
 8013e3e:	2200      	movs	r2, #0
 8013e40:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
            }
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8013e44:	4b0f      	ldr	r3, [pc, #60]	; (8013e84 <LoRaMacHandleMlmeRequest+0x74>)
 8013e46:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8013e4a:	f023 0302 	bic.w	r3, r3, #2
 8013e4e:	4a0d      	ldr	r2, [pc, #52]	; (8013e84 <LoRaMacHandleMlmeRequest+0x74>)
 8013e50:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
    }
}
 8013e54:	e013      	b.n	8013e7e <LoRaMacHandleMlmeRequest+0x6e>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 8013e56:	2005      	movs	r0, #5
 8013e58:	f004 fbf4 	bl	8018644 <LoRaMacConfirmQueueIsCmdActive>
 8013e5c:	4603      	mov	r3, r0
 8013e5e:	2b00      	cmp	r3, #0
 8013e60:	d105      	bne.n	8013e6e <LoRaMacHandleMlmeRequest+0x5e>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 8013e62:	2006      	movs	r0, #6
 8013e64:	f004 fbee 	bl	8018644 <LoRaMacConfirmQueueIsCmdActive>
 8013e68:	4603      	mov	r3, r0
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 8013e6a:	2b00      	cmp	r3, #0
 8013e6c:	d007      	beq.n	8013e7e <LoRaMacHandleMlmeRequest+0x6e>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8013e6e:	4b05      	ldr	r3, [pc, #20]	; (8013e84 <LoRaMacHandleMlmeRequest+0x74>)
 8013e70:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8013e74:	f023 0302 	bic.w	r3, r3, #2
 8013e78:	4a02      	ldr	r2, [pc, #8]	; (8013e84 <LoRaMacHandleMlmeRequest+0x74>)
 8013e7a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
}
 8013e7e:	bf00      	nop
 8013e80:	bd80      	pop	{r7, pc}
 8013e82:	bf00      	nop
 8013e84:	200009ec 	.word	0x200009ec

08013e88 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 8013e88:	b580      	push	{r7, lr}
 8013e8a:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 8013e8c:	200c      	movs	r0, #12
 8013e8e:	f004 fbd9 	bl	8018644 <LoRaMacConfirmQueueIsCmdActive>
 8013e92:	4603      	mov	r3, r0
 8013e94:	2b00      	cmp	r3, #0
 8013e96:	d019      	beq.n	8013ecc <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 8013e98:	4b0e      	ldr	r3, [pc, #56]	; (8013ed4 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8013e9a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8013e9e:	f003 0301 	and.w	r3, r3, #1
 8013ea2:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 8013ea4:	2b00      	cmp	r3, #0
 8013ea6:	d111      	bne.n	8013ecc <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8013ea8:	4b0a      	ldr	r3, [pc, #40]	; (8013ed4 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8013eaa:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8013eae:	f003 0304 	and.w	r3, r3, #4
 8013eb2:	b2db      	uxtb	r3, r3
 8013eb4:	2b00      	cmp	r3, #0
 8013eb6:	d009      	beq.n	8013ecc <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8013eb8:	4b06      	ldr	r3, [pc, #24]	; (8013ed4 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8013eba:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8013ebe:	f023 0302 	bic.w	r3, r3, #2
 8013ec2:	4a04      	ldr	r2, [pc, #16]	; (8013ed4 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8013ec4:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            return 0x01;
 8013ec8:	2301      	movs	r3, #1
 8013eca:	e000      	b.n	8013ece <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 8013ecc:	2300      	movs	r3, #0
}
 8013ece:	4618      	mov	r0, r3
 8013ed0:	bd80      	pop	{r7, pc}
 8013ed2:	bf00      	nop
 8013ed4:	200009ec 	.word	0x200009ec

08013ed8 <LoRaMacCheckForRxAbort>:

static void LoRaMacCheckForRxAbort( void )
{
 8013ed8:	b480      	push	{r7}
 8013eda:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 8013edc:	4b0d      	ldr	r3, [pc, #52]	; (8013f14 <LoRaMacCheckForRxAbort+0x3c>)
 8013ede:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8013ee2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013ee6:	2b00      	cmp	r3, #0
 8013ee8:	d00f      	beq.n	8013f0a <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 8013eea:	4b0a      	ldr	r3, [pc, #40]	; (8013f14 <LoRaMacCheckForRxAbort+0x3c>)
 8013eec:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8013ef0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8013ef4:	4a07      	ldr	r2, [pc, #28]	; (8013f14 <LoRaMacCheckForRxAbort+0x3c>)
 8013ef6:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8013efa:	4b06      	ldr	r3, [pc, #24]	; (8013f14 <LoRaMacCheckForRxAbort+0x3c>)
 8013efc:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8013f00:	f023 0302 	bic.w	r3, r3, #2
 8013f04:	4a03      	ldr	r2, [pc, #12]	; (8013f14 <LoRaMacCheckForRxAbort+0x3c>)
 8013f06:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    }
}
 8013f0a:	bf00      	nop
 8013f0c:	46bd      	mov	sp, r7
 8013f0e:	bc80      	pop	{r7}
 8013f10:	4770      	bx	lr
 8013f12:	bf00      	nop
 8013f14:	200009ec 	.word	0x200009ec

08013f18 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 8013f18:	b580      	push	{r7, lr}
 8013f1a:	b082      	sub	sp, #8
 8013f1c:	af00      	add	r7, sp, #0
 8013f1e:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 8013f20:	4818      	ldr	r0, [pc, #96]	; (8013f84 <OnTxDelayedTimerEvent+0x6c>)
 8013f22:	f00d f87b 	bl	802101c <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 8013f26:	4b18      	ldr	r3, [pc, #96]	; (8013f88 <OnTxDelayedTimerEvent+0x70>)
 8013f28:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8013f2c:	f023 0320 	bic.w	r3, r3, #32
 8013f30:	4a15      	ldr	r2, [pc, #84]	; (8013f88 <OnTxDelayedTimerEvent+0x70>)
 8013f32:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 8013f36:	2001      	movs	r0, #1
 8013f38:	f001 f9a8 	bl	801528c <ScheduleTx>
 8013f3c:	4603      	mov	r3, r0
 8013f3e:	2b00      	cmp	r3, #0
 8013f40:	d01a      	beq.n	8013f78 <OnTxDelayedTimerEvent+0x60>
 8013f42:	2b0b      	cmp	r3, #11
 8013f44:	d018      	beq.n	8013f78 <OnTxDelayedTimerEvent+0x60>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8013f46:	4b10      	ldr	r3, [pc, #64]	; (8013f88 <OnTxDelayedTimerEvent+0x70>)
 8013f48:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013f4c:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8013f50:	b2da      	uxtb	r2, r3
 8013f52:	4b0d      	ldr	r3, [pc, #52]	; (8013f88 <OnTxDelayedTimerEvent+0x70>)
 8013f54:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 8013f58:	4b0b      	ldr	r3, [pc, #44]	; (8013f88 <OnTxDelayedTimerEvent+0x70>)
 8013f5a:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 8013f5e:	4b0a      	ldr	r3, [pc, #40]	; (8013f88 <OnTxDelayedTimerEvent+0x70>)
 8013f60:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 8013f64:	4b08      	ldr	r3, [pc, #32]	; (8013f88 <OnTxDelayedTimerEvent+0x70>)
 8013f66:	2209      	movs	r2, #9
 8013f68:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 8013f6c:	2009      	movs	r0, #9
 8013f6e:	f004 fb35 	bl	80185dc <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 8013f72:	f001 fff9 	bl	8015f68 <StopRetransmission>
            break;
 8013f76:	e000      	b.n	8013f7a <OnTxDelayedTimerEvent+0x62>
            break;
 8013f78:	bf00      	nop
        }
    }
}
 8013f7a:	bf00      	nop
 8013f7c:	3708      	adds	r7, #8
 8013f7e:	46bd      	mov	sp, r7
 8013f80:	bd80      	pop	{r7, pc}
 8013f82:	bf00      	nop
 8013f84:	20000d54 	.word	0x20000d54
 8013f88:	200009ec 	.word	0x200009ec

08013f8c <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 8013f8c:	b580      	push	{r7, lr}
 8013f8e:	b082      	sub	sp, #8
 8013f90:	af00      	add	r7, sp, #0
 8013f92:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 8013f94:	4b17      	ldr	r3, [pc, #92]	; (8013ff4 <OnRxWindow1TimerEvent+0x68>)
 8013f96:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 8013f9a:	4b16      	ldr	r3, [pc, #88]	; (8013ff4 <OnRxWindow1TimerEvent+0x68>)
 8013f9c:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    MacCtx.RxWindow1Config.DrOffset = MacCtx.NvmCtx->MacParams.Rx1DrOffset;
 8013fa0:	4b14      	ldr	r3, [pc, #80]	; (8013ff4 <OnRxWindow1TimerEvent+0x68>)
 8013fa2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013fa6:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8013faa:	b25a      	sxtb	r2, r3
 8013fac:	4b11      	ldr	r3, [pc, #68]	; (8013ff4 <OnRxWindow1TimerEvent+0x68>)
 8013fae:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8013fb2:	4b10      	ldr	r3, [pc, #64]	; (8013ff4 <OnRxWindow1TimerEvent+0x68>)
 8013fb4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013fb8:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 8013fbc:	4b0d      	ldr	r3, [pc, #52]	; (8013ff4 <OnRxWindow1TimerEvent+0x68>)
 8013fbe:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8013fc2:	4b0c      	ldr	r3, [pc, #48]	; (8013ff4 <OnRxWindow1TimerEvent+0x68>)
 8013fc4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013fc8:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 8013fcc:	4b09      	ldr	r3, [pc, #36]	; (8013ff4 <OnRxWindow1TimerEvent+0x68>)
 8013fce:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 8013fd2:	4b08      	ldr	r3, [pc, #32]	; (8013ff4 <OnRxWindow1TimerEvent+0x68>)
 8013fd4:	2200      	movs	r2, #0
 8013fd6:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 8013fda:	4b06      	ldr	r3, [pc, #24]	; (8013ff4 <OnRxWindow1TimerEvent+0x68>)
 8013fdc:	2200      	movs	r2, #0
 8013fde:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 8013fe2:	4905      	ldr	r1, [pc, #20]	; (8013ff8 <OnRxWindow1TimerEvent+0x6c>)
 8013fe4:	4805      	ldr	r0, [pc, #20]	; (8013ffc <OnRxWindow1TimerEvent+0x70>)
 8013fe6:	f001 fb91 	bl	801570c <RxWindowSetup>
}
 8013fea:	bf00      	nop
 8013fec:	3708      	adds	r7, #8
 8013fee:	46bd      	mov	sp, r7
 8013ff0:	bd80      	pop	{r7, pc}
 8013ff2:	bf00      	nop
 8013ff4:	200009ec 	.word	0x200009ec
 8013ff8:	20000da4 	.word	0x20000da4
 8013ffc:	20000d6c 	.word	0x20000d6c

08014000 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 8014000:	b580      	push	{r7, lr}
 8014002:	b082      	sub	sp, #8
 8014004:	af00      	add	r7, sp, #0
 8014006:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8014008:	4b19      	ldr	r3, [pc, #100]	; (8014070 <OnRxWindow2TimerEvent+0x70>)
 801400a:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 801400e:	2b00      	cmp	r3, #0
 8014010:	d02a      	beq.n	8014068 <OnRxWindow2TimerEvent+0x68>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8014012:	4b17      	ldr	r3, [pc, #92]	; (8014070 <OnRxWindow2TimerEvent+0x70>)
 8014014:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 8014018:	4b15      	ldr	r3, [pc, #84]	; (8014070 <OnRxWindow2TimerEvent+0x70>)
 801401a:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 801401e:	4b14      	ldr	r3, [pc, #80]	; (8014070 <OnRxWindow2TimerEvent+0x70>)
 8014020:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014024:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8014028:	4a11      	ldr	r2, [pc, #68]	; (8014070 <OnRxWindow2TimerEvent+0x70>)
 801402a:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 801402e:	4b10      	ldr	r3, [pc, #64]	; (8014070 <OnRxWindow2TimerEvent+0x70>)
 8014030:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014034:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 8014038:	4b0d      	ldr	r3, [pc, #52]	; (8014070 <OnRxWindow2TimerEvent+0x70>)
 801403a:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 801403e:	4b0c      	ldr	r3, [pc, #48]	; (8014070 <OnRxWindow2TimerEvent+0x70>)
 8014040:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014044:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 8014048:	4b09      	ldr	r3, [pc, #36]	; (8014070 <OnRxWindow2TimerEvent+0x70>)
 801404a:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 801404e:	4b08      	ldr	r3, [pc, #32]	; (8014070 <OnRxWindow2TimerEvent+0x70>)
 8014050:	2200      	movs	r2, #0
 8014052:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8014056:	4b06      	ldr	r3, [pc, #24]	; (8014070 <OnRxWindow2TimerEvent+0x70>)
 8014058:	2201      	movs	r2, #1
 801405a:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 801405e:	4905      	ldr	r1, [pc, #20]	; (8014074 <OnRxWindow2TimerEvent+0x74>)
 8014060:	4805      	ldr	r0, [pc, #20]	; (8014078 <OnRxWindow2TimerEvent+0x78>)
 8014062:	f001 fb53 	bl	801570c <RxWindowSetup>
 8014066:	e000      	b.n	801406a <OnRxWindow2TimerEvent+0x6a>
        return;
 8014068:	bf00      	nop
}
 801406a:	3708      	adds	r7, #8
 801406c:	46bd      	mov	sp, r7
 801406e:	bd80      	pop	{r7, pc}
 8014070:	200009ec 	.word	0x200009ec
 8014074:	20000db8 	.word	0x20000db8
 8014078:	20000d84 	.word	0x20000d84

0801407c <OnAckTimeoutTimerEvent>:

static void OnAckTimeoutTimerEvent( void* context )
{
 801407c:	b580      	push	{r7, lr}
 801407e:	b082      	sub	sp, #8
 8014080:	af00      	add	r7, sp, #0
 8014082:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.AckTimeoutTimer );
 8014084:	4816      	ldr	r0, [pc, #88]	; (80140e0 <OnAckTimeoutTimerEvent+0x64>)
 8014086:	f00c ffc9 	bl	802101c <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 801408a:	4b16      	ldr	r3, [pc, #88]	; (80140e4 <OnAckTimeoutTimerEvent+0x68>)
 801408c:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8014090:	2b00      	cmp	r3, #0
 8014092:	d003      	beq.n	801409c <OnAckTimeoutTimerEvent+0x20>
    {
        MacCtx.AckTimeoutRetry = true;
 8014094:	4b13      	ldr	r3, [pc, #76]	; (80140e4 <OnAckTimeoutTimerEvent+0x68>)
 8014096:	2201      	movs	r2, #1
 8014098:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 801409c:	4b11      	ldr	r3, [pc, #68]	; (80140e4 <OnAckTimeoutTimerEvent+0x68>)
 801409e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80140a2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80140a6:	2b02      	cmp	r3, #2
 80140a8:	d106      	bne.n	80140b8 <OnAckTimeoutTimerEvent+0x3c>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 80140aa:	4a0e      	ldr	r2, [pc, #56]	; (80140e4 <OnAckTimeoutTimerEvent+0x68>)
 80140ac:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80140b0:	f043 0320 	orr.w	r3, r3, #32
 80140b4:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 80140b8:	4b0a      	ldr	r3, [pc, #40]	; (80140e4 <OnAckTimeoutTimerEvent+0x68>)
 80140ba:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80140be:	2b00      	cmp	r3, #0
 80140c0:	d00a      	beq.n	80140d8 <OnAckTimeoutTimerEvent+0x5c>
 80140c2:	4b08      	ldr	r3, [pc, #32]	; (80140e4 <OnAckTimeoutTimerEvent+0x68>)
 80140c4:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80140c8:	68db      	ldr	r3, [r3, #12]
 80140ca:	2b00      	cmp	r3, #0
 80140cc:	d004      	beq.n	80140d8 <OnAckTimeoutTimerEvent+0x5c>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 80140ce:	4b05      	ldr	r3, [pc, #20]	; (80140e4 <OnAckTimeoutTimerEvent+0x68>)
 80140d0:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80140d4:	68db      	ldr	r3, [r3, #12]
 80140d6:	4798      	blx	r3
    }
}
 80140d8:	bf00      	nop
 80140da:	3708      	adds	r7, #8
 80140dc:	46bd      	mov	sp, r7
 80140de:	bd80      	pop	{r7, pc}
 80140e0:	20000de4 	.word	0x20000de4
 80140e4:	200009ec 	.word	0x200009ec

080140e8 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          uint16_t maxFCntGap, FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 80140e8:	b580      	push	{r7, lr}
 80140ea:	b084      	sub	sp, #16
 80140ec:	af00      	add	r7, sp, #0
 80140ee:	60ba      	str	r2, [r7, #8]
 80140f0:	607b      	str	r3, [r7, #4]
 80140f2:	4603      	mov	r3, r0
 80140f4:	73fb      	strb	r3, [r7, #15]
 80140f6:	460b      	mov	r3, r1
 80140f8:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 80140fa:	68bb      	ldr	r3, [r7, #8]
 80140fc:	2b00      	cmp	r3, #0
 80140fe:	d005      	beq.n	801410c <GetFCntDown+0x24>
 8014100:	69fb      	ldr	r3, [r7, #28]
 8014102:	2b00      	cmp	r3, #0
 8014104:	d002      	beq.n	801410c <GetFCntDown+0x24>
 8014106:	6a3b      	ldr	r3, [r7, #32]
 8014108:	2b00      	cmp	r3, #0
 801410a:	d101      	bne.n	8014110 <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801410c:	230a      	movs	r3, #10
 801410e:	e029      	b.n	8014164 <GetFCntDown+0x7c>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 8014110:	7bfb      	ldrb	r3, [r7, #15]
 8014112:	2b00      	cmp	r3, #0
 8014114:	d016      	beq.n	8014144 <GetFCntDown+0x5c>
 8014116:	2b01      	cmp	r3, #1
 8014118:	d118      	bne.n	801414c <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 801411a:	79bb      	ldrb	r3, [r7, #6]
 801411c:	2b01      	cmp	r3, #1
 801411e:	d10d      	bne.n	801413c <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 8014120:	7bbb      	ldrb	r3, [r7, #14]
 8014122:	2b00      	cmp	r3, #0
 8014124:	d002      	beq.n	801412c <GetFCntDown+0x44>
 8014126:	7bbb      	ldrb	r3, [r7, #14]
 8014128:	2b03      	cmp	r3, #3
 801412a:	d103      	bne.n	8014134 <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 801412c:	69fb      	ldr	r3, [r7, #28]
 801412e:	2202      	movs	r2, #2
 8014130:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 8014132:	e00d      	b.n	8014150 <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 8014134:	69fb      	ldr	r3, [r7, #28]
 8014136:	2201      	movs	r2, #1
 8014138:	701a      	strb	r2, [r3, #0]
            break;
 801413a:	e009      	b.n	8014150 <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 801413c:	69fb      	ldr	r3, [r7, #28]
 801413e:	2203      	movs	r2, #3
 8014140:	701a      	strb	r2, [r3, #0]
            break;
 8014142:	e005      	b.n	8014150 <GetFCntDown+0x68>
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 8014144:	69fb      	ldr	r3, [r7, #28]
 8014146:	2204      	movs	r2, #4
 8014148:	701a      	strb	r2, [r3, #0]
            break;
 801414a:	e001      	b.n	8014150 <GetFCntDown+0x68>
        case MULTICAST_3_ADDR:
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 801414c:	2305      	movs	r3, #5
 801414e:	e009      	b.n	8014164 <GetFCntDown+0x7c>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 8014150:	69fb      	ldr	r3, [r7, #28]
 8014152:	7818      	ldrb	r0, [r3, #0]
 8014154:	68bb      	ldr	r3, [r7, #8]
 8014156:	89db      	ldrh	r3, [r3, #14]
 8014158:	461a      	mov	r2, r3
 801415a:	8b39      	ldrh	r1, [r7, #24]
 801415c:	6a3b      	ldr	r3, [r7, #32]
 801415e:	f004 fe71 	bl	8018e44 <LoRaMacCryptoGetFCntDown>
 8014162:	4603      	mov	r3, r0
}
 8014164:	4618      	mov	r0, r3
 8014166:	3710      	adds	r7, #16
 8014168:	46bd      	mov	sp, r7
 801416a:	bd80      	pop	{r7, pc}

0801416c <SwitchClass>:

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 801416c:	b5b0      	push	{r4, r5, r7, lr}
 801416e:	b084      	sub	sp, #16
 8014170:	af00      	add	r7, sp, #0
 8014172:	4603      	mov	r3, r0
 8014174:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014176:	2303      	movs	r3, #3
 8014178:	73fb      	strb	r3, [r7, #15]

    switch( MacCtx.NvmCtx->DeviceClass )
 801417a:	4b71      	ldr	r3, [pc, #452]	; (8014340 <SwitchClass+0x1d4>)
 801417c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014180:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8014184:	2b02      	cmp	r3, #2
 8014186:	f000 80c1 	beq.w	801430c <SwitchClass+0x1a0>
 801418a:	2b02      	cmp	r3, #2
 801418c:	f300 80d2 	bgt.w	8014334 <SwitchClass+0x1c8>
 8014190:	2b00      	cmp	r3, #0
 8014192:	d003      	beq.n	801419c <SwitchClass+0x30>
 8014194:	2b01      	cmp	r3, #1
 8014196:	f000 80a9 	beq.w	80142ec <SwitchClass+0x180>
 801419a:	e0cb      	b.n	8014334 <SwitchClass+0x1c8>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 801419c:	79fb      	ldrb	r3, [r7, #7]
 801419e:	2b00      	cmp	r3, #0
 80141a0:	d10b      	bne.n	80141ba <SwitchClass+0x4e>
            {
                // Revert back RxC parameters
                MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 80141a2:	4b67      	ldr	r3, [pc, #412]	; (8014340 <SwitchClass+0x1d4>)
 80141a4:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80141a8:	4b65      	ldr	r3, [pc, #404]	; (8014340 <SwitchClass+0x1d4>)
 80141aa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80141ae:	33b0      	adds	r3, #176	; 0xb0
 80141b0:	32a8      	adds	r2, #168	; 0xa8
 80141b2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80141b6:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            if( deviceClass == CLASS_B )
 80141ba:	79fb      	ldrb	r3, [r7, #7]
 80141bc:	2b01      	cmp	r3, #1
 80141be:	d10e      	bne.n	80141de <SwitchClass+0x72>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 80141c0:	79fb      	ldrb	r3, [r7, #7]
 80141c2:	4618      	mov	r0, r3
 80141c4:	f003 fd26 	bl	8017c14 <LoRaMacClassBSwitchClass>
 80141c8:	4603      	mov	r3, r0
 80141ca:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 80141cc:	7bfb      	ldrb	r3, [r7, #15]
 80141ce:	2b00      	cmp	r3, #0
 80141d0:	d105      	bne.n	80141de <SwitchClass+0x72>
                {
                    MacCtx.NvmCtx->DeviceClass = deviceClass;
 80141d2:	4b5b      	ldr	r3, [pc, #364]	; (8014340 <SwitchClass+0x1d4>)
 80141d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80141d8:	79fa      	ldrb	r2, [r7, #7]
 80141da:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
                }
            }

            if( deviceClass == CLASS_C )
 80141de:	79fb      	ldrb	r3, [r7, #7]
 80141e0:	2b02      	cmp	r3, #2
 80141e2:	f040 80a2 	bne.w	801432a <SwitchClass+0x1be>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 80141e6:	4b56      	ldr	r3, [pc, #344]	; (8014340 <SwitchClass+0x1d4>)
 80141e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80141ec:	79fa      	ldrb	r2, [r7, #7]
 80141ee:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 80141f2:	4a53      	ldr	r2, [pc, #332]	; (8014340 <SwitchClass+0x1d4>)
 80141f4:	4b52      	ldr	r3, [pc, #328]	; (8014340 <SwitchClass+0x1d4>)
 80141f6:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 80141fa:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 80141fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014200:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8014202:	682b      	ldr	r3, [r5, #0]
 8014204:	6023      	str	r3, [r4, #0]
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8014206:	4b4e      	ldr	r3, [pc, #312]	; (8014340 <SwitchClass+0x1d4>)
 8014208:	2202      	movs	r2, #2
 801420a:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 801420e:	2300      	movs	r3, #0
 8014210:	73bb      	strb	r3, [r7, #14]
 8014212:	e05b      	b.n	80142cc <SwitchClass+0x160>
                {
                    if( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true )
 8014214:	4b4a      	ldr	r3, [pc, #296]	; (8014340 <SwitchClass+0x1d4>)
 8014216:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801421a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801421e:	212c      	movs	r1, #44	; 0x2c
 8014220:	fb01 f303 	mul.w	r3, r1, r3
 8014224:	4413      	add	r3, r2
 8014226:	3352      	adds	r3, #82	; 0x52
 8014228:	781b      	ldrb	r3, [r3, #0]
 801422a:	2b00      	cmp	r3, #0
 801422c:	d048      	beq.n	80142c0 <SwitchClass+0x154>
                    {
                        MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 801422e:	4b44      	ldr	r3, [pc, #272]	; (8014340 <SwitchClass+0x1d4>)
 8014230:	f8d3 1484 	ldr.w	r1, [r3, #1156]	; 0x484
 8014234:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8014238:	4b41      	ldr	r3, [pc, #260]	; (8014340 <SwitchClass+0x1d4>)
 801423a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801423e:	202c      	movs	r0, #44	; 0x2c
 8014240:	fb00 f202 	mul.w	r2, r0, r2
 8014244:	440a      	add	r2, r1
 8014246:	3268      	adds	r2, #104	; 0x68
 8014248:	6812      	ldr	r2, [r2, #0]
 801424a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                        MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 801424e:	4b3c      	ldr	r3, [pc, #240]	; (8014340 <SwitchClass+0x1d4>)
 8014250:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8014254:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014258:	212c      	movs	r1, #44	; 0x2c
 801425a:	fb01 f303 	mul.w	r3, r1, r3
 801425e:	4413      	add	r3, r2
 8014260:	336c      	adds	r3, #108	; 0x6c
 8014262:	f993 2000 	ldrsb.w	r2, [r3]
 8014266:	4b36      	ldr	r3, [pc, #216]	; (8014340 <SwitchClass+0x1d4>)
 8014268:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801426c:	b2d2      	uxtb	r2, r2
 801426e:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8014272:	4b33      	ldr	r3, [pc, #204]	; (8014340 <SwitchClass+0x1d4>)
 8014274:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 8014278:	4b31      	ldr	r3, [pc, #196]	; (8014340 <SwitchClass+0x1d4>)
 801427a:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
                        MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 801427e:	4b30      	ldr	r3, [pc, #192]	; (8014340 <SwitchClass+0x1d4>)
 8014280:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014284:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8014288:	4a2d      	ldr	r2, [pc, #180]	; (8014340 <SwitchClass+0x1d4>)
 801428a:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 801428e:	4b2c      	ldr	r3, [pc, #176]	; (8014340 <SwitchClass+0x1d4>)
 8014290:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014294:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 8014298:	4b29      	ldr	r3, [pc, #164]	; (8014340 <SwitchClass+0x1d4>)
 801429a:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
                        MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 801429e:	4b28      	ldr	r3, [pc, #160]	; (8014340 <SwitchClass+0x1d4>)
 80142a0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80142a4:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 80142a8:	4b25      	ldr	r3, [pc, #148]	; (8014340 <SwitchClass+0x1d4>)
 80142aa:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 80142ae:	4b24      	ldr	r3, [pc, #144]	; (8014340 <SwitchClass+0x1d4>)
 80142b0:	2203      	movs	r2, #3
 80142b2:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 80142b6:	4b22      	ldr	r3, [pc, #136]	; (8014340 <SwitchClass+0x1d4>)
 80142b8:	2201      	movs	r2, #1
 80142ba:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
                        break;
 80142be:	e009      	b.n	80142d4 <SwitchClass+0x168>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80142c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80142c4:	b2db      	uxtb	r3, r3
 80142c6:	3301      	adds	r3, #1
 80142c8:	b2db      	uxtb	r3, r3
 80142ca:	73bb      	strb	r3, [r7, #14]
 80142cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80142d0:	2b00      	cmp	r3, #0
 80142d2:	dd9f      	ble.n	8014214 <SwitchClass+0xa8>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 80142d4:	4b1a      	ldr	r3, [pc, #104]	; (8014340 <SwitchClass+0x1d4>)
 80142d6:	2200      	movs	r2, #0
 80142d8:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 80142dc:	4b19      	ldr	r3, [pc, #100]	; (8014344 <SwitchClass+0x1d8>)
 80142de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80142e0:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 80142e2:	f001 fa43 	bl	801576c <OpenContinuousRxCWindow>

                status = LORAMAC_STATUS_OK;
 80142e6:	2300      	movs	r3, #0
 80142e8:	73fb      	strb	r3, [r7, #15]
            }
            break;
 80142ea:	e01e      	b.n	801432a <SwitchClass+0x1be>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 80142ec:	79fb      	ldrb	r3, [r7, #7]
 80142ee:	4618      	mov	r0, r3
 80142f0:	f003 fc90 	bl	8017c14 <LoRaMacClassBSwitchClass>
 80142f4:	4603      	mov	r3, r0
 80142f6:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 80142f8:	7bfb      	ldrb	r3, [r7, #15]
 80142fa:	2b00      	cmp	r3, #0
 80142fc:	d117      	bne.n	801432e <SwitchClass+0x1c2>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 80142fe:	4b10      	ldr	r3, [pc, #64]	; (8014340 <SwitchClass+0x1d4>)
 8014300:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014304:	79fa      	ldrb	r2, [r7, #7]
 8014306:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
            }
            break;
 801430a:	e010      	b.n	801432e <SwitchClass+0x1c2>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 801430c:	79fb      	ldrb	r3, [r7, #7]
 801430e:	2b00      	cmp	r3, #0
 8014310:	d10f      	bne.n	8014332 <SwitchClass+0x1c6>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 8014312:	4b0b      	ldr	r3, [pc, #44]	; (8014340 <SwitchClass+0x1d4>)
 8014314:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014318:	79fa      	ldrb	r2, [r7, #7]
 801431a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 801431e:	4b09      	ldr	r3, [pc, #36]	; (8014344 <SwitchClass+0x1d8>)
 8014320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014322:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 8014324:	2300      	movs	r3, #0
 8014326:	73fb      	strb	r3, [r7, #15]
            }
            break;
 8014328:	e003      	b.n	8014332 <SwitchClass+0x1c6>
            break;
 801432a:	bf00      	nop
 801432c:	e002      	b.n	8014334 <SwitchClass+0x1c8>
            break;
 801432e:	bf00      	nop
 8014330:	e000      	b.n	8014334 <SwitchClass+0x1c8>
            break;
 8014332:	bf00      	nop
        }
    }

    return status;
 8014334:	7bfb      	ldrb	r3, [r7, #15]
}
 8014336:	4618      	mov	r0, r3
 8014338:	3710      	adds	r7, #16
 801433a:	46bd      	mov	sp, r7
 801433c:	bdb0      	pop	{r4, r5, r7, pc}
 801433e:	bf00      	nop
 8014340:	200009ec 	.word	0x200009ec
 8014344:	08026710 	.word	0x08026710

08014348 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 8014348:	b580      	push	{r7, lr}
 801434a:	b086      	sub	sp, #24
 801434c:	af00      	add	r7, sp, #0
 801434e:	4603      	mov	r3, r0
 8014350:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8014352:	4b12      	ldr	r3, [pc, #72]	; (801439c <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 8014354:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014358:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 801435c:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 801435e:	79fb      	ldrb	r3, [r7, #7]
 8014360:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 8014362:	230d      	movs	r3, #13
 8014364:	743b      	strb	r3, [r7, #16]

    // Get the maximum payload length
    if( MacCtx.NvmCtx->RepeaterSupport == true )
 8014366:	4b0d      	ldr	r3, [pc, #52]	; (801439c <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 8014368:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801436c:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 8014370:	2b00      	cmp	r3, #0
 8014372:	d001      	beq.n	8014378 <GetMaxAppPayloadWithoutFOptsLength+0x30>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 8014374:	230e      	movs	r3, #14
 8014376:	743b      	strb	r3, [r7, #16]
    }

    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8014378:	4b08      	ldr	r3, [pc, #32]	; (801439c <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 801437a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801437e:	781b      	ldrb	r3, [r3, #0]
 8014380:	f107 0210 	add.w	r2, r7, #16
 8014384:	4611      	mov	r1, r2
 8014386:	4618      	mov	r0, r3
 8014388:	f005 fbb9 	bl	8019afe <RegionGetPhyParam>
 801438c:	4603      	mov	r3, r0
 801438e:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 8014390:	68fb      	ldr	r3, [r7, #12]
 8014392:	b2db      	uxtb	r3, r3
}
 8014394:	4618      	mov	r0, r3
 8014396:	3718      	adds	r7, #24
 8014398:	46bd      	mov	sp, r7
 801439a:	bd80      	pop	{r7, pc}
 801439c:	200009ec 	.word	0x200009ec

080143a0 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 80143a0:	b580      	push	{r7, lr}
 80143a2:	b084      	sub	sp, #16
 80143a4:	af00      	add	r7, sp, #0
 80143a6:	4603      	mov	r3, r0
 80143a8:	71fb      	strb	r3, [r7, #7]
 80143aa:	460b      	mov	r3, r1
 80143ac:	71bb      	strb	r3, [r7, #6]
 80143ae:	4613      	mov	r3, r2
 80143b0:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 80143b2:	2300      	movs	r3, #0
 80143b4:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 80143b6:	2300      	movs	r3, #0
 80143b8:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 80143ba:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80143be:	4618      	mov	r0, r3
 80143c0:	f7ff ffc2 	bl	8014348 <GetMaxAppPayloadWithoutFOptsLength>
 80143c4:	4603      	mov	r3, r0
 80143c6:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 80143c8:	79fb      	ldrb	r3, [r7, #7]
 80143ca:	b29a      	uxth	r2, r3
 80143cc:	797b      	ldrb	r3, [r7, #5]
 80143ce:	b29b      	uxth	r3, r3
 80143d0:	4413      	add	r3, r2
 80143d2:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 80143d4:	89ba      	ldrh	r2, [r7, #12]
 80143d6:	89fb      	ldrh	r3, [r7, #14]
 80143d8:	429a      	cmp	r2, r3
 80143da:	d804      	bhi.n	80143e6 <ValidatePayloadLength+0x46>
 80143dc:	89bb      	ldrh	r3, [r7, #12]
 80143de:	2bff      	cmp	r3, #255	; 0xff
 80143e0:	d801      	bhi.n	80143e6 <ValidatePayloadLength+0x46>
    {
        return true;
 80143e2:	2301      	movs	r3, #1
 80143e4:	e000      	b.n	80143e8 <ValidatePayloadLength+0x48>
    }
    return false;
 80143e6:	2300      	movs	r3, #0
}
 80143e8:	4618      	mov	r0, r3
 80143ea:	3710      	adds	r7, #16
 80143ec:	46bd      	mov	sp, r7
 80143ee:	bd80      	pop	{r7, pc}

080143f0 <SetMlmeScheduleUplinkIndication>:

static void SetMlmeScheduleUplinkIndication( void )
{
 80143f0:	b480      	push	{r7}
 80143f2:	af00      	add	r7, sp, #0
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 80143f4:	4a05      	ldr	r2, [pc, #20]	; (801440c <SetMlmeScheduleUplinkIndication+0x1c>)
 80143f6:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80143fa:	f043 0310 	orr.w	r3, r3, #16
 80143fe:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 8014402:	bf00      	nop
 8014404:	46bd      	mov	sp, r7
 8014406:	bc80      	pop	{r7}
 8014408:	4770      	bx	lr
 801440a:	bf00      	nop
 801440c:	200009ec 	.word	0x200009ec

08014410 <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 8014410:	b590      	push	{r4, r7, lr}
 8014412:	b0a5      	sub	sp, #148	; 0x94
 8014414:	af02      	add	r7, sp, #8
 8014416:	6078      	str	r0, [r7, #4]
 8014418:	4608      	mov	r0, r1
 801441a:	4611      	mov	r1, r2
 801441c:	461a      	mov	r2, r3
 801441e:	4603      	mov	r3, r0
 8014420:	70fb      	strb	r3, [r7, #3]
 8014422:	460b      	mov	r3, r1
 8014424:	70bb      	strb	r3, [r7, #2]
 8014426:	4613      	mov	r3, r2
 8014428:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 801442a:	2300      	movs	r3, #0
 801442c:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
    bool adrBlockFound = false;
 8014430:	2300      	movs	r3, #0
 8014432:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8014436:	2300      	movs	r3, #0
 8014438:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

    while( macIndex < commandsSize )
 801443c:	f000 bca5 	b.w	8014d8a <ProcessMacCommands+0x97a>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 8014440:	78fb      	ldrb	r3, [r7, #3]
 8014442:	687a      	ldr	r2, [r7, #4]
 8014444:	4413      	add	r3, r2
 8014446:	781b      	ldrb	r3, [r3, #0]
 8014448:	4618      	mov	r0, r3
 801444a:	f003 fef1 	bl	8018230 <LoRaMacCommandsGetCmdSize>
 801444e:	4603      	mov	r3, r0
 8014450:	461a      	mov	r2, r3
 8014452:	78fb      	ldrb	r3, [r7, #3]
 8014454:	441a      	add	r2, r3
 8014456:	78bb      	ldrb	r3, [r7, #2]
 8014458:	429a      	cmp	r2, r3
 801445a:	f300 849c 	bgt.w	8014d96 <ProcessMacCommands+0x986>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 801445e:	78fb      	ldrb	r3, [r7, #3]
 8014460:	1c5a      	adds	r2, r3, #1
 8014462:	70fa      	strb	r2, [r7, #3]
 8014464:	461a      	mov	r2, r3
 8014466:	687b      	ldr	r3, [r7, #4]
 8014468:	4413      	add	r3, r2
 801446a:	781b      	ldrb	r3, [r3, #0]
 801446c:	3b02      	subs	r3, #2
 801446e:	2b11      	cmp	r3, #17
 8014470:	f200 8493 	bhi.w	8014d9a <ProcessMacCommands+0x98a>
 8014474:	a201      	add	r2, pc, #4	; (adr r2, 801447c <ProcessMacCommands+0x6c>)
 8014476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801447a:	bf00      	nop
 801447c:	080144c5 	.word	0x080144c5
 8014480:	08014507 	.word	0x08014507
 8014484:	0801464b 	.word	0x0801464b
 8014488:	08014697 	.word	0x08014697
 801448c:	080147a1 	.word	0x080147a1
 8014490:	080147f9 	.word	0x080147f9
 8014494:	080148ab 	.word	0x080148ab
 8014498:	08014915 	.word	0x08014915
 801449c:	08014a17 	.word	0x08014a17
 80144a0:	08014d9b 	.word	0x08014d9b
 80144a4:	08014d9b 	.word	0x08014d9b
 80144a8:	08014ab5 	.word	0x08014ab5
 80144ac:	08014d9b 	.word	0x08014d9b
 80144b0:	08014d9b 	.word	0x08014d9b
 80144b4:	08014bcb 	.word	0x08014bcb
 80144b8:	08014bff 	.word	0x08014bff
 80144bc:	08014c8f 	.word	0x08014c8f
 80144c0:	08014d05 	.word	0x08014d05
        {
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 80144c4:	2004      	movs	r0, #4
 80144c6:	f004 f8bd 	bl	8018644 <LoRaMacConfirmQueueIsCmdActive>
 80144ca:	4603      	mov	r3, r0
 80144cc:	2b00      	cmp	r3, #0
 80144ce:	f000 845c 	beq.w	8014d8a <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 80144d2:	2104      	movs	r1, #4
 80144d4:	2000      	movs	r0, #0
 80144d6:	f004 f829 	bl	801852c <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 80144da:	78fb      	ldrb	r3, [r7, #3]
 80144dc:	1c5a      	adds	r2, r3, #1
 80144de:	70fa      	strb	r2, [r7, #3]
 80144e0:	461a      	mov	r2, r3
 80144e2:	687b      	ldr	r3, [r7, #4]
 80144e4:	4413      	add	r3, r2
 80144e6:	781a      	ldrb	r2, [r3, #0]
 80144e8:	4bc1      	ldr	r3, [pc, #772]	; (80147f0 <ProcessMacCommands+0x3e0>)
 80144ea:	f883 2458 	strb.w	r2, [r3, #1112]	; 0x458
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 80144ee:	78fb      	ldrb	r3, [r7, #3]
 80144f0:	1c5a      	adds	r2, r3, #1
 80144f2:	70fa      	strb	r2, [r7, #3]
 80144f4:	461a      	mov	r2, r3
 80144f6:	687b      	ldr	r3, [r7, #4]
 80144f8:	4413      	add	r3, r2
 80144fa:	781a      	ldrb	r2, [r3, #0]
 80144fc:	4bbc      	ldr	r3, [pc, #752]	; (80147f0 <ProcessMacCommands+0x3e0>)
 80144fe:	f883 2459 	strb.w	r2, [r3, #1113]	; 0x459
                }
                break;
 8014502:	f000 bc42 	b.w	8014d8a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 8014506:	2300      	movs	r3, #0
 8014508:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 801450c:	2300      	movs	r3, #0
 801450e:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
                uint8_t linkAdrNbRep = 0;
 8014512:	2300      	movs	r3, #0
 8014514:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 8014518:	2300      	movs	r3, #0
 801451a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54

                if( adrBlockFound == false )
 801451e:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8014522:	f083 0301 	eor.w	r3, r3, #1
 8014526:	b2db      	uxtb	r3, r3
 8014528:	2b00      	cmp	r3, #0
 801452a:	f000 808c 	beq.w	8014646 <ProcessMacCommands+0x236>
                {
                    adrBlockFound = true;
 801452e:	2301      	movs	r3, #1
 8014530:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

                    // Fill parameter structure
                    linkAdrReq.Payload = &payload[macIndex - 1];
 8014534:	78fb      	ldrb	r3, [r7, #3]
 8014536:	3b01      	subs	r3, #1
 8014538:	687a      	ldr	r2, [r7, #4]
 801453a:	4413      	add	r3, r2
 801453c:	65fb      	str	r3, [r7, #92]	; 0x5c
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 801453e:	78ba      	ldrb	r2, [r7, #2]
 8014540:	78fb      	ldrb	r3, [r7, #3]
 8014542:	1ad3      	subs	r3, r2, r3
 8014544:	b2db      	uxtb	r3, r3
 8014546:	3301      	adds	r3, #1
 8014548:	b2db      	uxtb	r3, r3
 801454a:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
                    linkAdrReq.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 801454e:	4ba8      	ldr	r3, [pc, #672]	; (80147f0 <ProcessMacCommands+0x3e0>)
 8014550:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014554:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8014558:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
                    linkAdrReq.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 801455c:	4ba4      	ldr	r3, [pc, #656]	; (80147f0 <ProcessMacCommands+0x3e0>)
 801455e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014562:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8014566:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
                    linkAdrReq.CurrentDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 801456a:	4ba1      	ldr	r3, [pc, #644]	; (80147f0 <ProcessMacCommands+0x3e0>)
 801456c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014570:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8014574:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
                    linkAdrReq.CurrentTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8014578:	4b9d      	ldr	r3, [pc, #628]	; (80147f0 <ProcessMacCommands+0x3e0>)
 801457a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801457e:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8014582:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
                    linkAdrReq.CurrentNbRep = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 8014586:	4b9a      	ldr	r3, [pc, #616]	; (80147f0 <ProcessMacCommands+0x3e0>)
 8014588:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801458c:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 8014590:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
                    linkAdrReq.Version = MacCtx.NvmCtx->Version;
 8014594:	4b96      	ldr	r3, [pc, #600]	; (80147f0 <ProcessMacCommands+0x3e0>)
 8014596:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801459a:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 801459e:	65bb      	str	r3, [r7, #88]	; 0x58

                    // Process the ADR requests
                    status = RegionLinkAdrReq( MacCtx.NvmCtx->Region, &linkAdrReq, &linkAdrDatarate,
 80145a0:	4b93      	ldr	r3, [pc, #588]	; (80147f0 <ProcessMacCommands+0x3e0>)
 80145a2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80145a6:	7818      	ldrb	r0, [r3, #0]
 80145a8:	f107 0456 	add.w	r4, r7, #86	; 0x56
 80145ac:	f107 0257 	add.w	r2, r7, #87	; 0x57
 80145b0:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80145b4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80145b8:	9301      	str	r3, [sp, #4]
 80145ba:	f107 0355 	add.w	r3, r7, #85	; 0x55
 80145be:	9300      	str	r3, [sp, #0]
 80145c0:	4623      	mov	r3, r4
 80145c2:	f005 fbbf 	bl	8019d44 <RegionLinkAdrReq>
 80145c6:	4603      	mov	r3, r0
 80145c8:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                                               &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                    if( ( status & 0x07 ) == 0x07 )
 80145cc:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 80145d0:	f003 0307 	and.w	r3, r3, #7
 80145d4:	2b07      	cmp	r3, #7
 80145d6:	d114      	bne.n	8014602 <ProcessMacCommands+0x1f2>
                    {
                        MacCtx.NvmCtx->MacParams.ChannelsDatarate = linkAdrDatarate;
 80145d8:	4b85      	ldr	r3, [pc, #532]	; (80147f0 <ProcessMacCommands+0x3e0>)
 80145da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80145de:	f997 2057 	ldrsb.w	r2, [r7, #87]	; 0x57
 80145e2:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
                        MacCtx.NvmCtx->MacParams.ChannelsTxPower = linkAdrTxPower;
 80145e6:	4b82      	ldr	r3, [pc, #520]	; (80147f0 <ProcessMacCommands+0x3e0>)
 80145e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80145ec:	f997 2056 	ldrsb.w	r2, [r7, #86]	; 0x56
 80145f0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
                        MacCtx.NvmCtx->MacParams.ChannelsNbTrans = linkAdrNbRep;
 80145f4:	4b7e      	ldr	r3, [pc, #504]	; (80147f0 <ProcessMacCommands+0x3e0>)
 80145f6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80145fa:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 80145fe:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
                    }

                    // Add the answers to the buffer
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8014602:	2300      	movs	r3, #0
 8014604:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 8014608:	e00b      	b.n	8014622 <ProcessMacCommands+0x212>
                    {
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 801460a:	f107 036b 	add.w	r3, r7, #107	; 0x6b
 801460e:	2201      	movs	r2, #1
 8014610:	4619      	mov	r1, r3
 8014612:	2003      	movs	r0, #3
 8014614:	f003 fcb4 	bl	8017f80 <LoRaMacCommandsAddCmd>
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8014618:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 801461c:	3301      	adds	r3, #1
 801461e:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 8014622:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8014626:	4a73      	ldr	r2, [pc, #460]	; (80147f4 <ProcessMacCommands+0x3e4>)
 8014628:	fba2 2303 	umull	r2, r3, r2, r3
 801462c:	089b      	lsrs	r3, r3, #2
 801462e:	b2db      	uxtb	r3, r3
 8014630:	f897 2086 	ldrb.w	r2, [r7, #134]	; 0x86
 8014634:	429a      	cmp	r2, r3
 8014636:	d3e8      	bcc.n	801460a <ProcessMacCommands+0x1fa>
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
 8014638:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 801463c:	78fb      	ldrb	r3, [r7, #3]
 801463e:	4413      	add	r3, r2
 8014640:	b2db      	uxtb	r3, r3
 8014642:	3b01      	subs	r3, #1
 8014644:	70fb      	strb	r3, [r7, #3]
                }
                break;
 8014646:	bf00      	nop
 8014648:	e39f      	b.n	8014d8a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 801464a:	78fb      	ldrb	r3, [r7, #3]
 801464c:	1c5a      	adds	r2, r3, #1
 801464e:	70fa      	strb	r2, [r7, #3]
 8014650:	461a      	mov	r2, r3
 8014652:	687b      	ldr	r3, [r7, #4]
 8014654:	4413      	add	r3, r2
 8014656:	781a      	ldrb	r2, [r3, #0]
 8014658:	4b65      	ldr	r3, [pc, #404]	; (80147f0 <ProcessMacCommands+0x3e0>)
 801465a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801465e:	f002 020f 	and.w	r2, r2, #15
 8014662:	b2d2      	uxtb	r2, r2
 8014664:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
                MacCtx.NvmCtx->AggregatedDCycle = 1 << MacCtx.NvmCtx->MaxDCycle;
 8014668:	4b61      	ldr	r3, [pc, #388]	; (80147f0 <ProcessMacCommands+0x3e0>)
 801466a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801466e:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8014672:	461a      	mov	r2, r3
 8014674:	2301      	movs	r3, #1
 8014676:	fa03 f202 	lsl.w	r2, r3, r2
 801467a:	4b5d      	ldr	r3, [pc, #372]	; (80147f0 <ProcessMacCommands+0x3e0>)
 801467c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014680:	b292      	uxth	r2, r2
 8014682:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 8014686:	f107 0368 	add.w	r3, r7, #104	; 0x68
 801468a:	2200      	movs	r2, #0
 801468c:	4619      	mov	r1, r3
 801468e:	2004      	movs	r0, #4
 8014690:	f003 fc76 	bl	8017f80 <LoRaMacCommandsAddCmd>
                break;
 8014694:	e379      	b.n	8014d8a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 8014696:	2307      	movs	r3, #7
 8014698:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 801469c:	78fb      	ldrb	r3, [r7, #3]
 801469e:	687a      	ldr	r2, [r7, #4]
 80146a0:	4413      	add	r3, r2
 80146a2:	781b      	ldrb	r3, [r3, #0]
 80146a4:	091b      	lsrs	r3, r3, #4
 80146a6:	b2db      	uxtb	r3, r3
 80146a8:	b25b      	sxtb	r3, r3
 80146aa:	f003 0307 	and.w	r3, r3, #7
 80146ae:	b25b      	sxtb	r3, r3
 80146b0:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 80146b4:	78fb      	ldrb	r3, [r7, #3]
 80146b6:	687a      	ldr	r2, [r7, #4]
 80146b8:	4413      	add	r3, r2
 80146ba:	781b      	ldrb	r3, [r3, #0]
 80146bc:	b25b      	sxtb	r3, r3
 80146be:	f003 030f 	and.w	r3, r3, #15
 80146c2:	b25b      	sxtb	r3, r3
 80146c4:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
                macIndex++;
 80146c8:	78fb      	ldrb	r3, [r7, #3]
 80146ca:	3301      	adds	r3, #1
 80146cc:	70fb      	strb	r3, [r7, #3]

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 80146ce:	78fb      	ldrb	r3, [r7, #3]
 80146d0:	1c5a      	adds	r2, r3, #1
 80146d2:	70fa      	strb	r2, [r7, #3]
 80146d4:	461a      	mov	r2, r3
 80146d6:	687b      	ldr	r3, [r7, #4]
 80146d8:	4413      	add	r3, r2
 80146da:	781b      	ldrb	r3, [r3, #0]
 80146dc:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80146de:	78fb      	ldrb	r3, [r7, #3]
 80146e0:	1c5a      	adds	r2, r3, #1
 80146e2:	70fa      	strb	r2, [r7, #3]
 80146e4:	461a      	mov	r2, r3
 80146e6:	687b      	ldr	r3, [r7, #4]
 80146e8:	4413      	add	r3, r2
 80146ea:	781b      	ldrb	r3, [r3, #0]
 80146ec:	021a      	lsls	r2, r3, #8
 80146ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80146f0:	4313      	orrs	r3, r2
 80146f2:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80146f4:	78fb      	ldrb	r3, [r7, #3]
 80146f6:	1c5a      	adds	r2, r3, #1
 80146f8:	70fa      	strb	r2, [r7, #3]
 80146fa:	461a      	mov	r2, r3
 80146fc:	687b      	ldr	r3, [r7, #4]
 80146fe:	4413      	add	r3, r2
 8014700:	781b      	ldrb	r3, [r3, #0]
 8014702:	041a      	lsls	r2, r3, #16
 8014704:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014706:	4313      	orrs	r3, r2
 8014708:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency *= 100;
 801470a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801470c:	2264      	movs	r2, #100	; 0x64
 801470e:	fb02 f303 	mul.w	r3, r2, r3
 8014712:	653b      	str	r3, [r7, #80]	; 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( MacCtx.NvmCtx->Region, &rxParamSetupReq );
 8014714:	4b36      	ldr	r3, [pc, #216]	; (80147f0 <ProcessMacCommands+0x3e0>)
 8014716:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801471a:	781b      	ldrb	r3, [r3, #0]
 801471c:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8014720:	4611      	mov	r1, r2
 8014722:	4618      	mov	r0, r3
 8014724:	f005 fb35 	bl	8019d92 <RegionRxParamSetupReq>
 8014728:	4603      	mov	r3, r0
 801472a:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( status & 0x07 ) == 0x07 )
 801472e:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8014732:	f003 0307 	and.w	r3, r3, #7
 8014736:	2b07      	cmp	r3, #7
 8014738:	d123      	bne.n	8014782 <ProcessMacCommands+0x372>
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 801473a:	f997 204c 	ldrsb.w	r2, [r7, #76]	; 0x4c
 801473e:	4b2c      	ldr	r3, [pc, #176]	; (80147f0 <ProcessMacCommands+0x3e0>)
 8014740:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014744:	b2d2      	uxtb	r2, r2
 8014746:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                    MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 801474a:	f997 204c 	ldrsb.w	r2, [r7, #76]	; 0x4c
 801474e:	4b28      	ldr	r3, [pc, #160]	; (80147f0 <ProcessMacCommands+0x3e0>)
 8014750:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014754:	b2d2      	uxtb	r2, r2
 8014756:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 801475a:	4b25      	ldr	r3, [pc, #148]	; (80147f0 <ProcessMacCommands+0x3e0>)
 801475c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014760:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8014762:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
                    MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 8014766:	4b22      	ldr	r3, [pc, #136]	; (80147f0 <ProcessMacCommands+0x3e0>)
 8014768:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801476c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801476e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                    MacCtx.NvmCtx->MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 8014772:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 8014776:	4b1e      	ldr	r3, [pc, #120]	; (80147f0 <ProcessMacCommands+0x3e0>)
 8014778:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801477c:	b2d2      	uxtb	r2, r2
 801477e:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
                }
                macCmdPayload[0] = status;
 8014782:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8014786:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 801478a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 801478e:	2201      	movs	r2, #1
 8014790:	4619      	mov	r1, r3
 8014792:	2005      	movs	r0, #5
 8014794:	f003 fbf4 	bl	8017f80 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 8014798:	f7ff fe2a 	bl	80143f0 <SetMlmeScheduleUplinkIndication>
                break;
 801479c:	bf00      	nop
 801479e:	e2f4      	b.n	8014d8a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 80147a0:	23ff      	movs	r3, #255	; 0xff
 80147a2:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 80147a6:	4b12      	ldr	r3, [pc, #72]	; (80147f0 <ProcessMacCommands+0x3e0>)
 80147a8:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80147ac:	2b00      	cmp	r3, #0
 80147ae:	d00d      	beq.n	80147cc <ProcessMacCommands+0x3bc>
 80147b0:	4b0f      	ldr	r3, [pc, #60]	; (80147f0 <ProcessMacCommands+0x3e0>)
 80147b2:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80147b6:	681b      	ldr	r3, [r3, #0]
 80147b8:	2b00      	cmp	r3, #0
 80147ba:	d007      	beq.n	80147cc <ProcessMacCommands+0x3bc>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 80147bc:	4b0c      	ldr	r3, [pc, #48]	; (80147f0 <ProcessMacCommands+0x3e0>)
 80147be:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80147c2:	681b      	ldr	r3, [r3, #0]
 80147c4:	4798      	blx	r3
 80147c6:	4603      	mov	r3, r0
 80147c8:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                }
                macCmdPayload[0] = batteryLevel;
 80147cc:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 80147d0:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 80147d4:	787b      	ldrb	r3, [r7, #1]
 80147d6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80147da:	b2db      	uxtb	r3, r3
 80147dc:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 80147e0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80147e4:	2202      	movs	r2, #2
 80147e6:	4619      	mov	r1, r3
 80147e8:	2006      	movs	r0, #6
 80147ea:	f003 fbc9 	bl	8017f80 <LoRaMacCommandsAddCmd>
                break;
 80147ee:	e2cc      	b.n	8014d8a <ProcessMacCommands+0x97a>
 80147f0:	200009ec 	.word	0x200009ec
 80147f4:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 80147f8:	2303      	movs	r3, #3
 80147fa:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 80147fe:	78fb      	ldrb	r3, [r7, #3]
 8014800:	1c5a      	adds	r2, r3, #1
 8014802:	70fa      	strb	r2, [r7, #3]
 8014804:	461a      	mov	r2, r3
 8014806:	687b      	ldr	r3, [r7, #4]
 8014808:	4413      	add	r3, r2
 801480a:	781b      	ldrb	r3, [r3, #0]
 801480c:	b25b      	sxtb	r3, r3
 801480e:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                newChannelReq.NewChannel = &chParam;
 8014812:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8014816:	647b      	str	r3, [r7, #68]	; 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 8014818:	78fb      	ldrb	r3, [r7, #3]
 801481a:	1c5a      	adds	r2, r3, #1
 801481c:	70fa      	strb	r2, [r7, #3]
 801481e:	461a      	mov	r2, r3
 8014820:	687b      	ldr	r3, [r7, #4]
 8014822:	4413      	add	r3, r2
 8014824:	781b      	ldrb	r3, [r3, #0]
 8014826:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8014828:	78fb      	ldrb	r3, [r7, #3]
 801482a:	1c5a      	adds	r2, r3, #1
 801482c:	70fa      	strb	r2, [r7, #3]
 801482e:	461a      	mov	r2, r3
 8014830:	687b      	ldr	r3, [r7, #4]
 8014832:	4413      	add	r3, r2
 8014834:	781b      	ldrb	r3, [r3, #0]
 8014836:	021a      	lsls	r2, r3, #8
 8014838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801483a:	4313      	orrs	r3, r2
 801483c:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 801483e:	78fb      	ldrb	r3, [r7, #3]
 8014840:	1c5a      	adds	r2, r3, #1
 8014842:	70fa      	strb	r2, [r7, #3]
 8014844:	461a      	mov	r2, r3
 8014846:	687b      	ldr	r3, [r7, #4]
 8014848:	4413      	add	r3, r2
 801484a:	781b      	ldrb	r3, [r3, #0]
 801484c:	041a      	lsls	r2, r3, #16
 801484e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014850:	4313      	orrs	r3, r2
 8014852:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency *= 100;
 8014854:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014856:	2264      	movs	r2, #100	; 0x64
 8014858:	fb02 f303 	mul.w	r3, r2, r3
 801485c:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Rx1Frequency = 0;
 801485e:	2300      	movs	r3, #0
 8014860:	63fb      	str	r3, [r7, #60]	; 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 8014862:	78fb      	ldrb	r3, [r7, #3]
 8014864:	1c5a      	adds	r2, r3, #1
 8014866:	70fa      	strb	r2, [r7, #3]
 8014868:	461a      	mov	r2, r3
 801486a:	687b      	ldr	r3, [r7, #4]
 801486c:	4413      	add	r3, r2
 801486e:	781b      	ldrb	r3, [r3, #0]
 8014870:	b25b      	sxtb	r3, r3
 8014872:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

                status = RegionNewChannelReq( MacCtx.NvmCtx->Region, &newChannelReq );
 8014876:	4b8d      	ldr	r3, [pc, #564]	; (8014aac <ProcessMacCommands+0x69c>)
 8014878:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801487c:	781b      	ldrb	r3, [r3, #0]
 801487e:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8014882:	4611      	mov	r1, r2
 8014884:	4618      	mov	r0, r3
 8014886:	f005 fa9f 	bl	8019dc8 <RegionNewChannelReq>
 801488a:	4603      	mov	r3, r0
 801488c:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                macCmdPayload[0] = status;
 8014890:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8014894:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 8014898:	f107 0368 	add.w	r3, r7, #104	; 0x68
 801489c:	2201      	movs	r2, #1
 801489e:	4619      	mov	r1, r3
 80148a0:	2007      	movs	r0, #7
 80148a2:	f003 fb6d 	bl	8017f80 <LoRaMacCommandsAddCmd>
                break;
 80148a6:	bf00      	nop
 80148a8:	e26f      	b.n	8014d8a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 80148aa:	78fb      	ldrb	r3, [r7, #3]
 80148ac:	1c5a      	adds	r2, r3, #1
 80148ae:	70fa      	strb	r2, [r7, #3]
 80148b0:	461a      	mov	r2, r3
 80148b2:	687b      	ldr	r3, [r7, #4]
 80148b4:	4413      	add	r3, r2
 80148b6:	781b      	ldrb	r3, [r3, #0]
 80148b8:	f003 030f 	and.w	r3, r3, #15
 80148bc:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84

                if( delay == 0 )
 80148c0:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 80148c4:	2b00      	cmp	r3, #0
 80148c6:	d104      	bne.n	80148d2 <ProcessMacCommands+0x4c2>
                {
                    delay++;
 80148c8:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 80148cc:	3301      	adds	r3, #1
 80148ce:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = delay * 1000;
 80148d2:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 80148d6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80148da:	fb02 f203 	mul.w	r2, r2, r3
 80148de:	4b73      	ldr	r3, [pc, #460]	; (8014aac <ProcessMacCommands+0x69c>)
 80148e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80148e4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 80148e8:	4b70      	ldr	r3, [pc, #448]	; (8014aac <ProcessMacCommands+0x69c>)
 80148ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80148ee:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80148f2:	4b6e      	ldr	r3, [pc, #440]	; (8014aac <ProcessMacCommands+0x69c>)
 80148f4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80148f8:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 80148fc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 8014900:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8014904:	2200      	movs	r2, #0
 8014906:	4619      	mov	r1, r3
 8014908:	2008      	movs	r0, #8
 801490a:	f003 fb39 	bl	8017f80 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 801490e:	f7ff fd6f 	bl	80143f0 <SetMlmeScheduleUplinkIndication>
                break;
 8014912:	e23a      	b.n	8014d8a <ProcessMacCommands+0x97a>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 8014914:	78fb      	ldrb	r3, [r7, #3]
 8014916:	1c5a      	adds	r2, r3, #1
 8014918:	70fa      	strb	r2, [r7, #3]
 801491a:	461a      	mov	r2, r3
 801491c:	687b      	ldr	r3, [r7, #4]
 801491e:	4413      	add	r3, r2
 8014920:	781b      	ldrb	r3, [r3, #0]
 8014922:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 8014926:	2300      	movs	r3, #0
 8014928:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 801492c:	2300      	movs	r3, #0
 801492e:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 8014932:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8014936:	f003 0320 	and.w	r3, r3, #32
 801493a:	2b00      	cmp	r3, #0
 801493c:	d002      	beq.n	8014944 <ProcessMacCommands+0x534>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 801493e:	2301      	movs	r3, #1
 8014940:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 8014944:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8014948:	f003 0310 	and.w	r3, r3, #16
 801494c:	2b00      	cmp	r3, #0
 801494e:	d002      	beq.n	8014956 <ProcessMacCommands+0x546>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 8014950:	2301      	movs	r3, #1
 8014952:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 8014956:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 801495a:	f003 030f 	and.w	r3, r3, #15
 801495e:	b2db      	uxtb	r3, r3
 8014960:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 8014964:	4b51      	ldr	r3, [pc, #324]	; (8014aac <ProcessMacCommands+0x69c>)
 8014966:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801496a:	781b      	ldrb	r3, [r3, #0]
 801496c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8014970:	4611      	mov	r1, r2
 8014972:	4618      	mov	r0, r3
 8014974:	f005 fa43 	bl	8019dfe <RegionTxParamSetupReq>
 8014978:	4603      	mov	r3, r0
 801497a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801497e:	d048      	beq.n	8014a12 <ProcessMacCommands+0x602>
                {
                    // Accept command
                    MacCtx.NvmCtx->MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 8014980:	4b4a      	ldr	r3, [pc, #296]	; (8014aac <ProcessMacCommands+0x69c>)
 8014982:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014986:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 801498a:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
                    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 801498e:	4b47      	ldr	r3, [pc, #284]	; (8014aac <ProcessMacCommands+0x69c>)
 8014990:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014994:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8014998:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
                    MacCtx.NvmCtx->MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 801499c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80149a0:	461a      	mov	r2, r3
 80149a2:	4b43      	ldr	r3, [pc, #268]	; (8014ab0 <ProcessMacCommands+0x6a0>)
 80149a4:	5c9b      	ldrb	r3, [r3, r2]
 80149a6:	4a41      	ldr	r2, [pc, #260]	; (8014aac <ProcessMacCommands+0x69c>)
 80149a8:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 80149ac:	4618      	mov	r0, r3
 80149ae:	f7ec f9d9 	bl	8000d64 <__aeabi_ui2f>
 80149b2:	4603      	mov	r3, r0
 80149b4:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 80149b8:	2302      	movs	r3, #2
 80149ba:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80149be:	4b3b      	ldr	r3, [pc, #236]	; (8014aac <ProcessMacCommands+0x69c>)
 80149c0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80149c4:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80149c8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80149cc:	4b37      	ldr	r3, [pc, #220]	; (8014aac <ProcessMacCommands+0x69c>)
 80149ce:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80149d2:	781b      	ldrb	r3, [r3, #0]
 80149d4:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80149d8:	4611      	mov	r1, r2
 80149da:	4618      	mov	r0, r3
 80149dc:	f005 f88f 	bl	8019afe <RegionGetPhyParam>
 80149e0:	4603      	mov	r3, r0
 80149e2:	62bb      	str	r3, [r7, #40]	; 0x28
                    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MAX( MacCtx.NvmCtx->MacParams.ChannelsDatarate, ( int8_t )phyParam.Value );
 80149e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80149e6:	b259      	sxtb	r1, r3
 80149e8:	4b30      	ldr	r3, [pc, #192]	; (8014aac <ProcessMacCommands+0x69c>)
 80149ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80149ee:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
 80149f2:	4b2e      	ldr	r3, [pc, #184]	; (8014aac <ProcessMacCommands+0x69c>)
 80149f4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80149f8:	428a      	cmp	r2, r1
 80149fa:	bfb8      	it	lt
 80149fc:	460a      	movlt	r2, r1
 80149fe:	b252      	sxtb	r2, r2
 8014a00:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8014a04:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8014a08:	2200      	movs	r2, #0
 8014a0a:	4619      	mov	r1, r3
 8014a0c:	2009      	movs	r0, #9
 8014a0e:	f003 fab7 	bl	8017f80 <LoRaMacCommandsAddCmd>
                }
                break;
 8014a12:	bf00      	nop
 8014a14:	e1b9      	b.n	8014d8a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 8014a16:	2303      	movs	r3, #3
 8014a18:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 8014a1c:	78fb      	ldrb	r3, [r7, #3]
 8014a1e:	1c5a      	adds	r2, r3, #1
 8014a20:	70fa      	strb	r2, [r7, #3]
 8014a22:	461a      	mov	r2, r3
 8014a24:	687b      	ldr	r3, [r7, #4]
 8014a26:	4413      	add	r3, r2
 8014a28:	781b      	ldrb	r3, [r3, #0]
 8014a2a:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8014a2e:	78fb      	ldrb	r3, [r7, #3]
 8014a30:	1c5a      	adds	r2, r3, #1
 8014a32:	70fa      	strb	r2, [r7, #3]
 8014a34:	461a      	mov	r2, r3
 8014a36:	687b      	ldr	r3, [r7, #4]
 8014a38:	4413      	add	r3, r2
 8014a3a:	781b      	ldrb	r3, [r3, #0]
 8014a3c:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8014a3e:	78fb      	ldrb	r3, [r7, #3]
 8014a40:	1c5a      	adds	r2, r3, #1
 8014a42:	70fa      	strb	r2, [r7, #3]
 8014a44:	461a      	mov	r2, r3
 8014a46:	687b      	ldr	r3, [r7, #4]
 8014a48:	4413      	add	r3, r2
 8014a4a:	781b      	ldrb	r3, [r3, #0]
 8014a4c:	021a      	lsls	r2, r3, #8
 8014a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014a50:	4313      	orrs	r3, r2
 8014a52:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8014a54:	78fb      	ldrb	r3, [r7, #3]
 8014a56:	1c5a      	adds	r2, r3, #1
 8014a58:	70fa      	strb	r2, [r7, #3]
 8014a5a:	461a      	mov	r2, r3
 8014a5c:	687b      	ldr	r3, [r7, #4]
 8014a5e:	4413      	add	r3, r2
 8014a60:	781b      	ldrb	r3, [r3, #0]
 8014a62:	041a      	lsls	r2, r3, #16
 8014a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014a66:	4313      	orrs	r3, r2
 8014a68:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency *= 100;
 8014a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014a6c:	2264      	movs	r2, #100	; 0x64
 8014a6e:	fb02 f303 	mul.w	r3, r2, r3
 8014a72:	627b      	str	r3, [r7, #36]	; 0x24

                status = RegionDlChannelReq( MacCtx.NvmCtx->Region, &dlChannelReq );
 8014a74:	4b0d      	ldr	r3, [pc, #52]	; (8014aac <ProcessMacCommands+0x69c>)
 8014a76:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014a7a:	781b      	ldrb	r3, [r3, #0]
 8014a7c:	f107 0220 	add.w	r2, r7, #32
 8014a80:	4611      	mov	r1, r2
 8014a82:	4618      	mov	r0, r3
 8014a84:	f005 f9d6 	bl	8019e34 <RegionDlChannelReq>
 8014a88:	4603      	mov	r3, r0
 8014a8a:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                macCmdPayload[0] = status;
 8014a8e:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8014a92:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 8014a96:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8014a9a:	2201      	movs	r2, #1
 8014a9c:	4619      	mov	r1, r3
 8014a9e:	200a      	movs	r0, #10
 8014aa0:	f003 fa6e 	bl	8017f80 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 8014aa4:	f7ff fca4 	bl	80143f0 <SetMlmeScheduleUplinkIndication>
                break;
 8014aa8:	bf00      	nop
 8014aaa:	e16e      	b.n	8014d8a <ProcessMacCommands+0x97a>
 8014aac:	200009ec 	.word	0x200009ec
 8014ab0:	08026644 	.word	0x08026644
            }
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 8014ab4:	200a      	movs	r0, #10
 8014ab6:	f003 fdc5 	bl	8018644 <LoRaMacConfirmQueueIsCmdActive>
 8014aba:	4603      	mov	r3, r0
 8014abc:	2b00      	cmp	r3, #0
 8014abe:	f000 8164 	beq.w	8014d8a <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 8014ac2:	210a      	movs	r1, #10
 8014ac4:	2000      	movs	r0, #0
 8014ac6:	f003 fd31 	bl	801852c <LoRaMacConfirmQueueSetStatus>
                    SysTime_t gpsEpochTime = { 0 };
 8014aca:	f107 0318 	add.w	r3, r7, #24
 8014ace:	2200      	movs	r2, #0
 8014ad0:	601a      	str	r2, [r3, #0]
 8014ad2:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 8014ad4:	f107 0310 	add.w	r3, r7, #16
 8014ad8:	2200      	movs	r2, #0
 8014ada:	601a      	str	r2, [r3, #0]
 8014adc:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 8014ade:	f107 0308 	add.w	r3, r7, #8
 8014ae2:	2200      	movs	r2, #0
 8014ae4:	601a      	str	r2, [r3, #0]
 8014ae6:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8014ae8:	78fb      	ldrb	r3, [r7, #3]
 8014aea:	1c5a      	adds	r2, r3, #1
 8014aec:	70fa      	strb	r2, [r7, #3]
 8014aee:	461a      	mov	r2, r3
 8014af0:	687b      	ldr	r3, [r7, #4]
 8014af2:	4413      	add	r3, r2
 8014af4:	781b      	ldrb	r3, [r3, #0]
 8014af6:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8014af8:	78fb      	ldrb	r3, [r7, #3]
 8014afa:	1c5a      	adds	r2, r3, #1
 8014afc:	70fa      	strb	r2, [r7, #3]
 8014afe:	461a      	mov	r2, r3
 8014b00:	687b      	ldr	r3, [r7, #4]
 8014b02:	4413      	add	r3, r2
 8014b04:	781b      	ldrb	r3, [r3, #0]
 8014b06:	021a      	lsls	r2, r3, #8
 8014b08:	69bb      	ldr	r3, [r7, #24]
 8014b0a:	4313      	orrs	r3, r2
 8014b0c:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8014b0e:	78fb      	ldrb	r3, [r7, #3]
 8014b10:	1c5a      	adds	r2, r3, #1
 8014b12:	70fa      	strb	r2, [r7, #3]
 8014b14:	461a      	mov	r2, r3
 8014b16:	687b      	ldr	r3, [r7, #4]
 8014b18:	4413      	add	r3, r2
 8014b1a:	781b      	ldrb	r3, [r3, #0]
 8014b1c:	041a      	lsls	r2, r3, #16
 8014b1e:	69bb      	ldr	r3, [r7, #24]
 8014b20:	4313      	orrs	r3, r2
 8014b22:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8014b24:	78fb      	ldrb	r3, [r7, #3]
 8014b26:	1c5a      	adds	r2, r3, #1
 8014b28:	70fa      	strb	r2, [r7, #3]
 8014b2a:	461a      	mov	r2, r3
 8014b2c:	687b      	ldr	r3, [r7, #4]
 8014b2e:	4413      	add	r3, r2
 8014b30:	781b      	ldrb	r3, [r3, #0]
 8014b32:	061a      	lsls	r2, r3, #24
 8014b34:	69bb      	ldr	r3, [r7, #24]
 8014b36:	4313      	orrs	r3, r2
 8014b38:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 8014b3a:	78fb      	ldrb	r3, [r7, #3]
 8014b3c:	1c5a      	adds	r2, r3, #1
 8014b3e:	70fa      	strb	r2, [r7, #3]
 8014b40:	461a      	mov	r2, r3
 8014b42:	687b      	ldr	r3, [r7, #4]
 8014b44:	4413      	add	r3, r2
 8014b46:	781b      	ldrb	r3, [r3, #0]
 8014b48:	b21b      	sxth	r3, r3
 8014b4a:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8014b4c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8014b50:	461a      	mov	r2, r3
 8014b52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8014b56:	fb03 f302 	mul.w	r3, r3, r2
 8014b5a:	121b      	asrs	r3, r3, #8
 8014b5c:	b21b      	sxth	r3, r3
 8014b5e:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 8014b60:	f107 0310 	add.w	r3, r7, #16
 8014b64:	f107 0218 	add.w	r2, r7, #24
 8014b68:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014b6c:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epcoh offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 8014b70:	693a      	ldr	r2, [r7, #16]
 8014b72:	4b8c      	ldr	r3, [pc, #560]	; (8014da4 <ProcessMacCommands+0x994>)
 8014b74:	4413      	add	r3, r2
 8014b76:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 8014b78:	f107 0308 	add.w	r3, r7, #8
 8014b7c:	4618      	mov	r0, r3
 8014b7e:	f00b fd5f 	bl	8020640 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 8014b82:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 8014b86:	4b88      	ldr	r3, [pc, #544]	; (8014da8 <ProcessMacCommands+0x998>)
 8014b88:	f8d3 233c 	ldr.w	r2, [r3, #828]	; 0x33c
 8014b8c:	9200      	str	r2, [sp, #0]
 8014b8e:	f8d3 3338 	ldr.w	r3, [r3, #824]	; 0x338
 8014b92:	f107 0210 	add.w	r2, r7, #16
 8014b96:	ca06      	ldmia	r2, {r1, r2}
 8014b98:	f00b fceb 	bl	8020572 <SysTimeSub>
 8014b9c:	f107 0010 	add.w	r0, r7, #16
 8014ba0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8014ba2:	9300      	str	r3, [sp, #0]
 8014ba4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8014ba6:	f107 0208 	add.w	r2, r7, #8
 8014baa:	ca06      	ldmia	r2, {r1, r2}
 8014bac:	f00b fca8 	bl	8020500 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 8014bb0:	f107 0310 	add.w	r3, r7, #16
 8014bb4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8014bb8:	f00b fd14 	bl	80205e4 <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 8014bbc:	f003 f868 	bl	8017c90 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8014bc0:	4b79      	ldr	r3, [pc, #484]	; (8014da8 <ProcessMacCommands+0x998>)
 8014bc2:	2201      	movs	r2, #1
 8014bc4:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
                }
                break;
 8014bc8:	e0df      	b.n	8014d8a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 8014bca:	200d      	movs	r0, #13
 8014bcc:	f003 fd3a 	bl	8018644 <LoRaMacConfirmQueueIsCmdActive>
 8014bd0:	4603      	mov	r3, r0
 8014bd2:	2b00      	cmp	r3, #0
 8014bd4:	f000 80d9 	beq.w	8014d8a <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 8014bd8:	210d      	movs	r1, #13
 8014bda:	2000      	movs	r0, #0
 8014bdc:	f003 fca6 	bl	801852c <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8014be0:	4b71      	ldr	r3, [pc, #452]	; (8014da8 <ProcessMacCommands+0x998>)
 8014be2:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 8014be6:	2b04      	cmp	r3, #4
 8014be8:	f000 80cf 	beq.w	8014d8a <ProcessMacCommands+0x97a>
 8014bec:	4b6e      	ldr	r3, [pc, #440]	; (8014da8 <ProcessMacCommands+0x998>)
 8014bee:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 8014bf2:	2b05      	cmp	r3, #5
 8014bf4:	f000 80c9 	beq.w	8014d8a <ProcessMacCommands+0x97a>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 8014bf8:	f003 f82b 	bl	8017c52 <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 8014bfc:	e0c5      	b.n	8014d8a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 8014bfe:	2303      	movs	r3, #3
 8014c00:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                uint32_t frequency = 0;
 8014c04:	2300      	movs	r3, #0
 8014c06:	67bb      	str	r3, [r7, #120]	; 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 8014c08:	78fb      	ldrb	r3, [r7, #3]
 8014c0a:	1c5a      	adds	r2, r3, #1
 8014c0c:	70fa      	strb	r2, [r7, #3]
 8014c0e:	461a      	mov	r2, r3
 8014c10:	687b      	ldr	r3, [r7, #4]
 8014c12:	4413      	add	r3, r2
 8014c14:	781b      	ldrb	r3, [r3, #0]
 8014c16:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 8014c18:	78fb      	ldrb	r3, [r7, #3]
 8014c1a:	1c5a      	adds	r2, r3, #1
 8014c1c:	70fa      	strb	r2, [r7, #3]
 8014c1e:	461a      	mov	r2, r3
 8014c20:	687b      	ldr	r3, [r7, #4]
 8014c22:	4413      	add	r3, r2
 8014c24:	781b      	ldrb	r3, [r3, #0]
 8014c26:	021b      	lsls	r3, r3, #8
 8014c28:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8014c2a:	4313      	orrs	r3, r2
 8014c2c:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8014c2e:	78fb      	ldrb	r3, [r7, #3]
 8014c30:	1c5a      	adds	r2, r3, #1
 8014c32:	70fa      	strb	r2, [r7, #3]
 8014c34:	461a      	mov	r2, r3
 8014c36:	687b      	ldr	r3, [r7, #4]
 8014c38:	4413      	add	r3, r2
 8014c3a:	781b      	ldrb	r3, [r3, #0]
 8014c3c:	041b      	lsls	r3, r3, #16
 8014c3e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8014c40:	4313      	orrs	r3, r2
 8014c42:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency *= 100;
 8014c44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8014c46:	2264      	movs	r2, #100	; 0x64
 8014c48:	fb02 f303 	mul.w	r3, r2, r3
 8014c4c:	67bb      	str	r3, [r7, #120]	; 0x78
                datarate = payload[macIndex++] & 0x0F;
 8014c4e:	78fb      	ldrb	r3, [r7, #3]
 8014c50:	1c5a      	adds	r2, r3, #1
 8014c52:	70fa      	strb	r2, [r7, #3]
 8014c54:	461a      	mov	r2, r3
 8014c56:	687b      	ldr	r3, [r7, #4]
 8014c58:	4413      	add	r3, r2
 8014c5a:	781b      	ldrb	r3, [r3, #0]
 8014c5c:	f003 030f 	and.w	r3, r3, #15
 8014c60:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 8014c64:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014c68:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8014c6a:	4618      	mov	r0, r3
 8014c6c:	f002 fff7 	bl	8017c5e <LoRaMacClassBPingSlotChannelReq>
 8014c70:	4603      	mov	r3, r0
 8014c72:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                macCmdPayload[0] = status;
 8014c76:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 8014c7a:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 8014c7e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8014c82:	2201      	movs	r2, #1
 8014c84:	4619      	mov	r1, r3
 8014c86:	2011      	movs	r0, #17
 8014c88:	f003 f97a 	bl	8017f80 <LoRaMacCommandsAddCmd>
                break;
 8014c8c:	e07d      	b.n	8014d8a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 8014c8e:	200e      	movs	r0, #14
 8014c90:	f003 fcd8 	bl	8018644 <LoRaMacConfirmQueueIsCmdActive>
 8014c94:	4603      	mov	r3, r0
 8014c96:	2b00      	cmp	r3, #0
 8014c98:	d077      	beq.n	8014d8a <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 8014c9a:	210e      	movs	r1, #14
 8014c9c:	2000      	movs	r0, #0
 8014c9e:	f003 fc45 	bl	801852c <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 8014ca2:	2300      	movs	r3, #0
 8014ca4:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    uint8_t beaconTimingChannel = 0;
 8014ca8:	2300      	movs	r3, #0
 8014caa:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 8014cae:	78fb      	ldrb	r3, [r7, #3]
 8014cb0:	1c5a      	adds	r2, r3, #1
 8014cb2:	70fa      	strb	r2, [r7, #3]
 8014cb4:	461a      	mov	r2, r3
 8014cb6:	687b      	ldr	r3, [r7, #4]
 8014cb8:	4413      	add	r3, r2
 8014cba:	781b      	ldrb	r3, [r3, #0]
 8014cbc:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8014cc0:	78fb      	ldrb	r3, [r7, #3]
 8014cc2:	1c5a      	adds	r2, r3, #1
 8014cc4:	70fa      	strb	r2, [r7, #3]
 8014cc6:	461a      	mov	r2, r3
 8014cc8:	687b      	ldr	r3, [r7, #4]
 8014cca:	4413      	add	r3, r2
 8014ccc:	781b      	ldrb	r3, [r3, #0]
 8014cce:	021b      	lsls	r3, r3, #8
 8014cd0:	b21a      	sxth	r2, r3
 8014cd2:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	; 0x7e
 8014cd6:	4313      	orrs	r3, r2
 8014cd8:	b21b      	sxth	r3, r3
 8014cda:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingChannel = payload[macIndex++];
 8014cde:	78fb      	ldrb	r3, [r7, #3]
 8014ce0:	1c5a      	adds	r2, r3, #1
 8014ce2:	70fa      	strb	r2, [r7, #3]
 8014ce4:	461a      	mov	r2, r3
 8014ce6:	687b      	ldr	r3, [r7, #4]
 8014ce8:	4413      	add	r3, r2
 8014cea:	781b      	ldrb	r3, [r3, #0]
 8014cec:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8014cf0:	4b2e      	ldr	r3, [pc, #184]	; (8014dac <ProcessMacCommands+0x99c>)
 8014cf2:	681a      	ldr	r2, [r3, #0]
 8014cf4:	f897 107d 	ldrb.w	r1, [r7, #125]	; 0x7d
 8014cf8:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8014cfc:	4618      	mov	r0, r3
 8014cfe:	f002 ffba 	bl	8017c76 <LoRaMacClassBBeaconTimingAns>
                }
                break;
 8014d02:	e042      	b.n	8014d8a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 8014d04:	2300      	movs	r3, #0
 8014d06:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 8014d0a:	78fb      	ldrb	r3, [r7, #3]
 8014d0c:	1c5a      	adds	r2, r3, #1
 8014d0e:	70fa      	strb	r2, [r7, #3]
 8014d10:	461a      	mov	r2, r3
 8014d12:	687b      	ldr	r3, [r7, #4]
 8014d14:	4413      	add	r3, r2
 8014d16:	781b      	ldrb	r3, [r3, #0]
 8014d18:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 8014d1c:	78fb      	ldrb	r3, [r7, #3]
 8014d1e:	1c5a      	adds	r2, r3, #1
 8014d20:	70fa      	strb	r2, [r7, #3]
 8014d22:	461a      	mov	r2, r3
 8014d24:	687b      	ldr	r3, [r7, #4]
 8014d26:	4413      	add	r3, r2
 8014d28:	781b      	ldrb	r3, [r3, #0]
 8014d2a:	021b      	lsls	r3, r3, #8
 8014d2c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8014d30:	4313      	orrs	r3, r2
 8014d32:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8014d36:	78fb      	ldrb	r3, [r7, #3]
 8014d38:	1c5a      	adds	r2, r3, #1
 8014d3a:	70fa      	strb	r2, [r7, #3]
 8014d3c:	461a      	mov	r2, r3
 8014d3e:	687b      	ldr	r3, [r7, #4]
 8014d40:	4413      	add	r3, r2
 8014d42:	781b      	ldrb	r3, [r3, #0]
 8014d44:	041b      	lsls	r3, r3, #16
 8014d46:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8014d4a:	4313      	orrs	r3, r2
 8014d4c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency *= 100;
 8014d50:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8014d54:	2264      	movs	r2, #100	; 0x64
 8014d56:	fb02 f303 	mul.w	r3, r2, r3
 8014d5a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 8014d5e:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8014d62:	f002 ff9b 	bl	8017c9c <LoRaMacClassBBeaconFreqReq>
 8014d66:	4603      	mov	r3, r0
 8014d68:	2b00      	cmp	r3, #0
 8014d6a:	d003      	beq.n	8014d74 <ProcessMacCommands+0x964>
                    {
                        macCmdPayload[0] = 1;
 8014d6c:	2301      	movs	r3, #1
 8014d6e:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
 8014d72:	e002      	b.n	8014d7a <ProcessMacCommands+0x96a>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 8014d74:	2300      	movs	r3, #0
 8014d76:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 8014d7a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8014d7e:	2201      	movs	r2, #1
 8014d80:	4619      	mov	r1, r3
 8014d82:	2013      	movs	r0, #19
 8014d84:	f003 f8fc 	bl	8017f80 <LoRaMacCommandsAddCmd>
                }
                break;
 8014d88:	bf00      	nop
    while( macIndex < commandsSize )
 8014d8a:	78fa      	ldrb	r2, [r7, #3]
 8014d8c:	78bb      	ldrb	r3, [r7, #2]
 8014d8e:	429a      	cmp	r2, r3
 8014d90:	f4ff ab56 	bcc.w	8014440 <ProcessMacCommands+0x30>
 8014d94:	e002      	b.n	8014d9c <ProcessMacCommands+0x98c>
            return;
 8014d96:	bf00      	nop
 8014d98:	e000      	b.n	8014d9c <ProcessMacCommands+0x98c>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 8014d9a:	bf00      	nop
        }
    }
}
 8014d9c:	378c      	adds	r7, #140	; 0x8c
 8014d9e:	46bd      	mov	sp, r7
 8014da0:	bd90      	pop	{r4, r7, pc}
 8014da2:	bf00      	nop
 8014da4:	12d53d80 	.word	0x12d53d80
 8014da8:	200009ec 	.word	0x200009ec
 8014dac:	20001df8 	.word	0x20001df8

08014db0 <Send>:

static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 8014db0:	b580      	push	{r7, lr}
 8014db2:	b08e      	sub	sp, #56	; 0x38
 8014db4:	af02      	add	r7, sp, #8
 8014db6:	60f8      	str	r0, [r7, #12]
 8014db8:	607a      	str	r2, [r7, #4]
 8014dba:	461a      	mov	r2, r3
 8014dbc:	460b      	mov	r3, r1
 8014dbe:	72fb      	strb	r3, [r7, #11]
 8014dc0:	4613      	mov	r3, r2
 8014dc2:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014dc4:	2303      	movs	r3, #3
 8014dc6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8014dca:	4b7d      	ldr	r3, [pc, #500]	; (8014fc0 <Send+0x210>)
 8014dcc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014dd0:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8014dd4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8014dd8:	4b79      	ldr	r3, [pc, #484]	; (8014fc0 <Send+0x210>)
 8014dda:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014dde:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8014de2:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 8014de6:	4b76      	ldr	r3, [pc, #472]	; (8014fc0 <Send+0x210>)
 8014de8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014dec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014df0:	62bb      	str	r3, [r7, #40]	; 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8014df2:	4b73      	ldr	r3, [pc, #460]	; (8014fc0 <Send+0x210>)
 8014df4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014df8:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 8014dfc:	2b00      	cmp	r3, #0
 8014dfe:	d101      	bne.n	8014e04 <Send+0x54>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 8014e00:	2307      	movs	r3, #7
 8014e02:	e0d9      	b.n	8014fb8 <Send+0x208>
    }
    if( MacCtx.NvmCtx->MaxDCycle == 0 )
 8014e04:	4b6e      	ldr	r3, [pc, #440]	; (8014fc0 <Send+0x210>)
 8014e06:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014e0a:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8014e0e:	2b00      	cmp	r3, #0
 8014e10:	d105      	bne.n	8014e1e <Send+0x6e>
    {
        MacCtx.NvmCtx->AggregatedTimeOff = 0;
 8014e12:	4b6b      	ldr	r3, [pc, #428]	; (8014fc0 <Send+0x210>)
 8014e14:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014e18:	2200      	movs	r2, #0
 8014e1a:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
    }

    fCtrl.Value = 0;
 8014e1e:	2300      	movs	r3, #0
 8014e20:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 8014e24:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8014e28:	f36f 0303 	bfc	r3, #0, #4
 8014e2c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.Adr           = MacCtx.NvmCtx->AdrCtrlOn;
 8014e30:	4b63      	ldr	r3, [pc, #396]	; (8014fc0 <Send+0x210>)
 8014e32:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014e36:	f893 207e 	ldrb.w	r2, [r3, #126]	; 0x7e
 8014e3a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8014e3e:	f362 13c7 	bfi	r3, r2, #7, #1
 8014e42:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Check class b
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8014e46:	4b5e      	ldr	r3, [pc, #376]	; (8014fc0 <Send+0x210>)
 8014e48:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014e4c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8014e50:	2b01      	cmp	r3, #1
 8014e52:	d106      	bne.n	8014e62 <Send+0xb2>
    {
        fCtrl.Bits.FPending      = 1;
 8014e54:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8014e58:	f043 0310 	orr.w	r3, r3, #16
 8014e5c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8014e60:	e005      	b.n	8014e6e <Send+0xbe>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 8014e62:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8014e66:	f36f 1304 	bfc	r3, #4, #1
 8014e6a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // Check server ack
    if( MacCtx.NvmCtx->SrvAckRequested == true )
 8014e6e:	4b54      	ldr	r3, [pc, #336]	; (8014fc0 <Send+0x210>)
 8014e70:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014e74:	f893 314b 	ldrb.w	r3, [r3, #331]	; 0x14b
 8014e78:	2b00      	cmp	r3, #0
 8014e7a:	d005      	beq.n	8014e88 <Send+0xd8>
    {
        fCtrl.Bits.Ack = 1;
 8014e7c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8014e80:	f043 0320 	orr.w	r3, r3, #32
 8014e84:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // ADR next request
    adrNext.Version = MacCtx.NvmCtx->Version;
 8014e88:	4b4d      	ldr	r3, [pc, #308]	; (8014fc0 <Send+0x210>)
 8014e8a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014e8e:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8014e92:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = true;
 8014e94:	2301      	movs	r3, #1
 8014e96:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 8014e98:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8014e9c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8014ea0:	b2db      	uxtb	r3, r3
 8014ea2:	2b00      	cmp	r3, #0
 8014ea4:	bf14      	ite	ne
 8014ea6:	2301      	movne	r3, #1
 8014ea8:	2300      	moveq	r3, #0
 8014eaa:	b2db      	uxtb	r3, r3
 8014eac:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 8014eae:	4b44      	ldr	r3, [pc, #272]	; (8014fc0 <Send+0x210>)
 8014eb0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014eb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014eb8:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 8014eba:	4b41      	ldr	r3, [pc, #260]	; (8014fc0 <Send+0x210>)
 8014ebc:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 8014ec0:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 8014ec2:	4b3f      	ldr	r3, [pc, #252]	; (8014fc0 <Send+0x210>)
 8014ec4:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 8014ec8:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8014eca:	4b3d      	ldr	r3, [pc, #244]	; (8014fc0 <Send+0x210>)
 8014ecc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014ed0:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8014ed4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8014ed8:	4b39      	ldr	r3, [pc, #228]	; (8014fc0 <Send+0x210>)
 8014eda:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014ede:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8014ee2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8014ee6:	4b36      	ldr	r3, [pc, #216]	; (8014fc0 <Send+0x210>)
 8014ee8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014eec:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8014ef0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 8014ef4:	4b32      	ldr	r3, [pc, #200]	; (8014fc0 <Send+0x210>)
 8014ef6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014efa:	781b      	ldrb	r3, [r3, #0]
 8014efc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 8014f00:	4b2f      	ldr	r3, [pc, #188]	; (8014fc0 <Send+0x210>)
 8014f02:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014f06:	f103 0185 	add.w	r1, r3, #133	; 0x85
                                               &MacCtx.NvmCtx->MacParams.ChannelsTxPower, &adrAckCounter );
 8014f0a:	4b2d      	ldr	r3, [pc, #180]	; (8014fc0 <Send+0x210>)
 8014f0c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 8014f10:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8014f14:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8014f18:	f107 0014 	add.w	r0, r7, #20
 8014f1c:	f002 fdc2 	bl	8017aa4 <LoRaMacAdrCalcNext>
 8014f20:	4603      	mov	r3, r0
 8014f22:	461a      	mov	r2, r3
 8014f24:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8014f28:	f362 1386 	bfi	r3, r2, #6, #1
 8014f2c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 8014f30:	7afa      	ldrb	r2, [r7, #11]
 8014f32:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8014f36:	893b      	ldrh	r3, [r7, #8]
 8014f38:	9300      	str	r3, [sp, #0]
 8014f3a:	687b      	ldr	r3, [r7, #4]
 8014f3c:	68f8      	ldr	r0, [r7, #12]
 8014f3e:	f000 fc5b 	bl	80157f8 <PrepareFrame>
 8014f42:	4603      	mov	r3, r0
 8014f44:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 8014f48:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014f4c:	2b00      	cmp	r3, #0
 8014f4e:	d003      	beq.n	8014f58 <Send+0x1a8>
 8014f50:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014f54:	2b0a      	cmp	r3, #10
 8014f56:	d107      	bne.n	8014f68 <Send+0x1b8>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx );
 8014f58:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8014f5c:	4618      	mov	r0, r3
 8014f5e:	f000 f995 	bl	801528c <ScheduleTx>
 8014f62:	4603      	mov	r3, r0
 8014f64:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 8014f68:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014f6c:	2b00      	cmp	r3, #0
 8014f6e:	d00e      	beq.n	8014f8e <Send+0x1de>
    {
        // Bad case - restore
        // Store local variables
        MacCtx.NvmCtx->MacParams.ChannelsDatarate = datarate;
 8014f70:	4b13      	ldr	r3, [pc, #76]	; (8014fc0 <Send+0x210>)
 8014f72:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014f76:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8014f7a:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
        MacCtx.NvmCtx->MacParams.ChannelsTxPower = txPower;
 8014f7e:	4b10      	ldr	r3, [pc, #64]	; (8014fc0 <Send+0x210>)
 8014f80:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014f84:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8014f88:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 8014f8c:	e012      	b.n	8014fb4 <Send+0x204>
    }
    else
    {
        // Good case
        MacCtx.NvmCtx->SrvAckRequested = false;
 8014f8e:	4b0c      	ldr	r3, [pc, #48]	; (8014fc0 <Send+0x210>)
 8014f90:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014f94:	2200      	movs	r2, #0
 8014f96:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
        MacCtx.NvmCtx->AdrAckCounter = adrAckCounter;
 8014f9a:	4b09      	ldr	r3, [pc, #36]	; (8014fc0 <Send+0x210>)
 8014f9c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8014fa0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014fa2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 8014fa6:	f003 f867 	bl	8018078 <LoRaMacCommandsRemoveNoneStickyCmds>
 8014faa:	4603      	mov	r3, r0
 8014fac:	2b00      	cmp	r3, #0
 8014fae:	d001      	beq.n	8014fb4 <Send+0x204>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8014fb0:	2313      	movs	r3, #19
 8014fb2:	e001      	b.n	8014fb8 <Send+0x208>
        }
    }
    return status;
 8014fb4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8014fb8:	4618      	mov	r0, r3
 8014fba:	3730      	adds	r7, #48	; 0x30
 8014fbc:	46bd      	mov	sp, r7
 8014fbe:	bd80      	pop	{r7, pc}
 8014fc0:	200009ec 	.word	0x200009ec

08014fc4 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 8014fc4:	b580      	push	{r7, lr}
 8014fc6:	b084      	sub	sp, #16
 8014fc8:	af00      	add	r7, sp, #0
 8014fca:	4603      	mov	r3, r0
 8014fcc:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8014fce:	2300      	movs	r3, #0
 8014fd0:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 8014fd2:	2300      	movs	r3, #0
 8014fd4:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 8014fd6:	2301      	movs	r3, #1
 8014fd8:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 8014fda:	79fb      	ldrb	r3, [r7, #7]
 8014fdc:	2bff      	cmp	r3, #255	; 0xff
 8014fde:	d129      	bne.n	8015034 <SendReJoinReq+0x70>
    {
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 8014fe0:	2000      	movs	r0, #0
 8014fe2:	f7ff f8c3 	bl	801416c <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 8014fe6:	4b1a      	ldr	r3, [pc, #104]	; (8015050 <SendReJoinReq+0x8c>)
 8014fe8:	2200      	movs	r2, #0
 8014fea:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 8014fee:	4b18      	ldr	r3, [pc, #96]	; (8015050 <SendReJoinReq+0x8c>)
 8014ff0:	4a18      	ldr	r2, [pc, #96]	; (8015054 <SendReJoinReq+0x90>)
 8014ff2:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8014ff6:	4b16      	ldr	r3, [pc, #88]	; (8015050 <SendReJoinReq+0x8c>)
 8014ff8:	22ff      	movs	r2, #255	; 0xff
 8014ffa:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 8014ffe:	7b3b      	ldrb	r3, [r7, #12]
 8015000:	f36f 1347 	bfc	r3, #5, #3
 8015004:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 8015006:	7b3a      	ldrb	r2, [r7, #12]
 8015008:	4b11      	ldr	r3, [pc, #68]	; (8015050 <SendReJoinReq+0x8c>)
 801500a:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d

            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 801500e:	f7fc fd8d 	bl	8011b2c <SecureElementGetJoinEui>
 8015012:	4603      	mov	r3, r0
 8015014:	2208      	movs	r2, #8
 8015016:	4619      	mov	r1, r3
 8015018:	480f      	ldr	r0, [pc, #60]	; (8015058 <SendReJoinReq+0x94>)
 801501a:	f008 faa6 	bl	801d56a <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 801501e:	f7fc fd61 	bl	8011ae4 <SecureElementGetDevEui>
 8015022:	4603      	mov	r3, r0
 8015024:	2208      	movs	r2, #8
 8015026:	4619      	mov	r1, r3
 8015028:	480c      	ldr	r0, [pc, #48]	; (801505c <SendReJoinReq+0x98>)
 801502a:	f008 fa9e 	bl	801d56a <memcpy1>

            allowDelayedTx = false;
 801502e:	2300      	movs	r3, #0
 8015030:	73fb      	strb	r3, [r7, #15]

            break;
 8015032:	e002      	b.n	801503a <SendReJoinReq+0x76>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8015034:	2302      	movs	r3, #2
 8015036:	73bb      	strb	r3, [r7, #14]
            break;
 8015038:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 801503a:	7bfb      	ldrb	r3, [r7, #15]
 801503c:	4618      	mov	r0, r3
 801503e:	f000 f925 	bl	801528c <ScheduleTx>
 8015042:	4603      	mov	r3, r0
 8015044:	73bb      	strb	r3, [r7, #14]
    return status;
 8015046:	7bbb      	ldrb	r3, [r7, #14]
}
 8015048:	4618      	mov	r0, r3
 801504a:	3710      	adds	r7, #16
 801504c:	46bd      	mov	sp, r7
 801504e:	bd80      	pop	{r7, pc}
 8015050:	200009ec 	.word	0x200009ec
 8015054:	200009ee 	.word	0x200009ee
 8015058:	20000afa 	.word	0x20000afa
 801505c:	20000b02 	.word	0x20000b02

08015060 <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 8015060:	b580      	push	{r7, lr}
 8015062:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8015064:	f002 fda4 	bl	8017bb0 <LoRaMacClassBIsBeaconExpected>
 8015068:	4603      	mov	r3, r0
 801506a:	2b00      	cmp	r3, #0
 801506c:	d001      	beq.n	8015072 <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 801506e:	230e      	movs	r3, #14
 8015070:	e015      	b.n	801509e <CheckForClassBCollision+0x3e>
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8015072:	4b0c      	ldr	r3, [pc, #48]	; (80150a4 <CheckForClassBCollision+0x44>)
 8015074:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015078:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 801507c:	2b01      	cmp	r3, #1
 801507e:	d10d      	bne.n	801509c <CheckForClassBCollision+0x3c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8015080:	f002 fd9d 	bl	8017bbe <LoRaMacClassBIsPingExpected>
 8015084:	4603      	mov	r3, r0
 8015086:	2b00      	cmp	r3, #0
 8015088:	d001      	beq.n	801508e <CheckForClassBCollision+0x2e>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 801508a:	230f      	movs	r3, #15
 801508c:	e007      	b.n	801509e <CheckForClassBCollision+0x3e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 801508e:	f002 fd9d 	bl	8017bcc <LoRaMacClassBIsMulticastExpected>
 8015092:	4603      	mov	r3, r0
 8015094:	2b00      	cmp	r3, #0
 8015096:	d001      	beq.n	801509c <CheckForClassBCollision+0x3c>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8015098:	230f      	movs	r3, #15
 801509a:	e000      	b.n	801509e <CheckForClassBCollision+0x3e>
        }
    }
    return LORAMAC_STATUS_OK;
 801509c:	2300      	movs	r3, #0
}
 801509e:	4618      	mov	r0, r3
 80150a0:	bd80      	pop	{r7, pc}
 80150a2:	bf00      	nop
 80150a4:	200009ec 	.word	0x200009ec

080150a8 <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 80150a8:	b590      	push	{r4, r7, lr}
 80150aa:	b083      	sub	sp, #12
 80150ac:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80150ae:	4b3f      	ldr	r3, [pc, #252]	; (80151ac <ComputeRxWindowParameters+0x104>)
 80150b0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80150b4:	781c      	ldrb	r4, [r3, #0]
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 80150b6:	4b3d      	ldr	r3, [pc, #244]	; (80151ac <ComputeRxWindowParameters+0x104>)
 80150b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80150bc:	7818      	ldrb	r0, [r3, #0]
                                                          MacCtx.NvmCtx->MacParams.DownlinkDwellTime,
 80150be:	4b3b      	ldr	r3, [pc, #236]	; (80151ac <ComputeRxWindowParameters+0x104>)
 80150c0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 80150c4:	f893 10b9 	ldrb.w	r1, [r3, #185]	; 0xb9
                                                          MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 80150c8:	4b38      	ldr	r3, [pc, #224]	; (80151ac <ComputeRxWindowParameters+0x104>)
 80150ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 80150ce:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
                                                          MacCtx.NvmCtx->MacParams.Rx1DrOffset ),
 80150d2:	4b36      	ldr	r3, [pc, #216]	; (80151ac <ComputeRxWindowParameters+0x104>)
 80150d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80150d8:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 80150dc:	b25b      	sxtb	r3, r3
 80150de:	f004 ff25 	bl	8019f2c <RegionApplyDrOffset>
 80150e2:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80150e4:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 80150e6:	4b31      	ldr	r3, [pc, #196]	; (80151ac <ComputeRxWindowParameters+0x104>)
 80150e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80150ec:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 80150f0:	4b2e      	ldr	r3, [pc, #184]	; (80151ac <ComputeRxWindowParameters+0x104>)
 80150f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80150f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80150fa:	482d      	ldr	r0, [pc, #180]	; (80151b0 <ComputeRxWindowParameters+0x108>)
 80150fc:	9000      	str	r0, [sp, #0]
 80150fe:	4620      	mov	r0, r4
 8015100:	f004 fdbd 	bl	8019c7e <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8015104:	4b29      	ldr	r3, [pc, #164]	; (80151ac <ComputeRxWindowParameters+0x104>)
 8015106:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801510a:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate,
 801510c:	4b27      	ldr	r3, [pc, #156]	; (80151ac <ComputeRxWindowParameters+0x104>)
 801510e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015112:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8015116:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 8015118:	4b24      	ldr	r3, [pc, #144]	; (80151ac <ComputeRxWindowParameters+0x104>)
 801511a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 801511e:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 8015122:	4b22      	ldr	r3, [pc, #136]	; (80151ac <ComputeRxWindowParameters+0x104>)
 8015124:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8015128:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801512c:	4c21      	ldr	r4, [pc, #132]	; (80151b4 <ComputeRxWindowParameters+0x10c>)
 801512e:	9400      	str	r4, [sp, #0]
 8015130:	f004 fda5 	bl	8019c7e <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8015134:	4b1d      	ldr	r3, [pc, #116]	; (80151ac <ComputeRxWindowParameters+0x104>)
 8015136:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801513a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 801513e:	4a1b      	ldr	r2, [pc, #108]	; (80151ac <ComputeRxWindowParameters+0x104>)
 8015140:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 8015144:	4413      	add	r3, r2
 8015146:	4a19      	ldr	r2, [pc, #100]	; (80151ac <ComputeRxWindowParameters+0x104>)
 8015148:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
    MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 801514c:	4b17      	ldr	r3, [pc, #92]	; (80151ac <ComputeRxWindowParameters+0x104>)
 801514e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015152:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8015156:	4a15      	ldr	r2, [pc, #84]	; (80151ac <ComputeRxWindowParameters+0x104>)
 8015158:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 801515c:	4413      	add	r3, r2
 801515e:	4a13      	ldr	r2, [pc, #76]	; (80151ac <ComputeRxWindowParameters+0x104>)
 8015160:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4

    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8015164:	4b11      	ldr	r3, [pc, #68]	; (80151ac <ComputeRxWindowParameters+0x104>)
 8015166:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801516a:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 801516e:	2b00      	cmp	r3, #0
 8015170:	d117      	bne.n	80151a2 <ComputeRxWindowParameters+0xfa>
    {
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8015172:	4b0e      	ldr	r3, [pc, #56]	; (80151ac <ComputeRxWindowParameters+0x104>)
 8015174:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015178:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 801517c:	4a0b      	ldr	r2, [pc, #44]	; (80151ac <ComputeRxWindowParameters+0x104>)
 801517e:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 8015182:	4413      	add	r3, r2
 8015184:	4a09      	ldr	r2, [pc, #36]	; (80151ac <ComputeRxWindowParameters+0x104>)
 8015186:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 801518a:	4b08      	ldr	r3, [pc, #32]	; (80151ac <ComputeRxWindowParameters+0x104>)
 801518c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015190:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8015194:	4a05      	ldr	r2, [pc, #20]	; (80151ac <ComputeRxWindowParameters+0x104>)
 8015196:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 801519a:	4413      	add	r3, r2
 801519c:	4a03      	ldr	r2, [pc, #12]	; (80151ac <ComputeRxWindowParameters+0x104>)
 801519e:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4
    }
}
 80151a2:	bf00      	nop
 80151a4:	3704      	adds	r7, #4
 80151a6:	46bd      	mov	sp, r7
 80151a8:	bd90      	pop	{r4, r7, pc}
 80151aa:	bf00      	nop
 80151ac:	200009ec 	.word	0x200009ec
 80151b0:	20000da4 	.word	0x20000da4
 80151b4:	20000db8 	.word	0x20000db8

080151b8 <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 80151b8:	b580      	push	{r7, lr}
 80151ba:	b082      	sub	sp, #8
 80151bc:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 80151be:	2300      	movs	r3, #0
 80151c0:	607b      	str	r3, [r7, #4]

    if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 80151c2:	4b15      	ldr	r3, [pc, #84]	; (8015218 <VerifyTxFrame+0x60>)
 80151c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80151c8:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 80151cc:	2b00      	cmp	r3, #0
 80151ce:	d01d      	beq.n	801520c <VerifyTxFrame+0x54>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 80151d0:	1d3b      	adds	r3, r7, #4
 80151d2:	4618      	mov	r0, r3
 80151d4:	f002 ff9a 	bl	801810c <LoRaMacCommandsGetSizeSerializedCmds>
 80151d8:	4603      	mov	r3, r0
 80151da:	2b00      	cmp	r3, #0
 80151dc:	d001      	beq.n	80151e2 <VerifyTxFrame+0x2a>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80151de:	2313      	movs	r3, #19
 80151e0:	e015      	b.n	801520e <VerifyTxFrame+0x56>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, MacCtx.NvmCtx->MacParams.ChannelsDatarate, macCmdsSize ) == false )
 80151e2:	4b0d      	ldr	r3, [pc, #52]	; (8015218 <VerifyTxFrame+0x60>)
 80151e4:	f893 0237 	ldrb.w	r0, [r3, #567]	; 0x237
 80151e8:	4b0b      	ldr	r3, [pc, #44]	; (8015218 <VerifyTxFrame+0x60>)
 80151ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80151ee:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 80151f2:	687a      	ldr	r2, [r7, #4]
 80151f4:	b2d2      	uxtb	r2, r2
 80151f6:	4619      	mov	r1, r3
 80151f8:	f7ff f8d2 	bl	80143a0 <ValidatePayloadLength>
 80151fc:	4603      	mov	r3, r0
 80151fe:	f083 0301 	eor.w	r3, r3, #1
 8015202:	b2db      	uxtb	r3, r3
 8015204:	2b00      	cmp	r3, #0
 8015206:	d001      	beq.n	801520c <VerifyTxFrame+0x54>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 8015208:	2308      	movs	r3, #8
 801520a:	e000      	b.n	801520e <VerifyTxFrame+0x56>
        }
    }
    return LORAMAC_STATUS_OK;
 801520c:	2300      	movs	r3, #0
}
 801520e:	4618      	mov	r0, r3
 8015210:	3708      	adds	r7, #8
 8015212:	46bd      	mov	sp, r7
 8015214:	bd80      	pop	{r7, pc}
 8015216:	bf00      	nop
 8015218:	200009ec 	.word	0x200009ec

0801521c <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 801521c:	b580      	push	{r7, lr}
 801521e:	b082      	sub	sp, #8
 8015220:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 8015222:	4b18      	ldr	r3, [pc, #96]	; (8015284 <SerializeTxFrame+0x68>)
 8015224:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8015228:	2b00      	cmp	r3, #0
 801522a:	d002      	beq.n	8015232 <SerializeTxFrame+0x16>
 801522c:	2b04      	cmp	r3, #4
 801522e:	d011      	beq.n	8015254 <SerializeTxFrame+0x38>
 8015230:	e021      	b.n	8015276 <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8015232:	4815      	ldr	r0, [pc, #84]	; (8015288 <SerializeTxFrame+0x6c>)
 8015234:	f004 fad5 	bl	80197e2 <LoRaMacSerializerJoinRequest>
 8015238:	4603      	mov	r3, r0
 801523a:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 801523c:	79fb      	ldrb	r3, [r7, #7]
 801523e:	2b00      	cmp	r3, #0
 8015240:	d001      	beq.n	8015246 <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8015242:	2311      	movs	r3, #17
 8015244:	e01a      	b.n	801527c <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8015246:	4b0f      	ldr	r3, [pc, #60]	; (8015284 <SerializeTxFrame+0x68>)
 8015248:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 801524c:	b29a      	uxth	r2, r3
 801524e:	4b0d      	ldr	r3, [pc, #52]	; (8015284 <SerializeTxFrame+0x68>)
 8015250:	801a      	strh	r2, [r3, #0]
            break;
 8015252:	e012      	b.n	801527a <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 8015254:	480c      	ldr	r0, [pc, #48]	; (8015288 <SerializeTxFrame+0x6c>)
 8015256:	f004 fb46 	bl	80198e6 <LoRaMacSerializerData>
 801525a:	4603      	mov	r3, r0
 801525c:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 801525e:	79fb      	ldrb	r3, [r7, #7]
 8015260:	2b00      	cmp	r3, #0
 8015262:	d001      	beq.n	8015268 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8015264:	2311      	movs	r3, #17
 8015266:	e009      	b.n	801527c <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8015268:	4b06      	ldr	r3, [pc, #24]	; (8015284 <SerializeTxFrame+0x68>)
 801526a:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 801526e:	b29a      	uxth	r2, r3
 8015270:	4b04      	ldr	r3, [pc, #16]	; (8015284 <SerializeTxFrame+0x68>)
 8015272:	801a      	strh	r2, [r3, #0]
            break;
 8015274:	e001      	b.n	801527a <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8015276:	2303      	movs	r3, #3
 8015278:	e000      	b.n	801527c <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 801527a:	2300      	movs	r3, #0
}
 801527c:	4618      	mov	r0, r3
 801527e:	3708      	adds	r7, #8
 8015280:	46bd      	mov	sp, r7
 8015282:	bd80      	pop	{r7, pc}
 8015284:	200009ec 	.word	0x200009ec
 8015288:	20000af4 	.word	0x20000af4

0801528c <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 801528c:	b580      	push	{r7, lr}
 801528e:	b090      	sub	sp, #64	; 0x40
 8015290:	af02      	add	r7, sp, #8
 8015292:	4603      	mov	r3, r0
 8015294:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8015296:	2303      	movs	r3, #3
 8015298:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 801529c:	f7ff fee0 	bl	8015060 <CheckForClassBCollision>
 80152a0:	4603      	mov	r3, r0
 80152a2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 80152a6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80152aa:	2b00      	cmp	r3, #0
 80152ac:	d002      	beq.n	80152b4 <ScheduleTx+0x28>
    {
        return status;
 80152ae:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80152b2:	e0a2      	b.n	80153fa <ScheduleTx+0x16e>
    }

    // Update back-off
    CalculateBackOff( );
 80152b4:	f000 f90a 	bl	80154cc <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 80152b8:	f7ff ffb0 	bl	801521c <SerializeTxFrame>
 80152bc:	4603      	mov	r3, r0
 80152be:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 80152c2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80152c6:	2b00      	cmp	r3, #0
 80152c8:	d002      	beq.n	80152d0 <ScheduleTx+0x44>
    {
        return status;
 80152ca:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80152ce:	e094      	b.n	80153fa <ScheduleTx+0x16e>
    }

    nextChan.AggrTimeOff = MacCtx.NvmCtx->AggregatedTimeOff;
 80152d0:	4b4c      	ldr	r3, [pc, #304]	; (8015404 <ScheduleTx+0x178>)
 80152d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80152d6:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80152da:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 80152dc:	4b49      	ldr	r3, [pc, #292]	; (8015404 <ScheduleTx+0x178>)
 80152de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80152e2:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 80152e6:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 80152e8:	4b46      	ldr	r3, [pc, #280]	; (8015404 <ScheduleTx+0x178>)
 80152ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80152ee:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 80152f2:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 80152f4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80152f8:	4618      	mov	r0, r3
 80152fa:	f00b f9d9 	bl	80206b0 <SysTimeGetMcuTime>
 80152fe:	4b41      	ldr	r3, [pc, #260]	; (8015404 <ScheduleTx+0x178>)
 8015300:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015304:	4638      	mov	r0, r7
 8015306:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 801530a:	9200      	str	r2, [sp, #0]
 801530c:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8015310:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8015314:	ca06      	ldmia	r2, {r1, r2}
 8015316:	f00b f92c 	bl	8020572 <SysTimeSub>
 801531a:	f107 0320 	add.w	r3, r7, #32
 801531e:	463a      	mov	r2, r7
 8015320:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015324:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = MacCtx.NvmCtx->LastTxDoneTime;
 8015328:	4b36      	ldr	r3, [pc, #216]	; (8015404 <ScheduleTx+0x178>)
 801532a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801532e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8015332:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 8015334:	2300      	movs	r3, #0
 8015336:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    nextChan.Joined = true;
 801533a:	2301      	movs	r3, #1
 801533c:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 801533e:	4b31      	ldr	r3, [pc, #196]	; (8015404 <ScheduleTx+0x178>)
 8015340:	881b      	ldrh	r3, [r3, #0]
 8015342:	857b      	strh	r3, [r7, #42]	; 0x2a

    // Setup the parameters based on the join status
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8015344:	4b2f      	ldr	r3, [pc, #188]	; (8015404 <ScheduleTx+0x178>)
 8015346:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801534a:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 801534e:	2b00      	cmp	r3, #0
 8015350:	d104      	bne.n	801535c <ScheduleTx+0xd0>
    {
        nextChan.LastTxIsJoinRequest = true;
 8015352:	2301      	movs	r3, #1
 8015354:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        nextChan.Joined = false;
 8015358:	2300      	movs	r3, #0
 801535a:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &MacCtx.NvmCtx->AggregatedTimeOff );
 801535c:	4b29      	ldr	r3, [pc, #164]	; (8015404 <ScheduleTx+0x178>)
 801535e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015362:	7818      	ldrb	r0, [r3, #0]
 8015364:	4b27      	ldr	r3, [pc, #156]	; (8015404 <ScheduleTx+0x178>)
 8015366:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801536a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 801536e:	f107 0114 	add.w	r1, r7, #20
 8015372:	9300      	str	r3, [sp, #0]
 8015374:	4b24      	ldr	r3, [pc, #144]	; (8015408 <ScheduleTx+0x17c>)
 8015376:	4a25      	ldr	r2, [pc, #148]	; (801540c <ScheduleTx+0x180>)
 8015378:	f004 fd9d 	bl	8019eb6 <RegionNextChannel>
 801537c:	4603      	mov	r3, r0
 801537e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if( status != LORAMAC_STATUS_OK )
 8015382:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8015386:	2b00      	cmp	r3, #0
 8015388:	d022      	beq.n	80153d0 <ScheduleTx+0x144>
    {
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 801538a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801538e:	2b0b      	cmp	r3, #11
 8015390:	d11b      	bne.n	80153ca <ScheduleTx+0x13e>
 8015392:	7bfb      	ldrb	r3, [r7, #15]
 8015394:	2b00      	cmp	r3, #0
 8015396:	d018      	beq.n	80153ca <ScheduleTx+0x13e>
            ( allowDelayedTx == true ) )
        {
            // Allow delayed transmissions. We have to allow it in case
            // the MAC must retransmit a frame with the frame repetitions
            if( MacCtx.DutyCycleWaitTime != 0 )
 8015398:	4b1a      	ldr	r3, [pc, #104]	; (8015404 <ScheduleTx+0x178>)
 801539a:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 801539e:	2b00      	cmp	r3, #0
 80153a0:	d011      	beq.n	80153c6 <ScheduleTx+0x13a>
            {// Send later - prepare timer
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 80153a2:	4b18      	ldr	r3, [pc, #96]	; (8015404 <ScheduleTx+0x178>)
 80153a4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80153a8:	f043 0320 	orr.w	r3, r3, #32
 80153ac:	4a15      	ldr	r2, [pc, #84]	; (8015404 <ScheduleTx+0x178>)
 80153ae:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 80153b2:	4b14      	ldr	r3, [pc, #80]	; (8015404 <ScheduleTx+0x178>)
 80153b4:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 80153b8:	4619      	mov	r1, r3
 80153ba:	4815      	ldr	r0, [pc, #84]	; (8015410 <ScheduleTx+0x184>)
 80153bc:	f00b fe9e 	bl	80210fc <UTIL_TIMER_SetPeriod>
                TimerStart( &MacCtx.TxDelayedTimer );
 80153c0:	4813      	ldr	r0, [pc, #76]	; (8015410 <ScheduleTx+0x184>)
 80153c2:	f00b fdbd 	bl	8020f40 <UTIL_TIMER_Start>
            }
            return LORAMAC_STATUS_OK;
 80153c6:	2300      	movs	r3, #0
 80153c8:	e017      	b.n	80153fa <ScheduleTx+0x16e>
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 80153ca:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80153ce:	e014      	b.n	80153fa <ScheduleTx+0x16e>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 80153d0:	f7ff fe6a 	bl	80150a8 <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 80153d4:	f7ff fef0 	bl	80151b8 <VerifyTxFrame>
 80153d8:	4603      	mov	r3, r0
 80153da:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 80153de:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80153e2:	2b00      	cmp	r3, #0
 80153e4:	d002      	beq.n	80153ec <ScheduleTx+0x160>
    {
        return status;
 80153e6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80153ea:	e006      	b.n	80153fa <ScheduleTx+0x16e>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 80153ec:	4b05      	ldr	r3, [pc, #20]	; (8015404 <ScheduleTx+0x178>)
 80153ee:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 80153f2:	4618      	mov	r0, r3
 80153f4:	f000 fb28 	bl	8015a48 <SendFrameOnChannel>
 80153f8:	4603      	mov	r3, r0
}
 80153fa:	4618      	mov	r0, r3
 80153fc:	3738      	adds	r7, #56	; 0x38
 80153fe:	46bd      	mov	sp, r7
 8015400:	bd80      	pop	{r7, pc}
 8015402:	bf00      	nop
 8015404:	200009ec 	.word	0x200009ec
 8015408:	20000e74 	.word	0x20000e74
 801540c:	20000e01 	.word	0x20000e01
 8015410:	20000d54 	.word	0x20000d54

08015414 <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 8015414:	b580      	push	{r7, lr}
 8015416:	b084      	sub	sp, #16
 8015418:	af00      	add	r7, sp, #0
 801541a:	4603      	mov	r3, r0
 801541c:	460a      	mov	r2, r1
 801541e:	71fb      	strb	r3, [r7, #7]
 8015420:	4613      	mov	r3, r2
 8015422:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 8015424:	2313      	movs	r3, #19
 8015426:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 8015428:	2300      	movs	r3, #0
 801542a:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 801542c:	4b25      	ldr	r3, [pc, #148]	; (80154c4 <SecureFrame+0xb0>)
 801542e:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8015432:	2b00      	cmp	r3, #0
 8015434:	d002      	beq.n	801543c <SecureFrame+0x28>
 8015436:	2b04      	cmp	r3, #4
 8015438:	d011      	beq.n	801545e <SecureFrame+0x4a>
 801543a:	e03b      	b.n	80154b4 <SecureFrame+0xa0>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 801543c:	4822      	ldr	r0, [pc, #136]	; (80154c8 <SecureFrame+0xb4>)
 801543e:	f003 fdad 	bl	8018f9c <LoRaMacCryptoPrepareJoinRequest>
 8015442:	4603      	mov	r3, r0
 8015444:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8015446:	7bfb      	ldrb	r3, [r7, #15]
 8015448:	2b00      	cmp	r3, #0
 801544a:	d001      	beq.n	8015450 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 801544c:	2311      	movs	r3, #17
 801544e:	e034      	b.n	80154ba <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8015450:	4b1c      	ldr	r3, [pc, #112]	; (80154c4 <SecureFrame+0xb0>)
 8015452:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8015456:	b29a      	uxth	r2, r3
 8015458:	4b1a      	ldr	r3, [pc, #104]	; (80154c4 <SecureFrame+0xb0>)
 801545a:	801a      	strh	r2, [r3, #0]
            break;
 801545c:	e02c      	b.n	80154b8 <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 801545e:	f107 0308 	add.w	r3, r7, #8
 8015462:	4618      	mov	r0, r3
 8015464:	f003 fcd6 	bl	8018e14 <LoRaMacCryptoGetFCntUp>
 8015468:	4603      	mov	r3, r0
 801546a:	2b00      	cmp	r3, #0
 801546c:	d001      	beq.n	8015472 <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 801546e:	2312      	movs	r3, #18
 8015470:	e023      	b.n	80154ba <SecureFrame+0xa6>
            }

            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 8015472:	4b14      	ldr	r3, [pc, #80]	; (80154c4 <SecureFrame+0xb0>)
 8015474:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 8015478:	2b00      	cmp	r3, #0
 801547a:	d104      	bne.n	8015486 <SecureFrame+0x72>
 801547c:	4b11      	ldr	r3, [pc, #68]	; (80154c4 <SecureFrame+0xb0>)
 801547e:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 8015482:	2b01      	cmp	r3, #1
 8015484:	d902      	bls.n	801548c <SecureFrame+0x78>
            {
                fCntUp -= 1;
 8015486:	68bb      	ldr	r3, [r7, #8]
 8015488:	3b01      	subs	r3, #1
 801548a:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 801548c:	68b8      	ldr	r0, [r7, #8]
 801548e:	79ba      	ldrb	r2, [r7, #6]
 8015490:	79f9      	ldrb	r1, [r7, #7]
 8015492:	4b0d      	ldr	r3, [pc, #52]	; (80154c8 <SecureFrame+0xb4>)
 8015494:	f003 fe7a 	bl	801918c <LoRaMacCryptoSecureMessage>
 8015498:	4603      	mov	r3, r0
 801549a:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 801549c:	7bfb      	ldrb	r3, [r7, #15]
 801549e:	2b00      	cmp	r3, #0
 80154a0:	d001      	beq.n	80154a6 <SecureFrame+0x92>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 80154a2:	2311      	movs	r3, #17
 80154a4:	e009      	b.n	80154ba <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 80154a6:	4b07      	ldr	r3, [pc, #28]	; (80154c4 <SecureFrame+0xb0>)
 80154a8:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 80154ac:	b29a      	uxth	r2, r3
 80154ae:	4b05      	ldr	r3, [pc, #20]	; (80154c4 <SecureFrame+0xb0>)
 80154b0:	801a      	strh	r2, [r3, #0]
            break;
 80154b2:	e001      	b.n	80154b8 <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 80154b4:	2303      	movs	r3, #3
 80154b6:	e000      	b.n	80154ba <SecureFrame+0xa6>
    }
    return LORAMAC_STATUS_OK;
 80154b8:	2300      	movs	r3, #0
}
 80154ba:	4618      	mov	r0, r3
 80154bc:	3710      	adds	r7, #16
 80154be:	46bd      	mov	sp, r7
 80154c0:	bd80      	pop	{r7, pc}
 80154c2:	bf00      	nop
 80154c4:	200009ec 	.word	0x200009ec
 80154c8:	20000af4 	.word	0x20000af4

080154cc <CalculateBackOff>:

static void CalculateBackOff( void )
{
 80154cc:	b480      	push	{r7}
 80154ce:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( MacCtx.NvmCtx->AggregatedTimeOff == 0 )
 80154d0:	4b0d      	ldr	r3, [pc, #52]	; (8015508 <CalculateBackOff+0x3c>)
 80154d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80154d6:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80154da:	2b00      	cmp	r3, #0
 80154dc:	d10f      	bne.n	80154fe <CalculateBackOff+0x32>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        MacCtx.NvmCtx->AggregatedTimeOff = ( MacCtx.TxTimeOnAir * MacCtx.NvmCtx->AggregatedDCycle - MacCtx.TxTimeOnAir );
 80154de:	4b0a      	ldr	r3, [pc, #40]	; (8015508 <CalculateBackOff+0x3c>)
 80154e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80154e4:	f8b3 314c 	ldrh.w	r3, [r3, #332]	; 0x14c
 80154e8:	1e5a      	subs	r2, r3, #1
 80154ea:	4b07      	ldr	r3, [pc, #28]	; (8015508 <CalculateBackOff+0x3c>)
 80154ec:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 80154f0:	4b05      	ldr	r3, [pc, #20]	; (8015508 <CalculateBackOff+0x3c>)
 80154f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80154f6:	fb01 f202 	mul.w	r2, r1, r2
 80154fa:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
    }
}
 80154fe:	bf00      	nop
 8015500:	46bd      	mov	sp, r7
 8015502:	bc80      	pop	{r7}
 8015504:	4770      	bx	lr
 8015506:	bf00      	nop
 8015508:	200009ec 	.word	0x200009ec

0801550c <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 801550c:	b580      	push	{r7, lr}
 801550e:	b082      	sub	sp, #8
 8015510:	af00      	add	r7, sp, #0
 8015512:	4603      	mov	r3, r0
 8015514:	7139      	strb	r1, [r7, #4]
 8015516:	71fb      	strb	r3, [r7, #7]
 8015518:	4613      	mov	r3, r2
 801551a:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 801551c:	79fb      	ldrb	r3, [r7, #7]
 801551e:	2b00      	cmp	r3, #0
 8015520:	d002      	beq.n	8015528 <RemoveMacCommands+0x1c>
 8015522:	79fb      	ldrb	r3, [r7, #7]
 8015524:	2b01      	cmp	r3, #1
 8015526:	d10d      	bne.n	8015544 <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 8015528:	79bb      	ldrb	r3, [r7, #6]
 801552a:	2b01      	cmp	r3, #1
 801552c:	d108      	bne.n	8015540 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 801552e:	793b      	ldrb	r3, [r7, #4]
 8015530:	f003 0320 	and.w	r3, r3, #32
 8015534:	b2db      	uxtb	r3, r3
 8015536:	2b00      	cmp	r3, #0
 8015538:	d004      	beq.n	8015544 <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 801553a:	f002 fdc3 	bl	80180c4 <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 801553e:	e001      	b.n	8015544 <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 8015540:	f002 fdc0 	bl	80180c4 <LoRaMacCommandsRemoveStickyAnsCmds>
}
 8015544:	bf00      	nop
 8015546:	3708      	adds	r7, #8
 8015548:	46bd      	mov	sp, r7
 801554a:	bd80      	pop	{r7, pc}

0801554c <ResetMacParameters>:

static void ResetMacParameters( void )
{
 801554c:	b5b0      	push	{r4, r5, r7, lr}
 801554e:	b082      	sub	sp, #8
 8015550:	af00      	add	r7, sp, #0
    MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_NONE;
 8015552:	4b6d      	ldr	r3, [pc, #436]	; (8015708 <ResetMacParameters+0x1bc>)
 8015554:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015558:	2200      	movs	r2, #0
 801555a:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164

    // ADR counter
    MacCtx.NvmCtx->AdrAckCounter = 0;
 801555e:	4b6a      	ldr	r3, [pc, #424]	; (8015708 <ResetMacParameters+0x1bc>)
 8015560:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015564:	2200      	movs	r2, #0
 8015566:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    MacCtx.ChannelsNbTransCounter = 0;
 801556a:	4b67      	ldr	r3, [pc, #412]	; (8015708 <ResetMacParameters+0x1bc>)
 801556c:	2200      	movs	r2, #0
 801556e:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.AckTimeoutRetries = 1;
 8015572:	4b65      	ldr	r3, [pc, #404]	; (8015708 <ResetMacParameters+0x1bc>)
 8015574:	2201      	movs	r2, #1
 8015576:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.AckTimeoutRetriesCounter = 1;
 801557a:	4b63      	ldr	r3, [pc, #396]	; (8015708 <ResetMacParameters+0x1bc>)
 801557c:	2201      	movs	r2, #1
 801557e:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetry = false;
 8015582:	4b61      	ldr	r3, [pc, #388]	; (8015708 <ResetMacParameters+0x1bc>)
 8015584:	2200      	movs	r2, #0
 8015586:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413

    MacCtx.NvmCtx->MaxDCycle = 0;
 801558a:	4b5f      	ldr	r3, [pc, #380]	; (8015708 <ResetMacParameters+0x1bc>)
 801558c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015590:	2200      	movs	r2, #0
 8015592:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
    MacCtx.NvmCtx->AggregatedDCycle = 1;
 8015596:	4b5c      	ldr	r3, [pc, #368]	; (8015708 <ResetMacParameters+0x1bc>)
 8015598:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801559c:	2201      	movs	r2, #1
 801559e:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c

    MacCtx.NvmCtx->MacParams.ChannelsTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 80155a2:	4b59      	ldr	r3, [pc, #356]	; (8015708 <ResetMacParameters+0x1bc>)
 80155a4:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80155a8:	4b57      	ldr	r3, [pc, #348]	; (8015708 <ResetMacParameters+0x1bc>)
 80155aa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80155ae:	f992 2004 	ldrsb.w	r2, [r2, #4]
 80155b2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 80155b6:	4b54      	ldr	r3, [pc, #336]	; (8015708 <ResetMacParameters+0x1bc>)
 80155b8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80155bc:	4b52      	ldr	r3, [pc, #328]	; (8015708 <ResetMacParameters+0x1bc>)
 80155be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80155c2:	f992 2005 	ldrsb.w	r2, [r2, #5]
 80155c6:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
    MacCtx.NvmCtx->MacParams.Rx1DrOffset = MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset;
 80155ca:	4b4f      	ldr	r3, [pc, #316]	; (8015708 <ResetMacParameters+0x1bc>)
 80155cc:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80155d0:	4b4d      	ldr	r3, [pc, #308]	; (8015708 <ResetMacParameters+0x1bc>)
 80155d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80155d6:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 80155da:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
    MacCtx.NvmCtx->MacParams.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 80155de:	4b4a      	ldr	r3, [pc, #296]	; (8015708 <ResetMacParameters+0x1bc>)
 80155e0:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80155e4:	4b48      	ldr	r3, [pc, #288]	; (8015708 <ResetMacParameters+0x1bc>)
 80155e6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80155ea:	33a8      	adds	r3, #168	; 0xa8
 80155ec:	3228      	adds	r2, #40	; 0x28
 80155ee:	e892 0003 	ldmia.w	r2, {r0, r1}
 80155f2:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 80155f6:	4b44      	ldr	r3, [pc, #272]	; (8015708 <ResetMacParameters+0x1bc>)
 80155f8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80155fc:	4b42      	ldr	r3, [pc, #264]	; (8015708 <ResetMacParameters+0x1bc>)
 80155fe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015602:	33b0      	adds	r3, #176	; 0xb0
 8015604:	3230      	adds	r2, #48	; 0x30
 8015606:	e892 0003 	ldmia.w	r2, {r0, r1}
 801560a:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.UplinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime;
 801560e:	4b3e      	ldr	r3, [pc, #248]	; (8015708 <ResetMacParameters+0x1bc>)
 8015610:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015614:	4b3c      	ldr	r3, [pc, #240]	; (8015708 <ResetMacParameters+0x1bc>)
 8015616:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801561a:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 801561e:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime;
 8015622:	4b39      	ldr	r3, [pc, #228]	; (8015708 <ResetMacParameters+0x1bc>)
 8015624:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015628:	4b37      	ldr	r3, [pc, #220]	; (8015708 <ResetMacParameters+0x1bc>)
 801562a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801562e:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 8015632:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
    MacCtx.NvmCtx->MacParams.MaxEirp = MacCtx.NvmCtx->MacParamsDefaults.MaxEirp;
 8015636:	4b34      	ldr	r3, [pc, #208]	; (8015708 <ResetMacParameters+0x1bc>)
 8015638:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801563c:	4b32      	ldr	r3, [pc, #200]	; (8015708 <ResetMacParameters+0x1bc>)
 801563e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015642:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8015644:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
    MacCtx.NvmCtx->MacParams.AntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 8015648:	4b2f      	ldr	r3, [pc, #188]	; (8015708 <ResetMacParameters+0x1bc>)
 801564a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801564e:	4b2e      	ldr	r3, [pc, #184]	; (8015708 <ResetMacParameters+0x1bc>)
 8015650:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015654:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8015656:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

    MacCtx.NodeAckRequested = false;
 801565a:	4b2b      	ldr	r3, [pc, #172]	; (8015708 <ResetMacParameters+0x1bc>)
 801565c:	2200      	movs	r2, #0
 801565e:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.NvmCtx->SrvAckRequested = false;
 8015662:	4b29      	ldr	r3, [pc, #164]	; (8015708 <ResetMacParameters+0x1bc>)
 8015664:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015668:	2200      	movs	r2, #0
 801566a:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 801566e:	2301      	movs	r3, #1
 8015670:	713b      	strb	r3, [r7, #4]
    params.NvmCtx = NULL;
 8015672:	2300      	movs	r3, #0
 8015674:	603b      	str	r3, [r7, #0]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 8015676:	4b24      	ldr	r3, [pc, #144]	; (8015708 <ResetMacParameters+0x1bc>)
 8015678:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801567c:	781b      	ldrb	r3, [r3, #0]
 801567e:	463a      	mov	r2, r7
 8015680:	4611      	mov	r1, r2
 8015682:	4618      	mov	r0, r3
 8015684:	f004 fa74 	bl	8019b70 <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 8015688:	4b1f      	ldr	r3, [pc, #124]	; (8015708 <ResetMacParameters+0x1bc>)
 801568a:	2200      	movs	r2, #0
 801568c:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8015690:	4b1d      	ldr	r3, [pc, #116]	; (8015708 <ResetMacParameters+0x1bc>)
 8015692:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 8015696:	4b1c      	ldr	r3, [pc, #112]	; (8015708 <ResetMacParameters+0x1bc>)
 8015698:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 801569c:	4b1a      	ldr	r3, [pc, #104]	; (8015708 <ResetMacParameters+0x1bc>)
 801569e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80156a2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80156a6:	4a18      	ldr	r2, [pc, #96]	; (8015708 <ResetMacParameters+0x1bc>)
 80156a8:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80156ac:	4b16      	ldr	r3, [pc, #88]	; (8015708 <ResetMacParameters+0x1bc>)
 80156ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80156b2:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 80156b6:	4b14      	ldr	r3, [pc, #80]	; (8015708 <ResetMacParameters+0x1bc>)
 80156b8:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 80156bc:	4b12      	ldr	r3, [pc, #72]	; (8015708 <ResetMacParameters+0x1bc>)
 80156be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80156c2:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 80156c6:	4b10      	ldr	r3, [pc, #64]	; (8015708 <ResetMacParameters+0x1bc>)
 80156c8:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 80156cc:	4b0e      	ldr	r3, [pc, #56]	; (8015708 <ResetMacParameters+0x1bc>)
 80156ce:	2200      	movs	r2, #0
 80156d0:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 80156d4:	4b0c      	ldr	r3, [pc, #48]	; (8015708 <ResetMacParameters+0x1bc>)
 80156d6:	2201      	movs	r2, #1
 80156d8:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 80156dc:	4a0a      	ldr	r2, [pc, #40]	; (8015708 <ResetMacParameters+0x1bc>)
 80156de:	4b0a      	ldr	r3, [pc, #40]	; (8015708 <ResetMacParameters+0x1bc>)
 80156e0:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 80156e4:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 80156e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80156ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80156ec:	682b      	ldr	r3, [r5, #0]
 80156ee:	6023      	str	r3, [r4, #0]
    MacCtx.RxWindowCConfig.RxContinuous = true;
 80156f0:	4b05      	ldr	r3, [pc, #20]	; (8015708 <ResetMacParameters+0x1bc>)
 80156f2:	2201      	movs	r2, #1
 80156f4:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 80156f8:	4b03      	ldr	r3, [pc, #12]	; (8015708 <ResetMacParameters+0x1bc>)
 80156fa:	2202      	movs	r2, #2
 80156fc:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

}
 8015700:	bf00      	nop
 8015702:	3708      	adds	r7, #8
 8015704:	46bd      	mov	sp, r7
 8015706:	bdb0      	pop	{r4, r5, r7, pc}
 8015708:	200009ec 	.word	0x200009ec

0801570c <RxWindowSetup>:
 *
 * \param [IN] rxTimer  Window timer to be topped.
 * \param [IN] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 801570c:	b580      	push	{r7, lr}
 801570e:	b082      	sub	sp, #8
 8015710:	af00      	add	r7, sp, #0
 8015712:	6078      	str	r0, [r7, #4]
 8015714:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 8015716:	6878      	ldr	r0, [r7, #4]
 8015718:	f00b fc80 	bl	802101c <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 801571c:	4b10      	ldr	r3, [pc, #64]	; (8015760 <RxWindowSetup+0x54>)
 801571e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015720:	4798      	blx	r3

    if( RegionRxConfig( MacCtx.NvmCtx->Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8015722:	4b10      	ldr	r3, [pc, #64]	; (8015764 <RxWindowSetup+0x58>)
 8015724:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015728:	781b      	ldrb	r3, [r3, #0]
 801572a:	4a0f      	ldr	r2, [pc, #60]	; (8015768 <RxWindowSetup+0x5c>)
 801572c:	6839      	ldr	r1, [r7, #0]
 801572e:	4618      	mov	r0, r3
 8015730:	f004 fac9 	bl	8019cc6 <RegionRxConfig>
 8015734:	4603      	mov	r3, r0
 8015736:	2b00      	cmp	r3, #0
 8015738:	d00d      	beq.n	8015756 <RxWindowSetup+0x4a>
    {
        Radio.Rx( MacCtx.NvmCtx->MacParams.MaxRxWindow );
 801573a:	4b09      	ldr	r3, [pc, #36]	; (8015760 <RxWindowSetup+0x54>)
 801573c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801573e:	4a09      	ldr	r2, [pc, #36]	; (8015764 <RxWindowSetup+0x58>)
 8015740:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 8015744:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8015748:	4610      	mov	r0, r2
 801574a:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 801574c:	683b      	ldr	r3, [r7, #0]
 801574e:	7cda      	ldrb	r2, [r3, #19]
 8015750:	4b04      	ldr	r3, [pc, #16]	; (8015764 <RxWindowSetup+0x58>)
 8015752:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 8015756:	bf00      	nop
 8015758:	3708      	adds	r7, #8
 801575a:	46bd      	mov	sp, r7
 801575c:	bd80      	pop	{r7, pc}
 801575e:	bf00      	nop
 8015760:	08026710 	.word	0x08026710
 8015764:	200009ec 	.word	0x200009ec
 8015768:	20000e0c 	.word	0x20000e0c

0801576c <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 801576c:	b590      	push	{r4, r7, lr}
 801576e:	b083      	sub	sp, #12
 8015770:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8015772:	4b1d      	ldr	r3, [pc, #116]	; (80157e8 <OpenContinuousRxCWindow+0x7c>)
 8015774:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015778:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.RxCChannel.Datarate,
 801577a:	4b1b      	ldr	r3, [pc, #108]	; (80157e8 <OpenContinuousRxCWindow+0x7c>)
 801577c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015780:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8015784:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 8015786:	4b18      	ldr	r3, [pc, #96]	; (80157e8 <OpenContinuousRxCWindow+0x7c>)
 8015788:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 801578c:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 8015790:	4b15      	ldr	r3, [pc, #84]	; (80157e8 <OpenContinuousRxCWindow+0x7c>)
 8015792:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8015796:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801579a:	4c14      	ldr	r4, [pc, #80]	; (80157ec <OpenContinuousRxCWindow+0x80>)
 801579c:	9400      	str	r4, [sp, #0]
 801579e:	f004 fa6e 	bl	8019c7e <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 80157a2:	4b11      	ldr	r3, [pc, #68]	; (80157e8 <OpenContinuousRxCWindow+0x7c>)
 80157a4:	2202      	movs	r2, #2
 80157a6:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 80157aa:	4b0f      	ldr	r3, [pc, #60]	; (80157e8 <OpenContinuousRxCWindow+0x7c>)
 80157ac:	2201      	movs	r2, #1
 80157ae:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( MacCtx.NvmCtx->Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 80157b2:	4b0d      	ldr	r3, [pc, #52]	; (80157e8 <OpenContinuousRxCWindow+0x7c>)
 80157b4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80157b8:	781b      	ldrb	r3, [r3, #0]
 80157ba:	4a0d      	ldr	r2, [pc, #52]	; (80157f0 <OpenContinuousRxCWindow+0x84>)
 80157bc:	490b      	ldr	r1, [pc, #44]	; (80157ec <OpenContinuousRxCWindow+0x80>)
 80157be:	4618      	mov	r0, r3
 80157c0:	f004 fa81 	bl	8019cc6 <RegionRxConfig>
 80157c4:	4603      	mov	r3, r0
 80157c6:	2b00      	cmp	r3, #0
 80157c8:	d009      	beq.n	80157de <OpenContinuousRxCWindow+0x72>
    {
        Radio.Rx( 0 ); // Continuous mode
 80157ca:	4b0a      	ldr	r3, [pc, #40]	; (80157f4 <OpenContinuousRxCWindow+0x88>)
 80157cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80157ce:	2000      	movs	r0, #0
 80157d0:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 80157d2:	4b05      	ldr	r3, [pc, #20]	; (80157e8 <OpenContinuousRxCWindow+0x7c>)
 80157d4:	f893 23f3 	ldrb.w	r2, [r3, #1011]	; 0x3f3
 80157d8:	4b03      	ldr	r3, [pc, #12]	; (80157e8 <OpenContinuousRxCWindow+0x7c>)
 80157da:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 80157de:	bf00      	nop
 80157e0:	3704      	adds	r7, #4
 80157e2:	46bd      	mov	sp, r7
 80157e4:	bd90      	pop	{r4, r7, pc}
 80157e6:	bf00      	nop
 80157e8:	200009ec 	.word	0x200009ec
 80157ec:	20000dcc 	.word	0x20000dcc
 80157f0:	20000e0c 	.word	0x20000e0c
 80157f4:	08026710 	.word	0x08026710

080157f8 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 80157f8:	b580      	push	{r7, lr}
 80157fa:	b088      	sub	sp, #32
 80157fc:	af00      	add	r7, sp, #0
 80157fe:	60f8      	str	r0, [r7, #12]
 8015800:	60b9      	str	r1, [r7, #8]
 8015802:	603b      	str	r3, [r7, #0]
 8015804:	4613      	mov	r3, r2
 8015806:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 8015808:	4b8a      	ldr	r3, [pc, #552]	; (8015a34 <PrepareFrame+0x23c>)
 801580a:	2200      	movs	r2, #0
 801580c:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 801580e:	4b89      	ldr	r3, [pc, #548]	; (8015a34 <PrepareFrame+0x23c>)
 8015810:	2200      	movs	r2, #0
 8015812:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    uint32_t fCntUp = 0;
 8015816:	2300      	movs	r3, #0
 8015818:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 801581a:	2300      	movs	r3, #0
 801581c:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 801581e:	2300      	movs	r3, #0
 8015820:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 8015822:	683b      	ldr	r3, [r7, #0]
 8015824:	2b00      	cmp	r3, #0
 8015826:	d101      	bne.n	801582c <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 8015828:	2300      	movs	r3, #0
 801582a:	853b      	strh	r3, [r7, #40]	; 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 801582c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801582e:	461a      	mov	r2, r3
 8015830:	6839      	ldr	r1, [r7, #0]
 8015832:	4881      	ldr	r0, [pc, #516]	; (8015a38 <PrepareFrame+0x240>)
 8015834:	f007 fe99 	bl	801d56a <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 8015838:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801583a:	b2da      	uxtb	r2, r3
 801583c:	4b7d      	ldr	r3, [pc, #500]	; (8015a34 <PrepareFrame+0x23c>)
 801583e:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 8015842:	68fb      	ldr	r3, [r7, #12]
 8015844:	781a      	ldrb	r2, [r3, #0]
 8015846:	4b7b      	ldr	r3, [pc, #492]	; (8015a34 <PrepareFrame+0x23c>)
 8015848:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 801584a:	68fb      	ldr	r3, [r7, #12]
 801584c:	781b      	ldrb	r3, [r3, #0]
 801584e:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8015852:	b2db      	uxtb	r3, r3
 8015854:	2b07      	cmp	r3, #7
 8015856:	f000 80c8 	beq.w	80159ea <PrepareFrame+0x1f2>
 801585a:	2b07      	cmp	r3, #7
 801585c:	f300 80df 	bgt.w	8015a1e <PrepareFrame+0x226>
 8015860:	2b02      	cmp	r3, #2
 8015862:	d006      	beq.n	8015872 <PrepareFrame+0x7a>
 8015864:	2b04      	cmp	r3, #4
 8015866:	f040 80da 	bne.w	8015a1e <PrepareFrame+0x226>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 801586a:	4b72      	ldr	r3, [pc, #456]	; (8015a34 <PrepareFrame+0x23c>)
 801586c:	2201      	movs	r2, #1
 801586e:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 8015872:	4b70      	ldr	r3, [pc, #448]	; (8015a34 <PrepareFrame+0x23c>)
 8015874:	2204      	movs	r2, #4
 8015876:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 801587a:	4b6e      	ldr	r3, [pc, #440]	; (8015a34 <PrepareFrame+0x23c>)
 801587c:	4a6f      	ldr	r2, [pc, #444]	; (8015a3c <PrepareFrame+0x244>)
 801587e:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8015882:	4b6c      	ldr	r3, [pc, #432]	; (8015a34 <PrepareFrame+0x23c>)
 8015884:	22ff      	movs	r2, #255	; 0xff
 8015886:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 801588a:	68fb      	ldr	r3, [r7, #12]
 801588c:	781a      	ldrb	r2, [r3, #0]
 801588e:	4b69      	ldr	r3, [pc, #420]	; (8015a34 <PrepareFrame+0x23c>)
 8015890:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 8015894:	4a67      	ldr	r2, [pc, #412]	; (8015a34 <PrepareFrame+0x23c>)
 8015896:	79fb      	ldrb	r3, [r7, #7]
 8015898:	f882 3128 	strb.w	r3, [r2, #296]	; 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = MacCtx.NvmCtx->DevAddr;
 801589c:	4b65      	ldr	r3, [pc, #404]	; (8015a34 <PrepareFrame+0x23c>)
 801589e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80158a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80158a4:	4a63      	ldr	r2, [pc, #396]	; (8015a34 <PrepareFrame+0x23c>)
 80158a6:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 80158aa:	68bb      	ldr	r3, [r7, #8]
 80158ac:	781a      	ldrb	r2, [r3, #0]
 80158ae:	4b61      	ldr	r3, [pc, #388]	; (8015a34 <PrepareFrame+0x23c>)
 80158b0:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 80158b4:	4b5f      	ldr	r3, [pc, #380]	; (8015a34 <PrepareFrame+0x23c>)
 80158b6:	f893 2237 	ldrb.w	r2, [r3, #567]	; 0x237
 80158ba:	4b5e      	ldr	r3, [pc, #376]	; (8015a34 <PrepareFrame+0x23c>)
 80158bc:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 80158c0:	4b5c      	ldr	r3, [pc, #368]	; (8015a34 <PrepareFrame+0x23c>)
 80158c2:	4a5d      	ldr	r2, [pc, #372]	; (8015a38 <PrepareFrame+0x240>)
 80158c4:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 80158c8:	f107 0318 	add.w	r3, r7, #24
 80158cc:	4618      	mov	r0, r3
 80158ce:	f003 faa1 	bl	8018e14 <LoRaMacCryptoGetFCntUp>
 80158d2:	4603      	mov	r3, r0
 80158d4:	2b00      	cmp	r3, #0
 80158d6:	d001      	beq.n	80158dc <PrepareFrame+0xe4>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 80158d8:	2312      	movs	r3, #18
 80158da:	e0a6      	b.n	8015a2a <PrepareFrame+0x232>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 80158dc:	69bb      	ldr	r3, [r7, #24]
 80158de:	b29a      	uxth	r2, r3
 80158e0:	4b54      	ldr	r3, [pc, #336]	; (8015a34 <PrepareFrame+0x23c>)
 80158e2:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116

            // Reset confirm parameters
            MacCtx.McpsConfirm.NbRetries = 0;
 80158e6:	4b53      	ldr	r3, [pc, #332]	; (8015a34 <PrepareFrame+0x23c>)
 80158e8:	2200      	movs	r2, #0
 80158ea:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            MacCtx.McpsConfirm.AckReceived = false;
 80158ee:	4b51      	ldr	r3, [pc, #324]	; (8015a34 <PrepareFrame+0x23c>)
 80158f0:	2200      	movs	r2, #0
 80158f2:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 80158f6:	69bb      	ldr	r3, [r7, #24]
 80158f8:	4a4e      	ldr	r2, [pc, #312]	; (8015a34 <PrepareFrame+0x23c>)
 80158fa:	f8c2 3448 	str.w	r3, [r2, #1096]	; 0x448

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 80158fe:	f107 0314 	add.w	r3, r7, #20
 8015902:	4618      	mov	r0, r3
 8015904:	f002 fc02 	bl	801810c <LoRaMacCommandsGetSizeSerializedCmds>
 8015908:	4603      	mov	r3, r0
 801590a:	2b00      	cmp	r3, #0
 801590c:	d001      	beq.n	8015912 <PrepareFrame+0x11a>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801590e:	2313      	movs	r3, #19
 8015910:	e08b      	b.n	8015a2a <PrepareFrame+0x232>
            }

            if( macCmdsSize > 0 )
 8015912:	697b      	ldr	r3, [r7, #20]
 8015914:	2b00      	cmp	r3, #0
 8015916:	f000 8084 	beq.w	8015a22 <PrepareFrame+0x22a>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( MacCtx.NvmCtx->MacParams.ChannelsDatarate );
 801591a:	4b46      	ldr	r3, [pc, #280]	; (8015a34 <PrepareFrame+0x23c>)
 801591c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015920:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8015924:	4618      	mov	r0, r3
 8015926:	f7fe fd0f 	bl	8014348 <GetMaxAppPayloadWithoutFOptsLength>
 801592a:	4603      	mov	r3, r0
 801592c:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 801592e:	4b41      	ldr	r3, [pc, #260]	; (8015a34 <PrepareFrame+0x23c>)
 8015930:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8015934:	2b00      	cmp	r3, #0
 8015936:	d01d      	beq.n	8015974 <PrepareFrame+0x17c>
 8015938:	697b      	ldr	r3, [r7, #20]
 801593a:	2b0f      	cmp	r3, #15
 801593c:	d81a      	bhi.n	8015974 <PrepareFrame+0x17c>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 801593e:	f107 0314 	add.w	r3, r7, #20
 8015942:	4a3f      	ldr	r2, [pc, #252]	; (8015a40 <PrepareFrame+0x248>)
 8015944:	4619      	mov	r1, r3
 8015946:	200f      	movs	r0, #15
 8015948:	f002 fbf6 	bl	8018138 <LoRaMacCommandsSerializeCmds>
 801594c:	4603      	mov	r3, r0
 801594e:	2b00      	cmp	r3, #0
 8015950:	d001      	beq.n	8015956 <PrepareFrame+0x15e>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8015952:	2313      	movs	r3, #19
 8015954:	e069      	b.n	8015a2a <PrepareFrame+0x232>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 8015956:	697b      	ldr	r3, [r7, #20]
 8015958:	f003 030f 	and.w	r3, r3, #15
 801595c:	b2d9      	uxtb	r1, r3
 801595e:	68ba      	ldr	r2, [r7, #8]
 8015960:	7813      	ldrb	r3, [r2, #0]
 8015962:	f361 0303 	bfi	r3, r1, #0, #4
 8015966:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8015968:	68bb      	ldr	r3, [r7, #8]
 801596a:	781a      	ldrb	r2, [r3, #0]
 801596c:	4b31      	ldr	r3, [pc, #196]	; (8015a34 <PrepareFrame+0x23c>)
 801596e:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 8015972:	e056      	b.n	8015a22 <PrepareFrame+0x22a>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8015974:	4b2f      	ldr	r3, [pc, #188]	; (8015a34 <PrepareFrame+0x23c>)
 8015976:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 801597a:	2b00      	cmp	r3, #0
 801597c:	d014      	beq.n	80159a8 <PrepareFrame+0x1b0>
 801597e:	697b      	ldr	r3, [r7, #20]
 8015980:	2b0f      	cmp	r3, #15
 8015982:	d911      	bls.n	80159a8 <PrepareFrame+0x1b0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8015984:	7ff8      	ldrb	r0, [r7, #31]
 8015986:	4b2b      	ldr	r3, [pc, #172]	; (8015a34 <PrepareFrame+0x23c>)
 8015988:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801598c:	f103 02cb 	add.w	r2, r3, #203	; 0xcb
 8015990:	f107 0314 	add.w	r3, r7, #20
 8015994:	4619      	mov	r1, r3
 8015996:	f002 fbcf 	bl	8018138 <LoRaMacCommandsSerializeCmds>
 801599a:	4603      	mov	r3, r0
 801599c:	2b00      	cmp	r3, #0
 801599e:	d001      	beq.n	80159a4 <PrepareFrame+0x1ac>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80159a0:	2313      	movs	r3, #19
 80159a2:	e042      	b.n	8015a2a <PrepareFrame+0x232>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 80159a4:	230a      	movs	r3, #10
 80159a6:	e040      	b.n	8015a2a <PrepareFrame+0x232>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 80159a8:	7ff8      	ldrb	r0, [r7, #31]
 80159aa:	4b22      	ldr	r3, [pc, #136]	; (8015a34 <PrepareFrame+0x23c>)
 80159ac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80159b0:	f103 02cb 	add.w	r2, r3, #203	; 0xcb
 80159b4:	f107 0314 	add.w	r3, r7, #20
 80159b8:	4619      	mov	r1, r3
 80159ba:	f002 fbbd 	bl	8018138 <LoRaMacCommandsSerializeCmds>
 80159be:	4603      	mov	r3, r0
 80159c0:	2b00      	cmp	r3, #0
 80159c2:	d001      	beq.n	80159c8 <PrepareFrame+0x1d0>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80159c4:	2313      	movs	r3, #19
 80159c6:	e030      	b.n	8015a2a <PrepareFrame+0x232>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 80159c8:	4b1a      	ldr	r3, [pc, #104]	; (8015a34 <PrepareFrame+0x23c>)
 80159ca:	2200      	movs	r2, #0
 80159cc:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
 80159d0:	4b18      	ldr	r3, [pc, #96]	; (8015a34 <PrepareFrame+0x23c>)
 80159d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80159d6:	33cb      	adds	r3, #203	; 0xcb
 80159d8:	4a16      	ldr	r2, [pc, #88]	; (8015a34 <PrepareFrame+0x23c>)
 80159da:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 80159de:	697b      	ldr	r3, [r7, #20]
 80159e0:	b2da      	uxtb	r2, r3
 80159e2:	4b14      	ldr	r3, [pc, #80]	; (8015a34 <PrepareFrame+0x23c>)
 80159e4:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            break;
 80159e8:	e01b      	b.n	8015a22 <PrepareFrame+0x22a>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 80159ea:	683b      	ldr	r3, [r7, #0]
 80159ec:	2b00      	cmp	r3, #0
 80159ee:	d01a      	beq.n	8015a26 <PrepareFrame+0x22e>
 80159f0:	4b10      	ldr	r3, [pc, #64]	; (8015a34 <PrepareFrame+0x23c>)
 80159f2:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 80159f6:	2b00      	cmp	r3, #0
 80159f8:	d015      	beq.n	8015a26 <PrepareFrame+0x22e>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 80159fa:	4812      	ldr	r0, [pc, #72]	; (8015a44 <PrepareFrame+0x24c>)
 80159fc:	4b0d      	ldr	r3, [pc, #52]	; (8015a34 <PrepareFrame+0x23c>)
 80159fe:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8015a02:	b29b      	uxth	r3, r3
 8015a04:	461a      	mov	r2, r3
 8015a06:	6839      	ldr	r1, [r7, #0]
 8015a08:	f007 fdaf 	bl	801d56a <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 8015a0c:	4b09      	ldr	r3, [pc, #36]	; (8015a34 <PrepareFrame+0x23c>)
 8015a0e:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8015a12:	b29b      	uxth	r3, r3
 8015a14:	3301      	adds	r3, #1
 8015a16:	b29a      	uxth	r2, r3
 8015a18:	4b06      	ldr	r3, [pc, #24]	; (8015a34 <PrepareFrame+0x23c>)
 8015a1a:	801a      	strh	r2, [r3, #0]
            }
            break;
 8015a1c:	e003      	b.n	8015a26 <PrepareFrame+0x22e>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8015a1e:	2302      	movs	r3, #2
 8015a20:	e003      	b.n	8015a2a <PrepareFrame+0x232>
            break;
 8015a22:	bf00      	nop
 8015a24:	e000      	b.n	8015a28 <PrepareFrame+0x230>
            break;
 8015a26:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 8015a28:	2300      	movs	r3, #0
}
 8015a2a:	4618      	mov	r0, r3
 8015a2c:	3720      	adds	r7, #32
 8015a2e:	46bd      	mov	sp, r7
 8015a30:	bd80      	pop	{r7, pc}
 8015a32:	bf00      	nop
 8015a34:	200009ec 	.word	0x200009ec
 8015a38:	20000b24 	.word	0x20000b24
 8015a3c:	200009ee 	.word	0x200009ee
 8015a40:	20000b04 	.word	0x20000b04
 8015a44:	200009ef 	.word	0x200009ef

08015a48 <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 8015a48:	b580      	push	{r7, lr}
 8015a4a:	b08a      	sub	sp, #40	; 0x28
 8015a4c:	af00      	add	r7, sp, #0
 8015a4e:	4603      	mov	r3, r0
 8015a50:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8015a52:	2303      	movs	r3, #3
 8015a54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 8015a58:	2300      	movs	r3, #0
 8015a5a:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 8015a5c:	79fb      	ldrb	r3, [r7, #7]
 8015a5e:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8015a60:	4b4f      	ldr	r3, [pc, #316]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015a62:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015a66:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8015a6a:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8015a6c:	4b4c      	ldr	r3, [pc, #304]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015a6e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015a72:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8015a76:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 8015a78:	4b49      	ldr	r3, [pc, #292]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015a7a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015a7e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8015a82:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 8015a84:	4b46      	ldr	r3, [pc, #280]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015a86:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015a8a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8015a8e:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8015a90:	4b43      	ldr	r3, [pc, #268]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015a92:	881b      	ldrh	r3, [r3, #0]
 8015a94:	83bb      	strh	r3, [r7, #28]

    RegionTxConfig( MacCtx.NvmCtx->Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 8015a96:	4b42      	ldr	r3, [pc, #264]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015a98:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015a9c:	7818      	ldrb	r0, [r3, #0]
 8015a9e:	f107 020f 	add.w	r2, r7, #15
 8015aa2:	f107 0110 	add.w	r1, r7, #16
 8015aa6:	4b3f      	ldr	r3, [pc, #252]	; (8015ba4 <SendFrameOnChannel+0x15c>)
 8015aa8:	f004 f92b 	bl	8019d02 <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8015aac:	4b3c      	ldr	r3, [pc, #240]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015aae:	2201      	movs	r2, #1
 8015ab0:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8015ab4:	4b3a      	ldr	r3, [pc, #232]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015ab6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015aba:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8015abe:	b2da      	uxtb	r2, r3
 8015ac0:	4b37      	ldr	r3, [pc, #220]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015ac2:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
    MacCtx.McpsConfirm.TxPower = txPower;
 8015ac6:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8015aca:	4b35      	ldr	r3, [pc, #212]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015acc:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
    MacCtx.McpsConfirm.Channel = channel;
 8015ad0:	79fb      	ldrb	r3, [r7, #7]
 8015ad2:	4a33      	ldr	r2, [pc, #204]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015ad4:	f8c2 344c 	str.w	r3, [r2, #1100]	; 0x44c

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8015ad8:	4b31      	ldr	r3, [pc, #196]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015ada:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8015ade:	4a30      	ldr	r2, [pc, #192]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015ae0:	f8c2 3444 	str.w	r3, [r2, #1092]	; 0x444
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8015ae4:	4b2e      	ldr	r3, [pc, #184]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015ae6:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8015aea:	4a2d      	ldr	r2, [pc, #180]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015aec:	f8c2 3454 	str.w	r3, [r2, #1108]	; 0x454

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 8015af0:	f002 f873 	bl	8017bda <LoRaMacClassBIsBeaconModeActive>
 8015af4:	4603      	mov	r3, r0
 8015af6:	2b00      	cmp	r3, #0
 8015af8:	d00b      	beq.n	8015b12 <SendFrameOnChannel+0xca>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8015afa:	4b29      	ldr	r3, [pc, #164]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015afc:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8015b00:	4618      	mov	r0, r3
 8015b02:	f002 f8d5 	bl	8017cb0 <LoRaMacClassBIsUplinkCollision>
 8015b06:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 8015b08:	6a3b      	ldr	r3, [r7, #32]
 8015b0a:	2b00      	cmp	r3, #0
 8015b0c:	d001      	beq.n	8015b12 <SendFrameOnChannel+0xca>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 8015b0e:	2310      	movs	r3, #16
 8015b10:	e042      	b.n	8015b98 <SendFrameOnChannel+0x150>
        }
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8015b12:	4b23      	ldr	r3, [pc, #140]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015b14:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015b18:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8015b1c:	2b01      	cmp	r3, #1
 8015b1e:	d101      	bne.n	8015b24 <SendFrameOnChannel+0xdc>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 8015b20:	f002 f8d0 	bl	8017cc4 <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 8015b24:	f002 f86a 	bl	8017bfc <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.Channel );
 8015b28:	4b1d      	ldr	r3, [pc, #116]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015b2a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015b2e:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8015b32:	b2db      	uxtb	r3, r3
 8015b34:	4a1a      	ldr	r2, [pc, #104]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015b36:	f892 2415 	ldrb.w	r2, [r2, #1045]	; 0x415
 8015b3a:	4611      	mov	r1, r2
 8015b3c:	4618      	mov	r0, r3
 8015b3e:	f7ff fc69 	bl	8015414 <SecureFrame>
 8015b42:	4603      	mov	r3, r0
 8015b44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if( status != LORAMAC_STATUS_OK )
 8015b48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015b4c:	2b00      	cmp	r3, #0
 8015b4e:	d002      	beq.n	8015b56 <SendFrameOnChannel+0x10e>
    {
        return status;
 8015b50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015b54:	e020      	b.n	8015b98 <SendFrameOnChannel+0x150>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8015b56:	4b12      	ldr	r3, [pc, #72]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015b58:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8015b5c:	f043 0302 	orr.w	r3, r3, #2
 8015b60:	4a0f      	ldr	r2, [pc, #60]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015b62:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    if( MacCtx.NodeAckRequested == false )
 8015b66:	4b0e      	ldr	r3, [pc, #56]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015b68:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8015b6c:	f083 0301 	eor.w	r3, r3, #1
 8015b70:	b2db      	uxtb	r3, r3
 8015b72:	2b00      	cmp	r3, #0
 8015b74:	d007      	beq.n	8015b86 <SendFrameOnChannel+0x13e>
    {
        MacCtx.ChannelsNbTransCounter++;
 8015b76:	4b0a      	ldr	r3, [pc, #40]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015b78:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 8015b7c:	3301      	adds	r3, #1
 8015b7e:	b2da      	uxtb	r2, r3
 8015b80:	4b07      	ldr	r3, [pc, #28]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015b82:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    }

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 8015b86:	4b08      	ldr	r3, [pc, #32]	; (8015ba8 <SendFrameOnChannel+0x160>)
 8015b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015b8a:	4a05      	ldr	r2, [pc, #20]	; (8015ba0 <SendFrameOnChannel+0x158>)
 8015b8c:	8812      	ldrh	r2, [r2, #0]
 8015b8e:	b2d2      	uxtb	r2, r2
 8015b90:	4611      	mov	r1, r2
 8015b92:	4806      	ldr	r0, [pc, #24]	; (8015bac <SendFrameOnChannel+0x164>)
 8015b94:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 8015b96:	2300      	movs	r3, #0
}
 8015b98:	4618      	mov	r0, r3
 8015b9a:	3728      	adds	r7, #40	; 0x28
 8015b9c:	46bd      	mov	sp, r7
 8015b9e:	bd80      	pop	{r7, pc}
 8015ba0:	200009ec 	.word	0x200009ec
 8015ba4:	20000e04 	.word	0x20000e04
 8015ba8:	08026710 	.word	0x08026710
 8015bac:	200009ee 	.word	0x200009ee

08015bb0 <SetTxContinuousWave>:

static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout )
{
 8015bb0:	b580      	push	{r7, lr}
 8015bb2:	b086      	sub	sp, #24
 8015bb4:	af00      	add	r7, sp, #0
 8015bb6:	4603      	mov	r3, r0
 8015bb8:	80fb      	strh	r3, [r7, #6]
    ContinuousWaveParams_t continuousWave;

    continuousWave.Channel = MacCtx.Channel;
 8015bba:	4b1a      	ldr	r3, [pc, #104]	; (8015c24 <SetTxContinuousWave+0x74>)
 8015bbc:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 8015bc0:	723b      	strb	r3, [r7, #8]
    continuousWave.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8015bc2:	4b18      	ldr	r3, [pc, #96]	; (8015c24 <SetTxContinuousWave+0x74>)
 8015bc4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015bc8:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8015bcc:	727b      	strb	r3, [r7, #9]
    continuousWave.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8015bce:	4b15      	ldr	r3, [pc, #84]	; (8015c24 <SetTxContinuousWave+0x74>)
 8015bd0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015bd4:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8015bd8:	72bb      	strb	r3, [r7, #10]
    continuousWave.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 8015bda:	4b12      	ldr	r3, [pc, #72]	; (8015c24 <SetTxContinuousWave+0x74>)
 8015bdc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015be0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8015be4:	60fb      	str	r3, [r7, #12]
    continuousWave.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 8015be6:	4b0f      	ldr	r3, [pc, #60]	; (8015c24 <SetTxContinuousWave+0x74>)
 8015be8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015bec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8015bf0:	613b      	str	r3, [r7, #16]
    continuousWave.Timeout = timeout;
 8015bf2:	88fb      	ldrh	r3, [r7, #6]
 8015bf4:	82bb      	strh	r3, [r7, #20]

    RegionSetContinuousWave( MacCtx.NvmCtx->Region, &continuousWave );
 8015bf6:	4b0b      	ldr	r3, [pc, #44]	; (8015c24 <SetTxContinuousWave+0x74>)
 8015bf8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015bfc:	781b      	ldrb	r3, [r3, #0]
 8015bfe:	f107 0208 	add.w	r2, r7, #8
 8015c02:	4611      	mov	r1, r2
 8015c04:	4618      	mov	r0, r3
 8015c06:	f004 f979 	bl	8019efc <RegionSetContinuousWave>

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8015c0a:	4b06      	ldr	r3, [pc, #24]	; (8015c24 <SetTxContinuousWave+0x74>)
 8015c0c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8015c10:	f043 0302 	orr.w	r3, r3, #2
 8015c14:	4a03      	ldr	r2, [pc, #12]	; (8015c24 <SetTxContinuousWave+0x74>)
 8015c16:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 8015c1a:	2300      	movs	r3, #0
}
 8015c1c:	4618      	mov	r0, r3
 8015c1e:	3718      	adds	r7, #24
 8015c20:	46bd      	mov	sp, r7
 8015c22:	bd80      	pop	{r7, pc}
 8015c24:	200009ec 	.word	0x200009ec

08015c28 <SetTxContinuousWave1>:

static LoRaMacStatus_t SetTxContinuousWave1( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 8015c28:	b580      	push	{r7, lr}
 8015c2a:	b082      	sub	sp, #8
 8015c2c:	af00      	add	r7, sp, #0
 8015c2e:	4603      	mov	r3, r0
 8015c30:	6039      	str	r1, [r7, #0]
 8015c32:	80fb      	strh	r3, [r7, #6]
 8015c34:	4613      	mov	r3, r2
 8015c36:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 8015c38:	4b09      	ldr	r3, [pc, #36]	; (8015c60 <SetTxContinuousWave1+0x38>)
 8015c3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015c3c:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8015c40:	88fa      	ldrh	r2, [r7, #6]
 8015c42:	6838      	ldr	r0, [r7, #0]
 8015c44:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8015c46:	4b07      	ldr	r3, [pc, #28]	; (8015c64 <SetTxContinuousWave1+0x3c>)
 8015c48:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8015c4c:	f043 0302 	orr.w	r3, r3, #2
 8015c50:	4a04      	ldr	r2, [pc, #16]	; (8015c64 <SetTxContinuousWave1+0x3c>)
 8015c52:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 8015c56:	2300      	movs	r3, #0
}
 8015c58:	4618      	mov	r0, r3
 8015c5a:	3708      	adds	r7, #8
 8015c5c:	46bd      	mov	sp, r7
 8015c5e:	bd80      	pop	{r7, pc}
 8015c60:	08026710 	.word	0x08026710
 8015c64:	200009ec 	.word	0x200009ec

08015c68 <GetCtxs>:

static LoRaMacCtxs_t* GetCtxs( void )
{
 8015c68:	b580      	push	{r7, lr}
 8015c6a:	b082      	sub	sp, #8
 8015c6c:	af00      	add	r7, sp, #0
    Contexts.MacNvmCtx = &NvmMacCtx;
 8015c6e:	4b1d      	ldr	r3, [pc, #116]	; (8015ce4 <GetCtxs+0x7c>)
 8015c70:	4a1d      	ldr	r2, [pc, #116]	; (8015ce8 <GetCtxs+0x80>)
 8015c72:	601a      	str	r2, [r3, #0]
    Contexts.MacNvmCtxSize = sizeof( NvmMacCtx );
 8015c74:	4b1b      	ldr	r3, [pc, #108]	; (8015ce4 <GetCtxs+0x7c>)
 8015c76:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8015c7a:	605a      	str	r2, [r3, #4]
    Contexts.CryptoNvmCtx = LoRaMacCryptoGetNvmCtx( &Contexts.CryptoNvmCtxSize );
 8015c7c:	481b      	ldr	r0, [pc, #108]	; (8015cec <GetCtxs+0x84>)
 8015c7e:	f003 f8b9 	bl	8018df4 <LoRaMacCryptoGetNvmCtx>
 8015c82:	4603      	mov	r3, r0
 8015c84:	4a17      	ldr	r2, [pc, #92]	; (8015ce4 <GetCtxs+0x7c>)
 8015c86:	6113      	str	r3, [r2, #16]
    GetNvmCtxParams_t params ={ 0 };
 8015c88:	2300      	movs	r3, #0
 8015c8a:	607b      	str	r3, [r7, #4]
    Contexts.RegionNvmCtx = RegionGetNvmCtx( MacCtx.NvmCtx->Region, &params );
 8015c8c:	4b18      	ldr	r3, [pc, #96]	; (8015cf0 <GetCtxs+0x88>)
 8015c8e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015c92:	781b      	ldrb	r3, [r3, #0]
 8015c94:	1d3a      	adds	r2, r7, #4
 8015c96:	4611      	mov	r1, r2
 8015c98:	4618      	mov	r0, r3
 8015c9a:	f003 ff81 	bl	8019ba0 <RegionGetNvmCtx>
 8015c9e:	4603      	mov	r3, r0
 8015ca0:	4a10      	ldr	r2, [pc, #64]	; (8015ce4 <GetCtxs+0x7c>)
 8015ca2:	6093      	str	r3, [r2, #8]
    Contexts.RegionNvmCtxSize = params.nvmCtxSize;
 8015ca4:	687b      	ldr	r3, [r7, #4]
 8015ca6:	4a0f      	ldr	r2, [pc, #60]	; (8015ce4 <GetCtxs+0x7c>)
 8015ca8:	60d3      	str	r3, [r2, #12]
    Contexts.SecureElementNvmCtx = SecureElementGetNvmCtx( &Contexts.SecureElementNvmCtxSize );
 8015caa:	4812      	ldr	r0, [pc, #72]	; (8015cf4 <GetCtxs+0x8c>)
 8015cac:	f7fb fd00 	bl	80116b0 <SecureElementGetNvmCtx>
 8015cb0:	4603      	mov	r3, r0
 8015cb2:	4a0c      	ldr	r2, [pc, #48]	; (8015ce4 <GetCtxs+0x7c>)
 8015cb4:	6193      	str	r3, [r2, #24]
    Contexts.CommandsNvmCtx = LoRaMacCommandsGetNvmCtx( &Contexts.CommandsNvmCtxSize );
 8015cb6:	4810      	ldr	r0, [pc, #64]	; (8015cf8 <GetCtxs+0x90>)
 8015cb8:	f002 f952 	bl	8017f60 <LoRaMacCommandsGetNvmCtx>
 8015cbc:	4603      	mov	r3, r0
 8015cbe:	4a09      	ldr	r2, [pc, #36]	; (8015ce4 <GetCtxs+0x7c>)
 8015cc0:	6213      	str	r3, [r2, #32]
    Contexts.ClassBNvmCtx = LoRaMacClassBGetNvmCtx( &Contexts.ClassBNvmCtxSize );
 8015cc2:	480e      	ldr	r0, [pc, #56]	; (8015cfc <GetCtxs+0x94>)
 8015cc4:	f001 ff1b 	bl	8017afe <LoRaMacClassBGetNvmCtx>
 8015cc8:	4603      	mov	r3, r0
 8015cca:	4a06      	ldr	r2, [pc, #24]	; (8015ce4 <GetCtxs+0x7c>)
 8015ccc:	6293      	str	r3, [r2, #40]	; 0x28
    Contexts.ConfirmQueueNvmCtx = LoRaMacConfirmQueueGetNvmCtx( &Contexts.ConfirmQueueNvmCtxSize );
 8015cce:	480c      	ldr	r0, [pc, #48]	; (8015d00 <GetCtxs+0x98>)
 8015cd0:	f002 fbc4 	bl	801845c <LoRaMacConfirmQueueGetNvmCtx>
 8015cd4:	4603      	mov	r3, r0
 8015cd6:	4a03      	ldr	r2, [pc, #12]	; (8015ce4 <GetCtxs+0x7c>)
 8015cd8:	6313      	str	r3, [r2, #48]	; 0x30
    return &Contexts;
 8015cda:	4b02      	ldr	r3, [pc, #8]	; (8015ce4 <GetCtxs+0x7c>)
}
 8015cdc:	4618      	mov	r0, r3
 8015cde:	3708      	adds	r7, #8
 8015ce0:	46bd      	mov	sp, r7
 8015ce2:	bd80      	pop	{r7, pc}
 8015ce4:	20000fe4 	.word	0x20000fe4
 8015ce8:	20000e78 	.word	0x20000e78
 8015cec:	20000ff8 	.word	0x20000ff8
 8015cf0:	200009ec 	.word	0x200009ec
 8015cf4:	20001000 	.word	0x20001000
 8015cf8:	20001008 	.word	0x20001008
 8015cfc:	20001010 	.word	0x20001010
 8015d00:	20001018 	.word	0x20001018

08015d04 <RestoreCtxs>:

static LoRaMacStatus_t RestoreCtxs( LoRaMacCtxs_t* contexts )
{
 8015d04:	b580      	push	{r7, lr}
 8015d06:	b084      	sub	sp, #16
 8015d08:	af00      	add	r7, sp, #0
 8015d0a:	6078      	str	r0, [r7, #4]
    if( contexts == NULL )
 8015d0c:	687b      	ldr	r3, [r7, #4]
 8015d0e:	2b00      	cmp	r3, #0
 8015d10:	d101      	bne.n	8015d16 <RestoreCtxs+0x12>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8015d12:	2303      	movs	r3, #3
 8015d14:	e081      	b.n	8015e1a <RestoreCtxs+0x116>
    }
    if( MacCtx.MacState != LORAMAC_STOPPED )
 8015d16:	4b43      	ldr	r3, [pc, #268]	; (8015e24 <RestoreCtxs+0x120>)
 8015d18:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8015d1c:	2b01      	cmp	r3, #1
 8015d1e:	d001      	beq.n	8015d24 <RestoreCtxs+0x20>
    {
        return LORAMAC_STATUS_BUSY;
 8015d20:	2301      	movs	r3, #1
 8015d22:	e07a      	b.n	8015e1a <RestoreCtxs+0x116>
    }

    if( contexts->MacNvmCtx != NULL )
 8015d24:	687b      	ldr	r3, [r7, #4]
 8015d26:	681b      	ldr	r3, [r3, #0]
 8015d28:	2b00      	cmp	r3, #0
 8015d2a:	d008      	beq.n	8015d3e <RestoreCtxs+0x3a>
    {
        memcpy1( ( uint8_t* ) &NvmMacCtx, ( uint8_t* ) contexts->MacNvmCtx, contexts->MacNvmCtxSize );
 8015d2c:	687b      	ldr	r3, [r7, #4]
 8015d2e:	6819      	ldr	r1, [r3, #0]
 8015d30:	687b      	ldr	r3, [r7, #4]
 8015d32:	685b      	ldr	r3, [r3, #4]
 8015d34:	b29b      	uxth	r3, r3
 8015d36:	461a      	mov	r2, r3
 8015d38:	483b      	ldr	r0, [pc, #236]	; (8015e28 <RestoreCtxs+0x124>)
 8015d3a:	f007 fc16 	bl	801d56a <memcpy1>
    }

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESTORE_CTX;
 8015d3e:	2303      	movs	r3, #3
 8015d40:	733b      	strb	r3, [r7, #12]
    params.NvmCtx = contexts->RegionNvmCtx;
 8015d42:	687b      	ldr	r3, [r7, #4]
 8015d44:	689b      	ldr	r3, [r3, #8]
 8015d46:	60bb      	str	r3, [r7, #8]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 8015d48:	4b36      	ldr	r3, [pc, #216]	; (8015e24 <RestoreCtxs+0x120>)
 8015d4a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d4e:	781b      	ldrb	r3, [r3, #0]
 8015d50:	f107 0208 	add.w	r2, r7, #8
 8015d54:	4611      	mov	r1, r2
 8015d56:	4618      	mov	r0, r3
 8015d58:	f003 ff0a 	bl	8019b70 <RegionInitDefaults>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8015d5c:	4b31      	ldr	r3, [pc, #196]	; (8015e24 <RestoreCtxs+0x120>)
 8015d5e:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 8015d62:	4b30      	ldr	r3, [pc, #192]	; (8015e24 <RestoreCtxs+0x120>)
 8015d64:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
    MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 8015d68:	4b2e      	ldr	r3, [pc, #184]	; (8015e24 <RestoreCtxs+0x120>)
 8015d6a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d6e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8015d72:	4a2c      	ldr	r2, [pc, #176]	; (8015e24 <RestoreCtxs+0x120>)
 8015d74:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
    MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8015d78:	4b2a      	ldr	r3, [pc, #168]	; (8015e24 <RestoreCtxs+0x120>)
 8015d7a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d7e:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 8015d82:	4b28      	ldr	r3, [pc, #160]	; (8015e24 <RestoreCtxs+0x120>)
 8015d84:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
    MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8015d88:	4b26      	ldr	r3, [pc, #152]	; (8015e24 <RestoreCtxs+0x120>)
 8015d8a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015d8e:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 8015d92:	4b24      	ldr	r3, [pc, #144]	; (8015e24 <RestoreCtxs+0x120>)
 8015d94:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8015d98:	4b22      	ldr	r3, [pc, #136]	; (8015e24 <RestoreCtxs+0x120>)
 8015d9a:	2201      	movs	r2, #1
 8015d9c:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8015da0:	4b20      	ldr	r3, [pc, #128]	; (8015e24 <RestoreCtxs+0x120>)
 8015da2:	2202      	movs	r2, #2
 8015da4:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

    if( SecureElementRestoreNvmCtx( contexts->SecureElementNvmCtx ) != SECURE_ELEMENT_SUCCESS )
 8015da8:	687b      	ldr	r3, [r7, #4]
 8015daa:	699b      	ldr	r3, [r3, #24]
 8015dac:	4618      	mov	r0, r3
 8015dae:	f7fb fc69 	bl	8011684 <SecureElementRestoreNvmCtx>
 8015db2:	4603      	mov	r3, r0
 8015db4:	2b00      	cmp	r3, #0
 8015db6:	d001      	beq.n	8015dbc <RestoreCtxs+0xb8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8015db8:	2311      	movs	r3, #17
 8015dba:	e02e      	b.n	8015e1a <RestoreCtxs+0x116>
    }

    if( LoRaMacCryptoRestoreNvmCtx( contexts->CryptoNvmCtx ) != LORAMAC_CRYPTO_SUCCESS )
 8015dbc:	687b      	ldr	r3, [r7, #4]
 8015dbe:	691b      	ldr	r3, [r3, #16]
 8015dc0:	4618      	mov	r0, r3
 8015dc2:	f003 f801 	bl	8018dc8 <LoRaMacCryptoRestoreNvmCtx>
 8015dc6:	4603      	mov	r3, r0
 8015dc8:	2b00      	cmp	r3, #0
 8015dca:	d001      	beq.n	8015dd0 <RestoreCtxs+0xcc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8015dcc:	2311      	movs	r3, #17
 8015dce:	e024      	b.n	8015e1a <RestoreCtxs+0x116>
    }

    if( LoRaMacCommandsRestoreNvmCtx( contexts->CommandsNvmCtx ) != LORAMAC_COMMANDS_SUCCESS )
 8015dd0:	687b      	ldr	r3, [r7, #4]
 8015dd2:	6a1b      	ldr	r3, [r3, #32]
 8015dd4:	4618      	mov	r0, r3
 8015dd6:	f002 f8ad 	bl	8017f34 <LoRaMacCommandsRestoreNvmCtx>
 8015dda:	4603      	mov	r3, r0
 8015ddc:	2b00      	cmp	r3, #0
 8015dde:	d001      	beq.n	8015de4 <RestoreCtxs+0xe0>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8015de0:	2313      	movs	r3, #19
 8015de2:	e01a      	b.n	8015e1a <RestoreCtxs+0x116>
    }

    if( LoRaMacClassBRestoreNvmCtx( contexts->ClassBNvmCtx ) != true )
 8015de4:	687b      	ldr	r3, [r7, #4]
 8015de6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015de8:	4618      	mov	r0, r3
 8015dea:	f001 fe7e 	bl	8017aea <LoRaMacClassBRestoreNvmCtx>
 8015dee:	4603      	mov	r3, r0
 8015df0:	f083 0301 	eor.w	r3, r3, #1
 8015df4:	b2db      	uxtb	r3, r3
 8015df6:	2b00      	cmp	r3, #0
 8015df8:	d001      	beq.n	8015dfe <RestoreCtxs+0xfa>
    {
        return LORAMAC_STATUS_CLASS_B_ERROR;
 8015dfa:	2314      	movs	r3, #20
 8015dfc:	e00d      	b.n	8015e1a <RestoreCtxs+0x116>
    }

    if( LoRaMacConfirmQueueRestoreNvmCtx( contexts->ConfirmQueueNvmCtx ) != true )
 8015dfe:	687b      	ldr	r3, [r7, #4]
 8015e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015e02:	4618      	mov	r0, r3
 8015e04:	f002 fb14 	bl	8018430 <LoRaMacConfirmQueueRestoreNvmCtx>
 8015e08:	4603      	mov	r3, r0
 8015e0a:	f083 0301 	eor.w	r3, r3, #1
 8015e0e:	b2db      	uxtb	r3, r3
 8015e10:	2b00      	cmp	r3, #0
 8015e12:	d001      	beq.n	8015e18 <RestoreCtxs+0x114>
    {
        return LORAMAC_STATUS_CONFIRM_QUEUE_ERROR;
 8015e14:	2315      	movs	r3, #21
 8015e16:	e000      	b.n	8015e1a <RestoreCtxs+0x116>
    }

    return LORAMAC_STATUS_OK;
 8015e18:	2300      	movs	r3, #0
}
 8015e1a:	4618      	mov	r0, r3
 8015e1c:	3710      	adds	r7, #16
 8015e1e:	46bd      	mov	sp, r7
 8015e20:	bd80      	pop	{r7, pc}
 8015e22:	bf00      	nop
 8015e24:	200009ec 	.word	0x200009ec
 8015e28:	20000e78 	.word	0x20000e78

08015e2c <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 8015e2c:	b480      	push	{r7}
 8015e2e:	b083      	sub	sp, #12
 8015e30:	af00      	add	r7, sp, #0
 8015e32:	6078      	str	r0, [r7, #4]
 8015e34:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 8015e36:	687b      	ldr	r3, [r7, #4]
 8015e38:	2b00      	cmp	r3, #0
 8015e3a:	d002      	beq.n	8015e42 <DetermineFrameType+0x16>
 8015e3c:	683b      	ldr	r3, [r7, #0]
 8015e3e:	2b00      	cmp	r3, #0
 8015e40:	d101      	bne.n	8015e46 <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8015e42:	2303      	movs	r3, #3
 8015e44:	e03b      	b.n	8015ebe <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 8015e46:	687b      	ldr	r3, [r7, #4]
 8015e48:	7b1b      	ldrb	r3, [r3, #12]
 8015e4a:	f003 030f 	and.w	r3, r3, #15
 8015e4e:	b2db      	uxtb	r3, r3
 8015e50:	2b00      	cmp	r3, #0
 8015e52:	d008      	beq.n	8015e66 <DetermineFrameType+0x3a>
 8015e54:	687b      	ldr	r3, [r7, #4]
 8015e56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015e5a:	2b00      	cmp	r3, #0
 8015e5c:	d003      	beq.n	8015e66 <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 8015e5e:	683b      	ldr	r3, [r7, #0]
 8015e60:	2200      	movs	r2, #0
 8015e62:	701a      	strb	r2, [r3, #0]
 8015e64:	e02a      	b.n	8015ebc <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 8015e66:	687b      	ldr	r3, [r7, #4]
 8015e68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015e6c:	2b00      	cmp	r3, #0
 8015e6e:	d103      	bne.n	8015e78 <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 8015e70:	683b      	ldr	r3, [r7, #0]
 8015e72:	2201      	movs	r2, #1
 8015e74:	701a      	strb	r2, [r3, #0]
 8015e76:	e021      	b.n	8015ebc <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 8015e78:	687b      	ldr	r3, [r7, #4]
 8015e7a:	7b1b      	ldrb	r3, [r3, #12]
 8015e7c:	f003 030f 	and.w	r3, r3, #15
 8015e80:	b2db      	uxtb	r3, r3
 8015e82:	2b00      	cmp	r3, #0
 8015e84:	d108      	bne.n	8015e98 <DetermineFrameType+0x6c>
 8015e86:	687b      	ldr	r3, [r7, #4]
 8015e88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015e8c:	2b00      	cmp	r3, #0
 8015e8e:	d103      	bne.n	8015e98 <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 8015e90:	683b      	ldr	r3, [r7, #0]
 8015e92:	2202      	movs	r2, #2
 8015e94:	701a      	strb	r2, [r3, #0]
 8015e96:	e011      	b.n	8015ebc <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 8015e98:	687b      	ldr	r3, [r7, #4]
 8015e9a:	7b1b      	ldrb	r3, [r3, #12]
 8015e9c:	f003 030f 	and.w	r3, r3, #15
 8015ea0:	b2db      	uxtb	r3, r3
 8015ea2:	2b00      	cmp	r3, #0
 8015ea4:	d108      	bne.n	8015eb8 <DetermineFrameType+0x8c>
 8015ea6:	687b      	ldr	r3, [r7, #4]
 8015ea8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015eac:	2b00      	cmp	r3, #0
 8015eae:	d003      	beq.n	8015eb8 <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 8015eb0:	683b      	ldr	r3, [r7, #0]
 8015eb2:	2203      	movs	r2, #3
 8015eb4:	701a      	strb	r2, [r3, #0]
 8015eb6:	e001      	b.n	8015ebc <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 8015eb8:	2317      	movs	r3, #23
 8015eba:	e000      	b.n	8015ebe <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 8015ebc:	2300      	movs	r3, #0
}
 8015ebe:	4618      	mov	r0, r3
 8015ec0:	370c      	adds	r7, #12
 8015ec2:	46bd      	mov	sp, r7
 8015ec4:	bc80      	pop	{r7}
 8015ec6:	4770      	bx	lr

08015ec8 <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 8015ec8:	b480      	push	{r7}
 8015eca:	af00      	add	r7, sp, #0
    // Unconfirmed uplink, when all retransmissions are done.
    if( MacCtx.ChannelsNbTransCounter >=
 8015ecc:	4b14      	ldr	r3, [pc, #80]	; (8015f20 <CheckRetransUnconfirmedUplink+0x58>)
 8015ece:	f893 2410 	ldrb.w	r2, [r3, #1040]	; 0x410
        MacCtx.NvmCtx->MacParams.ChannelsNbTrans )
 8015ed2:	4b13      	ldr	r3, [pc, #76]	; (8015f20 <CheckRetransUnconfirmedUplink+0x58>)
 8015ed4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015ed8:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
    if( MacCtx.ChannelsNbTransCounter >=
 8015edc:	429a      	cmp	r2, r3
 8015ede:	d301      	bcc.n	8015ee4 <CheckRetransUnconfirmedUplink+0x1c>
    {
        return true;
 8015ee0:	2301      	movs	r3, #1
 8015ee2:	e018      	b.n	8015f16 <CheckRetransUnconfirmedUplink+0x4e>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8015ee4:	4b0e      	ldr	r3, [pc, #56]	; (8015f20 <CheckRetransUnconfirmedUplink+0x58>)
 8015ee6:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8015eea:	f003 0302 	and.w	r3, r3, #2
 8015eee:	b2db      	uxtb	r3, r3
 8015ef0:	2b00      	cmp	r3, #0
 8015ef2:	d00f      	beq.n	8015f14 <CheckRetransUnconfirmedUplink+0x4c>
    {
        // For Class A stop in each case
        if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 8015ef4:	4b0a      	ldr	r3, [pc, #40]	; (8015f20 <CheckRetransUnconfirmedUplink+0x58>)
 8015ef6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015efa:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8015efe:	2b00      	cmp	r3, #0
 8015f00:	d101      	bne.n	8015f06 <CheckRetransUnconfirmedUplink+0x3e>
        {
            return true;
 8015f02:	2301      	movs	r3, #1
 8015f04:	e007      	b.n	8015f16 <CheckRetransUnconfirmedUplink+0x4e>
        }
        else
        {// For Class B & C stop only if the frame was received in RX1 window
            if( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 )
 8015f06:	4b06      	ldr	r3, [pc, #24]	; (8015f20 <CheckRetransUnconfirmedUplink+0x58>)
 8015f08:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 8015f0c:	2b00      	cmp	r3, #0
 8015f0e:	d101      	bne.n	8015f14 <CheckRetransUnconfirmedUplink+0x4c>
            {
                return true;
 8015f10:	2301      	movs	r3, #1
 8015f12:	e000      	b.n	8015f16 <CheckRetransUnconfirmedUplink+0x4e>
            }
        }
    }
    return false;
 8015f14:	2300      	movs	r3, #0
}
 8015f16:	4618      	mov	r0, r3
 8015f18:	46bd      	mov	sp, r7
 8015f1a:	bc80      	pop	{r7}
 8015f1c:	4770      	bx	lr
 8015f1e:	bf00      	nop
 8015f20:	200009ec 	.word	0x200009ec

08015f24 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 8015f24:	b480      	push	{r7}
 8015f26:	af00      	add	r7, sp, #0
    // Confirmed uplink, when all retransmissions ( tries to get a ack ) are done.
    if( MacCtx.AckTimeoutRetriesCounter >=
 8015f28:	4b0e      	ldr	r3, [pc, #56]	; (8015f64 <CheckRetransConfirmedUplink+0x40>)
 8015f2a:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
        MacCtx.AckTimeoutRetries )
 8015f2e:	4b0d      	ldr	r3, [pc, #52]	; (8015f64 <CheckRetransConfirmedUplink+0x40>)
 8015f30:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
    if( MacCtx.AckTimeoutRetriesCounter >=
 8015f34:	429a      	cmp	r2, r3
 8015f36:	d301      	bcc.n	8015f3c <CheckRetransConfirmedUplink+0x18>
    {
        return true;
 8015f38:	2301      	movs	r3, #1
 8015f3a:	e00f      	b.n	8015f5c <CheckRetransConfirmedUplink+0x38>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8015f3c:	4b09      	ldr	r3, [pc, #36]	; (8015f64 <CheckRetransConfirmedUplink+0x40>)
 8015f3e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8015f42:	f003 0302 	and.w	r3, r3, #2
 8015f46:	b2db      	uxtb	r3, r3
 8015f48:	2b00      	cmp	r3, #0
 8015f4a:	d006      	beq.n	8015f5a <CheckRetransConfirmedUplink+0x36>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 8015f4c:	4b05      	ldr	r3, [pc, #20]	; (8015f64 <CheckRetransConfirmedUplink+0x40>)
 8015f4e:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 8015f52:	2b00      	cmp	r3, #0
 8015f54:	d001      	beq.n	8015f5a <CheckRetransConfirmedUplink+0x36>
        {
            return true;
 8015f56:	2301      	movs	r3, #1
 8015f58:	e000      	b.n	8015f5c <CheckRetransConfirmedUplink+0x38>
        }
    }
    return false;
 8015f5a:	2300      	movs	r3, #0
}
 8015f5c:	4618      	mov	r0, r3
 8015f5e:	46bd      	mov	sp, r7
 8015f60:	bc80      	pop	{r7}
 8015f62:	4770      	bx	lr
 8015f64:	200009ec 	.word	0x200009ec

08015f68 <StopRetransmission>:

static bool StopRetransmission( void )
{
 8015f68:	b480      	push	{r7}
 8015f6a:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8015f6c:	4b1c      	ldr	r3, [pc, #112]	; (8015fe0 <StopRetransmission+0x78>)
 8015f6e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8015f72:	f003 0302 	and.w	r3, r3, #2
 8015f76:	b2db      	uxtb	r3, r3
 8015f78:	2b00      	cmp	r3, #0
 8015f7a:	d009      	beq.n	8015f90 <StopRetransmission+0x28>
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 8015f7c:	4b18      	ldr	r3, [pc, #96]	; (8015fe0 <StopRetransmission+0x78>)
 8015f7e:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8015f82:	2b00      	cmp	r3, #0
 8015f84:	d013      	beq.n	8015fae <StopRetransmission+0x46>
          ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_2 ) ) )
 8015f86:	4b16      	ldr	r3, [pc, #88]	; (8015fe0 <StopRetransmission+0x78>)
 8015f88:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 8015f8c:	2b01      	cmp	r3, #1
 8015f8e:	d00e      	beq.n	8015fae <StopRetransmission+0x46>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( MacCtx.NvmCtx->AdrCtrlOn == true )
 8015f90:	4b13      	ldr	r3, [pc, #76]	; (8015fe0 <StopRetransmission+0x78>)
 8015f92:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015f96:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8015f9a:	2b00      	cmp	r3, #0
 8015f9c:	d007      	beq.n	8015fae <StopRetransmission+0x46>
        {
            MacCtx.NvmCtx->AdrAckCounter++;
 8015f9e:	4b10      	ldr	r3, [pc, #64]	; (8015fe0 <StopRetransmission+0x78>)
 8015fa0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8015fa4:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8015fa8:	3201      	adds	r2, #1
 8015faa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 8015fae:	4b0c      	ldr	r3, [pc, #48]	; (8015fe0 <StopRetransmission+0x78>)
 8015fb0:	2200      	movs	r2, #0
 8015fb2:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.NodeAckRequested = false;
 8015fb6:	4b0a      	ldr	r3, [pc, #40]	; (8015fe0 <StopRetransmission+0x78>)
 8015fb8:	2200      	movs	r2, #0
 8015fba:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.AckTimeoutRetry = false;
 8015fbe:	4b08      	ldr	r3, [pc, #32]	; (8015fe0 <StopRetransmission+0x78>)
 8015fc0:	2200      	movs	r2, #0
 8015fc2:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8015fc6:	4b06      	ldr	r3, [pc, #24]	; (8015fe0 <StopRetransmission+0x78>)
 8015fc8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8015fcc:	f023 0302 	bic.w	r3, r3, #2
 8015fd0:	4a03      	ldr	r2, [pc, #12]	; (8015fe0 <StopRetransmission+0x78>)
 8015fd2:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return true;
 8015fd6:	2301      	movs	r3, #1
}
 8015fd8:	4618      	mov	r0, r3
 8015fda:	46bd      	mov	sp, r7
 8015fdc:	bc80      	pop	{r7}
 8015fde:	4770      	bx	lr
 8015fe0:	200009ec 	.word	0x200009ec

08015fe4 <AckTimeoutRetriesProcess>:

static void AckTimeoutRetriesProcess( void )
{
 8015fe4:	b580      	push	{r7, lr}
 8015fe6:	b084      	sub	sp, #16
 8015fe8:	af00      	add	r7, sp, #0
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 8015fea:	4b1e      	ldr	r3, [pc, #120]	; (8016064 <AckTimeoutRetriesProcess+0x80>)
 8015fec:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 8015ff0:	4b1c      	ldr	r3, [pc, #112]	; (8016064 <AckTimeoutRetriesProcess+0x80>)
 8015ff2:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
 8015ff6:	429a      	cmp	r2, r3
 8015ff8:	d230      	bcs.n	801605c <AckTimeoutRetriesProcess+0x78>
    {
        MacCtx.AckTimeoutRetriesCounter++;
 8015ffa:	4b1a      	ldr	r3, [pc, #104]	; (8016064 <AckTimeoutRetriesProcess+0x80>)
 8015ffc:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 8016000:	3301      	adds	r3, #1
 8016002:	b2da      	uxtb	r2, r3
 8016004:	4b17      	ldr	r3, [pc, #92]	; (8016064 <AckTimeoutRetriesProcess+0x80>)
 8016006:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 801600a:	4b16      	ldr	r3, [pc, #88]	; (8016064 <AckTimeoutRetriesProcess+0x80>)
 801600c:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 8016010:	f003 0301 	and.w	r3, r3, #1
 8016014:	b2db      	uxtb	r3, r3
 8016016:	2b00      	cmp	r3, #0
 8016018:	d020      	beq.n	801605c <AckTimeoutRetriesProcess+0x78>
        {
            GetPhyParams_t getPhy;
            PhyParam_t phyParam;

            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 801601a:	2322      	movs	r3, #34	; 0x22
 801601c:	723b      	strb	r3, [r7, #8]
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 801601e:	4b11      	ldr	r3, [pc, #68]	; (8016064 <AckTimeoutRetriesProcess+0x80>)
 8016020:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016024:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8016028:	72bb      	strb	r3, [r7, #10]
            getPhy.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 801602a:	4b0e      	ldr	r3, [pc, #56]	; (8016064 <AckTimeoutRetriesProcess+0x80>)
 801602c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016030:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8016034:	727b      	strb	r3, [r7, #9]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016036:	4b0b      	ldr	r3, [pc, #44]	; (8016064 <AckTimeoutRetriesProcess+0x80>)
 8016038:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801603c:	781b      	ldrb	r3, [r3, #0]
 801603e:	f107 0208 	add.w	r2, r7, #8
 8016042:	4611      	mov	r1, r2
 8016044:	4618      	mov	r0, r3
 8016046:	f003 fd5a 	bl	8019afe <RegionGetPhyParam>
 801604a:	4603      	mov	r3, r0
 801604c:	607b      	str	r3, [r7, #4]
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = phyParam.Value;
 801604e:	687a      	ldr	r2, [r7, #4]
 8016050:	4b04      	ldr	r3, [pc, #16]	; (8016064 <AckTimeoutRetriesProcess+0x80>)
 8016052:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016056:	b252      	sxtb	r2, r2
 8016058:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
        }
    }
}
 801605c:	bf00      	nop
 801605e:	3710      	adds	r7, #16
 8016060:	46bd      	mov	sp, r7
 8016062:	bd80      	pop	{r7, pc}
 8016064:	200009ec 	.word	0x200009ec

08016068 <AckTimeoutRetriesFinalize>:

static void AckTimeoutRetriesFinalize( void )
{
 8016068:	b580      	push	{r7, lr}
 801606a:	b082      	sub	sp, #8
 801606c:	af00      	add	r7, sp, #0
    if( MacCtx.McpsConfirm.AckReceived == false )
 801606e:	4b14      	ldr	r3, [pc, #80]	; (80160c0 <AckTimeoutRetriesFinalize+0x58>)
 8016070:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 8016074:	f083 0301 	eor.w	r3, r3, #1
 8016078:	b2db      	uxtb	r3, r3
 801607a:	2b00      	cmp	r3, #0
 801607c:	d015      	beq.n	80160aa <AckTimeoutRetriesFinalize+0x42>
    {
        InitDefaultsParams_t params;
        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 801607e:	2302      	movs	r3, #2
 8016080:	713b      	strb	r3, [r7, #4]
        params.NvmCtx = Contexts.RegionNvmCtx;
 8016082:	4b10      	ldr	r3, [pc, #64]	; (80160c4 <AckTimeoutRetriesFinalize+0x5c>)
 8016084:	689b      	ldr	r3, [r3, #8]
 8016086:	603b      	str	r3, [r7, #0]
        RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 8016088:	4b0d      	ldr	r3, [pc, #52]	; (80160c0 <AckTimeoutRetriesFinalize+0x58>)
 801608a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801608e:	781b      	ldrb	r3, [r3, #0]
 8016090:	463a      	mov	r2, r7
 8016092:	4611      	mov	r1, r2
 8016094:	4618      	mov	r0, r3
 8016096:	f003 fd6b 	bl	8019b70 <RegionInitDefaults>

        MacCtx.NodeAckRequested = false;
 801609a:	4b09      	ldr	r3, [pc, #36]	; (80160c0 <AckTimeoutRetriesFinalize+0x58>)
 801609c:	2200      	movs	r2, #0
 801609e:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        MacCtx.McpsConfirm.AckReceived = false;
 80160a2:	4b07      	ldr	r3, [pc, #28]	; (80160c0 <AckTimeoutRetriesFinalize+0x58>)
 80160a4:	2200      	movs	r2, #0
 80160a6:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
    }
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 80160aa:	4b05      	ldr	r3, [pc, #20]	; (80160c0 <AckTimeoutRetriesFinalize+0x58>)
 80160ac:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 80160b0:	4b03      	ldr	r3, [pc, #12]	; (80160c0 <AckTimeoutRetriesFinalize+0x58>)
 80160b2:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
}
 80160b6:	bf00      	nop
 80160b8:	3708      	adds	r7, #8
 80160ba:	46bd      	mov	sp, r7
 80160bc:	bd80      	pop	{r7, pc}
 80160be:	bf00      	nop
 80160c0:	200009ec 	.word	0x200009ec
 80160c4:	20000fe4 	.word	0x20000fe4

080160c8 <CallNvmCtxCallback>:

static void CallNvmCtxCallback( LoRaMacNvmCtxModule_t module )
{
 80160c8:	b580      	push	{r7, lr}
 80160ca:	b082      	sub	sp, #8
 80160cc:	af00      	add	r7, sp, #0
 80160ce:	4603      	mov	r3, r0
 80160d0:	71fb      	strb	r3, [r7, #7]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmContextChange != NULL ) )
 80160d2:	4b0b      	ldr	r3, [pc, #44]	; (8016100 <CallNvmCtxCallback+0x38>)
 80160d4:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80160d8:	2b00      	cmp	r3, #0
 80160da:	d00c      	beq.n	80160f6 <CallNvmCtxCallback+0x2e>
 80160dc:	4b08      	ldr	r3, [pc, #32]	; (8016100 <CallNvmCtxCallback+0x38>)
 80160de:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80160e2:	689b      	ldr	r3, [r3, #8]
 80160e4:	2b00      	cmp	r3, #0
 80160e6:	d006      	beq.n	80160f6 <CallNvmCtxCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmContextChange( module );
 80160e8:	4b05      	ldr	r3, [pc, #20]	; (8016100 <CallNvmCtxCallback+0x38>)
 80160ea:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80160ee:	689b      	ldr	r3, [r3, #8]
 80160f0:	79fa      	ldrb	r2, [r7, #7]
 80160f2:	4610      	mov	r0, r2
 80160f4:	4798      	blx	r3
    }
}
 80160f6:	bf00      	nop
 80160f8:	3708      	adds	r7, #8
 80160fa:	46bd      	mov	sp, r7
 80160fc:	bd80      	pop	{r7, pc}
 80160fe:	bf00      	nop
 8016100:	200009ec 	.word	0x200009ec

08016104 <EventMacNvmCtxChanged>:

static void EventMacNvmCtxChanged( void )
{
 8016104:	b580      	push	{r7, lr}
 8016106:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_MAC );
 8016108:	2000      	movs	r0, #0
 801610a:	f7ff ffdd 	bl	80160c8 <CallNvmCtxCallback>
}
 801610e:	bf00      	nop
 8016110:	bd80      	pop	{r7, pc}

08016112 <EventRegionNvmCtxChanged>:

static void EventRegionNvmCtxChanged( void )
{
 8016112:	b580      	push	{r7, lr}
 8016114:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_REGION );
 8016116:	2001      	movs	r0, #1
 8016118:	f7ff ffd6 	bl	80160c8 <CallNvmCtxCallback>
}
 801611c:	bf00      	nop
 801611e:	bd80      	pop	{r7, pc}

08016120 <EventCryptoNvmCtxChanged>:

static void EventCryptoNvmCtxChanged( void )
{
 8016120:	b580      	push	{r7, lr}
 8016122:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CRYPTO );
 8016124:	2002      	movs	r0, #2
 8016126:	f7ff ffcf 	bl	80160c8 <CallNvmCtxCallback>
}
 801612a:	bf00      	nop
 801612c:	bd80      	pop	{r7, pc}

0801612e <EventSecureElementNvmCtxChanged>:

static void EventSecureElementNvmCtxChanged( void )
{
 801612e:	b580      	push	{r7, lr}
 8016130:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_SECURE_ELEMENT );
 8016132:	2003      	movs	r0, #3
 8016134:	f7ff ffc8 	bl	80160c8 <CallNvmCtxCallback>
}
 8016138:	bf00      	nop
 801613a:	bd80      	pop	{r7, pc}

0801613c <EventCommandsNvmCtxChanged>:

static void EventCommandsNvmCtxChanged( void )
{
 801613c:	b580      	push	{r7, lr}
 801613e:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_COMMANDS );
 8016140:	2004      	movs	r0, #4
 8016142:	f7ff ffc1 	bl	80160c8 <CallNvmCtxCallback>
}
 8016146:	bf00      	nop
 8016148:	bd80      	pop	{r7, pc}

0801614a <EventClassBNvmCtxChanged>:

static void EventClassBNvmCtxChanged( void )
{
 801614a:	b580      	push	{r7, lr}
 801614c:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CLASS_B );
 801614e:	2005      	movs	r0, #5
 8016150:	f7ff ffba 	bl	80160c8 <CallNvmCtxCallback>
}
 8016154:	bf00      	nop
 8016156:	bd80      	pop	{r7, pc}

08016158 <EventConfirmQueueNvmCtxChanged>:

static void EventConfirmQueueNvmCtxChanged( void )
{
 8016158:	b580      	push	{r7, lr}
 801615a:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CONFIRM_QUEUE );
 801615c:	2006      	movs	r0, #6
 801615e:	f7ff ffb3 	bl	80160c8 <CallNvmCtxCallback>
}
 8016162:	bf00      	nop
 8016164:	bd80      	pop	{r7, pc}
	...

08016168 <IsRequestPending>:

static uint8_t IsRequestPending( void )
{
 8016168:	b480      	push	{r7}
 801616a:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 801616c:	4b0b      	ldr	r3, [pc, #44]	; (801619c <IsRequestPending+0x34>)
 801616e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8016172:	f003 0304 	and.w	r3, r3, #4
 8016176:	b2db      	uxtb	r3, r3
 8016178:	2b00      	cmp	r3, #0
 801617a:	d107      	bne.n	801618c <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 801617c:	4b07      	ldr	r3, [pc, #28]	; (801619c <IsRequestPending+0x34>)
 801617e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8016182:	f003 0301 	and.w	r3, r3, #1
 8016186:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8016188:	2b00      	cmp	r3, #0
 801618a:	d001      	beq.n	8016190 <IsRequestPending+0x28>
    {
        return 1;
 801618c:	2301      	movs	r3, #1
 801618e:	e000      	b.n	8016192 <IsRequestPending+0x2a>
    }
    return 0;
 8016190:	2300      	movs	r3, #0
}
 8016192:	4618      	mov	r0, r3
 8016194:	46bd      	mov	sp, r7
 8016196:	bc80      	pop	{r7}
 8016198:	4770      	bx	lr
 801619a:	bf00      	nop
 801619c:	200009ec 	.word	0x200009ec

080161a0 <LoRaMacIsBusy>:

/* Exported functions ---------------------------------------------------------*/
bool LoRaMacIsBusy( void )
{
 80161a0:	b480      	push	{r7}
 80161a2:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 80161a4:	4b08      	ldr	r3, [pc, #32]	; (80161c8 <LoRaMacIsBusy+0x28>)
 80161a6:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80161aa:	2b00      	cmp	r3, #0
 80161ac:	d106      	bne.n	80161bc <LoRaMacIsBusy+0x1c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 80161ae:	4b06      	ldr	r3, [pc, #24]	; (80161c8 <LoRaMacIsBusy+0x28>)
 80161b0:	f893 3482 	ldrb.w	r3, [r3, #1154]	; 0x482
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 80161b4:	2b01      	cmp	r3, #1
 80161b6:	d101      	bne.n	80161bc <LoRaMacIsBusy+0x1c>
    {
        return false;
 80161b8:	2300      	movs	r3, #0
 80161ba:	e000      	b.n	80161be <LoRaMacIsBusy+0x1e>
    }
    return true;
 80161bc:	2301      	movs	r3, #1
}
 80161be:	4618      	mov	r0, r3
 80161c0:	46bd      	mov	sp, r7
 80161c2:	bc80      	pop	{r7}
 80161c4:	4770      	bx	lr
 80161c6:	bf00      	nop
 80161c8:	200009ec 	.word	0x200009ec

080161cc <LoRaMacProcess>:

void LoRaMacProcess( void )
{
 80161cc:	b580      	push	{r7, lr}
 80161ce:	b082      	sub	sp, #8
 80161d0:	af00      	add	r7, sp, #0
    uint8_t noTx = 0x00;
 80161d2:	2300      	movs	r3, #0
 80161d4:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 80161d6:	f7fd fc87 	bl	8013ae8 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 80161da:	f001 fd79 	bl	8017cd0 <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 80161de:	4b1a      	ldr	r3, [pc, #104]	; (8016248 <LoRaMacProcess+0x7c>)
 80161e0:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 80161e4:	f003 0320 	and.w	r3, r3, #32
 80161e8:	b2db      	uxtb	r3, r3
 80161ea:	2b00      	cmp	r3, #0
 80161ec:	d01e      	beq.n	801622c <LoRaMacProcess+0x60>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 80161ee:	2000      	movs	r0, #0
 80161f0:	f7fd fcc2 	bl	8013b78 <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 80161f4:	f7fd fe70 	bl	8013ed8 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 80161f8:	f7ff ffb6 	bl	8016168 <IsRequestPending>
 80161fc:	4603      	mov	r3, r0
 80161fe:	2b00      	cmp	r3, #0
 8016200:	d006      	beq.n	8016210 <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 8016202:	f7fd fe41 	bl	8013e88 <LoRaMacCheckForBeaconAcquisition>
 8016206:	4603      	mov	r3, r0
 8016208:	461a      	mov	r2, r3
 801620a:	79fb      	ldrb	r3, [r7, #7]
 801620c:	4313      	orrs	r3, r2
 801620e:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 8016210:	79fb      	ldrb	r3, [r7, #7]
 8016212:	2b00      	cmp	r3, #0
 8016214:	d103      	bne.n	801621e <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 8016216:	f7fd fdfb 	bl	8013e10 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 801621a:	f7fd fd8b 	bl	8013d34 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 801621e:	f7fd fcbb 	bl	8013b98 <LoRaMacHandleRequestEvents>
        LoRaMacHandleScheduleUplinkEvent( );
 8016222:	f7fd fd1b 	bl	8013c5c <LoRaMacHandleScheduleUplinkEvent>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8016226:	2001      	movs	r0, #1
 8016228:	f7fd fca6 	bl	8013b78 <LoRaMacEnableRequests>
    }
    LoRaMacHandleIndicationEvents( );
 801622c:	f7fd fd30 	bl	8013c90 <LoRaMacHandleIndicationEvents>
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 8016230:	4b05      	ldr	r3, [pc, #20]	; (8016248 <LoRaMacProcess+0x7c>)
 8016232:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 8016236:	2b02      	cmp	r3, #2
 8016238:	d101      	bne.n	801623e <LoRaMacProcess+0x72>
    {
        OpenContinuousRxCWindow( );
 801623a:	f7ff fa97 	bl	801576c <OpenContinuousRxCWindow>
    }
}
 801623e:	bf00      	nop
 8016240:	3708      	adds	r7, #8
 8016242:	46bd      	mov	sp, r7
 8016244:	bd80      	pop	{r7, pc}
 8016246:	bf00      	nop
 8016248:	200009ec 	.word	0x200009ec

0801624c <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 801624c:	b590      	push	{r4, r7, lr}
 801624e:	b099      	sub	sp, #100	; 0x64
 8016250:	af02      	add	r7, sp, #8
 8016252:	6178      	str	r0, [r7, #20]
 8016254:	6139      	str	r1, [r7, #16]
 8016256:	4613      	mov	r3, r2
 8016258:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( ( primitives == NULL ) ||
 801625a:	697b      	ldr	r3, [r7, #20]
 801625c:	2b00      	cmp	r3, #0
 801625e:	d002      	beq.n	8016266 <LoRaMacInitialization+0x1a>
 8016260:	693b      	ldr	r3, [r7, #16]
 8016262:	2b00      	cmp	r3, #0
 8016264:	d101      	bne.n	801626a <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8016266:	2303      	movs	r3, #3
 8016268:	e30b      	b.n	8016882 <LoRaMacInitialization+0x636>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 801626a:	697b      	ldr	r3, [r7, #20]
 801626c:	681b      	ldr	r3, [r3, #0]
 801626e:	2b00      	cmp	r3, #0
 8016270:	d00b      	beq.n	801628a <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 8016272:	697b      	ldr	r3, [r7, #20]
 8016274:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 8016276:	2b00      	cmp	r3, #0
 8016278:	d007      	beq.n	801628a <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 801627a:	697b      	ldr	r3, [r7, #20]
 801627c:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 801627e:	2b00      	cmp	r3, #0
 8016280:	d003      	beq.n	801628a <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 8016282:	697b      	ldr	r3, [r7, #20]
 8016284:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 8016286:	2b00      	cmp	r3, #0
 8016288:	d101      	bne.n	801628e <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801628a:	2303      	movs	r3, #3
 801628c:	e2f9      	b.n	8016882 <LoRaMacInitialization+0x636>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 801628e:	7bfb      	ldrb	r3, [r7, #15]
 8016290:	4618      	mov	r0, r3
 8016292:	f003 fc1f 	bl	8019ad4 <RegionIsActive>
 8016296:	4603      	mov	r3, r0
 8016298:	f083 0301 	eor.w	r3, r3, #1
 801629c:	b2db      	uxtb	r3, r3
 801629e:	2b00      	cmp	r3, #0
 80162a0:	d001      	beq.n	80162a6 <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 80162a2:	2309      	movs	r3, #9
 80162a4:	e2ed      	b.n	8016882 <LoRaMacInitialization+0x636>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives, EventConfirmQueueNvmCtxChanged );
 80162a6:	49c5      	ldr	r1, [pc, #788]	; (80165bc <LoRaMacInitialization+0x370>)
 80162a8:	6978      	ldr	r0, [r7, #20]
 80162aa:	f002 f891 	bl	80183d0 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &NvmMacCtx, 0x00, sizeof( LoRaMacNvmCtx_t ) );
 80162ae:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 80162b2:	2100      	movs	r1, #0
 80162b4:	48c2      	ldr	r0, [pc, #776]	; (80165c0 <LoRaMacInitialization+0x374>)
 80162b6:	f007 f993 	bl	801d5e0 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 80162ba:	f240 428c 	movw	r2, #1164	; 0x48c
 80162be:	2100      	movs	r1, #0
 80162c0:	48c0      	ldr	r0, [pc, #768]	; (80165c4 <LoRaMacInitialization+0x378>)
 80162c2:	f007 f98d 	bl	801d5e0 <memset1>
    MacCtx.NvmCtx = &NvmMacCtx;
 80162c6:	4bbf      	ldr	r3, [pc, #764]	; (80165c4 <LoRaMacInitialization+0x378>)
 80162c8:	4abd      	ldr	r2, [pc, #756]	; (80165c0 <LoRaMacInitialization+0x374>)
 80162ca:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484

    // Set non zero variables to its default value
    MacCtx.AckTimeoutRetriesCounter = 1;
 80162ce:	4bbd      	ldr	r3, [pc, #756]	; (80165c4 <LoRaMacInitialization+0x378>)
 80162d0:	2201      	movs	r2, #1
 80162d2:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetries = 1;
 80162d6:	4bbb      	ldr	r3, [pc, #748]	; (80165c4 <LoRaMacInitialization+0x378>)
 80162d8:	2201      	movs	r2, #1
 80162da:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.NvmCtx->Region = region;
 80162de:	4bb9      	ldr	r3, [pc, #740]	; (80165c4 <LoRaMacInitialization+0x378>)
 80162e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80162e4:	7bfa      	ldrb	r2, [r7, #15]
 80162e6:	701a      	strb	r2, [r3, #0]
    MacCtx.NvmCtx->DeviceClass = CLASS_A;
 80162e8:	4bb6      	ldr	r3, [pc, #728]	; (80165c4 <LoRaMacInitialization+0x378>)
 80162ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80162ee:	2200      	movs	r2, #0
 80162f0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    MacCtx.NvmCtx->RepeaterSupport = false;
 80162f4:	4bb3      	ldr	r3, [pc, #716]	; (80165c4 <LoRaMacInitialization+0x378>)
 80162f6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80162fa:	2200      	movs	r2, #0
 80162fc:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca

    // Setup version
    MacCtx.NvmCtx->Version.Value = LORAMAC_VERSION;
 8016300:	4bb0      	ldr	r3, [pc, #704]	; (80165c4 <LoRaMacInitialization+0x378>)
 8016302:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016306:	4ab0      	ldr	r2, [pc, #704]	; (80165c8 <LoRaMacInitialization+0x37c>)
 8016308:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 801630c:	230f      	movs	r3, #15
 801630e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016312:	4bac      	ldr	r3, [pc, #688]	; (80165c4 <LoRaMacInitialization+0x378>)
 8016314:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016318:	781b      	ldrb	r3, [r3, #0]
 801631a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801631e:	4611      	mov	r1, r2
 8016320:	4618      	mov	r0, r3
 8016322:	f003 fbec 	bl	8019afe <RegionGetPhyParam>
 8016326:	4603      	mov	r3, r0
 8016328:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->DutyCycleOn = ( bool ) phyParam.Value;
 801632a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801632c:	4ba5      	ldr	r3, [pc, #660]	; (80165c4 <LoRaMacInitialization+0x378>)
 801632e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016332:	2a00      	cmp	r2, #0
 8016334:	bf14      	ite	ne
 8016336:	2201      	movne	r2, #1
 8016338:	2200      	moveq	r2, #0
 801633a:	b2d2      	uxtb	r2, r2
 801633c:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9

    getPhy.Attribute = PHY_DEF_TX_POWER;
 8016340:	230a      	movs	r3, #10
 8016342:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016346:	4b9f      	ldr	r3, [pc, #636]	; (80165c4 <LoRaMacInitialization+0x378>)
 8016348:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801634c:	781b      	ldrb	r3, [r3, #0]
 801634e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016352:	4611      	mov	r1, r2
 8016354:	4618      	mov	r0, r3
 8016356:	f003 fbd2 	bl	8019afe <RegionGetPhyParam>
 801635a:	4603      	mov	r3, r0
 801635c:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = phyParam.Value;
 801635e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016360:	4b98      	ldr	r3, [pc, #608]	; (80165c4 <LoRaMacInitialization+0x378>)
 8016362:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016366:	b252      	sxtb	r2, r2
 8016368:	711a      	strb	r2, [r3, #4]

    getPhy.Attribute = PHY_DEF_TX_DR;
 801636a:	2306      	movs	r3, #6
 801636c:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016370:	4b94      	ldr	r3, [pc, #592]	; (80165c4 <LoRaMacInitialization+0x378>)
 8016372:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016376:	781b      	ldrb	r3, [r3, #0]
 8016378:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801637c:	4611      	mov	r1, r2
 801637e:	4618      	mov	r0, r3
 8016380:	f003 fbbd 	bl	8019afe <RegionGetPhyParam>
 8016384:	4603      	mov	r3, r0
 8016386:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = phyParam.Value;
 8016388:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801638a:	4b8e      	ldr	r3, [pc, #568]	; (80165c4 <LoRaMacInitialization+0x378>)
 801638c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016390:	b252      	sxtb	r2, r2
 8016392:	715a      	strb	r2, [r3, #5]

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 8016394:	2310      	movs	r3, #16
 8016396:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801639a:	4b8a      	ldr	r3, [pc, #552]	; (80165c4 <LoRaMacInitialization+0x378>)
 801639c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80163a0:	781b      	ldrb	r3, [r3, #0]
 80163a2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80163a6:	4611      	mov	r1, r2
 80163a8:	4618      	mov	r0, r3
 80163aa:	f003 fba8 	bl	8019afe <RegionGetPhyParam>
 80163ae:	4603      	mov	r3, r0
 80163b0:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow = phyParam.Value;
 80163b2:	4b84      	ldr	r3, [pc, #528]	; (80165c4 <LoRaMacInitialization+0x378>)
 80163b4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80163b8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80163ba:	611a      	str	r2, [r3, #16]

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 80163bc:	2311      	movs	r3, #17
 80163be:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80163c2:	4b80      	ldr	r3, [pc, #512]	; (80165c4 <LoRaMacInitialization+0x378>)
 80163c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80163c8:	781b      	ldrb	r3, [r3, #0]
 80163ca:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80163ce:	4611      	mov	r1, r2
 80163d0:	4618      	mov	r0, r3
 80163d2:	f003 fb94 	bl	8019afe <RegionGetPhyParam>
 80163d6:	4603      	mov	r3, r0
 80163d8:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 80163da:	4b7a      	ldr	r3, [pc, #488]	; (80165c4 <LoRaMacInitialization+0x378>)
 80163dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80163e0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80163e2:	615a      	str	r2, [r3, #20]

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 80163e4:	2312      	movs	r3, #18
 80163e6:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80163ea:	4b76      	ldr	r3, [pc, #472]	; (80165c4 <LoRaMacInitialization+0x378>)
 80163ec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80163f0:	781b      	ldrb	r3, [r3, #0]
 80163f2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80163f6:	4611      	mov	r1, r2
 80163f8:	4618      	mov	r0, r3
 80163fa:	f003 fb80 	bl	8019afe <RegionGetPhyParam>
 80163fe:	4603      	mov	r3, r0
 8016400:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 8016402:	4b70      	ldr	r3, [pc, #448]	; (80165c4 <LoRaMacInitialization+0x378>)
 8016404:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016408:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801640a:	619a      	str	r2, [r3, #24]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 801640c:	2313      	movs	r3, #19
 801640e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016412:	4b6c      	ldr	r3, [pc, #432]	; (80165c4 <LoRaMacInitialization+0x378>)
 8016414:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016418:	781b      	ldrb	r3, [r3, #0]
 801641a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801641e:	4611      	mov	r1, r2
 8016420:	4618      	mov	r0, r3
 8016422:	f003 fb6c 	bl	8019afe <RegionGetPhyParam>
 8016426:	4603      	mov	r3, r0
 8016428:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 801642a:	4b66      	ldr	r3, [pc, #408]	; (80165c4 <LoRaMacInitialization+0x378>)
 801642c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016430:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016432:	61da      	str	r2, [r3, #28]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 8016434:	2314      	movs	r3, #20
 8016436:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801643a:	4b62      	ldr	r3, [pc, #392]	; (80165c4 <LoRaMacInitialization+0x378>)
 801643c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016440:	781b      	ldrb	r3, [r3, #0]
 8016442:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016446:	4611      	mov	r1, r2
 8016448:	4618      	mov	r0, r3
 801644a:	f003 fb58 	bl	8019afe <RegionGetPhyParam>
 801644e:	4603      	mov	r3, r0
 8016450:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 8016452:	4b5c      	ldr	r3, [pc, #368]	; (80165c4 <LoRaMacInitialization+0x378>)
 8016454:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016458:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801645a:	621a      	str	r2, [r3, #32]

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 801645c:	2317      	movs	r3, #23
 801645e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016462:	4b58      	ldr	r3, [pc, #352]	; (80165c4 <LoRaMacInitialization+0x378>)
 8016464:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016468:	781b      	ldrb	r3, [r3, #0]
 801646a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801646e:	4611      	mov	r1, r2
 8016470:	4618      	mov	r0, r3
 8016472:	f003 fb44 	bl	8019afe <RegionGetPhyParam>
 8016476:	4603      	mov	r3, r0
 8016478:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 801647a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801647c:	4b51      	ldr	r3, [pc, #324]	; (80165c4 <LoRaMacInitialization+0x378>)
 801647e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016482:	b2d2      	uxtb	r2, r2
 8016484:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 8016488:	2318      	movs	r3, #24
 801648a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801648e:	4b4d      	ldr	r3, [pc, #308]	; (80165c4 <LoRaMacInitialization+0x378>)
 8016490:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016494:	781b      	ldrb	r3, [r3, #0]
 8016496:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801649a:	4611      	mov	r1, r2
 801649c:	4618      	mov	r0, r3
 801649e:	f003 fb2e 	bl	8019afe <RegionGetPhyParam>
 80164a2:	4603      	mov	r3, r0
 80164a4:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 80164a6:	4b47      	ldr	r3, [pc, #284]	; (80165c4 <LoRaMacInitialization+0x378>)
 80164a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80164ac:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80164ae:	629a      	str	r2, [r3, #40]	; 0x28
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 80164b0:	4b44      	ldr	r3, [pc, #272]	; (80165c4 <LoRaMacInitialization+0x378>)
 80164b2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80164b6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80164b8:	631a      	str	r2, [r3, #48]	; 0x30

    getPhy.Attribute = PHY_DEF_RX2_DR;
 80164ba:	2319      	movs	r3, #25
 80164bc:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80164c0:	4b40      	ldr	r3, [pc, #256]	; (80165c4 <LoRaMacInitialization+0x378>)
 80164c2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80164c6:	781b      	ldrb	r3, [r3, #0]
 80164c8:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80164cc:	4611      	mov	r1, r2
 80164ce:	4618      	mov	r0, r3
 80164d0:	f003 fb15 	bl	8019afe <RegionGetPhyParam>
 80164d4:	4603      	mov	r3, r0
 80164d6:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 80164d8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80164da:	4b3a      	ldr	r3, [pc, #232]	; (80165c4 <LoRaMacInitialization+0x378>)
 80164dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80164e0:	b2d2      	uxtb	r2, r2
 80164e2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 80164e6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80164e8:	4b36      	ldr	r3, [pc, #216]	; (80165c4 <LoRaMacInitialization+0x378>)
 80164ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80164ee:	b2d2      	uxtb	r2, r2
 80164f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 80164f4:	231e      	movs	r3, #30
 80164f6:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80164fa:	4b32      	ldr	r3, [pc, #200]	; (80165c4 <LoRaMacInitialization+0x378>)
 80164fc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016500:	781b      	ldrb	r3, [r3, #0]
 8016502:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016506:	4611      	mov	r1, r2
 8016508:	4618      	mov	r0, r3
 801650a:	f003 faf8 	bl	8019afe <RegionGetPhyParam>
 801650e:	4603      	mov	r3, r0
 8016510:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 8016512:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016514:	4b2b      	ldr	r3, [pc, #172]	; (80165c4 <LoRaMacInitialization+0x378>)
 8016516:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801651a:	b2d2      	uxtb	r2, r2
 801651c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 8016520:	231f      	movs	r3, #31
 8016522:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016526:	4b27      	ldr	r3, [pc, #156]	; (80165c4 <LoRaMacInitialization+0x378>)
 8016528:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801652c:	781b      	ldrb	r3, [r3, #0]
 801652e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016532:	4611      	mov	r1, r2
 8016534:	4618      	mov	r0, r3
 8016536:	f003 fae2 	bl	8019afe <RegionGetPhyParam>
 801653a:	4603      	mov	r3, r0
 801653c:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 801653e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016540:	4b20      	ldr	r3, [pc, #128]	; (80165c4 <LoRaMacInitialization+0x378>)
 8016542:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016546:	b2d2      	uxtb	r2, r2
 8016548:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 801654c:	2320      	movs	r3, #32
 801654e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016552:	4b1c      	ldr	r3, [pc, #112]	; (80165c4 <LoRaMacInitialization+0x378>)
 8016554:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016558:	781b      	ldrb	r3, [r3, #0]
 801655a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801655e:	4611      	mov	r1, r2
 8016560:	4618      	mov	r0, r3
 8016562:	f003 facc 	bl	8019afe <RegionGetPhyParam>
 8016566:	4603      	mov	r3, r0
 8016568:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxEirp = phyParam.fValue;
 801656a:	4b16      	ldr	r3, [pc, #88]	; (80165c4 <LoRaMacInitialization+0x378>)
 801656c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016570:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016572:	63da      	str	r2, [r3, #60]	; 0x3c

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 8016574:	2321      	movs	r3, #33	; 0x21
 8016576:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801657a:	4b12      	ldr	r3, [pc, #72]	; (80165c4 <LoRaMacInitialization+0x378>)
 801657c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016580:	781b      	ldrb	r3, [r3, #0]
 8016582:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016586:	4611      	mov	r1, r2
 8016588:	4618      	mov	r0, r3
 801658a:	f003 fab8 	bl	8019afe <RegionGetPhyParam>
 801658e:	4603      	mov	r3, r0
 8016590:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = phyParam.fValue;
 8016592:	4b0c      	ldr	r3, [pc, #48]	; (80165c4 <LoRaMacInitialization+0x378>)
 8016594:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016598:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801659a:	641a      	str	r2, [r3, #64]	; 0x40

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 801659c:	230b      	movs	r3, #11
 801659e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80165a2:	4b08      	ldr	r3, [pc, #32]	; (80165c4 <LoRaMacInitialization+0x378>)
 80165a4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80165a8:	781b      	ldrb	r3, [r3, #0]
 80165aa:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80165ae:	4611      	mov	r1, r2
 80165b0:	4618      	mov	r0, r3
 80165b2:	f003 faa4 	bl	8019afe <RegionGetPhyParam>
 80165b6:	4603      	mov	r3, r0
 80165b8:	e008      	b.n	80165cc <LoRaMacInitialization+0x380>
 80165ba:	bf00      	nop
 80165bc:	08016159 	.word	0x08016159
 80165c0:	20000e78 	.word	0x20000e78
 80165c4:	200009ec 	.word	0x200009ec
 80165c8:	01000300 	.word	0x01000300
 80165cc:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.AdrAckLimit = phyParam.Value;
 80165ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80165d0:	b29a      	uxth	r2, r3
 80165d2:	4bae      	ldr	r3, [pc, #696]	; (801688c <LoRaMacInitialization+0x640>)
 80165d4:	f8a3 23f4 	strh.w	r2, [r3, #1012]	; 0x3f4

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 80165d8:	230c      	movs	r3, #12
 80165da:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80165de:	4bab      	ldr	r3, [pc, #684]	; (801688c <LoRaMacInitialization+0x640>)
 80165e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80165e4:	781b      	ldrb	r3, [r3, #0]
 80165e6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80165ea:	4611      	mov	r1, r2
 80165ec:	4618      	mov	r0, r3
 80165ee:	f003 fa86 	bl	8019afe <RegionGetPhyParam>
 80165f2:	4603      	mov	r3, r0
 80165f4:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.AdrAckDelay = phyParam.Value;
 80165f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80165f8:	b29a      	uxth	r2, r3
 80165fa:	4ba4      	ldr	r3, [pc, #656]	; (801688c <LoRaMacInitialization+0x640>)
 80165fc:	f8a3 23f6 	strh.w	r2, [r3, #1014]	; 0x3f6

    // Init parameters which are not set in function ResetMacParameters
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans = 1;
 8016600:	4ba2      	ldr	r3, [pc, #648]	; (801688c <LoRaMacInitialization+0x640>)
 8016602:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016606:	2201      	movs	r2, #1
 8016608:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = 10;
 801660c:	4b9f      	ldr	r3, [pc, #636]	; (801688c <LoRaMacInitialization+0x640>)
 801660e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016612:	220a      	movs	r2, #10
 8016614:	609a      	str	r2, [r3, #8]
    MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = 6;
 8016616:	4b9d      	ldr	r3, [pc, #628]	; (801688c <LoRaMacInitialization+0x640>)
 8016618:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801661c:	2206      	movs	r2, #6
 801661e:	731a      	strb	r2, [r3, #12]

    MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError;
 8016620:	4b9a      	ldr	r3, [pc, #616]	; (801688c <LoRaMacInitialization+0x640>)
 8016622:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8016626:	4b99      	ldr	r3, [pc, #612]	; (801688c <LoRaMacInitialization+0x640>)
 8016628:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801662c:	6892      	ldr	r2, [r2, #8]
 801662e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols;
 8016632:	4b96      	ldr	r3, [pc, #600]	; (801688c <LoRaMacInitialization+0x640>)
 8016634:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8016638:	4b94      	ldr	r3, [pc, #592]	; (801688c <LoRaMacInitialization+0x640>)
 801663a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801663e:	7b12      	ldrb	r2, [r2, #12]
 8016640:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    MacCtx.NvmCtx->MacParams.MaxRxWindow = MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow;
 8016644:	4b91      	ldr	r3, [pc, #580]	; (801688c <LoRaMacInitialization+0x640>)
 8016646:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801664a:	4b90      	ldr	r3, [pc, #576]	; (801688c <LoRaMacInitialization+0x640>)
 801664c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016650:	6912      	ldr	r2, [r2, #16]
 8016652:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1;
 8016656:	4b8d      	ldr	r3, [pc, #564]	; (801688c <LoRaMacInitialization+0x640>)
 8016658:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801665c:	4b8b      	ldr	r3, [pc, #556]	; (801688c <LoRaMacInitialization+0x640>)
 801665e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016662:	6952      	ldr	r2, [r2, #20]
 8016664:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2;
 8016668:	4b88      	ldr	r3, [pc, #544]	; (801688c <LoRaMacInitialization+0x640>)
 801666a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801666e:	4b87      	ldr	r3, [pc, #540]	; (801688c <LoRaMacInitialization+0x640>)
 8016670:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016674:	6992      	ldr	r2, [r2, #24]
 8016676:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1;
 801667a:	4b84      	ldr	r3, [pc, #528]	; (801688c <LoRaMacInitialization+0x640>)
 801667c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8016680:	4b82      	ldr	r3, [pc, #520]	; (801688c <LoRaMacInitialization+0x640>)
 8016682:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016686:	69d2      	ldr	r2, [r2, #28]
 8016688:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2;
 801668c:	4b7f      	ldr	r3, [pc, #508]	; (801688c <LoRaMacInitialization+0x640>)
 801668e:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8016692:	4b7e      	ldr	r3, [pc, #504]	; (801688c <LoRaMacInitialization+0x640>)
 8016694:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016698:	6a12      	ldr	r2, [r2, #32]
 801669a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    MacCtx.NvmCtx->MacParams.ChannelsNbTrans = MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans;
 801669e:	4b7b      	ldr	r3, [pc, #492]	; (801688c <LoRaMacInitialization+0x640>)
 80166a0:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80166a4:	4b79      	ldr	r3, [pc, #484]	; (801688c <LoRaMacInitialization+0x640>)
 80166a6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80166aa:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 80166ae:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 80166b2:	2300      	movs	r3, #0
 80166b4:	f887 3020 	strb.w	r3, [r7, #32]
    params.NvmCtx = NULL;
 80166b8:	2300      	movs	r3, #0
 80166ba:	61fb      	str	r3, [r7, #28]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 80166bc:	4b73      	ldr	r3, [pc, #460]	; (801688c <LoRaMacInitialization+0x640>)
 80166be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80166c2:	781b      	ldrb	r3, [r3, #0]
 80166c4:	f107 021c 	add.w	r2, r7, #28
 80166c8:	4611      	mov	r1, r2
 80166ca:	4618      	mov	r0, r3
 80166cc:	f003 fa50 	bl	8019b70 <RegionInitDefaults>

    ResetMacParameters( );
 80166d0:	f7fe ff3c 	bl	801554c <ResetMacParameters>

    MacCtx.NvmCtx->PublicNetwork = true;
 80166d4:	4b6d      	ldr	r3, [pc, #436]	; (801688c <LoRaMacInitialization+0x640>)
 80166d6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80166da:	2201      	movs	r2, #1
 80166dc:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

    MacCtx.MacPrimitives = primitives;
 80166e0:	4a6a      	ldr	r2, [pc, #424]	; (801688c <LoRaMacInitialization+0x640>)
 80166e2:	697b      	ldr	r3, [r7, #20]
 80166e4:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
    MacCtx.MacCallbacks = callbacks;
 80166e8:	4a68      	ldr	r2, [pc, #416]	; (801688c <LoRaMacInitialization+0x640>)
 80166ea:	693b      	ldr	r3, [r7, #16]
 80166ec:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
    MacCtx.MacFlags.Value = 0;
 80166f0:	4b66      	ldr	r3, [pc, #408]	; (801688c <LoRaMacInitialization+0x640>)
 80166f2:	2200      	movs	r2, #0
 80166f4:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    MacCtx.MacState = LORAMAC_STOPPED;
 80166f8:	4b64      	ldr	r3, [pc, #400]	; (801688c <LoRaMacInitialization+0x640>)
 80166fa:	2201      	movs	r2, #1
 80166fc:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    // Reset duty cycle times
    MacCtx.NvmCtx->LastTxDoneTime = 0;
 8016700:	4b62      	ldr	r3, [pc, #392]	; (801688c <LoRaMacInitialization+0x640>)
 8016702:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016706:	2200      	movs	r2, #0
 8016708:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
    MacCtx.NvmCtx->AggregatedTimeOff = 0;
 801670c:	4b5f      	ldr	r3, [pc, #380]	; (801688c <LoRaMacInitialization+0x640>)
 801670e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016712:	2200      	movs	r2, #0
 8016714:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 8016718:	2300      	movs	r3, #0
 801671a:	9300      	str	r3, [sp, #0]
 801671c:	4b5c      	ldr	r3, [pc, #368]	; (8016890 <LoRaMacInitialization+0x644>)
 801671e:	2200      	movs	r2, #0
 8016720:	f04f 31ff 	mov.w	r1, #4294967295
 8016724:	485b      	ldr	r0, [pc, #364]	; (8016894 <LoRaMacInitialization+0x648>)
 8016726:	f00a fbd5 	bl	8020ed4 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 801672a:	2300      	movs	r3, #0
 801672c:	9300      	str	r3, [sp, #0]
 801672e:	4b5a      	ldr	r3, [pc, #360]	; (8016898 <LoRaMacInitialization+0x64c>)
 8016730:	2200      	movs	r2, #0
 8016732:	f04f 31ff 	mov.w	r1, #4294967295
 8016736:	4859      	ldr	r0, [pc, #356]	; (801689c <LoRaMacInitialization+0x650>)
 8016738:	f00a fbcc 	bl	8020ed4 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 801673c:	2300      	movs	r3, #0
 801673e:	9300      	str	r3, [sp, #0]
 8016740:	4b57      	ldr	r3, [pc, #348]	; (80168a0 <LoRaMacInitialization+0x654>)
 8016742:	2200      	movs	r2, #0
 8016744:	f04f 31ff 	mov.w	r1, #4294967295
 8016748:	4856      	ldr	r0, [pc, #344]	; (80168a4 <LoRaMacInitialization+0x658>)
 801674a:	f00a fbc3 	bl	8020ed4 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
 801674e:	2300      	movs	r3, #0
 8016750:	9300      	str	r3, [sp, #0]
 8016752:	4b55      	ldr	r3, [pc, #340]	; (80168a8 <LoRaMacInitialization+0x65c>)
 8016754:	2200      	movs	r2, #0
 8016756:	f04f 31ff 	mov.w	r1, #4294967295
 801675a:	4854      	ldr	r0, [pc, #336]	; (80168ac <LoRaMacInitialization+0x660>)
 801675c:	f00a fbba 	bl	8020ed4 <UTIL_TIMER_Create>

    // Store the current initialization time
    MacCtx.NvmCtx->InitializationTime = SysTimeGetMcuTime( );
 8016760:	4b4a      	ldr	r3, [pc, #296]	; (801688c <LoRaMacInitialization+0x640>)
 8016762:	f8d3 4484 	ldr.w	r4, [r3, #1156]	; 0x484
 8016766:	463b      	mov	r3, r7
 8016768:	4618      	mov	r0, r3
 801676a:	f009 ffa1 	bl	80206b0 <SysTimeGetMcuTime>
 801676e:	f504 73ac 	add.w	r3, r4, #344	; 0x158
 8016772:	463a      	mov	r2, r7
 8016774:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016778:	e883 0003 	stmia.w	r3, {r0, r1}

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 801677c:	4b43      	ldr	r3, [pc, #268]	; (801688c <LoRaMacInitialization+0x640>)
 801677e:	4a4c      	ldr	r2, [pc, #304]	; (80168b0 <LoRaMacInitialization+0x664>)
 8016780:	f8c3 234c 	str.w	r2, [r3, #844]	; 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 8016784:	4b41      	ldr	r3, [pc, #260]	; (801688c <LoRaMacInitialization+0x640>)
 8016786:	4a4b      	ldr	r2, [pc, #300]	; (80168b4 <LoRaMacInitialization+0x668>)
 8016788:	f8c3 2354 	str.w	r2, [r3, #852]	; 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 801678c:	4b3f      	ldr	r3, [pc, #252]	; (801688c <LoRaMacInitialization+0x640>)
 801678e:	4a4a      	ldr	r2, [pc, #296]	; (80168b8 <LoRaMacInitialization+0x66c>)
 8016790:	f8c3 235c 	str.w	r2, [r3, #860]	; 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 8016794:	4b3d      	ldr	r3, [pc, #244]	; (801688c <LoRaMacInitialization+0x640>)
 8016796:	4a49      	ldr	r2, [pc, #292]	; (80168bc <LoRaMacInitialization+0x670>)
 8016798:	f8c3 2350 	str.w	r2, [r3, #848]	; 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 801679c:	4b3b      	ldr	r3, [pc, #236]	; (801688c <LoRaMacInitialization+0x640>)
 801679e:	4a48      	ldr	r2, [pc, #288]	; (80168c0 <LoRaMacInitialization+0x674>)
 80167a0:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
    Radio.Init( &MacCtx.RadioEvents );
 80167a4:	4b47      	ldr	r3, [pc, #284]	; (80168c4 <LoRaMacInitialization+0x678>)
 80167a6:	681b      	ldr	r3, [r3, #0]
 80167a8:	4847      	ldr	r0, [pc, #284]	; (80168c8 <LoRaMacInitialization+0x67c>)
 80167aa:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( EventSecureElementNvmCtxChanged ) != SECURE_ELEMENT_SUCCESS )
 80167ac:	4847      	ldr	r0, [pc, #284]	; (80168cc <LoRaMacInitialization+0x680>)
 80167ae:	f7fa fdb9 	bl	8011324 <SecureElementInit>
 80167b2:	4603      	mov	r3, r0
 80167b4:	2b00      	cmp	r3, #0
 80167b6:	d001      	beq.n	80167bc <LoRaMacInitialization+0x570>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 80167b8:	2311      	movs	r3, #17
 80167ba:	e062      	b.n	8016882 <LoRaMacInitialization+0x636>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( EventCryptoNvmCtxChanged ) != LORAMAC_CRYPTO_SUCCESS )
 80167bc:	4844      	ldr	r0, [pc, #272]	; (80168d0 <LoRaMacInitialization+0x684>)
 80167be:	f002 fabd 	bl	8018d3c <LoRaMacCryptoInit>
 80167c2:	4603      	mov	r3, r0
 80167c4:	2b00      	cmp	r3, #0
 80167c6:	d001      	beq.n	80167cc <LoRaMacInitialization+0x580>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 80167c8:	2311      	movs	r3, #17
 80167ca:	e05a      	b.n	8016882 <LoRaMacInitialization+0x636>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( EventCommandsNvmCtxChanged ) != LORAMAC_COMMANDS_SUCCESS )
 80167cc:	4841      	ldr	r0, [pc, #260]	; (80168d4 <LoRaMacInitialization+0x688>)
 80167ce:	f001 fb99 	bl	8017f04 <LoRaMacCommandsInit>
 80167d2:	4603      	mov	r3, r0
 80167d4:	2b00      	cmp	r3, #0
 80167d6:	d001      	beq.n	80167dc <LoRaMacInitialization+0x590>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80167d8:	2313      	movs	r3, #19
 80167da:	e052      	b.n	8016882 <LoRaMacInitialization+0x636>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( MacCtx.NvmCtx->MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 80167dc:	4b2b      	ldr	r3, [pc, #172]	; (801688c <LoRaMacInitialization+0x640>)
 80167de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80167e2:	3350      	adds	r3, #80	; 0x50
 80167e4:	4618      	mov	r0, r3
 80167e6:	f002 fb97 	bl	8018f18 <LoRaMacCryptoSetMulticastReference>
 80167ea:	4603      	mov	r3, r0
 80167ec:	2b00      	cmp	r3, #0
 80167ee:	d001      	beq.n	80167f4 <LoRaMacInitialization+0x5a8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 80167f0:	2311      	movs	r3, #17
 80167f2:	e046      	b.n	8016882 <LoRaMacInitialization+0x636>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 80167f4:	4b33      	ldr	r3, [pc, #204]	; (80168c4 <LoRaMacInitialization+0x678>)
 80167f6:	695b      	ldr	r3, [r3, #20]
 80167f8:	4798      	blx	r3
 80167fa:	4603      	mov	r3, r0
 80167fc:	4618      	mov	r0, r3
 80167fe:	f006 fe8f 	bl	801d520 <srand1>

    Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 8016802:	4b30      	ldr	r3, [pc, #192]	; (80168c4 <LoRaMacInitialization+0x678>)
 8016804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016806:	4a21      	ldr	r2, [pc, #132]	; (801688c <LoRaMacInitialization+0x640>)
 8016808:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 801680c:	f892 207d 	ldrb.w	r2, [r2, #125]	; 0x7d
 8016810:	4610      	mov	r0, r2
 8016812:	4798      	blx	r3
    Radio.Sleep( );
 8016814:	4b2b      	ldr	r3, [pc, #172]	; (80168c4 <LoRaMacInitialization+0x678>)
 8016816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016818:	4798      	blx	r3

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 801681a:	2300      	movs	r3, #0
 801681c:	647b      	str	r3, [r7, #68]	; 0x44
    classBCallbacks.MacProcessNotify = NULL;
 801681e:	2300      	movs	r3, #0
 8016820:	64bb      	str	r3, [r7, #72]	; 0x48
    if( callbacks != NULL )
 8016822:	693b      	ldr	r3, [r7, #16]
 8016824:	2b00      	cmp	r3, #0
 8016826:	d005      	beq.n	8016834 <LoRaMacInitialization+0x5e8>
    {
        classBCallbacks.GetTemperatureLevel = callbacks->GetTemperatureLevel;
 8016828:	693b      	ldr	r3, [r7, #16]
 801682a:	685b      	ldr	r3, [r3, #4]
 801682c:	647b      	str	r3, [r7, #68]	; 0x44
        classBCallbacks.MacProcessNotify = callbacks->MacProcessNotify;
 801682e:	693b      	ldr	r3, [r7, #16]
 8016830:	68db      	ldr	r3, [r3, #12]
 8016832:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 8016834:	4b28      	ldr	r3, [pc, #160]	; (80168d8 <LoRaMacInitialization+0x68c>)
 8016836:	627b      	str	r3, [r7, #36]	; 0x24
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 8016838:	4b28      	ldr	r3, [pc, #160]	; (80168dc <LoRaMacInitialization+0x690>)
 801683a:	62bb      	str	r3, [r7, #40]	; 0x28
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 801683c:	4b28      	ldr	r3, [pc, #160]	; (80168e0 <LoRaMacInitialization+0x694>)
 801683e:	62fb      	str	r3, [r7, #44]	; 0x2c
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 8016840:	4b28      	ldr	r3, [pc, #160]	; (80168e4 <LoRaMacInitialization+0x698>)
 8016842:	633b      	str	r3, [r7, #48]	; 0x30
    classBParams.LoRaMacDevAddr = &MacCtx.NvmCtx->DevAddr;
 8016844:	4b11      	ldr	r3, [pc, #68]	; (801688c <LoRaMacInitialization+0x640>)
 8016846:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801684a:	334c      	adds	r3, #76	; 0x4c
 801684c:	637b      	str	r3, [r7, #52]	; 0x34
    classBParams.LoRaMacRegion = &MacCtx.NvmCtx->Region;
 801684e:	4b0f      	ldr	r3, [pc, #60]	; (801688c <LoRaMacInitialization+0x640>)
 8016850:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016854:	63bb      	str	r3, [r7, #56]	; 0x38
    classBParams.LoRaMacParams = &MacCtx.NvmCtx->MacParams;
 8016856:	4b0d      	ldr	r3, [pc, #52]	; (801688c <LoRaMacInitialization+0x640>)
 8016858:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801685c:	3384      	adds	r3, #132	; 0x84
 801685e:	63fb      	str	r3, [r7, #60]	; 0x3c
    classBParams.MulticastChannels = &MacCtx.NvmCtx->MulticastChannelList[0];
 8016860:	4b0a      	ldr	r3, [pc, #40]	; (801688c <LoRaMacInitialization+0x640>)
 8016862:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016866:	3350      	adds	r3, #80	; 0x50
 8016868:	643b      	str	r3, [r7, #64]	; 0x40

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &EventClassBNvmCtxChanged );
 801686a:	f107 0144 	add.w	r1, r7, #68	; 0x44
 801686e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8016872:	4a1d      	ldr	r2, [pc, #116]	; (80168e8 <LoRaMacInitialization+0x69c>)
 8016874:	4618      	mov	r0, r3
 8016876:	f001 f92d 	bl	8017ad4 <LoRaMacClassBInit>

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 801687a:	2001      	movs	r0, #1
 801687c:	f7fd f97c 	bl	8013b78 <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 8016880:	2300      	movs	r3, #0
}
 8016882:	4618      	mov	r0, r3
 8016884:	375c      	adds	r7, #92	; 0x5c
 8016886:	46bd      	mov	sp, r7
 8016888:	bd90      	pop	{r4, r7, pc}
 801688a:	bf00      	nop
 801688c:	200009ec 	.word	0x200009ec
 8016890:	08013f19 	.word	0x08013f19
 8016894:	20000d54 	.word	0x20000d54
 8016898:	08013f8d 	.word	0x08013f8d
 801689c:	20000d6c 	.word	0x20000d6c
 80168a0:	08014001 	.word	0x08014001
 80168a4:	20000d84 	.word	0x20000d84
 80168a8:	0801407d 	.word	0x0801407d
 80168ac:	20000de4 	.word	0x20000de4
 80168b0:	08012c79 	.word	0x08012c79
 80168b4:	08012cf1 	.word	0x08012cf1
 80168b8:	08012dc9 	.word	0x08012dc9
 80168bc:	08012d7d 	.word	0x08012d7d
 80168c0:	08012e05 	.word	0x08012e05
 80168c4:	08026710 	.word	0x08026710
 80168c8:	20000d38 	.word	0x20000d38
 80168cc:	0801612f 	.word	0x0801612f
 80168d0:	08016121 	.word	0x08016121
 80168d4:	0801613d 	.word	0x0801613d
 80168d8:	20000e50 	.word	0x20000e50
 80168dc:	20000e08 	.word	0x20000e08
 80168e0:	20000e3c 	.word	0x20000e3c
 80168e4:	20000e6d 	.word	0x20000e6d
 80168e8:	0801614b 	.word	0x0801614b

080168ec <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 80168ec:	b480      	push	{r7}
 80168ee:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 80168f0:	4b04      	ldr	r3, [pc, #16]	; (8016904 <LoRaMacStart+0x18>)
 80168f2:	2200      	movs	r2, #0
 80168f4:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
    return LORAMAC_STATUS_OK;
 80168f8:	2300      	movs	r3, #0
}
 80168fa:	4618      	mov	r0, r3
 80168fc:	46bd      	mov	sp, r7
 80168fe:	bc80      	pop	{r7}
 8016900:	4770      	bx	lr
 8016902:	bf00      	nop
 8016904:	200009ec 	.word	0x200009ec

08016908 <LoRaMacQueryTxPossible>:
    }
    return LORAMAC_STATUS_BUSY;
}

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 8016908:	b580      	push	{r7, lr}
 801690a:	b08a      	sub	sp, #40	; 0x28
 801690c:	af00      	add	r7, sp, #0
 801690e:	4603      	mov	r3, r0
 8016910:	6039      	str	r1, [r7, #0]
 8016912:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 8016914:	4b48      	ldr	r3, [pc, #288]	; (8016a38 <LoRaMacQueryTxPossible+0x130>)
 8016916:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801691a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801691e:	613b      	str	r3, [r7, #16]
    int8_t datarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 8016920:	4b45      	ldr	r3, [pc, #276]	; (8016a38 <LoRaMacQueryTxPossible+0x130>)
 8016922:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016926:	f993 3005 	ldrsb.w	r3, [r3, #5]
 801692a:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 801692c:	4b42      	ldr	r3, [pc, #264]	; (8016a38 <LoRaMacQueryTxPossible+0x130>)
 801692e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016932:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8016936:	73bb      	strb	r3, [r7, #14]
    size_t macCmdsSize = 0;
 8016938:	2300      	movs	r3, #0
 801693a:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 801693c:	683b      	ldr	r3, [r7, #0]
 801693e:	2b00      	cmp	r3, #0
 8016940:	d101      	bne.n	8016946 <LoRaMacQueryTxPossible+0x3e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8016942:	2303      	movs	r3, #3
 8016944:	e074      	b.n	8016a30 <LoRaMacQueryTxPossible+0x128>
    }

    // Setup ADR request
    adrNext.Version = MacCtx.NvmCtx->Version;
 8016946:	4b3c      	ldr	r3, [pc, #240]	; (8016a38 <LoRaMacQueryTxPossible+0x130>)
 8016948:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801694c:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8016950:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = false;
 8016952:	2300      	movs	r3, #0
 8016954:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 8016956:	4b38      	ldr	r3, [pc, #224]	; (8016a38 <LoRaMacQueryTxPossible+0x130>)
 8016958:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801695c:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8016960:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 8016962:	4b35      	ldr	r3, [pc, #212]	; (8016a38 <LoRaMacQueryTxPossible+0x130>)
 8016964:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016968:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801696c:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 801696e:	4b32      	ldr	r3, [pc, #200]	; (8016a38 <LoRaMacQueryTxPossible+0x130>)
 8016970:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 8016974:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 8016976:	4b30      	ldr	r3, [pc, #192]	; (8016a38 <LoRaMacQueryTxPossible+0x130>)
 8016978:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 801697c:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 801697e:	4b2e      	ldr	r3, [pc, #184]	; (8016a38 <LoRaMacQueryTxPossible+0x130>)
 8016980:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016984:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8016988:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 801698c:	4b2a      	ldr	r3, [pc, #168]	; (8016a38 <LoRaMacQueryTxPossible+0x130>)
 801698e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016992:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8016996:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 801699a:	4b27      	ldr	r3, [pc, #156]	; (8016a38 <LoRaMacQueryTxPossible+0x130>)
 801699c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80169a0:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80169a4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 80169a8:	4b23      	ldr	r3, [pc, #140]	; (8016a38 <LoRaMacQueryTxPossible+0x130>)
 80169aa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80169ae:	781b      	ldrb	r3, [r3, #0]
 80169b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 80169b4:	f107 0310 	add.w	r3, r7, #16
 80169b8:	f107 020e 	add.w	r2, r7, #14
 80169bc:	f107 010f 	add.w	r1, r7, #15
 80169c0:	f107 0014 	add.w	r0, r7, #20
 80169c4:	f001 f86e 	bl	8017aa4 <LoRaMacAdrCalcNext>

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 80169c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80169cc:	4618      	mov	r0, r3
 80169ce:	f7fd fcbb 	bl	8014348 <GetMaxAppPayloadWithoutFOptsLength>
 80169d2:	4603      	mov	r3, r0
 80169d4:	461a      	mov	r2, r3
 80169d6:	683b      	ldr	r3, [r7, #0]
 80169d8:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 80169da:	f107 0308 	add.w	r3, r7, #8
 80169de:	4618      	mov	r0, r3
 80169e0:	f001 fb94 	bl	801810c <LoRaMacCommandsGetSizeSerializedCmds>
 80169e4:	4603      	mov	r3, r0
 80169e6:	2b00      	cmp	r3, #0
 80169e8:	d001      	beq.n	80169ee <LoRaMacQueryTxPossible+0xe6>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80169ea:	2313      	movs	r3, #19
 80169ec:	e020      	b.n	8016a30 <LoRaMacQueryTxPossible+0x128>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 80169ee:	68bb      	ldr	r3, [r7, #8]
 80169f0:	2b0f      	cmp	r3, #15
 80169f2:	d819      	bhi.n	8016a28 <LoRaMacQueryTxPossible+0x120>
 80169f4:	683b      	ldr	r3, [r7, #0]
 80169f6:	785b      	ldrb	r3, [r3, #1]
 80169f8:	461a      	mov	r2, r3
 80169fa:	68bb      	ldr	r3, [r7, #8]
 80169fc:	429a      	cmp	r2, r3
 80169fe:	d313      	bcc.n	8016a28 <LoRaMacQueryTxPossible+0x120>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 8016a00:	683b      	ldr	r3, [r7, #0]
 8016a02:	785a      	ldrb	r2, [r3, #1]
 8016a04:	68bb      	ldr	r3, [r7, #8]
 8016a06:	b2db      	uxtb	r3, r3
 8016a08:	1ad3      	subs	r3, r2, r3
 8016a0a:	b2da      	uxtb	r2, r3
 8016a0c:	683b      	ldr	r3, [r7, #0]
 8016a0e:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 8016a10:	683b      	ldr	r3, [r7, #0]
 8016a12:	785b      	ldrb	r3, [r3, #1]
 8016a14:	4619      	mov	r1, r3
 8016a16:	79fa      	ldrb	r2, [r7, #7]
 8016a18:	68bb      	ldr	r3, [r7, #8]
 8016a1a:	4413      	add	r3, r2
 8016a1c:	4299      	cmp	r1, r3
 8016a1e:	d301      	bcc.n	8016a24 <LoRaMacQueryTxPossible+0x11c>
        {
            return LORAMAC_STATUS_OK;
 8016a20:	2300      	movs	r3, #0
 8016a22:	e005      	b.n	8016a30 <LoRaMacQueryTxPossible+0x128>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 8016a24:	2308      	movs	r3, #8
 8016a26:	e003      	b.n	8016a30 <LoRaMacQueryTxPossible+0x128>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 8016a28:	683b      	ldr	r3, [r7, #0]
 8016a2a:	2200      	movs	r2, #0
 8016a2c:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 8016a2e:	2308      	movs	r3, #8
    }
}
 8016a30:	4618      	mov	r0, r3
 8016a32:	3728      	adds	r7, #40	; 0x28
 8016a34:	46bd      	mov	sp, r7
 8016a36:	bd80      	pop	{r7, pc}
 8016a38:	200009ec 	.word	0x200009ec

08016a3c <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 8016a3c:	b590      	push	{r4, r7, lr}
 8016a3e:	b087      	sub	sp, #28
 8016a40:	af00      	add	r7, sp, #0
 8016a42:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8016a44:	2300      	movs	r3, #0
 8016a46:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 8016a48:	687b      	ldr	r3, [r7, #4]
 8016a4a:	2b00      	cmp	r3, #0
 8016a4c:	d101      	bne.n	8016a52 <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8016a4e:	2303      	movs	r3, #3
 8016a50:	e186      	b.n	8016d60 <LoRaMacMibGetRequestConfirm+0x324>
    }

    switch( mibGet->Type )
 8016a52:	687b      	ldr	r3, [r7, #4]
 8016a54:	781b      	ldrb	r3, [r3, #0]
 8016a56:	2b28      	cmp	r3, #40	; 0x28
 8016a58:	f200 817b 	bhi.w	8016d52 <LoRaMacMibGetRequestConfirm+0x316>
 8016a5c:	a201      	add	r2, pc, #4	; (adr r2, 8016a64 <LoRaMacMibGetRequestConfirm+0x28>)
 8016a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016a62:	bf00      	nop
 8016a64:	08016b09 	.word	0x08016b09
 8016a68:	08016b19 	.word	0x08016b19
 8016a6c:	08016b29 	.word	0x08016b29
 8016a70:	08016b35 	.word	0x08016b35
 8016a74:	08016b41 	.word	0x08016b41
 8016a78:	08016b51 	.word	0x08016b51
 8016a7c:	08016b5f 	.word	0x08016b5f
 8016a80:	08016d53 	.word	0x08016d53
 8016a84:	08016d53 	.word	0x08016d53
 8016a88:	08016d53 	.word	0x08016d53
 8016a8c:	08016d53 	.word	0x08016d53
 8016a90:	08016d53 	.word	0x08016d53
 8016a94:	08016d53 	.word	0x08016d53
 8016a98:	08016d53 	.word	0x08016d53
 8016a9c:	08016d53 	.word	0x08016d53
 8016aa0:	08016b6d 	.word	0x08016b6d
 8016aa4:	08016b7d 	.word	0x08016b7d
 8016aa8:	08016b8d 	.word	0x08016b8d
 8016aac:	08016bb1 	.word	0x08016bb1
 8016ab0:	08016bc7 	.word	0x08016bc7
 8016ab4:	08016bdd 	.word	0x08016bdd
 8016ab8:	08016bf3 	.word	0x08016bf3
 8016abc:	08016c2d 	.word	0x08016c2d
 8016ac0:	08016c09 	.word	0x08016c09
 8016ac4:	08016c51 	.word	0x08016c51
 8016ac8:	08016c61 	.word	0x08016c61
 8016acc:	08016c71 	.word	0x08016c71
 8016ad0:	08016c81 	.word	0x08016c81
 8016ad4:	08016c91 	.word	0x08016c91
 8016ad8:	08016ca1 	.word	0x08016ca1
 8016adc:	08016cb1 	.word	0x08016cb1
 8016ae0:	08016cc1 	.word	0x08016cc1
 8016ae4:	08016ce1 	.word	0x08016ce1
 8016ae8:	08016cd1 	.word	0x08016cd1
 8016aec:	08016cf1 	.word	0x08016cf1
 8016af0:	08016d01 	.word	0x08016d01
 8016af4:	08016d11 	.word	0x08016d11
 8016af8:	08016d2d 	.word	0x08016d2d
 8016afc:	08016d21 	.word	0x08016d21
 8016b00:	08016d53 	.word	0x08016d53
 8016b04:	08016d3b 	.word	0x08016d3b
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = MacCtx.NvmCtx->DeviceClass;
 8016b08:	4b97      	ldr	r3, [pc, #604]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016b0a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016b0e:	f893 207c 	ldrb.w	r2, [r3, #124]	; 0x7c
 8016b12:	687b      	ldr	r3, [r7, #4]
 8016b14:	711a      	strb	r2, [r3, #4]
            break;
 8016b16:	e122      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = MacCtx.NvmCtx->NetworkActivation;
 8016b18:	4b93      	ldr	r3, [pc, #588]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016b1a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016b1e:	f893 2164 	ldrb.w	r2, [r3, #356]	; 0x164
 8016b22:	687b      	ldr	r3, [r7, #4]
 8016b24:	711a      	strb	r2, [r3, #4]
            break;
 8016b26:	e11a      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_EUI:
        {
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 8016b28:	f7fa ffdc 	bl	8011ae4 <SecureElementGetDevEui>
 8016b2c:	4602      	mov	r2, r0
 8016b2e:	687b      	ldr	r3, [r7, #4]
 8016b30:	605a      	str	r2, [r3, #4]
            break;
 8016b32:	e114      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_EUI:
        {
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 8016b34:	f7fa fffa 	bl	8011b2c <SecureElementGetJoinEui>
 8016b38:	4602      	mov	r2, r0
 8016b3a:	687b      	ldr	r3, [r7, #4]
 8016b3c:	605a      	str	r2, [r3, #4]
            break;
 8016b3e:	e10e      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = MacCtx.NvmCtx->AdrCtrlOn;
 8016b40:	4b89      	ldr	r3, [pc, #548]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016b42:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016b46:	f893 207e 	ldrb.w	r2, [r3, #126]	; 0x7e
 8016b4a:	687b      	ldr	r3, [r7, #4]
 8016b4c:	711a      	strb	r2, [r3, #4]
            break;
 8016b4e:	e106      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = MacCtx.NvmCtx->NetID;
 8016b50:	4b85      	ldr	r3, [pc, #532]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016b52:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016b56:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8016b58:	687b      	ldr	r3, [r7, #4]
 8016b5a:	605a      	str	r2, [r3, #4]
            break;
 8016b5c:	e0ff      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_ADDR:
        {
            mibGet->Param.DevAddr = MacCtx.NvmCtx->DevAddr;
 8016b5e:	4b82      	ldr	r3, [pc, #520]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016b60:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016b64:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8016b66:	687b      	ldr	r3, [r7, #4]
 8016b68:	605a      	str	r2, [r3, #4]
            break;
 8016b6a:	e0f8      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = MacCtx.NvmCtx->PublicNetwork;
 8016b6c:	4b7e      	ldr	r3, [pc, #504]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016b6e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016b72:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 8016b76:	687b      	ldr	r3, [r7, #4]
 8016b78:	711a      	strb	r2, [r3, #4]
            break;
 8016b7a:	e0f0      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8016b7c:	4b7a      	ldr	r3, [pc, #488]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016b7e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016b82:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 8016b86:	687b      	ldr	r3, [r7, #4]
 8016b88:	711a      	strb	r2, [r3, #4]
            break;
 8016b8a:	e0e8      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 8016b8c:	231d      	movs	r3, #29
 8016b8e:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016b90:	4b75      	ldr	r3, [pc, #468]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016b92:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016b96:	781b      	ldrb	r3, [r3, #0]
 8016b98:	f107 0210 	add.w	r2, r7, #16
 8016b9c:	4611      	mov	r1, r2
 8016b9e:	4618      	mov	r0, r3
 8016ba0:	f002 ffad 	bl	8019afe <RegionGetPhyParam>
 8016ba4:	4603      	mov	r3, r0
 8016ba6:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 8016ba8:	68fa      	ldr	r2, [r7, #12]
 8016baa:	687b      	ldr	r3, [r7, #4]
 8016bac:	605a      	str	r2, [r3, #4]
            break;
 8016bae:	e0d6      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 8016bb0:	4b6d      	ldr	r3, [pc, #436]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016bb2:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8016bb6:	687b      	ldr	r3, [r7, #4]
 8016bb8:	3304      	adds	r3, #4
 8016bba:	32a8      	adds	r2, #168	; 0xa8
 8016bbc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016bc0:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8016bc4:	e0cb      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 8016bc6:	4b68      	ldr	r3, [pc, #416]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016bc8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8016bcc:	687b      	ldr	r3, [r7, #4]
 8016bce:	3304      	adds	r3, #4
 8016bd0:	3228      	adds	r2, #40	; 0x28
 8016bd2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016bd6:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8016bda:	e0c0      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParams.RxCChannel;
 8016bdc:	4b62      	ldr	r3, [pc, #392]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016bde:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8016be2:	687b      	ldr	r3, [r7, #4]
 8016be4:	3304      	adds	r3, #4
 8016be6:	32b0      	adds	r2, #176	; 0xb0
 8016be8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016bec:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8016bf0:	e0b5      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 8016bf2:	4b5d      	ldr	r3, [pc, #372]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016bf4:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8016bf8:	687b      	ldr	r3, [r7, #4]
 8016bfa:	3304      	adds	r3, #4
 8016bfc:	3230      	adds	r2, #48	; 0x30
 8016bfe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016c02:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8016c06:	e0aa      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 8016c08:	231b      	movs	r3, #27
 8016c0a:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016c0c:	4b56      	ldr	r3, [pc, #344]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016c0e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016c12:	781b      	ldrb	r3, [r3, #0]
 8016c14:	f107 0210 	add.w	r2, r7, #16
 8016c18:	4611      	mov	r1, r2
 8016c1a:	4618      	mov	r0, r3
 8016c1c:	f002 ff6f 	bl	8019afe <RegionGetPhyParam>
 8016c20:	4603      	mov	r3, r0
 8016c22:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 8016c24:	68fa      	ldr	r2, [r7, #12]
 8016c26:	687b      	ldr	r3, [r7, #4]
 8016c28:	605a      	str	r2, [r3, #4]
            break;
 8016c2a:	e098      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 8016c2c:	231a      	movs	r3, #26
 8016c2e:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8016c30:	4b4d      	ldr	r3, [pc, #308]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016c32:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016c36:	781b      	ldrb	r3, [r3, #0]
 8016c38:	f107 0210 	add.w	r2, r7, #16
 8016c3c:	4611      	mov	r1, r2
 8016c3e:	4618      	mov	r0, r3
 8016c40:	f002 ff5d 	bl	8019afe <RegionGetPhyParam>
 8016c44:	4603      	mov	r3, r0
 8016c46:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 8016c48:	68fa      	ldr	r2, [r7, #12]
 8016c4a:	687b      	ldr	r3, [r7, #4]
 8016c4c:	605a      	str	r2, [r3, #4]
            break;
 8016c4e:	e086      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 8016c50:	4b45      	ldr	r3, [pc, #276]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016c52:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016c56:	f893 20a4 	ldrb.w	r2, [r3, #164]	; 0xa4
 8016c5a:	687b      	ldr	r3, [r7, #4]
 8016c5c:	711a      	strb	r2, [r3, #4]
            break;
 8016c5e:	e07e      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = MacCtx.NvmCtx->MacParams.MaxRxWindow;
 8016c60:	4b41      	ldr	r3, [pc, #260]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016c62:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016c66:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8016c6a:	687b      	ldr	r3, [r7, #4]
 8016c6c:	605a      	str	r2, [r3, #4]
            break;
 8016c6e:	e076      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = MacCtx.NvmCtx->MacParams.ReceiveDelay1;
 8016c70:	4b3d      	ldr	r3, [pc, #244]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016c72:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016c76:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8016c7a:	687b      	ldr	r3, [r7, #4]
 8016c7c:	605a      	str	r2, [r3, #4]
            break;
 8016c7e:	e06e      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay2;
 8016c80:	4b39      	ldr	r3, [pc, #228]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016c82:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016c86:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8016c8a:	687b      	ldr	r3, [r7, #4]
 8016c8c:	605a      	str	r2, [r3, #4]
            break;
 8016c8e:	e066      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1;
 8016c90:	4b35      	ldr	r3, [pc, #212]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016c92:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016c96:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8016c9a:	687b      	ldr	r3, [r7, #4]
 8016c9c:	605a      	str	r2, [r3, #4]
            break;
 8016c9e:	e05e      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2;
 8016ca0:	4b31      	ldr	r3, [pc, #196]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016ca2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016ca6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8016caa:	687b      	ldr	r3, [r7, #4]
 8016cac:	605a      	str	r2, [r3, #4]
            break;
 8016cae:	e056      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 8016cb0:	4b2d      	ldr	r3, [pc, #180]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016cb2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016cb6:	f993 2005 	ldrsb.w	r2, [r3, #5]
 8016cba:	687b      	ldr	r3, [r7, #4]
 8016cbc:	711a      	strb	r2, [r3, #4]
            break;
 8016cbe:	e04e      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8016cc0:	4b29      	ldr	r3, [pc, #164]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016cc2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016cc6:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
 8016cca:	687b      	ldr	r3, [r7, #4]
 8016ccc:	711a      	strb	r2, [r3, #4]
            break;
 8016cce:	e046      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 8016cd0:	4b25      	ldr	r3, [pc, #148]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016cd2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016cd6:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8016cda:	687b      	ldr	r3, [r7, #4]
 8016cdc:	711a      	strb	r2, [r3, #4]
            break;
 8016cde:	e03e      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8016ce0:	4b21      	ldr	r3, [pc, #132]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016ce2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016ce6:	f993 2084 	ldrsb.w	r2, [r3, #132]	; 0x84
 8016cea:	687b      	ldr	r3, [r7, #4]
 8016cec:	711a      	strb	r2, [r3, #4]
            break;
 8016cee:	e036      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = MacCtx.NvmCtx->MacParams.SystemMaxRxError;
 8016cf0:	4b1d      	ldr	r3, [pc, #116]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016cf2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016cf6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8016cfa:	687b      	ldr	r3, [r7, #4]
 8016cfc:	605a      	str	r2, [r3, #4]
            break;
 8016cfe:	e02e      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = MacCtx.NvmCtx->MacParams.MinRxSymbols;
 8016d00:	4b19      	ldr	r3, [pc, #100]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016d02:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016d06:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 8016d0a:	687b      	ldr	r3, [r7, #4]
 8016d0c:	711a      	strb	r2, [r3, #4]
            break;
 8016d0e:	e026      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 8016d10:	4b15      	ldr	r3, [pc, #84]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016d12:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016d16:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8016d1a:	687b      	ldr	r3, [r7, #4]
 8016d1c:	605a      	str	r2, [r3, #4]
            break;
 8016d1e:	e01e      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = GetCtxs( );
 8016d20:	f7fe ffa2 	bl	8015c68 <GetCtxs>
 8016d24:	4602      	mov	r2, r0
 8016d26:	687b      	ldr	r3, [r7, #4]
 8016d28:	605a      	str	r2, [r3, #4]
            break;
 8016d2a:	e018      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 8016d2c:	4b0e      	ldr	r3, [pc, #56]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016d2e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016d32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8016d34:	687b      	ldr	r3, [r7, #4]
 8016d36:	605a      	str	r2, [r3, #4]
            break;
 8016d38:	e011      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = MacCtx.NvmCtx->Version;
 8016d3a:	4b0b      	ldr	r3, [pc, #44]	; (8016d68 <LoRaMacMibGetRequestConfirm+0x32c>)
 8016d3c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8016d40:	687b      	ldr	r3, [r7, #4]
 8016d42:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 8016d46:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 8016d48:	687c      	ldr	r4, [r7, #4]
 8016d4a:	f003 f91d 	bl	8019f88 <RegionGetVersion>
 8016d4e:	60a0      	str	r0, [r4, #8]
            break;
 8016d50:	e005      	b.n	8016d5e <LoRaMacMibGetRequestConfirm+0x322>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 8016d52:	6878      	ldr	r0, [r7, #4]
 8016d54:	f000 ff69 	bl	8017c2a <LoRaMacClassBMibGetRequestConfirm>
 8016d58:	4603      	mov	r3, r0
 8016d5a:	75fb      	strb	r3, [r7, #23]
            break;
 8016d5c:	bf00      	nop
        }
    }
    return status;
 8016d5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8016d60:	4618      	mov	r0, r3
 8016d62:	371c      	adds	r7, #28
 8016d64:	46bd      	mov	sp, r7
 8016d66:	bd90      	pop	{r4, r7, pc}
 8016d68:	200009ec 	.word	0x200009ec

08016d6c <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 8016d6c:	b580      	push	{r7, lr}
 8016d6e:	b086      	sub	sp, #24
 8016d70:	af00      	add	r7, sp, #0
 8016d72:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8016d74:	2300      	movs	r3, #0
 8016d76:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 8016d78:	687b      	ldr	r3, [r7, #4]
 8016d7a:	2b00      	cmp	r3, #0
 8016d7c:	d101      	bne.n	8016d82 <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8016d7e:	2303      	movs	r3, #3
 8016d80:	e379      	b.n	8017476 <LoRaMacMibSetRequestConfirm+0x70a>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 8016d82:	4bbb      	ldr	r3, [pc, #748]	; (8017070 <LoRaMacMibSetRequestConfirm+0x304>)
 8016d84:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8016d88:	f003 0302 	and.w	r3, r3, #2
 8016d8c:	2b00      	cmp	r3, #0
 8016d8e:	d001      	beq.n	8016d94 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 8016d90:	2301      	movs	r3, #1
 8016d92:	e370      	b.n	8017476 <LoRaMacMibSetRequestConfirm+0x70a>
    }

    switch( mibSet->Type )
 8016d94:	687b      	ldr	r3, [r7, #4]
 8016d96:	781b      	ldrb	r3, [r3, #0]
 8016d98:	2b27      	cmp	r3, #39	; 0x27
 8016d9a:	f200 8346 	bhi.w	801742a <LoRaMacMibSetRequestConfirm+0x6be>
 8016d9e:	a201      	add	r2, pc, #4	; (adr r2, 8016da4 <LoRaMacMibSetRequestConfirm+0x38>)
 8016da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016da4:	08016e45 	.word	0x08016e45
 8016da8:	08016e55 	.word	0x08016e55
 8016dac:	08016e73 	.word	0x08016e73
 8016db0:	08016e8b 	.word	0x08016e8b
 8016db4:	08016ea3 	.word	0x08016ea3
 8016db8:	08016eb3 	.word	0x08016eb3
 8016dbc:	08016ec1 	.word	0x08016ec1
 8016dc0:	08016ecf 	.word	0x08016ecf
 8016dc4:	08016ef5 	.word	0x08016ef5
 8016dc8:	08016f1b 	.word	0x08016f1b
 8016dcc:	08016f41 	.word	0x08016f41
 8016dd0:	08016f67 	.word	0x08016f67
 8016dd4:	08016f8d 	.word	0x08016f8d
 8016dd8:	08016fb3 	.word	0x08016fb3
 8016ddc:	08016fd9 	.word	0x08016fd9
 8016de0:	08016fff 	.word	0x08016fff
 8016de4:	08017027 	.word	0x08017027
 8016de8:	0801742b 	.word	0x0801742b
 8016dec:	08017037 	.word	0x08017037
 8016df0:	080170bb 	.word	0x080170bb
 8016df4:	08017105 	.word	0x08017105
 8016df8:	08017179 	.word	0x08017179
 8016dfc:	080171f5 	.word	0x080171f5
 8016e00:	080171c3 	.word	0x080171c3
 8016e04:	08017227 	.word	0x08017227
 8016e08:	0801724d 	.word	0x0801724d
 8016e0c:	0801725d 	.word	0x0801725d
 8016e10:	0801726d 	.word	0x0801726d
 8016e14:	0801727d 	.word	0x0801727d
 8016e18:	0801728d 	.word	0x0801728d
 8016e1c:	0801729d 	.word	0x0801729d
 8016e20:	080172d3 	.word	0x080172d3
 8016e24:	0801734d 	.word	0x0801734d
 8016e28:	08017317 	.word	0x08017317
 8016e2c:	0801738d 	.word	0x0801738d
 8016e30:	080173a7 	.word	0x080173a7
 8016e34:	080173c1 	.word	0x080173c1
 8016e38:	080173d1 	.word	0x080173d1
 8016e3c:	080173df 	.word	0x080173df
 8016e40:	080173fd 	.word	0x080173fd
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 8016e44:	687b      	ldr	r3, [r7, #4]
 8016e46:	791b      	ldrb	r3, [r3, #4]
 8016e48:	4618      	mov	r0, r3
 8016e4a:	f7fd f98f 	bl	801416c <SwitchClass>
 8016e4e:	4603      	mov	r3, r0
 8016e50:	75fb      	strb	r3, [r7, #23]
            break;
 8016e52:	e30b      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 8016e54:	687b      	ldr	r3, [r7, #4]
 8016e56:	791b      	ldrb	r3, [r3, #4]
 8016e58:	2b02      	cmp	r3, #2
 8016e5a:	d007      	beq.n	8016e6c <LoRaMacMibSetRequestConfirm+0x100>
            {
                MacCtx.NvmCtx->NetworkActivation = mibSet->Param.NetworkActivation;
 8016e5c:	4b84      	ldr	r3, [pc, #528]	; (8017070 <LoRaMacMibSetRequestConfirm+0x304>)
 8016e5e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016e62:	687a      	ldr	r2, [r7, #4]
 8016e64:	7912      	ldrb	r2, [r2, #4]
 8016e66:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8016e6a:	e2ff      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016e6c:	2303      	movs	r3, #3
 8016e6e:	75fb      	strb	r3, [r7, #23]
            break;
 8016e70:	e2fc      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 8016e72:	687b      	ldr	r3, [r7, #4]
 8016e74:	685b      	ldr	r3, [r3, #4]
 8016e76:	4618      	mov	r0, r3
 8016e78:	f7fa fe1a 	bl	8011ab0 <SecureElementSetDevEui>
 8016e7c:	4603      	mov	r3, r0
 8016e7e:	2b00      	cmp	r3, #0
 8016e80:	f000 82d9 	beq.w	8017436 <LoRaMacMibSetRequestConfirm+0x6ca>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016e84:	2303      	movs	r3, #3
 8016e86:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016e88:	e2d5      	b.n	8017436 <LoRaMacMibSetRequestConfirm+0x6ca>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 8016e8a:	687b      	ldr	r3, [r7, #4]
 8016e8c:	685b      	ldr	r3, [r3, #4]
 8016e8e:	4618      	mov	r0, r3
 8016e90:	f7fa fe32 	bl	8011af8 <SecureElementSetJoinEui>
 8016e94:	4603      	mov	r3, r0
 8016e96:	2b00      	cmp	r3, #0
 8016e98:	f000 82cf 	beq.w	801743a <LoRaMacMibSetRequestConfirm+0x6ce>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016e9c:	2303      	movs	r3, #3
 8016e9e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016ea0:	e2cb      	b.n	801743a <LoRaMacMibSetRequestConfirm+0x6ce>
        }
        case MIB_ADR:
        {
            MacCtx.NvmCtx->AdrCtrlOn = mibSet->Param.AdrEnable;
 8016ea2:	4b73      	ldr	r3, [pc, #460]	; (8017070 <LoRaMacMibSetRequestConfirm+0x304>)
 8016ea4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016ea8:	687a      	ldr	r2, [r7, #4]
 8016eaa:	7912      	ldrb	r2, [r2, #4]
 8016eac:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
            break;
 8016eb0:	e2dc      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NET_ID:
        {
            MacCtx.NvmCtx->NetID = mibSet->Param.NetID;
 8016eb2:	4b6f      	ldr	r3, [pc, #444]	; (8017070 <LoRaMacMibSetRequestConfirm+0x304>)
 8016eb4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016eb8:	687a      	ldr	r2, [r7, #4]
 8016eba:	6852      	ldr	r2, [r2, #4]
 8016ebc:	649a      	str	r2, [r3, #72]	; 0x48
            break;
 8016ebe:	e2d5      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEV_ADDR:
        {
            MacCtx.NvmCtx->DevAddr = mibSet->Param.DevAddr;
 8016ec0:	4b6b      	ldr	r3, [pc, #428]	; (8017070 <LoRaMacMibSetRequestConfirm+0x304>)
 8016ec2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8016ec6:	687a      	ldr	r2, [r7, #4]
 8016ec8:	6852      	ldr	r2, [r2, #4]
 8016eca:	64da      	str	r2, [r3, #76]	; 0x4c
            break;
 8016ecc:	e2ce      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 8016ece:	687b      	ldr	r3, [r7, #4]
 8016ed0:	685b      	ldr	r3, [r3, #4]
 8016ed2:	2b00      	cmp	r3, #0
 8016ed4:	d00b      	beq.n	8016eee <LoRaMacMibSetRequestConfirm+0x182>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 8016ed6:	687b      	ldr	r3, [r7, #4]
 8016ed8:	685b      	ldr	r3, [r3, #4]
 8016eda:	4619      	mov	r1, r3
 8016edc:	2000      	movs	r0, #0
 8016ede:	f002 f833 	bl	8018f48 <LoRaMacCryptoSetKey>
 8016ee2:	4603      	mov	r3, r0
 8016ee4:	2b00      	cmp	r3, #0
 8016ee6:	f000 82aa 	beq.w	801743e <LoRaMacMibSetRequestConfirm+0x6d2>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8016eea:	2311      	movs	r3, #17
 8016eec:	e2c3      	b.n	8017476 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016eee:	2303      	movs	r3, #3
 8016ef0:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016ef2:	e2a4      	b.n	801743e <LoRaMacMibSetRequestConfirm+0x6d2>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 8016ef4:	687b      	ldr	r3, [r7, #4]
 8016ef6:	685b      	ldr	r3, [r3, #4]
 8016ef8:	2b00      	cmp	r3, #0
 8016efa:	d00b      	beq.n	8016f14 <LoRaMacMibSetRequestConfirm+0x1a8>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 8016efc:	687b      	ldr	r3, [r7, #4]
 8016efe:	685b      	ldr	r3, [r3, #4]
 8016f00:	4619      	mov	r1, r3
 8016f02:	2001      	movs	r0, #1
 8016f04:	f002 f820 	bl	8018f48 <LoRaMacCryptoSetKey>
 8016f08:	4603      	mov	r3, r0
 8016f0a:	2b00      	cmp	r3, #0
 8016f0c:	f000 8299 	beq.w	8017442 <LoRaMacMibSetRequestConfirm+0x6d6>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8016f10:	2311      	movs	r3, #17
 8016f12:	e2b0      	b.n	8017476 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016f14:	2303      	movs	r3, #3
 8016f16:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016f18:	e293      	b.n	8017442 <LoRaMacMibSetRequestConfirm+0x6d6>
            break;
        }
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 8016f1a:	687b      	ldr	r3, [r7, #4]
 8016f1c:	685b      	ldr	r3, [r3, #4]
 8016f1e:	2b00      	cmp	r3, #0
 8016f20:	d00b      	beq.n	8016f3a <LoRaMacMibSetRequestConfirm+0x1ce>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 8016f22:	687b      	ldr	r3, [r7, #4]
 8016f24:	685b      	ldr	r3, [r3, #4]
 8016f26:	4619      	mov	r1, r3
 8016f28:	2002      	movs	r0, #2
 8016f2a:	f002 f80d 	bl	8018f48 <LoRaMacCryptoSetKey>
 8016f2e:	4603      	mov	r3, r0
 8016f30:	2b00      	cmp	r3, #0
 8016f32:	f000 8288 	beq.w	8017446 <LoRaMacMibSetRequestConfirm+0x6da>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8016f36:	2311      	movs	r3, #17
 8016f38:	e29d      	b.n	8017476 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016f3a:	2303      	movs	r3, #3
 8016f3c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016f3e:	e282      	b.n	8017446 <LoRaMacMibSetRequestConfirm+0x6da>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 8016f40:	687b      	ldr	r3, [r7, #4]
 8016f42:	685b      	ldr	r3, [r3, #4]
 8016f44:	2b00      	cmp	r3, #0
 8016f46:	d00b      	beq.n	8016f60 <LoRaMacMibSetRequestConfirm+0x1f4>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 8016f48:	687b      	ldr	r3, [r7, #4]
 8016f4a:	685b      	ldr	r3, [r3, #4]
 8016f4c:	4619      	mov	r1, r3
 8016f4e:	2003      	movs	r0, #3
 8016f50:	f001 fffa 	bl	8018f48 <LoRaMacCryptoSetKey>
 8016f54:	4603      	mov	r3, r0
 8016f56:	2b00      	cmp	r3, #0
 8016f58:	f000 8277 	beq.w	801744a <LoRaMacMibSetRequestConfirm+0x6de>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8016f5c:	2311      	movs	r3, #17
 8016f5e:	e28a      	b.n	8017476 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016f60:	2303      	movs	r3, #3
 8016f62:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016f64:	e271      	b.n	801744a <LoRaMacMibSetRequestConfirm+0x6de>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 8016f66:	687b      	ldr	r3, [r7, #4]
 8016f68:	685b      	ldr	r3, [r3, #4]
 8016f6a:	2b00      	cmp	r3, #0
 8016f6c:	d00b      	beq.n	8016f86 <LoRaMacMibSetRequestConfirm+0x21a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 8016f6e:	687b      	ldr	r3, [r7, #4]
 8016f70:	685b      	ldr	r3, [r3, #4]
 8016f72:	4619      	mov	r1, r3
 8016f74:	207f      	movs	r0, #127	; 0x7f
 8016f76:	f001 ffe7 	bl	8018f48 <LoRaMacCryptoSetKey>
 8016f7a:	4603      	mov	r3, r0
 8016f7c:	2b00      	cmp	r3, #0
 8016f7e:	f000 8266 	beq.w	801744e <LoRaMacMibSetRequestConfirm+0x6e2>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8016f82:	2311      	movs	r3, #17
 8016f84:	e277      	b.n	8017476 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016f86:	2303      	movs	r3, #3
 8016f88:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016f8a:	e260      	b.n	801744e <LoRaMacMibSetRequestConfirm+0x6e2>
        }
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 8016f8c:	687b      	ldr	r3, [r7, #4]
 8016f8e:	685b      	ldr	r3, [r3, #4]
 8016f90:	2b00      	cmp	r3, #0
 8016f92:	d00b      	beq.n	8016fac <LoRaMacMibSetRequestConfirm+0x240>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 8016f94:	687b      	ldr	r3, [r7, #4]
 8016f96:	685b      	ldr	r3, [r3, #4]
 8016f98:	4619      	mov	r1, r3
 8016f9a:	2080      	movs	r0, #128	; 0x80
 8016f9c:	f001 ffd4 	bl	8018f48 <LoRaMacCryptoSetKey>
 8016fa0:	4603      	mov	r3, r0
 8016fa2:	2b00      	cmp	r3, #0
 8016fa4:	f000 8255 	beq.w	8017452 <LoRaMacMibSetRequestConfirm+0x6e6>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8016fa8:	2311      	movs	r3, #17
 8016faa:	e264      	b.n	8017476 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016fac:	2303      	movs	r3, #3
 8016fae:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016fb0:	e24f      	b.n	8017452 <LoRaMacMibSetRequestConfirm+0x6e6>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 8016fb2:	687b      	ldr	r3, [r7, #4]
 8016fb4:	685b      	ldr	r3, [r3, #4]
 8016fb6:	2b00      	cmp	r3, #0
 8016fb8:	d00b      	beq.n	8016fd2 <LoRaMacMibSetRequestConfirm+0x266>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 8016fba:	687b      	ldr	r3, [r7, #4]
 8016fbc:	685b      	ldr	r3, [r3, #4]
 8016fbe:	4619      	mov	r1, r3
 8016fc0:	2081      	movs	r0, #129	; 0x81
 8016fc2:	f001 ffc1 	bl	8018f48 <LoRaMacCryptoSetKey>
 8016fc6:	4603      	mov	r3, r0
 8016fc8:	2b00      	cmp	r3, #0
 8016fca:	f000 8244 	beq.w	8017456 <LoRaMacMibSetRequestConfirm+0x6ea>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8016fce:	2311      	movs	r3, #17
 8016fd0:	e251      	b.n	8017476 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016fd2:	2303      	movs	r3, #3
 8016fd4:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016fd6:	e23e      	b.n	8017456 <LoRaMacMibSetRequestConfirm+0x6ea>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 8016fd8:	687b      	ldr	r3, [r7, #4]
 8016fda:	685b      	ldr	r3, [r3, #4]
 8016fdc:	2b00      	cmp	r3, #0
 8016fde:	d00b      	beq.n	8016ff8 <LoRaMacMibSetRequestConfirm+0x28c>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 8016fe0:	687b      	ldr	r3, [r7, #4]
 8016fe2:	685b      	ldr	r3, [r3, #4]
 8016fe4:	4619      	mov	r1, r3
 8016fe6:	2082      	movs	r0, #130	; 0x82
 8016fe8:	f001 ffae 	bl	8018f48 <LoRaMacCryptoSetKey>
 8016fec:	4603      	mov	r3, r0
 8016fee:	2b00      	cmp	r3, #0
 8016ff0:	f000 8233 	beq.w	801745a <LoRaMacMibSetRequestConfirm+0x6ee>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8016ff4:	2311      	movs	r3, #17
 8016ff6:	e23e      	b.n	8017476 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016ff8:	2303      	movs	r3, #3
 8016ffa:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016ffc:	e22d      	b.n	801745a <LoRaMacMibSetRequestConfirm+0x6ee>
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        case MIB_PUBLIC_NETWORK:
        {
            MacCtx.NvmCtx->PublicNetwork = mibSet->Param.EnablePublicNetwork;
 8016ffe:	4b1c      	ldr	r3, [pc, #112]	; (8017070 <LoRaMacMibSetRequestConfirm+0x304>)
 8017000:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017004:	687a      	ldr	r2, [r7, #4]
 8017006:	7912      	ldrb	r2, [r2, #4]
 8017008:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
            Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 801700c:	4b19      	ldr	r3, [pc, #100]	; (8017074 <LoRaMacMibSetRequestConfirm+0x308>)
 801700e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8017010:	4a17      	ldr	r2, [pc, #92]	; (8017070 <LoRaMacMibSetRequestConfirm+0x304>)
 8017012:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 8017016:	f892 207d 	ldrb.w	r2, [r2, #125]	; 0x7d
 801701a:	4610      	mov	r0, r2
 801701c:	4798      	blx	r3
            /* ST_WORAROUND_BEGIN: Required to avoid keeping the radio active after init */
            Radio.Sleep( );
 801701e:	4b15      	ldr	r3, [pc, #84]	; (8017074 <LoRaMacMibSetRequestConfirm+0x308>)
 8017020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017022:	4798      	blx	r3
            /* ST_WORKAROUND_END */
            break;
 8017024:	e222      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_REPEATER_SUPPORT:
        {
            MacCtx.NvmCtx->RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 8017026:	4b12      	ldr	r3, [pc, #72]	; (8017070 <LoRaMacMibSetRequestConfirm+0x304>)
 8017028:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801702c:	687a      	ldr	r2, [r7, #4]
 801702e:	7912      	ldrb	r2, [r2, #4]
 8017030:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
            break;
 8017034:	e21a      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8017036:	687b      	ldr	r3, [r7, #4]
 8017038:	7a1b      	ldrb	r3, [r3, #8]
 801703a:	b25b      	sxtb	r3, r3
 801703c:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 801703e:	4b0c      	ldr	r3, [pc, #48]	; (8017070 <LoRaMacMibSetRequestConfirm+0x304>)
 8017040:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017044:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8017048:	727b      	strb	r3, [r7, #9]
            /* ST_WORAROUND_BEGIN: Check also the Rx Frequency parameter */
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) != true )
 801704a:	4b09      	ldr	r3, [pc, #36]	; (8017070 <LoRaMacMibSetRequestConfirm+0x304>)
 801704c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017050:	781b      	ldrb	r3, [r3, #0]
 8017052:	f107 0108 	add.w	r1, r7, #8
 8017056:	2207      	movs	r2, #7
 8017058:	4618      	mov	r0, r3
 801705a:	f002 fdbc 	bl	8019bd6 <RegionVerify>
 801705e:	4603      	mov	r3, r0
 8017060:	f083 0301 	eor.w	r3, r3, #1
 8017064:	b2db      	uxtb	r3, r3
 8017066:	2b00      	cmp	r3, #0
 8017068:	d006      	beq.n	8017078 <LoRaMacMibSetRequestConfirm+0x30c>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801706a:	2303      	movs	r3, #3
 801706c:	75fb      	strb	r3, [r7, #23]
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            /* ST_WORKAROUND_END */
            break;
 801706e:	e1fd      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
 8017070:	200009ec 	.word	0x200009ec
 8017074:	08026710 	.word	0x08026710
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 8017078:	687b      	ldr	r3, [r7, #4]
 801707a:	685b      	ldr	r3, [r3, #4]
 801707c:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_FREQUENCY ) != true )
 801707e:	4bc1      	ldr	r3, [pc, #772]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 8017080:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017084:	781b      	ldrb	r3, [r3, #0]
 8017086:	f107 0108 	add.w	r1, r7, #8
 801708a:	2200      	movs	r2, #0
 801708c:	4618      	mov	r0, r3
 801708e:	f002 fda2 	bl	8019bd6 <RegionVerify>
 8017092:	4603      	mov	r3, r0
 8017094:	f083 0301 	eor.w	r3, r3, #1
 8017098:	b2db      	uxtb	r3, r3
 801709a:	2b00      	cmp	r3, #0
 801709c:	d002      	beq.n	80170a4 <LoRaMacMibSetRequestConfirm+0x338>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 801709e:	2303      	movs	r3, #3
 80170a0:	75fb      	strb	r3, [r7, #23]
            break;
 80170a2:	e1e3      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 80170a4:	4bb7      	ldr	r3, [pc, #732]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 80170a6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80170aa:	687a      	ldr	r2, [r7, #4]
 80170ac:	33a8      	adds	r3, #168	; 0xa8
 80170ae:	3204      	adds	r2, #4
 80170b0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80170b4:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80170b8:	e1d8      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 80170ba:	687b      	ldr	r3, [r7, #4]
 80170bc:	7a1b      	ldrb	r3, [r3, #8]
 80170be:	b25b      	sxtb	r3, r3
 80170c0:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80170c2:	4bb0      	ldr	r3, [pc, #704]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 80170c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80170c8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80170cc:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 80170ce:	4bad      	ldr	r3, [pc, #692]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 80170d0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80170d4:	781b      	ldrb	r3, [r3, #0]
 80170d6:	f107 0108 	add.w	r1, r7, #8
 80170da:	2207      	movs	r2, #7
 80170dc:	4618      	mov	r0, r3
 80170de:	f002 fd7a 	bl	8019bd6 <RegionVerify>
 80170e2:	4603      	mov	r3, r0
 80170e4:	2b00      	cmp	r3, #0
 80170e6:	d00a      	beq.n	80170fe <LoRaMacMibSetRequestConfirm+0x392>
            {
                MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 80170e8:	4ba6      	ldr	r3, [pc, #664]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 80170ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80170ee:	687a      	ldr	r2, [r7, #4]
 80170f0:	3328      	adds	r3, #40	; 0x28
 80170f2:	3204      	adds	r2, #4
 80170f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80170f8:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80170fc:	e1b6      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80170fe:	2303      	movs	r3, #3
 8017100:	75fb      	strb	r3, [r7, #23]
            break;
 8017102:	e1b3      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8017104:	687b      	ldr	r3, [r7, #4]
 8017106:	7a1b      	ldrb	r3, [r3, #8]
 8017108:	b25b      	sxtb	r3, r3
 801710a:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 801710c:	4b9d      	ldr	r3, [pc, #628]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 801710e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017112:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8017116:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 8017118:	4b9a      	ldr	r3, [pc, #616]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 801711a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801711e:	781b      	ldrb	r3, [r3, #0]
 8017120:	f107 0108 	add.w	r1, r7, #8
 8017124:	2207      	movs	r2, #7
 8017126:	4618      	mov	r0, r3
 8017128:	f002 fd55 	bl	8019bd6 <RegionVerify>
 801712c:	4603      	mov	r3, r0
 801712e:	2b00      	cmp	r3, #0
 8017130:	d01f      	beq.n	8017172 <LoRaMacMibSetRequestConfirm+0x406>
            {
                MacCtx.NvmCtx->MacParams.RxCChannel = mibSet->Param.RxCChannel;
 8017132:	4b94      	ldr	r3, [pc, #592]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 8017134:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017138:	687a      	ldr	r2, [r7, #4]
 801713a:	33b0      	adds	r3, #176	; 0xb0
 801713c:	3204      	adds	r2, #4
 801713e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017142:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) && ( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE ) )
 8017146:	4b8f      	ldr	r3, [pc, #572]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 8017148:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801714c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8017150:	2b02      	cmp	r3, #2
 8017152:	f040 8184 	bne.w	801745e <LoRaMacMibSetRequestConfirm+0x6f2>
 8017156:	4b8b      	ldr	r3, [pc, #556]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 8017158:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801715c:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 8017160:	2b00      	cmp	r3, #0
 8017162:	f000 817c 	beq.w	801745e <LoRaMacMibSetRequestConfirm+0x6f2>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 8017166:	4b88      	ldr	r3, [pc, #544]	; (8017388 <LoRaMacMibSetRequestConfirm+0x61c>)
 8017168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801716a:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 801716c:	f7fe fafe 	bl	801576c <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8017170:	e175      	b.n	801745e <LoRaMacMibSetRequestConfirm+0x6f2>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8017172:	2303      	movs	r3, #3
 8017174:	75fb      	strb	r3, [r7, #23]
            break;
 8017176:	e172      	b.n	801745e <LoRaMacMibSetRequestConfirm+0x6f2>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8017178:	687b      	ldr	r3, [r7, #4]
 801717a:	7a1b      	ldrb	r3, [r3, #8]
 801717c:	b25b      	sxtb	r3, r3
 801717e:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8017180:	4b80      	ldr	r3, [pc, #512]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 8017182:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017186:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 801718a:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 801718c:	4b7d      	ldr	r3, [pc, #500]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 801718e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017192:	781b      	ldrb	r3, [r3, #0]
 8017194:	f107 0108 	add.w	r1, r7, #8
 8017198:	2207      	movs	r2, #7
 801719a:	4618      	mov	r0, r3
 801719c:	f002 fd1b 	bl	8019bd6 <RegionVerify>
 80171a0:	4603      	mov	r3, r0
 80171a2:	2b00      	cmp	r3, #0
 80171a4:	d00a      	beq.n	80171bc <LoRaMacMibSetRequestConfirm+0x450>
            {
                MacCtx.NvmCtx->MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 80171a6:	4b77      	ldr	r3, [pc, #476]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 80171a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80171ac:	687a      	ldr	r2, [r7, #4]
 80171ae:	3330      	adds	r3, #48	; 0x30
 80171b0:	3204      	adds	r2, #4
 80171b2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80171b6:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80171ba:	e157      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80171bc:	2303      	movs	r3, #3
 80171be:	75fb      	strb	r3, [r7, #23]
            break;
 80171c0:	e154      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 80171c2:	687b      	ldr	r3, [r7, #4]
 80171c4:	685b      	ldr	r3, [r3, #4]
 80171c6:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 80171c8:	2301      	movs	r3, #1
 80171ca:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 80171cc:	4b6d      	ldr	r3, [pc, #436]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 80171ce:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80171d2:	781b      	ldrb	r3, [r3, #0]
 80171d4:	f107 020c 	add.w	r2, r7, #12
 80171d8:	4611      	mov	r1, r2
 80171da:	4618      	mov	r0, r3
 80171dc:	f002 fd34 	bl	8019c48 <RegionChanMaskSet>
 80171e0:	4603      	mov	r3, r0
 80171e2:	f083 0301 	eor.w	r3, r3, #1
 80171e6:	b2db      	uxtb	r3, r3
 80171e8:	2b00      	cmp	r3, #0
 80171ea:	f000 813a 	beq.w	8017462 <LoRaMacMibSetRequestConfirm+0x6f6>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80171ee:	2303      	movs	r3, #3
 80171f0:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80171f2:	e136      	b.n	8017462 <LoRaMacMibSetRequestConfirm+0x6f6>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 80171f4:	687b      	ldr	r3, [r7, #4]
 80171f6:	685b      	ldr	r3, [r3, #4]
 80171f8:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 80171fa:	2300      	movs	r3, #0
 80171fc:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 80171fe:	4b61      	ldr	r3, [pc, #388]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 8017200:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017204:	781b      	ldrb	r3, [r3, #0]
 8017206:	f107 020c 	add.w	r2, r7, #12
 801720a:	4611      	mov	r1, r2
 801720c:	4618      	mov	r0, r3
 801720e:	f002 fd1b 	bl	8019c48 <RegionChanMaskSet>
 8017212:	4603      	mov	r3, r0
 8017214:	f083 0301 	eor.w	r3, r3, #1
 8017218:	b2db      	uxtb	r3, r3
 801721a:	2b00      	cmp	r3, #0
 801721c:	f000 8123 	beq.w	8017466 <LoRaMacMibSetRequestConfirm+0x6fa>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8017220:	2303      	movs	r3, #3
 8017222:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8017224:	e11f      	b.n	8017466 <LoRaMacMibSetRequestConfirm+0x6fa>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8017226:	687b      	ldr	r3, [r7, #4]
 8017228:	791b      	ldrb	r3, [r3, #4]
 801722a:	2b00      	cmp	r3, #0
 801722c:	d00b      	beq.n	8017246 <LoRaMacMibSetRequestConfirm+0x4da>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 801722e:	687b      	ldr	r3, [r7, #4]
 8017230:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8017232:	2b0f      	cmp	r3, #15
 8017234:	d807      	bhi.n	8017246 <LoRaMacMibSetRequestConfirm+0x4da>
            {
                MacCtx.NvmCtx->MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 8017236:	4b53      	ldr	r3, [pc, #332]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 8017238:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801723c:	687a      	ldr	r2, [r7, #4]
 801723e:	7912      	ldrb	r2, [r2, #4]
 8017240:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8017244:	e112      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8017246:	2303      	movs	r3, #3
 8017248:	75fb      	strb	r3, [r7, #23]
            break;
 801724a:	e10f      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            MacCtx.NvmCtx->MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 801724c:	4b4d      	ldr	r3, [pc, #308]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 801724e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017252:	687a      	ldr	r2, [r7, #4]
 8017254:	6852      	ldr	r2, [r2, #4]
 8017256:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
            break;
 801725a:	e107      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 801725c:	4b49      	ldr	r3, [pc, #292]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 801725e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017262:	687a      	ldr	r2, [r7, #4]
 8017264:	6852      	ldr	r2, [r2, #4]
 8017266:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
            break;
 801726a:	e0ff      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 801726c:	4b45      	ldr	r3, [pc, #276]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 801726e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017272:	687a      	ldr	r2, [r7, #4]
 8017274:	6852      	ldr	r2, [r2, #4]
 8017276:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            break;
 801727a:	e0f7      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 801727c:	4b41      	ldr	r3, [pc, #260]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 801727e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017282:	687a      	ldr	r2, [r7, #4]
 8017284:	6852      	ldr	r2, [r2, #4]
 8017286:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
            break;
 801728a:	e0ef      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 801728c:	4b3d      	ldr	r3, [pc, #244]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 801728e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017292:	687a      	ldr	r2, [r7, #4]
 8017294:	6852      	ldr	r2, [r2, #4]
 8017296:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
            break;
 801729a:	e0e7      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 801729c:	687b      	ldr	r3, [r7, #4]
 801729e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80172a2:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_DR ) == true )
 80172a4:	4b37      	ldr	r3, [pc, #220]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 80172a6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80172aa:	781b      	ldrb	r3, [r3, #0]
 80172ac:	f107 0108 	add.w	r1, r7, #8
 80172b0:	2206      	movs	r2, #6
 80172b2:	4618      	mov	r0, r3
 80172b4:	f002 fc8f 	bl	8019bd6 <RegionVerify>
 80172b8:	4603      	mov	r3, r0
 80172ba:	2b00      	cmp	r3, #0
 80172bc:	d006      	beq.n	80172cc <LoRaMacMibSetRequestConfirm+0x560>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = verify.DatarateParams.Datarate;
 80172be:	4b31      	ldr	r3, [pc, #196]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 80172c0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80172c4:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80172c8:	715a      	strb	r2, [r3, #5]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80172ca:	e0cf      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80172cc:	2303      	movs	r3, #3
 80172ce:	75fb      	strb	r3, [r7, #23]
            break;
 80172d0:	e0cc      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 80172d2:	687b      	ldr	r3, [r7, #4]
 80172d4:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80172d8:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80172da:	4b2a      	ldr	r3, [pc, #168]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 80172dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80172e0:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80172e4:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 80172e6:	4b27      	ldr	r3, [pc, #156]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 80172e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80172ec:	781b      	ldrb	r3, [r3, #0]
 80172ee:	f107 0108 	add.w	r1, r7, #8
 80172f2:	2205      	movs	r2, #5
 80172f4:	4618      	mov	r0, r3
 80172f6:	f002 fc6e 	bl	8019bd6 <RegionVerify>
 80172fa:	4603      	mov	r3, r0
 80172fc:	2b00      	cmp	r3, #0
 80172fe:	d007      	beq.n	8017310 <LoRaMacMibSetRequestConfirm+0x5a4>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 8017300:	4b20      	ldr	r3, [pc, #128]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 8017302:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017306:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801730a:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801730e:	e0ad      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8017310:	2303      	movs	r3, #3
 8017312:	75fb      	strb	r3, [r7, #23]
            break;
 8017314:	e0aa      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 8017316:	687b      	ldr	r3, [r7, #4]
 8017318:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801731c:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_POWER ) == true )
 801731e:	4b19      	ldr	r3, [pc, #100]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 8017320:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017324:	781b      	ldrb	r3, [r3, #0]
 8017326:	f107 0108 	add.w	r1, r7, #8
 801732a:	220a      	movs	r2, #10
 801732c:	4618      	mov	r0, r3
 801732e:	f002 fc52 	bl	8019bd6 <RegionVerify>
 8017332:	4603      	mov	r3, r0
 8017334:	2b00      	cmp	r3, #0
 8017336:	d006      	beq.n	8017346 <LoRaMacMibSetRequestConfirm+0x5da>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = verify.TxPower;
 8017338:	4b12      	ldr	r3, [pc, #72]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 801733a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801733e:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8017342:	711a      	strb	r2, [r3, #4]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8017344:	e092      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8017346:	2303      	movs	r3, #3
 8017348:	75fb      	strb	r3, [r7, #23]
            break;
 801734a:	e08f      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 801734c:	687b      	ldr	r3, [r7, #4]
 801734e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8017352:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_POWER ) == true )
 8017354:	4b0b      	ldr	r3, [pc, #44]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 8017356:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801735a:	781b      	ldrb	r3, [r3, #0]
 801735c:	f107 0108 	add.w	r1, r7, #8
 8017360:	2209      	movs	r2, #9
 8017362:	4618      	mov	r0, r3
 8017364:	f002 fc37 	bl	8019bd6 <RegionVerify>
 8017368:	4603      	mov	r3, r0
 801736a:	2b00      	cmp	r3, #0
 801736c:	d007      	beq.n	801737e <LoRaMacMibSetRequestConfirm+0x612>
            {
                MacCtx.NvmCtx->MacParams.ChannelsTxPower = verify.TxPower;
 801736e:	4b05      	ldr	r3, [pc, #20]	; (8017384 <LoRaMacMibSetRequestConfirm+0x618>)
 8017370:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017374:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8017378:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801737c:	e076      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801737e:	2303      	movs	r3, #3
 8017380:	75fb      	strb	r3, [r7, #23]
            break;
 8017382:	e073      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
 8017384:	200009ec 	.word	0x200009ec
 8017388:	08026710 	.word	0x08026710
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 801738c:	4b3c      	ldr	r3, [pc, #240]	; (8017480 <LoRaMacMibSetRequestConfirm+0x714>)
 801738e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017392:	687a      	ldr	r2, [r7, #4]
 8017394:	6852      	ldr	r2, [r2, #4]
 8017396:	609a      	str	r2, [r3, #8]
 8017398:	4a39      	ldr	r2, [pc, #228]	; (8017480 <LoRaMacMibSetRequestConfirm+0x714>)
 801739a:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 801739e:	689b      	ldr	r3, [r3, #8]
 80173a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
            break;
 80173a4:	e062      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 80173a6:	4b36      	ldr	r3, [pc, #216]	; (8017480 <LoRaMacMibSetRequestConfirm+0x714>)
 80173a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80173ac:	687a      	ldr	r2, [r7, #4]
 80173ae:	7912      	ldrb	r2, [r2, #4]
 80173b0:	731a      	strb	r2, [r3, #12]
 80173b2:	4a33      	ldr	r2, [pc, #204]	; (8017480 <LoRaMacMibSetRequestConfirm+0x714>)
 80173b4:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 80173b8:	7b1b      	ldrb	r3, [r3, #12]
 80173ba:	f882 308c 	strb.w	r3, [r2, #140]	; 0x8c
            break;
 80173be:	e055      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParams.AntennaGain = mibSet->Param.AntennaGain;
 80173c0:	4b2f      	ldr	r3, [pc, #188]	; (8017480 <LoRaMacMibSetRequestConfirm+0x714>)
 80173c2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80173c6:	687a      	ldr	r2, [r7, #4]
 80173c8:	6852      	ldr	r2, [r2, #4]
 80173ca:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
            break;
 80173ce:	e04d      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 80173d0:	4b2b      	ldr	r3, [pc, #172]	; (8017480 <LoRaMacMibSetRequestConfirm+0x714>)
 80173d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80173d6:	687a      	ldr	r2, [r7, #4]
 80173d8:	6852      	ldr	r2, [r2, #4]
 80173da:	641a      	str	r2, [r3, #64]	; 0x40
            break;
 80173dc:	e046      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NVM_CTXS:
        {
            if( mibSet->Param.Contexts != 0 )
 80173de:	687b      	ldr	r3, [r7, #4]
 80173e0:	685b      	ldr	r3, [r3, #4]
 80173e2:	2b00      	cmp	r3, #0
 80173e4:	d007      	beq.n	80173f6 <LoRaMacMibSetRequestConfirm+0x68a>
            {
                status = RestoreCtxs( mibSet->Param.Contexts );
 80173e6:	687b      	ldr	r3, [r7, #4]
 80173e8:	685b      	ldr	r3, [r3, #4]
 80173ea:	4618      	mov	r0, r3
 80173ec:	f7fe fc8a 	bl	8015d04 <RestoreCtxs>
 80173f0:	4603      	mov	r3, r0
 80173f2:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80173f4:	e03a      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80173f6:	2303      	movs	r3, #3
 80173f8:	75fb      	strb	r3, [r7, #23]
            break;
 80173fa:	e037      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 80173fc:	687b      	ldr	r3, [r7, #4]
 80173fe:	799b      	ldrb	r3, [r3, #6]
 8017400:	2b01      	cmp	r3, #1
 8017402:	d80f      	bhi.n	8017424 <LoRaMacMibSetRequestConfirm+0x6b8>
            {
                MacCtx.NvmCtx->Version = mibSet->Param.AbpLrWanVersion;
 8017404:	4b1e      	ldr	r3, [pc, #120]	; (8017480 <LoRaMacMibSetRequestConfirm+0x714>)
 8017406:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801740a:	687a      	ldr	r2, [r7, #4]
 801740c:	6852      	ldr	r2, [r2, #4]
 801740e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 8017412:	687b      	ldr	r3, [r7, #4]
 8017414:	6858      	ldr	r0, [r3, #4]
 8017416:	f001 fcc7 	bl	8018da8 <LoRaMacCryptoSetLrWanVersion>
 801741a:	4603      	mov	r3, r0
 801741c:	2b00      	cmp	r3, #0
 801741e:	d024      	beq.n	801746a <LoRaMacMibSetRequestConfirm+0x6fe>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8017420:	2311      	movs	r3, #17
 8017422:	e028      	b.n	8017476 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8017424:	2303      	movs	r3, #3
 8017426:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8017428:	e01f      	b.n	801746a <LoRaMacMibSetRequestConfirm+0x6fe>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 801742a:	6878      	ldr	r0, [r7, #4]
 801742c:	f000 fc07 	bl	8017c3e <LoRaMacMibClassBSetRequestConfirm>
 8017430:	4603      	mov	r3, r0
 8017432:	75fb      	strb	r3, [r7, #23]
            break;
 8017434:	e01a      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8017436:	bf00      	nop
 8017438:	e018      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801743a:	bf00      	nop
 801743c:	e016      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801743e:	bf00      	nop
 8017440:	e014      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8017442:	bf00      	nop
 8017444:	e012      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8017446:	bf00      	nop
 8017448:	e010      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801744a:	bf00      	nop
 801744c:	e00e      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801744e:	bf00      	nop
 8017450:	e00c      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8017452:	bf00      	nop
 8017454:	e00a      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8017456:	bf00      	nop
 8017458:	e008      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801745a:	bf00      	nop
 801745c:	e006      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801745e:	bf00      	nop
 8017460:	e004      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8017462:	bf00      	nop
 8017464:	e002      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8017466:	bf00      	nop
 8017468:	e000      	b.n	801746c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801746a:	bf00      	nop
        }
    }
    EventRegionNvmCtxChanged( );
 801746c:	f7fe fe51 	bl	8016112 <EventRegionNvmCtxChanged>
    EventMacNvmCtxChanged( );
 8017470:	f7fe fe48 	bl	8016104 <EventMacNvmCtxChanged>
    return status;
 8017474:	7dfb      	ldrb	r3, [r7, #23]
}
 8017476:	4618      	mov	r0, r3
 8017478:	3718      	adds	r7, #24
 801747a:	46bd      	mov	sp, r7
 801747c:	bd80      	pop	{r7, pc}
 801747e:	bf00      	nop
 8017480:	200009ec 	.word	0x200009ec

08017484 <LoRaMacMlmeRequest>:
    EventRegionNvmCtxChanged( );
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 8017484:	b590      	push	{r4, r7, lr}
 8017486:	b087      	sub	sp, #28
 8017488:	af00      	add	r7, sp, #0
 801748a:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 801748c:	2302      	movs	r3, #2
 801748e:	75fb      	strb	r3, [r7, #23]
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8017490:	2300      	movs	r3, #0
 8017492:	81bb      	strh	r3, [r7, #12]

    if( mlmeRequest == NULL )
 8017494:	687b      	ldr	r3, [r7, #4]
 8017496:	2b00      	cmp	r3, #0
 8017498:	d101      	bne.n	801749e <LoRaMacMlmeRequest+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801749a:	2303      	movs	r3, #3
 801749c:	e12d      	b.n	80176fa <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacIsBusy( ) == true )
 801749e:	f7fe fe7f 	bl	80161a0 <LoRaMacIsBusy>
 80174a2:	4603      	mov	r3, r0
 80174a4:	2b00      	cmp	r3, #0
 80174a6:	d001      	beq.n	80174ac <LoRaMacMlmeRequest+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 80174a8:	2301      	movs	r3, #1
 80174aa:	e126      	b.n	80176fa <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 80174ac:	f001 f93c 	bl	8018728 <LoRaMacConfirmQueueIsFull>
 80174b0:	4603      	mov	r3, r0
 80174b2:	2b00      	cmp	r3, #0
 80174b4:	d001      	beq.n	80174ba <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 80174b6:	2301      	movs	r3, #1
 80174b8:	e11f      	b.n	80176fa <LoRaMacMlmeRequest+0x276>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 80174ba:	f001 f929 	bl	8018710 <LoRaMacConfirmQueueGetCnt>
 80174be:	4603      	mov	r3, r0
 80174c0:	2b00      	cmp	r3, #0
 80174c2:	d104      	bne.n	80174ce <LoRaMacMlmeRequest+0x4a>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 80174c4:	2214      	movs	r2, #20
 80174c6:	2100      	movs	r1, #0
 80174c8:	488e      	ldr	r0, [pc, #568]	; (8017704 <LoRaMacMlmeRequest+0x280>)
 80174ca:	f006 f889 	bl	801d5e0 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80174ce:	4b8e      	ldr	r3, [pc, #568]	; (8017708 <LoRaMacMlmeRequest+0x284>)
 80174d0:	2201      	movs	r2, #1
 80174d2:	f883 2451 	strb.w	r2, [r3, #1105]	; 0x451

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 80174d6:	4a8c      	ldr	r2, [pc, #560]	; (8017708 <LoRaMacMlmeRequest+0x284>)
 80174d8:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80174dc:	f043 0304 	orr.w	r3, r3, #4
 80174e0:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    queueElement.Request = mlmeRequest->Type;
 80174e4:	687b      	ldr	r3, [r7, #4]
 80174e6:	781b      	ldrb	r3, [r3, #0]
 80174e8:	743b      	strb	r3, [r7, #16]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80174ea:	2301      	movs	r3, #1
 80174ec:	747b      	strb	r3, [r7, #17]
    queueElement.RestrictCommonReadyToHandle = false;
 80174ee:	2300      	movs	r3, #0
 80174f0:	74fb      	strb	r3, [r7, #19]

    switch( mlmeRequest->Type )
 80174f2:	687b      	ldr	r3, [r7, #4]
 80174f4:	781b      	ldrb	r3, [r3, #0]
 80174f6:	3b01      	subs	r3, #1
 80174f8:	2b0d      	cmp	r3, #13
 80174fa:	f200 80d2 	bhi.w	80176a2 <LoRaMacMlmeRequest+0x21e>
 80174fe:	a201      	add	r2, pc, #4	; (adr r2, 8017504 <LoRaMacMlmeRequest+0x80>)
 8017500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017504:	0801753d 	.word	0x0801753d
 8017508:	080176a3 	.word	0x080176a3
 801750c:	080176a3 	.word	0x080176a3
 8017510:	080175af 	.word	0x080175af
 8017514:	080175cd 	.word	0x080175cd
 8017518:	080175dd 	.word	0x080175dd
 801751c:	080176a3 	.word	0x080176a3
 8017520:	080176a3 	.word	0x080176a3
 8017524:	080176a3 	.word	0x080176a3
 8017528:	080175f5 	.word	0x080175f5
 801752c:	080176a3 	.word	0x080176a3
 8017530:	08017677 	.word	0x08017677
 8017534:	08017613 	.word	0x08017613
 8017538:	08017659 	.word	0x08017659
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 801753c:	4b72      	ldr	r3, [pc, #456]	; (8017708 <LoRaMacMlmeRequest+0x284>)
 801753e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8017542:	f003 0320 	and.w	r3, r3, #32
 8017546:	2b00      	cmp	r3, #0
 8017548:	d001      	beq.n	801754e <LoRaMacMlmeRequest+0xca>
            {
                return LORAMAC_STATUS_BUSY;
 801754a:	2301      	movs	r3, #1
 801754c:	e0d5      	b.n	80176fa <LoRaMacMlmeRequest+0x276>
            }

            ResetMacParameters( );
 801754e:	f7fd fffd 	bl	801554c <ResetMacParameters>

            MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 8017552:	4b6d      	ldr	r3, [pc, #436]	; (8017708 <LoRaMacMlmeRequest+0x284>)
 8017554:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017558:	7818      	ldrb	r0, [r3, #0]
 801755a:	687b      	ldr	r3, [r7, #4]
 801755c:	791b      	ldrb	r3, [r3, #4]
 801755e:	b25b      	sxtb	r3, r3
 8017560:	4a69      	ldr	r2, [pc, #420]	; (8017708 <LoRaMacMlmeRequest+0x284>)
 8017562:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 8017566:	2200      	movs	r2, #0
 8017568:	4619      	mov	r1, r3
 801756a:	f002 fc7e 	bl	8019e6a <RegionAlternateDr>
 801756e:	4603      	mov	r3, r0
 8017570:	f884 3085 	strb.w	r3, [r4, #133]	; 0x85

            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 8017574:	2307      	movs	r3, #7
 8017576:	747b      	strb	r3, [r7, #17]

            status = SendReJoinReq( JOIN_REQ );
 8017578:	20ff      	movs	r0, #255	; 0xff
 801757a:	f7fd fd23 	bl	8014fc4 <SendReJoinReq>
 801757e:	4603      	mov	r3, r0
 8017580:	75fb      	strb	r3, [r7, #23]

            if( status != LORAMAC_STATUS_OK )
 8017582:	7dfb      	ldrb	r3, [r7, #23]
 8017584:	2b00      	cmp	r3, #0
 8017586:	f000 808e 	beq.w	80176a6 <LoRaMacMlmeRequest+0x222>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 801758a:	4b5f      	ldr	r3, [pc, #380]	; (8017708 <LoRaMacMlmeRequest+0x284>)
 801758c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017590:	7818      	ldrb	r0, [r3, #0]
 8017592:	687b      	ldr	r3, [r7, #4]
 8017594:	791b      	ldrb	r3, [r3, #4]
 8017596:	b25b      	sxtb	r3, r3
 8017598:	4a5b      	ldr	r2, [pc, #364]	; (8017708 <LoRaMacMlmeRequest+0x284>)
 801759a:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 801759e:	2201      	movs	r2, #1
 80175a0:	4619      	mov	r1, r3
 80175a2:	f002 fc62 	bl	8019e6a <RegionAlternateDr>
 80175a6:	4603      	mov	r3, r0
 80175a8:	f884 3085 	strb.w	r3, [r4, #133]	; 0x85
            }
            break;
 80175ac:	e07b      	b.n	80176a6 <LoRaMacMlmeRequest+0x222>
        }
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 80175ae:	2300      	movs	r3, #0
 80175b0:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 80175b2:	f107 030c 	add.w	r3, r7, #12
 80175b6:	2200      	movs	r2, #0
 80175b8:	4619      	mov	r1, r3
 80175ba:	2002      	movs	r0, #2
 80175bc:	f000 fce0 	bl	8017f80 <LoRaMacCommandsAddCmd>
 80175c0:	4603      	mov	r3, r0
 80175c2:	2b00      	cmp	r3, #0
 80175c4:	d071      	beq.n	80176aa <LoRaMacMlmeRequest+0x226>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80175c6:	2313      	movs	r3, #19
 80175c8:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80175ca:	e06e      	b.n	80176aa <LoRaMacMlmeRequest+0x226>
        }
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout );
 80175cc:	687b      	ldr	r3, [r7, #4]
 80175ce:	889b      	ldrh	r3, [r3, #4]
 80175d0:	4618      	mov	r0, r3
 80175d2:	f7fe faed 	bl	8015bb0 <SetTxContinuousWave>
 80175d6:	4603      	mov	r3, r0
 80175d8:	75fb      	strb	r3, [r7, #23]
            break;
 80175da:	e06d      	b.n	80176b8 <LoRaMacMlmeRequest+0x234>
        }
        case MLME_TXCW_1:
        {

            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 80175dc:	687b      	ldr	r3, [r7, #4]
 80175de:	8898      	ldrh	r0, [r3, #4]
 80175e0:	687b      	ldr	r3, [r7, #4]
 80175e2:	6899      	ldr	r1, [r3, #8]
 80175e4:	687b      	ldr	r3, [r7, #4]
 80175e6:	7b1b      	ldrb	r3, [r3, #12]
 80175e8:	461a      	mov	r2, r3
 80175ea:	f7fe fb1d 	bl	8015c28 <SetTxContinuousWave1>
 80175ee:	4603      	mov	r3, r0
 80175f0:	75fb      	strb	r3, [r7, #23]
            break;
 80175f2:	e061      	b.n	80176b8 <LoRaMacMlmeRequest+0x234>
        }
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 80175f4:	2300      	movs	r3, #0
 80175f6:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 80175f8:	f107 030c 	add.w	r3, r7, #12
 80175fc:	2200      	movs	r2, #0
 80175fe:	4619      	mov	r1, r3
 8017600:	200d      	movs	r0, #13
 8017602:	f000 fcbd 	bl	8017f80 <LoRaMacCommandsAddCmd>
 8017606:	4603      	mov	r3, r0
 8017608:	2b00      	cmp	r3, #0
 801760a:	d050      	beq.n	80176ae <LoRaMacMlmeRequest+0x22a>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801760c:	2313      	movs	r3, #19
 801760e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8017610:	e04d      	b.n	80176ae <LoRaMacMlmeRequest+0x22a>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 8017612:	4b3d      	ldr	r3, [pc, #244]	; (8017708 <LoRaMacMlmeRequest+0x284>)
 8017614:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017618:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 801761c:	2b00      	cmp	r3, #0
 801761e:	d148      	bne.n	80176b2 <LoRaMacMlmeRequest+0x22e>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 8017620:	687b      	ldr	r3, [r7, #4]
 8017622:	791b      	ldrb	r3, [r3, #4]
 8017624:	75bb      	strb	r3, [r7, #22]

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 8017626:	687b      	ldr	r3, [r7, #4]
 8017628:	791b      	ldrb	r3, [r3, #4]
 801762a:	f3c3 0302 	ubfx	r3, r3, #0, #3
 801762e:	b2db      	uxtb	r3, r3
 8017630:	4618      	mov	r0, r3
 8017632:	f000 fad9 	bl	8017be8 <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 8017636:	7dbb      	ldrb	r3, [r7, #22]
 8017638:	733b      	strb	r3, [r7, #12]
                status = LORAMAC_STATUS_OK;
 801763a:	2300      	movs	r3, #0
 801763c:	75fb      	strb	r3, [r7, #23]
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 801763e:	f107 030c 	add.w	r3, r7, #12
 8017642:	2201      	movs	r2, #1
 8017644:	4619      	mov	r1, r3
 8017646:	2010      	movs	r0, #16
 8017648:	f000 fc9a 	bl	8017f80 <LoRaMacCommandsAddCmd>
 801764c:	4603      	mov	r3, r0
 801764e:	2b00      	cmp	r3, #0
 8017650:	d02f      	beq.n	80176b2 <LoRaMacMlmeRequest+0x22e>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8017652:	2313      	movs	r3, #19
 8017654:	75fb      	strb	r3, [r7, #23]
                }
            }
            break;
 8017656:	e02c      	b.n	80176b2 <LoRaMacMlmeRequest+0x22e>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8017658:	2300      	movs	r3, #0
 801765a:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 801765c:	f107 030c 	add.w	r3, r7, #12
 8017660:	2200      	movs	r2, #0
 8017662:	4619      	mov	r1, r3
 8017664:	2012      	movs	r0, #18
 8017666:	f000 fc8b 	bl	8017f80 <LoRaMacCommandsAddCmd>
 801766a:	4603      	mov	r3, r0
 801766c:	2b00      	cmp	r3, #0
 801766e:	d022      	beq.n	80176b6 <LoRaMacMlmeRequest+0x232>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8017670:	2313      	movs	r3, #19
 8017672:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8017674:	e01f      	b.n	80176b6 <LoRaMacMlmeRequest+0x232>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 8017676:	2301      	movs	r3, #1
 8017678:	74fb      	strb	r3, [r7, #19]

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 801767a:	f000 fa6b 	bl	8017b54 <LoRaMacClassBIsAcquisitionInProgress>
 801767e:	4603      	mov	r3, r0
 8017680:	f083 0301 	eor.w	r3, r3, #1
 8017684:	b2db      	uxtb	r3, r3
 8017686:	2b00      	cmp	r3, #0
 8017688:	d008      	beq.n	801769c <LoRaMacMlmeRequest+0x218>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 801768a:	2000      	movs	r0, #0
 801768c:	f000 fa44 	bl	8017b18 <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 8017690:	2000      	movs	r0, #0
 8017692:	f000 fa66 	bl	8017b62 <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 8017696:	2300      	movs	r3, #0
 8017698:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 801769a:	e00d      	b.n	80176b8 <LoRaMacMlmeRequest+0x234>
                status = LORAMAC_STATUS_BUSY;
 801769c:	2301      	movs	r3, #1
 801769e:	75fb      	strb	r3, [r7, #23]
            break;
 80176a0:	e00a      	b.n	80176b8 <LoRaMacMlmeRequest+0x234>
        }
        default:
            break;
 80176a2:	bf00      	nop
 80176a4:	e008      	b.n	80176b8 <LoRaMacMlmeRequest+0x234>
            break;
 80176a6:	bf00      	nop
 80176a8:	e006      	b.n	80176b8 <LoRaMacMlmeRequest+0x234>
            break;
 80176aa:	bf00      	nop
 80176ac:	e004      	b.n	80176b8 <LoRaMacMlmeRequest+0x234>
            break;
 80176ae:	bf00      	nop
 80176b0:	e002      	b.n	80176b8 <LoRaMacMlmeRequest+0x234>
            break;
 80176b2:	bf00      	nop
 80176b4:	e000      	b.n	80176b8 <LoRaMacMlmeRequest+0x234>
            break;
 80176b6:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 80176b8:	4b13      	ldr	r3, [pc, #76]	; (8017708 <LoRaMacMlmeRequest+0x284>)
 80176ba:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 80176be:	687b      	ldr	r3, [r7, #4]
 80176c0:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 80176c2:	7dfb      	ldrb	r3, [r7, #23]
 80176c4:	2b00      	cmp	r3, #0
 80176c6:	d010      	beq.n	80176ea <LoRaMacMlmeRequest+0x266>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 80176c8:	f001 f822 	bl	8018710 <LoRaMacConfirmQueueGetCnt>
 80176cc:	4603      	mov	r3, r0
 80176ce:	2b00      	cmp	r3, #0
 80176d0:	d112      	bne.n	80176f8 <LoRaMacMlmeRequest+0x274>
        {
            MacCtx.NodeAckRequested = false;
 80176d2:	4b0d      	ldr	r3, [pc, #52]	; (8017708 <LoRaMacMlmeRequest+0x284>)
 80176d4:	2200      	movs	r2, #0
 80176d6:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 80176da:	4a0b      	ldr	r2, [pc, #44]	; (8017708 <LoRaMacMlmeRequest+0x284>)
 80176dc:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80176e0:	f36f 0382 	bfc	r3, #2, #1
 80176e4:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 80176e8:	e006      	b.n	80176f8 <LoRaMacMlmeRequest+0x274>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 80176ea:	f107 0310 	add.w	r3, r7, #16
 80176ee:	4618      	mov	r0, r3
 80176f0:	f000 fec4 	bl	801847c <LoRaMacConfirmQueueAdd>
        EventMacNvmCtxChanged( );
 80176f4:	f7fe fd06 	bl	8016104 <EventMacNvmCtxChanged>
    }
    return status;
 80176f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80176fa:	4618      	mov	r0, r3
 80176fc:	371c      	adds	r7, #28
 80176fe:	46bd      	mov	sp, r7
 8017700:	bd90      	pop	{r4, r7, pc}
 8017702:	bf00      	nop
 8017704:	20000e3c 	.word	0x20000e3c
 8017708:	200009ec 	.word	0x200009ec

0801770c <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 801770c:	b580      	push	{r7, lr}
 801770e:	b08c      	sub	sp, #48	; 0x30
 8017710:	af02      	add	r7, sp, #8
 8017712:	6078      	str	r0, [r7, #4]
 8017714:	460b      	mov	r3, r1
 8017716:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8017718:	2302      	movs	r3, #2
 801771a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 801771e:	2300      	movs	r3, #0
 8017720:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    void* fBuffer;
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 8017724:	2300      	movs	r3, #0
 8017726:	777b      	strb	r3, [r7, #29]
    bool readyToSend = false;
 8017728:	2300      	movs	r3, #0
 801772a:	773b      	strb	r3, [r7, #28]

    if( mcpsRequest == NULL )
 801772c:	687b      	ldr	r3, [r7, #4]
 801772e:	2b00      	cmp	r3, #0
 8017730:	d101      	bne.n	8017736 <LoRaMacMcpsRequest+0x2a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8017732:	2303      	movs	r3, #3
 8017734:	e0e0      	b.n	80178f8 <LoRaMacMcpsRequest+0x1ec>
    }
    if( LoRaMacIsBusy( ) == true )
 8017736:	f7fe fd33 	bl	80161a0 <LoRaMacIsBusy>
 801773a:	4603      	mov	r3, r0
 801773c:	2b00      	cmp	r3, #0
 801773e:	d001      	beq.n	8017744 <LoRaMacMcpsRequest+0x38>
    {
        return LORAMAC_STATUS_BUSY;
 8017740:	2301      	movs	r3, #1
 8017742:	e0d9      	b.n	80178f8 <LoRaMacMcpsRequest+0x1ec>
    }

    macHdr.Value = 0;
 8017744:	2300      	movs	r3, #0
 8017746:	733b      	strb	r3, [r7, #12]
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 8017748:	2214      	movs	r2, #20
 801774a:	2100      	movs	r1, #0
 801774c:	486c      	ldr	r0, [pc, #432]	; (8017900 <LoRaMacMcpsRequest+0x1f4>)
 801774e:	f005 ff47 	bl	801d5e0 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8017752:	4b6c      	ldr	r3, [pc, #432]	; (8017904 <LoRaMacMcpsRequest+0x1f8>)
 8017754:	2201      	movs	r2, #1
 8017756:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d

    // AckTimeoutRetriesCounter must be reset every time a new request (unconfirmed or confirmed) is performed.
    MacCtx.AckTimeoutRetriesCounter = 1;
 801775a:	4b6a      	ldr	r3, [pc, #424]	; (8017904 <LoRaMacMcpsRequest+0x1f8>)
 801775c:	2201      	movs	r2, #1
 801775e:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412

    switch( mcpsRequest->Type )
 8017762:	687b      	ldr	r3, [r7, #4]
 8017764:	781b      	ldrb	r3, [r3, #0]
 8017766:	2b03      	cmp	r3, #3
 8017768:	d03d      	beq.n	80177e6 <LoRaMacMcpsRequest+0xda>
 801776a:	2b03      	cmp	r3, #3
 801776c:	dc4f      	bgt.n	801780e <LoRaMacMcpsRequest+0x102>
 801776e:	2b00      	cmp	r3, #0
 8017770:	d002      	beq.n	8017778 <LoRaMacMcpsRequest+0x6c>
 8017772:	2b01      	cmp	r3, #1
 8017774:	d019      	beq.n	80177aa <LoRaMacMcpsRequest+0x9e>
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
            datarate = mcpsRequest->Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 8017776:	e04a      	b.n	801780e <LoRaMacMcpsRequest+0x102>
            readyToSend = true;
 8017778:	2301      	movs	r3, #1
 801777a:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 801777c:	4b61      	ldr	r3, [pc, #388]	; (8017904 <LoRaMacMcpsRequest+0x1f8>)
 801777e:	2201      	movs	r2, #1
 8017780:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 8017784:	7b3b      	ldrb	r3, [r7, #12]
 8017786:	2202      	movs	r2, #2
 8017788:	f362 1347 	bfi	r3, r2, #5, #3
 801778c:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Unconfirmed.fPort;
 801778e:	687b      	ldr	r3, [r7, #4]
 8017790:	791b      	ldrb	r3, [r3, #4]
 8017792:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Unconfirmed.fBuffer;
 8017796:	687b      	ldr	r3, [r7, #4]
 8017798:	689b      	ldr	r3, [r3, #8]
 801779a:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Unconfirmed.fBufferSize;
 801779c:	687b      	ldr	r3, [r7, #4]
 801779e:	899b      	ldrh	r3, [r3, #12]
 80177a0:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Unconfirmed.Datarate;
 80177a2:	687b      	ldr	r3, [r7, #4]
 80177a4:	7b9b      	ldrb	r3, [r3, #14]
 80177a6:	777b      	strb	r3, [r7, #29]
            break;
 80177a8:	e032      	b.n	8017810 <LoRaMacMcpsRequest+0x104>
            readyToSend = true;
 80177aa:	2301      	movs	r3, #1
 80177ac:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = MIN( mcpsRequest->Req.Confirmed.NbTrials, MAX_ACK_RETRIES );
 80177ae:	687b      	ldr	r3, [r7, #4]
 80177b0:	7bdb      	ldrb	r3, [r3, #15]
 80177b2:	2b08      	cmp	r3, #8
 80177b4:	bf28      	it	cs
 80177b6:	2308      	movcs	r3, #8
 80177b8:	b2da      	uxtb	r2, r3
 80177ba:	4b52      	ldr	r3, [pc, #328]	; (8017904 <LoRaMacMcpsRequest+0x1f8>)
 80177bc:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 80177c0:	7b3b      	ldrb	r3, [r7, #12]
 80177c2:	2204      	movs	r2, #4
 80177c4:	f362 1347 	bfi	r3, r2, #5, #3
 80177c8:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Confirmed.fPort;
 80177ca:	687b      	ldr	r3, [r7, #4]
 80177cc:	791b      	ldrb	r3, [r3, #4]
 80177ce:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Confirmed.fBuffer;
 80177d2:	687b      	ldr	r3, [r7, #4]
 80177d4:	689b      	ldr	r3, [r3, #8]
 80177d6:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Confirmed.fBufferSize;
 80177d8:	687b      	ldr	r3, [r7, #4]
 80177da:	899b      	ldrh	r3, [r3, #12]
 80177dc:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Confirmed.Datarate;
 80177de:	687b      	ldr	r3, [r7, #4]
 80177e0:	7b9b      	ldrb	r3, [r3, #14]
 80177e2:	777b      	strb	r3, [r7, #29]
            break;
 80177e4:	e014      	b.n	8017810 <LoRaMacMcpsRequest+0x104>
            readyToSend = true;
 80177e6:	2301      	movs	r3, #1
 80177e8:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 80177ea:	4b46      	ldr	r3, [pc, #280]	; (8017904 <LoRaMacMcpsRequest+0x1f8>)
 80177ec:	2201      	movs	r2, #1
 80177ee:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 80177f2:	7b3b      	ldrb	r3, [r7, #12]
 80177f4:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 80177f8:	733b      	strb	r3, [r7, #12]
            fBuffer = mcpsRequest->Req.Proprietary.fBuffer;
 80177fa:	687b      	ldr	r3, [r7, #4]
 80177fc:	685b      	ldr	r3, [r3, #4]
 80177fe:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
 8017800:	687b      	ldr	r3, [r7, #4]
 8017802:	891b      	ldrh	r3, [r3, #8]
 8017804:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Proprietary.Datarate;
 8017806:	687b      	ldr	r3, [r7, #4]
 8017808:	7a9b      	ldrb	r3, [r3, #10]
 801780a:	777b      	strb	r3, [r7, #29]
            break;
 801780c:	e000      	b.n	8017810 <LoRaMacMcpsRequest+0x104>
            break;
 801780e:	bf00      	nop
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8017810:	2302      	movs	r3, #2
 8017812:	753b      	strb	r3, [r7, #20]
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8017814:	4b3b      	ldr	r3, [pc, #236]	; (8017904 <LoRaMacMcpsRequest+0x1f8>)
 8017816:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801781a:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 801781e:	75bb      	strb	r3, [r7, #22]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8017820:	4b38      	ldr	r3, [pc, #224]	; (8017904 <LoRaMacMcpsRequest+0x1f8>)
 8017822:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017826:	781b      	ldrb	r3, [r3, #0]
 8017828:	f107 0214 	add.w	r2, r7, #20
 801782c:	4611      	mov	r1, r2
 801782e:	4618      	mov	r0, r3
 8017830:	f002 f965 	bl	8019afe <RegionGetPhyParam>
 8017834:	4603      	mov	r3, r0
 8017836:	613b      	str	r3, [r7, #16]
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 8017838:	693b      	ldr	r3, [r7, #16]
 801783a:	b25b      	sxtb	r3, r3
 801783c:	f997 201d 	ldrsb.w	r2, [r7, #29]
 8017840:	4293      	cmp	r3, r2
 8017842:	bfb8      	it	lt
 8017844:	4613      	movlt	r3, r2
 8017846:	777b      	strb	r3, [r7, #29]

    if( readyToSend == true )
 8017848:	7f3b      	ldrb	r3, [r7, #28]
 801784a:	2b00      	cmp	r3, #0
 801784c:	d04d      	beq.n	80178ea <LoRaMacMcpsRequest+0x1de>
    {
        if( MacCtx.NvmCtx->AdrCtrlOn == false )
 801784e:	4b2d      	ldr	r3, [pc, #180]	; (8017904 <LoRaMacMcpsRequest+0x1f8>)
 8017850:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017854:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8017858:	f083 0301 	eor.w	r3, r3, #1
 801785c:	b2db      	uxtb	r3, r3
 801785e:	2b00      	cmp	r3, #0
 8017860:	d01e      	beq.n	80178a0 <LoRaMacMcpsRequest+0x194>
        {
            verify.DatarateParams.Datarate = datarate;
 8017862:	7f7b      	ldrb	r3, [r7, #29]
 8017864:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8017866:	4b27      	ldr	r3, [pc, #156]	; (8017904 <LoRaMacMcpsRequest+0x1f8>)
 8017868:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801786c:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8017870:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 8017872:	4b24      	ldr	r3, [pc, #144]	; (8017904 <LoRaMacMcpsRequest+0x1f8>)
 8017874:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017878:	781b      	ldrb	r3, [r3, #0]
 801787a:	f107 0108 	add.w	r1, r7, #8
 801787e:	2205      	movs	r2, #5
 8017880:	4618      	mov	r0, r3
 8017882:	f002 f9a8 	bl	8019bd6 <RegionVerify>
 8017886:	4603      	mov	r3, r0
 8017888:	2b00      	cmp	r3, #0
 801788a:	d007      	beq.n	801789c <LoRaMacMcpsRequest+0x190>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 801788c:	4b1d      	ldr	r3, [pc, #116]	; (8017904 <LoRaMacMcpsRequest+0x1f8>)
 801788e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017892:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8017896:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 801789a:	e001      	b.n	80178a0 <LoRaMacMcpsRequest+0x194>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 801789c:	2303      	movs	r3, #3
 801789e:	e02b      	b.n	80178f8 <LoRaMacMcpsRequest+0x1ec>
            }
        }

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 80178a0:	8bfa      	ldrh	r2, [r7, #30]
 80178a2:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 80178a6:	f107 000c 	add.w	r0, r7, #12
 80178aa:	78fb      	ldrb	r3, [r7, #3]
 80178ac:	9300      	str	r3, [sp, #0]
 80178ae:	4613      	mov	r3, r2
 80178b0:	6a3a      	ldr	r2, [r7, #32]
 80178b2:	f7fd fa7d 	bl	8014db0 <Send>
 80178b6:	4603      	mov	r3, r0
 80178b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if( status == LORAMAC_STATUS_OK )
 80178bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80178c0:	2b00      	cmp	r3, #0
 80178c2:	d10e      	bne.n	80178e2 <LoRaMacMcpsRequest+0x1d6>
        {
            MacCtx.McpsConfirm.McpsRequest = mcpsRequest->Type;
 80178c4:	687b      	ldr	r3, [r7, #4]
 80178c6:	781a      	ldrb	r2, [r3, #0]
 80178c8:	4b0e      	ldr	r3, [pc, #56]	; (8017904 <LoRaMacMcpsRequest+0x1f8>)
 80178ca:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
            MacCtx.MacFlags.Bits.McpsReq = 1;
 80178ce:	4a0d      	ldr	r2, [pc, #52]	; (8017904 <LoRaMacMcpsRequest+0x1f8>)
 80178d0:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80178d4:	f043 0301 	orr.w	r3, r3, #1
 80178d8:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            EventMacNvmCtxChanged( );
 80178dc:	f7fe fc12 	bl	8016104 <EventMacNvmCtxChanged>
 80178e0:	e003      	b.n	80178ea <LoRaMacMcpsRequest+0x1de>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 80178e2:	4b08      	ldr	r3, [pc, #32]	; (8017904 <LoRaMacMcpsRequest+0x1f8>)
 80178e4:	2200      	movs	r2, #0
 80178e6:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        }
    }

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 80178ea:	4b06      	ldr	r3, [pc, #24]	; (8017904 <LoRaMacMcpsRequest+0x1f8>)
 80178ec:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 80178f0:	687b      	ldr	r3, [r7, #4]
 80178f2:	611a      	str	r2, [r3, #16]

    return status;
 80178f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80178f8:	4618      	mov	r0, r3
 80178fa:	3728      	adds	r7, #40	; 0x28
 80178fc:	46bd      	mov	sp, r7
 80178fe:	bd80      	pop	{r7, pc}
 8017900:	20000e28 	.word	0x20000e28
 8017904:	200009ec 	.word	0x200009ec

08017908 <LoRaMacTestSetDutyCycleOn>:

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 8017908:	b580      	push	{r7, lr}
 801790a:	b084      	sub	sp, #16
 801790c:	af00      	add	r7, sp, #0
 801790e:	4603      	mov	r3, r0
 8017910:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 8017912:	79fb      	ldrb	r3, [r7, #7]
 8017914:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DUTY_CYCLE ) == true )
 8017916:	4b0b      	ldr	r3, [pc, #44]	; (8017944 <LoRaMacTestSetDutyCycleOn+0x3c>)
 8017918:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801791c:	781b      	ldrb	r3, [r3, #0]
 801791e:	f107 010c 	add.w	r1, r7, #12
 8017922:	220f      	movs	r2, #15
 8017924:	4618      	mov	r0, r3
 8017926:	f002 f956 	bl	8019bd6 <RegionVerify>
 801792a:	4603      	mov	r3, r0
 801792c:	2b00      	cmp	r3, #0
 801792e:	d005      	beq.n	801793c <LoRaMacTestSetDutyCycleOn+0x34>
    {
        MacCtx.NvmCtx->DutyCycleOn = enable;
 8017930:	4b04      	ldr	r3, [pc, #16]	; (8017944 <LoRaMacTestSetDutyCycleOn+0x3c>)
 8017932:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017936:	79fa      	ldrb	r2, [r7, #7]
 8017938:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
    }
}
 801793c:	bf00      	nop
 801793e:	3710      	adds	r7, #16
 8017940:	46bd      	mov	sp, r7
 8017942:	bd80      	pop	{r7, pc}
 8017944:	200009ec 	.word	0x200009ec

08017948 <CalcNextV10X>:

#include "Region.h"
#include "LoRaMacAdr.h"

static bool CalcNextV10X( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 8017948:	b580      	push	{r7, lr}
 801794a:	b08a      	sub	sp, #40	; 0x28
 801794c:	af00      	add	r7, sp, #0
 801794e:	60f8      	str	r0, [r7, #12]
 8017950:	60b9      	str	r1, [r7, #8]
 8017952:	607a      	str	r2, [r7, #4]
 8017954:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 8017956:	2300      	movs	r3, #0
 8017958:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    int8_t datarate = adrNext->Datarate;
 801795c:	68fb      	ldr	r3, [r7, #12]
 801795e:	7c1b      	ldrb	r3, [r3, #16]
 8017960:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    int8_t txPower = adrNext->TxPower;
 8017964:	68fb      	ldr	r3, [r7, #12]
 8017966:	7c5b      	ldrb	r3, [r3, #17]
 8017968:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 801796c:	68fb      	ldr	r3, [r7, #12]
 801796e:	689a      	ldr	r2, [r3, #8]
 8017970:	683b      	ldr	r3, [r7, #0]
 8017972:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 8017974:	68fb      	ldr	r3, [r7, #12]
 8017976:	795b      	ldrb	r3, [r3, #5]
 8017978:	2b00      	cmp	r3, #0
 801797a:	f000 8085 	beq.w	8017a88 <CalcNextV10X+0x140>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 801797e:	2302      	movs	r3, #2
 8017980:	773b      	strb	r3, [r7, #28]
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8017982:	68fb      	ldr	r3, [r7, #12]
 8017984:	7c9b      	ldrb	r3, [r3, #18]
 8017986:	77bb      	strb	r3, [r7, #30]
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8017988:	68fb      	ldr	r3, [r7, #12]
 801798a:	7cdb      	ldrb	r3, [r3, #19]
 801798c:	f107 021c 	add.w	r2, r7, #28
 8017990:	4611      	mov	r1, r2
 8017992:	4618      	mov	r0, r3
 8017994:	f002 f8b3 	bl	8019afe <RegionGetPhyParam>
 8017998:	4603      	mov	r3, r0
 801799a:	61bb      	str	r3, [r7, #24]
        minTxDatarate = phyParam.Value;
 801799c:	69bb      	ldr	r3, [r7, #24]
 801799e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        datarate = MAX( datarate, minTxDatarate );
 80179a2:	f997 2024 	ldrsb.w	r2, [r7, #36]	; 0x24
 80179a6:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 80179aa:	4293      	cmp	r3, r2
 80179ac:	bfb8      	it	lt
 80179ae:	4613      	movlt	r3, r2
 80179b0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

        if( datarate == minTxDatarate )
 80179b4:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 80179b8:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 80179bc:	429a      	cmp	r2, r3
 80179be:	d106      	bne.n	80179ce <CalcNextV10X+0x86>
        {
            *adrAckCounter = 0;
 80179c0:	683b      	ldr	r3, [r7, #0]
 80179c2:	2200      	movs	r2, #0
 80179c4:	601a      	str	r2, [r3, #0]
            adrAckReq = false;
 80179c6:	2300      	movs	r3, #0
 80179c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80179cc:	e05c      	b.n	8017a88 <CalcNextV10X+0x140>
        }
        else
        {
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 80179ce:	68fb      	ldr	r3, [r7, #12]
 80179d0:	689b      	ldr	r3, [r3, #8]
 80179d2:	68fa      	ldr	r2, [r7, #12]
 80179d4:	8992      	ldrh	r2, [r2, #12]
 80179d6:	4293      	cmp	r3, r2
 80179d8:	d303      	bcc.n	80179e2 <CalcNextV10X+0x9a>
            {
                adrAckReq = true;
 80179da:	2301      	movs	r3, #1
 80179dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80179e0:	e002      	b.n	80179e8 <CalcNextV10X+0xa0>
            }
            else
            {
                adrAckReq = false;
 80179e2:	2300      	movs	r3, #0
 80179e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 80179e8:	68fb      	ldr	r3, [r7, #12]
 80179ea:	689b      	ldr	r3, [r3, #8]
 80179ec:	68fa      	ldr	r2, [r7, #12]
 80179ee:	8992      	ldrh	r2, [r2, #12]
 80179f0:	4611      	mov	r1, r2
 80179f2:	68fa      	ldr	r2, [r7, #12]
 80179f4:	89d2      	ldrh	r2, [r2, #14]
 80179f6:	440a      	add	r2, r1
 80179f8:	4293      	cmp	r3, r2
 80179fa:	d345      	bcc.n	8017a88 <CalcNextV10X+0x140>
            {
                // Set TX Power to maximum
                getPhy.Attribute = PHY_MAX_TX_POWER;
 80179fc:	2308      	movs	r3, #8
 80179fe:	773b      	strb	r3, [r7, #28]
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8017a00:	68fb      	ldr	r3, [r7, #12]
 8017a02:	7cdb      	ldrb	r3, [r3, #19]
 8017a04:	f107 021c 	add.w	r2, r7, #28
 8017a08:	4611      	mov	r1, r2
 8017a0a:	4618      	mov	r0, r3
 8017a0c:	f002 f877 	bl	8019afe <RegionGetPhyParam>
 8017a10:	4603      	mov	r3, r0
 8017a12:	61bb      	str	r3, [r7, #24]
                txPower = phyParam.Value;
 8017a14:	69bb      	ldr	r3, [r7, #24]
 8017a16:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

                if( ( adrNext->AdrAckCounter % adrNext->AdrAckDelay ) == 1 )
 8017a1a:	68fb      	ldr	r3, [r7, #12]
 8017a1c:	689b      	ldr	r3, [r3, #8]
 8017a1e:	68fa      	ldr	r2, [r7, #12]
 8017a20:	89d2      	ldrh	r2, [r2, #14]
 8017a22:	fbb3 f1f2 	udiv	r1, r3, r2
 8017a26:	fb02 f201 	mul.w	r2, r2, r1
 8017a2a:	1a9b      	subs	r3, r3, r2
 8017a2c:	2b01      	cmp	r3, #1
 8017a2e:	d12b      	bne.n	8017a88 <CalcNextV10X+0x140>
                {
                    // Decrease the datarate
                    getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 8017a30:	2322      	movs	r3, #34	; 0x22
 8017a32:	773b      	strb	r3, [r7, #28]
                    getPhy.Datarate = datarate;
 8017a34:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8017a38:	777b      	strb	r3, [r7, #29]
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8017a3a:	68fb      	ldr	r3, [r7, #12]
 8017a3c:	7c9b      	ldrb	r3, [r3, #18]
 8017a3e:	77bb      	strb	r3, [r7, #30]
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8017a40:	68fb      	ldr	r3, [r7, #12]
 8017a42:	7cdb      	ldrb	r3, [r3, #19]
 8017a44:	f107 021c 	add.w	r2, r7, #28
 8017a48:	4611      	mov	r1, r2
 8017a4a:	4618      	mov	r0, r3
 8017a4c:	f002 f857 	bl	8019afe <RegionGetPhyParam>
 8017a50:	4603      	mov	r3, r0
 8017a52:	61bb      	str	r3, [r7, #24]
                    datarate = phyParam.Value;
 8017a54:	69bb      	ldr	r3, [r7, #24]
 8017a56:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

                    if( datarate == minTxDatarate )
 8017a5a:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 8017a5e:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8017a62:	429a      	cmp	r2, r3
 8017a64:	d110      	bne.n	8017a88 <CalcNextV10X+0x140>
                    {
                        // We must set adrAckReq to false as soon as we reach the lowest datarate
                        adrAckReq = false;
 8017a66:	2300      	movs	r3, #0
 8017a68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                        if( adrNext->UpdateChanMask == true )
 8017a6c:	68fb      	ldr	r3, [r7, #12]
 8017a6e:	791b      	ldrb	r3, [r3, #4]
 8017a70:	2b00      	cmp	r3, #0
 8017a72:	d009      	beq.n	8017a88 <CalcNextV10X+0x140>
                        {
                            InitDefaultsParams_t params;
                            params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8017a74:	2302      	movs	r3, #2
 8017a76:	753b      	strb	r3, [r7, #20]
                            RegionInitDefaults( adrNext->Region, &params );
 8017a78:	68fb      	ldr	r3, [r7, #12]
 8017a7a:	7cdb      	ldrb	r3, [r3, #19]
 8017a7c:	f107 0210 	add.w	r2, r7, #16
 8017a80:	4611      	mov	r1, r2
 8017a82:	4618      	mov	r0, r3
 8017a84:	f002 f874 	bl	8019b70 <RegionInitDefaults>
                }
            }
        }
    }

    *drOut = datarate;
 8017a88:	68bb      	ldr	r3, [r7, #8]
 8017a8a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8017a8e:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 8017a90:	687b      	ldr	r3, [r7, #4]
 8017a92:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8017a96:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 8017a98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8017a9c:	4618      	mov	r0, r3
 8017a9e:	3728      	adds	r7, #40	; 0x28
 8017aa0:	46bd      	mov	sp, r7
 8017aa2:	bd80      	pop	{r7, pc}

08017aa4 <LoRaMacAdrCalcNext>:
 * \param [OUT] adrAckCounter The calculated ADR acknowledgement counter.
 *
 * \retval Returns true, if an ADR request should be performed.
 */
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 8017aa4:	b580      	push	{r7, lr}
 8017aa6:	b084      	sub	sp, #16
 8017aa8:	af00      	add	r7, sp, #0
 8017aaa:	60f8      	str	r0, [r7, #12]
 8017aac:	60b9      	str	r1, [r7, #8]
 8017aae:	607a      	str	r2, [r7, #4]
 8017ab0:	603b      	str	r3, [r7, #0]
    if( adrNext->Version.Fields.Minor == 0 )
 8017ab2:	68fb      	ldr	r3, [r7, #12]
 8017ab4:	789b      	ldrb	r3, [r3, #2]
 8017ab6:	2b00      	cmp	r3, #0
 8017ab8:	d107      	bne.n	8017aca <LoRaMacAdrCalcNext+0x26>
    {
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
 8017aba:	683b      	ldr	r3, [r7, #0]
 8017abc:	687a      	ldr	r2, [r7, #4]
 8017abe:	68b9      	ldr	r1, [r7, #8]
 8017ac0:	68f8      	ldr	r0, [r7, #12]
 8017ac2:	f7ff ff41 	bl	8017948 <CalcNextV10X>
 8017ac6:	4603      	mov	r3, r0
 8017ac8:	e000      	b.n	8017acc <LoRaMacAdrCalcNext+0x28>
    }
    return false;
 8017aca:	2300      	movs	r3, #0
}
 8017acc:	4618      	mov	r0, r3
 8017ace:	3710      	adds	r7, #16
 8017ad0:	46bd      	mov	sp, r7
 8017ad2:	bd80      	pop	{r7, pc}

08017ad4 <LoRaMacClassBInit>:
}

#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmEvent classBNvmCtxChanged )
{
 8017ad4:	b480      	push	{r7}
 8017ad6:	b085      	sub	sp, #20
 8017ad8:	af00      	add	r7, sp, #0
 8017ada:	60f8      	str	r0, [r7, #12]
 8017adc:	60b9      	str	r1, [r7, #8]
 8017ade:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8017ae0:	bf00      	nop
 8017ae2:	3714      	adds	r7, #20
 8017ae4:	46bd      	mov	sp, r7
 8017ae6:	bc80      	pop	{r7}
 8017ae8:	4770      	bx	lr

08017aea <LoRaMacClassBRestoreNvmCtx>:

bool LoRaMacClassBRestoreNvmCtx( void* classBNvmCtx )
{
 8017aea:	b480      	push	{r7}
 8017aec:	b083      	sub	sp, #12
 8017aee:	af00      	add	r7, sp, #0
 8017af0:	6078      	str	r0, [r7, #4]
    else
    {
        return false;
    }
#else
    return true;
 8017af2:	2301      	movs	r3, #1
#endif // LORAMAC_CLASSB_ENABLED
}
 8017af4:	4618      	mov	r0, r3
 8017af6:	370c      	adds	r7, #12
 8017af8:	46bd      	mov	sp, r7
 8017afa:	bc80      	pop	{r7}
 8017afc:	4770      	bx	lr

08017afe <LoRaMacClassBGetNvmCtx>:

void* LoRaMacClassBGetNvmCtx( size_t* classBNvmCtxSize )
{
 8017afe:	b480      	push	{r7}
 8017b00:	b083      	sub	sp, #12
 8017b02:	af00      	add	r7, sp, #0
 8017b04:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    *classBNvmCtxSize = sizeof( NvmCtx );
    return &NvmCtx;
#else
    *classBNvmCtxSize = 0;
 8017b06:	687b      	ldr	r3, [r7, #4]
 8017b08:	2200      	movs	r2, #0
 8017b0a:	601a      	str	r2, [r3, #0]
    return NULL;
 8017b0c:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8017b0e:	4618      	mov	r0, r3
 8017b10:	370c      	adds	r7, #12
 8017b12:	46bd      	mov	sp, r7
 8017b14:	bc80      	pop	{r7}
 8017b16:	4770      	bx	lr

08017b18 <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 8017b18:	b480      	push	{r7}
 8017b1a:	b083      	sub	sp, #12
 8017b1c:	af00      	add	r7, sp, #0
 8017b1e:	4603      	mov	r3, r0
 8017b20:	71fb      	strb	r3, [r7, #7]
            Ctx.BeaconState = beaconState;
        }
    }
    Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
#endif // LORAMAC_CLASSB_ENABLED
}
 8017b22:	bf00      	nop
 8017b24:	370c      	adds	r7, #12
 8017b26:	46bd      	mov	sp, r7
 8017b28:	bc80      	pop	{r7}
 8017b2a:	4770      	bx	lr

08017b2c <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 8017b2c:	b480      	push	{r7}
 8017b2e:	b083      	sub	sp, #12
 8017b30:	af00      	add	r7, sp, #0
 8017b32:	4603      	mov	r3, r0
 8017b34:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 8017b36:	bf00      	nop
 8017b38:	370c      	adds	r7, #12
 8017b3a:	46bd      	mov	sp, r7
 8017b3c:	bc80      	pop	{r7}
 8017b3e:	4770      	bx	lr

08017b40 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 8017b40:	b480      	push	{r7}
 8017b42:	b083      	sub	sp, #12
 8017b44:	af00      	add	r7, sp, #0
 8017b46:	4603      	mov	r3, r0
 8017b48:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 8017b4a:	bf00      	nop
 8017b4c:	370c      	adds	r7, #12
 8017b4e:	46bd      	mov	sp, r7
 8017b50:	bc80      	pop	{r7}
 8017b52:	4770      	bx	lr

08017b54 <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 8017b54:	b480      	push	{r7}
 8017b56:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 8017b58:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8017b5a:	4618      	mov	r0, r3
 8017b5c:	46bd      	mov	sp, r7
 8017b5e:	bc80      	pop	{r7}
 8017b60:	4770      	bx	lr

08017b62 <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 8017b62:	b480      	push	{r7}
 8017b64:	b083      	sub	sp, #12
 8017b66:	af00      	add	r7, sp, #0
 8017b68:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8017b6a:	bf00      	nop
 8017b6c:	370c      	adds	r7, #12
 8017b6e:	46bd      	mov	sp, r7
 8017b70:	bc80      	pop	{r7}
 8017b72:	4770      	bx	lr

08017b74 <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 8017b74:	b480      	push	{r7}
 8017b76:	b083      	sub	sp, #12
 8017b78:	af00      	add	r7, sp, #0
 8017b7a:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8017b7c:	bf00      	nop
 8017b7e:	370c      	adds	r7, #12
 8017b80:	46bd      	mov	sp, r7
 8017b82:	bc80      	pop	{r7}
 8017b84:	4770      	bx	lr

08017b86 <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 8017b86:	b480      	push	{r7}
 8017b88:	b083      	sub	sp, #12
 8017b8a:	af00      	add	r7, sp, #0
 8017b8c:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8017b8e:	bf00      	nop
 8017b90:	370c      	adds	r7, #12
 8017b92:	46bd      	mov	sp, r7
 8017b94:	bc80      	pop	{r7}
 8017b96:	4770      	bx	lr

08017b98 <LoRaMacClassBRxBeacon>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 8017b98:	b480      	push	{r7}
 8017b9a:	b083      	sub	sp, #12
 8017b9c:	af00      	add	r7, sp, #0
 8017b9e:	6078      	str	r0, [r7, #4]
 8017ba0:	460b      	mov	r3, r1
 8017ba2:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 8017ba4:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8017ba6:	4618      	mov	r0, r3
 8017ba8:	370c      	adds	r7, #12
 8017baa:	46bd      	mov	sp, r7
 8017bac:	bc80      	pop	{r7}
 8017bae:	4770      	bx	lr

08017bb0 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 8017bb0:	b480      	push	{r7}
 8017bb2:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8017bb4:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8017bb6:	4618      	mov	r0, r3
 8017bb8:	46bd      	mov	sp, r7
 8017bba:	bc80      	pop	{r7}
 8017bbc:	4770      	bx	lr

08017bbe <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 8017bbe:	b480      	push	{r7}
 8017bc0:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8017bc2:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8017bc4:	4618      	mov	r0, r3
 8017bc6:	46bd      	mov	sp, r7
 8017bc8:	bc80      	pop	{r7}
 8017bca:	4770      	bx	lr

08017bcc <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8017bcc:	b480      	push	{r7}
 8017bce:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8017bd0:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8017bd2:	4618      	mov	r0, r3
 8017bd4:	46bd      	mov	sp, r7
 8017bd6:	bc80      	pop	{r7}
 8017bd8:	4770      	bx	lr

08017bda <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 8017bda:	b480      	push	{r7}
 8017bdc:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8017bde:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8017be0:	4618      	mov	r0, r3
 8017be2:	46bd      	mov	sp, r7
 8017be4:	bc80      	pop	{r7}
 8017be6:	4770      	bx	lr

08017be8 <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 8017be8:	b480      	push	{r7}
 8017bea:	b083      	sub	sp, #12
 8017bec:	af00      	add	r7, sp, #0
 8017bee:	4603      	mov	r3, r0
 8017bf0:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.NvmCtx->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    Ctx.NvmCtx->PingSlotCtx.PingPeriod = CalcPingPeriod( Ctx.NvmCtx->PingSlotCtx.PingNb );
    NvmContextChange( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8017bf2:	bf00      	nop
 8017bf4:	370c      	adds	r7, #12
 8017bf6:	46bd      	mov	sp, r7
 8017bf8:	bc80      	pop	{r7}
 8017bfa:	4770      	bx	lr

08017bfc <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 8017bfc:	b480      	push	{r7}
 8017bfe:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8017c00:	bf00      	nop
 8017c02:	46bd      	mov	sp, r7
 8017c04:	bc80      	pop	{r7}
 8017c06:	4770      	bx	lr

08017c08 <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 8017c08:	b480      	push	{r7}
 8017c0a:	af00      	add	r7, sp, #0

        Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8017c0c:	bf00      	nop
 8017c0e:	46bd      	mov	sp, r7
 8017c10:	bc80      	pop	{r7}
 8017c12:	4770      	bx	lr

08017c14 <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 8017c14:	b480      	push	{r7}
 8017c16:	b083      	sub	sp, #12
 8017c18:	af00      	add	r7, sp, #0
 8017c1a:	4603      	mov	r3, r0
 8017c1c:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8017c1e:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 8017c20:	4618      	mov	r0, r3
 8017c22:	370c      	adds	r7, #12
 8017c24:	46bd      	mov	sp, r7
 8017c26:	bc80      	pop	{r7}
 8017c28:	4770      	bx	lr

08017c2a <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 8017c2a:	b480      	push	{r7}
 8017c2c:	b083      	sub	sp, #12
 8017c2e:	af00      	add	r7, sp, #0
 8017c30:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8017c32:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 8017c34:	4618      	mov	r0, r3
 8017c36:	370c      	adds	r7, #12
 8017c38:	46bd      	mov	sp, r7
 8017c3a:	bc80      	pop	{r7}
 8017c3c:	4770      	bx	lr

08017c3e <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 8017c3e:	b480      	push	{r7}
 8017c40:	b083      	sub	sp, #12
 8017c42:	af00      	add	r7, sp, #0
 8017c44:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8017c46:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 8017c48:	4618      	mov	r0, r3
 8017c4a:	370c      	adds	r7, #12
 8017c4c:	46bd      	mov	sp, r7
 8017c4e:	bc80      	pop	{r7}
 8017c50:	4770      	bx	lr

08017c52 <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 8017c52:	b480      	push	{r7}
 8017c54:	af00      	add	r7, sp, #0
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        Ctx.NvmCtx->PingSlotCtx.Ctrl.Assigned = 1;
        NvmContextChange( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8017c56:	bf00      	nop
 8017c58:	46bd      	mov	sp, r7
 8017c5a:	bc80      	pop	{r7}
 8017c5c:	4770      	bx	lr

08017c5e <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 8017c5e:	b480      	push	{r7}
 8017c60:	b083      	sub	sp, #12
 8017c62:	af00      	add	r7, sp, #0
 8017c64:	4603      	mov	r3, r0
 8017c66:	6039      	str	r1, [r7, #0]
 8017c68:	71fb      	strb	r3, [r7, #7]
        NvmContextChange( );
    }

    return status;
#else
    return 0;
 8017c6a:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8017c6c:	4618      	mov	r0, r3
 8017c6e:	370c      	adds	r7, #12
 8017c70:	46bd      	mov	sp, r7
 8017c72:	bc80      	pop	{r7}
 8017c74:	4770      	bx	lr

08017c76 <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 8017c76:	b480      	push	{r7}
 8017c78:	b083      	sub	sp, #12
 8017c7a:	af00      	add	r7, sp, #0
 8017c7c:	4603      	mov	r3, r0
 8017c7e:	603a      	str	r2, [r7, #0]
 8017c80:	80fb      	strh	r3, [r7, #6]
 8017c82:	460b      	mov	r3, r1
 8017c84:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8017c86:	bf00      	nop
 8017c88:	370c      	adds	r7, #12
 8017c8a:	46bd      	mov	sp, r7
 8017c8c:	bc80      	pop	{r7}
 8017c8e:	4770      	bx	lr

08017c90 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 8017c90:	b480      	push	{r7}
 8017c92:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8017c94:	bf00      	nop
 8017c96:	46bd      	mov	sp, r7
 8017c98:	bc80      	pop	{r7}
 8017c9a:	4770      	bx	lr

08017c9c <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 8017c9c:	b480      	push	{r7}
 8017c9e:	b083      	sub	sp, #12
 8017ca0:	af00      	add	r7, sp, #0
 8017ca2:	6078      	str	r0, [r7, #4]
        NvmContextChange( );
        return true;
    }
    return false;
#else
    return false;
 8017ca4:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8017ca6:	4618      	mov	r0, r3
 8017ca8:	370c      	adds	r7, #12
 8017caa:	46bd      	mov	sp, r7
 8017cac:	bc80      	pop	{r7}
 8017cae:	4770      	bx	lr

08017cb0 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 8017cb0:	b480      	push	{r7}
 8017cb2:	b083      	sub	sp, #12
 8017cb4:	af00      	add	r7, sp, #0
 8017cb6:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 8017cb8:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8017cba:	4618      	mov	r0, r3
 8017cbc:	370c      	adds	r7, #12
 8017cbe:	46bd      	mov	sp, r7
 8017cc0:	bc80      	pop	{r7}
 8017cc2:	4770      	bx	lr

08017cc4 <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 8017cc4:	b480      	push	{r7}
 8017cc6:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8017cc8:	bf00      	nop
 8017cca:	46bd      	mov	sp, r7
 8017ccc:	bc80      	pop	{r7}
 8017cce:	4770      	bx	lr

08017cd0 <LoRaMacClassBProcess>:
    }
#endif // LORAMAC_CLASSB_ENABLED
}

void LoRaMacClassBProcess( void )
{
 8017cd0:	b480      	push	{r7}
 8017cd2:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8017cd4:	bf00      	nop
 8017cd6:	46bd      	mov	sp, r7
 8017cd8:	bc80      	pop	{r7}
 8017cda:	4770      	bx	lr

08017cdc <IsSlotFree>:
 *
 * \param[IN]     slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 8017cdc:	b480      	push	{r7}
 8017cde:	b085      	sub	sp, #20
 8017ce0:	af00      	add	r7, sp, #0
 8017ce2:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 8017ce4:	687b      	ldr	r3, [r7, #4]
 8017ce6:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8017ce8:	2300      	movs	r3, #0
 8017cea:	81fb      	strh	r3, [r7, #14]
 8017cec:	e00a      	b.n	8017d04 <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 8017cee:	89fb      	ldrh	r3, [r7, #14]
 8017cf0:	68ba      	ldr	r2, [r7, #8]
 8017cf2:	4413      	add	r3, r2
 8017cf4:	781b      	ldrb	r3, [r3, #0]
 8017cf6:	2b00      	cmp	r3, #0
 8017cf8:	d001      	beq.n	8017cfe <IsSlotFree+0x22>
        {
            return false;
 8017cfa:	2300      	movs	r3, #0
 8017cfc:	e006      	b.n	8017d0c <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8017cfe:	89fb      	ldrh	r3, [r7, #14]
 8017d00:	3301      	adds	r3, #1
 8017d02:	81fb      	strh	r3, [r7, #14]
 8017d04:	89fb      	ldrh	r3, [r7, #14]
 8017d06:	2b0f      	cmp	r3, #15
 8017d08:	d9f1      	bls.n	8017cee <IsSlotFree+0x12>
        }
    }
    return true;
 8017d0a:	2301      	movs	r3, #1
}
 8017d0c:	4618      	mov	r0, r3
 8017d0e:	3714      	adds	r7, #20
 8017d10:	46bd      	mov	sp, r7
 8017d12:	bc80      	pop	{r7}
 8017d14:	4770      	bx	lr
	...

08017d18 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 8017d18:	b580      	push	{r7, lr}
 8017d1a:	b082      	sub	sp, #8
 8017d1c:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 8017d1e:	2300      	movs	r3, #0
 8017d20:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 8017d22:	e007      	b.n	8017d34 <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 8017d24:	79fb      	ldrb	r3, [r7, #7]
 8017d26:	3301      	adds	r3, #1
 8017d28:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 8017d2a:	79fb      	ldrb	r3, [r7, #7]
 8017d2c:	2b0f      	cmp	r3, #15
 8017d2e:	d101      	bne.n	8017d34 <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 8017d30:	2300      	movs	r3, #0
 8017d32:	e012      	b.n	8017d5a <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 8017d34:	79fb      	ldrb	r3, [r7, #7]
 8017d36:	011b      	lsls	r3, r3, #4
 8017d38:	3308      	adds	r3, #8
 8017d3a:	4a0a      	ldr	r2, [pc, #40]	; (8017d64 <MallocNewMacCommandSlot+0x4c>)
 8017d3c:	4413      	add	r3, r2
 8017d3e:	4618      	mov	r0, r3
 8017d40:	f7ff ffcc 	bl	8017cdc <IsSlotFree>
 8017d44:	4603      	mov	r3, r0
 8017d46:	f083 0301 	eor.w	r3, r3, #1
 8017d4a:	b2db      	uxtb	r3, r3
 8017d4c:	2b00      	cmp	r3, #0
 8017d4e:	d1e9      	bne.n	8017d24 <MallocNewMacCommandSlot+0xc>
        }
    }

    return &NvmCtx.MacCommandSlots[itr];
 8017d50:	79fb      	ldrb	r3, [r7, #7]
 8017d52:	011b      	lsls	r3, r3, #4
 8017d54:	3308      	adds	r3, #8
 8017d56:	4a03      	ldr	r2, [pc, #12]	; (8017d64 <MallocNewMacCommandSlot+0x4c>)
 8017d58:	4413      	add	r3, r2
}
 8017d5a:	4618      	mov	r0, r3
 8017d5c:	3708      	adds	r7, #8
 8017d5e:	46bd      	mov	sp, r7
 8017d60:	bd80      	pop	{r7, pc}
 8017d62:	bf00      	nop
 8017d64:	20001024 	.word	0x20001024

08017d68 <FreeMacCommandSlot>:
 * \param[IN]     slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 8017d68:	b580      	push	{r7, lr}
 8017d6a:	b082      	sub	sp, #8
 8017d6c:	af00      	add	r7, sp, #0
 8017d6e:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 8017d70:	687b      	ldr	r3, [r7, #4]
 8017d72:	2b00      	cmp	r3, #0
 8017d74:	d101      	bne.n	8017d7a <FreeMacCommandSlot+0x12>
    {
        return false;
 8017d76:	2300      	movs	r3, #0
 8017d78:	e005      	b.n	8017d86 <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8017d7a:	2210      	movs	r2, #16
 8017d7c:	2100      	movs	r1, #0
 8017d7e:	6878      	ldr	r0, [r7, #4]
 8017d80:	f005 fc2e 	bl	801d5e0 <memset1>

    return true;
 8017d84:	2301      	movs	r3, #1
}
 8017d86:	4618      	mov	r0, r3
 8017d88:	3708      	adds	r7, #8
 8017d8a:	46bd      	mov	sp, r7
 8017d8c:	bd80      	pop	{r7, pc}

08017d8e <LinkedListInit>:
 *
 * \param[IN]     list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 8017d8e:	b480      	push	{r7}
 8017d90:	b083      	sub	sp, #12
 8017d92:	af00      	add	r7, sp, #0
 8017d94:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 8017d96:	687b      	ldr	r3, [r7, #4]
 8017d98:	2b00      	cmp	r3, #0
 8017d9a:	d101      	bne.n	8017da0 <LinkedListInit+0x12>
    {
        return false;
 8017d9c:	2300      	movs	r3, #0
 8017d9e:	e006      	b.n	8017dae <LinkedListInit+0x20>
    }

    list->First = NULL;
 8017da0:	687b      	ldr	r3, [r7, #4]
 8017da2:	2200      	movs	r2, #0
 8017da4:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 8017da6:	687b      	ldr	r3, [r7, #4]
 8017da8:	2200      	movs	r2, #0
 8017daa:	605a      	str	r2, [r3, #4]

    return true;
 8017dac:	2301      	movs	r3, #1
}
 8017dae:	4618      	mov	r0, r3
 8017db0:	370c      	adds	r7, #12
 8017db2:	46bd      	mov	sp, r7
 8017db4:	bc80      	pop	{r7}
 8017db6:	4770      	bx	lr

08017db8 <LinkedListAdd>:
 * \param[IN]     list           - List where the element shall be added.
 * \param[IN]     element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8017db8:	b480      	push	{r7}
 8017dba:	b083      	sub	sp, #12
 8017dbc:	af00      	add	r7, sp, #0
 8017dbe:	6078      	str	r0, [r7, #4]
 8017dc0:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8017dc2:	687b      	ldr	r3, [r7, #4]
 8017dc4:	2b00      	cmp	r3, #0
 8017dc6:	d002      	beq.n	8017dce <LinkedListAdd+0x16>
 8017dc8:	683b      	ldr	r3, [r7, #0]
 8017dca:	2b00      	cmp	r3, #0
 8017dcc:	d101      	bne.n	8017dd2 <LinkedListAdd+0x1a>
    {
        return false;
 8017dce:	2300      	movs	r3, #0
 8017dd0:	e015      	b.n	8017dfe <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 8017dd2:	687b      	ldr	r3, [r7, #4]
 8017dd4:	681b      	ldr	r3, [r3, #0]
 8017dd6:	2b00      	cmp	r3, #0
 8017dd8:	d102      	bne.n	8017de0 <LinkedListAdd+0x28>
    {
        list->First = element;
 8017dda:	687b      	ldr	r3, [r7, #4]
 8017ddc:	683a      	ldr	r2, [r7, #0]
 8017dde:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8017de0:	687b      	ldr	r3, [r7, #4]
 8017de2:	685b      	ldr	r3, [r3, #4]
 8017de4:	2b00      	cmp	r3, #0
 8017de6:	d003      	beq.n	8017df0 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8017de8:	687b      	ldr	r3, [r7, #4]
 8017dea:	685b      	ldr	r3, [r3, #4]
 8017dec:	683a      	ldr	r2, [r7, #0]
 8017dee:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8017df0:	683b      	ldr	r3, [r7, #0]
 8017df2:	2200      	movs	r2, #0
 8017df4:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 8017df6:	687b      	ldr	r3, [r7, #4]
 8017df8:	683a      	ldr	r2, [r7, #0]
 8017dfa:	605a      	str	r2, [r3, #4]

    return true;
 8017dfc:	2301      	movs	r3, #1
}
 8017dfe:	4618      	mov	r0, r3
 8017e00:	370c      	adds	r7, #12
 8017e02:	46bd      	mov	sp, r7
 8017e04:	bc80      	pop	{r7}
 8017e06:	4770      	bx	lr

08017e08 <LinkedListGetPrevious>:
 * \param[IN]     list           - List
 * \param[IN]     element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8017e08:	b480      	push	{r7}
 8017e0a:	b085      	sub	sp, #20
 8017e0c:	af00      	add	r7, sp, #0
 8017e0e:	6078      	str	r0, [r7, #4]
 8017e10:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8017e12:	687b      	ldr	r3, [r7, #4]
 8017e14:	2b00      	cmp	r3, #0
 8017e16:	d002      	beq.n	8017e1e <LinkedListGetPrevious+0x16>
 8017e18:	683b      	ldr	r3, [r7, #0]
 8017e1a:	2b00      	cmp	r3, #0
 8017e1c:	d101      	bne.n	8017e22 <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 8017e1e:	2300      	movs	r3, #0
 8017e20:	e016      	b.n	8017e50 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 8017e22:	687b      	ldr	r3, [r7, #4]
 8017e24:	681b      	ldr	r3, [r3, #0]
 8017e26:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 8017e28:	683a      	ldr	r2, [r7, #0]
 8017e2a:	68fb      	ldr	r3, [r7, #12]
 8017e2c:	429a      	cmp	r2, r3
 8017e2e:	d00c      	beq.n	8017e4a <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8017e30:	e002      	b.n	8017e38 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 8017e32:	68fb      	ldr	r3, [r7, #12]
 8017e34:	681b      	ldr	r3, [r3, #0]
 8017e36:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8017e38:	68fb      	ldr	r3, [r7, #12]
 8017e3a:	2b00      	cmp	r3, #0
 8017e3c:	d007      	beq.n	8017e4e <LinkedListGetPrevious+0x46>
 8017e3e:	68fb      	ldr	r3, [r7, #12]
 8017e40:	681b      	ldr	r3, [r3, #0]
 8017e42:	683a      	ldr	r2, [r7, #0]
 8017e44:	429a      	cmp	r2, r3
 8017e46:	d1f4      	bne.n	8017e32 <LinkedListGetPrevious+0x2a>
 8017e48:	e001      	b.n	8017e4e <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 8017e4a:	2300      	movs	r3, #0
 8017e4c:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 8017e4e:	68fb      	ldr	r3, [r7, #12]
}
 8017e50:	4618      	mov	r0, r3
 8017e52:	3714      	adds	r7, #20
 8017e54:	46bd      	mov	sp, r7
 8017e56:	bc80      	pop	{r7}
 8017e58:	4770      	bx	lr

08017e5a <LinkedListRemove>:
 * \param[IN]     list           - List where the element shall be removed from.
 * \param[IN]     element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 8017e5a:	b580      	push	{r7, lr}
 8017e5c:	b084      	sub	sp, #16
 8017e5e:	af00      	add	r7, sp, #0
 8017e60:	6078      	str	r0, [r7, #4]
 8017e62:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8017e64:	687b      	ldr	r3, [r7, #4]
 8017e66:	2b00      	cmp	r3, #0
 8017e68:	d002      	beq.n	8017e70 <LinkedListRemove+0x16>
 8017e6a:	683b      	ldr	r3, [r7, #0]
 8017e6c:	2b00      	cmp	r3, #0
 8017e6e:	d101      	bne.n	8017e74 <LinkedListRemove+0x1a>
    {
        return false;
 8017e70:	2300      	movs	r3, #0
 8017e72:	e020      	b.n	8017eb6 <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 8017e74:	6839      	ldr	r1, [r7, #0]
 8017e76:	6878      	ldr	r0, [r7, #4]
 8017e78:	f7ff ffc6 	bl	8017e08 <LinkedListGetPrevious>
 8017e7c:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 8017e7e:	687b      	ldr	r3, [r7, #4]
 8017e80:	681b      	ldr	r3, [r3, #0]
 8017e82:	683a      	ldr	r2, [r7, #0]
 8017e84:	429a      	cmp	r2, r3
 8017e86:	d103      	bne.n	8017e90 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 8017e88:	683b      	ldr	r3, [r7, #0]
 8017e8a:	681a      	ldr	r2, [r3, #0]
 8017e8c:	687b      	ldr	r3, [r7, #4]
 8017e8e:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 8017e90:	687b      	ldr	r3, [r7, #4]
 8017e92:	685b      	ldr	r3, [r3, #4]
 8017e94:	683a      	ldr	r2, [r7, #0]
 8017e96:	429a      	cmp	r2, r3
 8017e98:	d102      	bne.n	8017ea0 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 8017e9a:	687b      	ldr	r3, [r7, #4]
 8017e9c:	68fa      	ldr	r2, [r7, #12]
 8017e9e:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 8017ea0:	68fb      	ldr	r3, [r7, #12]
 8017ea2:	2b00      	cmp	r3, #0
 8017ea4:	d003      	beq.n	8017eae <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 8017ea6:	683b      	ldr	r3, [r7, #0]
 8017ea8:	681a      	ldr	r2, [r3, #0]
 8017eaa:	68fb      	ldr	r3, [r7, #12]
 8017eac:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 8017eae:	683b      	ldr	r3, [r7, #0]
 8017eb0:	2200      	movs	r2, #0
 8017eb2:	601a      	str	r2, [r3, #0]

    return true;
 8017eb4:	2301      	movs	r3, #1
}
 8017eb6:	4618      	mov	r0, r3
 8017eb8:	3710      	adds	r7, #16
 8017eba:	46bd      	mov	sp, r7
 8017ebc:	bd80      	pop	{r7, pc}

08017ebe <IsSticky>:
 * \param[IN]   cid                - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 8017ebe:	b480      	push	{r7}
 8017ec0:	b083      	sub	sp, #12
 8017ec2:	af00      	add	r7, sp, #0
 8017ec4:	4603      	mov	r3, r0
 8017ec6:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8017ec8:	79fb      	ldrb	r3, [r7, #7]
 8017eca:	2b05      	cmp	r3, #5
 8017ecc:	d004      	beq.n	8017ed8 <IsSticky+0x1a>
 8017ece:	2b05      	cmp	r3, #5
 8017ed0:	db04      	blt.n	8017edc <IsSticky+0x1e>
 8017ed2:	3b08      	subs	r3, #8
 8017ed4:	2b02      	cmp	r3, #2
 8017ed6:	d801      	bhi.n	8017edc <IsSticky+0x1e>
    {
        case MOTE_MAC_DL_CHANNEL_ANS:
        case MOTE_MAC_RX_PARAM_SETUP_ANS:
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
            return true;
 8017ed8:	2301      	movs	r3, #1
 8017eda:	e000      	b.n	8017ede <IsSticky+0x20>
        default:
            return false;
 8017edc:	2300      	movs	r3, #0
    }
}
 8017ede:	4618      	mov	r0, r3
 8017ee0:	370c      	adds	r7, #12
 8017ee2:	46bd      	mov	sp, r7
 8017ee4:	bc80      	pop	{r7}
 8017ee6:	4770      	bx	lr

08017ee8 <NvmCtxCallback>:

/*
 * \brief Wrapper function for the NvmCtx
 */
static void NvmCtxCallback( void )
{
 8017ee8:	b580      	push	{r7, lr}
 8017eea:	af00      	add	r7, sp, #0
    if( CommandsNvmCtxChanged != NULL )
 8017eec:	4b04      	ldr	r3, [pc, #16]	; (8017f00 <NvmCtxCallback+0x18>)
 8017eee:	681b      	ldr	r3, [r3, #0]
 8017ef0:	2b00      	cmp	r3, #0
 8017ef2:	d002      	beq.n	8017efa <NvmCtxCallback+0x12>
    {
        CommandsNvmCtxChanged( );
 8017ef4:	4b02      	ldr	r3, [pc, #8]	; (8017f00 <NvmCtxCallback+0x18>)
 8017ef6:	681b      	ldr	r3, [r3, #0]
 8017ef8:	4798      	blx	r3
    }
}
 8017efa:	bf00      	nop
 8017efc:	bd80      	pop	{r7, pc}
 8017efe:	bf00      	nop
 8017f00:	20001020 	.word	0x20001020

08017f04 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( LoRaMacCommandsNvmEvent commandsNvmCtxChanged )
{
 8017f04:	b580      	push	{r7, lr}
 8017f06:	b082      	sub	sp, #8
 8017f08:	af00      	add	r7, sp, #0
 8017f0a:	6078      	str	r0, [r7, #4]
    // Initialize with default
    memset1( ( uint8_t* )&NvmCtx, 0, sizeof( NvmCtx ) );
 8017f0c:	22fc      	movs	r2, #252	; 0xfc
 8017f0e:	2100      	movs	r1, #0
 8017f10:	4806      	ldr	r0, [pc, #24]	; (8017f2c <LoRaMacCommandsInit+0x28>)
 8017f12:	f005 fb65 	bl	801d5e0 <memset1>

    LinkedListInit( &NvmCtx.MacCommandList );
 8017f16:	4805      	ldr	r0, [pc, #20]	; (8017f2c <LoRaMacCommandsInit+0x28>)
 8017f18:	f7ff ff39 	bl	8017d8e <LinkedListInit>

    // Assign callback
    CommandsNvmCtxChanged = commandsNvmCtxChanged;
 8017f1c:	4a04      	ldr	r2, [pc, #16]	; (8017f30 <LoRaMacCommandsInit+0x2c>)
 8017f1e:	687b      	ldr	r3, [r7, #4]
 8017f20:	6013      	str	r3, [r2, #0]

    return LORAMAC_COMMANDS_SUCCESS;
 8017f22:	2300      	movs	r3, #0
}
 8017f24:	4618      	mov	r0, r3
 8017f26:	3708      	adds	r7, #8
 8017f28:	46bd      	mov	sp, r7
 8017f2a:	bd80      	pop	{r7, pc}
 8017f2c:	20001024 	.word	0x20001024
 8017f30:	20001020 	.word	0x20001020

08017f34 <LoRaMacCommandsRestoreNvmCtx>:

LoRaMacCommandStatus_t LoRaMacCommandsRestoreNvmCtx( void* commandsNvmCtx )
{
 8017f34:	b580      	push	{r7, lr}
 8017f36:	b082      	sub	sp, #8
 8017f38:	af00      	add	r7, sp, #0
 8017f3a:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( commandsNvmCtx != NULL )
 8017f3c:	687b      	ldr	r3, [r7, #4]
 8017f3e:	2b00      	cmp	r3, #0
 8017f40:	d006      	beq.n	8017f50 <LoRaMacCommandsRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCtx, ( uint8_t* )commandsNvmCtx, sizeof( NvmCtx ) );
 8017f42:	22fc      	movs	r2, #252	; 0xfc
 8017f44:	6879      	ldr	r1, [r7, #4]
 8017f46:	4805      	ldr	r0, [pc, #20]	; (8017f5c <LoRaMacCommandsRestoreNvmCtx+0x28>)
 8017f48:	f005 fb0f 	bl	801d56a <memcpy1>
        return LORAMAC_COMMANDS_SUCCESS;
 8017f4c:	2300      	movs	r3, #0
 8017f4e:	e000      	b.n	8017f52 <LoRaMacCommandsRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8017f50:	2301      	movs	r3, #1
    }
}
 8017f52:	4618      	mov	r0, r3
 8017f54:	3708      	adds	r7, #8
 8017f56:	46bd      	mov	sp, r7
 8017f58:	bd80      	pop	{r7, pc}
 8017f5a:	bf00      	nop
 8017f5c:	20001024 	.word	0x20001024

08017f60 <LoRaMacCommandsGetNvmCtx>:

void* LoRaMacCommandsGetNvmCtx( size_t* commandsNvmCtxSize )
{
 8017f60:	b480      	push	{r7}
 8017f62:	b083      	sub	sp, #12
 8017f64:	af00      	add	r7, sp, #0
 8017f66:	6078      	str	r0, [r7, #4]
    *commandsNvmCtxSize = sizeof( NvmCtx );
 8017f68:	687b      	ldr	r3, [r7, #4]
 8017f6a:	22fc      	movs	r2, #252	; 0xfc
 8017f6c:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 8017f6e:	4b03      	ldr	r3, [pc, #12]	; (8017f7c <LoRaMacCommandsGetNvmCtx+0x1c>)
}
 8017f70:	4618      	mov	r0, r3
 8017f72:	370c      	adds	r7, #12
 8017f74:	46bd      	mov	sp, r7
 8017f76:	bc80      	pop	{r7}
 8017f78:	4770      	bx	lr
 8017f7a:	bf00      	nop
 8017f7c:	20001024 	.word	0x20001024

08017f80 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 8017f80:	b580      	push	{r7, lr}
 8017f82:	b086      	sub	sp, #24
 8017f84:	af00      	add	r7, sp, #0
 8017f86:	4603      	mov	r3, r0
 8017f88:	60b9      	str	r1, [r7, #8]
 8017f8a:	607a      	str	r2, [r7, #4]
 8017f8c:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 8017f8e:	68bb      	ldr	r3, [r7, #8]
 8017f90:	2b00      	cmp	r3, #0
 8017f92:	d101      	bne.n	8017f98 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8017f94:	2301      	movs	r3, #1
 8017f96:	e035      	b.n	8018004 <LoRaMacCommandsAddCmd+0x84>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 8017f98:	f7ff febe 	bl	8017d18 <MallocNewMacCommandSlot>
 8017f9c:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 8017f9e:	697b      	ldr	r3, [r7, #20]
 8017fa0:	2b00      	cmp	r3, #0
 8017fa2:	d101      	bne.n	8017fa8 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 8017fa4:	2302      	movs	r3, #2
 8017fa6:	e02d      	b.n	8018004 <LoRaMacCommandsAddCmd+0x84>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &NvmCtx.MacCommandList, newCmd ) == false )
 8017fa8:	6979      	ldr	r1, [r7, #20]
 8017faa:	4818      	ldr	r0, [pc, #96]	; (801800c <LoRaMacCommandsAddCmd+0x8c>)
 8017fac:	f7ff ff04 	bl	8017db8 <LinkedListAdd>
 8017fb0:	4603      	mov	r3, r0
 8017fb2:	f083 0301 	eor.w	r3, r3, #1
 8017fb6:	b2db      	uxtb	r3, r3
 8017fb8:	2b00      	cmp	r3, #0
 8017fba:	d001      	beq.n	8017fc0 <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 8017fbc:	2305      	movs	r3, #5
 8017fbe:	e021      	b.n	8018004 <LoRaMacCommandsAddCmd+0x84>
    }

    // Set Values
    newCmd->CID = cid;
 8017fc0:	697b      	ldr	r3, [r7, #20]
 8017fc2:	7bfa      	ldrb	r2, [r7, #15]
 8017fc4:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 8017fc6:	697b      	ldr	r3, [r7, #20]
 8017fc8:	687a      	ldr	r2, [r7, #4]
 8017fca:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 8017fcc:	697b      	ldr	r3, [r7, #20]
 8017fce:	3305      	adds	r3, #5
 8017fd0:	687a      	ldr	r2, [r7, #4]
 8017fd2:	b292      	uxth	r2, r2
 8017fd4:	68b9      	ldr	r1, [r7, #8]
 8017fd6:	4618      	mov	r0, r3
 8017fd8:	f005 fac7 	bl	801d56a <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 8017fdc:	7bfb      	ldrb	r3, [r7, #15]
 8017fde:	4618      	mov	r0, r3
 8017fe0:	f7ff ff6d 	bl	8017ebe <IsSticky>
 8017fe4:	4603      	mov	r3, r0
 8017fe6:	461a      	mov	r2, r3
 8017fe8:	697b      	ldr	r3, [r7, #20]
 8017fea:	731a      	strb	r2, [r3, #12]

    NvmCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 8017fec:	4b07      	ldr	r3, [pc, #28]	; (801800c <LoRaMacCommandsAddCmd+0x8c>)
 8017fee:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8017ff2:	687b      	ldr	r3, [r7, #4]
 8017ff4:	4413      	add	r3, r2
 8017ff6:	3301      	adds	r3, #1
 8017ff8:	4a04      	ldr	r2, [pc, #16]	; (801800c <LoRaMacCommandsAddCmd+0x8c>)
 8017ffa:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    NvmCtxCallback( );
 8017ffe:	f7ff ff73 	bl	8017ee8 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8018002:	2300      	movs	r3, #0
}
 8018004:	4618      	mov	r0, r3
 8018006:	3718      	adds	r7, #24
 8018008:	46bd      	mov	sp, r7
 801800a:	bd80      	pop	{r7, pc}
 801800c:	20001024 	.word	0x20001024

08018010 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 8018010:	b580      	push	{r7, lr}
 8018012:	b082      	sub	sp, #8
 8018014:	af00      	add	r7, sp, #0
 8018016:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 8018018:	687b      	ldr	r3, [r7, #4]
 801801a:	2b00      	cmp	r3, #0
 801801c:	d101      	bne.n	8018022 <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801801e:	2301      	movs	r3, #1
 8018020:	e023      	b.n	801806a <LoRaMacCommandsRemoveCmd+0x5a>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &NvmCtx.MacCommandList, macCmd ) == false )
 8018022:	6879      	ldr	r1, [r7, #4]
 8018024:	4813      	ldr	r0, [pc, #76]	; (8018074 <LoRaMacCommandsRemoveCmd+0x64>)
 8018026:	f7ff ff18 	bl	8017e5a <LinkedListRemove>
 801802a:	4603      	mov	r3, r0
 801802c:	f083 0301 	eor.w	r3, r3, #1
 8018030:	b2db      	uxtb	r3, r3
 8018032:	2b00      	cmp	r3, #0
 8018034:	d001      	beq.n	801803a <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 8018036:	2303      	movs	r3, #3
 8018038:	e017      	b.n	801806a <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 801803a:	4b0e      	ldr	r3, [pc, #56]	; (8018074 <LoRaMacCommandsRemoveCmd+0x64>)
 801803c:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8018040:	687b      	ldr	r3, [r7, #4]
 8018042:	689b      	ldr	r3, [r3, #8]
 8018044:	1ad3      	subs	r3, r2, r3
 8018046:	3b01      	subs	r3, #1
 8018048:	4a0a      	ldr	r2, [pc, #40]	; (8018074 <LoRaMacCommandsRemoveCmd+0x64>)
 801804a:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 801804e:	6878      	ldr	r0, [r7, #4]
 8018050:	f7ff fe8a 	bl	8017d68 <FreeMacCommandSlot>
 8018054:	4603      	mov	r3, r0
 8018056:	f083 0301 	eor.w	r3, r3, #1
 801805a:	b2db      	uxtb	r3, r3
 801805c:	2b00      	cmp	r3, #0
 801805e:	d001      	beq.n	8018064 <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 8018060:	2305      	movs	r3, #5
 8018062:	e002      	b.n	801806a <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtxCallback( );
 8018064:	f7ff ff40 	bl	8017ee8 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8018068:	2300      	movs	r3, #0
}
 801806a:	4618      	mov	r0, r3
 801806c:	3708      	adds	r7, #8
 801806e:	46bd      	mov	sp, r7
 8018070:	bd80      	pop	{r7, pc}
 8018072:	bf00      	nop
 8018074:	20001024 	.word	0x20001024

08018078 <LoRaMacCommandsRemoveNoneStickyCmds>:
    }
    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 8018078:	b580      	push	{r7, lr}
 801807a:	b082      	sub	sp, #8
 801807c:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 801807e:	4b10      	ldr	r3, [pc, #64]	; (80180c0 <LoRaMacCommandsRemoveNoneStickyCmds+0x48>)
 8018080:	681b      	ldr	r3, [r3, #0]
 8018082:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8018084:	e012      	b.n	80180ac <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 8018086:	687b      	ldr	r3, [r7, #4]
 8018088:	7b1b      	ldrb	r3, [r3, #12]
 801808a:	f083 0301 	eor.w	r3, r3, #1
 801808e:	b2db      	uxtb	r3, r3
 8018090:	2b00      	cmp	r3, #0
 8018092:	d008      	beq.n	80180a6 <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 8018094:	687b      	ldr	r3, [r7, #4]
 8018096:	681b      	ldr	r3, [r3, #0]
 8018098:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 801809a:	6878      	ldr	r0, [r7, #4]
 801809c:	f7ff ffb8 	bl	8018010 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 80180a0:	683b      	ldr	r3, [r7, #0]
 80180a2:	607b      	str	r3, [r7, #4]
 80180a4:	e002      	b.n	80180ac <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 80180a6:	687b      	ldr	r3, [r7, #4]
 80180a8:	681b      	ldr	r3, [r3, #0]
 80180aa:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 80180ac:	687b      	ldr	r3, [r7, #4]
 80180ae:	2b00      	cmp	r3, #0
 80180b0:	d1e9      	bne.n	8018086 <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    NvmCtxCallback( );
 80180b2:	f7ff ff19 	bl	8017ee8 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 80180b6:	2300      	movs	r3, #0
}
 80180b8:	4618      	mov	r0, r3
 80180ba:	3708      	adds	r7, #8
 80180bc:	46bd      	mov	sp, r7
 80180be:	bd80      	pop	{r7, pc}
 80180c0:	20001024 	.word	0x20001024

080180c4 <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 80180c4:	b580      	push	{r7, lr}
 80180c6:	b082      	sub	sp, #8
 80180c8:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 80180ca:	4b0f      	ldr	r3, [pc, #60]	; (8018108 <LoRaMacCommandsRemoveStickyAnsCmds+0x44>)
 80180cc:	681b      	ldr	r3, [r3, #0]
 80180ce:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 80180d0:	e00f      	b.n	80180f2 <LoRaMacCommandsRemoveStickyAnsCmds+0x2e>
    {
        nexElement = curElement->Next;
 80180d2:	687b      	ldr	r3, [r7, #4]
 80180d4:	681b      	ldr	r3, [r3, #0]
 80180d6:	603b      	str	r3, [r7, #0]
        if( IsSticky( curElement->CID ) == true )
 80180d8:	687b      	ldr	r3, [r7, #4]
 80180da:	791b      	ldrb	r3, [r3, #4]
 80180dc:	4618      	mov	r0, r3
 80180de:	f7ff feee 	bl	8017ebe <IsSticky>
 80180e2:	4603      	mov	r3, r0
 80180e4:	2b00      	cmp	r3, #0
 80180e6:	d002      	beq.n	80180ee <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 80180e8:	6878      	ldr	r0, [r7, #4]
 80180ea:	f7ff ff91 	bl	8018010 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 80180ee:	683b      	ldr	r3, [r7, #0]
 80180f0:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 80180f2:	687b      	ldr	r3, [r7, #4]
 80180f4:	2b00      	cmp	r3, #0
 80180f6:	d1ec      	bne.n	80180d2 <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    NvmCtxCallback( );
 80180f8:	f7ff fef6 	bl	8017ee8 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 80180fc:	2300      	movs	r3, #0
}
 80180fe:	4618      	mov	r0, r3
 8018100:	3708      	adds	r7, #8
 8018102:	46bd      	mov	sp, r7
 8018104:	bd80      	pop	{r7, pc}
 8018106:	bf00      	nop
 8018108:	20001024 	.word	0x20001024

0801810c <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 801810c:	b480      	push	{r7}
 801810e:	b083      	sub	sp, #12
 8018110:	af00      	add	r7, sp, #0
 8018112:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 8018114:	687b      	ldr	r3, [r7, #4]
 8018116:	2b00      	cmp	r3, #0
 8018118:	d101      	bne.n	801811e <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801811a:	2301      	movs	r3, #1
 801811c:	e005      	b.n	801812a <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = NvmCtx.SerializedCmdsSize;
 801811e:	4b05      	ldr	r3, [pc, #20]	; (8018134 <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 8018120:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8018124:	687b      	ldr	r3, [r7, #4]
 8018126:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8018128:	2300      	movs	r3, #0
}
 801812a:	4618      	mov	r0, r3
 801812c:	370c      	adds	r7, #12
 801812e:	46bd      	mov	sp, r7
 8018130:	bc80      	pop	{r7}
 8018132:	4770      	bx	lr
 8018134:	20001024 	.word	0x20001024

08018138 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8018138:	b580      	push	{r7, lr}
 801813a:	b088      	sub	sp, #32
 801813c:	af00      	add	r7, sp, #0
 801813e:	60f8      	str	r0, [r7, #12]
 8018140:	60b9      	str	r1, [r7, #8]
 8018142:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = NvmCtx.MacCommandList.First;
 8018144:	4b25      	ldr	r3, [pc, #148]	; (80181dc <LoRaMacCommandsSerializeCmds+0xa4>)
 8018146:	681b      	ldr	r3, [r3, #0]
 8018148:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 801814a:	2300      	movs	r3, #0
 801814c:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 801814e:	687b      	ldr	r3, [r7, #4]
 8018150:	2b00      	cmp	r3, #0
 8018152:	d002      	beq.n	801815a <LoRaMacCommandsSerializeCmds+0x22>
 8018154:	68bb      	ldr	r3, [r7, #8]
 8018156:	2b00      	cmp	r3, #0
 8018158:	d126      	bne.n	80181a8 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801815a:	2301      	movs	r3, #1
 801815c:	e039      	b.n	80181d2 <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 801815e:	7efb      	ldrb	r3, [r7, #27]
 8018160:	68fa      	ldr	r2, [r7, #12]
 8018162:	1ad2      	subs	r2, r2, r3
 8018164:	69fb      	ldr	r3, [r7, #28]
 8018166:	689b      	ldr	r3, [r3, #8]
 8018168:	3301      	adds	r3, #1
 801816a:	429a      	cmp	r2, r3
 801816c:	d320      	bcc.n	80181b0 <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 801816e:	7efb      	ldrb	r3, [r7, #27]
 8018170:	1c5a      	adds	r2, r3, #1
 8018172:	76fa      	strb	r2, [r7, #27]
 8018174:	461a      	mov	r2, r3
 8018176:	687b      	ldr	r3, [r7, #4]
 8018178:	4413      	add	r3, r2
 801817a:	69fa      	ldr	r2, [r7, #28]
 801817c:	7912      	ldrb	r2, [r2, #4]
 801817e:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 8018180:	7efb      	ldrb	r3, [r7, #27]
 8018182:	687a      	ldr	r2, [r7, #4]
 8018184:	18d0      	adds	r0, r2, r3
 8018186:	69fb      	ldr	r3, [r7, #28]
 8018188:	1d59      	adds	r1, r3, #5
 801818a:	69fb      	ldr	r3, [r7, #28]
 801818c:	689b      	ldr	r3, [r3, #8]
 801818e:	b29b      	uxth	r3, r3
 8018190:	461a      	mov	r2, r3
 8018192:	f005 f9ea 	bl	801d56a <memcpy1>
            itr += curElement->PayloadSize;
 8018196:	69fb      	ldr	r3, [r7, #28]
 8018198:	689b      	ldr	r3, [r3, #8]
 801819a:	b2da      	uxtb	r2, r3
 801819c:	7efb      	ldrb	r3, [r7, #27]
 801819e:	4413      	add	r3, r2
 80181a0:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 80181a2:	69fb      	ldr	r3, [r7, #28]
 80181a4:	681b      	ldr	r3, [r3, #0]
 80181a6:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 80181a8:	69fb      	ldr	r3, [r7, #28]
 80181aa:	2b00      	cmp	r3, #0
 80181ac:	d1d7      	bne.n	801815e <LoRaMacCommandsSerializeCmds+0x26>
 80181ae:	e009      	b.n	80181c4 <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 80181b0:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 80181b2:	e007      	b.n	80181c4 <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 80181b4:	69fb      	ldr	r3, [r7, #28]
 80181b6:	681b      	ldr	r3, [r3, #0]
 80181b8:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 80181ba:	69f8      	ldr	r0, [r7, #28]
 80181bc:	f7ff ff28 	bl	8018010 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 80181c0:	697b      	ldr	r3, [r7, #20]
 80181c2:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 80181c4:	69fb      	ldr	r3, [r7, #28]
 80181c6:	2b00      	cmp	r3, #0
 80181c8:	d1f4      	bne.n	80181b4 <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 80181ca:	68b8      	ldr	r0, [r7, #8]
 80181cc:	f7ff ff9e 	bl	801810c <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 80181d0:	2300      	movs	r3, #0
}
 80181d2:	4618      	mov	r0, r3
 80181d4:	3720      	adds	r7, #32
 80181d6:	46bd      	mov	sp, r7
 80181d8:	bd80      	pop	{r7, pc}
 80181da:	bf00      	nop
 80181dc:	20001024 	.word	0x20001024

080181e0 <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
 80181e0:	b480      	push	{r7}
 80181e2:	b085      	sub	sp, #20
 80181e4:	af00      	add	r7, sp, #0
 80181e6:	6078      	str	r0, [r7, #4]
    if( cmdsPending == NULL )
 80181e8:	687b      	ldr	r3, [r7, #4]
 80181ea:	2b00      	cmp	r3, #0
 80181ec:	d101      	bne.n	80181f2 <LoRaMacCommandsStickyCmdsPending+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80181ee:	2301      	movs	r3, #1
 80181f0:	e016      	b.n	8018220 <LoRaMacCommandsStickyCmdsPending+0x40>
    }
    MacCommand_t* curElement;
    curElement = NvmCtx.MacCommandList.First;
 80181f2:	4b0e      	ldr	r3, [pc, #56]	; (801822c <LoRaMacCommandsStickyCmdsPending+0x4c>)
 80181f4:	681b      	ldr	r3, [r3, #0]
 80181f6:	60fb      	str	r3, [r7, #12]

    *cmdsPending = false;
 80181f8:	687b      	ldr	r3, [r7, #4]
 80181fa:	2200      	movs	r2, #0
 80181fc:	701a      	strb	r2, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 80181fe:	e00b      	b.n	8018218 <LoRaMacCommandsStickyCmdsPending+0x38>
    {
        if( curElement->IsSticky == true )
 8018200:	68fb      	ldr	r3, [r7, #12]
 8018202:	7b1b      	ldrb	r3, [r3, #12]
 8018204:	2b00      	cmp	r3, #0
 8018206:	d004      	beq.n	8018212 <LoRaMacCommandsStickyCmdsPending+0x32>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 8018208:	687b      	ldr	r3, [r7, #4]
 801820a:	2201      	movs	r2, #1
 801820c:	701a      	strb	r2, [r3, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 801820e:	2300      	movs	r3, #0
 8018210:	e006      	b.n	8018220 <LoRaMacCommandsStickyCmdsPending+0x40>
        }
        curElement = curElement->Next;
 8018212:	68fb      	ldr	r3, [r7, #12]
 8018214:	681b      	ldr	r3, [r3, #0]
 8018216:	60fb      	str	r3, [r7, #12]
    while( curElement != NULL )
 8018218:	68fb      	ldr	r3, [r7, #12]
 801821a:	2b00      	cmp	r3, #0
 801821c:	d1f0      	bne.n	8018200 <LoRaMacCommandsStickyCmdsPending+0x20>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 801821e:	2300      	movs	r3, #0
}
 8018220:	4618      	mov	r0, r3
 8018222:	3714      	adds	r7, #20
 8018224:	46bd      	mov	sp, r7
 8018226:	bc80      	pop	{r7}
 8018228:	4770      	bx	lr
 801822a:	bf00      	nop
 801822c:	20001024 	.word	0x20001024

08018230 <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 8018230:	b480      	push	{r7}
 8018232:	b085      	sub	sp, #20
 8018234:	af00      	add	r7, sp, #0
 8018236:	4603      	mov	r3, r0
 8018238:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 801823a:	2300      	movs	r3, #0
 801823c:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 801823e:	79fb      	ldrb	r3, [r7, #7]
 8018240:	3b02      	subs	r3, #2
 8018242:	2b11      	cmp	r3, #17
 8018244:	d850      	bhi.n	80182e8 <LoRaMacCommandsGetCmdSize+0xb8>
 8018246:	a201      	add	r2, pc, #4	; (adr r2, 801824c <LoRaMacCommandsGetCmdSize+0x1c>)
 8018248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801824c:	08018295 	.word	0x08018295
 8018250:	0801829b 	.word	0x0801829b
 8018254:	080182a1 	.word	0x080182a1
 8018258:	080182a7 	.word	0x080182a7
 801825c:	080182ad 	.word	0x080182ad
 8018260:	080182b3 	.word	0x080182b3
 8018264:	080182b9 	.word	0x080182b9
 8018268:	080182bf 	.word	0x080182bf
 801826c:	080182c5 	.word	0x080182c5
 8018270:	080182e9 	.word	0x080182e9
 8018274:	080182e9 	.word	0x080182e9
 8018278:	080182cb 	.word	0x080182cb
 801827c:	080182e9 	.word	0x080182e9
 8018280:	080182e9 	.word	0x080182e9
 8018284:	080182d1 	.word	0x080182d1
 8018288:	080182d7 	.word	0x080182d7
 801828c:	080182dd 	.word	0x080182dd
 8018290:	080182e3 	.word	0x080182e3
    {
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 8018294:	2303      	movs	r3, #3
 8018296:	73fb      	strb	r3, [r7, #15]
            break;
 8018298:	e027      	b.n	80182ea <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 801829a:	2305      	movs	r3, #5
 801829c:	73fb      	strb	r3, [r7, #15]
            break;
 801829e:	e024      	b.n	80182ea <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 80182a0:	2302      	movs	r3, #2
 80182a2:	73fb      	strb	r3, [r7, #15]
            break;
 80182a4:	e021      	b.n	80182ea <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 80182a6:	2305      	movs	r3, #5
 80182a8:	73fb      	strb	r3, [r7, #15]
            break;
 80182aa:	e01e      	b.n	80182ea <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 80182ac:	2301      	movs	r3, #1
 80182ae:	73fb      	strb	r3, [r7, #15]
            break;
 80182b0:	e01b      	b.n	80182ea <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 80182b2:	2306      	movs	r3, #6
 80182b4:	73fb      	strb	r3, [r7, #15]
            break;
 80182b6:	e018      	b.n	80182ea <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 80182b8:	2302      	movs	r3, #2
 80182ba:	73fb      	strb	r3, [r7, #15]
            break;
 80182bc:	e015      	b.n	80182ea <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 80182be:	2302      	movs	r3, #2
 80182c0:	73fb      	strb	r3, [r7, #15]
            break;
 80182c2:	e012      	b.n	80182ea <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 80182c4:	2305      	movs	r3, #5
 80182c6:	73fb      	strb	r3, [r7, #15]
            break;
 80182c8:	e00f      	b.n	80182ea <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 80182ca:	2306      	movs	r3, #6
 80182cc:	73fb      	strb	r3, [r7, #15]
            break;
 80182ce:	e00c      	b.n	80182ea <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 80182d0:	2301      	movs	r3, #1
 80182d2:	73fb      	strb	r3, [r7, #15]
            break;
 80182d4:	e009      	b.n	80182ea <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 80182d6:	2305      	movs	r3, #5
 80182d8:	73fb      	strb	r3, [r7, #15]
            break;
 80182da:	e006      	b.n	80182ea <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 80182dc:	2304      	movs	r3, #4
 80182de:	73fb      	strb	r3, [r7, #15]
            break;
 80182e0:	e003      	b.n	80182ea <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 80182e2:	2304      	movs	r3, #4
 80182e4:	73fb      	strb	r3, [r7, #15]
            break;
 80182e6:	e000      	b.n	80182ea <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 80182e8:	bf00      	nop
        }
    }
    return cidSize;
 80182ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80182ec:	4618      	mov	r0, r3
 80182ee:	3714      	adds	r7, #20
 80182f0:	46bd      	mov	sp, r7
 80182f2:	bc80      	pop	{r7}
 80182f4:	4770      	bx	lr
 80182f6:	bf00      	nop

080182f8 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 80182f8:	b480      	push	{r7}
 80182fa:	b083      	sub	sp, #12
 80182fc:	af00      	add	r7, sp, #0
 80182fe:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8018300:	4b09      	ldr	r3, [pc, #36]	; (8018328 <IncreaseBufferPointer+0x30>)
 8018302:	691b      	ldr	r3, [r3, #16]
 8018304:	3310      	adds	r3, #16
 8018306:	687a      	ldr	r2, [r7, #4]
 8018308:	429a      	cmp	r2, r3
 801830a:	d103      	bne.n	8018314 <IncreaseBufferPointer+0x1c>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 801830c:	4b06      	ldr	r3, [pc, #24]	; (8018328 <IncreaseBufferPointer+0x30>)
 801830e:	691b      	ldr	r3, [r3, #16]
 8018310:	607b      	str	r3, [r7, #4]
 8018312:	e002      	b.n	801831a <IncreaseBufferPointer+0x22>
    }
    else
    {
        // Increase
        bufferPointer++;
 8018314:	687b      	ldr	r3, [r7, #4]
 8018316:	3304      	adds	r3, #4
 8018318:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 801831a:	687b      	ldr	r3, [r7, #4]
}
 801831c:	4618      	mov	r0, r3
 801831e:	370c      	adds	r7, #12
 8018320:	46bd      	mov	sp, r7
 8018322:	bc80      	pop	{r7}
 8018324:	4770      	bx	lr
 8018326:	bf00      	nop
 8018328:	20001138 	.word	0x20001138

0801832c <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 801832c:	b480      	push	{r7}
 801832e:	b083      	sub	sp, #12
 8018330:	af00      	add	r7, sp, #0
 8018332:	4603      	mov	r3, r0
 8018334:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 8018336:	79fb      	ldrb	r3, [r7, #7]
 8018338:	2b00      	cmp	r3, #0
 801833a:	d101      	bne.n	8018340 <IsListEmpty+0x14>
    {
        return true;
 801833c:	2301      	movs	r3, #1
 801833e:	e000      	b.n	8018342 <IsListEmpty+0x16>
    }
    return false;
 8018340:	2300      	movs	r3, #0
}
 8018342:	4618      	mov	r0, r3
 8018344:	370c      	adds	r7, #12
 8018346:	46bd      	mov	sp, r7
 8018348:	bc80      	pop	{r7}
 801834a:	4770      	bx	lr

0801834c <IsListFull>:

static bool IsListFull( uint8_t count )
{
 801834c:	b480      	push	{r7}
 801834e:	b083      	sub	sp, #12
 8018350:	af00      	add	r7, sp, #0
 8018352:	4603      	mov	r3, r0
 8018354:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 8018356:	79fb      	ldrb	r3, [r7, #7]
 8018358:	2b04      	cmp	r3, #4
 801835a:	d901      	bls.n	8018360 <IsListFull+0x14>
    {
        return true;
 801835c:	2301      	movs	r3, #1
 801835e:	e000      	b.n	8018362 <IsListFull+0x16>
    }
    return false;
 8018360:	2300      	movs	r3, #0
}
 8018362:	4618      	mov	r0, r3
 8018364:	370c      	adds	r7, #12
 8018366:	46bd      	mov	sp, r7
 8018368:	bc80      	pop	{r7}
 801836a:	4770      	bx	lr

0801836c <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 801836c:	b580      	push	{r7, lr}
 801836e:	b086      	sub	sp, #24
 8018370:	af00      	add	r7, sp, #0
 8018372:	4603      	mov	r3, r0
 8018374:	60b9      	str	r1, [r7, #8]
 8018376:	607a      	str	r2, [r7, #4]
 8018378:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 801837a:	68bb      	ldr	r3, [r7, #8]
 801837c:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 801837e:	4b13      	ldr	r3, [pc, #76]	; (80183cc <GetElement+0x60>)
 8018380:	691b      	ldr	r3, [r3, #16]
 8018382:	7d1b      	ldrb	r3, [r3, #20]
 8018384:	4618      	mov	r0, r3
 8018386:	f7ff ffd1 	bl	801832c <IsListEmpty>
 801838a:	4603      	mov	r3, r0
 801838c:	2b00      	cmp	r3, #0
 801838e:	d001      	beq.n	8018394 <GetElement+0x28>
    {
        return NULL;
 8018390:	2300      	movs	r3, #0
 8018392:	e017      	b.n	80183c4 <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 8018394:	2300      	movs	r3, #0
 8018396:	74fb      	strb	r3, [r7, #19]
 8018398:	e00d      	b.n	80183b6 <GetElement+0x4a>
    {
        if( element->Request == request )
 801839a:	697b      	ldr	r3, [r7, #20]
 801839c:	781b      	ldrb	r3, [r3, #0]
 801839e:	7bfa      	ldrb	r2, [r7, #15]
 80183a0:	429a      	cmp	r2, r3
 80183a2:	d101      	bne.n	80183a8 <GetElement+0x3c>
        {
            // We have found the element
            return element;
 80183a4:	697b      	ldr	r3, [r7, #20]
 80183a6:	e00d      	b.n	80183c4 <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 80183a8:	6978      	ldr	r0, [r7, #20]
 80183aa:	f7ff ffa5 	bl	80182f8 <IncreaseBufferPointer>
 80183ae:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 80183b0:	7cfb      	ldrb	r3, [r7, #19]
 80183b2:	3301      	adds	r3, #1
 80183b4:	74fb      	strb	r3, [r7, #19]
 80183b6:	4b05      	ldr	r3, [pc, #20]	; (80183cc <GetElement+0x60>)
 80183b8:	691b      	ldr	r3, [r3, #16]
 80183ba:	7d1b      	ldrb	r3, [r3, #20]
 80183bc:	7cfa      	ldrb	r2, [r7, #19]
 80183be:	429a      	cmp	r2, r3
 80183c0:	d3eb      	bcc.n	801839a <GetElement+0x2e>
    }

    return NULL;
 80183c2:	2300      	movs	r3, #0
}
 80183c4:	4618      	mov	r0, r3
 80183c6:	3718      	adds	r7, #24
 80183c8:	46bd      	mov	sp, r7
 80183ca:	bd80      	pop	{r7, pc}
 80183cc:	20001138 	.word	0x20001138

080183d0 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives, LoRaMacConfirmQueueNvmEvent confirmQueueNvmCtxChanged )
{
 80183d0:	b580      	push	{r7, lr}
 80183d2:	b082      	sub	sp, #8
 80183d4:	af00      	add	r7, sp, #0
 80183d6:	6078      	str	r0, [r7, #4]
 80183d8:	6039      	str	r1, [r7, #0]
    ConfirmQueueCtx.Primitives = primitives;
 80183da:	4a13      	ldr	r2, [pc, #76]	; (8018428 <LoRaMacConfirmQueueInit+0x58>)
 80183dc:	687b      	ldr	r3, [r7, #4]
 80183de:	6013      	str	r3, [r2, #0]

    // Assign nvm context
    ConfirmQueueCtx.ConfirmQueueNvmCtx = &ConfirmQueueNvmCtx;
 80183e0:	4b11      	ldr	r3, [pc, #68]	; (8018428 <LoRaMacConfirmQueueInit+0x58>)
 80183e2:	4a12      	ldr	r2, [pc, #72]	; (801842c <LoRaMacConfirmQueueInit+0x5c>)
 80183e4:	611a      	str	r2, [r3, #16]

    // Init counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt = 0;
 80183e6:	4b10      	ldr	r3, [pc, #64]	; (8018428 <LoRaMacConfirmQueueInit+0x58>)
 80183e8:	691b      	ldr	r3, [r3, #16]
 80183ea:	2200      	movs	r2, #0
 80183ec:	751a      	strb	r2, [r3, #20]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 80183ee:	4b0e      	ldr	r3, [pc, #56]	; (8018428 <LoRaMacConfirmQueueInit+0x58>)
 80183f0:	691b      	ldr	r3, [r3, #16]
 80183f2:	461a      	mov	r2, r3
 80183f4:	4b0c      	ldr	r3, [pc, #48]	; (8018428 <LoRaMacConfirmQueueInit+0x58>)
 80183f6:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 80183f8:	4b0b      	ldr	r3, [pc, #44]	; (8018428 <LoRaMacConfirmQueueInit+0x58>)
 80183fa:	691b      	ldr	r3, [r3, #16]
 80183fc:	461a      	mov	r2, r3
 80183fe:	4b0a      	ldr	r3, [pc, #40]	; (8018428 <LoRaMacConfirmQueueInit+0x58>)
 8018400:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue ) );
 8018402:	4b09      	ldr	r3, [pc, #36]	; (8018428 <LoRaMacConfirmQueueInit+0x58>)
 8018404:	691b      	ldr	r3, [r3, #16]
 8018406:	2214      	movs	r2, #20
 8018408:	21ff      	movs	r1, #255	; 0xff
 801840a:	4618      	mov	r0, r3
 801840c:	f005 f8e8 	bl	801d5e0 <memset1>

    // Common status
    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8018410:	4b05      	ldr	r3, [pc, #20]	; (8018428 <LoRaMacConfirmQueueInit+0x58>)
 8018412:	691b      	ldr	r3, [r3, #16]
 8018414:	2201      	movs	r2, #1
 8018416:	755a      	strb	r2, [r3, #21]

    // Assign callback
    ConfirmQueueCtx.LoRaMacConfirmQueueNvmEvent = confirmQueueNvmCtxChanged;
 8018418:	4a03      	ldr	r2, [pc, #12]	; (8018428 <LoRaMacConfirmQueueInit+0x58>)
 801841a:	683b      	ldr	r3, [r7, #0]
 801841c:	60d3      	str	r3, [r2, #12]
}
 801841e:	bf00      	nop
 8018420:	3708      	adds	r7, #8
 8018422:	46bd      	mov	sp, r7
 8018424:	bd80      	pop	{r7, pc}
 8018426:	bf00      	nop
 8018428:	20001138 	.word	0x20001138
 801842c:	20001120 	.word	0x20001120

08018430 <LoRaMacConfirmQueueRestoreNvmCtx>:

bool LoRaMacConfirmQueueRestoreNvmCtx( void* confirmQueueNvmCtx )
{
 8018430:	b580      	push	{r7, lr}
 8018432:	b082      	sub	sp, #8
 8018434:	af00      	add	r7, sp, #0
 8018436:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( confirmQueueNvmCtx != NULL )
 8018438:	687b      	ldr	r3, [r7, #4]
 801843a:	2b00      	cmp	r3, #0
 801843c:	d006      	beq.n	801844c <LoRaMacConfirmQueueRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&ConfirmQueueNvmCtx, ( uint8_t* ) confirmQueueNvmCtx, sizeof( ConfirmQueueNvmCtx ) );
 801843e:	2216      	movs	r2, #22
 8018440:	6879      	ldr	r1, [r7, #4]
 8018442:	4805      	ldr	r0, [pc, #20]	; (8018458 <LoRaMacConfirmQueueRestoreNvmCtx+0x28>)
 8018444:	f005 f891 	bl	801d56a <memcpy1>
        return true;
 8018448:	2301      	movs	r3, #1
 801844a:	e000      	b.n	801844e <LoRaMacConfirmQueueRestoreNvmCtx+0x1e>
    }
    else
    {
        return false;
 801844c:	2300      	movs	r3, #0
    }
}
 801844e:	4618      	mov	r0, r3
 8018450:	3708      	adds	r7, #8
 8018452:	46bd      	mov	sp, r7
 8018454:	bd80      	pop	{r7, pc}
 8018456:	bf00      	nop
 8018458:	20001120 	.word	0x20001120

0801845c <LoRaMacConfirmQueueGetNvmCtx>:

void* LoRaMacConfirmQueueGetNvmCtx( size_t* confirmQueueNvmCtxSize )
{
 801845c:	b480      	push	{r7}
 801845e:	b083      	sub	sp, #12
 8018460:	af00      	add	r7, sp, #0
 8018462:	6078      	str	r0, [r7, #4]
    *confirmQueueNvmCtxSize = sizeof( ConfirmQueueNvmCtx );
 8018464:	687b      	ldr	r3, [r7, #4]
 8018466:	2216      	movs	r2, #22
 8018468:	601a      	str	r2, [r3, #0]
    return &ConfirmQueueNvmCtx;
 801846a:	4b03      	ldr	r3, [pc, #12]	; (8018478 <LoRaMacConfirmQueueGetNvmCtx+0x1c>)
}
 801846c:	4618      	mov	r0, r3
 801846e:	370c      	adds	r7, #12
 8018470:	46bd      	mov	sp, r7
 8018472:	bc80      	pop	{r7}
 8018474:	4770      	bx	lr
 8018476:	bf00      	nop
 8018478:	20001120 	.word	0x20001120

0801847c <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 801847c:	b580      	push	{r7, lr}
 801847e:	b082      	sub	sp, #8
 8018480:	af00      	add	r7, sp, #0
 8018482:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 8018484:	4b18      	ldr	r3, [pc, #96]	; (80184e8 <LoRaMacConfirmQueueAdd+0x6c>)
 8018486:	691b      	ldr	r3, [r3, #16]
 8018488:	7d1b      	ldrb	r3, [r3, #20]
 801848a:	4618      	mov	r0, r3
 801848c:	f7ff ff5e 	bl	801834c <IsListFull>
 8018490:	4603      	mov	r3, r0
 8018492:	2b00      	cmp	r3, #0
 8018494:	d001      	beq.n	801849a <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 8018496:	2300      	movs	r3, #0
 8018498:	e021      	b.n	80184de <LoRaMacConfirmQueueAdd+0x62>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 801849a:	4b13      	ldr	r3, [pc, #76]	; (80184e8 <LoRaMacConfirmQueueAdd+0x6c>)
 801849c:	689b      	ldr	r3, [r3, #8]
 801849e:	687a      	ldr	r2, [r7, #4]
 80184a0:	7812      	ldrb	r2, [r2, #0]
 80184a2:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 80184a4:	4b10      	ldr	r3, [pc, #64]	; (80184e8 <LoRaMacConfirmQueueAdd+0x6c>)
 80184a6:	689b      	ldr	r3, [r3, #8]
 80184a8:	687a      	ldr	r2, [r7, #4]
 80184aa:	7852      	ldrb	r2, [r2, #1]
 80184ac:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 80184ae:	4b0e      	ldr	r3, [pc, #56]	; (80184e8 <LoRaMacConfirmQueueAdd+0x6c>)
 80184b0:	689b      	ldr	r3, [r3, #8]
 80184b2:	687a      	ldr	r2, [r7, #4]
 80184b4:	78d2      	ldrb	r2, [r2, #3]
 80184b6:	70da      	strb	r2, [r3, #3]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 80184b8:	4b0b      	ldr	r3, [pc, #44]	; (80184e8 <LoRaMacConfirmQueueAdd+0x6c>)
 80184ba:	689b      	ldr	r3, [r3, #8]
 80184bc:	2200      	movs	r2, #0
 80184be:	709a      	strb	r2, [r3, #2]
    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt++;
 80184c0:	4b09      	ldr	r3, [pc, #36]	; (80184e8 <LoRaMacConfirmQueueAdd+0x6c>)
 80184c2:	691b      	ldr	r3, [r3, #16]
 80184c4:	7d1a      	ldrb	r2, [r3, #20]
 80184c6:	3201      	adds	r2, #1
 80184c8:	b2d2      	uxtb	r2, r2
 80184ca:	751a      	strb	r2, [r3, #20]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 80184cc:	4b06      	ldr	r3, [pc, #24]	; (80184e8 <LoRaMacConfirmQueueAdd+0x6c>)
 80184ce:	689b      	ldr	r3, [r3, #8]
 80184d0:	4618      	mov	r0, r3
 80184d2:	f7ff ff11 	bl	80182f8 <IncreaseBufferPointer>
 80184d6:	4603      	mov	r3, r0
 80184d8:	4a03      	ldr	r2, [pc, #12]	; (80184e8 <LoRaMacConfirmQueueAdd+0x6c>)
 80184da:	6093      	str	r3, [r2, #8]

    return true;
 80184dc:	2301      	movs	r3, #1
}
 80184de:	4618      	mov	r0, r3
 80184e0:	3708      	adds	r7, #8
 80184e2:	46bd      	mov	sp, r7
 80184e4:	bd80      	pop	{r7, pc}
 80184e6:	bf00      	nop
 80184e8:	20001138 	.word	0x20001138

080184ec <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 80184ec:	b580      	push	{r7, lr}
 80184ee:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 80184f0:	4b0d      	ldr	r3, [pc, #52]	; (8018528 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 80184f2:	691b      	ldr	r3, [r3, #16]
 80184f4:	7d1b      	ldrb	r3, [r3, #20]
 80184f6:	4618      	mov	r0, r3
 80184f8:	f7ff ff18 	bl	801832c <IsListEmpty>
 80184fc:	4603      	mov	r3, r0
 80184fe:	2b00      	cmp	r3, #0
 8018500:	d001      	beq.n	8018506 <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 8018502:	2300      	movs	r3, #0
 8018504:	e00e      	b.n	8018524 <LoRaMacConfirmQueueRemoveFirst+0x38>
    }

    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt--;
 8018506:	4b08      	ldr	r3, [pc, #32]	; (8018528 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8018508:	691b      	ldr	r3, [r3, #16]
 801850a:	7d1a      	ldrb	r2, [r3, #20]
 801850c:	3a01      	subs	r2, #1
 801850e:	b2d2      	uxtb	r2, r2
 8018510:	751a      	strb	r2, [r3, #20]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 8018512:	4b05      	ldr	r3, [pc, #20]	; (8018528 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8018514:	685b      	ldr	r3, [r3, #4]
 8018516:	4618      	mov	r0, r3
 8018518:	f7ff feee 	bl	80182f8 <IncreaseBufferPointer>
 801851c:	4603      	mov	r3, r0
 801851e:	4a02      	ldr	r2, [pc, #8]	; (8018528 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8018520:	6053      	str	r3, [r2, #4]

    return true;
 8018522:	2301      	movs	r3, #1
}
 8018524:	4618      	mov	r0, r3
 8018526:	bd80      	pop	{r7, pc}
 8018528:	20001138 	.word	0x20001138

0801852c <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 801852c:	b580      	push	{r7, lr}
 801852e:	b084      	sub	sp, #16
 8018530:	af00      	add	r7, sp, #0
 8018532:	4603      	mov	r3, r0
 8018534:	460a      	mov	r2, r1
 8018536:	71fb      	strb	r3, [r7, #7]
 8018538:	4613      	mov	r3, r2
 801853a:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 801853c:	2300      	movs	r3, #0
 801853e:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 8018540:	4b10      	ldr	r3, [pc, #64]	; (8018584 <LoRaMacConfirmQueueSetStatus+0x58>)
 8018542:	691b      	ldr	r3, [r3, #16]
 8018544:	7d1b      	ldrb	r3, [r3, #20]
 8018546:	4618      	mov	r0, r3
 8018548:	f7ff fef0 	bl	801832c <IsListEmpty>
 801854c:	4603      	mov	r3, r0
 801854e:	f083 0301 	eor.w	r3, r3, #1
 8018552:	b2db      	uxtb	r3, r3
 8018554:	2b00      	cmp	r3, #0
 8018556:	d011      	beq.n	801857c <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8018558:	4b0a      	ldr	r3, [pc, #40]	; (8018584 <LoRaMacConfirmQueueSetStatus+0x58>)
 801855a:	6859      	ldr	r1, [r3, #4]
 801855c:	4b09      	ldr	r3, [pc, #36]	; (8018584 <LoRaMacConfirmQueueSetStatus+0x58>)
 801855e:	689a      	ldr	r2, [r3, #8]
 8018560:	79bb      	ldrb	r3, [r7, #6]
 8018562:	4618      	mov	r0, r3
 8018564:	f7ff ff02 	bl	801836c <GetElement>
 8018568:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 801856a:	68fb      	ldr	r3, [r7, #12]
 801856c:	2b00      	cmp	r3, #0
 801856e:	d005      	beq.n	801857c <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 8018570:	68fb      	ldr	r3, [r7, #12]
 8018572:	79fa      	ldrb	r2, [r7, #7]
 8018574:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 8018576:	68fb      	ldr	r3, [r7, #12]
 8018578:	2201      	movs	r2, #1
 801857a:	709a      	strb	r2, [r3, #2]
        }
    }
}
 801857c:	bf00      	nop
 801857e:	3710      	adds	r7, #16
 8018580:	46bd      	mov	sp, r7
 8018582:	bd80      	pop	{r7, pc}
 8018584:	20001138 	.word	0x20001138

08018588 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 8018588:	b580      	push	{r7, lr}
 801858a:	b084      	sub	sp, #16
 801858c:	af00      	add	r7, sp, #0
 801858e:	4603      	mov	r3, r0
 8018590:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 8018592:	2300      	movs	r3, #0
 8018594:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 8018596:	4b10      	ldr	r3, [pc, #64]	; (80185d8 <LoRaMacConfirmQueueGetStatus+0x50>)
 8018598:	691b      	ldr	r3, [r3, #16]
 801859a:	7d1b      	ldrb	r3, [r3, #20]
 801859c:	4618      	mov	r0, r3
 801859e:	f7ff fec5 	bl	801832c <IsListEmpty>
 80185a2:	4603      	mov	r3, r0
 80185a4:	f083 0301 	eor.w	r3, r3, #1
 80185a8:	b2db      	uxtb	r3, r3
 80185aa:	2b00      	cmp	r3, #0
 80185ac:	d00e      	beq.n	80185cc <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 80185ae:	4b0a      	ldr	r3, [pc, #40]	; (80185d8 <LoRaMacConfirmQueueGetStatus+0x50>)
 80185b0:	6859      	ldr	r1, [r3, #4]
 80185b2:	4b09      	ldr	r3, [pc, #36]	; (80185d8 <LoRaMacConfirmQueueGetStatus+0x50>)
 80185b4:	689a      	ldr	r2, [r3, #8]
 80185b6:	79fb      	ldrb	r3, [r7, #7]
 80185b8:	4618      	mov	r0, r3
 80185ba:	f7ff fed7 	bl	801836c <GetElement>
 80185be:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 80185c0:	68fb      	ldr	r3, [r7, #12]
 80185c2:	2b00      	cmp	r3, #0
 80185c4:	d002      	beq.n	80185cc <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 80185c6:	68fb      	ldr	r3, [r7, #12]
 80185c8:	785b      	ldrb	r3, [r3, #1]
 80185ca:	e000      	b.n	80185ce <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 80185cc:	2301      	movs	r3, #1
}
 80185ce:	4618      	mov	r0, r3
 80185d0:	3710      	adds	r7, #16
 80185d2:	46bd      	mov	sp, r7
 80185d4:	bd80      	pop	{r7, pc}
 80185d6:	bf00      	nop
 80185d8:	20001138 	.word	0x20001138

080185dc <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 80185dc:	b580      	push	{r7, lr}
 80185de:	b084      	sub	sp, #16
 80185e0:	af00      	add	r7, sp, #0
 80185e2:	4603      	mov	r3, r0
 80185e4:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 80185e6:	4b16      	ldr	r3, [pc, #88]	; (8018640 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80185e8:	685b      	ldr	r3, [r3, #4]
 80185ea:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = status;
 80185ec:	4b14      	ldr	r3, [pc, #80]	; (8018640 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80185ee:	691b      	ldr	r3, [r3, #16]
 80185f0:	79fa      	ldrb	r2, [r7, #7]
 80185f2:	755a      	strb	r2, [r3, #21]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 80185f4:	4b12      	ldr	r3, [pc, #72]	; (8018640 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80185f6:	691b      	ldr	r3, [r3, #16]
 80185f8:	7d1b      	ldrb	r3, [r3, #20]
 80185fa:	4618      	mov	r0, r3
 80185fc:	f7ff fe96 	bl	801832c <IsListEmpty>
 8018600:	4603      	mov	r3, r0
 8018602:	f083 0301 	eor.w	r3, r3, #1
 8018606:	b2db      	uxtb	r3, r3
 8018608:	2b00      	cmp	r3, #0
 801860a:	d015      	beq.n	8018638 <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 801860c:	68fb      	ldr	r3, [r7, #12]
 801860e:	79fa      	ldrb	r2, [r7, #7]
 8018610:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 8018612:	68fb      	ldr	r3, [r7, #12]
 8018614:	78db      	ldrb	r3, [r3, #3]
 8018616:	f083 0301 	eor.w	r3, r3, #1
 801861a:	b2db      	uxtb	r3, r3
 801861c:	2b00      	cmp	r3, #0
 801861e:	d002      	beq.n	8018626 <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 8018620:	68fb      	ldr	r3, [r7, #12]
 8018622:	2201      	movs	r2, #1
 8018624:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 8018626:	68f8      	ldr	r0, [r7, #12]
 8018628:	f7ff fe66 	bl	80182f8 <IncreaseBufferPointer>
 801862c:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 801862e:	4b04      	ldr	r3, [pc, #16]	; (8018640 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8018630:	689b      	ldr	r3, [r3, #8]
 8018632:	68fa      	ldr	r2, [r7, #12]
 8018634:	429a      	cmp	r2, r3
 8018636:	d1e9      	bne.n	801860c <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 8018638:	bf00      	nop
 801863a:	3710      	adds	r7, #16
 801863c:	46bd      	mov	sp, r7
 801863e:	bd80      	pop	{r7, pc}
 8018640:	20001138 	.word	0x20001138

08018644 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 8018644:	b580      	push	{r7, lr}
 8018646:	b082      	sub	sp, #8
 8018648:	af00      	add	r7, sp, #0
 801864a:	4603      	mov	r3, r0
 801864c:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 801864e:	4b09      	ldr	r3, [pc, #36]	; (8018674 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8018650:	6859      	ldr	r1, [r3, #4]
 8018652:	4b08      	ldr	r3, [pc, #32]	; (8018674 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8018654:	689a      	ldr	r2, [r3, #8]
 8018656:	79fb      	ldrb	r3, [r7, #7]
 8018658:	4618      	mov	r0, r3
 801865a:	f7ff fe87 	bl	801836c <GetElement>
 801865e:	4603      	mov	r3, r0
 8018660:	2b00      	cmp	r3, #0
 8018662:	d001      	beq.n	8018668 <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 8018664:	2301      	movs	r3, #1
 8018666:	e000      	b.n	801866a <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 8018668:	2300      	movs	r3, #0
}
 801866a:	4618      	mov	r0, r3
 801866c:	3708      	adds	r7, #8
 801866e:	46bd      	mov	sp, r7
 8018670:	bd80      	pop	{r7, pc}
 8018672:	bf00      	nop
 8018674:	20001138 	.word	0x20001138

08018678 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 8018678:	b580      	push	{r7, lr}
 801867a:	b084      	sub	sp, #16
 801867c:	af00      	add	r7, sp, #0
 801867e:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 8018680:	4b22      	ldr	r3, [pc, #136]	; (801870c <LoRaMacConfirmQueueHandleCb+0x94>)
 8018682:	691b      	ldr	r3, [r3, #16]
 8018684:	7d1b      	ldrb	r3, [r3, #20]
 8018686:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 8018688:	2300      	movs	r3, #0
 801868a:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 801868c:	2300      	movs	r3, #0
 801868e:	73fb      	strb	r3, [r7, #15]
 8018690:	e032      	b.n	80186f8 <LoRaMacConfirmQueueHandleCb+0x80>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8018692:	4b1e      	ldr	r3, [pc, #120]	; (801870c <LoRaMacConfirmQueueHandleCb+0x94>)
 8018694:	685b      	ldr	r3, [r3, #4]
 8018696:	781a      	ldrb	r2, [r3, #0]
 8018698:	687b      	ldr	r3, [r7, #4]
 801869a:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 801869c:	4b1b      	ldr	r3, [pc, #108]	; (801870c <LoRaMacConfirmQueueHandleCb+0x94>)
 801869e:	685b      	ldr	r3, [r3, #4]
 80186a0:	785a      	ldrb	r2, [r3, #1]
 80186a2:	687b      	ldr	r3, [r7, #4]
 80186a4:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 80186a6:	4b19      	ldr	r3, [pc, #100]	; (801870c <LoRaMacConfirmQueueHandleCb+0x94>)
 80186a8:	685b      	ldr	r3, [r3, #4]
 80186aa:	789b      	ldrb	r3, [r3, #2]
 80186ac:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 80186ae:	7b7b      	ldrb	r3, [r7, #13]
 80186b0:	2b00      	cmp	r3, #0
 80186b2:	d005      	beq.n	80186c0 <LoRaMacConfirmQueueHandleCb+0x48>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 80186b4:	4b15      	ldr	r3, [pc, #84]	; (801870c <LoRaMacConfirmQueueHandleCb+0x94>)
 80186b6:	681b      	ldr	r3, [r3, #0]
 80186b8:	689b      	ldr	r3, [r3, #8]
 80186ba:	6878      	ldr	r0, [r7, #4]
 80186bc:	4798      	blx	r3
 80186be:	e00b      	b.n	80186d8 <LoRaMacConfirmQueueHandleCb+0x60>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 80186c0:	4b12      	ldr	r3, [pc, #72]	; (801870c <LoRaMacConfirmQueueHandleCb+0x94>)
 80186c2:	685b      	ldr	r3, [r3, #4]
 80186c4:	781b      	ldrb	r3, [r3, #0]
 80186c6:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 80186c8:	4b10      	ldr	r3, [pc, #64]	; (801870c <LoRaMacConfirmQueueHandleCb+0x94>)
 80186ca:	685b      	ldr	r3, [r3, #4]
 80186cc:	785b      	ldrb	r3, [r3, #1]
 80186ce:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 80186d0:	4b0e      	ldr	r3, [pc, #56]	; (801870c <LoRaMacConfirmQueueHandleCb+0x94>)
 80186d2:	685b      	ldr	r3, [r3, #4]
 80186d4:	78db      	ldrb	r3, [r3, #3]
 80186d6:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 80186d8:	f7ff ff08 	bl	80184ec <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 80186dc:	7b7b      	ldrb	r3, [r7, #13]
 80186de:	f083 0301 	eor.w	r3, r3, #1
 80186e2:	b2db      	uxtb	r3, r3
 80186e4:	2b00      	cmp	r3, #0
 80186e6:	d004      	beq.n	80186f2 <LoRaMacConfirmQueueHandleCb+0x7a>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 80186e8:	f107 0308 	add.w	r3, r7, #8
 80186ec:	4618      	mov	r0, r3
 80186ee:	f7ff fec5 	bl	801847c <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 80186f2:	7bfb      	ldrb	r3, [r7, #15]
 80186f4:	3301      	adds	r3, #1
 80186f6:	73fb      	strb	r3, [r7, #15]
 80186f8:	7bfa      	ldrb	r2, [r7, #15]
 80186fa:	7bbb      	ldrb	r3, [r7, #14]
 80186fc:	429a      	cmp	r2, r3
 80186fe:	d3c8      	bcc.n	8018692 <LoRaMacConfirmQueueHandleCb+0x1a>
        }
    }
}
 8018700:	bf00      	nop
 8018702:	bf00      	nop
 8018704:	3710      	adds	r7, #16
 8018706:	46bd      	mov	sp, r7
 8018708:	bd80      	pop	{r7, pc}
 801870a:	bf00      	nop
 801870c:	20001138 	.word	0x20001138

08018710 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 8018710:	b480      	push	{r7}
 8018712:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 8018714:	4b03      	ldr	r3, [pc, #12]	; (8018724 <LoRaMacConfirmQueueGetCnt+0x14>)
 8018716:	691b      	ldr	r3, [r3, #16]
 8018718:	7d1b      	ldrb	r3, [r3, #20]
}
 801871a:	4618      	mov	r0, r3
 801871c:	46bd      	mov	sp, r7
 801871e:	bc80      	pop	{r7}
 8018720:	4770      	bx	lr
 8018722:	bf00      	nop
 8018724:	20001138 	.word	0x20001138

08018728 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 8018728:	b580      	push	{r7, lr}
 801872a:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 801872c:	4b06      	ldr	r3, [pc, #24]	; (8018748 <LoRaMacConfirmQueueIsFull+0x20>)
 801872e:	691b      	ldr	r3, [r3, #16]
 8018730:	7d1b      	ldrb	r3, [r3, #20]
 8018732:	4618      	mov	r0, r3
 8018734:	f7ff fe0a 	bl	801834c <IsListFull>
 8018738:	4603      	mov	r3, r0
 801873a:	2b00      	cmp	r3, #0
 801873c:	d001      	beq.n	8018742 <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 801873e:	2301      	movs	r3, #1
 8018740:	e000      	b.n	8018744 <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 8018742:	2300      	movs	r3, #0
    }
}
 8018744:	4618      	mov	r0, r3
 8018746:	bd80      	pop	{r7, pc}
 8018748:	20001138 	.word	0x20001138

0801874c <PayloadEncrypt>:
 * \param[IN]  size             - Size of data
 * \param[IN/OUT]  buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 801874c:	b580      	push	{r7, lr}
 801874e:	b08e      	sub	sp, #56	; 0x38
 8018750:	af00      	add	r7, sp, #0
 8018752:	60f8      	str	r0, [r7, #12]
 8018754:	607b      	str	r3, [r7, #4]
 8018756:	460b      	mov	r3, r1
 8018758:	817b      	strh	r3, [r7, #10]
 801875a:	4613      	mov	r3, r2
 801875c:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 801875e:	68fb      	ldr	r3, [r7, #12]
 8018760:	2b00      	cmp	r3, #0
 8018762:	d101      	bne.n	8018768 <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8018764:	230a      	movs	r3, #10
 8018766:	e087      	b.n	8018878 <PayloadEncrypt+0x12c>
    }

    uint8_t bufferIndex = 0;
 8018768:	2300      	movs	r3, #0
 801876a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    uint16_t ctr = 1;
 801876e:	2301      	movs	r3, #1
 8018770:	86bb      	strh	r3, [r7, #52]	; 0x34
    uint8_t sBlock[16] = { 0 };
 8018772:	2300      	movs	r3, #0
 8018774:	623b      	str	r3, [r7, #32]
 8018776:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801877a:	2200      	movs	r2, #0
 801877c:	601a      	str	r2, [r3, #0]
 801877e:	605a      	str	r2, [r3, #4]
 8018780:	609a      	str	r2, [r3, #8]
    uint8_t aBlock[16] = { 0 };
 8018782:	2300      	movs	r3, #0
 8018784:	613b      	str	r3, [r7, #16]
 8018786:	f107 0314 	add.w	r3, r7, #20
 801878a:	2200      	movs	r2, #0
 801878c:	601a      	str	r2, [r3, #0]
 801878e:	605a      	str	r2, [r3, #4]
 8018790:	609a      	str	r2, [r3, #8]

    aBlock[0] = 0x01;
 8018792:	2301      	movs	r3, #1
 8018794:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 8018796:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 801879a:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 801879c:	687b      	ldr	r3, [r7, #4]
 801879e:	b2db      	uxtb	r3, r3
 80187a0:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 80187a2:	687b      	ldr	r3, [r7, #4]
 80187a4:	0a1b      	lsrs	r3, r3, #8
 80187a6:	b2db      	uxtb	r3, r3
 80187a8:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 80187aa:	687b      	ldr	r3, [r7, #4]
 80187ac:	0c1b      	lsrs	r3, r3, #16
 80187ae:	b2db      	uxtb	r3, r3
 80187b0:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 80187b2:	687b      	ldr	r3, [r7, #4]
 80187b4:	0e1b      	lsrs	r3, r3, #24
 80187b6:	b2db      	uxtb	r3, r3
 80187b8:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 80187ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80187bc:	b2db      	uxtb	r3, r3
 80187be:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 80187c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80187c2:	0a1b      	lsrs	r3, r3, #8
 80187c4:	b2db      	uxtb	r3, r3
 80187c6:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 80187c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80187ca:	0c1b      	lsrs	r3, r3, #16
 80187cc:	b2db      	uxtb	r3, r3
 80187ce:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 80187d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80187d2:	0e1b      	lsrs	r3, r3, #24
 80187d4:	b2db      	uxtb	r3, r3
 80187d6:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 80187d8:	e049      	b.n	801886e <PayloadEncrypt+0x122>
    {
        aBlock[15] = ctr & 0xFF;
 80187da:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80187dc:	b2db      	uxtb	r3, r3
 80187de:	77fb      	strb	r3, [r7, #31]
        ctr++;
 80187e0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80187e2:	3301      	adds	r3, #1
 80187e4:	86bb      	strh	r3, [r7, #52]	; 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 80187e6:	f107 0320 	add.w	r3, r7, #32
 80187ea:	7a7a      	ldrb	r2, [r7, #9]
 80187ec:	f107 0010 	add.w	r0, r7, #16
 80187f0:	2110      	movs	r1, #16
 80187f2:	f7f9 f81e 	bl	8011832 <SecureElementAesEncrypt>
 80187f6:	4603      	mov	r3, r0
 80187f8:	2b00      	cmp	r3, #0
 80187fa:	d001      	beq.n	8018800 <PayloadEncrypt+0xb4>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80187fc:	230f      	movs	r3, #15
 80187fe:	e03b      	b.n	8018878 <PayloadEncrypt+0x12c>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8018800:	2300      	movs	r3, #0
 8018802:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8018806:	e01f      	b.n	8018848 <PayloadEncrypt+0xfc>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 8018808:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 801880c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8018810:	4413      	add	r3, r2
 8018812:	461a      	mov	r2, r3
 8018814:	68fb      	ldr	r3, [r7, #12]
 8018816:	4413      	add	r3, r2
 8018818:	7819      	ldrb	r1, [r3, #0]
 801881a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801881e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8018822:	4413      	add	r3, r2
 8018824:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8018828:	f897 0037 	ldrb.w	r0, [r7, #55]	; 0x37
 801882c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8018830:	4403      	add	r3, r0
 8018832:	4618      	mov	r0, r3
 8018834:	68fb      	ldr	r3, [r7, #12]
 8018836:	4403      	add	r3, r0
 8018838:	404a      	eors	r2, r1
 801883a:	b2d2      	uxtb	r2, r2
 801883c:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 801883e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8018842:	3301      	adds	r3, #1
 8018844:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8018848:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801884c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8018850:	2a10      	cmp	r2, #16
 8018852:	bfa8      	it	ge
 8018854:	2210      	movge	r2, #16
 8018856:	b212      	sxth	r2, r2
 8018858:	4293      	cmp	r3, r2
 801885a:	dbd5      	blt.n	8018808 <PayloadEncrypt+0xbc>
        }
        size -= 16;
 801885c:	897b      	ldrh	r3, [r7, #10]
 801885e:	3b10      	subs	r3, #16
 8018860:	b29b      	uxth	r3, r3
 8018862:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 8018864:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8018868:	3310      	adds	r3, #16
 801886a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    while( size > 0 )
 801886e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8018872:	2b00      	cmp	r3, #0
 8018874:	dcb1      	bgt.n	80187da <PayloadEncrypt+0x8e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8018876:	2300      	movs	r3, #0
}
 8018878:	4618      	mov	r0, r3
 801887a:	3738      	adds	r7, #56	; 0x38
 801887c:	46bd      	mov	sp, r7
 801887e:	bd80      	pop	{r7, pc}

08018880 <PrepareB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[IN/OUT]  b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 8018880:	b490      	push	{r4, r7}
 8018882:	b082      	sub	sp, #8
 8018884:	af00      	add	r7, sp, #0
 8018886:	4604      	mov	r4, r0
 8018888:	4608      	mov	r0, r1
 801888a:	4611      	mov	r1, r2
 801888c:	461a      	mov	r2, r3
 801888e:	4623      	mov	r3, r4
 8018890:	80fb      	strh	r3, [r7, #6]
 8018892:	4603      	mov	r3, r0
 8018894:	717b      	strb	r3, [r7, #5]
 8018896:	460b      	mov	r3, r1
 8018898:	713b      	strb	r3, [r7, #4]
 801889a:	4613      	mov	r3, r2
 801889c:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 801889e:	69bb      	ldr	r3, [r7, #24]
 80188a0:	2b00      	cmp	r3, #0
 80188a2:	d101      	bne.n	80188a8 <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80188a4:	230a      	movs	r3, #10
 80188a6:	e04e      	b.n	8018946 <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 80188a8:	69bb      	ldr	r3, [r7, #24]
 80188aa:	2249      	movs	r2, #73	; 0x49
 80188ac:	701a      	strb	r2, [r3, #0]
    }
    else
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
/* ST_WORAROUND_END */
    {
        b0[1] = 0x00;
 80188ae:	69bb      	ldr	r3, [r7, #24]
 80188b0:	3301      	adds	r3, #1
 80188b2:	2200      	movs	r2, #0
 80188b4:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 80188b6:	69bb      	ldr	r3, [r7, #24]
 80188b8:	3302      	adds	r3, #2
 80188ba:	2200      	movs	r2, #0
 80188bc:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 80188be:	69bb      	ldr	r3, [r7, #24]
 80188c0:	3303      	adds	r3, #3
 80188c2:	2200      	movs	r2, #0
 80188c4:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 80188c6:	69bb      	ldr	r3, [r7, #24]
 80188c8:	3304      	adds	r3, #4
 80188ca:	2200      	movs	r2, #0
 80188cc:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 80188ce:	69bb      	ldr	r3, [r7, #24]
 80188d0:	3305      	adds	r3, #5
 80188d2:	78fa      	ldrb	r2, [r7, #3]
 80188d4:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 80188d6:	69bb      	ldr	r3, [r7, #24]
 80188d8:	3306      	adds	r3, #6
 80188da:	693a      	ldr	r2, [r7, #16]
 80188dc:	b2d2      	uxtb	r2, r2
 80188de:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 80188e0:	693b      	ldr	r3, [r7, #16]
 80188e2:	0a1a      	lsrs	r2, r3, #8
 80188e4:	69bb      	ldr	r3, [r7, #24]
 80188e6:	3307      	adds	r3, #7
 80188e8:	b2d2      	uxtb	r2, r2
 80188ea:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 80188ec:	693b      	ldr	r3, [r7, #16]
 80188ee:	0c1a      	lsrs	r2, r3, #16
 80188f0:	69bb      	ldr	r3, [r7, #24]
 80188f2:	3308      	adds	r3, #8
 80188f4:	b2d2      	uxtb	r2, r2
 80188f6:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 80188f8:	693b      	ldr	r3, [r7, #16]
 80188fa:	0e1a      	lsrs	r2, r3, #24
 80188fc:	69bb      	ldr	r3, [r7, #24]
 80188fe:	3309      	adds	r3, #9
 8018900:	b2d2      	uxtb	r2, r2
 8018902:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 8018904:	69bb      	ldr	r3, [r7, #24]
 8018906:	330a      	adds	r3, #10
 8018908:	697a      	ldr	r2, [r7, #20]
 801890a:	b2d2      	uxtb	r2, r2
 801890c:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 801890e:	697b      	ldr	r3, [r7, #20]
 8018910:	0a1a      	lsrs	r2, r3, #8
 8018912:	69bb      	ldr	r3, [r7, #24]
 8018914:	330b      	adds	r3, #11
 8018916:	b2d2      	uxtb	r2, r2
 8018918:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 801891a:	697b      	ldr	r3, [r7, #20]
 801891c:	0c1a      	lsrs	r2, r3, #16
 801891e:	69bb      	ldr	r3, [r7, #24]
 8018920:	330c      	adds	r3, #12
 8018922:	b2d2      	uxtb	r2, r2
 8018924:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 8018926:	697b      	ldr	r3, [r7, #20]
 8018928:	0e1a      	lsrs	r2, r3, #24
 801892a:	69bb      	ldr	r3, [r7, #24]
 801892c:	330d      	adds	r3, #13
 801892e:	b2d2      	uxtb	r2, r2
 8018930:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 8018932:	69bb      	ldr	r3, [r7, #24]
 8018934:	330e      	adds	r3, #14
 8018936:	2200      	movs	r2, #0
 8018938:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 801893a:	69bb      	ldr	r3, [r7, #24]
 801893c:	330f      	adds	r3, #15
 801893e:	88fa      	ldrh	r2, [r7, #6]
 8018940:	b2d2      	uxtb	r2, r2
 8018942:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8018944:	2300      	movs	r3, #0
}
 8018946:	4618      	mov	r0, r3
 8018948:	3708      	adds	r7, #8
 801894a:	46bd      	mov	sp, r7
 801894c:	bc90      	pop	{r4, r7}
 801894e:	4770      	bx	lr

08018950 <ComputeCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 8018950:	b590      	push	{r4, r7, lr}
 8018952:	b08b      	sub	sp, #44	; 0x2c
 8018954:	af04      	add	r7, sp, #16
 8018956:	6078      	str	r0, [r7, #4]
 8018958:	4608      	mov	r0, r1
 801895a:	4611      	mov	r1, r2
 801895c:	461a      	mov	r2, r3
 801895e:	4603      	mov	r3, r0
 8018960:	807b      	strh	r3, [r7, #2]
 8018962:	460b      	mov	r3, r1
 8018964:	707b      	strb	r3, [r7, #1]
 8018966:	4613      	mov	r3, r2
 8018968:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 801896a:	687b      	ldr	r3, [r7, #4]
 801896c:	2b00      	cmp	r3, #0
 801896e:	d002      	beq.n	8018976 <ComputeCmacB0+0x26>
 8018970:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018972:	2b00      	cmp	r3, #0
 8018974:	d101      	bne.n	801897a <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8018976:	230a      	movs	r3, #10
 8018978:	e024      	b.n	80189c4 <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 801897a:	887b      	ldrh	r3, [r7, #2]
 801897c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8018980:	d901      	bls.n	8018986 <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8018982:	230e      	movs	r3, #14
 8018984:	e01e      	b.n	80189c4 <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE];

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8018986:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 801898a:	783a      	ldrb	r2, [r7, #0]
 801898c:	7879      	ldrb	r1, [r7, #1]
 801898e:	8878      	ldrh	r0, [r7, #2]
 8018990:	f107 0308 	add.w	r3, r7, #8
 8018994:	9302      	str	r3, [sp, #8]
 8018996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018998:	9301      	str	r3, [sp, #4]
 801899a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801899c:	9300      	str	r3, [sp, #0]
 801899e:	4623      	mov	r3, r4
 80189a0:	f7ff ff6e 	bl	8018880 <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 80189a4:	7879      	ldrb	r1, [r7, #1]
 80189a6:	887a      	ldrh	r2, [r7, #2]
 80189a8:	f107 0008 	add.w	r0, r7, #8
 80189ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80189ae:	9300      	str	r3, [sp, #0]
 80189b0:	460b      	mov	r3, r1
 80189b2:	6879      	ldr	r1, [r7, #4]
 80189b4:	f7f8 fef0 	bl	8011798 <SecureElementComputeAesCmac>
 80189b8:	4603      	mov	r3, r0
 80189ba:	2b00      	cmp	r3, #0
 80189bc:	d001      	beq.n	80189c2 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80189be:	230f      	movs	r3, #15
 80189c0:	e000      	b.n	80189c4 <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 80189c2:	2300      	movs	r3, #0
}
 80189c4:	4618      	mov	r0, r3
 80189c6:	371c      	adds	r7, #28
 80189c8:	46bd      	mov	sp, r7
 80189ca:	bd90      	pop	{r4, r7, pc}

080189cc <VerifyCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[in]  expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 80189cc:	b590      	push	{r4, r7, lr}
 80189ce:	b0cd      	sub	sp, #308	; 0x134
 80189d0:	af04      	add	r7, sp, #16
 80189d2:	1d3c      	adds	r4, r7, #4
 80189d4:	6020      	str	r0, [r4, #0]
 80189d6:	460c      	mov	r4, r1
 80189d8:	4610      	mov	r0, r2
 80189da:	4619      	mov	r1, r3
 80189dc:	1cbb      	adds	r3, r7, #2
 80189de:	4622      	mov	r2, r4
 80189e0:	801a      	strh	r2, [r3, #0]
 80189e2:	1c7b      	adds	r3, r7, #1
 80189e4:	4602      	mov	r2, r0
 80189e6:	701a      	strb	r2, [r3, #0]
 80189e8:	463b      	mov	r3, r7
 80189ea:	460a      	mov	r2, r1
 80189ec:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 80189ee:	1d3b      	adds	r3, r7, #4
 80189f0:	681b      	ldr	r3, [r3, #0]
 80189f2:	2b00      	cmp	r3, #0
 80189f4:	d101      	bne.n	80189fa <VerifyCmacB0+0x2e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80189f6:	230a      	movs	r3, #10
 80189f8:	e04b      	b.n	8018a92 <VerifyCmacB0+0xc6>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 80189fa:	1cbb      	adds	r3, r7, #2
 80189fc:	881b      	ldrh	r3, [r3, #0]
 80189fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8018a02:	d901      	bls.n	8018a08 <VerifyCmacB0+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8018a04:	230e      	movs	r3, #14
 8018a06:	e044      	b.n	8018a92 <VerifyCmacB0+0xc6>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 8018a08:	f107 030c 	add.w	r3, r7, #12
 8018a0c:	f44f 7288 	mov.w	r2, #272	; 0x110
 8018a10:	2100      	movs	r1, #0
 8018a12:	4618      	mov	r0, r3
 8018a14:	f004 fde4 	bl	801d5e0 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8018a18:	f897 4130 	ldrb.w	r4, [r7, #304]	; 0x130
 8018a1c:	463b      	mov	r3, r7
 8018a1e:	781a      	ldrb	r2, [r3, #0]
 8018a20:	1c7b      	adds	r3, r7, #1
 8018a22:	7819      	ldrb	r1, [r3, #0]
 8018a24:	1cbb      	adds	r3, r7, #2
 8018a26:	8818      	ldrh	r0, [r3, #0]
 8018a28:	f107 030c 	add.w	r3, r7, #12
 8018a2c:	9302      	str	r3, [sp, #8]
 8018a2e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8018a32:	9301      	str	r3, [sp, #4]
 8018a34:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8018a38:	9300      	str	r3, [sp, #0]
 8018a3a:	4623      	mov	r3, r4
 8018a3c:	f7ff ff20 	bl	8018880 <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 8018a40:	f107 030c 	add.w	r3, r7, #12
 8018a44:	3310      	adds	r3, #16
 8018a46:	1cba      	adds	r2, r7, #2
 8018a48:	8812      	ldrh	r2, [r2, #0]
 8018a4a:	1d39      	adds	r1, r7, #4
 8018a4c:	6809      	ldr	r1, [r1, #0]
 8018a4e:	4618      	mov	r0, r3
 8018a50:	f004 fd8b 	bl	801d56a <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8018a54:	2306      	movs	r3, #6
 8018a56:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 8018a5a:	1cbb      	adds	r3, r7, #2
 8018a5c:	881b      	ldrh	r3, [r3, #0]
 8018a5e:	3310      	adds	r3, #16
 8018a60:	b299      	uxth	r1, r3
 8018a62:	1c7b      	adds	r3, r7, #1
 8018a64:	781b      	ldrb	r3, [r3, #0]
 8018a66:	f107 000c 	add.w	r0, r7, #12
 8018a6a:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8018a6e:	f7f8 feb1 	bl	80117d4 <SecureElementVerifyAesCmac>
 8018a72:	4603      	mov	r3, r0
 8018a74:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 8018a78:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8018a7c:	2b00      	cmp	r3, #0
 8018a7e:	d101      	bne.n	8018a84 <VerifyCmacB0+0xb8>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 8018a80:	2300      	movs	r3, #0
 8018a82:	e006      	b.n	8018a92 <VerifyCmacB0+0xc6>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 8018a84:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8018a88:	2b01      	cmp	r3, #1
 8018a8a:	d101      	bne.n	8018a90 <VerifyCmacB0+0xc4>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8018a8c:	2301      	movs	r3, #1
 8018a8e:	e000      	b.n	8018a92 <VerifyCmacB0+0xc6>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8018a90:	230f      	movs	r3, #15
}
 8018a92:	4618      	mov	r0, r3
 8018a94:	f507 7792 	add.w	r7, r7, #292	; 0x124
 8018a98:	46bd      	mov	sp, r7
 8018a9a:	bd90      	pop	{r4, r7, pc}

08018a9c <GetKeyAddrItem>:
 * \param[IN]  addrID          - Address identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 8018a9c:	b480      	push	{r7}
 8018a9e:	b085      	sub	sp, #20
 8018aa0:	af00      	add	r7, sp, #0
 8018aa2:	4603      	mov	r3, r0
 8018aa4:	6039      	str	r1, [r7, #0]
 8018aa6:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8018aa8:	2300      	movs	r3, #0
 8018aaa:	73fb      	strb	r3, [r7, #15]
 8018aac:	e011      	b.n	8018ad2 <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 8018aae:	7bfb      	ldrb	r3, [r7, #15]
 8018ab0:	4a0c      	ldr	r2, [pc, #48]	; (8018ae4 <GetKeyAddrItem+0x48>)
 8018ab2:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8018ab6:	79fa      	ldrb	r2, [r7, #7]
 8018ab8:	429a      	cmp	r2, r3
 8018aba:	d107      	bne.n	8018acc <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 8018abc:	7bfb      	ldrb	r3, [r7, #15]
 8018abe:	009b      	lsls	r3, r3, #2
 8018ac0:	4a08      	ldr	r2, [pc, #32]	; (8018ae4 <GetKeyAddrItem+0x48>)
 8018ac2:	441a      	add	r2, r3
 8018ac4:	683b      	ldr	r3, [r7, #0]
 8018ac6:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 8018ac8:	2300      	movs	r3, #0
 8018aca:	e006      	b.n	8018ada <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8018acc:	7bfb      	ldrb	r3, [r7, #15]
 8018ace:	3301      	adds	r3, #1
 8018ad0:	73fb      	strb	r3, [r7, #15]
 8018ad2:	7bfb      	ldrb	r3, [r7, #15]
 8018ad4:	2b01      	cmp	r3, #1
 8018ad6:	d9ea      	bls.n	8018aae <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 8018ad8:	230c      	movs	r3, #12
}
 8018ada:	4618      	mov	r0, r3
 8018adc:	3714      	adds	r7, #20
 8018ade:	46bd      	mov	sp, r7
 8018ae0:	bc80      	pop	{r7}
 8018ae2:	4770      	bx	lr
 8018ae4:	200001ac 	.word	0x200001ac

08018ae8 <DeriveSessionKey10x>:
 * \param[IN]  netID          - Network Identifier
 * \param[IN]  deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint8_t* joinNonce, uint8_t* netID, uint8_t* devNonce )
{
 8018ae8:	b580      	push	{r7, lr}
 8018aea:	b088      	sub	sp, #32
 8018aec:	af00      	add	r7, sp, #0
 8018aee:	60b9      	str	r1, [r7, #8]
 8018af0:	607a      	str	r2, [r7, #4]
 8018af2:	603b      	str	r3, [r7, #0]
 8018af4:	4603      	mov	r3, r0
 8018af6:	73fb      	strb	r3, [r7, #15]
    if( ( joinNonce == 0 ) || ( netID == 0 ) || ( devNonce == 0 ) )
 8018af8:	68bb      	ldr	r3, [r7, #8]
 8018afa:	2b00      	cmp	r3, #0
 8018afc:	d005      	beq.n	8018b0a <DeriveSessionKey10x+0x22>
 8018afe:	687b      	ldr	r3, [r7, #4]
 8018b00:	2b00      	cmp	r3, #0
 8018b02:	d002      	beq.n	8018b0a <DeriveSessionKey10x+0x22>
 8018b04:	683b      	ldr	r3, [r7, #0]
 8018b06:	2b00      	cmp	r3, #0
 8018b08:	d101      	bne.n	8018b0e <DeriveSessionKey10x+0x26>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8018b0a:	230a      	movs	r3, #10
 8018b0c:	e03c      	b.n	8018b88 <DeriveSessionKey10x+0xa0>
    }

    uint8_t compBase[16] = { 0 };
 8018b0e:	2300      	movs	r3, #0
 8018b10:	613b      	str	r3, [r7, #16]
 8018b12:	f107 0314 	add.w	r3, r7, #20
 8018b16:	2200      	movs	r2, #0
 8018b18:	601a      	str	r2, [r3, #0]
 8018b1a:	605a      	str	r2, [r3, #4]
 8018b1c:	609a      	str	r2, [r3, #8]

    switch( keyID )
 8018b1e:	7bfb      	ldrb	r3, [r7, #15]
 8018b20:	2b02      	cmp	r3, #2
 8018b22:	d002      	beq.n	8018b2a <DeriveSessionKey10x+0x42>
 8018b24:	2b03      	cmp	r3, #3
 8018b26:	d003      	beq.n	8018b30 <DeriveSessionKey10x+0x48>
 8018b28:	e005      	b.n	8018b36 <DeriveSessionKey10x+0x4e>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case NWK_S_KEY:
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            compBase[0] = 0x01;
 8018b2a:	2301      	movs	r3, #1
 8018b2c:	743b      	strb	r3, [r7, #16]
            break;
 8018b2e:	e004      	b.n	8018b3a <DeriveSessionKey10x+0x52>
        case APP_S_KEY:
            compBase[0] = 0x02;
 8018b30:	2302      	movs	r3, #2
 8018b32:	743b      	strb	r3, [r7, #16]
            break;
 8018b34:	e001      	b.n	8018b3a <DeriveSessionKey10x+0x52>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8018b36:	230b      	movs	r3, #11
 8018b38:	e026      	b.n	8018b88 <DeriveSessionKey10x+0xa0>
    }

    memcpy1( compBase + 1, joinNonce, 3 );
 8018b3a:	f107 0310 	add.w	r3, r7, #16
 8018b3e:	3301      	adds	r3, #1
 8018b40:	2203      	movs	r2, #3
 8018b42:	68b9      	ldr	r1, [r7, #8]
 8018b44:	4618      	mov	r0, r3
 8018b46:	f004 fd10 	bl	801d56a <memcpy1>
    memcpy1( compBase + 4, netID, 3 );
 8018b4a:	f107 0310 	add.w	r3, r7, #16
 8018b4e:	3304      	adds	r3, #4
 8018b50:	2203      	movs	r2, #3
 8018b52:	6879      	ldr	r1, [r7, #4]
 8018b54:	4618      	mov	r0, r3
 8018b56:	f004 fd08 	bl	801d56a <memcpy1>
    memcpy1( compBase + 7, devNonce, 2 );
 8018b5a:	f107 0310 	add.w	r3, r7, #16
 8018b5e:	3307      	adds	r3, #7
 8018b60:	2202      	movs	r2, #2
 8018b62:	6839      	ldr	r1, [r7, #0]
 8018b64:	4618      	mov	r0, r3
 8018b66:	f004 fd00 	bl	801d56a <memcpy1>

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 8018b6a:	4b09      	ldr	r3, [pc, #36]	; (8018b90 <DeriveSessionKey10x+0xa8>)
 8018b6c:	6818      	ldr	r0, [r3, #0]
 8018b6e:	7bfb      	ldrb	r3, [r7, #15]
 8018b70:	f107 0110 	add.w	r1, r7, #16
 8018b74:	2201      	movs	r2, #1
 8018b76:	6800      	ldr	r0, [r0, #0]
 8018b78:	f7f8 febc 	bl	80118f4 <SecureElementDeriveAndStoreKey>
 8018b7c:	4603      	mov	r3, r0
 8018b7e:	2b00      	cmp	r3, #0
 8018b80:	d001      	beq.n	8018b86 <DeriveSessionKey10x+0x9e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8018b82:	230f      	movs	r3, #15
 8018b84:	e000      	b.n	8018b88 <DeriveSessionKey10x+0xa0>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8018b86:	2300      	movs	r3, #0
}
 8018b88:	4618      	mov	r0, r3
 8018b8a:	3720      	adds	r7, #32
 8018b8c:	46bd      	mov	sp, r7
 8018b8e:	bd80      	pop	{r7, pc}
 8018b90:	2000114c 	.word	0x2000114c

08018b94 <GetLastFcntDown>:
 * \param[IN]     lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 8018b94:	b480      	push	{r7}
 8018b96:	b083      	sub	sp, #12
 8018b98:	af00      	add	r7, sp, #0
 8018b9a:	4603      	mov	r3, r0
 8018b9c:	6039      	str	r1, [r7, #0]
 8018b9e:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 8018ba0:	683b      	ldr	r3, [r7, #0]
 8018ba2:	2b00      	cmp	r3, #0
 8018ba4:	d101      	bne.n	8018baa <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8018ba6:	230a      	movs	r3, #10
 8018ba8:	e03b      	b.n	8018c22 <GetLastFcntDown+0x8e>
    }
    switch( fCntID )
 8018baa:	79fb      	ldrb	r3, [r7, #7]
 8018bac:	3b01      	subs	r3, #1
 8018bae:	2b03      	cmp	r3, #3
 8018bb0:	d834      	bhi.n	8018c1c <GetLastFcntDown+0x88>
 8018bb2:	a201      	add	r2, pc, #4	; (adr r2, 8018bb8 <GetLastFcntDown+0x24>)
 8018bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018bb8:	08018bc9 	.word	0x08018bc9
 8018bbc:	08018be1 	.word	0x08018be1
 8018bc0:	08018bf9 	.word	0x08018bf9
 8018bc4:	08018c11 	.word	0x08018c11
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.NFCntDown;
 8018bc8:	4b18      	ldr	r3, [pc, #96]	; (8018c2c <GetLastFcntDown+0x98>)
 8018bca:	681b      	ldr	r3, [r3, #0]
 8018bcc:	691a      	ldr	r2, [r3, #16]
 8018bce:	683b      	ldr	r3, [r7, #0]
 8018bd0:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.NFCntDown;
 8018bd2:	4b16      	ldr	r3, [pc, #88]	; (8018c2c <GetLastFcntDown+0x98>)
 8018bd4:	681a      	ldr	r2, [r3, #0]
 8018bd6:	4b15      	ldr	r3, [pc, #84]	; (8018c2c <GetLastFcntDown+0x98>)
 8018bd8:	681b      	ldr	r3, [r3, #0]
 8018bda:	3210      	adds	r2, #16
 8018bdc:	621a      	str	r2, [r3, #32]
            break;
 8018bde:	e01f      	b.n	8018c20 <GetLastFcntDown+0x8c>
        case A_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.AFCntDown;
 8018be0:	4b12      	ldr	r3, [pc, #72]	; (8018c2c <GetLastFcntDown+0x98>)
 8018be2:	681b      	ldr	r3, [r3, #0]
 8018be4:	695a      	ldr	r2, [r3, #20]
 8018be6:	683b      	ldr	r3, [r7, #0]
 8018be8:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.AFCntDown;
 8018bea:	4b10      	ldr	r3, [pc, #64]	; (8018c2c <GetLastFcntDown+0x98>)
 8018bec:	681a      	ldr	r2, [r3, #0]
 8018bee:	4b0f      	ldr	r3, [pc, #60]	; (8018c2c <GetLastFcntDown+0x98>)
 8018bf0:	681b      	ldr	r3, [r3, #0]
 8018bf2:	3214      	adds	r2, #20
 8018bf4:	621a      	str	r2, [r3, #32]
            break;
 8018bf6:	e013      	b.n	8018c20 <GetLastFcntDown+0x8c>
        case FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.FCntDown;
 8018bf8:	4b0c      	ldr	r3, [pc, #48]	; (8018c2c <GetLastFcntDown+0x98>)
 8018bfa:	681b      	ldr	r3, [r3, #0]
 8018bfc:	699a      	ldr	r2, [r3, #24]
 8018bfe:	683b      	ldr	r3, [r7, #0]
 8018c00:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 8018c02:	4b0a      	ldr	r3, [pc, #40]	; (8018c2c <GetLastFcntDown+0x98>)
 8018c04:	681a      	ldr	r2, [r3, #0]
 8018c06:	4b09      	ldr	r3, [pc, #36]	; (8018c2c <GetLastFcntDown+0x98>)
 8018c08:	681b      	ldr	r3, [r3, #0]
 8018c0a:	3218      	adds	r2, #24
 8018c0c:	621a      	str	r2, [r3, #32]
            break;
 8018c0e:	e007      	b.n	8018c20 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 8018c10:	4b06      	ldr	r3, [pc, #24]	; (8018c2c <GetLastFcntDown+0x98>)
 8018c12:	681b      	ldr	r3, [r3, #0]
 8018c14:	69da      	ldr	r2, [r3, #28]
 8018c16:	683b      	ldr	r3, [r7, #0]
 8018c18:	601a      	str	r2, [r3, #0]
            break;
 8018c1a:	e001      	b.n	8018c20 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8018c1c:	2305      	movs	r3, #5
 8018c1e:	e000      	b.n	8018c22 <GetLastFcntDown+0x8e>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8018c20:	2300      	movs	r3, #0
}
 8018c22:	4618      	mov	r0, r3
 8018c24:	370c      	adds	r7, #12
 8018c26:	46bd      	mov	sp, r7
 8018c28:	bc80      	pop	{r7}
 8018c2a:	4770      	bx	lr
 8018c2c:	2000114c 	.word	0x2000114c

08018c30 <CheckFCntDown>:
 * \param[IN]     currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8018c30:	b580      	push	{r7, lr}
 8018c32:	b084      	sub	sp, #16
 8018c34:	af00      	add	r7, sp, #0
 8018c36:	4603      	mov	r3, r0
 8018c38:	6039      	str	r1, [r7, #0]
 8018c3a:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8018c3c:	2300      	movs	r3, #0
 8018c3e:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8018c40:	f107 020c 	add.w	r2, r7, #12
 8018c44:	79fb      	ldrb	r3, [r7, #7]
 8018c46:	4611      	mov	r1, r2
 8018c48:	4618      	mov	r0, r3
 8018c4a:	f7ff ffa3 	bl	8018b94 <GetLastFcntDown>
 8018c4e:	4603      	mov	r3, r0
 8018c50:	2b00      	cmp	r3, #0
 8018c52:	d001      	beq.n	8018c58 <CheckFCntDown+0x28>
    {
        return false;
 8018c54:	2300      	movs	r3, #0
 8018c56:	e00a      	b.n	8018c6e <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 8018c58:	68fb      	ldr	r3, [r7, #12]
 8018c5a:	683a      	ldr	r2, [r7, #0]
 8018c5c:	429a      	cmp	r2, r3
 8018c5e:	d803      	bhi.n	8018c68 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITAL_VALUE ) )
 8018c60:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 8018c62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018c66:	d101      	bne.n	8018c6c <CheckFCntDown+0x3c>
    {
        return true;
 8018c68:	2301      	movs	r3, #1
 8018c6a:	e000      	b.n	8018c6e <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8018c6c:	2300      	movs	r3, #0
    }
}
 8018c6e:	4618      	mov	r0, r3
 8018c70:	3710      	adds	r7, #16
 8018c72:	46bd      	mov	sp, r7
 8018c74:	bd80      	pop	{r7, pc}
	...

08018c78 <UpdateFCntDown>:
 * \param[IN]     currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8018c78:	b580      	push	{r7, lr}
 8018c7a:	b082      	sub	sp, #8
 8018c7c:	af00      	add	r7, sp, #0
 8018c7e:	4603      	mov	r3, r0
 8018c80:	6039      	str	r1, [r7, #0]
 8018c82:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 8018c84:	79fb      	ldrb	r3, [r7, #7]
 8018c86:	3b01      	subs	r3, #1
 8018c88:	2b03      	cmp	r3, #3
 8018c8a:	d81f      	bhi.n	8018ccc <UpdateFCntDown+0x54>
 8018c8c:	a201      	add	r2, pc, #4	; (adr r2, 8018c94 <UpdateFCntDown+0x1c>)
 8018c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018c92:	bf00      	nop
 8018c94:	08018ca5 	.word	0x08018ca5
 8018c98:	08018caf 	.word	0x08018caf
 8018c9c:	08018cb9 	.word	0x08018cb9
 8018ca0:	08018cc3 	.word	0x08018cc3
    {
        case N_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.NFCntDown = currentDown;
 8018ca4:	4b0d      	ldr	r3, [pc, #52]	; (8018cdc <UpdateFCntDown+0x64>)
 8018ca6:	681b      	ldr	r3, [r3, #0]
 8018ca8:	683a      	ldr	r2, [r7, #0]
 8018caa:	611a      	str	r2, [r3, #16]
            break;
 8018cac:	e00f      	b.n	8018cce <UpdateFCntDown+0x56>
        case A_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.AFCntDown = currentDown;
 8018cae:	4b0b      	ldr	r3, [pc, #44]	; (8018cdc <UpdateFCntDown+0x64>)
 8018cb0:	681b      	ldr	r3, [r3, #0]
 8018cb2:	683a      	ldr	r2, [r7, #0]
 8018cb4:	615a      	str	r2, [r3, #20]
            break;
 8018cb6:	e00a      	b.n	8018cce <UpdateFCntDown+0x56>
        case FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.FCntDown = currentDown;
 8018cb8:	4b08      	ldr	r3, [pc, #32]	; (8018cdc <UpdateFCntDown+0x64>)
 8018cba:	681b      	ldr	r3, [r3, #0]
 8018cbc:	683a      	ldr	r2, [r7, #0]
 8018cbe:	619a      	str	r2, [r3, #24]
            break;
 8018cc0:	e005      	b.n	8018cce <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_0:
            CryptoCtx.NvmCtx->FCntList.McFCntDown0 = currentDown;
 8018cc2:	4b06      	ldr	r3, [pc, #24]	; (8018cdc <UpdateFCntDown+0x64>)
 8018cc4:	681b      	ldr	r3, [r3, #0]
 8018cc6:	683a      	ldr	r2, [r7, #0]
 8018cc8:	61da      	str	r2, [r3, #28]
            break;
 8018cca:	e000      	b.n	8018cce <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_3:
            CryptoCtx.NvmCtx->FCntList.McFCntDown3 = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            break;
 8018ccc:	bf00      	nop
    }
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8018cce:	4b03      	ldr	r3, [pc, #12]	; (8018cdc <UpdateFCntDown+0x64>)
 8018cd0:	685b      	ldr	r3, [r3, #4]
 8018cd2:	4798      	blx	r3
}
 8018cd4:	bf00      	nop
 8018cd6:	3708      	adds	r7, #8
 8018cd8:	46bd      	mov	sp, r7
 8018cda:	bd80      	pop	{r7, pc}
 8018cdc:	2000114c 	.word	0x2000114c

08018ce0 <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 8018ce0:	b580      	push	{r7, lr}
 8018ce2:	af00      	add	r7, sp, #0

    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 8018ce4:	4b11      	ldr	r3, [pc, #68]	; (8018d2c <ResetFCnts+0x4c>)
 8018ce6:	681b      	ldr	r3, [r3, #0]
 8018ce8:	2200      	movs	r2, #0
 8018cea:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 8018cec:	4b0f      	ldr	r3, [pc, #60]	; (8018d2c <ResetFCnts+0x4c>)
 8018cee:	681b      	ldr	r3, [r3, #0]
 8018cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8018cf4:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 8018cf6:	4b0d      	ldr	r3, [pc, #52]	; (8018d2c <ResetFCnts+0x4c>)
 8018cf8:	681b      	ldr	r3, [r3, #0]
 8018cfa:	f04f 32ff 	mov.w	r2, #4294967295
 8018cfe:	615a      	str	r2, [r3, #20]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8018d00:	4b0a      	ldr	r3, [pc, #40]	; (8018d2c <ResetFCnts+0x4c>)
 8018d02:	681b      	ldr	r3, [r3, #0]
 8018d04:	f04f 32ff 	mov.w	r2, #4294967295
 8018d08:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 8018d0a:	4b08      	ldr	r3, [pc, #32]	; (8018d2c <ResetFCnts+0x4c>)
 8018d0c:	681a      	ldr	r2, [r3, #0]
 8018d0e:	4b07      	ldr	r3, [pc, #28]	; (8018d2c <ResetFCnts+0x4c>)
 8018d10:	681b      	ldr	r3, [r3, #0]
 8018d12:	3218      	adds	r2, #24
 8018d14:	621a      	str	r2, [r3, #32]

    CryptoCtx.NvmCtx->FCntList.McFCntDown0 = FCNT_DOWN_INITAL_VALUE;
 8018d16:	4b05      	ldr	r3, [pc, #20]	; (8018d2c <ResetFCnts+0x4c>)
 8018d18:	681b      	ldr	r3, [r3, #0]
 8018d1a:	f04f 32ff 	mov.w	r2, #4294967295
 8018d1e:	61da      	str	r2, [r3, #28]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    CryptoCtx.NvmCtx->FCntList.McFCntDown1 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown2 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown3 = FCNT_DOWN_INITAL_VALUE;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8018d20:	4b02      	ldr	r3, [pc, #8]	; (8018d2c <ResetFCnts+0x4c>)
 8018d22:	685b      	ldr	r3, [r3, #4]
 8018d24:	4798      	blx	r3
}
 8018d26:	bf00      	nop
 8018d28:	bd80      	pop	{r7, pc}
 8018d2a:	bf00      	nop
 8018d2c:	2000114c 	.word	0x2000114c

08018d30 <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB( void )
{
 8018d30:	b480      	push	{r7}
 8018d32:	af00      	add	r7, sp, #0
    return;
 8018d34:	bf00      	nop
}
 8018d36:	46bd      	mov	sp, r7
 8018d38:	bc80      	pop	{r7}
 8018d3a:	4770      	bx	lr

08018d3c <LoRaMacCryptoInit>:
/*
 *  API functions
 */

LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmEvent cryptoNvmCtxChanged )
{
 8018d3c:	b580      	push	{r7, lr}
 8018d3e:	b082      	sub	sp, #8
 8018d40:	af00      	add	r7, sp, #0
 8018d42:	6078      	str	r0, [r7, #4]
    // Assign non volatile context
    CryptoCtx.NvmCtx = &NvmCryptoCtx;
 8018d44:	4b15      	ldr	r3, [pc, #84]	; (8018d9c <LoRaMacCryptoInit+0x60>)
 8018d46:	4a16      	ldr	r2, [pc, #88]	; (8018da0 <LoRaMacCryptoInit+0x64>)
 8018d48:	601a      	str	r2, [r3, #0]

    // Assign callback
    if( cryptoNvmCtxChanged != 0 )
 8018d4a:	687b      	ldr	r3, [r7, #4]
 8018d4c:	2b00      	cmp	r3, #0
 8018d4e:	d003      	beq.n	8018d58 <LoRaMacCryptoInit+0x1c>
    {
        CryptoCtx.EventCryptoNvmCtxChanged = cryptoNvmCtxChanged;
 8018d50:	4a12      	ldr	r2, [pc, #72]	; (8018d9c <LoRaMacCryptoInit+0x60>)
 8018d52:	687b      	ldr	r3, [r7, #4]
 8018d54:	6053      	str	r3, [r2, #4]
 8018d56:	e002      	b.n	8018d5e <LoRaMacCryptoInit+0x22>
    }
    else
    {
        CryptoCtx.EventCryptoNvmCtxChanged = DummyCB;
 8018d58:	4b10      	ldr	r3, [pc, #64]	; (8018d9c <LoRaMacCryptoInit+0x60>)
 8018d5a:	4a12      	ldr	r2, [pc, #72]	; (8018da4 <LoRaMacCryptoInit+0x68>)
 8018d5c:	605a      	str	r2, [r3, #4]
    }

    // Initialize with default
    memset1( ( uint8_t* )CryptoCtx.NvmCtx, 0, sizeof( LoRaMacCryptoNvmCtx_t ) );
 8018d5e:	4b0f      	ldr	r3, [pc, #60]	; (8018d9c <LoRaMacCryptoInit+0x60>)
 8018d60:	681b      	ldr	r3, [r3, #0]
 8018d62:	2224      	movs	r2, #36	; 0x24
 8018d64:	2100      	movs	r1, #0
 8018d66:	4618      	mov	r0, r3
 8018d68:	f004 fc3a 	bl	801d5e0 <memset1>

    // Set default LoRaWAN version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Major = 1;
 8018d6c:	4b0b      	ldr	r3, [pc, #44]	; (8018d9c <LoRaMacCryptoInit+0x60>)
 8018d6e:	681b      	ldr	r3, [r3, #0]
 8018d70:	2201      	movs	r2, #1
 8018d72:	70da      	strb	r2, [r3, #3]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = 1;
 8018d74:	4b09      	ldr	r3, [pc, #36]	; (8018d9c <LoRaMacCryptoInit+0x60>)
 8018d76:	681b      	ldr	r3, [r3, #0]
 8018d78:	2201      	movs	r2, #1
 8018d7a:	709a      	strb	r2, [r3, #2]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Patch = 1;
 8018d7c:	4b07      	ldr	r3, [pc, #28]	; (8018d9c <LoRaMacCryptoInit+0x60>)
 8018d7e:	681b      	ldr	r3, [r3, #0]
 8018d80:	2201      	movs	r2, #1
 8018d82:	705a      	strb	r2, [r3, #1]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Revision = 0;
 8018d84:	4b05      	ldr	r3, [pc, #20]	; (8018d9c <LoRaMacCryptoInit+0x60>)
 8018d86:	681b      	ldr	r3, [r3, #0]
 8018d88:	2200      	movs	r2, #0
 8018d8a:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 8018d8c:	f7ff ffa8 	bl	8018ce0 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 8018d90:	2300      	movs	r3, #0
}
 8018d92:	4618      	mov	r0, r3
 8018d94:	3708      	adds	r7, #8
 8018d96:	46bd      	mov	sp, r7
 8018d98:	bd80      	pop	{r7, pc}
 8018d9a:	bf00      	nop
 8018d9c:	2000114c 	.word	0x2000114c
 8018da0:	20001154 	.word	0x20001154
 8018da4:	08018d31 	.word	0x08018d31

08018da8 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 8018da8:	b480      	push	{r7}
 8018daa:	b083      	sub	sp, #12
 8018dac:	af00      	add	r7, sp, #0
 8018dae:	6078      	str	r0, [r7, #4]
    CryptoCtx.NvmCtx->LrWanVersion = version;
 8018db0:	4b04      	ldr	r3, [pc, #16]	; (8018dc4 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 8018db2:	681b      	ldr	r3, [r3, #0]
 8018db4:	687a      	ldr	r2, [r7, #4]
 8018db6:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 8018db8:	2300      	movs	r3, #0
}
 8018dba:	4618      	mov	r0, r3
 8018dbc:	370c      	adds	r7, #12
 8018dbe:	46bd      	mov	sp, r7
 8018dc0:	bc80      	pop	{r7}
 8018dc2:	4770      	bx	lr
 8018dc4:	2000114c 	.word	0x2000114c

08018dc8 <LoRaMacCryptoRestoreNvmCtx>:

LoRaMacCryptoStatus_t LoRaMacCryptoRestoreNvmCtx( void* cryptoNvmCtx )
{
 8018dc8:	b580      	push	{r7, lr}
 8018dca:	b082      	sub	sp, #8
 8018dcc:	af00      	add	r7, sp, #0
 8018dce:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( cryptoNvmCtx != 0 )
 8018dd0:	687b      	ldr	r3, [r7, #4]
 8018dd2:	2b00      	cmp	r3, #0
 8018dd4:	d006      	beq.n	8018de4 <LoRaMacCryptoRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCryptoCtx, ( uint8_t* )cryptoNvmCtx, CRYPTO_NVM_CTX_SIZE );
 8018dd6:	2224      	movs	r2, #36	; 0x24
 8018dd8:	6879      	ldr	r1, [r7, #4]
 8018dda:	4805      	ldr	r0, [pc, #20]	; (8018df0 <LoRaMacCryptoRestoreNvmCtx+0x28>)
 8018ddc:	f004 fbc5 	bl	801d56a <memcpy1>
        return LORAMAC_CRYPTO_SUCCESS;
 8018de0:	2300      	movs	r3, #0
 8018de2:	e000      	b.n	8018de6 <LoRaMacCryptoRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8018de4:	230a      	movs	r3, #10
    }
}
 8018de6:	4618      	mov	r0, r3
 8018de8:	3708      	adds	r7, #8
 8018dea:	46bd      	mov	sp, r7
 8018dec:	bd80      	pop	{r7, pc}
 8018dee:	bf00      	nop
 8018df0:	20001154 	.word	0x20001154

08018df4 <LoRaMacCryptoGetNvmCtx>:

void* LoRaMacCryptoGetNvmCtx( size_t* cryptoNvmCtxSize )
{
 8018df4:	b480      	push	{r7}
 8018df6:	b083      	sub	sp, #12
 8018df8:	af00      	add	r7, sp, #0
 8018dfa:	6078      	str	r0, [r7, #4]
    *cryptoNvmCtxSize = CRYPTO_NVM_CTX_SIZE;
 8018dfc:	687b      	ldr	r3, [r7, #4]
 8018dfe:	2224      	movs	r2, #36	; 0x24
 8018e00:	601a      	str	r2, [r3, #0]
    return &NvmCryptoCtx;
 8018e02:	4b03      	ldr	r3, [pc, #12]	; (8018e10 <LoRaMacCryptoGetNvmCtx+0x1c>)
}
 8018e04:	4618      	mov	r0, r3
 8018e06:	370c      	adds	r7, #12
 8018e08:	46bd      	mov	sp, r7
 8018e0a:	bc80      	pop	{r7}
 8018e0c:	4770      	bx	lr
 8018e0e:	bf00      	nop
 8018e10:	20001154 	.word	0x20001154

08018e14 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 8018e14:	b480      	push	{r7}
 8018e16:	b083      	sub	sp, #12
 8018e18:	af00      	add	r7, sp, #0
 8018e1a:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 8018e1c:	687b      	ldr	r3, [r7, #4]
 8018e1e:	2b00      	cmp	r3, #0
 8018e20:	d101      	bne.n	8018e26 <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8018e22:	230a      	movs	r3, #10
 8018e24:	e006      	b.n	8018e34 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoCtx.NvmCtx->FCntList.FCntUp + 1;
 8018e26:	4b06      	ldr	r3, [pc, #24]	; (8018e40 <LoRaMacCryptoGetFCntUp+0x2c>)
 8018e28:	681b      	ldr	r3, [r3, #0]
 8018e2a:	68db      	ldr	r3, [r3, #12]
 8018e2c:	1c5a      	adds	r2, r3, #1
 8018e2e:	687b      	ldr	r3, [r7, #4]
 8018e30:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8018e32:	2300      	movs	r3, #0
}
 8018e34:	4618      	mov	r0, r3
 8018e36:	370c      	adds	r7, #12
 8018e38:	46bd      	mov	sp, r7
 8018e3a:	bc80      	pop	{r7}
 8018e3c:	4770      	bx	lr
 8018e3e:	bf00      	nop
 8018e40:	2000114c 	.word	0x2000114c

08018e44 <LoRaMacCryptoGetFCntDown>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint16_t maxFCntGap, uint32_t frameFcnt, uint32_t* currentDown )
{
 8018e44:	b5b0      	push	{r4, r5, r7, lr}
 8018e46:	b088      	sub	sp, #32
 8018e48:	af00      	add	r7, sp, #0
 8018e4a:	60ba      	str	r2, [r7, #8]
 8018e4c:	607b      	str	r3, [r7, #4]
 8018e4e:	4603      	mov	r3, r0
 8018e50:	73fb      	strb	r3, [r7, #15]
 8018e52:	460b      	mov	r3, r1
 8018e54:	81bb      	strh	r3, [r7, #12]
    uint32_t lastDown = 0;
 8018e56:	2300      	movs	r3, #0
 8018e58:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 8018e5a:	2300      	movs	r3, #0
 8018e5c:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 8018e5e:	2313      	movs	r3, #19
 8018e60:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 8018e62:	687b      	ldr	r3, [r7, #4]
 8018e64:	2b00      	cmp	r3, #0
 8018e66:	d101      	bne.n	8018e6c <LoRaMacCryptoGetFCntDown+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8018e68:	230a      	movs	r3, #10
 8018e6a:	e04f      	b.n	8018f0c <LoRaMacCryptoGetFCntDown+0xc8>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 8018e6c:	f107 0214 	add.w	r2, r7, #20
 8018e70:	7bfb      	ldrb	r3, [r7, #15]
 8018e72:	4611      	mov	r1, r2
 8018e74:	4618      	mov	r0, r3
 8018e76:	f7ff fe8d 	bl	8018b94 <GetLastFcntDown>
 8018e7a:	4603      	mov	r3, r0
 8018e7c:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8018e7e:	7efb      	ldrb	r3, [r7, #27]
 8018e80:	2b00      	cmp	r3, #0
 8018e82:	d001      	beq.n	8018e88 <LoRaMacCryptoGetFCntDown+0x44>
    {
        return cryptoStatus;
 8018e84:	7efb      	ldrb	r3, [r7, #27]
 8018e86:	e041      	b.n	8018f0c <LoRaMacCryptoGetFCntDown+0xc8>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 8018e88:	697b      	ldr	r3, [r7, #20]
 8018e8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018e8e:	d103      	bne.n	8018e98 <LoRaMacCryptoGetFCntDown+0x54>
    {
        *currentDown = frameFcnt;
 8018e90:	687b      	ldr	r3, [r7, #4]
 8018e92:	68ba      	ldr	r2, [r7, #8]
 8018e94:	601a      	str	r2, [r3, #0]
 8018e96:	e01e      	b.n	8018ed6 <LoRaMacCryptoGetFCntDown+0x92>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 8018e98:	697b      	ldr	r3, [r7, #20]
 8018e9a:	b29b      	uxth	r3, r3
 8018e9c:	68ba      	ldr	r2, [r7, #8]
 8018e9e:	1ad3      	subs	r3, r2, r3
 8018ea0:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 8018ea2:	69fb      	ldr	r3, [r7, #28]
 8018ea4:	2b00      	cmp	r3, #0
 8018ea6:	dd05      	ble.n	8018eb4 <LoRaMacCryptoGetFCntDown+0x70>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 8018ea8:	697a      	ldr	r2, [r7, #20]
 8018eaa:	69fb      	ldr	r3, [r7, #28]
 8018eac:	441a      	add	r2, r3
 8018eae:	687b      	ldr	r3, [r7, #4]
 8018eb0:	601a      	str	r2, [r3, #0]
 8018eb2:	e010      	b.n	8018ed6 <LoRaMacCryptoGetFCntDown+0x92>
        }
        else if( fCntDiff == 0 )
 8018eb4:	69fb      	ldr	r3, [r7, #28]
 8018eb6:	2b00      	cmp	r3, #0
 8018eb8:	d104      	bne.n	8018ec4 <LoRaMacCryptoGetFCntDown+0x80>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 8018eba:	697a      	ldr	r2, [r7, #20]
 8018ebc:	687b      	ldr	r3, [r7, #4]
 8018ebe:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 8018ec0:	2307      	movs	r3, #7
 8018ec2:	e023      	b.n	8018f0c <LoRaMacCryptoGetFCntDown+0xc8>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8018ec4:	697b      	ldr	r3, [r7, #20]
 8018ec6:	0c1b      	lsrs	r3, r3, #16
 8018ec8:	041b      	lsls	r3, r3, #16
 8018eca:	68ba      	ldr	r2, [r7, #8]
 8018ecc:	4413      	add	r3, r2
 8018ece:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8018ed2:	687b      	ldr	r3, [r7, #4]
 8018ed4:	601a      	str	r2, [r3, #0]
        }
    }

    // For LoRaWAN 1.0.X only, check maxFCntGap
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8018ed6:	4b0f      	ldr	r3, [pc, #60]	; (8018f14 <LoRaMacCryptoGetFCntDown+0xd0>)
 8018ed8:	681b      	ldr	r3, [r3, #0]
 8018eda:	789b      	ldrb	r3, [r3, #2]
 8018edc:	2b00      	cmp	r3, #0
 8018ede:	d114      	bne.n	8018f0a <LoRaMacCryptoGetFCntDown+0xc6>
    {
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 8018ee0:	687b      	ldr	r3, [r7, #4]
 8018ee2:	681b      	ldr	r3, [r3, #0]
 8018ee4:	4618      	mov	r0, r3
 8018ee6:	f04f 0100 	mov.w	r1, #0
 8018eea:	697b      	ldr	r3, [r7, #20]
 8018eec:	461a      	mov	r2, r3
 8018eee:	f04f 0300 	mov.w	r3, #0
 8018ef2:	1a84      	subs	r4, r0, r2
 8018ef4:	eb61 0503 	sbc.w	r5, r1, r3
 8018ef8:	89ba      	ldrh	r2, [r7, #12]
 8018efa:	f04f 0300 	mov.w	r3, #0
 8018efe:	4294      	cmp	r4, r2
 8018f00:	eb75 0303 	sbcs.w	r3, r5, r3
 8018f04:	db01      	blt.n	8018f0a <LoRaMacCryptoGetFCntDown+0xc6>
        {
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 8018f06:	2308      	movs	r3, #8
 8018f08:	e000      	b.n	8018f0c <LoRaMacCryptoGetFCntDown+0xc8>
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8018f0a:	2300      	movs	r3, #0
}
 8018f0c:	4618      	mov	r0, r3
 8018f0e:	3720      	adds	r7, #32
 8018f10:	46bd      	mov	sp, r7
 8018f12:	bdb0      	pop	{r4, r5, r7, pc}
 8018f14:	2000114c 	.word	0x2000114c

08018f18 <LoRaMacCryptoSetMulticastReference>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 8018f18:	b480      	push	{r7}
 8018f1a:	b083      	sub	sp, #12
 8018f1c:	af00      	add	r7, sp, #0
 8018f1e:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 8018f20:	687b      	ldr	r3, [r7, #4]
 8018f22:	2b00      	cmp	r3, #0
 8018f24:	d101      	bne.n	8018f2a <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8018f26:	230a      	movs	r3, #10
 8018f28:	e006      	b.n	8018f38 <LoRaMacCryptoSetMulticastReference+0x20>
    }

    multicastList[0].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 8018f2a:	4b06      	ldr	r3, [pc, #24]	; (8018f44 <LoRaMacCryptoSetMulticastReference+0x2c>)
 8018f2c:	681b      	ldr	r3, [r3, #0]
 8018f2e:	f103 021c 	add.w	r2, r3, #28
 8018f32:	687b      	ldr	r3, [r7, #4]
 8018f34:	621a      	str	r2, [r3, #32]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    multicastList[1].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown1;
    multicastList[2].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown2;
    multicastList[3].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown3;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    return LORAMAC_CRYPTO_SUCCESS;
 8018f36:	2300      	movs	r3, #0
}
 8018f38:	4618      	mov	r0, r3
 8018f3a:	370c      	adds	r7, #12
 8018f3c:	46bd      	mov	sp, r7
 8018f3e:	bc80      	pop	{r7}
 8018f40:	4770      	bx	lr
 8018f42:	bf00      	nop
 8018f44:	2000114c 	.word	0x2000114c

08018f48 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 8018f48:	b580      	push	{r7, lr}
 8018f4a:	b082      	sub	sp, #8
 8018f4c:	af00      	add	r7, sp, #0
 8018f4e:	4603      	mov	r3, r0
 8018f50:	6039      	str	r1, [r7, #0]
 8018f52:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 8018f54:	79fb      	ldrb	r3, [r7, #7]
 8018f56:	6839      	ldr	r1, [r7, #0]
 8018f58:	4618      	mov	r0, r3
 8018f5a:	f7f8 fbb9 	bl	80116d0 <SecureElementSetKey>
 8018f5e:	4603      	mov	r3, r0
 8018f60:	2b00      	cmp	r3, #0
 8018f62:	d001      	beq.n	8018f68 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8018f64:	230f      	movs	r3, #15
 8018f66:	e014      	b.n	8018f92 <LoRaMacCryptoSetKey+0x4a>
    }
    if( keyID == APP_KEY )
 8018f68:	79fb      	ldrb	r3, [r7, #7]
 8018f6a:	2b00      	cmp	r3, #0
 8018f6c:	d110      	bne.n	8018f90 <LoRaMacCryptoSetKey+0x48>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveMcRootKey( keyID ) != LORAMAC_CRYPTO_SUCCESS )
 8018f6e:	79fb      	ldrb	r3, [r7, #7]
 8018f70:	4618      	mov	r0, r3
 8018f72:	f000 fa21 	bl	80193b8 <LoRaMacCryptoDeriveMcRootKey>
 8018f76:	4603      	mov	r3, r0
 8018f78:	2b00      	cmp	r3, #0
 8018f7a:	d001      	beq.n	8018f80 <LoRaMacCryptoSetKey+0x38>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8018f7c:	230f      	movs	r3, #15
 8018f7e:	e008      	b.n	8018f92 <LoRaMacCryptoSetKey+0x4a>
        }
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8018f80:	2004      	movs	r0, #4
 8018f82:	f000 fa47 	bl	8019414 <LoRaMacCryptoDeriveMcKEKey>
 8018f86:	4603      	mov	r3, r0
 8018f88:	2b00      	cmp	r3, #0
 8018f8a:	d001      	beq.n	8018f90 <LoRaMacCryptoSetKey+0x48>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8018f8c:	230f      	movs	r3, #15
 8018f8e:	e000      	b.n	8018f92 <LoRaMacCryptoSetKey+0x4a>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8018f90:	2300      	movs	r3, #0
}
 8018f92:	4618      	mov	r0, r3
 8018f94:	3708      	adds	r7, #8
 8018f96:	46bd      	mov	sp, r7
 8018f98:	bd80      	pop	{r7, pc}
	...

08018f9c <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8018f9c:	b580      	push	{r7, lr}
 8018f9e:	b086      	sub	sp, #24
 8018fa0:	af02      	add	r7, sp, #8
 8018fa2:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 8018fa4:	687b      	ldr	r3, [r7, #4]
 8018fa6:	2b00      	cmp	r3, #0
 8018fa8:	d101      	bne.n	8018fae <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8018faa:	230a      	movs	r3, #10
 8018fac:	e036      	b.n	801901c <LoRaMacCryptoPrepareJoinRequest+0x80>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 8018fae:	2301      	movs	r3, #1
 8018fb0:	73fb      	strb	r3, [r7, #15]

    // Add device nonce
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
 8018fb2:	2300      	movs	r3, #0
 8018fb4:	60bb      	str	r3, [r7, #8]
    SecureElementRandomNumber( &devNonce );
 8018fb6:	f107 0308 	add.w	r3, r7, #8
 8018fba:	4618      	mov	r0, r3
 8018fbc:	f7f8 fd62 	bl	8011a84 <SecureElementRandomNumber>
    CryptoCtx.NvmCtx->DevNonce = devNonce;
 8018fc0:	68ba      	ldr	r2, [r7, #8]
 8018fc2:	4b18      	ldr	r3, [pc, #96]	; (8019024 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 8018fc4:	681b      	ldr	r3, [r3, #0]
 8018fc6:	b292      	uxth	r2, r2
 8018fc8:	809a      	strh	r2, [r3, #4]
#else
    CryptoCtx.NvmCtx->DevNonce++;
#endif
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8018fca:	4b16      	ldr	r3, [pc, #88]	; (8019024 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 8018fcc:	685b      	ldr	r3, [r3, #4]
 8018fce:	4798      	blx	r3
    macMsg->DevNonce = CryptoCtx.NvmCtx->DevNonce;
 8018fd0:	4b14      	ldr	r3, [pc, #80]	; (8019024 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 8018fd2:	681b      	ldr	r3, [r3, #0]
 8018fd4:	889a      	ldrh	r2, [r3, #4]
 8018fd6:	687b      	ldr	r3, [r7, #4]
 8018fd8:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8018fda:	6878      	ldr	r0, [r7, #4]
 8018fdc:	f000 fc01 	bl	80197e2 <LoRaMacSerializerJoinRequest>
 8018fe0:	4603      	mov	r3, r0
 8018fe2:	2b00      	cmp	r3, #0
 8018fe4:	d001      	beq.n	8018fea <LoRaMacCryptoPrepareJoinRequest+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8018fe6:	2311      	movs	r3, #17
 8018fe8:	e018      	b.n	801901c <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 8018fea:	687b      	ldr	r3, [r7, #4]
 8018fec:	6819      	ldr	r1, [r3, #0]
 8018fee:	687b      	ldr	r3, [r7, #4]
 8018ff0:	3318      	adds	r3, #24
 8018ff2:	7bfa      	ldrb	r2, [r7, #15]
 8018ff4:	9300      	str	r3, [sp, #0]
 8018ff6:	4613      	mov	r3, r2
 8018ff8:	2213      	movs	r2, #19
 8018ffa:	2000      	movs	r0, #0
 8018ffc:	f7f8 fbcc 	bl	8011798 <SecureElementComputeAesCmac>
 8019000:	4603      	mov	r3, r0
 8019002:	2b00      	cmp	r3, #0
 8019004:	d001      	beq.n	801900a <LoRaMacCryptoPrepareJoinRequest+0x6e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8019006:	230f      	movs	r3, #15
 8019008:	e008      	b.n	801901c <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 801900a:	6878      	ldr	r0, [r7, #4]
 801900c:	f000 fbe9 	bl	80197e2 <LoRaMacSerializerJoinRequest>
 8019010:	4603      	mov	r3, r0
 8019012:	2b00      	cmp	r3, #0
 8019014:	d001      	beq.n	801901a <LoRaMacCryptoPrepareJoinRequest+0x7e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8019016:	2311      	movs	r3, #17
 8019018:	e000      	b.n	801901c <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801901a:	2300      	movs	r3, #0
}
 801901c:	4618      	mov	r0, r3
 801901e:	3710      	adds	r7, #16
 8019020:	46bd      	mov	sp, r7
 8019022:	bd80      	pop	{r7, pc}
 8019024:	2000114c 	.word	0x2000114c

08019028 <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 8019028:	b590      	push	{r4, r7, lr}
 801902a:	b095      	sub	sp, #84	; 0x54
 801902c:	af04      	add	r7, sp, #16
 801902e:	4603      	mov	r3, r0
 8019030:	60b9      	str	r1, [r7, #8]
 8019032:	607a      	str	r2, [r7, #4]
 8019034:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 8019036:	687b      	ldr	r3, [r7, #4]
 8019038:	2b00      	cmp	r3, #0
 801903a:	d002      	beq.n	8019042 <LoRaMacCryptoHandleJoinAccept+0x1a>
 801903c:	68bb      	ldr	r3, [r7, #8]
 801903e:	2b00      	cmp	r3, #0
 8019040:	d101      	bne.n	8019046 <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8019042:	230a      	movs	r3, #10
 8019044:	e09b      	b.n	801917e <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8019046:	2313      	movs	r3, #19
 8019048:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 801904c:	2300      	movs	r3, #0
 801904e:	617b      	str	r3, [r7, #20]
 8019050:	f107 0318 	add.w	r3, r7, #24
 8019054:	221d      	movs	r2, #29
 8019056:	2100      	movs	r1, #0
 8019058:	4618      	mov	r0, r3
 801905a:	f00b fb53 	bl	8024704 <memset>
    uint8_t versionMinor         = 0;
 801905e:	2300      	movs	r3, #0
 8019060:	74fb      	strb	r3, [r7, #19]
    uint8_t* nonce               = ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce;
 8019062:	4b49      	ldr	r3, [pc, #292]	; (8019188 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8019064:	681b      	ldr	r3, [r3, #0]
 8019066:	3304      	adds	r3, #4
 8019068:	63bb      	str	r3, [r7, #56]	; 0x38
            nonce = ( uint8_t* )&CryptoCtx.NvmCtx->FCntList.RJcount1;
        }
    }
#endif

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, ( int16_t )*nonce, macMsg->Buffer,
 801906a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801906c:	781b      	ldrb	r3, [r3, #0]
 801906e:	b299      	uxth	r1, r3
 8019070:	687b      	ldr	r3, [r7, #4]
 8019072:	681c      	ldr	r4, [r3, #0]
 8019074:	687b      	ldr	r3, [r7, #4]
 8019076:	791b      	ldrb	r3, [r3, #4]
 8019078:	7bf8      	ldrb	r0, [r7, #15]
 801907a:	f107 0213 	add.w	r2, r7, #19
 801907e:	9202      	str	r2, [sp, #8]
 8019080:	f107 0214 	add.w	r2, r7, #20
 8019084:	9201      	str	r2, [sp, #4]
 8019086:	9300      	str	r3, [sp, #0]
 8019088:	4623      	mov	r3, r4
 801908a:	460a      	mov	r2, r1
 801908c:	68b9      	ldr	r1, [r7, #8]
 801908e:	f7f8 fc7c 	bl	801198a <SecureElementProcessJoinAccept>
 8019092:	4603      	mov	r3, r0
 8019094:	2b00      	cmp	r3, #0
 8019096:	d001      	beq.n	801909c <LoRaMacCryptoHandleJoinAccept+0x74>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8019098:	230f      	movs	r3, #15
 801909a:	e070      	b.n	801917e <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 801909c:	687b      	ldr	r3, [r7, #4]
 801909e:	6818      	ldr	r0, [r3, #0]
 80190a0:	687b      	ldr	r3, [r7, #4]
 80190a2:	791b      	ldrb	r3, [r3, #4]
 80190a4:	b29a      	uxth	r2, r3
 80190a6:	f107 0314 	add.w	r3, r7, #20
 80190aa:	4619      	mov	r1, r3
 80190ac:	f004 fa5d 	bl	801d56a <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 80190b0:	6878      	ldr	r0, [r7, #4]
 80190b2:	f000 f9d7 	bl	8019464 <LoRaMacParserJoinAccept>
 80190b6:	4603      	mov	r3, r0
 80190b8:	2b00      	cmp	r3, #0
 80190ba:	d001      	beq.n	80190c0 <LoRaMacCryptoHandleJoinAccept+0x98>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 80190bc:	2310      	movs	r3, #16
 80190be:	e05e      	b.n	801917e <LoRaMacCryptoHandleJoinAccept+0x156>
            return retval;
        }
    }
#else
    // Operating in LoRaWAN 1.0.x mode
    retval = LoRaMacCryptoDeriveMcRootKey( APP_KEY );
 80190c0:	2000      	movs	r0, #0
 80190c2:	f000 f979 	bl	80193b8 <LoRaMacCryptoDeriveMcRootKey>
 80190c6:	4603      	mov	r3, r0
 80190c8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80190cc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80190d0:	2b00      	cmp	r3, #0
 80190d2:	d002      	beq.n	80190da <LoRaMacCryptoHandleJoinAccept+0xb2>
    {
        return retval;
 80190d4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80190d8:	e051      	b.n	801917e <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    retval = LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY );
 80190da:	2004      	movs	r0, #4
 80190dc:	f000 f99a 	bl	8019414 <LoRaMacCryptoDeriveMcKEKey>
 80190e0:	4603      	mov	r3, r0
 80190e2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80190e6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80190ea:	2b00      	cmp	r3, #0
 80190ec:	d002      	beq.n	80190f4 <LoRaMacCryptoHandleJoinAccept+0xcc>
    {
        return retval;
 80190ee:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80190f2:	e044      	b.n	801917e <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    retval = DeriveSessionKey10x( APP_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 80190f4:	687b      	ldr	r3, [r7, #4]
 80190f6:	1d99      	adds	r1, r3, #6
 80190f8:	687b      	ldr	r3, [r7, #4]
 80190fa:	f103 0209 	add.w	r2, r3, #9
 80190fe:	4b22      	ldr	r3, [pc, #136]	; (8019188 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8019100:	681b      	ldr	r3, [r3, #0]
 8019102:	3304      	adds	r3, #4
 8019104:	2003      	movs	r0, #3
 8019106:	f7ff fcef 	bl	8018ae8 <DeriveSessionKey10x>
 801910a:	4603      	mov	r3, r0
 801910c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8019110:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8019114:	2b00      	cmp	r3, #0
 8019116:	d002      	beq.n	801911e <LoRaMacCryptoHandleJoinAccept+0xf6>
    {
        return retval;
 8019118:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801911c:	e02f      	b.n	801917e <LoRaMacCryptoHandleJoinAccept+0x156>
    }
    retval = DeriveSessionKey10x( NWK_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 801911e:	687b      	ldr	r3, [r7, #4]
 8019120:	1d99      	adds	r1, r3, #6
 8019122:	687b      	ldr	r3, [r7, #4]
 8019124:	f103 0209 	add.w	r2, r3, #9
 8019128:	4b17      	ldr	r3, [pc, #92]	; (8019188 <LoRaMacCryptoHandleJoinAccept+0x160>)
 801912a:	681b      	ldr	r3, [r3, #0]
 801912c:	3304      	adds	r3, #4
 801912e:	2002      	movs	r0, #2
 8019130:	f7ff fcda 	bl	8018ae8 <DeriveSessionKey10x>
 8019134:	4603      	mov	r3, r0
 8019136:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801913a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801913e:	2b00      	cmp	r3, #0
 8019140:	d002      	beq.n	8019148 <LoRaMacCryptoHandleJoinAccept+0x120>
    {
        return retval;
 8019142:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8019146:	e01a      	b.n	801917e <LoRaMacCryptoHandleJoinAccept+0x156>
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO */

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = versionMinor;
 8019148:	4b0f      	ldr	r3, [pc, #60]	; (8019188 <LoRaMacCryptoHandleJoinAccept+0x160>)
 801914a:	681b      	ldr	r3, [r3, #0]
 801914c:	7cfa      	ldrb	r2, [r7, #19]
 801914e:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    CryptoCtx.RJcount0 = 0;
#endif
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 8019150:	4b0d      	ldr	r3, [pc, #52]	; (8019188 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8019152:	681b      	ldr	r3, [r3, #0]
 8019154:	2200      	movs	r2, #0
 8019156:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8019158:	4b0b      	ldr	r3, [pc, #44]	; (8019188 <LoRaMacCryptoHandleJoinAccept+0x160>)
 801915a:	681b      	ldr	r3, [r3, #0]
 801915c:	f04f 32ff 	mov.w	r2, #4294967295
 8019160:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 8019162:	4b09      	ldr	r3, [pc, #36]	; (8019188 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8019164:	681b      	ldr	r3, [r3, #0]
 8019166:	f04f 32ff 	mov.w	r2, #4294967295
 801916a:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 801916c:	4b06      	ldr	r3, [pc, #24]	; (8019188 <LoRaMacCryptoHandleJoinAccept+0x160>)
 801916e:	681b      	ldr	r3, [r3, #0]
 8019170:	f04f 32ff 	mov.w	r2, #4294967295
 8019174:	615a      	str	r2, [r3, #20]

    CryptoCtx.EventCryptoNvmCtxChanged( );
 8019176:	4b04      	ldr	r3, [pc, #16]	; (8019188 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8019178:	685b      	ldr	r3, [r3, #4]
 801917a:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 801917c:	2300      	movs	r3, #0
}
 801917e:	4618      	mov	r0, r3
 8019180:	3744      	adds	r7, #68	; 0x44
 8019182:	46bd      	mov	sp, r7
 8019184:	bd90      	pop	{r4, r7, pc}
 8019186:	bf00      	nop
 8019188:	2000114c 	.word	0x2000114c

0801918c <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 801918c:	b590      	push	{r4, r7, lr}
 801918e:	b08b      	sub	sp, #44	; 0x2c
 8019190:	af04      	add	r7, sp, #16
 8019192:	60f8      	str	r0, [r7, #12]
 8019194:	607b      	str	r3, [r7, #4]
 8019196:	460b      	mov	r3, r1
 8019198:	72fb      	strb	r3, [r7, #11]
 801919a:	4613      	mov	r3, r2
 801919c:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801919e:	2313      	movs	r3, #19
 80191a0:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 80191a2:	2303      	movs	r3, #3
 80191a4:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 80191a6:	687b      	ldr	r3, [r7, #4]
 80191a8:	2b00      	cmp	r3, #0
 80191aa:	d101      	bne.n	80191b0 <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80191ac:	230a      	movs	r3, #10
 80191ae:	e062      	b.n	8019276 <LoRaMacCryptoSecureMessage+0xea>
    }

    if( fCntUp < CryptoCtx.NvmCtx->FCntList.FCntUp )
 80191b0:	4b33      	ldr	r3, [pc, #204]	; (8019280 <LoRaMacCryptoSecureMessage+0xf4>)
 80191b2:	681b      	ldr	r3, [r3, #0]
 80191b4:	68db      	ldr	r3, [r3, #12]
 80191b6:	68fa      	ldr	r2, [r7, #12]
 80191b8:	429a      	cmp	r2, r3
 80191ba:	d201      	bcs.n	80191c0 <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 80191bc:	2306      	movs	r3, #6
 80191be:	e05a      	b.n	8019276 <LoRaMacCryptoSecureMessage+0xea>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 80191c0:	687b      	ldr	r3, [r7, #4]
 80191c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80191c6:	2b00      	cmp	r3, #0
 80191c8:	d101      	bne.n	80191ce <LoRaMacCryptoSecureMessage+0x42>
    {
        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 80191ca:	2302      	movs	r3, #2
 80191cc:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }

    if( fCntUp > CryptoCtx.NvmCtx->FCntList.FCntUp )
 80191ce:	4b2c      	ldr	r3, [pc, #176]	; (8019280 <LoRaMacCryptoSecureMessage+0xf4>)
 80191d0:	681b      	ldr	r3, [r3, #0]
 80191d2:	68db      	ldr	r3, [r3, #12]
 80191d4:	68fa      	ldr	r2, [r7, #12]
 80191d6:	429a      	cmp	r2, r3
 80191d8:	d916      	bls.n	8019208 <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 80191da:	687b      	ldr	r3, [r7, #4]
 80191dc:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80191de:	687b      	ldr	r3, [r7, #4]
 80191e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80191e4:	b219      	sxth	r1, r3
 80191e6:	687b      	ldr	r3, [r7, #4]
 80191e8:	689c      	ldr	r4, [r3, #8]
 80191ea:	7dfa      	ldrb	r2, [r7, #23]
 80191ec:	68fb      	ldr	r3, [r7, #12]
 80191ee:	9301      	str	r3, [sp, #4]
 80191f0:	2300      	movs	r3, #0
 80191f2:	9300      	str	r3, [sp, #0]
 80191f4:	4623      	mov	r3, r4
 80191f6:	f7ff faa9 	bl	801874c <PayloadEncrypt>
 80191fa:	4603      	mov	r3, r0
 80191fc:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 80191fe:	7dbb      	ldrb	r3, [r7, #22]
 8019200:	2b00      	cmp	r3, #0
 8019202:	d001      	beq.n	8019208 <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8019204:	7dbb      	ldrb	r3, [r7, #22]
 8019206:	e036      	b.n	8019276 <LoRaMacCryptoSecureMessage+0xea>
        }
#endif
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8019208:	6878      	ldr	r0, [r7, #4]
 801920a:	f000 fb6c 	bl	80198e6 <LoRaMacSerializerData>
 801920e:	4603      	mov	r3, r0
 8019210:	2b00      	cmp	r3, #0
 8019212:	d001      	beq.n	8019218 <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8019214:	2311      	movs	r3, #17
 8019216:	e02e      	b.n	8019276 <LoRaMacCryptoSecureMessage+0xea>
#endif
    {        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8019218:	2302      	movs	r3, #2
 801921a:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 801921c:	687b      	ldr	r3, [r7, #4]
 801921e:	6818      	ldr	r0, [r3, #0]
 8019220:	687b      	ldr	r3, [r7, #4]
 8019222:	791b      	ldrb	r3, [r3, #4]
 8019224:	b29b      	uxth	r3, r3
 8019226:	3b04      	subs	r3, #4
 8019228:	b299      	uxth	r1, r3
 801922a:	687b      	ldr	r3, [r7, #4]
 801922c:	689b      	ldr	r3, [r3, #8]
 801922e:	687a      	ldr	r2, [r7, #4]
 8019230:	322c      	adds	r2, #44	; 0x2c
 8019232:	7dfc      	ldrb	r4, [r7, #23]
 8019234:	9203      	str	r2, [sp, #12]
 8019236:	68fa      	ldr	r2, [r7, #12]
 8019238:	9202      	str	r2, [sp, #8]
 801923a:	9301      	str	r3, [sp, #4]
 801923c:	2300      	movs	r3, #0
 801923e:	9300      	str	r3, [sp, #0]
 8019240:	2300      	movs	r3, #0
 8019242:	4622      	mov	r2, r4
 8019244:	f7ff fb84 	bl	8018950 <ComputeCmacB0>
 8019248:	4603      	mov	r3, r0
 801924a:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801924c:	7dbb      	ldrb	r3, [r7, #22]
 801924e:	2b00      	cmp	r3, #0
 8019250:	d001      	beq.n	8019256 <LoRaMacCryptoSecureMessage+0xca>
        {
            return retval;
 8019252:	7dbb      	ldrb	r3, [r7, #22]
 8019254:	e00f      	b.n	8019276 <LoRaMacCryptoSecureMessage+0xea>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8019256:	6878      	ldr	r0, [r7, #4]
 8019258:	f000 fb45 	bl	80198e6 <LoRaMacSerializerData>
 801925c:	4603      	mov	r3, r0
 801925e:	2b00      	cmp	r3, #0
 8019260:	d001      	beq.n	8019266 <LoRaMacCryptoSecureMessage+0xda>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8019262:	2311      	movs	r3, #17
 8019264:	e007      	b.n	8019276 <LoRaMacCryptoSecureMessage+0xea>
    }

    CryptoCtx.NvmCtx->FCntList.FCntUp = fCntUp;
 8019266:	4b06      	ldr	r3, [pc, #24]	; (8019280 <LoRaMacCryptoSecureMessage+0xf4>)
 8019268:	681b      	ldr	r3, [r3, #0]
 801926a:	68fa      	ldr	r2, [r7, #12]
 801926c:	60da      	str	r2, [r3, #12]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 801926e:	4b04      	ldr	r3, [pc, #16]	; (8019280 <LoRaMacCryptoSecureMessage+0xf4>)
 8019270:	685b      	ldr	r3, [r3, #4]
 8019272:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 8019274:	2300      	movs	r3, #0
}
 8019276:	4618      	mov	r0, r3
 8019278:	371c      	adds	r7, #28
 801927a:	46bd      	mov	sp, r7
 801927c:	bd90      	pop	{r4, r7, pc}
 801927e:	bf00      	nop
 8019280:	2000114c 	.word	0x2000114c

08019284 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 8019284:	b590      	push	{r4, r7, lr}
 8019286:	b08b      	sub	sp, #44	; 0x2c
 8019288:	af04      	add	r7, sp, #16
 801928a:	60b9      	str	r1, [r7, #8]
 801928c:	607b      	str	r3, [r7, #4]
 801928e:	4603      	mov	r3, r0
 8019290:	73fb      	strb	r3, [r7, #15]
 8019292:	4613      	mov	r3, r2
 8019294:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 8019296:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019298:	2b00      	cmp	r3, #0
 801929a:	d101      	bne.n	80192a0 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801929c:	230a      	movs	r3, #10
 801929e:	e084      	b.n	80193aa <LoRaMacCryptoUnsecureMessage+0x126>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 80192a0:	7bbb      	ldrb	r3, [r7, #14]
 80192a2:	6879      	ldr	r1, [r7, #4]
 80192a4:	4618      	mov	r0, r3
 80192a6:	f7ff fcc3 	bl	8018c30 <CheckFCntDown>
 80192aa:	4603      	mov	r3, r0
 80192ac:	f083 0301 	eor.w	r3, r3, #1
 80192b0:	b2db      	uxtb	r3, r3
 80192b2:	2b00      	cmp	r3, #0
 80192b4:	d001      	beq.n	80192ba <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 80192b6:	2306      	movs	r3, #6
 80192b8:	e077      	b.n	80193aa <LoRaMacCryptoUnsecureMessage+0x126>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80192ba:	2313      	movs	r3, #19
 80192bc:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 80192be:	2303      	movs	r3, #3
 80192c0:	75fb      	strb	r3, [r7, #23]

#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 80192c2:	2302      	movs	r3, #2
 80192c4:	753b      	strb	r3, [r7, #20]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 80192c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80192c8:	f000 f997 	bl	80195fa <LoRaMacParserData>
 80192cc:	4603      	mov	r3, r0
 80192ce:	2b00      	cmp	r3, #0
 80192d0:	d001      	beq.n	80192d6 <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 80192d2:	2310      	movs	r3, #16
 80192d4:	e069      	b.n	80193aa <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 80192d6:	f107 0210 	add.w	r2, r7, #16
 80192da:	7bfb      	ldrb	r3, [r7, #15]
 80192dc:	4611      	mov	r1, r2
 80192de:	4618      	mov	r0, r3
 80192e0:	f7ff fbdc 	bl	8018a9c <GetKeyAddrItem>
 80192e4:	4603      	mov	r3, r0
 80192e6:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80192e8:	7d7b      	ldrb	r3, [r7, #21]
 80192ea:	2b00      	cmp	r3, #0
 80192ec:	d001      	beq.n	80192f2 <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 80192ee:	7d7b      	ldrb	r3, [r7, #21]
 80192f0:	e05b      	b.n	80193aa <LoRaMacCryptoUnsecureMessage+0x126>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 80192f2:	693b      	ldr	r3, [r7, #16]
 80192f4:	785b      	ldrb	r3, [r3, #1]
 80192f6:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 80192f8:	693b      	ldr	r3, [r7, #16]
 80192fa:	789b      	ldrb	r3, [r3, #2]
 80192fc:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 80192fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019300:	689b      	ldr	r3, [r3, #8]
 8019302:	68ba      	ldr	r2, [r7, #8]
 8019304:	429a      	cmp	r2, r3
 8019306:	d001      	beq.n	801930c <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 8019308:	2302      	movs	r3, #2
 801930a:	e04e      	b.n	80193aa <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 801930c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801930e:	7b1b      	ldrb	r3, [r3, #12]
 8019310:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8019314:	b2db      	uxtb	r3, r3
 8019316:	2b00      	cmp	r3, #0
 8019318:	bf14      	ite	ne
 801931a:	2301      	movne	r3, #1
 801931c:	2300      	moveq	r3, #0
 801931e:	75bb      	strb	r3, [r7, #22]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8019320:	4b24      	ldr	r3, [pc, #144]	; (80193b4 <LoRaMacCryptoUnsecureMessage+0x130>)
 8019322:	681b      	ldr	r3, [r3, #0]
 8019324:	789b      	ldrb	r3, [r3, #2]
 8019326:	2b00      	cmp	r3, #0
 8019328:	d101      	bne.n	801932e <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 801932a:	2300      	movs	r3, #0
 801932c:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 801932e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019330:	6818      	ldr	r0, [r3, #0]
 8019332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019334:	791b      	ldrb	r3, [r3, #4]
 8019336:	b29b      	uxth	r3, r3
 8019338:	3b04      	subs	r3, #4
 801933a:	b299      	uxth	r1, r3
 801933c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801933e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8019340:	7dbc      	ldrb	r4, [r7, #22]
 8019342:	7d3a      	ldrb	r2, [r7, #20]
 8019344:	9303      	str	r3, [sp, #12]
 8019346:	687b      	ldr	r3, [r7, #4]
 8019348:	9302      	str	r3, [sp, #8]
 801934a:	68bb      	ldr	r3, [r7, #8]
 801934c:	9301      	str	r3, [sp, #4]
 801934e:	2301      	movs	r3, #1
 8019350:	9300      	str	r3, [sp, #0]
 8019352:	4623      	mov	r3, r4
 8019354:	f7ff fb3a 	bl	80189cc <VerifyCmacB0>
 8019358:	4603      	mov	r3, r0
 801935a:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801935c:	7d7b      	ldrb	r3, [r7, #21]
 801935e:	2b00      	cmp	r3, #0
 8019360:	d001      	beq.n	8019366 <LoRaMacCryptoUnsecureMessage+0xe2>
    {
        return retval;
 8019362:	7d7b      	ldrb	r3, [r7, #21]
 8019364:	e021      	b.n	80193aa <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 8019366:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019368:	f893 3020 	ldrb.w	r3, [r3, #32]
 801936c:	2b00      	cmp	r3, #0
 801936e:	d101      	bne.n	8019374 <LoRaMacCryptoUnsecureMessage+0xf0>
    {
        // Use network session encryption key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8019370:	2302      	movs	r3, #2
 8019372:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 8019374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019376:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8019378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801937a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801937e:	b219      	sxth	r1, r3
 8019380:	7dfa      	ldrb	r2, [r7, #23]
 8019382:	687b      	ldr	r3, [r7, #4]
 8019384:	9301      	str	r3, [sp, #4]
 8019386:	2301      	movs	r3, #1
 8019388:	9300      	str	r3, [sp, #0]
 801938a:	68bb      	ldr	r3, [r7, #8]
 801938c:	f7ff f9de 	bl	801874c <PayloadEncrypt>
 8019390:	4603      	mov	r3, r0
 8019392:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8019394:	7d7b      	ldrb	r3, [r7, #21]
 8019396:	2b00      	cmp	r3, #0
 8019398:	d001      	beq.n	801939e <LoRaMacCryptoUnsecureMessage+0x11a>
    {
        return retval;
 801939a:	7d7b      	ldrb	r3, [r7, #21]
 801939c:	e005      	b.n	80193aa <LoRaMacCryptoUnsecureMessage+0x126>
            }
        } 
    }
#endif

    UpdateFCntDown( fCntID, fCntDown );
 801939e:	7bbb      	ldrb	r3, [r7, #14]
 80193a0:	6879      	ldr	r1, [r7, #4]
 80193a2:	4618      	mov	r0, r3
 80193a4:	f7ff fc68 	bl	8018c78 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 80193a8:	2300      	movs	r3, #0
}
 80193aa:	4618      	mov	r0, r3
 80193ac:	371c      	adds	r7, #28
 80193ae:	46bd      	mov	sp, r7
 80193b0:	bd90      	pop	{r4, r7, pc}
 80193b2:	bf00      	nop
 80193b4:	2000114c 	.word	0x2000114c

080193b8 <LoRaMacCryptoDeriveMcRootKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcRootKey( KeyIdentifier_t keyID )
{
 80193b8:	b580      	push	{r7, lr}
 80193ba:	b086      	sub	sp, #24
 80193bc:	af00      	add	r7, sp, #0
 80193be:	4603      	mov	r3, r0
 80193c0:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than AppKey
    if( keyID != APP_KEY )
 80193c2:	79fb      	ldrb	r3, [r7, #7]
 80193c4:	2b00      	cmp	r3, #0
 80193c6:	d001      	beq.n	80193cc <LoRaMacCryptoDeriveMcRootKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 80193c8:	230b      	movs	r3, #11
 80193ca:	e01d      	b.n	8019408 <LoRaMacCryptoDeriveMcRootKey+0x50>
    }
    uint8_t compBase[16] = { 0 };
 80193cc:	2300      	movs	r3, #0
 80193ce:	60bb      	str	r3, [r7, #8]
 80193d0:	f107 030c 	add.w	r3, r7, #12
 80193d4:	2200      	movs	r2, #0
 80193d6:	601a      	str	r2, [r3, #0]
 80193d8:	605a      	str	r2, [r3, #4]
 80193da:	609a      	str	r2, [r3, #8]

    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 1 )
 80193dc:	4b0c      	ldr	r3, [pc, #48]	; (8019410 <LoRaMacCryptoDeriveMcRootKey+0x58>)
 80193de:	681b      	ldr	r3, [r3, #0]
 80193e0:	789b      	ldrb	r3, [r3, #2]
 80193e2:	2b01      	cmp	r3, #1
 80193e4:	d101      	bne.n	80193ea <LoRaMacCryptoDeriveMcRootKey+0x32>
    {
        compBase[0] = 0x20;
 80193e6:	2320      	movs	r3, #32
 80193e8:	723b      	strb	r3, [r7, #8]
    }
    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 80193ea:	4b09      	ldr	r3, [pc, #36]	; (8019410 <LoRaMacCryptoDeriveMcRootKey+0x58>)
 80193ec:	6818      	ldr	r0, [r3, #0]
 80193ee:	79fa      	ldrb	r2, [r7, #7]
 80193f0:	f107 0108 	add.w	r1, r7, #8
 80193f4:	2304      	movs	r3, #4
 80193f6:	6800      	ldr	r0, [r0, #0]
 80193f8:	f7f8 fa7c 	bl	80118f4 <SecureElementDeriveAndStoreKey>
 80193fc:	4603      	mov	r3, r0
 80193fe:	2b00      	cmp	r3, #0
 8019400:	d001      	beq.n	8019406 <LoRaMacCryptoDeriveMcRootKey+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8019402:	230f      	movs	r3, #15
 8019404:	e000      	b.n	8019408 <LoRaMacCryptoDeriveMcRootKey+0x50>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8019406:	2300      	movs	r3, #0
}
 8019408:	4618      	mov	r0, r3
 801940a:	3718      	adds	r7, #24
 801940c:	46bd      	mov	sp, r7
 801940e:	bd80      	pop	{r7, pc}
 8019410:	2000114c 	.word	0x2000114c

08019414 <LoRaMacCryptoDeriveMcKEKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
{
 8019414:	b580      	push	{r7, lr}
 8019416:	b086      	sub	sp, #24
 8019418:	af00      	add	r7, sp, #0
 801941a:	4603      	mov	r3, r0
 801941c:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
 801941e:	79fb      	ldrb	r3, [r7, #7]
 8019420:	2b04      	cmp	r3, #4
 8019422:	d001      	beq.n	8019428 <LoRaMacCryptoDeriveMcKEKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8019424:	230b      	movs	r3, #11
 8019426:	e016      	b.n	8019456 <LoRaMacCryptoDeriveMcKEKey+0x42>
    }
    uint8_t compBase[16] = { 0 };
 8019428:	2300      	movs	r3, #0
 801942a:	60bb      	str	r3, [r7, #8]
 801942c:	f107 030c 	add.w	r3, r7, #12
 8019430:	2200      	movs	r2, #0
 8019432:	601a      	str	r2, [r3, #0]
 8019434:	605a      	str	r2, [r3, #4]
 8019436:	609a      	str	r2, [r3, #8]

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 8019438:	4b09      	ldr	r3, [pc, #36]	; (8019460 <LoRaMacCryptoDeriveMcKEKey+0x4c>)
 801943a:	6818      	ldr	r0, [r3, #0]
 801943c:	79fa      	ldrb	r2, [r7, #7]
 801943e:	f107 0108 	add.w	r1, r7, #8
 8019442:	237f      	movs	r3, #127	; 0x7f
 8019444:	6800      	ldr	r0, [r0, #0]
 8019446:	f7f8 fa55 	bl	80118f4 <SecureElementDeriveAndStoreKey>
 801944a:	4603      	mov	r3, r0
 801944c:	2b00      	cmp	r3, #0
 801944e:	d001      	beq.n	8019454 <LoRaMacCryptoDeriveMcKEKey+0x40>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8019450:	230f      	movs	r3, #15
 8019452:	e000      	b.n	8019456 <LoRaMacCryptoDeriveMcKEKey+0x42>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8019454:	2300      	movs	r3, #0
}
 8019456:	4618      	mov	r0, r3
 8019458:	3718      	adds	r7, #24
 801945a:	46bd      	mov	sp, r7
 801945c:	bd80      	pop	{r7, pc}
 801945e:	bf00      	nop
 8019460:	2000114c 	.word	0x2000114c

08019464 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 8019464:	b580      	push	{r7, lr}
 8019466:	b084      	sub	sp, #16
 8019468:	af00      	add	r7, sp, #0
 801946a:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801946c:	687b      	ldr	r3, [r7, #4]
 801946e:	2b00      	cmp	r3, #0
 8019470:	d003      	beq.n	801947a <LoRaMacParserJoinAccept+0x16>
 8019472:	687b      	ldr	r3, [r7, #4]
 8019474:	681b      	ldr	r3, [r3, #0]
 8019476:	2b00      	cmp	r3, #0
 8019478:	d101      	bne.n	801947e <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 801947a:	2302      	movs	r3, #2
 801947c:	e0b9      	b.n	80195f2 <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 801947e:	2300      	movs	r3, #0
 8019480:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8019482:	687b      	ldr	r3, [r7, #4]
 8019484:	681a      	ldr	r2, [r3, #0]
 8019486:	89fb      	ldrh	r3, [r7, #14]
 8019488:	1c59      	adds	r1, r3, #1
 801948a:	81f9      	strh	r1, [r7, #14]
 801948c:	4413      	add	r3, r2
 801948e:	781a      	ldrb	r2, [r3, #0]
 8019490:	687b      	ldr	r3, [r7, #4]
 8019492:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 8019494:	687b      	ldr	r3, [r7, #4]
 8019496:	1d98      	adds	r0, r3, #6
 8019498:	687b      	ldr	r3, [r7, #4]
 801949a:	681a      	ldr	r2, [r3, #0]
 801949c:	89fb      	ldrh	r3, [r7, #14]
 801949e:	4413      	add	r3, r2
 80194a0:	2203      	movs	r2, #3
 80194a2:	4619      	mov	r1, r3
 80194a4:	f004 f861 	bl	801d56a <memcpy1>
    bufItr = bufItr + 3;
 80194a8:	89fb      	ldrh	r3, [r7, #14]
 80194aa:	3303      	adds	r3, #3
 80194ac:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 80194ae:	687b      	ldr	r3, [r7, #4]
 80194b0:	f103 0009 	add.w	r0, r3, #9
 80194b4:	687b      	ldr	r3, [r7, #4]
 80194b6:	681a      	ldr	r2, [r3, #0]
 80194b8:	89fb      	ldrh	r3, [r7, #14]
 80194ba:	4413      	add	r3, r2
 80194bc:	2203      	movs	r2, #3
 80194be:	4619      	mov	r1, r3
 80194c0:	f004 f853 	bl	801d56a <memcpy1>
    bufItr = bufItr + 3;
 80194c4:	89fb      	ldrh	r3, [r7, #14]
 80194c6:	3303      	adds	r3, #3
 80194c8:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 80194ca:	687b      	ldr	r3, [r7, #4]
 80194cc:	681a      	ldr	r2, [r3, #0]
 80194ce:	89fb      	ldrh	r3, [r7, #14]
 80194d0:	1c59      	adds	r1, r3, #1
 80194d2:	81f9      	strh	r1, [r7, #14]
 80194d4:	4413      	add	r3, r2
 80194d6:	781b      	ldrb	r3, [r3, #0]
 80194d8:	461a      	mov	r2, r3
 80194da:	687b      	ldr	r3, [r7, #4]
 80194dc:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80194de:	687b      	ldr	r3, [r7, #4]
 80194e0:	681a      	ldr	r2, [r3, #0]
 80194e2:	89fb      	ldrh	r3, [r7, #14]
 80194e4:	1c59      	adds	r1, r3, #1
 80194e6:	81f9      	strh	r1, [r7, #14]
 80194e8:	4413      	add	r3, r2
 80194ea:	781b      	ldrb	r3, [r3, #0]
 80194ec:	021a      	lsls	r2, r3, #8
 80194ee:	687b      	ldr	r3, [r7, #4]
 80194f0:	68db      	ldr	r3, [r3, #12]
 80194f2:	431a      	orrs	r2, r3
 80194f4:	687b      	ldr	r3, [r7, #4]
 80194f6:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 80194f8:	687b      	ldr	r3, [r7, #4]
 80194fa:	681a      	ldr	r2, [r3, #0]
 80194fc:	89fb      	ldrh	r3, [r7, #14]
 80194fe:	1c59      	adds	r1, r3, #1
 8019500:	81f9      	strh	r1, [r7, #14]
 8019502:	4413      	add	r3, r2
 8019504:	781b      	ldrb	r3, [r3, #0]
 8019506:	041a      	lsls	r2, r3, #16
 8019508:	687b      	ldr	r3, [r7, #4]
 801950a:	68db      	ldr	r3, [r3, #12]
 801950c:	431a      	orrs	r2, r3
 801950e:	687b      	ldr	r3, [r7, #4]
 8019510:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8019512:	687b      	ldr	r3, [r7, #4]
 8019514:	681a      	ldr	r2, [r3, #0]
 8019516:	89fb      	ldrh	r3, [r7, #14]
 8019518:	1c59      	adds	r1, r3, #1
 801951a:	81f9      	strh	r1, [r7, #14]
 801951c:	4413      	add	r3, r2
 801951e:	781b      	ldrb	r3, [r3, #0]
 8019520:	061a      	lsls	r2, r3, #24
 8019522:	687b      	ldr	r3, [r7, #4]
 8019524:	68db      	ldr	r3, [r3, #12]
 8019526:	431a      	orrs	r2, r3
 8019528:	687b      	ldr	r3, [r7, #4]
 801952a:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 801952c:	687b      	ldr	r3, [r7, #4]
 801952e:	681a      	ldr	r2, [r3, #0]
 8019530:	89fb      	ldrh	r3, [r7, #14]
 8019532:	1c59      	adds	r1, r3, #1
 8019534:	81f9      	strh	r1, [r7, #14]
 8019536:	4413      	add	r3, r2
 8019538:	781a      	ldrb	r2, [r3, #0]
 801953a:	687b      	ldr	r3, [r7, #4]
 801953c:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 801953e:	687b      	ldr	r3, [r7, #4]
 8019540:	681a      	ldr	r2, [r3, #0]
 8019542:	89fb      	ldrh	r3, [r7, #14]
 8019544:	1c59      	adds	r1, r3, #1
 8019546:	81f9      	strh	r1, [r7, #14]
 8019548:	4413      	add	r3, r2
 801954a:	781a      	ldrb	r2, [r3, #0]
 801954c:	687b      	ldr	r3, [r7, #4]
 801954e:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 8019550:	687b      	ldr	r3, [r7, #4]
 8019552:	791b      	ldrb	r3, [r3, #4]
 8019554:	1f1a      	subs	r2, r3, #4
 8019556:	89fb      	ldrh	r3, [r7, #14]
 8019558:	1ad3      	subs	r3, r2, r3
 801955a:	2b10      	cmp	r3, #16
 801955c:	d10e      	bne.n	801957c <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 801955e:	687b      	ldr	r3, [r7, #4]
 8019560:	f103 0012 	add.w	r0, r3, #18
 8019564:	687b      	ldr	r3, [r7, #4]
 8019566:	681a      	ldr	r2, [r3, #0]
 8019568:	89fb      	ldrh	r3, [r7, #14]
 801956a:	4413      	add	r3, r2
 801956c:	2210      	movs	r2, #16
 801956e:	4619      	mov	r1, r3
 8019570:	f003 fffb 	bl	801d56a <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 8019574:	89fb      	ldrh	r3, [r7, #14]
 8019576:	3310      	adds	r3, #16
 8019578:	81fb      	strh	r3, [r7, #14]
 801957a:	e008      	b.n	801958e <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 801957c:	687b      	ldr	r3, [r7, #4]
 801957e:	791b      	ldrb	r3, [r3, #4]
 8019580:	1f1a      	subs	r2, r3, #4
 8019582:	89fb      	ldrh	r3, [r7, #14]
 8019584:	1ad3      	subs	r3, r2, r3
 8019586:	2b00      	cmp	r3, #0
 8019588:	dd01      	ble.n	801958e <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 801958a:	2301      	movs	r3, #1
 801958c:	e031      	b.n	80195f2 <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 801958e:	687b      	ldr	r3, [r7, #4]
 8019590:	681a      	ldr	r2, [r3, #0]
 8019592:	89fb      	ldrh	r3, [r7, #14]
 8019594:	1c59      	adds	r1, r3, #1
 8019596:	81f9      	strh	r1, [r7, #14]
 8019598:	4413      	add	r3, r2
 801959a:	781b      	ldrb	r3, [r3, #0]
 801959c:	461a      	mov	r2, r3
 801959e:	687b      	ldr	r3, [r7, #4]
 80195a0:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80195a2:	687b      	ldr	r3, [r7, #4]
 80195a4:	681a      	ldr	r2, [r3, #0]
 80195a6:	89fb      	ldrh	r3, [r7, #14]
 80195a8:	1c59      	adds	r1, r3, #1
 80195aa:	81f9      	strh	r1, [r7, #14]
 80195ac:	4413      	add	r3, r2
 80195ae:	781b      	ldrb	r3, [r3, #0]
 80195b0:	021a      	lsls	r2, r3, #8
 80195b2:	687b      	ldr	r3, [r7, #4]
 80195b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80195b6:	431a      	orrs	r2, r3
 80195b8:	687b      	ldr	r3, [r7, #4]
 80195ba:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 80195bc:	687b      	ldr	r3, [r7, #4]
 80195be:	681a      	ldr	r2, [r3, #0]
 80195c0:	89fb      	ldrh	r3, [r7, #14]
 80195c2:	1c59      	adds	r1, r3, #1
 80195c4:	81f9      	strh	r1, [r7, #14]
 80195c6:	4413      	add	r3, r2
 80195c8:	781b      	ldrb	r3, [r3, #0]
 80195ca:	041a      	lsls	r2, r3, #16
 80195cc:	687b      	ldr	r3, [r7, #4]
 80195ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80195d0:	431a      	orrs	r2, r3
 80195d2:	687b      	ldr	r3, [r7, #4]
 80195d4:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80195d6:	687b      	ldr	r3, [r7, #4]
 80195d8:	681a      	ldr	r2, [r3, #0]
 80195da:	89fb      	ldrh	r3, [r7, #14]
 80195dc:	1c59      	adds	r1, r3, #1
 80195de:	81f9      	strh	r1, [r7, #14]
 80195e0:	4413      	add	r3, r2
 80195e2:	781b      	ldrb	r3, [r3, #0]
 80195e4:	061a      	lsls	r2, r3, #24
 80195e6:	687b      	ldr	r3, [r7, #4]
 80195e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80195ea:	431a      	orrs	r2, r3
 80195ec:	687b      	ldr	r3, [r7, #4]
 80195ee:	625a      	str	r2, [r3, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 80195f0:	2300      	movs	r3, #0
}
 80195f2:	4618      	mov	r0, r3
 80195f4:	3710      	adds	r7, #16
 80195f6:	46bd      	mov	sp, r7
 80195f8:	bd80      	pop	{r7, pc}

080195fa <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 80195fa:	b580      	push	{r7, lr}
 80195fc:	b084      	sub	sp, #16
 80195fe:	af00      	add	r7, sp, #0
 8019600:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8019602:	687b      	ldr	r3, [r7, #4]
 8019604:	2b00      	cmp	r3, #0
 8019606:	d003      	beq.n	8019610 <LoRaMacParserData+0x16>
 8019608:	687b      	ldr	r3, [r7, #4]
 801960a:	681b      	ldr	r3, [r3, #0]
 801960c:	2b00      	cmp	r3, #0
 801960e:	d101      	bne.n	8019614 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8019610:	2302      	movs	r3, #2
 8019612:	e0e2      	b.n	80197da <LoRaMacParserData+0x1e0>
    }

    uint16_t bufItr = 0;
 8019614:	2300      	movs	r3, #0
 8019616:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8019618:	687b      	ldr	r3, [r7, #4]
 801961a:	681a      	ldr	r2, [r3, #0]
 801961c:	89fb      	ldrh	r3, [r7, #14]
 801961e:	1c59      	adds	r1, r3, #1
 8019620:	81f9      	strh	r1, [r7, #14]
 8019622:	4413      	add	r3, r2
 8019624:	781a      	ldrb	r2, [r3, #0]
 8019626:	687b      	ldr	r3, [r7, #4]
 8019628:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 801962a:	687b      	ldr	r3, [r7, #4]
 801962c:	681a      	ldr	r2, [r3, #0]
 801962e:	89fb      	ldrh	r3, [r7, #14]
 8019630:	1c59      	adds	r1, r3, #1
 8019632:	81f9      	strh	r1, [r7, #14]
 8019634:	4413      	add	r3, r2
 8019636:	781b      	ldrb	r3, [r3, #0]
 8019638:	461a      	mov	r2, r3
 801963a:	687b      	ldr	r3, [r7, #4]
 801963c:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801963e:	687b      	ldr	r3, [r7, #4]
 8019640:	681a      	ldr	r2, [r3, #0]
 8019642:	89fb      	ldrh	r3, [r7, #14]
 8019644:	1c59      	adds	r1, r3, #1
 8019646:	81f9      	strh	r1, [r7, #14]
 8019648:	4413      	add	r3, r2
 801964a:	781b      	ldrb	r3, [r3, #0]
 801964c:	021a      	lsls	r2, r3, #8
 801964e:	687b      	ldr	r3, [r7, #4]
 8019650:	689b      	ldr	r3, [r3, #8]
 8019652:	431a      	orrs	r2, r3
 8019654:	687b      	ldr	r3, [r7, #4]
 8019656:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8019658:	687b      	ldr	r3, [r7, #4]
 801965a:	681a      	ldr	r2, [r3, #0]
 801965c:	89fb      	ldrh	r3, [r7, #14]
 801965e:	1c59      	adds	r1, r3, #1
 8019660:	81f9      	strh	r1, [r7, #14]
 8019662:	4413      	add	r3, r2
 8019664:	781b      	ldrb	r3, [r3, #0]
 8019666:	041a      	lsls	r2, r3, #16
 8019668:	687b      	ldr	r3, [r7, #4]
 801966a:	689b      	ldr	r3, [r3, #8]
 801966c:	431a      	orrs	r2, r3
 801966e:	687b      	ldr	r3, [r7, #4]
 8019670:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8019672:	687b      	ldr	r3, [r7, #4]
 8019674:	681a      	ldr	r2, [r3, #0]
 8019676:	89fb      	ldrh	r3, [r7, #14]
 8019678:	1c59      	adds	r1, r3, #1
 801967a:	81f9      	strh	r1, [r7, #14]
 801967c:	4413      	add	r3, r2
 801967e:	781b      	ldrb	r3, [r3, #0]
 8019680:	061a      	lsls	r2, r3, #24
 8019682:	687b      	ldr	r3, [r7, #4]
 8019684:	689b      	ldr	r3, [r3, #8]
 8019686:	431a      	orrs	r2, r3
 8019688:	687b      	ldr	r3, [r7, #4]
 801968a:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 801968c:	687b      	ldr	r3, [r7, #4]
 801968e:	681a      	ldr	r2, [r3, #0]
 8019690:	89fb      	ldrh	r3, [r7, #14]
 8019692:	1c59      	adds	r1, r3, #1
 8019694:	81f9      	strh	r1, [r7, #14]
 8019696:	4413      	add	r3, r2
 8019698:	781a      	ldrb	r2, [r3, #0]
 801969a:	687b      	ldr	r3, [r7, #4]
 801969c:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 801969e:	687b      	ldr	r3, [r7, #4]
 80196a0:	681a      	ldr	r2, [r3, #0]
 80196a2:	89fb      	ldrh	r3, [r7, #14]
 80196a4:	1c59      	adds	r1, r3, #1
 80196a6:	81f9      	strh	r1, [r7, #14]
 80196a8:	4413      	add	r3, r2
 80196aa:	781b      	ldrb	r3, [r3, #0]
 80196ac:	b29a      	uxth	r2, r3
 80196ae:	687b      	ldr	r3, [r7, #4]
 80196b0:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 80196b2:	687b      	ldr	r3, [r7, #4]
 80196b4:	681a      	ldr	r2, [r3, #0]
 80196b6:	89fb      	ldrh	r3, [r7, #14]
 80196b8:	1c59      	adds	r1, r3, #1
 80196ba:	81f9      	strh	r1, [r7, #14]
 80196bc:	4413      	add	r3, r2
 80196be:	781b      	ldrb	r3, [r3, #0]
 80196c0:	0219      	lsls	r1, r3, #8
 80196c2:	687b      	ldr	r3, [r7, #4]
 80196c4:	89db      	ldrh	r3, [r3, #14]
 80196c6:	b21a      	sxth	r2, r3
 80196c8:	b20b      	sxth	r3, r1
 80196ca:	4313      	orrs	r3, r2
 80196cc:	b21b      	sxth	r3, r3
 80196ce:	b29a      	uxth	r2, r3
 80196d0:	687b      	ldr	r3, [r7, #4]
 80196d2:	81da      	strh	r2, [r3, #14]

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 80196d4:	687b      	ldr	r3, [r7, #4]
 80196d6:	f103 0010 	add.w	r0, r3, #16
 80196da:	687b      	ldr	r3, [r7, #4]
 80196dc:	681a      	ldr	r2, [r3, #0]
 80196de:	89fb      	ldrh	r3, [r7, #14]
 80196e0:	18d1      	adds	r1, r2, r3
 80196e2:	687b      	ldr	r3, [r7, #4]
 80196e4:	7b1b      	ldrb	r3, [r3, #12]
 80196e6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80196ea:	b2db      	uxtb	r3, r3
 80196ec:	b29b      	uxth	r3, r3
 80196ee:	461a      	mov	r2, r3
 80196f0:	f003 ff3b 	bl	801d56a <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80196f4:	687b      	ldr	r3, [r7, #4]
 80196f6:	7b1b      	ldrb	r3, [r3, #12]
 80196f8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80196fc:	b2db      	uxtb	r3, r3
 80196fe:	b29a      	uxth	r2, r3
 8019700:	89fb      	ldrh	r3, [r7, #14]
 8019702:	4413      	add	r3, r2
 8019704:	81fb      	strh	r3, [r7, #14]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 8019706:	687b      	ldr	r3, [r7, #4]
 8019708:	2200      	movs	r2, #0
 801970a:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 801970e:	687b      	ldr	r3, [r7, #4]
 8019710:	2200      	movs	r2, #0
 8019712:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 8019716:	687b      	ldr	r3, [r7, #4]
 8019718:	791b      	ldrb	r3, [r3, #4]
 801971a:	461a      	mov	r2, r3
 801971c:	89fb      	ldrh	r3, [r7, #14]
 801971e:	1ad3      	subs	r3, r2, r3
 8019720:	2b04      	cmp	r3, #4
 8019722:	dd28      	ble.n	8019776 <LoRaMacParserData+0x17c>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 8019724:	687b      	ldr	r3, [r7, #4]
 8019726:	681a      	ldr	r2, [r3, #0]
 8019728:	89fb      	ldrh	r3, [r7, #14]
 801972a:	1c59      	adds	r1, r3, #1
 801972c:	81f9      	strh	r1, [r7, #14]
 801972e:	4413      	add	r3, r2
 8019730:	781a      	ldrb	r2, [r3, #0]
 8019732:	687b      	ldr	r3, [r7, #4]
 8019734:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8019738:	687b      	ldr	r3, [r7, #4]
 801973a:	791a      	ldrb	r2, [r3, #4]
 801973c:	89fb      	ldrh	r3, [r7, #14]
 801973e:	b2db      	uxtb	r3, r3
 8019740:	1ad3      	subs	r3, r2, r3
 8019742:	b2db      	uxtb	r3, r3
 8019744:	3b04      	subs	r3, #4
 8019746:	b2da      	uxtb	r2, r3
 8019748:	687b      	ldr	r3, [r7, #4]
 801974a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 801974e:	687b      	ldr	r3, [r7, #4]
 8019750:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8019752:	687b      	ldr	r3, [r7, #4]
 8019754:	681a      	ldr	r2, [r3, #0]
 8019756:	89fb      	ldrh	r3, [r7, #14]
 8019758:	18d1      	adds	r1, r2, r3
 801975a:	687b      	ldr	r3, [r7, #4]
 801975c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019760:	b29b      	uxth	r3, r3
 8019762:	461a      	mov	r2, r3
 8019764:	f003 ff01 	bl	801d56a <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 8019768:	687b      	ldr	r3, [r7, #4]
 801976a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801976e:	b29a      	uxth	r2, r3
 8019770:	89fb      	ldrh	r3, [r7, #14]
 8019772:	4413      	add	r3, r2
 8019774:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 8019776:	687b      	ldr	r3, [r7, #4]
 8019778:	681a      	ldr	r2, [r3, #0]
 801977a:	687b      	ldr	r3, [r7, #4]
 801977c:	791b      	ldrb	r3, [r3, #4]
 801977e:	3b04      	subs	r3, #4
 8019780:	4413      	add	r3, r2
 8019782:	781b      	ldrb	r3, [r3, #0]
 8019784:	461a      	mov	r2, r3
 8019786:	687b      	ldr	r3, [r7, #4]
 8019788:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 801978a:	687b      	ldr	r3, [r7, #4]
 801978c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801978e:	687b      	ldr	r3, [r7, #4]
 8019790:	6819      	ldr	r1, [r3, #0]
 8019792:	687b      	ldr	r3, [r7, #4]
 8019794:	791b      	ldrb	r3, [r3, #4]
 8019796:	3b03      	subs	r3, #3
 8019798:	440b      	add	r3, r1
 801979a:	781b      	ldrb	r3, [r3, #0]
 801979c:	021b      	lsls	r3, r3, #8
 801979e:	431a      	orrs	r2, r3
 80197a0:	687b      	ldr	r3, [r7, #4]
 80197a2:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 80197a4:	687b      	ldr	r3, [r7, #4]
 80197a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80197a8:	687b      	ldr	r3, [r7, #4]
 80197aa:	6819      	ldr	r1, [r3, #0]
 80197ac:	687b      	ldr	r3, [r7, #4]
 80197ae:	791b      	ldrb	r3, [r3, #4]
 80197b0:	3b02      	subs	r3, #2
 80197b2:	440b      	add	r3, r1
 80197b4:	781b      	ldrb	r3, [r3, #0]
 80197b6:	041b      	lsls	r3, r3, #16
 80197b8:	431a      	orrs	r2, r3
 80197ba:	687b      	ldr	r3, [r7, #4]
 80197bc:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 80197be:	687b      	ldr	r3, [r7, #4]
 80197c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80197c2:	687b      	ldr	r3, [r7, #4]
 80197c4:	6819      	ldr	r1, [r3, #0]
 80197c6:	687b      	ldr	r3, [r7, #4]
 80197c8:	791b      	ldrb	r3, [r3, #4]
 80197ca:	3b01      	subs	r3, #1
 80197cc:	440b      	add	r3, r1
 80197ce:	781b      	ldrb	r3, [r3, #0]
 80197d0:	061b      	lsls	r3, r3, #24
 80197d2:	431a      	orrs	r2, r3
 80197d4:	687b      	ldr	r3, [r7, #4]
 80197d6:	62da      	str	r2, [r3, #44]	; 0x2c

    return LORAMAC_PARSER_SUCCESS;
 80197d8:	2300      	movs	r3, #0
}
 80197da:	4618      	mov	r0, r3
 80197dc:	3710      	adds	r7, #16
 80197de:	46bd      	mov	sp, r7
 80197e0:	bd80      	pop	{r7, pc}

080197e2 <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 80197e2:	b580      	push	{r7, lr}
 80197e4:	b084      	sub	sp, #16
 80197e6:	af00      	add	r7, sp, #0
 80197e8:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80197ea:	687b      	ldr	r3, [r7, #4]
 80197ec:	2b00      	cmp	r3, #0
 80197ee:	d003      	beq.n	80197f8 <LoRaMacSerializerJoinRequest+0x16>
 80197f0:	687b      	ldr	r3, [r7, #4]
 80197f2:	681b      	ldr	r3, [r3, #0]
 80197f4:	2b00      	cmp	r3, #0
 80197f6:	d101      	bne.n	80197fc <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 80197f8:	2301      	movs	r3, #1
 80197fa:	e070      	b.n	80198de <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 80197fc:	2300      	movs	r3, #0
 80197fe:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 8019800:	687b      	ldr	r3, [r7, #4]
 8019802:	791b      	ldrb	r3, [r3, #4]
 8019804:	2b16      	cmp	r3, #22
 8019806:	d801      	bhi.n	801980c <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8019808:	2302      	movs	r3, #2
 801980a:	e068      	b.n	80198de <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 801980c:	687b      	ldr	r3, [r7, #4]
 801980e:	681a      	ldr	r2, [r3, #0]
 8019810:	89fb      	ldrh	r3, [r7, #14]
 8019812:	1c59      	adds	r1, r3, #1
 8019814:	81f9      	strh	r1, [r7, #14]
 8019816:	4413      	add	r3, r2
 8019818:	687a      	ldr	r2, [r7, #4]
 801981a:	7952      	ldrb	r2, [r2, #5]
 801981c:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 801981e:	687b      	ldr	r3, [r7, #4]
 8019820:	681a      	ldr	r2, [r3, #0]
 8019822:	89fb      	ldrh	r3, [r7, #14]
 8019824:	18d0      	adds	r0, r2, r3
 8019826:	687b      	ldr	r3, [r7, #4]
 8019828:	3306      	adds	r3, #6
 801982a:	2208      	movs	r2, #8
 801982c:	4619      	mov	r1, r3
 801982e:	f003 feb7 	bl	801d5a0 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 8019832:	89fb      	ldrh	r3, [r7, #14]
 8019834:	3308      	adds	r3, #8
 8019836:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 8019838:	687b      	ldr	r3, [r7, #4]
 801983a:	681a      	ldr	r2, [r3, #0]
 801983c:	89fb      	ldrh	r3, [r7, #14]
 801983e:	18d0      	adds	r0, r2, r3
 8019840:	687b      	ldr	r3, [r7, #4]
 8019842:	330e      	adds	r3, #14
 8019844:	2208      	movs	r2, #8
 8019846:	4619      	mov	r1, r3
 8019848:	f003 feaa 	bl	801d5a0 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 801984c:	89fb      	ldrh	r3, [r7, #14]
 801984e:	3308      	adds	r3, #8
 8019850:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 8019852:	687b      	ldr	r3, [r7, #4]
 8019854:	8ad9      	ldrh	r1, [r3, #22]
 8019856:	687b      	ldr	r3, [r7, #4]
 8019858:	681a      	ldr	r2, [r3, #0]
 801985a:	89fb      	ldrh	r3, [r7, #14]
 801985c:	1c58      	adds	r0, r3, #1
 801985e:	81f8      	strh	r0, [r7, #14]
 8019860:	4413      	add	r3, r2
 8019862:	b2ca      	uxtb	r2, r1
 8019864:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 8019866:	687b      	ldr	r3, [r7, #4]
 8019868:	8adb      	ldrh	r3, [r3, #22]
 801986a:	0a1b      	lsrs	r3, r3, #8
 801986c:	b299      	uxth	r1, r3
 801986e:	687b      	ldr	r3, [r7, #4]
 8019870:	681a      	ldr	r2, [r3, #0]
 8019872:	89fb      	ldrh	r3, [r7, #14]
 8019874:	1c58      	adds	r0, r3, #1
 8019876:	81f8      	strh	r0, [r7, #14]
 8019878:	4413      	add	r3, r2
 801987a:	b2ca      	uxtb	r2, r1
 801987c:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 801987e:	687b      	ldr	r3, [r7, #4]
 8019880:	6999      	ldr	r1, [r3, #24]
 8019882:	687b      	ldr	r3, [r7, #4]
 8019884:	681a      	ldr	r2, [r3, #0]
 8019886:	89fb      	ldrh	r3, [r7, #14]
 8019888:	1c58      	adds	r0, r3, #1
 801988a:	81f8      	strh	r0, [r7, #14]
 801988c:	4413      	add	r3, r2
 801988e:	b2ca      	uxtb	r2, r1
 8019890:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8019892:	687b      	ldr	r3, [r7, #4]
 8019894:	699b      	ldr	r3, [r3, #24]
 8019896:	0a19      	lsrs	r1, r3, #8
 8019898:	687b      	ldr	r3, [r7, #4]
 801989a:	681a      	ldr	r2, [r3, #0]
 801989c:	89fb      	ldrh	r3, [r7, #14]
 801989e:	1c58      	adds	r0, r3, #1
 80198a0:	81f8      	strh	r0, [r7, #14]
 80198a2:	4413      	add	r3, r2
 80198a4:	b2ca      	uxtb	r2, r1
 80198a6:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 80198a8:	687b      	ldr	r3, [r7, #4]
 80198aa:	699b      	ldr	r3, [r3, #24]
 80198ac:	0c19      	lsrs	r1, r3, #16
 80198ae:	687b      	ldr	r3, [r7, #4]
 80198b0:	681a      	ldr	r2, [r3, #0]
 80198b2:	89fb      	ldrh	r3, [r7, #14]
 80198b4:	1c58      	adds	r0, r3, #1
 80198b6:	81f8      	strh	r0, [r7, #14]
 80198b8:	4413      	add	r3, r2
 80198ba:	b2ca      	uxtb	r2, r1
 80198bc:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 80198be:	687b      	ldr	r3, [r7, #4]
 80198c0:	699b      	ldr	r3, [r3, #24]
 80198c2:	0e19      	lsrs	r1, r3, #24
 80198c4:	687b      	ldr	r3, [r7, #4]
 80198c6:	681a      	ldr	r2, [r3, #0]
 80198c8:	89fb      	ldrh	r3, [r7, #14]
 80198ca:	1c58      	adds	r0, r3, #1
 80198cc:	81f8      	strh	r0, [r7, #14]
 80198ce:	4413      	add	r3, r2
 80198d0:	b2ca      	uxtb	r2, r1
 80198d2:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 80198d4:	89fb      	ldrh	r3, [r7, #14]
 80198d6:	b2da      	uxtb	r2, r3
 80198d8:	687b      	ldr	r3, [r7, #4]
 80198da:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 80198dc:	2300      	movs	r3, #0
}
 80198de:	4618      	mov	r0, r3
 80198e0:	3710      	adds	r7, #16
 80198e2:	46bd      	mov	sp, r7
 80198e4:	bd80      	pop	{r7, pc}

080198e6 <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 80198e6:	b580      	push	{r7, lr}
 80198e8:	b084      	sub	sp, #16
 80198ea:	af00      	add	r7, sp, #0
 80198ec:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80198ee:	687b      	ldr	r3, [r7, #4]
 80198f0:	2b00      	cmp	r3, #0
 80198f2:	d003      	beq.n	80198fc <LoRaMacSerializerData+0x16>
 80198f4:	687b      	ldr	r3, [r7, #4]
 80198f6:	681b      	ldr	r3, [r3, #0]
 80198f8:	2b00      	cmp	r3, #0
 80198fa:	d101      	bne.n	8019900 <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 80198fc:	2301      	movs	r3, #1
 80198fe:	e0e5      	b.n	8019acc <LoRaMacSerializerData+0x1e6>
    }

    uint16_t bufItr = 0;
 8019900:	2300      	movs	r3, #0
 8019902:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 8019904:	2308      	movs	r3, #8
 8019906:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8019908:	687b      	ldr	r3, [r7, #4]
 801990a:	7b1b      	ldrb	r3, [r3, #12]
 801990c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8019910:	b2db      	uxtb	r3, r3
 8019912:	b29a      	uxth	r2, r3
 8019914:	89bb      	ldrh	r3, [r7, #12]
 8019916:	4413      	add	r3, r2
 8019918:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 801991a:	687b      	ldr	r3, [r7, #4]
 801991c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019920:	2b00      	cmp	r3, #0
 8019922:	d002      	beq.n	801992a <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 8019924:	89bb      	ldrh	r3, [r7, #12]
 8019926:	3301      	adds	r3, #1
 8019928:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 801992a:	687b      	ldr	r3, [r7, #4]
 801992c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019930:	b29a      	uxth	r2, r3
 8019932:	89bb      	ldrh	r3, [r7, #12]
 8019934:	4413      	add	r3, r2
 8019936:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 8019938:	89bb      	ldrh	r3, [r7, #12]
 801993a:	3304      	adds	r3, #4
 801993c:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 801993e:	687b      	ldr	r3, [r7, #4]
 8019940:	791b      	ldrb	r3, [r3, #4]
 8019942:	b29b      	uxth	r3, r3
 8019944:	89ba      	ldrh	r2, [r7, #12]
 8019946:	429a      	cmp	r2, r3
 8019948:	d901      	bls.n	801994e <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 801994a:	2302      	movs	r3, #2
 801994c:	e0be      	b.n	8019acc <LoRaMacSerializerData+0x1e6>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 801994e:	687b      	ldr	r3, [r7, #4]
 8019950:	681a      	ldr	r2, [r3, #0]
 8019952:	89fb      	ldrh	r3, [r7, #14]
 8019954:	1c59      	adds	r1, r3, #1
 8019956:	81f9      	strh	r1, [r7, #14]
 8019958:	4413      	add	r3, r2
 801995a:	687a      	ldr	r2, [r7, #4]
 801995c:	7952      	ldrb	r2, [r2, #5]
 801995e:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 8019960:	687b      	ldr	r3, [r7, #4]
 8019962:	6899      	ldr	r1, [r3, #8]
 8019964:	687b      	ldr	r3, [r7, #4]
 8019966:	681a      	ldr	r2, [r3, #0]
 8019968:	89fb      	ldrh	r3, [r7, #14]
 801996a:	1c58      	adds	r0, r3, #1
 801996c:	81f8      	strh	r0, [r7, #14]
 801996e:	4413      	add	r3, r2
 8019970:	b2ca      	uxtb	r2, r1
 8019972:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 8019974:	687b      	ldr	r3, [r7, #4]
 8019976:	689b      	ldr	r3, [r3, #8]
 8019978:	0a19      	lsrs	r1, r3, #8
 801997a:	687b      	ldr	r3, [r7, #4]
 801997c:	681a      	ldr	r2, [r3, #0]
 801997e:	89fb      	ldrh	r3, [r7, #14]
 8019980:	1c58      	adds	r0, r3, #1
 8019982:	81f8      	strh	r0, [r7, #14]
 8019984:	4413      	add	r3, r2
 8019986:	b2ca      	uxtb	r2, r1
 8019988:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 801998a:	687b      	ldr	r3, [r7, #4]
 801998c:	689b      	ldr	r3, [r3, #8]
 801998e:	0c19      	lsrs	r1, r3, #16
 8019990:	687b      	ldr	r3, [r7, #4]
 8019992:	681a      	ldr	r2, [r3, #0]
 8019994:	89fb      	ldrh	r3, [r7, #14]
 8019996:	1c58      	adds	r0, r3, #1
 8019998:	81f8      	strh	r0, [r7, #14]
 801999a:	4413      	add	r3, r2
 801999c:	b2ca      	uxtb	r2, r1
 801999e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 80199a0:	687b      	ldr	r3, [r7, #4]
 80199a2:	689b      	ldr	r3, [r3, #8]
 80199a4:	0e19      	lsrs	r1, r3, #24
 80199a6:	687b      	ldr	r3, [r7, #4]
 80199a8:	681a      	ldr	r2, [r3, #0]
 80199aa:	89fb      	ldrh	r3, [r7, #14]
 80199ac:	1c58      	adds	r0, r3, #1
 80199ae:	81f8      	strh	r0, [r7, #14]
 80199b0:	4413      	add	r3, r2
 80199b2:	b2ca      	uxtb	r2, r1
 80199b4:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 80199b6:	687b      	ldr	r3, [r7, #4]
 80199b8:	681a      	ldr	r2, [r3, #0]
 80199ba:	89fb      	ldrh	r3, [r7, #14]
 80199bc:	1c59      	adds	r1, r3, #1
 80199be:	81f9      	strh	r1, [r7, #14]
 80199c0:	4413      	add	r3, r2
 80199c2:	687a      	ldr	r2, [r7, #4]
 80199c4:	7b12      	ldrb	r2, [r2, #12]
 80199c6:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 80199c8:	687b      	ldr	r3, [r7, #4]
 80199ca:	89d9      	ldrh	r1, [r3, #14]
 80199cc:	687b      	ldr	r3, [r7, #4]
 80199ce:	681a      	ldr	r2, [r3, #0]
 80199d0:	89fb      	ldrh	r3, [r7, #14]
 80199d2:	1c58      	adds	r0, r3, #1
 80199d4:	81f8      	strh	r0, [r7, #14]
 80199d6:	4413      	add	r3, r2
 80199d8:	b2ca      	uxtb	r2, r1
 80199da:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 80199dc:	687b      	ldr	r3, [r7, #4]
 80199de:	89db      	ldrh	r3, [r3, #14]
 80199e0:	0a1b      	lsrs	r3, r3, #8
 80199e2:	b299      	uxth	r1, r3
 80199e4:	687b      	ldr	r3, [r7, #4]
 80199e6:	681a      	ldr	r2, [r3, #0]
 80199e8:	89fb      	ldrh	r3, [r7, #14]
 80199ea:	1c58      	adds	r0, r3, #1
 80199ec:	81f8      	strh	r0, [r7, #14]
 80199ee:	4413      	add	r3, r2
 80199f0:	b2ca      	uxtb	r2, r1
 80199f2:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 80199f4:	687b      	ldr	r3, [r7, #4]
 80199f6:	681a      	ldr	r2, [r3, #0]
 80199f8:	89fb      	ldrh	r3, [r7, #14]
 80199fa:	18d0      	adds	r0, r2, r3
 80199fc:	687b      	ldr	r3, [r7, #4]
 80199fe:	f103 0110 	add.w	r1, r3, #16
 8019a02:	687b      	ldr	r3, [r7, #4]
 8019a04:	7b1b      	ldrb	r3, [r3, #12]
 8019a06:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8019a0a:	b2db      	uxtb	r3, r3
 8019a0c:	b29b      	uxth	r3, r3
 8019a0e:	461a      	mov	r2, r3
 8019a10:	f003 fdab 	bl	801d56a <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8019a14:	687b      	ldr	r3, [r7, #4]
 8019a16:	7b1b      	ldrb	r3, [r3, #12]
 8019a18:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8019a1c:	b2db      	uxtb	r3, r3
 8019a1e:	b29a      	uxth	r2, r3
 8019a20:	89fb      	ldrh	r3, [r7, #14]
 8019a22:	4413      	add	r3, r2
 8019a24:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 8019a26:	687b      	ldr	r3, [r7, #4]
 8019a28:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019a2c:	2b00      	cmp	r3, #0
 8019a2e:	d009      	beq.n	8019a44 <LoRaMacSerializerData+0x15e>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 8019a30:	687b      	ldr	r3, [r7, #4]
 8019a32:	681a      	ldr	r2, [r3, #0]
 8019a34:	89fb      	ldrh	r3, [r7, #14]
 8019a36:	1c59      	adds	r1, r3, #1
 8019a38:	81f9      	strh	r1, [r7, #14]
 8019a3a:	4413      	add	r3, r2
 8019a3c:	687a      	ldr	r2, [r7, #4]
 8019a3e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8019a42:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 8019a44:	687b      	ldr	r3, [r7, #4]
 8019a46:	681a      	ldr	r2, [r3, #0]
 8019a48:	89fb      	ldrh	r3, [r7, #14]
 8019a4a:	18d0      	adds	r0, r2, r3
 8019a4c:	687b      	ldr	r3, [r7, #4]
 8019a4e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8019a50:	687b      	ldr	r3, [r7, #4]
 8019a52:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019a56:	b29b      	uxth	r3, r3
 8019a58:	461a      	mov	r2, r3
 8019a5a:	f003 fd86 	bl	801d56a <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 8019a5e:	687b      	ldr	r3, [r7, #4]
 8019a60:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019a64:	b29a      	uxth	r2, r3
 8019a66:	89fb      	ldrh	r3, [r7, #14]
 8019a68:	4413      	add	r3, r2
 8019a6a:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8019a6c:	687b      	ldr	r3, [r7, #4]
 8019a6e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8019a70:	687b      	ldr	r3, [r7, #4]
 8019a72:	681a      	ldr	r2, [r3, #0]
 8019a74:	89fb      	ldrh	r3, [r7, #14]
 8019a76:	1c58      	adds	r0, r3, #1
 8019a78:	81f8      	strh	r0, [r7, #14]
 8019a7a:	4413      	add	r3, r2
 8019a7c:	b2ca      	uxtb	r2, r1
 8019a7e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8019a80:	687b      	ldr	r3, [r7, #4]
 8019a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8019a84:	0a19      	lsrs	r1, r3, #8
 8019a86:	687b      	ldr	r3, [r7, #4]
 8019a88:	681a      	ldr	r2, [r3, #0]
 8019a8a:	89fb      	ldrh	r3, [r7, #14]
 8019a8c:	1c58      	adds	r0, r3, #1
 8019a8e:	81f8      	strh	r0, [r7, #14]
 8019a90:	4413      	add	r3, r2
 8019a92:	b2ca      	uxtb	r2, r1
 8019a94:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8019a96:	687b      	ldr	r3, [r7, #4]
 8019a98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8019a9a:	0c19      	lsrs	r1, r3, #16
 8019a9c:	687b      	ldr	r3, [r7, #4]
 8019a9e:	681a      	ldr	r2, [r3, #0]
 8019aa0:	89fb      	ldrh	r3, [r7, #14]
 8019aa2:	1c58      	adds	r0, r3, #1
 8019aa4:	81f8      	strh	r0, [r7, #14]
 8019aa6:	4413      	add	r3, r2
 8019aa8:	b2ca      	uxtb	r2, r1
 8019aaa:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8019aac:	687b      	ldr	r3, [r7, #4]
 8019aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8019ab0:	0e19      	lsrs	r1, r3, #24
 8019ab2:	687b      	ldr	r3, [r7, #4]
 8019ab4:	681a      	ldr	r2, [r3, #0]
 8019ab6:	89fb      	ldrh	r3, [r7, #14]
 8019ab8:	1c58      	adds	r0, r3, #1
 8019aba:	81f8      	strh	r0, [r7, #14]
 8019abc:	4413      	add	r3, r2
 8019abe:	b2ca      	uxtb	r2, r1
 8019ac0:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8019ac2:	89fb      	ldrh	r3, [r7, #14]
 8019ac4:	b2da      	uxtb	r2, r3
 8019ac6:	687b      	ldr	r3, [r7, #4]
 8019ac8:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8019aca:	2300      	movs	r3, #0
}
 8019acc:	4618      	mov	r0, r3
 8019ace:	3710      	adds	r7, #16
 8019ad0:	46bd      	mov	sp, r7
 8019ad2:	bd80      	pop	{r7, pc}

08019ad4 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 8019ad4:	b480      	push	{r7}
 8019ad6:	b083      	sub	sp, #12
 8019ad8:	af00      	add	r7, sp, #0
 8019ada:	4603      	mov	r3, r0
 8019adc:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8019ade:	79fb      	ldrb	r3, [r7, #7]
 8019ae0:	2b05      	cmp	r3, #5
 8019ae2:	d002      	beq.n	8019aea <RegionIsActive+0x16>
 8019ae4:	2b08      	cmp	r3, #8
 8019ae6:	d002      	beq.n	8019aee <RegionIsActive+0x1a>
 8019ae8:	e003      	b.n	8019af2 <RegionIsActive+0x1e>
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
        CN470_IS_ACTIVE( );
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
 8019aea:	2301      	movs	r3, #1
 8019aec:	e002      	b.n	8019af4 <RegionIsActive+0x20>
        KR920_IS_ACTIVE( );
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
 8019aee:	2301      	movs	r3, #1
 8019af0:	e000      	b.n	8019af4 <RegionIsActive+0x20>
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 8019af2:	2300      	movs	r3, #0
        }
    }
}
 8019af4:	4618      	mov	r0, r3
 8019af6:	370c      	adds	r7, #12
 8019af8:	46bd      	mov	sp, r7
 8019afa:	bc80      	pop	{r7}
 8019afc:	4770      	bx	lr

08019afe <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 8019afe:	b580      	push	{r7, lr}
 8019b00:	b084      	sub	sp, #16
 8019b02:	af00      	add	r7, sp, #0
 8019b04:	4603      	mov	r3, r0
 8019b06:	6039      	str	r1, [r7, #0]
 8019b08:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 8019b0a:	2300      	movs	r3, #0
 8019b0c:	60bb      	str	r3, [r7, #8]
    switch( region )
 8019b0e:	79fb      	ldrb	r3, [r7, #7]
 8019b10:	2b05      	cmp	r3, #5
 8019b12:	d002      	beq.n	8019b1a <RegionGetPhyParam+0x1c>
 8019b14:	2b08      	cmp	r3, #8
 8019b16:	d006      	beq.n	8019b26 <RegionGetPhyParam+0x28>
 8019b18:	e00b      	b.n	8019b32 <RegionGetPhyParam+0x34>
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
        CN470_GET_PHY_PARAM( );
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
 8019b1a:	6838      	ldr	r0, [r7, #0]
 8019b1c:	f001 f916 	bl	801ad4c <RegionEU868GetPhyParam>
 8019b20:	4603      	mov	r3, r0
 8019b22:	60fb      	str	r3, [r7, #12]
 8019b24:	e007      	b.n	8019b36 <RegionGetPhyParam+0x38>
        KR920_GET_PHY_PARAM( );
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
 8019b26:	6838      	ldr	r0, [r7, #0]
 8019b28:	f002 fb80 	bl	801c22c <RegionUS915GetPhyParam>
 8019b2c:	4603      	mov	r3, r0
 8019b2e:	60fb      	str	r3, [r7, #12]
 8019b30:	e001      	b.n	8019b36 <RegionGetPhyParam+0x38>
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 8019b32:	68bb      	ldr	r3, [r7, #8]
 8019b34:	60fb      	str	r3, [r7, #12]
 8019b36:	2300      	movs	r3, #0
 8019b38:	68fb      	ldr	r3, [r7, #12]
        }
    }
}
 8019b3a:	4618      	mov	r0, r3
 8019b3c:	3710      	adds	r7, #16
 8019b3e:	46bd      	mov	sp, r7
 8019b40:	bd80      	pop	{r7, pc}

08019b42 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 8019b42:	b580      	push	{r7, lr}
 8019b44:	b082      	sub	sp, #8
 8019b46:	af00      	add	r7, sp, #0
 8019b48:	4603      	mov	r3, r0
 8019b4a:	6039      	str	r1, [r7, #0]
 8019b4c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8019b4e:	79fb      	ldrb	r3, [r7, #7]
 8019b50:	2b05      	cmp	r3, #5
 8019b52:	d002      	beq.n	8019b5a <RegionSetBandTxDone+0x18>
 8019b54:	2b08      	cmp	r3, #8
 8019b56:	d004      	beq.n	8019b62 <RegionSetBandTxDone+0x20>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 8019b58:	e007      	b.n	8019b6a <RegionSetBandTxDone+0x28>
        EU868_SET_BAND_TX_DONE( );
 8019b5a:	6838      	ldr	r0, [r7, #0]
 8019b5c:	f001 fa2a 	bl	801afb4 <RegionEU868SetBandTxDone>
 8019b60:	e003      	b.n	8019b6a <RegionSetBandTxDone+0x28>
        US915_SET_BAND_TX_DONE( );
 8019b62:	6838      	ldr	r0, [r7, #0]
 8019b64:	f002 fcb0 	bl	801c4c8 <RegionUS915SetBandTxDone>
 8019b68:	bf00      	nop
        }
    }
}
 8019b6a:	3708      	adds	r7, #8
 8019b6c:	46bd      	mov	sp, r7
 8019b6e:	bd80      	pop	{r7, pc}

08019b70 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 8019b70:	b580      	push	{r7, lr}
 8019b72:	b082      	sub	sp, #8
 8019b74:	af00      	add	r7, sp, #0
 8019b76:	4603      	mov	r3, r0
 8019b78:	6039      	str	r1, [r7, #0]
 8019b7a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8019b7c:	79fb      	ldrb	r3, [r7, #7]
 8019b7e:	2b05      	cmp	r3, #5
 8019b80:	d002      	beq.n	8019b88 <RegionInitDefaults+0x18>
 8019b82:	2b08      	cmp	r3, #8
 8019b84:	d004      	beq.n	8019b90 <RegionInitDefaults+0x20>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 8019b86:	e007      	b.n	8019b98 <RegionInitDefaults+0x28>
        EU868_INIT_DEFAULTS( );
 8019b88:	6838      	ldr	r0, [r7, #0]
 8019b8a:	f001 fa3b 	bl	801b004 <RegionEU868InitDefaults>
 8019b8e:	e003      	b.n	8019b98 <RegionInitDefaults+0x28>
        US915_INIT_DEFAULTS( );
 8019b90:	6838      	ldr	r0, [r7, #0]
 8019b92:	f002 fcc3 	bl	801c51c <RegionUS915InitDefaults>
 8019b96:	bf00      	nop
        }
    }
}
 8019b98:	bf00      	nop
 8019b9a:	3708      	adds	r7, #8
 8019b9c:	46bd      	mov	sp, r7
 8019b9e:	bd80      	pop	{r7, pc}

08019ba0 <RegionGetNvmCtx>:

void* RegionGetNvmCtx( LoRaMacRegion_t region, GetNvmCtxParams_t* params )
{
 8019ba0:	b580      	push	{r7, lr}
 8019ba2:	b082      	sub	sp, #8
 8019ba4:	af00      	add	r7, sp, #0
 8019ba6:	4603      	mov	r3, r0
 8019ba8:	6039      	str	r1, [r7, #0]
 8019baa:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8019bac:	79fb      	ldrb	r3, [r7, #7]
 8019bae:	2b05      	cmp	r3, #5
 8019bb0:	d002      	beq.n	8019bb8 <RegionGetNvmCtx+0x18>
 8019bb2:	2b08      	cmp	r3, #8
 8019bb4:	d005      	beq.n	8019bc2 <RegionGetNvmCtx+0x22>
 8019bb6:	e009      	b.n	8019bcc <RegionGetNvmCtx+0x2c>
        AS923_GET_NVM_CTX( );
        AU915_GET_NVM_CTX( );
        CN470_GET_NVM_CTX( );
        CN779_GET_NVM_CTX( );
        EU433_GET_NVM_CTX( );
        EU868_GET_NVM_CTX( );
 8019bb8:	6838      	ldr	r0, [r7, #0]
 8019bba:	f001 fab1 	bl	801b120 <RegionEU868GetNvmCtx>
 8019bbe:	4603      	mov	r3, r0
 8019bc0:	e005      	b.n	8019bce <RegionGetNvmCtx+0x2e>
        KR920_GET_NVM_CTX( );
        IN865_GET_NVM_CTX( );
        US915_GET_NVM_CTX( );
 8019bc2:	6838      	ldr	r0, [r7, #0]
 8019bc4:	f002 fda6 	bl	801c714 <RegionUS915GetNvmCtx>
 8019bc8:	4603      	mov	r3, r0
 8019bca:	e000      	b.n	8019bce <RegionGetNvmCtx+0x2e>
        RU864_GET_NVM_CTX( );
        default:
        {
           return 0;
 8019bcc:	2300      	movs	r3, #0
        }
    }
}
 8019bce:	4618      	mov	r0, r3
 8019bd0:	3708      	adds	r7, #8
 8019bd2:	46bd      	mov	sp, r7
 8019bd4:	bd80      	pop	{r7, pc}

08019bd6 <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8019bd6:	b580      	push	{r7, lr}
 8019bd8:	b082      	sub	sp, #8
 8019bda:	af00      	add	r7, sp, #0
 8019bdc:	4603      	mov	r3, r0
 8019bde:	6039      	str	r1, [r7, #0]
 8019be0:	71fb      	strb	r3, [r7, #7]
 8019be2:	4613      	mov	r3, r2
 8019be4:	71bb      	strb	r3, [r7, #6]
    switch( region )
 8019be6:	79fb      	ldrb	r3, [r7, #7]
 8019be8:	2b05      	cmp	r3, #5
 8019bea:	d002      	beq.n	8019bf2 <RegionVerify+0x1c>
 8019bec:	2b08      	cmp	r3, #8
 8019bee:	d007      	beq.n	8019c00 <RegionVerify+0x2a>
 8019bf0:	e00d      	b.n	8019c0e <RegionVerify+0x38>
        AS923_VERIFY( );
        AU915_VERIFY( );
        CN470_VERIFY( );
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
 8019bf2:	79bb      	ldrb	r3, [r7, #6]
 8019bf4:	4619      	mov	r1, r3
 8019bf6:	6838      	ldr	r0, [r7, #0]
 8019bf8:	f001 faa2 	bl	801b140 <RegionEU868Verify>
 8019bfc:	4603      	mov	r3, r0
 8019bfe:	e007      	b.n	8019c10 <RegionVerify+0x3a>
        KR920_VERIFY( );
        IN865_VERIFY( );
        US915_VERIFY( );
 8019c00:	79bb      	ldrb	r3, [r7, #6]
 8019c02:	4619      	mov	r1, r3
 8019c04:	6838      	ldr	r0, [r7, #0]
 8019c06:	f002 fd95 	bl	801c734 <RegionUS915Verify>
 8019c0a:	4603      	mov	r3, r0
 8019c0c:	e000      	b.n	8019c10 <RegionVerify+0x3a>
        RU864_VERIFY( );
        default:
        {
            return false;
 8019c0e:	2300      	movs	r3, #0
        }
    }
}
 8019c10:	4618      	mov	r0, r3
 8019c12:	3708      	adds	r7, #8
 8019c14:	46bd      	mov	sp, r7
 8019c16:	bd80      	pop	{r7, pc}

08019c18 <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 8019c18:	b580      	push	{r7, lr}
 8019c1a:	b082      	sub	sp, #8
 8019c1c:	af00      	add	r7, sp, #0
 8019c1e:	4603      	mov	r3, r0
 8019c20:	6039      	str	r1, [r7, #0]
 8019c22:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8019c24:	79fb      	ldrb	r3, [r7, #7]
 8019c26:	2b05      	cmp	r3, #5
 8019c28:	d002      	beq.n	8019c30 <RegionApplyCFList+0x18>
 8019c2a:	2b08      	cmp	r3, #8
 8019c2c:	d004      	beq.n	8019c38 <RegionApplyCFList+0x20>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 8019c2e:	e007      	b.n	8019c40 <RegionApplyCFList+0x28>
        EU868_APPLY_CF_LIST( );
 8019c30:	6838      	ldr	r0, [r7, #0]
 8019c32:	f001 fb01 	bl	801b238 <RegionEU868ApplyCFList>
 8019c36:	e003      	b.n	8019c40 <RegionApplyCFList+0x28>
        US915_APPLY_CF_LIST( );
 8019c38:	6838      	ldr	r0, [r7, #0]
 8019c3a:	f002 fdf1 	bl	801c820 <RegionUS915ApplyCFList>
 8019c3e:	bf00      	nop
        }
    }
}
 8019c40:	bf00      	nop
 8019c42:	3708      	adds	r7, #8
 8019c44:	46bd      	mov	sp, r7
 8019c46:	bd80      	pop	{r7, pc}

08019c48 <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 8019c48:	b580      	push	{r7, lr}
 8019c4a:	b082      	sub	sp, #8
 8019c4c:	af00      	add	r7, sp, #0
 8019c4e:	4603      	mov	r3, r0
 8019c50:	6039      	str	r1, [r7, #0]
 8019c52:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8019c54:	79fb      	ldrb	r3, [r7, #7]
 8019c56:	2b05      	cmp	r3, #5
 8019c58:	d002      	beq.n	8019c60 <RegionChanMaskSet+0x18>
 8019c5a:	2b08      	cmp	r3, #8
 8019c5c:	d005      	beq.n	8019c6a <RegionChanMaskSet+0x22>
 8019c5e:	e009      	b.n	8019c74 <RegionChanMaskSet+0x2c>
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
        CN470_CHAN_MASK_SET( );
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
 8019c60:	6838      	ldr	r0, [r7, #0]
 8019c62:	f001 fb5d 	bl	801b320 <RegionEU868ChanMaskSet>
 8019c66:	4603      	mov	r3, r0
 8019c68:	e005      	b.n	8019c76 <RegionChanMaskSet+0x2e>
        KR920_CHAN_MASK_SET( );
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
 8019c6a:	6838      	ldr	r0, [r7, #0]
 8019c6c:	f002 fe50 	bl	801c910 <RegionUS915ChanMaskSet>
 8019c70:	4603      	mov	r3, r0
 8019c72:	e000      	b.n	8019c76 <RegionChanMaskSet+0x2e>
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 8019c74:	2300      	movs	r3, #0
        }
    }
}
 8019c76:	4618      	mov	r0, r3
 8019c78:	3708      	adds	r7, #8
 8019c7a:	46bd      	mov	sp, r7
 8019c7c:	bd80      	pop	{r7, pc}

08019c7e <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8019c7e:	b580      	push	{r7, lr}
 8019c80:	b082      	sub	sp, #8
 8019c82:	af00      	add	r7, sp, #0
 8019c84:	603b      	str	r3, [r7, #0]
 8019c86:	4603      	mov	r3, r0
 8019c88:	71fb      	strb	r3, [r7, #7]
 8019c8a:	460b      	mov	r3, r1
 8019c8c:	71bb      	strb	r3, [r7, #6]
 8019c8e:	4613      	mov	r3, r2
 8019c90:	717b      	strb	r3, [r7, #5]
    switch( region )
 8019c92:	79fb      	ldrb	r3, [r7, #7]
 8019c94:	2b05      	cmp	r3, #5
 8019c96:	d002      	beq.n	8019c9e <RegionComputeRxWindowParameters+0x20>
 8019c98:	2b08      	cmp	r3, #8
 8019c9a:	d008      	beq.n	8019cae <RegionComputeRxWindowParameters+0x30>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 8019c9c:	e00f      	b.n	8019cbe <RegionComputeRxWindowParameters+0x40>
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 8019c9e:	7979      	ldrb	r1, [r7, #5]
 8019ca0:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8019ca4:	693b      	ldr	r3, [r7, #16]
 8019ca6:	683a      	ldr	r2, [r7, #0]
 8019ca8:	f001 fb60 	bl	801b36c <RegionEU868ComputeRxWindowParameters>
 8019cac:	e007      	b.n	8019cbe <RegionComputeRxWindowParameters+0x40>
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
 8019cae:	7979      	ldrb	r1, [r7, #5]
 8019cb0:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8019cb4:	693b      	ldr	r3, [r7, #16]
 8019cb6:	683a      	ldr	r2, [r7, #0]
 8019cb8:	f002 fe8e 	bl	801c9d8 <RegionUS915ComputeRxWindowParameters>
 8019cbc:	bf00      	nop
        }
    }
}
 8019cbe:	bf00      	nop
 8019cc0:	3708      	adds	r7, #8
 8019cc2:	46bd      	mov	sp, r7
 8019cc4:	bd80      	pop	{r7, pc}

08019cc6 <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8019cc6:	b580      	push	{r7, lr}
 8019cc8:	b084      	sub	sp, #16
 8019cca:	af00      	add	r7, sp, #0
 8019ccc:	4603      	mov	r3, r0
 8019cce:	60b9      	str	r1, [r7, #8]
 8019cd0:	607a      	str	r2, [r7, #4]
 8019cd2:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8019cd4:	7bfb      	ldrb	r3, [r7, #15]
 8019cd6:	2b05      	cmp	r3, #5
 8019cd8:	d002      	beq.n	8019ce0 <RegionRxConfig+0x1a>
 8019cda:	2b08      	cmp	r3, #8
 8019cdc:	d006      	beq.n	8019cec <RegionRxConfig+0x26>
 8019cde:	e00b      	b.n	8019cf8 <RegionRxConfig+0x32>
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
        CN470_RX_CONFIG( );
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
 8019ce0:	6879      	ldr	r1, [r7, #4]
 8019ce2:	68b8      	ldr	r0, [r7, #8]
 8019ce4:	f001 fb9a 	bl	801b41c <RegionEU868RxConfig>
 8019ce8:	4603      	mov	r3, r0
 8019cea:	e006      	b.n	8019cfa <RegionRxConfig+0x34>
        KR920_RX_CONFIG( );
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
 8019cec:	6879      	ldr	r1, [r7, #4]
 8019cee:	68b8      	ldr	r0, [r7, #8]
 8019cf0:	f002 feba 	bl	801ca68 <RegionUS915RxConfig>
 8019cf4:	4603      	mov	r3, r0
 8019cf6:	e000      	b.n	8019cfa <RegionRxConfig+0x34>
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 8019cf8:	2300      	movs	r3, #0
        }
    }
}
 8019cfa:	4618      	mov	r0, r3
 8019cfc:	3710      	adds	r7, #16
 8019cfe:	46bd      	mov	sp, r7
 8019d00:	bd80      	pop	{r7, pc}

08019d02 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8019d02:	b580      	push	{r7, lr}
 8019d04:	b084      	sub	sp, #16
 8019d06:	af00      	add	r7, sp, #0
 8019d08:	60b9      	str	r1, [r7, #8]
 8019d0a:	607a      	str	r2, [r7, #4]
 8019d0c:	603b      	str	r3, [r7, #0]
 8019d0e:	4603      	mov	r3, r0
 8019d10:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8019d12:	7bfb      	ldrb	r3, [r7, #15]
 8019d14:	2b05      	cmp	r3, #5
 8019d16:	d002      	beq.n	8019d1e <RegionTxConfig+0x1c>
 8019d18:	2b08      	cmp	r3, #8
 8019d1a:	d007      	beq.n	8019d2c <RegionTxConfig+0x2a>
 8019d1c:	e00d      	b.n	8019d3a <RegionTxConfig+0x38>
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
        CN470_TX_CONFIG( );
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
 8019d1e:	683a      	ldr	r2, [r7, #0]
 8019d20:	6879      	ldr	r1, [r7, #4]
 8019d22:	68b8      	ldr	r0, [r7, #8]
 8019d24:	f001 fc48 	bl	801b5b8 <RegionEU868TxConfig>
 8019d28:	4603      	mov	r3, r0
 8019d2a:	e007      	b.n	8019d3c <RegionTxConfig+0x3a>
        KR920_TX_CONFIG( );
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
 8019d2c:	683a      	ldr	r2, [r7, #0]
 8019d2e:	6879      	ldr	r1, [r7, #4]
 8019d30:	68b8      	ldr	r0, [r7, #8]
 8019d32:	f002 ff1d 	bl	801cb70 <RegionUS915TxConfig>
 8019d36:	4603      	mov	r3, r0
 8019d38:	e000      	b.n	8019d3c <RegionTxConfig+0x3a>
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 8019d3a:	2300      	movs	r3, #0
        }
    }
}
 8019d3c:	4618      	mov	r0, r3
 8019d3e:	3710      	adds	r7, #16
 8019d40:	46bd      	mov	sp, r7
 8019d42:	bd80      	pop	{r7, pc}

08019d44 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8019d44:	b580      	push	{r7, lr}
 8019d46:	b086      	sub	sp, #24
 8019d48:	af02      	add	r7, sp, #8
 8019d4a:	60b9      	str	r1, [r7, #8]
 8019d4c:	607a      	str	r2, [r7, #4]
 8019d4e:	603b      	str	r3, [r7, #0]
 8019d50:	4603      	mov	r3, r0
 8019d52:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8019d54:	7bfb      	ldrb	r3, [r7, #15]
 8019d56:	2b05      	cmp	r3, #5
 8019d58:	d002      	beq.n	8019d60 <RegionLinkAdrReq+0x1c>
 8019d5a:	2b08      	cmp	r3, #8
 8019d5c:	d00a      	beq.n	8019d74 <RegionLinkAdrReq+0x30>
 8019d5e:	e013      	b.n	8019d88 <RegionLinkAdrReq+0x44>
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
        CN470_LINK_ADR_REQ( );
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
 8019d60:	69fb      	ldr	r3, [r7, #28]
 8019d62:	9300      	str	r3, [sp, #0]
 8019d64:	69bb      	ldr	r3, [r7, #24]
 8019d66:	683a      	ldr	r2, [r7, #0]
 8019d68:	6879      	ldr	r1, [r7, #4]
 8019d6a:	68b8      	ldr	r0, [r7, #8]
 8019d6c:	f001 fcf0 	bl	801b750 <RegionEU868LinkAdrReq>
 8019d70:	4603      	mov	r3, r0
 8019d72:	e00a      	b.n	8019d8a <RegionLinkAdrReq+0x46>
        KR920_LINK_ADR_REQ( );
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
 8019d74:	69fb      	ldr	r3, [r7, #28]
 8019d76:	9300      	str	r3, [sp, #0]
 8019d78:	69bb      	ldr	r3, [r7, #24]
 8019d7a:	683a      	ldr	r2, [r7, #0]
 8019d7c:	6879      	ldr	r1, [r7, #4]
 8019d7e:	68b8      	ldr	r0, [r7, #8]
 8019d80:	f002 ff98 	bl	801ccb4 <RegionUS915LinkAdrReq>
 8019d84:	4603      	mov	r3, r0
 8019d86:	e000      	b.n	8019d8a <RegionLinkAdrReq+0x46>
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 8019d88:	2300      	movs	r3, #0
        }
    }
}
 8019d8a:	4618      	mov	r0, r3
 8019d8c:	3710      	adds	r7, #16
 8019d8e:	46bd      	mov	sp, r7
 8019d90:	bd80      	pop	{r7, pc}

08019d92 <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 8019d92:	b580      	push	{r7, lr}
 8019d94:	b082      	sub	sp, #8
 8019d96:	af00      	add	r7, sp, #0
 8019d98:	4603      	mov	r3, r0
 8019d9a:	6039      	str	r1, [r7, #0]
 8019d9c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8019d9e:	79fb      	ldrb	r3, [r7, #7]
 8019da0:	2b05      	cmp	r3, #5
 8019da2:	d002      	beq.n	8019daa <RegionRxParamSetupReq+0x18>
 8019da4:	2b08      	cmp	r3, #8
 8019da6:	d005      	beq.n	8019db4 <RegionRxParamSetupReq+0x22>
 8019da8:	e009      	b.n	8019dbe <RegionRxParamSetupReq+0x2c>
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
        CN470_RX_PARAM_SETUP_REQ( );
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
 8019daa:	6838      	ldr	r0, [r7, #0]
 8019dac:	f001 fdec 	bl	801b988 <RegionEU868RxParamSetupReq>
 8019db0:	4603      	mov	r3, r0
 8019db2:	e005      	b.n	8019dc0 <RegionRxParamSetupReq+0x2e>
        KR920_RX_PARAM_SETUP_REQ( );
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
 8019db4:	6838      	ldr	r0, [r7, #0]
 8019db6:	f003 f993 	bl	801d0e0 <RegionUS915RxParamSetupReq>
 8019dba:	4603      	mov	r3, r0
 8019dbc:	e000      	b.n	8019dc0 <RegionRxParamSetupReq+0x2e>
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8019dbe:	2300      	movs	r3, #0
        }
    }
}
 8019dc0:	4618      	mov	r0, r3
 8019dc2:	3708      	adds	r7, #8
 8019dc4:	46bd      	mov	sp, r7
 8019dc6:	bd80      	pop	{r7, pc}

08019dc8 <RegionNewChannelReq>:

uint8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 8019dc8:	b580      	push	{r7, lr}
 8019dca:	b082      	sub	sp, #8
 8019dcc:	af00      	add	r7, sp, #0
 8019dce:	4603      	mov	r3, r0
 8019dd0:	6039      	str	r1, [r7, #0]
 8019dd2:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8019dd4:	79fb      	ldrb	r3, [r7, #7]
 8019dd6:	2b05      	cmp	r3, #5
 8019dd8:	d002      	beq.n	8019de0 <RegionNewChannelReq+0x18>
 8019dda:	2b08      	cmp	r3, #8
 8019ddc:	d005      	beq.n	8019dea <RegionNewChannelReq+0x22>
 8019dde:	e009      	b.n	8019df4 <RegionNewChannelReq+0x2c>
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
        CN470_NEW_CHANNEL_REQ( );
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
 8019de0:	6838      	ldr	r0, [r7, #0]
 8019de2:	f001 fe0f 	bl	801ba04 <RegionEU868NewChannelReq>
 8019de6:	4603      	mov	r3, r0
 8019de8:	e005      	b.n	8019df6 <RegionNewChannelReq+0x2e>
        KR920_NEW_CHANNEL_REQ( );
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
 8019dea:	6838      	ldr	r0, [r7, #0]
 8019dec:	f003 f9c4 	bl	801d178 <RegionUS915NewChannelReq>
 8019df0:	4603      	mov	r3, r0
 8019df2:	e000      	b.n	8019df6 <RegionNewChannelReq+0x2e>
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 8019df4:	2300      	movs	r3, #0
        }
    }
}
 8019df6:	4618      	mov	r0, r3
 8019df8:	3708      	adds	r7, #8
 8019dfa:	46bd      	mov	sp, r7
 8019dfc:	bd80      	pop	{r7, pc}

08019dfe <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 8019dfe:	b580      	push	{r7, lr}
 8019e00:	b082      	sub	sp, #8
 8019e02:	af00      	add	r7, sp, #0
 8019e04:	4603      	mov	r3, r0
 8019e06:	6039      	str	r1, [r7, #0]
 8019e08:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8019e0a:	79fb      	ldrb	r3, [r7, #7]
 8019e0c:	2b05      	cmp	r3, #5
 8019e0e:	d002      	beq.n	8019e16 <RegionTxParamSetupReq+0x18>
 8019e10:	2b08      	cmp	r3, #8
 8019e12:	d005      	beq.n	8019e20 <RegionTxParamSetupReq+0x22>
 8019e14:	e009      	b.n	8019e2a <RegionTxParamSetupReq+0x2c>
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
        CN470_TX_PARAM_SETUP_REQ( );
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
 8019e16:	6838      	ldr	r0, [r7, #0]
 8019e18:	f001 fe50 	bl	801babc <RegionEU868TxParamSetupReq>
 8019e1c:	4603      	mov	r3, r0
 8019e1e:	e005      	b.n	8019e2c <RegionTxParamSetupReq+0x2e>
        KR920_TX_PARAM_SETUP_REQ( );
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
 8019e20:	6838      	ldr	r0, [r7, #0]
 8019e22:	f003 f9b3 	bl	801d18c <RegionUS915TxParamSetupReq>
 8019e26:	4603      	mov	r3, r0
 8019e28:	e000      	b.n	8019e2c <RegionTxParamSetupReq+0x2e>
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8019e2a:	2300      	movs	r3, #0
        }
    }
}
 8019e2c:	4618      	mov	r0, r3
 8019e2e:	3708      	adds	r7, #8
 8019e30:	46bd      	mov	sp, r7
 8019e32:	bd80      	pop	{r7, pc}

08019e34 <RegionDlChannelReq>:

uint8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 8019e34:	b580      	push	{r7, lr}
 8019e36:	b082      	sub	sp, #8
 8019e38:	af00      	add	r7, sp, #0
 8019e3a:	4603      	mov	r3, r0
 8019e3c:	6039      	str	r1, [r7, #0]
 8019e3e:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8019e40:	79fb      	ldrb	r3, [r7, #7]
 8019e42:	2b05      	cmp	r3, #5
 8019e44:	d002      	beq.n	8019e4c <RegionDlChannelReq+0x18>
 8019e46:	2b08      	cmp	r3, #8
 8019e48:	d005      	beq.n	8019e56 <RegionDlChannelReq+0x22>
 8019e4a:	e009      	b.n	8019e60 <RegionDlChannelReq+0x2c>
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
        CN470_DL_CHANNEL_REQ( );
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
 8019e4c:	6838      	ldr	r0, [r7, #0]
 8019e4e:	f001 fe41 	bl	801bad4 <RegionEU868DlChannelReq>
 8019e52:	4603      	mov	r3, r0
 8019e54:	e005      	b.n	8019e62 <RegionDlChannelReq+0x2e>
        KR920_DL_CHANNEL_REQ( );
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
 8019e56:	6838      	ldr	r0, [r7, #0]
 8019e58:	f003 f9a3 	bl	801d1a2 <RegionUS915DlChannelReq>
 8019e5c:	4603      	mov	r3, r0
 8019e5e:	e000      	b.n	8019e62 <RegionDlChannelReq+0x2e>
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 8019e60:	2300      	movs	r3, #0
        }
    }
}
 8019e62:	4618      	mov	r0, r3
 8019e64:	3708      	adds	r7, #8
 8019e66:	46bd      	mov	sp, r7
 8019e68:	bd80      	pop	{r7, pc}

08019e6a <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 8019e6a:	b580      	push	{r7, lr}
 8019e6c:	b082      	sub	sp, #8
 8019e6e:	af00      	add	r7, sp, #0
 8019e70:	4603      	mov	r3, r0
 8019e72:	71fb      	strb	r3, [r7, #7]
 8019e74:	460b      	mov	r3, r1
 8019e76:	71bb      	strb	r3, [r7, #6]
 8019e78:	4613      	mov	r3, r2
 8019e7a:	717b      	strb	r3, [r7, #5]
    switch( region )
 8019e7c:	79fb      	ldrb	r3, [r7, #7]
 8019e7e:	2b05      	cmp	r3, #5
 8019e80:	d002      	beq.n	8019e88 <RegionAlternateDr+0x1e>
 8019e82:	2b08      	cmp	r3, #8
 8019e84:	d009      	beq.n	8019e9a <RegionAlternateDr+0x30>
 8019e86:	e011      	b.n	8019eac <RegionAlternateDr+0x42>
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
        CN470_ALTERNATE_DR( );
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
 8019e88:	797a      	ldrb	r2, [r7, #5]
 8019e8a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8019e8e:	4611      	mov	r1, r2
 8019e90:	4618      	mov	r0, r3
 8019e92:	f001 fe61 	bl	801bb58 <RegionEU868AlternateDr>
 8019e96:	4603      	mov	r3, r0
 8019e98:	e009      	b.n	8019eae <RegionAlternateDr+0x44>
        KR920_ALTERNATE_DR( );
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
 8019e9a:	797a      	ldrb	r2, [r7, #5]
 8019e9c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8019ea0:	4611      	mov	r1, r2
 8019ea2:	4618      	mov	r0, r3
 8019ea4:	f003 f988 	bl	801d1b8 <RegionUS915AlternateDr>
 8019ea8:	4603      	mov	r3, r0
 8019eaa:	e000      	b.n	8019eae <RegionAlternateDr+0x44>
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 8019eac:	2300      	movs	r3, #0
        }
    }
}
 8019eae:	4618      	mov	r0, r3
 8019eb0:	3708      	adds	r7, #8
 8019eb2:	46bd      	mov	sp, r7
 8019eb4:	bd80      	pop	{r7, pc}

08019eb6 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8019eb6:	b580      	push	{r7, lr}
 8019eb8:	b084      	sub	sp, #16
 8019eba:	af00      	add	r7, sp, #0
 8019ebc:	60b9      	str	r1, [r7, #8]
 8019ebe:	607a      	str	r2, [r7, #4]
 8019ec0:	603b      	str	r3, [r7, #0]
 8019ec2:	4603      	mov	r3, r0
 8019ec4:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8019ec6:	7bfb      	ldrb	r3, [r7, #15]
 8019ec8:	2b05      	cmp	r3, #5
 8019eca:	d002      	beq.n	8019ed2 <RegionNextChannel+0x1c>
 8019ecc:	2b08      	cmp	r3, #8
 8019ece:	d008      	beq.n	8019ee2 <RegionNextChannel+0x2c>
 8019ed0:	e00f      	b.n	8019ef2 <RegionNextChannel+0x3c>
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
        CN470_NEXT_CHANNEL( );
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
 8019ed2:	69bb      	ldr	r3, [r7, #24]
 8019ed4:	683a      	ldr	r2, [r7, #0]
 8019ed6:	6879      	ldr	r1, [r7, #4]
 8019ed8:	68b8      	ldr	r0, [r7, #8]
 8019eda:	f001 fe4d 	bl	801bb78 <RegionEU868NextChannel>
 8019ede:	4603      	mov	r3, r0
 8019ee0:	e008      	b.n	8019ef4 <RegionNextChannel+0x3e>
        KR920_NEXT_CHANNEL( );
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
 8019ee2:	69bb      	ldr	r3, [r7, #24]
 8019ee4:	683a      	ldr	r2, [r7, #0]
 8019ee6:	6879      	ldr	r1, [r7, #4]
 8019ee8:	68b8      	ldr	r0, [r7, #8]
 8019eea:	f003 f99f 	bl	801d22c <RegionUS915NextChannel>
 8019eee:	4603      	mov	r3, r0
 8019ef0:	e000      	b.n	8019ef4 <RegionNextChannel+0x3e>
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8019ef2:	2309      	movs	r3, #9
        }
    }
}
 8019ef4:	4618      	mov	r0, r3
 8019ef6:	3710      	adds	r7, #16
 8019ef8:	46bd      	mov	sp, r7
 8019efa:	bd80      	pop	{r7, pc}

08019efc <RegionSetContinuousWave>:
        }
    }
}

void RegionSetContinuousWave( LoRaMacRegion_t region, ContinuousWaveParams_t* continuousWave )
{
 8019efc:	b580      	push	{r7, lr}
 8019efe:	b082      	sub	sp, #8
 8019f00:	af00      	add	r7, sp, #0
 8019f02:	4603      	mov	r3, r0
 8019f04:	6039      	str	r1, [r7, #0]
 8019f06:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8019f08:	79fb      	ldrb	r3, [r7, #7]
 8019f0a:	2b05      	cmp	r3, #5
 8019f0c:	d002      	beq.n	8019f14 <RegionSetContinuousWave+0x18>
 8019f0e:	2b08      	cmp	r3, #8
 8019f10:	d004      	beq.n	8019f1c <RegionSetContinuousWave+0x20>
        IN865_SET_CONTINUOUS_WAVE( );
        US915_SET_CONTINUOUS_WAVE( );
        RU864_SET_CONTINUOUS_WAVE( );
        default:
        {
            break;
 8019f12:	e007      	b.n	8019f24 <RegionSetContinuousWave+0x28>
        EU868_SET_CONTINUOUS_WAVE( );
 8019f14:	6838      	ldr	r0, [r7, #0]
 8019f16:	f001 ff97 	bl	801be48 <RegionEU868SetContinuousWave>
 8019f1a:	e003      	b.n	8019f24 <RegionSetContinuousWave+0x28>
        US915_SET_CONTINUOUS_WAVE( );
 8019f1c:	6838      	ldr	r0, [r7, #0]
 8019f1e:	f003 fa6b 	bl	801d3f8 <RegionUS915SetContinuousWave>
 8019f22:	bf00      	nop
        }
    }
}
 8019f24:	bf00      	nop
 8019f26:	3708      	adds	r7, #8
 8019f28:	46bd      	mov	sp, r7
 8019f2a:	bd80      	pop	{r7, pc}

08019f2c <RegionApplyDrOffset>:

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8019f2c:	b590      	push	{r4, r7, lr}
 8019f2e:	b083      	sub	sp, #12
 8019f30:	af00      	add	r7, sp, #0
 8019f32:	4604      	mov	r4, r0
 8019f34:	4608      	mov	r0, r1
 8019f36:	4611      	mov	r1, r2
 8019f38:	461a      	mov	r2, r3
 8019f3a:	4623      	mov	r3, r4
 8019f3c:	71fb      	strb	r3, [r7, #7]
 8019f3e:	4603      	mov	r3, r0
 8019f40:	71bb      	strb	r3, [r7, #6]
 8019f42:	460b      	mov	r3, r1
 8019f44:	717b      	strb	r3, [r7, #5]
 8019f46:	4613      	mov	r3, r2
 8019f48:	713b      	strb	r3, [r7, #4]
    switch( region )
 8019f4a:	79fb      	ldrb	r3, [r7, #7]
 8019f4c:	2b05      	cmp	r3, #5
 8019f4e:	d002      	beq.n	8019f56 <RegionApplyDrOffset+0x2a>
 8019f50:	2b08      	cmp	r3, #8
 8019f52:	d00a      	beq.n	8019f6a <RegionApplyDrOffset+0x3e>
 8019f54:	e013      	b.n	8019f7e <RegionApplyDrOffset+0x52>
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
        CN470_APPLY_DR_OFFSET( );
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
 8019f56:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8019f5a:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8019f5e:	79bb      	ldrb	r3, [r7, #6]
 8019f60:	4618      	mov	r0, r3
 8019f62:	f001 ffbf 	bl	801bee4 <RegionEU868ApplyDrOffset>
 8019f66:	4603      	mov	r3, r0
 8019f68:	e00a      	b.n	8019f80 <RegionApplyDrOffset+0x54>
        KR920_APPLY_DR_OFFSET( );
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
 8019f6a:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8019f6e:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8019f72:	79bb      	ldrb	r3, [r7, #6]
 8019f74:	4618      	mov	r0, r3
 8019f76:	f003 fa8f 	bl	801d498 <RegionUS915ApplyDrOffset>
 8019f7a:	4603      	mov	r3, r0
 8019f7c:	e000      	b.n	8019f80 <RegionApplyDrOffset+0x54>
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 8019f7e:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 8019f80:	4618      	mov	r0, r3
 8019f82:	370c      	adds	r7, #12
 8019f84:	46bd      	mov	sp, r7
 8019f86:	bd90      	pop	{r4, r7, pc}

08019f88 <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 8019f88:	b480      	push	{r7}
 8019f8a:	b083      	sub	sp, #12
 8019f8c:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 8019f8e:	4b04      	ldr	r3, [pc, #16]	; (8019fa0 <RegionGetVersion+0x18>)
 8019f90:	607b      	str	r3, [r7, #4]

    return version;
 8019f92:	687b      	ldr	r3, [r7, #4]
}
 8019f94:	4618      	mov	r0, r3
 8019f96:	370c      	adds	r7, #12
 8019f98:	46bd      	mov	sp, r7
 8019f9a:	bc80      	pop	{r7}
 8019f9c:	4770      	bx	lr
 8019f9e:	bf00      	nop
 8019fa0:	01000300 	.word	0x01000300

08019fa4 <GetDutyCycle>:
 */
#define DUTY_CYCLE_TIME_PERIOD              3600000
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8019fa4:	b580      	push	{r7, lr}
 8019fa6:	b086      	sub	sp, #24
 8019fa8:	af00      	add	r7, sp, #0
 8019faa:	60f8      	str	r0, [r7, #12]
 8019fac:	4608      	mov	r0, r1
 8019fae:	4639      	mov	r1, r7
 8019fb0:	e881 000c 	stmia.w	r1, {r2, r3}
 8019fb4:	4603      	mov	r3, r0
 8019fb6:	72fb      	strb	r3, [r7, #11]
    uint16_t joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 8019fb8:	463b      	mov	r3, r7
 8019fba:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019fbe:	f000 f8dc 	bl	801a17a <RegionCommonGetJoinDc>
 8019fc2:	4603      	mov	r3, r0
 8019fc4:	82bb      	strh	r3, [r7, #20]
    uint16_t dutyCycle = band->DCycle;
 8019fc6:	68fb      	ldr	r3, [r7, #12]
 8019fc8:	881b      	ldrh	r3, [r3, #0]
 8019fca:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 8019fcc:	7afb      	ldrb	r3, [r7, #11]
 8019fce:	f083 0301 	eor.w	r3, r3, #1
 8019fd2:	b2db      	uxtb	r3, r3
 8019fd4:	2b00      	cmp	r3, #0
 8019fd6:	d00c      	beq.n	8019ff2 <GetDutyCycle+0x4e>
    {
        // Get the join duty cycle which depends on the runtime
        joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 8019fd8:	463b      	mov	r3, r7
 8019fda:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019fde:	f000 f8cc 	bl	801a17a <RegionCommonGetJoinDc>
 8019fe2:	4603      	mov	r3, r0
 8019fe4:	82bb      	strh	r3, [r7, #20]
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 8019fe6:	8aba      	ldrh	r2, [r7, #20]
 8019fe8:	8afb      	ldrh	r3, [r7, #22]
 8019fea:	4293      	cmp	r3, r2
 8019fec:	bf38      	it	cc
 8019fee:	4613      	movcc	r3, r2
 8019ff0:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 8019ff2:	8afb      	ldrh	r3, [r7, #22]
 8019ff4:	2b00      	cmp	r3, #0
 8019ff6:	d101      	bne.n	8019ffc <GetDutyCycle+0x58>
    {
        dutyCycle = 1;
 8019ff8:	2301      	movs	r3, #1
 8019ffa:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 8019ffc:	8afb      	ldrh	r3, [r7, #22]
}
 8019ffe:	4618      	mov	r0, r3
 801a000:	3718      	adds	r7, #24
 801a002:	46bd      	mov	sp, r7
 801a004:	bd80      	pop	{r7, pc}
	...

0801a008 <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 801a008:	b580      	push	{r7, lr}
 801a00a:	b086      	sub	sp, #24
 801a00c:	af00      	add	r7, sp, #0
 801a00e:	60f8      	str	r0, [r7, #12]
 801a010:	4608      	mov	r0, r1
 801a012:	4639      	mov	r1, r7
 801a014:	e881 000c 	stmia.w	r1, {r2, r3}
 801a018:	4603      	mov	r3, r0
 801a01a:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 801a01c:	68fb      	ldr	r3, [r7, #12]
 801a01e:	881b      	ldrh	r3, [r3, #0]
 801a020:	82bb      	strh	r3, [r7, #20]
    uint8_t timePeriodFactor = 1;
 801a022:	2301      	movs	r3, #1
 801a024:	75fb      	strb	r3, [r7, #23]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 801a026:	7af9      	ldrb	r1, [r7, #11]
 801a028:	463b      	mov	r3, r7
 801a02a:	cb0c      	ldmia	r3, {r2, r3}
 801a02c:	68f8      	ldr	r0, [r7, #12]
 801a02e:	f7ff ffb9 	bl	8019fa4 <GetDutyCycle>
 801a032:	4603      	mov	r3, r0
 801a034:	82bb      	strh	r3, [r7, #20]

    if( joined == false )
 801a036:	7afb      	ldrb	r3, [r7, #11]
 801a038:	f083 0301 	eor.w	r3, r3, #1
 801a03c:	b2db      	uxtb	r3, r3
 801a03e:	2b00      	cmp	r3, #0
 801a040:	d006      	beq.n	801a050 <SetMaxTimeCredits+0x48>
    {
        // Apply a factor to increase the maximum time period of observation
        timePeriodFactor = dutyCycle / BACKOFF_DC_TIMER_PERIOD_FACTOR;
 801a042:	8abb      	ldrh	r3, [r7, #20]
 801a044:	4a0c      	ldr	r2, [pc, #48]	; (801a078 <SetMaxTimeCredits+0x70>)
 801a046:	fba2 2303 	umull	r2, r3, r2, r3
 801a04a:	095b      	lsrs	r3, r3, #5
 801a04c:	b29b      	uxth	r3, r3
 801a04e:	75fb      	strb	r3, [r7, #23]
    }

    // Setup the maximum allowed credits
    band->MaxTimeCredits = DUTY_CYCLE_TIME_PERIOD * timePeriodFactor;
 801a050:	7dfb      	ldrb	r3, [r7, #23]
 801a052:	4a0a      	ldr	r2, [pc, #40]	; (801a07c <SetMaxTimeCredits+0x74>)
 801a054:	fb02 f303 	mul.w	r3, r2, r3
 801a058:	461a      	mov	r2, r3
 801a05a:	68fb      	ldr	r3, [r7, #12]
 801a05c:	60da      	str	r2, [r3, #12]

    // In case if it is the first time, update also the current
    // time credits
    if( band->LastBandUpdateTime == 0 )
 801a05e:	68fb      	ldr	r3, [r7, #12]
 801a060:	685b      	ldr	r3, [r3, #4]
 801a062:	2b00      	cmp	r3, #0
 801a064:	d103      	bne.n	801a06e <SetMaxTimeCredits+0x66>
    {
        band->TimeCredits = band->MaxTimeCredits;
 801a066:	68fb      	ldr	r3, [r7, #12]
 801a068:	68da      	ldr	r2, [r3, #12]
 801a06a:	68fb      	ldr	r3, [r7, #12]
 801a06c:	609a      	str	r2, [r3, #8]
    }

    return dutyCycle;
 801a06e:	8abb      	ldrh	r3, [r7, #20]
}
 801a070:	4618      	mov	r0, r3
 801a072:	3718      	adds	r7, #24
 801a074:	46bd      	mov	sp, r7
 801a076:	bd80      	pop	{r7, pc}
 801a078:	51eb851f 	.word	0x51eb851f
 801a07c:	0036ee80 	.word	0x0036ee80

0801a080 <UpdateTimeCredits>:

static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime )
{
 801a080:	b580      	push	{r7, lr}
 801a082:	b084      	sub	sp, #16
 801a084:	af00      	add	r7, sp, #0
 801a086:	6078      	str	r0, [r7, #4]
 801a088:	4608      	mov	r0, r1
 801a08a:	4611      	mov	r1, r2
 801a08c:	461a      	mov	r2, r3
 801a08e:	4603      	mov	r3, r0
 801a090:	70fb      	strb	r3, [r7, #3]
 801a092:	460b      	mov	r3, r1
 801a094:	70bb      	strb	r3, [r7, #2]
 801a096:	4613      	mov	r3, r2
 801a098:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup );
 801a09a:	78f9      	ldrb	r1, [r7, #3]
 801a09c:	f107 0318 	add.w	r3, r7, #24
 801a0a0:	cb0c      	ldmia	r3, {r2, r3}
 801a0a2:	6878      	ldr	r0, [r7, #4]
 801a0a4:	f7ff ffb0 	bl	801a008 <SetMaxTimeCredits>
 801a0a8:	4603      	mov	r3, r0
 801a0aa:	81fb      	strh	r3, [r7, #14]

    if( joined == false )
 801a0ac:	78fb      	ldrb	r3, [r7, #3]
 801a0ae:	f083 0301 	eor.w	r3, r3, #1
 801a0b2:	b2db      	uxtb	r3, r3
 801a0b4:	2b00      	cmp	r3, #0
 801a0b6:	d010      	beq.n	801a0da <UpdateTimeCredits+0x5a>
    {
        if( ( dutyCycleEnabled == false ) &&
 801a0b8:	78bb      	ldrb	r3, [r7, #2]
 801a0ba:	f083 0301 	eor.w	r3, r3, #1
 801a0be:	b2db      	uxtb	r3, r3
 801a0c0:	2b00      	cmp	r3, #0
 801a0c2:	d014      	beq.n	801a0ee <UpdateTimeCredits+0x6e>
            ( lastTxIsJoinRequest == false ) )
 801a0c4:	787b      	ldrb	r3, [r7, #1]
 801a0c6:	f083 0301 	eor.w	r3, r3, #1
 801a0ca:	b2db      	uxtb	r3, r3
        if( ( dutyCycleEnabled == false ) &&
 801a0cc:	2b00      	cmp	r3, #0
 801a0ce:	d00e      	beq.n	801a0ee <UpdateTimeCredits+0x6e>
        {
            // This is the case when the duty cycle is off and the last uplink frame was not a join.
            // This could happen in case of a rejoin, e.g. in compliance test mode.
            // In this special case we have to set the time off to 0, since the join duty cycle shall only
            // be applied after the first join request.
            band->TimeCredits = band->MaxTimeCredits;
 801a0d0:	687b      	ldr	r3, [r7, #4]
 801a0d2:	68da      	ldr	r2, [r3, #12]
 801a0d4:	687b      	ldr	r3, [r7, #4]
 801a0d6:	609a      	str	r2, [r3, #8]
 801a0d8:	e009      	b.n	801a0ee <UpdateTimeCredits+0x6e>
        }
    }
    else
    {
        if( dutyCycleEnabled == false )
 801a0da:	78bb      	ldrb	r3, [r7, #2]
 801a0dc:	f083 0301 	eor.w	r3, r3, #1
 801a0e0:	b2db      	uxtb	r3, r3
 801a0e2:	2b00      	cmp	r3, #0
 801a0e4:	d003      	beq.n	801a0ee <UpdateTimeCredits+0x6e>
        {
            band->TimeCredits = band->MaxTimeCredits;
 801a0e6:	687b      	ldr	r3, [r7, #4]
 801a0e8:	68da      	ldr	r2, [r3, #12]
 801a0ea:	687b      	ldr	r3, [r7, #4]
 801a0ec:	609a      	str	r2, [r3, #8]
        }
    }

    // Get the difference between now and the last update
    band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 801a0ee:	687b      	ldr	r3, [r7, #4]
 801a0f0:	685b      	ldr	r3, [r3, #4]
 801a0f2:	4618      	mov	r0, r3
 801a0f4:	f007 f8be 	bl	8021274 <UTIL_TIMER_GetElapsedTime>
 801a0f8:	4602      	mov	r2, r0
 801a0fa:	687b      	ldr	r3, [r7, #4]
 801a0fc:	689b      	ldr	r3, [r3, #8]
 801a0fe:	441a      	add	r2, r3
 801a100:	687b      	ldr	r3, [r7, #4]
 801a102:	609a      	str	r2, [r3, #8]

    // Limit band credits to maximum
    if( band->TimeCredits > band->MaxTimeCredits )
 801a104:	687b      	ldr	r3, [r7, #4]
 801a106:	689a      	ldr	r2, [r3, #8]
 801a108:	687b      	ldr	r3, [r7, #4]
 801a10a:	68db      	ldr	r3, [r3, #12]
 801a10c:	429a      	cmp	r2, r3
 801a10e:	d903      	bls.n	801a118 <UpdateTimeCredits+0x98>
    {
        band->TimeCredits = band->MaxTimeCredits;
 801a110:	687b      	ldr	r3, [r7, #4]
 801a112:	68da      	ldr	r2, [r3, #12]
 801a114:	687b      	ldr	r3, [r7, #4]
 801a116:	609a      	str	r2, [r3, #8]
    }

    // Synchronize update time
    band->LastBandUpdateTime = currentTime;
 801a118:	687b      	ldr	r3, [r7, #4]
 801a11a:	6a3a      	ldr	r2, [r7, #32]
 801a11c:	605a      	str	r2, [r3, #4]

    return dutyCycle;
 801a11e:	89fb      	ldrh	r3, [r7, #14]
}
 801a120:	4618      	mov	r0, r3
 801a122:	3710      	adds	r7, #16
 801a124:	46bd      	mov	sp, r7
 801a126:	bd80      	pop	{r7, pc}

0801a128 <CountChannels>:

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 801a128:	b480      	push	{r7}
 801a12a:	b085      	sub	sp, #20
 801a12c:	af00      	add	r7, sp, #0
 801a12e:	4603      	mov	r3, r0
 801a130:	460a      	mov	r2, r1
 801a132:	80fb      	strh	r3, [r7, #6]
 801a134:	4613      	mov	r3, r2
 801a136:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 801a138:	2300      	movs	r3, #0
 801a13a:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 801a13c:	2300      	movs	r3, #0
 801a13e:	73bb      	strb	r3, [r7, #14]
 801a140:	e011      	b.n	801a166 <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 801a142:	88fa      	ldrh	r2, [r7, #6]
 801a144:	7bbb      	ldrb	r3, [r7, #14]
 801a146:	2101      	movs	r1, #1
 801a148:	fa01 f303 	lsl.w	r3, r1, r3
 801a14c:	401a      	ands	r2, r3
 801a14e:	7bbb      	ldrb	r3, [r7, #14]
 801a150:	2101      	movs	r1, #1
 801a152:	fa01 f303 	lsl.w	r3, r1, r3
 801a156:	429a      	cmp	r2, r3
 801a158:	d102      	bne.n	801a160 <CountChannels+0x38>
        {
            nbActiveBits++;
 801a15a:	7bfb      	ldrb	r3, [r7, #15]
 801a15c:	3301      	adds	r3, #1
 801a15e:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 801a160:	7bbb      	ldrb	r3, [r7, #14]
 801a162:	3301      	adds	r3, #1
 801a164:	73bb      	strb	r3, [r7, #14]
 801a166:	7bba      	ldrb	r2, [r7, #14]
 801a168:	797b      	ldrb	r3, [r7, #5]
 801a16a:	429a      	cmp	r2, r3
 801a16c:	d3e9      	bcc.n	801a142 <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 801a16e:	7bfb      	ldrb	r3, [r7, #15]
}
 801a170:	4618      	mov	r0, r3
 801a172:	3714      	adds	r7, #20
 801a174:	46bd      	mov	sp, r7
 801a176:	bc80      	pop	{r7}
 801a178:	4770      	bx	lr

0801a17a <RegionCommonGetJoinDc>:

uint16_t RegionCommonGetJoinDc( SysTime_t elapsedTime )
{
 801a17a:	b480      	push	{r7}
 801a17c:	b085      	sub	sp, #20
 801a17e:	af00      	add	r7, sp, #0
 801a180:	463b      	mov	r3, r7
 801a182:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t dutyCycle = 0;
 801a186:	2300      	movs	r3, #0
 801a188:	81fb      	strh	r3, [r7, #14]

    if( elapsedTime.Seconds < 3600 )
 801a18a:	683b      	ldr	r3, [r7, #0]
 801a18c:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 801a190:	d202      	bcs.n	801a198 <RegionCommonGetJoinDc+0x1e>
    {
        dutyCycle = BACKOFF_DC_1_HOUR;
 801a192:	2364      	movs	r3, #100	; 0x64
 801a194:	81fb      	strh	r3, [r7, #14]
 801a196:	e00b      	b.n	801a1b0 <RegionCommonGetJoinDc+0x36>
    }
    else if( elapsedTime.Seconds < ( 3600 + 36000 ) )
 801a198:	683b      	ldr	r3, [r7, #0]
 801a19a:	f649 22af 	movw	r2, #39599	; 0x9aaf
 801a19e:	4293      	cmp	r3, r2
 801a1a0:	d803      	bhi.n	801a1aa <RegionCommonGetJoinDc+0x30>
    {
        dutyCycle = BACKOFF_DC_10_HOURS;
 801a1a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801a1a6:	81fb      	strh	r3, [r7, #14]
 801a1a8:	e002      	b.n	801a1b0 <RegionCommonGetJoinDc+0x36>
    }
    else
    {
        dutyCycle = BACKOFF_DC_24_HOURS;
 801a1aa:	f242 7310 	movw	r3, #10000	; 0x2710
 801a1ae:	81fb      	strh	r3, [r7, #14]
    }
    return dutyCycle;
 801a1b0:	89fb      	ldrh	r3, [r7, #14]
}
 801a1b2:	4618      	mov	r0, r3
 801a1b4:	3714      	adds	r7, #20
 801a1b6:	46bd      	mov	sp, r7
 801a1b8:	bc80      	pop	{r7}
 801a1ba:	4770      	bx	lr

0801a1bc <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 801a1bc:	b580      	push	{r7, lr}
 801a1be:	b084      	sub	sp, #16
 801a1c0:	af00      	add	r7, sp, #0
 801a1c2:	6039      	str	r1, [r7, #0]
 801a1c4:	4611      	mov	r1, r2
 801a1c6:	461a      	mov	r2, r3
 801a1c8:	4603      	mov	r3, r0
 801a1ca:	71fb      	strb	r3, [r7, #7]
 801a1cc:	460b      	mov	r3, r1
 801a1ce:	71bb      	strb	r3, [r7, #6]
 801a1d0:	4613      	mov	r3, r2
 801a1d2:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 801a1d4:	f997 2018 	ldrsb.w	r2, [r7, #24]
 801a1d8:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801a1dc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801a1e0:	4618      	mov	r0, r3
 801a1e2:	f000 f85d 	bl	801a2a0 <RegionCommonValueInRange>
 801a1e6:	4603      	mov	r3, r0
 801a1e8:	2b00      	cmp	r3, #0
 801a1ea:	d101      	bne.n	801a1f0 <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 801a1ec:	2300      	movs	r3, #0
 801a1ee:	e053      	b.n	801a298 <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 801a1f0:	2300      	movs	r3, #0
 801a1f2:	73fb      	strb	r3, [r7, #15]
 801a1f4:	2300      	movs	r3, #0
 801a1f6:	73bb      	strb	r3, [r7, #14]
 801a1f8:	e049      	b.n	801a28e <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 801a1fa:	2300      	movs	r3, #0
 801a1fc:	737b      	strb	r3, [r7, #13]
 801a1fe:	e03d      	b.n	801a27c <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 801a200:	7bbb      	ldrb	r3, [r7, #14]
 801a202:	005b      	lsls	r3, r3, #1
 801a204:	683a      	ldr	r2, [r7, #0]
 801a206:	4413      	add	r3, r2
 801a208:	881b      	ldrh	r3, [r3, #0]
 801a20a:	461a      	mov	r2, r3
 801a20c:	7b7b      	ldrb	r3, [r7, #13]
 801a20e:	fa42 f303 	asr.w	r3, r2, r3
 801a212:	f003 0301 	and.w	r3, r3, #1
 801a216:	2b00      	cmp	r3, #0
 801a218:	d02d      	beq.n	801a276 <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 801a21a:	7bfa      	ldrb	r2, [r7, #15]
 801a21c:	7b7b      	ldrb	r3, [r7, #13]
 801a21e:	4413      	add	r3, r2
 801a220:	461a      	mov	r2, r3
 801a222:	4613      	mov	r3, r2
 801a224:	005b      	lsls	r3, r3, #1
 801a226:	4413      	add	r3, r2
 801a228:	009b      	lsls	r3, r3, #2
 801a22a:	461a      	mov	r2, r3
 801a22c:	69fb      	ldr	r3, [r7, #28]
 801a22e:	4413      	add	r3, r2
 801a230:	7a1b      	ldrb	r3, [r3, #8]
 801a232:	f343 0303 	sbfx	r3, r3, #0, #4
 801a236:	b25b      	sxtb	r3, r3
 801a238:	f003 030f 	and.w	r3, r3, #15
 801a23c:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 801a23e:	7bfa      	ldrb	r2, [r7, #15]
 801a240:	7b7b      	ldrb	r3, [r7, #13]
 801a242:	4413      	add	r3, r2
 801a244:	461a      	mov	r2, r3
 801a246:	4613      	mov	r3, r2
 801a248:	005b      	lsls	r3, r3, #1
 801a24a:	4413      	add	r3, r2
 801a24c:	009b      	lsls	r3, r3, #2
 801a24e:	461a      	mov	r2, r3
 801a250:	69fb      	ldr	r3, [r7, #28]
 801a252:	4413      	add	r3, r2
 801a254:	7a1b      	ldrb	r3, [r3, #8]
 801a256:	f343 1303 	sbfx	r3, r3, #4, #4
 801a25a:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 801a25c:	f003 030f 	and.w	r3, r3, #15
 801a260:	b25a      	sxtb	r2, r3
 801a262:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801a266:	4618      	mov	r0, r3
 801a268:	f000 f81a 	bl	801a2a0 <RegionCommonValueInRange>
 801a26c:	4603      	mov	r3, r0
 801a26e:	2b01      	cmp	r3, #1
 801a270:	d101      	bne.n	801a276 <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 801a272:	2301      	movs	r3, #1
 801a274:	e010      	b.n	801a298 <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 801a276:	7b7b      	ldrb	r3, [r7, #13]
 801a278:	3301      	adds	r3, #1
 801a27a:	737b      	strb	r3, [r7, #13]
 801a27c:	7b7b      	ldrb	r3, [r7, #13]
 801a27e:	2b0f      	cmp	r3, #15
 801a280:	d9be      	bls.n	801a200 <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 801a282:	7bfb      	ldrb	r3, [r7, #15]
 801a284:	3310      	adds	r3, #16
 801a286:	73fb      	strb	r3, [r7, #15]
 801a288:	7bbb      	ldrb	r3, [r7, #14]
 801a28a:	3301      	adds	r3, #1
 801a28c:	73bb      	strb	r3, [r7, #14]
 801a28e:	7bfa      	ldrb	r2, [r7, #15]
 801a290:	79fb      	ldrb	r3, [r7, #7]
 801a292:	429a      	cmp	r2, r3
 801a294:	d3b1      	bcc.n	801a1fa <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 801a296:	2300      	movs	r3, #0
}
 801a298:	4618      	mov	r0, r3
 801a29a:	3710      	adds	r7, #16
 801a29c:	46bd      	mov	sp, r7
 801a29e:	bd80      	pop	{r7, pc}

0801a2a0 <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 801a2a0:	b480      	push	{r7}
 801a2a2:	b083      	sub	sp, #12
 801a2a4:	af00      	add	r7, sp, #0
 801a2a6:	4603      	mov	r3, r0
 801a2a8:	71fb      	strb	r3, [r7, #7]
 801a2aa:	460b      	mov	r3, r1
 801a2ac:	71bb      	strb	r3, [r7, #6]
 801a2ae:	4613      	mov	r3, r2
 801a2b0:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 801a2b2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801a2b6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801a2ba:	429a      	cmp	r2, r3
 801a2bc:	db07      	blt.n	801a2ce <RegionCommonValueInRange+0x2e>
 801a2be:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801a2c2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801a2c6:	429a      	cmp	r2, r3
 801a2c8:	dc01      	bgt.n	801a2ce <RegionCommonValueInRange+0x2e>
    {
        return 1;
 801a2ca:	2301      	movs	r3, #1
 801a2cc:	e000      	b.n	801a2d0 <RegionCommonValueInRange+0x30>
    }
    return 0;
 801a2ce:	2300      	movs	r3, #0
}
 801a2d0:	4618      	mov	r0, r3
 801a2d2:	370c      	adds	r7, #12
 801a2d4:	46bd      	mov	sp, r7
 801a2d6:	bc80      	pop	{r7}
 801a2d8:	4770      	bx	lr

0801a2da <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 801a2da:	b480      	push	{r7}
 801a2dc:	b085      	sub	sp, #20
 801a2de:	af00      	add	r7, sp, #0
 801a2e0:	6078      	str	r0, [r7, #4]
 801a2e2:	460b      	mov	r3, r1
 801a2e4:	70fb      	strb	r3, [r7, #3]
 801a2e6:	4613      	mov	r3, r2
 801a2e8:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 801a2ea:	78fb      	ldrb	r3, [r7, #3]
 801a2ec:	091b      	lsrs	r3, r3, #4
 801a2ee:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 801a2f0:	78bb      	ldrb	r3, [r7, #2]
 801a2f2:	091b      	lsrs	r3, r3, #4
 801a2f4:	b2db      	uxtb	r3, r3
 801a2f6:	7bfa      	ldrb	r2, [r7, #15]
 801a2f8:	429a      	cmp	r2, r3
 801a2fa:	d803      	bhi.n	801a304 <RegionCommonChanDisable+0x2a>
 801a2fc:	78fa      	ldrb	r2, [r7, #3]
 801a2fe:	78bb      	ldrb	r3, [r7, #2]
 801a300:	429a      	cmp	r2, r3
 801a302:	d301      	bcc.n	801a308 <RegionCommonChanDisable+0x2e>
    {
        return false;
 801a304:	2300      	movs	r3, #0
 801a306:	e017      	b.n	801a338 <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 801a308:	7bfb      	ldrb	r3, [r7, #15]
 801a30a:	005b      	lsls	r3, r3, #1
 801a30c:	687a      	ldr	r2, [r7, #4]
 801a30e:	4413      	add	r3, r2
 801a310:	881b      	ldrh	r3, [r3, #0]
 801a312:	b21a      	sxth	r2, r3
 801a314:	78fb      	ldrb	r3, [r7, #3]
 801a316:	f003 030f 	and.w	r3, r3, #15
 801a31a:	2101      	movs	r1, #1
 801a31c:	fa01 f303 	lsl.w	r3, r1, r3
 801a320:	b21b      	sxth	r3, r3
 801a322:	43db      	mvns	r3, r3
 801a324:	b21b      	sxth	r3, r3
 801a326:	4013      	ands	r3, r2
 801a328:	b219      	sxth	r1, r3
 801a32a:	7bfb      	ldrb	r3, [r7, #15]
 801a32c:	005b      	lsls	r3, r3, #1
 801a32e:	687a      	ldr	r2, [r7, #4]
 801a330:	4413      	add	r3, r2
 801a332:	b28a      	uxth	r2, r1
 801a334:	801a      	strh	r2, [r3, #0]

    return true;
 801a336:	2301      	movs	r3, #1
}
 801a338:	4618      	mov	r0, r3
 801a33a:	3714      	adds	r7, #20
 801a33c:	46bd      	mov	sp, r7
 801a33e:	bc80      	pop	{r7}
 801a340:	4770      	bx	lr

0801a342 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 801a342:	b580      	push	{r7, lr}
 801a344:	b084      	sub	sp, #16
 801a346:	af00      	add	r7, sp, #0
 801a348:	6078      	str	r0, [r7, #4]
 801a34a:	460b      	mov	r3, r1
 801a34c:	70fb      	strb	r3, [r7, #3]
 801a34e:	4613      	mov	r3, r2
 801a350:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 801a352:	2300      	movs	r3, #0
 801a354:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 801a356:	687b      	ldr	r3, [r7, #4]
 801a358:	2b00      	cmp	r3, #0
 801a35a:	d101      	bne.n	801a360 <RegionCommonCountChannels+0x1e>
    {
        return 0;
 801a35c:	2300      	movs	r3, #0
 801a35e:	e018      	b.n	801a392 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 801a360:	78fb      	ldrb	r3, [r7, #3]
 801a362:	73bb      	strb	r3, [r7, #14]
 801a364:	e010      	b.n	801a388 <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 801a366:	7bbb      	ldrb	r3, [r7, #14]
 801a368:	005b      	lsls	r3, r3, #1
 801a36a:	687a      	ldr	r2, [r7, #4]
 801a36c:	4413      	add	r3, r2
 801a36e:	881b      	ldrh	r3, [r3, #0]
 801a370:	2110      	movs	r1, #16
 801a372:	4618      	mov	r0, r3
 801a374:	f7ff fed8 	bl	801a128 <CountChannels>
 801a378:	4603      	mov	r3, r0
 801a37a:	461a      	mov	r2, r3
 801a37c:	7bfb      	ldrb	r3, [r7, #15]
 801a37e:	4413      	add	r3, r2
 801a380:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 801a382:	7bbb      	ldrb	r3, [r7, #14]
 801a384:	3301      	adds	r3, #1
 801a386:	73bb      	strb	r3, [r7, #14]
 801a388:	7bba      	ldrb	r2, [r7, #14]
 801a38a:	78bb      	ldrb	r3, [r7, #2]
 801a38c:	429a      	cmp	r2, r3
 801a38e:	d3ea      	bcc.n	801a366 <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 801a390:	7bfb      	ldrb	r3, [r7, #15]
}
 801a392:	4618      	mov	r0, r3
 801a394:	3710      	adds	r7, #16
 801a396:	46bd      	mov	sp, r7
 801a398:	bd80      	pop	{r7, pc}

0801a39a <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 801a39a:	b480      	push	{r7}
 801a39c:	b087      	sub	sp, #28
 801a39e:	af00      	add	r7, sp, #0
 801a3a0:	60f8      	str	r0, [r7, #12]
 801a3a2:	60b9      	str	r1, [r7, #8]
 801a3a4:	4613      	mov	r3, r2
 801a3a6:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 801a3a8:	68fb      	ldr	r3, [r7, #12]
 801a3aa:	2b00      	cmp	r3, #0
 801a3ac:	d016      	beq.n	801a3dc <RegionCommonChanMaskCopy+0x42>
 801a3ae:	68bb      	ldr	r3, [r7, #8]
 801a3b0:	2b00      	cmp	r3, #0
 801a3b2:	d013      	beq.n	801a3dc <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 801a3b4:	2300      	movs	r3, #0
 801a3b6:	75fb      	strb	r3, [r7, #23]
 801a3b8:	e00c      	b.n	801a3d4 <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 801a3ba:	7dfb      	ldrb	r3, [r7, #23]
 801a3bc:	005b      	lsls	r3, r3, #1
 801a3be:	68ba      	ldr	r2, [r7, #8]
 801a3c0:	441a      	add	r2, r3
 801a3c2:	7dfb      	ldrb	r3, [r7, #23]
 801a3c4:	005b      	lsls	r3, r3, #1
 801a3c6:	68f9      	ldr	r1, [r7, #12]
 801a3c8:	440b      	add	r3, r1
 801a3ca:	8812      	ldrh	r2, [r2, #0]
 801a3cc:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 801a3ce:	7dfb      	ldrb	r3, [r7, #23]
 801a3d0:	3301      	adds	r3, #1
 801a3d2:	75fb      	strb	r3, [r7, #23]
 801a3d4:	7dfa      	ldrb	r2, [r7, #23]
 801a3d6:	79fb      	ldrb	r3, [r7, #7]
 801a3d8:	429a      	cmp	r2, r3
 801a3da:	d3ee      	bcc.n	801a3ba <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 801a3dc:	bf00      	nop
 801a3de:	371c      	adds	r7, #28
 801a3e0:	46bd      	mov	sp, r7
 801a3e2:	bc80      	pop	{r7}
 801a3e4:	4770      	bx	lr

0801a3e6 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 801a3e6:	b082      	sub	sp, #8
 801a3e8:	b580      	push	{r7, lr}
 801a3ea:	b086      	sub	sp, #24
 801a3ec:	af00      	add	r7, sp, #0
 801a3ee:	60f8      	str	r0, [r7, #12]
 801a3f0:	60b9      	str	r1, [r7, #8]
 801a3f2:	627b      	str	r3, [r7, #36]	; 0x24
 801a3f4:	4613      	mov	r3, r2
 801a3f6:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 801a3f8:	79f9      	ldrb	r1, [r7, #7]
 801a3fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801a3fe:	cb0c      	ldmia	r3, {r2, r3}
 801a400:	68f8      	ldr	r0, [r7, #12]
 801a402:	f7ff fdcf 	bl	8019fa4 <GetDutyCycle>
 801a406:	4603      	mov	r3, r0
 801a408:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 801a40a:	68fb      	ldr	r3, [r7, #12]
 801a40c:	689a      	ldr	r2, [r3, #8]
 801a40e:	8afb      	ldrh	r3, [r7, #22]
 801a410:	68b9      	ldr	r1, [r7, #8]
 801a412:	fb01 f303 	mul.w	r3, r1, r3
 801a416:	429a      	cmp	r2, r3
 801a418:	d909      	bls.n	801a42e <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 801a41a:	68fb      	ldr	r3, [r7, #12]
 801a41c:	689a      	ldr	r2, [r3, #8]
 801a41e:	8afb      	ldrh	r3, [r7, #22]
 801a420:	68b9      	ldr	r1, [r7, #8]
 801a422:	fb01 f303 	mul.w	r3, r1, r3
 801a426:	1ad2      	subs	r2, r2, r3
 801a428:	68fb      	ldr	r3, [r7, #12]
 801a42a:	609a      	str	r2, [r3, #8]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 801a42c:	e002      	b.n	801a434 <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 801a42e:	68fb      	ldr	r3, [r7, #12]
 801a430:	2200      	movs	r2, #0
 801a432:	609a      	str	r2, [r3, #8]
}
 801a434:	bf00      	nop
 801a436:	3718      	adds	r7, #24
 801a438:	46bd      	mov	sp, r7
 801a43a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801a43e:	b002      	add	sp, #8
 801a440:	4770      	bx	lr

0801a442 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 801a442:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a444:	b08d      	sub	sp, #52	; 0x34
 801a446:	af04      	add	r7, sp, #16
 801a448:	6039      	str	r1, [r7, #0]
 801a44a:	4611      	mov	r1, r2
 801a44c:	461a      	mov	r2, r3
 801a44e:	4603      	mov	r3, r0
 801a450:	71fb      	strb	r3, [r7, #7]
 801a452:	460b      	mov	r3, r1
 801a454:	71bb      	strb	r3, [r7, #6]
 801a456:	4613      	mov	r3, r2
 801a458:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 801a45a:	f04f 33ff 	mov.w	r3, #4294967295
 801a45e:	61fb      	str	r3, [r7, #28]
    TimerTime_t currentTime = TimerGetCurrentTime( );
 801a460:	f006 fef6 	bl	8021250 <UTIL_TIMER_GetCurrentTime>
 801a464:	6178      	str	r0, [r7, #20]
    TimerTime_t creditCosts = 0;
 801a466:	2300      	movs	r3, #0
 801a468:	613b      	str	r3, [r7, #16]
    uint16_t dutyCycle = 1;
 801a46a:	2301      	movs	r3, #1
 801a46c:	81fb      	strh	r3, [r7, #14]
    uint8_t validBands = 0;
 801a46e:	2300      	movs	r3, #0
 801a470:	76fb      	strb	r3, [r7, #27]

    for( uint8_t i = 0; i < nbBands; i++ )
 801a472:	2300      	movs	r3, #0
 801a474:	76bb      	strb	r3, [r7, #26]
 801a476:	e06c      	b.n	801a552 <RegionCommonUpdateBandTimeOff+0x110>
    {
        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 801a478:	7eba      	ldrb	r2, [r7, #26]
 801a47a:	4613      	mov	r3, r2
 801a47c:	009b      	lsls	r3, r3, #2
 801a47e:	4413      	add	r3, r2
 801a480:	009b      	lsls	r3, r3, #2
 801a482:	461a      	mov	r2, r3
 801a484:	683b      	ldr	r3, [r7, #0]
 801a486:	189c      	adds	r4, r3, r2
 801a488:	f897 6038 	ldrb.w	r6, [r7, #56]	; 0x38
 801a48c:	797a      	ldrb	r2, [r7, #5]
 801a48e:	79fd      	ldrb	r5, [r7, #7]
 801a490:	697b      	ldr	r3, [r7, #20]
 801a492:	9302      	str	r3, [sp, #8]
 801a494:	46ec      	mov	ip, sp
 801a496:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801a49a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801a49e:	e88c 0003 	stmia.w	ip, {r0, r1}
 801a4a2:	4633      	mov	r3, r6
 801a4a4:	4629      	mov	r1, r5
 801a4a6:	4620      	mov	r0, r4
 801a4a8:	f7ff fdea 	bl	801a080 <UpdateTimeCredits>
 801a4ac:	4603      	mov	r3, r0
 801a4ae:	81fb      	strh	r3, [r7, #14]
                                       lastTxIsJoinRequest, elapsedTimeSinceStartup,
                                       currentTime );

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 801a4b0:	89fa      	ldrh	r2, [r7, #14]
 801a4b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801a4b4:	fb02 f303 	mul.w	r3, r2, r3
 801a4b8:	613b      	str	r3, [r7, #16]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 801a4ba:	7eba      	ldrb	r2, [r7, #26]
 801a4bc:	4613      	mov	r3, r2
 801a4be:	009b      	lsls	r3, r3, #2
 801a4c0:	4413      	add	r3, r2
 801a4c2:	009b      	lsls	r3, r3, #2
 801a4c4:	461a      	mov	r2, r3
 801a4c6:	683b      	ldr	r3, [r7, #0]
 801a4c8:	4413      	add	r3, r2
 801a4ca:	689b      	ldr	r3, [r3, #8]
 801a4cc:	693a      	ldr	r2, [r7, #16]
 801a4ce:	429a      	cmp	r2, r3
 801a4d0:	d305      	bcc.n	801a4de <RegionCommonUpdateBandTimeOff+0x9c>
            ( dutyCycleEnabled == false ) )
 801a4d2:	797b      	ldrb	r3, [r7, #5]
 801a4d4:	f083 0301 	eor.w	r3, r3, #1
 801a4d8:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 801a4da:	2b00      	cmp	r3, #0
 801a4dc:	d00d      	beq.n	801a4fa <RegionCommonUpdateBandTimeOff+0xb8>
        {
            bands[i].ReadyForTransmission = true;
 801a4de:	7eba      	ldrb	r2, [r7, #26]
 801a4e0:	4613      	mov	r3, r2
 801a4e2:	009b      	lsls	r3, r3, #2
 801a4e4:	4413      	add	r3, r2
 801a4e6:	009b      	lsls	r3, r3, #2
 801a4e8:	461a      	mov	r2, r3
 801a4ea:	683b      	ldr	r3, [r7, #0]
 801a4ec:	4413      	add	r3, r2
 801a4ee:	2201      	movs	r2, #1
 801a4f0:	741a      	strb	r2, [r3, #16]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 801a4f2:	7efb      	ldrb	r3, [r7, #27]
 801a4f4:	3301      	adds	r3, #1
 801a4f6:	76fb      	strb	r3, [r7, #27]
 801a4f8:	e028      	b.n	801a54c <RegionCommonUpdateBandTimeOff+0x10a>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 801a4fa:	7eba      	ldrb	r2, [r7, #26]
 801a4fc:	4613      	mov	r3, r2
 801a4fe:	009b      	lsls	r3, r3, #2
 801a500:	4413      	add	r3, r2
 801a502:	009b      	lsls	r3, r3, #2
 801a504:	461a      	mov	r2, r3
 801a506:	683b      	ldr	r3, [r7, #0]
 801a508:	4413      	add	r3, r2
 801a50a:	2200      	movs	r2, #0
 801a50c:	741a      	strb	r2, [r3, #16]

            if( bands[i].MaxTimeCredits > creditCosts )
 801a50e:	7eba      	ldrb	r2, [r7, #26]
 801a510:	4613      	mov	r3, r2
 801a512:	009b      	lsls	r3, r3, #2
 801a514:	4413      	add	r3, r2
 801a516:	009b      	lsls	r3, r3, #2
 801a518:	461a      	mov	r2, r3
 801a51a:	683b      	ldr	r3, [r7, #0]
 801a51c:	4413      	add	r3, r2
 801a51e:	68db      	ldr	r3, [r3, #12]
 801a520:	693a      	ldr	r2, [r7, #16]
 801a522:	429a      	cmp	r2, r3
 801a524:	d212      	bcs.n	801a54c <RegionCommonUpdateBandTimeOff+0x10a>
                // The band can only be taken into account, if the maximum credits
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 801a526:	7eba      	ldrb	r2, [r7, #26]
 801a528:	4613      	mov	r3, r2
 801a52a:	009b      	lsls	r3, r3, #2
 801a52c:	4413      	add	r3, r2
 801a52e:	009b      	lsls	r3, r3, #2
 801a530:	461a      	mov	r2, r3
 801a532:	683b      	ldr	r3, [r7, #0]
 801a534:	4413      	add	r3, r2
 801a536:	689b      	ldr	r3, [r3, #8]
 801a538:	693a      	ldr	r2, [r7, #16]
 801a53a:	1ad3      	subs	r3, r2, r3
 801a53c:	69fa      	ldr	r2, [r7, #28]
 801a53e:	4293      	cmp	r3, r2
 801a540:	bf28      	it	cs
 801a542:	4613      	movcs	r3, r2
 801a544:	61fb      	str	r3, [r7, #28]
                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 801a546:	7efb      	ldrb	r3, [r7, #27]
 801a548:	3301      	adds	r3, #1
 801a54a:	76fb      	strb	r3, [r7, #27]
    for( uint8_t i = 0; i < nbBands; i++ )
 801a54c:	7ebb      	ldrb	r3, [r7, #26]
 801a54e:	3301      	adds	r3, #1
 801a550:	76bb      	strb	r3, [r7, #26]
 801a552:	7eba      	ldrb	r2, [r7, #26]
 801a554:	79bb      	ldrb	r3, [r7, #6]
 801a556:	429a      	cmp	r2, r3
 801a558:	d38e      	bcc.n	801a478 <RegionCommonUpdateBandTimeOff+0x36>
            }
        }
    }


    if( validBands == 0 )
 801a55a:	7efb      	ldrb	r3, [r7, #27]
 801a55c:	2b00      	cmp	r3, #0
 801a55e:	d102      	bne.n	801a566 <RegionCommonUpdateBandTimeOff+0x124>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 801a560:	f04f 33ff 	mov.w	r3, #4294967295
 801a564:	e000      	b.n	801a568 <RegionCommonUpdateBandTimeOff+0x126>
    }
    return minTimeToWait;
 801a566:	69fb      	ldr	r3, [r7, #28]
}
 801a568:	4618      	mov	r0, r3
 801a56a:	3724      	adds	r7, #36	; 0x24
 801a56c:	46bd      	mov	sp, r7
 801a56e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801a570 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 801a570:	b480      	push	{r7}
 801a572:	b085      	sub	sp, #20
 801a574:	af00      	add	r7, sp, #0
 801a576:	6078      	str	r0, [r7, #4]
 801a578:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 801a57a:	2300      	movs	r3, #0
 801a57c:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 801a57e:	687b      	ldr	r3, [r7, #4]
 801a580:	781b      	ldrb	r3, [r3, #0]
 801a582:	2b03      	cmp	r3, #3
 801a584:	d13f      	bne.n	801a606 <RegionCommonParseLinkAdrReq+0x96>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 801a586:	687b      	ldr	r3, [r7, #4]
 801a588:	3301      	adds	r3, #1
 801a58a:	781b      	ldrb	r3, [r3, #0]
 801a58c:	b25a      	sxtb	r2, r3
 801a58e:	683b      	ldr	r3, [r7, #0]
 801a590:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 801a592:	683b      	ldr	r3, [r7, #0]
 801a594:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a598:	f003 030f 	and.w	r3, r3, #15
 801a59c:	b25a      	sxtb	r2, r3
 801a59e:	683b      	ldr	r3, [r7, #0]
 801a5a0:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 801a5a2:	683b      	ldr	r3, [r7, #0]
 801a5a4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a5a8:	b2db      	uxtb	r3, r3
 801a5aa:	091b      	lsrs	r3, r3, #4
 801a5ac:	b2db      	uxtb	r3, r3
 801a5ae:	b25a      	sxtb	r2, r3
 801a5b0:	683b      	ldr	r3, [r7, #0]
 801a5b2:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 801a5b4:	687b      	ldr	r3, [r7, #4]
 801a5b6:	3302      	adds	r3, #2
 801a5b8:	781b      	ldrb	r3, [r3, #0]
 801a5ba:	b29a      	uxth	r2, r3
 801a5bc:	683b      	ldr	r3, [r7, #0]
 801a5be:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 801a5c0:	683b      	ldr	r3, [r7, #0]
 801a5c2:	889b      	ldrh	r3, [r3, #4]
 801a5c4:	b21a      	sxth	r2, r3
 801a5c6:	687b      	ldr	r3, [r7, #4]
 801a5c8:	3303      	adds	r3, #3
 801a5ca:	781b      	ldrb	r3, [r3, #0]
 801a5cc:	021b      	lsls	r3, r3, #8
 801a5ce:	b21b      	sxth	r3, r3
 801a5d0:	4313      	orrs	r3, r2
 801a5d2:	b21b      	sxth	r3, r3
 801a5d4:	b29a      	uxth	r2, r3
 801a5d6:	683b      	ldr	r3, [r7, #0]
 801a5d8:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 801a5da:	687b      	ldr	r3, [r7, #4]
 801a5dc:	791a      	ldrb	r2, [r3, #4]
 801a5de:	683b      	ldr	r3, [r7, #0]
 801a5e0:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 801a5e2:	683b      	ldr	r3, [r7, #0]
 801a5e4:	781b      	ldrb	r3, [r3, #0]
 801a5e6:	091b      	lsrs	r3, r3, #4
 801a5e8:	b2db      	uxtb	r3, r3
 801a5ea:	f003 0307 	and.w	r3, r3, #7
 801a5ee:	b2da      	uxtb	r2, r3
 801a5f0:	683b      	ldr	r3, [r7, #0]
 801a5f2:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 801a5f4:	683b      	ldr	r3, [r7, #0]
 801a5f6:	781b      	ldrb	r3, [r3, #0]
 801a5f8:	f003 030f 	and.w	r3, r3, #15
 801a5fc:	b2da      	uxtb	r2, r3
 801a5fe:	683b      	ldr	r3, [r7, #0]
 801a600:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 801a602:	2305      	movs	r3, #5
 801a604:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 801a606:	7bfb      	ldrb	r3, [r7, #15]
}
 801a608:	4618      	mov	r0, r3
 801a60a:	3714      	adds	r7, #20
 801a60c:	46bd      	mov	sp, r7
 801a60e:	bc80      	pop	{r7}
 801a610:	4770      	bx	lr

0801a612 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 801a612:	b5b0      	push	{r4, r5, r7, lr}
 801a614:	b088      	sub	sp, #32
 801a616:	af02      	add	r7, sp, #8
 801a618:	60f8      	str	r0, [r7, #12]
 801a61a:	60b9      	str	r1, [r7, #8]
 801a61c:	607a      	str	r2, [r7, #4]
 801a61e:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 801a620:	68fb      	ldr	r3, [r7, #12]
 801a622:	791b      	ldrb	r3, [r3, #4]
 801a624:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 801a626:	68fb      	ldr	r3, [r7, #12]
 801a628:	799b      	ldrb	r3, [r3, #6]
 801a62a:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 801a62c:	68fb      	ldr	r3, [r7, #12]
 801a62e:	79db      	ldrb	r3, [r3, #7]
 801a630:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 801a632:	68fb      	ldr	r3, [r7, #12]
 801a634:	7a1b      	ldrb	r3, [r3, #8]
 801a636:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 801a638:	68fb      	ldr	r3, [r7, #12]
 801a63a:	795b      	ldrb	r3, [r3, #5]
 801a63c:	f083 0301 	eor.w	r3, r3, #1
 801a640:	b2db      	uxtb	r3, r3
 801a642:	2b00      	cmp	r3, #0
 801a644:	d008      	beq.n	801a658 <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 801a646:	68fb      	ldr	r3, [r7, #12]
 801a648:	7adb      	ldrb	r3, [r3, #11]
 801a64a:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 801a64c:	68fb      	ldr	r3, [r7, #12]
 801a64e:	7a5b      	ldrb	r3, [r3, #9]
 801a650:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 801a652:	68fb      	ldr	r3, [r7, #12]
 801a654:	7a9b      	ldrb	r3, [r3, #10]
 801a656:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 801a658:	7dfb      	ldrb	r3, [r7, #23]
 801a65a:	2b00      	cmp	r3, #0
 801a65c:	d03a      	beq.n	801a6d4 <RegionCommonLinkAdrReqVerifyParams+0xc2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 801a65e:	68fb      	ldr	r3, [r7, #12]
 801a660:	7b18      	ldrb	r0, [r3, #12]
 801a662:	68fb      	ldr	r3, [r7, #12]
 801a664:	6919      	ldr	r1, [r3, #16]
 801a666:	68fb      	ldr	r3, [r7, #12]
 801a668:	f993 5014 	ldrsb.w	r5, [r3, #20]
 801a66c:	68fb      	ldr	r3, [r7, #12]
 801a66e:	f993 3015 	ldrsb.w	r3, [r3, #21]
 801a672:	68fa      	ldr	r2, [r7, #12]
 801a674:	6992      	ldr	r2, [r2, #24]
 801a676:	f997 4016 	ldrsb.w	r4, [r7, #22]
 801a67a:	9201      	str	r2, [sp, #4]
 801a67c:	9300      	str	r3, [sp, #0]
 801a67e:	462b      	mov	r3, r5
 801a680:	4622      	mov	r2, r4
 801a682:	f7ff fd9b 	bl	801a1bc <RegionCommonChanVerifyDr>
 801a686:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 801a688:	f083 0301 	eor.w	r3, r3, #1
 801a68c:	b2db      	uxtb	r3, r3
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 801a68e:	2b00      	cmp	r3, #0
 801a690:	d003      	beq.n	801a69a <RegionCommonLinkAdrReqVerifyParams+0x88>
        {
            status &= 0xFD; // Datarate KO
 801a692:	7dfb      	ldrb	r3, [r7, #23]
 801a694:	f023 0302 	bic.w	r3, r3, #2
 801a698:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 801a69a:	68fb      	ldr	r3, [r7, #12]
 801a69c:	f993 101d 	ldrsb.w	r1, [r3, #29]
 801a6a0:	68fb      	ldr	r3, [r7, #12]
 801a6a2:	f993 201c 	ldrsb.w	r2, [r3, #28]
 801a6a6:	f997 3015 	ldrsb.w	r3, [r7, #21]
 801a6aa:	4618      	mov	r0, r3
 801a6ac:	f7ff fdf8 	bl	801a2a0 <RegionCommonValueInRange>
 801a6b0:	4603      	mov	r3, r0
 801a6b2:	2b00      	cmp	r3, #0
 801a6b4:	d10e      	bne.n	801a6d4 <RegionCommonLinkAdrReqVerifyParams+0xc2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 801a6b6:	68fb      	ldr	r3, [r7, #12]
 801a6b8:	f993 301d 	ldrsb.w	r3, [r3, #29]
 801a6bc:	f997 2015 	ldrsb.w	r2, [r7, #21]
 801a6c0:	429a      	cmp	r2, r3
 801a6c2:	da03      	bge.n	801a6cc <RegionCommonLinkAdrReqVerifyParams+0xba>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 801a6c4:	68fb      	ldr	r3, [r7, #12]
 801a6c6:	7f5b      	ldrb	r3, [r3, #29]
 801a6c8:	757b      	strb	r3, [r7, #21]
 801a6ca:	e003      	b.n	801a6d4 <RegionCommonLinkAdrReqVerifyParams+0xc2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 801a6cc:	7dfb      	ldrb	r3, [r7, #23]
 801a6ce:	f023 0304 	bic.w	r3, r3, #4
 801a6d2:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 801a6d4:	7dfb      	ldrb	r3, [r7, #23]
 801a6d6:	2b07      	cmp	r3, #7
 801a6d8:	d105      	bne.n	801a6e6 <RegionCommonLinkAdrReqVerifyParams+0xd4>
    {
        if( nbRepetitions == 0 )
 801a6da:	f997 3014 	ldrsb.w	r3, [r7, #20]
 801a6de:	2b00      	cmp	r3, #0
 801a6e0:	d101      	bne.n	801a6e6 <RegionCommonLinkAdrReqVerifyParams+0xd4>
        { // Restore the default value according to the LoRaWAN specification
            nbRepetitions = 1;
 801a6e2:	2301      	movs	r3, #1
 801a6e4:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 801a6e6:	68bb      	ldr	r3, [r7, #8]
 801a6e8:	7dba      	ldrb	r2, [r7, #22]
 801a6ea:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 801a6ec:	687b      	ldr	r3, [r7, #4]
 801a6ee:	7d7a      	ldrb	r2, [r7, #21]
 801a6f0:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 801a6f2:	7d3a      	ldrb	r2, [r7, #20]
 801a6f4:	683b      	ldr	r3, [r7, #0]
 801a6f6:	701a      	strb	r2, [r3, #0]

    return status;
 801a6f8:	7dfb      	ldrb	r3, [r7, #23]
}
 801a6fa:	4618      	mov	r0, r3
 801a6fc:	3718      	adds	r7, #24
 801a6fe:	46bd      	mov	sp, r7
 801a700:	bdb0      	pop	{r4, r5, r7, pc}
	...

0801a704 <RegionCommonComputeSymbolTimeLoRa>:

/* ST_WORKAROUND_BEGIN: remove float/double */
uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidth )
{
 801a704:	b480      	push	{r7}
 801a706:	b083      	sub	sp, #12
 801a708:	af00      	add	r7, sp, #0
 801a70a:	4603      	mov	r3, r0
 801a70c:	6039      	str	r1, [r7, #0]
 801a70e:	71fb      	strb	r3, [r7, #7]
    return (1000000000UL/bandwidth) * (1 << phyDr);
 801a710:	4a05      	ldr	r2, [pc, #20]	; (801a728 <RegionCommonComputeSymbolTimeLoRa+0x24>)
 801a712:	683b      	ldr	r3, [r7, #0]
 801a714:	fbb2 f2f3 	udiv	r2, r2, r3
 801a718:	79fb      	ldrb	r3, [r7, #7]
 801a71a:	fa02 f303 	lsl.w	r3, r2, r3
}
 801a71e:	4618      	mov	r0, r3
 801a720:	370c      	adds	r7, #12
 801a722:	46bd      	mov	sp, r7
 801a724:	bc80      	pop	{r7}
 801a726:	4770      	bx	lr
 801a728:	3b9aca00 	.word	0x3b9aca00

0801a72c <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDr )
{
 801a72c:	b480      	push	{r7}
 801a72e:	b083      	sub	sp, #12
 801a730:	af00      	add	r7, sp, #0
 801a732:	4603      	mov	r3, r0
 801a734:	71fb      	strb	r3, [r7, #7]
    // ((8 * 1000000) / 50);
    return 160000UL;
 801a736:	4b03      	ldr	r3, [pc, #12]	; (801a744 <RegionCommonComputeSymbolTimeFsk+0x18>)
}
 801a738:	4618      	mov	r0, r3
 801a73a:	370c      	adds	r7, #12
 801a73c:	46bd      	mov	sp, r7
 801a73e:	bc80      	pop	{r7}
 801a740:	4770      	bx	lr
 801a742:	bf00      	nop
 801a744:	00027100 	.word	0x00027100

0801a748 <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbol, uint8_t minRxSymbols, uint32_t rxError, uint32_t wakeUpTime, uint32_t* windowTimeout, int32_t* windowOffset )
{
 801a748:	b480      	push	{r7}
 801a74a:	b085      	sub	sp, #20
 801a74c:	af00      	add	r7, sp, #0
 801a74e:	60f8      	str	r0, [r7, #12]
 801a750:	607a      	str	r2, [r7, #4]
 801a752:	603b      	str	r3, [r7, #0]
 801a754:	460b      	mov	r3, r1
 801a756:	72fb      	strb	r3, [r7, #11]
  *windowTimeout = MAX( (uint32_t)2 * minRxSymbols - 8 + DIVC(2 * rxError * 1000000UL, tSymbol ), minRxSymbols);
 801a758:	7afa      	ldrb	r2, [r7, #11]
 801a75a:	7afb      	ldrb	r3, [r7, #11]
 801a75c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801a760:	3b04      	subs	r3, #4
 801a762:	0059      	lsls	r1, r3, #1
 801a764:	687b      	ldr	r3, [r7, #4]
 801a766:	4817      	ldr	r0, [pc, #92]	; (801a7c4 <RegionCommonComputeRxWindowParameters+0x7c>)
 801a768:	fb00 f003 	mul.w	r0, r0, r3
 801a76c:	68fb      	ldr	r3, [r7, #12]
 801a76e:	4403      	add	r3, r0
 801a770:	1e58      	subs	r0, r3, #1
 801a772:	68fb      	ldr	r3, [r7, #12]
 801a774:	fbb0 f3f3 	udiv	r3, r0, r3
 801a778:	440b      	add	r3, r1
 801a77a:	429a      	cmp	r2, r3
 801a77c:	bf38      	it	cc
 801a77e:	461a      	movcc	r2, r3
 801a780:	69bb      	ldr	r3, [r7, #24]
 801a782:	601a      	str	r2, [r3, #0]
  *windowOffset = DIVC((int32_t)(4 * tSymbol - ((*windowTimeout * tSymbol) >> 1)), 1000000L) - 1 - wakeUpTime;
 801a784:	68fb      	ldr	r3, [r7, #12]
 801a786:	009a      	lsls	r2, r3, #2
 801a788:	69bb      	ldr	r3, [r7, #24]
 801a78a:	681b      	ldr	r3, [r3, #0]
 801a78c:	68f9      	ldr	r1, [r7, #12]
 801a78e:	fb01 f303 	mul.w	r3, r1, r3
 801a792:	085b      	lsrs	r3, r3, #1
 801a794:	1ad3      	subs	r3, r2, r3
 801a796:	f503 2374 	add.w	r3, r3, #999424	; 0xf4000
 801a79a:	f203 233f 	addw	r3, r3, #575	; 0x23f
 801a79e:	4a0a      	ldr	r2, [pc, #40]	; (801a7c8 <RegionCommonComputeRxWindowParameters+0x80>)
 801a7a0:	fb82 1203 	smull	r1, r2, r2, r3
 801a7a4:	1492      	asrs	r2, r2, #18
 801a7a6:	17db      	asrs	r3, r3, #31
 801a7a8:	1ad3      	subs	r3, r2, r3
 801a7aa:	461a      	mov	r2, r3
 801a7ac:	683b      	ldr	r3, [r7, #0]
 801a7ae:	1ad3      	subs	r3, r2, r3
 801a7b0:	3b01      	subs	r3, #1
 801a7b2:	461a      	mov	r2, r3
 801a7b4:	69fb      	ldr	r3, [r7, #28]
 801a7b6:	601a      	str	r2, [r3, #0]
}
 801a7b8:	bf00      	nop
 801a7ba:	3714      	adds	r7, #20
 801a7bc:	46bd      	mov	sp, r7
 801a7be:	bc80      	pop	{r7}
 801a7c0:	4770      	bx	lr
 801a7c2:	bf00      	nop
 801a7c4:	001e8480 	.word	0x001e8480
 801a7c8:	431bde83 	.word	0x431bde83

0801a7cc <RegionCommonComputeTxPower>:
/* ST_WORKAROUND_END */

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 801a7cc:	b580      	push	{r7, lr}
 801a7ce:	b086      	sub	sp, #24
 801a7d0:	af00      	add	r7, sp, #0
 801a7d2:	4603      	mov	r3, r0
 801a7d4:	60b9      	str	r1, [r7, #8]
 801a7d6:	607a      	str	r2, [r7, #4]
 801a7d8:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801a7da:	2300      	movs	r3, #0
 801a7dc:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 801a7de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a7e2:	005b      	lsls	r3, r3, #1
 801a7e4:	4618      	mov	r0, r3
 801a7e6:	f7e6 fabd 	bl	8000d64 <__aeabi_ui2f>
 801a7ea:	4603      	mov	r3, r0
 801a7ec:	4619      	mov	r1, r3
 801a7ee:	68b8      	ldr	r0, [r7, #8]
 801a7f0:	f7e6 fa06 	bl	8000c00 <__aeabi_fsub>
 801a7f4:	4603      	mov	r3, r0
 801a7f6:	6879      	ldr	r1, [r7, #4]
 801a7f8:	4618      	mov	r0, r3
 801a7fa:	f7e6 fa01 	bl	8000c00 <__aeabi_fsub>
 801a7fe:	4603      	mov	r3, r0
 801a800:	4618      	mov	r0, r3
 801a802:	f7e5 fe79 	bl	80004f8 <__aeabi_f2d>
 801a806:	4602      	mov	r2, r0
 801a808:	460b      	mov	r3, r1
 801a80a:	4610      	mov	r0, r2
 801a80c:	4619      	mov	r1, r3
 801a80e:	f007 f873 	bl	80218f8 <floor>
 801a812:	4602      	mov	r2, r0
 801a814:	460b      	mov	r3, r1
 801a816:	4610      	mov	r0, r2
 801a818:	4619      	mov	r1, r3
 801a81a:	f7e6 f975 	bl	8000b08 <__aeabi_d2iz>
 801a81e:	4603      	mov	r3, r0
 801a820:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 801a822:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801a826:	4618      	mov	r0, r3
 801a828:	3718      	adds	r7, #24
 801a82a:	46bd      	mov	sp, r7
 801a82c:	bd80      	pop	{r7, pc}

0801a82e <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 801a82e:	b590      	push	{r4, r7, lr}
 801a830:	b087      	sub	sp, #28
 801a832:	af00      	add	r7, sp, #0
 801a834:	60f8      	str	r0, [r7, #12]
 801a836:	60b9      	str	r1, [r7, #8]
 801a838:	607a      	str	r2, [r7, #4]
 801a83a:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 801a83c:	2300      	movs	r3, #0
 801a83e:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 801a840:	2300      	movs	r3, #0
 801a842:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 801a844:	2300      	movs	r3, #0
 801a846:	757b      	strb	r3, [r7, #21]
 801a848:	2300      	movs	r3, #0
 801a84a:	753b      	strb	r3, [r7, #20]
 801a84c:	e098      	b.n	801a980 <RegionCommonCountNbOfEnabledChannels+0x152>
    {
        for( uint8_t j = 0; j < 16; j++ )
 801a84e:	2300      	movs	r3, #0
 801a850:	74fb      	strb	r3, [r7, #19]
 801a852:	e08b      	b.n	801a96c <RegionCommonCountNbOfEnabledChannels+0x13e>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 801a854:	68fb      	ldr	r3, [r7, #12]
 801a856:	685a      	ldr	r2, [r3, #4]
 801a858:	7d3b      	ldrb	r3, [r7, #20]
 801a85a:	005b      	lsls	r3, r3, #1
 801a85c:	4413      	add	r3, r2
 801a85e:	881b      	ldrh	r3, [r3, #0]
 801a860:	461a      	mov	r2, r3
 801a862:	7cfb      	ldrb	r3, [r7, #19]
 801a864:	fa42 f303 	asr.w	r3, r2, r3
 801a868:	f003 0301 	and.w	r3, r3, #1
 801a86c:	2b00      	cmp	r3, #0
 801a86e:	d07a      	beq.n	801a966 <RegionCommonCountNbOfEnabledChannels+0x138>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 801a870:	68fb      	ldr	r3, [r7, #12]
 801a872:	689a      	ldr	r2, [r3, #8]
 801a874:	7d79      	ldrb	r1, [r7, #21]
 801a876:	7cfb      	ldrb	r3, [r7, #19]
 801a878:	440b      	add	r3, r1
 801a87a:	4619      	mov	r1, r3
 801a87c:	460b      	mov	r3, r1
 801a87e:	005b      	lsls	r3, r3, #1
 801a880:	440b      	add	r3, r1
 801a882:	009b      	lsls	r3, r3, #2
 801a884:	4413      	add	r3, r2
 801a886:	681b      	ldr	r3, [r3, #0]
 801a888:	2b00      	cmp	r3, #0
 801a88a:	d067      	beq.n	801a95c <RegionCommonCountNbOfEnabledChannels+0x12e>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 801a88c:	68fb      	ldr	r3, [r7, #12]
 801a88e:	781b      	ldrb	r3, [r3, #0]
 801a890:	f083 0301 	eor.w	r3, r3, #1
 801a894:	b2db      	uxtb	r3, r3
 801a896:	2b00      	cmp	r3, #0
 801a898:	d00d      	beq.n	801a8b6 <RegionCommonCountNbOfEnabledChannels+0x88>
                    ( countNbOfEnabledChannelsParams->JoinChannels > 0 ) )
 801a89a:	68fb      	ldr	r3, [r7, #12]
 801a89c:	8a5b      	ldrh	r3, [r3, #18]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 801a89e:	2b00      	cmp	r3, #0
 801a8a0:	d009      	beq.n	801a8b6 <RegionCommonCountNbOfEnabledChannels+0x88>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels & ( 1 << j ) ) == 0 )
 801a8a2:	68fb      	ldr	r3, [r7, #12]
 801a8a4:	8a5b      	ldrh	r3, [r3, #18]
 801a8a6:	461a      	mov	r2, r3
 801a8a8:	7cfb      	ldrb	r3, [r7, #19]
 801a8aa:	fa42 f303 	asr.w	r3, r2, r3
 801a8ae:	f003 0301 	and.w	r3, r3, #1
 801a8b2:	2b00      	cmp	r3, #0
 801a8b4:	d054      	beq.n	801a960 <RegionCommonCountNbOfEnabledChannels+0x132>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801a8b6:	68fb      	ldr	r3, [r7, #12]
 801a8b8:	785b      	ldrb	r3, [r3, #1]
 801a8ba:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 801a8bc:	68fb      	ldr	r3, [r7, #12]
 801a8be:	689a      	ldr	r2, [r3, #8]
 801a8c0:	7d79      	ldrb	r1, [r7, #21]
 801a8c2:	7cfb      	ldrb	r3, [r7, #19]
 801a8c4:	440b      	add	r3, r1
 801a8c6:	4619      	mov	r1, r3
 801a8c8:	460b      	mov	r3, r1
 801a8ca:	005b      	lsls	r3, r3, #1
 801a8cc:	440b      	add	r3, r1
 801a8ce:	009b      	lsls	r3, r3, #2
 801a8d0:	4413      	add	r3, r2
 801a8d2:	7a1b      	ldrb	r3, [r3, #8]
 801a8d4:	f343 0303 	sbfx	r3, r3, #0, #4
 801a8d8:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801a8da:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 801a8dc:	68fb      	ldr	r3, [r7, #12]
 801a8de:	689a      	ldr	r2, [r3, #8]
 801a8e0:	7d79      	ldrb	r1, [r7, #21]
 801a8e2:	7cfb      	ldrb	r3, [r7, #19]
 801a8e4:	440b      	add	r3, r1
 801a8e6:	4619      	mov	r1, r3
 801a8e8:	460b      	mov	r3, r1
 801a8ea:	005b      	lsls	r3, r3, #1
 801a8ec:	440b      	add	r3, r1
 801a8ee:	009b      	lsls	r3, r3, #2
 801a8f0:	4413      	add	r3, r2
 801a8f2:	7a1b      	ldrb	r3, [r3, #8]
 801a8f4:	f343 1303 	sbfx	r3, r3, #4, #4
 801a8f8:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801a8fa:	461a      	mov	r2, r3
 801a8fc:	4621      	mov	r1, r4
 801a8fe:	f7ff fccf 	bl	801a2a0 <RegionCommonValueInRange>
 801a902:	4603      	mov	r3, r0
 801a904:	2b00      	cmp	r3, #0
 801a906:	d02d      	beq.n	801a964 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 801a908:	68fb      	ldr	r3, [r7, #12]
 801a90a:	68da      	ldr	r2, [r3, #12]
 801a90c:	68fb      	ldr	r3, [r7, #12]
 801a90e:	6899      	ldr	r1, [r3, #8]
 801a910:	7d78      	ldrb	r0, [r7, #21]
 801a912:	7cfb      	ldrb	r3, [r7, #19]
 801a914:	4403      	add	r3, r0
 801a916:	4618      	mov	r0, r3
 801a918:	4603      	mov	r3, r0
 801a91a:	005b      	lsls	r3, r3, #1
 801a91c:	4403      	add	r3, r0
 801a91e:	009b      	lsls	r3, r3, #2
 801a920:	440b      	add	r3, r1
 801a922:	7a5b      	ldrb	r3, [r3, #9]
 801a924:	4619      	mov	r1, r3
 801a926:	460b      	mov	r3, r1
 801a928:	009b      	lsls	r3, r3, #2
 801a92a:	440b      	add	r3, r1
 801a92c:	009b      	lsls	r3, r3, #2
 801a92e:	4413      	add	r3, r2
 801a930:	7c1b      	ldrb	r3, [r3, #16]
 801a932:	f083 0301 	eor.w	r3, r3, #1
 801a936:	b2db      	uxtb	r3, r3
 801a938:	2b00      	cmp	r3, #0
 801a93a:	d003      	beq.n	801a944 <RegionCommonCountNbOfEnabledChannels+0x116>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 801a93c:	7dbb      	ldrb	r3, [r7, #22]
 801a93e:	3301      	adds	r3, #1
 801a940:	75bb      	strb	r3, [r7, #22]
                    continue;
 801a942:	e010      	b.n	801a966 <RegionCommonCountNbOfEnabledChannels+0x138>
                }
                enabledChannels[nbChannelCount++] = i + j;
 801a944:	7dfb      	ldrb	r3, [r7, #23]
 801a946:	1c5a      	adds	r2, r3, #1
 801a948:	75fa      	strb	r2, [r7, #23]
 801a94a:	461a      	mov	r2, r3
 801a94c:	68bb      	ldr	r3, [r7, #8]
 801a94e:	4413      	add	r3, r2
 801a950:	7d79      	ldrb	r1, [r7, #21]
 801a952:	7cfa      	ldrb	r2, [r7, #19]
 801a954:	440a      	add	r2, r1
 801a956:	b2d2      	uxtb	r2, r2
 801a958:	701a      	strb	r2, [r3, #0]
 801a95a:	e004      	b.n	801a966 <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 801a95c:	bf00      	nop
 801a95e:	e002      	b.n	801a966 <RegionCommonCountNbOfEnabledChannels+0x138>
                        continue;
 801a960:	bf00      	nop
 801a962:	e000      	b.n	801a966 <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 801a964:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 801a966:	7cfb      	ldrb	r3, [r7, #19]
 801a968:	3301      	adds	r3, #1
 801a96a:	74fb      	strb	r3, [r7, #19]
 801a96c:	7cfb      	ldrb	r3, [r7, #19]
 801a96e:	2b0f      	cmp	r3, #15
 801a970:	f67f af70 	bls.w	801a854 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 801a974:	7d7b      	ldrb	r3, [r7, #21]
 801a976:	3310      	adds	r3, #16
 801a978:	757b      	strb	r3, [r7, #21]
 801a97a:	7d3b      	ldrb	r3, [r7, #20]
 801a97c:	3301      	adds	r3, #1
 801a97e:	753b      	strb	r3, [r7, #20]
 801a980:	7d7b      	ldrb	r3, [r7, #21]
 801a982:	b29a      	uxth	r2, r3
 801a984:	68fb      	ldr	r3, [r7, #12]
 801a986:	8a1b      	ldrh	r3, [r3, #16]
 801a988:	429a      	cmp	r2, r3
 801a98a:	f4ff af60 	bcc.w	801a84e <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 801a98e:	687b      	ldr	r3, [r7, #4]
 801a990:	7dfa      	ldrb	r2, [r7, #23]
 801a992:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 801a994:	683b      	ldr	r3, [r7, #0]
 801a996:	7dba      	ldrb	r2, [r7, #22]
 801a998:	701a      	strb	r2, [r3, #0]
}
 801a99a:	bf00      	nop
 801a99c:	371c      	adds	r7, #28
 801a99e:	46bd      	mov	sp, r7
 801a9a0:	bd90      	pop	{r4, r7, pc}

0801a9a2 <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 801a9a2:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a9a4:	b08b      	sub	sp, #44	; 0x2c
 801a9a6:	af04      	add	r7, sp, #16
 801a9a8:	60f8      	str	r0, [r7, #12]
 801a9aa:	60b9      	str	r1, [r7, #8]
 801a9ac:	607a      	str	r2, [r7, #4]
 801a9ae:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 801a9b0:	68fb      	ldr	r3, [r7, #12]
 801a9b2:	685b      	ldr	r3, [r3, #4]
 801a9b4:	4618      	mov	r0, r3
 801a9b6:	f006 fc5d 	bl	8021274 <UTIL_TIMER_GetElapsedTime>
 801a9ba:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 801a9bc:	68fb      	ldr	r3, [r7, #12]
 801a9be:	681a      	ldr	r2, [r3, #0]
 801a9c0:	697b      	ldr	r3, [r7, #20]
 801a9c2:	1ad2      	subs	r2, r2, r3
 801a9c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801a9c6:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 801a9c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a9ca:	2201      	movs	r2, #1
 801a9cc:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 801a9ce:	683b      	ldr	r3, [r7, #0]
 801a9d0:	2200      	movs	r2, #0
 801a9d2:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 801a9d4:	68fb      	ldr	r3, [r7, #12]
 801a9d6:	685b      	ldr	r3, [r3, #4]
 801a9d8:	2b00      	cmp	r3, #0
 801a9da:	d004      	beq.n	801a9e6 <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 801a9dc:	68fb      	ldr	r3, [r7, #12]
 801a9de:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 801a9e0:	697a      	ldr	r2, [r7, #20]
 801a9e2:	429a      	cmp	r2, r3
 801a9e4:	d32b      	bcc.n	801aa3e <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 801a9e6:	68bb      	ldr	r3, [r7, #8]
 801a9e8:	2200      	movs	r2, #0
 801a9ea:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 801a9ec:	68fb      	ldr	r3, [r7, #12]
 801a9ee:	69db      	ldr	r3, [r3, #28]
 801a9f0:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 801a9f2:	68fb      	ldr	r3, [r7, #12]
 801a9f4:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 801a9f6:	68dd      	ldr	r5, [r3, #12]
 801a9f8:	68fb      	ldr	r3, [r7, #12]
 801a9fa:	7a5e      	ldrb	r6, [r3, #9]
 801a9fc:	68fb      	ldr	r3, [r7, #12]
 801a9fe:	f893 c008 	ldrb.w	ip, [r3, #8]
 801aa02:	68fb      	ldr	r3, [r7, #12]
 801aa04:	7d1b      	ldrb	r3, [r3, #20]
 801aa06:	68fa      	ldr	r2, [r7, #12]
 801aa08:	6992      	ldr	r2, [r2, #24]
 801aa0a:	9203      	str	r2, [sp, #12]
 801aa0c:	68fa      	ldr	r2, [r7, #12]
 801aa0e:	f10d 0e04 	add.w	lr, sp, #4
 801aa12:	320c      	adds	r2, #12
 801aa14:	e892 0003 	ldmia.w	r2, {r0, r1}
 801aa18:	e88e 0003 	stmia.w	lr, {r0, r1}
 801aa1c:	9300      	str	r3, [sp, #0]
 801aa1e:	4663      	mov	r3, ip
 801aa20:	4632      	mov	r2, r6
 801aa22:	4629      	mov	r1, r5
 801aa24:	4620      	mov	r0, r4
 801aa26:	f7ff fd0c 	bl	801a442 <RegionCommonUpdateBandTimeOff>
 801aa2a:	4602      	mov	r2, r0
 801aa2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801aa2e:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 801aa30:	68fb      	ldr	r3, [r7, #12]
 801aa32:	69d8      	ldr	r0, [r3, #28]
 801aa34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801aa36:	683a      	ldr	r2, [r7, #0]
 801aa38:	6879      	ldr	r1, [r7, #4]
 801aa3a:	f7ff fef8 	bl	801a82e <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 801aa3e:	683b      	ldr	r3, [r7, #0]
 801aa40:	781b      	ldrb	r3, [r3, #0]
 801aa42:	2b00      	cmp	r3, #0
 801aa44:	d004      	beq.n	801aa50 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 801aa46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801aa48:	2200      	movs	r2, #0
 801aa4a:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 801aa4c:	2300      	movs	r3, #0
 801aa4e:	e006      	b.n	801aa5e <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 801aa50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801aa52:	781b      	ldrb	r3, [r3, #0]
 801aa54:	2b00      	cmp	r3, #0
 801aa56:	d001      	beq.n	801aa5c <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 801aa58:	230b      	movs	r3, #11
 801aa5a:	e000      	b.n	801aa5e <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801aa5c:	230c      	movs	r3, #12
    }
}
 801aa5e:	4618      	mov	r0, r3
 801aa60:	371c      	adds	r7, #28
 801aa62:	46bd      	mov	sp, r7
 801aa64:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0801aa68 <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 801aa68:	b5b0      	push	{r4, r5, r7, lr}
 801aa6a:	b08c      	sub	sp, #48	; 0x30
 801aa6c:	af04      	add	r7, sp, #16
 801aa6e:	4603      	mov	r3, r0
 801aa70:	6039      	str	r1, [r7, #0]
 801aa72:	71fb      	strb	r3, [r7, #7]
 801aa74:	4613      	mov	r3, r2
 801aa76:	71bb      	strb	r3, [r7, #6]
    const char *slotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
 801aa78:	4b17      	ldr	r3, [pc, #92]	; (801aad8 <RegionCommonRxConfigPrint+0x70>)
 801aa7a:	f107 0408 	add.w	r4, r7, #8
 801aa7e:	461d      	mov	r5, r3
 801aa80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801aa82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801aa84:	e895 0003 	ldmia.w	r5, {r0, r1}
 801aa88:	e884 0003 	stmia.w	r4, {r0, r1}

    if ( rxSlot < RX_SLOT_NONE )
 801aa8c:	79fb      	ldrb	r3, [r7, #7]
 801aa8e:	2b05      	cmp	r3, #5
 801aa90:	d813      	bhi.n	801aaba <RegionCommonRxConfigPrint+0x52>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", slotStrings[rxSlot], frequency, dr );
 801aa92:	79fb      	ldrb	r3, [r7, #7]
 801aa94:	009b      	lsls	r3, r3, #2
 801aa96:	f107 0220 	add.w	r2, r7, #32
 801aa9a:	4413      	add	r3, r2
 801aa9c:	f853 3c18 	ldr.w	r3, [r3, #-24]
 801aaa0:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801aaa4:	9202      	str	r2, [sp, #8]
 801aaa6:	683a      	ldr	r2, [r7, #0]
 801aaa8:	9201      	str	r2, [sp, #4]
 801aaaa:	9300      	str	r3, [sp, #0]
 801aaac:	4b0b      	ldr	r3, [pc, #44]	; (801aadc <RegionCommonRxConfigPrint+0x74>)
 801aaae:	2201      	movs	r2, #1
 801aab0:	2100      	movs	r1, #0
 801aab2:	2002      	movs	r0, #2
 801aab4:	f006 fcaa 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 801aab8:	e00a      	b.n	801aad0 <RegionCommonRxConfigPrint+0x68>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 801aaba:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801aabe:	9301      	str	r3, [sp, #4]
 801aac0:	683b      	ldr	r3, [r7, #0]
 801aac2:	9300      	str	r3, [sp, #0]
 801aac4:	4b06      	ldr	r3, [pc, #24]	; (801aae0 <RegionCommonRxConfigPrint+0x78>)
 801aac6:	2201      	movs	r2, #1
 801aac8:	2100      	movs	r1, #0
 801aaca:	2002      	movs	r0, #2
 801aacc:	f006 fc9e 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
}
 801aad0:	bf00      	nop
 801aad2:	3720      	adds	r7, #32
 801aad4:	46bd      	mov	sp, r7
 801aad6:	bdb0      	pop	{r4, r5, r7, pc}
 801aad8:	08026054 	.word	0x08026054
 801aadc:	08026018 	.word	0x08026018
 801aae0:	08026038 	.word	0x08026038

0801aae4 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 801aae4:	b580      	push	{r7, lr}
 801aae6:	b084      	sub	sp, #16
 801aae8:	af02      	add	r7, sp, #8
 801aaea:	6078      	str	r0, [r7, #4]
 801aaec:	460b      	mov	r3, r1
 801aaee:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 801aaf0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801aaf4:	9301      	str	r3, [sp, #4]
 801aaf6:	687b      	ldr	r3, [r7, #4]
 801aaf8:	9300      	str	r3, [sp, #0]
 801aafa:	4b05      	ldr	r3, [pc, #20]	; (801ab10 <RegionCommonTxConfigPrint+0x2c>)
 801aafc:	2201      	movs	r2, #1
 801aafe:	2100      	movs	r1, #0
 801ab00:	2002      	movs	r0, #2
 801ab02:	f006 fc83 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
}
 801ab06:	bf00      	nop
 801ab08:	3708      	adds	r7, #8
 801ab0a:	46bd      	mov	sp, r7
 801ab0c:	bd80      	pop	{r7, pc}
 801ab0e:	bf00      	nop
 801ab10:	0802606c 	.word	0x0802606c

0801ab14 <GetNextLowerTxDr>:
 */
static RegionEU868NvmCtx_t NvmCtx;

// Static functions
static int8_t GetNextLowerTxDr( int8_t dr, int8_t minDr )
{
 801ab14:	b480      	push	{r7}
 801ab16:	b085      	sub	sp, #20
 801ab18:	af00      	add	r7, sp, #0
 801ab1a:	4603      	mov	r3, r0
 801ab1c:	460a      	mov	r2, r1
 801ab1e:	71fb      	strb	r3, [r7, #7]
 801ab20:	4613      	mov	r3, r2
 801ab22:	71bb      	strb	r3, [r7, #6]
    uint8_t nextLowerDr = 0;
 801ab24:	2300      	movs	r3, #0
 801ab26:	73fb      	strb	r3, [r7, #15]

    if( dr == minDr )
 801ab28:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801ab2c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801ab30:	429a      	cmp	r2, r3
 801ab32:	d102      	bne.n	801ab3a <GetNextLowerTxDr+0x26>
    {
        nextLowerDr = minDr;
 801ab34:	79bb      	ldrb	r3, [r7, #6]
 801ab36:	73fb      	strb	r3, [r7, #15]
 801ab38:	e002      	b.n	801ab40 <GetNextLowerTxDr+0x2c>
    }
    else
    {
        nextLowerDr = dr - 1;
 801ab3a:	79fb      	ldrb	r3, [r7, #7]
 801ab3c:	3b01      	subs	r3, #1
 801ab3e:	73fb      	strb	r3, [r7, #15]
    }
    return nextLowerDr;
 801ab40:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801ab44:	4618      	mov	r0, r3
 801ab46:	3714      	adds	r7, #20
 801ab48:	46bd      	mov	sp, r7
 801ab4a:	bc80      	pop	{r7}
 801ab4c:	4770      	bx	lr
	...

0801ab50 <GetBandwidth>:

static uint32_t GetBandwidth( uint32_t drIndex )
{
 801ab50:	b480      	push	{r7}
 801ab52:	b083      	sub	sp, #12
 801ab54:	af00      	add	r7, sp, #0
 801ab56:	6078      	str	r0, [r7, #4]
    switch( BandwidthsEU868[drIndex] )
 801ab58:	4a09      	ldr	r2, [pc, #36]	; (801ab80 <GetBandwidth+0x30>)
 801ab5a:	687b      	ldr	r3, [r7, #4]
 801ab5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801ab60:	4a08      	ldr	r2, [pc, #32]	; (801ab84 <GetBandwidth+0x34>)
 801ab62:	4293      	cmp	r3, r2
 801ab64:	d004      	beq.n	801ab70 <GetBandwidth+0x20>
 801ab66:	4a08      	ldr	r2, [pc, #32]	; (801ab88 <GetBandwidth+0x38>)
 801ab68:	4293      	cmp	r3, r2
 801ab6a:	d003      	beq.n	801ab74 <GetBandwidth+0x24>
    {
        default:
        case 125000:
            return 0;
 801ab6c:	2300      	movs	r3, #0
 801ab6e:	e002      	b.n	801ab76 <GetBandwidth+0x26>
        case 250000:
            return 1;
 801ab70:	2301      	movs	r3, #1
 801ab72:	e000      	b.n	801ab76 <GetBandwidth+0x26>
        case 500000:
            return 2;
 801ab74:	2302      	movs	r3, #2
    }
}
 801ab76:	4618      	mov	r0, r3
 801ab78:	370c      	adds	r7, #12
 801ab7a:	46bd      	mov	sp, r7
 801ab7c:	bc80      	pop	{r7}
 801ab7e:	4770      	bx	lr
 801ab80:	0802665c 	.word	0x0802665c
 801ab84:	0003d090 	.word	0x0003d090
 801ab88:	0007a120 	.word	0x0007a120

0801ab8c <LimitTxPower>:

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 801ab8c:	b480      	push	{r7}
 801ab8e:	b085      	sub	sp, #20
 801ab90:	af00      	add	r7, sp, #0
 801ab92:	603b      	str	r3, [r7, #0]
 801ab94:	4603      	mov	r3, r0
 801ab96:	71fb      	strb	r3, [r7, #7]
 801ab98:	460b      	mov	r3, r1
 801ab9a:	71bb      	strb	r3, [r7, #6]
 801ab9c:	4613      	mov	r3, r2
 801ab9e:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 801aba0:	79fb      	ldrb	r3, [r7, #7]
 801aba2:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  MAX( txPower, maxBandTxPower );
 801aba4:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801aba8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801abac:	4293      	cmp	r3, r2
 801abae:	bfb8      	it	lt
 801abb0:	4613      	movlt	r3, r2
 801abb2:	73fb      	strb	r3, [r7, #15]

    return txPowerResult;
 801abb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801abb8:	4618      	mov	r0, r3
 801abba:	3714      	adds	r7, #20
 801abbc:	46bd      	mov	sp, r7
 801abbe:	bc80      	pop	{r7}
 801abc0:	4770      	bx	lr
	...

0801abc4 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 801abc4:	b580      	push	{r7, lr}
 801abc6:	b082      	sub	sp, #8
 801abc8:	af00      	add	r7, sp, #0
 801abca:	6078      	str	r0, [r7, #4]
 801abcc:	6039      	str	r1, [r7, #0]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 801abce:	4b2d      	ldr	r3, [pc, #180]	; (801ac84 <VerifyRfFreq+0xc0>)
 801abd0:	6a1b      	ldr	r3, [r3, #32]
 801abd2:	6878      	ldr	r0, [r7, #4]
 801abd4:	4798      	blx	r3
 801abd6:	4603      	mov	r3, r0
 801abd8:	f083 0301 	eor.w	r3, r3, #1
 801abdc:	b2db      	uxtb	r3, r3
 801abde:	2b00      	cmp	r3, #0
 801abe0:	d001      	beq.n	801abe6 <VerifyRfFreq+0x22>
    {
        return false;
 801abe2:	2300      	movs	r3, #0
 801abe4:	e04a      	b.n	801ac7c <VerifyRfFreq+0xb8>
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 801abe6:	687b      	ldr	r3, [r7, #4]
 801abe8:	4a27      	ldr	r2, [pc, #156]	; (801ac88 <VerifyRfFreq+0xc4>)
 801abea:	4293      	cmp	r3, r2
 801abec:	d307      	bcc.n	801abfe <VerifyRfFreq+0x3a>
 801abee:	687b      	ldr	r3, [r7, #4]
 801abf0:	4a26      	ldr	r2, [pc, #152]	; (801ac8c <VerifyRfFreq+0xc8>)
 801abf2:	4293      	cmp	r3, r2
 801abf4:	d803      	bhi.n	801abfe <VerifyRfFreq+0x3a>
    {
        *band = 2;
 801abf6:	683b      	ldr	r3, [r7, #0]
 801abf8:	2202      	movs	r2, #2
 801abfa:	701a      	strb	r2, [r3, #0]
 801abfc:	e03d      	b.n	801ac7a <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 801abfe:	687b      	ldr	r3, [r7, #4]
 801ac00:	4a22      	ldr	r2, [pc, #136]	; (801ac8c <VerifyRfFreq+0xc8>)
 801ac02:	4293      	cmp	r3, r2
 801ac04:	d907      	bls.n	801ac16 <VerifyRfFreq+0x52>
 801ac06:	687b      	ldr	r3, [r7, #4]
 801ac08:	4a21      	ldr	r2, [pc, #132]	; (801ac90 <VerifyRfFreq+0xcc>)
 801ac0a:	4293      	cmp	r3, r2
 801ac0c:	d803      	bhi.n	801ac16 <VerifyRfFreq+0x52>
    {
        *band = 0;
 801ac0e:	683b      	ldr	r3, [r7, #0]
 801ac10:	2200      	movs	r2, #0
 801ac12:	701a      	strb	r2, [r3, #0]
 801ac14:	e031      	b.n	801ac7a <VerifyRfFreq+0xb6>
    }
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 801ac16:	687b      	ldr	r3, [r7, #4]
 801ac18:	4a1d      	ldr	r2, [pc, #116]	; (801ac90 <VerifyRfFreq+0xcc>)
 801ac1a:	4293      	cmp	r3, r2
 801ac1c:	d907      	bls.n	801ac2e <VerifyRfFreq+0x6a>
 801ac1e:	687b      	ldr	r3, [r7, #4]
 801ac20:	4a1c      	ldr	r2, [pc, #112]	; (801ac94 <VerifyRfFreq+0xd0>)
 801ac22:	4293      	cmp	r3, r2
 801ac24:	d803      	bhi.n	801ac2e <VerifyRfFreq+0x6a>
    {
        *band = 1;
 801ac26:	683b      	ldr	r3, [r7, #0]
 801ac28:	2201      	movs	r2, #1
 801ac2a:	701a      	strb	r2, [r3, #0]
 801ac2c:	e025      	b.n	801ac7a <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 801ac2e:	687b      	ldr	r3, [r7, #4]
 801ac30:	4a19      	ldr	r2, [pc, #100]	; (801ac98 <VerifyRfFreq+0xd4>)
 801ac32:	4293      	cmp	r3, r2
 801ac34:	d907      	bls.n	801ac46 <VerifyRfFreq+0x82>
 801ac36:	687b      	ldr	r3, [r7, #4]
 801ac38:	4a18      	ldr	r2, [pc, #96]	; (801ac9c <VerifyRfFreq+0xd8>)
 801ac3a:	4293      	cmp	r3, r2
 801ac3c:	d803      	bhi.n	801ac46 <VerifyRfFreq+0x82>
    {
        *band = 5;
 801ac3e:	683b      	ldr	r3, [r7, #0]
 801ac40:	2205      	movs	r2, #5
 801ac42:	701a      	strb	r2, [r3, #0]
 801ac44:	e019      	b.n	801ac7a <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 801ac46:	687b      	ldr	r3, [r7, #4]
 801ac48:	4a15      	ldr	r2, [pc, #84]	; (801aca0 <VerifyRfFreq+0xdc>)
 801ac4a:	4293      	cmp	r3, r2
 801ac4c:	d907      	bls.n	801ac5e <VerifyRfFreq+0x9a>
 801ac4e:	687b      	ldr	r3, [r7, #4]
 801ac50:	4a14      	ldr	r2, [pc, #80]	; (801aca4 <VerifyRfFreq+0xe0>)
 801ac52:	4293      	cmp	r3, r2
 801ac54:	d803      	bhi.n	801ac5e <VerifyRfFreq+0x9a>
    {
        *band = 3;
 801ac56:	683b      	ldr	r3, [r7, #0]
 801ac58:	2203      	movs	r2, #3
 801ac5a:	701a      	strb	r2, [r3, #0]
 801ac5c:	e00d      	b.n	801ac7a <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 801ac5e:	687b      	ldr	r3, [r7, #4]
 801ac60:	4a11      	ldr	r2, [pc, #68]	; (801aca8 <VerifyRfFreq+0xe4>)
 801ac62:	4293      	cmp	r3, r2
 801ac64:	d307      	bcc.n	801ac76 <VerifyRfFreq+0xb2>
 801ac66:	687b      	ldr	r3, [r7, #4]
 801ac68:	4a10      	ldr	r2, [pc, #64]	; (801acac <VerifyRfFreq+0xe8>)
 801ac6a:	4293      	cmp	r3, r2
 801ac6c:	d803      	bhi.n	801ac76 <VerifyRfFreq+0xb2>
    {
        *band = 4;
 801ac6e:	683b      	ldr	r3, [r7, #0]
 801ac70:	2204      	movs	r2, #4
 801ac72:	701a      	strb	r2, [r3, #0]
 801ac74:	e001      	b.n	801ac7a <VerifyRfFreq+0xb6>
    }
    else
    {
        return false;
 801ac76:	2300      	movs	r3, #0
 801ac78:	e000      	b.n	801ac7c <VerifyRfFreq+0xb8>
    }
    return true;
 801ac7a:	2301      	movs	r3, #1
}
 801ac7c:	4618      	mov	r0, r3
 801ac7e:	3708      	adds	r7, #8
 801ac80:	46bd      	mov	sp, r7
 801ac82:	bd80      	pop	{r7, pc}
 801ac84:	08026710 	.word	0x08026710
 801ac88:	337055c0 	.word	0x337055c0
 801ac8c:	338eda3f 	.word	0x338eda3f
 801ac90:	33bca100 	.word	0x33bca100
 801ac94:	33c5c8c0 	.word	0x33c5c8c0
 801ac98:	33c74f5f 	.word	0x33c74f5f
 801ac9c:	33cef080 	.word	0x33cef080
 801aca0:	33d1fdbf 	.word	0x33d1fdbf
 801aca4:	33d5ce50 	.word	0x33d5ce50
 801aca8:	33d691a0 	.word	0x33d691a0
 801acac:	33db2580 	.word	0x33db2580

0801acb0 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 801acb0:	b590      	push	{r4, r7, lr}
 801acb2:	b08b      	sub	sp, #44	; 0x2c
 801acb4:	af04      	add	r7, sp, #16
 801acb6:	4603      	mov	r3, r0
 801acb8:	460a      	mov	r2, r1
 801acba:	71fb      	strb	r3, [r7, #7]
 801acbc:	4613      	mov	r3, r2
 801acbe:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesEU868[datarate];
 801acc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801acc4:	4a1f      	ldr	r2, [pc, #124]	; (801ad44 <GetTimeOnAir+0x94>)
 801acc6:	5cd3      	ldrb	r3, [r2, r3]
 801acc8:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = GetBandwidth( datarate );
 801acca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801acce:	4618      	mov	r0, r3
 801acd0:	f7ff ff3e 	bl	801ab50 <GetBandwidth>
 801acd4:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 801acd6:	2300      	movs	r3, #0
 801acd8:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 801acda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801acde:	2b07      	cmp	r3, #7
 801ace0:	d118      	bne.n	801ad14 <GetTimeOnAir+0x64>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 801ace2:	4b19      	ldr	r3, [pc, #100]	; (801ad48 <GetTimeOnAir+0x98>)
 801ace4:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801ace6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801acea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801acee:	fb02 f303 	mul.w	r3, r2, r3
 801acf2:	4619      	mov	r1, r3
 801acf4:	88bb      	ldrh	r3, [r7, #4]
 801acf6:	b2db      	uxtb	r3, r3
 801acf8:	2201      	movs	r2, #1
 801acfa:	9203      	str	r2, [sp, #12]
 801acfc:	9302      	str	r3, [sp, #8]
 801acfe:	2300      	movs	r3, #0
 801ad00:	9301      	str	r3, [sp, #4]
 801ad02:	2305      	movs	r3, #5
 801ad04:	9300      	str	r3, [sp, #0]
 801ad06:	2300      	movs	r3, #0
 801ad08:	460a      	mov	r2, r1
 801ad0a:	68f9      	ldr	r1, [r7, #12]
 801ad0c:	2000      	movs	r0, #0
 801ad0e:	47a0      	blx	r4
 801ad10:	6178      	str	r0, [r7, #20]
 801ad12:	e011      	b.n	801ad38 <GetTimeOnAir+0x88>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 801ad14:	4b0c      	ldr	r3, [pc, #48]	; (801ad48 <GetTimeOnAir+0x98>)
 801ad16:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801ad18:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801ad1c:	88bb      	ldrh	r3, [r7, #4]
 801ad1e:	b2db      	uxtb	r3, r3
 801ad20:	2101      	movs	r1, #1
 801ad22:	9103      	str	r1, [sp, #12]
 801ad24:	9302      	str	r3, [sp, #8]
 801ad26:	2300      	movs	r3, #0
 801ad28:	9301      	str	r3, [sp, #4]
 801ad2a:	2308      	movs	r3, #8
 801ad2c:	9300      	str	r3, [sp, #0]
 801ad2e:	2301      	movs	r3, #1
 801ad30:	68f9      	ldr	r1, [r7, #12]
 801ad32:	2001      	movs	r0, #1
 801ad34:	47a0      	blx	r4
 801ad36:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 801ad38:	697b      	ldr	r3, [r7, #20]
}
 801ad3a:	4618      	mov	r0, r3
 801ad3c:	371c      	adds	r7, #28
 801ad3e:	46bd      	mov	sp, r7
 801ad40:	bd90      	pop	{r4, r7, pc}
 801ad42:	bf00      	nop
 801ad44:	08026654 	.word	0x08026654
 801ad48:	08026710 	.word	0x08026710

0801ad4c <RegionEU868GetPhyParam>:

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 801ad4c:	b580      	push	{r7, lr}
 801ad4e:	b084      	sub	sp, #16
 801ad50:	af00      	add	r7, sp, #0
 801ad52:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 801ad54:	2300      	movs	r3, #0
 801ad56:	60bb      	str	r3, [r7, #8]

    switch( getPhy->Attribute )
 801ad58:	687b      	ldr	r3, [r7, #4]
 801ad5a:	781b      	ldrb	r3, [r3, #0]
 801ad5c:	3b01      	subs	r3, #1
 801ad5e:	2b38      	cmp	r3, #56	; 0x38
 801ad60:	f200 810d 	bhi.w	801af7e <RegionEU868GetPhyParam+0x232>
 801ad64:	a201      	add	r2, pc, #4	; (adr r2, 801ad6c <RegionEU868GetPhyParam+0x20>)
 801ad66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ad6a:	bf00      	nop
 801ad6c:	0801ae51 	.word	0x0801ae51
 801ad70:	0801ae57 	.word	0x0801ae57
 801ad74:	0801af7f 	.word	0x0801af7f
 801ad78:	0801af7f 	.word	0x0801af7f
 801ad7c:	0801af7f 	.word	0x0801af7f
 801ad80:	0801ae5d 	.word	0x0801ae5d
 801ad84:	0801af7f 	.word	0x0801af7f
 801ad88:	0801ae77 	.word	0x0801ae77
 801ad8c:	0801af7f 	.word	0x0801af7f
 801ad90:	0801ae7d 	.word	0x0801ae7d
 801ad94:	0801ae83 	.word	0x0801ae83
 801ad98:	0801ae89 	.word	0x0801ae89
 801ad9c:	0801ae8f 	.word	0x0801ae8f
 801ada0:	0801ae9f 	.word	0x0801ae9f
 801ada4:	0801aeaf 	.word	0x0801aeaf
 801ada8:	0801aeb5 	.word	0x0801aeb5
 801adac:	0801aebd 	.word	0x0801aebd
 801adb0:	0801aec5 	.word	0x0801aec5
 801adb4:	0801aecd 	.word	0x0801aecd
 801adb8:	0801aed5 	.word	0x0801aed5
 801adbc:	0801aedd 	.word	0x0801aedd
 801adc0:	0801aee5 	.word	0x0801aee5
 801adc4:	0801aef9 	.word	0x0801aef9
 801adc8:	0801aeff 	.word	0x0801aeff
 801adcc:	0801af05 	.word	0x0801af05
 801add0:	0801af0b 	.word	0x0801af0b
 801add4:	0801af11 	.word	0x0801af11
 801add8:	0801af17 	.word	0x0801af17
 801addc:	0801af1d 	.word	0x0801af1d
 801ade0:	0801af23 	.word	0x0801af23
 801ade4:	0801af23 	.word	0x0801af23
 801ade8:	0801af29 	.word	0x0801af29
 801adec:	0801af31 	.word	0x0801af31
 801adf0:	0801ae63 	.word	0x0801ae63
 801adf4:	0801af7f 	.word	0x0801af7f
 801adf8:	0801af7f 	.word	0x0801af7f
 801adfc:	0801af7f 	.word	0x0801af7f
 801ae00:	0801af7f 	.word	0x0801af7f
 801ae04:	0801af7f 	.word	0x0801af7f
 801ae08:	0801af7f 	.word	0x0801af7f
 801ae0c:	0801af7f 	.word	0x0801af7f
 801ae10:	0801af7f 	.word	0x0801af7f
 801ae14:	0801af7f 	.word	0x0801af7f
 801ae18:	0801af7f 	.word	0x0801af7f
 801ae1c:	0801af7f 	.word	0x0801af7f
 801ae20:	0801af7f 	.word	0x0801af7f
 801ae24:	0801af7f 	.word	0x0801af7f
 801ae28:	0801af37 	.word	0x0801af37
 801ae2c:	0801af3d 	.word	0x0801af3d
 801ae30:	0801af4b 	.word	0x0801af4b
 801ae34:	0801af7f 	.word	0x0801af7f
 801ae38:	0801af7f 	.word	0x0801af7f
 801ae3c:	0801af51 	.word	0x0801af51
 801ae40:	0801af57 	.word	0x0801af57
 801ae44:	0801af7f 	.word	0x0801af7f
 801ae48:	0801af5d 	.word	0x0801af5d
 801ae4c:	0801af6d 	.word	0x0801af6d
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = EU868_RX_MIN_DATARATE;
 801ae50:	2300      	movs	r3, #0
 801ae52:	60bb      	str	r3, [r7, #8]
            break;
 801ae54:	e094      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = EU868_TX_MIN_DATARATE;
 801ae56:	2300      	movs	r3, #0
 801ae58:	60bb      	str	r3, [r7, #8]
            break;
 801ae5a:	e091      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = EU868_DEFAULT_DATARATE;
 801ae5c:	2300      	movs	r3, #0
 801ae5e:	60bb      	str	r3, [r7, #8]
            break;
 801ae60:	e08e      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, EU868_TX_MIN_DATARATE );
 801ae62:	687b      	ldr	r3, [r7, #4]
 801ae64:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801ae68:	2100      	movs	r1, #0
 801ae6a:	4618      	mov	r0, r3
 801ae6c:	f7ff fe52 	bl	801ab14 <GetNextLowerTxDr>
 801ae70:	4603      	mov	r3, r0
 801ae72:	60bb      	str	r3, [r7, #8]
            break;
 801ae74:	e084      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = EU868_MAX_TX_POWER;
 801ae76:	2300      	movs	r3, #0
 801ae78:	60bb      	str	r3, [r7, #8]
            break;
 801ae7a:	e081      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = EU868_DEFAULT_TX_POWER;
 801ae7c:	2300      	movs	r3, #0
 801ae7e:	60bb      	str	r3, [r7, #8]
            break;
 801ae80:	e07e      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = EU868_ADR_ACK_LIMIT;
 801ae82:	2340      	movs	r3, #64	; 0x40
 801ae84:	60bb      	str	r3, [r7, #8]
            break;
 801ae86:	e07b      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = EU868_ADR_ACK_DELAY;
 801ae88:	2320      	movs	r3, #32
 801ae8a:	60bb      	str	r3, [r7, #8]
            break;
 801ae8c:	e078      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 801ae8e:	687b      	ldr	r3, [r7, #4]
 801ae90:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801ae94:	461a      	mov	r2, r3
 801ae96:	4b3e      	ldr	r3, [pc, #248]	; (801af90 <RegionEU868GetPhyParam+0x244>)
 801ae98:	5c9b      	ldrb	r3, [r3, r2]
 801ae9a:	60bb      	str	r3, [r7, #8]
            break;
 801ae9c:	e070      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 801ae9e:	687b      	ldr	r3, [r7, #4]
 801aea0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801aea4:	461a      	mov	r2, r3
 801aea6:	4b3b      	ldr	r3, [pc, #236]	; (801af94 <RegionEU868GetPhyParam+0x248>)
 801aea8:	5c9b      	ldrb	r3, [r3, r2]
 801aeaa:	60bb      	str	r3, [r7, #8]
            break;
 801aeac:	e068      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 801aeae:	2301      	movs	r3, #1
 801aeb0:	60bb      	str	r3, [r7, #8]
            break;
 801aeb2:	e065      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = EU868_MAX_RX_WINDOW;
 801aeb4:	f640 33b8 	movw	r3, #3000	; 0xbb8
 801aeb8:	60bb      	str	r3, [r7, #8]
            break;
 801aeba:	e061      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = EU868_RECEIVE_DELAY1;
 801aebc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801aec0:	60bb      	str	r3, [r7, #8]
            break;
 801aec2:	e05d      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = EU868_RECEIVE_DELAY2;
 801aec4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 801aec8:	60bb      	str	r3, [r7, #8]
            break;
 801aeca:	e059      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = EU868_JOIN_ACCEPT_DELAY1;
 801aecc:	f241 3388 	movw	r3, #5000	; 0x1388
 801aed0:	60bb      	str	r3, [r7, #8]
            break;
 801aed2:	e055      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = EU868_JOIN_ACCEPT_DELAY2;
 801aed4:	f241 7370 	movw	r3, #6000	; 0x1770
 801aed8:	60bb      	str	r3, [r7, #8]
            break;
 801aeda:	e051      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = EU868_MAX_FCNT_GAP;
 801aedc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801aee0:	60bb      	str	r3, [r7, #8]
            break;
 801aee2:	e04d      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( EU868_ACKTIMEOUT + randr( -EU868_ACK_TIMEOUT_RND, EU868_ACK_TIMEOUT_RND ) );
 801aee4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 801aee8:	482b      	ldr	r0, [pc, #172]	; (801af98 <RegionEU868GetPhyParam+0x24c>)
 801aeea:	f002 fb27 	bl	801d53c <randr>
 801aeee:	4603      	mov	r3, r0
 801aef0:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 801aef4:	60bb      	str	r3, [r7, #8]
            break;
 801aef6:	e043      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = EU868_DEFAULT_RX1_DR_OFFSET;
 801aef8:	2300      	movs	r3, #0
 801aefa:	60bb      	str	r3, [r7, #8]
            break;
 801aefc:	e040      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = EU868_RX_WND_2_FREQ;
 801aefe:	4b27      	ldr	r3, [pc, #156]	; (801af9c <RegionEU868GetPhyParam+0x250>)
 801af00:	60bb      	str	r3, [r7, #8]
            break;
 801af02:	e03d      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = EU868_RX_WND_2_DR;
 801af04:	2300      	movs	r3, #0
 801af06:	60bb      	str	r3, [r7, #8]
            break;
 801af08:	e03a      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 801af0a:	4b25      	ldr	r3, [pc, #148]	; (801afa0 <RegionEU868GetPhyParam+0x254>)
 801af0c:	60bb      	str	r3, [r7, #8]
            break;
 801af0e:	e037      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 801af10:	4b24      	ldr	r3, [pc, #144]	; (801afa4 <RegionEU868GetPhyParam+0x258>)
 801af12:	60bb      	str	r3, [r7, #8]
            break;
 801af14:	e034      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 801af16:	2310      	movs	r3, #16
 801af18:	60bb      	str	r3, [r7, #8]
            break;
 801af1a:	e031      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = NvmCtx.Channels;
 801af1c:	4b22      	ldr	r3, [pc, #136]	; (801afa8 <RegionEU868GetPhyParam+0x25c>)
 801af1e:	60bb      	str	r3, [r7, #8]
            break;
 801af20:	e02e      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = 0;
 801af22:	2300      	movs	r3, #0
 801af24:	60bb      	str	r3, [r7, #8]
            break;
 801af26:	e02b      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 801af28:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 801af2c:	60bb      	str	r3, [r7, #8]
            break;
 801af2e:	e027      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 801af30:	4b1e      	ldr	r3, [pc, #120]	; (801afac <RegionEU868GetPhyParam+0x260>)
 801af32:	60bb      	str	r3, [r7, #8]
            break;
 801af34:	e024      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 801af36:	4b19      	ldr	r3, [pc, #100]	; (801af9c <RegionEU868GetPhyParam+0x250>)
 801af38:	60bb      	str	r3, [r7, #8]
            break;
 801af3a:	e021      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 801af3c:	2311      	movs	r3, #17
 801af3e:	723b      	strb	r3, [r7, #8]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 801af40:	2302      	movs	r3, #2
 801af42:	727b      	strb	r3, [r7, #9]
            phyParam.BeaconFormat.Rfu2Size = EU868_RFU2_SIZE;
 801af44:	2300      	movs	r3, #0
 801af46:	72bb      	strb	r3, [r7, #10]
            break;
 801af48:	e01a      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 801af4a:	2303      	movs	r3, #3
 801af4c:	60bb      	str	r3, [r7, #8]
            break;
 801af4e:	e017      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 801af50:	4b12      	ldr	r3, [pc, #72]	; (801af9c <RegionEU868GetPhyParam+0x250>)
 801af52:	60bb      	str	r3, [r7, #8]
            break;
 801af54:	e014      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 801af56:	2303      	movs	r3, #3
 801af58:	60bb      	str	r3, [r7, #8]
            break;
 801af5a:	e011      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 801af5c:	687b      	ldr	r3, [r7, #4]
 801af5e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801af62:	461a      	mov	r2, r3
 801af64:	4b12      	ldr	r3, [pc, #72]	; (801afb0 <RegionEU868GetPhyParam+0x264>)
 801af66:	5c9b      	ldrb	r3, [r3, r2]
 801af68:	60bb      	str	r3, [r7, #8]
            break;
 801af6a:	e009      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = GetBandwidth( getPhy->Datarate );
 801af6c:	687b      	ldr	r3, [r7, #4]
 801af6e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801af72:	4618      	mov	r0, r3
 801af74:	f7ff fdec 	bl	801ab50 <GetBandwidth>
 801af78:	4603      	mov	r3, r0
 801af7a:	60bb      	str	r3, [r7, #8]
            break;
 801af7c:	e000      	b.n	801af80 <RegionEU868GetPhyParam+0x234>
        }
        default:
        {
            break;
 801af7e:	bf00      	nop
        }
    }

    return phyParam;
 801af80:	68bb      	ldr	r3, [r7, #8]
 801af82:	60fb      	str	r3, [r7, #12]
 801af84:	2300      	movs	r3, #0
 801af86:	68fb      	ldr	r3, [r7, #12]
}
 801af88:	4618      	mov	r0, r3
 801af8a:	3710      	adds	r7, #16
 801af8c:	46bd      	mov	sp, r7
 801af8e:	bd80      	pop	{r7, pc}
 801af90:	0802667c 	.word	0x0802667c
 801af94:	08026684 	.word	0x08026684
 801af98:	fffffc18 	.word	0xfffffc18
 801af9c:	33d3e608 	.word	0x33d3e608
 801afa0:	200012b0 	.word	0x200012b0
 801afa4:	200012b2 	.word	0x200012b2
 801afa8:	20001178 	.word	0x20001178
 801afac:	4009999a 	.word	0x4009999a
 801afb0:	08026654 	.word	0x08026654

0801afb4 <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 801afb4:	b590      	push	{r4, r7, lr}
 801afb6:	b085      	sub	sp, #20
 801afb8:	af02      	add	r7, sp, #8
 801afba:	6078      	str	r0, [r7, #4]
    RegionCommonSetBandTxDone( &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band],
 801afbc:	687b      	ldr	r3, [r7, #4]
 801afbe:	781b      	ldrb	r3, [r3, #0]
 801afc0:	4619      	mov	r1, r3
 801afc2:	4a0f      	ldr	r2, [pc, #60]	; (801b000 <RegionEU868SetBandTxDone+0x4c>)
 801afc4:	460b      	mov	r3, r1
 801afc6:	005b      	lsls	r3, r3, #1
 801afc8:	440b      	add	r3, r1
 801afca:	009b      	lsls	r3, r3, #2
 801afcc:	4413      	add	r3, r2
 801afce:	3309      	adds	r3, #9
 801afd0:	781b      	ldrb	r3, [r3, #0]
 801afd2:	461a      	mov	r2, r3
 801afd4:	4613      	mov	r3, r2
 801afd6:	009b      	lsls	r3, r3, #2
 801afd8:	4413      	add	r3, r2
 801afda:	009b      	lsls	r3, r3, #2
 801afdc:	33c0      	adds	r3, #192	; 0xc0
 801afde:	4a08      	ldr	r2, [pc, #32]	; (801b000 <RegionEU868SetBandTxDone+0x4c>)
 801afe0:	1898      	adds	r0, r3, r2
 801afe2:	687b      	ldr	r3, [r7, #4]
 801afe4:	6899      	ldr	r1, [r3, #8]
 801afe6:	687b      	ldr	r3, [r7, #4]
 801afe8:	785c      	ldrb	r4, [r3, #1]
 801afea:	687b      	ldr	r3, [r7, #4]
 801afec:	691a      	ldr	r2, [r3, #16]
 801afee:	9200      	str	r2, [sp, #0]
 801aff0:	68db      	ldr	r3, [r3, #12]
 801aff2:	4622      	mov	r2, r4
 801aff4:	f7ff f9f7 	bl	801a3e6 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
}
 801aff8:	bf00      	nop
 801affa:	370c      	adds	r7, #12
 801affc:	46bd      	mov	sp, r7
 801affe:	bd90      	pop	{r4, r7, pc}
 801b000:	20001178 	.word	0x20001178

0801b004 <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 801b004:	b580      	push	{r7, lr}
 801b006:	b0aa      	sub	sp, #168	; 0xa8
 801b008:	af00      	add	r7, sp, #0
 801b00a:	6078      	str	r0, [r7, #4]
    Band_t bands[EU868_MAX_NB_BANDS] =
 801b00c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801b010:	2278      	movs	r2, #120	; 0x78
 801b012:	2100      	movs	r1, #0
 801b014:	4618      	mov	r0, r3
 801b016:	f009 fb75 	bl	8024704 <memset>
 801b01a:	2364      	movs	r3, #100	; 0x64
 801b01c:	863b      	strh	r3, [r7, #48]	; 0x30
 801b01e:	2364      	movs	r3, #100	; 0x64
 801b020:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 801b024:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801b028:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 801b02c:	230a      	movs	r3, #10
 801b02e:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 801b032:	2364      	movs	r3, #100	; 0x64
 801b034:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
 801b038:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801b03c:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 801b040:	687b      	ldr	r3, [r7, #4]
 801b042:	791b      	ldrb	r3, [r3, #4]
 801b044:	2b03      	cmp	r3, #3
 801b046:	d855      	bhi.n	801b0f4 <RegionEU868InitDefaults+0xf0>
 801b048:	a201      	add	r2, pc, #4	; (adr r2, 801b050 <RegionEU868InitDefaults+0x4c>)
 801b04a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b04e:	bf00      	nop
 801b050:	0801b061 	.word	0x0801b061
 801b054:	0801b0a5 	.word	0x0801b0a5
 801b058:	0801b0c3 	.word	0x0801b0c3
 801b05c:	0801b0db 	.word	0x0801b0db
    {
        case INIT_TYPE_DEFAULTS:
        {
            // Default bands
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 801b060:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801b064:	2278      	movs	r2, #120	; 0x78
 801b066:	4619      	mov	r1, r3
 801b068:	4826      	ldr	r0, [pc, #152]	; (801b104 <RegionEU868InitDefaults+0x100>)
 801b06a:	f002 fa7e 	bl	801d56a <memcpy1>

            // Default channels
            NvmCtx.Channels[0] = ( ChannelParams_t ) EU868_LC1;
 801b06e:	4b26      	ldr	r3, [pc, #152]	; (801b108 <RegionEU868InitDefaults+0x104>)
 801b070:	4a26      	ldr	r2, [pc, #152]	; (801b10c <RegionEU868InitDefaults+0x108>)
 801b072:	ca07      	ldmia	r2, {r0, r1, r2}
 801b074:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            NvmCtx.Channels[1] = ( ChannelParams_t ) EU868_LC2;
 801b078:	4b23      	ldr	r3, [pc, #140]	; (801b108 <RegionEU868InitDefaults+0x104>)
 801b07a:	4a25      	ldr	r2, [pc, #148]	; (801b110 <RegionEU868InitDefaults+0x10c>)
 801b07c:	330c      	adds	r3, #12
 801b07e:	ca07      	ldmia	r2, {r0, r1, r2}
 801b080:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            NvmCtx.Channels[2] = ( ChannelParams_t ) EU868_LC3;
 801b084:	4b20      	ldr	r3, [pc, #128]	; (801b108 <RegionEU868InitDefaults+0x104>)
 801b086:	4a23      	ldr	r2, [pc, #140]	; (801b114 <RegionEU868InitDefaults+0x110>)
 801b088:	3318      	adds	r3, #24
 801b08a:	ca07      	ldmia	r2, {r0, r1, r2}
 801b08c:	e883 0007 	stmia.w	r3, {r0, r1, r2}

            // Default ChannelsMask
            NvmCtx.ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 801b090:	4b1d      	ldr	r3, [pc, #116]	; (801b108 <RegionEU868InitDefaults+0x104>)
 801b092:	2207      	movs	r2, #7
 801b094:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a

            // Update the channels mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801b098:	2201      	movs	r2, #1
 801b09a:	491f      	ldr	r1, [pc, #124]	; (801b118 <RegionEU868InitDefaults+0x114>)
 801b09c:	481f      	ldr	r0, [pc, #124]	; (801b11c <RegionEU868InitDefaults+0x118>)
 801b09e:	f7ff f97c 	bl	801a39a <RegionCommonChanMaskCopy>
            break;
 801b0a2:	e02a      	b.n	801b0fa <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_RESET_TO_DEFAULT_CHANNELS:
        {
            // Reset Channels Rx1Frequency to default 0
            NvmCtx.Channels[0].Rx1Frequency = 0;
 801b0a4:	4b18      	ldr	r3, [pc, #96]	; (801b108 <RegionEU868InitDefaults+0x104>)
 801b0a6:	2200      	movs	r2, #0
 801b0a8:	605a      	str	r2, [r3, #4]
            NvmCtx.Channels[1].Rx1Frequency = 0;
 801b0aa:	4b17      	ldr	r3, [pc, #92]	; (801b108 <RegionEU868InitDefaults+0x104>)
 801b0ac:	2200      	movs	r2, #0
 801b0ae:	611a      	str	r2, [r3, #16]
            NvmCtx.Channels[2].Rx1Frequency = 0;
 801b0b0:	4b15      	ldr	r3, [pc, #84]	; (801b108 <RegionEU868InitDefaults+0x104>)
 801b0b2:	2200      	movs	r2, #0
 801b0b4:	61da      	str	r2, [r3, #28]
            // Update the channels mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801b0b6:	2201      	movs	r2, #1
 801b0b8:	4917      	ldr	r1, [pc, #92]	; (801b118 <RegionEU868InitDefaults+0x114>)
 801b0ba:	4818      	ldr	r0, [pc, #96]	; (801b11c <RegionEU868InitDefaults+0x118>)
 801b0bc:	f7ff f96d 	bl	801a39a <RegionCommonChanMaskCopy>
            break;
 801b0c0:	e01b      	b.n	801b0fa <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Restore channels default mask
            NvmCtx.ChannelsMask[0] |= NvmCtx.ChannelsDefaultMask[0];
 801b0c2:	4b11      	ldr	r3, [pc, #68]	; (801b108 <RegionEU868InitDefaults+0x104>)
 801b0c4:	f8b3 2138 	ldrh.w	r2, [r3, #312]	; 0x138
 801b0c8:	4b0f      	ldr	r3, [pc, #60]	; (801b108 <RegionEU868InitDefaults+0x104>)
 801b0ca:	f8b3 313a 	ldrh.w	r3, [r3, #314]	; 0x13a
 801b0ce:	4313      	orrs	r3, r2
 801b0d0:	b29a      	uxth	r2, r3
 801b0d2:	4b0d      	ldr	r3, [pc, #52]	; (801b108 <RegionEU868InitDefaults+0x104>)
 801b0d4:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
            break;
 801b0d8:	e00f      	b.n	801b0fa <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_RESTORE_CTX:
        {
            if( params->NvmCtx != 0 )
 801b0da:	687b      	ldr	r3, [r7, #4]
 801b0dc:	681b      	ldr	r3, [r3, #0]
 801b0de:	2b00      	cmp	r3, #0
 801b0e0:	d00a      	beq.n	801b0f8 <RegionEU868InitDefaults+0xf4>
            {
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 801b0e2:	687b      	ldr	r3, [r7, #4]
 801b0e4:	681b      	ldr	r3, [r3, #0]
 801b0e6:	f44f 729e 	mov.w	r2, #316	; 0x13c
 801b0ea:	4619      	mov	r1, r3
 801b0ec:	4806      	ldr	r0, [pc, #24]	; (801b108 <RegionEU868InitDefaults+0x104>)
 801b0ee:	f002 fa3c 	bl	801d56a <memcpy1>
            }
            break;
 801b0f2:	e001      	b.n	801b0f8 <RegionEU868InitDefaults+0xf4>
        }
        default:
        {
            break;
 801b0f4:	bf00      	nop
 801b0f6:	e000      	b.n	801b0fa <RegionEU868InitDefaults+0xf6>
            break;
 801b0f8:	bf00      	nop
        }
    }
}
 801b0fa:	bf00      	nop
 801b0fc:	37a8      	adds	r7, #168	; 0xa8
 801b0fe:	46bd      	mov	sp, r7
 801b100:	bd80      	pop	{r7, pc}
 801b102:	bf00      	nop
 801b104:	20001238 	.word	0x20001238
 801b108:	20001178 	.word	0x20001178
 801b10c:	08026088 	.word	0x08026088
 801b110:	08026094 	.word	0x08026094
 801b114:	080260a0 	.word	0x080260a0
 801b118:	200012b2 	.word	0x200012b2
 801b11c:	200012b0 	.word	0x200012b0

0801b120 <RegionEU868GetNvmCtx>:

void* RegionEU868GetNvmCtx( GetNvmCtxParams_t* params )
{
 801b120:	b480      	push	{r7}
 801b122:	b083      	sub	sp, #12
 801b124:	af00      	add	r7, sp, #0
 801b126:	6078      	str	r0, [r7, #4]
    params->nvmCtxSize = sizeof( RegionEU868NvmCtx_t );
 801b128:	687b      	ldr	r3, [r7, #4]
 801b12a:	f44f 729e 	mov.w	r2, #316	; 0x13c
 801b12e:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 801b130:	4b02      	ldr	r3, [pc, #8]	; (801b13c <RegionEU868GetNvmCtx+0x1c>)
}
 801b132:	4618      	mov	r0, r3
 801b134:	370c      	adds	r7, #12
 801b136:	46bd      	mov	sp, r7
 801b138:	bc80      	pop	{r7}
 801b13a:	4770      	bx	lr
 801b13c:	20001178 	.word	0x20001178

0801b140 <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801b140:	b580      	push	{r7, lr}
 801b142:	b084      	sub	sp, #16
 801b144:	af00      	add	r7, sp, #0
 801b146:	6078      	str	r0, [r7, #4]
 801b148:	460b      	mov	r3, r1
 801b14a:	70fb      	strb	r3, [r7, #3]
    switch( phyAttribute )
 801b14c:	78fb      	ldrb	r3, [r7, #3]
 801b14e:	2b0f      	cmp	r3, #15
 801b150:	d86c      	bhi.n	801b22c <RegionEU868Verify+0xec>
 801b152:	a201      	add	r2, pc, #4	; (adr r2, 801b158 <RegionEU868Verify+0x18>)
 801b154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b158:	0801b199 	.word	0x0801b199
 801b15c:	0801b22d 	.word	0x0801b22d
 801b160:	0801b22d 	.word	0x0801b22d
 801b164:	0801b22d 	.word	0x0801b22d
 801b168:	0801b22d 	.word	0x0801b22d
 801b16c:	0801b1b1 	.word	0x0801b1b1
 801b170:	0801b1cf 	.word	0x0801b1cf
 801b174:	0801b1ed 	.word	0x0801b1ed
 801b178:	0801b22d 	.word	0x0801b22d
 801b17c:	0801b20b 	.word	0x0801b20b
 801b180:	0801b20b 	.word	0x0801b20b
 801b184:	0801b22d 	.word	0x0801b22d
 801b188:	0801b22d 	.word	0x0801b22d
 801b18c:	0801b22d 	.word	0x0801b22d
 801b190:	0801b22d 	.word	0x0801b22d
 801b194:	0801b229 	.word	0x0801b229
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 801b198:	2300      	movs	r3, #0
 801b19a:	73fb      	strb	r3, [r7, #15]
            return VerifyRfFreq( verify->Frequency, &band );
 801b19c:	687b      	ldr	r3, [r7, #4]
 801b19e:	681b      	ldr	r3, [r3, #0]
 801b1a0:	f107 020f 	add.w	r2, r7, #15
 801b1a4:	4611      	mov	r1, r2
 801b1a6:	4618      	mov	r0, r3
 801b1a8:	f7ff fd0c 	bl	801abc4 <VerifyRfFreq>
 801b1ac:	4603      	mov	r3, r0
 801b1ae:	e03e      	b.n	801b22e <RegionEU868Verify+0xee>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 801b1b0:	687b      	ldr	r3, [r7, #4]
 801b1b2:	f993 3000 	ldrsb.w	r3, [r3]
 801b1b6:	2207      	movs	r2, #7
 801b1b8:	2100      	movs	r1, #0
 801b1ba:	4618      	mov	r0, r3
 801b1bc:	f7ff f870 	bl	801a2a0 <RegionCommonValueInRange>
 801b1c0:	4603      	mov	r3, r0
 801b1c2:	2b00      	cmp	r3, #0
 801b1c4:	bf14      	ite	ne
 801b1c6:	2301      	movne	r3, #1
 801b1c8:	2300      	moveq	r3, #0
 801b1ca:	b2db      	uxtb	r3, r3
 801b1cc:	e02f      	b.n	801b22e <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 801b1ce:	687b      	ldr	r3, [r7, #4]
 801b1d0:	f993 3000 	ldrsb.w	r3, [r3]
 801b1d4:	2205      	movs	r2, #5
 801b1d6:	2100      	movs	r1, #0
 801b1d8:	4618      	mov	r0, r3
 801b1da:	f7ff f861 	bl	801a2a0 <RegionCommonValueInRange>
 801b1de:	4603      	mov	r3, r0
 801b1e0:	2b00      	cmp	r3, #0
 801b1e2:	bf14      	ite	ne
 801b1e4:	2301      	movne	r3, #1
 801b1e6:	2300      	moveq	r3, #0
 801b1e8:	b2db      	uxtb	r3, r3
 801b1ea:	e020      	b.n	801b22e <RegionEU868Verify+0xee>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 801b1ec:	687b      	ldr	r3, [r7, #4]
 801b1ee:	f993 3000 	ldrsb.w	r3, [r3]
 801b1f2:	2207      	movs	r2, #7
 801b1f4:	2100      	movs	r1, #0
 801b1f6:	4618      	mov	r0, r3
 801b1f8:	f7ff f852 	bl	801a2a0 <RegionCommonValueInRange>
 801b1fc:	4603      	mov	r3, r0
 801b1fe:	2b00      	cmp	r3, #0
 801b200:	bf14      	ite	ne
 801b202:	2301      	movne	r3, #1
 801b204:	2300      	moveq	r3, #0
 801b206:	b2db      	uxtb	r3, r3
 801b208:	e011      	b.n	801b22e <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 801b20a:	687b      	ldr	r3, [r7, #4]
 801b20c:	f993 3000 	ldrsb.w	r3, [r3]
 801b210:	2207      	movs	r2, #7
 801b212:	2100      	movs	r1, #0
 801b214:	4618      	mov	r0, r3
 801b216:	f7ff f843 	bl	801a2a0 <RegionCommonValueInRange>
 801b21a:	4603      	mov	r3, r0
 801b21c:	2b00      	cmp	r3, #0
 801b21e:	bf14      	ite	ne
 801b220:	2301      	movne	r3, #1
 801b222:	2300      	moveq	r3, #0
 801b224:	b2db      	uxtb	r3, r3
 801b226:	e002      	b.n	801b22e <RegionEU868Verify+0xee>
        }
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
 801b228:	2301      	movs	r3, #1
 801b22a:	e000      	b.n	801b22e <RegionEU868Verify+0xee>
        }
        default:
            return false;
 801b22c:	2300      	movs	r3, #0
    }
}
 801b22e:	4618      	mov	r0, r3
 801b230:	3710      	adds	r7, #16
 801b232:	46bd      	mov	sp, r7
 801b234:	bd80      	pop	{r7, pc}
 801b236:	bf00      	nop

0801b238 <RegionEU868ApplyCFList>:

void RegionEU868ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 801b238:	b580      	push	{r7, lr}
 801b23a:	b08a      	sub	sp, #40	; 0x28
 801b23c:	af00      	add	r7, sp, #0
 801b23e:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 801b240:	2350      	movs	r3, #80	; 0x50
 801b242:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 801b246:	687b      	ldr	r3, [r7, #4]
 801b248:	791b      	ldrb	r3, [r3, #4]
 801b24a:	2b10      	cmp	r3, #16
 801b24c:	d162      	bne.n	801b314 <RegionEU868ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 801b24e:	687b      	ldr	r3, [r7, #4]
 801b250:	681b      	ldr	r3, [r3, #0]
 801b252:	330f      	adds	r3, #15
 801b254:	781b      	ldrb	r3, [r3, #0]
 801b256:	2b00      	cmp	r3, #0
 801b258:	d15e      	bne.n	801b318 <RegionEU868ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 801b25a:	2300      	movs	r3, #0
 801b25c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801b260:	2303      	movs	r3, #3
 801b262:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801b266:	e050      	b.n	801b30a <RegionEU868ApplyCFList+0xd2>
    {
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 801b268:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801b26c:	2b07      	cmp	r3, #7
 801b26e:	d824      	bhi.n	801b2ba <RegionEU868ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 801b270:	687b      	ldr	r3, [r7, #4]
 801b272:	681a      	ldr	r2, [r3, #0]
 801b274:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b278:	4413      	add	r3, r2
 801b27a:	781b      	ldrb	r3, [r3, #0]
 801b27c:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 801b27e:	69ba      	ldr	r2, [r7, #24]
 801b280:	687b      	ldr	r3, [r7, #4]
 801b282:	6819      	ldr	r1, [r3, #0]
 801b284:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b288:	3301      	adds	r3, #1
 801b28a:	440b      	add	r3, r1
 801b28c:	781b      	ldrb	r3, [r3, #0]
 801b28e:	021b      	lsls	r3, r3, #8
 801b290:	4313      	orrs	r3, r2
 801b292:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 801b294:	69ba      	ldr	r2, [r7, #24]
 801b296:	687b      	ldr	r3, [r7, #4]
 801b298:	6819      	ldr	r1, [r3, #0]
 801b29a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b29e:	3302      	adds	r3, #2
 801b2a0:	440b      	add	r3, r1
 801b2a2:	781b      	ldrb	r3, [r3, #0]
 801b2a4:	041b      	lsls	r3, r3, #16
 801b2a6:	4313      	orrs	r3, r2
 801b2a8:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 801b2aa:	69bb      	ldr	r3, [r7, #24]
 801b2ac:	2264      	movs	r2, #100	; 0x64
 801b2ae:	fb02 f303 	mul.w	r3, r2, r3
 801b2b2:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 801b2b4:	2300      	movs	r3, #0
 801b2b6:	61fb      	str	r3, [r7, #28]
 801b2b8:	e006      	b.n	801b2c8 <RegionEU868ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 801b2ba:	2300      	movs	r3, #0
 801b2bc:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 801b2be:	2300      	movs	r3, #0
 801b2c0:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 801b2c4:	2300      	movs	r3, #0
 801b2c6:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 801b2c8:	69bb      	ldr	r3, [r7, #24]
 801b2ca:	2b00      	cmp	r3, #0
 801b2cc:	d00b      	beq.n	801b2e6 <RegionEU868ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 801b2ce:	f107 0318 	add.w	r3, r7, #24
 801b2d2:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 801b2d4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801b2d8:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionEU868ChannelAdd( &channelAdd );
 801b2da:	f107 0310 	add.w	r3, r7, #16
 801b2de:	4618      	mov	r0, r3
 801b2e0:	f000 fcec 	bl	801bcbc <RegionEU868ChannelAdd>
 801b2e4:	e007      	b.n	801b2f6 <RegionEU868ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 801b2e6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801b2ea:	733b      	strb	r3, [r7, #12]

            RegionEU868ChannelsRemove( &channelRemove );
 801b2ec:	f107 030c 	add.w	r3, r7, #12
 801b2f0:	4618      	mov	r0, r3
 801b2f2:	f000 fd81 	bl	801bdf8 <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 801b2f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b2fa:	3303      	adds	r3, #3
 801b2fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801b300:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801b304:	3301      	adds	r3, #1
 801b306:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801b30a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801b30e:	2b0f      	cmp	r3, #15
 801b310:	d9aa      	bls.n	801b268 <RegionEU868ApplyCFList+0x30>
 801b312:	e002      	b.n	801b31a <RegionEU868ApplyCFList+0xe2>
        return;
 801b314:	bf00      	nop
 801b316:	e000      	b.n	801b31a <RegionEU868ApplyCFList+0xe2>
        return;
 801b318:	bf00      	nop
        }
    }
}
 801b31a:	3728      	adds	r7, #40	; 0x28
 801b31c:	46bd      	mov	sp, r7
 801b31e:	bd80      	pop	{r7, pc}

0801b320 <RegionEU868ChanMaskSet>:

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 801b320:	b580      	push	{r7, lr}
 801b322:	b082      	sub	sp, #8
 801b324:	af00      	add	r7, sp, #0
 801b326:	6078      	str	r0, [r7, #4]
    switch( chanMaskSet->ChannelsMaskType )
 801b328:	687b      	ldr	r3, [r7, #4]
 801b32a:	791b      	ldrb	r3, [r3, #4]
 801b32c:	2b00      	cmp	r3, #0
 801b32e:	d002      	beq.n	801b336 <RegionEU868ChanMaskSet+0x16>
 801b330:	2b01      	cmp	r3, #1
 801b332:	d008      	beq.n	801b346 <RegionEU868ChanMaskSet+0x26>
 801b334:	e00f      	b.n	801b356 <RegionEU868ChanMaskSet+0x36>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, 1 );
 801b336:	687b      	ldr	r3, [r7, #4]
 801b338:	681b      	ldr	r3, [r3, #0]
 801b33a:	2201      	movs	r2, #1
 801b33c:	4619      	mov	r1, r3
 801b33e:	4809      	ldr	r0, [pc, #36]	; (801b364 <RegionEU868ChanMaskSet+0x44>)
 801b340:	f7ff f82b 	bl	801a39a <RegionCommonChanMaskCopy>
            break;
 801b344:	e009      	b.n	801b35a <RegionEU868ChanMaskSet+0x3a>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, 1 );
 801b346:	687b      	ldr	r3, [r7, #4]
 801b348:	681b      	ldr	r3, [r3, #0]
 801b34a:	2201      	movs	r2, #1
 801b34c:	4619      	mov	r1, r3
 801b34e:	4806      	ldr	r0, [pc, #24]	; (801b368 <RegionEU868ChanMaskSet+0x48>)
 801b350:	f7ff f823 	bl	801a39a <RegionCommonChanMaskCopy>
            break;
 801b354:	e001      	b.n	801b35a <RegionEU868ChanMaskSet+0x3a>
        }
        default:
            return false;
 801b356:	2300      	movs	r3, #0
 801b358:	e000      	b.n	801b35c <RegionEU868ChanMaskSet+0x3c>
    }
    return true;
 801b35a:	2301      	movs	r3, #1
}
 801b35c:	4618      	mov	r0, r3
 801b35e:	3708      	adds	r7, #8
 801b360:	46bd      	mov	sp, r7
 801b362:	bd80      	pop	{r7, pc}
 801b364:	200012b0 	.word	0x200012b0
 801b368:	200012b2 	.word	0x200012b2

0801b36c <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801b36c:	b580      	push	{r7, lr}
 801b36e:	b088      	sub	sp, #32
 801b370:	af02      	add	r7, sp, #8
 801b372:	60ba      	str	r2, [r7, #8]
 801b374:	607b      	str	r3, [r7, #4]
 801b376:	4603      	mov	r3, r0
 801b378:	73fb      	strb	r3, [r7, #15]
 801b37a:	460b      	mov	r3, r1
 801b37c:	73bb      	strb	r3, [r7, #14]
    /* ST_WORKAROUND_BEGIN: remove float/double */
    uint32_t tSymbol = 0;
 801b37e:	2300      	movs	r3, #0
 801b380:	617b      	str	r3, [r7, #20]
    /* ST_WORKAROUND_END */

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 801b382:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801b386:	2b07      	cmp	r3, #7
 801b388:	bfa8      	it	ge
 801b38a:	2307      	movge	r3, #7
 801b38c:	b25a      	sxtb	r2, r3
 801b38e:	687b      	ldr	r3, [r7, #4]
 801b390:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 801b392:	687b      	ldr	r3, [r7, #4]
 801b394:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b398:	4618      	mov	r0, r3
 801b39a:	f7ff fbd9 	bl	801ab50 <GetBandwidth>
 801b39e:	4603      	mov	r3, r0
 801b3a0:	b2da      	uxtb	r2, r3
 801b3a2:	687b      	ldr	r3, [r7, #4]
 801b3a4:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 801b3a6:	687b      	ldr	r3, [r7, #4]
 801b3a8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b3ac:	2b07      	cmp	r3, #7
 801b3ae:	d10a      	bne.n	801b3c6 <RegionEU868ComputeRxWindowParameters+0x5a>
    { // FSK
        tSymbol = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 801b3b0:	687b      	ldr	r3, [r7, #4]
 801b3b2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b3b6:	461a      	mov	r2, r3
 801b3b8:	4b15      	ldr	r3, [pc, #84]	; (801b410 <RegionEU868ComputeRxWindowParameters+0xa4>)
 801b3ba:	5c9b      	ldrb	r3, [r3, r2]
 801b3bc:	4618      	mov	r0, r3
 801b3be:	f7ff f9b5 	bl	801a72c <RegionCommonComputeSymbolTimeFsk>
 801b3c2:	6178      	str	r0, [r7, #20]
 801b3c4:	e011      	b.n	801b3ea <RegionEU868ComputeRxWindowParameters+0x7e>
    }
    else
    { // LoRa
        tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 801b3c6:	687b      	ldr	r3, [r7, #4]
 801b3c8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b3cc:	461a      	mov	r2, r3
 801b3ce:	4b10      	ldr	r3, [pc, #64]	; (801b410 <RegionEU868ComputeRxWindowParameters+0xa4>)
 801b3d0:	5c9a      	ldrb	r2, [r3, r2]
 801b3d2:	687b      	ldr	r3, [r7, #4]
 801b3d4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b3d8:	4619      	mov	r1, r3
 801b3da:	4b0e      	ldr	r3, [pc, #56]	; (801b414 <RegionEU868ComputeRxWindowParameters+0xa8>)
 801b3dc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801b3e0:	4619      	mov	r1, r3
 801b3e2:	4610      	mov	r0, r2
 801b3e4:	f7ff f98e 	bl	801a704 <RegionCommonComputeSymbolTimeLoRa>
 801b3e8:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801b3ea:	4b0b      	ldr	r3, [pc, #44]	; (801b418 <RegionEU868ComputeRxWindowParameters+0xac>)
 801b3ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801b3ee:	4798      	blx	r3
 801b3f0:	687b      	ldr	r3, [r7, #4]
 801b3f2:	3308      	adds	r3, #8
 801b3f4:	687a      	ldr	r2, [r7, #4]
 801b3f6:	320c      	adds	r2, #12
 801b3f8:	7bb9      	ldrb	r1, [r7, #14]
 801b3fa:	9201      	str	r2, [sp, #4]
 801b3fc:	9300      	str	r3, [sp, #0]
 801b3fe:	4603      	mov	r3, r0
 801b400:	68ba      	ldr	r2, [r7, #8]
 801b402:	6978      	ldr	r0, [r7, #20]
 801b404:	f7ff f9a0 	bl	801a748 <RegionCommonComputeRxWindowParameters>
}
 801b408:	bf00      	nop
 801b40a:	3718      	adds	r7, #24
 801b40c:	46bd      	mov	sp, r7
 801b40e:	bd80      	pop	{r7, pc}
 801b410:	08026654 	.word	0x08026654
 801b414:	0802665c 	.word	0x0802665c
 801b418:	08026710 	.word	0x08026710

0801b41c <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801b41c:	b5b0      	push	{r4, r5, r7, lr}
 801b41e:	b090      	sub	sp, #64	; 0x40
 801b420:	af0a      	add	r7, sp, #40	; 0x28
 801b422:	6078      	str	r0, [r7, #4]
 801b424:	6039      	str	r1, [r7, #0]
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 801b426:	687b      	ldr	r3, [r7, #4]
 801b428:	785b      	ldrb	r3, [r3, #1]
 801b42a:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 801b42c:	2300      	movs	r3, #0
 801b42e:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 801b430:	2300      	movs	r3, #0
 801b432:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 801b434:	687b      	ldr	r3, [r7, #4]
 801b436:	685b      	ldr	r3, [r3, #4]
 801b438:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 801b43a:	4b59      	ldr	r3, [pc, #356]	; (801b5a0 <RegionEU868RxConfig+0x184>)
 801b43c:	685b      	ldr	r3, [r3, #4]
 801b43e:	4798      	blx	r3
 801b440:	4603      	mov	r3, r0
 801b442:	2b00      	cmp	r3, #0
 801b444:	d001      	beq.n	801b44a <RegionEU868RxConfig+0x2e>
    {
        return false;
 801b446:	2300      	movs	r3, #0
 801b448:	e0a5      	b.n	801b596 <RegionEU868RxConfig+0x17a>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801b44a:	687b      	ldr	r3, [r7, #4]
 801b44c:	7cdb      	ldrb	r3, [r3, #19]
 801b44e:	2b00      	cmp	r3, #0
 801b450:	d123      	bne.n	801b49a <RegionEU868RxConfig+0x7e>
    {
        // Apply window 1 frequency
        frequency = NvmCtx.Channels[rxConfig->Channel].Frequency;
 801b452:	687b      	ldr	r3, [r7, #4]
 801b454:	781b      	ldrb	r3, [r3, #0]
 801b456:	4619      	mov	r1, r3
 801b458:	4a52      	ldr	r2, [pc, #328]	; (801b5a4 <RegionEU868RxConfig+0x188>)
 801b45a:	460b      	mov	r3, r1
 801b45c:	005b      	lsls	r3, r3, #1
 801b45e:	440b      	add	r3, r1
 801b460:	009b      	lsls	r3, r3, #2
 801b462:	4413      	add	r3, r2
 801b464:	681b      	ldr	r3, [r3, #0]
 801b466:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( NvmCtx.Channels[rxConfig->Channel].Rx1Frequency != 0 )
 801b468:	687b      	ldr	r3, [r7, #4]
 801b46a:	781b      	ldrb	r3, [r3, #0]
 801b46c:	4619      	mov	r1, r3
 801b46e:	4a4d      	ldr	r2, [pc, #308]	; (801b5a4 <RegionEU868RxConfig+0x188>)
 801b470:	460b      	mov	r3, r1
 801b472:	005b      	lsls	r3, r3, #1
 801b474:	440b      	add	r3, r1
 801b476:	009b      	lsls	r3, r3, #2
 801b478:	4413      	add	r3, r2
 801b47a:	3304      	adds	r3, #4
 801b47c:	681b      	ldr	r3, [r3, #0]
 801b47e:	2b00      	cmp	r3, #0
 801b480:	d00b      	beq.n	801b49a <RegionEU868RxConfig+0x7e>
        {
            frequency = NvmCtx.Channels[rxConfig->Channel].Rx1Frequency;
 801b482:	687b      	ldr	r3, [r7, #4]
 801b484:	781b      	ldrb	r3, [r3, #0]
 801b486:	4619      	mov	r1, r3
 801b488:	4a46      	ldr	r2, [pc, #280]	; (801b5a4 <RegionEU868RxConfig+0x188>)
 801b48a:	460b      	mov	r3, r1
 801b48c:	005b      	lsls	r3, r3, #1
 801b48e:	440b      	add	r3, r1
 801b490:	009b      	lsls	r3, r3, #2
 801b492:	4413      	add	r3, r2
 801b494:	3304      	adds	r3, #4
 801b496:	681b      	ldr	r3, [r3, #0]
 801b498:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 801b49a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801b49e:	4a42      	ldr	r2, [pc, #264]	; (801b5a8 <RegionEU868RxConfig+0x18c>)
 801b4a0:	5cd3      	ldrb	r3, [r2, r3]
 801b4a2:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 801b4a4:	4b3e      	ldr	r3, [pc, #248]	; (801b5a0 <RegionEU868RxConfig+0x184>)
 801b4a6:	68db      	ldr	r3, [r3, #12]
 801b4a8:	6938      	ldr	r0, [r7, #16]
 801b4aa:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 801b4ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801b4b0:	2b07      	cmp	r3, #7
 801b4b2:	d128      	bne.n	801b506 <RegionEU868RxConfig+0xea>
    {
        modem = MODEM_FSK;
 801b4b4:	2300      	movs	r3, #0
 801b4b6:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 801b4b8:	4b39      	ldr	r3, [pc, #228]	; (801b5a0 <RegionEU868RxConfig+0x184>)
 801b4ba:	699c      	ldr	r4, [r3, #24]
 801b4bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801b4c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801b4c4:	fb02 f303 	mul.w	r3, r2, r3
 801b4c8:	4619      	mov	r1, r3
 801b4ca:	687b      	ldr	r3, [r7, #4]
 801b4cc:	689b      	ldr	r3, [r3, #8]
 801b4ce:	b29b      	uxth	r3, r3
 801b4d0:	687a      	ldr	r2, [r7, #4]
 801b4d2:	7c92      	ldrb	r2, [r2, #18]
 801b4d4:	7df8      	ldrb	r0, [r7, #23]
 801b4d6:	9209      	str	r2, [sp, #36]	; 0x24
 801b4d8:	2200      	movs	r2, #0
 801b4da:	9208      	str	r2, [sp, #32]
 801b4dc:	2200      	movs	r2, #0
 801b4de:	9207      	str	r2, [sp, #28]
 801b4e0:	2200      	movs	r2, #0
 801b4e2:	9206      	str	r2, [sp, #24]
 801b4e4:	2201      	movs	r2, #1
 801b4e6:	9205      	str	r2, [sp, #20]
 801b4e8:	2200      	movs	r2, #0
 801b4ea:	9204      	str	r2, [sp, #16]
 801b4ec:	2200      	movs	r2, #0
 801b4ee:	9203      	str	r2, [sp, #12]
 801b4f0:	9302      	str	r3, [sp, #8]
 801b4f2:	2305      	movs	r3, #5
 801b4f4:	9301      	str	r3, [sp, #4]
 801b4f6:	4b2d      	ldr	r3, [pc, #180]	; (801b5ac <RegionEU868RxConfig+0x190>)
 801b4f8:	9300      	str	r3, [sp, #0]
 801b4fa:	2300      	movs	r3, #0
 801b4fc:	460a      	mov	r2, r1
 801b4fe:	f24c 3150 	movw	r1, #50000	; 0xc350
 801b502:	47a0      	blx	r4
 801b504:	e024      	b.n	801b550 <RegionEU868RxConfig+0x134>
    }
    else
    {
        modem = MODEM_LORA;
 801b506:	2301      	movs	r3, #1
 801b508:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 801b50a:	4b25      	ldr	r3, [pc, #148]	; (801b5a0 <RegionEU868RxConfig+0x184>)
 801b50c:	699c      	ldr	r4, [r3, #24]
 801b50e:	687b      	ldr	r3, [r7, #4]
 801b510:	789b      	ldrb	r3, [r3, #2]
 801b512:	461d      	mov	r5, r3
 801b514:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801b518:	687b      	ldr	r3, [r7, #4]
 801b51a:	689b      	ldr	r3, [r3, #8]
 801b51c:	b29b      	uxth	r3, r3
 801b51e:	687a      	ldr	r2, [r7, #4]
 801b520:	7c92      	ldrb	r2, [r2, #18]
 801b522:	7df8      	ldrb	r0, [r7, #23]
 801b524:	9209      	str	r2, [sp, #36]	; 0x24
 801b526:	2201      	movs	r2, #1
 801b528:	9208      	str	r2, [sp, #32]
 801b52a:	2200      	movs	r2, #0
 801b52c:	9207      	str	r2, [sp, #28]
 801b52e:	2200      	movs	r2, #0
 801b530:	9206      	str	r2, [sp, #24]
 801b532:	2200      	movs	r2, #0
 801b534:	9205      	str	r2, [sp, #20]
 801b536:	2200      	movs	r2, #0
 801b538:	9204      	str	r2, [sp, #16]
 801b53a:	2200      	movs	r2, #0
 801b53c:	9203      	str	r2, [sp, #12]
 801b53e:	9302      	str	r3, [sp, #8]
 801b540:	2308      	movs	r3, #8
 801b542:	9301      	str	r3, [sp, #4]
 801b544:	2300      	movs	r3, #0
 801b546:	9300      	str	r3, [sp, #0]
 801b548:	2301      	movs	r3, #1
 801b54a:	460a      	mov	r2, r1
 801b54c:	4629      	mov	r1, r5
 801b54e:	47a0      	blx	r4
    }

    if( rxConfig->RepeaterSupport == true )
 801b550:	687b      	ldr	r3, [r7, #4]
 801b552:	7c5b      	ldrb	r3, [r3, #17]
 801b554:	2b00      	cmp	r3, #0
 801b556:	d005      	beq.n	801b564 <RegionEU868RxConfig+0x148>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 801b558:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801b55c:	4a14      	ldr	r2, [pc, #80]	; (801b5b0 <RegionEU868RxConfig+0x194>)
 801b55e:	5cd3      	ldrb	r3, [r2, r3]
 801b560:	75bb      	strb	r3, [r7, #22]
 801b562:	e004      	b.n	801b56e <RegionEU868RxConfig+0x152>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 801b564:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801b568:	4a12      	ldr	r2, [pc, #72]	; (801b5b4 <RegionEU868RxConfig+0x198>)
 801b56a:	5cd3      	ldrb	r3, [r2, r3]
 801b56c:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801b56e:	4b0c      	ldr	r3, [pc, #48]	; (801b5a0 <RegionEU868RxConfig+0x184>)
 801b570:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801b572:	7dba      	ldrb	r2, [r7, #22]
 801b574:	320d      	adds	r2, #13
 801b576:	b2d1      	uxtb	r1, r2
 801b578:	7dfa      	ldrb	r2, [r7, #23]
 801b57a:	4610      	mov	r0, r2
 801b57c:	4798      	blx	r3
    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801b57e:	687b      	ldr	r3, [r7, #4]
 801b580:	7cdb      	ldrb	r3, [r3, #19]
 801b582:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801b586:	6939      	ldr	r1, [r7, #16]
 801b588:	4618      	mov	r0, r3
 801b58a:	f7ff fa6d 	bl	801aa68 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 801b58e:	683b      	ldr	r3, [r7, #0]
 801b590:	7bfa      	ldrb	r2, [r7, #15]
 801b592:	701a      	strb	r2, [r3, #0]
    return true;
 801b594:	2301      	movs	r3, #1
}
 801b596:	4618      	mov	r0, r3
 801b598:	3718      	adds	r7, #24
 801b59a:	46bd      	mov	sp, r7
 801b59c:	bdb0      	pop	{r4, r5, r7, pc}
 801b59e:	bf00      	nop
 801b5a0:	08026710 	.word	0x08026710
 801b5a4:	20001178 	.word	0x20001178
 801b5a8:	08026654 	.word	0x08026654
 801b5ac:	00014585 	.word	0x00014585
 801b5b0:	08026684 	.word	0x08026684
 801b5b4:	0802667c 	.word	0x0802667c

0801b5b8 <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801b5b8:	b590      	push	{r4, r7, lr}
 801b5ba:	b093      	sub	sp, #76	; 0x4c
 801b5bc:	af0a      	add	r7, sp, #40	; 0x28
 801b5be:	60f8      	str	r0, [r7, #12]
 801b5c0:	60b9      	str	r1, [r7, #8]
 801b5c2:	607a      	str	r2, [r7, #4]
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 801b5c4:	68fb      	ldr	r3, [r7, #12]
 801b5c6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b5ca:	461a      	mov	r2, r3
 801b5cc:	4b5c      	ldr	r3, [pc, #368]	; (801b740 <RegionEU868TxConfig+0x188>)
 801b5ce:	5c9b      	ldrb	r3, [r3, r2]
 801b5d0:	77bb      	strb	r3, [r7, #30]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 801b5d2:	68fb      	ldr	r3, [r7, #12]
 801b5d4:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801b5d8:	68fb      	ldr	r3, [r7, #12]
 801b5da:	781b      	ldrb	r3, [r3, #0]
 801b5dc:	4619      	mov	r1, r3
 801b5de:	4a59      	ldr	r2, [pc, #356]	; (801b744 <RegionEU868TxConfig+0x18c>)
 801b5e0:	460b      	mov	r3, r1
 801b5e2:	005b      	lsls	r3, r3, #1
 801b5e4:	440b      	add	r3, r1
 801b5e6:	009b      	lsls	r3, r3, #2
 801b5e8:	4413      	add	r3, r2
 801b5ea:	3309      	adds	r3, #9
 801b5ec:	781b      	ldrb	r3, [r3, #0]
 801b5ee:	4619      	mov	r1, r3
 801b5f0:	4a54      	ldr	r2, [pc, #336]	; (801b744 <RegionEU868TxConfig+0x18c>)
 801b5f2:	460b      	mov	r3, r1
 801b5f4:	009b      	lsls	r3, r3, #2
 801b5f6:	440b      	add	r3, r1
 801b5f8:	009b      	lsls	r3, r3, #2
 801b5fa:	4413      	add	r3, r2
 801b5fc:	33c2      	adds	r3, #194	; 0xc2
 801b5fe:	f993 1000 	ldrsb.w	r1, [r3]
 801b602:	68fb      	ldr	r3, [r7, #12]
 801b604:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801b608:	4b4f      	ldr	r3, [pc, #316]	; (801b748 <RegionEU868TxConfig+0x190>)
 801b60a:	f7ff fabf 	bl	801ab8c <LimitTxPower>
 801b60e:	4603      	mov	r3, r0
 801b610:	777b      	strb	r3, [r7, #29]
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
 801b612:	68fb      	ldr	r3, [r7, #12]
 801b614:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b618:	4618      	mov	r0, r3
 801b61a:	f7ff fa99 	bl	801ab50 <GetBandwidth>
 801b61e:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801b620:	2300      	movs	r3, #0
 801b622:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 801b624:	68fb      	ldr	r3, [r7, #12]
 801b626:	6859      	ldr	r1, [r3, #4]
 801b628:	68fb      	ldr	r3, [r7, #12]
 801b62a:	689a      	ldr	r2, [r3, #8]
 801b62c:	f997 301d 	ldrsb.w	r3, [r7, #29]
 801b630:	4618      	mov	r0, r3
 801b632:	f7ff f8cb 	bl	801a7cc <RegionCommonComputeTxPower>
 801b636:	4603      	mov	r3, r0
 801b638:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 801b63a:	4b44      	ldr	r3, [pc, #272]	; (801b74c <RegionEU868TxConfig+0x194>)
 801b63c:	68da      	ldr	r2, [r3, #12]
 801b63e:	68fb      	ldr	r3, [r7, #12]
 801b640:	781b      	ldrb	r3, [r3, #0]
 801b642:	4618      	mov	r0, r3
 801b644:	493f      	ldr	r1, [pc, #252]	; (801b744 <RegionEU868TxConfig+0x18c>)
 801b646:	4603      	mov	r3, r0
 801b648:	005b      	lsls	r3, r3, #1
 801b64a:	4403      	add	r3, r0
 801b64c:	009b      	lsls	r3, r3, #2
 801b64e:	440b      	add	r3, r1
 801b650:	681b      	ldr	r3, [r3, #0]
 801b652:	4618      	mov	r0, r3
 801b654:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 801b656:	68fb      	ldr	r3, [r7, #12]
 801b658:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b65c:	2b07      	cmp	r3, #7
 801b65e:	d124      	bne.n	801b6aa <RegionEU868TxConfig+0xf2>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 801b660:	2300      	movs	r3, #0
 801b662:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 801b664:	4b39      	ldr	r3, [pc, #228]	; (801b74c <RegionEU868TxConfig+0x194>)
 801b666:	69dc      	ldr	r4, [r3, #28]
 801b668:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801b66c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801b670:	fb02 f303 	mul.w	r3, r2, r3
 801b674:	461a      	mov	r2, r3
 801b676:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801b67a:	7ff8      	ldrb	r0, [r7, #31]
 801b67c:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 801b680:	9308      	str	r3, [sp, #32]
 801b682:	2300      	movs	r3, #0
 801b684:	9307      	str	r3, [sp, #28]
 801b686:	2300      	movs	r3, #0
 801b688:	9306      	str	r3, [sp, #24]
 801b68a:	2300      	movs	r3, #0
 801b68c:	9305      	str	r3, [sp, #20]
 801b68e:	2301      	movs	r3, #1
 801b690:	9304      	str	r3, [sp, #16]
 801b692:	2300      	movs	r3, #0
 801b694:	9303      	str	r3, [sp, #12]
 801b696:	2305      	movs	r3, #5
 801b698:	9302      	str	r3, [sp, #8]
 801b69a:	2300      	movs	r3, #0
 801b69c:	9301      	str	r3, [sp, #4]
 801b69e:	9200      	str	r2, [sp, #0]
 801b6a0:	69bb      	ldr	r3, [r7, #24]
 801b6a2:	f246 12a8 	movw	r2, #25000	; 0x61a8
 801b6a6:	47a0      	blx	r4
 801b6a8:	e01d      	b.n	801b6e6 <RegionEU868TxConfig+0x12e>
    }
    else
    {
        modem = MODEM_LORA;
 801b6aa:	2301      	movs	r3, #1
 801b6ac:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801b6ae:	4b27      	ldr	r3, [pc, #156]	; (801b74c <RegionEU868TxConfig+0x194>)
 801b6b0:	69dc      	ldr	r4, [r3, #28]
 801b6b2:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801b6b6:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801b6ba:	7ff8      	ldrb	r0, [r7, #31]
 801b6bc:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 801b6c0:	9208      	str	r2, [sp, #32]
 801b6c2:	2200      	movs	r2, #0
 801b6c4:	9207      	str	r2, [sp, #28]
 801b6c6:	2200      	movs	r2, #0
 801b6c8:	9206      	str	r2, [sp, #24]
 801b6ca:	2200      	movs	r2, #0
 801b6cc:	9205      	str	r2, [sp, #20]
 801b6ce:	2201      	movs	r2, #1
 801b6d0:	9204      	str	r2, [sp, #16]
 801b6d2:	2200      	movs	r2, #0
 801b6d4:	9203      	str	r2, [sp, #12]
 801b6d6:	2208      	movs	r2, #8
 801b6d8:	9202      	str	r2, [sp, #8]
 801b6da:	2201      	movs	r2, #1
 801b6dc:	9201      	str	r2, [sp, #4]
 801b6de:	9300      	str	r3, [sp, #0]
 801b6e0:	69bb      	ldr	r3, [r7, #24]
 801b6e2:	2200      	movs	r2, #0
 801b6e4:	47a0      	blx	r4
    }
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801b6e6:	68fb      	ldr	r3, [r7, #12]
 801b6e8:	781b      	ldrb	r3, [r3, #0]
 801b6ea:	4619      	mov	r1, r3
 801b6ec:	4a15      	ldr	r2, [pc, #84]	; (801b744 <RegionEU868TxConfig+0x18c>)
 801b6ee:	460b      	mov	r3, r1
 801b6f0:	005b      	lsls	r3, r3, #1
 801b6f2:	440b      	add	r3, r1
 801b6f4:	009b      	lsls	r3, r3, #2
 801b6f6:	4413      	add	r3, r2
 801b6f8:	681a      	ldr	r2, [r3, #0]
 801b6fa:	68fb      	ldr	r3, [r7, #12]
 801b6fc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b700:	4619      	mov	r1, r3
 801b702:	4610      	mov	r0, r2
 801b704:	f7ff f9ee 	bl	801aae4 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 801b708:	68fb      	ldr	r3, [r7, #12]
 801b70a:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801b70e:	68fb      	ldr	r3, [r7, #12]
 801b710:	899b      	ldrh	r3, [r3, #12]
 801b712:	4619      	mov	r1, r3
 801b714:	4610      	mov	r0, r2
 801b716:	f7ff facb 	bl	801acb0 <GetTimeOnAir>
 801b71a:	4602      	mov	r2, r0
 801b71c:	687b      	ldr	r3, [r7, #4]
 801b71e:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 801b720:	4b0a      	ldr	r3, [pc, #40]	; (801b74c <RegionEU868TxConfig+0x194>)
 801b722:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801b724:	68fa      	ldr	r2, [r7, #12]
 801b726:	8992      	ldrh	r2, [r2, #12]
 801b728:	b2d1      	uxtb	r1, r2
 801b72a:	7ffa      	ldrb	r2, [r7, #31]
 801b72c:	4610      	mov	r0, r2
 801b72e:	4798      	blx	r3

    *txPower = txPowerLimited;
 801b730:	68bb      	ldr	r3, [r7, #8]
 801b732:	7f7a      	ldrb	r2, [r7, #29]
 801b734:	701a      	strb	r2, [r3, #0]
    return true;
 801b736:	2301      	movs	r3, #1
}
 801b738:	4618      	mov	r0, r3
 801b73a:	3724      	adds	r7, #36	; 0x24
 801b73c:	46bd      	mov	sp, r7
 801b73e:	bd90      	pop	{r4, r7, pc}
 801b740:	08026654 	.word	0x08026654
 801b744:	20001178 	.word	0x20001178
 801b748:	200012b0 	.word	0x200012b0
 801b74c:	08026710 	.word	0x08026710

0801b750 <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801b750:	b590      	push	{r4, r7, lr}
 801b752:	b093      	sub	sp, #76	; 0x4c
 801b754:	af00      	add	r7, sp, #0
 801b756:	60f8      	str	r0, [r7, #12]
 801b758:	60b9      	str	r1, [r7, #8]
 801b75a:	607a      	str	r2, [r7, #4]
 801b75c:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801b75e:	2307      	movs	r3, #7
 801b760:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 801b764:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801b768:	2200      	movs	r2, #0
 801b76a:	601a      	str	r2, [r3, #0]
 801b76c:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801b76e:	2300      	movs	r3, #0
 801b770:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
    uint8_t bytesProcessed = 0;
 801b774:	2300      	movs	r3, #0
 801b776:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    uint16_t chMask = 0;
 801b77a:	2300      	movs	r3, #0
 801b77c:	877b      	strh	r3, [r7, #58]	; 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801b77e:	e083      	b.n	801b888 <RegionEU868LinkAdrReq+0x138>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 801b780:	68fb      	ldr	r3, [r7, #12]
 801b782:	685a      	ldr	r2, [r3, #4]
 801b784:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801b788:	4413      	add	r3, r2
 801b78a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 801b78e:	4611      	mov	r1, r2
 801b790:	4618      	mov	r0, r3
 801b792:	f7fe feed 	bl	801a570 <RegionCommonParseLinkAdrReq>
 801b796:	4603      	mov	r3, r0
 801b798:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44

        if( nextIndex == 0 )
 801b79c:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801b7a0:	2b00      	cmp	r3, #0
 801b7a2:	d079      	beq.n	801b898 <RegionEU868LinkAdrReq+0x148>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 801b7a4:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801b7a8:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801b7ac:	4413      	add	r3, r2
 801b7ae:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 801b7b2:	2307      	movs	r3, #7
 801b7b4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 801b7b8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801b7bc:	877b      	strh	r3, [r7, #58]	; 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 801b7be:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801b7c2:	2b00      	cmp	r3, #0
 801b7c4:	d109      	bne.n	801b7da <RegionEU868LinkAdrReq+0x8a>
 801b7c6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801b7c8:	2b00      	cmp	r3, #0
 801b7ca:	d106      	bne.n	801b7da <RegionEU868LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 801b7cc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801b7d0:	f023 0301 	bic.w	r3, r3, #1
 801b7d4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801b7d8:	e056      	b.n	801b888 <RegionEU868LinkAdrReq+0x138>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 801b7da:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801b7de:	2b00      	cmp	r3, #0
 801b7e0:	d003      	beq.n	801b7ea <RegionEU868LinkAdrReq+0x9a>
 801b7e2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801b7e6:	2b05      	cmp	r3, #5
 801b7e8:	d903      	bls.n	801b7f2 <RegionEU868LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 801b7ea:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 801b7ee:	2b06      	cmp	r3, #6
 801b7f0:	d906      	bls.n	801b800 <RegionEU868LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 801b7f2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801b7f6:	f023 0301 	bic.w	r3, r3, #1
 801b7fa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801b7fe:	e043      	b.n	801b888 <RegionEU868LinkAdrReq+0x138>
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 801b800:	2300      	movs	r3, #0
 801b802:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 801b806:	e03b      	b.n	801b880 <RegionEU868LinkAdrReq+0x130>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 801b808:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801b80c:	2b06      	cmp	r3, #6
 801b80e:	d117      	bne.n	801b840 <RegionEU868LinkAdrReq+0xf0>
                {
                    if( NvmCtx.Channels[i].Frequency != 0 )
 801b810:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 801b814:	495a      	ldr	r1, [pc, #360]	; (801b980 <RegionEU868LinkAdrReq+0x230>)
 801b816:	4613      	mov	r3, r2
 801b818:	005b      	lsls	r3, r3, #1
 801b81a:	4413      	add	r3, r2
 801b81c:	009b      	lsls	r3, r3, #2
 801b81e:	440b      	add	r3, r1
 801b820:	681b      	ldr	r3, [r3, #0]
 801b822:	2b00      	cmp	r3, #0
 801b824:	d027      	beq.n	801b876 <RegionEU868LinkAdrReq+0x126>
                    {
                        chMask |= 1 << i;
 801b826:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801b82a:	2201      	movs	r2, #1
 801b82c:	fa02 f303 	lsl.w	r3, r2, r3
 801b830:	b21a      	sxth	r2, r3
 801b832:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801b834:	b21b      	sxth	r3, r3
 801b836:	4313      	orrs	r3, r2
 801b838:	b21b      	sxth	r3, r3
 801b83a:	b29b      	uxth	r3, r3
 801b83c:	877b      	strh	r3, [r7, #58]	; 0x3a
 801b83e:	e01a      	b.n	801b876 <RegionEU868LinkAdrReq+0x126>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 801b840:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801b842:	461a      	mov	r2, r3
 801b844:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801b848:	fa42 f303 	asr.w	r3, r2, r3
 801b84c:	f003 0301 	and.w	r3, r3, #1
 801b850:	2b00      	cmp	r3, #0
 801b852:	d010      	beq.n	801b876 <RegionEU868LinkAdrReq+0x126>
                        ( NvmCtx.Channels[i].Frequency == 0 ) )
 801b854:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 801b858:	4949      	ldr	r1, [pc, #292]	; (801b980 <RegionEU868LinkAdrReq+0x230>)
 801b85a:	4613      	mov	r3, r2
 801b85c:	005b      	lsls	r3, r3, #1
 801b85e:	4413      	add	r3, r2
 801b860:	009b      	lsls	r3, r3, #2
 801b862:	440b      	add	r3, r1
 801b864:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 801b866:	2b00      	cmp	r3, #0
 801b868:	d105      	bne.n	801b876 <RegionEU868LinkAdrReq+0x126>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 801b86a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801b86e:	f023 0301 	bic.w	r3, r3, #1
 801b872:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 801b876:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801b87a:	3301      	adds	r3, #1
 801b87c:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 801b880:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801b884:	2b0f      	cmp	r3, #15
 801b886:	d9bf      	bls.n	801b808 <RegionEU868LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 801b888:	68fb      	ldr	r3, [r7, #12]
 801b88a:	7a1b      	ldrb	r3, [r3, #8]
 801b88c:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801b890:	429a      	cmp	r2, r3
 801b892:	f4ff af75 	bcc.w	801b780 <RegionEU868LinkAdrReq+0x30>
 801b896:	e000      	b.n	801b89a <RegionEU868LinkAdrReq+0x14a>
            break; // break loop, since no more request has been found
 801b898:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801b89a:	2302      	movs	r3, #2
 801b89c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 801b8a0:	68fb      	ldr	r3, [r7, #12]
 801b8a2:	7a5b      	ldrb	r3, [r3, #9]
 801b8a4:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    phyParam = RegionEU868GetPhyParam( &getPhy );
 801b8a8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 801b8ac:	4618      	mov	r0, r3
 801b8ae:	f7ff fa4d 	bl	801ad4c <RegionEU868GetPhyParam>
 801b8b2:	4603      	mov	r3, r0
 801b8b4:	633b      	str	r3, [r7, #48]	; 0x30

    linkAdrVerifyParams.Status = status;
 801b8b6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801b8ba:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 801b8bc:	68fb      	ldr	r3, [r7, #12]
 801b8be:	7a9b      	ldrb	r3, [r3, #10]
 801b8c0:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801b8c2:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 801b8c6:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 801b8c8:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 801b8cc:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 801b8ce:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801b8d2:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 801b8d4:	68fb      	ldr	r3, [r7, #12]
 801b8d6:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801b8da:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 801b8dc:	68fb      	ldr	r3, [r7, #12]
 801b8de:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801b8e2:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 801b8e4:	68fb      	ldr	r3, [r7, #12]
 801b8e6:	7b5b      	ldrb	r3, [r3, #13]
 801b8e8:	b25b      	sxtb	r3, r3
 801b8ea:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 801b8ec:	2310      	movs	r3, #16
 801b8ee:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 801b8f0:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 801b8f4:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 801b8f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b8f8:	b25b      	sxtb	r3, r3
 801b8fa:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 801b8fe:	2307      	movs	r3, #7
 801b900:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 801b904:	4b1e      	ldr	r3, [pc, #120]	; (801b980 <RegionEU868LinkAdrReq+0x230>)
 801b906:	62bb      	str	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 801b908:	2307      	movs	r3, #7
 801b90a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 801b90e:	2300      	movs	r3, #0
 801b910:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 801b914:	68fb      	ldr	r3, [r7, #12]
 801b916:	681b      	ldr	r3, [r3, #0]
 801b918:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801b91a:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 801b91e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801b922:	1c9a      	adds	r2, r3, #2
 801b924:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801b928:	1c59      	adds	r1, r3, #1
 801b92a:	f107 0010 	add.w	r0, r7, #16
 801b92e:	4623      	mov	r3, r4
 801b930:	f7fe fe6f 	bl	801a612 <RegionCommonLinkAdrReqVerifyParams>
 801b934:	4603      	mov	r3, r0
 801b936:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801b93a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801b93e:	2b07      	cmp	r3, #7
 801b940:	d108      	bne.n	801b954 <RegionEU868LinkAdrReq+0x204>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) NvmCtx.ChannelsMask, 0, sizeof( NvmCtx.ChannelsMask ) );
 801b942:	2202      	movs	r2, #2
 801b944:	2100      	movs	r1, #0
 801b946:	480f      	ldr	r0, [pc, #60]	; (801b984 <RegionEU868LinkAdrReq+0x234>)
 801b948:	f001 fe4a 	bl	801d5e0 <memset1>
        // Update the channels mask
        NvmCtx.ChannelsMask[0] = chMask;
 801b94c:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801b94e:	4b0c      	ldr	r3, [pc, #48]	; (801b980 <RegionEU868LinkAdrReq+0x230>)
 801b950:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 801b954:	f997 203d 	ldrsb.w	r2, [r7, #61]	; 0x3d
 801b958:	68bb      	ldr	r3, [r7, #8]
 801b95a:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 801b95c:	f997 203e 	ldrsb.w	r2, [r7, #62]	; 0x3e
 801b960:	687b      	ldr	r3, [r7, #4]
 801b962:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 801b964:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 801b968:	683b      	ldr	r3, [r7, #0]
 801b96a:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 801b96c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801b96e:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801b972:	701a      	strb	r2, [r3, #0]

    return status;
 801b974:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 801b978:	4618      	mov	r0, r3
 801b97a:	374c      	adds	r7, #76	; 0x4c
 801b97c:	46bd      	mov	sp, r7
 801b97e:	bd90      	pop	{r4, r7, pc}
 801b980:	20001178 	.word	0x20001178
 801b984:	200012b0 	.word	0x200012b0

0801b988 <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 801b988:	b580      	push	{r7, lr}
 801b98a:	b084      	sub	sp, #16
 801b98c:	af00      	add	r7, sp, #0
 801b98e:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 801b990:	2307      	movs	r3, #7
 801b992:	73fb      	strb	r3, [r7, #15]
    uint8_t band = 0;
 801b994:	2300      	movs	r3, #0
 801b996:	73bb      	strb	r3, [r7, #14]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 801b998:	687b      	ldr	r3, [r7, #4]
 801b99a:	685b      	ldr	r3, [r3, #4]
 801b99c:	f107 020e 	add.w	r2, r7, #14
 801b9a0:	4611      	mov	r1, r2
 801b9a2:	4618      	mov	r0, r3
 801b9a4:	f7ff f90e 	bl	801abc4 <VerifyRfFreq>
 801b9a8:	4603      	mov	r3, r0
 801b9aa:	f083 0301 	eor.w	r3, r3, #1
 801b9ae:	b2db      	uxtb	r3, r3
 801b9b0:	2b00      	cmp	r3, #0
 801b9b2:	d003      	beq.n	801b9bc <RegionEU868RxParamSetupReq+0x34>
    {
        status &= 0xFE; // Channel frequency KO
 801b9b4:	7bfb      	ldrb	r3, [r7, #15]
 801b9b6:	f023 0301 	bic.w	r3, r3, #1
 801b9ba:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 801b9bc:	687b      	ldr	r3, [r7, #4]
 801b9be:	f993 3000 	ldrsb.w	r3, [r3]
 801b9c2:	2207      	movs	r2, #7
 801b9c4:	2100      	movs	r1, #0
 801b9c6:	4618      	mov	r0, r3
 801b9c8:	f7fe fc6a 	bl	801a2a0 <RegionCommonValueInRange>
 801b9cc:	4603      	mov	r3, r0
 801b9ce:	2b00      	cmp	r3, #0
 801b9d0:	d103      	bne.n	801b9da <RegionEU868RxParamSetupReq+0x52>
    {
        status &= 0xFD; // Datarate KO
 801b9d2:	7bfb      	ldrb	r3, [r7, #15]
 801b9d4:	f023 0302 	bic.w	r3, r3, #2
 801b9d8:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 801b9da:	687b      	ldr	r3, [r7, #4]
 801b9dc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b9e0:	2205      	movs	r2, #5
 801b9e2:	2100      	movs	r1, #0
 801b9e4:	4618      	mov	r0, r3
 801b9e6:	f7fe fc5b 	bl	801a2a0 <RegionCommonValueInRange>
 801b9ea:	4603      	mov	r3, r0
 801b9ec:	2b00      	cmp	r3, #0
 801b9ee:	d103      	bne.n	801b9f8 <RegionEU868RxParamSetupReq+0x70>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 801b9f0:	7bfb      	ldrb	r3, [r7, #15]
 801b9f2:	f023 0304 	bic.w	r3, r3, #4
 801b9f6:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 801b9f8:	7bfb      	ldrb	r3, [r7, #15]
}
 801b9fa:	4618      	mov	r0, r3
 801b9fc:	3710      	adds	r7, #16
 801b9fe:	46bd      	mov	sp, r7
 801ba00:	bd80      	pop	{r7, pc}
	...

0801ba04 <RegionEU868NewChannelReq>:

uint8_t RegionEU868NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 801ba04:	b580      	push	{r7, lr}
 801ba06:	b086      	sub	sp, #24
 801ba08:	af00      	add	r7, sp, #0
 801ba0a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 801ba0c:	2303      	movs	r3, #3
 801ba0e:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 801ba10:	687b      	ldr	r3, [r7, #4]
 801ba12:	681b      	ldr	r3, [r3, #0]
 801ba14:	681b      	ldr	r3, [r3, #0]
 801ba16:	2b00      	cmp	r3, #0
 801ba18:	d114      	bne.n	801ba44 <RegionEU868NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 801ba1a:	687b      	ldr	r3, [r7, #4]
 801ba1c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801ba20:	b2db      	uxtb	r3, r3
 801ba22:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 801ba24:	f107 0308 	add.w	r3, r7, #8
 801ba28:	4618      	mov	r0, r3
 801ba2a:	f000 f9e5 	bl	801bdf8 <RegionEU868ChannelsRemove>
 801ba2e:	4603      	mov	r3, r0
 801ba30:	f083 0301 	eor.w	r3, r3, #1
 801ba34:	b2db      	uxtb	r3, r3
 801ba36:	2b00      	cmp	r3, #0
 801ba38:	d03b      	beq.n	801bab2 <RegionEU868NewChannelReq+0xae>
        {
            status &= 0xFC;
 801ba3a:	7dfb      	ldrb	r3, [r7, #23]
 801ba3c:	f023 0303 	bic.w	r3, r3, #3
 801ba40:	75fb      	strb	r3, [r7, #23]
 801ba42:	e036      	b.n	801bab2 <RegionEU868NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 801ba44:	687b      	ldr	r3, [r7, #4]
 801ba46:	681b      	ldr	r3, [r3, #0]
 801ba48:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 801ba4a:	687b      	ldr	r3, [r7, #4]
 801ba4c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801ba50:	b2db      	uxtb	r3, r3
 801ba52:	743b      	strb	r3, [r7, #16]

        switch( RegionEU868ChannelAdd( &channelAdd ) )
 801ba54:	f107 030c 	add.w	r3, r7, #12
 801ba58:	4618      	mov	r0, r3
 801ba5a:	f000 f92f 	bl	801bcbc <RegionEU868ChannelAdd>
 801ba5e:	4603      	mov	r3, r0
 801ba60:	2b06      	cmp	r3, #6
 801ba62:	d820      	bhi.n	801baa6 <RegionEU868NewChannelReq+0xa2>
 801ba64:	a201      	add	r2, pc, #4	; (adr r2, 801ba6c <RegionEU868NewChannelReq+0x68>)
 801ba66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ba6a:	bf00      	nop
 801ba6c:	0801bab1 	.word	0x0801bab1
 801ba70:	0801baa7 	.word	0x0801baa7
 801ba74:	0801baa7 	.word	0x0801baa7
 801ba78:	0801baa7 	.word	0x0801baa7
 801ba7c:	0801ba89 	.word	0x0801ba89
 801ba80:	0801ba93 	.word	0x0801ba93
 801ba84:	0801ba9d 	.word	0x0801ba9d
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 801ba88:	7dfb      	ldrb	r3, [r7, #23]
 801ba8a:	f023 0301 	bic.w	r3, r3, #1
 801ba8e:	75fb      	strb	r3, [r7, #23]
                break;
 801ba90:	e00f      	b.n	801bab2 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 801ba92:	7dfb      	ldrb	r3, [r7, #23]
 801ba94:	f023 0302 	bic.w	r3, r3, #2
 801ba98:	75fb      	strb	r3, [r7, #23]
                break;
 801ba9a:	e00a      	b.n	801bab2 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 801ba9c:	7dfb      	ldrb	r3, [r7, #23]
 801ba9e:	f023 0303 	bic.w	r3, r3, #3
 801baa2:	75fb      	strb	r3, [r7, #23]
                break;
 801baa4:	e005      	b.n	801bab2 <RegionEU868NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 801baa6:	7dfb      	ldrb	r3, [r7, #23]
 801baa8:	f023 0303 	bic.w	r3, r3, #3
 801baac:	75fb      	strb	r3, [r7, #23]
                break;
 801baae:	e000      	b.n	801bab2 <RegionEU868NewChannelReq+0xae>
                break;
 801bab0:	bf00      	nop
            }
        }
    }

    return status;
 801bab2:	7dfb      	ldrb	r3, [r7, #23]
}
 801bab4:	4618      	mov	r0, r3
 801bab6:	3718      	adds	r7, #24
 801bab8:	46bd      	mov	sp, r7
 801baba:	bd80      	pop	{r7, pc}

0801babc <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 801babc:	b480      	push	{r7}
 801babe:	b083      	sub	sp, #12
 801bac0:	af00      	add	r7, sp, #0
 801bac2:	6078      	str	r0, [r7, #4]
    return -1;
 801bac4:	f04f 33ff 	mov.w	r3, #4294967295
}
 801bac8:	4618      	mov	r0, r3
 801baca:	370c      	adds	r7, #12
 801bacc:	46bd      	mov	sp, r7
 801bace:	bc80      	pop	{r7}
 801bad0:	4770      	bx	lr
	...

0801bad4 <RegionEU868DlChannelReq>:

uint8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 801bad4:	b580      	push	{r7, lr}
 801bad6:	b084      	sub	sp, #16
 801bad8:	af00      	add	r7, sp, #0
 801bada:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 801badc:	2303      	movs	r3, #3
 801bade:	73fb      	strb	r3, [r7, #15]
    uint8_t band = 0;
 801bae0:	2300      	movs	r3, #0
 801bae2:	73bb      	strb	r3, [r7, #14]

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 801bae4:	687b      	ldr	r3, [r7, #4]
 801bae6:	685b      	ldr	r3, [r3, #4]
 801bae8:	f107 020e 	add.w	r2, r7, #14
 801baec:	4611      	mov	r1, r2
 801baee:	4618      	mov	r0, r3
 801baf0:	f7ff f868 	bl	801abc4 <VerifyRfFreq>
 801baf4:	4603      	mov	r3, r0
 801baf6:	f083 0301 	eor.w	r3, r3, #1
 801bafa:	b2db      	uxtb	r3, r3
 801bafc:	2b00      	cmp	r3, #0
 801bafe:	d003      	beq.n	801bb08 <RegionEU868DlChannelReq+0x34>
    {
        status &= 0xFE;
 801bb00:	7bfb      	ldrb	r3, [r7, #15]
 801bb02:	f023 0301 	bic.w	r3, r3, #1
 801bb06:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( NvmCtx.Channels[dlChannelReq->ChannelId].Frequency == 0 )
 801bb08:	687b      	ldr	r3, [r7, #4]
 801bb0a:	781b      	ldrb	r3, [r3, #0]
 801bb0c:	4619      	mov	r1, r3
 801bb0e:	4a11      	ldr	r2, [pc, #68]	; (801bb54 <RegionEU868DlChannelReq+0x80>)
 801bb10:	460b      	mov	r3, r1
 801bb12:	005b      	lsls	r3, r3, #1
 801bb14:	440b      	add	r3, r1
 801bb16:	009b      	lsls	r3, r3, #2
 801bb18:	4413      	add	r3, r2
 801bb1a:	681b      	ldr	r3, [r3, #0]
 801bb1c:	2b00      	cmp	r3, #0
 801bb1e:	d103      	bne.n	801bb28 <RegionEU868DlChannelReq+0x54>
    {
        status &= 0xFD;
 801bb20:	7bfb      	ldrb	r3, [r7, #15]
 801bb22:	f023 0302 	bic.w	r3, r3, #2
 801bb26:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 801bb28:	7bfb      	ldrb	r3, [r7, #15]
 801bb2a:	2b03      	cmp	r3, #3
 801bb2c:	d10c      	bne.n	801bb48 <RegionEU868DlChannelReq+0x74>
    {
        NvmCtx.Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 801bb2e:	687b      	ldr	r3, [r7, #4]
 801bb30:	781b      	ldrb	r3, [r3, #0]
 801bb32:	4618      	mov	r0, r3
 801bb34:	687b      	ldr	r3, [r7, #4]
 801bb36:	685a      	ldr	r2, [r3, #4]
 801bb38:	4906      	ldr	r1, [pc, #24]	; (801bb54 <RegionEU868DlChannelReq+0x80>)
 801bb3a:	4603      	mov	r3, r0
 801bb3c:	005b      	lsls	r3, r3, #1
 801bb3e:	4403      	add	r3, r0
 801bb40:	009b      	lsls	r3, r3, #2
 801bb42:	440b      	add	r3, r1
 801bb44:	3304      	adds	r3, #4
 801bb46:	601a      	str	r2, [r3, #0]
    }

    return status;
 801bb48:	7bfb      	ldrb	r3, [r7, #15]
}
 801bb4a:	4618      	mov	r0, r3
 801bb4c:	3710      	adds	r7, #16
 801bb4e:	46bd      	mov	sp, r7
 801bb50:	bd80      	pop	{r7, pc}
 801bb52:	bf00      	nop
 801bb54:	20001178 	.word	0x20001178

0801bb58 <RegionEU868AlternateDr>:

int8_t RegionEU868AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 801bb58:	b480      	push	{r7}
 801bb5a:	b083      	sub	sp, #12
 801bb5c:	af00      	add	r7, sp, #0
 801bb5e:	4603      	mov	r3, r0
 801bb60:	460a      	mov	r2, r1
 801bb62:	71fb      	strb	r3, [r7, #7]
 801bb64:	4613      	mov	r3, r2
 801bb66:	71bb      	strb	r3, [r7, #6]
    return currentDr;
 801bb68:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801bb6c:	4618      	mov	r0, r3
 801bb6e:	370c      	adds	r7, #12
 801bb70:	46bd      	mov	sp, r7
 801bb72:	bc80      	pop	{r7}
 801bb74:	4770      	bx	lr
	...

0801bb78 <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801bb78:	b580      	push	{r7, lr}
 801bb7a:	b098      	sub	sp, #96	; 0x60
 801bb7c:	af02      	add	r7, sp, #8
 801bb7e:	60f8      	str	r0, [r7, #12]
 801bb80:	60b9      	str	r1, [r7, #8]
 801bb82:	607a      	str	r2, [r7, #4]
 801bb84:	603b      	str	r3, [r7, #0]
    uint8_t nbEnabledChannels = 0;
 801bb86:	2300      	movs	r3, #0
 801bb88:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    uint8_t nbRestrictedChannels = 0;
 801bb8c:	2300      	movs	r3, #0
 801bb8e:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 801bb92:	2300      	movs	r3, #0
 801bb94:	647b      	str	r3, [r7, #68]	; 0x44
 801bb96:	f107 0348 	add.w	r3, r7, #72	; 0x48
 801bb9a:	2200      	movs	r2, #0
 801bb9c:	601a      	str	r2, [r3, #0]
 801bb9e:	605a      	str	r2, [r3, #4]
 801bba0:	609a      	str	r2, [r3, #8]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801bba2:	230c      	movs	r3, #12
 801bba4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    if( RegionCommonCountChannels( NvmCtx.ChannelsMask, 0, 1 ) == 0 )
 801bba8:	2201      	movs	r2, #1
 801bbaa:	2100      	movs	r1, #0
 801bbac:	4840      	ldr	r0, [pc, #256]	; (801bcb0 <RegionEU868NextChannel+0x138>)
 801bbae:	f7fe fbc8 	bl	801a342 <RegionCommonCountChannels>
 801bbb2:	4603      	mov	r3, r0
 801bbb4:	2b00      	cmp	r3, #0
 801bbb6:	d108      	bne.n	801bbca <RegionEU868NextChannel+0x52>
    { // Reactivate default channels
        NvmCtx.ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 801bbb8:	4b3e      	ldr	r3, [pc, #248]	; (801bcb4 <RegionEU868NextChannel+0x13c>)
 801bbba:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 801bbbe:	f043 0307 	orr.w	r3, r3, #7
 801bbc2:	b29a      	uxth	r2, r3
 801bbc4:	4b3b      	ldr	r3, [pc, #236]	; (801bcb4 <RegionEU868NextChannel+0x13c>)
 801bbc6:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801bbca:	68fb      	ldr	r3, [r7, #12]
 801bbcc:	7a5b      	ldrb	r3, [r3, #9]
 801bbce:	743b      	strb	r3, [r7, #16]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 801bbd0:	68fb      	ldr	r3, [r7, #12]
 801bbd2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801bbd6:	b2db      	uxtb	r3, r3
 801bbd8:	747b      	strb	r3, [r7, #17]
    countChannelsParams.ChannelsMask = NvmCtx.ChannelsMask;
 801bbda:	4b35      	ldr	r3, [pc, #212]	; (801bcb0 <RegionEU868NextChannel+0x138>)
 801bbdc:	617b      	str	r3, [r7, #20]
    countChannelsParams.Channels = NvmCtx.Channels;
 801bbde:	4b35      	ldr	r3, [pc, #212]	; (801bcb4 <RegionEU868NextChannel+0x13c>)
 801bbe0:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Bands = NvmCtx.Bands;
 801bbe2:	4b35      	ldr	r3, [pc, #212]	; (801bcb8 <RegionEU868NextChannel+0x140>)
 801bbe4:	61fb      	str	r3, [r7, #28]
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 801bbe6:	2310      	movs	r3, #16
 801bbe8:	843b      	strh	r3, [r7, #32]
    countChannelsParams.JoinChannels = EU868_JOIN_CHANNELS;
 801bbea:	2307      	movs	r3, #7
 801bbec:	847b      	strh	r3, [r7, #34]	; 0x22

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801bbee:	68fb      	ldr	r3, [r7, #12]
 801bbf0:	681b      	ldr	r3, [r3, #0]
 801bbf2:	627b      	str	r3, [r7, #36]	; 0x24
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 801bbf4:	68fb      	ldr	r3, [r7, #12]
 801bbf6:	685b      	ldr	r3, [r3, #4]
 801bbf8:	62bb      	str	r3, [r7, #40]	; 0x28
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 801bbfa:	68fb      	ldr	r3, [r7, #12]
 801bbfc:	7a9b      	ldrb	r3, [r3, #10]
 801bbfe:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 801bc02:	2306      	movs	r3, #6
 801bc04:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 801bc08:	68fa      	ldr	r2, [r7, #12]
 801bc0a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801bc0e:	320c      	adds	r2, #12
 801bc10:	e892 0003 	ldmia.w	r2, {r0, r1}
 801bc14:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 801bc18:	68fb      	ldr	r3, [r7, #12]
 801bc1a:	7d1b      	ldrb	r3, [r3, #20]
 801bc1c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 801bc20:	68fb      	ldr	r3, [r7, #12]
 801bc22:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801bc26:	68fb      	ldr	r3, [r7, #12]
 801bc28:	8adb      	ldrh	r3, [r3, #22]
 801bc2a:	4619      	mov	r1, r3
 801bc2c:	4610      	mov	r0, r2
 801bc2e:	f7ff f83f 	bl	801acb0 <GetTimeOnAir>
 801bc32:	4603      	mov	r3, r0
 801bc34:	63fb      	str	r3, [r7, #60]	; 0x3c

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 801bc36:	f107 0310 	add.w	r3, r7, #16
 801bc3a:	643b      	str	r3, [r7, #64]	; 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 801bc3c:	f107 0156 	add.w	r1, r7, #86	; 0x56
 801bc40:	f107 0244 	add.w	r2, r7, #68	; 0x44
 801bc44:	f107 0024 	add.w	r0, r7, #36	; 0x24
 801bc48:	687b      	ldr	r3, [r7, #4]
 801bc4a:	9301      	str	r3, [sp, #4]
 801bc4c:	f107 0355 	add.w	r3, r7, #85	; 0x55
 801bc50:	9300      	str	r3, [sp, #0]
 801bc52:	460b      	mov	r3, r1
 801bc54:	6839      	ldr	r1, [r7, #0]
 801bc56:	f7fe fea4 	bl	801a9a2 <RegionCommonIdentifyChannels>
 801bc5a:	4603      	mov	r3, r0
 801bc5c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801bc60:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801bc64:	2b00      	cmp	r3, #0
 801bc66:	d10f      	bne.n	801bc88 <RegionEU868NextChannel+0x110>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 801bc68:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 801bc6c:	3b01      	subs	r3, #1
 801bc6e:	4619      	mov	r1, r3
 801bc70:	2000      	movs	r0, #0
 801bc72:	f001 fc63 	bl	801d53c <randr>
 801bc76:	4603      	mov	r3, r0
 801bc78:	f107 0258 	add.w	r2, r7, #88	; 0x58
 801bc7c:	4413      	add	r3, r2
 801bc7e:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 801bc82:	68bb      	ldr	r3, [r7, #8]
 801bc84:	701a      	strb	r2, [r3, #0]
 801bc86:	e00c      	b.n	801bca2 <RegionEU868NextChannel+0x12a>
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 801bc88:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801bc8c:	2b0c      	cmp	r3, #12
 801bc8e:	d108      	bne.n	801bca2 <RegionEU868NextChannel+0x12a>
    {
        // Datarate not supported by any channel, restore defaults
        NvmCtx.ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 801bc90:	4b08      	ldr	r3, [pc, #32]	; (801bcb4 <RegionEU868NextChannel+0x13c>)
 801bc92:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 801bc96:	f043 0307 	orr.w	r3, r3, #7
 801bc9a:	b29a      	uxth	r2, r3
 801bc9c:	4b05      	ldr	r3, [pc, #20]	; (801bcb4 <RegionEU868NextChannel+0x13c>)
 801bc9e:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }
    return status;
 801bca2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 801bca6:	4618      	mov	r0, r3
 801bca8:	3758      	adds	r7, #88	; 0x58
 801bcaa:	46bd      	mov	sp, r7
 801bcac:	bd80      	pop	{r7, pc}
 801bcae:	bf00      	nop
 801bcb0:	200012b0 	.word	0x200012b0
 801bcb4:	20001178 	.word	0x20001178
 801bcb8:	20001238 	.word	0x20001238

0801bcbc <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 801bcbc:	b580      	push	{r7, lr}
 801bcbe:	b084      	sub	sp, #16
 801bcc0:	af00      	add	r7, sp, #0
 801bcc2:	6078      	str	r0, [r7, #4]
    uint8_t band = 0;
 801bcc4:	2300      	movs	r3, #0
 801bcc6:	733b      	strb	r3, [r7, #12]
    bool drInvalid = false;
 801bcc8:	2300      	movs	r3, #0
 801bcca:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 801bccc:	2300      	movs	r3, #0
 801bcce:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 801bcd0:	687b      	ldr	r3, [r7, #4]
 801bcd2:	791b      	ldrb	r3, [r3, #4]
 801bcd4:	737b      	strb	r3, [r7, #13]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 801bcd6:	7b7b      	ldrb	r3, [r7, #13]
 801bcd8:	2b02      	cmp	r3, #2
 801bcda:	d801      	bhi.n	801bce0 <RegionEU868ChannelAdd+0x24>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 801bcdc:	2306      	movs	r3, #6
 801bcde:	e085      	b.n	801bdec <RegionEU868ChannelAdd+0x130>
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 801bce0:	7b7b      	ldrb	r3, [r7, #13]
 801bce2:	2b0f      	cmp	r3, #15
 801bce4:	d901      	bls.n	801bcea <RegionEU868ChannelAdd+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801bce6:	2303      	movs	r3, #3
 801bce8:	e080      	b.n	801bdec <RegionEU868ChannelAdd+0x130>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 801bcea:	687b      	ldr	r3, [r7, #4]
 801bcec:	681b      	ldr	r3, [r3, #0]
 801bcee:	7a1b      	ldrb	r3, [r3, #8]
 801bcf0:	f343 0303 	sbfx	r3, r3, #0, #4
 801bcf4:	b25b      	sxtb	r3, r3
 801bcf6:	2207      	movs	r2, #7
 801bcf8:	2100      	movs	r1, #0
 801bcfa:	4618      	mov	r0, r3
 801bcfc:	f7fe fad0 	bl	801a2a0 <RegionCommonValueInRange>
 801bd00:	4603      	mov	r3, r0
 801bd02:	2b00      	cmp	r3, #0
 801bd04:	d101      	bne.n	801bd0a <RegionEU868ChannelAdd+0x4e>
    {
        drInvalid = true;
 801bd06:	2301      	movs	r3, #1
 801bd08:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 801bd0a:	687b      	ldr	r3, [r7, #4]
 801bd0c:	681b      	ldr	r3, [r3, #0]
 801bd0e:	7a1b      	ldrb	r3, [r3, #8]
 801bd10:	f343 1303 	sbfx	r3, r3, #4, #4
 801bd14:	b25b      	sxtb	r3, r3
 801bd16:	2207      	movs	r2, #7
 801bd18:	2100      	movs	r1, #0
 801bd1a:	4618      	mov	r0, r3
 801bd1c:	f7fe fac0 	bl	801a2a0 <RegionCommonValueInRange>
 801bd20:	4603      	mov	r3, r0
 801bd22:	2b00      	cmp	r3, #0
 801bd24:	d101      	bne.n	801bd2a <RegionEU868ChannelAdd+0x6e>
    {
        drInvalid = true;
 801bd26:	2301      	movs	r3, #1
 801bd28:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 801bd2a:	687b      	ldr	r3, [r7, #4]
 801bd2c:	681b      	ldr	r3, [r3, #0]
 801bd2e:	7a1b      	ldrb	r3, [r3, #8]
 801bd30:	f343 0303 	sbfx	r3, r3, #0, #4
 801bd34:	b25a      	sxtb	r2, r3
 801bd36:	687b      	ldr	r3, [r7, #4]
 801bd38:	681b      	ldr	r3, [r3, #0]
 801bd3a:	7a1b      	ldrb	r3, [r3, #8]
 801bd3c:	f343 1303 	sbfx	r3, r3, #4, #4
 801bd40:	b25b      	sxtb	r3, r3
 801bd42:	429a      	cmp	r2, r3
 801bd44:	dd01      	ble.n	801bd4a <RegionEU868ChannelAdd+0x8e>
    {
        drInvalid = true;
 801bd46:	2301      	movs	r3, #1
 801bd48:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 801bd4a:	7bbb      	ldrb	r3, [r7, #14]
 801bd4c:	f083 0301 	eor.w	r3, r3, #1
 801bd50:	b2db      	uxtb	r3, r3
 801bd52:	2b00      	cmp	r3, #0
 801bd54:	d010      	beq.n	801bd78 <RegionEU868ChannelAdd+0xbc>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 801bd56:	687b      	ldr	r3, [r7, #4]
 801bd58:	681b      	ldr	r3, [r3, #0]
 801bd5a:	681b      	ldr	r3, [r3, #0]
 801bd5c:	f107 020c 	add.w	r2, r7, #12
 801bd60:	4611      	mov	r1, r2
 801bd62:	4618      	mov	r0, r3
 801bd64:	f7fe ff2e 	bl	801abc4 <VerifyRfFreq>
 801bd68:	4603      	mov	r3, r0
 801bd6a:	f083 0301 	eor.w	r3, r3, #1
 801bd6e:	b2db      	uxtb	r3, r3
 801bd70:	2b00      	cmp	r3, #0
 801bd72:	d001      	beq.n	801bd78 <RegionEU868ChannelAdd+0xbc>
        {
            freqInvalid = true;
 801bd74:	2301      	movs	r3, #1
 801bd76:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 801bd78:	7bfb      	ldrb	r3, [r7, #15]
 801bd7a:	2b00      	cmp	r3, #0
 801bd7c:	d004      	beq.n	801bd88 <RegionEU868ChannelAdd+0xcc>
 801bd7e:	7bbb      	ldrb	r3, [r7, #14]
 801bd80:	2b00      	cmp	r3, #0
 801bd82:	d001      	beq.n	801bd88 <RegionEU868ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 801bd84:	2306      	movs	r3, #6
 801bd86:	e031      	b.n	801bdec <RegionEU868ChannelAdd+0x130>
    }
    if( drInvalid == true )
 801bd88:	7bfb      	ldrb	r3, [r7, #15]
 801bd8a:	2b00      	cmp	r3, #0
 801bd8c:	d001      	beq.n	801bd92 <RegionEU868ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 801bd8e:	2305      	movs	r3, #5
 801bd90:	e02c      	b.n	801bdec <RegionEU868ChannelAdd+0x130>
    }
    if( freqInvalid == true )
 801bd92:	7bbb      	ldrb	r3, [r7, #14]
 801bd94:	2b00      	cmp	r3, #0
 801bd96:	d001      	beq.n	801bd9c <RegionEU868ChannelAdd+0xe0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 801bd98:	2304      	movs	r3, #4
 801bd9a:	e027      	b.n	801bdec <RegionEU868ChannelAdd+0x130>
    }

    memcpy1( ( uint8_t* ) &(NvmCtx.Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( NvmCtx.Channels[id] ) );
 801bd9c:	7b7a      	ldrb	r2, [r7, #13]
 801bd9e:	4613      	mov	r3, r2
 801bda0:	005b      	lsls	r3, r3, #1
 801bda2:	4413      	add	r3, r2
 801bda4:	009b      	lsls	r3, r3, #2
 801bda6:	4a13      	ldr	r2, [pc, #76]	; (801bdf4 <RegionEU868ChannelAdd+0x138>)
 801bda8:	1898      	adds	r0, r3, r2
 801bdaa:	687b      	ldr	r3, [r7, #4]
 801bdac:	681b      	ldr	r3, [r3, #0]
 801bdae:	220c      	movs	r2, #12
 801bdb0:	4619      	mov	r1, r3
 801bdb2:	f001 fbda 	bl	801d56a <memcpy1>
    NvmCtx.Channels[id].Band = band;
 801bdb6:	7b7a      	ldrb	r2, [r7, #13]
 801bdb8:	7b38      	ldrb	r0, [r7, #12]
 801bdba:	490e      	ldr	r1, [pc, #56]	; (801bdf4 <RegionEU868ChannelAdd+0x138>)
 801bdbc:	4613      	mov	r3, r2
 801bdbe:	005b      	lsls	r3, r3, #1
 801bdc0:	4413      	add	r3, r2
 801bdc2:	009b      	lsls	r3, r3, #2
 801bdc4:	440b      	add	r3, r1
 801bdc6:	3309      	adds	r3, #9
 801bdc8:	4602      	mov	r2, r0
 801bdca:	701a      	strb	r2, [r3, #0]
    NvmCtx.ChannelsMask[0] |= ( 1 << id );
 801bdcc:	4b09      	ldr	r3, [pc, #36]	; (801bdf4 <RegionEU868ChannelAdd+0x138>)
 801bdce:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 801bdd2:	b21a      	sxth	r2, r3
 801bdd4:	7b7b      	ldrb	r3, [r7, #13]
 801bdd6:	2101      	movs	r1, #1
 801bdd8:	fa01 f303 	lsl.w	r3, r1, r3
 801bddc:	b21b      	sxth	r3, r3
 801bdde:	4313      	orrs	r3, r2
 801bde0:	b21b      	sxth	r3, r3
 801bde2:	b29a      	uxth	r2, r3
 801bde4:	4b03      	ldr	r3, [pc, #12]	; (801bdf4 <RegionEU868ChannelAdd+0x138>)
 801bde6:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    return LORAMAC_STATUS_OK;
 801bdea:	2300      	movs	r3, #0
}
 801bdec:	4618      	mov	r0, r3
 801bdee:	3710      	adds	r7, #16
 801bdf0:	46bd      	mov	sp, r7
 801bdf2:	bd80      	pop	{r7, pc}
 801bdf4:	20001178 	.word	0x20001178

0801bdf8 <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 801bdf8:	b580      	push	{r7, lr}
 801bdfa:	b086      	sub	sp, #24
 801bdfc:	af00      	add	r7, sp, #0
 801bdfe:	6078      	str	r0, [r7, #4]
    uint8_t id = channelRemove->ChannelId;
 801be00:	687b      	ldr	r3, [r7, #4]
 801be02:	781b      	ldrb	r3, [r3, #0]
 801be04:	75fb      	strb	r3, [r7, #23]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 801be06:	7dfb      	ldrb	r3, [r7, #23]
 801be08:	2b02      	cmp	r3, #2
 801be0a:	d801      	bhi.n	801be10 <RegionEU868ChannelsRemove+0x18>
    {
        return false;
 801be0c:	2300      	movs	r3, #0
 801be0e:	e012      	b.n	801be36 <RegionEU868ChannelsRemove+0x3e>
    }

    // Remove the channel from the list of channels
    NvmCtx.Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 801be10:	7dfa      	ldrb	r2, [r7, #23]
 801be12:	490b      	ldr	r1, [pc, #44]	; (801be40 <RegionEU868ChannelsRemove+0x48>)
 801be14:	4613      	mov	r3, r2
 801be16:	005b      	lsls	r3, r3, #1
 801be18:	4413      	add	r3, r2
 801be1a:	009b      	lsls	r3, r3, #2
 801be1c:	440b      	add	r3, r1
 801be1e:	461a      	mov	r2, r3
 801be20:	2300      	movs	r3, #0
 801be22:	6013      	str	r3, [r2, #0]
 801be24:	6053      	str	r3, [r2, #4]
 801be26:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( NvmCtx.ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 801be28:	7dfb      	ldrb	r3, [r7, #23]
 801be2a:	2210      	movs	r2, #16
 801be2c:	4619      	mov	r1, r3
 801be2e:	4805      	ldr	r0, [pc, #20]	; (801be44 <RegionEU868ChannelsRemove+0x4c>)
 801be30:	f7fe fa53 	bl	801a2da <RegionCommonChanDisable>
 801be34:	4603      	mov	r3, r0
}
 801be36:	4618      	mov	r0, r3
 801be38:	3718      	adds	r7, #24
 801be3a:	46bd      	mov	sp, r7
 801be3c:	bd80      	pop	{r7, pc}
 801be3e:	bf00      	nop
 801be40:	20001178 	.word	0x20001178
 801be44:	200012b0 	.word	0x200012b0

0801be48 <RegionEU868SetContinuousWave>:

void RegionEU868SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 801be48:	b580      	push	{r7, lr}
 801be4a:	b084      	sub	sp, #16
 801be4c:	af00      	add	r7, sp, #0
 801be4e:	6078      	str	r0, [r7, #4]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 801be50:	687b      	ldr	r3, [r7, #4]
 801be52:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801be56:	687b      	ldr	r3, [r7, #4]
 801be58:	781b      	ldrb	r3, [r3, #0]
 801be5a:	4619      	mov	r1, r3
 801be5c:	4a1e      	ldr	r2, [pc, #120]	; (801bed8 <RegionEU868SetContinuousWave+0x90>)
 801be5e:	460b      	mov	r3, r1
 801be60:	005b      	lsls	r3, r3, #1
 801be62:	440b      	add	r3, r1
 801be64:	009b      	lsls	r3, r3, #2
 801be66:	4413      	add	r3, r2
 801be68:	3309      	adds	r3, #9
 801be6a:	781b      	ldrb	r3, [r3, #0]
 801be6c:	4619      	mov	r1, r3
 801be6e:	4a1a      	ldr	r2, [pc, #104]	; (801bed8 <RegionEU868SetContinuousWave+0x90>)
 801be70:	460b      	mov	r3, r1
 801be72:	009b      	lsls	r3, r3, #2
 801be74:	440b      	add	r3, r1
 801be76:	009b      	lsls	r3, r3, #2
 801be78:	4413      	add	r3, r2
 801be7a:	33c2      	adds	r3, #194	; 0xc2
 801be7c:	f993 1000 	ldrsb.w	r1, [r3]
 801be80:	687b      	ldr	r3, [r7, #4]
 801be82:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801be86:	4b15      	ldr	r3, [pc, #84]	; (801bedc <RegionEU868SetContinuousWave+0x94>)
 801be88:	f7fe fe80 	bl	801ab8c <LimitTxPower>
 801be8c:	4603      	mov	r3, r0
 801be8e:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801be90:	2300      	movs	r3, #0
 801be92:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 801be94:	687b      	ldr	r3, [r7, #4]
 801be96:	781b      	ldrb	r3, [r3, #0]
 801be98:	4619      	mov	r1, r3
 801be9a:	4a0f      	ldr	r2, [pc, #60]	; (801bed8 <RegionEU868SetContinuousWave+0x90>)
 801be9c:	460b      	mov	r3, r1
 801be9e:	005b      	lsls	r3, r3, #1
 801bea0:	440b      	add	r3, r1
 801bea2:	009b      	lsls	r3, r3, #2
 801bea4:	4413      	add	r3, r2
 801bea6:	681b      	ldr	r3, [r3, #0]
 801bea8:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 801beaa:	687b      	ldr	r3, [r7, #4]
 801beac:	6859      	ldr	r1, [r3, #4]
 801beae:	687b      	ldr	r3, [r7, #4]
 801beb0:	689a      	ldr	r2, [r3, #8]
 801beb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801beb6:	4618      	mov	r0, r3
 801beb8:	f7fe fc88 	bl	801a7cc <RegionCommonComputeTxPower>
 801bebc:	4603      	mov	r3, r0
 801bebe:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 801bec0:	4b07      	ldr	r3, [pc, #28]	; (801bee0 <RegionEU868SetContinuousWave+0x98>)
 801bec2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801bec4:	687a      	ldr	r2, [r7, #4]
 801bec6:	8992      	ldrh	r2, [r2, #12]
 801bec8:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801becc:	68b8      	ldr	r0, [r7, #8]
 801bece:	4798      	blx	r3
}
 801bed0:	bf00      	nop
 801bed2:	3710      	adds	r7, #16
 801bed4:	46bd      	mov	sp, r7
 801bed6:	bd80      	pop	{r7, pc}
 801bed8:	20001178 	.word	0x20001178
 801bedc:	200012b0 	.word	0x200012b0
 801bee0:	08026710 	.word	0x08026710

0801bee4 <RegionEU868ApplyDrOffset>:

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801bee4:	b480      	push	{r7}
 801bee6:	b085      	sub	sp, #20
 801bee8:	af00      	add	r7, sp, #0
 801beea:	4603      	mov	r3, r0
 801beec:	71fb      	strb	r3, [r7, #7]
 801beee:	460b      	mov	r3, r1
 801bef0:	71bb      	strb	r3, [r7, #6]
 801bef2:	4613      	mov	r3, r2
 801bef4:	717b      	strb	r3, [r7, #5]
    int8_t datarate = dr - drOffset;
 801bef6:	79ba      	ldrb	r2, [r7, #6]
 801bef8:	797b      	ldrb	r3, [r7, #5]
 801befa:	1ad3      	subs	r3, r2, r3
 801befc:	b2db      	uxtb	r3, r3
 801befe:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 801bf00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801bf04:	2b00      	cmp	r3, #0
 801bf06:	da01      	bge.n	801bf0c <RegionEU868ApplyDrOffset+0x28>
    {
        datarate = DR_0;
 801bf08:	2300      	movs	r3, #0
 801bf0a:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 801bf0c:	7bfb      	ldrb	r3, [r7, #15]
}
 801bf0e:	4618      	mov	r0, r3
 801bf10:	3714      	adds	r7, #20
 801bf12:	46bd      	mov	sp, r7
 801bf14:	bc80      	pop	{r7}
 801bf16:	4770      	bx	lr

0801bf18 <GetNextLowerTxDr>:
 */
static RegionUS915NvmCtx_t NvmCtx;

// Static functions
static int8_t GetNextLowerTxDr( int8_t dr, int8_t minDr )
{
 801bf18:	b480      	push	{r7}
 801bf1a:	b085      	sub	sp, #20
 801bf1c:	af00      	add	r7, sp, #0
 801bf1e:	4603      	mov	r3, r0
 801bf20:	460a      	mov	r2, r1
 801bf22:	71fb      	strb	r3, [r7, #7]
 801bf24:	4613      	mov	r3, r2
 801bf26:	71bb      	strb	r3, [r7, #6]
    uint8_t nextLowerDr = 0;
 801bf28:	2300      	movs	r3, #0
 801bf2a:	73fb      	strb	r3, [r7, #15]

    if( dr == minDr )
 801bf2c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801bf30:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801bf34:	429a      	cmp	r2, r3
 801bf36:	d102      	bne.n	801bf3e <GetNextLowerTxDr+0x26>
    {
        nextLowerDr = minDr;
 801bf38:	79bb      	ldrb	r3, [r7, #6]
 801bf3a:	73fb      	strb	r3, [r7, #15]
 801bf3c:	e002      	b.n	801bf44 <GetNextLowerTxDr+0x2c>
    }
    else
    {
        nextLowerDr = dr - 1;
 801bf3e:	79fb      	ldrb	r3, [r7, #7]
 801bf40:	3b01      	subs	r3, #1
 801bf42:	73fb      	strb	r3, [r7, #15]
    }
    return nextLowerDr;
 801bf44:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801bf48:	4618      	mov	r0, r3
 801bf4a:	3714      	adds	r7, #20
 801bf4c:	46bd      	mov	sp, r7
 801bf4e:	bc80      	pop	{r7}
 801bf50:	4770      	bx	lr

0801bf52 <FindAvailable125kHzChannels>:
 * \param [OUT] availableChannels Number of available 125 kHz channels.
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint8_t* findAvailableChannelsIndex, uint16_t channelMaskRemaining, uint8_t* availableChannels )
{
 801bf52:	b480      	push	{r7}
 801bf54:	b087      	sub	sp, #28
 801bf56:	af00      	add	r7, sp, #0
 801bf58:	60f8      	str	r0, [r7, #12]
 801bf5a:	460b      	mov	r3, r1
 801bf5c:	607a      	str	r2, [r7, #4]
 801bf5e:	817b      	strh	r3, [r7, #10]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 801bf60:	68fb      	ldr	r3, [r7, #12]
 801bf62:	2b00      	cmp	r3, #0
 801bf64:	d002      	beq.n	801bf6c <FindAvailable125kHzChannels+0x1a>
 801bf66:	687b      	ldr	r3, [r7, #4]
 801bf68:	2b00      	cmp	r3, #0
 801bf6a:	d101      	bne.n	801bf70 <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801bf6c:	2303      	movs	r3, #3
 801bf6e:	e021      	b.n	801bfb4 <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 801bf70:	687b      	ldr	r3, [r7, #4]
 801bf72:	2200      	movs	r2, #0
 801bf74:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 801bf76:	2300      	movs	r3, #0
 801bf78:	75fb      	strb	r3, [r7, #23]
 801bf7a:	e017      	b.n	801bfac <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( channelMaskRemaining & ( 1 << i ) ) != 0 )
 801bf7c:	897a      	ldrh	r2, [r7, #10]
 801bf7e:	7dfb      	ldrb	r3, [r7, #23]
 801bf80:	fa42 f303 	asr.w	r3, r2, r3
 801bf84:	f003 0301 	and.w	r3, r3, #1
 801bf88:	2b00      	cmp	r3, #0
 801bf8a:	d00c      	beq.n	801bfa6 <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 801bf8c:	687b      	ldr	r3, [r7, #4]
 801bf8e:	781b      	ldrb	r3, [r3, #0]
 801bf90:	461a      	mov	r2, r3
 801bf92:	68fb      	ldr	r3, [r7, #12]
 801bf94:	4413      	add	r3, r2
 801bf96:	7dfa      	ldrb	r2, [r7, #23]
 801bf98:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 801bf9a:	687b      	ldr	r3, [r7, #4]
 801bf9c:	781b      	ldrb	r3, [r3, #0]
 801bf9e:	3301      	adds	r3, #1
 801bfa0:	b2da      	uxtb	r2, r3
 801bfa2:	687b      	ldr	r3, [r7, #4]
 801bfa4:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 801bfa6:	7dfb      	ldrb	r3, [r7, #23]
 801bfa8:	3301      	adds	r3, #1
 801bfaa:	75fb      	strb	r3, [r7, #23]
 801bfac:	7dfb      	ldrb	r3, [r7, #23]
 801bfae:	2b07      	cmp	r3, #7
 801bfb0:	d9e4      	bls.n	801bf7c <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 801bfb2:	2300      	movs	r3, #0
}
 801bfb4:	4618      	mov	r0, r3
 801bfb6:	371c      	adds	r7, #28
 801bfb8:	46bd      	mov	sp, r7
 801bfba:	bc80      	pop	{r7}
 801bfbc:	4770      	bx	lr
	...

0801bfc0 <ComputeNext125kHzJoinChannel>:
 * \param [OUT] newChannelIndex Index of available channel.
 *
 * \retval Status
 */
static LoRaMacStatus_t ComputeNext125kHzJoinChannel( uint8_t* newChannelIndex )
{
 801bfc0:	b590      	push	{r4, r7, lr}
 801bfc2:	b087      	sub	sp, #28
 801bfc4:	af00      	add	r7, sp, #0
 801bfc6:	6078      	str	r0, [r7, #4]
    uint8_t currentChannelsMaskRemainingIndex;
    uint16_t channelMaskRemaining;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 801bfc8:	2300      	movs	r3, #0
 801bfca:	60fb      	str	r3, [r7, #12]
 801bfcc:	2300      	movs	r3, #0
 801bfce:	613b      	str	r3, [r7, #16]
    uint8_t availableChannels = 0;
 801bfd0:	2300      	movs	r3, #0
 801bfd2:	72fb      	strb	r3, [r7, #11]
    uint8_t startIndex = NvmCtx.JoinChannelGroupsCurrentIndex;
 801bfd4:	4b32      	ldr	r3, [pc, #200]	; (801c0a0 <ComputeNext125kHzJoinChannel+0xe0>)
 801bfd6:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 801bfda:	757b      	strb	r3, [r7, #21]

    // Null pointer check
    if( newChannelIndex == NULL )
 801bfdc:	687b      	ldr	r3, [r7, #4]
 801bfde:	2b00      	cmp	r3, #0
 801bfe0:	d101      	bne.n	801bfe6 <ComputeNext125kHzJoinChannel+0x26>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801bfe2:	2303      	movs	r3, #3
 801bfe4:	e057      	b.n	801c096 <ComputeNext125kHzJoinChannel+0xd6>
    }

    do {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelsMaskRemainingIndex = (uint8_t) startIndex / 2;
 801bfe6:	7d7b      	ldrb	r3, [r7, #21]
 801bfe8:	085b      	lsrs	r3, r3, #1
 801bfea:	753b      	strb	r3, [r7, #20]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 801bfec:	7d7b      	ldrb	r3, [r7, #21]
 801bfee:	f003 0301 	and.w	r3, r3, #1
 801bff2:	b2db      	uxtb	r3, r3
 801bff4:	2b00      	cmp	r3, #0
 801bff6:	d108      	bne.n	801c00a <ComputeNext125kHzJoinChannel+0x4a>
        {
            channelMaskRemaining = ( NvmCtx.ChannelsMaskRemaining[currentChannelsMaskRemainingIndex] & 0x00FF );
 801bff8:	7d3b      	ldrb	r3, [r7, #20]
 801bffa:	4a29      	ldr	r2, [pc, #164]	; (801c0a0 <ComputeNext125kHzJoinChannel+0xe0>)
 801bffc:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801c000:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801c004:	b2db      	uxtb	r3, r3
 801c006:	82fb      	strh	r3, [r7, #22]
 801c008:	e007      	b.n	801c01a <ComputeNext125kHzJoinChannel+0x5a>
        }
        else
        {
            channelMaskRemaining = ( ( NvmCtx.ChannelsMaskRemaining[currentChannelsMaskRemainingIndex] >> 8 ) & 0x00FF );
 801c00a:	7d3b      	ldrb	r3, [r7, #20]
 801c00c:	4a24      	ldr	r2, [pc, #144]	; (801c0a0 <ComputeNext125kHzJoinChannel+0xe0>)
 801c00e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801c012:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801c016:	0a1b      	lsrs	r3, r3, #8
 801c018:	82fb      	strh	r3, [r7, #22]
        }


        if( FindAvailable125kHzChannels( findAvailableChannelsIndex, channelMaskRemaining, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 801c01a:	f107 020b 	add.w	r2, r7, #11
 801c01e:	8af9      	ldrh	r1, [r7, #22]
 801c020:	f107 030c 	add.w	r3, r7, #12
 801c024:	4618      	mov	r0, r3
 801c026:	f7ff ff94 	bl	801bf52 <FindAvailable125kHzChannels>
 801c02a:	4603      	mov	r3, r0
 801c02c:	2b03      	cmp	r3, #3
 801c02e:	d101      	bne.n	801c034 <ComputeNext125kHzJoinChannel+0x74>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 801c030:	2303      	movs	r3, #3
 801c032:	e030      	b.n	801c096 <ComputeNext125kHzJoinChannel+0xd6>
        }

        if ( availableChannels > 0 )
 801c034:	7afb      	ldrb	r3, [r7, #11]
 801c036:	2b00      	cmp	r3, #0
 801c038:	d012      	beq.n	801c060 <ComputeNext125kHzJoinChannel+0xa0>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 801c03a:	7d7b      	ldrb	r3, [r7, #21]
 801c03c:	00db      	lsls	r3, r3, #3
 801c03e:	b2dc      	uxtb	r4, r3
 801c040:	7afb      	ldrb	r3, [r7, #11]
 801c042:	3b01      	subs	r3, #1
 801c044:	4619      	mov	r1, r3
 801c046:	2000      	movs	r0, #0
 801c048:	f001 fa78 	bl	801d53c <randr>
 801c04c:	4603      	mov	r3, r0
 801c04e:	f107 0218 	add.w	r2, r7, #24
 801c052:	4413      	add	r3, r2
 801c054:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 801c058:	4423      	add	r3, r4
 801c05a:	b2da      	uxtb	r2, r3
 801c05c:	687b      	ldr	r3, [r7, #4]
 801c05e:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 801c060:	7d7b      	ldrb	r3, [r7, #21]
 801c062:	3301      	adds	r3, #1
 801c064:	757b      	strb	r3, [r7, #21]
        if ( startIndex > 7 )
 801c066:	7d7b      	ldrb	r3, [r7, #21]
 801c068:	2b07      	cmp	r3, #7
 801c06a:	d901      	bls.n	801c070 <ComputeNext125kHzJoinChannel+0xb0>
        {
            startIndex = 0;
 801c06c:	2300      	movs	r3, #0
 801c06e:	757b      	strb	r3, [r7, #21]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != NvmCtx.JoinChannelGroupsCurrentIndex ) );
 801c070:	7afb      	ldrb	r3, [r7, #11]
 801c072:	2b00      	cmp	r3, #0
 801c074:	d105      	bne.n	801c082 <ComputeNext125kHzJoinChannel+0xc2>
 801c076:	4b0a      	ldr	r3, [pc, #40]	; (801c0a0 <ComputeNext125kHzJoinChannel+0xe0>)
 801c078:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 801c07c:	7d7a      	ldrb	r2, [r7, #21]
 801c07e:	429a      	cmp	r2, r3
 801c080:	d1b1      	bne.n	801bfe6 <ComputeNext125kHzJoinChannel+0x26>

    if ( availableChannels > 0 )
 801c082:	7afb      	ldrb	r3, [r7, #11]
 801c084:	2b00      	cmp	r3, #0
 801c086:	d005      	beq.n	801c094 <ComputeNext125kHzJoinChannel+0xd4>
    {
        NvmCtx.JoinChannelGroupsCurrentIndex = startIndex;
 801c088:	4a05      	ldr	r2, [pc, #20]	; (801c0a0 <ComputeNext125kHzJoinChannel+0xe0>)
 801c08a:	7d7b      	ldrb	r3, [r7, #21]
 801c08c:	f882 3398 	strb.w	r3, [r2, #920]	; 0x398
        return LORAMAC_STATUS_OK;
 801c090:	2300      	movs	r3, #0
 801c092:	e000      	b.n	801c096 <ComputeNext125kHzJoinChannel+0xd6>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 801c094:	2303      	movs	r3, #3
}
 801c096:	4618      	mov	r0, r3
 801c098:	371c      	adds	r7, #28
 801c09a:	46bd      	mov	sp, r7
 801c09c:	bd90      	pop	{r4, r7, pc}
 801c09e:	bf00      	nop
 801c0a0:	200012b4 	.word	0x200012b4

0801c0a4 <GetBandwidth>:

static uint32_t GetBandwidth( uint32_t drIndex )
{
 801c0a4:	b480      	push	{r7}
 801c0a6:	b083      	sub	sp, #12
 801c0a8:	af00      	add	r7, sp, #0
 801c0aa:	6078      	str	r0, [r7, #4]
    switch( BandwidthsUS915[drIndex] )
 801c0ac:	4a09      	ldr	r2, [pc, #36]	; (801c0d4 <GetBandwidth+0x30>)
 801c0ae:	687b      	ldr	r3, [r7, #4]
 801c0b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801c0b4:	4a08      	ldr	r2, [pc, #32]	; (801c0d8 <GetBandwidth+0x34>)
 801c0b6:	4293      	cmp	r3, r2
 801c0b8:	d004      	beq.n	801c0c4 <GetBandwidth+0x20>
 801c0ba:	4a08      	ldr	r2, [pc, #32]	; (801c0dc <GetBandwidth+0x38>)
 801c0bc:	4293      	cmp	r3, r2
 801c0be:	d003      	beq.n	801c0c8 <GetBandwidth+0x24>
    {
        default:
        case 125000:
            return 0;
 801c0c0:	2300      	movs	r3, #0
 801c0c2:	e002      	b.n	801c0ca <GetBandwidth+0x26>
        case 250000:
            return 1;
 801c0c4:	2301      	movs	r3, #1
 801c0c6:	e000      	b.n	801c0ca <GetBandwidth+0x26>
        case 500000:
            return 2;
 801c0c8:	2302      	movs	r3, #2
    }
}
 801c0ca:	4618      	mov	r0, r3
 801c0cc:	370c      	adds	r7, #12
 801c0ce:	46bd      	mov	sp, r7
 801c0d0:	bc80      	pop	{r7}
 801c0d2:	4770      	bx	lr
 801c0d4:	0802669c 	.word	0x0802669c
 801c0d8:	0003d090 	.word	0x0003d090
 801c0dc:	0007a120 	.word	0x0007a120

0801c0e0 <LimitTxPower>:

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 801c0e0:	b580      	push	{r7, lr}
 801c0e2:	b084      	sub	sp, #16
 801c0e4:	af00      	add	r7, sp, #0
 801c0e6:	603b      	str	r3, [r7, #0]
 801c0e8:	4603      	mov	r3, r0
 801c0ea:	71fb      	strb	r3, [r7, #7]
 801c0ec:	460b      	mov	r3, r1
 801c0ee:	71bb      	strb	r3, [r7, #6]
 801c0f0:	4613      	mov	r3, r2
 801c0f2:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 801c0f4:	79fb      	ldrb	r3, [r7, #7]
 801c0f6:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  MAX( txPower, maxBandTxPower );
 801c0f8:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801c0fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801c100:	4293      	cmp	r3, r2
 801c102:	bfb8      	it	lt
 801c104:	4613      	movlt	r3, r2
 801c106:	73fb      	strb	r3, [r7, #15]

    if( datarate == DR_4 )
 801c108:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801c10c:	2b04      	cmp	r3, #4
 801c10e:	d106      	bne.n	801c11e <LimitTxPower+0x3e>
    {// Limit tx power to max 26dBm
        txPowerResult = MAX( txPower, TX_POWER_2 );
 801c110:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801c114:	2b02      	cmp	r3, #2
 801c116:	bfb8      	it	lt
 801c118:	2302      	movlt	r3, #2
 801c11a:	73fb      	strb	r3, [r7, #15]
 801c11c:	e00d      	b.n	801c13a <LimitTxPower+0x5a>
    }
    else
    {
        if( RegionCommonCountChannels( channelsMask, 0, 4 ) < 50 )
 801c11e:	2204      	movs	r2, #4
 801c120:	2100      	movs	r1, #0
 801c122:	6838      	ldr	r0, [r7, #0]
 801c124:	f7fe f90d 	bl	801a342 <RegionCommonCountChannels>
 801c128:	4603      	mov	r3, r0
 801c12a:	2b31      	cmp	r3, #49	; 0x31
 801c12c:	d805      	bhi.n	801c13a <LimitTxPower+0x5a>
        {// Limit tx power to max 21dBm
            txPowerResult = MAX( txPower, TX_POWER_5 );
 801c12e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801c132:	2b05      	cmp	r3, #5
 801c134:	bfb8      	it	lt
 801c136:	2305      	movlt	r3, #5
 801c138:	73fb      	strb	r3, [r7, #15]
        }
    }
    return txPowerResult;
 801c13a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801c13e:	4618      	mov	r0, r3
 801c140:	3710      	adds	r7, #16
 801c142:	46bd      	mov	sp, r7
 801c144:	bd80      	pop	{r7, pc}
	...

0801c148 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq )
{
 801c148:	b580      	push	{r7, lr}
 801c14a:	b082      	sub	sp, #8
 801c14c:	af00      	add	r7, sp, #0
 801c14e:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 801c150:	4b18      	ldr	r3, [pc, #96]	; (801c1b4 <VerifyRfFreq+0x6c>)
 801c152:	6a1b      	ldr	r3, [r3, #32]
 801c154:	6878      	ldr	r0, [r7, #4]
 801c156:	4798      	blx	r3
 801c158:	4603      	mov	r3, r0
 801c15a:	f083 0301 	eor.w	r3, r3, #1
 801c15e:	b2db      	uxtb	r3, r3
 801c160:	2b00      	cmp	r3, #0
 801c162:	d001      	beq.n	801c168 <VerifyRfFreq+0x20>
    {
        return false;
 801c164:	2300      	movs	r3, #0
 801c166:	e021      	b.n	801c1ac <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < US915_FIRST_RX1_CHANNEL ) ||
 801c168:	687b      	ldr	r3, [r7, #4]
 801c16a:	4a13      	ldr	r2, [pc, #76]	; (801c1b8 <VerifyRfFreq+0x70>)
 801c16c:	4293      	cmp	r3, r2
 801c16e:	d910      	bls.n	801c192 <VerifyRfFreq+0x4a>
 801c170:	687b      	ldr	r3, [r7, #4]
 801c172:	4a12      	ldr	r2, [pc, #72]	; (801c1bc <VerifyRfFreq+0x74>)
 801c174:	4293      	cmp	r3, r2
 801c176:	d80c      	bhi.n	801c192 <VerifyRfFreq+0x4a>
        ( freq > US915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) US915_FIRST_RX1_CHANNEL ) % ( uint32_t ) US915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 801c178:	687a      	ldr	r2, [r7, #4]
 801c17a:	4b11      	ldr	r3, [pc, #68]	; (801c1c0 <VerifyRfFreq+0x78>)
 801c17c:	4413      	add	r3, r2
 801c17e:	4a11      	ldr	r2, [pc, #68]	; (801c1c4 <VerifyRfFreq+0x7c>)
 801c180:	fba2 1203 	umull	r1, r2, r2, r3
 801c184:	0c92      	lsrs	r2, r2, #18
 801c186:	4910      	ldr	r1, [pc, #64]	; (801c1c8 <VerifyRfFreq+0x80>)
 801c188:	fb01 f202 	mul.w	r2, r1, r2
 801c18c:	1a9a      	subs	r2, r3, r2
        ( freq > US915_LAST_RX1_CHANNEL ) ||
 801c18e:	2a00      	cmp	r2, #0
 801c190:	d001      	beq.n	801c196 <VerifyRfFreq+0x4e>
    {
        return false;
 801c192:	2300      	movs	r3, #0
 801c194:	e00a      	b.n	801c1ac <VerifyRfFreq+0x64>
    }

    // Test for frequency range - take RX and TX frequencies into account
    if( ( freq < 902300000 ) ||  ( freq > 927500000 ) )
 801c196:	687b      	ldr	r3, [r7, #4]
 801c198:	4a0c      	ldr	r2, [pc, #48]	; (801c1cc <VerifyRfFreq+0x84>)
 801c19a:	4293      	cmp	r3, r2
 801c19c:	d903      	bls.n	801c1a6 <VerifyRfFreq+0x5e>
 801c19e:	687b      	ldr	r3, [r7, #4]
 801c1a0:	4a06      	ldr	r2, [pc, #24]	; (801c1bc <VerifyRfFreq+0x74>)
 801c1a2:	4293      	cmp	r3, r2
 801c1a4:	d901      	bls.n	801c1aa <VerifyRfFreq+0x62>
    {
        return false;
 801c1a6:	2300      	movs	r3, #0
 801c1a8:	e000      	b.n	801c1ac <VerifyRfFreq+0x64>
    }
    return true;
 801c1aa:	2301      	movs	r3, #1
}
 801c1ac:	4618      	mov	r0, r3
 801c1ae:	3708      	adds	r7, #8
 801c1b0:	46bd      	mov	sp, r7
 801c1b2:	bd80      	pop	{r7, pc}
 801c1b4:	08026710 	.word	0x08026710
 801c1b8:	3708709f 	.word	0x3708709f
 801c1bc:	374886e0 	.word	0x374886e0
 801c1c0:	c8f78f60 	.word	0xc8f78f60
 801c1c4:	6fd91d85 	.word	0x6fd91d85
 801c1c8:	000927c0 	.word	0x000927c0
 801c1cc:	35c8015f 	.word	0x35c8015f

0801c1d0 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 801c1d0:	b590      	push	{r4, r7, lr}
 801c1d2:	b089      	sub	sp, #36	; 0x24
 801c1d4:	af04      	add	r7, sp, #16
 801c1d6:	4603      	mov	r3, r0
 801c1d8:	460a      	mov	r2, r1
 801c1da:	71fb      	strb	r3, [r7, #7]
 801c1dc:	4613      	mov	r3, r2
 801c1de:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesUS915[datarate];
 801c1e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801c1e4:	4a0f      	ldr	r2, [pc, #60]	; (801c224 <GetTimeOnAir+0x54>)
 801c1e6:	5cd3      	ldrb	r3, [r2, r3]
 801c1e8:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = GetBandwidth( datarate );
 801c1ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801c1ee:	4618      	mov	r0, r3
 801c1f0:	f7ff ff58 	bl	801c0a4 <GetBandwidth>
 801c1f4:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 801c1f6:	4b0c      	ldr	r3, [pc, #48]	; (801c228 <GetTimeOnAir+0x58>)
 801c1f8:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801c1fa:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801c1fe:	88bb      	ldrh	r3, [r7, #4]
 801c200:	b2db      	uxtb	r3, r3
 801c202:	2101      	movs	r1, #1
 801c204:	9103      	str	r1, [sp, #12]
 801c206:	9302      	str	r3, [sp, #8]
 801c208:	2300      	movs	r3, #0
 801c20a:	9301      	str	r3, [sp, #4]
 801c20c:	2308      	movs	r3, #8
 801c20e:	9300      	str	r3, [sp, #0]
 801c210:	2301      	movs	r3, #1
 801c212:	68b9      	ldr	r1, [r7, #8]
 801c214:	2001      	movs	r0, #1
 801c216:	47a0      	blx	r4
 801c218:	4603      	mov	r3, r0
}
 801c21a:	4618      	mov	r0, r3
 801c21c:	3714      	adds	r7, #20
 801c21e:	46bd      	mov	sp, r7
 801c220:	bd90      	pop	{r4, r7, pc}
 801c222:	bf00      	nop
 801c224:	0802668c 	.word	0x0802668c
 801c228:	08026710 	.word	0x08026710

0801c22c <RegionUS915GetPhyParam>:

PhyParam_t RegionUS915GetPhyParam( GetPhyParams_t* getPhy )
{
 801c22c:	b580      	push	{r7, lr}
 801c22e:	b084      	sub	sp, #16
 801c230:	af00      	add	r7, sp, #0
 801c232:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 801c234:	2300      	movs	r3, #0
 801c236:	60bb      	str	r3, [r7, #8]

    switch( getPhy->Attribute )
 801c238:	687b      	ldr	r3, [r7, #4]
 801c23a:	781b      	ldrb	r3, [r3, #0]
 801c23c:	3b01      	subs	r3, #1
 801c23e:	2b38      	cmp	r3, #56	; 0x38
 801c240:	f200 8124 	bhi.w	801c48c <RegionUS915GetPhyParam+0x260>
 801c244:	a201      	add	r2, pc, #4	; (adr r2, 801c24c <RegionUS915GetPhyParam+0x20>)
 801c246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c24a:	bf00      	nop
 801c24c:	0801c331 	.word	0x0801c331
 801c250:	0801c337 	.word	0x0801c337
 801c254:	0801c48d 	.word	0x0801c48d
 801c258:	0801c48d 	.word	0x0801c48d
 801c25c:	0801c48d 	.word	0x0801c48d
 801c260:	0801c33d 	.word	0x0801c33d
 801c264:	0801c48d 	.word	0x0801c48d
 801c268:	0801c357 	.word	0x0801c357
 801c26c:	0801c48d 	.word	0x0801c48d
 801c270:	0801c35d 	.word	0x0801c35d
 801c274:	0801c363 	.word	0x0801c363
 801c278:	0801c369 	.word	0x0801c369
 801c27c:	0801c36f 	.word	0x0801c36f
 801c280:	0801c37f 	.word	0x0801c37f
 801c284:	0801c38f 	.word	0x0801c38f
 801c288:	0801c395 	.word	0x0801c395
 801c28c:	0801c39d 	.word	0x0801c39d
 801c290:	0801c3a5 	.word	0x0801c3a5
 801c294:	0801c3ad 	.word	0x0801c3ad
 801c298:	0801c3b5 	.word	0x0801c3b5
 801c29c:	0801c3bd 	.word	0x0801c3bd
 801c2a0:	0801c3c5 	.word	0x0801c3c5
 801c2a4:	0801c3d9 	.word	0x0801c3d9
 801c2a8:	0801c3df 	.word	0x0801c3df
 801c2ac:	0801c3e5 	.word	0x0801c3e5
 801c2b0:	0801c3eb 	.word	0x0801c3eb
 801c2b4:	0801c3f1 	.word	0x0801c3f1
 801c2b8:	0801c3f7 	.word	0x0801c3f7
 801c2bc:	0801c3fd 	.word	0x0801c3fd
 801c2c0:	0801c403 	.word	0x0801c403
 801c2c4:	0801c403 	.word	0x0801c403
 801c2c8:	0801c409 	.word	0x0801c409
 801c2cc:	0801c40f 	.word	0x0801c40f
 801c2d0:	0801c343 	.word	0x0801c343
 801c2d4:	0801c48d 	.word	0x0801c48d
 801c2d8:	0801c48d 	.word	0x0801c48d
 801c2dc:	0801c48d 	.word	0x0801c48d
 801c2e0:	0801c48d 	.word	0x0801c48d
 801c2e4:	0801c48d 	.word	0x0801c48d
 801c2e8:	0801c48d 	.word	0x0801c48d
 801c2ec:	0801c48d 	.word	0x0801c48d
 801c2f0:	0801c48d 	.word	0x0801c48d
 801c2f4:	0801c48d 	.word	0x0801c48d
 801c2f8:	0801c48d 	.word	0x0801c48d
 801c2fc:	0801c48d 	.word	0x0801c48d
 801c300:	0801c48d 	.word	0x0801c48d
 801c304:	0801c48d 	.word	0x0801c48d
 801c308:	0801c417 	.word	0x0801c417
 801c30c:	0801c42b 	.word	0x0801c42b
 801c310:	0801c439 	.word	0x0801c439
 801c314:	0801c43f 	.word	0x0801c43f
 801c318:	0801c44b 	.word	0x0801c44b
 801c31c:	0801c451 	.word	0x0801c451
 801c320:	0801c465 	.word	0x0801c465
 801c324:	0801c445 	.word	0x0801c445
 801c328:	0801c46b 	.word	0x0801c46b
 801c32c:	0801c47b 	.word	0x0801c47b
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = US915_RX_MIN_DATARATE;
 801c330:	2308      	movs	r3, #8
 801c332:	60bb      	str	r3, [r7, #8]
            break;
 801c334:	e0ab      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = US915_TX_MIN_DATARATE;
 801c336:	2300      	movs	r3, #0
 801c338:	60bb      	str	r3, [r7, #8]
            break;
 801c33a:	e0a8      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = US915_DEFAULT_DATARATE;
 801c33c:	2300      	movs	r3, #0
 801c33e:	60bb      	str	r3, [r7, #8]
            break;
 801c340:	e0a5      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, US915_TX_MIN_DATARATE );
 801c342:	687b      	ldr	r3, [r7, #4]
 801c344:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801c348:	2100      	movs	r1, #0
 801c34a:	4618      	mov	r0, r3
 801c34c:	f7ff fde4 	bl	801bf18 <GetNextLowerTxDr>
 801c350:	4603      	mov	r3, r0
 801c352:	60bb      	str	r3, [r7, #8]
            break;
 801c354:	e09b      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = US915_MAX_TX_POWER;
 801c356:	2300      	movs	r3, #0
 801c358:	60bb      	str	r3, [r7, #8]
            break;
 801c35a:	e098      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = US915_DEFAULT_TX_POWER;
 801c35c:	2300      	movs	r3, #0
 801c35e:	60bb      	str	r3, [r7, #8]
            break;
 801c360:	e095      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = US915_ADR_ACK_LIMIT;
 801c362:	2340      	movs	r3, #64	; 0x40
 801c364:	60bb      	str	r3, [r7, #8]
            break;
 801c366:	e092      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = US915_ADR_ACK_DELAY;
 801c368:	2320      	movs	r3, #32
 801c36a:	60bb      	str	r3, [r7, #8]
            break;
 801c36c:	e08f      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateUS915[getPhy->Datarate];
 801c36e:	687b      	ldr	r3, [r7, #4]
 801c370:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801c374:	461a      	mov	r2, r3
 801c376:	4b4a      	ldr	r3, [pc, #296]	; (801c4a0 <RegionUS915GetPhyParam+0x274>)
 801c378:	5c9b      	ldrb	r3, [r3, r2]
 801c37a:	60bb      	str	r3, [r7, #8]
            break;
 801c37c:	e087      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterUS915[getPhy->Datarate];
 801c37e:	687b      	ldr	r3, [r7, #4]
 801c380:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801c384:	461a      	mov	r2, r3
 801c386:	4b47      	ldr	r3, [pc, #284]	; (801c4a4 <RegionUS915GetPhyParam+0x278>)
 801c388:	5c9b      	ldrb	r3, [r3, r2]
 801c38a:	60bb      	str	r3, [r7, #8]
            break;
 801c38c:	e07f      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = US915_DUTY_CYCLE_ENABLED;
 801c38e:	2300      	movs	r3, #0
 801c390:	60bb      	str	r3, [r7, #8]
            break;
 801c392:	e07c      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = US915_MAX_RX_WINDOW;
 801c394:	f640 33b8 	movw	r3, #3000	; 0xbb8
 801c398:	60bb      	str	r3, [r7, #8]
            break;
 801c39a:	e078      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = US915_RECEIVE_DELAY1;
 801c39c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801c3a0:	60bb      	str	r3, [r7, #8]
            break;
 801c3a2:	e074      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = US915_RECEIVE_DELAY2;
 801c3a4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 801c3a8:	60bb      	str	r3, [r7, #8]
            break;
 801c3aa:	e070      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = US915_JOIN_ACCEPT_DELAY1;
 801c3ac:	f241 3388 	movw	r3, #5000	; 0x1388
 801c3b0:	60bb      	str	r3, [r7, #8]
            break;
 801c3b2:	e06c      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = US915_JOIN_ACCEPT_DELAY2;
 801c3b4:	f241 7370 	movw	r3, #6000	; 0x1770
 801c3b8:	60bb      	str	r3, [r7, #8]
            break;
 801c3ba:	e068      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = US915_MAX_FCNT_GAP;
 801c3bc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801c3c0:	60bb      	str	r3, [r7, #8]
            break;
 801c3c2:	e064      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( US915_ACKTIMEOUT + randr( -US915_ACK_TIMEOUT_RND, US915_ACK_TIMEOUT_RND ) );
 801c3c4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 801c3c8:	4837      	ldr	r0, [pc, #220]	; (801c4a8 <RegionUS915GetPhyParam+0x27c>)
 801c3ca:	f001 f8b7 	bl	801d53c <randr>
 801c3ce:	4603      	mov	r3, r0
 801c3d0:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 801c3d4:	60bb      	str	r3, [r7, #8]
            break;
 801c3d6:	e05a      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = US915_DEFAULT_RX1_DR_OFFSET;
 801c3d8:	2300      	movs	r3, #0
 801c3da:	60bb      	str	r3, [r7, #8]
            break;
 801c3dc:	e057      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = US915_RX_WND_2_FREQ;
 801c3de:	4b33      	ldr	r3, [pc, #204]	; (801c4ac <RegionUS915GetPhyParam+0x280>)
 801c3e0:	60bb      	str	r3, [r7, #8]
            break;
 801c3e2:	e054      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = US915_RX_WND_2_DR;
 801c3e4:	2308      	movs	r3, #8
 801c3e6:	60bb      	str	r3, [r7, #8]
            break;
 801c3e8:	e051      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 801c3ea:	4b31      	ldr	r3, [pc, #196]	; (801c4b0 <RegionUS915GetPhyParam+0x284>)
 801c3ec:	60bb      	str	r3, [r7, #8]
            break;
 801c3ee:	e04e      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 801c3f0:	4b30      	ldr	r3, [pc, #192]	; (801c4b4 <RegionUS915GetPhyParam+0x288>)
 801c3f2:	60bb      	str	r3, [r7, #8]
            break;
 801c3f4:	e04b      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = US915_MAX_NB_CHANNELS;
 801c3f6:	2348      	movs	r3, #72	; 0x48
 801c3f8:	60bb      	str	r3, [r7, #8]
            break;
 801c3fa:	e048      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = NvmCtx.Channels;
 801c3fc:	4b2e      	ldr	r3, [pc, #184]	; (801c4b8 <RegionUS915GetPhyParam+0x28c>)
 801c3fe:	60bb      	str	r3, [r7, #8]
            break;
 801c400:	e045      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = 0;
 801c402:	2300      	movs	r3, #0
 801c404:	60bb      	str	r3, [r7, #8]
            break;
 801c406:	e042      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = US915_DEFAULT_MAX_ERP + 2.15f;
 801c408:	4b2c      	ldr	r3, [pc, #176]	; (801c4bc <RegionUS915GetPhyParam+0x290>)
 801c40a:	60bb      	str	r3, [r7, #8]
            break;
 801c40c:	e03f      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = 0;
 801c40e:	f04f 0300 	mov.w	r3, #0
 801c412:	60bb      	str	r3, [r7, #8]
            break;
 801c414:	e03b      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = US915_BEACON_CHANNEL_FREQ + ( getPhy->Channel * US915_BEACON_CHANNEL_STEPWIDTH );
 801c416:	687b      	ldr	r3, [r7, #4]
 801c418:	791b      	ldrb	r3, [r3, #4]
 801c41a:	461a      	mov	r2, r3
 801c41c:	4b28      	ldr	r3, [pc, #160]	; (801c4c0 <RegionUS915GetPhyParam+0x294>)
 801c41e:	fb03 f202 	mul.w	r2, r3, r2
 801c422:	4b22      	ldr	r3, [pc, #136]	; (801c4ac <RegionUS915GetPhyParam+0x280>)
 801c424:	4413      	add	r3, r2
 801c426:	60bb      	str	r3, [r7, #8]
            break;
 801c428:	e031      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = US915_BEACON_SIZE;
 801c42a:	2317      	movs	r3, #23
 801c42c:	723b      	strb	r3, [r7, #8]
            phyParam.BeaconFormat.Rfu1Size = US915_RFU1_SIZE;
 801c42e:	2305      	movs	r3, #5
 801c430:	727b      	strb	r3, [r7, #9]
            phyParam.BeaconFormat.Rfu2Size = US915_RFU2_SIZE;
 801c432:	2303      	movs	r3, #3
 801c434:	72bb      	strb	r3, [r7, #10]
            break;
 801c436:	e02a      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = US915_BEACON_CHANNEL_DR;
 801c438:	2308      	movs	r3, #8
 801c43a:	60bb      	str	r3, [r7, #8]
            break;
 801c43c:	e027      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_STEPWIDTH:
        {
            phyParam.Value = US915_BEACON_CHANNEL_STEPWIDTH;
 801c43e:	4b20      	ldr	r3, [pc, #128]	; (801c4c0 <RegionUS915GetPhyParam+0x294>)
 801c440:	60bb      	str	r3, [r7, #8]
            break;
 801c442:	e024      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = US915_PING_SLOT_NB_CHANNELS;
 801c444:	2308      	movs	r3, #8
 801c446:	60bb      	str	r3, [r7, #8]
            break;
 801c448:	e021      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 801c44a:	2308      	movs	r3, #8
 801c44c:	60bb      	str	r3, [r7, #8]
            break;
 801c44e:	e01e      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_FREQ + ( getPhy->Channel * US915_BEACON_CHANNEL_STEPWIDTH );
 801c450:	687b      	ldr	r3, [r7, #4]
 801c452:	791b      	ldrb	r3, [r3, #4]
 801c454:	461a      	mov	r2, r3
 801c456:	4b1a      	ldr	r3, [pc, #104]	; (801c4c0 <RegionUS915GetPhyParam+0x294>)
 801c458:	fb03 f202 	mul.w	r2, r3, r2
 801c45c:	4b13      	ldr	r3, [pc, #76]	; (801c4ac <RegionUS915GetPhyParam+0x280>)
 801c45e:	4413      	add	r3, r2
 801c460:	60bb      	str	r3, [r7, #8]
            break;
 801c462:	e014      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_DR;
 801c464:	2308      	movs	r3, #8
 801c466:	60bb      	str	r3, [r7, #8]
            break;
 801c468:	e011      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesUS915[getPhy->Datarate];
 801c46a:	687b      	ldr	r3, [r7, #4]
 801c46c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801c470:	461a      	mov	r2, r3
 801c472:	4b14      	ldr	r3, [pc, #80]	; (801c4c4 <RegionUS915GetPhyParam+0x298>)
 801c474:	5c9b      	ldrb	r3, [r3, r2]
 801c476:	60bb      	str	r3, [r7, #8]
            break;
 801c478:	e009      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = GetBandwidth( getPhy->Datarate );
 801c47a:	687b      	ldr	r3, [r7, #4]
 801c47c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801c480:	4618      	mov	r0, r3
 801c482:	f7ff fe0f 	bl	801c0a4 <GetBandwidth>
 801c486:	4603      	mov	r3, r0
 801c488:	60bb      	str	r3, [r7, #8]
            break;
 801c48a:	e000      	b.n	801c48e <RegionUS915GetPhyParam+0x262>
        }
        default:
        {
            break;
 801c48c:	bf00      	nop
        }
    }

    return phyParam;
 801c48e:	68bb      	ldr	r3, [r7, #8]
 801c490:	60fb      	str	r3, [r7, #12]
 801c492:	2300      	movs	r3, #0
 801c494:	68fb      	ldr	r3, [r7, #12]
}
 801c496:	4618      	mov	r0, r3
 801c498:	3710      	adds	r7, #16
 801c49a:	46bd      	mov	sp, r7
 801c49c:	bd80      	pop	{r7, pc}
 801c49e:	bf00      	nop
 801c4a0:	080266f0 	.word	0x080266f0
 801c4a4:	08026700 	.word	0x08026700
 801c4a8:	fffffc18 	.word	0xfffffc18
 801c4ac:	370870a0 	.word	0x370870a0
 801c4b0:	20001628 	.word	0x20001628
 801c4b4:	20001640 	.word	0x20001640
 801c4b8:	200012b4 	.word	0x200012b4
 801c4bc:	4200999a 	.word	0x4200999a
 801c4c0:	000927c0 	.word	0x000927c0
 801c4c4:	0802668c 	.word	0x0802668c

0801c4c8 <RegionUS915SetBandTxDone>:

void RegionUS915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 801c4c8:	b590      	push	{r4, r7, lr}
 801c4ca:	b085      	sub	sp, #20
 801c4cc:	af02      	add	r7, sp, #8
 801c4ce:	6078      	str	r0, [r7, #4]
    RegionCommonSetBandTxDone( &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band],
 801c4d0:	687b      	ldr	r3, [r7, #4]
 801c4d2:	781b      	ldrb	r3, [r3, #0]
 801c4d4:	4619      	mov	r1, r3
 801c4d6:	4a10      	ldr	r2, [pc, #64]	; (801c518 <RegionUS915SetBandTxDone+0x50>)
 801c4d8:	460b      	mov	r3, r1
 801c4da:	005b      	lsls	r3, r3, #1
 801c4dc:	440b      	add	r3, r1
 801c4de:	009b      	lsls	r3, r3, #2
 801c4e0:	4413      	add	r3, r2
 801c4e2:	3309      	adds	r3, #9
 801c4e4:	781b      	ldrb	r3, [r3, #0]
 801c4e6:	461a      	mov	r2, r3
 801c4e8:	4613      	mov	r3, r2
 801c4ea:	009b      	lsls	r3, r3, #2
 801c4ec:	4413      	add	r3, r2
 801c4ee:	009b      	lsls	r3, r3, #2
 801c4f0:	f503 7358 	add.w	r3, r3, #864	; 0x360
 801c4f4:	4a08      	ldr	r2, [pc, #32]	; (801c518 <RegionUS915SetBandTxDone+0x50>)
 801c4f6:	1898      	adds	r0, r3, r2
 801c4f8:	687b      	ldr	r3, [r7, #4]
 801c4fa:	6899      	ldr	r1, [r3, #8]
 801c4fc:	687b      	ldr	r3, [r7, #4]
 801c4fe:	785c      	ldrb	r4, [r3, #1]
 801c500:	687b      	ldr	r3, [r7, #4]
 801c502:	691a      	ldr	r2, [r3, #16]
 801c504:	9200      	str	r2, [sp, #0]
 801c506:	68db      	ldr	r3, [r3, #12]
 801c508:	4622      	mov	r2, r4
 801c50a:	f7fd ff6c 	bl	801a3e6 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
}
 801c50e:	bf00      	nop
 801c510:	370c      	adds	r7, #12
 801c512:	46bd      	mov	sp, r7
 801c514:	bd90      	pop	{r4, r7, pc}
 801c516:	bf00      	nop
 801c518:	200012b4 	.word	0x200012b4

0801c51c <RegionUS915InitDefaults>:

void RegionUS915InitDefaults( InitDefaultsParams_t* params )
{
 801c51c:	b580      	push	{r7, lr}
 801c51e:	b088      	sub	sp, #32
 801c520:	af00      	add	r7, sp, #0
 801c522:	6078      	str	r0, [r7, #4]
    Band_t bands[US915_MAX_NB_BANDS] =
 801c524:	2301      	movs	r3, #1
 801c526:	813b      	strh	r3, [r7, #8]
 801c528:	2300      	movs	r3, #0
 801c52a:	72bb      	strb	r3, [r7, #10]
 801c52c:	2300      	movs	r3, #0
 801c52e:	60fb      	str	r3, [r7, #12]
 801c530:	2300      	movs	r3, #0
 801c532:	613b      	str	r3, [r7, #16]
 801c534:	2300      	movs	r3, #0
 801c536:	617b      	str	r3, [r7, #20]
 801c538:	2300      	movs	r3, #0
 801c53a:	763b      	strb	r3, [r7, #24]
    {
       US915_BAND0
    };

    switch( params->Type )
 801c53c:	687b      	ldr	r3, [r7, #4]
 801c53e:	791b      	ldrb	r3, [r3, #4]
 801c540:	2b03      	cmp	r3, #3
 801c542:	f000 80c0 	beq.w	801c6c6 <RegionUS915InitDefaults+0x1aa>
 801c546:	2b03      	cmp	r3, #3
 801c548:	f300 80ca 	bgt.w	801c6e0 <RegionUS915InitDefaults+0x1c4>
 801c54c:	2b00      	cmp	r3, #0
 801c54e:	d007      	beq.n	801c560 <RegionUS915InitDefaults+0x44>
 801c550:	2b00      	cmp	r3, #0
 801c552:	f2c0 80c5 	blt.w	801c6e0 <RegionUS915InitDefaults+0x1c4>
 801c556:	3b01      	subs	r3, #1
 801c558:	2b01      	cmp	r3, #1
 801c55a:	f200 80c1 	bhi.w	801c6e0 <RegionUS915InitDefaults+0x1c4>
 801c55e:	e08e      	b.n	801c67e <RegionUS915InitDefaults+0x162>
    {
        case INIT_TYPE_DEFAULTS:
        {
            // Initialize 8 bit channel groups index
            NvmCtx.JoinChannelGroupsCurrentIndex = 0;
 801c560:	4b63      	ldr	r3, [pc, #396]	; (801c6f0 <RegionUS915InitDefaults+0x1d4>)
 801c562:	2200      	movs	r2, #0
 801c564:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398

            // Initialize the join trials counter
            NvmCtx.JoinTrialsCounter = 0;
 801c568:	4b61      	ldr	r3, [pc, #388]	; (801c6f0 <RegionUS915InitDefaults+0x1d4>)
 801c56a:	2200      	movs	r2, #0
 801c56c:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399

            // Default bands
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
 801c570:	f107 0308 	add.w	r3, r7, #8
 801c574:	2214      	movs	r2, #20
 801c576:	4619      	mov	r1, r3
 801c578:	485e      	ldr	r0, [pc, #376]	; (801c6f4 <RegionUS915InitDefaults+0x1d8>)
 801c57a:	f000 fff6 	bl	801d56a <memcpy1>

            // Default channels
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 801c57e:	2300      	movs	r3, #0
 801c580:	77fb      	strb	r3, [r7, #31]
 801c582:	e025      	b.n	801c5d0 <RegionUS915InitDefaults+0xb4>
            {
                // 125 kHz channels
                NvmCtx.Channels[i].Frequency = 902300000 + i * 200000;
 801c584:	7ffb      	ldrb	r3, [r7, #31]
 801c586:	4a5c      	ldr	r2, [pc, #368]	; (801c6f8 <RegionUS915InitDefaults+0x1dc>)
 801c588:	fb02 f203 	mul.w	r2, r2, r3
 801c58c:	4b5b      	ldr	r3, [pc, #364]	; (801c6fc <RegionUS915InitDefaults+0x1e0>)
 801c58e:	4413      	add	r3, r2
 801c590:	7ffa      	ldrb	r2, [r7, #31]
 801c592:	4618      	mov	r0, r3
 801c594:	4956      	ldr	r1, [pc, #344]	; (801c6f0 <RegionUS915InitDefaults+0x1d4>)
 801c596:	4613      	mov	r3, r2
 801c598:	005b      	lsls	r3, r3, #1
 801c59a:	4413      	add	r3, r2
 801c59c:	009b      	lsls	r3, r3, #2
 801c59e:	440b      	add	r3, r1
 801c5a0:	6018      	str	r0, [r3, #0]
                NvmCtx.Channels[i].DrRange.Value = ( DR_3 << 4 ) | DR_0;
 801c5a2:	7ffa      	ldrb	r2, [r7, #31]
 801c5a4:	4952      	ldr	r1, [pc, #328]	; (801c6f0 <RegionUS915InitDefaults+0x1d4>)
 801c5a6:	4613      	mov	r3, r2
 801c5a8:	005b      	lsls	r3, r3, #1
 801c5aa:	4413      	add	r3, r2
 801c5ac:	009b      	lsls	r3, r3, #2
 801c5ae:	440b      	add	r3, r1
 801c5b0:	3308      	adds	r3, #8
 801c5b2:	2230      	movs	r2, #48	; 0x30
 801c5b4:	701a      	strb	r2, [r3, #0]
                NvmCtx.Channels[i].Band = 0;
 801c5b6:	7ffa      	ldrb	r2, [r7, #31]
 801c5b8:	494d      	ldr	r1, [pc, #308]	; (801c6f0 <RegionUS915InitDefaults+0x1d4>)
 801c5ba:	4613      	mov	r3, r2
 801c5bc:	005b      	lsls	r3, r3, #1
 801c5be:	4413      	add	r3, r2
 801c5c0:	009b      	lsls	r3, r3, #2
 801c5c2:	440b      	add	r3, r1
 801c5c4:	3309      	adds	r3, #9
 801c5c6:	2200      	movs	r2, #0
 801c5c8:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 801c5ca:	7ffb      	ldrb	r3, [r7, #31]
 801c5cc:	3301      	adds	r3, #1
 801c5ce:	77fb      	strb	r3, [r7, #31]
 801c5d0:	7ffb      	ldrb	r3, [r7, #31]
 801c5d2:	2b3f      	cmp	r3, #63	; 0x3f
 801c5d4:	d9d6      	bls.n	801c584 <RegionUS915InitDefaults+0x68>
            }
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 801c5d6:	2340      	movs	r3, #64	; 0x40
 801c5d8:	77bb      	strb	r3, [r7, #30]
 801c5da:	e026      	b.n	801c62a <RegionUS915InitDefaults+0x10e>
            {
                // 500 kHz channels
                NvmCtx.Channels[i].Frequency = 903000000 + ( i - ( US915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 801c5dc:	7fbb      	ldrb	r3, [r7, #30]
 801c5de:	3b40      	subs	r3, #64	; 0x40
 801c5e0:	4a47      	ldr	r2, [pc, #284]	; (801c700 <RegionUS915InitDefaults+0x1e4>)
 801c5e2:	fb02 f203 	mul.w	r2, r2, r3
 801c5e6:	4b47      	ldr	r3, [pc, #284]	; (801c704 <RegionUS915InitDefaults+0x1e8>)
 801c5e8:	4413      	add	r3, r2
 801c5ea:	7fba      	ldrb	r2, [r7, #30]
 801c5ec:	4618      	mov	r0, r3
 801c5ee:	4940      	ldr	r1, [pc, #256]	; (801c6f0 <RegionUS915InitDefaults+0x1d4>)
 801c5f0:	4613      	mov	r3, r2
 801c5f2:	005b      	lsls	r3, r3, #1
 801c5f4:	4413      	add	r3, r2
 801c5f6:	009b      	lsls	r3, r3, #2
 801c5f8:	440b      	add	r3, r1
 801c5fa:	6018      	str	r0, [r3, #0]
                NvmCtx.Channels[i].DrRange.Value = ( DR_4 << 4 ) | DR_4;
 801c5fc:	7fba      	ldrb	r2, [r7, #30]
 801c5fe:	493c      	ldr	r1, [pc, #240]	; (801c6f0 <RegionUS915InitDefaults+0x1d4>)
 801c600:	4613      	mov	r3, r2
 801c602:	005b      	lsls	r3, r3, #1
 801c604:	4413      	add	r3, r2
 801c606:	009b      	lsls	r3, r3, #2
 801c608:	440b      	add	r3, r1
 801c60a:	3308      	adds	r3, #8
 801c60c:	2244      	movs	r2, #68	; 0x44
 801c60e:	701a      	strb	r2, [r3, #0]
                NvmCtx.Channels[i].Band = 0;
 801c610:	7fba      	ldrb	r2, [r7, #30]
 801c612:	4937      	ldr	r1, [pc, #220]	; (801c6f0 <RegionUS915InitDefaults+0x1d4>)
 801c614:	4613      	mov	r3, r2
 801c616:	005b      	lsls	r3, r3, #1
 801c618:	4413      	add	r3, r2
 801c61a:	009b      	lsls	r3, r3, #2
 801c61c:	440b      	add	r3, r1
 801c61e:	3309      	adds	r3, #9
 801c620:	2200      	movs	r2, #0
 801c622:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 801c624:	7fbb      	ldrb	r3, [r7, #30]
 801c626:	3301      	adds	r3, #1
 801c628:	77bb      	strb	r3, [r7, #30]
 801c62a:	7fbb      	ldrb	r3, [r7, #30]
 801c62c:	2b47      	cmp	r3, #71	; 0x47
 801c62e:	d9d5      	bls.n	801c5dc <RegionUS915InitDefaults+0xc0>
            NvmCtx.ChannelsDefaultMask[2] = 0x0000;
            NvmCtx.ChannelsDefaultMask[3] = 0x0000;
            NvmCtx.ChannelsDefaultMask[4] = 0x0001;
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
#else
            NvmCtx.ChannelsDefaultMask[0] = 0xFFFF;
 801c630:	4b2f      	ldr	r3, [pc, #188]	; (801c6f0 <RegionUS915InitDefaults+0x1d4>)
 801c632:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801c636:	f8a3 238c 	strh.w	r2, [r3, #908]	; 0x38c
            NvmCtx.ChannelsDefaultMask[1] = 0xFFFF;
 801c63a:	4b2d      	ldr	r3, [pc, #180]	; (801c6f0 <RegionUS915InitDefaults+0x1d4>)
 801c63c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801c640:	f8a3 238e 	strh.w	r2, [r3, #910]	; 0x38e
            NvmCtx.ChannelsDefaultMask[2] = 0xFFFF;
 801c644:	4b2a      	ldr	r3, [pc, #168]	; (801c6f0 <RegionUS915InitDefaults+0x1d4>)
 801c646:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801c64a:	f8a3 2390 	strh.w	r2, [r3, #912]	; 0x390
            NvmCtx.ChannelsDefaultMask[3] = 0xFFFF;
 801c64e:	4b28      	ldr	r3, [pc, #160]	; (801c6f0 <RegionUS915InitDefaults+0x1d4>)
 801c650:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801c654:	f8a3 2392 	strh.w	r2, [r3, #914]	; 0x392
            NvmCtx.ChannelsDefaultMask[4] = 0x00FF;
 801c658:	4b25      	ldr	r3, [pc, #148]	; (801c6f0 <RegionUS915InitDefaults+0x1d4>)
 801c65a:	22ff      	movs	r2, #255	; 0xff
 801c65c:	f8a3 2394 	strh.w	r2, [r3, #916]	; 0x394
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
 801c660:	4b23      	ldr	r3, [pc, #140]	; (801c6f0 <RegionUS915InitDefaults+0x1d4>)
 801c662:	2200      	movs	r2, #0
 801c664:	f8a3 2396 	strh.w	r2, [r3, #918]	; 0x396
#endif /* HYBRID_ENABLED == 1 */
            /* ST_WORKAROUND_END */

            // Copy channels default mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 801c668:	2206      	movs	r2, #6
 801c66a:	4927      	ldr	r1, [pc, #156]	; (801c708 <RegionUS915InitDefaults+0x1ec>)
 801c66c:	4827      	ldr	r0, [pc, #156]	; (801c70c <RegionUS915InitDefaults+0x1f0>)
 801c66e:	f7fd fe94 	bl	801a39a <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 6 );
 801c672:	2206      	movs	r2, #6
 801c674:	4925      	ldr	r1, [pc, #148]	; (801c70c <RegionUS915InitDefaults+0x1f0>)
 801c676:	4826      	ldr	r0, [pc, #152]	; (801c710 <RegionUS915InitDefaults+0x1f4>)
 801c678:	f7fd fe8f 	bl	801a39a <RegionCommonChanMaskCopy>
            break;
 801c67c:	e033      	b.n	801c6e6 <RegionUS915InitDefaults+0x1ca>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 801c67e:	2206      	movs	r2, #6
 801c680:	4921      	ldr	r1, [pc, #132]	; (801c708 <RegionUS915InitDefaults+0x1ec>)
 801c682:	4822      	ldr	r0, [pc, #136]	; (801c70c <RegionUS915InitDefaults+0x1f0>)
 801c684:	f7fd fe89 	bl	801a39a <RegionCommonChanMaskCopy>

            for( uint8_t i = 0; i < 6; i++ )
 801c688:	2300      	movs	r3, #0
 801c68a:	777b      	strb	r3, [r7, #29]
 801c68c:	e017      	b.n	801c6be <RegionUS915InitDefaults+0x1a2>
            { // Copy-And the channels mask
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 801c68e:	7f7b      	ldrb	r3, [r7, #29]
 801c690:	4a17      	ldr	r2, [pc, #92]	; (801c6f0 <RegionUS915InitDefaults+0x1d4>)
 801c692:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801c696:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 801c69a:	7f7b      	ldrb	r3, [r7, #29]
 801c69c:	4a14      	ldr	r2, [pc, #80]	; (801c6f0 <RegionUS915InitDefaults+0x1d4>)
 801c69e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801c6a2:	005b      	lsls	r3, r3, #1
 801c6a4:	4413      	add	r3, r2
 801c6a6:	889a      	ldrh	r2, [r3, #4]
 801c6a8:	7f7b      	ldrb	r3, [r7, #29]
 801c6aa:	400a      	ands	r2, r1
 801c6ac:	b291      	uxth	r1, r2
 801c6ae:	4a10      	ldr	r2, [pc, #64]	; (801c6f0 <RegionUS915InitDefaults+0x1d4>)
 801c6b0:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801c6b4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 801c6b8:	7f7b      	ldrb	r3, [r7, #29]
 801c6ba:	3301      	adds	r3, #1
 801c6bc:	777b      	strb	r3, [r7, #29]
 801c6be:	7f7b      	ldrb	r3, [r7, #29]
 801c6c0:	2b05      	cmp	r3, #5
 801c6c2:	d9e4      	bls.n	801c68e <RegionUS915InitDefaults+0x172>
            }
            break;
 801c6c4:	e00f      	b.n	801c6e6 <RegionUS915InitDefaults+0x1ca>
        }
        case INIT_TYPE_RESTORE_CTX:
        {
            if( params->NvmCtx != 0 )
 801c6c6:	687b      	ldr	r3, [r7, #4]
 801c6c8:	681b      	ldr	r3, [r3, #0]
 801c6ca:	2b00      	cmp	r3, #0
 801c6cc:	d00a      	beq.n	801c6e4 <RegionUS915InitDefaults+0x1c8>
            {
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 801c6ce:	687b      	ldr	r3, [r7, #4]
 801c6d0:	681b      	ldr	r3, [r3, #0]
 801c6d2:	f44f 7267 	mov.w	r2, #924	; 0x39c
 801c6d6:	4619      	mov	r1, r3
 801c6d8:	4805      	ldr	r0, [pc, #20]	; (801c6f0 <RegionUS915InitDefaults+0x1d4>)
 801c6da:	f000 ff46 	bl	801d56a <memcpy1>
            }
            break;
 801c6de:	e001      	b.n	801c6e4 <RegionUS915InitDefaults+0x1c8>
        }
        default:
        {
            break;
 801c6e0:	bf00      	nop
 801c6e2:	e000      	b.n	801c6e6 <RegionUS915InitDefaults+0x1ca>
            break;
 801c6e4:	bf00      	nop
        }
    }
}
 801c6e6:	bf00      	nop
 801c6e8:	3720      	adds	r7, #32
 801c6ea:	46bd      	mov	sp, r7
 801c6ec:	bd80      	pop	{r7, pc}
 801c6ee:	bf00      	nop
 801c6f0:	200012b4 	.word	0x200012b4
 801c6f4:	20001614 	.word	0x20001614
 801c6f8:	00030d40 	.word	0x00030d40
 801c6fc:	35c80160 	.word	0x35c80160
 801c700:	00186a00 	.word	0x00186a00
 801c704:	35d2afc0 	.word	0x35d2afc0
 801c708:	20001640 	.word	0x20001640
 801c70c:	20001628 	.word	0x20001628
 801c710:	20001634 	.word	0x20001634

0801c714 <RegionUS915GetNvmCtx>:

void* RegionUS915GetNvmCtx( GetNvmCtxParams_t* params )
{
 801c714:	b480      	push	{r7}
 801c716:	b083      	sub	sp, #12
 801c718:	af00      	add	r7, sp, #0
 801c71a:	6078      	str	r0, [r7, #4]
    params->nvmCtxSize = sizeof( RegionUS915NvmCtx_t );
 801c71c:	687b      	ldr	r3, [r7, #4]
 801c71e:	f44f 7267 	mov.w	r2, #924	; 0x39c
 801c722:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 801c724:	4b02      	ldr	r3, [pc, #8]	; (801c730 <RegionUS915GetNvmCtx+0x1c>)
}
 801c726:	4618      	mov	r0, r3
 801c728:	370c      	adds	r7, #12
 801c72a:	46bd      	mov	sp, r7
 801c72c:	bc80      	pop	{r7}
 801c72e:	4770      	bx	lr
 801c730:	200012b4 	.word	0x200012b4

0801c734 <RegionUS915Verify>:

bool RegionUS915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801c734:	b580      	push	{r7, lr}
 801c736:	b082      	sub	sp, #8
 801c738:	af00      	add	r7, sp, #0
 801c73a:	6078      	str	r0, [r7, #4]
 801c73c:	460b      	mov	r3, r1
 801c73e:	70fb      	strb	r3, [r7, #3]
    switch( phyAttribute )
 801c740:	78fb      	ldrb	r3, [r7, #3]
 801c742:	2b0f      	cmp	r3, #15
 801c744:	d867      	bhi.n	801c816 <RegionUS915Verify+0xe2>
 801c746:	a201      	add	r2, pc, #4	; (adr r2, 801c74c <RegionUS915Verify+0x18>)
 801c748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c74c:	0801c78d 	.word	0x0801c78d
 801c750:	0801c817 	.word	0x0801c817
 801c754:	0801c817 	.word	0x0801c817
 801c758:	0801c817 	.word	0x0801c817
 801c75c:	0801c817 	.word	0x0801c817
 801c760:	0801c79b 	.word	0x0801c79b
 801c764:	0801c7b9 	.word	0x0801c7b9
 801c768:	0801c7d7 	.word	0x0801c7d7
 801c76c:	0801c817 	.word	0x0801c817
 801c770:	0801c7f5 	.word	0x0801c7f5
 801c774:	0801c7f5 	.word	0x0801c7f5
 801c778:	0801c817 	.word	0x0801c817
 801c77c:	0801c817 	.word	0x0801c817
 801c780:	0801c817 	.word	0x0801c817
 801c784:	0801c817 	.word	0x0801c817
 801c788:	0801c813 	.word	0x0801c813
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 801c78c:	687b      	ldr	r3, [r7, #4]
 801c78e:	681b      	ldr	r3, [r3, #0]
 801c790:	4618      	mov	r0, r3
 801c792:	f7ff fcd9 	bl	801c148 <VerifyRfFreq>
 801c796:	4603      	mov	r3, r0
 801c798:	e03e      	b.n	801c818 <RegionUS915Verify+0xe4>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
 801c79a:	687b      	ldr	r3, [r7, #4]
 801c79c:	f993 3000 	ldrsb.w	r3, [r3]
 801c7a0:	2204      	movs	r2, #4
 801c7a2:	2100      	movs	r1, #0
 801c7a4:	4618      	mov	r0, r3
 801c7a6:	f7fd fd7b 	bl	801a2a0 <RegionCommonValueInRange>
 801c7aa:	4603      	mov	r3, r0
 801c7ac:	2b00      	cmp	r3, #0
 801c7ae:	bf14      	ite	ne
 801c7b0:	2301      	movne	r3, #1
 801c7b2:	2300      	moveq	r3, #0
 801c7b4:	b2db      	uxtb	r3, r3
 801c7b6:	e02f      	b.n	801c818 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 801c7b8:	687b      	ldr	r3, [r7, #4]
 801c7ba:	f993 3000 	ldrsb.w	r3, [r3]
 801c7be:	2205      	movs	r2, #5
 801c7c0:	2100      	movs	r1, #0
 801c7c2:	4618      	mov	r0, r3
 801c7c4:	f7fd fd6c 	bl	801a2a0 <RegionCommonValueInRange>
 801c7c8:	4603      	mov	r3, r0
 801c7ca:	2b00      	cmp	r3, #0
 801c7cc:	bf14      	ite	ne
 801c7ce:	2301      	movne	r3, #1
 801c7d0:	2300      	moveq	r3, #0
 801c7d2:	b2db      	uxtb	r3, r3
 801c7d4:	e020      	b.n	801c818 <RegionUS915Verify+0xe4>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE );
 801c7d6:	687b      	ldr	r3, [r7, #4]
 801c7d8:	f993 3000 	ldrsb.w	r3, [r3]
 801c7dc:	220d      	movs	r2, #13
 801c7de:	2108      	movs	r1, #8
 801c7e0:	4618      	mov	r0, r3
 801c7e2:	f7fd fd5d 	bl	801a2a0 <RegionCommonValueInRange>
 801c7e6:	4603      	mov	r3, r0
 801c7e8:	2b00      	cmp	r3, #0
 801c7ea:	bf14      	ite	ne
 801c7ec:	2301      	movne	r3, #1
 801c7ee:	2300      	moveq	r3, #0
 801c7f0:	b2db      	uxtb	r3, r3
 801c7f2:	e011      	b.n	801c818 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, US915_MAX_TX_POWER, US915_MIN_TX_POWER );
 801c7f4:	687b      	ldr	r3, [r7, #4]
 801c7f6:	f993 3000 	ldrsb.w	r3, [r3]
 801c7fa:	220e      	movs	r2, #14
 801c7fc:	2100      	movs	r1, #0
 801c7fe:	4618      	mov	r0, r3
 801c800:	f7fd fd4e 	bl	801a2a0 <RegionCommonValueInRange>
 801c804:	4603      	mov	r3, r0
 801c806:	2b00      	cmp	r3, #0
 801c808:	bf14      	ite	ne
 801c80a:	2301      	movne	r3, #1
 801c80c:	2300      	moveq	r3, #0
 801c80e:	b2db      	uxtb	r3, r3
 801c810:	e002      	b.n	801c818 <RegionUS915Verify+0xe4>
        }
        case PHY_DUTY_CYCLE:
        {
            return US915_DUTY_CYCLE_ENABLED;
 801c812:	2300      	movs	r3, #0
 801c814:	e000      	b.n	801c818 <RegionUS915Verify+0xe4>
        }
        default:
            return false;
 801c816:	2300      	movs	r3, #0
    }
}
 801c818:	4618      	mov	r0, r3
 801c81a:	3708      	adds	r7, #8
 801c81c:	46bd      	mov	sp, r7
 801c81e:	bd80      	pop	{r7, pc}

0801c820 <RegionUS915ApplyCFList>:

void RegionUS915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 801c820:	b480      	push	{r7}
 801c822:	b085      	sub	sp, #20
 801c824:	af00      	add	r7, sp, #0
 801c826:	6078      	str	r0, [r7, #4]
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 801c828:	687b      	ldr	r3, [r7, #4]
 801c82a:	791b      	ldrb	r3, [r3, #4]
 801c82c:	2b10      	cmp	r3, #16
 801c82e:	d165      	bne.n	801c8fc <RegionUS915ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 801c830:	687b      	ldr	r3, [r7, #4]
 801c832:	681b      	ldr	r3, [r3, #0]
 801c834:	330f      	adds	r3, #15
 801c836:	781b      	ldrb	r3, [r3, #0]
 801c838:	2b01      	cmp	r3, #1
 801c83a:	d161      	bne.n	801c900 <RegionUS915ApplyCFList+0xe0>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801c83c:	2300      	movs	r3, #0
 801c83e:	73fb      	strb	r3, [r7, #15]
 801c840:	2300      	movs	r3, #0
 801c842:	73bb      	strb	r3, [r7, #14]
 801c844:	e056      	b.n	801c8f4 <RegionUS915ApplyCFList+0xd4>
    {
        NvmCtx.ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 801c846:	687b      	ldr	r3, [r7, #4]
 801c848:	681a      	ldr	r2, [r3, #0]
 801c84a:	7bbb      	ldrb	r3, [r7, #14]
 801c84c:	4413      	add	r3, r2
 801c84e:	781a      	ldrb	r2, [r3, #0]
 801c850:	7bfb      	ldrb	r3, [r7, #15]
 801c852:	b291      	uxth	r1, r2
 801c854:	4a2d      	ldr	r2, [pc, #180]	; (801c90c <RegionUS915ApplyCFList+0xec>)
 801c856:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801c85a:	005b      	lsls	r3, r3, #1
 801c85c:	4413      	add	r3, r2
 801c85e:	460a      	mov	r2, r1
 801c860:	809a      	strh	r2, [r3, #4]
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 801c862:	7bfb      	ldrb	r3, [r7, #15]
 801c864:	4a29      	ldr	r2, [pc, #164]	; (801c90c <RegionUS915ApplyCFList+0xec>)
 801c866:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801c86a:	005b      	lsls	r3, r3, #1
 801c86c:	4413      	add	r3, r2
 801c86e:	8899      	ldrh	r1, [r3, #4]
 801c870:	687b      	ldr	r3, [r7, #4]
 801c872:	681a      	ldr	r2, [r3, #0]
 801c874:	7bbb      	ldrb	r3, [r7, #14]
 801c876:	3301      	adds	r3, #1
 801c878:	4413      	add	r3, r2
 801c87a:	781b      	ldrb	r3, [r3, #0]
 801c87c:	b29b      	uxth	r3, r3
 801c87e:	021b      	lsls	r3, r3, #8
 801c880:	b29a      	uxth	r2, r3
 801c882:	7bfb      	ldrb	r3, [r7, #15]
 801c884:	430a      	orrs	r2, r1
 801c886:	b291      	uxth	r1, r2
 801c888:	4a20      	ldr	r2, [pc, #128]	; (801c90c <RegionUS915ApplyCFList+0xec>)
 801c88a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801c88e:	005b      	lsls	r3, r3, #1
 801c890:	4413      	add	r3, r2
 801c892:	460a      	mov	r2, r1
 801c894:	809a      	strh	r2, [r3, #4]
        if( chMaskItr == 4 )
 801c896:	7bfb      	ldrb	r3, [r7, #15]
 801c898:	2b04      	cmp	r3, #4
 801c89a:	d110      	bne.n	801c8be <RegionUS915ApplyCFList+0x9e>
        {
            NvmCtx.ChannelsMask[chMaskItr] = NvmCtx.ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 801c89c:	7bfb      	ldrb	r3, [r7, #15]
 801c89e:	4a1b      	ldr	r2, [pc, #108]	; (801c90c <RegionUS915ApplyCFList+0xec>)
 801c8a0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801c8a4:	005b      	lsls	r3, r3, #1
 801c8a6:	4413      	add	r3, r2
 801c8a8:	889a      	ldrh	r2, [r3, #4]
 801c8aa:	7bfb      	ldrb	r3, [r7, #15]
 801c8ac:	b2d2      	uxtb	r2, r2
 801c8ae:	b291      	uxth	r1, r2
 801c8b0:	4a16      	ldr	r2, [pc, #88]	; (801c90c <RegionUS915ApplyCFList+0xec>)
 801c8b2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801c8b6:	005b      	lsls	r3, r3, #1
 801c8b8:	4413      	add	r3, r2
 801c8ba:	460a      	mov	r2, r1
 801c8bc:	809a      	strh	r2, [r3, #4]
        }
        // Set the channel mask to the remaining
        NvmCtx.ChannelsMaskRemaining[chMaskItr] &= NvmCtx.ChannelsMask[chMaskItr];
 801c8be:	7bfb      	ldrb	r3, [r7, #15]
 801c8c0:	4a12      	ldr	r2, [pc, #72]	; (801c90c <RegionUS915ApplyCFList+0xec>)
 801c8c2:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801c8c6:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 801c8ca:	7bfb      	ldrb	r3, [r7, #15]
 801c8cc:	4a0f      	ldr	r2, [pc, #60]	; (801c90c <RegionUS915ApplyCFList+0xec>)
 801c8ce:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801c8d2:	005b      	lsls	r3, r3, #1
 801c8d4:	4413      	add	r3, r2
 801c8d6:	889a      	ldrh	r2, [r3, #4]
 801c8d8:	7bfb      	ldrb	r3, [r7, #15]
 801c8da:	400a      	ands	r2, r1
 801c8dc:	b291      	uxth	r1, r2
 801c8de:	4a0b      	ldr	r2, [pc, #44]	; (801c90c <RegionUS915ApplyCFList+0xec>)
 801c8e0:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801c8e4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801c8e8:	7bfb      	ldrb	r3, [r7, #15]
 801c8ea:	3301      	adds	r3, #1
 801c8ec:	73fb      	strb	r3, [r7, #15]
 801c8ee:	7bbb      	ldrb	r3, [r7, #14]
 801c8f0:	3302      	adds	r3, #2
 801c8f2:	73bb      	strb	r3, [r7, #14]
 801c8f4:	7bfb      	ldrb	r3, [r7, #15]
 801c8f6:	2b04      	cmp	r3, #4
 801c8f8:	d9a5      	bls.n	801c846 <RegionUS915ApplyCFList+0x26>
 801c8fa:	e002      	b.n	801c902 <RegionUS915ApplyCFList+0xe2>
        return;
 801c8fc:	bf00      	nop
 801c8fe:	e000      	b.n	801c902 <RegionUS915ApplyCFList+0xe2>
        return;
 801c900:	bf00      	nop
    }
}
 801c902:	3714      	adds	r7, #20
 801c904:	46bd      	mov	sp, r7
 801c906:	bc80      	pop	{r7}
 801c908:	4770      	bx	lr
 801c90a:	bf00      	nop
 801c90c:	200012b4 	.word	0x200012b4

0801c910 <RegionUS915ChanMaskSet>:

bool RegionUS915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 801c910:	b580      	push	{r7, lr}
 801c912:	b084      	sub	sp, #16
 801c914:	af00      	add	r7, sp, #0
 801c916:	6078      	str	r0, [r7, #4]
    uint8_t nbChannels = RegionCommonCountChannels( chanMaskSet->ChannelsMaskIn, 0, 4 );
 801c918:	687b      	ldr	r3, [r7, #4]
 801c91a:	681b      	ldr	r3, [r3, #0]
 801c91c:	2204      	movs	r2, #4
 801c91e:	2100      	movs	r1, #0
 801c920:	4618      	mov	r0, r3
 801c922:	f7fd fd0e 	bl	801a342 <RegionCommonCountChannels>
 801c926:	4603      	mov	r3, r0
 801c928:	73bb      	strb	r3, [r7, #14]

    // Check the number of active channels
    if( ( nbChannels < 2 ) &&
 801c92a:	7bbb      	ldrb	r3, [r7, #14]
 801c92c:	2b01      	cmp	r3, #1
 801c92e:	d804      	bhi.n	801c93a <RegionUS915ChanMaskSet+0x2a>
 801c930:	7bbb      	ldrb	r3, [r7, #14]
 801c932:	2b00      	cmp	r3, #0
 801c934:	d001      	beq.n	801c93a <RegionUS915ChanMaskSet+0x2a>
        ( nbChannels > 0 ) )
    {
        return false;
 801c936:	2300      	movs	r3, #0
 801c938:	e043      	b.n	801c9c2 <RegionUS915ChanMaskSet+0xb2>
    }

    switch( chanMaskSet->ChannelsMaskType )
 801c93a:	687b      	ldr	r3, [r7, #4]
 801c93c:	791b      	ldrb	r3, [r3, #4]
 801c93e:	2b00      	cmp	r3, #0
 801c940:	d002      	beq.n	801c948 <RegionUS915ChanMaskSet+0x38>
 801c942:	2b01      	cmp	r3, #1
 801c944:	d032      	beq.n	801c9ac <RegionUS915ChanMaskSet+0x9c>
 801c946:	e039      	b.n	801c9bc <RegionUS915ChanMaskSet+0xac>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801c948:	687b      	ldr	r3, [r7, #4]
 801c94a:	681b      	ldr	r3, [r3, #0]
 801c94c:	2206      	movs	r2, #6
 801c94e:	4619      	mov	r1, r3
 801c950:	481e      	ldr	r0, [pc, #120]	; (801c9cc <RegionUS915ChanMaskSet+0xbc>)
 801c952:	f7fd fd22 	bl	801a39a <RegionCommonChanMaskCopy>

            NvmCtx.ChannelsDefaultMask[4] = NvmCtx.ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 801c956:	4b1e      	ldr	r3, [pc, #120]	; (801c9d0 <RegionUS915ChanMaskSet+0xc0>)
 801c958:	f8b3 3394 	ldrh.w	r3, [r3, #916]	; 0x394
 801c95c:	b2db      	uxtb	r3, r3
 801c95e:	b29a      	uxth	r2, r3
 801c960:	4b1b      	ldr	r3, [pc, #108]	; (801c9d0 <RegionUS915ChanMaskSet+0xc0>)
 801c962:	f8a3 2394 	strh.w	r2, [r3, #916]	; 0x394
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
 801c966:	4b1a      	ldr	r3, [pc, #104]	; (801c9d0 <RegionUS915ChanMaskSet+0xc0>)
 801c968:	2200      	movs	r2, #0
 801c96a:	f8a3 2396 	strh.w	r2, [r3, #918]	; 0x396

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801c96e:	2300      	movs	r3, #0
 801c970:	73fb      	strb	r3, [r7, #15]
 801c972:	e017      	b.n	801c9a4 <RegionUS915ChanMaskSet+0x94>
            { // Copy-And the channels mask
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 801c974:	7bfb      	ldrb	r3, [r7, #15]
 801c976:	4a16      	ldr	r2, [pc, #88]	; (801c9d0 <RegionUS915ChanMaskSet+0xc0>)
 801c978:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801c97c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 801c980:	7bfb      	ldrb	r3, [r7, #15]
 801c982:	4a13      	ldr	r2, [pc, #76]	; (801c9d0 <RegionUS915ChanMaskSet+0xc0>)
 801c984:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801c988:	005b      	lsls	r3, r3, #1
 801c98a:	4413      	add	r3, r2
 801c98c:	889a      	ldrh	r2, [r3, #4]
 801c98e:	7bfb      	ldrb	r3, [r7, #15]
 801c990:	400a      	ands	r2, r1
 801c992:	b291      	uxth	r1, r2
 801c994:	4a0e      	ldr	r2, [pc, #56]	; (801c9d0 <RegionUS915ChanMaskSet+0xc0>)
 801c996:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801c99a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801c99e:	7bfb      	ldrb	r3, [r7, #15]
 801c9a0:	3301      	adds	r3, #1
 801c9a2:	73fb      	strb	r3, [r7, #15]
 801c9a4:	7bfb      	ldrb	r3, [r7, #15]
 801c9a6:	2b05      	cmp	r3, #5
 801c9a8:	d9e4      	bls.n	801c974 <RegionUS915ChanMaskSet+0x64>
            }
            break;
 801c9aa:	e009      	b.n	801c9c0 <RegionUS915ChanMaskSet+0xb0>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801c9ac:	687b      	ldr	r3, [r7, #4]
 801c9ae:	681b      	ldr	r3, [r3, #0]
 801c9b0:	2206      	movs	r2, #6
 801c9b2:	4619      	mov	r1, r3
 801c9b4:	4807      	ldr	r0, [pc, #28]	; (801c9d4 <RegionUS915ChanMaskSet+0xc4>)
 801c9b6:	f7fd fcf0 	bl	801a39a <RegionCommonChanMaskCopy>
            break;
 801c9ba:	e001      	b.n	801c9c0 <RegionUS915ChanMaskSet+0xb0>
        }
        default:
            return false;
 801c9bc:	2300      	movs	r3, #0
 801c9be:	e000      	b.n	801c9c2 <RegionUS915ChanMaskSet+0xb2>
    }
    return true;
 801c9c0:	2301      	movs	r3, #1
}
 801c9c2:	4618      	mov	r0, r3
 801c9c4:	3710      	adds	r7, #16
 801c9c6:	46bd      	mov	sp, r7
 801c9c8:	bd80      	pop	{r7, pc}
 801c9ca:	bf00      	nop
 801c9cc:	20001628 	.word	0x20001628
 801c9d0:	200012b4 	.word	0x200012b4
 801c9d4:	20001640 	.word	0x20001640

0801c9d8 <RegionUS915ComputeRxWindowParameters>:

void RegionUS915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801c9d8:	b580      	push	{r7, lr}
 801c9da:	b088      	sub	sp, #32
 801c9dc:	af02      	add	r7, sp, #8
 801c9de:	60ba      	str	r2, [r7, #8]
 801c9e0:	607b      	str	r3, [r7, #4]
 801c9e2:	4603      	mov	r3, r0
 801c9e4:	73fb      	strb	r3, [r7, #15]
 801c9e6:	460b      	mov	r3, r1
 801c9e8:	73bb      	strb	r3, [r7, #14]
    /* ST_WORKAROUND_BEGIN: remove float/double */
    uint32_t tSymbol = 0;
 801c9ea:	2300      	movs	r3, #0
 801c9ec:	617b      	str	r3, [r7, #20]
    /* ST_WORKAROUND_END */

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, US915_RX_MAX_DATARATE );
 801c9ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801c9f2:	2b0d      	cmp	r3, #13
 801c9f4:	bfa8      	it	ge
 801c9f6:	230d      	movge	r3, #13
 801c9f8:	b25a      	sxtb	r2, r3
 801c9fa:	687b      	ldr	r3, [r7, #4]
 801c9fc:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 801c9fe:	687b      	ldr	r3, [r7, #4]
 801ca00:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801ca04:	4618      	mov	r0, r3
 801ca06:	f7ff fb4d 	bl	801c0a4 <GetBandwidth>
 801ca0a:	4603      	mov	r3, r0
 801ca0c:	b2da      	uxtb	r2, r3
 801ca0e:	687b      	ldr	r3, [r7, #4]
 801ca10:	709a      	strb	r2, [r3, #2]

    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesUS915[rxConfigParams->Datarate], BandwidthsUS915[rxConfigParams->Datarate] );
 801ca12:	687b      	ldr	r3, [r7, #4]
 801ca14:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801ca18:	461a      	mov	r2, r3
 801ca1a:	4b10      	ldr	r3, [pc, #64]	; (801ca5c <RegionUS915ComputeRxWindowParameters+0x84>)
 801ca1c:	5c9a      	ldrb	r2, [r3, r2]
 801ca1e:	687b      	ldr	r3, [r7, #4]
 801ca20:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801ca24:	4619      	mov	r1, r3
 801ca26:	4b0e      	ldr	r3, [pc, #56]	; (801ca60 <RegionUS915ComputeRxWindowParameters+0x88>)
 801ca28:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801ca2c:	4619      	mov	r1, r3
 801ca2e:	4610      	mov	r0, r2
 801ca30:	f7fd fe68 	bl	801a704 <RegionCommonComputeSymbolTimeLoRa>
 801ca34:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801ca36:	4b0b      	ldr	r3, [pc, #44]	; (801ca64 <RegionUS915ComputeRxWindowParameters+0x8c>)
 801ca38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801ca3a:	4798      	blx	r3
 801ca3c:	687b      	ldr	r3, [r7, #4]
 801ca3e:	3308      	adds	r3, #8
 801ca40:	687a      	ldr	r2, [r7, #4]
 801ca42:	320c      	adds	r2, #12
 801ca44:	7bb9      	ldrb	r1, [r7, #14]
 801ca46:	9201      	str	r2, [sp, #4]
 801ca48:	9300      	str	r3, [sp, #0]
 801ca4a:	4603      	mov	r3, r0
 801ca4c:	68ba      	ldr	r2, [r7, #8]
 801ca4e:	6978      	ldr	r0, [r7, #20]
 801ca50:	f7fd fe7a 	bl	801a748 <RegionCommonComputeRxWindowParameters>
}
 801ca54:	bf00      	nop
 801ca56:	3718      	adds	r7, #24
 801ca58:	46bd      	mov	sp, r7
 801ca5a:	bd80      	pop	{r7, pc}
 801ca5c:	0802668c 	.word	0x0802668c
 801ca60:	0802669c 	.word	0x0802669c
 801ca64:	08026710 	.word	0x08026710

0801ca68 <RegionUS915RxConfig>:

bool RegionUS915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801ca68:	b590      	push	{r4, r7, lr}
 801ca6a:	b091      	sub	sp, #68	; 0x44
 801ca6c:	af0a      	add	r7, sp, #40	; 0x28
 801ca6e:	6078      	str	r0, [r7, #4]
 801ca70:	6039      	str	r1, [r7, #0]
    int8_t dr = rxConfig->Datarate;
 801ca72:	687b      	ldr	r3, [r7, #4]
 801ca74:	785b      	ldrb	r3, [r3, #1]
 801ca76:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 801ca78:	2300      	movs	r3, #0
 801ca7a:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 801ca7c:	2300      	movs	r3, #0
 801ca7e:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 801ca80:	687b      	ldr	r3, [r7, #4]
 801ca82:	685b      	ldr	r3, [r3, #4]
 801ca84:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 801ca86:	4b34      	ldr	r3, [pc, #208]	; (801cb58 <RegionUS915RxConfig+0xf0>)
 801ca88:	685b      	ldr	r3, [r3, #4]
 801ca8a:	4798      	blx	r3
 801ca8c:	4603      	mov	r3, r0
 801ca8e:	2b00      	cmp	r3, #0
 801ca90:	d001      	beq.n	801ca96 <RegionUS915RxConfig+0x2e>
    {
        return false;
 801ca92:	2300      	movs	r3, #0
 801ca94:	e05c      	b.n	801cb50 <RegionUS915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801ca96:	687b      	ldr	r3, [r7, #4]
 801ca98:	7cdb      	ldrb	r3, [r3, #19]
 801ca9a:	2b00      	cmp	r3, #0
 801ca9c:	d109      	bne.n	801cab2 <RegionUS915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = US915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * US915_STEPWIDTH_RX1_CHANNEL;
 801ca9e:	687b      	ldr	r3, [r7, #4]
 801caa0:	781b      	ldrb	r3, [r3, #0]
 801caa2:	f003 0307 	and.w	r3, r3, #7
 801caa6:	4a2d      	ldr	r2, [pc, #180]	; (801cb5c <RegionUS915RxConfig+0xf4>)
 801caa8:	fb02 f203 	mul.w	r2, r2, r3
 801caac:	4b2c      	ldr	r3, [pc, #176]	; (801cb60 <RegionUS915RxConfig+0xf8>)
 801caae:	4413      	add	r3, r2
 801cab0:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesUS915[dr];
 801cab2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801cab6:	4a2b      	ldr	r2, [pc, #172]	; (801cb64 <RegionUS915RxConfig+0xfc>)
 801cab8:	5cd3      	ldrb	r3, [r2, r3]
 801caba:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 801cabc:	4b26      	ldr	r3, [pc, #152]	; (801cb58 <RegionUS915RxConfig+0xf0>)
 801cabe:	68db      	ldr	r3, [r3, #12]
 801cac0:	6938      	ldr	r0, [r7, #16]
 801cac2:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 801cac4:	4b24      	ldr	r3, [pc, #144]	; (801cb58 <RegionUS915RxConfig+0xf0>)
 801cac6:	699c      	ldr	r4, [r3, #24]
 801cac8:	687b      	ldr	r3, [r7, #4]
 801caca:	789b      	ldrb	r3, [r3, #2]
 801cacc:	4618      	mov	r0, r3
 801cace:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801cad2:	687b      	ldr	r3, [r7, #4]
 801cad4:	689b      	ldr	r3, [r3, #8]
 801cad6:	b29b      	uxth	r3, r3
 801cad8:	687a      	ldr	r2, [r7, #4]
 801cada:	7c92      	ldrb	r2, [r2, #18]
 801cadc:	9209      	str	r2, [sp, #36]	; 0x24
 801cade:	2201      	movs	r2, #1
 801cae0:	9208      	str	r2, [sp, #32]
 801cae2:	2200      	movs	r2, #0
 801cae4:	9207      	str	r2, [sp, #28]
 801cae6:	2200      	movs	r2, #0
 801cae8:	9206      	str	r2, [sp, #24]
 801caea:	2200      	movs	r2, #0
 801caec:	9205      	str	r2, [sp, #20]
 801caee:	2200      	movs	r2, #0
 801caf0:	9204      	str	r2, [sp, #16]
 801caf2:	2200      	movs	r2, #0
 801caf4:	9203      	str	r2, [sp, #12]
 801caf6:	9302      	str	r3, [sp, #8]
 801caf8:	2308      	movs	r3, #8
 801cafa:	9301      	str	r3, [sp, #4]
 801cafc:	2300      	movs	r3, #0
 801cafe:	9300      	str	r3, [sp, #0]
 801cb00:	2301      	movs	r3, #1
 801cb02:	460a      	mov	r2, r1
 801cb04:	4601      	mov	r1, r0
 801cb06:	2001      	movs	r0, #1
 801cb08:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 801cb0a:	687b      	ldr	r3, [r7, #4]
 801cb0c:	7c5b      	ldrb	r3, [r3, #17]
 801cb0e:	2b00      	cmp	r3, #0
 801cb10:	d005      	beq.n	801cb1e <RegionUS915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterUS915[dr];
 801cb12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801cb16:	4a14      	ldr	r2, [pc, #80]	; (801cb68 <RegionUS915RxConfig+0x100>)
 801cb18:	5cd3      	ldrb	r3, [r2, r3]
 801cb1a:	75fb      	strb	r3, [r7, #23]
 801cb1c:	e004      	b.n	801cb28 <RegionUS915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateUS915[dr];
 801cb1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801cb22:	4a12      	ldr	r2, [pc, #72]	; (801cb6c <RegionUS915RxConfig+0x104>)
 801cb24:	5cd3      	ldrb	r3, [r2, r3]
 801cb26:	75fb      	strb	r3, [r7, #23]
    }
    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801cb28:	4b0b      	ldr	r3, [pc, #44]	; (801cb58 <RegionUS915RxConfig+0xf0>)
 801cb2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801cb2c:	7dfa      	ldrb	r2, [r7, #23]
 801cb2e:	320d      	adds	r2, #13
 801cb30:	b2d2      	uxtb	r2, r2
 801cb32:	4611      	mov	r1, r2
 801cb34:	2001      	movs	r0, #1
 801cb36:	4798      	blx	r3
    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801cb38:	687b      	ldr	r3, [r7, #4]
 801cb3a:	7cdb      	ldrb	r3, [r3, #19]
 801cb3c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801cb40:	6939      	ldr	r1, [r7, #16]
 801cb42:	4618      	mov	r0, r3
 801cb44:	f7fd ff90 	bl	801aa68 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 801cb48:	683b      	ldr	r3, [r7, #0]
 801cb4a:	7bfa      	ldrb	r2, [r7, #15]
 801cb4c:	701a      	strb	r2, [r3, #0]
    return true;
 801cb4e:	2301      	movs	r3, #1
}
 801cb50:	4618      	mov	r0, r3
 801cb52:	371c      	adds	r7, #28
 801cb54:	46bd      	mov	sp, r7
 801cb56:	bd90      	pop	{r4, r7, pc}
 801cb58:	08026710 	.word	0x08026710
 801cb5c:	000927c0 	.word	0x000927c0
 801cb60:	370870a0 	.word	0x370870a0
 801cb64:	0802668c 	.word	0x0802668c
 801cb68:	08026700 	.word	0x08026700
 801cb6c:	080266f0 	.word	0x080266f0

0801cb70 <RegionUS915TxConfig>:

bool RegionUS915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801cb70:	b590      	push	{r4, r7, lr}
 801cb72:	b093      	sub	sp, #76	; 0x4c
 801cb74:	af0a      	add	r7, sp, #40	; 0x28
 801cb76:	60f8      	str	r0, [r7, #12]
 801cb78:	60b9      	str	r1, [r7, #8]
 801cb7a:	607a      	str	r2, [r7, #4]
    int8_t phyDr = DataratesUS915[txConfig->Datarate];
 801cb7c:	68fb      	ldr	r3, [r7, #12]
 801cb7e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801cb82:	461a      	mov	r2, r3
 801cb84:	4b46      	ldr	r3, [pc, #280]	; (801cca0 <RegionUS915TxConfig+0x130>)
 801cb86:	5c9b      	ldrb	r3, [r3, r2]
 801cb88:	77fb      	strb	r3, [r7, #31]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 801cb8a:	68fb      	ldr	r3, [r7, #12]
 801cb8c:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801cb90:	68fb      	ldr	r3, [r7, #12]
 801cb92:	781b      	ldrb	r3, [r3, #0]
 801cb94:	4619      	mov	r1, r3
 801cb96:	4a43      	ldr	r2, [pc, #268]	; (801cca4 <RegionUS915TxConfig+0x134>)
 801cb98:	460b      	mov	r3, r1
 801cb9a:	005b      	lsls	r3, r3, #1
 801cb9c:	440b      	add	r3, r1
 801cb9e:	009b      	lsls	r3, r3, #2
 801cba0:	4413      	add	r3, r2
 801cba2:	3309      	adds	r3, #9
 801cba4:	781b      	ldrb	r3, [r3, #0]
 801cba6:	4619      	mov	r1, r3
 801cba8:	4a3e      	ldr	r2, [pc, #248]	; (801cca4 <RegionUS915TxConfig+0x134>)
 801cbaa:	460b      	mov	r3, r1
 801cbac:	009b      	lsls	r3, r3, #2
 801cbae:	440b      	add	r3, r1
 801cbb0:	009b      	lsls	r3, r3, #2
 801cbb2:	4413      	add	r3, r2
 801cbb4:	f203 3362 	addw	r3, r3, #866	; 0x362
 801cbb8:	f993 1000 	ldrsb.w	r1, [r3]
 801cbbc:	68fb      	ldr	r3, [r7, #12]
 801cbbe:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801cbc2:	4b39      	ldr	r3, [pc, #228]	; (801cca8 <RegionUS915TxConfig+0x138>)
 801cbc4:	f7ff fa8c 	bl	801c0e0 <LimitTxPower>
 801cbc8:	4603      	mov	r3, r0
 801cbca:	77bb      	strb	r3, [r7, #30]
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
 801cbcc:	68fb      	ldr	r3, [r7, #12]
 801cbce:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801cbd2:	4618      	mov	r0, r3
 801cbd4:	f7ff fa66 	bl	801c0a4 <GetBandwidth>
 801cbd8:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801cbda:	2300      	movs	r3, #0
 801cbdc:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 801cbde:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801cbe2:	f04f 0200 	mov.w	r2, #0
 801cbe6:	4931      	ldr	r1, [pc, #196]	; (801ccac <RegionUS915TxConfig+0x13c>)
 801cbe8:	4618      	mov	r0, r3
 801cbea:	f7fd fdef 	bl	801a7cc <RegionCommonComputeTxPower>
 801cbee:	4603      	mov	r3, r0
 801cbf0:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 801cbf2:	4b2f      	ldr	r3, [pc, #188]	; (801ccb0 <RegionUS915TxConfig+0x140>)
 801cbf4:	68da      	ldr	r2, [r3, #12]
 801cbf6:	68fb      	ldr	r3, [r7, #12]
 801cbf8:	781b      	ldrb	r3, [r3, #0]
 801cbfa:	4618      	mov	r0, r3
 801cbfc:	4929      	ldr	r1, [pc, #164]	; (801cca4 <RegionUS915TxConfig+0x134>)
 801cbfe:	4603      	mov	r3, r0
 801cc00:	005b      	lsls	r3, r3, #1
 801cc02:	4403      	add	r3, r0
 801cc04:	009b      	lsls	r3, r3, #2
 801cc06:	440b      	add	r3, r1
 801cc08:	681b      	ldr	r3, [r3, #0]
 801cc0a:	4618      	mov	r0, r3
 801cc0c:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801cc0e:	4b28      	ldr	r3, [pc, #160]	; (801ccb0 <RegionUS915TxConfig+0x140>)
 801cc10:	69dc      	ldr	r4, [r3, #28]
 801cc12:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801cc16:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801cc1a:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 801cc1e:	9208      	str	r2, [sp, #32]
 801cc20:	2200      	movs	r2, #0
 801cc22:	9207      	str	r2, [sp, #28]
 801cc24:	2200      	movs	r2, #0
 801cc26:	9206      	str	r2, [sp, #24]
 801cc28:	2200      	movs	r2, #0
 801cc2a:	9205      	str	r2, [sp, #20]
 801cc2c:	2201      	movs	r2, #1
 801cc2e:	9204      	str	r2, [sp, #16]
 801cc30:	2200      	movs	r2, #0
 801cc32:	9203      	str	r2, [sp, #12]
 801cc34:	2208      	movs	r2, #8
 801cc36:	9202      	str	r2, [sp, #8]
 801cc38:	2201      	movs	r2, #1
 801cc3a:	9201      	str	r2, [sp, #4]
 801cc3c:	9300      	str	r3, [sp, #0]
 801cc3e:	69bb      	ldr	r3, [r7, #24]
 801cc40:	2200      	movs	r2, #0
 801cc42:	2001      	movs	r0, #1
 801cc44:	47a0      	blx	r4
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801cc46:	68fb      	ldr	r3, [r7, #12]
 801cc48:	781b      	ldrb	r3, [r3, #0]
 801cc4a:	4619      	mov	r1, r3
 801cc4c:	4a15      	ldr	r2, [pc, #84]	; (801cca4 <RegionUS915TxConfig+0x134>)
 801cc4e:	460b      	mov	r3, r1
 801cc50:	005b      	lsls	r3, r3, #1
 801cc52:	440b      	add	r3, r1
 801cc54:	009b      	lsls	r3, r3, #2
 801cc56:	4413      	add	r3, r2
 801cc58:	681a      	ldr	r2, [r3, #0]
 801cc5a:	68fb      	ldr	r3, [r7, #12]
 801cc5c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801cc60:	4619      	mov	r1, r3
 801cc62:	4610      	mov	r0, r2
 801cc64:	f7fd ff3e 	bl	801aae4 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 801cc68:	4b11      	ldr	r3, [pc, #68]	; (801ccb0 <RegionUS915TxConfig+0x140>)
 801cc6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801cc6c:	68fa      	ldr	r2, [r7, #12]
 801cc6e:	8992      	ldrh	r2, [r2, #12]
 801cc70:	b2d2      	uxtb	r2, r2
 801cc72:	4611      	mov	r1, r2
 801cc74:	2001      	movs	r0, #1
 801cc76:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 801cc78:	68fb      	ldr	r3, [r7, #12]
 801cc7a:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801cc7e:	68fb      	ldr	r3, [r7, #12]
 801cc80:	899b      	ldrh	r3, [r3, #12]
 801cc82:	4619      	mov	r1, r3
 801cc84:	4610      	mov	r0, r2
 801cc86:	f7ff faa3 	bl	801c1d0 <GetTimeOnAir>
 801cc8a:	4602      	mov	r2, r0
 801cc8c:	687b      	ldr	r3, [r7, #4]
 801cc8e:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 801cc90:	68bb      	ldr	r3, [r7, #8]
 801cc92:	7fba      	ldrb	r2, [r7, #30]
 801cc94:	701a      	strb	r2, [r3, #0]
    return true;
 801cc96:	2301      	movs	r3, #1
}
 801cc98:	4618      	mov	r0, r3
 801cc9a:	3724      	adds	r7, #36	; 0x24
 801cc9c:	46bd      	mov	sp, r7
 801cc9e:	bd90      	pop	{r4, r7, pc}
 801cca0:	0802668c 	.word	0x0802668c
 801cca4:	200012b4 	.word	0x200012b4
 801cca8:	20001628 	.word	0x20001628
 801ccac:	41f00000 	.word	0x41f00000
 801ccb0:	08026710 	.word	0x08026710

0801ccb4 <RegionUS915LinkAdrReq>:

uint8_t RegionUS915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801ccb4:	b590      	push	{r4, r7, lr}
 801ccb6:	b097      	sub	sp, #92	; 0x5c
 801ccb8:	af00      	add	r7, sp, #0
 801ccba:	60f8      	str	r0, [r7, #12]
 801ccbc:	60b9      	str	r1, [r7, #8]
 801ccbe:	607a      	str	r2, [r7, #4]
 801ccc0:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801ccc2:	2307      	movs	r3, #7
 801ccc4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 801ccc8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 801cccc:	2200      	movs	r2, #0
 801ccce:	601a      	str	r2, [r3, #0]
 801ccd0:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801ccd2:	2300      	movs	r3, #0
 801ccd4:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
    uint8_t bytesProcessed = 0;
 801ccd8:	2300      	movs	r3, #0
 801ccda:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 801ccde:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801cce2:	2200      	movs	r2, #0
 801cce4:	601a      	str	r2, [r3, #0]
 801cce6:	605a      	str	r2, [r3, #4]
 801cce8:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 801ccea:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801ccee:	2206      	movs	r2, #6
 801ccf0:	4998      	ldr	r1, [pc, #608]	; (801cf54 <RegionUS915LinkAdrReq+0x2a0>)
 801ccf2:	4618      	mov	r0, r3
 801ccf4:	f7fd fb51 	bl	801a39a <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801ccf8:	e124      	b.n	801cf44 <RegionUS915LinkAdrReq+0x290>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 801ccfa:	68fb      	ldr	r3, [r7, #12]
 801ccfc:	685a      	ldr	r2, [r3, #4]
 801ccfe:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 801cd02:	4413      	add	r3, r2
 801cd04:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 801cd08:	4611      	mov	r1, r2
 801cd0a:	4618      	mov	r0, r3
 801cd0c:	f7fd fc30 	bl	801a570 <RegionCommonParseLinkAdrReq>
 801cd10:	4603      	mov	r3, r0
 801cd12:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

        if( nextIndex == 0 )
 801cd16:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 801cd1a:	2b00      	cmp	r3, #0
 801cd1c:	f000 811c 	beq.w	801cf58 <RegionUS915LinkAdrReq+0x2a4>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 801cd20:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 801cd24:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 801cd28:	4413      	add	r3, r2
 801cd2a:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 801cd2e:	2307      	movs	r3, #7
 801cd30:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 801cd34:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801cd38:	2b06      	cmp	r3, #6
 801cd3a:	d116      	bne.n	801cd6a <RegionUS915LinkAdrReq+0xb6>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 801cd3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801cd40:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0xFFFF;
 801cd44:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801cd48:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0xFFFF;
 801cd4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801cd50:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0xFFFF;
 801cd54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801cd58:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801cd5c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801cd60:	b2db      	uxtb	r3, r3
 801cd62:	b29b      	uxth	r3, r3
 801cd64:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801cd68:	e0ec      	b.n	801cf44 <RegionUS915LinkAdrReq+0x290>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 801cd6a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801cd6e:	2b07      	cmp	r3, #7
 801cd70:	d112      	bne.n	801cd98 <RegionUS915LinkAdrReq+0xe4>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 801cd72:	2300      	movs	r3, #0
 801cd74:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0x0000;
 801cd78:	2300      	movs	r3, #0
 801cd7a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0x0000;
 801cd7e:	2300      	movs	r3, #0
 801cd80:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0x0000;
 801cd84:	2300      	movs	r3, #0
 801cd86:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801cd8a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801cd8e:	b2db      	uxtb	r3, r3
 801cd90:	b29b      	uxth	r3, r3
 801cd92:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801cd96:	e0d5      	b.n	801cf44 <RegionUS915LinkAdrReq+0x290>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 801cd98:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801cd9c:	2b05      	cmp	r3, #5
 801cd9e:	f040 80c7 	bne.w	801cf30 <RegionUS915LinkAdrReq+0x27c>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 801cda2:	2301      	movs	r3, #1
 801cda4:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 801cda8:	2300      	movs	r3, #0
 801cdaa:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 801cdae:	2300      	movs	r3, #0
 801cdb0:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 801cdb4:	e0b6      	b.n	801cf24 <RegionUS915LinkAdrReq+0x270>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 801cdb6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801cdba:	b2da      	uxtb	r2, r3
 801cdbc:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801cdc0:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801cdc4:	fa01 f303 	lsl.w	r3, r1, r3
 801cdc8:	4013      	ands	r3, r2
 801cdca:	2b00      	cmp	r3, #0
 801cdcc:	d051      	beq.n	801ce72 <RegionUS915LinkAdrReq+0x1be>
                {
                    if( ( i % 2 ) == 0 )
 801cdce:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801cdd2:	f003 0301 	and.w	r3, r3, #1
 801cdd6:	b2db      	uxtb	r3, r3
 801cdd8:	2b00      	cmp	r3, #0
 801cdda:	d122      	bne.n	801ce22 <RegionUS915LinkAdrReq+0x16e>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 801cddc:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801cde0:	005b      	lsls	r3, r3, #1
 801cde2:	f107 0258 	add.w	r2, r7, #88	; 0x58
 801cde6:	4413      	add	r3, r2
 801cde8:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801cdec:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801cdf0:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
 801cdf4:	b292      	uxth	r2, r2
 801cdf6:	005b      	lsls	r3, r3, #1
 801cdf8:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801cdfc:	440b      	add	r3, r1
 801cdfe:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801ce02:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801ce06:	b21a      	sxth	r2, r3
 801ce08:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801ce0c:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801ce10:	fa01 f303 	lsl.w	r3, r1, r3
 801ce14:	b21b      	sxth	r3, r3
 801ce16:	4313      	orrs	r3, r2
 801ce18:	b21b      	sxth	r3, r3
 801ce1a:	b29b      	uxth	r3, r3
 801ce1c:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801ce20:	e07b      	b.n	801cf1a <RegionUS915LinkAdrReq+0x266>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 801ce22:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801ce26:	005b      	lsls	r3, r3, #1
 801ce28:	f107 0258 	add.w	r2, r7, #88	; 0x58
 801ce2c:	4413      	add	r3, r2
 801ce2e:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801ce32:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801ce36:	f062 02ff 	orn	r2, r2, #255	; 0xff
 801ce3a:	b292      	uxth	r2, r2
 801ce3c:	005b      	lsls	r3, r3, #1
 801ce3e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801ce42:	440b      	add	r3, r1
 801ce44:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801ce48:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801ce4c:	b21a      	sxth	r2, r3
 801ce4e:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801ce52:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801ce56:	fa01 f303 	lsl.w	r3, r1, r3
 801ce5a:	b21b      	sxth	r3, r3
 801ce5c:	4313      	orrs	r3, r2
 801ce5e:	b21b      	sxth	r3, r3
 801ce60:	b29b      	uxth	r3, r3
 801ce62:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801ce66:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801ce6a:	3301      	adds	r3, #1
 801ce6c:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
 801ce70:	e053      	b.n	801cf1a <RegionUS915LinkAdrReq+0x266>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 801ce72:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801ce76:	f003 0301 	and.w	r3, r3, #1
 801ce7a:	b2db      	uxtb	r3, r3
 801ce7c:	2b00      	cmp	r3, #0
 801ce7e:	d124      	bne.n	801ceca <RegionUS915LinkAdrReq+0x216>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 801ce80:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801ce84:	005b      	lsls	r3, r3, #1
 801ce86:	f107 0258 	add.w	r2, r7, #88	; 0x58
 801ce8a:	4413      	add	r3, r2
 801ce8c:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801ce90:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801ce94:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 801ce98:	b292      	uxth	r2, r2
 801ce9a:	005b      	lsls	r3, r3, #1
 801ce9c:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801cea0:	440b      	add	r3, r1
 801cea2:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801cea6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801ceaa:	b21a      	sxth	r2, r3
 801ceac:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801ceb0:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801ceb4:	fa01 f303 	lsl.w	r3, r1, r3
 801ceb8:	b21b      	sxth	r3, r3
 801ceba:	43db      	mvns	r3, r3
 801cebc:	b21b      	sxth	r3, r3
 801cebe:	4013      	ands	r3, r2
 801cec0:	b21b      	sxth	r3, r3
 801cec2:	b29b      	uxth	r3, r3
 801cec4:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801cec8:	e027      	b.n	801cf1a <RegionUS915LinkAdrReq+0x266>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 801ceca:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801cece:	005b      	lsls	r3, r3, #1
 801ced0:	f107 0258 	add.w	r2, r7, #88	; 0x58
 801ced4:	4413      	add	r3, r2
 801ced6:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801ceda:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801cede:	b2d2      	uxtb	r2, r2
 801cee0:	b292      	uxth	r2, r2
 801cee2:	005b      	lsls	r3, r3, #1
 801cee4:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801cee8:	440b      	add	r3, r1
 801ceea:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801ceee:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801cef2:	b21a      	sxth	r2, r3
 801cef4:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801cef8:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801cefc:	fa01 f303 	lsl.w	r3, r1, r3
 801cf00:	b21b      	sxth	r3, r3
 801cf02:	43db      	mvns	r3, r3
 801cf04:	b21b      	sxth	r3, r3
 801cf06:	4013      	ands	r3, r2
 801cf08:	b21b      	sxth	r3, r3
 801cf0a:	b29b      	uxth	r3, r3
 801cf0c:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801cf10:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801cf14:	3301      	adds	r3, #1
 801cf16:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 801cf1a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801cf1e:	3301      	adds	r3, #1
 801cf20:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 801cf24:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801cf28:	2b07      	cmp	r3, #7
 801cf2a:	f67f af44 	bls.w	801cdb6 <RegionUS915LinkAdrReq+0x102>
 801cf2e:	e009      	b.n	801cf44 <RegionUS915LinkAdrReq+0x290>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 801cf30:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801cf34:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 801cf38:	005b      	lsls	r3, r3, #1
 801cf3a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801cf3e:	440b      	add	r3, r1
 801cf40:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 801cf44:	68fb      	ldr	r3, [r7, #12]
 801cf46:	7a1b      	ldrb	r3, [r3, #8]
 801cf48:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 801cf4c:	429a      	cmp	r2, r3
 801cf4e:	f4ff aed4 	bcc.w	801ccfa <RegionUS915LinkAdrReq+0x46>
 801cf52:	e002      	b.n	801cf5a <RegionUS915LinkAdrReq+0x2a6>
 801cf54:	20001628 	.word	0x20001628
            break; // break loop, since no more request has been found
 801cf58:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 801cf5a:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 801cf5e:	2b03      	cmp	r3, #3
 801cf60:	dc0f      	bgt.n	801cf82 <RegionUS915LinkAdrReq+0x2ce>
 801cf62:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801cf66:	2204      	movs	r2, #4
 801cf68:	2100      	movs	r1, #0
 801cf6a:	4618      	mov	r0, r3
 801cf6c:	f7fd f9e9 	bl	801a342 <RegionCommonCountChannels>
 801cf70:	4603      	mov	r3, r0
 801cf72:	2b01      	cmp	r3, #1
 801cf74:	d805      	bhi.n	801cf82 <RegionUS915LinkAdrReq+0x2ce>
    {
        status &= 0xFE; // Channel mask KO
 801cf76:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801cf7a:	f023 0301 	bic.w	r3, r3, #1
 801cf7e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801cf82:	2302      	movs	r3, #2
 801cf84:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 801cf88:	68fb      	ldr	r3, [r7, #12]
 801cf8a:	7a5b      	ldrb	r3, [r3, #9]
 801cf8c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    phyParam = RegionUS915GetPhyParam( &getPhy );
 801cf90:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801cf94:	4618      	mov	r0, r3
 801cf96:	f7ff f949 	bl	801c22c <RegionUS915GetPhyParam>
 801cf9a:	4603      	mov	r3, r0
 801cf9c:	637b      	str	r3, [r7, #52]	; 0x34

    linkAdrVerifyParams.Status = status;
 801cf9e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801cfa2:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 801cfa4:	68fb      	ldr	r3, [r7, #12]
 801cfa6:	7a9b      	ldrb	r3, [r3, #10]
 801cfa8:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801cfaa:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 801cfae:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 801cfb0:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 801cfb4:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 801cfb6:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 801cfba:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 801cfbc:	68fb      	ldr	r3, [r7, #12]
 801cfbe:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801cfc2:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 801cfc4:	68fb      	ldr	r3, [r7, #12]
 801cfc6:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801cfca:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 801cfcc:	68fb      	ldr	r3, [r7, #12]
 801cfce:	7b5b      	ldrb	r3, [r3, #13]
 801cfd0:	b25b      	sxtb	r3, r3
 801cfd2:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = US915_MAX_NB_CHANNELS;
 801cfd4:	2348      	movs	r3, #72	; 0x48
 801cfd6:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 801cfda:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801cfde:	627b      	str	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 801cfe0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801cfe2:	b25b      	sxtb	r3, r3
 801cfe4:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MaxDatarate = US915_TX_MAX_DATARATE;
 801cfe8:	2304      	movs	r3, #4
 801cfea:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 801cfee:	4b3a      	ldr	r3, [pc, #232]	; (801d0d8 <RegionUS915LinkAdrReq+0x424>)
 801cff0:	62fb      	str	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MinTxPower = US915_MIN_TX_POWER;
 801cff2:	230e      	movs	r3, #14
 801cff4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    linkAdrVerifyParams.MaxTxPower = US915_MAX_TX_POWER;
 801cff8:	2300      	movs	r3, #0
 801cffa:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 801cffe:	68fb      	ldr	r3, [r7, #12]
 801d000:	681b      	ldr	r3, [r3, #0]
 801d002:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801d004:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 801d008:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 801d00c:	1c9a      	adds	r2, r3, #2
 801d00e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 801d012:	1c59      	adds	r1, r3, #1
 801d014:	f107 0014 	add.w	r0, r7, #20
 801d018:	4623      	mov	r3, r4
 801d01a:	f7fd fafa 	bl	801a612 <RegionCommonLinkAdrReqVerifyParams>
 801d01e:	4603      	mov	r3, r0
 801d020:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801d024:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801d028:	2b07      	cmp	r3, #7
 801d02a:	d13e      	bne.n	801d0aa <RegionUS915LinkAdrReq+0x3f6>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, channelsMask, 6 );
 801d02c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801d030:	2206      	movs	r2, #6
 801d032:	4619      	mov	r1, r3
 801d034:	4829      	ldr	r0, [pc, #164]	; (801d0dc <RegionUS915LinkAdrReq+0x428>)
 801d036:	f7fd f9b0 	bl	801a39a <RegionCommonChanMaskCopy>

        NvmCtx.ChannelsMaskRemaining[0] &= NvmCtx.ChannelsMask[0];
 801d03a:	4b27      	ldr	r3, [pc, #156]	; (801d0d8 <RegionUS915LinkAdrReq+0x424>)
 801d03c:	f8b3 2380 	ldrh.w	r2, [r3, #896]	; 0x380
 801d040:	4b25      	ldr	r3, [pc, #148]	; (801d0d8 <RegionUS915LinkAdrReq+0x424>)
 801d042:	f8b3 3374 	ldrh.w	r3, [r3, #884]	; 0x374
 801d046:	4013      	ands	r3, r2
 801d048:	b29a      	uxth	r2, r3
 801d04a:	4b23      	ldr	r3, [pc, #140]	; (801d0d8 <RegionUS915LinkAdrReq+0x424>)
 801d04c:	f8a3 2380 	strh.w	r2, [r3, #896]	; 0x380
        NvmCtx.ChannelsMaskRemaining[1] &= NvmCtx.ChannelsMask[1];
 801d050:	4b21      	ldr	r3, [pc, #132]	; (801d0d8 <RegionUS915LinkAdrReq+0x424>)
 801d052:	f8b3 2382 	ldrh.w	r2, [r3, #898]	; 0x382
 801d056:	4b20      	ldr	r3, [pc, #128]	; (801d0d8 <RegionUS915LinkAdrReq+0x424>)
 801d058:	f8b3 3376 	ldrh.w	r3, [r3, #886]	; 0x376
 801d05c:	4013      	ands	r3, r2
 801d05e:	b29a      	uxth	r2, r3
 801d060:	4b1d      	ldr	r3, [pc, #116]	; (801d0d8 <RegionUS915LinkAdrReq+0x424>)
 801d062:	f8a3 2382 	strh.w	r2, [r3, #898]	; 0x382
        NvmCtx.ChannelsMaskRemaining[2] &= NvmCtx.ChannelsMask[2];
 801d066:	4b1c      	ldr	r3, [pc, #112]	; (801d0d8 <RegionUS915LinkAdrReq+0x424>)
 801d068:	f8b3 2384 	ldrh.w	r2, [r3, #900]	; 0x384
 801d06c:	4b1a      	ldr	r3, [pc, #104]	; (801d0d8 <RegionUS915LinkAdrReq+0x424>)
 801d06e:	f8b3 3378 	ldrh.w	r3, [r3, #888]	; 0x378
 801d072:	4013      	ands	r3, r2
 801d074:	b29a      	uxth	r2, r3
 801d076:	4b18      	ldr	r3, [pc, #96]	; (801d0d8 <RegionUS915LinkAdrReq+0x424>)
 801d078:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
        NvmCtx.ChannelsMaskRemaining[3] &= NvmCtx.ChannelsMask[3];
 801d07c:	4b16      	ldr	r3, [pc, #88]	; (801d0d8 <RegionUS915LinkAdrReq+0x424>)
 801d07e:	f8b3 2386 	ldrh.w	r2, [r3, #902]	; 0x386
 801d082:	4b15      	ldr	r3, [pc, #84]	; (801d0d8 <RegionUS915LinkAdrReq+0x424>)
 801d084:	f8b3 337a 	ldrh.w	r3, [r3, #890]	; 0x37a
 801d088:	4013      	ands	r3, r2
 801d08a:	b29a      	uxth	r2, r3
 801d08c:	4b12      	ldr	r3, [pc, #72]	; (801d0d8 <RegionUS915LinkAdrReq+0x424>)
 801d08e:	f8a3 2386 	strh.w	r2, [r3, #902]	; 0x386
        NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 801d092:	4b11      	ldr	r3, [pc, #68]	; (801d0d8 <RegionUS915LinkAdrReq+0x424>)
 801d094:	f8b3 237c 	ldrh.w	r2, [r3, #892]	; 0x37c
 801d098:	4b0f      	ldr	r3, [pc, #60]	; (801d0d8 <RegionUS915LinkAdrReq+0x424>)
 801d09a:	f8a3 2388 	strh.w	r2, [r3, #904]	; 0x388
        NvmCtx.ChannelsMaskRemaining[5] = NvmCtx.ChannelsMask[5];
 801d09e:	4b0e      	ldr	r3, [pc, #56]	; (801d0d8 <RegionUS915LinkAdrReq+0x424>)
 801d0a0:	f8b3 237e 	ldrh.w	r2, [r3, #894]	; 0x37e
 801d0a4:	4b0c      	ldr	r3, [pc, #48]	; (801d0d8 <RegionUS915LinkAdrReq+0x424>)
 801d0a6:	f8a3 238a 	strh.w	r2, [r3, #906]	; 0x38a
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 801d0aa:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 801d0ae:	68bb      	ldr	r3, [r7, #8]
 801d0b0:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 801d0b2:	f997 204e 	ldrsb.w	r2, [r7, #78]	; 0x4e
 801d0b6:	687b      	ldr	r3, [r7, #4]
 801d0b8:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 801d0ba:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 801d0be:	683b      	ldr	r3, [r7, #0]
 801d0c0:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 801d0c2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801d0c4:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 801d0c8:	701a      	strb	r2, [r3, #0]

    return status;
 801d0ca:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 801d0ce:	4618      	mov	r0, r3
 801d0d0:	375c      	adds	r7, #92	; 0x5c
 801d0d2:	46bd      	mov	sp, r7
 801d0d4:	bd90      	pop	{r4, r7, pc}
 801d0d6:	bf00      	nop
 801d0d8:	200012b4 	.word	0x200012b4
 801d0dc:	20001628 	.word	0x20001628

0801d0e0 <RegionUS915RxParamSetupReq>:

uint8_t RegionUS915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 801d0e0:	b580      	push	{r7, lr}
 801d0e2:	b084      	sub	sp, #16
 801d0e4:	af00      	add	r7, sp, #0
 801d0e6:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 801d0e8:	2307      	movs	r3, #7
 801d0ea:	73fb      	strb	r3, [r7, #15]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 801d0ec:	687b      	ldr	r3, [r7, #4]
 801d0ee:	685b      	ldr	r3, [r3, #4]
 801d0f0:	4618      	mov	r0, r3
 801d0f2:	f7ff f829 	bl	801c148 <VerifyRfFreq>
 801d0f6:	4603      	mov	r3, r0
 801d0f8:	f083 0301 	eor.w	r3, r3, #1
 801d0fc:	b2db      	uxtb	r3, r3
 801d0fe:	2b00      	cmp	r3, #0
 801d100:	d003      	beq.n	801d10a <RegionUS915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 801d102:	7bfb      	ldrb	r3, [r7, #15]
 801d104:	f023 0301 	bic.w	r3, r3, #1
 801d108:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE ) == false )
 801d10a:	687b      	ldr	r3, [r7, #4]
 801d10c:	f993 3000 	ldrsb.w	r3, [r3]
 801d110:	220d      	movs	r2, #13
 801d112:	2108      	movs	r1, #8
 801d114:	4618      	mov	r0, r3
 801d116:	f7fd f8c3 	bl	801a2a0 <RegionCommonValueInRange>
 801d11a:	4603      	mov	r3, r0
 801d11c:	2b00      	cmp	r3, #0
 801d11e:	d103      	bne.n	801d128 <RegionUS915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 801d120:	7bfb      	ldrb	r3, [r7, #15]
 801d122:	f023 0302 	bic.w	r3, r3, #2
 801d126:	73fb      	strb	r3, [r7, #15]
    }
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801d128:	687b      	ldr	r3, [r7, #4]
 801d12a:	f993 3000 	ldrsb.w	r3, [r3]
 801d12e:	2207      	movs	r2, #7
 801d130:	2105      	movs	r1, #5
 801d132:	4618      	mov	r0, r3
 801d134:	f7fd f8b4 	bl	801a2a0 <RegionCommonValueInRange>
 801d138:	4603      	mov	r3, r0
 801d13a:	2b01      	cmp	r3, #1
 801d13c:	d004      	beq.n	801d148 <RegionUS915RxParamSetupReq+0x68>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 801d13e:	687b      	ldr	r3, [r7, #4]
 801d140:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801d144:	2b0d      	cmp	r3, #13
 801d146:	dd03      	ble.n	801d150 <RegionUS915RxParamSetupReq+0x70>
    {
        status &= 0xFD; // Datarate KO
 801d148:	7bfb      	ldrb	r3, [r7, #15]
 801d14a:	f023 0302 	bic.w	r3, r3, #2
 801d14e:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, US915_MIN_RX1_DR_OFFSET, US915_MAX_RX1_DR_OFFSET ) == false )
 801d150:	687b      	ldr	r3, [r7, #4]
 801d152:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801d156:	2203      	movs	r2, #3
 801d158:	2100      	movs	r1, #0
 801d15a:	4618      	mov	r0, r3
 801d15c:	f7fd f8a0 	bl	801a2a0 <RegionCommonValueInRange>
 801d160:	4603      	mov	r3, r0
 801d162:	2b00      	cmp	r3, #0
 801d164:	d103      	bne.n	801d16e <RegionUS915RxParamSetupReq+0x8e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 801d166:	7bfb      	ldrb	r3, [r7, #15]
 801d168:	f023 0304 	bic.w	r3, r3, #4
 801d16c:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 801d16e:	7bfb      	ldrb	r3, [r7, #15]
}
 801d170:	4618      	mov	r0, r3
 801d172:	3710      	adds	r7, #16
 801d174:	46bd      	mov	sp, r7
 801d176:	bd80      	pop	{r7, pc}

0801d178 <RegionUS915NewChannelReq>:

uint8_t RegionUS915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 801d178:	b480      	push	{r7}
 801d17a:	b083      	sub	sp, #12
 801d17c:	af00      	add	r7, sp, #0
 801d17e:	6078      	str	r0, [r7, #4]
    // Datarate and frequency KO
    return 0;
 801d180:	2300      	movs	r3, #0
}
 801d182:	4618      	mov	r0, r3
 801d184:	370c      	adds	r7, #12
 801d186:	46bd      	mov	sp, r7
 801d188:	bc80      	pop	{r7}
 801d18a:	4770      	bx	lr

0801d18c <RegionUS915TxParamSetupReq>:

int8_t RegionUS915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 801d18c:	b480      	push	{r7}
 801d18e:	b083      	sub	sp, #12
 801d190:	af00      	add	r7, sp, #0
 801d192:	6078      	str	r0, [r7, #4]
    return -1;
 801d194:	f04f 33ff 	mov.w	r3, #4294967295
}
 801d198:	4618      	mov	r0, r3
 801d19a:	370c      	adds	r7, #12
 801d19c:	46bd      	mov	sp, r7
 801d19e:	bc80      	pop	{r7}
 801d1a0:	4770      	bx	lr

0801d1a2 <RegionUS915DlChannelReq>:

uint8_t RegionUS915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 801d1a2:	b480      	push	{r7}
 801d1a4:	b083      	sub	sp, #12
 801d1a6:	af00      	add	r7, sp, #0
 801d1a8:	6078      	str	r0, [r7, #4]
    return 0;
 801d1aa:	2300      	movs	r3, #0
}
 801d1ac:	4618      	mov	r0, r3
 801d1ae:	370c      	adds	r7, #12
 801d1b0:	46bd      	mov	sp, r7
 801d1b2:	bc80      	pop	{r7}
 801d1b4:	4770      	bx	lr
	...

0801d1b8 <RegionUS915AlternateDr>:

int8_t RegionUS915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 801d1b8:	b480      	push	{r7}
 801d1ba:	b083      	sub	sp, #12
 801d1bc:	af00      	add	r7, sp, #0
 801d1be:	4603      	mov	r3, r0
 801d1c0:	460a      	mov	r2, r1
 801d1c2:	71fb      	strb	r3, [r7, #7]
 801d1c4:	4613      	mov	r3, r2
 801d1c6:	71bb      	strb	r3, [r7, #6]
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_0 and then one 500kHz DR_4 channel
    if( type == ALTERNATE_DR )
 801d1c8:	79bb      	ldrb	r3, [r7, #6]
 801d1ca:	2b00      	cmp	r3, #0
 801d1cc:	d108      	bne.n	801d1e0 <RegionUS915AlternateDr+0x28>
    {
        NvmCtx.JoinTrialsCounter++;
 801d1ce:	4b15      	ldr	r3, [pc, #84]	; (801d224 <RegionUS915AlternateDr+0x6c>)
 801d1d0:	f893 3399 	ldrb.w	r3, [r3, #921]	; 0x399
 801d1d4:	3301      	adds	r3, #1
 801d1d6:	b2da      	uxtb	r2, r3
 801d1d8:	4b12      	ldr	r3, [pc, #72]	; (801d224 <RegionUS915AlternateDr+0x6c>)
 801d1da:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
 801d1de:	e007      	b.n	801d1f0 <RegionUS915AlternateDr+0x38>
    }
    else
    {
        NvmCtx.JoinTrialsCounter--;
 801d1e0:	4b10      	ldr	r3, [pc, #64]	; (801d224 <RegionUS915AlternateDr+0x6c>)
 801d1e2:	f893 3399 	ldrb.w	r3, [r3, #921]	; 0x399
 801d1e6:	3b01      	subs	r3, #1
 801d1e8:	b2da      	uxtb	r2, r3
 801d1ea:	4b0e      	ldr	r3, [pc, #56]	; (801d224 <RegionUS915AlternateDr+0x6c>)
 801d1ec:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
    }

    if( NvmCtx.JoinTrialsCounter % 9 == 0 )
 801d1f0:	4b0c      	ldr	r3, [pc, #48]	; (801d224 <RegionUS915AlternateDr+0x6c>)
 801d1f2:	f893 2399 	ldrb.w	r2, [r3, #921]	; 0x399
 801d1f6:	4b0c      	ldr	r3, [pc, #48]	; (801d228 <RegionUS915AlternateDr+0x70>)
 801d1f8:	fba3 1302 	umull	r1, r3, r3, r2
 801d1fc:	0859      	lsrs	r1, r3, #1
 801d1fe:	460b      	mov	r3, r1
 801d200:	00db      	lsls	r3, r3, #3
 801d202:	440b      	add	r3, r1
 801d204:	1ad3      	subs	r3, r2, r3
 801d206:	b2db      	uxtb	r3, r3
 801d208:	2b00      	cmp	r3, #0
 801d20a:	d102      	bne.n	801d212 <RegionUS915AlternateDr+0x5a>
    {
        // Use DR_4 every 9th times.
        currentDr = DR_4;
 801d20c:	2304      	movs	r3, #4
 801d20e:	71fb      	strb	r3, [r7, #7]
 801d210:	e001      	b.n	801d216 <RegionUS915AlternateDr+0x5e>
    }
    else
    {
        currentDr = DR_0;
 801d212:	2300      	movs	r3, #0
 801d214:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 801d216:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801d21a:	4618      	mov	r0, r3
 801d21c:	370c      	adds	r7, #12
 801d21e:	46bd      	mov	sp, r7
 801d220:	bc80      	pop	{r7}
 801d222:	4770      	bx	lr
 801d224:	200012b4 	.word	0x200012b4
 801d228:	38e38e39 	.word	0x38e38e39

0801d22c <RegionUS915NextChannel>:

LoRaMacStatus_t RegionUS915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801d22c:	b580      	push	{r7, lr}
 801d22e:	b0a8      	sub	sp, #160	; 0xa0
 801d230:	af02      	add	r7, sp, #8
 801d232:	60f8      	str	r0, [r7, #12]
 801d234:	60b9      	str	r1, [r7, #8]
 801d236:	607a      	str	r2, [r7, #4]
 801d238:	603b      	str	r3, [r7, #0]
    uint8_t nbEnabledChannels = 0;
 801d23a:	2300      	movs	r3, #0
 801d23c:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
    uint8_t nbRestrictedChannels = 0;
 801d240:	2300      	movs	r3, #0
 801d242:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
    uint8_t enabledChannels[US915_MAX_NB_CHANNELS] = { 0 };
 801d246:	2300      	movs	r3, #0
 801d248:	64fb      	str	r3, [r7, #76]	; 0x4c
 801d24a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 801d24e:	2244      	movs	r2, #68	; 0x44
 801d250:	2100      	movs	r1, #0
 801d252:	4618      	mov	r0, r3
 801d254:	f007 fa56 	bl	8024704 <memset>
    uint8_t newChannelIndex = 0;
 801d258:	2300      	movs	r3, #0
 801d25a:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801d25e:	230c      	movs	r3, #12
 801d260:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( NvmCtx.ChannelsMaskRemaining, 0, 4 ) == 0 )
 801d264:	2204      	movs	r2, #4
 801d266:	2100      	movs	r1, #0
 801d268:	485f      	ldr	r0, [pc, #380]	; (801d3e8 <RegionUS915NextChannel+0x1bc>)
 801d26a:	f7fd f86a 	bl	801a342 <RegionCommonCountChannels>
 801d26e:	4603      	mov	r3, r0
 801d270:	2b00      	cmp	r3, #0
 801d272:	d108      	bne.n	801d286 <RegionUS915NextChannel+0x5a>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 4  );
 801d274:	2204      	movs	r2, #4
 801d276:	495d      	ldr	r1, [pc, #372]	; (801d3ec <RegionUS915NextChannel+0x1c0>)
 801d278:	485b      	ldr	r0, [pc, #364]	; (801d3e8 <RegionUS915NextChannel+0x1bc>)
 801d27a:	f7fd f88e 	bl	801a39a <RegionCommonChanMaskCopy>

        NvmCtx.JoinChannelGroupsCurrentIndex = 0;
 801d27e:	4b5c      	ldr	r3, [pc, #368]	; (801d3f0 <RegionUS915NextChannel+0x1c4>)
 801d280:	2200      	movs	r2, #0
 801d282:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_4 )
 801d286:	68fb      	ldr	r3, [r7, #12]
 801d288:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801d28c:	2b03      	cmp	r3, #3
 801d28e:	dd0b      	ble.n	801d2a8 <RegionUS915NextChannel+0x7c>
    {
        if( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 801d290:	4b57      	ldr	r3, [pc, #348]	; (801d3f0 <RegionUS915NextChannel+0x1c4>)
 801d292:	f8b3 3388 	ldrh.w	r3, [r3, #904]	; 0x388
 801d296:	b2db      	uxtb	r3, r3
 801d298:	2b00      	cmp	r3, #0
 801d29a:	d105      	bne.n	801d2a8 <RegionUS915NextChannel+0x7c>
        {
            NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 801d29c:	4b54      	ldr	r3, [pc, #336]	; (801d3f0 <RegionUS915NextChannel+0x1c4>)
 801d29e:	f8b3 237c 	ldrh.w	r2, [r3, #892]	; 0x37c
 801d2a2:	4b53      	ldr	r3, [pc, #332]	; (801d3f0 <RegionUS915NextChannel+0x1c4>)
 801d2a4:	f8a3 2388 	strh.w	r2, [r3, #904]	; 0x388
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801d2a8:	68fb      	ldr	r3, [r7, #12]
 801d2aa:	7a5b      	ldrb	r3, [r3, #9]
 801d2ac:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 801d2ae:	68fb      	ldr	r3, [r7, #12]
 801d2b0:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801d2b4:	b2db      	uxtb	r3, r3
 801d2b6:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = NvmCtx.ChannelsMaskRemaining;
 801d2b8:	4b4b      	ldr	r3, [pc, #300]	; (801d3e8 <RegionUS915NextChannel+0x1bc>)
 801d2ba:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = NvmCtx.Channels;
 801d2bc:	4b4c      	ldr	r3, [pc, #304]	; (801d3f0 <RegionUS915NextChannel+0x1c4>)
 801d2be:	61fb      	str	r3, [r7, #28]
    countChannelsParams.Bands = NvmCtx.Bands;
 801d2c0:	4b4c      	ldr	r3, [pc, #304]	; (801d3f4 <RegionUS915NextChannel+0x1c8>)
 801d2c2:	623b      	str	r3, [r7, #32]
    countChannelsParams.MaxNbChannels = US915_MAX_NB_CHANNELS;
 801d2c4:	2348      	movs	r3, #72	; 0x48
 801d2c6:	84bb      	strh	r3, [r7, #36]	; 0x24
    countChannelsParams.JoinChannels = 0;
 801d2c8:	2300      	movs	r3, #0
 801d2ca:	84fb      	strh	r3, [r7, #38]	; 0x26

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801d2cc:	68fb      	ldr	r3, [r7, #12]
 801d2ce:	681b      	ldr	r3, [r3, #0]
 801d2d0:	62bb      	str	r3, [r7, #40]	; 0x28
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 801d2d2:	68fb      	ldr	r3, [r7, #12]
 801d2d4:	685b      	ldr	r3, [r3, #4]
 801d2d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 801d2d8:	68fb      	ldr	r3, [r7, #12]
 801d2da:	7a9b      	ldrb	r3, [r3, #10]
 801d2dc:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    identifyChannelsParam.MaxBands = US915_MAX_NB_BANDS;
 801d2e0:	2301      	movs	r3, #1
 801d2e2:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 801d2e6:	f107 0314 	add.w	r3, r7, #20
 801d2ea:	647b      	str	r3, [r7, #68]	; 0x44

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 801d2ec:	68fa      	ldr	r2, [r7, #12]
 801d2ee:	f107 0334 	add.w	r3, r7, #52	; 0x34
 801d2f2:	320c      	adds	r2, #12
 801d2f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 801d2f8:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 801d2fc:	68fb      	ldr	r3, [r7, #12]
 801d2fe:	7d1b      	ldrb	r3, [r3, #20]
 801d300:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 801d304:	68fb      	ldr	r3, [r7, #12]
 801d306:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801d30a:	68fb      	ldr	r3, [r7, #12]
 801d30c:	8adb      	ldrh	r3, [r3, #22]
 801d30e:	4619      	mov	r1, r3
 801d310:	4610      	mov	r0, r2
 801d312:	f7fe ff5d 	bl	801c1d0 <GetTimeOnAir>
 801d316:	4603      	mov	r3, r0
 801d318:	643b      	str	r3, [r7, #64]	; 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 801d31a:	f107 0195 	add.w	r1, r7, #149	; 0x95
 801d31e:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 801d322:	f107 0028 	add.w	r0, r7, #40	; 0x28
 801d326:	687b      	ldr	r3, [r7, #4]
 801d328:	9301      	str	r3, [sp, #4]
 801d32a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 801d32e:	9300      	str	r3, [sp, #0]
 801d330:	460b      	mov	r3, r1
 801d332:	6839      	ldr	r1, [r7, #0]
 801d334:	f7fd fb35 	bl	801a9a2 <RegionCommonIdentifyChannels>
 801d338:	4603      	mov	r3, r0
 801d33a:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801d33e:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 801d342:	2b00      	cmp	r3, #0
 801d344:	d149      	bne.n	801d3da <RegionUS915NextChannel+0x1ae>
    {
        if( nextChanParams->Joined == true )
 801d346:	68fb      	ldr	r3, [r7, #12]
 801d348:	7a5b      	ldrb	r3, [r3, #9]
 801d34a:	2b00      	cmp	r3, #0
 801d34c:	d00f      	beq.n	801d36e <RegionUS915NextChannel+0x142>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 801d34e:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 801d352:	3b01      	subs	r3, #1
 801d354:	4619      	mov	r1, r3
 801d356:	2000      	movs	r0, #0
 801d358:	f000 f8f0 	bl	801d53c <randr>
 801d35c:	4603      	mov	r3, r0
 801d35e:	f107 0298 	add.w	r2, r7, #152	; 0x98
 801d362:	4413      	add	r3, r2
 801d364:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 801d368:	68bb      	ldr	r3, [r7, #8]
 801d36a:	701a      	strb	r2, [r3, #0]
 801d36c:	e02e      	b.n	801d3cc <RegionUS915NextChannel+0x1a0>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR0
            if( nextChanParams->Datarate == DR_0 )
 801d36e:	68fb      	ldr	r3, [r7, #12]
 801d370:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801d374:	2b00      	cmp	r3, #0
 801d376:	d10e      	bne.n	801d396 <RegionUS915NextChannel+0x16a>
            {
                if( ComputeNext125kHzJoinChannel( &newChannelIndex ) == LORAMAC_STATUS_PARAMETER_INVALID )
 801d378:	f107 034b 	add.w	r3, r7, #75	; 0x4b
 801d37c:	4618      	mov	r0, r3
 801d37e:	f7fe fe1f 	bl	801bfc0 <ComputeNext125kHzJoinChannel>
 801d382:	4603      	mov	r3, r0
 801d384:	2b03      	cmp	r3, #3
 801d386:	d101      	bne.n	801d38c <RegionUS915NextChannel+0x160>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 801d388:	2303      	movs	r3, #3
 801d38a:	e028      	b.n	801d3de <RegionUS915NextChannel+0x1b2>
                }
                *channel = newChannelIndex;
 801d38c:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 801d390:	68bb      	ldr	r3, [r7, #8]
 801d392:	701a      	strb	r2, [r3, #0]
 801d394:	e01a      	b.n	801d3cc <RegionUS915NextChannel+0x1a0>
            }
            // 500kHz Channels (64 - 71) DR4
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 801d396:	2300      	movs	r3, #0
 801d398:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801d39c:	e004      	b.n	801d3a8 <RegionUS915NextChannel+0x17c>
                {
                    i++;
 801d39e:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801d3a2:	3301      	adds	r3, #1
 801d3a4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801d3a8:	4b11      	ldr	r3, [pc, #68]	; (801d3f0 <RegionUS915NextChannel+0x1c4>)
 801d3aa:	f8b3 3388 	ldrh.w	r3, [r3, #904]	; 0x388
 801d3ae:	b2da      	uxtb	r2, r3
 801d3b0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801d3b4:	fa42 f303 	asr.w	r3, r2, r3
 801d3b8:	f003 0301 	and.w	r3, r3, #1
 801d3bc:	2b00      	cmp	r3, #0
 801d3be:	d0ee      	beq.n	801d39e <RegionUS915NextChannel+0x172>
                }
                *channel = 64 + i;
 801d3c0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801d3c4:	3340      	adds	r3, #64	; 0x40
 801d3c6:	b2da      	uxtb	r2, r3
 801d3c8:	68bb      	ldr	r3, [r7, #8]
 801d3ca:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( NvmCtx.ChannelsMaskRemaining, *channel, US915_MAX_NB_CHANNELS );
 801d3cc:	68bb      	ldr	r3, [r7, #8]
 801d3ce:	781b      	ldrb	r3, [r3, #0]
 801d3d0:	2248      	movs	r2, #72	; 0x48
 801d3d2:	4619      	mov	r1, r3
 801d3d4:	4804      	ldr	r0, [pc, #16]	; (801d3e8 <RegionUS915NextChannel+0x1bc>)
 801d3d6:	f7fc ff80 	bl	801a2da <RegionCommonChanDisable>
    }
    return status;
 801d3da:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
}
 801d3de:	4618      	mov	r0, r3
 801d3e0:	3798      	adds	r7, #152	; 0x98
 801d3e2:	46bd      	mov	sp, r7
 801d3e4:	bd80      	pop	{r7, pc}
 801d3e6:	bf00      	nop
 801d3e8:	20001634 	.word	0x20001634
 801d3ec:	20001628 	.word	0x20001628
 801d3f0:	200012b4 	.word	0x200012b4
 801d3f4:	20001614 	.word	0x20001614

0801d3f8 <RegionUS915SetContinuousWave>:
{
    return LORAMAC_STATUS_PARAMETER_INVALID;
}

void RegionUS915SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 801d3f8:	b580      	push	{r7, lr}
 801d3fa:	b084      	sub	sp, #16
 801d3fc:	af00      	add	r7, sp, #0
 801d3fe:	6078      	str	r0, [r7, #4]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 801d400:	687b      	ldr	r3, [r7, #4]
 801d402:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801d406:	687b      	ldr	r3, [r7, #4]
 801d408:	781b      	ldrb	r3, [r3, #0]
 801d40a:	4619      	mov	r1, r3
 801d40c:	4a1e      	ldr	r2, [pc, #120]	; (801d488 <RegionUS915SetContinuousWave+0x90>)
 801d40e:	460b      	mov	r3, r1
 801d410:	005b      	lsls	r3, r3, #1
 801d412:	440b      	add	r3, r1
 801d414:	009b      	lsls	r3, r3, #2
 801d416:	4413      	add	r3, r2
 801d418:	3309      	adds	r3, #9
 801d41a:	781b      	ldrb	r3, [r3, #0]
 801d41c:	4619      	mov	r1, r3
 801d41e:	4a1a      	ldr	r2, [pc, #104]	; (801d488 <RegionUS915SetContinuousWave+0x90>)
 801d420:	460b      	mov	r3, r1
 801d422:	009b      	lsls	r3, r3, #2
 801d424:	440b      	add	r3, r1
 801d426:	009b      	lsls	r3, r3, #2
 801d428:	4413      	add	r3, r2
 801d42a:	f203 3362 	addw	r3, r3, #866	; 0x362
 801d42e:	f993 1000 	ldrsb.w	r1, [r3]
 801d432:	687b      	ldr	r3, [r7, #4]
 801d434:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801d438:	4b14      	ldr	r3, [pc, #80]	; (801d48c <RegionUS915SetContinuousWave+0x94>)
 801d43a:	f7fe fe51 	bl	801c0e0 <LimitTxPower>
 801d43e:	4603      	mov	r3, r0
 801d440:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801d442:	2300      	movs	r3, #0
 801d444:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 801d446:	687b      	ldr	r3, [r7, #4]
 801d448:	781b      	ldrb	r3, [r3, #0]
 801d44a:	4619      	mov	r1, r3
 801d44c:	4a0e      	ldr	r2, [pc, #56]	; (801d488 <RegionUS915SetContinuousWave+0x90>)
 801d44e:	460b      	mov	r3, r1
 801d450:	005b      	lsls	r3, r3, #1
 801d452:	440b      	add	r3, r1
 801d454:	009b      	lsls	r3, r3, #2
 801d456:	4413      	add	r3, r2
 801d458:	681b      	ldr	r3, [r3, #0]
 801d45a:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 801d45c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801d460:	f04f 0200 	mov.w	r2, #0
 801d464:	490a      	ldr	r1, [pc, #40]	; (801d490 <RegionUS915SetContinuousWave+0x98>)
 801d466:	4618      	mov	r0, r3
 801d468:	f7fd f9b0 	bl	801a7cc <RegionCommonComputeTxPower>
 801d46c:	4603      	mov	r3, r0
 801d46e:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 801d470:	4b08      	ldr	r3, [pc, #32]	; (801d494 <RegionUS915SetContinuousWave+0x9c>)
 801d472:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d474:	687a      	ldr	r2, [r7, #4]
 801d476:	8992      	ldrh	r2, [r2, #12]
 801d478:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801d47c:	68b8      	ldr	r0, [r7, #8]
 801d47e:	4798      	blx	r3
}
 801d480:	bf00      	nop
 801d482:	3710      	adds	r7, #16
 801d484:	46bd      	mov	sp, r7
 801d486:	bd80      	pop	{r7, pc}
 801d488:	200012b4 	.word	0x200012b4
 801d48c:	20001628 	.word	0x20001628
 801d490:	41f00000 	.word	0x41f00000
 801d494:	08026710 	.word	0x08026710

0801d498 <RegionUS915ApplyDrOffset>:

uint8_t RegionUS915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801d498:	b480      	push	{r7}
 801d49a:	b085      	sub	sp, #20
 801d49c:	af00      	add	r7, sp, #0
 801d49e:	4603      	mov	r3, r0
 801d4a0:	71fb      	strb	r3, [r7, #7]
 801d4a2:	460b      	mov	r3, r1
 801d4a4:	71bb      	strb	r3, [r7, #6]
 801d4a6:	4613      	mov	r3, r2
 801d4a8:	717b      	strb	r3, [r7, #5]
    int8_t datarate = DatarateOffsetsUS915[dr][drOffset];
 801d4aa:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801d4ae:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801d4b2:	4909      	ldr	r1, [pc, #36]	; (801d4d8 <RegionUS915ApplyDrOffset+0x40>)
 801d4b4:	0092      	lsls	r2, r2, #2
 801d4b6:	440a      	add	r2, r1
 801d4b8:	4413      	add	r3, r2
 801d4ba:	781b      	ldrb	r3, [r3, #0]
 801d4bc:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 801d4be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801d4c2:	2b00      	cmp	r3, #0
 801d4c4:	da01      	bge.n	801d4ca <RegionUS915ApplyDrOffset+0x32>
    {
        datarate = DR_0;
 801d4c6:	2300      	movs	r3, #0
 801d4c8:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 801d4ca:	7bfb      	ldrb	r3, [r7, #15]
}
 801d4cc:	4618      	mov	r0, r3
 801d4ce:	3714      	adds	r7, #20
 801d4d0:	46bd      	mov	sp, r7
 801d4d2:	bc80      	pop	{r7}
 801d4d4:	4770      	bx	lr
 801d4d6:	bf00      	nop
 801d4d8:	080266dc 	.word	0x080266dc

0801d4dc <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 801d4dc:	b480      	push	{r7}
 801d4de:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 801d4e0:	4b0d      	ldr	r3, [pc, #52]	; (801d518 <rand1+0x3c>)
 801d4e2:	681b      	ldr	r3, [r3, #0]
 801d4e4:	4a0d      	ldr	r2, [pc, #52]	; (801d51c <rand1+0x40>)
 801d4e6:	fb02 f303 	mul.w	r3, r2, r3
 801d4ea:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 801d4ee:	3339      	adds	r3, #57	; 0x39
 801d4f0:	4a09      	ldr	r2, [pc, #36]	; (801d518 <rand1+0x3c>)
 801d4f2:	6013      	str	r3, [r2, #0]
 801d4f4:	4b08      	ldr	r3, [pc, #32]	; (801d518 <rand1+0x3c>)
 801d4f6:	681a      	ldr	r2, [r3, #0]
 801d4f8:	2303      	movs	r3, #3
 801d4fa:	fba3 1302 	umull	r1, r3, r3, r2
 801d4fe:	1ad1      	subs	r1, r2, r3
 801d500:	0849      	lsrs	r1, r1, #1
 801d502:	440b      	add	r3, r1
 801d504:	0f99      	lsrs	r1, r3, #30
 801d506:	460b      	mov	r3, r1
 801d508:	07db      	lsls	r3, r3, #31
 801d50a:	1a5b      	subs	r3, r3, r1
 801d50c:	1ad1      	subs	r1, r2, r3
 801d50e:	460b      	mov	r3, r1
}
 801d510:	4618      	mov	r0, r3
 801d512:	46bd      	mov	sp, r7
 801d514:	bc80      	pop	{r7}
 801d516:	4770      	bx	lr
 801d518:	200001b4 	.word	0x200001b4
 801d51c:	41c64e6d 	.word	0x41c64e6d

0801d520 <srand1>:

void srand1( uint32_t seed )
{
 801d520:	b480      	push	{r7}
 801d522:	b083      	sub	sp, #12
 801d524:	af00      	add	r7, sp, #0
 801d526:	6078      	str	r0, [r7, #4]
    next = seed;
 801d528:	4a03      	ldr	r2, [pc, #12]	; (801d538 <srand1+0x18>)
 801d52a:	687b      	ldr	r3, [r7, #4]
 801d52c:	6013      	str	r3, [r2, #0]
}
 801d52e:	bf00      	nop
 801d530:	370c      	adds	r7, #12
 801d532:	46bd      	mov	sp, r7
 801d534:	bc80      	pop	{r7}
 801d536:	4770      	bx	lr
 801d538:	200001b4 	.word	0x200001b4

0801d53c <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 801d53c:	b580      	push	{r7, lr}
 801d53e:	b082      	sub	sp, #8
 801d540:	af00      	add	r7, sp, #0
 801d542:	6078      	str	r0, [r7, #4]
 801d544:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 801d546:	f7ff ffc9 	bl	801d4dc <rand1>
 801d54a:	4602      	mov	r2, r0
 801d54c:	6839      	ldr	r1, [r7, #0]
 801d54e:	687b      	ldr	r3, [r7, #4]
 801d550:	1acb      	subs	r3, r1, r3
 801d552:	3301      	adds	r3, #1
 801d554:	fb92 f1f3 	sdiv	r1, r2, r3
 801d558:	fb03 f301 	mul.w	r3, r3, r1
 801d55c:	1ad2      	subs	r2, r2, r3
 801d55e:	687b      	ldr	r3, [r7, #4]
 801d560:	4413      	add	r3, r2
}
 801d562:	4618      	mov	r0, r3
 801d564:	3708      	adds	r7, #8
 801d566:	46bd      	mov	sp, r7
 801d568:	bd80      	pop	{r7, pc}

0801d56a <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801d56a:	b480      	push	{r7}
 801d56c:	b085      	sub	sp, #20
 801d56e:	af00      	add	r7, sp, #0
 801d570:	60f8      	str	r0, [r7, #12]
 801d572:	60b9      	str	r1, [r7, #8]
 801d574:	4613      	mov	r3, r2
 801d576:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 801d578:	e007      	b.n	801d58a <memcpy1+0x20>
    {
        *dst++ = *src++;
 801d57a:	68ba      	ldr	r2, [r7, #8]
 801d57c:	1c53      	adds	r3, r2, #1
 801d57e:	60bb      	str	r3, [r7, #8]
 801d580:	68fb      	ldr	r3, [r7, #12]
 801d582:	1c59      	adds	r1, r3, #1
 801d584:	60f9      	str	r1, [r7, #12]
 801d586:	7812      	ldrb	r2, [r2, #0]
 801d588:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801d58a:	88fb      	ldrh	r3, [r7, #6]
 801d58c:	1e5a      	subs	r2, r3, #1
 801d58e:	80fa      	strh	r2, [r7, #6]
 801d590:	2b00      	cmp	r3, #0
 801d592:	d1f2      	bne.n	801d57a <memcpy1+0x10>
    }
}
 801d594:	bf00      	nop
 801d596:	bf00      	nop
 801d598:	3714      	adds	r7, #20
 801d59a:	46bd      	mov	sp, r7
 801d59c:	bc80      	pop	{r7}
 801d59e:	4770      	bx	lr

0801d5a0 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801d5a0:	b480      	push	{r7}
 801d5a2:	b085      	sub	sp, #20
 801d5a4:	af00      	add	r7, sp, #0
 801d5a6:	60f8      	str	r0, [r7, #12]
 801d5a8:	60b9      	str	r1, [r7, #8]
 801d5aa:	4613      	mov	r3, r2
 801d5ac:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 801d5ae:	88fb      	ldrh	r3, [r7, #6]
 801d5b0:	3b01      	subs	r3, #1
 801d5b2:	68fa      	ldr	r2, [r7, #12]
 801d5b4:	4413      	add	r3, r2
 801d5b6:	60fb      	str	r3, [r7, #12]
    while( size-- )
 801d5b8:	e007      	b.n	801d5ca <memcpyr+0x2a>
    {
        *dst-- = *src++;
 801d5ba:	68ba      	ldr	r2, [r7, #8]
 801d5bc:	1c53      	adds	r3, r2, #1
 801d5be:	60bb      	str	r3, [r7, #8]
 801d5c0:	68fb      	ldr	r3, [r7, #12]
 801d5c2:	1e59      	subs	r1, r3, #1
 801d5c4:	60f9      	str	r1, [r7, #12]
 801d5c6:	7812      	ldrb	r2, [r2, #0]
 801d5c8:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801d5ca:	88fb      	ldrh	r3, [r7, #6]
 801d5cc:	1e5a      	subs	r2, r3, #1
 801d5ce:	80fa      	strh	r2, [r7, #6]
 801d5d0:	2b00      	cmp	r3, #0
 801d5d2:	d1f2      	bne.n	801d5ba <memcpyr+0x1a>
    }
}
 801d5d4:	bf00      	nop
 801d5d6:	bf00      	nop
 801d5d8:	3714      	adds	r7, #20
 801d5da:	46bd      	mov	sp, r7
 801d5dc:	bc80      	pop	{r7}
 801d5de:	4770      	bx	lr

0801d5e0 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 801d5e0:	b480      	push	{r7}
 801d5e2:	b083      	sub	sp, #12
 801d5e4:	af00      	add	r7, sp, #0
 801d5e6:	6078      	str	r0, [r7, #4]
 801d5e8:	460b      	mov	r3, r1
 801d5ea:	70fb      	strb	r3, [r7, #3]
 801d5ec:	4613      	mov	r3, r2
 801d5ee:	803b      	strh	r3, [r7, #0]
    while( size-- )
 801d5f0:	e004      	b.n	801d5fc <memset1+0x1c>
    {
        *dst++ = value;
 801d5f2:	687b      	ldr	r3, [r7, #4]
 801d5f4:	1c5a      	adds	r2, r3, #1
 801d5f6:	607a      	str	r2, [r7, #4]
 801d5f8:	78fa      	ldrb	r2, [r7, #3]
 801d5fa:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801d5fc:	883b      	ldrh	r3, [r7, #0]
 801d5fe:	1e5a      	subs	r2, r3, #1
 801d600:	803a      	strh	r2, [r7, #0]
 801d602:	2b00      	cmp	r3, #0
 801d604:	d1f5      	bne.n	801d5f2 <memset1+0x12>
    }
}
 801d606:	bf00      	nop
 801d608:	bf00      	nop
 801d60a:	370c      	adds	r7, #12
 801d60c:	46bd      	mov	sp, r7
 801d60e:	bc80      	pop	{r7}
 801d610:	4770      	bx	lr

0801d612 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 801d612:	b480      	push	{r7}
 801d614:	b083      	sub	sp, #12
 801d616:	af00      	add	r7, sp, #0
 801d618:	6078      	str	r0, [r7, #4]
 801d61a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 801d61c:	687b      	ldr	r3, [r7, #4]
 801d61e:	683a      	ldr	r2, [r7, #0]
 801d620:	619a      	str	r2, [r3, #24]
}
 801d622:	bf00      	nop
 801d624:	370c      	adds	r7, #12
 801d626:	46bd      	mov	sp, r7
 801d628:	bc80      	pop	{r7}
 801d62a:	4770      	bx	lr

0801d62c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 801d62c:	b480      	push	{r7}
 801d62e:	b083      	sub	sp, #12
 801d630:	af00      	add	r7, sp, #0
 801d632:	6078      	str	r0, [r7, #4]
 801d634:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 801d636:	687b      	ldr	r3, [r7, #4]
 801d638:	683a      	ldr	r2, [r7, #0]
 801d63a:	629a      	str	r2, [r3, #40]	; 0x28
}
 801d63c:	bf00      	nop
 801d63e:	370c      	adds	r7, #12
 801d640:	46bd      	mov	sp, r7
 801d642:	bc80      	pop	{r7}
 801d644:	4770      	bx	lr
	...

0801d648 <RadioSetRxGenericConfig>:
 */
TimerEvent_t TxTimeoutTimer;
TimerEvent_t RxTimeoutTimer;
/* Exported functions ---------------------------------------------------------*/
static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout)
{
 801d648:	b580      	push	{r7, lr}
 801d64a:	b08a      	sub	sp, #40	; 0x28
 801d64c:	af00      	add	r7, sp, #0
 801d64e:	60b9      	str	r1, [r7, #8]
 801d650:	607a      	str	r2, [r7, #4]
 801d652:	603b      	str	r3, [r7, #0]
 801d654:	4603      	mov	r3, r0
 801d656:	73fb      	strb	r3, [r7, #15]
    int32_t status=0;
 801d658:	2300      	movs	r3, #0
 801d65a:	61fb      	str	r3, [r7, #28]
    uint8_t syncword[8]={0};
 801d65c:	2300      	movs	r3, #0
 801d65e:	617b      	str	r3, [r7, #20]
 801d660:	2300      	movs	r3, #0
 801d662:	61bb      	str	r3, [r7, #24]
    uint8_t MaxPayloadLength;
    if( rxContinuous != 0 )
 801d664:	687b      	ldr	r3, [r7, #4]
 801d666:	2b00      	cmp	r3, #0
 801d668:	d001      	beq.n	801d66e <RadioSetRxGenericConfig+0x26>
    {
        symbTimeout = 0;
 801d66a:	2300      	movs	r3, #0
 801d66c:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = (rxContinuous==0)? false :true;
 801d66e:	687b      	ldr	r3, [r7, #4]
 801d670:	2b00      	cmp	r3, #0
 801d672:	bf14      	ite	ne
 801d674:	2301      	movne	r3, #1
 801d676:	2300      	moveq	r3, #0
 801d678:	b2da      	uxtb	r2, r3
 801d67a:	4bb3      	ldr	r3, [pc, #716]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d67c:	705a      	strb	r2, [r3, #1]

    switch( modem )
 801d67e:	7bfb      	ldrb	r3, [r7, #15]
 801d680:	2b00      	cmp	r3, #0
 801d682:	d003      	beq.n	801d68c <RadioSetRxGenericConfig+0x44>
 801d684:	2b01      	cmp	r3, #1
 801d686:	f000 80aa 	beq.w	801d7de <RadioSetRxGenericConfig+0x196>

            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;
            break;
        default:
            break;
 801d68a:	e158      	b.n	801d93e <RadioSetRxGenericConfig+0x2f6>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 801d68c:	68bb      	ldr	r3, [r7, #8]
 801d68e:	68db      	ldr	r3, [r3, #12]
 801d690:	2b00      	cmp	r3, #0
 801d692:	d003      	beq.n	801d69c <RadioSetRxGenericConfig+0x54>
 801d694:	68bb      	ldr	r3, [r7, #8]
 801d696:	691b      	ldr	r3, [r3, #16]
 801d698:	2b00      	cmp	r3, #0
 801d69a:	d102      	bne.n	801d6a2 <RadioSetRxGenericConfig+0x5a>
                return -1;
 801d69c:	f04f 33ff 	mov.w	r3, #4294967295
 801d6a0:	e14e      	b.n	801d940 <RadioSetRxGenericConfig+0x2f8>
            if ( config->fsk.SyncWordLength>8)
 801d6a2:	68bb      	ldr	r3, [r7, #8]
 801d6a4:	7d5b      	ldrb	r3, [r3, #21]
 801d6a6:	2b08      	cmp	r3, #8
 801d6a8:	d902      	bls.n	801d6b0 <RadioSetRxGenericConfig+0x68>
                return -1;
 801d6aa:	f04f 33ff 	mov.w	r3, #4294967295
 801d6ae:	e147      	b.n	801d940 <RadioSetRxGenericConfig+0x2f8>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801d6b0:	2300      	movs	r3, #0
 801d6b2:	623b      	str	r3, [r7, #32]
 801d6b4:	e00d      	b.n	801d6d2 <RadioSetRxGenericConfig+0x8a>
                    syncword[i]=config->fsk.SyncWord[i];
 801d6b6:	68bb      	ldr	r3, [r7, #8]
 801d6b8:	699a      	ldr	r2, [r3, #24]
 801d6ba:	6a3b      	ldr	r3, [r7, #32]
 801d6bc:	4413      	add	r3, r2
 801d6be:	7819      	ldrb	r1, [r3, #0]
 801d6c0:	f107 0214 	add.w	r2, r7, #20
 801d6c4:	6a3b      	ldr	r3, [r7, #32]
 801d6c6:	4413      	add	r3, r2
 801d6c8:	460a      	mov	r2, r1
 801d6ca:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801d6cc:	6a3b      	ldr	r3, [r7, #32]
 801d6ce:	3301      	adds	r3, #1
 801d6d0:	623b      	str	r3, [r7, #32]
 801d6d2:	68bb      	ldr	r3, [r7, #8]
 801d6d4:	7d5b      	ldrb	r3, [r3, #21]
 801d6d6:	461a      	mov	r2, r3
 801d6d8:	6a3b      	ldr	r3, [r7, #32]
 801d6da:	4293      	cmp	r3, r2
 801d6dc:	dbeb      	blt.n	801d6b6 <RadioSetRxGenericConfig+0x6e>
            if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 801d6de:	68bb      	ldr	r3, [r7, #8]
 801d6e0:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 801d6e4:	2b00      	cmp	r3, #0
 801d6e6:	d104      	bne.n	801d6f2 <RadioSetRxGenericConfig+0xaa>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 801d6e8:	68bb      	ldr	r3, [r7, #8]
 801d6ea:	69db      	ldr	r3, [r3, #28]
 801d6ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801d6f0:	e002      	b.n	801d6f8 <RadioSetRxGenericConfig+0xb0>
                MaxPayloadLength = 0xFF;
 801d6f2:	23ff      	movs	r3, #255	; 0xff
 801d6f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect( (config->fsk.StopTimerOnPreambleDetect==0)? false:true );
 801d6f8:	68bb      	ldr	r3, [r7, #8]
 801d6fa:	681b      	ldr	r3, [r3, #0]
 801d6fc:	2b00      	cmp	r3, #0
 801d6fe:	bf14      	ite	ne
 801d700:	2301      	movne	r3, #1
 801d702:	2300      	moveq	r3, #0
 801d704:	b2db      	uxtb	r3, r3
 801d706:	4618      	mov	r0, r3
 801d708:	f002 f820 	bl	801f74c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801d70c:	4b8e      	ldr	r3, [pc, #568]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d70e:	2200      	movs	r2, #0
 801d710:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801d714:	68bb      	ldr	r3, [r7, #8]
 801d716:	68db      	ldr	r3, [r3, #12]
 801d718:	4a8b      	ldr	r2, [pc, #556]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d71a:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 801d71c:	68bb      	ldr	r3, [r7, #8]
 801d71e:	791a      	ldrb	r2, [r3, #4]
 801d720:	4b89      	ldr	r3, [pc, #548]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d722:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue(config->fsk.Bandwidth);
 801d726:	68bb      	ldr	r3, [r7, #8]
 801d728:	689b      	ldr	r3, [r3, #8]
 801d72a:	4618      	mov	r0, r3
 801d72c:	f000 fa78 	bl	801dc20 <RadioGetFskBandwidthRegValue>
 801d730:	4603      	mov	r3, r0
 801d732:	461a      	mov	r2, r3
 801d734:	4b84      	ldr	r3, [pc, #528]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d736:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801d73a:	4b83      	ldr	r3, [pc, #524]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d73c:	2200      	movs	r2, #0
 801d73e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen) << 3 ; // convert byte into bit
 801d740:	68bb      	ldr	r3, [r7, #8]
 801d742:	691b      	ldr	r3, [r3, #16]
 801d744:	b29b      	uxth	r3, r3
 801d746:	00db      	lsls	r3, r3, #3
 801d748:	b29a      	uxth	r2, r3
 801d74a:	4b7f      	ldr	r3, [pc, #508]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d74c:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = (RadioPreambleDetection_t) config->fsk.PreambleMinDetect;
 801d74e:	68bb      	ldr	r3, [r7, #8]
 801d750:	7d1a      	ldrb	r2, [r3, #20]
 801d752:	4b7d      	ldr	r3, [pc, #500]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d754:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength) << 3; // convert byte into bit
 801d756:	68bb      	ldr	r3, [r7, #8]
 801d758:	7d5b      	ldrb	r3, [r3, #21]
 801d75a:	00db      	lsls	r3, r3, #3
 801d75c:	b2da      	uxtb	r2, r3
 801d75e:	4b7a      	ldr	r3, [pc, #488]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d760:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = (RadioAddressComp_t)config->fsk.AddrComp;
 801d762:	68bb      	ldr	r3, [r7, #8]
 801d764:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 801d768:	4b77      	ldr	r3, [pc, #476]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d76a:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.LengthMode;
 801d76c:	68bb      	ldr	r3, [r7, #8]
 801d76e:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 801d772:	4b75      	ldr	r3, [pc, #468]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d774:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801d776:	4a74      	ldr	r2, [pc, #464]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d778:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d77c:	7593      	strb	r3, [r2, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 801d77e:	68bb      	ldr	r3, [r7, #8]
 801d780:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 801d784:	4b70      	ldr	r3, [pc, #448]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d786:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 801d788:	68bb      	ldr	r3, [r7, #8]
 801d78a:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 801d78e:	4b6e      	ldr	r3, [pc, #440]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d790:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801d792:	f001 f916 	bl	801e9c2 <RadioStandby>
            RadioSetModem(  MODEM_FSK );
 801d796:	2000      	movs	r0, #0
 801d798:	f000 fad8 	bl	801dd4c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d79c:	486b      	ldr	r0, [pc, #428]	; (801d94c <RadioSetRxGenericConfig+0x304>)
 801d79e:	f002 fa1b 	bl	801fbd8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d7a2:	486b      	ldr	r0, [pc, #428]	; (801d950 <RadioSetRxGenericConfig+0x308>)
 801d7a4:	f002 fae6 	bl	801fd74 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 801d7a8:	f107 0314 	add.w	r3, r7, #20
 801d7ac:	4618      	mov	r0, r3
 801d7ae:	f001 fdf0 	bl	801f392 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801d7b2:	68bb      	ldr	r3, [r7, #8]
 801d7b4:	8c1b      	ldrh	r3, [r3, #32]
 801d7b6:	4618      	mov	r0, r3
 801d7b8:	f001 fe3a 	bl	801f430 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 801d7bc:	68bb      	ldr	r3, [r7, #8]
 801d7be:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801d7c0:	4618      	mov	r0, r3
 801d7c2:	f001 fe15 	bl	801f3f0 <SUBGRF_SetCrcPolynomial>
            SubgRf.RxTimeout = ( uint32_t )( (symbTimeout * 1000* 8 )/config->fsk.BitRate );
 801d7c6:	683b      	ldr	r3, [r7, #0]
 801d7c8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801d7cc:	fb02 f203 	mul.w	r2, r2, r3
 801d7d0:	68bb      	ldr	r3, [r7, #8]
 801d7d2:	68db      	ldr	r3, [r3, #12]
 801d7d4:	fbb2 f3f3 	udiv	r3, r2, r3
 801d7d8:	4a5b      	ldr	r2, [pc, #364]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d7da:	6093      	str	r3, [r2, #8]
            break;
 801d7dc:	e0af      	b.n	801d93e <RadioSetRxGenericConfig+0x2f6>
            if  (config->lora.PreambleLen== 0)
 801d7de:	68bb      	ldr	r3, [r7, #8]
 801d7e0:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 801d7e2:	2b00      	cmp	r3, #0
 801d7e4:	d102      	bne.n	801d7ec <RadioSetRxGenericConfig+0x1a4>
                return -1;
 801d7e6:	f04f 33ff 	mov.w	r3, #4294967295
 801d7ea:	e0a9      	b.n	801d940 <RadioSetRxGenericConfig+0x2f8>
            if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 801d7ec:	68bb      	ldr	r3, [r7, #8]
 801d7ee:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801d7f2:	2b01      	cmp	r3, #1
 801d7f4:	d104      	bne.n	801d800 <RadioSetRxGenericConfig+0x1b8>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 801d7f6:	68bb      	ldr	r3, [r7, #8]
 801d7f8:	69db      	ldr	r3, [r3, #28]
 801d7fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801d7fe:	e002      	b.n	801d806 <RadioSetRxGenericConfig+0x1be>
                MaxPayloadLength = 0xFF;
 801d800:	23ff      	movs	r3, #255	; 0xff
 801d802:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect(  (config->lora.StopTimerOnPreambleDetect==0)? false:true  );
 801d806:	68bb      	ldr	r3, [r7, #8]
 801d808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801d80a:	2b00      	cmp	r3, #0
 801d80c:	bf14      	ite	ne
 801d80e:	2301      	movne	r3, #1
 801d810:	2300      	moveq	r3, #0
 801d812:	b2db      	uxtb	r3, r3
 801d814:	4618      	mov	r0, r3
 801d816:	f001 ff99 	bl	801f74c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801d81a:	683b      	ldr	r3, [r7, #0]
 801d81c:	b2db      	uxtb	r3, r3
 801d81e:	4618      	mov	r0, r3
 801d820:	f001 ffa6 	bl	801f770 <SUBGRF_SetLoRaSymbNumTimeout>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801d824:	4b48      	ldr	r3, [pc, #288]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d826:	2201      	movs	r2, #1
 801d828:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t) config->lora.SpreadingFactor;
 801d82c:	68bb      	ldr	r3, [r7, #8]
 801d82e:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 801d832:	4b45      	ldr	r3, [pc, #276]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d834:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 801d838:	68bb      	ldr	r3, [r7, #8]
 801d83a:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 801d83e:	4b42      	ldr	r3, [pc, #264]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d840:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 801d844:	68bb      	ldr	r3, [r7, #8]
 801d846:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 801d84a:	4b3f      	ldr	r3, [pc, #252]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d84c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 801d850:	68bb      	ldr	r3, [r7, #8]
 801d852:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 801d856:	2b02      	cmp	r3, #2
 801d858:	d010      	beq.n	801d87c <RadioSetRxGenericConfig+0x234>
 801d85a:	2b02      	cmp	r3, #2
 801d85c:	dc22      	bgt.n	801d8a4 <RadioSetRxGenericConfig+0x25c>
 801d85e:	2b00      	cmp	r3, #0
 801d860:	d002      	beq.n	801d868 <RadioSetRxGenericConfig+0x220>
 801d862:	2b01      	cmp	r3, #1
 801d864:	d005      	beq.n	801d872 <RadioSetRxGenericConfig+0x22a>
                break;
 801d866:	e01d      	b.n	801d8a4 <RadioSetRxGenericConfig+0x25c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801d868:	4b37      	ldr	r3, [pc, #220]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d86a:	2200      	movs	r2, #0
 801d86c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801d870:	e019      	b.n	801d8a6 <RadioSetRxGenericConfig+0x25e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801d872:	4b35      	ldr	r3, [pc, #212]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d874:	2201      	movs	r2, #1
 801d876:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801d87a:	e014      	b.n	801d8a6 <RadioSetRxGenericConfig+0x25e>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 801d87c:	68bb      	ldr	r3, [r7, #8]
 801d87e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801d882:	2b0b      	cmp	r3, #11
 801d884:	d004      	beq.n	801d890 <RadioSetRxGenericConfig+0x248>
 801d886:	68bb      	ldr	r3, [r7, #8]
 801d888:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801d88c:	2b0c      	cmp	r3, #12
 801d88e:	d104      	bne.n	801d89a <RadioSetRxGenericConfig+0x252>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801d890:	4b2d      	ldr	r3, [pc, #180]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d892:	2201      	movs	r2, #1
 801d894:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801d898:	e005      	b.n	801d8a6 <RadioSetRxGenericConfig+0x25e>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801d89a:	4b2b      	ldr	r3, [pc, #172]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d89c:	2200      	movs	r2, #0
 801d89e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801d8a2:	e000      	b.n	801d8a6 <RadioSetRxGenericConfig+0x25e>
                break;
 801d8a4:	bf00      	nop
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801d8a6:	4b28      	ldr	r3, [pc, #160]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d8a8:	2201      	movs	r2, #1
 801d8aa:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801d8ac:	68bb      	ldr	r3, [r7, #8]
 801d8ae:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 801d8b0:	4b25      	ldr	r3, [pc, #148]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d8b2:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 801d8b4:	68bb      	ldr	r3, [r7, #8]
 801d8b6:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 801d8ba:	4b23      	ldr	r3, [pc, #140]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d8bc:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801d8be:	4a22      	ldr	r2, [pc, #136]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d8c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d8c4:	77d3      	strb	r3, [r2, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 801d8c6:	68bb      	ldr	r3, [r7, #8]
 801d8c8:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 801d8cc:	4b1e      	ldr	r3, [pc, #120]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d8ce:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 801d8d2:	68bb      	ldr	r3, [r7, #8]
 801d8d4:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 801d8d8:	4b1b      	ldr	r3, [pc, #108]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d8da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801d8de:	f001 f870 	bl	801e9c2 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801d8e2:	2001      	movs	r0, #1
 801d8e4:	f000 fa32 	bl	801dd4c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d8e8:	4818      	ldr	r0, [pc, #96]	; (801d94c <RadioSetRxGenericConfig+0x304>)
 801d8ea:	f002 f975 	bl	801fbd8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d8ee:	4818      	ldr	r0, [pc, #96]	; (801d950 <RadioSetRxGenericConfig+0x308>)
 801d8f0:	f002 fa40 	bl	801fd74 <SUBGRF_SetPacketParams>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801d8f4:	4b14      	ldr	r3, [pc, #80]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d8f6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801d8fa:	2b01      	cmp	r3, #1
 801d8fc:	d10d      	bne.n	801d91a <RadioSetRxGenericConfig+0x2d2>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 801d8fe:	f240 7036 	movw	r0, #1846	; 0x736
 801d902:	f002 fb9f 	bl	8020044 <SUBGRF_ReadRegister>
 801d906:	4603      	mov	r3, r0
 801d908:	f023 0304 	bic.w	r3, r3, #4
 801d90c:	b2db      	uxtb	r3, r3
 801d90e:	4619      	mov	r1, r3
 801d910:	f240 7036 	movw	r0, #1846	; 0x736
 801d914:	f002 fb82 	bl	802001c <SUBGRF_WriteRegister>
 801d918:	e00c      	b.n	801d934 <RadioSetRxGenericConfig+0x2ec>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 801d91a:	f240 7036 	movw	r0, #1846	; 0x736
 801d91e:	f002 fb91 	bl	8020044 <SUBGRF_ReadRegister>
 801d922:	4603      	mov	r3, r0
 801d924:	f043 0304 	orr.w	r3, r3, #4
 801d928:	b2db      	uxtb	r3, r3
 801d92a:	4619      	mov	r1, r3
 801d92c:	f240 7036 	movw	r0, #1846	; 0x736
 801d930:	f002 fb74 	bl	802001c <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 801d934:	4b04      	ldr	r3, [pc, #16]	; (801d948 <RadioSetRxGenericConfig+0x300>)
 801d936:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801d93a:	609a      	str	r2, [r3, #8]
            break;
 801d93c:	bf00      	nop
    }
    return status;
 801d93e:	69fb      	ldr	r3, [r7, #28]
}
 801d940:	4618      	mov	r0, r3
 801d942:	3728      	adds	r7, #40	; 0x28
 801d944:	46bd      	mov	sp, r7
 801d946:	bd80      	pop	{r7, pc}
 801d948:	20001e08 	.word	0x20001e08
 801d94c:	20001e40 	.word	0x20001e40
 801d950:	20001e16 	.word	0x20001e16

0801d954 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 801d954:	b580      	push	{r7, lr}
 801d956:	b088      	sub	sp, #32
 801d958:	af00      	add	r7, sp, #0
 801d95a:	60b9      	str	r1, [r7, #8]
 801d95c:	607b      	str	r3, [r7, #4]
 801d95e:	4603      	mov	r3, r0
 801d960:	73fb      	strb	r3, [r7, #15]
 801d962:	4613      	mov	r3, r2
 801d964:	73bb      	strb	r3, [r7, #14]
  uint8_t syncword[8]={0};
 801d966:	2300      	movs	r3, #0
 801d968:	617b      	str	r3, [r7, #20]
 801d96a:	2300      	movs	r3, #0
 801d96c:	61bb      	str	r3, [r7, #24]
    switch( modem )
 801d96e:	7bfb      	ldrb	r3, [r7, #15]
 801d970:	2b02      	cmp	r3, #2
 801d972:	f000 811c 	beq.w	801dbae <RadioSetTxGenericConfig+0x25a>
 801d976:	2b02      	cmp	r3, #2
 801d978:	f300 8138 	bgt.w	801dbec <RadioSetTxGenericConfig+0x298>
 801d97c:	2b00      	cmp	r3, #0
 801d97e:	d003      	beq.n	801d988 <RadioSetTxGenericConfig+0x34>
 801d980:	2b01      	cmp	r3, #1
 801d982:	f000 8083 	beq.w	801da8c <RadioSetTxGenericConfig+0x138>
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
        default:
            break;
 801d986:	e131      	b.n	801dbec <RadioSetTxGenericConfig+0x298>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 801d988:	68bb      	ldr	r3, [r7, #8]
 801d98a:	689b      	ldr	r3, [r3, #8]
 801d98c:	2b00      	cmp	r3, #0
 801d98e:	d003      	beq.n	801d998 <RadioSetTxGenericConfig+0x44>
 801d990:	68bb      	ldr	r3, [r7, #8]
 801d992:	691b      	ldr	r3, [r3, #16]
 801d994:	2b00      	cmp	r3, #0
 801d996:	d102      	bne.n	801d99e <RadioSetTxGenericConfig+0x4a>
                return -1;
 801d998:	f04f 33ff 	mov.w	r3, #4294967295
 801d99c:	e135      	b.n	801dc0a <RadioSetTxGenericConfig+0x2b6>
            if ( config->fsk.SyncWordLength>8)
 801d99e:	68bb      	ldr	r3, [r7, #8]
 801d9a0:	7d1b      	ldrb	r3, [r3, #20]
 801d9a2:	2b08      	cmp	r3, #8
 801d9a4:	d902      	bls.n	801d9ac <RadioSetTxGenericConfig+0x58>
                return -1;
 801d9a6:	f04f 33ff 	mov.w	r3, #4294967295
 801d9aa:	e12e      	b.n	801dc0a <RadioSetTxGenericConfig+0x2b6>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801d9ac:	2300      	movs	r3, #0
 801d9ae:	61fb      	str	r3, [r7, #28]
 801d9b0:	e00d      	b.n	801d9ce <RadioSetTxGenericConfig+0x7a>
                    syncword[i]=config->fsk.SyncWord[i];
 801d9b2:	68bb      	ldr	r3, [r7, #8]
 801d9b4:	699a      	ldr	r2, [r3, #24]
 801d9b6:	69fb      	ldr	r3, [r7, #28]
 801d9b8:	4413      	add	r3, r2
 801d9ba:	7819      	ldrb	r1, [r3, #0]
 801d9bc:	f107 0214 	add.w	r2, r7, #20
 801d9c0:	69fb      	ldr	r3, [r7, #28]
 801d9c2:	4413      	add	r3, r2
 801d9c4:	460a      	mov	r2, r1
 801d9c6:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801d9c8:	69fb      	ldr	r3, [r7, #28]
 801d9ca:	3301      	adds	r3, #1
 801d9cc:	61fb      	str	r3, [r7, #28]
 801d9ce:	68bb      	ldr	r3, [r7, #8]
 801d9d0:	7d1b      	ldrb	r3, [r3, #20]
 801d9d2:	461a      	mov	r2, r3
 801d9d4:	69fb      	ldr	r3, [r7, #28]
 801d9d6:	4293      	cmp	r3, r2
 801d9d8:	dbeb      	blt.n	801d9b2 <RadioSetTxGenericConfig+0x5e>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801d9da:	4b8e      	ldr	r3, [pc, #568]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801d9dc:	2200      	movs	r2, #0
 801d9de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801d9e2:	68bb      	ldr	r3, [r7, #8]
 801d9e4:	689b      	ldr	r3, [r3, #8]
 801d9e6:	4a8b      	ldr	r2, [pc, #556]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801d9e8:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 801d9ea:	68bb      	ldr	r3, [r7, #8]
 801d9ec:	781a      	ldrb	r2, [r3, #0]
 801d9ee:	4b89      	ldr	r3, [pc, #548]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801d9f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( config->fsk.Bandwidth );
 801d9f4:	68bb      	ldr	r3, [r7, #8]
 801d9f6:	685b      	ldr	r3, [r3, #4]
 801d9f8:	4618      	mov	r0, r3
 801d9fa:	f000 f911 	bl	801dc20 <RadioGetFskBandwidthRegValue>
 801d9fe:	4603      	mov	r3, r0
 801da00:	461a      	mov	r2, r3
 801da02:	4b84      	ldr	r3, [pc, #528]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801da04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 801da08:	68bb      	ldr	r3, [r7, #8]
 801da0a:	68db      	ldr	r3, [r3, #12]
 801da0c:	4a81      	ldr	r2, [pc, #516]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801da0e:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801da10:	4b80      	ldr	r3, [pc, #512]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801da12:	2200      	movs	r2, #0
 801da14:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen << 3 ); // convert byte into bit
 801da16:	68bb      	ldr	r3, [r7, #8]
 801da18:	691b      	ldr	r3, [r3, #16]
 801da1a:	b29b      	uxth	r3, r3
 801da1c:	00db      	lsls	r3, r3, #3
 801da1e:	b29a      	uxth	r2, r3
 801da20:	4b7c      	ldr	r3, [pc, #496]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801da22:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; //don't care in tx
 801da24:	4b7b      	ldr	r3, [pc, #492]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801da26:	2204      	movs	r2, #4
 801da28:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength ) << 3 ; // convert byte into bit
 801da2a:	68bb      	ldr	r3, [r7, #8]
 801da2c:	7d1b      	ldrb	r3, [r3, #20]
 801da2e:	00db      	lsls	r3, r3, #3
 801da30:	b2da      	uxtb	r2, r3
 801da32:	4b78      	ldr	r3, [pc, #480]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801da34:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; /*don't care in tx*/
 801da36:	4b77      	ldr	r3, [pc, #476]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801da38:	2200      	movs	r2, #0
 801da3a:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.HeaderType;
 801da3c:	68bb      	ldr	r3, [r7, #8]
 801da3e:	7f9a      	ldrb	r2, [r3, #30]
 801da40:	4b74      	ldr	r3, [pc, #464]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801da42:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 801da44:	68bb      	ldr	r3, [r7, #8]
 801da46:	7fda      	ldrb	r2, [r3, #31]
 801da48:	4b72      	ldr	r3, [pc, #456]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801da4a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 801da4c:	68bb      	ldr	r3, [r7, #8]
 801da4e:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 801da52:	4b70      	ldr	r3, [pc, #448]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801da54:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801da56:	f000 ffb4 	bl	801e9c2 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 801da5a:	2000      	movs	r0, #0
 801da5c:	f000 f976 	bl	801dd4c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801da60:	486d      	ldr	r0, [pc, #436]	; (801dc18 <RadioSetTxGenericConfig+0x2c4>)
 801da62:	f002 f8b9 	bl	801fbd8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801da66:	486d      	ldr	r0, [pc, #436]	; (801dc1c <RadioSetTxGenericConfig+0x2c8>)
 801da68:	f002 f984 	bl	801fd74 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 801da6c:	f107 0314 	add.w	r3, r7, #20
 801da70:	4618      	mov	r0, r3
 801da72:	f001 fc8e 	bl	801f392 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801da76:	68bb      	ldr	r3, [r7, #8]
 801da78:	8b9b      	ldrh	r3, [r3, #28]
 801da7a:	4618      	mov	r0, r3
 801da7c:	f001 fcd8 	bl	801f430 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 801da80:	68bb      	ldr	r3, [r7, #8]
 801da82:	8c1b      	ldrh	r3, [r3, #32]
 801da84:	4618      	mov	r0, r3
 801da86:	f001 fcb3 	bl	801f3f0 <SUBGRF_SetCrcPolynomial>
            break;
 801da8a:	e0b0      	b.n	801dbee <RadioSetTxGenericConfig+0x29a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801da8c:	4b61      	ldr	r3, [pc, #388]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801da8e:	2201      	movs	r2, #1
 801da90:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801da94:	68bb      	ldr	r3, [r7, #8]
 801da96:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 801da9a:	4b5e      	ldr	r3, [pc, #376]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801da9c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 801daa0:	68bb      	ldr	r3, [r7, #8]
 801daa2:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 801daa6:	4b5b      	ldr	r3, [pc, #364]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801daa8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 801daac:	68bb      	ldr	r3, [r7, #8]
 801daae:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 801dab2:	4b58      	ldr	r3, [pc, #352]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801dab4:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 801dab8:	68bb      	ldr	r3, [r7, #8]
 801daba:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 801dabe:	2b02      	cmp	r3, #2
 801dac0:	d010      	beq.n	801dae4 <RadioSetTxGenericConfig+0x190>
 801dac2:	2b02      	cmp	r3, #2
 801dac4:	dc22      	bgt.n	801db0c <RadioSetTxGenericConfig+0x1b8>
 801dac6:	2b00      	cmp	r3, #0
 801dac8:	d002      	beq.n	801dad0 <RadioSetTxGenericConfig+0x17c>
 801daca:	2b01      	cmp	r3, #1
 801dacc:	d005      	beq.n	801dada <RadioSetTxGenericConfig+0x186>
                break;
 801dace:	e01d      	b.n	801db0c <RadioSetTxGenericConfig+0x1b8>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801dad0:	4b50      	ldr	r3, [pc, #320]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801dad2:	2200      	movs	r2, #0
 801dad4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801dad8:	e019      	b.n	801db0e <RadioSetTxGenericConfig+0x1ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801dada:	4b4e      	ldr	r3, [pc, #312]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801dadc:	2201      	movs	r2, #1
 801dade:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801dae2:	e014      	b.n	801db0e <RadioSetTxGenericConfig+0x1ba>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 801dae4:	68bb      	ldr	r3, [r7, #8]
 801dae6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801daea:	2b0b      	cmp	r3, #11
 801daec:	d004      	beq.n	801daf8 <RadioSetTxGenericConfig+0x1a4>
 801daee:	68bb      	ldr	r3, [r7, #8]
 801daf0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801daf4:	2b0c      	cmp	r3, #12
 801daf6:	d104      	bne.n	801db02 <RadioSetTxGenericConfig+0x1ae>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801daf8:	4b46      	ldr	r3, [pc, #280]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801dafa:	2201      	movs	r2, #1
 801dafc:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801db00:	e005      	b.n	801db0e <RadioSetTxGenericConfig+0x1ba>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801db02:	4b44      	ldr	r3, [pc, #272]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801db04:	2200      	movs	r2, #0
 801db06:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801db0a:	e000      	b.n	801db0e <RadioSetTxGenericConfig+0x1ba>
                break;
 801db0c:	bf00      	nop
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = (config->lora.LowDatarateOptimize==0)?0:1;
 801db0e:	68bb      	ldr	r3, [r7, #8]
 801db10:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 801db14:	2b00      	cmp	r3, #0
 801db16:	bf14      	ite	ne
 801db18:	2301      	movne	r3, #1
 801db1a:	2300      	moveq	r3, #0
 801db1c:	b2db      	uxtb	r3, r3
 801db1e:	461a      	mov	r2, r3
 801db20:	4b3c      	ldr	r3, [pc, #240]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801db22:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801db26:	4b3b      	ldr	r3, [pc, #236]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801db28:	2201      	movs	r2, #1
 801db2a:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801db2c:	68bb      	ldr	r3, [r7, #8]
 801db2e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801db30:	4b38      	ldr	r3, [pc, #224]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801db32:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 801db34:	68bb      	ldr	r3, [r7, #8]
 801db36:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 801db3a:	4b36      	ldr	r3, [pc, #216]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801db3c:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 801db3e:	68bb      	ldr	r3, [r7, #8]
 801db40:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 801db44:	4b33      	ldr	r3, [pc, #204]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801db46:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 801db4a:	68bb      	ldr	r3, [r7, #8]
 801db4c:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 801db50:	4b30      	ldr	r3, [pc, #192]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801db52:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801db56:	f000 ff34 	bl	801e9c2 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801db5a:	2001      	movs	r0, #1
 801db5c:	f000 f8f6 	bl	801dd4c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801db60:	482d      	ldr	r0, [pc, #180]	; (801dc18 <RadioSetTxGenericConfig+0x2c4>)
 801db62:	f002 f839 	bl	801fbd8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801db66:	482d      	ldr	r0, [pc, #180]	; (801dc1c <RadioSetTxGenericConfig+0x2c8>)
 801db68:	f002 f904 	bl	801fd74 <SUBGRF_SetPacketParams>
            if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 801db6c:	4b29      	ldr	r3, [pc, #164]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801db6e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801db72:	2b06      	cmp	r3, #6
 801db74:	d10d      	bne.n	801db92 <RadioSetTxGenericConfig+0x23e>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 801db76:	f640 0089 	movw	r0, #2185	; 0x889
 801db7a:	f002 fa63 	bl	8020044 <SUBGRF_ReadRegister>
 801db7e:	4603      	mov	r3, r0
 801db80:	f023 0304 	bic.w	r3, r3, #4
 801db84:	b2db      	uxtb	r3, r3
 801db86:	4619      	mov	r1, r3
 801db88:	f640 0089 	movw	r0, #2185	; 0x889
 801db8c:	f002 fa46 	bl	802001c <SUBGRF_WriteRegister>
            break;
 801db90:	e02d      	b.n	801dbee <RadioSetTxGenericConfig+0x29a>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 801db92:	f640 0089 	movw	r0, #2185	; 0x889
 801db96:	f002 fa55 	bl	8020044 <SUBGRF_ReadRegister>
 801db9a:	4603      	mov	r3, r0
 801db9c:	f043 0304 	orr.w	r3, r3, #4
 801dba0:	b2db      	uxtb	r3, r3
 801dba2:	4619      	mov	r1, r3
 801dba4:	f640 0089 	movw	r0, #2185	; 0x889
 801dba8:	f002 fa38 	bl	802001c <SUBGRF_WriteRegister>
            break;
 801dbac:	e01f      	b.n	801dbee <RadioSetTxGenericConfig+0x29a>
            if ((config->fsk.BitRate== 0) || (config->fsk.BitRate> 1000))
 801dbae:	68bb      	ldr	r3, [r7, #8]
 801dbb0:	689b      	ldr	r3, [r3, #8]
 801dbb2:	2b00      	cmp	r3, #0
 801dbb4:	d004      	beq.n	801dbc0 <RadioSetTxGenericConfig+0x26c>
 801dbb6:	68bb      	ldr	r3, [r7, #8]
 801dbb8:	689b      	ldr	r3, [r3, #8]
 801dbba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801dbbe:	d902      	bls.n	801dbc6 <RadioSetTxGenericConfig+0x272>
                return -1;
 801dbc0:	f04f 33ff 	mov.w	r3, #4294967295
 801dbc4:	e021      	b.n	801dc0a <RadioSetTxGenericConfig+0x2b6>
            RadioSetModem( MODEM_BPSK );
 801dbc6:	2002      	movs	r0, #2
 801dbc8:	f000 f8c0 	bl	801dd4c <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801dbcc:	4b11      	ldr	r3, [pc, #68]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801dbce:	2202      	movs	r2, #2
 801dbd0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
 801dbd4:	68bb      	ldr	r3, [r7, #8]
 801dbd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801dbd8:	4a0e      	ldr	r2, [pc, #56]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801dbda:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801dbdc:	4b0d      	ldr	r3, [pc, #52]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801dbde:	2216      	movs	r2, #22
 801dbe0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801dbe4:	480c      	ldr	r0, [pc, #48]	; (801dc18 <RadioSetTxGenericConfig+0x2c4>)
 801dbe6:	f001 fff7 	bl	801fbd8 <SUBGRF_SetModulationParams>
            break;
 801dbea:	e000      	b.n	801dbee <RadioSetTxGenericConfig+0x29a>
            break;
 801dbec:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801dbee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801dbf2:	4618      	mov	r0, r3
 801dbf4:	f002 fab6 	bl	8020164 <SUBGRF_SetRfTxPower>
 801dbf8:	4603      	mov	r3, r0
 801dbfa:	461a      	mov	r2, r3
 801dbfc:	4b05      	ldr	r3, [pc, #20]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801dbfe:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 801dc02:	4a04      	ldr	r2, [pc, #16]	; (801dc14 <RadioSetTxGenericConfig+0x2c0>)
 801dc04:	687b      	ldr	r3, [r7, #4]
 801dc06:	6053      	str	r3, [r2, #4]
    return 0;
 801dc08:	2300      	movs	r3, #0
}
 801dc0a:	4618      	mov	r0, r3
 801dc0c:	3720      	adds	r7, #32
 801dc0e:	46bd      	mov	sp, r7
 801dc10:	bd80      	pop	{r7, pc}
 801dc12:	bf00      	nop
 801dc14:	20001e08 	.word	0x20001e08
 801dc18:	20001e40 	.word	0x20001e40
 801dc1c:	20001e16 	.word	0x20001e16

0801dc20 <RadioGetFskBandwidthRegValue>:

/* Private  functions ---------------------------------------------------------*/
static uint8_t RadioGetFskBandwidthRegValue( uint32_t bandwidth )
{
 801dc20:	b480      	push	{r7}
 801dc22:	b085      	sub	sp, #20
 801dc24:	af00      	add	r7, sp, #0
 801dc26:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 801dc28:	687b      	ldr	r3, [r7, #4]
 801dc2a:	2b00      	cmp	r3, #0
 801dc2c:	d101      	bne.n	801dc32 <RadioGetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801dc2e:	231f      	movs	r3, #31
 801dc30:	e016      	b.n	801dc60 <RadioGetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801dc32:	2300      	movs	r3, #0
 801dc34:	73fb      	strb	r3, [r7, #15]
 801dc36:	e00f      	b.n	801dc58 <RadioGetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 801dc38:	7bfb      	ldrb	r3, [r7, #15]
 801dc3a:	4a0c      	ldr	r2, [pc, #48]	; (801dc6c <RadioGetFskBandwidthRegValue+0x4c>)
 801dc3c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801dc40:	687a      	ldr	r2, [r7, #4]
 801dc42:	429a      	cmp	r2, r3
 801dc44:	d205      	bcs.n	801dc52 <RadioGetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 801dc46:	7bfb      	ldrb	r3, [r7, #15]
 801dc48:	4a08      	ldr	r2, [pc, #32]	; (801dc6c <RadioGetFskBandwidthRegValue+0x4c>)
 801dc4a:	00db      	lsls	r3, r3, #3
 801dc4c:	4413      	add	r3, r2
 801dc4e:	791b      	ldrb	r3, [r3, #4]
 801dc50:	e006      	b.n	801dc60 <RadioGetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801dc52:	7bfb      	ldrb	r3, [r7, #15]
 801dc54:	3301      	adds	r3, #1
 801dc56:	73fb      	strb	r3, [r7, #15]
 801dc58:	7bfb      	ldrb	r3, [r7, #15]
 801dc5a:	2b15      	cmp	r3, #21
 801dc5c:	d9ec      	bls.n	801dc38 <RadioGetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 801dc5e:	e7fe      	b.n	801dc5e <RadioGetFskBandwidthRegValue+0x3e>
}
 801dc60:	4618      	mov	r0, r3
 801dc62:	3714      	adds	r7, #20
 801dc64:	46bd      	mov	sp, r7
 801dc66:	bc80      	pop	{r7}
 801dc68:	4770      	bx	lr
 801dc6a:	bf00      	nop
 801dc6c:	0802678c 	.word	0x0802678c

0801dc70 <RadioInit>:

static void RadioInit( RadioEvents_t *events )
{
 801dc70:	b580      	push	{r7, lr}
 801dc72:	b084      	sub	sp, #16
 801dc74:	af02      	add	r7, sp, #8
 801dc76:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 801dc78:	4a21      	ldr	r2, [pc, #132]	; (801dd00 <RadioInit+0x90>)
 801dc7a:	687b      	ldr	r3, [r7, #4]
 801dc7c:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 801dc7e:	4b21      	ldr	r3, [pc, #132]	; (801dd04 <RadioInit+0x94>)
 801dc80:	2200      	movs	r2, #0
 801dc82:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 801dc84:	4b1f      	ldr	r3, [pc, #124]	; (801dd04 <RadioInit+0x94>)
 801dc86:	2200      	movs	r2, #0
 801dc88:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 801dc8a:	4b1e      	ldr	r3, [pc, #120]	; (801dd04 <RadioInit+0x94>)
 801dc8c:	2200      	movs	r2, #0
 801dc8e:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 801dc90:	481d      	ldr	r0, [pc, #116]	; (801dd08 <RadioInit+0x98>)
 801dc92:	f001 fae9 	bl	801f268 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 801dc96:	2000      	movs	r0, #0
 801dc98:	f000 ffdc 	bl	801ec54 <RadioSetPublicNetwork>

    SUBGRF_SetRegulatorMode(  );
 801dc9c:	f001 fd9a 	bl	801f7d4 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 801dca0:	2100      	movs	r1, #0
 801dca2:	2000      	movs	r0, #0
 801dca4:	f002 f906 	bl	801feb4 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 801dca8:	2204      	movs	r2, #4
 801dcaa:	2100      	movs	r1, #0
 801dcac:	2001      	movs	r0, #1
 801dcae:	f001 ff2b 	bl	801fb08 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801dcb2:	2300      	movs	r3, #0
 801dcb4:	2200      	movs	r2, #0
 801dcb6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801dcba:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801dcbe:	f001 fe57 	bl	801f970 <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 801dcc2:	f000 fe6b 	bl	801e99c <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 801dcc6:	2300      	movs	r3, #0
 801dcc8:	9300      	str	r3, [sp, #0]
 801dcca:	4b10      	ldr	r3, [pc, #64]	; (801dd0c <RadioInit+0x9c>)
 801dccc:	2200      	movs	r2, #0
 801dcce:	f04f 31ff 	mov.w	r1, #4294967295
 801dcd2:	480f      	ldr	r0, [pc, #60]	; (801dd10 <RadioInit+0xa0>)
 801dcd4:	f003 f8fe 	bl	8020ed4 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 801dcd8:	2300      	movs	r3, #0
 801dcda:	9300      	str	r3, [sp, #0]
 801dcdc:	4b0d      	ldr	r3, [pc, #52]	; (801dd14 <RadioInit+0xa4>)
 801dcde:	2200      	movs	r2, #0
 801dce0:	f04f 31ff 	mov.w	r1, #4294967295
 801dce4:	480c      	ldr	r0, [pc, #48]	; (801dd18 <RadioInit+0xa8>)
 801dce6:	f003 f8f5 	bl	8020ed4 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 801dcea:	4809      	ldr	r0, [pc, #36]	; (801dd10 <RadioInit+0xa0>)
 801dcec:	f003 f996 	bl	802101c <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 801dcf0:	4809      	ldr	r0, [pc, #36]	; (801dd18 <RadioInit+0xa8>)
 801dcf2:	f003 f993 	bl	802101c <UTIL_TIMER_Stop>
}
 801dcf6:	bf00      	nop
 801dcf8:	3708      	adds	r7, #8
 801dcfa:	46bd      	mov	sp, r7
 801dcfc:	bd80      	pop	{r7, pc}
 801dcfe:	bf00      	nop
 801dd00:	20001750 	.word	0x20001750
 801dd04:	20001e08 	.word	0x20001e08
 801dd08:	0801ed39 	.word	0x0801ed39
 801dd0c:	0801ecc1 	.word	0x0801ecc1
 801dd10:	20001e60 	.word	0x20001e60
 801dd14:	0801ecfd 	.word	0x0801ecfd
 801dd18:	20001e78 	.word	0x20001e78

0801dd1c <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 801dd1c:	b580      	push	{r7, lr}
 801dd1e:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 801dd20:	f001 fae8 	bl	801f2f4 <SUBGRF_GetOperatingMode>
 801dd24:	4603      	mov	r3, r0
 801dd26:	2b07      	cmp	r3, #7
 801dd28:	d00a      	beq.n	801dd40 <RadioGetStatus+0x24>
 801dd2a:	2b07      	cmp	r3, #7
 801dd2c:	dc0a      	bgt.n	801dd44 <RadioGetStatus+0x28>
 801dd2e:	2b04      	cmp	r3, #4
 801dd30:	d002      	beq.n	801dd38 <RadioGetStatus+0x1c>
 801dd32:	2b05      	cmp	r3, #5
 801dd34:	d002      	beq.n	801dd3c <RadioGetStatus+0x20>
 801dd36:	e005      	b.n	801dd44 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 801dd38:	2302      	movs	r3, #2
 801dd3a:	e004      	b.n	801dd46 <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 801dd3c:	2301      	movs	r3, #1
 801dd3e:	e002      	b.n	801dd46 <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 801dd40:	2303      	movs	r3, #3
 801dd42:	e000      	b.n	801dd46 <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 801dd44:	2300      	movs	r3, #0
    }
}
 801dd46:	4618      	mov	r0, r3
 801dd48:	bd80      	pop	{r7, pc}
	...

0801dd4c <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 801dd4c:	b580      	push	{r7, lr}
 801dd4e:	b082      	sub	sp, #8
 801dd50:	af00      	add	r7, sp, #0
 801dd52:	4603      	mov	r3, r0
 801dd54:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 801dd56:	4a19      	ldr	r2, [pc, #100]	; (801ddbc <RadioSetModem+0x70>)
 801dd58:	79fb      	ldrb	r3, [r7, #7]
 801dd5a:	7013      	strb	r3, [r2, #0]
    switch( modem )
 801dd5c:	79fb      	ldrb	r3, [r7, #7]
 801dd5e:	2b04      	cmp	r3, #4
 801dd60:	d023      	beq.n	801ddaa <RadioSetModem+0x5e>
 801dd62:	2b04      	cmp	r3, #4
 801dd64:	dc03      	bgt.n	801dd6e <RadioSetModem+0x22>
 801dd66:	2b01      	cmp	r3, #1
 801dd68:	d008      	beq.n	801dd7c <RadioSetModem+0x30>
 801dd6a:	2b03      	cmp	r3, #3
 801dd6c:	d019      	beq.n	801dda2 <RadioSetModem+0x56>
    {
        default:
        case MODEM_FSK:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801dd6e:	2000      	movs	r0, #0
 801dd70:	f001 fea2 	bl	801fab8 <SUBGRF_SetPacketType>
            // When switching to GFSK mode the LoRa SyncWord register value is reset
            // Thus, we also reset the RadioPublicNetwork variable
            SubgRf.PublicNetwork.Current = false;
 801dd74:	4b11      	ldr	r3, [pc, #68]	; (801ddbc <RadioSetModem+0x70>)
 801dd76:	2200      	movs	r2, #0
 801dd78:	735a      	strb	r2, [r3, #13]
            break;
 801dd7a:	e01b      	b.n	801ddb4 <RadioSetModem+0x68>
        case MODEM_LORA:
            SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 801dd7c:	2001      	movs	r0, #1
 801dd7e:	f001 fe9b 	bl	801fab8 <SUBGRF_SetPacketType>
            // Public/Private network register is reset when switching modems
            if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 801dd82:	4b0e      	ldr	r3, [pc, #56]	; (801ddbc <RadioSetModem+0x70>)
 801dd84:	7b5a      	ldrb	r2, [r3, #13]
 801dd86:	4b0d      	ldr	r3, [pc, #52]	; (801ddbc <RadioSetModem+0x70>)
 801dd88:	7b1b      	ldrb	r3, [r3, #12]
 801dd8a:	429a      	cmp	r2, r3
 801dd8c:	d011      	beq.n	801ddb2 <RadioSetModem+0x66>
            {
                SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 801dd8e:	4b0b      	ldr	r3, [pc, #44]	; (801ddbc <RadioSetModem+0x70>)
 801dd90:	7b1a      	ldrb	r2, [r3, #12]
 801dd92:	4b0a      	ldr	r3, [pc, #40]	; (801ddbc <RadioSetModem+0x70>)
 801dd94:	735a      	strb	r2, [r3, #13]
                RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 801dd96:	4b09      	ldr	r3, [pc, #36]	; (801ddbc <RadioSetModem+0x70>)
 801dd98:	7b5b      	ldrb	r3, [r3, #13]
 801dd9a:	4618      	mov	r0, r3
 801dd9c:	f000 ff5a 	bl	801ec54 <RadioSetPublicNetwork>
            }
            break;
 801dda0:	e007      	b.n	801ddb2 <RadioSetModem+0x66>
        case MODEM_SIGFOX_TX:
            SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801dda2:	2002      	movs	r0, #2
 801dda4:	f001 fe88 	bl	801fab8 <SUBGRF_SetPacketType>
            break;
 801dda8:	e004      	b.n	801ddb4 <RadioSetModem+0x68>
        case MODEM_SIGFOX_RX:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801ddaa:	2000      	movs	r0, #0
 801ddac:	f001 fe84 	bl	801fab8 <SUBGRF_SetPacketType>
            break;
 801ddb0:	e000      	b.n	801ddb4 <RadioSetModem+0x68>
            break;
 801ddb2:	bf00      	nop
    }
}
 801ddb4:	bf00      	nop
 801ddb6:	3708      	adds	r7, #8
 801ddb8:	46bd      	mov	sp, r7
 801ddba:	bd80      	pop	{r7, pc}
 801ddbc:	20001e08 	.word	0x20001e08

0801ddc0 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 801ddc0:	b580      	push	{r7, lr}
 801ddc2:	b082      	sub	sp, #8
 801ddc4:	af00      	add	r7, sp, #0
 801ddc6:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 801ddc8:	6878      	ldr	r0, [r7, #4]
 801ddca:	f001 fe31 	bl	801fa30 <SUBGRF_SetRfFrequency>
}
 801ddce:	bf00      	nop
 801ddd0:	3708      	adds	r7, #8
 801ddd2:	46bd      	mov	sp, r7
 801ddd4:	bd80      	pop	{r7, pc}

0801ddd6 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 801ddd6:	b580      	push	{r7, lr}
 801ddd8:	b090      	sub	sp, #64	; 0x40
 801ddda:	af0a      	add	r7, sp, #40	; 0x28
 801dddc:	60f8      	str	r0, [r7, #12]
 801ddde:	60b9      	str	r1, [r7, #8]
 801dde0:	603b      	str	r3, [r7, #0]
 801dde2:	4613      	mov	r3, r2
 801dde4:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 801dde6:	2301      	movs	r3, #1
 801dde8:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 801ddea:	2300      	movs	r3, #0
 801ddec:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 801ddee:	2300      	movs	r3, #0
 801ddf0:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 801ddf2:	f000 fde6 	bl	801e9c2 <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 801ddf6:	2000      	movs	r0, #0
 801ddf8:	f7ff ffa8 	bl	801dd4c <RadioSetModem>

    RadioSetChannel( freq );
 801ddfc:	68f8      	ldr	r0, [r7, #12]
 801ddfe:	f7ff ffdf 	bl	801ddc0 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 801de02:	2301      	movs	r3, #1
 801de04:	9309      	str	r3, [sp, #36]	; 0x24
 801de06:	2300      	movs	r3, #0
 801de08:	9308      	str	r3, [sp, #32]
 801de0a:	2300      	movs	r3, #0
 801de0c:	9307      	str	r3, [sp, #28]
 801de0e:	2300      	movs	r3, #0
 801de10:	9306      	str	r3, [sp, #24]
 801de12:	2300      	movs	r3, #0
 801de14:	9305      	str	r3, [sp, #20]
 801de16:	2300      	movs	r3, #0
 801de18:	9304      	str	r3, [sp, #16]
 801de1a:	2300      	movs	r3, #0
 801de1c:	9303      	str	r3, [sp, #12]
 801de1e:	2300      	movs	r3, #0
 801de20:	9302      	str	r3, [sp, #8]
 801de22:	2303      	movs	r3, #3
 801de24:	9301      	str	r3, [sp, #4]
 801de26:	68bb      	ldr	r3, [r7, #8]
 801de28:	9300      	str	r3, [sp, #0]
 801de2a:	2300      	movs	r3, #0
 801de2c:	f44f 7216 	mov.w	r2, #600	; 0x258
 801de30:	68b9      	ldr	r1, [r7, #8]
 801de32:	2000      	movs	r0, #0
 801de34:	f000 f840 	bl	801deb8 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 801de38:	2000      	movs	r0, #0
 801de3a:	f000 fdc9 	bl	801e9d0 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 801de3e:	f000 ff37 	bl	801ecb0 <RadioGetWakeupTime>
 801de42:	4603      	mov	r3, r0
 801de44:	4618      	mov	r0, r3
 801de46:	f7e8 f9ce 	bl	80061e6 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 801de4a:	f003 fa01 	bl	8021250 <UTIL_TIMER_GetCurrentTime>
 801de4e:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801de50:	e00d      	b.n	801de6e <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 801de52:	2000      	movs	r0, #0
 801de54:	f000 fe7c 	bl	801eb50 <RadioRssi>
 801de58:	4603      	mov	r3, r0
 801de5a:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 801de5c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801de60:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801de64:	429a      	cmp	r2, r3
 801de66:	dd02      	ble.n	801de6e <RadioIsChannelFree+0x98>
        {
            status = false;
 801de68:	2300      	movs	r3, #0
 801de6a:	75fb      	strb	r3, [r7, #23]
            break;
 801de6c:	e006      	b.n	801de7c <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801de6e:	6938      	ldr	r0, [r7, #16]
 801de70:	f003 fa00 	bl	8021274 <UTIL_TIMER_GetElapsedTime>
 801de74:	4602      	mov	r2, r0
 801de76:	683b      	ldr	r3, [r7, #0]
 801de78:	4293      	cmp	r3, r2
 801de7a:	d8ea      	bhi.n	801de52 <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 801de7c:	f000 fda1 	bl	801e9c2 <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 801de80:	7dfb      	ldrb	r3, [r7, #23]
}
 801de82:	4618      	mov	r0, r3
 801de84:	3718      	adds	r7, #24
 801de86:	46bd      	mov	sp, r7
 801de88:	bd80      	pop	{r7, pc}

0801de8a <RadioRandom>:

static uint32_t RadioRandom( void )
{
 801de8a:	b580      	push	{r7, lr}
 801de8c:	b082      	sub	sp, #8
 801de8e:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 801de90:	2300      	movs	r3, #0
 801de92:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    /* Set LoRa modem ON */
    RadioSetModem( MODEM_LORA );
 801de94:	2001      	movs	r0, #1
 801de96:	f7ff ff59 	bl	801dd4c <RadioSetModem>

    /* Disable LoRa modem interrupts */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801de9a:	2300      	movs	r3, #0
 801de9c:	2200      	movs	r2, #0
 801de9e:	2100      	movs	r1, #0
 801dea0:	2000      	movs	r0, #0
 801dea2:	f001 fd65 	bl	801f970 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 801dea6:	f001 faf6 	bl	801f496 <SUBGRF_GetRandom>
 801deaa:	6078      	str	r0, [r7, #4]

    return rnd;
 801deac:	687b      	ldr	r3, [r7, #4]
}
 801deae:	4618      	mov	r0, r3
 801deb0:	3708      	adds	r7, #8
 801deb2:	46bd      	mov	sp, r7
 801deb4:	bd80      	pop	{r7, pc}
	...

0801deb8 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 801deb8:	b580      	push	{r7, lr}
 801deba:	b08a      	sub	sp, #40	; 0x28
 801debc:	af00      	add	r7, sp, #0
 801debe:	60b9      	str	r1, [r7, #8]
 801dec0:	607a      	str	r2, [r7, #4]
 801dec2:	461a      	mov	r2, r3
 801dec4:	4603      	mov	r3, r0
 801dec6:	73fb      	strb	r3, [r7, #15]
 801dec8:	4613      	mov	r3, r2
 801deca:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 801decc:	4abc      	ldr	r2, [pc, #752]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801dece:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801ded2:	7053      	strb	r3, [r2, #1]
    if( rxContinuous == true )
 801ded4:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801ded8:	2b00      	cmp	r3, #0
 801deda:	d001      	beq.n	801dee0 <RadioSetRxConfig+0x28>
    {
        symbTimeout = 0;
 801dedc:	2300      	movs	r3, #0
 801dede:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 801dee0:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801dee4:	2b00      	cmp	r3, #0
 801dee6:	d004      	beq.n	801def2 <RadioSetRxConfig+0x3a>
    {
        MaxPayloadLength = payloadLen;
 801dee8:	4ab6      	ldr	r2, [pc, #728]	; (801e1c4 <RadioSetRxConfig+0x30c>)
 801deea:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 801deee:	7013      	strb	r3, [r2, #0]
 801def0:	e002      	b.n	801def8 <RadioSetRxConfig+0x40>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 801def2:	4bb4      	ldr	r3, [pc, #720]	; (801e1c4 <RadioSetRxConfig+0x30c>)
 801def4:	22ff      	movs	r2, #255	; 0xff
 801def6:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 801def8:	7bfb      	ldrb	r3, [r7, #15]
 801defa:	2b04      	cmp	r3, #4
 801defc:	d009      	beq.n	801df12 <RadioSetRxConfig+0x5a>
 801defe:	2b04      	cmp	r3, #4
 801df00:	f300 81da 	bgt.w	801e2b8 <RadioSetRxConfig+0x400>
 801df04:	2b00      	cmp	r3, #0
 801df06:	f000 80bf 	beq.w	801e088 <RadioSetRxConfig+0x1d0>
 801df0a:	2b01      	cmp	r3, #1
 801df0c:	f000 812c 	beq.w	801e168 <RadioSetRxConfig+0x2b0>
            /* Timeout Max, Timeout handled directly in SetRx function */
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 801df10:	e1d2      	b.n	801e2b8 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 801df12:	2001      	movs	r0, #1
 801df14:	f001 fc1a 	bl	801f74c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801df18:	4ba9      	ldr	r3, [pc, #676]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801df1a:	2200      	movs	r2, #0
 801df1c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801df20:	4aa7      	ldr	r2, [pc, #668]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801df22:	687b      	ldr	r3, [r7, #4]
 801df24:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 801df26:	4ba6      	ldr	r3, [pc, #664]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801df28:	2209      	movs	r2, #9
 801df2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 801df2e:	4ba4      	ldr	r3, [pc, #656]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801df30:	f44f 7248 	mov.w	r2, #800	; 0x320
 801df34:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 801df36:	68b8      	ldr	r0, [r7, #8]
 801df38:	f7ff fe72 	bl	801dc20 <RadioGetFskBandwidthRegValue>
 801df3c:	4603      	mov	r3, r0
 801df3e:	461a      	mov	r2, r3
 801df40:	4b9f      	ldr	r3, [pc, #636]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801df42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801df46:	4b9e      	ldr	r3, [pc, #632]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801df48:	2200      	movs	r2, #0
 801df4a:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801df4c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801df4e:	00db      	lsls	r3, r3, #3
 801df50:	b29a      	uxth	r2, r3
 801df52:	4b9b      	ldr	r3, [pc, #620]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801df54:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 801df56:	4b9a      	ldr	r3, [pc, #616]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801df58:	2200      	movs	r2, #0
 801df5a:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 801df5c:	4b98      	ldr	r3, [pc, #608]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801df5e:	2210      	movs	r2, #16
 801df60:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801df62:	4b97      	ldr	r3, [pc, #604]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801df64:	2200      	movs	r2, #0
 801df66:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 801df68:	4b95      	ldr	r3, [pc, #596]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801df6a:	2200      	movs	r2, #0
 801df6c:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801df6e:	4b95      	ldr	r3, [pc, #596]	; (801e1c4 <RadioSetRxConfig+0x30c>)
 801df70:	781a      	ldrb	r2, [r3, #0]
 801df72:	4b93      	ldr	r3, [pc, #588]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801df74:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801df76:	4b92      	ldr	r3, [pc, #584]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801df78:	2201      	movs	r2, #1
 801df7a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 801df7c:	4b90      	ldr	r3, [pc, #576]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801df7e:	2200      	movs	r2, #0
 801df80:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 801df82:	2004      	movs	r0, #4
 801df84:	f7ff fee2 	bl	801dd4c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801df88:	488f      	ldr	r0, [pc, #572]	; (801e1c8 <RadioSetRxConfig+0x310>)
 801df8a:	f001 fe25 	bl	801fbd8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801df8e:	488f      	ldr	r0, [pc, #572]	; (801e1cc <RadioSetRxConfig+0x314>)
 801df90:	f001 fef0 	bl	801fd74 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801df94:	4a8e      	ldr	r2, [pc, #568]	; (801e1d0 <RadioSetRxConfig+0x318>)
 801df96:	f107 031c 	add.w	r3, r7, #28
 801df9a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801df9e:	e883 0003 	stmia.w	r3, {r0, r1}
 801dfa2:	f107 031c 	add.w	r3, r7, #28
 801dfa6:	4618      	mov	r0, r3
 801dfa8:	f001 f9f3 	bl	801f392 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801dfac:	f240 10ff 	movw	r0, #511	; 0x1ff
 801dfb0:	f001 fa3e 	bl	801f430 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 801dfb4:	f640 00b8 	movw	r0, #2232	; 0x8b8
 801dfb8:	f000 fde9 	bl	801eb8e <RadioRead>
 801dfbc:	4603      	mov	r3, r0
 801dfbe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 801dfc2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801dfc6:	f023 0310 	bic.w	r3, r3, #16
 801dfca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 801dfce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801dfd2:	4619      	mov	r1, r3
 801dfd4:	f640 00b8 	movw	r0, #2232	; 0x8b8
 801dfd8:	f000 fdc7 	bl	801eb6a <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 801dfdc:	2104      	movs	r1, #4
 801dfde:	f640 00b9 	movw	r0, #2233	; 0x8b9
 801dfe2:	f000 fdc2 	bl	801eb6a <RadioWrite>
            modReg= RadioRead(0x89b);
 801dfe6:	f640 009b 	movw	r0, #2203	; 0x89b
 801dfea:	f000 fdd0 	bl	801eb8e <RadioRead>
 801dfee:	4603      	mov	r3, r0
 801dff0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801dff4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801dff8:	f023 031c 	bic.w	r3, r3, #28
 801dffc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 801e000:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e004:	f043 0308 	orr.w	r3, r3, #8
 801e008:	b2db      	uxtb	r3, r3
 801e00a:	4619      	mov	r1, r3
 801e00c:	f640 009b 	movw	r0, #2203	; 0x89b
 801e010:	f000 fdab 	bl	801eb6a <RadioWrite>
            modReg= RadioRead(0x6d1);
 801e014:	f240 60d1 	movw	r0, #1745	; 0x6d1
 801e018:	f000 fdb9 	bl	801eb8e <RadioRead>
 801e01c:	4603      	mov	r3, r0
 801e01e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801e022:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e026:	f023 0318 	bic.w	r3, r3, #24
 801e02a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 801e02e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e032:	f043 0318 	orr.w	r3, r3, #24
 801e036:	b2db      	uxtb	r3, r3
 801e038:	4619      	mov	r1, r3
 801e03a:	f240 60d1 	movw	r0, #1745	; 0x6d1
 801e03e:	f000 fd94 	bl	801eb6a <RadioWrite>
            modReg= RadioRead(0x6ac);
 801e042:	f240 60ac 	movw	r0, #1708	; 0x6ac
 801e046:	f000 fda2 	bl	801eb8e <RadioRead>
 801e04a:	4603      	mov	r3, r0
 801e04c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 801e050:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e054:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801e058:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 801e05c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e060:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 801e064:	b2db      	uxtb	r3, r3
 801e066:	4619      	mov	r1, r3
 801e068:	f240 60ac 	movw	r0, #1708	; 0x6ac
 801e06c:	f000 fd7d 	bl	801eb6a <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801e070:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801e072:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801e076:	fb02 f303 	mul.w	r3, r2, r3
 801e07a:	461a      	mov	r2, r3
 801e07c:	687b      	ldr	r3, [r7, #4]
 801e07e:	fbb2 f3f3 	udiv	r3, r2, r3
 801e082:	4a4f      	ldr	r2, [pc, #316]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801e084:	6093      	str	r3, [r2, #8]
            break;
 801e086:	e118      	b.n	801e2ba <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801e088:	2000      	movs	r0, #0
 801e08a:	f001 fb5f 	bl	801f74c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801e08e:	4b4c      	ldr	r3, [pc, #304]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801e090:	2200      	movs	r2, #0
 801e092:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801e096:	4a4a      	ldr	r2, [pc, #296]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801e098:	687b      	ldr	r3, [r7, #4]
 801e09a:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801e09c:	4b48      	ldr	r3, [pc, #288]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801e09e:	220b      	movs	r2, #11
 801e0a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 801e0a4:	68b8      	ldr	r0, [r7, #8]
 801e0a6:	f7ff fdbb 	bl	801dc20 <RadioGetFskBandwidthRegValue>
 801e0aa:	4603      	mov	r3, r0
 801e0ac:	461a      	mov	r2, r3
 801e0ae:	4b44      	ldr	r3, [pc, #272]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801e0b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801e0b4:	4b42      	ldr	r3, [pc, #264]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801e0b6:	2200      	movs	r2, #0
 801e0b8:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801e0ba:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801e0bc:	00db      	lsls	r3, r3, #3
 801e0be:	b29a      	uxth	r2, r3
 801e0c0:	4b3f      	ldr	r3, [pc, #252]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801e0c2:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801e0c4:	4b3e      	ldr	r3, [pc, #248]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801e0c6:	2204      	movs	r2, #4
 801e0c8:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 801e0ca:	4b3d      	ldr	r3, [pc, #244]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801e0cc:	2218      	movs	r2, #24
 801e0ce:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801e0d0:	4b3b      	ldr	r3, [pc, #236]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801e0d2:	2200      	movs	r2, #0
 801e0d4:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801e0d6:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801e0da:	f083 0301 	eor.w	r3, r3, #1
 801e0de:	b2db      	uxtb	r3, r3
 801e0e0:	461a      	mov	r2, r3
 801e0e2:	4b37      	ldr	r3, [pc, #220]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801e0e4:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801e0e6:	4b37      	ldr	r3, [pc, #220]	; (801e1c4 <RadioSetRxConfig+0x30c>)
 801e0e8:	781a      	ldrb	r2, [r3, #0]
 801e0ea:	4b35      	ldr	r3, [pc, #212]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801e0ec:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 801e0ee:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801e0f2:	2b00      	cmp	r3, #0
 801e0f4:	d003      	beq.n	801e0fe <RadioSetRxConfig+0x246>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801e0f6:	4b32      	ldr	r3, [pc, #200]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801e0f8:	22f2      	movs	r2, #242	; 0xf2
 801e0fa:	75da      	strb	r2, [r3, #23]
 801e0fc:	e002      	b.n	801e104 <RadioSetRxConfig+0x24c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801e0fe:	4b30      	ldr	r3, [pc, #192]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801e100:	2201      	movs	r2, #1
 801e102:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801e104:	4b2e      	ldr	r3, [pc, #184]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801e106:	2201      	movs	r2, #1
 801e108:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801e10a:	f000 fc5a 	bl	801e9c2 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801e10e:	4b2c      	ldr	r3, [pc, #176]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801e110:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801e114:	2b00      	cmp	r3, #0
 801e116:	bf14      	ite	ne
 801e118:	2301      	movne	r3, #1
 801e11a:	2300      	moveq	r3, #0
 801e11c:	b2db      	uxtb	r3, r3
 801e11e:	4618      	mov	r0, r3
 801e120:	f7ff fe14 	bl	801dd4c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801e124:	4828      	ldr	r0, [pc, #160]	; (801e1c8 <RadioSetRxConfig+0x310>)
 801e126:	f001 fd57 	bl	801fbd8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801e12a:	4828      	ldr	r0, [pc, #160]	; (801e1cc <RadioSetRxConfig+0x314>)
 801e12c:	f001 fe22 	bl	801fd74 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801e130:	4a28      	ldr	r2, [pc, #160]	; (801e1d4 <RadioSetRxConfig+0x31c>)
 801e132:	f107 0314 	add.w	r3, r7, #20
 801e136:	e892 0003 	ldmia.w	r2, {r0, r1}
 801e13a:	e883 0003 	stmia.w	r3, {r0, r1}
 801e13e:	f107 0314 	add.w	r3, r7, #20
 801e142:	4618      	mov	r0, r3
 801e144:	f001 f925 	bl	801f392 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801e148:	f240 10ff 	movw	r0, #511	; 0x1ff
 801e14c:	f001 f970 	bl	801f430 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801e150:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801e152:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801e156:	fb02 f303 	mul.w	r3, r2, r3
 801e15a:	461a      	mov	r2, r3
 801e15c:	687b      	ldr	r3, [r7, #4]
 801e15e:	fbb2 f3f3 	udiv	r3, r2, r3
 801e162:	4a17      	ldr	r2, [pc, #92]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801e164:	6093      	str	r3, [r2, #8]
            break;
 801e166:	e0a8      	b.n	801e2ba <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801e168:	2000      	movs	r0, #0
 801e16a:	f001 faef 	bl	801f74c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801e16e:	4b14      	ldr	r3, [pc, #80]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801e170:	2201      	movs	r2, #1
 801e172:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 801e176:	687b      	ldr	r3, [r7, #4]
 801e178:	b2da      	uxtb	r2, r3
 801e17a:	4b11      	ldr	r3, [pc, #68]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801e17c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 801e180:	4a15      	ldr	r2, [pc, #84]	; (801e1d8 <RadioSetRxConfig+0x320>)
 801e182:	68bb      	ldr	r3, [r7, #8]
 801e184:	4413      	add	r3, r2
 801e186:	781a      	ldrb	r2, [r3, #0]
 801e188:	4b0d      	ldr	r3, [pc, #52]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801e18a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 801e18e:	4a0c      	ldr	r2, [pc, #48]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801e190:	7bbb      	ldrb	r3, [r7, #14]
 801e192:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801e196:	68bb      	ldr	r3, [r7, #8]
 801e198:	2b00      	cmp	r3, #0
 801e19a:	d105      	bne.n	801e1a8 <RadioSetRxConfig+0x2f0>
 801e19c:	687b      	ldr	r3, [r7, #4]
 801e19e:	2b0b      	cmp	r3, #11
 801e1a0:	d008      	beq.n	801e1b4 <RadioSetRxConfig+0x2fc>
 801e1a2:	687b      	ldr	r3, [r7, #4]
 801e1a4:	2b0c      	cmp	r3, #12
 801e1a6:	d005      	beq.n	801e1b4 <RadioSetRxConfig+0x2fc>
 801e1a8:	68bb      	ldr	r3, [r7, #8]
 801e1aa:	2b01      	cmp	r3, #1
 801e1ac:	d116      	bne.n	801e1dc <RadioSetRxConfig+0x324>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801e1ae:	687b      	ldr	r3, [r7, #4]
 801e1b0:	2b0c      	cmp	r3, #12
 801e1b2:	d113      	bne.n	801e1dc <RadioSetRxConfig+0x324>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801e1b4:	4b02      	ldr	r3, [pc, #8]	; (801e1c0 <RadioSetRxConfig+0x308>)
 801e1b6:	2201      	movs	r2, #1
 801e1b8:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 801e1bc:	e012      	b.n	801e1e4 <RadioSetRxConfig+0x32c>
 801e1be:	bf00      	nop
 801e1c0:	20001e08 	.word	0x20001e08
 801e1c4:	200001b8 	.word	0x200001b8
 801e1c8:	20001e40 	.word	0x20001e40
 801e1cc:	20001e16 	.word	0x20001e16
 801e1d0:	080260ac 	.word	0x080260ac
 801e1d4:	080260b4 	.word	0x080260b4
 801e1d8:	0802683c 	.word	0x0802683c
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801e1dc:	4b39      	ldr	r3, [pc, #228]	; (801e2c4 <RadioSetRxConfig+0x40c>)
 801e1de:	2200      	movs	r2, #0
 801e1e0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801e1e4:	4b37      	ldr	r3, [pc, #220]	; (801e2c4 <RadioSetRxConfig+0x40c>)
 801e1e6:	2201      	movs	r2, #1
 801e1e8:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801e1ea:	4b36      	ldr	r3, [pc, #216]	; (801e2c4 <RadioSetRxConfig+0x40c>)
 801e1ec:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801e1f0:	2b05      	cmp	r3, #5
 801e1f2:	d004      	beq.n	801e1fe <RadioSetRxConfig+0x346>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801e1f4:	4b33      	ldr	r3, [pc, #204]	; (801e2c4 <RadioSetRxConfig+0x40c>)
 801e1f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801e1fa:	2b06      	cmp	r3, #6
 801e1fc:	d10a      	bne.n	801e214 <RadioSetRxConfig+0x35c>
                if( preambleLen < 12 )
 801e1fe:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801e200:	2b0b      	cmp	r3, #11
 801e202:	d803      	bhi.n	801e20c <RadioSetRxConfig+0x354>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801e204:	4b2f      	ldr	r3, [pc, #188]	; (801e2c4 <RadioSetRxConfig+0x40c>)
 801e206:	220c      	movs	r2, #12
 801e208:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801e20a:	e006      	b.n	801e21a <RadioSetRxConfig+0x362>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801e20c:	4a2d      	ldr	r2, [pc, #180]	; (801e2c4 <RadioSetRxConfig+0x40c>)
 801e20e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801e210:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801e212:	e002      	b.n	801e21a <RadioSetRxConfig+0x362>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801e214:	4a2b      	ldr	r2, [pc, #172]	; (801e2c4 <RadioSetRxConfig+0x40c>)
 801e216:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801e218:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801e21a:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 801e21e:	4b29      	ldr	r3, [pc, #164]	; (801e2c4 <RadioSetRxConfig+0x40c>)
 801e220:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801e222:	4b29      	ldr	r3, [pc, #164]	; (801e2c8 <RadioSetRxConfig+0x410>)
 801e224:	781a      	ldrb	r2, [r3, #0]
 801e226:	4b27      	ldr	r3, [pc, #156]	; (801e2c4 <RadioSetRxConfig+0x40c>)
 801e228:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801e22a:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 801e22e:	4b25      	ldr	r3, [pc, #148]	; (801e2c4 <RadioSetRxConfig+0x40c>)
 801e230:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801e234:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 801e238:	4b22      	ldr	r3, [pc, #136]	; (801e2c4 <RadioSetRxConfig+0x40c>)
 801e23a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801e23e:	f000 fbc0 	bl	801e9c2 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801e242:	4b20      	ldr	r3, [pc, #128]	; (801e2c4 <RadioSetRxConfig+0x40c>)
 801e244:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801e248:	2b00      	cmp	r3, #0
 801e24a:	bf14      	ite	ne
 801e24c:	2301      	movne	r3, #1
 801e24e:	2300      	moveq	r3, #0
 801e250:	b2db      	uxtb	r3, r3
 801e252:	4618      	mov	r0, r3
 801e254:	f7ff fd7a 	bl	801dd4c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801e258:	481c      	ldr	r0, [pc, #112]	; (801e2cc <RadioSetRxConfig+0x414>)
 801e25a:	f001 fcbd 	bl	801fbd8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801e25e:	481c      	ldr	r0, [pc, #112]	; (801e2d0 <RadioSetRxConfig+0x418>)
 801e260:	f001 fd88 	bl	801fd74 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801e264:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801e266:	b2db      	uxtb	r3, r3
 801e268:	4618      	mov	r0, r3
 801e26a:	f001 fa81 	bl	801f770 <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801e26e:	4b15      	ldr	r3, [pc, #84]	; (801e2c4 <RadioSetRxConfig+0x40c>)
 801e270:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801e274:	2b01      	cmp	r3, #1
 801e276:	d10d      	bne.n	801e294 <RadioSetRxConfig+0x3dc>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 801e278:	f240 7036 	movw	r0, #1846	; 0x736
 801e27c:	f001 fee2 	bl	8020044 <SUBGRF_ReadRegister>
 801e280:	4603      	mov	r3, r0
 801e282:	f023 0304 	bic.w	r3, r3, #4
 801e286:	b2db      	uxtb	r3, r3
 801e288:	4619      	mov	r1, r3
 801e28a:	f240 7036 	movw	r0, #1846	; 0x736
 801e28e:	f001 fec5 	bl	802001c <SUBGRF_WriteRegister>
 801e292:	e00c      	b.n	801e2ae <RadioSetRxConfig+0x3f6>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 801e294:	f240 7036 	movw	r0, #1846	; 0x736
 801e298:	f001 fed4 	bl	8020044 <SUBGRF_ReadRegister>
 801e29c:	4603      	mov	r3, r0
 801e29e:	f043 0304 	orr.w	r3, r3, #4
 801e2a2:	b2db      	uxtb	r3, r3
 801e2a4:	4619      	mov	r1, r3
 801e2a6:	f240 7036 	movw	r0, #1846	; 0x736
 801e2aa:	f001 feb7 	bl	802001c <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 801e2ae:	4b05      	ldr	r3, [pc, #20]	; (801e2c4 <RadioSetRxConfig+0x40c>)
 801e2b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801e2b4:	609a      	str	r2, [r3, #8]
            break;
 801e2b6:	e000      	b.n	801e2ba <RadioSetRxConfig+0x402>
            break;
 801e2b8:	bf00      	nop
    }
}
 801e2ba:	bf00      	nop
 801e2bc:	3728      	adds	r7, #40	; 0x28
 801e2be:	46bd      	mov	sp, r7
 801e2c0:	bd80      	pop	{r7, pc}
 801e2c2:	bf00      	nop
 801e2c4:	20001e08 	.word	0x20001e08
 801e2c8:	200001b8 	.word	0x200001b8
 801e2cc:	20001e40 	.word	0x20001e40
 801e2d0:	20001e16 	.word	0x20001e16

0801e2d4 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 801e2d4:	b580      	push	{r7, lr}
 801e2d6:	b086      	sub	sp, #24
 801e2d8:	af00      	add	r7, sp, #0
 801e2da:	60ba      	str	r2, [r7, #8]
 801e2dc:	607b      	str	r3, [r7, #4]
 801e2de:	4603      	mov	r3, r0
 801e2e0:	73fb      	strb	r3, [r7, #15]
 801e2e2:	460b      	mov	r3, r1
 801e2e4:	73bb      	strb	r3, [r7, #14]

    switch( modem )
 801e2e6:	7bfb      	ldrb	r3, [r7, #15]
 801e2e8:	2b03      	cmp	r3, #3
 801e2ea:	d007      	beq.n	801e2fc <RadioSetTxConfig+0x28>
 801e2ec:	2b03      	cmp	r3, #3
 801e2ee:	f300 80e5 	bgt.w	801e4bc <RadioSetTxConfig+0x1e8>
 801e2f2:	2b00      	cmp	r3, #0
 801e2f4:	d014      	beq.n	801e320 <RadioSetTxConfig+0x4c>
 801e2f6:	2b01      	cmp	r3, #1
 801e2f8:	d073      	beq.n	801e3e2 <RadioSetTxConfig+0x10e>
            RadioStandby( );
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        default:
            break;
 801e2fa:	e0df      	b.n	801e4bc <RadioSetTxConfig+0x1e8>
            RadioSetModem(MODEM_SIGFOX_TX);
 801e2fc:	2003      	movs	r0, #3
 801e2fe:	f7ff fd25 	bl	801dd4c <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801e302:	4b89      	ldr	r3, [pc, #548]	; (801e528 <RadioSetTxConfig+0x254>)
 801e304:	2202      	movs	r2, #2
 801e306:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 801e30a:	4a87      	ldr	r2, [pc, #540]	; (801e528 <RadioSetTxConfig+0x254>)
 801e30c:	6a3b      	ldr	r3, [r7, #32]
 801e30e:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801e310:	4b85      	ldr	r3, [pc, #532]	; (801e528 <RadioSetTxConfig+0x254>)
 801e312:	2216      	movs	r2, #22
 801e314:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801e318:	4884      	ldr	r0, [pc, #528]	; (801e52c <RadioSetTxConfig+0x258>)
 801e31a:	f001 fc5d 	bl	801fbd8 <SUBGRF_SetModulationParams>
            break;
 801e31e:	e0ce      	b.n	801e4be <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801e320:	4b81      	ldr	r3, [pc, #516]	; (801e528 <RadioSetTxConfig+0x254>)
 801e322:	2200      	movs	r2, #0
 801e324:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801e328:	4a7f      	ldr	r2, [pc, #508]	; (801e528 <RadioSetTxConfig+0x254>)
 801e32a:	6a3b      	ldr	r3, [r7, #32]
 801e32c:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801e32e:	4b7e      	ldr	r3, [pc, #504]	; (801e528 <RadioSetTxConfig+0x254>)
 801e330:	220b      	movs	r2, #11
 801e332:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 801e336:	6878      	ldr	r0, [r7, #4]
 801e338:	f7ff fc72 	bl	801dc20 <RadioGetFskBandwidthRegValue>
 801e33c:	4603      	mov	r3, r0
 801e33e:	461a      	mov	r2, r3
 801e340:	4b79      	ldr	r3, [pc, #484]	; (801e528 <RadioSetTxConfig+0x254>)
 801e342:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 801e346:	4a78      	ldr	r2, [pc, #480]	; (801e528 <RadioSetTxConfig+0x254>)
 801e348:	68bb      	ldr	r3, [r7, #8]
 801e34a:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801e34c:	4b76      	ldr	r3, [pc, #472]	; (801e528 <RadioSetTxConfig+0x254>)
 801e34e:	2200      	movs	r2, #0
 801e350:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801e352:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801e354:	00db      	lsls	r3, r3, #3
 801e356:	b29a      	uxth	r2, r3
 801e358:	4b73      	ldr	r3, [pc, #460]	; (801e528 <RadioSetTxConfig+0x254>)
 801e35a:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801e35c:	4b72      	ldr	r3, [pc, #456]	; (801e528 <RadioSetTxConfig+0x254>)
 801e35e:	2204      	movs	r2, #4
 801e360:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 801e362:	4b71      	ldr	r3, [pc, #452]	; (801e528 <RadioSetTxConfig+0x254>)
 801e364:	2218      	movs	r2, #24
 801e366:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801e368:	4b6f      	ldr	r3, [pc, #444]	; (801e528 <RadioSetTxConfig+0x254>)
 801e36a:	2200      	movs	r2, #0
 801e36c:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801e36e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801e372:	f083 0301 	eor.w	r3, r3, #1
 801e376:	b2db      	uxtb	r3, r3
 801e378:	461a      	mov	r2, r3
 801e37a:	4b6b      	ldr	r3, [pc, #428]	; (801e528 <RadioSetTxConfig+0x254>)
 801e37c:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 801e37e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 801e382:	2b00      	cmp	r3, #0
 801e384:	d003      	beq.n	801e38e <RadioSetTxConfig+0xba>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801e386:	4b68      	ldr	r3, [pc, #416]	; (801e528 <RadioSetTxConfig+0x254>)
 801e388:	22f2      	movs	r2, #242	; 0xf2
 801e38a:	75da      	strb	r2, [r3, #23]
 801e38c:	e002      	b.n	801e394 <RadioSetTxConfig+0xc0>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801e38e:	4b66      	ldr	r3, [pc, #408]	; (801e528 <RadioSetTxConfig+0x254>)
 801e390:	2201      	movs	r2, #1
 801e392:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801e394:	4b64      	ldr	r3, [pc, #400]	; (801e528 <RadioSetTxConfig+0x254>)
 801e396:	2201      	movs	r2, #1
 801e398:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801e39a:	f000 fb12 	bl	801e9c2 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801e39e:	4b62      	ldr	r3, [pc, #392]	; (801e528 <RadioSetTxConfig+0x254>)
 801e3a0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801e3a4:	2b00      	cmp	r3, #0
 801e3a6:	bf14      	ite	ne
 801e3a8:	2301      	movne	r3, #1
 801e3aa:	2300      	moveq	r3, #0
 801e3ac:	b2db      	uxtb	r3, r3
 801e3ae:	4618      	mov	r0, r3
 801e3b0:	f7ff fccc 	bl	801dd4c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801e3b4:	485d      	ldr	r0, [pc, #372]	; (801e52c <RadioSetTxConfig+0x258>)
 801e3b6:	f001 fc0f 	bl	801fbd8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801e3ba:	485d      	ldr	r0, [pc, #372]	; (801e530 <RadioSetTxConfig+0x25c>)
 801e3bc:	f001 fcda 	bl	801fd74 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801e3c0:	4a5c      	ldr	r2, [pc, #368]	; (801e534 <RadioSetTxConfig+0x260>)
 801e3c2:	f107 0310 	add.w	r3, r7, #16
 801e3c6:	e892 0003 	ldmia.w	r2, {r0, r1}
 801e3ca:	e883 0003 	stmia.w	r3, {r0, r1}
 801e3ce:	f107 0310 	add.w	r3, r7, #16
 801e3d2:	4618      	mov	r0, r3
 801e3d4:	f000 ffdd 	bl	801f392 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801e3d8:	f240 10ff 	movw	r0, #511	; 0x1ff
 801e3dc:	f001 f828 	bl	801f430 <SUBGRF_SetWhiteningSeed>
            break;
 801e3e0:	e06d      	b.n	801e4be <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801e3e2:	4b51      	ldr	r3, [pc, #324]	; (801e528 <RadioSetTxConfig+0x254>)
 801e3e4:	2201      	movs	r2, #1
 801e3e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 801e3ea:	6a3b      	ldr	r3, [r7, #32]
 801e3ec:	b2da      	uxtb	r2, r3
 801e3ee:	4b4e      	ldr	r3, [pc, #312]	; (801e528 <RadioSetTxConfig+0x254>)
 801e3f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 801e3f4:	4a50      	ldr	r2, [pc, #320]	; (801e538 <RadioSetTxConfig+0x264>)
 801e3f6:	687b      	ldr	r3, [r7, #4]
 801e3f8:	4413      	add	r3, r2
 801e3fa:	781a      	ldrb	r2, [r3, #0]
 801e3fc:	4b4a      	ldr	r3, [pc, #296]	; (801e528 <RadioSetTxConfig+0x254>)
 801e3fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 801e402:	4a49      	ldr	r2, [pc, #292]	; (801e528 <RadioSetTxConfig+0x254>)
 801e404:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801e408:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801e40c:	687b      	ldr	r3, [r7, #4]
 801e40e:	2b00      	cmp	r3, #0
 801e410:	d105      	bne.n	801e41e <RadioSetTxConfig+0x14a>
 801e412:	6a3b      	ldr	r3, [r7, #32]
 801e414:	2b0b      	cmp	r3, #11
 801e416:	d008      	beq.n	801e42a <RadioSetTxConfig+0x156>
 801e418:	6a3b      	ldr	r3, [r7, #32]
 801e41a:	2b0c      	cmp	r3, #12
 801e41c:	d005      	beq.n	801e42a <RadioSetTxConfig+0x156>
 801e41e:	687b      	ldr	r3, [r7, #4]
 801e420:	2b01      	cmp	r3, #1
 801e422:	d107      	bne.n	801e434 <RadioSetTxConfig+0x160>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801e424:	6a3b      	ldr	r3, [r7, #32]
 801e426:	2b0c      	cmp	r3, #12
 801e428:	d104      	bne.n	801e434 <RadioSetTxConfig+0x160>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801e42a:	4b3f      	ldr	r3, [pc, #252]	; (801e528 <RadioSetTxConfig+0x254>)
 801e42c:	2201      	movs	r2, #1
 801e42e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 801e432:	e003      	b.n	801e43c <RadioSetTxConfig+0x168>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801e434:	4b3c      	ldr	r3, [pc, #240]	; (801e528 <RadioSetTxConfig+0x254>)
 801e436:	2200      	movs	r2, #0
 801e438:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801e43c:	4b3a      	ldr	r3, [pc, #232]	; (801e528 <RadioSetTxConfig+0x254>)
 801e43e:	2201      	movs	r2, #1
 801e440:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801e442:	4b39      	ldr	r3, [pc, #228]	; (801e528 <RadioSetTxConfig+0x254>)
 801e444:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801e448:	2b05      	cmp	r3, #5
 801e44a:	d004      	beq.n	801e456 <RadioSetTxConfig+0x182>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801e44c:	4b36      	ldr	r3, [pc, #216]	; (801e528 <RadioSetTxConfig+0x254>)
 801e44e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801e452:	2b06      	cmp	r3, #6
 801e454:	d10a      	bne.n	801e46c <RadioSetTxConfig+0x198>
                if( preambleLen < 12 )
 801e456:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801e458:	2b0b      	cmp	r3, #11
 801e45a:	d803      	bhi.n	801e464 <RadioSetTxConfig+0x190>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801e45c:	4b32      	ldr	r3, [pc, #200]	; (801e528 <RadioSetTxConfig+0x254>)
 801e45e:	220c      	movs	r2, #12
 801e460:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801e462:	e006      	b.n	801e472 <RadioSetTxConfig+0x19e>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801e464:	4a30      	ldr	r2, [pc, #192]	; (801e528 <RadioSetTxConfig+0x254>)
 801e466:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801e468:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801e46a:	e002      	b.n	801e472 <RadioSetTxConfig+0x19e>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801e46c:	4a2e      	ldr	r2, [pc, #184]	; (801e528 <RadioSetTxConfig+0x254>)
 801e46e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801e470:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801e472:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801e476:	4b2c      	ldr	r3, [pc, #176]	; (801e528 <RadioSetTxConfig+0x254>)
 801e478:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801e47a:	4b30      	ldr	r3, [pc, #192]	; (801e53c <RadioSetTxConfig+0x268>)
 801e47c:	781a      	ldrb	r2, [r3, #0]
 801e47e:	4b2a      	ldr	r3, [pc, #168]	; (801e528 <RadioSetTxConfig+0x254>)
 801e480:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801e482:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 801e486:	4b28      	ldr	r3, [pc, #160]	; (801e528 <RadioSetTxConfig+0x254>)
 801e488:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801e48c:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 801e490:	4b25      	ldr	r3, [pc, #148]	; (801e528 <RadioSetTxConfig+0x254>)
 801e492:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801e496:	f000 fa94 	bl	801e9c2 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801e49a:	4b23      	ldr	r3, [pc, #140]	; (801e528 <RadioSetTxConfig+0x254>)
 801e49c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801e4a0:	2b00      	cmp	r3, #0
 801e4a2:	bf14      	ite	ne
 801e4a4:	2301      	movne	r3, #1
 801e4a6:	2300      	moveq	r3, #0
 801e4a8:	b2db      	uxtb	r3, r3
 801e4aa:	4618      	mov	r0, r3
 801e4ac:	f7ff fc4e 	bl	801dd4c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801e4b0:	481e      	ldr	r0, [pc, #120]	; (801e52c <RadioSetTxConfig+0x258>)
 801e4b2:	f001 fb91 	bl	801fbd8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801e4b6:	481e      	ldr	r0, [pc, #120]	; (801e530 <RadioSetTxConfig+0x25c>)
 801e4b8:	f001 fc5c 	bl	801fd74 <SUBGRF_SetPacketParams>
            break;
 801e4bc:	bf00      	nop
    }

    /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see DS_SX1261-2_V1.2 datasheet chapter 15.1 */
    if( ( modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 801e4be:	7bfb      	ldrb	r3, [r7, #15]
 801e4c0:	2b01      	cmp	r3, #1
 801e4c2:	d112      	bne.n	801e4ea <RadioSetTxConfig+0x216>
 801e4c4:	4b18      	ldr	r3, [pc, #96]	; (801e528 <RadioSetTxConfig+0x254>)
 801e4c6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801e4ca:	2b06      	cmp	r3, #6
 801e4cc:	d10d      	bne.n	801e4ea <RadioSetTxConfig+0x216>
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 801e4ce:	f640 0089 	movw	r0, #2185	; 0x889
 801e4d2:	f001 fdb7 	bl	8020044 <SUBGRF_ReadRegister>
 801e4d6:	4603      	mov	r3, r0
 801e4d8:	f023 0304 	bic.w	r3, r3, #4
 801e4dc:	b2db      	uxtb	r3, r3
 801e4de:	4619      	mov	r1, r3
 801e4e0:	f640 0089 	movw	r0, #2185	; 0x889
 801e4e4:	f001 fd9a 	bl	802001c <SUBGRF_WriteRegister>
 801e4e8:	e00c      	b.n	801e504 <RadioSetTxConfig+0x230>
    }
    else
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 801e4ea:	f640 0089 	movw	r0, #2185	; 0x889
 801e4ee:	f001 fda9 	bl	8020044 <SUBGRF_ReadRegister>
 801e4f2:	4603      	mov	r3, r0
 801e4f4:	f043 0304 	orr.w	r3, r3, #4
 801e4f8:	b2db      	uxtb	r3, r3
 801e4fa:	4619      	mov	r1, r3
 801e4fc:	f640 0089 	movw	r0, #2185	; 0x889
 801e500:	f001 fd8c 	bl	802001c <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801e504:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801e508:	4618      	mov	r0, r3
 801e50a:	f001 fe2b 	bl	8020164 <SUBGRF_SetRfTxPower>
 801e50e:	4603      	mov	r3, r0
 801e510:	461a      	mov	r2, r3
 801e512:	4b05      	ldr	r3, [pc, #20]	; (801e528 <RadioSetTxConfig+0x254>)
 801e514:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 801e518:	4a03      	ldr	r2, [pc, #12]	; (801e528 <RadioSetTxConfig+0x254>)
 801e51a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801e51c:	6053      	str	r3, [r2, #4]
}
 801e51e:	bf00      	nop
 801e520:	3718      	adds	r7, #24
 801e522:	46bd      	mov	sp, r7
 801e524:	bd80      	pop	{r7, pc}
 801e526:	bf00      	nop
 801e528:	20001e08 	.word	0x20001e08
 801e52c:	20001e40 	.word	0x20001e40
 801e530:	20001e16 	.word	0x20001e16
 801e534:	080260b4 	.word	0x080260b4
 801e538:	0802683c 	.word	0x0802683c
 801e53c:	200001b8 	.word	0x200001b8

0801e540 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 801e540:	b480      	push	{r7}
 801e542:	b083      	sub	sp, #12
 801e544:	af00      	add	r7, sp, #0
 801e546:	6078      	str	r0, [r7, #4]
    return true;
 801e548:	2301      	movs	r3, #1
}
 801e54a:	4618      	mov	r0, r3
 801e54c:	370c      	adds	r7, #12
 801e54e:	46bd      	mov	sp, r7
 801e550:	bc80      	pop	{r7}
 801e552:	4770      	bx	lr

0801e554 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 801e554:	b480      	push	{r7}
 801e556:	b085      	sub	sp, #20
 801e558:	af00      	add	r7, sp, #0
 801e55a:	4603      	mov	r3, r0
 801e55c:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 801e55e:	2300      	movs	r3, #0
 801e560:	60fb      	str	r3, [r7, #12]

    switch( bw )
 801e562:	79fb      	ldrb	r3, [r7, #7]
 801e564:	2b0a      	cmp	r3, #10
 801e566:	d83e      	bhi.n	801e5e6 <RadioGetLoRaBandwidthInHz+0x92>
 801e568:	a201      	add	r2, pc, #4	; (adr r2, 801e570 <RadioGetLoRaBandwidthInHz+0x1c>)
 801e56a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e56e:	bf00      	nop
 801e570:	0801e59d 	.word	0x0801e59d
 801e574:	0801e5ad 	.word	0x0801e5ad
 801e578:	0801e5bd 	.word	0x0801e5bd
 801e57c:	0801e5cd 	.word	0x0801e5cd
 801e580:	0801e5d5 	.word	0x0801e5d5
 801e584:	0801e5db 	.word	0x0801e5db
 801e588:	0801e5e1 	.word	0x0801e5e1
 801e58c:	0801e5e7 	.word	0x0801e5e7
 801e590:	0801e5a5 	.word	0x0801e5a5
 801e594:	0801e5b5 	.word	0x0801e5b5
 801e598:	0801e5c5 	.word	0x0801e5c5
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 801e59c:	f641 6384 	movw	r3, #7812	; 0x1e84
 801e5a0:	60fb      	str	r3, [r7, #12]
        break;
 801e5a2:	e020      	b.n	801e5e6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 801e5a4:	f642 03b1 	movw	r3, #10417	; 0x28b1
 801e5a8:	60fb      	str	r3, [r7, #12]
        break;
 801e5aa:	e01c      	b.n	801e5e6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 801e5ac:	f643 5309 	movw	r3, #15625	; 0x3d09
 801e5b0:	60fb      	str	r3, [r7, #12]
        break;
 801e5b2:	e018      	b.n	801e5e6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 801e5b4:	f245 1361 	movw	r3, #20833	; 0x5161
 801e5b8:	60fb      	str	r3, [r7, #12]
        break;
 801e5ba:	e014      	b.n	801e5e6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 801e5bc:	f647 2312 	movw	r3, #31250	; 0x7a12
 801e5c0:	60fb      	str	r3, [r7, #12]
        break;
 801e5c2:	e010      	b.n	801e5e6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 801e5c4:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 801e5c8:	60fb      	str	r3, [r7, #12]
        break;
 801e5ca:	e00c      	b.n	801e5e6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 801e5cc:	f24f 4324 	movw	r3, #62500	; 0xf424
 801e5d0:	60fb      	str	r3, [r7, #12]
        break;
 801e5d2:	e008      	b.n	801e5e6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 801e5d4:	4b07      	ldr	r3, [pc, #28]	; (801e5f4 <RadioGetLoRaBandwidthInHz+0xa0>)
 801e5d6:	60fb      	str	r3, [r7, #12]
        break;
 801e5d8:	e005      	b.n	801e5e6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 801e5da:	4b07      	ldr	r3, [pc, #28]	; (801e5f8 <RadioGetLoRaBandwidthInHz+0xa4>)
 801e5dc:	60fb      	str	r3, [r7, #12]
        break;
 801e5de:	e002      	b.n	801e5e6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 801e5e0:	4b06      	ldr	r3, [pc, #24]	; (801e5fc <RadioGetLoRaBandwidthInHz+0xa8>)
 801e5e2:	60fb      	str	r3, [r7, #12]
        break;
 801e5e4:	bf00      	nop
    }

    return bandwidthInHz;
 801e5e6:	68fb      	ldr	r3, [r7, #12]
}
 801e5e8:	4618      	mov	r0, r3
 801e5ea:	3714      	adds	r7, #20
 801e5ec:	46bd      	mov	sp, r7
 801e5ee:	bc80      	pop	{r7}
 801e5f0:	4770      	bx	lr
 801e5f2:	bf00      	nop
 801e5f4:	0001e848 	.word	0x0001e848
 801e5f8:	0003d090 	.word	0x0003d090
 801e5fc:	0007a120 	.word	0x0007a120

0801e600 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801e600:	b480      	push	{r7}
 801e602:	b083      	sub	sp, #12
 801e604:	af00      	add	r7, sp, #0
 801e606:	6078      	str	r0, [r7, #4]
 801e608:	4608      	mov	r0, r1
 801e60a:	4611      	mov	r1, r2
 801e60c:	461a      	mov	r2, r3
 801e60e:	4603      	mov	r3, r0
 801e610:	70fb      	strb	r3, [r7, #3]
 801e612:	460b      	mov	r3, r1
 801e614:	803b      	strh	r3, [r7, #0]
 801e616:	4613      	mov	r3, r2
 801e618:	70bb      	strb	r3, [r7, #2]
               ( ( crcOn == true ) ? 2 : 0 )
               ) << 3
             );
    */
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 801e61a:	883b      	ldrh	r3, [r7, #0]
 801e61c:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801e61e:	78ba      	ldrb	r2, [r7, #2]
 801e620:	f082 0201 	eor.w	r2, r2, #1
 801e624:	b2d2      	uxtb	r2, r2
 801e626:	2a00      	cmp	r2, #0
 801e628:	d001      	beq.n	801e62e <RadioGetGfskTimeOnAirNumerator+0x2e>
 801e62a:	2208      	movs	r2, #8
 801e62c:	e000      	b.n	801e630 <RadioGetGfskTimeOnAirNumerator+0x30>
 801e62e:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 801e630:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801e632:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 801e636:	7c3b      	ldrb	r3, [r7, #16]
 801e638:	7d39      	ldrb	r1, [r7, #20]
 801e63a:	2900      	cmp	r1, #0
 801e63c:	d001      	beq.n	801e642 <RadioGetGfskTimeOnAirNumerator+0x42>
 801e63e:	2102      	movs	r1, #2
 801e640:	e000      	b.n	801e644 <RadioGetGfskTimeOnAirNumerator+0x44>
 801e642:	2100      	movs	r1, #0
 801e644:	440b      	add	r3, r1
 801e646:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801e648:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 801e64a:	4618      	mov	r0, r3
 801e64c:	370c      	adds	r7, #12
 801e64e:	46bd      	mov	sp, r7
 801e650:	bc80      	pop	{r7}
 801e652:	4770      	bx	lr

0801e654 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801e654:	b480      	push	{r7}
 801e656:	b08b      	sub	sp, #44	; 0x2c
 801e658:	af00      	add	r7, sp, #0
 801e65a:	60f8      	str	r0, [r7, #12]
 801e65c:	60b9      	str	r1, [r7, #8]
 801e65e:	4611      	mov	r1, r2
 801e660:	461a      	mov	r2, r3
 801e662:	460b      	mov	r3, r1
 801e664:	71fb      	strb	r3, [r7, #7]
 801e666:	4613      	mov	r3, r2
 801e668:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 801e66a:	79fb      	ldrb	r3, [r7, #7]
 801e66c:	3304      	adds	r3, #4
 801e66e:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 801e670:	2300      	movs	r3, #0
 801e672:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Ensure that the preamble length is at least 12 symbols when using SF5 or SF6 */
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 801e676:	68bb      	ldr	r3, [r7, #8]
 801e678:	2b05      	cmp	r3, #5
 801e67a:	d002      	beq.n	801e682 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 801e67c:	68bb      	ldr	r3, [r7, #8]
 801e67e:	2b06      	cmp	r3, #6
 801e680:	d104      	bne.n	801e68c <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 801e682:	88bb      	ldrh	r3, [r7, #4]
 801e684:	2b0b      	cmp	r3, #11
 801e686:	d801      	bhi.n	801e68c <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 801e688:	230c      	movs	r3, #12
 801e68a:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801e68c:	68fb      	ldr	r3, [r7, #12]
 801e68e:	2b00      	cmp	r3, #0
 801e690:	d105      	bne.n	801e69e <RadioGetLoRaTimeOnAirNumerator+0x4a>
 801e692:	68bb      	ldr	r3, [r7, #8]
 801e694:	2b0b      	cmp	r3, #11
 801e696:	d008      	beq.n	801e6aa <RadioGetLoRaTimeOnAirNumerator+0x56>
 801e698:	68bb      	ldr	r3, [r7, #8]
 801e69a:	2b0c      	cmp	r3, #12
 801e69c:	d005      	beq.n	801e6aa <RadioGetLoRaTimeOnAirNumerator+0x56>
 801e69e:	68fb      	ldr	r3, [r7, #12]
 801e6a0:	2b01      	cmp	r3, #1
 801e6a2:	d105      	bne.n	801e6b0 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801e6a4:	68bb      	ldr	r3, [r7, #8]
 801e6a6:	2b0c      	cmp	r3, #12
 801e6a8:	d102      	bne.n	801e6b0 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 801e6aa:	2301      	movs	r3, #1
 801e6ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801e6b0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 801e6b4:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 801e6b6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 801e6ba:	2a00      	cmp	r2, #0
 801e6bc:	d001      	beq.n	801e6c2 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 801e6be:	2210      	movs	r2, #16
 801e6c0:	e000      	b.n	801e6c4 <RadioGetLoRaTimeOnAirNumerator+0x70>
 801e6c2:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801e6c4:	4413      	add	r3, r2
 801e6c6:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 801e6c8:	68bb      	ldr	r3, [r7, #8]
 801e6ca:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 801e6cc:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 801e6ce:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 801e6d2:	2a00      	cmp	r2, #0
 801e6d4:	d001      	beq.n	801e6da <RadioGetLoRaTimeOnAirNumerator+0x86>
 801e6d6:	2200      	movs	r2, #0
 801e6d8:	e000      	b.n	801e6dc <RadioGetLoRaTimeOnAirNumerator+0x88>
 801e6da:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 801e6dc:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801e6de:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 801e6e0:	68bb      	ldr	r3, [r7, #8]
 801e6e2:	2b06      	cmp	r3, #6
 801e6e4:	d803      	bhi.n	801e6ee <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 801e6e6:	68bb      	ldr	r3, [r7, #8]
 801e6e8:	009b      	lsls	r3, r3, #2
 801e6ea:	623b      	str	r3, [r7, #32]
 801e6ec:	e00e      	b.n	801e70c <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 801e6ee:	69fb      	ldr	r3, [r7, #28]
 801e6f0:	3308      	adds	r3, #8
 801e6f2:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 801e6f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e6f8:	2b00      	cmp	r3, #0
 801e6fa:	d004      	beq.n	801e706 <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 801e6fc:	68bb      	ldr	r3, [r7, #8]
 801e6fe:	3b02      	subs	r3, #2
 801e700:	009b      	lsls	r3, r3, #2
 801e702:	623b      	str	r3, [r7, #32]
 801e704:	e002      	b.n	801e70c <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 801e706:	68bb      	ldr	r3, [r7, #8]
 801e708:	009b      	lsls	r3, r3, #2
 801e70a:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 801e70c:	69fb      	ldr	r3, [r7, #28]
 801e70e:	2b00      	cmp	r3, #0
 801e710:	da01      	bge.n	801e716 <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 801e712:	2300      	movs	r3, #0
 801e714:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 801e716:	69fa      	ldr	r2, [r7, #28]
 801e718:	6a3b      	ldr	r3, [r7, #32]
 801e71a:	4413      	add	r3, r2
 801e71c:	1e5a      	subs	r2, r3, #1
 801e71e:	6a3b      	ldr	r3, [r7, #32]
 801e720:	fb92 f3f3 	sdiv	r3, r2, r3
 801e724:	697a      	ldr	r2, [r7, #20]
 801e726:	fb02 f203 	mul.w	r2, r2, r3
 801e72a:	88bb      	ldrh	r3, [r7, #4]
 801e72c:	4413      	add	r3, r2
    int32_t intermediate =
 801e72e:	330c      	adds	r3, #12
 801e730:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 801e732:	68bb      	ldr	r3, [r7, #8]
 801e734:	2b06      	cmp	r3, #6
 801e736:	d802      	bhi.n	801e73e <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 801e738:	69bb      	ldr	r3, [r7, #24]
 801e73a:	3302      	adds	r3, #2
 801e73c:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 801e73e:	69bb      	ldr	r3, [r7, #24]
 801e740:	009b      	lsls	r3, r3, #2
 801e742:	1c5a      	adds	r2, r3, #1
 801e744:	68bb      	ldr	r3, [r7, #8]
 801e746:	3b02      	subs	r3, #2
 801e748:	fa02 f303 	lsl.w	r3, r2, r3
}
 801e74c:	4618      	mov	r0, r3
 801e74e:	372c      	adds	r7, #44	; 0x2c
 801e750:	46bd      	mov	sp, r7
 801e752:	bc80      	pop	{r7}
 801e754:	4770      	bx	lr
	...

0801e758 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 801e758:	b580      	push	{r7, lr}
 801e75a:	b08a      	sub	sp, #40	; 0x28
 801e75c:	af04      	add	r7, sp, #16
 801e75e:	60b9      	str	r1, [r7, #8]
 801e760:	607a      	str	r2, [r7, #4]
 801e762:	461a      	mov	r2, r3
 801e764:	4603      	mov	r3, r0
 801e766:	73fb      	strb	r3, [r7, #15]
 801e768:	4613      	mov	r3, r2
 801e76a:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 801e76c:	2300      	movs	r3, #0
 801e76e:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 801e770:	2301      	movs	r3, #1
 801e772:	613b      	str	r3, [r7, #16]

    switch( modem )
 801e774:	7bfb      	ldrb	r3, [r7, #15]
 801e776:	2b00      	cmp	r3, #0
 801e778:	d002      	beq.n	801e780 <RadioTimeOnAir+0x28>
 801e77a:	2b01      	cmp	r3, #1
 801e77c:	d017      	beq.n	801e7ae <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 801e77e:	e035      	b.n	801e7ec <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 801e780:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 801e784:	8c3a      	ldrh	r2, [r7, #32]
 801e786:	7bb9      	ldrb	r1, [r7, #14]
 801e788:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801e78c:	9301      	str	r3, [sp, #4]
 801e78e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801e792:	9300      	str	r3, [sp, #0]
 801e794:	4603      	mov	r3, r0
 801e796:	6878      	ldr	r0, [r7, #4]
 801e798:	f7ff ff32 	bl	801e600 <RadioGetGfskTimeOnAirNumerator>
 801e79c:	4603      	mov	r3, r0
 801e79e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801e7a2:	fb02 f303 	mul.w	r3, r2, r3
 801e7a6:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 801e7a8:	687b      	ldr	r3, [r7, #4]
 801e7aa:	613b      	str	r3, [r7, #16]
        break;
 801e7ac:	e01e      	b.n	801e7ec <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 801e7ae:	8c39      	ldrh	r1, [r7, #32]
 801e7b0:	7bba      	ldrb	r2, [r7, #14]
 801e7b2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801e7b6:	9302      	str	r3, [sp, #8]
 801e7b8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801e7bc:	9301      	str	r3, [sp, #4]
 801e7be:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801e7c2:	9300      	str	r3, [sp, #0]
 801e7c4:	460b      	mov	r3, r1
 801e7c6:	6879      	ldr	r1, [r7, #4]
 801e7c8:	68b8      	ldr	r0, [r7, #8]
 801e7ca:	f7ff ff43 	bl	801e654 <RadioGetLoRaTimeOnAirNumerator>
 801e7ce:	4603      	mov	r3, r0
 801e7d0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801e7d4:	fb02 f303 	mul.w	r3, r2, r3
 801e7d8:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 801e7da:	4a0a      	ldr	r2, [pc, #40]	; (801e804 <RadioTimeOnAir+0xac>)
 801e7dc:	68bb      	ldr	r3, [r7, #8]
 801e7de:	4413      	add	r3, r2
 801e7e0:	781b      	ldrb	r3, [r3, #0]
 801e7e2:	4618      	mov	r0, r3
 801e7e4:	f7ff feb6 	bl	801e554 <RadioGetLoRaBandwidthInHz>
 801e7e8:	6138      	str	r0, [r7, #16]
        break;
 801e7ea:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator);
 801e7ec:	697a      	ldr	r2, [r7, #20]
 801e7ee:	693b      	ldr	r3, [r7, #16]
 801e7f0:	4413      	add	r3, r2
 801e7f2:	1e5a      	subs	r2, r3, #1
 801e7f4:	693b      	ldr	r3, [r7, #16]
 801e7f6:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801e7fa:	4618      	mov	r0, r3
 801e7fc:	3718      	adds	r7, #24
 801e7fe:	46bd      	mov	sp, r7
 801e800:	bd80      	pop	{r7, pc}
 801e802:	bf00      	nop
 801e804:	0802683c 	.word	0x0802683c

0801e808 <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 801e808:	b580      	push	{r7, lr}
 801e80a:	b08c      	sub	sp, #48	; 0x30
 801e80c:	af00      	add	r7, sp, #0
 801e80e:	6078      	str	r0, [r7, #4]
 801e810:	460b      	mov	r3, r1
 801e812:	70fb      	strb	r3, [r7, #3]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 801e814:	2300      	movs	r3, #0
 801e816:	2200      	movs	r2, #0
 801e818:	f240 2101 	movw	r1, #513	; 0x201
 801e81c:	f240 2001 	movw	r0, #513	; 0x201
 801e820:	f001 f8a6 	bl	801f970 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);
 801e824:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801e828:	4858      	ldr	r0, [pc, #352]	; (801e98c <RadioSend+0x184>)
 801e82a:	f7fe fef2 	bl	801d612 <LL_GPIO_SetOutputPin>

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 801e82e:	4b58      	ldr	r3, [pc, #352]	; (801e990 <RadioSend+0x188>)
 801e830:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801e834:	2101      	movs	r1, #1
 801e836:	4618      	mov	r0, r3
 801e838:	f001 fc6c 	bl	8020114 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    switch(SubgRf.Modem)
 801e83c:	4b54      	ldr	r3, [pc, #336]	; (801e990 <RadioSend+0x188>)
 801e83e:	781b      	ldrb	r3, [r3, #0]
 801e840:	2b03      	cmp	r3, #3
 801e842:	f200 8094 	bhi.w	801e96e <RadioSend+0x166>
 801e846:	a201      	add	r2, pc, #4	; (adr r2, 801e84c <RadioSend+0x44>)
 801e848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e84c:	0801e877 	.word	0x0801e877
 801e850:	0801e85d 	.word	0x0801e85d
 801e854:	0801e891 	.word	0x0801e891
 801e858:	0801e8b1 	.word	0x0801e8b1
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 801e85c:	4a4c      	ldr	r2, [pc, #304]	; (801e990 <RadioSend+0x188>)
 801e85e:	78fb      	ldrb	r3, [r7, #3]
 801e860:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801e862:	484c      	ldr	r0, [pc, #304]	; (801e994 <RadioSend+0x18c>)
 801e864:	f001 fa86 	bl	801fd74 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801e868:	78fb      	ldrb	r3, [r7, #3]
 801e86a:	2200      	movs	r2, #0
 801e86c:	4619      	mov	r1, r3
 801e86e:	6878      	ldr	r0, [r7, #4]
 801e870:	f000 fd7c 	bl	801f36c <SUBGRF_SendPayload>
            break;
 801e874:	e07c      	b.n	801e970 <RadioSend+0x168>
        }
        case MODEM_FSK:
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 801e876:	4a46      	ldr	r2, [pc, #280]	; (801e990 <RadioSend+0x188>)
 801e878:	78fb      	ldrb	r3, [r7, #3]
 801e87a:	7593      	strb	r3, [r2, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801e87c:	4845      	ldr	r0, [pc, #276]	; (801e994 <RadioSend+0x18c>)
 801e87e:	f001 fa79 	bl	801fd74 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801e882:	78fb      	ldrb	r3, [r7, #3]
 801e884:	2200      	movs	r2, #0
 801e886:	4619      	mov	r1, r3
 801e888:	6878      	ldr	r0, [r7, #4]
 801e88a:	f000 fd6f 	bl	801f36c <SUBGRF_SendPayload>
            break;
 801e88e:	e06f      	b.n	801e970 <RadioSend+0x168>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801e890:	4b3f      	ldr	r3, [pc, #252]	; (801e990 <RadioSend+0x188>)
 801e892:	2202      	movs	r2, #2
 801e894:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 801e896:	4a3e      	ldr	r2, [pc, #248]	; (801e990 <RadioSend+0x188>)
 801e898:	78fb      	ldrb	r3, [r7, #3]
 801e89a:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801e89c:	483d      	ldr	r0, [pc, #244]	; (801e994 <RadioSend+0x18c>)
 801e89e:	f001 fa69 	bl	801fd74 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801e8a2:	78fb      	ldrb	r3, [r7, #3]
 801e8a4:	2200      	movs	r2, #0
 801e8a6:	4619      	mov	r1, r3
 801e8a8:	6878      	ldr	r0, [r7, #4]
 801e8aa:	f000 fd5f 	bl	801f36c <SUBGRF_SendPayload>
            break;
 801e8ae:	e05f      	b.n	801e970 <RadioSend+0x168>
        }
        case MODEM_SIGFOX_TX:
        {
            uint8_t outBuffer[35] = {0};
 801e8b0:	2300      	movs	r3, #0
 801e8b2:	60bb      	str	r3, [r7, #8]
 801e8b4:	f107 030c 	add.w	r3, r7, #12
 801e8b8:	221f      	movs	r2, #31
 801e8ba:	2100      	movs	r1, #0
 801e8bc:	4618      	mov	r0, r3
 801e8be:	f005 ff21 	bl	8024704 <memset>
            /*from bpsk to dbpsk*/
            /*first 1 bit duplicated*/
            payload_integration( outBuffer, buffer, size );
 801e8c2:	78fa      	ldrb	r2, [r7, #3]
 801e8c4:	f107 0308 	add.w	r3, r7, #8
 801e8c8:	6879      	ldr	r1, [r7, #4]
 801e8ca:	4618      	mov	r0, r3
 801e8cc:	f000 fc3b 	bl	801f146 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801e8d0:	4b2f      	ldr	r3, [pc, #188]	; (801e990 <RadioSend+0x188>)
 801e8d2:	2202      	movs	r2, #2
 801e8d4:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 801e8d6:	78fb      	ldrb	r3, [r7, #3]
 801e8d8:	3301      	adds	r3, #1
 801e8da:	b2da      	uxtb	r2, r3
 801e8dc:	4b2c      	ldr	r3, [pc, #176]	; (801e990 <RadioSend+0x188>)
 801e8de:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801e8e0:	482c      	ldr	r0, [pc, #176]	; (801e994 <RadioSend+0x18c>)
 801e8e2:	f001 fa47 	bl	801fd74 <SUBGRF_SetPacketParams>

            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 801e8e6:	4b2a      	ldr	r3, [pc, #168]	; (801e990 <RadioSend+0x188>)
 801e8e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801e8ea:	2b64      	cmp	r3, #100	; 0x64
 801e8ec:	d110      	bne.n	801e910 <RadioSend+0x108>
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 801e8ee:	2100      	movs	r1, #0
 801e8f0:	20f1      	movs	r0, #241	; 0xf1
 801e8f2:	f000 f93a 	bl	801eb6a <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 801e8f6:	2100      	movs	r1, #0
 801e8f8:	20f0      	movs	r0, #240	; 0xf0
 801e8fa:	f000 f936 	bl	801eb6a <RadioWrite>
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 801e8fe:	2170      	movs	r1, #112	; 0x70
 801e900:	20f3      	movs	r0, #243	; 0xf3
 801e902:	f000 f932 	bl	801eb6a <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 801e906:	211d      	movs	r1, #29
 801e908:	20f2      	movs	r0, #242	; 0xf2
 801e90a:	f000 f92e 	bl	801eb6a <RadioWrite>
 801e90e:	e00f      	b.n	801e930 <RadioSend+0x128>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 801e910:	2100      	movs	r1, #0
 801e912:	20f1      	movs	r0, #241	; 0xf1
 801e914:	f000 f929 	bl	801eb6a <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 801e918:	2100      	movs	r1, #0
 801e91a:	20f0      	movs	r0, #240	; 0xf0
 801e91c:	f000 f925 	bl	801eb6a <RadioWrite>
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 801e920:	21e1      	movs	r1, #225	; 0xe1
 801e922:	20f3      	movs	r0, #243	; 0xf3
 801e924:	f000 f921 	bl	801eb6a <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 801e928:	2104      	movs	r1, #4
 801e92a:	20f2      	movs	r0, #242	; 0xf2
 801e92c:	f000 f91d 	bl	801eb6a <RadioWrite>
            }

            uint16_t bitNum = (size*8)+2;
 801e930:	78fb      	ldrb	r3, [r7, #3]
 801e932:	b29b      	uxth	r3, r3
 801e934:	00db      	lsls	r3, r3, #3
 801e936:	b29b      	uxth	r3, r3
 801e938:	3302      	adds	r3, #2
 801e93a:	85fb      	strh	r3, [r7, #46]	; 0x2e
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 801e93c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801e93e:	0a1b      	lsrs	r3, r3, #8
 801e940:	b29b      	uxth	r3, r3
 801e942:	b2db      	uxtb	r3, r3
 801e944:	4619      	mov	r1, r3
 801e946:	20f4      	movs	r0, #244	; 0xf4
 801e948:	f000 f90f 	bl	801eb6a <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 801e94c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801e94e:	b2db      	uxtb	r3, r3
 801e950:	4619      	mov	r1, r3
 801e952:	20f5      	movs	r0, #245	; 0xf5
 801e954:	f000 f909 	bl	801eb6a <RadioWrite>
            //
            SUBGRF_SendPayload( outBuffer, size+1 , 0xFFFFFF );
 801e958:	78fb      	ldrb	r3, [r7, #3]
 801e95a:	3301      	adds	r3, #1
 801e95c:	b2d9      	uxtb	r1, r3
 801e95e:	f107 0308 	add.w	r3, r7, #8
 801e962:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 801e966:	4618      	mov	r0, r3
 801e968:	f000 fd00 	bl	801f36c <SUBGRF_SendPayload>
            break;
 801e96c:	e000      	b.n	801e970 <RadioSend+0x168>
        }
        default:
            break;
 801e96e:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 801e970:	4b07      	ldr	r3, [pc, #28]	; (801e990 <RadioSend+0x188>)
 801e972:	685b      	ldr	r3, [r3, #4]
 801e974:	4619      	mov	r1, r3
 801e976:	4808      	ldr	r0, [pc, #32]	; (801e998 <RadioSend+0x190>)
 801e978:	f002 fbc0 	bl	80210fc <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801e97c:	4806      	ldr	r0, [pc, #24]	; (801e998 <RadioSend+0x190>)
 801e97e:	f002 fadf 	bl	8020f40 <UTIL_TIMER_Start>
}
 801e982:	bf00      	nop
 801e984:	3730      	adds	r7, #48	; 0x30
 801e986:	46bd      	mov	sp, r7
 801e988:	bd80      	pop	{r7, pc}
 801e98a:	bf00      	nop
 801e98c:	48000400 	.word	0x48000400
 801e990:	20001e08 	.word	0x20001e08
 801e994:	20001e16 	.word	0x20001e16
 801e998:	20001e60 	.word	0x20001e60

0801e99c <RadioSleep>:

static void RadioSleep( void )
{
 801e99c:	b580      	push	{r7, lr}
 801e99e:	b082      	sub	sp, #8
 801e9a0:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 801e9a2:	2300      	movs	r3, #0
 801e9a4:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 801e9a6:	793b      	ldrb	r3, [r7, #4]
 801e9a8:	f043 0304 	orr.w	r3, r3, #4
 801e9ac:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 801e9ae:	7938      	ldrb	r0, [r7, #4]
 801e9b0:	f000 fdb8 	bl	801f524 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 801e9b4:	2002      	movs	r0, #2
 801e9b6:	f7e7 fc16 	bl	80061e6 <HAL_Delay>
}
 801e9ba:	bf00      	nop
 801e9bc:	3708      	adds	r7, #8
 801e9be:	46bd      	mov	sp, r7
 801e9c0:	bd80      	pop	{r7, pc}

0801e9c2 <RadioStandby>:

static void RadioStandby( void )
{
 801e9c2:	b580      	push	{r7, lr}
 801e9c4:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 801e9c6:	2000      	movs	r0, #0
 801e9c8:	f000 fde0 	bl	801f58c <SUBGRF_SetStandby>
}
 801e9cc:	bf00      	nop
 801e9ce:	bd80      	pop	{r7, pc}

0801e9d0 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 801e9d0:	b580      	push	{r7, lr}
 801e9d2:	b082      	sub	sp, #8
 801e9d4:	af00      	add	r7, sp, #0
 801e9d6:	6078      	str	r0, [r7, #4]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 801e9d8:	2300      	movs	r3, #0
 801e9da:	2200      	movs	r2, #0
 801e9dc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801e9e0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801e9e4:	f000 ffc4 	bl	801f970 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 801e9e8:	687b      	ldr	r3, [r7, #4]
 801e9ea:	2b00      	cmp	r3, #0
 801e9ec:	d006      	beq.n	801e9fc <RadioRx+0x2c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801e9ee:	6879      	ldr	r1, [r7, #4]
 801e9f0:	4812      	ldr	r0, [pc, #72]	; (801ea3c <RadioRx+0x6c>)
 801e9f2:	f002 fb83 	bl	80210fc <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801e9f6:	4811      	ldr	r0, [pc, #68]	; (801ea3c <RadioRx+0x6c>)
 801e9f8:	f002 faa2 	bl	8020f40 <UTIL_TIMER_Start>
    }

    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);
 801e9fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 801ea00:	480f      	ldr	r0, [pc, #60]	; (801ea40 <RadioRx+0x70>)
 801ea02:	f7fe fe06 	bl	801d612 <LL_GPIO_SetOutputPin>

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801ea06:	4b0f      	ldr	r3, [pc, #60]	; (801ea44 <RadioRx+0x74>)
 801ea08:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801ea0c:	2100      	movs	r1, #0
 801ea0e:	4618      	mov	r0, r3
 801ea10:	f001 fb80 	bl	8020114 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 801ea14:	4b0b      	ldr	r3, [pc, #44]	; (801ea44 <RadioRx+0x74>)
 801ea16:	785b      	ldrb	r3, [r3, #1]
 801ea18:	2b00      	cmp	r3, #0
 801ea1a:	d004      	beq.n	801ea26 <RadioRx+0x56>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801ea1c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801ea20:	f000 fdf4 	bl	801f60c <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 801ea24:	e005      	b.n	801ea32 <RadioRx+0x62>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 801ea26:	4b07      	ldr	r3, [pc, #28]	; (801ea44 <RadioRx+0x74>)
 801ea28:	689b      	ldr	r3, [r3, #8]
 801ea2a:	019b      	lsls	r3, r3, #6
 801ea2c:	4618      	mov	r0, r3
 801ea2e:	f000 fded 	bl	801f60c <SUBGRF_SetRx>
}
 801ea32:	bf00      	nop
 801ea34:	3708      	adds	r7, #8
 801ea36:	46bd      	mov	sp, r7
 801ea38:	bd80      	pop	{r7, pc}
 801ea3a:	bf00      	nop
 801ea3c:	20001e78 	.word	0x20001e78
 801ea40:	48000400 	.word	0x48000400
 801ea44:	20001e08 	.word	0x20001e08

0801ea48 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 801ea48:	b580      	push	{r7, lr}
 801ea4a:	b082      	sub	sp, #8
 801ea4c:	af00      	add	r7, sp, #0
 801ea4e:	6078      	str	r0, [r7, #4]
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 801ea50:	2300      	movs	r3, #0
 801ea52:	2200      	movs	r2, #0
 801ea54:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801ea58:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801ea5c:	f000 ff88 	bl	801f970 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 801ea60:	687b      	ldr	r3, [r7, #4]
 801ea62:	2b00      	cmp	r3, #0
 801ea64:	d006      	beq.n	801ea74 <RadioRxBoosted+0x2c>
    {
         TimerSetValue( &RxTimeoutTimer, timeout );
 801ea66:	6879      	ldr	r1, [r7, #4]
 801ea68:	480f      	ldr	r0, [pc, #60]	; (801eaa8 <RadioRxBoosted+0x60>)
 801ea6a:	f002 fb47 	bl	80210fc <UTIL_TIMER_SetPeriod>
         TimerStart( &RxTimeoutTimer );
 801ea6e:	480e      	ldr	r0, [pc, #56]	; (801eaa8 <RadioRxBoosted+0x60>)
 801ea70:	f002 fa66 	bl	8020f40 <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801ea74:	4b0d      	ldr	r3, [pc, #52]	; (801eaac <RadioRxBoosted+0x64>)
 801ea76:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801ea7a:	2100      	movs	r1, #0
 801ea7c:	4618      	mov	r0, r3
 801ea7e:	f001 fb49 	bl	8020114 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 801ea82:	4b0a      	ldr	r3, [pc, #40]	; (801eaac <RadioRxBoosted+0x64>)
 801ea84:	785b      	ldrb	r3, [r3, #1]
 801ea86:	2b00      	cmp	r3, #0
 801ea88:	d004      	beq.n	801ea94 <RadioRxBoosted+0x4c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 801ea8a:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801ea8e:	f000 fddf 	bl	801f650 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 801ea92:	e005      	b.n	801eaa0 <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 801ea94:	4b05      	ldr	r3, [pc, #20]	; (801eaac <RadioRxBoosted+0x64>)
 801ea96:	689b      	ldr	r3, [r3, #8]
 801ea98:	019b      	lsls	r3, r3, #6
 801ea9a:	4618      	mov	r0, r3
 801ea9c:	f000 fdd8 	bl	801f650 <SUBGRF_SetRxBoosted>
}
 801eaa0:	bf00      	nop
 801eaa2:	3708      	adds	r7, #8
 801eaa4:	46bd      	mov	sp, r7
 801eaa6:	bd80      	pop	{r7, pc}
 801eaa8:	20001e78 	.word	0x20001e78
 801eaac:	20001e08 	.word	0x20001e08

0801eab0 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801eab0:	b580      	push	{r7, lr}
 801eab2:	b082      	sub	sp, #8
 801eab4:	af00      	add	r7, sp, #0
 801eab6:	6078      	str	r0, [r7, #4]
 801eab8:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801eaba:	4b07      	ldr	r3, [pc, #28]	; (801ead8 <RadioSetRxDutyCycle+0x28>)
 801eabc:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801eac0:	2100      	movs	r1, #0
 801eac2:	4618      	mov	r0, r3
 801eac4:	f001 fb26 	bl	8020114 <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 801eac8:	6839      	ldr	r1, [r7, #0]
 801eaca:	6878      	ldr	r0, [r7, #4]
 801eacc:	f000 fde6 	bl	801f69c <SUBGRF_SetRxDutyCycle>
}
 801ead0:	bf00      	nop
 801ead2:	3708      	adds	r7, #8
 801ead4:	46bd      	mov	sp, r7
 801ead6:	bd80      	pop	{r7, pc}
 801ead8:	20001e08 	.word	0x20001e08

0801eadc <RadioStartCad>:

static void RadioStartCad( void )
{
 801eadc:	b580      	push	{r7, lr}
 801eade:	af00      	add	r7, sp, #0
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801eae0:	2300      	movs	r3, #0
 801eae2:	2200      	movs	r2, #0
 801eae4:	f44f 71c0 	mov.w	r1, #384	; 0x180
 801eae8:	f44f 70c0 	mov.w	r0, #384	; 0x180
 801eaec:	f000 ff40 	bl	801f970 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 801eaf0:	f000 fe02 	bl	801f6f8 <SUBGRF_SetCad>
}
 801eaf4:	bf00      	nop
 801eaf6:	bd80      	pop	{r7, pc}

0801eaf8 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 801eaf8:	b580      	push	{r7, lr}
 801eafa:	b084      	sub	sp, #16
 801eafc:	af00      	add	r7, sp, #0
 801eafe:	6078      	str	r0, [r7, #4]
 801eb00:	460b      	mov	r3, r1
 801eb02:	70fb      	strb	r3, [r7, #3]
 801eb04:	4613      	mov	r3, r2
 801eb06:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = (uint32_t)time * 1000;
 801eb08:	883b      	ldrh	r3, [r7, #0]
 801eb0a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801eb0e:	fb02 f303 	mul.w	r3, r2, r3
 801eb12:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 801eb14:	6878      	ldr	r0, [r7, #4]
 801eb16:	f000 ff8b 	bl	801fa30 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 801eb1a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801eb1e:	4618      	mov	r0, r3
 801eb20:	f001 fb20 	bl	8020164 <SUBGRF_SetRfTxPower>
 801eb24:	4603      	mov	r3, r0
 801eb26:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 801eb28:	7afb      	ldrb	r3, [r7, #11]
 801eb2a:	2101      	movs	r1, #1
 801eb2c:	4618      	mov	r0, r3
 801eb2e:	f001 faf1 	bl	8020114 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 801eb32:	f000 fdf3 	bl	801f71c <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 801eb36:	68f9      	ldr	r1, [r7, #12]
 801eb38:	4804      	ldr	r0, [pc, #16]	; (801eb4c <RadioSetTxContinuousWave+0x54>)
 801eb3a:	f002 fadf 	bl	80210fc <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801eb3e:	4803      	ldr	r0, [pc, #12]	; (801eb4c <RadioSetTxContinuousWave+0x54>)
 801eb40:	f002 f9fe 	bl	8020f40 <UTIL_TIMER_Start>
}
 801eb44:	bf00      	nop
 801eb46:	3710      	adds	r7, #16
 801eb48:	46bd      	mov	sp, r7
 801eb4a:	bd80      	pop	{r7, pc}
 801eb4c:	20001e60 	.word	0x20001e60

0801eb50 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 801eb50:	b580      	push	{r7, lr}
 801eb52:	b082      	sub	sp, #8
 801eb54:	af00      	add	r7, sp, #0
 801eb56:	4603      	mov	r3, r0
 801eb58:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 801eb5a:	f001 f9c5 	bl	801fee8 <SUBGRF_GetRssiInst>
 801eb5e:	4603      	mov	r3, r0
 801eb60:	b21b      	sxth	r3, r3
}
 801eb62:	4618      	mov	r0, r3
 801eb64:	3708      	adds	r7, #8
 801eb66:	46bd      	mov	sp, r7
 801eb68:	bd80      	pop	{r7, pc}

0801eb6a <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 801eb6a:	b580      	push	{r7, lr}
 801eb6c:	b082      	sub	sp, #8
 801eb6e:	af00      	add	r7, sp, #0
 801eb70:	4603      	mov	r3, r0
 801eb72:	460a      	mov	r2, r1
 801eb74:	80fb      	strh	r3, [r7, #6]
 801eb76:	4613      	mov	r3, r2
 801eb78:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 801eb7a:	797a      	ldrb	r2, [r7, #5]
 801eb7c:	88fb      	ldrh	r3, [r7, #6]
 801eb7e:	4611      	mov	r1, r2
 801eb80:	4618      	mov	r0, r3
 801eb82:	f001 fa4b 	bl	802001c <SUBGRF_WriteRegister>
}
 801eb86:	bf00      	nop
 801eb88:	3708      	adds	r7, #8
 801eb8a:	46bd      	mov	sp, r7
 801eb8c:	bd80      	pop	{r7, pc}

0801eb8e <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 801eb8e:	b580      	push	{r7, lr}
 801eb90:	b082      	sub	sp, #8
 801eb92:	af00      	add	r7, sp, #0
 801eb94:	4603      	mov	r3, r0
 801eb96:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 801eb98:	88fb      	ldrh	r3, [r7, #6]
 801eb9a:	4618      	mov	r0, r3
 801eb9c:	f001 fa52 	bl	8020044 <SUBGRF_ReadRegister>
 801eba0:	4603      	mov	r3, r0
}
 801eba2:	4618      	mov	r0, r3
 801eba4:	3708      	adds	r7, #8
 801eba6:	46bd      	mov	sp, r7
 801eba8:	bd80      	pop	{r7, pc}

0801ebaa <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801ebaa:	b580      	push	{r7, lr}
 801ebac:	b082      	sub	sp, #8
 801ebae:	af00      	add	r7, sp, #0
 801ebb0:	4603      	mov	r3, r0
 801ebb2:	6039      	str	r1, [r7, #0]
 801ebb4:	80fb      	strh	r3, [r7, #6]
 801ebb6:	4613      	mov	r3, r2
 801ebb8:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 801ebba:	797b      	ldrb	r3, [r7, #5]
 801ebbc:	b29a      	uxth	r2, r3
 801ebbe:	88fb      	ldrh	r3, [r7, #6]
 801ebc0:	6839      	ldr	r1, [r7, #0]
 801ebc2:	4618      	mov	r0, r3
 801ebc4:	f001 fa52 	bl	802006c <SUBGRF_WriteRegisters>
}
 801ebc8:	bf00      	nop
 801ebca:	3708      	adds	r7, #8
 801ebcc:	46bd      	mov	sp, r7
 801ebce:	bd80      	pop	{r7, pc}

0801ebd0 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801ebd0:	b580      	push	{r7, lr}
 801ebd2:	b082      	sub	sp, #8
 801ebd4:	af00      	add	r7, sp, #0
 801ebd6:	4603      	mov	r3, r0
 801ebd8:	6039      	str	r1, [r7, #0]
 801ebda:	80fb      	strh	r3, [r7, #6]
 801ebdc:	4613      	mov	r3, r2
 801ebde:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 801ebe0:	797b      	ldrb	r3, [r7, #5]
 801ebe2:	b29a      	uxth	r2, r3
 801ebe4:	88fb      	ldrh	r3, [r7, #6]
 801ebe6:	6839      	ldr	r1, [r7, #0]
 801ebe8:	4618      	mov	r0, r3
 801ebea:	f001 fa53 	bl	8020094 <SUBGRF_ReadRegisters>
}
 801ebee:	bf00      	nop
 801ebf0:	3708      	adds	r7, #8
 801ebf2:	46bd      	mov	sp, r7
 801ebf4:	bd80      	pop	{r7, pc}
	...

0801ebf8 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 801ebf8:	b580      	push	{r7, lr}
 801ebfa:	b082      	sub	sp, #8
 801ebfc:	af00      	add	r7, sp, #0
 801ebfe:	4603      	mov	r3, r0
 801ec00:	460a      	mov	r2, r1
 801ec02:	71fb      	strb	r3, [r7, #7]
 801ec04:	4613      	mov	r3, r2
 801ec06:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 801ec08:	79fb      	ldrb	r3, [r7, #7]
 801ec0a:	2b01      	cmp	r3, #1
 801ec0c:	d10a      	bne.n	801ec24 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 801ec0e:	4a0e      	ldr	r2, [pc, #56]	; (801ec48 <RadioSetMaxPayloadLength+0x50>)
 801ec10:	79bb      	ldrb	r3, [r7, #6]
 801ec12:	7013      	strb	r3, [r2, #0]
 801ec14:	4b0c      	ldr	r3, [pc, #48]	; (801ec48 <RadioSetMaxPayloadLength+0x50>)
 801ec16:	781a      	ldrb	r2, [r3, #0]
 801ec18:	4b0c      	ldr	r3, [pc, #48]	; (801ec4c <RadioSetMaxPayloadLength+0x54>)
 801ec1a:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ec1c:	480c      	ldr	r0, [pc, #48]	; (801ec50 <RadioSetMaxPayloadLength+0x58>)
 801ec1e:	f001 f8a9 	bl	801fd74 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 801ec22:	e00d      	b.n	801ec40 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 801ec24:	4b09      	ldr	r3, [pc, #36]	; (801ec4c <RadioSetMaxPayloadLength+0x54>)
 801ec26:	7d5b      	ldrb	r3, [r3, #21]
 801ec28:	2b01      	cmp	r3, #1
 801ec2a:	d109      	bne.n	801ec40 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 801ec2c:	4a06      	ldr	r2, [pc, #24]	; (801ec48 <RadioSetMaxPayloadLength+0x50>)
 801ec2e:	79bb      	ldrb	r3, [r7, #6]
 801ec30:	7013      	strb	r3, [r2, #0]
 801ec32:	4b05      	ldr	r3, [pc, #20]	; (801ec48 <RadioSetMaxPayloadLength+0x50>)
 801ec34:	781a      	ldrb	r2, [r3, #0]
 801ec36:	4b05      	ldr	r3, [pc, #20]	; (801ec4c <RadioSetMaxPayloadLength+0x54>)
 801ec38:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ec3a:	4805      	ldr	r0, [pc, #20]	; (801ec50 <RadioSetMaxPayloadLength+0x58>)
 801ec3c:	f001 f89a 	bl	801fd74 <SUBGRF_SetPacketParams>
}
 801ec40:	bf00      	nop
 801ec42:	3708      	adds	r7, #8
 801ec44:	46bd      	mov	sp, r7
 801ec46:	bd80      	pop	{r7, pc}
 801ec48:	200001b8 	.word	0x200001b8
 801ec4c:	20001e08 	.word	0x20001e08
 801ec50:	20001e16 	.word	0x20001e16

0801ec54 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 801ec54:	b580      	push	{r7, lr}
 801ec56:	b082      	sub	sp, #8
 801ec58:	af00      	add	r7, sp, #0
 801ec5a:	4603      	mov	r3, r0
 801ec5c:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 801ec5e:	4a13      	ldr	r2, [pc, #76]	; (801ecac <RadioSetPublicNetwork+0x58>)
 801ec60:	79fb      	ldrb	r3, [r7, #7]
 801ec62:	7313      	strb	r3, [r2, #12]
 801ec64:	4b11      	ldr	r3, [pc, #68]	; (801ecac <RadioSetPublicNetwork+0x58>)
 801ec66:	7b1a      	ldrb	r2, [r3, #12]
 801ec68:	4b10      	ldr	r3, [pc, #64]	; (801ecac <RadioSetPublicNetwork+0x58>)
 801ec6a:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 801ec6c:	2001      	movs	r0, #1
 801ec6e:	f7ff f86d 	bl	801dd4c <RadioSetModem>
    if( enable == true )
 801ec72:	79fb      	ldrb	r3, [r7, #7]
 801ec74:	2b00      	cmp	r3, #0
 801ec76:	d00a      	beq.n	801ec8e <RadioSetPublicNetwork+0x3a>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 801ec78:	2134      	movs	r1, #52	; 0x34
 801ec7a:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 801ec7e:	f001 f9cd 	bl	802001c <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 801ec82:	2144      	movs	r1, #68	; 0x44
 801ec84:	f240 7041 	movw	r0, #1857	; 0x741
 801ec88:	f001 f9c8 	bl	802001c <SUBGRF_WriteRegister>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 801ec8c:	e009      	b.n	801eca2 <RadioSetPublicNetwork+0x4e>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 801ec8e:	2114      	movs	r1, #20
 801ec90:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 801ec94:	f001 f9c2 	bl	802001c <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 801ec98:	2124      	movs	r1, #36	; 0x24
 801ec9a:	f240 7041 	movw	r0, #1857	; 0x741
 801ec9e:	f001 f9bd 	bl	802001c <SUBGRF_WriteRegister>
}
 801eca2:	bf00      	nop
 801eca4:	3708      	adds	r7, #8
 801eca6:	46bd      	mov	sp, r7
 801eca8:	bd80      	pop	{r7, pc}
 801ecaa:	bf00      	nop
 801ecac:	20001e08 	.word	0x20001e08

0801ecb0 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 801ecb0:	b580      	push	{r7, lr}
 801ecb2:	af00      	add	r7, sp, #0
  return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 801ecb4:	f001 fa8a 	bl	80201cc <SUBGRF_GetRadioWakeUpTime>
 801ecb8:	4603      	mov	r3, r0
 801ecba:	3303      	adds	r3, #3
}
 801ecbc:	4618      	mov	r0, r3
 801ecbe:	bd80      	pop	{r7, pc}

0801ecc0 <RadioOnTxTimeoutIrq>:


static void RadioOnTxTimeoutIrq( void* context )
{
 801ecc0:	b580      	push	{r7, lr}
 801ecc2:	b082      	sub	sp, #8
 801ecc4:	af00      	add	r7, sp, #0
 801ecc6:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
 801ecc8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801eccc:	4809      	ldr	r0, [pc, #36]	; (801ecf4 <RadioOnTxTimeoutIrq+0x34>)
 801ecce:	f7fe fcad 	bl	801d62c <LL_GPIO_ResetOutputPin>
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801ecd2:	4b09      	ldr	r3, [pc, #36]	; (801ecf8 <RadioOnTxTimeoutIrq+0x38>)
 801ecd4:	681b      	ldr	r3, [r3, #0]
 801ecd6:	2b00      	cmp	r3, #0
 801ecd8:	d008      	beq.n	801ecec <RadioOnTxTimeoutIrq+0x2c>
 801ecda:	4b07      	ldr	r3, [pc, #28]	; (801ecf8 <RadioOnTxTimeoutIrq+0x38>)
 801ecdc:	681b      	ldr	r3, [r3, #0]
 801ecde:	685b      	ldr	r3, [r3, #4]
 801ece0:	2b00      	cmp	r3, #0
 801ece2:	d003      	beq.n	801ecec <RadioOnTxTimeoutIrq+0x2c>
    {
        RadioEvents->TxTimeout( );
 801ece4:	4b04      	ldr	r3, [pc, #16]	; (801ecf8 <RadioOnTxTimeoutIrq+0x38>)
 801ece6:	681b      	ldr	r3, [r3, #0]
 801ece8:	685b      	ldr	r3, [r3, #4]
 801ecea:	4798      	blx	r3
    }
}
 801ecec:	bf00      	nop
 801ecee:	3708      	adds	r7, #8
 801ecf0:	46bd      	mov	sp, r7
 801ecf2:	bd80      	pop	{r7, pc}
 801ecf4:	48000400 	.word	0x48000400
 801ecf8:	20001750 	.word	0x20001750

0801ecfc <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 801ecfc:	b580      	push	{r7, lr}
 801ecfe:	b082      	sub	sp, #8
 801ed00:	af00      	add	r7, sp, #0
 801ed02:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
 801ed04:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 801ed08:	4809      	ldr	r0, [pc, #36]	; (801ed30 <RadioOnRxTimeoutIrq+0x34>)
 801ed0a:	f7fe fc8f 	bl	801d62c <LL_GPIO_ResetOutputPin>
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801ed0e:	4b09      	ldr	r3, [pc, #36]	; (801ed34 <RadioOnRxTimeoutIrq+0x38>)
 801ed10:	681b      	ldr	r3, [r3, #0]
 801ed12:	2b00      	cmp	r3, #0
 801ed14:	d008      	beq.n	801ed28 <RadioOnRxTimeoutIrq+0x2c>
 801ed16:	4b07      	ldr	r3, [pc, #28]	; (801ed34 <RadioOnRxTimeoutIrq+0x38>)
 801ed18:	681b      	ldr	r3, [r3, #0]
 801ed1a:	68db      	ldr	r3, [r3, #12]
 801ed1c:	2b00      	cmp	r3, #0
 801ed1e:	d003      	beq.n	801ed28 <RadioOnRxTimeoutIrq+0x2c>
    {
        RadioEvents->RxTimeout( );
 801ed20:	4b04      	ldr	r3, [pc, #16]	; (801ed34 <RadioOnRxTimeoutIrq+0x38>)
 801ed22:	681b      	ldr	r3, [r3, #0]
 801ed24:	68db      	ldr	r3, [r3, #12]
 801ed26:	4798      	blx	r3
    }
}
 801ed28:	bf00      	nop
 801ed2a:	3708      	adds	r7, #8
 801ed2c:	46bd      	mov	sp, r7
 801ed2e:	bd80      	pop	{r7, pc}
 801ed30:	48000400 	.word	0x48000400
 801ed34:	20001750 	.word	0x20001750

0801ed38 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 801ed38:	b580      	push	{r7, lr}
 801ed3a:	b082      	sub	sp, #8
 801ed3c:	af00      	add	r7, sp, #0
 801ed3e:	4603      	mov	r3, r0
 801ed40:	80fb      	strh	r3, [r7, #6]
  SubgRf.RadioIrq = radioIrq;
 801ed42:	4a05      	ldr	r2, [pc, #20]	; (801ed58 <RadioOnDioIrq+0x20>)
 801ed44:	88fb      	ldrh	r3, [r7, #6]
 801ed46:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  RadioIrqProcess();
 801ed4a:	f000 f807 	bl	801ed5c <RadioIrqProcess>
}
 801ed4e:	bf00      	nop
 801ed50:	3708      	adds	r7, #8
 801ed52:	46bd      	mov	sp, r7
 801ed54:	bd80      	pop	{r7, pc}
 801ed56:	bf00      	nop
 801ed58:	20001e08 	.word	0x20001e08

0801ed5c <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 801ed5c:	b590      	push	{r4, r7, lr}
 801ed5e:	b083      	sub	sp, #12
 801ed60:	af00      	add	r7, sp, #0
  uint8_t size;

  switch (SubgRf.RadioIrq)
 801ed62:	4bb8      	ldr	r3, [pc, #736]	; (801f044 <RadioIrqProcess+0x2e8>)
 801ed64:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 801ed68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801ed6c:	f000 8119 	beq.w	801efa2 <RadioIrqProcess+0x246>
 801ed70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801ed74:	f300 819b 	bgt.w	801f0ae <RadioIrqProcess+0x352>
 801ed78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801ed7c:	f000 80fd 	beq.w	801ef7a <RadioIrqProcess+0x21e>
 801ed80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801ed84:	f300 8193 	bgt.w	801f0ae <RadioIrqProcess+0x352>
 801ed88:	2b80      	cmp	r3, #128	; 0x80
 801ed8a:	f000 80e2 	beq.w	801ef52 <RadioIrqProcess+0x1f6>
 801ed8e:	2b80      	cmp	r3, #128	; 0x80
 801ed90:	f300 818d 	bgt.w	801f0ae <RadioIrqProcess+0x352>
 801ed94:	2b20      	cmp	r3, #32
 801ed96:	dc49      	bgt.n	801ee2c <RadioIrqProcess+0xd0>
 801ed98:	2b00      	cmp	r3, #0
 801ed9a:	f340 8188 	ble.w	801f0ae <RadioIrqProcess+0x352>
 801ed9e:	3b01      	subs	r3, #1
 801eda0:	2b1f      	cmp	r3, #31
 801eda2:	f200 8184 	bhi.w	801f0ae <RadioIrqProcess+0x352>
 801eda6:	a201      	add	r2, pc, #4	; (adr r2, 801edac <RadioIrqProcess+0x50>)
 801eda8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801edac:	0801ee33 	.word	0x0801ee33
 801edb0:	0801ee69 	.word	0x0801ee69
 801edb4:	0801f0af 	.word	0x0801f0af
 801edb8:	0801f01b 	.word	0x0801f01b
 801edbc:	0801f0af 	.word	0x0801f0af
 801edc0:	0801f0af 	.word	0x0801f0af
 801edc4:	0801f0af 	.word	0x0801f0af
 801edc8:	0801f029 	.word	0x0801f029
 801edcc:	0801f0af 	.word	0x0801f0af
 801edd0:	0801f0af 	.word	0x0801f0af
 801edd4:	0801f0af 	.word	0x0801f0af
 801edd8:	0801f0af 	.word	0x0801f0af
 801eddc:	0801f0af 	.word	0x0801f0af
 801ede0:	0801f0af 	.word	0x0801f0af
 801ede4:	0801f0af 	.word	0x0801f0af
 801ede8:	0801f037 	.word	0x0801f037
 801edec:	0801f0af 	.word	0x0801f0af
 801edf0:	0801f0af 	.word	0x0801f0af
 801edf4:	0801f0af 	.word	0x0801f0af
 801edf8:	0801f0af 	.word	0x0801f0af
 801edfc:	0801f0af 	.word	0x0801f0af
 801ee00:	0801f0af 	.word	0x0801f0af
 801ee04:	0801f0af 	.word	0x0801f0af
 801ee08:	0801f0af 	.word	0x0801f0af
 801ee0c:	0801f0af 	.word	0x0801f0af
 801ee10:	0801f0af 	.word	0x0801f0af
 801ee14:	0801f0af 	.word	0x0801f0af
 801ee18:	0801f0af 	.word	0x0801f0af
 801ee1c:	0801f0af 	.word	0x0801f0af
 801ee20:	0801f0af 	.word	0x0801f0af
 801ee24:	0801f0af 	.word	0x0801f0af
 801ee28:	0801f06d 	.word	0x0801f06d
 801ee2c:	2b40      	cmp	r3, #64	; 0x40
 801ee2e:	d076      	beq.n	801ef1e <RadioIrqProcess+0x1c2>
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
    }
    break;

  default:
    break;
 801ee30:	e13d      	b.n	801f0ae <RadioIrqProcess+0x352>
    DBG_GPIO_RADIO_TX(RST);
 801ee32:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801ee36:	4884      	ldr	r0, [pc, #528]	; (801f048 <RadioIrqProcess+0x2ec>)
 801ee38:	f7fe fbf8 	bl	801d62c <LL_GPIO_ResetOutputPin>
    TimerStop( &TxTimeoutTimer );
 801ee3c:	4883      	ldr	r0, [pc, #524]	; (801f04c <RadioIrqProcess+0x2f0>)
 801ee3e:	f002 f8ed 	bl	802101c <UTIL_TIMER_Stop>
    SUBGRF_SetStandby( STDBY_RC );
 801ee42:	2000      	movs	r0, #0
 801ee44:	f000 fba2 	bl	801f58c <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 801ee48:	4b81      	ldr	r3, [pc, #516]	; (801f050 <RadioIrqProcess+0x2f4>)
 801ee4a:	681b      	ldr	r3, [r3, #0]
 801ee4c:	2b00      	cmp	r3, #0
 801ee4e:	f000 8130 	beq.w	801f0b2 <RadioIrqProcess+0x356>
 801ee52:	4b7f      	ldr	r3, [pc, #508]	; (801f050 <RadioIrqProcess+0x2f4>)
 801ee54:	681b      	ldr	r3, [r3, #0]
 801ee56:	681b      	ldr	r3, [r3, #0]
 801ee58:	2b00      	cmp	r3, #0
 801ee5a:	f000 812a 	beq.w	801f0b2 <RadioIrqProcess+0x356>
      RadioEvents->TxDone( );
 801ee5e:	4b7c      	ldr	r3, [pc, #496]	; (801f050 <RadioIrqProcess+0x2f4>)
 801ee60:	681b      	ldr	r3, [r3, #0]
 801ee62:	681b      	ldr	r3, [r3, #0]
 801ee64:	4798      	blx	r3
    break;
 801ee66:	e124      	b.n	801f0b2 <RadioIrqProcess+0x356>
    DBG_GPIO_RADIO_RX(RST);
 801ee68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 801ee6c:	4876      	ldr	r0, [pc, #472]	; (801f048 <RadioIrqProcess+0x2ec>)
 801ee6e:	f7fe fbdd 	bl	801d62c <LL_GPIO_ResetOutputPin>
    TimerStop( &RxTimeoutTimer );
 801ee72:	4878      	ldr	r0, [pc, #480]	; (801f054 <RadioIrqProcess+0x2f8>)
 801ee74:	f002 f8d2 	bl	802101c <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 801ee78:	4b72      	ldr	r3, [pc, #456]	; (801f044 <RadioIrqProcess+0x2e8>)
 801ee7a:	785b      	ldrb	r3, [r3, #1]
 801ee7c:	f083 0301 	eor.w	r3, r3, #1
 801ee80:	b2db      	uxtb	r3, r3
 801ee82:	2b00      	cmp	r3, #0
 801ee84:	d014      	beq.n	801eeb0 <RadioIrqProcess+0x154>
      SUBGRF_SetStandby( STDBY_RC );
 801ee86:	2000      	movs	r0, #0
 801ee88:	f000 fb80 	bl	801f58c <SUBGRF_SetStandby>
      SUBGRF_WriteRegister( 0x0902, 0x00 );
 801ee8c:	2100      	movs	r1, #0
 801ee8e:	f640 1002 	movw	r0, #2306	; 0x902
 801ee92:	f001 f8c3 	bl	802001c <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 801ee96:	f640 1044 	movw	r0, #2372	; 0x944
 801ee9a:	f001 f8d3 	bl	8020044 <SUBGRF_ReadRegister>
 801ee9e:	4603      	mov	r3, r0
 801eea0:	f043 0302 	orr.w	r3, r3, #2
 801eea4:	b2db      	uxtb	r3, r3
 801eea6:	4619      	mov	r1, r3
 801eea8:	f640 1044 	movw	r0, #2372	; 0x944
 801eeac:	f001 f8b6 	bl	802001c <SUBGRF_WriteRegister>
    SUBGRF_GetPayload( RadioRxPayload, &size , 255 );
 801eeb0:	1dfb      	adds	r3, r7, #7
 801eeb2:	22ff      	movs	r2, #255	; 0xff
 801eeb4:	4619      	mov	r1, r3
 801eeb6:	4868      	ldr	r0, [pc, #416]	; (801f058 <RadioIrqProcess+0x2fc>)
 801eeb8:	f000 fa36 	bl	801f328 <SUBGRF_GetPayload>
    SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 801eebc:	4867      	ldr	r0, [pc, #412]	; (801f05c <RadioIrqProcess+0x300>)
 801eebe:	f001 f859 	bl	801ff74 <SUBGRF_GetPacketStatus>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 801eec2:	4b63      	ldr	r3, [pc, #396]	; (801f050 <RadioIrqProcess+0x2f4>)
 801eec4:	681b      	ldr	r3, [r3, #0]
 801eec6:	2b00      	cmp	r3, #0
 801eec8:	d027      	beq.n	801ef1a <RadioIrqProcess+0x1be>
 801eeca:	4b61      	ldr	r3, [pc, #388]	; (801f050 <RadioIrqProcess+0x2f4>)
 801eecc:	681b      	ldr	r3, [r3, #0]
 801eece:	689b      	ldr	r3, [r3, #8]
 801eed0:	2b00      	cmp	r3, #0
 801eed2:	d022      	beq.n	801ef1a <RadioIrqProcess+0x1be>
      switch (SubgRf.PacketStatus.packetType)
 801eed4:	4b5b      	ldr	r3, [pc, #364]	; (801f044 <RadioIrqProcess+0x2e8>)
 801eed6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801eeda:	2b01      	cmp	r3, #1
 801eedc:	d10e      	bne.n	801eefc <RadioIrqProcess+0x1a0>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 801eede:	4b5c      	ldr	r3, [pc, #368]	; (801f050 <RadioIrqProcess+0x2f4>)
 801eee0:	681b      	ldr	r3, [r3, #0]
 801eee2:	689c      	ldr	r4, [r3, #8]
 801eee4:	79fb      	ldrb	r3, [r7, #7]
 801eee6:	b299      	uxth	r1, r3
 801eee8:	4b56      	ldr	r3, [pc, #344]	; (801f044 <RadioIrqProcess+0x2e8>)
 801eeea:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 801eeee:	b21a      	sxth	r2, r3
 801eef0:	4b54      	ldr	r3, [pc, #336]	; (801f044 <RadioIrqProcess+0x2e8>)
 801eef2:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 801eef6:	4858      	ldr	r0, [pc, #352]	; (801f058 <RadioIrqProcess+0x2fc>)
 801eef8:	47a0      	blx	r4
        break;
 801eefa:	e00f      	b.n	801ef1c <RadioIrqProcess+0x1c0>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t)(SubgRf.PacketStatus.Params.Gfsk.FreqError) );
 801eefc:	4b54      	ldr	r3, [pc, #336]	; (801f050 <RadioIrqProcess+0x2f4>)
 801eefe:	681b      	ldr	r3, [r3, #0]
 801ef00:	689c      	ldr	r4, [r3, #8]
 801ef02:	79fb      	ldrb	r3, [r7, #7]
 801ef04:	b299      	uxth	r1, r3
 801ef06:	4b4f      	ldr	r3, [pc, #316]	; (801f044 <RadioIrqProcess+0x2e8>)
 801ef08:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 801ef0c:	b21a      	sxth	r2, r3
 801ef0e:	4b4d      	ldr	r3, [pc, #308]	; (801f044 <RadioIrqProcess+0x2e8>)
 801ef10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801ef12:	b25b      	sxtb	r3, r3
 801ef14:	4850      	ldr	r0, [pc, #320]	; (801f058 <RadioIrqProcess+0x2fc>)
 801ef16:	47a0      	blx	r4
        break;
 801ef18:	e000      	b.n	801ef1c <RadioIrqProcess+0x1c0>
    }
 801ef1a:	bf00      	nop
    break;
 801ef1c:	e0d4      	b.n	801f0c8 <RadioIrqProcess+0x36c>
    if( SubgRf.RxContinuous == false )
 801ef1e:	4b49      	ldr	r3, [pc, #292]	; (801f044 <RadioIrqProcess+0x2e8>)
 801ef20:	785b      	ldrb	r3, [r3, #1]
 801ef22:	f083 0301 	eor.w	r3, r3, #1
 801ef26:	b2db      	uxtb	r3, r3
 801ef28:	2b00      	cmp	r3, #0
 801ef2a:	d002      	beq.n	801ef32 <RadioIrqProcess+0x1d6>
      SUBGRF_SetStandby( STDBY_RC );
 801ef2c:	2000      	movs	r0, #0
 801ef2e:	f000 fb2d 	bl	801f58c <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 801ef32:	4b47      	ldr	r3, [pc, #284]	; (801f050 <RadioIrqProcess+0x2f4>)
 801ef34:	681b      	ldr	r3, [r3, #0]
 801ef36:	2b00      	cmp	r3, #0
 801ef38:	f000 80bd 	beq.w	801f0b6 <RadioIrqProcess+0x35a>
 801ef3c:	4b44      	ldr	r3, [pc, #272]	; (801f050 <RadioIrqProcess+0x2f4>)
 801ef3e:	681b      	ldr	r3, [r3, #0]
 801ef40:	691b      	ldr	r3, [r3, #16]
 801ef42:	2b00      	cmp	r3, #0
 801ef44:	f000 80b7 	beq.w	801f0b6 <RadioIrqProcess+0x35a>
      RadioEvents->RxError( );
 801ef48:	4b41      	ldr	r3, [pc, #260]	; (801f050 <RadioIrqProcess+0x2f4>)
 801ef4a:	681b      	ldr	r3, [r3, #0]
 801ef4c:	691b      	ldr	r3, [r3, #16]
 801ef4e:	4798      	blx	r3
    break;
 801ef50:	e0b1      	b.n	801f0b6 <RadioIrqProcess+0x35a>
    SUBGRF_SetStandby( STDBY_RC );
 801ef52:	2000      	movs	r0, #0
 801ef54:	f000 fb1a 	bl	801f58c <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801ef58:	4b3d      	ldr	r3, [pc, #244]	; (801f050 <RadioIrqProcess+0x2f4>)
 801ef5a:	681b      	ldr	r3, [r3, #0]
 801ef5c:	2b00      	cmp	r3, #0
 801ef5e:	f000 80ac 	beq.w	801f0ba <RadioIrqProcess+0x35e>
 801ef62:	4b3b      	ldr	r3, [pc, #236]	; (801f050 <RadioIrqProcess+0x2f4>)
 801ef64:	681b      	ldr	r3, [r3, #0]
 801ef66:	699b      	ldr	r3, [r3, #24]
 801ef68:	2b00      	cmp	r3, #0
 801ef6a:	f000 80a6 	beq.w	801f0ba <RadioIrqProcess+0x35e>
      RadioEvents->CadDone( false );
 801ef6e:	4b38      	ldr	r3, [pc, #224]	; (801f050 <RadioIrqProcess+0x2f4>)
 801ef70:	681b      	ldr	r3, [r3, #0]
 801ef72:	699b      	ldr	r3, [r3, #24]
 801ef74:	2000      	movs	r0, #0
 801ef76:	4798      	blx	r3
    break;
 801ef78:	e09f      	b.n	801f0ba <RadioIrqProcess+0x35e>
    SUBGRF_SetStandby( STDBY_RC );
 801ef7a:	2000      	movs	r0, #0
 801ef7c:	f000 fb06 	bl	801f58c <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801ef80:	4b33      	ldr	r3, [pc, #204]	; (801f050 <RadioIrqProcess+0x2f4>)
 801ef82:	681b      	ldr	r3, [r3, #0]
 801ef84:	2b00      	cmp	r3, #0
 801ef86:	f000 809a 	beq.w	801f0be <RadioIrqProcess+0x362>
 801ef8a:	4b31      	ldr	r3, [pc, #196]	; (801f050 <RadioIrqProcess+0x2f4>)
 801ef8c:	681b      	ldr	r3, [r3, #0]
 801ef8e:	699b      	ldr	r3, [r3, #24]
 801ef90:	2b00      	cmp	r3, #0
 801ef92:	f000 8094 	beq.w	801f0be <RadioIrqProcess+0x362>
      RadioEvents->CadDone( true );
 801ef96:	4b2e      	ldr	r3, [pc, #184]	; (801f050 <RadioIrqProcess+0x2f4>)
 801ef98:	681b      	ldr	r3, [r3, #0]
 801ef9a:	699b      	ldr	r3, [r3, #24]
 801ef9c:	2001      	movs	r0, #1
 801ef9e:	4798      	blx	r3
    break;
 801efa0:	e08d      	b.n	801f0be <RadioIrqProcess+0x362>
    if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 801efa2:	f000 f9a7 	bl	801f2f4 <SUBGRF_GetOperatingMode>
 801efa6:	4603      	mov	r3, r0
 801efa8:	2b04      	cmp	r3, #4
 801efaa:	d118      	bne.n	801efde <RadioIrqProcess+0x282>
      DBG_GPIO_RADIO_TX(RST);
 801efac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801efb0:	4825      	ldr	r0, [pc, #148]	; (801f048 <RadioIrqProcess+0x2ec>)
 801efb2:	f7fe fb3b 	bl	801d62c <LL_GPIO_ResetOutputPin>
      TimerStop( &TxTimeoutTimer );
 801efb6:	4825      	ldr	r0, [pc, #148]	; (801f04c <RadioIrqProcess+0x2f0>)
 801efb8:	f002 f830 	bl	802101c <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 801efbc:	2000      	movs	r0, #0
 801efbe:	f000 fae5 	bl	801f58c <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801efc2:	4b23      	ldr	r3, [pc, #140]	; (801f050 <RadioIrqProcess+0x2f4>)
 801efc4:	681b      	ldr	r3, [r3, #0]
 801efc6:	2b00      	cmp	r3, #0
 801efc8:	d07b      	beq.n	801f0c2 <RadioIrqProcess+0x366>
 801efca:	4b21      	ldr	r3, [pc, #132]	; (801f050 <RadioIrqProcess+0x2f4>)
 801efcc:	681b      	ldr	r3, [r3, #0]
 801efce:	685b      	ldr	r3, [r3, #4]
 801efd0:	2b00      	cmp	r3, #0
 801efd2:	d076      	beq.n	801f0c2 <RadioIrqProcess+0x366>
        RadioEvents->TxTimeout( );
 801efd4:	4b1e      	ldr	r3, [pc, #120]	; (801f050 <RadioIrqProcess+0x2f4>)
 801efd6:	681b      	ldr	r3, [r3, #0]
 801efd8:	685b      	ldr	r3, [r3, #4]
 801efda:	4798      	blx	r3
    break;
 801efdc:	e071      	b.n	801f0c2 <RadioIrqProcess+0x366>
    else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 801efde:	f000 f989 	bl	801f2f4 <SUBGRF_GetOperatingMode>
 801efe2:	4603      	mov	r3, r0
 801efe4:	2b05      	cmp	r3, #5
 801efe6:	d16c      	bne.n	801f0c2 <RadioIrqProcess+0x366>
      DBG_GPIO_RADIO_RX(RST);
 801efe8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 801efec:	4816      	ldr	r0, [pc, #88]	; (801f048 <RadioIrqProcess+0x2ec>)
 801efee:	f7fe fb1d 	bl	801d62c <LL_GPIO_ResetOutputPin>
      TimerStop( &RxTimeoutTimer );
 801eff2:	4818      	ldr	r0, [pc, #96]	; (801f054 <RadioIrqProcess+0x2f8>)
 801eff4:	f002 f812 	bl	802101c <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 801eff8:	2000      	movs	r0, #0
 801effa:	f000 fac7 	bl	801f58c <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801effe:	4b14      	ldr	r3, [pc, #80]	; (801f050 <RadioIrqProcess+0x2f4>)
 801f000:	681b      	ldr	r3, [r3, #0]
 801f002:	2b00      	cmp	r3, #0
 801f004:	d05d      	beq.n	801f0c2 <RadioIrqProcess+0x366>
 801f006:	4b12      	ldr	r3, [pc, #72]	; (801f050 <RadioIrqProcess+0x2f4>)
 801f008:	681b      	ldr	r3, [r3, #0]
 801f00a:	68db      	ldr	r3, [r3, #12]
 801f00c:	2b00      	cmp	r3, #0
 801f00e:	d058      	beq.n	801f0c2 <RadioIrqProcess+0x366>
        RadioEvents->RxTimeout( );
 801f010:	4b0f      	ldr	r3, [pc, #60]	; (801f050 <RadioIrqProcess+0x2f4>)
 801f012:	681b      	ldr	r3, [r3, #0]
 801f014:	68db      	ldr	r3, [r3, #12]
 801f016:	4798      	blx	r3
    break;
 801f018:	e053      	b.n	801f0c2 <RadioIrqProcess+0x366>
    MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 801f01a:	4b11      	ldr	r3, [pc, #68]	; (801f060 <RadioIrqProcess+0x304>)
 801f01c:	2201      	movs	r2, #1
 801f01e:	2100      	movs	r1, #0
 801f020:	2002      	movs	r0, #2
 801f022:	f002 f9f3 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
    break;
 801f026:	e04f      	b.n	801f0c8 <RadioIrqProcess+0x36c>
    MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801f028:	4b0e      	ldr	r3, [pc, #56]	; (801f064 <RadioIrqProcess+0x308>)
 801f02a:	2201      	movs	r2, #1
 801f02c:	2100      	movs	r1, #0
 801f02e:	2002      	movs	r0, #2
 801f030:	f002 f9ec 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
    break;
 801f034:	e048      	b.n	801f0c8 <RadioIrqProcess+0x36c>
    MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 801f036:	4b0c      	ldr	r3, [pc, #48]	; (801f068 <RadioIrqProcess+0x30c>)
 801f038:	2201      	movs	r2, #1
 801f03a:	2100      	movs	r1, #0
 801f03c:	2002      	movs	r0, #2
 801f03e:	f002 f9e5 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
    break;
 801f042:	e041      	b.n	801f0c8 <RadioIrqProcess+0x36c>
 801f044:	20001e08 	.word	0x20001e08
 801f048:	48000400 	.word	0x48000400
 801f04c:	20001e60 	.word	0x20001e60
 801f050:	20001750 	.word	0x20001750
 801f054:	20001e78 	.word	0x20001e78
 801f058:	20001650 	.word	0x20001650
 801f05c:	20001e2c 	.word	0x20001e2c
 801f060:	080260bc 	.word	0x080260bc
 801f064:	080260c8 	.word	0x080260c8
 801f068:	080260d4 	.word	0x080260d4
    TimerStop( &RxTimeoutTimer );
 801f06c:	4818      	ldr	r0, [pc, #96]	; (801f0d0 <RadioIrqProcess+0x374>)
 801f06e:	f001 ffd5 	bl	802101c <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 801f072:	4b18      	ldr	r3, [pc, #96]	; (801f0d4 <RadioIrqProcess+0x378>)
 801f074:	785b      	ldrb	r3, [r3, #1]
 801f076:	f083 0301 	eor.w	r3, r3, #1
 801f07a:	b2db      	uxtb	r3, r3
 801f07c:	2b00      	cmp	r3, #0
 801f07e:	d002      	beq.n	801f086 <RadioIrqProcess+0x32a>
      SUBGRF_SetStandby( STDBY_RC );
 801f080:	2000      	movs	r0, #0
 801f082:	f000 fa83 	bl	801f58c <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801f086:	4b14      	ldr	r3, [pc, #80]	; (801f0d8 <RadioIrqProcess+0x37c>)
 801f088:	681b      	ldr	r3, [r3, #0]
 801f08a:	2b00      	cmp	r3, #0
 801f08c:	d01b      	beq.n	801f0c6 <RadioIrqProcess+0x36a>
 801f08e:	4b12      	ldr	r3, [pc, #72]	; (801f0d8 <RadioIrqProcess+0x37c>)
 801f090:	681b      	ldr	r3, [r3, #0]
 801f092:	68db      	ldr	r3, [r3, #12]
 801f094:	2b00      	cmp	r3, #0
 801f096:	d016      	beq.n	801f0c6 <RadioIrqProcess+0x36a>
      RadioEvents->RxTimeout( );
 801f098:	4b0f      	ldr	r3, [pc, #60]	; (801f0d8 <RadioIrqProcess+0x37c>)
 801f09a:	681b      	ldr	r3, [r3, #0]
 801f09c:	68db      	ldr	r3, [r3, #12]
 801f09e:	4798      	blx	r3
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801f0a0:	4b0e      	ldr	r3, [pc, #56]	; (801f0dc <RadioIrqProcess+0x380>)
 801f0a2:	2201      	movs	r2, #1
 801f0a4:	2100      	movs	r1, #0
 801f0a6:	2002      	movs	r0, #2
 801f0a8:	f002 f9b0 	bl	802140c <UTIL_ADV_TRACE_COND_FSend>
    break;
 801f0ac:	e00b      	b.n	801f0c6 <RadioIrqProcess+0x36a>
    break;
 801f0ae:	bf00      	nop
 801f0b0:	e00a      	b.n	801f0c8 <RadioIrqProcess+0x36c>
    break;
 801f0b2:	bf00      	nop
 801f0b4:	e008      	b.n	801f0c8 <RadioIrqProcess+0x36c>
    break;
 801f0b6:	bf00      	nop
 801f0b8:	e006      	b.n	801f0c8 <RadioIrqProcess+0x36c>
    break;
 801f0ba:	bf00      	nop
 801f0bc:	e004      	b.n	801f0c8 <RadioIrqProcess+0x36c>
    break;
 801f0be:	bf00      	nop
 801f0c0:	e002      	b.n	801f0c8 <RadioIrqProcess+0x36c>
    break;
 801f0c2:	bf00      	nop
 801f0c4:	e000      	b.n	801f0c8 <RadioIrqProcess+0x36c>
    break;
 801f0c6:	bf00      	nop

  }
}
 801f0c8:	bf00      	nop
 801f0ca:	370c      	adds	r7, #12
 801f0cc:	46bd      	mov	sp, r7
 801f0ce:	bd90      	pop	{r4, r7, pc}
 801f0d0:	20001e78 	.word	0x20001e78
 801f0d4:	20001e08 	.word	0x20001e08
 801f0d8:	20001750 	.word	0x20001750
 801f0dc:	080260e0 	.word	0x080260e0

0801f0e0 <RadioTxPrbs>:

static void RadioTxPrbs(void )
{
 801f0e0:	b580      	push	{r7, lr}
 801f0e2:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 801f0e4:	4b09      	ldr	r3, [pc, #36]	; (801f10c <RadioTxPrbs+0x2c>)
 801f0e6:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801f0ea:	2101      	movs	r1, #1
 801f0ec:	4618      	mov	r0, r3
 801f0ee:	f001 f811 	bl	8020114 <SUBGRF_SetSwitch>
    Radio.Write(0x6B8, 0x2d);  // sel mode prbs9 instead of preamble
 801f0f2:	4b07      	ldr	r3, [pc, #28]	; (801f110 <RadioTxPrbs+0x30>)
 801f0f4:	212d      	movs	r1, #45	; 0x2d
 801f0f6:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801f0fa:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble();
 801f0fc:	f000 fb1a 	bl	801f734 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx(0x0fffff);
 801f100:	4804      	ldr	r0, [pc, #16]	; (801f114 <RadioTxPrbs+0x34>)
 801f102:	f000 fa61 	bl	801f5c8 <SUBGRF_SetTx>
}
 801f106:	bf00      	nop
 801f108:	bd80      	pop	{r7, pc}
 801f10a:	bf00      	nop
 801f10c:	20001e08 	.word	0x20001e08
 801f110:	0801eb6b 	.word	0x0801eb6b
 801f114:	000fffff 	.word	0x000fffff

0801f118 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 801f118:	b580      	push	{r7, lr}
 801f11a:	b084      	sub	sp, #16
 801f11c:	af00      	add	r7, sp, #0
 801f11e:	4603      	mov	r3, r0
 801f120:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 801f122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801f126:	4618      	mov	r0, r3
 801f128:	f001 f81c 	bl	8020164 <SUBGRF_SetRfTxPower>
 801f12c:	4603      	mov	r3, r0
 801f12e:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX);
 801f130:	7bfb      	ldrb	r3, [r7, #15]
 801f132:	2101      	movs	r1, #1
 801f134:	4618      	mov	r0, r3
 801f136:	f000 ffed 	bl	8020114 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave();
 801f13a:	f000 faef 	bl	801f71c <SUBGRF_SetTxContinuousWave>
}
 801f13e:	bf00      	nop
 801f140:	3710      	adds	r7, #16
 801f142:	46bd      	mov	sp, r7
 801f144:	bd80      	pop	{r7, pc}

0801f146 <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size)
{
 801f146:	b480      	push	{r7}
 801f148:	b089      	sub	sp, #36	; 0x24
 801f14a:	af00      	add	r7, sp, #0
 801f14c:	60f8      	str	r0, [r7, #12]
 801f14e:	60b9      	str	r1, [r7, #8]
 801f150:	4613      	mov	r3, r2
 801f152:	71fb      	strb	r3, [r7, #7]
  uint8_t prevInt=0;
 801f154:	2300      	movs	r3, #0
 801f156:	77fb      	strb	r3, [r7, #31]
  uint8_t currBit;
  uint8_t index_bit;
  uint8_t index_byte;
  uint8_t index_bit_out;
  uint8_t index_byte_out;
  int i=0;
 801f158:	2300      	movs	r3, #0
 801f15a:	61bb      	str	r3, [r7, #24]

  for (i=0; i<size; i++)
 801f15c:	2300      	movs	r3, #0
 801f15e:	61bb      	str	r3, [r7, #24]
 801f160:	e011      	b.n	801f186 <payload_integration+0x40>
  {
    /*reverse all inputs*/
    inBuffer[i]=~inBuffer[i];
 801f162:	69bb      	ldr	r3, [r7, #24]
 801f164:	68ba      	ldr	r2, [r7, #8]
 801f166:	4413      	add	r3, r2
 801f168:	781a      	ldrb	r2, [r3, #0]
 801f16a:	69bb      	ldr	r3, [r7, #24]
 801f16c:	68b9      	ldr	r1, [r7, #8]
 801f16e:	440b      	add	r3, r1
 801f170:	43d2      	mvns	r2, r2
 801f172:	b2d2      	uxtb	r2, r2
 801f174:	701a      	strb	r2, [r3, #0]
    /*init outBuffer*/
    outBuffer[i]=0;
 801f176:	69bb      	ldr	r3, [r7, #24]
 801f178:	68fa      	ldr	r2, [r7, #12]
 801f17a:	4413      	add	r3, r2
 801f17c:	2200      	movs	r2, #0
 801f17e:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size; i++)
 801f180:	69bb      	ldr	r3, [r7, #24]
 801f182:	3301      	adds	r3, #1
 801f184:	61bb      	str	r3, [r7, #24]
 801f186:	79fb      	ldrb	r3, [r7, #7]
 801f188:	69ba      	ldr	r2, [r7, #24]
 801f18a:	429a      	cmp	r2, r3
 801f18c:	dbe9      	blt.n	801f162 <payload_integration+0x1c>
  }

  for (i=0; i<size*8; i++)
 801f18e:	2300      	movs	r3, #0
 801f190:	61bb      	str	r3, [r7, #24]
 801f192:	e049      	b.n	801f228 <payload_integration+0xe2>
  {
    /*index to take bit in inBuffer*/
    index_bit = 7 - (i%8);
 801f194:	69bb      	ldr	r3, [r7, #24]
 801f196:	425a      	negs	r2, r3
 801f198:	f003 0307 	and.w	r3, r3, #7
 801f19c:	f002 0207 	and.w	r2, r2, #7
 801f1a0:	bf58      	it	pl
 801f1a2:	4253      	negpl	r3, r2
 801f1a4:	b2db      	uxtb	r3, r3
 801f1a6:	f1c3 0307 	rsb	r3, r3, #7
 801f1aa:	75fb      	strb	r3, [r7, #23]
    index_byte = i / 8;
 801f1ac:	69bb      	ldr	r3, [r7, #24]
 801f1ae:	2b00      	cmp	r3, #0
 801f1b0:	da00      	bge.n	801f1b4 <payload_integration+0x6e>
 801f1b2:	3307      	adds	r3, #7
 801f1b4:	10db      	asrs	r3, r3, #3
 801f1b6:	75bb      	strb	r3, [r7, #22]
    /*index to place bit in outBuffer is shifted 1 bit rigth*/
    index_bit_out = 7 - ((i+1)%8);
 801f1b8:	69bb      	ldr	r3, [r7, #24]
 801f1ba:	3301      	adds	r3, #1
 801f1bc:	425a      	negs	r2, r3
 801f1be:	f003 0307 	and.w	r3, r3, #7
 801f1c2:	f002 0207 	and.w	r2, r2, #7
 801f1c6:	bf58      	it	pl
 801f1c8:	4253      	negpl	r3, r2
 801f1ca:	b2db      	uxtb	r3, r3
 801f1cc:	f1c3 0307 	rsb	r3, r3, #7
 801f1d0:	757b      	strb	r3, [r7, #21]
    index_byte_out = (i+1) / 8;
 801f1d2:	69bb      	ldr	r3, [r7, #24]
 801f1d4:	3301      	adds	r3, #1
 801f1d6:	2b00      	cmp	r3, #0
 801f1d8:	da00      	bge.n	801f1dc <payload_integration+0x96>
 801f1da:	3307      	adds	r3, #7
 801f1dc:	10db      	asrs	r3, r3, #3
 801f1de:	753b      	strb	r3, [r7, #20]
    /*extract current bit from input*/
    currBit = (inBuffer[index_byte] >> index_bit) & 0x01; 
 801f1e0:	7dbb      	ldrb	r3, [r7, #22]
 801f1e2:	68ba      	ldr	r2, [r7, #8]
 801f1e4:	4413      	add	r3, r2
 801f1e6:	781b      	ldrb	r3, [r3, #0]
 801f1e8:	461a      	mov	r2, r3
 801f1ea:	7dfb      	ldrb	r3, [r7, #23]
 801f1ec:	fa42 f303 	asr.w	r3, r2, r3
 801f1f0:	b2db      	uxtb	r3, r3
 801f1f2:	f003 0301 	and.w	r3, r3, #1
 801f1f6:	74fb      	strb	r3, [r7, #19]
    /*integration*/
    prevInt ^= currBit;
 801f1f8:	7ffa      	ldrb	r2, [r7, #31]
 801f1fa:	7cfb      	ldrb	r3, [r7, #19]
 801f1fc:	4053      	eors	r3, r2
 801f1fe:	77fb      	strb	r3, [r7, #31]
    /* write result integration in output*/
    outBuffer[index_byte_out]|= (prevInt << index_bit_out);
 801f200:	7d3b      	ldrb	r3, [r7, #20]
 801f202:	68fa      	ldr	r2, [r7, #12]
 801f204:	4413      	add	r3, r2
 801f206:	781b      	ldrb	r3, [r3, #0]
 801f208:	b25a      	sxtb	r2, r3
 801f20a:	7ff9      	ldrb	r1, [r7, #31]
 801f20c:	7d7b      	ldrb	r3, [r7, #21]
 801f20e:	fa01 f303 	lsl.w	r3, r1, r3
 801f212:	b25b      	sxtb	r3, r3
 801f214:	4313      	orrs	r3, r2
 801f216:	b259      	sxtb	r1, r3
 801f218:	7d3b      	ldrb	r3, [r7, #20]
 801f21a:	68fa      	ldr	r2, [r7, #12]
 801f21c:	4413      	add	r3, r2
 801f21e:	b2ca      	uxtb	r2, r1
 801f220:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size*8; i++)
 801f222:	69bb      	ldr	r3, [r7, #24]
 801f224:	3301      	adds	r3, #1
 801f226:	61bb      	str	r3, [r7, #24]
 801f228:	79fb      	ldrb	r3, [r7, #7]
 801f22a:	00db      	lsls	r3, r3, #3
 801f22c:	69ba      	ldr	r2, [r7, #24]
 801f22e:	429a      	cmp	r2, r3
 801f230:	dbb0      	blt.n	801f194 <payload_integration+0x4e>
  }

  outBuffer[size] =(prevInt<<7) | (prevInt<<6) | (( (!prevInt) & 0x01)<<5) ;
 801f232:	7ffb      	ldrb	r3, [r7, #31]
 801f234:	01db      	lsls	r3, r3, #7
 801f236:	b25a      	sxtb	r2, r3
 801f238:	7ffb      	ldrb	r3, [r7, #31]
 801f23a:	019b      	lsls	r3, r3, #6
 801f23c:	b25b      	sxtb	r3, r3
 801f23e:	4313      	orrs	r3, r2
 801f240:	b25b      	sxtb	r3, r3
 801f242:	7ffa      	ldrb	r2, [r7, #31]
 801f244:	2a00      	cmp	r2, #0
 801f246:	d101      	bne.n	801f24c <payload_integration+0x106>
 801f248:	2220      	movs	r2, #32
 801f24a:	e000      	b.n	801f24e <payload_integration+0x108>
 801f24c:	2200      	movs	r2, #0
 801f24e:	4313      	orrs	r3, r2
 801f250:	b259      	sxtb	r1, r3
 801f252:	79fb      	ldrb	r3, [r7, #7]
 801f254:	68fa      	ldr	r2, [r7, #12]
 801f256:	4413      	add	r3, r2
 801f258:	b2ca      	uxtb	r2, r1
 801f25a:	701a      	strb	r2, [r3, #0]
}
 801f25c:	bf00      	nop
 801f25e:	3724      	adds	r7, #36	; 0x24
 801f260:	46bd      	mov	sp, r7
 801f262:	bc80      	pop	{r7}
 801f264:	4770      	bx	lr
	...

0801f268 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 801f268:	b580      	push	{r7, lr}
 801f26a:	b084      	sub	sp, #16
 801f26c:	af00      	add	r7, sp, #0
 801f26e:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 801f270:	687b      	ldr	r3, [r7, #4]
 801f272:	2b00      	cmp	r3, #0
 801f274:	d002      	beq.n	801f27c <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 801f276:	4a1c      	ldr	r2, [pc, #112]	; (801f2e8 <SUBGRF_Init+0x80>)
 801f278:	687b      	ldr	r3, [r7, #4]
 801f27a:	6013      	str	r3, [r2, #0]
    }

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801f27c:	2002      	movs	r0, #2
 801f27e:	f001 f83d 	bl	80202fc <Radio_SMPS_Set>

    RADIO_INIT();
 801f282:	f7e6 fd6b 	bl	8005d5c <MX_SUBGHZ_Init>

    ImageCalibrated = false;
 801f286:	4b19      	ldr	r3, [pc, #100]	; (801f2ec <SUBGRF_Init+0x84>)
 801f288:	2200      	movs	r2, #0
 801f28a:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 801f28c:	2000      	movs	r0, #0
 801f28e:	f000 f97d 	bl	801f58c <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 801f292:	f7f0 ffe7 	bl	8010264 <RBI_IsTCXO>
 801f296:	4603      	mov	r3, r0
 801f298:	2b01      	cmp	r3, #1
 801f29a:	d112      	bne.n	801f2c2 <SUBGRF_Init+0x5a>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RBI_GetWakeUpTime() << 6 );// 100 ms
 801f29c:	f7f0 ffdb 	bl	8010256 <RBI_GetWakeUpTime>
 801f2a0:	4603      	mov	r3, r0
 801f2a2:	019b      	lsls	r3, r3, #6
 801f2a4:	4619      	mov	r1, r3
 801f2a6:	2001      	movs	r0, #1
 801f2a8:	f000 fb9e 	bl	801f9e8 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 801f2ac:	2100      	movs	r1, #0
 801f2ae:	f640 1011 	movw	r0, #2321	; 0x911
 801f2b2:	f000 feb3 	bl	802001c <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 801f2b6:	237f      	movs	r3, #127	; 0x7f
 801f2b8:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 801f2ba:	7b38      	ldrb	r0, [r7, #12]
 801f2bc:	f000 faa4 	bl	801f808 <SUBGRF_Calibrate>
 801f2c0:	e009      	b.n	801f2d6 <SUBGRF_Init+0x6e>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801f2c2:	2120      	movs	r1, #32
 801f2c4:	f640 1011 	movw	r0, #2321	; 0x911
 801f2c8:	f000 fea8 	bl	802001c <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801f2cc:	2120      	movs	r1, #32
 801f2ce:	f640 1012 	movw	r0, #2322	; 0x912
 801f2d2:	f000 fea3 	bl	802001c <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 801f2d6:	f7f0 ff1d 	bl	8010114 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 801f2da:	4b05      	ldr	r3, [pc, #20]	; (801f2f0 <SUBGRF_Init+0x88>)
 801f2dc:	2201      	movs	r2, #1
 801f2de:	701a      	strb	r2, [r3, #0]
}
 801f2e0:	bf00      	nop
 801f2e2:	3710      	adds	r7, #16
 801f2e4:	46bd      	mov	sp, r7
 801f2e6:	bd80      	pop	{r7, pc}
 801f2e8:	20001760 	.word	0x20001760
 801f2ec:	2000175c 	.word	0x2000175c
 801f2f0:	20001754 	.word	0x20001754

0801f2f4 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 801f2f4:	b480      	push	{r7}
 801f2f6:	af00      	add	r7, sp, #0
    return OperatingMode;
 801f2f8:	4b02      	ldr	r3, [pc, #8]	; (801f304 <SUBGRF_GetOperatingMode+0x10>)
 801f2fa:	781b      	ldrb	r3, [r3, #0]
}
 801f2fc:	4618      	mov	r0, r3
 801f2fe:	46bd      	mov	sp, r7
 801f300:	bc80      	pop	{r7}
 801f302:	4770      	bx	lr
 801f304:	20001754 	.word	0x20001754

0801f308 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 801f308:	b580      	push	{r7, lr}
 801f30a:	b082      	sub	sp, #8
 801f30c:	af00      	add	r7, sp, #0
 801f30e:	6078      	str	r0, [r7, #4]
 801f310:	460b      	mov	r3, r1
 801f312:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 801f314:	78fb      	ldrb	r3, [r7, #3]
 801f316:	461a      	mov	r2, r3
 801f318:	6879      	ldr	r1, [r7, #4]
 801f31a:	2000      	movs	r0, #0
 801f31c:	f000 fece 	bl	80200bc <SUBGRF_WriteBuffer>
}
 801f320:	bf00      	nop
 801f322:	3708      	adds	r7, #8
 801f324:	46bd      	mov	sp, r7
 801f326:	bd80      	pop	{r7, pc}

0801f328 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 801f328:	b580      	push	{r7, lr}
 801f32a:	b086      	sub	sp, #24
 801f32c:	af00      	add	r7, sp, #0
 801f32e:	60f8      	str	r0, [r7, #12]
 801f330:	60b9      	str	r1, [r7, #8]
 801f332:	4613      	mov	r3, r2
 801f334:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 801f336:	2300      	movs	r3, #0
 801f338:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801f33a:	f107 0317 	add.w	r3, r7, #23
 801f33e:	4619      	mov	r1, r3
 801f340:	68b8      	ldr	r0, [r7, #8]
 801f342:	f000 fde9 	bl	801ff18 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 801f346:	68bb      	ldr	r3, [r7, #8]
 801f348:	781b      	ldrb	r3, [r3, #0]
 801f34a:	79fa      	ldrb	r2, [r7, #7]
 801f34c:	429a      	cmp	r2, r3
 801f34e:	d201      	bcs.n	801f354 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 801f350:	2301      	movs	r3, #1
 801f352:	e007      	b.n	801f364 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 801f354:	7df8      	ldrb	r0, [r7, #23]
 801f356:	68bb      	ldr	r3, [r7, #8]
 801f358:	781b      	ldrb	r3, [r3, #0]
 801f35a:	461a      	mov	r2, r3
 801f35c:	68f9      	ldr	r1, [r7, #12]
 801f35e:	f000 fec3 	bl	80200e8 <SUBGRF_ReadBuffer>
    return 0;
 801f362:	2300      	movs	r3, #0
}
 801f364:	4618      	mov	r0, r3
 801f366:	3718      	adds	r7, #24
 801f368:	46bd      	mov	sp, r7
 801f36a:	bd80      	pop	{r7, pc}

0801f36c <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 801f36c:	b580      	push	{r7, lr}
 801f36e:	b084      	sub	sp, #16
 801f370:	af00      	add	r7, sp, #0
 801f372:	60f8      	str	r0, [r7, #12]
 801f374:	460b      	mov	r3, r1
 801f376:	607a      	str	r2, [r7, #4]
 801f378:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 801f37a:	7afb      	ldrb	r3, [r7, #11]
 801f37c:	4619      	mov	r1, r3
 801f37e:	68f8      	ldr	r0, [r7, #12]
 801f380:	f7ff ffc2 	bl	801f308 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 801f384:	6878      	ldr	r0, [r7, #4]
 801f386:	f000 f91f 	bl	801f5c8 <SUBGRF_SetTx>
}
 801f38a:	bf00      	nop
 801f38c:	3710      	adds	r7, #16
 801f38e:	46bd      	mov	sp, r7
 801f390:	bd80      	pop	{r7, pc}

0801f392 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 801f392:	b580      	push	{r7, lr}
 801f394:	b082      	sub	sp, #8
 801f396:	af00      	add	r7, sp, #0
 801f398:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 801f39a:	2208      	movs	r2, #8
 801f39c:	6879      	ldr	r1, [r7, #4]
 801f39e:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 801f3a2:	f000 fe63 	bl	802006c <SUBGRF_WriteRegisters>
    return 0;
 801f3a6:	2300      	movs	r3, #0
}
 801f3a8:	4618      	mov	r0, r3
 801f3aa:	3708      	adds	r7, #8
 801f3ac:	46bd      	mov	sp, r7
 801f3ae:	bd80      	pop	{r7, pc}

0801f3b0 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 801f3b0:	b580      	push	{r7, lr}
 801f3b2:	b084      	sub	sp, #16
 801f3b4:	af00      	add	r7, sp, #0
 801f3b6:	4603      	mov	r3, r0
 801f3b8:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801f3ba:	88fb      	ldrh	r3, [r7, #6]
 801f3bc:	0a1b      	lsrs	r3, r3, #8
 801f3be:	b29b      	uxth	r3, r3
 801f3c0:	b2db      	uxtb	r3, r3
 801f3c2:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 801f3c4:	88fb      	ldrh	r3, [r7, #6]
 801f3c6:	b2db      	uxtb	r3, r3
 801f3c8:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801f3ca:	f000 fb93 	bl	801faf4 <SUBGRF_GetPacketType>
 801f3ce:	4603      	mov	r3, r0
 801f3d0:	2b00      	cmp	r3, #0
 801f3d2:	d108      	bne.n	801f3e6 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 801f3d4:	f107 030c 	add.w	r3, r7, #12
 801f3d8:	2202      	movs	r2, #2
 801f3da:	4619      	mov	r1, r3
 801f3dc:	f240 60bc 	movw	r0, #1724	; 0x6bc
 801f3e0:	f000 fe44 	bl	802006c <SUBGRF_WriteRegisters>
            break;
 801f3e4:	e000      	b.n	801f3e8 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801f3e6:	bf00      	nop
    }
}
 801f3e8:	bf00      	nop
 801f3ea:	3710      	adds	r7, #16
 801f3ec:	46bd      	mov	sp, r7
 801f3ee:	bd80      	pop	{r7, pc}

0801f3f0 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 801f3f0:	b580      	push	{r7, lr}
 801f3f2:	b084      	sub	sp, #16
 801f3f4:	af00      	add	r7, sp, #0
 801f3f6:	4603      	mov	r3, r0
 801f3f8:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801f3fa:	88fb      	ldrh	r3, [r7, #6]
 801f3fc:	0a1b      	lsrs	r3, r3, #8
 801f3fe:	b29b      	uxth	r3, r3
 801f400:	b2db      	uxtb	r3, r3
 801f402:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 801f404:	88fb      	ldrh	r3, [r7, #6]
 801f406:	b2db      	uxtb	r3, r3
 801f408:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801f40a:	f000 fb73 	bl	801faf4 <SUBGRF_GetPacketType>
 801f40e:	4603      	mov	r3, r0
 801f410:	2b00      	cmp	r3, #0
 801f412:	d108      	bne.n	801f426 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 801f414:	f107 030c 	add.w	r3, r7, #12
 801f418:	2202      	movs	r2, #2
 801f41a:	4619      	mov	r1, r3
 801f41c:	f240 60be 	movw	r0, #1726	; 0x6be
 801f420:	f000 fe24 	bl	802006c <SUBGRF_WriteRegisters>
            break;
 801f424:	e000      	b.n	801f428 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 801f426:	bf00      	nop
    }
}
 801f428:	bf00      	nop
 801f42a:	3710      	adds	r7, #16
 801f42c:	46bd      	mov	sp, r7
 801f42e:	bd80      	pop	{r7, pc}

0801f430 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 801f430:	b580      	push	{r7, lr}
 801f432:	b084      	sub	sp, #16
 801f434:	af00      	add	r7, sp, #0
 801f436:	4603      	mov	r3, r0
 801f438:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801f43a:	2300      	movs	r3, #0
 801f43c:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 801f43e:	f000 fb59 	bl	801faf4 <SUBGRF_GetPacketType>
 801f442:	4603      	mov	r3, r0
 801f444:	2b00      	cmp	r3, #0
 801f446:	d121      	bne.n	801f48c <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 801f448:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801f44c:	f000 fdfa 	bl	8020044 <SUBGRF_ReadRegister>
 801f450:	4603      	mov	r3, r0
 801f452:	f023 0301 	bic.w	r3, r3, #1
 801f456:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 801f458:	88fb      	ldrh	r3, [r7, #6]
 801f45a:	0a1b      	lsrs	r3, r3, #8
 801f45c:	b29b      	uxth	r3, r3
 801f45e:	b25b      	sxtb	r3, r3
 801f460:	f003 0301 	and.w	r3, r3, #1
 801f464:	b25a      	sxtb	r2, r3
 801f466:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801f46a:	4313      	orrs	r3, r2
 801f46c:	b25b      	sxtb	r3, r3
 801f46e:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 801f470:	7bfb      	ldrb	r3, [r7, #15]
 801f472:	4619      	mov	r1, r3
 801f474:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801f478:	f000 fdd0 	bl	802001c <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 801f47c:	88fb      	ldrh	r3, [r7, #6]
 801f47e:	b2db      	uxtb	r3, r3
 801f480:	4619      	mov	r1, r3
 801f482:	f240 60b9 	movw	r0, #1721	; 0x6b9
 801f486:	f000 fdc9 	bl	802001c <SUBGRF_WriteRegister>
            break;
 801f48a:	e000      	b.n	801f48e <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 801f48c:	bf00      	nop
    }
}
 801f48e:	bf00      	nop
 801f490:	3710      	adds	r7, #16
 801f492:	46bd      	mov	sp, r7
 801f494:	bd80      	pop	{r7, pc}

0801f496 <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 801f496:	b580      	push	{r7, lr}
 801f498:	b082      	sub	sp, #8
 801f49a:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 801f49c:	2300      	movs	r3, #0
 801f49e:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 801f4a0:	2300      	movs	r3, #0
 801f4a2:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 801f4a4:	2300      	movs	r3, #0
 801f4a6:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 801f4a8:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801f4ac:	f000 fdca 	bl	8020044 <SUBGRF_ReadRegister>
 801f4b0:	4603      	mov	r3, r0
 801f4b2:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 801f4b4:	79fb      	ldrb	r3, [r7, #7]
 801f4b6:	f023 0301 	bic.w	r3, r3, #1
 801f4ba:	b2db      	uxtb	r3, r3
 801f4bc:	4619      	mov	r1, r3
 801f4be:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801f4c2:	f000 fdab 	bl	802001c <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801f4c6:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801f4ca:	f000 fdbb 	bl	8020044 <SUBGRF_ReadRegister>
 801f4ce:	4603      	mov	r3, r0
 801f4d0:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 801f4d2:	79bb      	ldrb	r3, [r7, #6]
 801f4d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801f4d8:	b2db      	uxtb	r3, r3
 801f4da:	4619      	mov	r1, r3
 801f4dc:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801f4e0:	f000 fd9c 	bl	802001c <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801f4e4:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801f4e8:	f000 f890 	bl	801f60c <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 801f4ec:	463b      	mov	r3, r7
 801f4ee:	2204      	movs	r2, #4
 801f4f0:	4619      	mov	r1, r3
 801f4f2:	f640 0019 	movw	r0, #2073	; 0x819
 801f4f6:	f000 fdcd 	bl	8020094 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801f4fa:	2000      	movs	r0, #0
 801f4fc:	f000 f846 	bl	801f58c <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 801f500:	79fb      	ldrb	r3, [r7, #7]
 801f502:	4619      	mov	r1, r3
 801f504:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801f508:	f000 fd88 	bl	802001c <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 801f50c:	79bb      	ldrb	r3, [r7, #6]
 801f50e:	4619      	mov	r1, r3
 801f510:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801f514:	f000 fd82 	bl	802001c <SUBGRF_WriteRegister>

    return number;
 801f518:	683b      	ldr	r3, [r7, #0]
}
 801f51a:	4618      	mov	r0, r3
 801f51c:	3708      	adds	r7, #8
 801f51e:	46bd      	mov	sp, r7
 801f520:	bd80      	pop	{r7, pc}
	...

0801f524 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 801f524:	b580      	push	{r7, lr}
 801f526:	b084      	sub	sp, #16
 801f528:	af00      	add	r7, sp, #0
 801f52a:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 801f52c:	2000      	movs	r0, #0
 801f52e:	f7f0 fe2f 	bl	8010190 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801f532:	2002      	movs	r0, #2
 801f534:	f000 fee2 	bl	80202fc <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801f538:	793b      	ldrb	r3, [r7, #4]
 801f53a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801f53e:	b2db      	uxtb	r3, r3
 801f540:	009b      	lsls	r3, r3, #2
 801f542:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801f544:	793b      	ldrb	r3, [r7, #4]
 801f546:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801f54a:	b2db      	uxtb	r3, r3
 801f54c:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801f54e:	b25b      	sxtb	r3, r3
 801f550:	4313      	orrs	r3, r2
 801f552:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 801f554:	793b      	ldrb	r3, [r7, #4]
 801f556:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801f55a:	b2db      	uxtb	r3, r3
 801f55c:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801f55e:	4313      	orrs	r3, r2
 801f560:	b25b      	sxtb	r3, r3
 801f562:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801f564:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801f566:	f107 020f 	add.w	r2, r7, #15
 801f56a:	2301      	movs	r3, #1
 801f56c:	2184      	movs	r1, #132	; 0x84
 801f56e:	4805      	ldr	r0, [pc, #20]	; (801f584 <SUBGRF_SetSleep+0x60>)
 801f570:	f7ed feaa 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_SLEEP;
 801f574:	4b04      	ldr	r3, [pc, #16]	; (801f588 <SUBGRF_SetSleep+0x64>)
 801f576:	2200      	movs	r2, #0
 801f578:	701a      	strb	r2, [r3, #0]
}
 801f57a:	bf00      	nop
 801f57c:	3710      	adds	r7, #16
 801f57e:	46bd      	mov	sp, r7
 801f580:	bd80      	pop	{r7, pc}
 801f582:	bf00      	nop
 801f584:	20001ca4 	.word	0x20001ca4
 801f588:	20001754 	.word	0x20001754

0801f58c <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 801f58c:	b580      	push	{r7, lr}
 801f58e:	b082      	sub	sp, #8
 801f590:	af00      	add	r7, sp, #0
 801f592:	4603      	mov	r3, r0
 801f594:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 801f596:	1dfa      	adds	r2, r7, #7
 801f598:	2301      	movs	r3, #1
 801f59a:	2180      	movs	r1, #128	; 0x80
 801f59c:	4808      	ldr	r0, [pc, #32]	; (801f5c0 <SUBGRF_SetStandby+0x34>)
 801f59e:	f7ed fe93 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
    if( standbyConfig == STDBY_RC )
 801f5a2:	79fb      	ldrb	r3, [r7, #7]
 801f5a4:	2b00      	cmp	r3, #0
 801f5a6:	d103      	bne.n	801f5b0 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 801f5a8:	4b06      	ldr	r3, [pc, #24]	; (801f5c4 <SUBGRF_SetStandby+0x38>)
 801f5aa:	2201      	movs	r2, #1
 801f5ac:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 801f5ae:	e002      	b.n	801f5b6 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 801f5b0:	4b04      	ldr	r3, [pc, #16]	; (801f5c4 <SUBGRF_SetStandby+0x38>)
 801f5b2:	2202      	movs	r2, #2
 801f5b4:	701a      	strb	r2, [r3, #0]
}
 801f5b6:	bf00      	nop
 801f5b8:	3708      	adds	r7, #8
 801f5ba:	46bd      	mov	sp, r7
 801f5bc:	bd80      	pop	{r7, pc}
 801f5be:	bf00      	nop
 801f5c0:	20001ca4 	.word	0x20001ca4
 801f5c4:	20001754 	.word	0x20001754

0801f5c8 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 801f5c8:	b580      	push	{r7, lr}
 801f5ca:	b084      	sub	sp, #16
 801f5cc:	af00      	add	r7, sp, #0
 801f5ce:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 801f5d0:	4b0c      	ldr	r3, [pc, #48]	; (801f604 <SUBGRF_SetTx+0x3c>)
 801f5d2:	2204      	movs	r2, #4
 801f5d4:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801f5d6:	687b      	ldr	r3, [r7, #4]
 801f5d8:	0c1b      	lsrs	r3, r3, #16
 801f5da:	b2db      	uxtb	r3, r3
 801f5dc:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801f5de:	687b      	ldr	r3, [r7, #4]
 801f5e0:	0a1b      	lsrs	r3, r3, #8
 801f5e2:	b2db      	uxtb	r3, r3
 801f5e4:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801f5e6:	687b      	ldr	r3, [r7, #4]
 801f5e8:	b2db      	uxtb	r3, r3
 801f5ea:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 801f5ec:	f107 020c 	add.w	r2, r7, #12
 801f5f0:	2303      	movs	r3, #3
 801f5f2:	2183      	movs	r1, #131	; 0x83
 801f5f4:	4804      	ldr	r0, [pc, #16]	; (801f608 <SUBGRF_SetTx+0x40>)
 801f5f6:	f7ed fe67 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
}
 801f5fa:	bf00      	nop
 801f5fc:	3710      	adds	r7, #16
 801f5fe:	46bd      	mov	sp, r7
 801f600:	bd80      	pop	{r7, pc}
 801f602:	bf00      	nop
 801f604:	20001754 	.word	0x20001754
 801f608:	20001ca4 	.word	0x20001ca4

0801f60c <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 801f60c:	b580      	push	{r7, lr}
 801f60e:	b084      	sub	sp, #16
 801f610:	af00      	add	r7, sp, #0
 801f612:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801f614:	4b0c      	ldr	r3, [pc, #48]	; (801f648 <SUBGRF_SetRx+0x3c>)
 801f616:	2205      	movs	r2, #5
 801f618:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801f61a:	687b      	ldr	r3, [r7, #4]
 801f61c:	0c1b      	lsrs	r3, r3, #16
 801f61e:	b2db      	uxtb	r3, r3
 801f620:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801f622:	687b      	ldr	r3, [r7, #4]
 801f624:	0a1b      	lsrs	r3, r3, #8
 801f626:	b2db      	uxtb	r3, r3
 801f628:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801f62a:	687b      	ldr	r3, [r7, #4]
 801f62c:	b2db      	uxtb	r3, r3
 801f62e:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801f630:	f107 020c 	add.w	r2, r7, #12
 801f634:	2303      	movs	r3, #3
 801f636:	2182      	movs	r1, #130	; 0x82
 801f638:	4804      	ldr	r0, [pc, #16]	; (801f64c <SUBGRF_SetRx+0x40>)
 801f63a:	f7ed fe45 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
}
 801f63e:	bf00      	nop
 801f640:	3710      	adds	r7, #16
 801f642:	46bd      	mov	sp, r7
 801f644:	bd80      	pop	{r7, pc}
 801f646:	bf00      	nop
 801f648:	20001754 	.word	0x20001754
 801f64c:	20001ca4 	.word	0x20001ca4

0801f650 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 801f650:	b580      	push	{r7, lr}
 801f652:	b084      	sub	sp, #16
 801f654:	af00      	add	r7, sp, #0
 801f656:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801f658:	4b0e      	ldr	r3, [pc, #56]	; (801f694 <SUBGRF_SetRxBoosted+0x44>)
 801f65a:	2205      	movs	r2, #5
 801f65c:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801f65e:	2197      	movs	r1, #151	; 0x97
 801f660:	f640 00ac 	movw	r0, #2220	; 0x8ac
 801f664:	f000 fcda 	bl	802001c <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801f668:	687b      	ldr	r3, [r7, #4]
 801f66a:	0c1b      	lsrs	r3, r3, #16
 801f66c:	b2db      	uxtb	r3, r3
 801f66e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801f670:	687b      	ldr	r3, [r7, #4]
 801f672:	0a1b      	lsrs	r3, r3, #8
 801f674:	b2db      	uxtb	r3, r3
 801f676:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801f678:	687b      	ldr	r3, [r7, #4]
 801f67a:	b2db      	uxtb	r3, r3
 801f67c:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801f67e:	f107 020c 	add.w	r2, r7, #12
 801f682:	2303      	movs	r3, #3
 801f684:	2182      	movs	r1, #130	; 0x82
 801f686:	4804      	ldr	r0, [pc, #16]	; (801f698 <SUBGRF_SetRxBoosted+0x48>)
 801f688:	f7ed fe1e 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
}
 801f68c:	bf00      	nop
 801f68e:	3710      	adds	r7, #16
 801f690:	46bd      	mov	sp, r7
 801f692:	bd80      	pop	{r7, pc}
 801f694:	20001754 	.word	0x20001754
 801f698:	20001ca4 	.word	0x20001ca4

0801f69c <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801f69c:	b580      	push	{r7, lr}
 801f69e:	b084      	sub	sp, #16
 801f6a0:	af00      	add	r7, sp, #0
 801f6a2:	6078      	str	r0, [r7, #4]
 801f6a4:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801f6a6:	687b      	ldr	r3, [r7, #4]
 801f6a8:	0c1b      	lsrs	r3, r3, #16
 801f6aa:	b2db      	uxtb	r3, r3
 801f6ac:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 801f6ae:	687b      	ldr	r3, [r7, #4]
 801f6b0:	0a1b      	lsrs	r3, r3, #8
 801f6b2:	b2db      	uxtb	r3, r3
 801f6b4:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 801f6b6:	687b      	ldr	r3, [r7, #4]
 801f6b8:	b2db      	uxtb	r3, r3
 801f6ba:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 801f6bc:	683b      	ldr	r3, [r7, #0]
 801f6be:	0c1b      	lsrs	r3, r3, #16
 801f6c0:	b2db      	uxtb	r3, r3
 801f6c2:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 801f6c4:	683b      	ldr	r3, [r7, #0]
 801f6c6:	0a1b      	lsrs	r3, r3, #8
 801f6c8:	b2db      	uxtb	r3, r3
 801f6ca:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 801f6cc:	683b      	ldr	r3, [r7, #0]
 801f6ce:	b2db      	uxtb	r3, r3
 801f6d0:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 801f6d2:	f107 0208 	add.w	r2, r7, #8
 801f6d6:	2306      	movs	r3, #6
 801f6d8:	2194      	movs	r1, #148	; 0x94
 801f6da:	4805      	ldr	r0, [pc, #20]	; (801f6f0 <SUBGRF_SetRxDutyCycle+0x54>)
 801f6dc:	f7ed fdf4 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_RX_DC;
 801f6e0:	4b04      	ldr	r3, [pc, #16]	; (801f6f4 <SUBGRF_SetRxDutyCycle+0x58>)
 801f6e2:	2206      	movs	r2, #6
 801f6e4:	701a      	strb	r2, [r3, #0]
}
 801f6e6:	bf00      	nop
 801f6e8:	3710      	adds	r7, #16
 801f6ea:	46bd      	mov	sp, r7
 801f6ec:	bd80      	pop	{r7, pc}
 801f6ee:	bf00      	nop
 801f6f0:	20001ca4 	.word	0x20001ca4
 801f6f4:	20001754 	.word	0x20001754

0801f6f8 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 801f6f8:	b580      	push	{r7, lr}
 801f6fa:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 801f6fc:	2300      	movs	r3, #0
 801f6fe:	2200      	movs	r2, #0
 801f700:	21c5      	movs	r1, #197	; 0xc5
 801f702:	4804      	ldr	r0, [pc, #16]	; (801f714 <SUBGRF_SetCad+0x1c>)
 801f704:	f7ed fde0 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_CAD;
 801f708:	4b03      	ldr	r3, [pc, #12]	; (801f718 <SUBGRF_SetCad+0x20>)
 801f70a:	2207      	movs	r2, #7
 801f70c:	701a      	strb	r2, [r3, #0]
}
 801f70e:	bf00      	nop
 801f710:	bd80      	pop	{r7, pc}
 801f712:	bf00      	nop
 801f714:	20001ca4 	.word	0x20001ca4
 801f718:	20001754 	.word	0x20001754

0801f71c <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 801f71c:	b580      	push	{r7, lr}
 801f71e:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 801f720:	2300      	movs	r3, #0
 801f722:	2200      	movs	r2, #0
 801f724:	21d1      	movs	r1, #209	; 0xd1
 801f726:	4802      	ldr	r0, [pc, #8]	; (801f730 <SUBGRF_SetTxContinuousWave+0x14>)
 801f728:	f7ed fdce 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
}
 801f72c:	bf00      	nop
 801f72e:	bd80      	pop	{r7, pc}
 801f730:	20001ca4 	.word	0x20001ca4

0801f734 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 801f734:	b580      	push	{r7, lr}
 801f736:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 801f738:	2300      	movs	r3, #0
 801f73a:	2200      	movs	r2, #0
 801f73c:	21d2      	movs	r1, #210	; 0xd2
 801f73e:	4802      	ldr	r0, [pc, #8]	; (801f748 <SUBGRF_SetTxInfinitePreamble+0x14>)
 801f740:	f7ed fdc2 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
}
 801f744:	bf00      	nop
 801f746:	bd80      	pop	{r7, pc}
 801f748:	20001ca4 	.word	0x20001ca4

0801f74c <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 801f74c:	b580      	push	{r7, lr}
 801f74e:	b082      	sub	sp, #8
 801f750:	af00      	add	r7, sp, #0
 801f752:	4603      	mov	r3, r0
 801f754:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 801f756:	1dfa      	adds	r2, r7, #7
 801f758:	2301      	movs	r3, #1
 801f75a:	219f      	movs	r1, #159	; 0x9f
 801f75c:	4803      	ldr	r0, [pc, #12]	; (801f76c <SUBGRF_SetStopRxTimerOnPreambleDetect+0x20>)
 801f75e:	f7ed fdb3 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
}
 801f762:	bf00      	nop
 801f764:	3708      	adds	r7, #8
 801f766:	46bd      	mov	sp, r7
 801f768:	bd80      	pop	{r7, pc}
 801f76a:	bf00      	nop
 801f76c:	20001ca4 	.word	0x20001ca4

0801f770 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 801f770:	b580      	push	{r7, lr}
 801f772:	b084      	sub	sp, #16
 801f774:	af00      	add	r7, sp, #0
 801f776:	4603      	mov	r3, r0
 801f778:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 801f77a:	1dfa      	adds	r2, r7, #7
 801f77c:	2301      	movs	r3, #1
 801f77e:	21a0      	movs	r1, #160	; 0xa0
 801f780:	4813      	ldr	r0, [pc, #76]	; (801f7d0 <SUBGRF_SetLoRaSymbNumTimeout+0x60>)
 801f782:	f7ed fda1 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>

    if( symbNum >= 64 )
 801f786:	79fb      	ldrb	r3, [r7, #7]
 801f788:	2b3f      	cmp	r3, #63	; 0x3f
 801f78a:	d91c      	bls.n	801f7c6 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 801f78c:	79fb      	ldrb	r3, [r7, #7]
 801f78e:	085b      	lsrs	r3, r3, #1
 801f790:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 801f792:	2300      	movs	r3, #0
 801f794:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 801f796:	2300      	movs	r3, #0
 801f798:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 801f79a:	e005      	b.n	801f7a8 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 801f79c:	7bfb      	ldrb	r3, [r7, #15]
 801f79e:	089b      	lsrs	r3, r3, #2
 801f7a0:	73fb      	strb	r3, [r7, #15]
            exp++;
 801f7a2:	7bbb      	ldrb	r3, [r7, #14]
 801f7a4:	3301      	adds	r3, #1
 801f7a6:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 801f7a8:	7bfb      	ldrb	r3, [r7, #15]
 801f7aa:	2b1f      	cmp	r3, #31
 801f7ac:	d8f6      	bhi.n	801f79c <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 801f7ae:	7bfb      	ldrb	r3, [r7, #15]
 801f7b0:	00db      	lsls	r3, r3, #3
 801f7b2:	b2da      	uxtb	r2, r3
 801f7b4:	7bbb      	ldrb	r3, [r7, #14]
 801f7b6:	4413      	add	r3, r2
 801f7b8:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 801f7ba:	7b7b      	ldrb	r3, [r7, #13]
 801f7bc:	4619      	mov	r1, r3
 801f7be:	f240 7006 	movw	r0, #1798	; 0x706
 801f7c2:	f000 fc2b 	bl	802001c <SUBGRF_WriteRegister>
    }
}
 801f7c6:	bf00      	nop
 801f7c8:	3710      	adds	r7, #16
 801f7ca:	46bd      	mov	sp, r7
 801f7cc:	bd80      	pop	{r7, pc}
 801f7ce:	bf00      	nop
 801f7d0:	20001ca4 	.word	0x20001ca4

0801f7d4 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 801f7d4:	b580      	push	{r7, lr}
 801f7d6:	b082      	sub	sp, #8
 801f7d8:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( 1U == RBI_IsDCDC() )
 801f7da:	f7f0 fd4a 	bl	8010272 <RBI_IsDCDC>
 801f7de:	4603      	mov	r3, r0
 801f7e0:	2b01      	cmp	r3, #1
 801f7e2:	d102      	bne.n	801f7ea <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 801f7e4:	2301      	movs	r3, #1
 801f7e6:	71fb      	strb	r3, [r7, #7]
 801f7e8:	e001      	b.n	801f7ee <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 801f7ea:	2300      	movs	r3, #0
 801f7ec:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801f7ee:	1dfa      	adds	r2, r7, #7
 801f7f0:	2301      	movs	r3, #1
 801f7f2:	2196      	movs	r1, #150	; 0x96
 801f7f4:	4803      	ldr	r0, [pc, #12]	; (801f804 <SUBGRF_SetRegulatorMode+0x30>)
 801f7f6:	f7ed fd67 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
}
 801f7fa:	bf00      	nop
 801f7fc:	3708      	adds	r7, #8
 801f7fe:	46bd      	mov	sp, r7
 801f800:	bd80      	pop	{r7, pc}
 801f802:	bf00      	nop
 801f804:	20001ca4 	.word	0x20001ca4

0801f808 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 801f808:	b580      	push	{r7, lr}
 801f80a:	b084      	sub	sp, #16
 801f80c:	af00      	add	r7, sp, #0
 801f80e:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801f810:	793b      	ldrb	r3, [r7, #4]
 801f812:	f3c3 1380 	ubfx	r3, r3, #6, #1
 801f816:	b2db      	uxtb	r3, r3
 801f818:	019b      	lsls	r3, r3, #6
 801f81a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801f81c:	793b      	ldrb	r3, [r7, #4]
 801f81e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801f822:	b2db      	uxtb	r3, r3
 801f824:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801f826:	b25b      	sxtb	r3, r3
 801f828:	4313      	orrs	r3, r2
 801f82a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801f82c:	793b      	ldrb	r3, [r7, #4]
 801f82e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801f832:	b2db      	uxtb	r3, r3
 801f834:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801f836:	b25b      	sxtb	r3, r3
 801f838:	4313      	orrs	r3, r2
 801f83a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801f83c:	793b      	ldrb	r3, [r7, #4]
 801f83e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801f842:	b2db      	uxtb	r3, r3
 801f844:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801f846:	b25b      	sxtb	r3, r3
 801f848:	4313      	orrs	r3, r2
 801f84a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801f84c:	793b      	ldrb	r3, [r7, #4]
 801f84e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801f852:	b2db      	uxtb	r3, r3
 801f854:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801f856:	b25b      	sxtb	r3, r3
 801f858:	4313      	orrs	r3, r2
 801f85a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801f85c:	793b      	ldrb	r3, [r7, #4]
 801f85e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801f862:	b2db      	uxtb	r3, r3
 801f864:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801f866:	b25b      	sxtb	r3, r3
 801f868:	4313      	orrs	r3, r2
 801f86a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 801f86c:	793b      	ldrb	r3, [r7, #4]
 801f86e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801f872:	b2db      	uxtb	r3, r3
 801f874:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801f876:	4313      	orrs	r3, r2
 801f878:	b25b      	sxtb	r3, r3
 801f87a:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801f87c:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 801f87e:	f107 020f 	add.w	r2, r7, #15
 801f882:	2301      	movs	r3, #1
 801f884:	2189      	movs	r1, #137	; 0x89
 801f886:	4803      	ldr	r0, [pc, #12]	; (801f894 <SUBGRF_Calibrate+0x8c>)
 801f888:	f7ed fd1e 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
}
 801f88c:	bf00      	nop
 801f88e:	3710      	adds	r7, #16
 801f890:	46bd      	mov	sp, r7
 801f892:	bd80      	pop	{r7, pc}
 801f894:	20001ca4 	.word	0x20001ca4

0801f898 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 801f898:	b580      	push	{r7, lr}
 801f89a:	b084      	sub	sp, #16
 801f89c:	af00      	add	r7, sp, #0
 801f89e:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 801f8a0:	687b      	ldr	r3, [r7, #4]
 801f8a2:	4a1b      	ldr	r2, [pc, #108]	; (801f910 <SUBGRF_CalibrateImage+0x78>)
 801f8a4:	4293      	cmp	r3, r2
 801f8a6:	d904      	bls.n	801f8b2 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 801f8a8:	23e1      	movs	r3, #225	; 0xe1
 801f8aa:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 801f8ac:	23e9      	movs	r3, #233	; 0xe9
 801f8ae:	737b      	strb	r3, [r7, #13]
 801f8b0:	e022      	b.n	801f8f8 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 801f8b2:	687b      	ldr	r3, [r7, #4]
 801f8b4:	4a17      	ldr	r2, [pc, #92]	; (801f914 <SUBGRF_CalibrateImage+0x7c>)
 801f8b6:	4293      	cmp	r3, r2
 801f8b8:	d904      	bls.n	801f8c4 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 801f8ba:	23d7      	movs	r3, #215	; 0xd7
 801f8bc:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 801f8be:	23db      	movs	r3, #219	; 0xdb
 801f8c0:	737b      	strb	r3, [r7, #13]
 801f8c2:	e019      	b.n	801f8f8 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 801f8c4:	687b      	ldr	r3, [r7, #4]
 801f8c6:	4a14      	ldr	r2, [pc, #80]	; (801f918 <SUBGRF_CalibrateImage+0x80>)
 801f8c8:	4293      	cmp	r3, r2
 801f8ca:	d904      	bls.n	801f8d6 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 801f8cc:	23c1      	movs	r3, #193	; 0xc1
 801f8ce:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 801f8d0:	23c5      	movs	r3, #197	; 0xc5
 801f8d2:	737b      	strb	r3, [r7, #13]
 801f8d4:	e010      	b.n	801f8f8 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 801f8d6:	687b      	ldr	r3, [r7, #4]
 801f8d8:	4a10      	ldr	r2, [pc, #64]	; (801f91c <SUBGRF_CalibrateImage+0x84>)
 801f8da:	4293      	cmp	r3, r2
 801f8dc:	d904      	bls.n	801f8e8 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 801f8de:	2375      	movs	r3, #117	; 0x75
 801f8e0:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 801f8e2:	2381      	movs	r3, #129	; 0x81
 801f8e4:	737b      	strb	r3, [r7, #13]
 801f8e6:	e007      	b.n	801f8f8 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 801f8e8:	687b      	ldr	r3, [r7, #4]
 801f8ea:	4a0d      	ldr	r2, [pc, #52]	; (801f920 <SUBGRF_CalibrateImage+0x88>)
 801f8ec:	4293      	cmp	r3, r2
 801f8ee:	d903      	bls.n	801f8f8 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 801f8f0:	236b      	movs	r3, #107	; 0x6b
 801f8f2:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 801f8f4:	236f      	movs	r3, #111	; 0x6f
 801f8f6:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 801f8f8:	f107 020c 	add.w	r2, r7, #12
 801f8fc:	2302      	movs	r3, #2
 801f8fe:	2198      	movs	r1, #152	; 0x98
 801f900:	4808      	ldr	r0, [pc, #32]	; (801f924 <SUBGRF_CalibrateImage+0x8c>)
 801f902:	f7ed fce1 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
}
 801f906:	bf00      	nop
 801f908:	3710      	adds	r7, #16
 801f90a:	46bd      	mov	sp, r7
 801f90c:	bd80      	pop	{r7, pc}
 801f90e:	bf00      	nop
 801f910:	35a4e900 	.word	0x35a4e900
 801f914:	32a9f880 	.word	0x32a9f880
 801f918:	2de54480 	.word	0x2de54480
 801f91c:	1b6b0b00 	.word	0x1b6b0b00
 801f920:	1954fc40 	.word	0x1954fc40
 801f924:	20001ca4 	.word	0x20001ca4

0801f928 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 801f928:	b590      	push	{r4, r7, lr}
 801f92a:	b085      	sub	sp, #20
 801f92c:	af00      	add	r7, sp, #0
 801f92e:	4604      	mov	r4, r0
 801f930:	4608      	mov	r0, r1
 801f932:	4611      	mov	r1, r2
 801f934:	461a      	mov	r2, r3
 801f936:	4623      	mov	r3, r4
 801f938:	71fb      	strb	r3, [r7, #7]
 801f93a:	4603      	mov	r3, r0
 801f93c:	71bb      	strb	r3, [r7, #6]
 801f93e:	460b      	mov	r3, r1
 801f940:	717b      	strb	r3, [r7, #5]
 801f942:	4613      	mov	r3, r2
 801f944:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 801f946:	79fb      	ldrb	r3, [r7, #7]
 801f948:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801f94a:	79bb      	ldrb	r3, [r7, #6]
 801f94c:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801f94e:	797b      	ldrb	r3, [r7, #5]
 801f950:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 801f952:	793b      	ldrb	r3, [r7, #4]
 801f954:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 801f956:	f107 020c 	add.w	r2, r7, #12
 801f95a:	2304      	movs	r3, #4
 801f95c:	2195      	movs	r1, #149	; 0x95
 801f95e:	4803      	ldr	r0, [pc, #12]	; (801f96c <SUBGRF_SetPaConfig+0x44>)
 801f960:	f7ed fcb2 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
}
 801f964:	bf00      	nop
 801f966:	3714      	adds	r7, #20
 801f968:	46bd      	mov	sp, r7
 801f96a:	bd90      	pop	{r4, r7, pc}
 801f96c:	20001ca4 	.word	0x20001ca4

0801f970 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 801f970:	b590      	push	{r4, r7, lr}
 801f972:	b085      	sub	sp, #20
 801f974:	af00      	add	r7, sp, #0
 801f976:	4604      	mov	r4, r0
 801f978:	4608      	mov	r0, r1
 801f97a:	4611      	mov	r1, r2
 801f97c:	461a      	mov	r2, r3
 801f97e:	4623      	mov	r3, r4
 801f980:	80fb      	strh	r3, [r7, #6]
 801f982:	4603      	mov	r3, r0
 801f984:	80bb      	strh	r3, [r7, #4]
 801f986:	460b      	mov	r3, r1
 801f988:	807b      	strh	r3, [r7, #2]
 801f98a:	4613      	mov	r3, r2
 801f98c:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 801f98e:	88fb      	ldrh	r3, [r7, #6]
 801f990:	0a1b      	lsrs	r3, r3, #8
 801f992:	b29b      	uxth	r3, r3
 801f994:	b2db      	uxtb	r3, r3
 801f996:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 801f998:	88fb      	ldrh	r3, [r7, #6]
 801f99a:	b2db      	uxtb	r3, r3
 801f99c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 801f99e:	88bb      	ldrh	r3, [r7, #4]
 801f9a0:	0a1b      	lsrs	r3, r3, #8
 801f9a2:	b29b      	uxth	r3, r3
 801f9a4:	b2db      	uxtb	r3, r3
 801f9a6:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 801f9a8:	88bb      	ldrh	r3, [r7, #4]
 801f9aa:	b2db      	uxtb	r3, r3
 801f9ac:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 801f9ae:	887b      	ldrh	r3, [r7, #2]
 801f9b0:	0a1b      	lsrs	r3, r3, #8
 801f9b2:	b29b      	uxth	r3, r3
 801f9b4:	b2db      	uxtb	r3, r3
 801f9b6:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 801f9b8:	887b      	ldrh	r3, [r7, #2]
 801f9ba:	b2db      	uxtb	r3, r3
 801f9bc:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 801f9be:	883b      	ldrh	r3, [r7, #0]
 801f9c0:	0a1b      	lsrs	r3, r3, #8
 801f9c2:	b29b      	uxth	r3, r3
 801f9c4:	b2db      	uxtb	r3, r3
 801f9c6:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 801f9c8:	883b      	ldrh	r3, [r7, #0]
 801f9ca:	b2db      	uxtb	r3, r3
 801f9cc:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 801f9ce:	f107 0208 	add.w	r2, r7, #8
 801f9d2:	2308      	movs	r3, #8
 801f9d4:	2108      	movs	r1, #8
 801f9d6:	4803      	ldr	r0, [pc, #12]	; (801f9e4 <SUBGRF_SetDioIrqParams+0x74>)
 801f9d8:	f7ed fc76 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
}
 801f9dc:	bf00      	nop
 801f9de:	3714      	adds	r7, #20
 801f9e0:	46bd      	mov	sp, r7
 801f9e2:	bd90      	pop	{r4, r7, pc}
 801f9e4:	20001ca4 	.word	0x20001ca4

0801f9e8 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 801f9e8:	b580      	push	{r7, lr}
 801f9ea:	b084      	sub	sp, #16
 801f9ec:	af00      	add	r7, sp, #0
 801f9ee:	4603      	mov	r3, r0
 801f9f0:	6039      	str	r1, [r7, #0]
 801f9f2:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 801f9f4:	79fb      	ldrb	r3, [r7, #7]
 801f9f6:	f003 0307 	and.w	r3, r3, #7
 801f9fa:	b2db      	uxtb	r3, r3
 801f9fc:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801f9fe:	683b      	ldr	r3, [r7, #0]
 801fa00:	0c1b      	lsrs	r3, r3, #16
 801fa02:	b2db      	uxtb	r3, r3
 801fa04:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801fa06:	683b      	ldr	r3, [r7, #0]
 801fa08:	0a1b      	lsrs	r3, r3, #8
 801fa0a:	b2db      	uxtb	r3, r3
 801fa0c:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 801fa0e:	683b      	ldr	r3, [r7, #0]
 801fa10:	b2db      	uxtb	r3, r3
 801fa12:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 801fa14:	f107 020c 	add.w	r2, r7, #12
 801fa18:	2304      	movs	r3, #4
 801fa1a:	2197      	movs	r1, #151	; 0x97
 801fa1c:	4803      	ldr	r0, [pc, #12]	; (801fa2c <SUBGRF_SetTcxoMode+0x44>)
 801fa1e:	f7ed fc53 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
}
 801fa22:	bf00      	nop
 801fa24:	3710      	adds	r7, #16
 801fa26:	46bd      	mov	sp, r7
 801fa28:	bd80      	pop	{r7, pc}
 801fa2a:	bf00      	nop
 801fa2c:	20001ca4 	.word	0x20001ca4

0801fa30 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 801fa30:	b5b0      	push	{r4, r5, r7, lr}
 801fa32:	b084      	sub	sp, #16
 801fa34:	af00      	add	r7, sp, #0
 801fa36:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 801fa38:	2300      	movs	r3, #0
 801fa3a:	60fb      	str	r3, [r7, #12]

    frequency+= RF_FREQUENCY_ERROR;

    if( ImageCalibrated == false )
 801fa3c:	4b1b      	ldr	r3, [pc, #108]	; (801faac <SUBGRF_SetRfFrequency+0x7c>)
 801fa3e:	781b      	ldrb	r3, [r3, #0]
 801fa40:	f083 0301 	eor.w	r3, r3, #1
 801fa44:	b2db      	uxtb	r3, r3
 801fa46:	2b00      	cmp	r3, #0
 801fa48:	d005      	beq.n	801fa56 <SUBGRF_SetRfFrequency+0x26>
    {
        SUBGRF_CalibrateImage( frequency );
 801fa4a:	6878      	ldr	r0, [r7, #4]
 801fa4c:	f7ff ff24 	bl	801f898 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 801fa50:	4b16      	ldr	r3, [pc, #88]	; (801faac <SUBGRF_SetRfFrequency+0x7c>)
 801fa52:	2201      	movs	r2, #1
 801fa54:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 801fa56:	687b      	ldr	r3, [r7, #4]
 801fa58:	461a      	mov	r2, r3
 801fa5a:	f04f 0300 	mov.w	r3, #0
 801fa5e:	09d5      	lsrs	r5, r2, #7
 801fa60:	0654      	lsls	r4, r2, #25
 801fa62:	4a13      	ldr	r2, [pc, #76]	; (801fab0 <SUBGRF_SetRfFrequency+0x80>)
 801fa64:	f04f 0300 	mov.w	r3, #0
 801fa68:	4620      	mov	r0, r4
 801fa6a:	4629      	mov	r1, r5
 801fa6c:	f7e1 fbf4 	bl	8001258 <__aeabi_uldivmod>
 801fa70:	4602      	mov	r2, r0
 801fa72:	460b      	mov	r3, r1
 801fa74:	4613      	mov	r3, r2
 801fa76:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 801fa78:	68fb      	ldr	r3, [r7, #12]
 801fa7a:	0e1b      	lsrs	r3, r3, #24
 801fa7c:	b2db      	uxtb	r3, r3
 801fa7e:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 801fa80:	68fb      	ldr	r3, [r7, #12]
 801fa82:	0c1b      	lsrs	r3, r3, #16
 801fa84:	b2db      	uxtb	r3, r3
 801fa86:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 801fa88:	68fb      	ldr	r3, [r7, #12]
 801fa8a:	0a1b      	lsrs	r3, r3, #8
 801fa8c:	b2db      	uxtb	r3, r3
 801fa8e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 801fa90:	68fb      	ldr	r3, [r7, #12]
 801fa92:	b2db      	uxtb	r3, r3
 801fa94:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 801fa96:	f107 0208 	add.w	r2, r7, #8
 801fa9a:	2304      	movs	r3, #4
 801fa9c:	2186      	movs	r1, #134	; 0x86
 801fa9e:	4805      	ldr	r0, [pc, #20]	; (801fab4 <SUBGRF_SetRfFrequency+0x84>)
 801faa0:	f7ed fc12 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
}
 801faa4:	bf00      	nop
 801faa6:	3710      	adds	r7, #16
 801faa8:	46bd      	mov	sp, r7
 801faaa:	bdb0      	pop	{r4, r5, r7, pc}
 801faac:	2000175c 	.word	0x2000175c
 801fab0:	01e84800 	.word	0x01e84800
 801fab4:	20001ca4 	.word	0x20001ca4

0801fab8 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 801fab8:	b580      	push	{r7, lr}
 801faba:	b082      	sub	sp, #8
 801fabc:	af00      	add	r7, sp, #0
 801fabe:	4603      	mov	r3, r0
 801fac0:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 801fac2:	79fa      	ldrb	r2, [r7, #7]
 801fac4:	4b09      	ldr	r3, [pc, #36]	; (801faec <SUBGRF_SetPacketType+0x34>)
 801fac6:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 801fac8:	79fb      	ldrb	r3, [r7, #7]
 801faca:	2b00      	cmp	r3, #0
 801facc:	d104      	bne.n	801fad8 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 801face:	2100      	movs	r1, #0
 801fad0:	f240 60ac 	movw	r0, #1708	; 0x6ac
 801fad4:	f000 faa2 	bl	802001c <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 801fad8:	1dfa      	adds	r2, r7, #7
 801fada:	2301      	movs	r3, #1
 801fadc:	218a      	movs	r1, #138	; 0x8a
 801fade:	4804      	ldr	r0, [pc, #16]	; (801faf0 <SUBGRF_SetPacketType+0x38>)
 801fae0:	f7ed fbf2 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
}
 801fae4:	bf00      	nop
 801fae6:	3708      	adds	r7, #8
 801fae8:	46bd      	mov	sp, r7
 801faea:	bd80      	pop	{r7, pc}
 801faec:	20001755 	.word	0x20001755
 801faf0:	20001ca4 	.word	0x20001ca4

0801faf4 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 801faf4:	b480      	push	{r7}
 801faf6:	af00      	add	r7, sp, #0
    return PacketType;
 801faf8:	4b02      	ldr	r3, [pc, #8]	; (801fb04 <SUBGRF_GetPacketType+0x10>)
 801fafa:	781b      	ldrb	r3, [r3, #0]
}
 801fafc:	4618      	mov	r0, r3
 801fafe:	46bd      	mov	sp, r7
 801fb00:	bc80      	pop	{r7}
 801fb02:	4770      	bx	lr
 801fb04:	20001755 	.word	0x20001755

0801fb08 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 801fb08:	b580      	push	{r7, lr}
 801fb0a:	b084      	sub	sp, #16
 801fb0c:	af00      	add	r7, sp, #0
 801fb0e:	4603      	mov	r3, r0
 801fb10:	71fb      	strb	r3, [r7, #7]
 801fb12:	460b      	mov	r3, r1
 801fb14:	71bb      	strb	r3, [r7, #6]
 801fb16:	4613      	mov	r3, r2
 801fb18:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 801fb1a:	79fb      	ldrb	r3, [r7, #7]
 801fb1c:	2b01      	cmp	r3, #1
 801fb1e:	d124      	bne.n	801fb6a <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 801fb20:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801fb24:	2b0f      	cmp	r3, #15
 801fb26:	d106      	bne.n	801fb36 <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 801fb28:	2301      	movs	r3, #1
 801fb2a:	2201      	movs	r2, #1
 801fb2c:	2100      	movs	r1, #0
 801fb2e:	2006      	movs	r0, #6
 801fb30:	f7ff fefa 	bl	801f928 <SUBGRF_SetPaConfig>
 801fb34:	e005      	b.n	801fb42 <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 801fb36:	2301      	movs	r3, #1
 801fb38:	2201      	movs	r2, #1
 801fb3a:	2100      	movs	r1, #0
 801fb3c:	2004      	movs	r0, #4
 801fb3e:	f7ff fef3 	bl	801f928 <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 801fb42:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801fb46:	2b0d      	cmp	r3, #13
 801fb48:	dd02      	ble.n	801fb50 <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 801fb4a:	230e      	movs	r3, #14
 801fb4c:	71bb      	strb	r3, [r7, #6]
 801fb4e:	e006      	b.n	801fb5e <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 801fb50:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801fb54:	f113 0f11 	cmn.w	r3, #17
 801fb58:	da01      	bge.n	801fb5e <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 801fb5a:	23ef      	movs	r3, #239	; 0xef
 801fb5c:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 801fb5e:	2118      	movs	r1, #24
 801fb60:	f640 00e7 	movw	r0, #2279	; 0x8e7
 801fb64:	f000 fa5a 	bl	802001c <SUBGRF_WriteRegister>
 801fb68:	e025      	b.n	801fbb6 <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 801fb6a:	f640 00d8 	movw	r0, #2264	; 0x8d8
 801fb6e:	f000 fa69 	bl	8020044 <SUBGRF_ReadRegister>
 801fb72:	4603      	mov	r3, r0
 801fb74:	f043 031e 	orr.w	r3, r3, #30
 801fb78:	b2db      	uxtb	r3, r3
 801fb7a:	4619      	mov	r1, r3
 801fb7c:	f640 00d8 	movw	r0, #2264	; 0x8d8
 801fb80:	f000 fa4c 	bl	802001c <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 801fb84:	2301      	movs	r3, #1
 801fb86:	2200      	movs	r2, #0
 801fb88:	2107      	movs	r1, #7
 801fb8a:	2004      	movs	r0, #4
 801fb8c:	f7ff fecc 	bl	801f928 <SUBGRF_SetPaConfig>
        if( power > 22 )
 801fb90:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801fb94:	2b16      	cmp	r3, #22
 801fb96:	dd02      	ble.n	801fb9e <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 801fb98:	2316      	movs	r3, #22
 801fb9a:	71bb      	strb	r3, [r7, #6]
 801fb9c:	e006      	b.n	801fbac <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 801fb9e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801fba2:	f113 0f09 	cmn.w	r3, #9
 801fba6:	da01      	bge.n	801fbac <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 801fba8:	23f7      	movs	r3, #247	; 0xf7
 801fbaa:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 801fbac:	2138      	movs	r1, #56	; 0x38
 801fbae:	f640 00e7 	movw	r0, #2279	; 0x8e7
 801fbb2:	f000 fa33 	bl	802001c <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 801fbb6:	79bb      	ldrb	r3, [r7, #6]
 801fbb8:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 801fbba:	797b      	ldrb	r3, [r7, #5]
 801fbbc:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 801fbbe:	f107 020c 	add.w	r2, r7, #12
 801fbc2:	2302      	movs	r3, #2
 801fbc4:	218e      	movs	r1, #142	; 0x8e
 801fbc6:	4803      	ldr	r0, [pc, #12]	; (801fbd4 <SUBGRF_SetTxParams+0xcc>)
 801fbc8:	f7ed fb7e 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
}
 801fbcc:	bf00      	nop
 801fbce:	3710      	adds	r7, #16
 801fbd0:	46bd      	mov	sp, r7
 801fbd2:	bd80      	pop	{r7, pc}
 801fbd4:	20001ca4 	.word	0x20001ca4

0801fbd8 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 801fbd8:	b5b0      	push	{r4, r5, r7, lr}
 801fbda:	b086      	sub	sp, #24
 801fbdc:	af00      	add	r7, sp, #0
 801fbde:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 801fbe0:	2300      	movs	r3, #0
 801fbe2:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801fbe4:	4a5e      	ldr	r2, [pc, #376]	; (801fd60 <SUBGRF_SetModulationParams+0x188>)
 801fbe6:	f107 0308 	add.w	r3, r7, #8
 801fbea:	e892 0003 	ldmia.w	r2, {r0, r1}
 801fbee:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 801fbf2:	687b      	ldr	r3, [r7, #4]
 801fbf4:	781a      	ldrb	r2, [r3, #0]
 801fbf6:	4b5b      	ldr	r3, [pc, #364]	; (801fd64 <SUBGRF_SetModulationParams+0x18c>)
 801fbf8:	781b      	ldrb	r3, [r3, #0]
 801fbfa:	429a      	cmp	r2, r3
 801fbfc:	d004      	beq.n	801fc08 <SUBGRF_SetModulationParams+0x30>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 801fbfe:	687b      	ldr	r3, [r7, #4]
 801fc00:	781b      	ldrb	r3, [r3, #0]
 801fc02:	4618      	mov	r0, r3
 801fc04:	f7ff ff58 	bl	801fab8 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 801fc08:	687b      	ldr	r3, [r7, #4]
 801fc0a:	781b      	ldrb	r3, [r3, #0]
 801fc0c:	2b03      	cmp	r3, #3
 801fc0e:	f200 80a2 	bhi.w	801fd56 <SUBGRF_SetModulationParams+0x17e>
 801fc12:	a201      	add	r2, pc, #4	; (adr r2, 801fc18 <SUBGRF_SetModulationParams+0x40>)
 801fc14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801fc18:	0801fc29 	.word	0x0801fc29
 801fc1c:	0801fce5 	.word	0x0801fce5
 801fc20:	0801fca7 	.word	0x0801fca7
 801fc24:	0801fd13 	.word	0x0801fd13
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 801fc28:	2308      	movs	r3, #8
 801fc2a:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 801fc2c:	687b      	ldr	r3, [r7, #4]
 801fc2e:	685b      	ldr	r3, [r3, #4]
 801fc30:	4a4d      	ldr	r2, [pc, #308]	; (801fd68 <SUBGRF_SetModulationParams+0x190>)
 801fc32:	fbb2 f3f3 	udiv	r3, r2, r3
 801fc36:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801fc38:	697b      	ldr	r3, [r7, #20]
 801fc3a:	0c1b      	lsrs	r3, r3, #16
 801fc3c:	b2db      	uxtb	r3, r3
 801fc3e:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801fc40:	697b      	ldr	r3, [r7, #20]
 801fc42:	0a1b      	lsrs	r3, r3, #8
 801fc44:	b2db      	uxtb	r3, r3
 801fc46:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801fc48:	697b      	ldr	r3, [r7, #20]
 801fc4a:	b2db      	uxtb	r3, r3
 801fc4c:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801fc4e:	687b      	ldr	r3, [r7, #4]
 801fc50:	7b1b      	ldrb	r3, [r3, #12]
 801fc52:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801fc54:	687b      	ldr	r3, [r7, #4]
 801fc56:	7b5b      	ldrb	r3, [r3, #13]
 801fc58:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 801fc5a:	687b      	ldr	r3, [r7, #4]
 801fc5c:	689b      	ldr	r3, [r3, #8]
 801fc5e:	461a      	mov	r2, r3
 801fc60:	f04f 0300 	mov.w	r3, #0
 801fc64:	09d5      	lsrs	r5, r2, #7
 801fc66:	0654      	lsls	r4, r2, #25
 801fc68:	4a40      	ldr	r2, [pc, #256]	; (801fd6c <SUBGRF_SetModulationParams+0x194>)
 801fc6a:	f04f 0300 	mov.w	r3, #0
 801fc6e:	4620      	mov	r0, r4
 801fc70:	4629      	mov	r1, r5
 801fc72:	f7e1 faf1 	bl	8001258 <__aeabi_uldivmod>
 801fc76:	4602      	mov	r2, r0
 801fc78:	460b      	mov	r3, r1
 801fc7a:	4613      	mov	r3, r2
 801fc7c:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 801fc7e:	697b      	ldr	r3, [r7, #20]
 801fc80:	0c1b      	lsrs	r3, r3, #16
 801fc82:	b2db      	uxtb	r3, r3
 801fc84:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 801fc86:	697b      	ldr	r3, [r7, #20]
 801fc88:	0a1b      	lsrs	r3, r3, #8
 801fc8a:	b2db      	uxtb	r3, r3
 801fc8c:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 801fc8e:	697b      	ldr	r3, [r7, #20]
 801fc90:	b2db      	uxtb	r3, r3
 801fc92:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801fc94:	7cfb      	ldrb	r3, [r7, #19]
 801fc96:	b29b      	uxth	r3, r3
 801fc98:	f107 0208 	add.w	r2, r7, #8
 801fc9c:	218b      	movs	r1, #139	; 0x8b
 801fc9e:	4834      	ldr	r0, [pc, #208]	; (801fd70 <SUBGRF_SetModulationParams+0x198>)
 801fca0:	f7ed fb12 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
        break;
 801fca4:	e058      	b.n	801fd58 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_BPSK:
        n = 4;
 801fca6:	2304      	movs	r3, #4
 801fca8:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 801fcaa:	687b      	ldr	r3, [r7, #4]
 801fcac:	691b      	ldr	r3, [r3, #16]
 801fcae:	4a2e      	ldr	r2, [pc, #184]	; (801fd68 <SUBGRF_SetModulationParams+0x190>)
 801fcb0:	fbb2 f3f3 	udiv	r3, r2, r3
 801fcb4:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801fcb6:	697b      	ldr	r3, [r7, #20]
 801fcb8:	0c1b      	lsrs	r3, r3, #16
 801fcba:	b2db      	uxtb	r3, r3
 801fcbc:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801fcbe:	697b      	ldr	r3, [r7, #20]
 801fcc0:	0a1b      	lsrs	r3, r3, #8
 801fcc2:	b2db      	uxtb	r3, r3
 801fcc4:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801fcc6:	697b      	ldr	r3, [r7, #20]
 801fcc8:	b2db      	uxtb	r3, r3
 801fcca:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 801fccc:	687b      	ldr	r3, [r7, #4]
 801fcce:	7d1b      	ldrb	r3, [r3, #20]
 801fcd0:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801fcd2:	7cfb      	ldrb	r3, [r7, #19]
 801fcd4:	b29b      	uxth	r3, r3
 801fcd6:	f107 0208 	add.w	r2, r7, #8
 801fcda:	218b      	movs	r1, #139	; 0x8b
 801fcdc:	4824      	ldr	r0, [pc, #144]	; (801fd70 <SUBGRF_SetModulationParams+0x198>)
 801fcde:	f7ed faf3 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
        break;
 801fce2:	e039      	b.n	801fd58 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_LORA:
        n = 4;
 801fce4:	2304      	movs	r3, #4
 801fce6:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 801fce8:	687b      	ldr	r3, [r7, #4]
 801fcea:	7e1b      	ldrb	r3, [r3, #24]
 801fcec:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 801fcee:	687b      	ldr	r3, [r7, #4]
 801fcf0:	7e5b      	ldrb	r3, [r3, #25]
 801fcf2:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 801fcf4:	687b      	ldr	r3, [r7, #4]
 801fcf6:	7e9b      	ldrb	r3, [r3, #26]
 801fcf8:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 801fcfa:	687b      	ldr	r3, [r7, #4]
 801fcfc:	7edb      	ldrb	r3, [r3, #27]
 801fcfe:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801fd00:	7cfb      	ldrb	r3, [r7, #19]
 801fd02:	b29b      	uxth	r3, r3
 801fd04:	f107 0208 	add.w	r2, r7, #8
 801fd08:	218b      	movs	r1, #139	; 0x8b
 801fd0a:	4819      	ldr	r0, [pc, #100]	; (801fd70 <SUBGRF_SetModulationParams+0x198>)
 801fd0c:	f7ed fadc 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>

        break;
 801fd10:	e022      	b.n	801fd58 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_GMSK:
        n = 5;
 801fd12:	2305      	movs	r3, #5
 801fd14:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 801fd16:	687b      	ldr	r3, [r7, #4]
 801fd18:	685b      	ldr	r3, [r3, #4]
 801fd1a:	4a13      	ldr	r2, [pc, #76]	; (801fd68 <SUBGRF_SetModulationParams+0x190>)
 801fd1c:	fbb2 f3f3 	udiv	r3, r2, r3
 801fd20:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801fd22:	697b      	ldr	r3, [r7, #20]
 801fd24:	0c1b      	lsrs	r3, r3, #16
 801fd26:	b2db      	uxtb	r3, r3
 801fd28:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801fd2a:	697b      	ldr	r3, [r7, #20]
 801fd2c:	0a1b      	lsrs	r3, r3, #8
 801fd2e:	b2db      	uxtb	r3, r3
 801fd30:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801fd32:	697b      	ldr	r3, [r7, #20]
 801fd34:	b2db      	uxtb	r3, r3
 801fd36:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801fd38:	687b      	ldr	r3, [r7, #4]
 801fd3a:	7b1b      	ldrb	r3, [r3, #12]
 801fd3c:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801fd3e:	687b      	ldr	r3, [r7, #4]
 801fd40:	7b5b      	ldrb	r3, [r3, #13]
 801fd42:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801fd44:	7cfb      	ldrb	r3, [r7, #19]
 801fd46:	b29b      	uxth	r3, r3
 801fd48:	f107 0208 	add.w	r2, r7, #8
 801fd4c:	218b      	movs	r1, #139	; 0x8b
 801fd4e:	4808      	ldr	r0, [pc, #32]	; (801fd70 <SUBGRF_SetModulationParams+0x198>)
 801fd50:	f7ed faba 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
        break;
 801fd54:	e000      	b.n	801fd58 <SUBGRF_SetModulationParams+0x180>
    default:
    case PACKET_TYPE_NONE:
      break;
 801fd56:	bf00      	nop
    }
}
 801fd58:	bf00      	nop
 801fd5a:	3718      	adds	r7, #24
 801fd5c:	46bd      	mov	sp, r7
 801fd5e:	bdb0      	pop	{r4, r5, r7, pc}
 801fd60:	080260ec 	.word	0x080260ec
 801fd64:	20001755 	.word	0x20001755
 801fd68:	3d090000 	.word	0x3d090000
 801fd6c:	01e84800 	.word	0x01e84800
 801fd70:	20001ca4 	.word	0x20001ca4

0801fd74 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 801fd74:	b580      	push	{r7, lr}
 801fd76:	b086      	sub	sp, #24
 801fd78:	af00      	add	r7, sp, #0
 801fd7a:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 801fd7c:	2300      	movs	r3, #0
 801fd7e:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801fd80:	4a48      	ldr	r2, [pc, #288]	; (801fea4 <SUBGRF_SetPacketParams+0x130>)
 801fd82:	f107 030c 	add.w	r3, r7, #12
 801fd86:	ca07      	ldmia	r2, {r0, r1, r2}
 801fd88:	c303      	stmia	r3!, {r0, r1}
 801fd8a:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 801fd8c:	687b      	ldr	r3, [r7, #4]
 801fd8e:	781a      	ldrb	r2, [r3, #0]
 801fd90:	4b45      	ldr	r3, [pc, #276]	; (801fea8 <SUBGRF_SetPacketParams+0x134>)
 801fd92:	781b      	ldrb	r3, [r3, #0]
 801fd94:	429a      	cmp	r2, r3
 801fd96:	d004      	beq.n	801fda2 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 801fd98:	687b      	ldr	r3, [r7, #4]
 801fd9a:	781b      	ldrb	r3, [r3, #0]
 801fd9c:	4618      	mov	r0, r3
 801fd9e:	f7ff fe8b 	bl	801fab8 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 801fda2:	687b      	ldr	r3, [r7, #4]
 801fda4:	781b      	ldrb	r3, [r3, #0]
 801fda6:	2b03      	cmp	r3, #3
 801fda8:	d878      	bhi.n	801fe9c <SUBGRF_SetPacketParams+0x128>
 801fdaa:	a201      	add	r2, pc, #4	; (adr r2, 801fdb0 <SUBGRF_SetPacketParams+0x3c>)
 801fdac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801fdb0:	0801fdc1 	.word	0x0801fdc1
 801fdb4:	0801fe51 	.word	0x0801fe51
 801fdb8:	0801fe45 	.word	0x0801fe45
 801fdbc:	0801fdc1 	.word	0x0801fdc1
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 801fdc0:	687b      	ldr	r3, [r7, #4]
 801fdc2:	7a5b      	ldrb	r3, [r3, #9]
 801fdc4:	2bf1      	cmp	r3, #241	; 0xf1
 801fdc6:	d10a      	bne.n	801fdde <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 801fdc8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801fdcc:	f7ff faf0 	bl	801f3b0 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 801fdd0:	f248 0005 	movw	r0, #32773	; 0x8005
 801fdd4:	f7ff fb0c 	bl	801f3f0 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 801fdd8:	2302      	movs	r3, #2
 801fdda:	75bb      	strb	r3, [r7, #22]
 801fddc:	e011      	b.n	801fe02 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 801fdde:	687b      	ldr	r3, [r7, #4]
 801fde0:	7a5b      	ldrb	r3, [r3, #9]
 801fde2:	2bf2      	cmp	r3, #242	; 0xf2
 801fde4:	d10a      	bne.n	801fdfc <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 801fde6:	f641 500f 	movw	r0, #7439	; 0x1d0f
 801fdea:	f7ff fae1 	bl	801f3b0 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 801fdee:	f241 0021 	movw	r0, #4129	; 0x1021
 801fdf2:	f7ff fafd 	bl	801f3f0 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 801fdf6:	2306      	movs	r3, #6
 801fdf8:	75bb      	strb	r3, [r7, #22]
 801fdfa:	e002      	b.n	801fe02 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 801fdfc:	687b      	ldr	r3, [r7, #4]
 801fdfe:	7a5b      	ldrb	r3, [r3, #9]
 801fe00:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 801fe02:	2309      	movs	r3, #9
 801fe04:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 801fe06:	687b      	ldr	r3, [r7, #4]
 801fe08:	885b      	ldrh	r3, [r3, #2]
 801fe0a:	0a1b      	lsrs	r3, r3, #8
 801fe0c:	b29b      	uxth	r3, r3
 801fe0e:	b2db      	uxtb	r3, r3
 801fe10:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 801fe12:	687b      	ldr	r3, [r7, #4]
 801fe14:	885b      	ldrh	r3, [r3, #2]
 801fe16:	b2db      	uxtb	r3, r3
 801fe18:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 801fe1a:	687b      	ldr	r3, [r7, #4]
 801fe1c:	791b      	ldrb	r3, [r3, #4]
 801fe1e:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 801fe20:	687b      	ldr	r3, [r7, #4]
 801fe22:	795b      	ldrb	r3, [r3, #5]
 801fe24:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 801fe26:	687b      	ldr	r3, [r7, #4]
 801fe28:	799b      	ldrb	r3, [r3, #6]
 801fe2a:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 801fe2c:	687b      	ldr	r3, [r7, #4]
 801fe2e:	79db      	ldrb	r3, [r3, #7]
 801fe30:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 801fe32:	687b      	ldr	r3, [r7, #4]
 801fe34:	7a1b      	ldrb	r3, [r3, #8]
 801fe36:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 801fe38:	7dbb      	ldrb	r3, [r7, #22]
 801fe3a:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 801fe3c:	687b      	ldr	r3, [r7, #4]
 801fe3e:	7a9b      	ldrb	r3, [r3, #10]
 801fe40:	753b      	strb	r3, [r7, #20]
        break;
 801fe42:	e022      	b.n	801fe8a <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 801fe44:	2301      	movs	r3, #1
 801fe46:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 801fe48:	687b      	ldr	r3, [r7, #4]
 801fe4a:	7b1b      	ldrb	r3, [r3, #12]
 801fe4c:	733b      	strb	r3, [r7, #12]
        break;
 801fe4e:	e01c      	b.n	801fe8a <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 801fe50:	2306      	movs	r3, #6
 801fe52:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 801fe54:	687b      	ldr	r3, [r7, #4]
 801fe56:	89db      	ldrh	r3, [r3, #14]
 801fe58:	0a1b      	lsrs	r3, r3, #8
 801fe5a:	b29b      	uxth	r3, r3
 801fe5c:	b2db      	uxtb	r3, r3
 801fe5e:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 801fe60:	687b      	ldr	r3, [r7, #4]
 801fe62:	89db      	ldrh	r3, [r3, #14]
 801fe64:	b2db      	uxtb	r3, r3
 801fe66:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 801fe68:	687b      	ldr	r3, [r7, #4]
 801fe6a:	7c1a      	ldrb	r2, [r3, #16]
 801fe6c:	4b0f      	ldr	r3, [pc, #60]	; (801feac <SUBGRF_SetPacketParams+0x138>)
 801fe6e:	4611      	mov	r1, r2
 801fe70:	7019      	strb	r1, [r3, #0]
 801fe72:	4613      	mov	r3, r2
 801fe74:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 801fe76:	687b      	ldr	r3, [r7, #4]
 801fe78:	7c5b      	ldrb	r3, [r3, #17]
 801fe7a:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 801fe7c:	687b      	ldr	r3, [r7, #4]
 801fe7e:	7c9b      	ldrb	r3, [r3, #18]
 801fe80:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 801fe82:	687b      	ldr	r3, [r7, #4]
 801fe84:	7cdb      	ldrb	r3, [r3, #19]
 801fe86:	747b      	strb	r3, [r7, #17]
        break;
 801fe88:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 801fe8a:	7dfb      	ldrb	r3, [r7, #23]
 801fe8c:	b29b      	uxth	r3, r3
 801fe8e:	f107 020c 	add.w	r2, r7, #12
 801fe92:	218c      	movs	r1, #140	; 0x8c
 801fe94:	4806      	ldr	r0, [pc, #24]	; (801feb0 <SUBGRF_SetPacketParams+0x13c>)
 801fe96:	f7ed fa17 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
 801fe9a:	e000      	b.n	801fe9e <SUBGRF_SetPacketParams+0x12a>
        return;
 801fe9c:	bf00      	nop
}
 801fe9e:	3718      	adds	r7, #24
 801fea0:	46bd      	mov	sp, r7
 801fea2:	bd80      	pop	{r7, pc}
 801fea4:	080260f4 	.word	0x080260f4
 801fea8:	20001755 	.word	0x20001755
 801feac:	20001756 	.word	0x20001756
 801feb0:	20001ca4 	.word	0x20001ca4

0801feb4 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 801feb4:	b580      	push	{r7, lr}
 801feb6:	b084      	sub	sp, #16
 801feb8:	af00      	add	r7, sp, #0
 801feba:	4603      	mov	r3, r0
 801febc:	460a      	mov	r2, r1
 801febe:	71fb      	strb	r3, [r7, #7]
 801fec0:	4613      	mov	r3, r2
 801fec2:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 801fec4:	79fb      	ldrb	r3, [r7, #7]
 801fec6:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 801fec8:	79bb      	ldrb	r3, [r7, #6]
 801feca:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 801fecc:	f107 020c 	add.w	r2, r7, #12
 801fed0:	2302      	movs	r3, #2
 801fed2:	218f      	movs	r1, #143	; 0x8f
 801fed4:	4803      	ldr	r0, [pc, #12]	; (801fee4 <SUBGRF_SetBufferBaseAddress+0x30>)
 801fed6:	f7ed f9f7 	bl	800d2c8 <HAL_SUBGHZ_ExecSetCmd>
}
 801feda:	bf00      	nop
 801fedc:	3710      	adds	r7, #16
 801fede:	46bd      	mov	sp, r7
 801fee0:	bd80      	pop	{r7, pc}
 801fee2:	bf00      	nop
 801fee4:	20001ca4 	.word	0x20001ca4

0801fee8 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 801fee8:	b580      	push	{r7, lr}
 801feea:	b082      	sub	sp, #8
 801feec:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 801feee:	2300      	movs	r3, #0
 801fef0:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 801fef2:	1d3a      	adds	r2, r7, #4
 801fef4:	2301      	movs	r3, #1
 801fef6:	2115      	movs	r1, #21
 801fef8:	4806      	ldr	r0, [pc, #24]	; (801ff14 <SUBGRF_GetRssiInst+0x2c>)
 801fefa:	f7ed fa44 	bl	800d386 <HAL_SUBGHZ_ExecGetCmd>
    rssi = -buf[0] >> 1;
 801fefe:	793b      	ldrb	r3, [r7, #4]
 801ff00:	425b      	negs	r3, r3
 801ff02:	105b      	asrs	r3, r3, #1
 801ff04:	71fb      	strb	r3, [r7, #7]
    return rssi;
 801ff06:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801ff0a:	4618      	mov	r0, r3
 801ff0c:	3708      	adds	r7, #8
 801ff0e:	46bd      	mov	sp, r7
 801ff10:	bd80      	pop	{r7, pc}
 801ff12:	bf00      	nop
 801ff14:	20001ca4 	.word	0x20001ca4

0801ff18 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 801ff18:	b580      	push	{r7, lr}
 801ff1a:	b084      	sub	sp, #16
 801ff1c:	af00      	add	r7, sp, #0
 801ff1e:	6078      	str	r0, [r7, #4]
 801ff20:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 801ff22:	f107 020c 	add.w	r2, r7, #12
 801ff26:	2302      	movs	r3, #2
 801ff28:	2113      	movs	r1, #19
 801ff2a:	4810      	ldr	r0, [pc, #64]	; (801ff6c <SUBGRF_GetRxBufferStatus+0x54>)
 801ff2c:	f7ed fa2b 	bl	800d386 <HAL_SUBGHZ_ExecGetCmd>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 801ff30:	f7ff fde0 	bl	801faf4 <SUBGRF_GetPacketType>
 801ff34:	4603      	mov	r3, r0
 801ff36:	2b01      	cmp	r3, #1
 801ff38:	d10d      	bne.n	801ff56 <SUBGRF_GetRxBufferStatus+0x3e>
 801ff3a:	4b0d      	ldr	r3, [pc, #52]	; (801ff70 <SUBGRF_GetRxBufferStatus+0x58>)
 801ff3c:	781b      	ldrb	r3, [r3, #0]
 801ff3e:	b2db      	uxtb	r3, r3
 801ff40:	2b01      	cmp	r3, #1
 801ff42:	d108      	bne.n	801ff56 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 801ff44:	f240 7002 	movw	r0, #1794	; 0x702
 801ff48:	f000 f87c 	bl	8020044 <SUBGRF_ReadRegister>
 801ff4c:	4603      	mov	r3, r0
 801ff4e:	461a      	mov	r2, r3
 801ff50:	687b      	ldr	r3, [r7, #4]
 801ff52:	701a      	strb	r2, [r3, #0]
 801ff54:	e002      	b.n	801ff5c <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 801ff56:	7b3a      	ldrb	r2, [r7, #12]
 801ff58:	687b      	ldr	r3, [r7, #4]
 801ff5a:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 801ff5c:	7b7a      	ldrb	r2, [r7, #13]
 801ff5e:	683b      	ldr	r3, [r7, #0]
 801ff60:	701a      	strb	r2, [r3, #0]
}
 801ff62:	bf00      	nop
 801ff64:	3710      	adds	r7, #16
 801ff66:	46bd      	mov	sp, r7
 801ff68:	bd80      	pop	{r7, pc}
 801ff6a:	bf00      	nop
 801ff6c:	20001ca4 	.word	0x20001ca4
 801ff70:	20001756 	.word	0x20001756

0801ff74 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 801ff74:	b580      	push	{r7, lr}
 801ff76:	b084      	sub	sp, #16
 801ff78:	af00      	add	r7, sp, #0
 801ff7a:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 801ff7c:	f107 020c 	add.w	r2, r7, #12
 801ff80:	2303      	movs	r3, #3
 801ff82:	2114      	movs	r1, #20
 801ff84:	4823      	ldr	r0, [pc, #140]	; (8020014 <SUBGRF_GetPacketStatus+0xa0>)
 801ff86:	f7ed f9fe 	bl	800d386 <HAL_SUBGHZ_ExecGetCmd>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 801ff8a:	f7ff fdb3 	bl	801faf4 <SUBGRF_GetPacketType>
 801ff8e:	4603      	mov	r3, r0
 801ff90:	461a      	mov	r2, r3
 801ff92:	687b      	ldr	r3, [r7, #4]
 801ff94:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 801ff96:	687b      	ldr	r3, [r7, #4]
 801ff98:	781b      	ldrb	r3, [r3, #0]
 801ff9a:	2b00      	cmp	r3, #0
 801ff9c:	d002      	beq.n	801ffa4 <SUBGRF_GetPacketStatus+0x30>
 801ff9e:	2b01      	cmp	r3, #1
 801ffa0:	d013      	beq.n	801ffca <SUBGRF_GetPacketStatus+0x56>
 801ffa2:	e02a      	b.n	801fffa <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 801ffa4:	7b3a      	ldrb	r2, [r7, #12]
 801ffa6:	687b      	ldr	r3, [r7, #4]
 801ffa8:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 801ffaa:	7b7b      	ldrb	r3, [r7, #13]
 801ffac:	425b      	negs	r3, r3
 801ffae:	105b      	asrs	r3, r3, #1
 801ffb0:	b25a      	sxtb	r2, r3
 801ffb2:	687b      	ldr	r3, [r7, #4]
 801ffb4:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 801ffb6:	7bbb      	ldrb	r3, [r7, #14]
 801ffb8:	425b      	negs	r3, r3
 801ffba:	105b      	asrs	r3, r3, #1
 801ffbc:	b25a      	sxtb	r2, r3
 801ffbe:	687b      	ldr	r3, [r7, #4]
 801ffc0:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 801ffc2:	687b      	ldr	r3, [r7, #4]
 801ffc4:	2200      	movs	r2, #0
 801ffc6:	609a      	str	r2, [r3, #8]
            break;
 801ffc8:	e020      	b.n	802000c <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 801ffca:	7b3b      	ldrb	r3, [r7, #12]
 801ffcc:	425b      	negs	r3, r3
 801ffce:	105b      	asrs	r3, r3, #1
 801ffd0:	b25a      	sxtb	r2, r3
 801ffd2:	687b      	ldr	r3, [r7, #4]
 801ffd4:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 801ffd6:	7b7b      	ldrb	r3, [r7, #13]
 801ffd8:	b25b      	sxtb	r3, r3
 801ffda:	3302      	adds	r3, #2
 801ffdc:	109b      	asrs	r3, r3, #2
 801ffde:	b25a      	sxtb	r2, r3
 801ffe0:	687b      	ldr	r3, [r7, #4]
 801ffe2:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 801ffe4:	7bbb      	ldrb	r3, [r7, #14]
 801ffe6:	425b      	negs	r3, r3
 801ffe8:	105b      	asrs	r3, r3, #1
 801ffea:	b25a      	sxtb	r2, r3
 801ffec:	687b      	ldr	r3, [r7, #4]
 801ffee:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 801fff0:	4b09      	ldr	r3, [pc, #36]	; (8020018 <SUBGRF_GetPacketStatus+0xa4>)
 801fff2:	681a      	ldr	r2, [r3, #0]
 801fff4:	687b      	ldr	r3, [r7, #4]
 801fff6:	611a      	str	r2, [r3, #16]
            break;
 801fff8:	e008      	b.n	802000c <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 801fffa:	2214      	movs	r2, #20
 801fffc:	2100      	movs	r1, #0
 801fffe:	6878      	ldr	r0, [r7, #4]
 8020000:	f000 fa63 	bl	80204ca <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 8020004:	687b      	ldr	r3, [r7, #4]
 8020006:	220f      	movs	r2, #15
 8020008:	701a      	strb	r2, [r3, #0]
            break;
 802000a:	bf00      	nop
    }
}
 802000c:	bf00      	nop
 802000e:	3710      	adds	r7, #16
 8020010:	46bd      	mov	sp, r7
 8020012:	bd80      	pop	{r7, pc}
 8020014:	20001ca4 	.word	0x20001ca4
 8020018:	20001758 	.word	0x20001758

0802001c <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 802001c:	b580      	push	{r7, lr}
 802001e:	b082      	sub	sp, #8
 8020020:	af00      	add	r7, sp, #0
 8020022:	4603      	mov	r3, r0
 8020024:	460a      	mov	r2, r1
 8020026:	80fb      	strh	r3, [r7, #6]
 8020028:	4613      	mov	r3, r2
 802002a:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 802002c:	1d7a      	adds	r2, r7, #5
 802002e:	88f9      	ldrh	r1, [r7, #6]
 8020030:	2301      	movs	r3, #1
 8020032:	4803      	ldr	r0, [pc, #12]	; (8020040 <SUBGRF_WriteRegister+0x24>)
 8020034:	f7ed f888 	bl	800d148 <HAL_SUBGHZ_WriteRegisters>
}
 8020038:	bf00      	nop
 802003a:	3708      	adds	r7, #8
 802003c:	46bd      	mov	sp, r7
 802003e:	bd80      	pop	{r7, pc}
 8020040:	20001ca4 	.word	0x20001ca4

08020044 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 8020044:	b580      	push	{r7, lr}
 8020046:	b084      	sub	sp, #16
 8020048:	af00      	add	r7, sp, #0
 802004a:	4603      	mov	r3, r0
 802004c:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 802004e:	f107 020f 	add.w	r2, r7, #15
 8020052:	88f9      	ldrh	r1, [r7, #6]
 8020054:	2301      	movs	r3, #1
 8020056:	4804      	ldr	r0, [pc, #16]	; (8020068 <SUBGRF_ReadRegister+0x24>)
 8020058:	f7ed f8d5 	bl	800d206 <HAL_SUBGHZ_ReadRegisters>
    return data;
 802005c:	7bfb      	ldrb	r3, [r7, #15]
}
 802005e:	4618      	mov	r0, r3
 8020060:	3710      	adds	r7, #16
 8020062:	46bd      	mov	sp, r7
 8020064:	bd80      	pop	{r7, pc}
 8020066:	bf00      	nop
 8020068:	20001ca4 	.word	0x20001ca4

0802006c <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 802006c:	b580      	push	{r7, lr}
 802006e:	b082      	sub	sp, #8
 8020070:	af00      	add	r7, sp, #0
 8020072:	4603      	mov	r3, r0
 8020074:	6039      	str	r1, [r7, #0]
 8020076:	80fb      	strh	r3, [r7, #6]
 8020078:	4613      	mov	r3, r2
 802007a:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 802007c:	88bb      	ldrh	r3, [r7, #4]
 802007e:	88f9      	ldrh	r1, [r7, #6]
 8020080:	683a      	ldr	r2, [r7, #0]
 8020082:	4803      	ldr	r0, [pc, #12]	; (8020090 <SUBGRF_WriteRegisters+0x24>)
 8020084:	f7ed f860 	bl	800d148 <HAL_SUBGHZ_WriteRegisters>
}
 8020088:	bf00      	nop
 802008a:	3708      	adds	r7, #8
 802008c:	46bd      	mov	sp, r7
 802008e:	bd80      	pop	{r7, pc}
 8020090:	20001ca4 	.word	0x20001ca4

08020094 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8020094:	b580      	push	{r7, lr}
 8020096:	b082      	sub	sp, #8
 8020098:	af00      	add	r7, sp, #0
 802009a:	4603      	mov	r3, r0
 802009c:	6039      	str	r1, [r7, #0]
 802009e:	80fb      	strh	r3, [r7, #6]
 80200a0:	4613      	mov	r3, r2
 80200a2:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 80200a4:	88bb      	ldrh	r3, [r7, #4]
 80200a6:	88f9      	ldrh	r1, [r7, #6]
 80200a8:	683a      	ldr	r2, [r7, #0]
 80200aa:	4803      	ldr	r0, [pc, #12]	; (80200b8 <SUBGRF_ReadRegisters+0x24>)
 80200ac:	f7ed f8ab 	bl	800d206 <HAL_SUBGHZ_ReadRegisters>
}
 80200b0:	bf00      	nop
 80200b2:	3708      	adds	r7, #8
 80200b4:	46bd      	mov	sp, r7
 80200b6:	bd80      	pop	{r7, pc}
 80200b8:	20001ca4 	.word	0x20001ca4

080200bc <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 80200bc:	b580      	push	{r7, lr}
 80200be:	b082      	sub	sp, #8
 80200c0:	af00      	add	r7, sp, #0
 80200c2:	4603      	mov	r3, r0
 80200c4:	6039      	str	r1, [r7, #0]
 80200c6:	71fb      	strb	r3, [r7, #7]
 80200c8:	4613      	mov	r3, r2
 80200ca:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 80200cc:	79bb      	ldrb	r3, [r7, #6]
 80200ce:	b29b      	uxth	r3, r3
 80200d0:	79f9      	ldrb	r1, [r7, #7]
 80200d2:	683a      	ldr	r2, [r7, #0]
 80200d4:	4803      	ldr	r0, [pc, #12]	; (80200e4 <SUBGRF_WriteBuffer+0x28>)
 80200d6:	f7ed f9aa 	bl	800d42e <HAL_SUBGHZ_WriteBuffer>
}
 80200da:	bf00      	nop
 80200dc:	3708      	adds	r7, #8
 80200de:	46bd      	mov	sp, r7
 80200e0:	bd80      	pop	{r7, pc}
 80200e2:	bf00      	nop
 80200e4:	20001ca4 	.word	0x20001ca4

080200e8 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 80200e8:	b580      	push	{r7, lr}
 80200ea:	b082      	sub	sp, #8
 80200ec:	af00      	add	r7, sp, #0
 80200ee:	4603      	mov	r3, r0
 80200f0:	6039      	str	r1, [r7, #0]
 80200f2:	71fb      	strb	r3, [r7, #7]
 80200f4:	4613      	mov	r3, r2
 80200f6:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 80200f8:	79bb      	ldrb	r3, [r7, #6]
 80200fa:	b29b      	uxth	r3, r3
 80200fc:	79f9      	ldrb	r1, [r7, #7]
 80200fe:	683a      	ldr	r2, [r7, #0]
 8020100:	4803      	ldr	r0, [pc, #12]	; (8020110 <SUBGRF_ReadBuffer+0x28>)
 8020102:	f7ed f9e7 	bl	800d4d4 <HAL_SUBGHZ_ReadBuffer>
}
 8020106:	bf00      	nop
 8020108:	3708      	adds	r7, #8
 802010a:	46bd      	mov	sp, r7
 802010c:	bd80      	pop	{r7, pc}
 802010e:	bf00      	nop
 8020110:	20001ca4 	.word	0x20001ca4

08020114 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 8020114:	b580      	push	{r7, lr}
 8020116:	b084      	sub	sp, #16
 8020118:	af00      	add	r7, sp, #0
 802011a:	4603      	mov	r3, r0
 802011c:	460a      	mov	r2, r1
 802011e:	71fb      	strb	r3, [r7, #7]
 8020120:	4613      	mov	r3, r2
 8020122:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 8020124:	2301      	movs	r3, #1
 8020126:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 8020128:	79bb      	ldrb	r3, [r7, #6]
 802012a:	2b01      	cmp	r3, #1
 802012c:	d10d      	bne.n	802014a <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 802012e:	79fb      	ldrb	r3, [r7, #7]
 8020130:	2b01      	cmp	r3, #1
 8020132:	d104      	bne.n	802013e <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 8020134:	2302      	movs	r3, #2
 8020136:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 8020138:	2004      	movs	r0, #4
 802013a:	f000 f8df 	bl	80202fc <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 802013e:	79fb      	ldrb	r3, [r7, #7]
 8020140:	2b02      	cmp	r3, #2
 8020142:	d107      	bne.n	8020154 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 8020144:	2303      	movs	r3, #3
 8020146:	73fb      	strb	r3, [r7, #15]
 8020148:	e004      	b.n	8020154 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 802014a:	79bb      	ldrb	r3, [r7, #6]
 802014c:	2b00      	cmp	r3, #0
 802014e:	d101      	bne.n	8020154 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 8020150:	2301      	movs	r3, #1
 8020152:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 8020154:	7bfb      	ldrb	r3, [r7, #15]
 8020156:	4618      	mov	r0, r3
 8020158:	f7f0 f81a 	bl	8010190 <RBI_ConfigRFSwitch>
}
 802015c:	bf00      	nop
 802015e:	3710      	adds	r7, #16
 8020160:	46bd      	mov	sp, r7
 8020162:	bd80      	pop	{r7, pc}

08020164 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 8020164:	b580      	push	{r7, lr}
 8020166:	b084      	sub	sp, #16
 8020168:	af00      	add	r7, sp, #0
 802016a:	4603      	mov	r3, r0
 802016c:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 802016e:	2301      	movs	r3, #1
 8020170:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 8020172:	f7f0 f869 	bl	8010248 <RBI_GetTxConfig>
 8020176:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 8020178:	68bb      	ldr	r3, [r7, #8]
 802017a:	2b02      	cmp	r3, #2
 802017c:	d016      	beq.n	80201ac <SUBGRF_SetRfTxPower+0x48>
 802017e:	68bb      	ldr	r3, [r7, #8]
 8020180:	2b02      	cmp	r3, #2
 8020182:	dc16      	bgt.n	80201b2 <SUBGRF_SetRfTxPower+0x4e>
 8020184:	68bb      	ldr	r3, [r7, #8]
 8020186:	2b00      	cmp	r3, #0
 8020188:	d003      	beq.n	8020192 <SUBGRF_SetRfTxPower+0x2e>
 802018a:	68bb      	ldr	r3, [r7, #8]
 802018c:	2b01      	cmp	r3, #1
 802018e:	d00a      	beq.n	80201a6 <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 8020190:	e00f      	b.n	80201b2 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 8020192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8020196:	2b0f      	cmp	r3, #15
 8020198:	dd02      	ble.n	80201a0 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 802019a:	2302      	movs	r3, #2
 802019c:	73fb      	strb	r3, [r7, #15]
            break;
 802019e:	e009      	b.n	80201b4 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 80201a0:	2301      	movs	r3, #1
 80201a2:	73fb      	strb	r3, [r7, #15]
            break;
 80201a4:	e006      	b.n	80201b4 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 80201a6:	2301      	movs	r3, #1
 80201a8:	73fb      	strb	r3, [r7, #15]
            break;
 80201aa:	e003      	b.n	80201b4 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 80201ac:	2302      	movs	r3, #2
 80201ae:	73fb      	strb	r3, [r7, #15]
            break;
 80201b0:	e000      	b.n	80201b4 <SUBGRF_SetRfTxPower+0x50>
            break;
 80201b2:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 80201b4:	f997 1007 	ldrsb.w	r1, [r7, #7]
 80201b8:	7bfb      	ldrb	r3, [r7, #15]
 80201ba:	2202      	movs	r2, #2
 80201bc:	4618      	mov	r0, r3
 80201be:	f7ff fca3 	bl	801fb08 <SUBGRF_SetTxParams>

    return paSelect;
 80201c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80201c4:	4618      	mov	r0, r3
 80201c6:	3710      	adds	r7, #16
 80201c8:	46bd      	mov	sp, r7
 80201ca:	bd80      	pop	{r7, pc}

080201cc <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 80201cc:	b580      	push	{r7, lr}
 80201ce:	af00      	add	r7, sp, #0
    return ( uint32_t ) RBI_GetWakeUpTime();
 80201d0:	f7f0 f841 	bl	8010256 <RBI_GetWakeUpTime>
 80201d4:	4603      	mov	r3, r0
}
 80201d6:	4618      	mov	r0, r3
 80201d8:	bd80      	pop	{r7, pc}
	...

080201dc <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */ 
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 80201dc:	b580      	push	{r7, lr}
 80201de:	b082      	sub	sp, #8
 80201e0:	af00      	add	r7, sp, #0
 80201e2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 80201e4:	4b03      	ldr	r3, [pc, #12]	; (80201f4 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 80201e6:	681b      	ldr	r3, [r3, #0]
 80201e8:	2001      	movs	r0, #1
 80201ea:	4798      	blx	r3
}
 80201ec:	bf00      	nop
 80201ee:	3708      	adds	r7, #8
 80201f0:	46bd      	mov	sp, r7
 80201f2:	bd80      	pop	{r7, pc}
 80201f4:	20001760 	.word	0x20001760

080201f8 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 80201f8:	b580      	push	{r7, lr}
 80201fa:	b082      	sub	sp, #8
 80201fc:	af00      	add	r7, sp, #0
 80201fe:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 8020200:	4b03      	ldr	r3, [pc, #12]	; (8020210 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 8020202:	681b      	ldr	r3, [r3, #0]
 8020204:	2002      	movs	r0, #2
 8020206:	4798      	blx	r3
}
 8020208:	bf00      	nop
 802020a:	3708      	adds	r7, #8
 802020c:	46bd      	mov	sp, r7
 802020e:	bd80      	pop	{r7, pc}
 8020210:	20001760 	.word	0x20001760

08020214 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 8020214:	b580      	push	{r7, lr}
 8020216:	b082      	sub	sp, #8
 8020218:	af00      	add	r7, sp, #0
 802021a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 802021c:	4b03      	ldr	r3, [pc, #12]	; (802022c <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 802021e:	681b      	ldr	r3, [r3, #0]
 8020220:	2040      	movs	r0, #64	; 0x40
 8020222:	4798      	blx	r3
}
 8020224:	bf00      	nop
 8020226:	3708      	adds	r7, #8
 8020228:	46bd      	mov	sp, r7
 802022a:	bd80      	pop	{r7, pc}
 802022c:	20001760 	.word	0x20001760

08020230 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 8020230:	b580      	push	{r7, lr}
 8020232:	b082      	sub	sp, #8
 8020234:	af00      	add	r7, sp, #0
 8020236:	6078      	str	r0, [r7, #4]
 8020238:	460b      	mov	r3, r1
 802023a:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 802023c:	78fb      	ldrb	r3, [r7, #3]
 802023e:	2b00      	cmp	r3, #0
 8020240:	d002      	beq.n	8020248 <HAL_SUBGHZ_CADStatusCallback+0x18>
 8020242:	2b01      	cmp	r3, #1
 8020244:	d005      	beq.n	8020252 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 8020246:	e00a      	b.n	802025e <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 8020248:	4b07      	ldr	r3, [pc, #28]	; (8020268 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 802024a:	681b      	ldr	r3, [r3, #0]
 802024c:	2080      	movs	r0, #128	; 0x80
 802024e:	4798      	blx	r3
            break;
 8020250:	e005      	b.n	802025e <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 8020252:	4b05      	ldr	r3, [pc, #20]	; (8020268 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8020254:	681b      	ldr	r3, [r3, #0]
 8020256:	f44f 7080 	mov.w	r0, #256	; 0x100
 802025a:	4798      	blx	r3
            break;
 802025c:	bf00      	nop
    }
}
 802025e:	bf00      	nop
 8020260:	3708      	adds	r7, #8
 8020262:	46bd      	mov	sp, r7
 8020264:	bd80      	pop	{r7, pc}
 8020266:	bf00      	nop
 8020268:	20001760 	.word	0x20001760

0802026c <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 802026c:	b580      	push	{r7, lr}
 802026e:	b082      	sub	sp, #8
 8020270:	af00      	add	r7, sp, #0
 8020272:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 8020274:	4b04      	ldr	r3, [pc, #16]	; (8020288 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 8020276:	681b      	ldr	r3, [r3, #0]
 8020278:	f44f 7000 	mov.w	r0, #512	; 0x200
 802027c:	4798      	blx	r3
}
 802027e:	bf00      	nop
 8020280:	3708      	adds	r7, #8
 8020282:	46bd      	mov	sp, r7
 8020284:	bd80      	pop	{r7, pc}
 8020286:	bf00      	nop
 8020288:	20001760 	.word	0x20001760

0802028c <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 802028c:	b580      	push	{r7, lr}
 802028e:	b082      	sub	sp, #8
 8020290:	af00      	add	r7, sp, #0
 8020292:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 8020294:	4b03      	ldr	r3, [pc, #12]	; (80202a4 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 8020296:	681b      	ldr	r3, [r3, #0]
 8020298:	2020      	movs	r0, #32
 802029a:	4798      	blx	r3
}
 802029c:	bf00      	nop
 802029e:	3708      	adds	r7, #8
 80202a0:	46bd      	mov	sp, r7
 80202a2:	bd80      	pop	{r7, pc}
 80202a4:	20001760 	.word	0x20001760

080202a8 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 80202a8:	b580      	push	{r7, lr}
 80202aa:	b082      	sub	sp, #8
 80202ac:	af00      	add	r7, sp, #0
 80202ae:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 80202b0:	4b03      	ldr	r3, [pc, #12]	; (80202c0 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 80202b2:	681b      	ldr	r3, [r3, #0]
 80202b4:	2004      	movs	r0, #4
 80202b6:	4798      	blx	r3
}
 80202b8:	bf00      	nop
 80202ba:	3708      	adds	r7, #8
 80202bc:	46bd      	mov	sp, r7
 80202be:	bd80      	pop	{r7, pc}
 80202c0:	20001760 	.word	0x20001760

080202c4 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 80202c4:	b580      	push	{r7, lr}
 80202c6:	b082      	sub	sp, #8
 80202c8:	af00      	add	r7, sp, #0
 80202ca:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 80202cc:	4b03      	ldr	r3, [pc, #12]	; (80202dc <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 80202ce:	681b      	ldr	r3, [r3, #0]
 80202d0:	2008      	movs	r0, #8
 80202d2:	4798      	blx	r3
}
 80202d4:	bf00      	nop
 80202d6:	3708      	adds	r7, #8
 80202d8:	46bd      	mov	sp, r7
 80202da:	bd80      	pop	{r7, pc}
 80202dc:	20001760 	.word	0x20001760

080202e0 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 80202e0:	b580      	push	{r7, lr}
 80202e2:	b082      	sub	sp, #8
 80202e4:	af00      	add	r7, sp, #0
 80202e6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 80202e8:	4b03      	ldr	r3, [pc, #12]	; (80202f8 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 80202ea:	681b      	ldr	r3, [r3, #0]
 80202ec:	2010      	movs	r0, #16
 80202ee:	4798      	blx	r3
}
 80202f0:	bf00      	nop
 80202f2:	3708      	adds	r7, #8
 80202f4:	46bd      	mov	sp, r7
 80202f6:	bd80      	pop	{r7, pc}
 80202f8:	20001760 	.word	0x20001760

080202fc <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 80202fc:	b580      	push	{r7, lr}
 80202fe:	b084      	sub	sp, #16
 8020300:	af00      	add	r7, sp, #0
 8020302:	4603      	mov	r3, r0
 8020304:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 8020306:	f7ef ffb4 	bl	8010272 <RBI_IsDCDC>
 802030a:	4603      	mov	r3, r0
 802030c:	2b01      	cmp	r3, #1
 802030e:	d112      	bne.n	8020336 <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 8020310:	f640 1023 	movw	r0, #2339	; 0x923
 8020314:	f7ff fe96 	bl	8020044 <SUBGRF_ReadRegister>
 8020318:	4603      	mov	r3, r0
 802031a:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 802031c:	7bfb      	ldrb	r3, [r7, #15]
 802031e:	f023 0306 	bic.w	r3, r3, #6
 8020322:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 8020324:	7bfa      	ldrb	r2, [r7, #15]
 8020326:	79fb      	ldrb	r3, [r7, #7]
 8020328:	4313      	orrs	r3, r2
 802032a:	b2db      	uxtb	r3, r3
 802032c:	4619      	mov	r1, r3
 802032e:	f640 1023 	movw	r0, #2339	; 0x923
 8020332:	f7ff fe73 	bl	802001c <SUBGRF_WriteRegister>
  }
}
 8020336:	bf00      	nop
 8020338:	3710      	adds	r7, #16
 802033a:	46bd      	mov	sp, r7
 802033c:	bd80      	pop	{r7, pc}
	...

08020340 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8020340:	b480      	push	{r7}
 8020342:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8020344:	4b04      	ldr	r3, [pc, #16]	; (8020358 <UTIL_LPM_Init+0x18>)
 8020346:	2200      	movs	r2, #0
 8020348:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 802034a:	4b04      	ldr	r3, [pc, #16]	; (802035c <UTIL_LPM_Init+0x1c>)
 802034c:	2200      	movs	r2, #0
 802034e:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8020350:	bf00      	nop
 8020352:	46bd      	mov	sp, r7
 8020354:	bc80      	pop	{r7}
 8020356:	4770      	bx	lr
 8020358:	20001764 	.word	0x20001764
 802035c:	20001768 	.word	0x20001768

08020360 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8020360:	b480      	push	{r7}
 8020362:	b087      	sub	sp, #28
 8020364:	af00      	add	r7, sp, #0
 8020366:	6078      	str	r0, [r7, #4]
 8020368:	460b      	mov	r3, r1
 802036a:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 802036c:	f3ef 8310 	mrs	r3, PRIMASK
 8020370:	613b      	str	r3, [r7, #16]
  return(result);
 8020372:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8020374:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8020376:	b672      	cpsid	i
}
 8020378:	bf00      	nop
  
  switch( state )
 802037a:	78fb      	ldrb	r3, [r7, #3]
 802037c:	2b00      	cmp	r3, #0
 802037e:	d008      	beq.n	8020392 <UTIL_LPM_SetStopMode+0x32>
 8020380:	2b01      	cmp	r3, #1
 8020382:	d10e      	bne.n	80203a2 <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 8020384:	4b0d      	ldr	r3, [pc, #52]	; (80203bc <UTIL_LPM_SetStopMode+0x5c>)
 8020386:	681a      	ldr	r2, [r3, #0]
 8020388:	687b      	ldr	r3, [r7, #4]
 802038a:	4313      	orrs	r3, r2
 802038c:	4a0b      	ldr	r2, [pc, #44]	; (80203bc <UTIL_LPM_SetStopMode+0x5c>)
 802038e:	6013      	str	r3, [r2, #0]
      break;
 8020390:	e008      	b.n	80203a4 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 8020392:	687b      	ldr	r3, [r7, #4]
 8020394:	43da      	mvns	r2, r3
 8020396:	4b09      	ldr	r3, [pc, #36]	; (80203bc <UTIL_LPM_SetStopMode+0x5c>)
 8020398:	681b      	ldr	r3, [r3, #0]
 802039a:	4013      	ands	r3, r2
 802039c:	4a07      	ldr	r2, [pc, #28]	; (80203bc <UTIL_LPM_SetStopMode+0x5c>)
 802039e:	6013      	str	r3, [r2, #0]
      break;
 80203a0:	e000      	b.n	80203a4 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 80203a2:	bf00      	nop
 80203a4:	697b      	ldr	r3, [r7, #20]
 80203a6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80203a8:	68fb      	ldr	r3, [r7, #12]
 80203aa:	f383 8810 	msr	PRIMASK, r3
}
 80203ae:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 80203b0:	bf00      	nop
 80203b2:	371c      	adds	r7, #28
 80203b4:	46bd      	mov	sp, r7
 80203b6:	bc80      	pop	{r7}
 80203b8:	4770      	bx	lr
 80203ba:	bf00      	nop
 80203bc:	20001764 	.word	0x20001764

080203c0 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 80203c0:	b480      	push	{r7}
 80203c2:	b087      	sub	sp, #28
 80203c4:	af00      	add	r7, sp, #0
 80203c6:	6078      	str	r0, [r7, #4]
 80203c8:	460b      	mov	r3, r1
 80203ca:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80203cc:	f3ef 8310 	mrs	r3, PRIMASK
 80203d0:	613b      	str	r3, [r7, #16]
  return(result);
 80203d2:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 80203d4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80203d6:	b672      	cpsid	i
}
 80203d8:	bf00      	nop
  
  switch(state)
 80203da:	78fb      	ldrb	r3, [r7, #3]
 80203dc:	2b00      	cmp	r3, #0
 80203de:	d008      	beq.n	80203f2 <UTIL_LPM_SetOffMode+0x32>
 80203e0:	2b01      	cmp	r3, #1
 80203e2:	d10e      	bne.n	8020402 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 80203e4:	4b0d      	ldr	r3, [pc, #52]	; (802041c <UTIL_LPM_SetOffMode+0x5c>)
 80203e6:	681a      	ldr	r2, [r3, #0]
 80203e8:	687b      	ldr	r3, [r7, #4]
 80203ea:	4313      	orrs	r3, r2
 80203ec:	4a0b      	ldr	r2, [pc, #44]	; (802041c <UTIL_LPM_SetOffMode+0x5c>)
 80203ee:	6013      	str	r3, [r2, #0]
      break;
 80203f0:	e008      	b.n	8020404 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 80203f2:	687b      	ldr	r3, [r7, #4]
 80203f4:	43da      	mvns	r2, r3
 80203f6:	4b09      	ldr	r3, [pc, #36]	; (802041c <UTIL_LPM_SetOffMode+0x5c>)
 80203f8:	681b      	ldr	r3, [r3, #0]
 80203fa:	4013      	ands	r3, r2
 80203fc:	4a07      	ldr	r2, [pc, #28]	; (802041c <UTIL_LPM_SetOffMode+0x5c>)
 80203fe:	6013      	str	r3, [r2, #0]
      break;
 8020400:	e000      	b.n	8020404 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 8020402:	bf00      	nop
 8020404:	697b      	ldr	r3, [r7, #20]
 8020406:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020408:	68fb      	ldr	r3, [r7, #12]
 802040a:	f383 8810 	msr	PRIMASK, r3
}
 802040e:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8020410:	bf00      	nop
 8020412:	371c      	adds	r7, #28
 8020414:	46bd      	mov	sp, r7
 8020416:	bc80      	pop	{r7}
 8020418:	4770      	bx	lr
 802041a:	bf00      	nop
 802041c:	20001768 	.word	0x20001768

08020420 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 8020420:	b580      	push	{r7, lr}
 8020422:	b084      	sub	sp, #16
 8020424:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8020426:	f3ef 8310 	mrs	r3, PRIMASK
 802042a:	60bb      	str	r3, [r7, #8]
  return(result);
 802042c:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 802042e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8020430:	b672      	cpsid	i
}
 8020432:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 8020434:	4b12      	ldr	r3, [pc, #72]	; (8020480 <UTIL_LPM_EnterLowPower+0x60>)
 8020436:	681b      	ldr	r3, [r3, #0]
 8020438:	2b00      	cmp	r3, #0
 802043a:	d006      	beq.n	802044a <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 802043c:	4b11      	ldr	r3, [pc, #68]	; (8020484 <UTIL_LPM_EnterLowPower+0x64>)
 802043e:	681b      	ldr	r3, [r3, #0]
 8020440:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 8020442:	4b10      	ldr	r3, [pc, #64]	; (8020484 <UTIL_LPM_EnterLowPower+0x64>)
 8020444:	685b      	ldr	r3, [r3, #4]
 8020446:	4798      	blx	r3
 8020448:	e010      	b.n	802046c <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 802044a:	4b0f      	ldr	r3, [pc, #60]	; (8020488 <UTIL_LPM_EnterLowPower+0x68>)
 802044c:	681b      	ldr	r3, [r3, #0]
 802044e:	2b00      	cmp	r3, #0
 8020450:	d006      	beq.n	8020460 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 8020452:	4b0c      	ldr	r3, [pc, #48]	; (8020484 <UTIL_LPM_EnterLowPower+0x64>)
 8020454:	689b      	ldr	r3, [r3, #8]
 8020456:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 8020458:	4b0a      	ldr	r3, [pc, #40]	; (8020484 <UTIL_LPM_EnterLowPower+0x64>)
 802045a:	68db      	ldr	r3, [r3, #12]
 802045c:	4798      	blx	r3
 802045e:	e005      	b.n	802046c <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 8020460:	4b08      	ldr	r3, [pc, #32]	; (8020484 <UTIL_LPM_EnterLowPower+0x64>)
 8020462:	691b      	ldr	r3, [r3, #16]
 8020464:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 8020466:	4b07      	ldr	r3, [pc, #28]	; (8020484 <UTIL_LPM_EnterLowPower+0x64>)
 8020468:	695b      	ldr	r3, [r3, #20]
 802046a:	4798      	blx	r3
 802046c:	68fb      	ldr	r3, [r7, #12]
 802046e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020470:	687b      	ldr	r3, [r7, #4]
 8020472:	f383 8810 	msr	PRIMASK, r3
}
 8020476:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 8020478:	bf00      	nop
 802047a:	3710      	adds	r7, #16
 802047c:	46bd      	mov	sp, r7
 802047e:	bd80      	pop	{r7, pc}
 8020480:	20001764 	.word	0x20001764
 8020484:	08026178 	.word	0x08026178
 8020488:	20001768 	.word	0x20001768

0802048c <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 802048c:	b480      	push	{r7}
 802048e:	b087      	sub	sp, #28
 8020490:	af00      	add	r7, sp, #0
 8020492:	60f8      	str	r0, [r7, #12]
 8020494:	60b9      	str	r1, [r7, #8]
 8020496:	4613      	mov	r3, r2
 8020498:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 802049a:	68fb      	ldr	r3, [r7, #12]
 802049c:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 802049e:	68bb      	ldr	r3, [r7, #8]
 80204a0:	613b      	str	r3, [r7, #16]

  while( size-- )
 80204a2:	e007      	b.n	80204b4 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 80204a4:	693a      	ldr	r2, [r7, #16]
 80204a6:	1c53      	adds	r3, r2, #1
 80204a8:	613b      	str	r3, [r7, #16]
 80204aa:	697b      	ldr	r3, [r7, #20]
 80204ac:	1c59      	adds	r1, r3, #1
 80204ae:	6179      	str	r1, [r7, #20]
 80204b0:	7812      	ldrb	r2, [r2, #0]
 80204b2:	701a      	strb	r2, [r3, #0]
  while( size-- )
 80204b4:	88fb      	ldrh	r3, [r7, #6]
 80204b6:	1e5a      	subs	r2, r3, #1
 80204b8:	80fa      	strh	r2, [r7, #6]
 80204ba:	2b00      	cmp	r3, #0
 80204bc:	d1f2      	bne.n	80204a4 <UTIL_MEM_cpy_8+0x18>
    }
}
 80204be:	bf00      	nop
 80204c0:	bf00      	nop
 80204c2:	371c      	adds	r7, #28
 80204c4:	46bd      	mov	sp, r7
 80204c6:	bc80      	pop	{r7}
 80204c8:	4770      	bx	lr

080204ca <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 80204ca:	b480      	push	{r7}
 80204cc:	b085      	sub	sp, #20
 80204ce:	af00      	add	r7, sp, #0
 80204d0:	6078      	str	r0, [r7, #4]
 80204d2:	460b      	mov	r3, r1
 80204d4:	70fb      	strb	r3, [r7, #3]
 80204d6:	4613      	mov	r3, r2
 80204d8:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 80204da:	687b      	ldr	r3, [r7, #4]
 80204dc:	60fb      	str	r3, [r7, #12]
  while( size-- )
 80204de:	e004      	b.n	80204ea <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 80204e0:	68fb      	ldr	r3, [r7, #12]
 80204e2:	1c5a      	adds	r2, r3, #1
 80204e4:	60fa      	str	r2, [r7, #12]
 80204e6:	78fa      	ldrb	r2, [r7, #3]
 80204e8:	701a      	strb	r2, [r3, #0]
  while( size-- )
 80204ea:	883b      	ldrh	r3, [r7, #0]
 80204ec:	1e5a      	subs	r2, r3, #1
 80204ee:	803a      	strh	r2, [r7, #0]
 80204f0:	2b00      	cmp	r3, #0
 80204f2:	d1f5      	bne.n	80204e0 <UTIL_MEM_set_8+0x16>
  }
}
 80204f4:	bf00      	nop
 80204f6:	bf00      	nop
 80204f8:	3714      	adds	r7, #20
 80204fa:	46bd      	mov	sp, r7
 80204fc:	bc80      	pop	{r7}
 80204fe:	4770      	bx	lr

08020500 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 8020500:	b082      	sub	sp, #8
 8020502:	b480      	push	{r7}
 8020504:	b087      	sub	sp, #28
 8020506:	af00      	add	r7, sp, #0
 8020508:	60f8      	str	r0, [r7, #12]
 802050a:	1d38      	adds	r0, r7, #4
 802050c:	e880 0006 	stmia.w	r0, {r1, r2}
 8020510:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 8020512:	2300      	movs	r3, #0
 8020514:	613b      	str	r3, [r7, #16]
 8020516:	2300      	movs	r3, #0
 8020518:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 802051a:	687a      	ldr	r2, [r7, #4]
 802051c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802051e:	4413      	add	r3, r2
 8020520:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 8020522:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8020526:	b29a      	uxth	r2, r3
 8020528:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 802052c:	b29b      	uxth	r3, r3
 802052e:	4413      	add	r3, r2
 8020530:	b29b      	uxth	r3, r3
 8020532:	b21b      	sxth	r3, r3
 8020534:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 8020536:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 802053a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 802053e:	db0a      	blt.n	8020556 <SysTimeAdd+0x56>
  {
    c.Seconds++;
 8020540:	693b      	ldr	r3, [r7, #16]
 8020542:	3301      	adds	r3, #1
 8020544:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 8020546:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 802054a:	b29b      	uxth	r3, r3
 802054c:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8020550:	b29b      	uxth	r3, r3
 8020552:	b21b      	sxth	r3, r3
 8020554:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 8020556:	68fb      	ldr	r3, [r7, #12]
 8020558:	461a      	mov	r2, r3
 802055a:	f107 0310 	add.w	r3, r7, #16
 802055e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8020562:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8020566:	68f8      	ldr	r0, [r7, #12]
 8020568:	371c      	adds	r7, #28
 802056a:	46bd      	mov	sp, r7
 802056c:	bc80      	pop	{r7}
 802056e:	b002      	add	sp, #8
 8020570:	4770      	bx	lr

08020572 <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 8020572:	b082      	sub	sp, #8
 8020574:	b480      	push	{r7}
 8020576:	b087      	sub	sp, #28
 8020578:	af00      	add	r7, sp, #0
 802057a:	60f8      	str	r0, [r7, #12]
 802057c:	1d38      	adds	r0, r7, #4
 802057e:	e880 0006 	stmia.w	r0, {r1, r2}
 8020582:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 8020584:	2300      	movs	r3, #0
 8020586:	613b      	str	r3, [r7, #16]
 8020588:	2300      	movs	r3, #0
 802058a:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 802058c:	687a      	ldr	r2, [r7, #4]
 802058e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020590:	1ad3      	subs	r3, r2, r3
 8020592:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 8020594:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8020598:	b29a      	uxth	r2, r3
 802059a:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 802059e:	b29b      	uxth	r3, r3
 80205a0:	1ad3      	subs	r3, r2, r3
 80205a2:	b29b      	uxth	r3, r3
 80205a4:	b21b      	sxth	r3, r3
 80205a6:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 80205a8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80205ac:	2b00      	cmp	r3, #0
 80205ae:	da0a      	bge.n	80205c6 <SysTimeSub+0x54>
  {
    c.Seconds--;
 80205b0:	693b      	ldr	r3, [r7, #16]
 80205b2:	3b01      	subs	r3, #1
 80205b4:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 80205b6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80205ba:	b29b      	uxth	r3, r3
 80205bc:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80205c0:	b29b      	uxth	r3, r3
 80205c2:	b21b      	sxth	r3, r3
 80205c4:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 80205c6:	68fb      	ldr	r3, [r7, #12]
 80205c8:	461a      	mov	r2, r3
 80205ca:	f107 0310 	add.w	r3, r7, #16
 80205ce:	e893 0003 	ldmia.w	r3, {r0, r1}
 80205d2:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80205d6:	68f8      	ldr	r0, [r7, #12]
 80205d8:	371c      	adds	r7, #28
 80205da:	46bd      	mov	sp, r7
 80205dc:	bc80      	pop	{r7}
 80205de:	b002      	add	sp, #8
 80205e0:	4770      	bx	lr
	...

080205e4 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 80205e4:	b580      	push	{r7, lr}
 80205e6:	b088      	sub	sp, #32
 80205e8:	af02      	add	r7, sp, #8
 80205ea:	463b      	mov	r3, r7
 80205ec:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 80205f0:	2300      	movs	r3, #0
 80205f2:	60bb      	str	r3, [r7, #8]
 80205f4:	2300      	movs	r3, #0
 80205f6:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 80205f8:	4b10      	ldr	r3, [pc, #64]	; (802063c <SysTimeSet+0x58>)
 80205fa:	691b      	ldr	r3, [r3, #16]
 80205fc:	f107 0208 	add.w	r2, r7, #8
 8020600:	3204      	adds	r2, #4
 8020602:	4610      	mov	r0, r2
 8020604:	4798      	blx	r3
 8020606:	4603      	mov	r3, r0
 8020608:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 802060a:	f107 0010 	add.w	r0, r7, #16
 802060e:	68fb      	ldr	r3, [r7, #12]
 8020610:	9300      	str	r3, [sp, #0]
 8020612:	68bb      	ldr	r3, [r7, #8]
 8020614:	463a      	mov	r2, r7
 8020616:	ca06      	ldmia	r2, {r1, r2}
 8020618:	f7ff ffab 	bl	8020572 <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 802061c:	4b07      	ldr	r3, [pc, #28]	; (802063c <SysTimeSet+0x58>)
 802061e:	681b      	ldr	r3, [r3, #0]
 8020620:	693a      	ldr	r2, [r7, #16]
 8020622:	4610      	mov	r0, r2
 8020624:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 8020626:	4b05      	ldr	r3, [pc, #20]	; (802063c <SysTimeSet+0x58>)
 8020628:	689b      	ldr	r3, [r3, #8]
 802062a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 802062e:	4610      	mov	r0, r2
 8020630:	4798      	blx	r3
}
 8020632:	bf00      	nop
 8020634:	3718      	adds	r7, #24
 8020636:	46bd      	mov	sp, r7
 8020638:	bd80      	pop	{r7, pc}
 802063a:	bf00      	nop
 802063c:	0802625c 	.word	0x0802625c

08020640 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 8020640:	b580      	push	{r7, lr}
 8020642:	b08a      	sub	sp, #40	; 0x28
 8020644:	af02      	add	r7, sp, #8
 8020646:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8020648:	2300      	movs	r3, #0
 802064a:	61bb      	str	r3, [r7, #24]
 802064c:	2300      	movs	r3, #0
 802064e:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 8020650:	2300      	movs	r3, #0
 8020652:	613b      	str	r3, [r7, #16]
 8020654:	2300      	movs	r3, #0
 8020656:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8020658:	4b14      	ldr	r3, [pc, #80]	; (80206ac <SysTimeGet+0x6c>)
 802065a:	691b      	ldr	r3, [r3, #16]
 802065c:	f107 0218 	add.w	r2, r7, #24
 8020660:	3204      	adds	r2, #4
 8020662:	4610      	mov	r0, r2
 8020664:	4798      	blx	r3
 8020666:	4603      	mov	r3, r0
 8020668:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 802066a:	4b10      	ldr	r3, [pc, #64]	; (80206ac <SysTimeGet+0x6c>)
 802066c:	68db      	ldr	r3, [r3, #12]
 802066e:	4798      	blx	r3
 8020670:	4603      	mov	r3, r0
 8020672:	b21b      	sxth	r3, r3
 8020674:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8020676:	4b0d      	ldr	r3, [pc, #52]	; (80206ac <SysTimeGet+0x6c>)
 8020678:	685b      	ldr	r3, [r3, #4]
 802067a:	4798      	blx	r3
 802067c:	4603      	mov	r3, r0
 802067e:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 8020680:	f107 0010 	add.w	r0, r7, #16
 8020684:	69fb      	ldr	r3, [r7, #28]
 8020686:	9300      	str	r3, [sp, #0]
 8020688:	69bb      	ldr	r3, [r7, #24]
 802068a:	f107 0208 	add.w	r2, r7, #8
 802068e:	ca06      	ldmia	r2, {r1, r2}
 8020690:	f7ff ff36 	bl	8020500 <SysTimeAdd>

  return sysTime;
 8020694:	687b      	ldr	r3, [r7, #4]
 8020696:	461a      	mov	r2, r3
 8020698:	f107 0310 	add.w	r3, r7, #16
 802069c:	e893 0003 	ldmia.w	r3, {r0, r1}
 80206a0:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80206a4:	6878      	ldr	r0, [r7, #4]
 80206a6:	3720      	adds	r7, #32
 80206a8:	46bd      	mov	sp, r7
 80206aa:	bd80      	pop	{r7, pc}
 80206ac:	0802625c 	.word	0x0802625c

080206b0 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 80206b0:	b580      	push	{r7, lr}
 80206b2:	b084      	sub	sp, #16
 80206b4:	af00      	add	r7, sp, #0
 80206b6:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 80206b8:	2300      	movs	r3, #0
 80206ba:	60bb      	str	r3, [r7, #8]
 80206bc:	2300      	movs	r3, #0
 80206be:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 80206c0:	4b0a      	ldr	r3, [pc, #40]	; (80206ec <SysTimeGetMcuTime+0x3c>)
 80206c2:	691b      	ldr	r3, [r3, #16]
 80206c4:	f107 0208 	add.w	r2, r7, #8
 80206c8:	3204      	adds	r2, #4
 80206ca:	4610      	mov	r0, r2
 80206cc:	4798      	blx	r3
 80206ce:	4603      	mov	r3, r0
 80206d0:	60bb      	str	r3, [r7, #8]
  
  return calendarTime;
 80206d2:	687b      	ldr	r3, [r7, #4]
 80206d4:	461a      	mov	r2, r3
 80206d6:	f107 0308 	add.w	r3, r7, #8
 80206da:	e893 0003 	ldmia.w	r3, {r0, r1}
 80206de:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80206e2:	6878      	ldr	r0, [r7, #4]
 80206e4:	3710      	adds	r7, #16
 80206e6:	46bd      	mov	sp, r7
 80206e8:	bd80      	pop	{r7, pc}
 80206ea:	bf00      	nop
 80206ec:	0802625c 	.word	0x0802625c

080206f0 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 80206f0:	b480      	push	{r7}
 80206f2:	b085      	sub	sp, #20
 80206f4:	af00      	add	r7, sp, #0
 80206f6:	6078      	str	r0, [r7, #4]
  int i = 0;
 80206f8:	2300      	movs	r3, #0
 80206fa:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 80206fc:	e00e      	b.n	802071c <ee_skip_atoi+0x2c>
 80206fe:	68fa      	ldr	r2, [r7, #12]
 8020700:	4613      	mov	r3, r2
 8020702:	009b      	lsls	r3, r3, #2
 8020704:	4413      	add	r3, r2
 8020706:	005b      	lsls	r3, r3, #1
 8020708:	4618      	mov	r0, r3
 802070a:	687b      	ldr	r3, [r7, #4]
 802070c:	681b      	ldr	r3, [r3, #0]
 802070e:	1c59      	adds	r1, r3, #1
 8020710:	687a      	ldr	r2, [r7, #4]
 8020712:	6011      	str	r1, [r2, #0]
 8020714:	781b      	ldrb	r3, [r3, #0]
 8020716:	4403      	add	r3, r0
 8020718:	3b30      	subs	r3, #48	; 0x30
 802071a:	60fb      	str	r3, [r7, #12]
 802071c:	687b      	ldr	r3, [r7, #4]
 802071e:	681b      	ldr	r3, [r3, #0]
 8020720:	781b      	ldrb	r3, [r3, #0]
 8020722:	2b2f      	cmp	r3, #47	; 0x2f
 8020724:	d904      	bls.n	8020730 <ee_skip_atoi+0x40>
 8020726:	687b      	ldr	r3, [r7, #4]
 8020728:	681b      	ldr	r3, [r3, #0]
 802072a:	781b      	ldrb	r3, [r3, #0]
 802072c:	2b39      	cmp	r3, #57	; 0x39
 802072e:	d9e6      	bls.n	80206fe <ee_skip_atoi+0xe>
  return i;
 8020730:	68fb      	ldr	r3, [r7, #12]
}
 8020732:	4618      	mov	r0, r3
 8020734:	3714      	adds	r7, #20
 8020736:	46bd      	mov	sp, r7
 8020738:	bc80      	pop	{r7}
 802073a:	4770      	bx	lr

0802073c <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 802073c:	b480      	push	{r7}
 802073e:	b099      	sub	sp, #100	; 0x64
 8020740:	af00      	add	r7, sp, #0
 8020742:	60f8      	str	r0, [r7, #12]
 8020744:	60b9      	str	r1, [r7, #8]
 8020746:	607a      	str	r2, [r7, #4]
 8020748:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 802074a:	4b72      	ldr	r3, [pc, #456]	; (8020914 <ee_number+0x1d8>)
 802074c:	681b      	ldr	r3, [r3, #0]
 802074e:	65bb      	str	r3, [r7, #88]	; 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 8020750:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8020752:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8020756:	2b00      	cmp	r3, #0
 8020758:	d002      	beq.n	8020760 <ee_number+0x24>
 802075a:	4b6f      	ldr	r3, [pc, #444]	; (8020918 <ee_number+0x1dc>)
 802075c:	681b      	ldr	r3, [r3, #0]
 802075e:	65bb      	str	r3, [r7, #88]	; 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 8020760:	683b      	ldr	r3, [r7, #0]
 8020762:	2b01      	cmp	r3, #1
 8020764:	dd02      	ble.n	802076c <ee_number+0x30>
 8020766:	683b      	ldr	r3, [r7, #0]
 8020768:	2b24      	cmp	r3, #36	; 0x24
 802076a:	dd01      	ble.n	8020770 <ee_number+0x34>
 802076c:	2300      	movs	r3, #0
 802076e:	e0cc      	b.n	802090a <ee_number+0x1ce>
  
  c = (type & ZEROPAD) ? '0' : ' ';
 8020770:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8020772:	f003 0301 	and.w	r3, r3, #1
 8020776:	2b00      	cmp	r3, #0
 8020778:	d001      	beq.n	802077e <ee_number+0x42>
 802077a:	2330      	movs	r3, #48	; 0x30
 802077c:	e000      	b.n	8020780 <ee_number+0x44>
 802077e:	2320      	movs	r3, #32
 8020780:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  sign = 0;
 8020784:	2300      	movs	r3, #0
 8020786:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  if (type & SIGN)
 802078a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 802078c:	f003 0302 	and.w	r3, r3, #2
 8020790:	2b00      	cmp	r3, #0
 8020792:	d00b      	beq.n	80207ac <ee_number+0x70>
  {
    if (num < 0)
 8020794:	687b      	ldr	r3, [r7, #4]
 8020796:	2b00      	cmp	r3, #0
 8020798:	da08      	bge.n	80207ac <ee_number+0x70>
    {
      sign = '-';
 802079a:	232d      	movs	r3, #45	; 0x2d
 802079c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
      num = -num;
 80207a0:	687b      	ldr	r3, [r7, #4]
 80207a2:	425b      	negs	r3, r3
 80207a4:	607b      	str	r3, [r7, #4]
      size--;
 80207a6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80207a8:	3b01      	subs	r3, #1
 80207aa:	66bb      	str	r3, [r7, #104]	; 0x68
    else if (base == 8)
      size--;
  }
#endif
  
  i = 0;
 80207ac:	2300      	movs	r3, #0
 80207ae:	657b      	str	r3, [r7, #84]	; 0x54

  if (num == 0)
 80207b0:	687b      	ldr	r3, [r7, #4]
 80207b2:	2b00      	cmp	r3, #0
 80207b4:	d120      	bne.n	80207f8 <ee_number+0xbc>
    tmp[i++] = '0';
 80207b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80207b8:	1c5a      	adds	r2, r3, #1
 80207ba:	657a      	str	r2, [r7, #84]	; 0x54
 80207bc:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80207c0:	4413      	add	r3, r2
 80207c2:	2230      	movs	r2, #48	; 0x30
 80207c4:	f803 2c50 	strb.w	r2, [r3, #-80]
 80207c8:	e019      	b.n	80207fe <ee_number+0xc2>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 80207ca:	687b      	ldr	r3, [r7, #4]
 80207cc:	683a      	ldr	r2, [r7, #0]
 80207ce:	fbb3 f1f2 	udiv	r1, r3, r2
 80207d2:	fb02 f201 	mul.w	r2, r2, r1
 80207d6:	1a9b      	subs	r3, r3, r2
 80207d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80207da:	441a      	add	r2, r3
 80207dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80207de:	1c59      	adds	r1, r3, #1
 80207e0:	6579      	str	r1, [r7, #84]	; 0x54
 80207e2:	7812      	ldrb	r2, [r2, #0]
 80207e4:	f107 0160 	add.w	r1, r7, #96	; 0x60
 80207e8:	440b      	add	r3, r1
 80207ea:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 80207ee:	687a      	ldr	r2, [r7, #4]
 80207f0:	683b      	ldr	r3, [r7, #0]
 80207f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80207f6:	607b      	str	r3, [r7, #4]
    while (num != 0)
 80207f8:	687b      	ldr	r3, [r7, #4]
 80207fa:	2b00      	cmp	r3, #0
 80207fc:	d1e5      	bne.n	80207ca <ee_number+0x8e>
    }
  }

  if (i > precision) precision = i;
 80207fe:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8020800:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8020802:	429a      	cmp	r2, r3
 8020804:	dd01      	ble.n	802080a <ee_number+0xce>
 8020806:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8020808:	66fb      	str	r3, [r7, #108]	; 0x6c
  size -= precision;
 802080a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 802080c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 802080e:	1ad3      	subs	r3, r2, r3
 8020810:	66bb      	str	r3, [r7, #104]	; 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 8020812:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8020814:	f003 0301 	and.w	r3, r3, #1
 8020818:	2b00      	cmp	r3, #0
 802081a:	d112      	bne.n	8020842 <ee_number+0x106>
 802081c:	e00c      	b.n	8020838 <ee_number+0xfc>
 802081e:	68fb      	ldr	r3, [r7, #12]
 8020820:	1c5a      	adds	r2, r3, #1
 8020822:	60fa      	str	r2, [r7, #12]
 8020824:	2220      	movs	r2, #32
 8020826:	701a      	strb	r2, [r3, #0]
 8020828:	68bb      	ldr	r3, [r7, #8]
 802082a:	3b01      	subs	r3, #1
 802082c:	60bb      	str	r3, [r7, #8]
 802082e:	68bb      	ldr	r3, [r7, #8]
 8020830:	2b00      	cmp	r3, #0
 8020832:	d101      	bne.n	8020838 <ee_number+0xfc>
 8020834:	68fb      	ldr	r3, [r7, #12]
 8020836:	e068      	b.n	802090a <ee_number+0x1ce>
 8020838:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 802083a:	1e5a      	subs	r2, r3, #1
 802083c:	66ba      	str	r2, [r7, #104]	; 0x68
 802083e:	2b00      	cmp	r3, #0
 8020840:	dced      	bgt.n	802081e <ee_number+0xe2>
  if (sign) ASSIGN_STR(sign);
 8020842:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8020846:	2b00      	cmp	r3, #0
 8020848:	d01b      	beq.n	8020882 <ee_number+0x146>
 802084a:	68fb      	ldr	r3, [r7, #12]
 802084c:	1c5a      	adds	r2, r3, #1
 802084e:	60fa      	str	r2, [r7, #12]
 8020850:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8020854:	701a      	strb	r2, [r3, #0]
 8020856:	68bb      	ldr	r3, [r7, #8]
 8020858:	3b01      	subs	r3, #1
 802085a:	60bb      	str	r3, [r7, #8]
 802085c:	68bb      	ldr	r3, [r7, #8]
 802085e:	2b00      	cmp	r3, #0
 8020860:	d10f      	bne.n	8020882 <ee_number+0x146>
 8020862:	68fb      	ldr	r3, [r7, #12]
 8020864:	e051      	b.n	802090a <ee_number+0x1ce>
    }
  }
#endif
  
#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 8020866:	68fb      	ldr	r3, [r7, #12]
 8020868:	1c5a      	adds	r2, r3, #1
 802086a:	60fa      	str	r2, [r7, #12]
 802086c:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 8020870:	701a      	strb	r2, [r3, #0]
 8020872:	68bb      	ldr	r3, [r7, #8]
 8020874:	3b01      	subs	r3, #1
 8020876:	60bb      	str	r3, [r7, #8]
 8020878:	68bb      	ldr	r3, [r7, #8]
 802087a:	2b00      	cmp	r3, #0
 802087c:	d101      	bne.n	8020882 <ee_number+0x146>
 802087e:	68fb      	ldr	r3, [r7, #12]
 8020880:	e043      	b.n	802090a <ee_number+0x1ce>
 8020882:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8020884:	1e5a      	subs	r2, r3, #1
 8020886:	66ba      	str	r2, [r7, #104]	; 0x68
 8020888:	2b00      	cmp	r3, #0
 802088a:	dcec      	bgt.n	8020866 <ee_number+0x12a>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 802088c:	e00c      	b.n	80208a8 <ee_number+0x16c>
 802088e:	68fb      	ldr	r3, [r7, #12]
 8020890:	1c5a      	adds	r2, r3, #1
 8020892:	60fa      	str	r2, [r7, #12]
 8020894:	2230      	movs	r2, #48	; 0x30
 8020896:	701a      	strb	r2, [r3, #0]
 8020898:	68bb      	ldr	r3, [r7, #8]
 802089a:	3b01      	subs	r3, #1
 802089c:	60bb      	str	r3, [r7, #8]
 802089e:	68bb      	ldr	r3, [r7, #8]
 80208a0:	2b00      	cmp	r3, #0
 80208a2:	d101      	bne.n	80208a8 <ee_number+0x16c>
 80208a4:	68fb      	ldr	r3, [r7, #12]
 80208a6:	e030      	b.n	802090a <ee_number+0x1ce>
 80208a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80208aa:	1e5a      	subs	r2, r3, #1
 80208ac:	66fa      	str	r2, [r7, #108]	; 0x6c
 80208ae:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80208b0:	429a      	cmp	r2, r3
 80208b2:	dbec      	blt.n	802088e <ee_number+0x152>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 80208b4:	e010      	b.n	80208d8 <ee_number+0x19c>
 80208b6:	68fb      	ldr	r3, [r7, #12]
 80208b8:	1c5a      	adds	r2, r3, #1
 80208ba:	60fa      	str	r2, [r7, #12]
 80208bc:	f107 0110 	add.w	r1, r7, #16
 80208c0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80208c2:	440a      	add	r2, r1
 80208c4:	7812      	ldrb	r2, [r2, #0]
 80208c6:	701a      	strb	r2, [r3, #0]
 80208c8:	68bb      	ldr	r3, [r7, #8]
 80208ca:	3b01      	subs	r3, #1
 80208cc:	60bb      	str	r3, [r7, #8]
 80208ce:	68bb      	ldr	r3, [r7, #8]
 80208d0:	2b00      	cmp	r3, #0
 80208d2:	d101      	bne.n	80208d8 <ee_number+0x19c>
 80208d4:	68fb      	ldr	r3, [r7, #12]
 80208d6:	e018      	b.n	802090a <ee_number+0x1ce>
 80208d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80208da:	1e5a      	subs	r2, r3, #1
 80208dc:	657a      	str	r2, [r7, #84]	; 0x54
 80208de:	2b00      	cmp	r3, #0
 80208e0:	dce9      	bgt.n	80208b6 <ee_number+0x17a>
  while (size-- > 0) ASSIGN_STR(' ');
 80208e2:	e00c      	b.n	80208fe <ee_number+0x1c2>
 80208e4:	68fb      	ldr	r3, [r7, #12]
 80208e6:	1c5a      	adds	r2, r3, #1
 80208e8:	60fa      	str	r2, [r7, #12]
 80208ea:	2220      	movs	r2, #32
 80208ec:	701a      	strb	r2, [r3, #0]
 80208ee:	68bb      	ldr	r3, [r7, #8]
 80208f0:	3b01      	subs	r3, #1
 80208f2:	60bb      	str	r3, [r7, #8]
 80208f4:	68bb      	ldr	r3, [r7, #8]
 80208f6:	2b00      	cmp	r3, #0
 80208f8:	d101      	bne.n	80208fe <ee_number+0x1c2>
 80208fa:	68fb      	ldr	r3, [r7, #12]
 80208fc:	e005      	b.n	802090a <ee_number+0x1ce>
 80208fe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8020900:	1e5a      	subs	r2, r3, #1
 8020902:	66ba      	str	r2, [r7, #104]	; 0x68
 8020904:	2b00      	cmp	r3, #0
 8020906:	dced      	bgt.n	80208e4 <ee_number+0x1a8>

  return str;
 8020908:	68fb      	ldr	r3, [r7, #12]
}
 802090a:	4618      	mov	r0, r3
 802090c:	3764      	adds	r7, #100	; 0x64
 802090e:	46bd      	mov	sp, r7
 8020910:	bc80      	pop	{r7}
 8020912:	4770      	bx	lr
 8020914:	200001bc 	.word	0x200001bc
 8020918:	200001c0 	.word	0x200001c0

0802091c <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 802091c:	b580      	push	{r7, lr}
 802091e:	b092      	sub	sp, #72	; 0x48
 8020920:	af04      	add	r7, sp, #16
 8020922:	60f8      	str	r0, [r7, #12]
 8020924:	60b9      	str	r1, [r7, #8]
 8020926:	607a      	str	r2, [r7, #4]
 8020928:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 802092a:	68bb      	ldr	r3, [r7, #8]
 802092c:	2b00      	cmp	r3, #0
 802092e:	dc01      	bgt.n	8020934 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 8020930:	2300      	movs	r3, #0
 8020932:	e142      	b.n	8020bba <tiny_vsnprintf_like+0x29e>
  }
  
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8020934:	68fb      	ldr	r3, [r7, #12]
 8020936:	62fb      	str	r3, [r7, #44]	; 0x2c
 8020938:	e12a      	b.n	8020b90 <tiny_vsnprintf_like+0x274>
  {
    CHECK_STR_SIZE(buf, str, size);
 802093a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 802093c:	68fb      	ldr	r3, [r7, #12]
 802093e:	1ad2      	subs	r2, r2, r3
 8020940:	68bb      	ldr	r3, [r7, #8]
 8020942:	3b01      	subs	r3, #1
 8020944:	429a      	cmp	r2, r3
 8020946:	f280 8131 	bge.w	8020bac <tiny_vsnprintf_like+0x290>
    
    if (*fmt != '%')
 802094a:	687b      	ldr	r3, [r7, #4]
 802094c:	781b      	ldrb	r3, [r3, #0]
 802094e:	2b25      	cmp	r3, #37	; 0x25
 8020950:	d006      	beq.n	8020960 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 8020952:	687a      	ldr	r2, [r7, #4]
 8020954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020956:	1c59      	adds	r1, r3, #1
 8020958:	62f9      	str	r1, [r7, #44]	; 0x2c
 802095a:	7812      	ldrb	r2, [r2, #0]
 802095c:	701a      	strb	r2, [r3, #0]
      continue;
 802095e:	e114      	b.n	8020b8a <tiny_vsnprintf_like+0x26e>
    }
                  
    // Process flags
    flags = 0;
 8020960:	2300      	movs	r3, #0
 8020962:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 8020964:	687b      	ldr	r3, [r7, #4]
 8020966:	3301      	adds	r3, #1
 8020968:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 802096a:	687b      	ldr	r3, [r7, #4]
 802096c:	781b      	ldrb	r3, [r3, #0]
 802096e:	2b30      	cmp	r3, #48	; 0x30
 8020970:	d103      	bne.n	802097a <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 8020972:	6a3b      	ldr	r3, [r7, #32]
 8020974:	f043 0301 	orr.w	r3, r3, #1
 8020978:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif
    
    // Get field width
    field_width = -1;
 802097a:	f04f 33ff 	mov.w	r3, #4294967295
 802097e:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 8020980:	687b      	ldr	r3, [r7, #4]
 8020982:	781b      	ldrb	r3, [r3, #0]
 8020984:	2b2f      	cmp	r3, #47	; 0x2f
 8020986:	d908      	bls.n	802099a <tiny_vsnprintf_like+0x7e>
 8020988:	687b      	ldr	r3, [r7, #4]
 802098a:	781b      	ldrb	r3, [r3, #0]
 802098c:	2b39      	cmp	r3, #57	; 0x39
 802098e:	d804      	bhi.n	802099a <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 8020990:	1d3b      	adds	r3, r7, #4
 8020992:	4618      	mov	r0, r3
 8020994:	f7ff feac 	bl	80206f0 <ee_skip_atoi>
 8020998:	61f8      	str	r0, [r7, #28]
      }
    }
#endif
    
    // Get the precision
    precision = -1;
 802099a:	f04f 33ff 	mov.w	r3, #4294967295
 802099e:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif
    
    // Get the conversion qualifier
    qualifier = -1;
 80209a0:	f04f 33ff 	mov.w	r3, #4294967295
 80209a4:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif
    
    // Default base
    base = 10;
 80209a6:	230a      	movs	r3, #10
 80209a8:	633b      	str	r3, [r7, #48]	; 0x30

    switch (*fmt)
 80209aa:	687b      	ldr	r3, [r7, #4]
 80209ac:	781b      	ldrb	r3, [r3, #0]
 80209ae:	3b58      	subs	r3, #88	; 0x58
 80209b0:	2b20      	cmp	r3, #32
 80209b2:	f200 8094 	bhi.w	8020ade <tiny_vsnprintf_like+0x1c2>
 80209b6:	a201      	add	r2, pc, #4	; (adr r2, 80209bc <tiny_vsnprintf_like+0xa0>)
 80209b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80209bc:	08020ac7 	.word	0x08020ac7
 80209c0:	08020adf 	.word	0x08020adf
 80209c4:	08020adf 	.word	0x08020adf
 80209c8:	08020adf 	.word	0x08020adf
 80209cc:	08020adf 	.word	0x08020adf
 80209d0:	08020adf 	.word	0x08020adf
 80209d4:	08020adf 	.word	0x08020adf
 80209d8:	08020adf 	.word	0x08020adf
 80209dc:	08020adf 	.word	0x08020adf
 80209e0:	08020adf 	.word	0x08020adf
 80209e4:	08020adf 	.word	0x08020adf
 80209e8:	08020a4b 	.word	0x08020a4b
 80209ec:	08020ad5 	.word	0x08020ad5
 80209f0:	08020adf 	.word	0x08020adf
 80209f4:	08020adf 	.word	0x08020adf
 80209f8:	08020adf 	.word	0x08020adf
 80209fc:	08020adf 	.word	0x08020adf
 8020a00:	08020ad5 	.word	0x08020ad5
 8020a04:	08020adf 	.word	0x08020adf
 8020a08:	08020adf 	.word	0x08020adf
 8020a0c:	08020adf 	.word	0x08020adf
 8020a10:	08020adf 	.word	0x08020adf
 8020a14:	08020adf 	.word	0x08020adf
 8020a18:	08020adf 	.word	0x08020adf
 8020a1c:	08020adf 	.word	0x08020adf
 8020a20:	08020adf 	.word	0x08020adf
 8020a24:	08020adf 	.word	0x08020adf
 8020a28:	08020a6b 	.word	0x08020a6b
 8020a2c:	08020adf 	.word	0x08020adf
 8020a30:	08020b2b 	.word	0x08020b2b
 8020a34:	08020adf 	.word	0x08020adf
 8020a38:	08020adf 	.word	0x08020adf
 8020a3c:	08020acf 	.word	0x08020acf
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 8020a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020a42:	1c5a      	adds	r2, r3, #1
 8020a44:	62fa      	str	r2, [r7, #44]	; 0x2c
 8020a46:	2220      	movs	r2, #32
 8020a48:	701a      	strb	r2, [r3, #0]
 8020a4a:	69fb      	ldr	r3, [r7, #28]
 8020a4c:	3b01      	subs	r3, #1
 8020a4e:	61fb      	str	r3, [r7, #28]
 8020a50:	69fb      	ldr	r3, [r7, #28]
 8020a52:	2b00      	cmp	r3, #0
 8020a54:	dcf4      	bgt.n	8020a40 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 8020a56:	683b      	ldr	r3, [r7, #0]
 8020a58:	1d1a      	adds	r2, r3, #4
 8020a5a:	603a      	str	r2, [r7, #0]
 8020a5c:	6819      	ldr	r1, [r3, #0]
 8020a5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020a60:	1c5a      	adds	r2, r3, #1
 8020a62:	62fa      	str	r2, [r7, #44]	; 0x2c
 8020a64:	b2ca      	uxtb	r2, r1
 8020a66:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 8020a68:	e08f      	b.n	8020b8a <tiny_vsnprintf_like+0x26e>

      case 's':
        s = va_arg(args, char *);
 8020a6a:	683b      	ldr	r3, [r7, #0]
 8020a6c:	1d1a      	adds	r2, r3, #4
 8020a6e:	603a      	str	r2, [r7, #0]
 8020a70:	681b      	ldr	r3, [r3, #0]
 8020a72:	627b      	str	r3, [r7, #36]	; 0x24
        if (!s) s = "<NULL>";
 8020a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020a76:	2b00      	cmp	r3, #0
 8020a78:	d101      	bne.n	8020a7e <tiny_vsnprintf_like+0x162>
 8020a7a:	4b52      	ldr	r3, [pc, #328]	; (8020bc4 <tiny_vsnprintf_like+0x2a8>)
 8020a7c:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 8020a7e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8020a80:	f7df fb7e 	bl	8000180 <strlen>
 8020a84:	4603      	mov	r3, r0
 8020a86:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 8020a88:	e004      	b.n	8020a94 <tiny_vsnprintf_like+0x178>
 8020a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020a8c:	1c5a      	adds	r2, r3, #1
 8020a8e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8020a90:	2220      	movs	r2, #32
 8020a92:	701a      	strb	r2, [r3, #0]
 8020a94:	69fb      	ldr	r3, [r7, #28]
 8020a96:	1e5a      	subs	r2, r3, #1
 8020a98:	61fa      	str	r2, [r7, #28]
 8020a9a:	693a      	ldr	r2, [r7, #16]
 8020a9c:	429a      	cmp	r2, r3
 8020a9e:	dbf4      	blt.n	8020a8a <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 8020aa0:	2300      	movs	r3, #0
 8020aa2:	62bb      	str	r3, [r7, #40]	; 0x28
 8020aa4:	e00a      	b.n	8020abc <tiny_vsnprintf_like+0x1a0>
 8020aa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8020aa8:	1c53      	adds	r3, r2, #1
 8020aaa:	627b      	str	r3, [r7, #36]	; 0x24
 8020aac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020aae:	1c59      	adds	r1, r3, #1
 8020ab0:	62f9      	str	r1, [r7, #44]	; 0x2c
 8020ab2:	7812      	ldrb	r2, [r2, #0]
 8020ab4:	701a      	strb	r2, [r3, #0]
 8020ab6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020ab8:	3301      	adds	r3, #1
 8020aba:	62bb      	str	r3, [r7, #40]	; 0x28
 8020abc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8020abe:	693b      	ldr	r3, [r7, #16]
 8020ac0:	429a      	cmp	r2, r3
 8020ac2:	dbf0      	blt.n	8020aa6 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else        
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 8020ac4:	e061      	b.n	8020b8a <tiny_vsnprintf_like+0x26e>
        base = 8;
        break;
#endif
      
      case 'X':
        flags |= UPPERCASE;
 8020ac6:	6a3b      	ldr	r3, [r7, #32]
 8020ac8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8020acc:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 8020ace:	2310      	movs	r3, #16
 8020ad0:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 8020ad2:	e02d      	b.n	8020b30 <tiny_vsnprintf_like+0x214>

      case 'd':
      case 'i':
        flags |= SIGN;
 8020ad4:	6a3b      	ldr	r3, [r7, #32]
 8020ad6:	f043 0302 	orr.w	r3, r3, #2
 8020ada:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 8020adc:	e025      	b.n	8020b2a <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 8020ade:	687b      	ldr	r3, [r7, #4]
 8020ae0:	781b      	ldrb	r3, [r3, #0]
 8020ae2:	2b25      	cmp	r3, #37	; 0x25
 8020ae4:	d004      	beq.n	8020af0 <tiny_vsnprintf_like+0x1d4>
 8020ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020ae8:	1c5a      	adds	r2, r3, #1
 8020aea:	62fa      	str	r2, [r7, #44]	; 0x2c
 8020aec:	2225      	movs	r2, #37	; 0x25
 8020aee:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 8020af0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8020af2:	68fb      	ldr	r3, [r7, #12]
 8020af4:	1ad2      	subs	r2, r2, r3
 8020af6:	68bb      	ldr	r3, [r7, #8]
 8020af8:	3b01      	subs	r3, #1
 8020afa:	429a      	cmp	r2, r3
 8020afc:	da17      	bge.n	8020b2e <tiny_vsnprintf_like+0x212>
        if (*fmt)
 8020afe:	687b      	ldr	r3, [r7, #4]
 8020b00:	781b      	ldrb	r3, [r3, #0]
 8020b02:	2b00      	cmp	r3, #0
 8020b04:	d006      	beq.n	8020b14 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 8020b06:	687a      	ldr	r2, [r7, #4]
 8020b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020b0a:	1c59      	adds	r1, r3, #1
 8020b0c:	62f9      	str	r1, [r7, #44]	; 0x2c
 8020b0e:	7812      	ldrb	r2, [r2, #0]
 8020b10:	701a      	strb	r2, [r3, #0]
 8020b12:	e002      	b.n	8020b1a <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 8020b14:	687b      	ldr	r3, [r7, #4]
 8020b16:	3b01      	subs	r3, #1
 8020b18:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 8020b1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8020b1c:	68fb      	ldr	r3, [r7, #12]
 8020b1e:	1ad2      	subs	r2, r2, r3
 8020b20:	68bb      	ldr	r3, [r7, #8]
 8020b22:	3b01      	subs	r3, #1
 8020b24:	429a      	cmp	r2, r3
 8020b26:	db2f      	blt.n	8020b88 <tiny_vsnprintf_like+0x26c>
 8020b28:	e002      	b.n	8020b30 <tiny_vsnprintf_like+0x214>
        break;
 8020b2a:	bf00      	nop
 8020b2c:	e000      	b.n	8020b30 <tiny_vsnprintf_like+0x214>
        CHECK_STR_SIZE(buf, str, size);
 8020b2e:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 8020b30:	697b      	ldr	r3, [r7, #20]
 8020b32:	2b6c      	cmp	r3, #108	; 0x6c
 8020b34:	d105      	bne.n	8020b42 <tiny_vsnprintf_like+0x226>
      num = va_arg(args, unsigned long);
 8020b36:	683b      	ldr	r3, [r7, #0]
 8020b38:	1d1a      	adds	r2, r3, #4
 8020b3a:	603a      	str	r2, [r7, #0]
 8020b3c:	681b      	ldr	r3, [r3, #0]
 8020b3e:	637b      	str	r3, [r7, #52]	; 0x34
 8020b40:	e00f      	b.n	8020b62 <tiny_vsnprintf_like+0x246>
    else if (flags & SIGN)
 8020b42:	6a3b      	ldr	r3, [r7, #32]
 8020b44:	f003 0302 	and.w	r3, r3, #2
 8020b48:	2b00      	cmp	r3, #0
 8020b4a:	d005      	beq.n	8020b58 <tiny_vsnprintf_like+0x23c>
      num = va_arg(args, int);
 8020b4c:	683b      	ldr	r3, [r7, #0]
 8020b4e:	1d1a      	adds	r2, r3, #4
 8020b50:	603a      	str	r2, [r7, #0]
 8020b52:	681b      	ldr	r3, [r3, #0]
 8020b54:	637b      	str	r3, [r7, #52]	; 0x34
 8020b56:	e004      	b.n	8020b62 <tiny_vsnprintf_like+0x246>
    else
      num = va_arg(args, unsigned int);
 8020b58:	683b      	ldr	r3, [r7, #0]
 8020b5a:	1d1a      	adds	r2, r3, #4
 8020b5c:	603a      	str	r2, [r7, #0]
 8020b5e:	681b      	ldr	r3, [r3, #0]
 8020b60:	637b      	str	r3, [r7, #52]	; 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 8020b62:	68bb      	ldr	r3, [r7, #8]
 8020b64:	1e5a      	subs	r2, r3, #1
 8020b66:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8020b68:	68fb      	ldr	r3, [r7, #12]
 8020b6a:	1acb      	subs	r3, r1, r3
 8020b6c:	1ad1      	subs	r1, r2, r3
 8020b6e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8020b70:	6a3b      	ldr	r3, [r7, #32]
 8020b72:	9302      	str	r3, [sp, #8]
 8020b74:	69bb      	ldr	r3, [r7, #24]
 8020b76:	9301      	str	r3, [sp, #4]
 8020b78:	69fb      	ldr	r3, [r7, #28]
 8020b7a:	9300      	str	r3, [sp, #0]
 8020b7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020b7e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8020b80:	f7ff fddc 	bl	802073c <ee_number>
 8020b84:	62f8      	str	r0, [r7, #44]	; 0x2c
 8020b86:	e000      	b.n	8020b8a <tiny_vsnprintf_like+0x26e>
        continue;
 8020b88:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8020b8a:	687b      	ldr	r3, [r7, #4]
 8020b8c:	3301      	adds	r3, #1
 8020b8e:	607b      	str	r3, [r7, #4]
 8020b90:	687b      	ldr	r3, [r7, #4]
 8020b92:	781b      	ldrb	r3, [r3, #0]
 8020b94:	2b00      	cmp	r3, #0
 8020b96:	f47f aed0 	bne.w	802093a <tiny_vsnprintf_like+0x1e>
 8020b9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8020b9c:	68fb      	ldr	r3, [r7, #12]
 8020b9e:	1ad2      	subs	r2, r2, r3
 8020ba0:	68bb      	ldr	r3, [r7, #8]
 8020ba2:	3b01      	subs	r3, #1
 8020ba4:	429a      	cmp	r2, r3
 8020ba6:	f6bf aec8 	bge.w	802093a <tiny_vsnprintf_like+0x1e>
 8020baa:	e000      	b.n	8020bae <tiny_vsnprintf_like+0x292>
    CHECK_STR_SIZE(buf, str, size);
 8020bac:	bf00      	nop
  }

  *str = '\0';
 8020bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020bb0:	2200      	movs	r2, #0
 8020bb2:	701a      	strb	r2, [r3, #0]
  return str - buf;
 8020bb4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8020bb6:	68fb      	ldr	r3, [r7, #12]
 8020bb8:	1ad3      	subs	r3, r2, r3
}
 8020bba:	4618      	mov	r0, r3
 8020bbc:	3738      	adds	r7, #56	; 0x38
 8020bbe:	46bd      	mov	sp, r7
 8020bc0:	bd80      	pop	{r7, pc}
 8020bc2:	bf00      	nop
 8020bc4:	08026150 	.word	0x08026150

08020bc8 <UTIL_SEQ_Run>:
 * This function can be nested.
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8020bc8:	b580      	push	{r7, lr}
 8020bca:	b08c      	sub	sp, #48	; 0x30
 8020bcc:	af00      	add	r7, sp, #0
 8020bce:	6078      	str	r0, [r7, #4]
  /**
   *  When this function is nested, the mask to be applied cannot be larger than the first call
   *  The mask is always getting smaller and smaller
   *  A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 8020bd0:	4b67      	ldr	r3, [pc, #412]	; (8020d70 <UTIL_SEQ_Run+0x1a8>)
 8020bd2:	681b      	ldr	r3, [r3, #0]
 8020bd4:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 8020bd6:	4b66      	ldr	r3, [pc, #408]	; (8020d70 <UTIL_SEQ_Run+0x1a8>)
 8020bd8:	681a      	ldr	r2, [r3, #0]
 8020bda:	687b      	ldr	r3, [r7, #4]
 8020bdc:	4013      	ands	r3, r2
 8020bde:	4a64      	ldr	r2, [pc, #400]	; (8020d70 <UTIL_SEQ_Run+0x1a8>)
 8020be0:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 8020be2:	e083      	b.n	8020cec <UTIL_SEQ_Run+0x124>
  {
    counter = 0U;
 8020be4:	2300      	movs	r3, #0
 8020be6:	62fb      	str	r3, [r7, #44]	; 0x2c
    /**
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 8020be8:	e002      	b.n	8020bf0 <UTIL_SEQ_Run+0x28>
    {
      counter++;
 8020bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020bec:	3301      	adds	r3, #1
 8020bee:	62fb      	str	r3, [r7, #44]	; 0x2c
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 8020bf0:	4a60      	ldr	r2, [pc, #384]	; (8020d74 <UTIL_SEQ_Run+0x1ac>)
 8020bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020bf4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8020bf8:	4b5f      	ldr	r3, [pc, #380]	; (8020d78 <UTIL_SEQ_Run+0x1b0>)
 8020bfa:	681b      	ldr	r3, [r3, #0]
 8020bfc:	401a      	ands	r2, r3
 8020bfe:	4b5c      	ldr	r3, [pc, #368]	; (8020d70 <UTIL_SEQ_Run+0x1a8>)
 8020c00:	681b      	ldr	r3, [r3, #0]
 8020c02:	4013      	ands	r3, r2
 8020c04:	2b00      	cmp	r3, #0
 8020c06:	d0f0      	beq.n	8020bea <UTIL_SEQ_Run+0x22>
    }

    current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask;
 8020c08:	4a5a      	ldr	r2, [pc, #360]	; (8020d74 <UTIL_SEQ_Run+0x1ac>)
 8020c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020c0c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8020c10:	4b59      	ldr	r3, [pc, #356]	; (8020d78 <UTIL_SEQ_Run+0x1b0>)
 8020c12:	681b      	ldr	r3, [r3, #0]
 8020c14:	401a      	ands	r2, r3
 8020c16:	4b56      	ldr	r3, [pc, #344]	; (8020d70 <UTIL_SEQ_Run+0x1a8>)
 8020c18:	681b      	ldr	r3, [r3, #0]
 8020c1a:	4013      	ands	r3, r2
 8020c1c:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 8020c1e:	4a55      	ldr	r2, [pc, #340]	; (8020d74 <UTIL_SEQ_Run+0x1ac>)
 8020c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020c22:	00db      	lsls	r3, r3, #3
 8020c24:	4413      	add	r3, r2
 8020c26:	685a      	ldr	r2, [r3, #4]
 8020c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020c2a:	4013      	ands	r3, r2
 8020c2c:	2b00      	cmp	r3, #0
 8020c2e:	d106      	bne.n	8020c3e <UTIL_SEQ_Run+0x76>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8020c30:	4a50      	ldr	r2, [pc, #320]	; (8020d74 <UTIL_SEQ_Run+0x1ac>)
 8020c32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020c34:	00db      	lsls	r3, r3, #3
 8020c36:	4413      	add	r3, r2
 8020c38:	f04f 32ff 	mov.w	r2, #4294967295
 8020c3c:	605a      	str	r2, [r3, #4]

    /** Read the flag index of the task to be executed
	 *  Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 *  before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8020c3e:	4a4d      	ldr	r2, [pc, #308]	; (8020d74 <UTIL_SEQ_Run+0x1ac>)
 8020c40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020c42:	00db      	lsls	r3, r3, #3
 8020c44:	4413      	add	r3, r2
 8020c46:	685a      	ldr	r2, [r3, #4]
 8020c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020c4a:	4013      	ands	r3, r2
 8020c4c:	4618      	mov	r0, r3
 8020c4e:	f000 f8f9 	bl	8020e44 <SEQ_BitPosition>
 8020c52:	4603      	mov	r3, r0
 8020c54:	461a      	mov	r2, r3
 8020c56:	4b49      	ldr	r3, [pc, #292]	; (8020d7c <UTIL_SEQ_Run+0x1b4>)
 8020c58:	601a      	str	r2, [r3, #0]

    /** remove from the roun_robin mask the task that has been selected to be executed */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8020c5a:	4a46      	ldr	r2, [pc, #280]	; (8020d74 <UTIL_SEQ_Run+0x1ac>)
 8020c5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020c5e:	00db      	lsls	r3, r3, #3
 8020c60:	4413      	add	r3, r2
 8020c62:	685a      	ldr	r2, [r3, #4]
 8020c64:	4b45      	ldr	r3, [pc, #276]	; (8020d7c <UTIL_SEQ_Run+0x1b4>)
 8020c66:	681b      	ldr	r3, [r3, #0]
 8020c68:	2101      	movs	r1, #1
 8020c6a:	fa01 f303 	lsl.w	r3, r1, r3
 8020c6e:	43db      	mvns	r3, r3
 8020c70:	401a      	ands	r2, r3
 8020c72:	4940      	ldr	r1, [pc, #256]	; (8020d74 <UTIL_SEQ_Run+0x1ac>)
 8020c74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020c76:	00db      	lsls	r3, r3, #3
 8020c78:	440b      	add	r3, r1
 8020c7a:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8020c7c:	f3ef 8310 	mrs	r3, PRIMASK
 8020c80:	61bb      	str	r3, [r7, #24]
  return(result);
 8020c82:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8020c84:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8020c86:	b672      	cpsid	i
}
 8020c88:	bf00      	nop
    /** remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 8020c8a:	4b3c      	ldr	r3, [pc, #240]	; (8020d7c <UTIL_SEQ_Run+0x1b4>)
 8020c8c:	681b      	ldr	r3, [r3, #0]
 8020c8e:	2201      	movs	r2, #1
 8020c90:	fa02 f303 	lsl.w	r3, r2, r3
 8020c94:	43da      	mvns	r2, r3
 8020c96:	4b3a      	ldr	r3, [pc, #232]	; (8020d80 <UTIL_SEQ_Run+0x1b8>)
 8020c98:	681b      	ldr	r3, [r3, #0]
 8020c9a:	4013      	ands	r3, r2
 8020c9c:	4a38      	ldr	r2, [pc, #224]	; (8020d80 <UTIL_SEQ_Run+0x1b8>)
 8020c9e:	6013      	str	r3, [r2, #0]
    /** remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8020ca0:	2302      	movs	r3, #2
 8020ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8020ca4:	e013      	b.n	8020cce <UTIL_SEQ_Run+0x106>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 8020ca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020ca8:	3b01      	subs	r3, #1
 8020caa:	4a32      	ldr	r2, [pc, #200]	; (8020d74 <UTIL_SEQ_Run+0x1ac>)
 8020cac:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8020cb0:	4b32      	ldr	r3, [pc, #200]	; (8020d7c <UTIL_SEQ_Run+0x1b4>)
 8020cb2:	681b      	ldr	r3, [r3, #0]
 8020cb4:	2201      	movs	r2, #1
 8020cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8020cba:	43da      	mvns	r2, r3
 8020cbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020cbe:	3b01      	subs	r3, #1
 8020cc0:	400a      	ands	r2, r1
 8020cc2:	492c      	ldr	r1, [pc, #176]	; (8020d74 <UTIL_SEQ_Run+0x1ac>)
 8020cc4:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8020cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020cca:	3b01      	subs	r3, #1
 8020ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8020cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020cd0:	2b00      	cmp	r3, #0
 8020cd2:	d1e8      	bne.n	8020ca6 <UTIL_SEQ_Run+0xde>
 8020cd4:	6a3b      	ldr	r3, [r7, #32]
 8020cd6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020cd8:	697b      	ldr	r3, [r7, #20]
 8020cda:	f383 8810 	msr	PRIMASK, r3
}
 8020cde:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    /** Execute the task */
    TaskCb[CurrentTaskIdx]( );
 8020ce0:	4b26      	ldr	r3, [pc, #152]	; (8020d7c <UTIL_SEQ_Run+0x1b4>)
 8020ce2:	681b      	ldr	r3, [r3, #0]
 8020ce4:	4a27      	ldr	r2, [pc, #156]	; (8020d84 <UTIL_SEQ_Run+0x1bc>)
 8020ce6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8020cea:	4798      	blx	r3
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 8020cec:	4b24      	ldr	r3, [pc, #144]	; (8020d80 <UTIL_SEQ_Run+0x1b8>)
 8020cee:	681a      	ldr	r2, [r3, #0]
 8020cf0:	4b21      	ldr	r3, [pc, #132]	; (8020d78 <UTIL_SEQ_Run+0x1b0>)
 8020cf2:	681b      	ldr	r3, [r3, #0]
 8020cf4:	401a      	ands	r2, r3
 8020cf6:	4b1e      	ldr	r3, [pc, #120]	; (8020d70 <UTIL_SEQ_Run+0x1a8>)
 8020cf8:	681b      	ldr	r3, [r3, #0]
 8020cfa:	4013      	ands	r3, r2
 8020cfc:	2b00      	cmp	r3, #0
 8020cfe:	d007      	beq.n	8020d10 <UTIL_SEQ_Run+0x148>
 8020d00:	4b21      	ldr	r3, [pc, #132]	; (8020d88 <UTIL_SEQ_Run+0x1c0>)
 8020d02:	681a      	ldr	r2, [r3, #0]
 8020d04:	4b21      	ldr	r3, [pc, #132]	; (8020d8c <UTIL_SEQ_Run+0x1c4>)
 8020d06:	681b      	ldr	r3, [r3, #0]
 8020d08:	4013      	ands	r3, r2
 8020d0a:	2b00      	cmp	r3, #0
 8020d0c:	f43f af6a 	beq.w	8020be4 <UTIL_SEQ_Run+0x1c>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8020d10:	4b1a      	ldr	r3, [pc, #104]	; (8020d7c <UTIL_SEQ_Run+0x1b4>)
 8020d12:	f04f 32ff 	mov.w	r2, #4294967295
 8020d16:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 8020d18:	f000 f888 	bl	8020e2c <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8020d1c:	f3ef 8310 	mrs	r3, PRIMASK
 8020d20:	613b      	str	r3, [r7, #16]
  return(result);
 8020d22:	693b      	ldr	r3, [r7, #16]
  
  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 8020d24:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8020d26:	b672      	cpsid	i
}
 8020d28:	bf00      	nop
  if (!(((TaskSet & TaskMask & SuperMask) != 0U) || ((EvtSet & EvtWaited)!= 0U))) 
 8020d2a:	4b15      	ldr	r3, [pc, #84]	; (8020d80 <UTIL_SEQ_Run+0x1b8>)
 8020d2c:	681a      	ldr	r2, [r3, #0]
 8020d2e:	4b12      	ldr	r3, [pc, #72]	; (8020d78 <UTIL_SEQ_Run+0x1b0>)
 8020d30:	681b      	ldr	r3, [r3, #0]
 8020d32:	401a      	ands	r2, r3
 8020d34:	4b0e      	ldr	r3, [pc, #56]	; (8020d70 <UTIL_SEQ_Run+0x1a8>)
 8020d36:	681b      	ldr	r3, [r3, #0]
 8020d38:	4013      	ands	r3, r2
 8020d3a:	2b00      	cmp	r3, #0
 8020d3c:	d108      	bne.n	8020d50 <UTIL_SEQ_Run+0x188>
 8020d3e:	4b12      	ldr	r3, [pc, #72]	; (8020d88 <UTIL_SEQ_Run+0x1c0>)
 8020d40:	681a      	ldr	r2, [r3, #0]
 8020d42:	4b12      	ldr	r3, [pc, #72]	; (8020d8c <UTIL_SEQ_Run+0x1c4>)
 8020d44:	681b      	ldr	r3, [r3, #0]
 8020d46:	4013      	ands	r3, r2
 8020d48:	2b00      	cmp	r3, #0
 8020d4a:	d101      	bne.n	8020d50 <UTIL_SEQ_Run+0x188>
  {
	UTIL_SEQ_Idle( );
 8020d4c:	f7e5 f8b6 	bl	8005ebc <UTIL_SEQ_Idle>
 8020d50:	69fb      	ldr	r3, [r7, #28]
 8020d52:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020d54:	68fb      	ldr	r3, [r7, #12]
 8020d56:	f383 8810 	msr	PRIMASK, r3
}
 8020d5a:	bf00      	nop
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );
  
  UTIL_SEQ_PostIdle( );
 8020d5c:	f000 f86c 	bl	8020e38 <UTIL_SEQ_PostIdle>

  /** restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 8020d60:	4a03      	ldr	r2, [pc, #12]	; (8020d70 <UTIL_SEQ_Run+0x1a8>)
 8020d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020d64:	6013      	str	r3, [r2, #0]

  return;
 8020d66:	bf00      	nop
}
 8020d68:	3730      	adds	r7, #48	; 0x30
 8020d6a:	46bd      	mov	sp, r7
 8020d6c:	bd80      	pop	{r7, pc}
 8020d6e:	bf00      	nop
 8020d70:	200001c8 	.word	0x200001c8
 8020d74:	200017fc 	.word	0x200017fc
 8020d78:	200001c4 	.word	0x200001c4
 8020d7c:	20001778 	.word	0x20001778
 8020d80:	2000176c 	.word	0x2000176c
 8020d84:	2000177c 	.word	0x2000177c
 8020d88:	20001770 	.word	0x20001770
 8020d8c:	20001774 	.word	0x20001774

08020d90 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 8020d90:	b580      	push	{r7, lr}
 8020d92:	b088      	sub	sp, #32
 8020d94:	af00      	add	r7, sp, #0
 8020d96:	60f8      	str	r0, [r7, #12]
 8020d98:	60b9      	str	r1, [r7, #8]
 8020d9a:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8020d9c:	f3ef 8310 	mrs	r3, PRIMASK
 8020da0:	617b      	str	r3, [r7, #20]
  return(result);
 8020da2:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8020da4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8020da6:	b672      	cpsid	i
}
 8020da8:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8020daa:	68f8      	ldr	r0, [r7, #12]
 8020dac:	f000 f84a 	bl	8020e44 <SEQ_BitPosition>
 8020db0:	4603      	mov	r3, r0
 8020db2:	4619      	mov	r1, r3
 8020db4:	4a06      	ldr	r2, [pc, #24]	; (8020dd0 <UTIL_SEQ_RegTask+0x40>)
 8020db6:	687b      	ldr	r3, [r7, #4]
 8020db8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8020dbc:	69fb      	ldr	r3, [r7, #28]
 8020dbe:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020dc0:	69bb      	ldr	r3, [r7, #24]
 8020dc2:	f383 8810 	msr	PRIMASK, r3
}
 8020dc6:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 8020dc8:	bf00      	nop
}
 8020dca:	3720      	adds	r7, #32
 8020dcc:	46bd      	mov	sp, r7
 8020dce:	bd80      	pop	{r7, pc}
 8020dd0:	2000177c 	.word	0x2000177c

08020dd4 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 8020dd4:	b480      	push	{r7}
 8020dd6:	b087      	sub	sp, #28
 8020dd8:	af00      	add	r7, sp, #0
 8020dda:	6078      	str	r0, [r7, #4]
 8020ddc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8020dde:	f3ef 8310 	mrs	r3, PRIMASK
 8020de2:	60fb      	str	r3, [r7, #12]
  return(result);
 8020de4:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8020de6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8020de8:	b672      	cpsid	i
}
 8020dea:	bf00      	nop

  TaskSet |= TaskId_bm;
 8020dec:	4b0d      	ldr	r3, [pc, #52]	; (8020e24 <UTIL_SEQ_SetTask+0x50>)
 8020dee:	681a      	ldr	r2, [r3, #0]
 8020df0:	687b      	ldr	r3, [r7, #4]
 8020df2:	4313      	orrs	r3, r2
 8020df4:	4a0b      	ldr	r2, [pc, #44]	; (8020e24 <UTIL_SEQ_SetTask+0x50>)
 8020df6:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8020df8:	4a0b      	ldr	r2, [pc, #44]	; (8020e28 <UTIL_SEQ_SetTask+0x54>)
 8020dfa:	683b      	ldr	r3, [r7, #0]
 8020dfc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8020e00:	687b      	ldr	r3, [r7, #4]
 8020e02:	431a      	orrs	r2, r3
 8020e04:	4908      	ldr	r1, [pc, #32]	; (8020e28 <UTIL_SEQ_SetTask+0x54>)
 8020e06:	683b      	ldr	r3, [r7, #0]
 8020e08:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8020e0c:	697b      	ldr	r3, [r7, #20]
 8020e0e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020e10:	693b      	ldr	r3, [r7, #16]
 8020e12:	f383 8810 	msr	PRIMASK, r3
}
 8020e16:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8020e18:	bf00      	nop
}
 8020e1a:	371c      	adds	r7, #28
 8020e1c:	46bd      	mov	sp, r7
 8020e1e:	bc80      	pop	{r7}
 8020e20:	4770      	bx	lr
 8020e22:	bf00      	nop
 8020e24:	2000176c 	.word	0x2000176c
 8020e28:	200017fc 	.word	0x200017fc

08020e2c <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8020e2c:	b480      	push	{r7}
 8020e2e:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8020e30:	bf00      	nop
}
 8020e32:	46bd      	mov	sp, r7
 8020e34:	bc80      	pop	{r7}
 8020e36:	4770      	bx	lr

08020e38 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 8020e38:	b480      	push	{r7}
 8020e3a:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8020e3c:	bf00      	nop
}
 8020e3e:	46bd      	mov	sp, r7
 8020e40:	bc80      	pop	{r7}
 8020e42:	4770      	bx	lr

08020e44 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 8020e44:	b480      	push	{r7}
 8020e46:	b085      	sub	sp, #20
 8020e48:	af00      	add	r7, sp, #0
 8020e4a:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 8020e4c:	2300      	movs	r3, #0
 8020e4e:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 8020e50:	687b      	ldr	r3, [r7, #4]
 8020e52:	0c1b      	lsrs	r3, r3, #16
 8020e54:	041b      	lsls	r3, r3, #16
 8020e56:	2b00      	cmp	r3, #0
 8020e58:	d104      	bne.n	8020e64 <SEQ_BitPosition+0x20>
 8020e5a:	2310      	movs	r3, #16
 8020e5c:	73fb      	strb	r3, [r7, #15]
 8020e5e:	687b      	ldr	r3, [r7, #4]
 8020e60:	041b      	lsls	r3, r3, #16
 8020e62:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 8020e64:	687b      	ldr	r3, [r7, #4]
 8020e66:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8020e6a:	2b00      	cmp	r3, #0
 8020e6c:	d105      	bne.n	8020e7a <SEQ_BitPosition+0x36>
 8020e6e:	7bfb      	ldrb	r3, [r7, #15]
 8020e70:	3308      	adds	r3, #8
 8020e72:	73fb      	strb	r3, [r7, #15]
 8020e74:	687b      	ldr	r3, [r7, #4]
 8020e76:	021b      	lsls	r3, r3, #8
 8020e78:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 8020e7a:	687b      	ldr	r3, [r7, #4]
 8020e7c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8020e80:	2b00      	cmp	r3, #0
 8020e82:	d105      	bne.n	8020e90 <SEQ_BitPosition+0x4c>
 8020e84:	7bfb      	ldrb	r3, [r7, #15]
 8020e86:	3304      	adds	r3, #4
 8020e88:	73fb      	strb	r3, [r7, #15]
 8020e8a:	687b      	ldr	r3, [r7, #4]
 8020e8c:	011b      	lsls	r3, r3, #4
 8020e8e:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 8020e90:	687b      	ldr	r3, [r7, #4]
 8020e92:	0f1b      	lsrs	r3, r3, #28
 8020e94:	4a06      	ldr	r2, [pc, #24]	; (8020eb0 <SEQ_BitPosition+0x6c>)
 8020e96:	5cd2      	ldrb	r2, [r2, r3]
 8020e98:	7bfb      	ldrb	r3, [r7, #15]
 8020e9a:	4413      	add	r3, r2
 8020e9c:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 8020e9e:	7bfb      	ldrb	r3, [r7, #15]
 8020ea0:	f1c3 031f 	rsb	r3, r3, #31
 8020ea4:	b2db      	uxtb	r3, r3
}
 8020ea6:	4618      	mov	r0, r3
 8020ea8:	3714      	adds	r7, #20
 8020eaa:	46bd      	mov	sp, r7
 8020eac:	bc80      	pop	{r7}
 8020eae:	4770      	bx	lr
 8020eb0:	08026840 	.word	0x08026840

08020eb4 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 8020eb4:	b580      	push	{r7, lr}
 8020eb6:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 8020eb8:	4b04      	ldr	r3, [pc, #16]	; (8020ecc <UTIL_TIMER_Init+0x18>)
 8020eba:	2200      	movs	r2, #0
 8020ebc:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 8020ebe:	4b04      	ldr	r3, [pc, #16]	; (8020ed0 <UTIL_TIMER_Init+0x1c>)
 8020ec0:	681b      	ldr	r3, [r3, #0]
 8020ec2:	4798      	blx	r3
 8020ec4:	4603      	mov	r3, r0
}
 8020ec6:	4618      	mov	r0, r3
 8020ec8:	bd80      	pop	{r7, pc}
 8020eca:	bf00      	nop
 8020ecc:	2000180c 	.word	0x2000180c
 8020ed0:	08026230 	.word	0x08026230

08020ed4 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 8020ed4:	b580      	push	{r7, lr}
 8020ed6:	b084      	sub	sp, #16
 8020ed8:	af00      	add	r7, sp, #0
 8020eda:	60f8      	str	r0, [r7, #12]
 8020edc:	60b9      	str	r1, [r7, #8]
 8020ede:	603b      	str	r3, [r7, #0]
 8020ee0:	4613      	mov	r3, r2
 8020ee2:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 8020ee4:	68fb      	ldr	r3, [r7, #12]
 8020ee6:	2b00      	cmp	r3, #0
 8020ee8:	d023      	beq.n	8020f32 <UTIL_TIMER_Create+0x5e>
 8020eea:	683b      	ldr	r3, [r7, #0]
 8020eec:	2b00      	cmp	r3, #0
 8020eee:	d020      	beq.n	8020f32 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 8020ef0:	68fb      	ldr	r3, [r7, #12]
 8020ef2:	2200      	movs	r2, #0
 8020ef4:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 8020ef6:	4b11      	ldr	r3, [pc, #68]	; (8020f3c <UTIL_TIMER_Create+0x68>)
 8020ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020efa:	68b8      	ldr	r0, [r7, #8]
 8020efc:	4798      	blx	r3
 8020efe:	4602      	mov	r2, r0
 8020f00:	68fb      	ldr	r3, [r7, #12]
 8020f02:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 8020f04:	68fb      	ldr	r3, [r7, #12]
 8020f06:	2200      	movs	r2, #0
 8020f08:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 8020f0a:	68fb      	ldr	r3, [r7, #12]
 8020f0c:	2200      	movs	r2, #0
 8020f0e:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 8020f10:	68fb      	ldr	r3, [r7, #12]
 8020f12:	2200      	movs	r2, #0
 8020f14:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 8020f16:	68fb      	ldr	r3, [r7, #12]
 8020f18:	683a      	ldr	r2, [r7, #0]
 8020f1a:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 8020f1c:	68fb      	ldr	r3, [r7, #12]
 8020f1e:	69ba      	ldr	r2, [r7, #24]
 8020f20:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 8020f22:	68fb      	ldr	r3, [r7, #12]
 8020f24:	79fa      	ldrb	r2, [r7, #7]
 8020f26:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 8020f28:	68fb      	ldr	r3, [r7, #12]
 8020f2a:	2200      	movs	r2, #0
 8020f2c:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 8020f2e:	2300      	movs	r3, #0
 8020f30:	e000      	b.n	8020f34 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 8020f32:	2301      	movs	r3, #1
  }
}
 8020f34:	4618      	mov	r0, r3
 8020f36:	3710      	adds	r7, #16
 8020f38:	46bd      	mov	sp, r7
 8020f3a:	bd80      	pop	{r7, pc}
 8020f3c:	08026230 	.word	0x08026230

08020f40 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 8020f40:	b580      	push	{r7, lr}
 8020f42:	b08a      	sub	sp, #40	; 0x28
 8020f44:	af00      	add	r7, sp, #0
 8020f46:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8020f48:	2300      	movs	r3, #0
 8020f4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 8020f4e:	687b      	ldr	r3, [r7, #4]
 8020f50:	2b00      	cmp	r3, #0
 8020f52:	d056      	beq.n	8021002 <UTIL_TIMER_Start+0xc2>
 8020f54:	6878      	ldr	r0, [r7, #4]
 8020f56:	f000 f9a9 	bl	80212ac <TimerExists>
 8020f5a:	4603      	mov	r3, r0
 8020f5c:	f083 0301 	eor.w	r3, r3, #1
 8020f60:	b2db      	uxtb	r3, r3
 8020f62:	2b00      	cmp	r3, #0
 8020f64:	d04d      	beq.n	8021002 <UTIL_TIMER_Start+0xc2>
 8020f66:	687b      	ldr	r3, [r7, #4]
 8020f68:	7a5b      	ldrb	r3, [r3, #9]
 8020f6a:	2b00      	cmp	r3, #0
 8020f6c:	d149      	bne.n	8021002 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8020f6e:	f3ef 8310 	mrs	r3, PRIMASK
 8020f72:	613b      	str	r3, [r7, #16]
  return(result);
 8020f74:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 8020f76:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8020f78:	b672      	cpsid	i
}
 8020f7a:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 8020f7c:	687b      	ldr	r3, [r7, #4]
 8020f7e:	685b      	ldr	r3, [r3, #4]
 8020f80:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 8020f82:	4b24      	ldr	r3, [pc, #144]	; (8021014 <UTIL_TIMER_Start+0xd4>)
 8020f84:	6a1b      	ldr	r3, [r3, #32]
 8020f86:	4798      	blx	r3
 8020f88:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 8020f8a:	6a3a      	ldr	r2, [r7, #32]
 8020f8c:	69bb      	ldr	r3, [r7, #24]
 8020f8e:	429a      	cmp	r2, r3
 8020f90:	d201      	bcs.n	8020f96 <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 8020f92:	69bb      	ldr	r3, [r7, #24]
 8020f94:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 8020f96:	687b      	ldr	r3, [r7, #4]
 8020f98:	6a3a      	ldr	r2, [r7, #32]
 8020f9a:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 8020f9c:	687b      	ldr	r3, [r7, #4]
 8020f9e:	2200      	movs	r2, #0
 8020fa0:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 8020fa2:	687b      	ldr	r3, [r7, #4]
 8020fa4:	2201      	movs	r2, #1
 8020fa6:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 8020fa8:	687b      	ldr	r3, [r7, #4]
 8020faa:	2200      	movs	r2, #0
 8020fac:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 8020fae:	4b1a      	ldr	r3, [pc, #104]	; (8021018 <UTIL_TIMER_Start+0xd8>)
 8020fb0:	681b      	ldr	r3, [r3, #0]
 8020fb2:	2b00      	cmp	r3, #0
 8020fb4:	d106      	bne.n	8020fc4 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 8020fb6:	4b17      	ldr	r3, [pc, #92]	; (8021014 <UTIL_TIMER_Start+0xd4>)
 8020fb8:	691b      	ldr	r3, [r3, #16]
 8020fba:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 8020fbc:	6878      	ldr	r0, [r7, #4]
 8020fbe:	f000 f9eb 	bl	8021398 <TimerInsertNewHeadTimer>
 8020fc2:	e017      	b.n	8020ff4 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 8020fc4:	4b13      	ldr	r3, [pc, #76]	; (8021014 <UTIL_TIMER_Start+0xd4>)
 8020fc6:	699b      	ldr	r3, [r3, #24]
 8020fc8:	4798      	blx	r3
 8020fca:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 8020fcc:	687b      	ldr	r3, [r7, #4]
 8020fce:	681a      	ldr	r2, [r3, #0]
 8020fd0:	697b      	ldr	r3, [r7, #20]
 8020fd2:	441a      	add	r2, r3
 8020fd4:	687b      	ldr	r3, [r7, #4]
 8020fd6:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 8020fd8:	687b      	ldr	r3, [r7, #4]
 8020fda:	681a      	ldr	r2, [r3, #0]
 8020fdc:	4b0e      	ldr	r3, [pc, #56]	; (8021018 <UTIL_TIMER_Start+0xd8>)
 8020fde:	681b      	ldr	r3, [r3, #0]
 8020fe0:	681b      	ldr	r3, [r3, #0]
 8020fe2:	429a      	cmp	r2, r3
 8020fe4:	d203      	bcs.n	8020fee <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 8020fe6:	6878      	ldr	r0, [r7, #4]
 8020fe8:	f000 f9d6 	bl	8021398 <TimerInsertNewHeadTimer>
 8020fec:	e002      	b.n	8020ff4 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 8020fee:	6878      	ldr	r0, [r7, #4]
 8020ff0:	f000 f9a2 	bl	8021338 <TimerInsertTimer>
 8020ff4:	69fb      	ldr	r3, [r7, #28]
 8020ff6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020ff8:	68fb      	ldr	r3, [r7, #12]
 8020ffa:	f383 8810 	msr	PRIMASK, r3
}
 8020ffe:	bf00      	nop
  {
 8021000:	e002      	b.n	8021008 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 8021002:	2301      	movs	r3, #1
 8021004:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 8021008:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 802100c:	4618      	mov	r0, r3
 802100e:	3728      	adds	r7, #40	; 0x28
 8021010:	46bd      	mov	sp, r7
 8021012:	bd80      	pop	{r7, pc}
 8021014:	08026230 	.word	0x08026230
 8021018:	2000180c 	.word	0x2000180c

0802101c <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 802101c:	b580      	push	{r7, lr}
 802101e:	b088      	sub	sp, #32
 8021020:	af00      	add	r7, sp, #0
 8021022:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8021024:	2300      	movs	r3, #0
 8021026:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 8021028:	687b      	ldr	r3, [r7, #4]
 802102a:	2b00      	cmp	r3, #0
 802102c:	d05b      	beq.n	80210e6 <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 802102e:	f3ef 8310 	mrs	r3, PRIMASK
 8021032:	60fb      	str	r3, [r7, #12]
  return(result);
 8021034:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 8021036:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8021038:	b672      	cpsid	i
}
 802103a:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 802103c:	4b2d      	ldr	r3, [pc, #180]	; (80210f4 <UTIL_TIMER_Stop+0xd8>)
 802103e:	681b      	ldr	r3, [r3, #0]
 8021040:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 8021042:	4b2c      	ldr	r3, [pc, #176]	; (80210f4 <UTIL_TIMER_Stop+0xd8>)
 8021044:	681b      	ldr	r3, [r3, #0]
 8021046:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 8021048:	687b      	ldr	r3, [r7, #4]
 802104a:	2201      	movs	r2, #1
 802104c:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 802104e:	4b29      	ldr	r3, [pc, #164]	; (80210f4 <UTIL_TIMER_Stop+0xd8>)
 8021050:	681b      	ldr	r3, [r3, #0]
 8021052:	2b00      	cmp	r3, #0
 8021054:	d041      	beq.n	80210da <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 8021056:	687b      	ldr	r3, [r7, #4]
 8021058:	2200      	movs	r2, #0
 802105a:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 802105c:	4b25      	ldr	r3, [pc, #148]	; (80210f4 <UTIL_TIMER_Stop+0xd8>)
 802105e:	681b      	ldr	r3, [r3, #0]
 8021060:	687a      	ldr	r2, [r7, #4]
 8021062:	429a      	cmp	r2, r3
 8021064:	d134      	bne.n	80210d0 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 8021066:	4b23      	ldr	r3, [pc, #140]	; (80210f4 <UTIL_TIMER_Stop+0xd8>)
 8021068:	681b      	ldr	r3, [r3, #0]
 802106a:	2200      	movs	r2, #0
 802106c:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 802106e:	4b21      	ldr	r3, [pc, #132]	; (80210f4 <UTIL_TIMER_Stop+0xd8>)
 8021070:	681b      	ldr	r3, [r3, #0]
 8021072:	695b      	ldr	r3, [r3, #20]
 8021074:	2b00      	cmp	r3, #0
 8021076:	d00a      	beq.n	802108e <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 8021078:	4b1e      	ldr	r3, [pc, #120]	; (80210f4 <UTIL_TIMER_Stop+0xd8>)
 802107a:	681b      	ldr	r3, [r3, #0]
 802107c:	695b      	ldr	r3, [r3, #20]
 802107e:	4a1d      	ldr	r2, [pc, #116]	; (80210f4 <UTIL_TIMER_Stop+0xd8>)
 8021080:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 8021082:	4b1c      	ldr	r3, [pc, #112]	; (80210f4 <UTIL_TIMER_Stop+0xd8>)
 8021084:	681b      	ldr	r3, [r3, #0]
 8021086:	4618      	mov	r0, r3
 8021088:	f000 f92c 	bl	80212e4 <TimerSetTimeout>
 802108c:	e023      	b.n	80210d6 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 802108e:	4b1a      	ldr	r3, [pc, #104]	; (80210f8 <UTIL_TIMER_Stop+0xdc>)
 8021090:	68db      	ldr	r3, [r3, #12]
 8021092:	4798      	blx	r3
            TimerListHead = NULL;
 8021094:	4b17      	ldr	r3, [pc, #92]	; (80210f4 <UTIL_TIMER_Stop+0xd8>)
 8021096:	2200      	movs	r2, #0
 8021098:	601a      	str	r2, [r3, #0]
 802109a:	e01c      	b.n	80210d6 <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 802109c:	697a      	ldr	r2, [r7, #20]
 802109e:	687b      	ldr	r3, [r7, #4]
 80210a0:	429a      	cmp	r2, r3
 80210a2:	d110      	bne.n	80210c6 <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 80210a4:	697b      	ldr	r3, [r7, #20]
 80210a6:	695b      	ldr	r3, [r3, #20]
 80210a8:	2b00      	cmp	r3, #0
 80210aa:	d006      	beq.n	80210ba <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 80210ac:	697b      	ldr	r3, [r7, #20]
 80210ae:	695b      	ldr	r3, [r3, #20]
 80210b0:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 80210b2:	69bb      	ldr	r3, [r7, #24]
 80210b4:	697a      	ldr	r2, [r7, #20]
 80210b6:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 80210b8:	e00d      	b.n	80210d6 <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 80210ba:	2300      	movs	r3, #0
 80210bc:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 80210be:	69bb      	ldr	r3, [r7, #24]
 80210c0:	697a      	ldr	r2, [r7, #20]
 80210c2:	615a      	str	r2, [r3, #20]
            break;
 80210c4:	e007      	b.n	80210d6 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 80210c6:	697b      	ldr	r3, [r7, #20]
 80210c8:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 80210ca:	697b      	ldr	r3, [r7, #20]
 80210cc:	695b      	ldr	r3, [r3, #20]
 80210ce:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 80210d0:	697b      	ldr	r3, [r7, #20]
 80210d2:	2b00      	cmp	r3, #0
 80210d4:	d1e2      	bne.n	802109c <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 80210d6:	2300      	movs	r3, #0
 80210d8:	77fb      	strb	r3, [r7, #31]
 80210da:	693b      	ldr	r3, [r7, #16]
 80210dc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80210de:	68bb      	ldr	r3, [r7, #8]
 80210e0:	f383 8810 	msr	PRIMASK, r3
}
 80210e4:	e001      	b.n	80210ea <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 80210e6:	2301      	movs	r3, #1
 80210e8:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 80210ea:	7ffb      	ldrb	r3, [r7, #31]
}
 80210ec:	4618      	mov	r0, r3
 80210ee:	3720      	adds	r7, #32
 80210f0:	46bd      	mov	sp, r7
 80210f2:	bd80      	pop	{r7, pc}
 80210f4:	2000180c 	.word	0x2000180c
 80210f8:	08026230 	.word	0x08026230

080210fc <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 80210fc:	b580      	push	{r7, lr}
 80210fe:	b084      	sub	sp, #16
 8021100:	af00      	add	r7, sp, #0
 8021102:	6078      	str	r0, [r7, #4]
 8021104:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8021106:	2300      	movs	r3, #0
 8021108:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 802110a:	687b      	ldr	r3, [r7, #4]
 802110c:	2b00      	cmp	r3, #0
 802110e:	d102      	bne.n	8021116 <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 8021110:	2301      	movs	r3, #1
 8021112:	73fb      	strb	r3, [r7, #15]
 8021114:	e014      	b.n	8021140 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 8021116:	4b0d      	ldr	r3, [pc, #52]	; (802114c <UTIL_TIMER_SetPeriod+0x50>)
 8021118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802111a:	6838      	ldr	r0, [r7, #0]
 802111c:	4798      	blx	r3
 802111e:	4602      	mov	r2, r0
 8021120:	687b      	ldr	r3, [r7, #4]
 8021122:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 8021124:	6878      	ldr	r0, [r7, #4]
 8021126:	f000 f8c1 	bl	80212ac <TimerExists>
 802112a:	4603      	mov	r3, r0
 802112c:	2b00      	cmp	r3, #0
 802112e:	d007      	beq.n	8021140 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 8021130:	6878      	ldr	r0, [r7, #4]
 8021132:	f7ff ff73 	bl	802101c <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 8021136:	6878      	ldr	r0, [r7, #4]
 8021138:	f7ff ff02 	bl	8020f40 <UTIL_TIMER_Start>
 802113c:	4603      	mov	r3, r0
 802113e:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 8021140:	7bfb      	ldrb	r3, [r7, #15]
}
 8021142:	4618      	mov	r0, r3
 8021144:	3710      	adds	r7, #16
 8021146:	46bd      	mov	sp, r7
 8021148:	bd80      	pop	{r7, pc}
 802114a:	bf00      	nop
 802114c:	08026230 	.word	0x08026230

08021150 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 8021150:	b590      	push	{r4, r7, lr}
 8021152:	b089      	sub	sp, #36	; 0x24
 8021154:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8021156:	f3ef 8310 	mrs	r3, PRIMASK
 802115a:	60bb      	str	r3, [r7, #8]
  return(result);
 802115c:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 802115e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 8021160:	b672      	cpsid	i
}
 8021162:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 8021164:	4b38      	ldr	r3, [pc, #224]	; (8021248 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8021166:	695b      	ldr	r3, [r3, #20]
 8021168:	4798      	blx	r3
 802116a:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 802116c:	4b36      	ldr	r3, [pc, #216]	; (8021248 <UTIL_TIMER_IRQ_Handler+0xf8>)
 802116e:	691b      	ldr	r3, [r3, #16]
 8021170:	4798      	blx	r3
 8021172:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 8021174:	693a      	ldr	r2, [r7, #16]
 8021176:	697b      	ldr	r3, [r7, #20]
 8021178:	1ad3      	subs	r3, r2, r3
 802117a:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 802117c:	4b33      	ldr	r3, [pc, #204]	; (802124c <UTIL_TIMER_IRQ_Handler+0xfc>)
 802117e:	681b      	ldr	r3, [r3, #0]
 8021180:	2b00      	cmp	r3, #0
 8021182:	d037      	beq.n	80211f4 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 8021184:	4b31      	ldr	r3, [pc, #196]	; (802124c <UTIL_TIMER_IRQ_Handler+0xfc>)
 8021186:	681b      	ldr	r3, [r3, #0]
 8021188:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 802118a:	69fb      	ldr	r3, [r7, #28]
 802118c:	681b      	ldr	r3, [r3, #0]
 802118e:	68fa      	ldr	r2, [r7, #12]
 8021190:	429a      	cmp	r2, r3
 8021192:	d206      	bcs.n	80211a2 <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 8021194:	69fb      	ldr	r3, [r7, #28]
 8021196:	681a      	ldr	r2, [r3, #0]
 8021198:	68fb      	ldr	r3, [r7, #12]
 802119a:	1ad2      	subs	r2, r2, r3
 802119c:	69fb      	ldr	r3, [r7, #28]
 802119e:	601a      	str	r2, [r3, #0]
 80211a0:	e002      	b.n	80211a8 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 80211a2:	69fb      	ldr	r3, [r7, #28]
 80211a4:	2200      	movs	r2, #0
 80211a6:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 80211a8:	69fb      	ldr	r3, [r7, #28]
 80211aa:	695b      	ldr	r3, [r3, #20]
 80211ac:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 80211ae:	69fb      	ldr	r3, [r7, #28]
 80211b0:	2b00      	cmp	r3, #0
 80211b2:	d1ea      	bne.n	802118a <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 80211b4:	e01e      	b.n	80211f4 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 80211b6:	4b25      	ldr	r3, [pc, #148]	; (802124c <UTIL_TIMER_IRQ_Handler+0xfc>)
 80211b8:	681b      	ldr	r3, [r3, #0]
 80211ba:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 80211bc:	4b23      	ldr	r3, [pc, #140]	; (802124c <UTIL_TIMER_IRQ_Handler+0xfc>)
 80211be:	681b      	ldr	r3, [r3, #0]
 80211c0:	695b      	ldr	r3, [r3, #20]
 80211c2:	4a22      	ldr	r2, [pc, #136]	; (802124c <UTIL_TIMER_IRQ_Handler+0xfc>)
 80211c4:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 80211c6:	69fb      	ldr	r3, [r7, #28]
 80211c8:	2200      	movs	r2, #0
 80211ca:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 80211cc:	69fb      	ldr	r3, [r7, #28]
 80211ce:	2200      	movs	r2, #0
 80211d0:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 80211d2:	69fb      	ldr	r3, [r7, #28]
 80211d4:	68db      	ldr	r3, [r3, #12]
 80211d6:	69fa      	ldr	r2, [r7, #28]
 80211d8:	6912      	ldr	r2, [r2, #16]
 80211da:	4610      	mov	r0, r2
 80211dc:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 80211de:	69fb      	ldr	r3, [r7, #28]
 80211e0:	7adb      	ldrb	r3, [r3, #11]
 80211e2:	2b01      	cmp	r3, #1
 80211e4:	d106      	bne.n	80211f4 <UTIL_TIMER_IRQ_Handler+0xa4>
 80211e6:	69fb      	ldr	r3, [r7, #28]
 80211e8:	7a9b      	ldrb	r3, [r3, #10]
 80211ea:	2b00      	cmp	r3, #0
 80211ec:	d102      	bne.n	80211f4 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 80211ee:	69f8      	ldr	r0, [r7, #28]
 80211f0:	f7ff fea6 	bl	8020f40 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 80211f4:	4b15      	ldr	r3, [pc, #84]	; (802124c <UTIL_TIMER_IRQ_Handler+0xfc>)
 80211f6:	681b      	ldr	r3, [r3, #0]
 80211f8:	2b00      	cmp	r3, #0
 80211fa:	d00d      	beq.n	8021218 <UTIL_TIMER_IRQ_Handler+0xc8>
 80211fc:	4b13      	ldr	r3, [pc, #76]	; (802124c <UTIL_TIMER_IRQ_Handler+0xfc>)
 80211fe:	681b      	ldr	r3, [r3, #0]
 8021200:	681b      	ldr	r3, [r3, #0]
 8021202:	2b00      	cmp	r3, #0
 8021204:	d0d7      	beq.n	80211b6 <UTIL_TIMER_IRQ_Handler+0x66>
 8021206:	4b11      	ldr	r3, [pc, #68]	; (802124c <UTIL_TIMER_IRQ_Handler+0xfc>)
 8021208:	681b      	ldr	r3, [r3, #0]
 802120a:	681c      	ldr	r4, [r3, #0]
 802120c:	4b0e      	ldr	r3, [pc, #56]	; (8021248 <UTIL_TIMER_IRQ_Handler+0xf8>)
 802120e:	699b      	ldr	r3, [r3, #24]
 8021210:	4798      	blx	r3
 8021212:	4603      	mov	r3, r0
 8021214:	429c      	cmp	r4, r3
 8021216:	d3ce      	bcc.n	80211b6 <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 8021218:	4b0c      	ldr	r3, [pc, #48]	; (802124c <UTIL_TIMER_IRQ_Handler+0xfc>)
 802121a:	681b      	ldr	r3, [r3, #0]
 802121c:	2b00      	cmp	r3, #0
 802121e:	d009      	beq.n	8021234 <UTIL_TIMER_IRQ_Handler+0xe4>
 8021220:	4b0a      	ldr	r3, [pc, #40]	; (802124c <UTIL_TIMER_IRQ_Handler+0xfc>)
 8021222:	681b      	ldr	r3, [r3, #0]
 8021224:	7a1b      	ldrb	r3, [r3, #8]
 8021226:	2b00      	cmp	r3, #0
 8021228:	d104      	bne.n	8021234 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 802122a:	4b08      	ldr	r3, [pc, #32]	; (802124c <UTIL_TIMER_IRQ_Handler+0xfc>)
 802122c:	681b      	ldr	r3, [r3, #0]
 802122e:	4618      	mov	r0, r3
 8021230:	f000 f858 	bl	80212e4 <TimerSetTimeout>
 8021234:	69bb      	ldr	r3, [r7, #24]
 8021236:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8021238:	687b      	ldr	r3, [r7, #4]
 802123a:	f383 8810 	msr	PRIMASK, r3
}
 802123e:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 8021240:	bf00      	nop
 8021242:	3724      	adds	r7, #36	; 0x24
 8021244:	46bd      	mov	sp, r7
 8021246:	bd90      	pop	{r4, r7, pc}
 8021248:	08026230 	.word	0x08026230
 802124c:	2000180c 	.word	0x2000180c

08021250 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 8021250:	b580      	push	{r7, lr}
 8021252:	b082      	sub	sp, #8
 8021254:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 8021256:	4b06      	ldr	r3, [pc, #24]	; (8021270 <UTIL_TIMER_GetCurrentTime+0x20>)
 8021258:	69db      	ldr	r3, [r3, #28]
 802125a:	4798      	blx	r3
 802125c:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 802125e:	4b04      	ldr	r3, [pc, #16]	; (8021270 <UTIL_TIMER_GetCurrentTime+0x20>)
 8021260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8021262:	6878      	ldr	r0, [r7, #4]
 8021264:	4798      	blx	r3
 8021266:	4603      	mov	r3, r0
}
 8021268:	4618      	mov	r0, r3
 802126a:	3708      	adds	r7, #8
 802126c:	46bd      	mov	sp, r7
 802126e:	bd80      	pop	{r7, pc}
 8021270:	08026230 	.word	0x08026230

08021274 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 8021274:	b580      	push	{r7, lr}
 8021276:	b084      	sub	sp, #16
 8021278:	af00      	add	r7, sp, #0
 802127a:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 802127c:	4b0a      	ldr	r3, [pc, #40]	; (80212a8 <UTIL_TIMER_GetElapsedTime+0x34>)
 802127e:	69db      	ldr	r3, [r3, #28]
 8021280:	4798      	blx	r3
 8021282:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 8021284:	4b08      	ldr	r3, [pc, #32]	; (80212a8 <UTIL_TIMER_GetElapsedTime+0x34>)
 8021286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8021288:	6878      	ldr	r0, [r7, #4]
 802128a:	4798      	blx	r3
 802128c:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 802128e:	4b06      	ldr	r3, [pc, #24]	; (80212a8 <UTIL_TIMER_GetElapsedTime+0x34>)
 8021290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8021292:	68f9      	ldr	r1, [r7, #12]
 8021294:	68ba      	ldr	r2, [r7, #8]
 8021296:	1a8a      	subs	r2, r1, r2
 8021298:	4610      	mov	r0, r2
 802129a:	4798      	blx	r3
 802129c:	4603      	mov	r3, r0
}
 802129e:	4618      	mov	r0, r3
 80212a0:	3710      	adds	r7, #16
 80212a2:	46bd      	mov	sp, r7
 80212a4:	bd80      	pop	{r7, pc}
 80212a6:	bf00      	nop
 80212a8:	08026230 	.word	0x08026230

080212ac <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 80212ac:	b480      	push	{r7}
 80212ae:	b085      	sub	sp, #20
 80212b0:	af00      	add	r7, sp, #0
 80212b2:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 80212b4:	4b0a      	ldr	r3, [pc, #40]	; (80212e0 <TimerExists+0x34>)
 80212b6:	681b      	ldr	r3, [r3, #0]
 80212b8:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 80212ba:	e008      	b.n	80212ce <TimerExists+0x22>
  {
    if( cur == TimerObject )
 80212bc:	68fa      	ldr	r2, [r7, #12]
 80212be:	687b      	ldr	r3, [r7, #4]
 80212c0:	429a      	cmp	r2, r3
 80212c2:	d101      	bne.n	80212c8 <TimerExists+0x1c>
    {
      return true;
 80212c4:	2301      	movs	r3, #1
 80212c6:	e006      	b.n	80212d6 <TimerExists+0x2a>
    }
    cur = cur->Next;
 80212c8:	68fb      	ldr	r3, [r7, #12]
 80212ca:	695b      	ldr	r3, [r3, #20]
 80212cc:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 80212ce:	68fb      	ldr	r3, [r7, #12]
 80212d0:	2b00      	cmp	r3, #0
 80212d2:	d1f3      	bne.n	80212bc <TimerExists+0x10>
  }
  return false;
 80212d4:	2300      	movs	r3, #0
}
 80212d6:	4618      	mov	r0, r3
 80212d8:	3714      	adds	r7, #20
 80212da:	46bd      	mov	sp, r7
 80212dc:	bc80      	pop	{r7}
 80212de:	4770      	bx	lr
 80212e0:	2000180c 	.word	0x2000180c

080212e4 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 80212e4:	b590      	push	{r4, r7, lr}
 80212e6:	b085      	sub	sp, #20
 80212e8:	af00      	add	r7, sp, #0
 80212ea:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 80212ec:	4b11      	ldr	r3, [pc, #68]	; (8021334 <TimerSetTimeout+0x50>)
 80212ee:	6a1b      	ldr	r3, [r3, #32]
 80212f0:	4798      	blx	r3
 80212f2:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 80212f4:	687b      	ldr	r3, [r7, #4]
 80212f6:	2201      	movs	r2, #1
 80212f8:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 80212fa:	687b      	ldr	r3, [r7, #4]
 80212fc:	681c      	ldr	r4, [r3, #0]
 80212fe:	4b0d      	ldr	r3, [pc, #52]	; (8021334 <TimerSetTimeout+0x50>)
 8021300:	699b      	ldr	r3, [r3, #24]
 8021302:	4798      	blx	r3
 8021304:	4602      	mov	r2, r0
 8021306:	68fb      	ldr	r3, [r7, #12]
 8021308:	4413      	add	r3, r2
 802130a:	429c      	cmp	r4, r3
 802130c:	d207      	bcs.n	802131e <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 802130e:	4b09      	ldr	r3, [pc, #36]	; (8021334 <TimerSetTimeout+0x50>)
 8021310:	699b      	ldr	r3, [r3, #24]
 8021312:	4798      	blx	r3
 8021314:	4602      	mov	r2, r0
 8021316:	68fb      	ldr	r3, [r7, #12]
 8021318:	441a      	add	r2, r3
 802131a:	687b      	ldr	r3, [r7, #4]
 802131c:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 802131e:	4b05      	ldr	r3, [pc, #20]	; (8021334 <TimerSetTimeout+0x50>)
 8021320:	689b      	ldr	r3, [r3, #8]
 8021322:	687a      	ldr	r2, [r7, #4]
 8021324:	6812      	ldr	r2, [r2, #0]
 8021326:	4610      	mov	r0, r2
 8021328:	4798      	blx	r3
}
 802132a:	bf00      	nop
 802132c:	3714      	adds	r7, #20
 802132e:	46bd      	mov	sp, r7
 8021330:	bd90      	pop	{r4, r7, pc}
 8021332:	bf00      	nop
 8021334:	08026230 	.word	0x08026230

08021338 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 8021338:	b480      	push	{r7}
 802133a:	b085      	sub	sp, #20
 802133c:	af00      	add	r7, sp, #0
 802133e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8021340:	4b14      	ldr	r3, [pc, #80]	; (8021394 <TimerInsertTimer+0x5c>)
 8021342:	681b      	ldr	r3, [r3, #0]
 8021344:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 8021346:	4b13      	ldr	r3, [pc, #76]	; (8021394 <TimerInsertTimer+0x5c>)
 8021348:	681b      	ldr	r3, [r3, #0]
 802134a:	695b      	ldr	r3, [r3, #20]
 802134c:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 802134e:	e012      	b.n	8021376 <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 8021350:	687b      	ldr	r3, [r7, #4]
 8021352:	681a      	ldr	r2, [r3, #0]
 8021354:	68bb      	ldr	r3, [r7, #8]
 8021356:	681b      	ldr	r3, [r3, #0]
 8021358:	429a      	cmp	r2, r3
 802135a:	d905      	bls.n	8021368 <TimerInsertTimer+0x30>
    {
        cur = next;
 802135c:	68bb      	ldr	r3, [r7, #8]
 802135e:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 8021360:	68bb      	ldr	r3, [r7, #8]
 8021362:	695b      	ldr	r3, [r3, #20]
 8021364:	60bb      	str	r3, [r7, #8]
 8021366:	e006      	b.n	8021376 <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 8021368:	68fb      	ldr	r3, [r7, #12]
 802136a:	687a      	ldr	r2, [r7, #4]
 802136c:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 802136e:	687b      	ldr	r3, [r7, #4]
 8021370:	68ba      	ldr	r2, [r7, #8]
 8021372:	615a      	str	r2, [r3, #20]
        return;
 8021374:	e009      	b.n	802138a <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 8021376:	68fb      	ldr	r3, [r7, #12]
 8021378:	695b      	ldr	r3, [r3, #20]
 802137a:	2b00      	cmp	r3, #0
 802137c:	d1e8      	bne.n	8021350 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 802137e:	68fb      	ldr	r3, [r7, #12]
 8021380:	687a      	ldr	r2, [r7, #4]
 8021382:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 8021384:	687b      	ldr	r3, [r7, #4]
 8021386:	2200      	movs	r2, #0
 8021388:	615a      	str	r2, [r3, #20]
}
 802138a:	3714      	adds	r7, #20
 802138c:	46bd      	mov	sp, r7
 802138e:	bc80      	pop	{r7}
 8021390:	4770      	bx	lr
 8021392:	bf00      	nop
 8021394:	2000180c 	.word	0x2000180c

08021398 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 8021398:	b580      	push	{r7, lr}
 802139a:	b084      	sub	sp, #16
 802139c:	af00      	add	r7, sp, #0
 802139e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 80213a0:	4b0b      	ldr	r3, [pc, #44]	; (80213d0 <TimerInsertNewHeadTimer+0x38>)
 80213a2:	681b      	ldr	r3, [r3, #0]
 80213a4:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 80213a6:	68fb      	ldr	r3, [r7, #12]
 80213a8:	2b00      	cmp	r3, #0
 80213aa:	d002      	beq.n	80213b2 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 80213ac:	68fb      	ldr	r3, [r7, #12]
 80213ae:	2200      	movs	r2, #0
 80213b0:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 80213b2:	687b      	ldr	r3, [r7, #4]
 80213b4:	68fa      	ldr	r2, [r7, #12]
 80213b6:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 80213b8:	4a05      	ldr	r2, [pc, #20]	; (80213d0 <TimerInsertNewHeadTimer+0x38>)
 80213ba:	687b      	ldr	r3, [r7, #4]
 80213bc:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 80213be:	4b04      	ldr	r3, [pc, #16]	; (80213d0 <TimerInsertNewHeadTimer+0x38>)
 80213c0:	681b      	ldr	r3, [r3, #0]
 80213c2:	4618      	mov	r0, r3
 80213c4:	f7ff ff8e 	bl	80212e4 <TimerSetTimeout>
}
 80213c8:	bf00      	nop
 80213ca:	3710      	adds	r7, #16
 80213cc:	46bd      	mov	sp, r7
 80213ce:	bd80      	pop	{r7, pc}
 80213d0:	2000180c 	.word	0x2000180c

080213d4 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 80213d4:	b580      	push	{r7, lr}
 80213d6:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 80213d8:	2218      	movs	r2, #24
 80213da:	2100      	movs	r1, #0
 80213dc:	4807      	ldr	r0, [pc, #28]	; (80213fc <UTIL_ADV_TRACE_Init+0x28>)
 80213de:	f7ff f874 	bl	80204ca <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 80213e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80213e6:	2100      	movs	r1, #0
 80213e8:	4805      	ldr	r0, [pc, #20]	; (8021400 <UTIL_ADV_TRACE_Init+0x2c>)
 80213ea:	f7ff f86e 	bl	80204ca <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();
  
  /* Initialize the Low Level interface */  
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 80213ee:	4b05      	ldr	r3, [pc, #20]	; (8021404 <UTIL_ADV_TRACE_Init+0x30>)
 80213f0:	681b      	ldr	r3, [r3, #0]
 80213f2:	4805      	ldr	r0, [pc, #20]	; (8021408 <UTIL_ADV_TRACE_Init+0x34>)
 80213f4:	4798      	blx	r3
 80213f6:	4603      	mov	r3, r0
}
 80213f8:	4618      	mov	r0, r3
 80213fa:	bd80      	pop	{r7, pc}
 80213fc:	20001810 	.word	0x20001810
 8021400:	20001828 	.word	0x20001828
 8021404:	08026270 	.word	0x08026270
 8021408:	08021655 	.word	0x08021655

0802140c <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 802140c:	b408      	push	{r3}
 802140e:	b580      	push	{r7, lr}
 8021410:	b08d      	sub	sp, #52	; 0x34
 8021412:	af00      	add	r7, sp, #0
 8021414:	60f8      	str	r0, [r7, #12]
 8021416:	60b9      	str	r1, [r7, #8]
 8021418:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 802141a:	2300      	movs	r3, #0
 802141c:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 802141e:	2300      	movs	r3, #0
 8021420:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /* check verbose level */
  if (!( ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 8021422:	4b38      	ldr	r3, [pc, #224]	; (8021504 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8021424:	7a1b      	ldrb	r3, [r3, #8]
 8021426:	461a      	mov	r2, r3
 8021428:	68fb      	ldr	r3, [r7, #12]
 802142a:	4293      	cmp	r3, r2
 802142c:	d902      	bls.n	8021434 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 802142e:	f06f 0304 	mvn.w	r3, #4
 8021432:	e05f      	b.n	80214f4 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  if(( Region & ADV_TRACE_Ctx.RegionMask) != Region)
 8021434:	4b33      	ldr	r3, [pc, #204]	; (8021504 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8021436:	68da      	ldr	r2, [r3, #12]
 8021438:	68bb      	ldr	r3, [r7, #8]
 802143a:	4013      	ands	r3, r2
 802143c:	68ba      	ldr	r2, [r7, #8]
 802143e:	429a      	cmp	r2, r3
 8021440:	d002      	beq.n	8021448 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 8021442:	f06f 0305 	mvn.w	r3, #5
 8021446:	e055      	b.n	80214f4 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 8021448:	4b2e      	ldr	r3, [pc, #184]	; (8021504 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 802144a:	685b      	ldr	r3, [r3, #4]
 802144c:	2b00      	cmp	r3, #0
 802144e:	d00a      	beq.n	8021466 <UTIL_ADV_TRACE_COND_FSend+0x5a>
 8021450:	687b      	ldr	r3, [r7, #4]
 8021452:	2b00      	cmp	r3, #0
 8021454:	d007      	beq.n	8021466 <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 8021456:	4b2b      	ldr	r3, [pc, #172]	; (8021504 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8021458:	685b      	ldr	r3, [r3, #4]
 802145a:	f107 0116 	add.w	r1, r7, #22
 802145e:	f107 0218 	add.w	r2, r7, #24
 8021462:	4610      	mov	r0, r2
 8021464:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 8021466:	f107 0340 	add.w	r3, r7, #64	; 0x40
 802146a:	62bb      	str	r3, [r7, #40]	; 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 802146c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802146e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8021470:	f44f 7180 	mov.w	r1, #256	; 0x100
 8021474:	4824      	ldr	r0, [pc, #144]	; (8021508 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 8021476:	f7ff fa51 	bl	802091c <tiny_vsnprintf_like>
 802147a:	4603      	mov	r3, r0
 802147c:	85bb      	strh	r3, [r7, #44]	; 0x2c

  TRACE_Lock();
 802147e:	f000 f9ef 	bl	8021860 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 8021482:	8afa      	ldrh	r2, [r7, #22]
 8021484:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8021486:	4413      	add	r3, r2
 8021488:	b29b      	uxth	r3, r3
 802148a:	f107 0214 	add.w	r2, r7, #20
 802148e:	4611      	mov	r1, r2
 8021490:	4618      	mov	r0, r3
 8021492:	f000 f967 	bl	8021764 <TRACE_AllocateBufer>
 8021496:	4603      	mov	r3, r0
 8021498:	f1b3 3fff 	cmp.w	r3, #4294967295
 802149c:	d026      	beq.n	80214ec <UTIL_ADV_TRACE_COND_FSend+0xe0>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 802149e:	2300      	movs	r3, #0
 80214a0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80214a2:	e00f      	b.n	80214c4 <UTIL_ADV_TRACE_COND_FSend+0xb8>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 80214a4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80214a6:	8aba      	ldrh	r2, [r7, #20]
 80214a8:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80214ac:	440b      	add	r3, r1
 80214ae:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 80214b2:	4b16      	ldr	r3, [pc, #88]	; (802150c <UTIL_ADV_TRACE_COND_FSend+0x100>)
 80214b4:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 80214b6:	8abb      	ldrh	r3, [r7, #20]
 80214b8:	3301      	adds	r3, #1
 80214ba:	b29b      	uxth	r3, r3
 80214bc:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 80214be:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80214c0:	3301      	adds	r3, #1
 80214c2:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80214c4:	8afb      	ldrh	r3, [r7, #22]
 80214c6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80214c8:	429a      	cmp	r2, r3
 80214ca:	d3eb      	bcc.n	80214a4 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 80214cc:	8abb      	ldrh	r3, [r7, #20]
 80214ce:	461a      	mov	r2, r3
 80214d0:	4b0e      	ldr	r3, [pc, #56]	; (802150c <UTIL_ADV_TRACE_COND_FSend+0x100>)
 80214d2:	18d0      	adds	r0, r2, r3
 80214d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80214d6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80214d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80214dc:	f7ff fa1e 	bl	802091c <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 80214e0:	f000 f9dc 	bl	802189c <TRACE_UnLock>

    return TRACE_Send();
 80214e4:	f000 f832 	bl	802154c <TRACE_Send>
 80214e8:	4603      	mov	r3, r0
 80214ea:	e003      	b.n	80214f4 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 80214ec:	f000 f9d6 	bl	802189c <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 80214f0:	f06f 0302 	mvn.w	r3, #2
  buff_size+=(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 80214f4:	4618      	mov	r0, r3
 80214f6:	3734      	adds	r7, #52	; 0x34
 80214f8:	46bd      	mov	sp, r7
 80214fa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80214fe:	b001      	add	sp, #4
 8021500:	4770      	bx	lr
 8021502:	bf00      	nop
 8021504:	20001810 	.word	0x20001810
 8021508:	20001a28 	.word	0x20001a28
 802150c:	20001828 	.word	0x20001828

08021510 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 8021510:	b480      	push	{r7}
 8021512:	b083      	sub	sp, #12
 8021514:	af00      	add	r7, sp, #0
 8021516:	6078      	str	r0, [r7, #4]
	ADV_TRACE_Ctx.timestamp_func = *cb;
 8021518:	4a03      	ldr	r2, [pc, #12]	; (8021528 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 802151a:	687b      	ldr	r3, [r7, #4]
 802151c:	6053      	str	r3, [r2, #4]
}
 802151e:	bf00      	nop
 8021520:	370c      	adds	r7, #12
 8021522:	46bd      	mov	sp, r7
 8021524:	bc80      	pop	{r7}
 8021526:	4770      	bx	lr
 8021528:	20001810 	.word	0x20001810

0802152c <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 802152c:	b480      	push	{r7}
 802152e:	b083      	sub	sp, #12
 8021530:	af00      	add	r7, sp, #0
 8021532:	4603      	mov	r3, r0
 8021534:	71fb      	strb	r3, [r7, #7]
	ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 8021536:	4a04      	ldr	r2, [pc, #16]	; (8021548 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 8021538:	79fb      	ldrb	r3, [r7, #7]
 802153a:	7213      	strb	r3, [r2, #8]
}
 802153c:	bf00      	nop
 802153e:	370c      	adds	r7, #12
 8021540:	46bd      	mov	sp, r7
 8021542:	bc80      	pop	{r7}
 8021544:	4770      	bx	lr
 8021546:	bf00      	nop
 8021548:	20001810 	.word	0x20001810

0802154c <TRACE_Send>:
/**
  * @brief send the data of the trace to low layer
  * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
  */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 802154c:	b580      	push	{r7, lr}
 802154e:	b088      	sub	sp, #32
 8021550:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;  
 8021552:	2300      	movs	r3, #0
 8021554:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 8021556:	2300      	movs	r3, #0
 8021558:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 802155a:	f3ef 8310 	mrs	r3, PRIMASK
 802155e:	613b      	str	r3, [r7, #16]
  return(result);
 8021560:	693b      	ldr	r3, [r7, #16]
  
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();  
 8021562:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8021564:	b672      	cpsid	i
}
 8021566:	bf00      	nop
  
  if(TRACE_IsLocked() == 0u)
 8021568:	f000 f9b6 	bl	80218d8 <TRACE_IsLocked>
 802156c:	4603      	mov	r3, r0
 802156e:	2b00      	cmp	r3, #0
 8021570:	d15d      	bne.n	802162e <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 8021572:	f000 f975 	bl	8021860 <TRACE_Lock>
	    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send overrun(%d)--\n", ADV_TRACE_Ctx.TraceSentSize);
	    return UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
	}
#endif

    if (ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 8021576:	4b34      	ldr	r3, [pc, #208]	; (8021648 <TRACE_Send+0xfc>)
 8021578:	8a1a      	ldrh	r2, [r3, #16]
 802157a:	4b33      	ldr	r3, [pc, #204]	; (8021648 <TRACE_Send+0xfc>)
 802157c:	8a5b      	ldrh	r3, [r3, #18]
 802157e:	429a      	cmp	r2, r3
 8021580:	d04d      	beq.n	802161e <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
   	  if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8021582:	4b31      	ldr	r3, [pc, #196]	; (8021648 <TRACE_Send+0xfc>)
 8021584:	789b      	ldrb	r3, [r3, #2]
 8021586:	2b01      	cmp	r3, #1
 8021588:	d117      	bne.n	80215ba <TRACE_Send+0x6e>
   	  {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t)(ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 802158a:	4b2f      	ldr	r3, [pc, #188]	; (8021648 <TRACE_Send+0xfc>)
 802158c:	881a      	ldrh	r2, [r3, #0]
 802158e:	4b2e      	ldr	r3, [pc, #184]	; (8021648 <TRACE_Send+0xfc>)
 8021590:	8a1b      	ldrh	r3, [r3, #16]
 8021592:	1ad3      	subs	r3, r2, r3
 8021594:	b29a      	uxth	r2, r3
 8021596:	4b2c      	ldr	r3, [pc, #176]	; (8021648 <TRACE_Send+0xfc>)
 8021598:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 802159a:	4b2b      	ldr	r3, [pc, #172]	; (8021648 <TRACE_Send+0xfc>)
 802159c:	2202      	movs	r2, #2
 802159e:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 80215a0:	4b29      	ldr	r3, [pc, #164]	; (8021648 <TRACE_Send+0xfc>)
 80215a2:	2200      	movs	r2, #0
 80215a4:	801a      	strh	r2, [r3, #0]
        
        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
        
        if (0u == ADV_TRACE_Ctx.TraceSentSize)
 80215a6:	4b28      	ldr	r3, [pc, #160]	; (8021648 <TRACE_Send+0xfc>)
 80215a8:	8a9b      	ldrh	r3, [r3, #20]
 80215aa:	2b00      	cmp	r3, #0
 80215ac:	d105      	bne.n	80215ba <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 80215ae:	4b26      	ldr	r3, [pc, #152]	; (8021648 <TRACE_Send+0xfc>)
 80215b0:	2200      	movs	r2, #0
 80215b2:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 80215b4:	4b24      	ldr	r3, [pc, #144]	; (8021648 <TRACE_Send+0xfc>)
 80215b6:	2200      	movs	r2, #0
 80215b8:	821a      	strh	r2, [r3, #16]
        }
   	  }
      
   	  if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 80215ba:	4b23      	ldr	r3, [pc, #140]	; (8021648 <TRACE_Send+0xfc>)
 80215bc:	789b      	ldrb	r3, [r3, #2]
 80215be:	2b00      	cmp	r3, #0
 80215c0:	d115      	bne.n	80215ee <TRACE_Send+0xa2>
   	  {
#endif
   	    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 80215c2:	4b21      	ldr	r3, [pc, #132]	; (8021648 <TRACE_Send+0xfc>)
 80215c4:	8a5a      	ldrh	r2, [r3, #18]
 80215c6:	4b20      	ldr	r3, [pc, #128]	; (8021648 <TRACE_Send+0xfc>)
 80215c8:	8a1b      	ldrh	r3, [r3, #16]
 80215ca:	429a      	cmp	r2, r3
 80215cc:	d908      	bls.n	80215e0 <TRACE_Send+0x94>
        {
   	    	ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 80215ce:	4b1e      	ldr	r3, [pc, #120]	; (8021648 <TRACE_Send+0xfc>)
 80215d0:	8a5a      	ldrh	r2, [r3, #18]
 80215d2:	4b1d      	ldr	r3, [pc, #116]	; (8021648 <TRACE_Send+0xfc>)
 80215d4:	8a1b      	ldrh	r3, [r3, #16]
 80215d6:	1ad3      	subs	r3, r2, r3
 80215d8:	b29a      	uxth	r2, r3
 80215da:	4b1b      	ldr	r3, [pc, #108]	; (8021648 <TRACE_Send+0xfc>)
 80215dc:	829a      	strh	r2, [r3, #20]
 80215de:	e006      	b.n	80215ee <TRACE_Send+0xa2>
        }
        else  /* TraceRdPtr > TraceWrPtr */
        {
        	ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 80215e0:	4b19      	ldr	r3, [pc, #100]	; (8021648 <TRACE_Send+0xfc>)
 80215e2:	8a1b      	ldrh	r3, [r3, #16]
 80215e4:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80215e8:	b29a      	uxth	r2, r3
 80215ea:	4b17      	ldr	r3, [pc, #92]	; (8021648 <TRACE_Send+0xfc>)
 80215ec:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 80215ee:	4b16      	ldr	r3, [pc, #88]	; (8021648 <TRACE_Send+0xfc>)
 80215f0:	8a1b      	ldrh	r3, [r3, #16]
 80215f2:	461a      	mov	r2, r3
 80215f4:	4b15      	ldr	r3, [pc, #84]	; (802164c <TRACE_Send+0x100>)
 80215f6:	4413      	add	r3, r2
 80215f8:	61bb      	str	r3, [r7, #24]
 80215fa:	697b      	ldr	r3, [r7, #20]
 80215fc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80215fe:	68fb      	ldr	r3, [r7, #12]
 8021600:	f383 8810 	msr	PRIMASK, r3
}
 8021604:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook(); 
 8021606:	f7e4 fdb7 	bl	8006178 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n",ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 802160a:	4b11      	ldr	r3, [pc, #68]	; (8021650 <TRACE_Send+0x104>)
 802160c:	68db      	ldr	r3, [r3, #12]
 802160e:	4a0e      	ldr	r2, [pc, #56]	; (8021648 <TRACE_Send+0xfc>)
 8021610:	8a92      	ldrh	r2, [r2, #20]
 8021612:	4611      	mov	r1, r2
 8021614:	69b8      	ldr	r0, [r7, #24]
 8021616:	4798      	blx	r3
 8021618:	4603      	mov	r3, r0
 802161a:	77fb      	strb	r3, [r7, #31]
 802161c:	e00d      	b.n	802163a <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 802161e:	f000 f93d 	bl	802189c <TRACE_UnLock>
 8021622:	697b      	ldr	r3, [r7, #20]
 8021624:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8021626:	68bb      	ldr	r3, [r7, #8]
 8021628:	f383 8810 	msr	PRIMASK, r3
}
 802162c:	e005      	b.n	802163a <TRACE_Send+0xee>
 802162e:	697b      	ldr	r3, [r7, #20]
 8021630:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8021632:	687b      	ldr	r3, [r7, #4]
 8021634:	f383 8810 	msr	PRIMASK, r3
}
 8021638:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  }
  
  return ret;
 802163a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 802163e:	4618      	mov	r0, r3
 8021640:	3720      	adds	r7, #32
 8021642:	46bd      	mov	sp, r7
 8021644:	bd80      	pop	{r7, pc}
 8021646:	bf00      	nop
 8021648:	20001810 	.word	0x20001810
 802164c:	20001828 	.word	0x20001828
 8021650:	08026270 	.word	0x08026270

08021654 <TRACE_TxCpltCallback>:
  * @brief Tx callback called by the low layer level to inform a transfer complete
  * @param Ptr pointer not used only for HAL compatibility
  * @retval none
  */
static void TRACE_TxCpltCallback(void *Ptr)
{ 
 8021654:	b580      	push	{r7, lr}
 8021656:	b086      	sub	sp, #24
 8021658:	af00      	add	r7, sp, #0
 802165a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 802165c:	f3ef 8310 	mrs	r3, PRIMASK
 8021660:	613b      	str	r3, [r7, #16]
  return(result);
 8021662:	693b      	ldr	r3, [r7, #16]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8021664:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8021666:	b672      	cpsid	i
}
 8021668:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif
  
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 802166a:	4b3b      	ldr	r3, [pc, #236]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 802166c:	789b      	ldrb	r3, [r3, #2]
 802166e:	2b02      	cmp	r3, #2
 8021670:	d106      	bne.n	8021680 <TRACE_TxCpltCallback+0x2c>
  {
	  ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8021672:	4b39      	ldr	r3, [pc, #228]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 8021674:	2200      	movs	r2, #0
 8021676:	709a      	strb	r2, [r3, #2]
	  ADV_TRACE_Ctx.TraceRdPtr = 0;
 8021678:	4b37      	ldr	r3, [pc, #220]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 802167a:	2200      	movs	r2, #0
 802167c:	821a      	strh	r2, [r3, #16]
 802167e:	e00a      	b.n	8021696 <TRACE_TxCpltCallback+0x42>
	  UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
	  ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 8021680:	4b35      	ldr	r3, [pc, #212]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 8021682:	8a1a      	ldrh	r2, [r3, #16]
 8021684:	4b34      	ldr	r3, [pc, #208]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 8021686:	8a9b      	ldrh	r3, [r3, #20]
 8021688:	4413      	add	r3, r2
 802168a:	b29b      	uxth	r3, r3
 802168c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8021690:	b29a      	uxth	r2, r3
 8021692:	4b31      	ldr	r3, [pc, #196]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 8021694:	821a      	strh	r2, [r3, #16]
		UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
	}
#endif
  
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 8021696:	4b30      	ldr	r3, [pc, #192]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 8021698:	8a1a      	ldrh	r2, [r3, #16]
 802169a:	4b2f      	ldr	r3, [pc, #188]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 802169c:	8a5b      	ldrh	r3, [r3, #18]
 802169e:	429a      	cmp	r2, r3
 80216a0:	d04b      	beq.n	802173a <TRACE_TxCpltCallback+0xe6>
 80216a2:	4b2d      	ldr	r3, [pc, #180]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 80216a4:	8adb      	ldrh	r3, [r3, #22]
 80216a6:	2b01      	cmp	r3, #1
 80216a8:	d147      	bne.n	802173a <TRACE_TxCpltCallback+0xe6>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 80216aa:	4b2b      	ldr	r3, [pc, #172]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 80216ac:	789b      	ldrb	r3, [r3, #2]
 80216ae:	2b01      	cmp	r3, #1
 80216b0:	d117      	bne.n	80216e2 <TRACE_TxCpltCallback+0x8e>
    {
   		ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 80216b2:	4b29      	ldr	r3, [pc, #164]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 80216b4:	881a      	ldrh	r2, [r3, #0]
 80216b6:	4b28      	ldr	r3, [pc, #160]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 80216b8:	8a1b      	ldrh	r3, [r3, #16]
 80216ba:	1ad3      	subs	r3, r2, r3
 80216bc:	b29a      	uxth	r2, r3
 80216be:	4b26      	ldr	r3, [pc, #152]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 80216c0:	829a      	strh	r2, [r3, #20]
   		ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 80216c2:	4b25      	ldr	r3, [pc, #148]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 80216c4:	2202      	movs	r2, #2
 80216c6:	709a      	strb	r2, [r3, #2]
   		ADV_TRACE_Ctx.unchunk_enabled = 0;
 80216c8:	4b23      	ldr	r3, [pc, #140]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 80216ca:	2200      	movs	r2, #0
 80216cc:	801a      	strh	r2, [r3, #0]
      
    	UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
      
    	if (0u == ADV_TRACE_Ctx.TraceSentSize)
 80216ce:	4b22      	ldr	r3, [pc, #136]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 80216d0:	8a9b      	ldrh	r3, [r3, #20]
 80216d2:	2b00      	cmp	r3, #0
 80216d4:	d105      	bne.n	80216e2 <TRACE_TxCpltCallback+0x8e>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 80216d6:	4b20      	ldr	r3, [pc, #128]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 80216d8:	2200      	movs	r2, #0
 80216da:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 80216dc:	4b1e      	ldr	r3, [pc, #120]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 80216de:	2200      	movs	r2, #0
 80216e0:	821a      	strh	r2, [r3, #16]
      }
    }
    
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 80216e2:	4b1d      	ldr	r3, [pc, #116]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 80216e4:	789b      	ldrb	r3, [r3, #2]
 80216e6:	2b00      	cmp	r3, #0
 80216e8:	d115      	bne.n	8021716 <TRACE_TxCpltCallback+0xc2>
    {
#endif
      if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 80216ea:	4b1b      	ldr	r3, [pc, #108]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 80216ec:	8a5a      	ldrh	r2, [r3, #18]
 80216ee:	4b1a      	ldr	r3, [pc, #104]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 80216f0:	8a1b      	ldrh	r3, [r3, #16]
 80216f2:	429a      	cmp	r2, r3
 80216f4:	d908      	bls.n	8021708 <TRACE_TxCpltCallback+0xb4>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 80216f6:	4b18      	ldr	r3, [pc, #96]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 80216f8:	8a5a      	ldrh	r2, [r3, #18]
 80216fa:	4b17      	ldr	r3, [pc, #92]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 80216fc:	8a1b      	ldrh	r3, [r3, #16]
 80216fe:	1ad3      	subs	r3, r2, r3
 8021700:	b29a      	uxth	r2, r3
 8021702:	4b15      	ldr	r3, [pc, #84]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 8021704:	829a      	strh	r2, [r3, #20]
 8021706:	e006      	b.n	8021716 <TRACE_TxCpltCallback+0xc2>
      }
      else  /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8021708:	4b13      	ldr	r3, [pc, #76]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 802170a:	8a1b      	ldrh	r3, [r3, #16]
 802170c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8021710:	b29a      	uxth	r2, r3
 8021712:	4b11      	ldr	r3, [pc, #68]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 8021714:	829a      	strh	r2, [r3, #20]
 8021716:	697b      	ldr	r3, [r7, #20]
 8021718:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802171a:	68fb      	ldr	r3, [r7, #12]
 802171c:	f383 8810 	msr	PRIMASK, r3
}
 8021720:	bf00      	nop
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(&ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr], ADV_TRACE_Ctx.TraceSentSize);
 8021722:	4b0e      	ldr	r3, [pc, #56]	; (802175c <TRACE_TxCpltCallback+0x108>)
 8021724:	68db      	ldr	r3, [r3, #12]
 8021726:	4a0c      	ldr	r2, [pc, #48]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 8021728:	8a12      	ldrh	r2, [r2, #16]
 802172a:	4611      	mov	r1, r2
 802172c:	4a0c      	ldr	r2, [pc, #48]	; (8021760 <TRACE_TxCpltCallback+0x10c>)
 802172e:	440a      	add	r2, r1
 8021730:	4909      	ldr	r1, [pc, #36]	; (8021758 <TRACE_TxCpltCallback+0x104>)
 8021732:	8a89      	ldrh	r1, [r1, #20]
 8021734:	4610      	mov	r0, r2
 8021736:	4798      	blx	r3
 8021738:	e00a      	b.n	8021750 <TRACE_TxCpltCallback+0xfc>
  }
  else
  {
    UTIL_ADV_TRACE_PostSendHook();      
 802173a:	f7e4 fd25 	bl	8006188 <UTIL_ADV_TRACE_PostSendHook>
 802173e:	697b      	ldr	r3, [r7, #20]
 8021740:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8021742:	68bb      	ldr	r3, [r7, #8]
 8021744:	f383 8810 	msr	PRIMASK, r3
}
 8021748:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    TRACE_UnLock();
 802174a:	f000 f8a7 	bl	802189c <TRACE_UnLock>
  }
}
 802174e:	bf00      	nop
 8021750:	bf00      	nop
 8021752:	3718      	adds	r7, #24
 8021754:	46bd      	mov	sp, r7
 8021756:	bd80      	pop	{r7, pc}
 8021758:	20001810 	.word	0x20001810
 802175c:	08026270 	.word	0x08026270
 8021760:	20001828 	.word	0x20001828

08021764 <TRACE_AllocateBufer>:
  * @param  Size to allocate within fifo
  * @param  Pos position within the fifo
  * @retval write position inside the buffer is -1 no space available.
  */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 8021764:	b480      	push	{r7}
 8021766:	b087      	sub	sp, #28
 8021768:	af00      	add	r7, sp, #0
 802176a:	4603      	mov	r3, r0
 802176c:	6039      	str	r1, [r7, #0]
 802176e:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 8021770:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8021774:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8021776:	f3ef 8310 	mrs	r3, PRIMASK
 802177a:	60fb      	str	r3, [r7, #12]
  return(result);
 802177c:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 802177e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8021780:	b672      	cpsid	i
}
 8021782:	bf00      	nop

  if (ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 8021784:	4b35      	ldr	r3, [pc, #212]	; (802185c <TRACE_AllocateBufer+0xf8>)
 8021786:	8a5a      	ldrh	r2, [r3, #18]
 8021788:	4b34      	ldr	r3, [pc, #208]	; (802185c <TRACE_AllocateBufer+0xf8>)
 802178a:	8a1b      	ldrh	r3, [r3, #16]
 802178c:	429a      	cmp	r2, r3
 802178e:	d11b      	bne.n	80217c8 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8021790:	4b32      	ldr	r3, [pc, #200]	; (802185c <TRACE_AllocateBufer+0xf8>)
 8021792:	8a5b      	ldrh	r3, [r3, #18]
 8021794:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8021798:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 802179a:	88fa      	ldrh	r2, [r7, #6]
 802179c:	8afb      	ldrh	r3, [r7, #22]
 802179e:	429a      	cmp	r2, r3
 80217a0:	d33a      	bcc.n	8021818 <TRACE_AllocateBufer+0xb4>
 80217a2:	4b2e      	ldr	r3, [pc, #184]	; (802185c <TRACE_AllocateBufer+0xf8>)
 80217a4:	8a1b      	ldrh	r3, [r3, #16]
 80217a6:	88fa      	ldrh	r2, [r7, #6]
 80217a8:	429a      	cmp	r2, r3
 80217aa:	d235      	bcs.n	8021818 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 80217ac:	4b2b      	ldr	r3, [pc, #172]	; (802185c <TRACE_AllocateBufer+0xf8>)
 80217ae:	2201      	movs	r2, #1
 80217b0:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 80217b2:	4b2a      	ldr	r3, [pc, #168]	; (802185c <TRACE_AllocateBufer+0xf8>)
 80217b4:	8a5a      	ldrh	r2, [r3, #18]
 80217b6:	4b29      	ldr	r3, [pc, #164]	; (802185c <TRACE_AllocateBufer+0xf8>)
 80217b8:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 80217ba:	4b28      	ldr	r3, [pc, #160]	; (802185c <TRACE_AllocateBufer+0xf8>)
 80217bc:	8a1b      	ldrh	r3, [r3, #16]
 80217be:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 80217c0:	4b26      	ldr	r3, [pc, #152]	; (802185c <TRACE_AllocateBufer+0xf8>)
 80217c2:	2200      	movs	r2, #0
 80217c4:	825a      	strh	r2, [r3, #18]
 80217c6:	e027      	b.n	8021818 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 80217c8:	4b24      	ldr	r3, [pc, #144]	; (802185c <TRACE_AllocateBufer+0xf8>)
 80217ca:	8a5a      	ldrh	r2, [r3, #18]
 80217cc:	4b23      	ldr	r3, [pc, #140]	; (802185c <TRACE_AllocateBufer+0xf8>)
 80217ce:	8a1b      	ldrh	r3, [r3, #16]
 80217d0:	429a      	cmp	r2, r3
 80217d2:	d91b      	bls.n	802180c <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 80217d4:	4b21      	ldr	r3, [pc, #132]	; (802185c <TRACE_AllocateBufer+0xf8>)
 80217d6:	8a5b      	ldrh	r3, [r3, #18]
 80217d8:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80217dc:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 80217de:	88fa      	ldrh	r2, [r7, #6]
 80217e0:	8afb      	ldrh	r3, [r7, #22]
 80217e2:	429a      	cmp	r2, r3
 80217e4:	d318      	bcc.n	8021818 <TRACE_AllocateBufer+0xb4>
 80217e6:	4b1d      	ldr	r3, [pc, #116]	; (802185c <TRACE_AllocateBufer+0xf8>)
 80217e8:	8a1b      	ldrh	r3, [r3, #16]
 80217ea:	88fa      	ldrh	r2, [r7, #6]
 80217ec:	429a      	cmp	r2, r3
 80217ee:	d213      	bcs.n	8021818 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 80217f0:	4b1a      	ldr	r3, [pc, #104]	; (802185c <TRACE_AllocateBufer+0xf8>)
 80217f2:	2201      	movs	r2, #1
 80217f4:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 80217f6:	4b19      	ldr	r3, [pc, #100]	; (802185c <TRACE_AllocateBufer+0xf8>)
 80217f8:	8a5a      	ldrh	r2, [r3, #18]
 80217fa:	4b18      	ldr	r3, [pc, #96]	; (802185c <TRACE_AllocateBufer+0xf8>)
 80217fc:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 80217fe:	4b17      	ldr	r3, [pc, #92]	; (802185c <TRACE_AllocateBufer+0xf8>)
 8021800:	8a1b      	ldrh	r3, [r3, #16]
 8021802:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 8021804:	4b15      	ldr	r3, [pc, #84]	; (802185c <TRACE_AllocateBufer+0xf8>)
 8021806:	2200      	movs	r2, #0
 8021808:	825a      	strh	r2, [r3, #18]
 802180a:	e005      	b.n	8021818 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 802180c:	4b13      	ldr	r3, [pc, #76]	; (802185c <TRACE_AllocateBufer+0xf8>)
 802180e:	8a1a      	ldrh	r2, [r3, #16]
 8021810:	4b12      	ldr	r3, [pc, #72]	; (802185c <TRACE_AllocateBufer+0xf8>)
 8021812:	8a5b      	ldrh	r3, [r3, #18]
 8021814:	1ad3      	subs	r3, r2, r3
 8021816:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }
  
  if (freesize > Size)
 8021818:	8afa      	ldrh	r2, [r7, #22]
 802181a:	88fb      	ldrh	r3, [r7, #6]
 802181c:	429a      	cmp	r2, r3
 802181e:	d90f      	bls.n	8021840 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 8021820:	4b0e      	ldr	r3, [pc, #56]	; (802185c <TRACE_AllocateBufer+0xf8>)
 8021822:	8a5a      	ldrh	r2, [r3, #18]
 8021824:	683b      	ldr	r3, [r7, #0]
 8021826:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 8021828:	4b0c      	ldr	r3, [pc, #48]	; (802185c <TRACE_AllocateBufer+0xf8>)
 802182a:	8a5a      	ldrh	r2, [r3, #18]
 802182c:	88fb      	ldrh	r3, [r7, #6]
 802182e:	4413      	add	r3, r2
 8021830:	b29b      	uxth	r3, r3
 8021832:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8021836:	b29a      	uxth	r2, r3
 8021838:	4b08      	ldr	r3, [pc, #32]	; (802185c <TRACE_AllocateBufer+0xf8>)
 802183a:	825a      	strh	r2, [r3, #18]
    ret = 0;
 802183c:	2300      	movs	r3, #0
 802183e:	82bb      	strh	r3, [r7, #20]
 8021840:	693b      	ldr	r3, [r7, #16]
 8021842:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8021844:	68bb      	ldr	r3, [r7, #8]
 8021846:	f383 8810 	msr	PRIMASK, r3
}
 802184a:	bf00      	nop
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_AllocateBufer(%d-%d::%d-%d)--\n",freesize - Size, Size, ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceWrPtr);
#endif
  }

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  return ret;
 802184c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 8021850:	4618      	mov	r0, r3
 8021852:	371c      	adds	r7, #28
 8021854:	46bd      	mov	sp, r7
 8021856:	bc80      	pop	{r7}
 8021858:	4770      	bx	lr
 802185a:	bf00      	nop
 802185c:	20001810 	.word	0x20001810

08021860 <TRACE_Lock>:
/**
  * @brief  Lock the trace buffer.
  * @retval None.
  */
static void TRACE_Lock(void)
{
 8021860:	b480      	push	{r7}
 8021862:	b085      	sub	sp, #20
 8021864:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8021866:	f3ef 8310 	mrs	r3, PRIMASK
 802186a:	607b      	str	r3, [r7, #4]
  return(result);
 802186c:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 802186e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8021870:	b672      	cpsid	i
}
 8021872:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 8021874:	4b08      	ldr	r3, [pc, #32]	; (8021898 <TRACE_Lock+0x38>)
 8021876:	8adb      	ldrh	r3, [r3, #22]
 8021878:	3301      	adds	r3, #1
 802187a:	b29a      	uxth	r2, r3
 802187c:	4b06      	ldr	r3, [pc, #24]	; (8021898 <TRACE_Lock+0x38>)
 802187e:	82da      	strh	r2, [r3, #22]
 8021880:	68fb      	ldr	r3, [r7, #12]
 8021882:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8021884:	68bb      	ldr	r3, [r7, #8]
 8021886:	f383 8810 	msr	PRIMASK, r3
}
 802188a:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 802188c:	bf00      	nop
 802188e:	3714      	adds	r7, #20
 8021890:	46bd      	mov	sp, r7
 8021892:	bc80      	pop	{r7}
 8021894:	4770      	bx	lr
 8021896:	bf00      	nop
 8021898:	20001810 	.word	0x20001810

0802189c <TRACE_UnLock>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static void TRACE_UnLock(void)
{
 802189c:	b480      	push	{r7}
 802189e:	b085      	sub	sp, #20
 80218a0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80218a2:	f3ef 8310 	mrs	r3, PRIMASK
 80218a6:	607b      	str	r3, [r7, #4]
  return(result);
 80218a8:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 80218aa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80218ac:	b672      	cpsid	i
}
 80218ae:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 80218b0:	4b08      	ldr	r3, [pc, #32]	; (80218d4 <TRACE_UnLock+0x38>)
 80218b2:	8adb      	ldrh	r3, [r3, #22]
 80218b4:	3b01      	subs	r3, #1
 80218b6:	b29a      	uxth	r2, r3
 80218b8:	4b06      	ldr	r3, [pc, #24]	; (80218d4 <TRACE_UnLock+0x38>)
 80218ba:	82da      	strh	r2, [r3, #22]
 80218bc:	68fb      	ldr	r3, [r7, #12]
 80218be:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80218c0:	68bb      	ldr	r3, [r7, #8]
 80218c2:	f383 8810 	msr	PRIMASK, r3
}
 80218c6:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 80218c8:	bf00      	nop
 80218ca:	3714      	adds	r7, #20
 80218cc:	46bd      	mov	sp, r7
 80218ce:	bc80      	pop	{r7}
 80218d0:	4770      	bx	lr
 80218d2:	bf00      	nop
 80218d4:	20001810 	.word	0x20001810

080218d8 <TRACE_IsLocked>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static uint32_t TRACE_IsLocked(void)
{
 80218d8:	b480      	push	{r7}
 80218da:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 80218dc:	4b05      	ldr	r3, [pc, #20]	; (80218f4 <TRACE_IsLocked+0x1c>)
 80218de:	8adb      	ldrh	r3, [r3, #22]
 80218e0:	2b00      	cmp	r3, #0
 80218e2:	bf14      	ite	ne
 80218e4:	2301      	movne	r3, #1
 80218e6:	2300      	moveq	r3, #0
 80218e8:	b2db      	uxtb	r3, r3
}
 80218ea:	4618      	mov	r0, r3
 80218ec:	46bd      	mov	sp, r7
 80218ee:	bc80      	pop	{r7}
 80218f0:	4770      	bx	lr
 80218f2:	bf00      	nop
 80218f4:	20001810 	.word	0x20001810

080218f8 <floor>:
 80218f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80218fc:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8021900:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8021904:	2e13      	cmp	r6, #19
 8021906:	4602      	mov	r2, r0
 8021908:	460b      	mov	r3, r1
 802190a:	4607      	mov	r7, r0
 802190c:	460c      	mov	r4, r1
 802190e:	4605      	mov	r5, r0
 8021910:	dc34      	bgt.n	802197c <floor+0x84>
 8021912:	2e00      	cmp	r6, #0
 8021914:	da15      	bge.n	8021942 <floor+0x4a>
 8021916:	a334      	add	r3, pc, #208	; (adr r3, 80219e8 <floor+0xf0>)
 8021918:	e9d3 2300 	ldrd	r2, r3, [r3]
 802191c:	f7de fc8e 	bl	800023c <__adddf3>
 8021920:	2200      	movs	r2, #0
 8021922:	2300      	movs	r3, #0
 8021924:	f7df f8d0 	bl	8000ac8 <__aeabi_dcmpgt>
 8021928:	b140      	cbz	r0, 802193c <floor+0x44>
 802192a:	2c00      	cmp	r4, #0
 802192c:	da59      	bge.n	80219e2 <floor+0xea>
 802192e:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8021932:	ea57 0503 	orrs.w	r5, r7, r3
 8021936:	d001      	beq.n	802193c <floor+0x44>
 8021938:	4c2d      	ldr	r4, [pc, #180]	; (80219f0 <floor+0xf8>)
 802193a:	2500      	movs	r5, #0
 802193c:	4623      	mov	r3, r4
 802193e:	462f      	mov	r7, r5
 8021940:	e025      	b.n	802198e <floor+0x96>
 8021942:	4a2c      	ldr	r2, [pc, #176]	; (80219f4 <floor+0xfc>)
 8021944:	fa42 f806 	asr.w	r8, r2, r6
 8021948:	ea01 0208 	and.w	r2, r1, r8
 802194c:	4302      	orrs	r2, r0
 802194e:	d01e      	beq.n	802198e <floor+0x96>
 8021950:	a325      	add	r3, pc, #148	; (adr r3, 80219e8 <floor+0xf0>)
 8021952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021956:	f7de fc71 	bl	800023c <__adddf3>
 802195a:	2200      	movs	r2, #0
 802195c:	2300      	movs	r3, #0
 802195e:	f7df f8b3 	bl	8000ac8 <__aeabi_dcmpgt>
 8021962:	2800      	cmp	r0, #0
 8021964:	d0ea      	beq.n	802193c <floor+0x44>
 8021966:	2c00      	cmp	r4, #0
 8021968:	bfbe      	ittt	lt
 802196a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 802196e:	fa43 f606 	asrlt.w	r6, r3, r6
 8021972:	19a4      	addlt	r4, r4, r6
 8021974:	ea24 0408 	bic.w	r4, r4, r8
 8021978:	2500      	movs	r5, #0
 802197a:	e7df      	b.n	802193c <floor+0x44>
 802197c:	2e33      	cmp	r6, #51	; 0x33
 802197e:	dd0a      	ble.n	8021996 <floor+0x9e>
 8021980:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8021984:	d103      	bne.n	802198e <floor+0x96>
 8021986:	f7de fc59 	bl	800023c <__adddf3>
 802198a:	4607      	mov	r7, r0
 802198c:	460b      	mov	r3, r1
 802198e:	4638      	mov	r0, r7
 8021990:	4619      	mov	r1, r3
 8021992:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8021996:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 802199a:	f04f 32ff 	mov.w	r2, #4294967295
 802199e:	fa22 f808 	lsr.w	r8, r2, r8
 80219a2:	ea18 0f00 	tst.w	r8, r0
 80219a6:	d0f2      	beq.n	802198e <floor+0x96>
 80219a8:	a30f      	add	r3, pc, #60	; (adr r3, 80219e8 <floor+0xf0>)
 80219aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80219ae:	f7de fc45 	bl	800023c <__adddf3>
 80219b2:	2200      	movs	r2, #0
 80219b4:	2300      	movs	r3, #0
 80219b6:	f7df f887 	bl	8000ac8 <__aeabi_dcmpgt>
 80219ba:	2800      	cmp	r0, #0
 80219bc:	d0be      	beq.n	802193c <floor+0x44>
 80219be:	2c00      	cmp	r4, #0
 80219c0:	da02      	bge.n	80219c8 <floor+0xd0>
 80219c2:	2e14      	cmp	r6, #20
 80219c4:	d103      	bne.n	80219ce <floor+0xd6>
 80219c6:	3401      	adds	r4, #1
 80219c8:	ea25 0508 	bic.w	r5, r5, r8
 80219cc:	e7b6      	b.n	802193c <floor+0x44>
 80219ce:	2301      	movs	r3, #1
 80219d0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80219d4:	fa03 f606 	lsl.w	r6, r3, r6
 80219d8:	4435      	add	r5, r6
 80219da:	42bd      	cmp	r5, r7
 80219dc:	bf38      	it	cc
 80219de:	18e4      	addcc	r4, r4, r3
 80219e0:	e7f2      	b.n	80219c8 <floor+0xd0>
 80219e2:	2500      	movs	r5, #0
 80219e4:	462c      	mov	r4, r5
 80219e6:	e7a9      	b.n	802193c <floor+0x44>
 80219e8:	8800759c 	.word	0x8800759c
 80219ec:	7e37e43c 	.word	0x7e37e43c
 80219f0:	bff00000 	.word	0xbff00000
 80219f4:	000fffff 	.word	0x000fffff

080219f8 <sin>:
 80219f8:	b530      	push	{r4, r5, lr}
 80219fa:	4a20      	ldr	r2, [pc, #128]	; (8021a7c <sin+0x84>)
 80219fc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8021a00:	4293      	cmp	r3, r2
 8021a02:	b087      	sub	sp, #28
 8021a04:	dc06      	bgt.n	8021a14 <sin+0x1c>
 8021a06:	2300      	movs	r3, #0
 8021a08:	9300      	str	r3, [sp, #0]
 8021a0a:	2200      	movs	r2, #0
 8021a0c:	2300      	movs	r3, #0
 8021a0e:	f001 ff2f 	bl	8023870 <__kernel_sin>
 8021a12:	e006      	b.n	8021a22 <sin+0x2a>
 8021a14:	4a1a      	ldr	r2, [pc, #104]	; (8021a80 <sin+0x88>)
 8021a16:	4293      	cmp	r3, r2
 8021a18:	dd05      	ble.n	8021a26 <sin+0x2e>
 8021a1a:	4602      	mov	r2, r0
 8021a1c:	460b      	mov	r3, r1
 8021a1e:	f7de fc0b 	bl	8000238 <__aeabi_dsub>
 8021a22:	b007      	add	sp, #28
 8021a24:	bd30      	pop	{r4, r5, pc}
 8021a26:	aa02      	add	r2, sp, #8
 8021a28:	f000 fe4a 	bl	80226c0 <__ieee754_rem_pio2>
 8021a2c:	f000 0003 	and.w	r0, r0, #3
 8021a30:	2801      	cmp	r0, #1
 8021a32:	d009      	beq.n	8021a48 <sin+0x50>
 8021a34:	2802      	cmp	r0, #2
 8021a36:	d00e      	beq.n	8021a56 <sin+0x5e>
 8021a38:	b9c0      	cbnz	r0, 8021a6c <sin+0x74>
 8021a3a:	2301      	movs	r3, #1
 8021a3c:	9300      	str	r3, [sp, #0]
 8021a3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8021a42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8021a46:	e7e2      	b.n	8021a0e <sin+0x16>
 8021a48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8021a4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8021a50:	f001 fb06 	bl	8023060 <__kernel_cos>
 8021a54:	e7e5      	b.n	8021a22 <sin+0x2a>
 8021a56:	2301      	movs	r3, #1
 8021a58:	9300      	str	r3, [sp, #0]
 8021a5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8021a5e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8021a62:	f001 ff05 	bl	8023870 <__kernel_sin>
 8021a66:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8021a6a:	e7da      	b.n	8021a22 <sin+0x2a>
 8021a6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8021a70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8021a74:	f001 faf4 	bl	8023060 <__kernel_cos>
 8021a78:	e7f5      	b.n	8021a66 <sin+0x6e>
 8021a7a:	bf00      	nop
 8021a7c:	3fe921fb 	.word	0x3fe921fb
 8021a80:	7fefffff 	.word	0x7fefffff

08021a84 <cosf>:
 8021a84:	b507      	push	{r0, r1, r2, lr}
 8021a86:	4a18      	ldr	r2, [pc, #96]	; (8021ae8 <cosf+0x64>)
 8021a88:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8021a8c:	4293      	cmp	r3, r2
 8021a8e:	4601      	mov	r1, r0
 8021a90:	dc03      	bgt.n	8021a9a <cosf+0x16>
 8021a92:	2100      	movs	r1, #0
 8021a94:	f001 ffa2 	bl	80239dc <__kernel_cosf>
 8021a98:	e004      	b.n	8021aa4 <cosf+0x20>
 8021a9a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8021a9e:	db04      	blt.n	8021aaa <cosf+0x26>
 8021aa0:	f7df f8ae 	bl	8000c00 <__aeabi_fsub>
 8021aa4:	b003      	add	sp, #12
 8021aa6:	f85d fb04 	ldr.w	pc, [sp], #4
 8021aaa:	4669      	mov	r1, sp
 8021aac:	f001 f92a 	bl	8022d04 <__ieee754_rem_pio2f>
 8021ab0:	f000 0203 	and.w	r2, r0, #3
 8021ab4:	2a01      	cmp	r2, #1
 8021ab6:	d005      	beq.n	8021ac4 <cosf+0x40>
 8021ab8:	2a02      	cmp	r2, #2
 8021aba:	d00a      	beq.n	8021ad2 <cosf+0x4e>
 8021abc:	b972      	cbnz	r2, 8021adc <cosf+0x58>
 8021abe:	9901      	ldr	r1, [sp, #4]
 8021ac0:	9800      	ldr	r0, [sp, #0]
 8021ac2:	e7e7      	b.n	8021a94 <cosf+0x10>
 8021ac4:	9901      	ldr	r1, [sp, #4]
 8021ac6:	9800      	ldr	r0, [sp, #0]
 8021ac8:	f002 fabe 	bl	8024048 <__kernel_sinf>
 8021acc:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8021ad0:	e7e8      	b.n	8021aa4 <cosf+0x20>
 8021ad2:	9901      	ldr	r1, [sp, #4]
 8021ad4:	9800      	ldr	r0, [sp, #0]
 8021ad6:	f001 ff81 	bl	80239dc <__kernel_cosf>
 8021ada:	e7f7      	b.n	8021acc <cosf+0x48>
 8021adc:	9901      	ldr	r1, [sp, #4]
 8021ade:	9800      	ldr	r0, [sp, #0]
 8021ae0:	2201      	movs	r2, #1
 8021ae2:	f002 fab1 	bl	8024048 <__kernel_sinf>
 8021ae6:	e7dd      	b.n	8021aa4 <cosf+0x20>
 8021ae8:	3f490fd8 	.word	0x3f490fd8

08021aec <pow>:
 8021aec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8021af0:	461f      	mov	r7, r3
 8021af2:	4680      	mov	r8, r0
 8021af4:	4689      	mov	r9, r1
 8021af6:	4616      	mov	r6, r2
 8021af8:	f000 f8ca 	bl	8021c90 <__ieee754_pow>
 8021afc:	4b4d      	ldr	r3, [pc, #308]	; (8021c34 <pow+0x148>)
 8021afe:	f993 3000 	ldrsb.w	r3, [r3]
 8021b02:	3301      	adds	r3, #1
 8021b04:	4604      	mov	r4, r0
 8021b06:	460d      	mov	r5, r1
 8021b08:	d015      	beq.n	8021b36 <pow+0x4a>
 8021b0a:	4632      	mov	r2, r6
 8021b0c:	463b      	mov	r3, r7
 8021b0e:	4630      	mov	r0, r6
 8021b10:	4639      	mov	r1, r7
 8021b12:	f7de ffe3 	bl	8000adc <__aeabi_dcmpun>
 8021b16:	b970      	cbnz	r0, 8021b36 <pow+0x4a>
 8021b18:	4642      	mov	r2, r8
 8021b1a:	464b      	mov	r3, r9
 8021b1c:	4640      	mov	r0, r8
 8021b1e:	4649      	mov	r1, r9
 8021b20:	f7de ffdc 	bl	8000adc <__aeabi_dcmpun>
 8021b24:	2200      	movs	r2, #0
 8021b26:	2300      	movs	r3, #0
 8021b28:	b148      	cbz	r0, 8021b3e <pow+0x52>
 8021b2a:	4630      	mov	r0, r6
 8021b2c:	4639      	mov	r1, r7
 8021b2e:	f7de ffa3 	bl	8000a78 <__aeabi_dcmpeq>
 8021b32:	2800      	cmp	r0, #0
 8021b34:	d17b      	bne.n	8021c2e <pow+0x142>
 8021b36:	4620      	mov	r0, r4
 8021b38:	4629      	mov	r1, r5
 8021b3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8021b3e:	4640      	mov	r0, r8
 8021b40:	4649      	mov	r1, r9
 8021b42:	f7de ff99 	bl	8000a78 <__aeabi_dcmpeq>
 8021b46:	b1e0      	cbz	r0, 8021b82 <pow+0x96>
 8021b48:	2200      	movs	r2, #0
 8021b4a:	2300      	movs	r3, #0
 8021b4c:	4630      	mov	r0, r6
 8021b4e:	4639      	mov	r1, r7
 8021b50:	f7de ff92 	bl	8000a78 <__aeabi_dcmpeq>
 8021b54:	2800      	cmp	r0, #0
 8021b56:	d16a      	bne.n	8021c2e <pow+0x142>
 8021b58:	4630      	mov	r0, r6
 8021b5a:	4639      	mov	r1, r7
 8021b5c:	f002 faed 	bl	802413a <finite>
 8021b60:	2800      	cmp	r0, #0
 8021b62:	d0e8      	beq.n	8021b36 <pow+0x4a>
 8021b64:	2200      	movs	r2, #0
 8021b66:	2300      	movs	r3, #0
 8021b68:	4630      	mov	r0, r6
 8021b6a:	4639      	mov	r1, r7
 8021b6c:	f7de ff8e 	bl	8000a8c <__aeabi_dcmplt>
 8021b70:	2800      	cmp	r0, #0
 8021b72:	d0e0      	beq.n	8021b36 <pow+0x4a>
 8021b74:	f002 fd9c 	bl	80246b0 <__errno>
 8021b78:	2321      	movs	r3, #33	; 0x21
 8021b7a:	6003      	str	r3, [r0, #0]
 8021b7c:	2400      	movs	r4, #0
 8021b7e:	4d2e      	ldr	r5, [pc, #184]	; (8021c38 <pow+0x14c>)
 8021b80:	e7d9      	b.n	8021b36 <pow+0x4a>
 8021b82:	4620      	mov	r0, r4
 8021b84:	4629      	mov	r1, r5
 8021b86:	f002 fad8 	bl	802413a <finite>
 8021b8a:	bba8      	cbnz	r0, 8021bf8 <pow+0x10c>
 8021b8c:	4640      	mov	r0, r8
 8021b8e:	4649      	mov	r1, r9
 8021b90:	f002 fad3 	bl	802413a <finite>
 8021b94:	b380      	cbz	r0, 8021bf8 <pow+0x10c>
 8021b96:	4630      	mov	r0, r6
 8021b98:	4639      	mov	r1, r7
 8021b9a:	f002 face 	bl	802413a <finite>
 8021b9e:	b358      	cbz	r0, 8021bf8 <pow+0x10c>
 8021ba0:	4622      	mov	r2, r4
 8021ba2:	462b      	mov	r3, r5
 8021ba4:	4620      	mov	r0, r4
 8021ba6:	4629      	mov	r1, r5
 8021ba8:	f7de ff98 	bl	8000adc <__aeabi_dcmpun>
 8021bac:	b160      	cbz	r0, 8021bc8 <pow+0xdc>
 8021bae:	f002 fd7f 	bl	80246b0 <__errno>
 8021bb2:	2321      	movs	r3, #33	; 0x21
 8021bb4:	6003      	str	r3, [r0, #0]
 8021bb6:	2200      	movs	r2, #0
 8021bb8:	2300      	movs	r3, #0
 8021bba:	4610      	mov	r0, r2
 8021bbc:	4619      	mov	r1, r3
 8021bbe:	f7de fe1d 	bl	80007fc <__aeabi_ddiv>
 8021bc2:	4604      	mov	r4, r0
 8021bc4:	460d      	mov	r5, r1
 8021bc6:	e7b6      	b.n	8021b36 <pow+0x4a>
 8021bc8:	f002 fd72 	bl	80246b0 <__errno>
 8021bcc:	2322      	movs	r3, #34	; 0x22
 8021bce:	6003      	str	r3, [r0, #0]
 8021bd0:	2200      	movs	r2, #0
 8021bd2:	2300      	movs	r3, #0
 8021bd4:	4640      	mov	r0, r8
 8021bd6:	4649      	mov	r1, r9
 8021bd8:	f7de ff58 	bl	8000a8c <__aeabi_dcmplt>
 8021bdc:	2400      	movs	r4, #0
 8021bde:	b148      	cbz	r0, 8021bf4 <pow+0x108>
 8021be0:	4630      	mov	r0, r6
 8021be2:	4639      	mov	r1, r7
 8021be4:	f002 fab6 	bl	8024154 <rint>
 8021be8:	4632      	mov	r2, r6
 8021bea:	463b      	mov	r3, r7
 8021bec:	f7de ff44 	bl	8000a78 <__aeabi_dcmpeq>
 8021bf0:	2800      	cmp	r0, #0
 8021bf2:	d0c4      	beq.n	8021b7e <pow+0x92>
 8021bf4:	4d11      	ldr	r5, [pc, #68]	; (8021c3c <pow+0x150>)
 8021bf6:	e79e      	b.n	8021b36 <pow+0x4a>
 8021bf8:	2200      	movs	r2, #0
 8021bfa:	2300      	movs	r3, #0
 8021bfc:	4620      	mov	r0, r4
 8021bfe:	4629      	mov	r1, r5
 8021c00:	f7de ff3a 	bl	8000a78 <__aeabi_dcmpeq>
 8021c04:	2800      	cmp	r0, #0
 8021c06:	d096      	beq.n	8021b36 <pow+0x4a>
 8021c08:	4640      	mov	r0, r8
 8021c0a:	4649      	mov	r1, r9
 8021c0c:	f002 fa95 	bl	802413a <finite>
 8021c10:	2800      	cmp	r0, #0
 8021c12:	d090      	beq.n	8021b36 <pow+0x4a>
 8021c14:	4630      	mov	r0, r6
 8021c16:	4639      	mov	r1, r7
 8021c18:	f002 fa8f 	bl	802413a <finite>
 8021c1c:	2800      	cmp	r0, #0
 8021c1e:	d08a      	beq.n	8021b36 <pow+0x4a>
 8021c20:	f002 fd46 	bl	80246b0 <__errno>
 8021c24:	2322      	movs	r3, #34	; 0x22
 8021c26:	6003      	str	r3, [r0, #0]
 8021c28:	2400      	movs	r4, #0
 8021c2a:	2500      	movs	r5, #0
 8021c2c:	e783      	b.n	8021b36 <pow+0x4a>
 8021c2e:	4d04      	ldr	r5, [pc, #16]	; (8021c40 <pow+0x154>)
 8021c30:	2400      	movs	r4, #0
 8021c32:	e780      	b.n	8021b36 <pow+0x4a>
 8021c34:	200001cc 	.word	0x200001cc
 8021c38:	fff00000 	.word	0xfff00000
 8021c3c:	7ff00000 	.word	0x7ff00000
 8021c40:	3ff00000 	.word	0x3ff00000

08021c44 <atan2f>:
 8021c44:	f000 bfd8 	b.w	8022bf8 <__ieee754_atan2f>

08021c48 <sqrtf>:
 8021c48:	b538      	push	{r3, r4, r5, lr}
 8021c4a:	4605      	mov	r5, r0
 8021c4c:	f001 f9b8 	bl	8022fc0 <__ieee754_sqrtf>
 8021c50:	4b0d      	ldr	r3, [pc, #52]	; (8021c88 <sqrtf+0x40>)
 8021c52:	f993 3000 	ldrsb.w	r3, [r3]
 8021c56:	3301      	adds	r3, #1
 8021c58:	4604      	mov	r4, r0
 8021c5a:	d012      	beq.n	8021c82 <sqrtf+0x3a>
 8021c5c:	4629      	mov	r1, r5
 8021c5e:	4628      	mov	r0, r5
 8021c60:	f7df fa9e 	bl	80011a0 <__aeabi_fcmpun>
 8021c64:	b968      	cbnz	r0, 8021c82 <sqrtf+0x3a>
 8021c66:	2100      	movs	r1, #0
 8021c68:	4628      	mov	r0, r5
 8021c6a:	f7df fa71 	bl	8001150 <__aeabi_fcmplt>
 8021c6e:	b140      	cbz	r0, 8021c82 <sqrtf+0x3a>
 8021c70:	f002 fd1e 	bl	80246b0 <__errno>
 8021c74:	2321      	movs	r3, #33	; 0x21
 8021c76:	2100      	movs	r1, #0
 8021c78:	6003      	str	r3, [r0, #0]
 8021c7a:	4608      	mov	r0, r1
 8021c7c:	f7df f97e 	bl	8000f7c <__aeabi_fdiv>
 8021c80:	4604      	mov	r4, r0
 8021c82:	4620      	mov	r0, r4
 8021c84:	bd38      	pop	{r3, r4, r5, pc}
 8021c86:	bf00      	nop
 8021c88:	200001cc 	.word	0x200001cc
 8021c8c:	00000000 	.word	0x00000000

08021c90 <__ieee754_pow>:
 8021c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021c94:	b093      	sub	sp, #76	; 0x4c
 8021c96:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8021c9a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 8021c9e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8021ca2:	ea55 0302 	orrs.w	r3, r5, r2
 8021ca6:	4607      	mov	r7, r0
 8021ca8:	4688      	mov	r8, r1
 8021caa:	f000 84bf 	beq.w	802262c <__ieee754_pow+0x99c>
 8021cae:	4b7e      	ldr	r3, [pc, #504]	; (8021ea8 <__ieee754_pow+0x218>)
 8021cb0:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8021cb4:	429c      	cmp	r4, r3
 8021cb6:	4689      	mov	r9, r1
 8021cb8:	4682      	mov	sl, r0
 8021cba:	dc09      	bgt.n	8021cd0 <__ieee754_pow+0x40>
 8021cbc:	d103      	bne.n	8021cc6 <__ieee754_pow+0x36>
 8021cbe:	b978      	cbnz	r0, 8021ce0 <__ieee754_pow+0x50>
 8021cc0:	42a5      	cmp	r5, r4
 8021cc2:	dd02      	ble.n	8021cca <__ieee754_pow+0x3a>
 8021cc4:	e00c      	b.n	8021ce0 <__ieee754_pow+0x50>
 8021cc6:	429d      	cmp	r5, r3
 8021cc8:	dc02      	bgt.n	8021cd0 <__ieee754_pow+0x40>
 8021cca:	429d      	cmp	r5, r3
 8021ccc:	d10e      	bne.n	8021cec <__ieee754_pow+0x5c>
 8021cce:	b16a      	cbz	r2, 8021cec <__ieee754_pow+0x5c>
 8021cd0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8021cd4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8021cd8:	ea54 030a 	orrs.w	r3, r4, sl
 8021cdc:	f000 84a6 	beq.w	802262c <__ieee754_pow+0x99c>
 8021ce0:	4872      	ldr	r0, [pc, #456]	; (8021eac <__ieee754_pow+0x21c>)
 8021ce2:	b013      	add	sp, #76	; 0x4c
 8021ce4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021ce8:	f002 ba2e 	b.w	8024148 <nan>
 8021cec:	f1b9 0f00 	cmp.w	r9, #0
 8021cf0:	da39      	bge.n	8021d66 <__ieee754_pow+0xd6>
 8021cf2:	4b6f      	ldr	r3, [pc, #444]	; (8021eb0 <__ieee754_pow+0x220>)
 8021cf4:	429d      	cmp	r5, r3
 8021cf6:	dc54      	bgt.n	8021da2 <__ieee754_pow+0x112>
 8021cf8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8021cfc:	429d      	cmp	r5, r3
 8021cfe:	f340 84a6 	ble.w	802264e <__ieee754_pow+0x9be>
 8021d02:	152b      	asrs	r3, r5, #20
 8021d04:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8021d08:	2b14      	cmp	r3, #20
 8021d0a:	dd0f      	ble.n	8021d2c <__ieee754_pow+0x9c>
 8021d0c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8021d10:	fa22 f103 	lsr.w	r1, r2, r3
 8021d14:	fa01 f303 	lsl.w	r3, r1, r3
 8021d18:	4293      	cmp	r3, r2
 8021d1a:	f040 8498 	bne.w	802264e <__ieee754_pow+0x9be>
 8021d1e:	f001 0101 	and.w	r1, r1, #1
 8021d22:	f1c1 0302 	rsb	r3, r1, #2
 8021d26:	9300      	str	r3, [sp, #0]
 8021d28:	b182      	cbz	r2, 8021d4c <__ieee754_pow+0xbc>
 8021d2a:	e05e      	b.n	8021dea <__ieee754_pow+0x15a>
 8021d2c:	2a00      	cmp	r2, #0
 8021d2e:	d15a      	bne.n	8021de6 <__ieee754_pow+0x156>
 8021d30:	f1c3 0314 	rsb	r3, r3, #20
 8021d34:	fa45 f103 	asr.w	r1, r5, r3
 8021d38:	fa01 f303 	lsl.w	r3, r1, r3
 8021d3c:	42ab      	cmp	r3, r5
 8021d3e:	f040 8483 	bne.w	8022648 <__ieee754_pow+0x9b8>
 8021d42:	f001 0101 	and.w	r1, r1, #1
 8021d46:	f1c1 0302 	rsb	r3, r1, #2
 8021d4a:	9300      	str	r3, [sp, #0]
 8021d4c:	4b59      	ldr	r3, [pc, #356]	; (8021eb4 <__ieee754_pow+0x224>)
 8021d4e:	429d      	cmp	r5, r3
 8021d50:	d130      	bne.n	8021db4 <__ieee754_pow+0x124>
 8021d52:	2e00      	cmp	r6, #0
 8021d54:	f280 8474 	bge.w	8022640 <__ieee754_pow+0x9b0>
 8021d58:	4956      	ldr	r1, [pc, #344]	; (8021eb4 <__ieee754_pow+0x224>)
 8021d5a:	463a      	mov	r2, r7
 8021d5c:	4643      	mov	r3, r8
 8021d5e:	2000      	movs	r0, #0
 8021d60:	f7de fd4c 	bl	80007fc <__aeabi_ddiv>
 8021d64:	e02f      	b.n	8021dc6 <__ieee754_pow+0x136>
 8021d66:	2300      	movs	r3, #0
 8021d68:	9300      	str	r3, [sp, #0]
 8021d6a:	2a00      	cmp	r2, #0
 8021d6c:	d13d      	bne.n	8021dea <__ieee754_pow+0x15a>
 8021d6e:	4b4e      	ldr	r3, [pc, #312]	; (8021ea8 <__ieee754_pow+0x218>)
 8021d70:	429d      	cmp	r5, r3
 8021d72:	d1eb      	bne.n	8021d4c <__ieee754_pow+0xbc>
 8021d74:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8021d78:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8021d7c:	ea53 030a 	orrs.w	r3, r3, sl
 8021d80:	f000 8454 	beq.w	802262c <__ieee754_pow+0x99c>
 8021d84:	4b4c      	ldr	r3, [pc, #304]	; (8021eb8 <__ieee754_pow+0x228>)
 8021d86:	429c      	cmp	r4, r3
 8021d88:	dd0d      	ble.n	8021da6 <__ieee754_pow+0x116>
 8021d8a:	2e00      	cmp	r6, #0
 8021d8c:	f280 8454 	bge.w	8022638 <__ieee754_pow+0x9a8>
 8021d90:	f04f 0b00 	mov.w	fp, #0
 8021d94:	f04f 0c00 	mov.w	ip, #0
 8021d98:	4658      	mov	r0, fp
 8021d9a:	4661      	mov	r1, ip
 8021d9c:	b013      	add	sp, #76	; 0x4c
 8021d9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021da2:	2302      	movs	r3, #2
 8021da4:	e7e0      	b.n	8021d68 <__ieee754_pow+0xd8>
 8021da6:	2e00      	cmp	r6, #0
 8021da8:	daf2      	bge.n	8021d90 <__ieee754_pow+0x100>
 8021daa:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8021dae:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 8021db2:	e7f1      	b.n	8021d98 <__ieee754_pow+0x108>
 8021db4:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8021db8:	d108      	bne.n	8021dcc <__ieee754_pow+0x13c>
 8021dba:	463a      	mov	r2, r7
 8021dbc:	4643      	mov	r3, r8
 8021dbe:	4638      	mov	r0, r7
 8021dc0:	4641      	mov	r1, r8
 8021dc2:	f7de fbf1 	bl	80005a8 <__aeabi_dmul>
 8021dc6:	4683      	mov	fp, r0
 8021dc8:	468c      	mov	ip, r1
 8021dca:	e7e5      	b.n	8021d98 <__ieee754_pow+0x108>
 8021dcc:	4b3b      	ldr	r3, [pc, #236]	; (8021ebc <__ieee754_pow+0x22c>)
 8021dce:	429e      	cmp	r6, r3
 8021dd0:	d10b      	bne.n	8021dea <__ieee754_pow+0x15a>
 8021dd2:	f1b9 0f00 	cmp.w	r9, #0
 8021dd6:	db08      	blt.n	8021dea <__ieee754_pow+0x15a>
 8021dd8:	4638      	mov	r0, r7
 8021dda:	4641      	mov	r1, r8
 8021ddc:	b013      	add	sp, #76	; 0x4c
 8021dde:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021de2:	f000 be5d 	b.w	8022aa0 <__ieee754_sqrt>
 8021de6:	2300      	movs	r3, #0
 8021de8:	9300      	str	r3, [sp, #0]
 8021dea:	4638      	mov	r0, r7
 8021dec:	4641      	mov	r1, r8
 8021dee:	f002 f9a1 	bl	8024134 <fabs>
 8021df2:	4683      	mov	fp, r0
 8021df4:	468c      	mov	ip, r1
 8021df6:	f1ba 0f00 	cmp.w	sl, #0
 8021dfa:	d129      	bne.n	8021e50 <__ieee754_pow+0x1c0>
 8021dfc:	b124      	cbz	r4, 8021e08 <__ieee754_pow+0x178>
 8021dfe:	4b2d      	ldr	r3, [pc, #180]	; (8021eb4 <__ieee754_pow+0x224>)
 8021e00:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 8021e04:	429a      	cmp	r2, r3
 8021e06:	d123      	bne.n	8021e50 <__ieee754_pow+0x1c0>
 8021e08:	2e00      	cmp	r6, #0
 8021e0a:	da07      	bge.n	8021e1c <__ieee754_pow+0x18c>
 8021e0c:	465a      	mov	r2, fp
 8021e0e:	4663      	mov	r3, ip
 8021e10:	4928      	ldr	r1, [pc, #160]	; (8021eb4 <__ieee754_pow+0x224>)
 8021e12:	2000      	movs	r0, #0
 8021e14:	f7de fcf2 	bl	80007fc <__aeabi_ddiv>
 8021e18:	4683      	mov	fp, r0
 8021e1a:	468c      	mov	ip, r1
 8021e1c:	f1b9 0f00 	cmp.w	r9, #0
 8021e20:	daba      	bge.n	8021d98 <__ieee754_pow+0x108>
 8021e22:	9b00      	ldr	r3, [sp, #0]
 8021e24:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8021e28:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8021e2c:	4323      	orrs	r3, r4
 8021e2e:	d108      	bne.n	8021e42 <__ieee754_pow+0x1b2>
 8021e30:	465a      	mov	r2, fp
 8021e32:	4663      	mov	r3, ip
 8021e34:	4658      	mov	r0, fp
 8021e36:	4661      	mov	r1, ip
 8021e38:	f7de f9fe 	bl	8000238 <__aeabi_dsub>
 8021e3c:	4602      	mov	r2, r0
 8021e3e:	460b      	mov	r3, r1
 8021e40:	e78e      	b.n	8021d60 <__ieee754_pow+0xd0>
 8021e42:	9b00      	ldr	r3, [sp, #0]
 8021e44:	2b01      	cmp	r3, #1
 8021e46:	d1a7      	bne.n	8021d98 <__ieee754_pow+0x108>
 8021e48:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 8021e4c:	469c      	mov	ip, r3
 8021e4e:	e7a3      	b.n	8021d98 <__ieee754_pow+0x108>
 8021e50:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 8021e54:	3b01      	subs	r3, #1
 8021e56:	930c      	str	r3, [sp, #48]	; 0x30
 8021e58:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8021e5a:	9b00      	ldr	r3, [sp, #0]
 8021e5c:	4313      	orrs	r3, r2
 8021e5e:	d104      	bne.n	8021e6a <__ieee754_pow+0x1da>
 8021e60:	463a      	mov	r2, r7
 8021e62:	4643      	mov	r3, r8
 8021e64:	4638      	mov	r0, r7
 8021e66:	4641      	mov	r1, r8
 8021e68:	e7e6      	b.n	8021e38 <__ieee754_pow+0x1a8>
 8021e6a:	4b15      	ldr	r3, [pc, #84]	; (8021ec0 <__ieee754_pow+0x230>)
 8021e6c:	429d      	cmp	r5, r3
 8021e6e:	f340 80f9 	ble.w	8022064 <__ieee754_pow+0x3d4>
 8021e72:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8021e76:	429d      	cmp	r5, r3
 8021e78:	4b0f      	ldr	r3, [pc, #60]	; (8021eb8 <__ieee754_pow+0x228>)
 8021e7a:	dd09      	ble.n	8021e90 <__ieee754_pow+0x200>
 8021e7c:	429c      	cmp	r4, r3
 8021e7e:	dc0c      	bgt.n	8021e9a <__ieee754_pow+0x20a>
 8021e80:	2e00      	cmp	r6, #0
 8021e82:	da85      	bge.n	8021d90 <__ieee754_pow+0x100>
 8021e84:	a306      	add	r3, pc, #24	; (adr r3, 8021ea0 <__ieee754_pow+0x210>)
 8021e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021e8a:	4610      	mov	r0, r2
 8021e8c:	4619      	mov	r1, r3
 8021e8e:	e798      	b.n	8021dc2 <__ieee754_pow+0x132>
 8021e90:	429c      	cmp	r4, r3
 8021e92:	dbf5      	blt.n	8021e80 <__ieee754_pow+0x1f0>
 8021e94:	4b07      	ldr	r3, [pc, #28]	; (8021eb4 <__ieee754_pow+0x224>)
 8021e96:	429c      	cmp	r4, r3
 8021e98:	dd14      	ble.n	8021ec4 <__ieee754_pow+0x234>
 8021e9a:	2e00      	cmp	r6, #0
 8021e9c:	dcf2      	bgt.n	8021e84 <__ieee754_pow+0x1f4>
 8021e9e:	e777      	b.n	8021d90 <__ieee754_pow+0x100>
 8021ea0:	8800759c 	.word	0x8800759c
 8021ea4:	7e37e43c 	.word	0x7e37e43c
 8021ea8:	7ff00000 	.word	0x7ff00000
 8021eac:	08026ed9 	.word	0x08026ed9
 8021eb0:	433fffff 	.word	0x433fffff
 8021eb4:	3ff00000 	.word	0x3ff00000
 8021eb8:	3fefffff 	.word	0x3fefffff
 8021ebc:	3fe00000 	.word	0x3fe00000
 8021ec0:	41e00000 	.word	0x41e00000
 8021ec4:	4661      	mov	r1, ip
 8021ec6:	4b62      	ldr	r3, [pc, #392]	; (8022050 <__ieee754_pow+0x3c0>)
 8021ec8:	2200      	movs	r2, #0
 8021eca:	4658      	mov	r0, fp
 8021ecc:	f7de f9b4 	bl	8000238 <__aeabi_dsub>
 8021ed0:	a355      	add	r3, pc, #340	; (adr r3, 8022028 <__ieee754_pow+0x398>)
 8021ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021ed6:	4604      	mov	r4, r0
 8021ed8:	460d      	mov	r5, r1
 8021eda:	f7de fb65 	bl	80005a8 <__aeabi_dmul>
 8021ede:	a354      	add	r3, pc, #336	; (adr r3, 8022030 <__ieee754_pow+0x3a0>)
 8021ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021ee4:	4606      	mov	r6, r0
 8021ee6:	460f      	mov	r7, r1
 8021ee8:	4620      	mov	r0, r4
 8021eea:	4629      	mov	r1, r5
 8021eec:	f7de fb5c 	bl	80005a8 <__aeabi_dmul>
 8021ef0:	4b58      	ldr	r3, [pc, #352]	; (8022054 <__ieee754_pow+0x3c4>)
 8021ef2:	4682      	mov	sl, r0
 8021ef4:	468b      	mov	fp, r1
 8021ef6:	2200      	movs	r2, #0
 8021ef8:	4620      	mov	r0, r4
 8021efa:	4629      	mov	r1, r5
 8021efc:	f7de fb54 	bl	80005a8 <__aeabi_dmul>
 8021f00:	4602      	mov	r2, r0
 8021f02:	460b      	mov	r3, r1
 8021f04:	a14c      	add	r1, pc, #304	; (adr r1, 8022038 <__ieee754_pow+0x3a8>)
 8021f06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8021f0a:	f7de f995 	bl	8000238 <__aeabi_dsub>
 8021f0e:	4622      	mov	r2, r4
 8021f10:	462b      	mov	r3, r5
 8021f12:	f7de fb49 	bl	80005a8 <__aeabi_dmul>
 8021f16:	4602      	mov	r2, r0
 8021f18:	460b      	mov	r3, r1
 8021f1a:	2000      	movs	r0, #0
 8021f1c:	494e      	ldr	r1, [pc, #312]	; (8022058 <__ieee754_pow+0x3c8>)
 8021f1e:	f7de f98b 	bl	8000238 <__aeabi_dsub>
 8021f22:	4622      	mov	r2, r4
 8021f24:	462b      	mov	r3, r5
 8021f26:	4680      	mov	r8, r0
 8021f28:	4689      	mov	r9, r1
 8021f2a:	4620      	mov	r0, r4
 8021f2c:	4629      	mov	r1, r5
 8021f2e:	f7de fb3b 	bl	80005a8 <__aeabi_dmul>
 8021f32:	4602      	mov	r2, r0
 8021f34:	460b      	mov	r3, r1
 8021f36:	4640      	mov	r0, r8
 8021f38:	4649      	mov	r1, r9
 8021f3a:	f7de fb35 	bl	80005a8 <__aeabi_dmul>
 8021f3e:	a340      	add	r3, pc, #256	; (adr r3, 8022040 <__ieee754_pow+0x3b0>)
 8021f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021f44:	f7de fb30 	bl	80005a8 <__aeabi_dmul>
 8021f48:	4602      	mov	r2, r0
 8021f4a:	460b      	mov	r3, r1
 8021f4c:	4650      	mov	r0, sl
 8021f4e:	4659      	mov	r1, fp
 8021f50:	f7de f972 	bl	8000238 <__aeabi_dsub>
 8021f54:	4602      	mov	r2, r0
 8021f56:	460b      	mov	r3, r1
 8021f58:	4604      	mov	r4, r0
 8021f5a:	460d      	mov	r5, r1
 8021f5c:	4630      	mov	r0, r6
 8021f5e:	4639      	mov	r1, r7
 8021f60:	f7de f96c 	bl	800023c <__adddf3>
 8021f64:	f04f 0a00 	mov.w	sl, #0
 8021f68:	4632      	mov	r2, r6
 8021f6a:	463b      	mov	r3, r7
 8021f6c:	4650      	mov	r0, sl
 8021f6e:	468b      	mov	fp, r1
 8021f70:	f7de f962 	bl	8000238 <__aeabi_dsub>
 8021f74:	4602      	mov	r2, r0
 8021f76:	460b      	mov	r3, r1
 8021f78:	4620      	mov	r0, r4
 8021f7a:	4629      	mov	r1, r5
 8021f7c:	f7de f95c 	bl	8000238 <__aeabi_dsub>
 8021f80:	9b00      	ldr	r3, [sp, #0]
 8021f82:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8021f84:	3b01      	subs	r3, #1
 8021f86:	4313      	orrs	r3, r2
 8021f88:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8021f8c:	bf0c      	ite	eq
 8021f8e:	4b33      	ldreq	r3, [pc, #204]	; (802205c <__ieee754_pow+0x3cc>)
 8021f90:	4b2f      	ldrne	r3, [pc, #188]	; (8022050 <__ieee754_pow+0x3c0>)
 8021f92:	2600      	movs	r6, #0
 8021f94:	2200      	movs	r2, #0
 8021f96:	e9cd 2300 	strd	r2, r3, [sp]
 8021f9a:	4604      	mov	r4, r0
 8021f9c:	460d      	mov	r5, r1
 8021f9e:	4632      	mov	r2, r6
 8021fa0:	463b      	mov	r3, r7
 8021fa2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8021fa6:	f7de f947 	bl	8000238 <__aeabi_dsub>
 8021faa:	4652      	mov	r2, sl
 8021fac:	465b      	mov	r3, fp
 8021fae:	f7de fafb 	bl	80005a8 <__aeabi_dmul>
 8021fb2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8021fb6:	4680      	mov	r8, r0
 8021fb8:	4689      	mov	r9, r1
 8021fba:	4620      	mov	r0, r4
 8021fbc:	4629      	mov	r1, r5
 8021fbe:	f7de faf3 	bl	80005a8 <__aeabi_dmul>
 8021fc2:	4602      	mov	r2, r0
 8021fc4:	460b      	mov	r3, r1
 8021fc6:	4640      	mov	r0, r8
 8021fc8:	4649      	mov	r1, r9
 8021fca:	f7de f937 	bl	800023c <__adddf3>
 8021fce:	4632      	mov	r2, r6
 8021fd0:	463b      	mov	r3, r7
 8021fd2:	4680      	mov	r8, r0
 8021fd4:	4689      	mov	r9, r1
 8021fd6:	4650      	mov	r0, sl
 8021fd8:	4659      	mov	r1, fp
 8021fda:	f7de fae5 	bl	80005a8 <__aeabi_dmul>
 8021fde:	460b      	mov	r3, r1
 8021fe0:	4604      	mov	r4, r0
 8021fe2:	460d      	mov	r5, r1
 8021fe4:	4602      	mov	r2, r0
 8021fe6:	4649      	mov	r1, r9
 8021fe8:	4640      	mov	r0, r8
 8021fea:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8021fee:	f7de f925 	bl	800023c <__adddf3>
 8021ff2:	4b1b      	ldr	r3, [pc, #108]	; (8022060 <__ieee754_pow+0x3d0>)
 8021ff4:	4299      	cmp	r1, r3
 8021ff6:	4682      	mov	sl, r0
 8021ff8:	460f      	mov	r7, r1
 8021ffa:	460e      	mov	r6, r1
 8021ffc:	f340 82ef 	ble.w	80225de <__ieee754_pow+0x94e>
 8022000:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8022004:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8022008:	4303      	orrs	r3, r0
 802200a:	f000 81e9 	beq.w	80223e0 <__ieee754_pow+0x750>
 802200e:	a30e      	add	r3, pc, #56	; (adr r3, 8022048 <__ieee754_pow+0x3b8>)
 8022010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022014:	e9dd 0100 	ldrd	r0, r1, [sp]
 8022018:	f7de fac6 	bl	80005a8 <__aeabi_dmul>
 802201c:	a30a      	add	r3, pc, #40	; (adr r3, 8022048 <__ieee754_pow+0x3b8>)
 802201e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022022:	e6ce      	b.n	8021dc2 <__ieee754_pow+0x132>
 8022024:	f3af 8000 	nop.w
 8022028:	60000000 	.word	0x60000000
 802202c:	3ff71547 	.word	0x3ff71547
 8022030:	f85ddf44 	.word	0xf85ddf44
 8022034:	3e54ae0b 	.word	0x3e54ae0b
 8022038:	55555555 	.word	0x55555555
 802203c:	3fd55555 	.word	0x3fd55555
 8022040:	652b82fe 	.word	0x652b82fe
 8022044:	3ff71547 	.word	0x3ff71547
 8022048:	8800759c 	.word	0x8800759c
 802204c:	7e37e43c 	.word	0x7e37e43c
 8022050:	3ff00000 	.word	0x3ff00000
 8022054:	3fd00000 	.word	0x3fd00000
 8022058:	3fe00000 	.word	0x3fe00000
 802205c:	bff00000 	.word	0xbff00000
 8022060:	408fffff 	.word	0x408fffff
 8022064:	4bd4      	ldr	r3, [pc, #848]	; (80223b8 <__ieee754_pow+0x728>)
 8022066:	ea09 0303 	and.w	r3, r9, r3
 802206a:	2200      	movs	r2, #0
 802206c:	b943      	cbnz	r3, 8022080 <__ieee754_pow+0x3f0>
 802206e:	4658      	mov	r0, fp
 8022070:	4bd2      	ldr	r3, [pc, #840]	; (80223bc <__ieee754_pow+0x72c>)
 8022072:	4661      	mov	r1, ip
 8022074:	f7de fa98 	bl	80005a8 <__aeabi_dmul>
 8022078:	f06f 0234 	mvn.w	r2, #52	; 0x34
 802207c:	4683      	mov	fp, r0
 802207e:	460c      	mov	r4, r1
 8022080:	1523      	asrs	r3, r4, #20
 8022082:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8022086:	4413      	add	r3, r2
 8022088:	930b      	str	r3, [sp, #44]	; 0x2c
 802208a:	4bcd      	ldr	r3, [pc, #820]	; (80223c0 <__ieee754_pow+0x730>)
 802208c:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8022090:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8022094:	429c      	cmp	r4, r3
 8022096:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 802209a:	dd08      	ble.n	80220ae <__ieee754_pow+0x41e>
 802209c:	4bc9      	ldr	r3, [pc, #804]	; (80223c4 <__ieee754_pow+0x734>)
 802209e:	429c      	cmp	r4, r3
 80220a0:	f340 819c 	ble.w	80223dc <__ieee754_pow+0x74c>
 80220a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80220a6:	3301      	adds	r3, #1
 80220a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80220aa:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80220ae:	2600      	movs	r6, #0
 80220b0:	00f3      	lsls	r3, r6, #3
 80220b2:	930d      	str	r3, [sp, #52]	; 0x34
 80220b4:	4bc4      	ldr	r3, [pc, #784]	; (80223c8 <__ieee754_pow+0x738>)
 80220b6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80220ba:	e9d3 3400 	ldrd	r3, r4, [r3]
 80220be:	4658      	mov	r0, fp
 80220c0:	e9cd 3408 	strd	r3, r4, [sp, #32]
 80220c4:	461a      	mov	r2, r3
 80220c6:	4629      	mov	r1, r5
 80220c8:	4623      	mov	r3, r4
 80220ca:	f7de f8b5 	bl	8000238 <__aeabi_dsub>
 80220ce:	46da      	mov	sl, fp
 80220d0:	4652      	mov	r2, sl
 80220d2:	462b      	mov	r3, r5
 80220d4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80220d8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80220dc:	f7de f8ae 	bl	800023c <__adddf3>
 80220e0:	4602      	mov	r2, r0
 80220e2:	460b      	mov	r3, r1
 80220e4:	2000      	movs	r0, #0
 80220e6:	49b9      	ldr	r1, [pc, #740]	; (80223cc <__ieee754_pow+0x73c>)
 80220e8:	f7de fb88 	bl	80007fc <__aeabi_ddiv>
 80220ec:	4602      	mov	r2, r0
 80220ee:	460b      	mov	r3, r1
 80220f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80220f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80220f8:	f7de fa56 	bl	80005a8 <__aeabi_dmul>
 80220fc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8022100:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8022104:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8022108:	2300      	movs	r3, #0
 802210a:	9304      	str	r3, [sp, #16]
 802210c:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8022110:	46ab      	mov	fp, r5
 8022112:	106d      	asrs	r5, r5, #1
 8022114:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8022118:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 802211c:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8022120:	2200      	movs	r2, #0
 8022122:	4640      	mov	r0, r8
 8022124:	4649      	mov	r1, r9
 8022126:	4614      	mov	r4, r2
 8022128:	461d      	mov	r5, r3
 802212a:	f7de fa3d 	bl	80005a8 <__aeabi_dmul>
 802212e:	4602      	mov	r2, r0
 8022130:	460b      	mov	r3, r1
 8022132:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8022136:	f7de f87f 	bl	8000238 <__aeabi_dsub>
 802213a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 802213e:	4606      	mov	r6, r0
 8022140:	460f      	mov	r7, r1
 8022142:	4620      	mov	r0, r4
 8022144:	4629      	mov	r1, r5
 8022146:	f7de f877 	bl	8000238 <__aeabi_dsub>
 802214a:	4602      	mov	r2, r0
 802214c:	460b      	mov	r3, r1
 802214e:	4650      	mov	r0, sl
 8022150:	4659      	mov	r1, fp
 8022152:	f7de f871 	bl	8000238 <__aeabi_dsub>
 8022156:	4642      	mov	r2, r8
 8022158:	464b      	mov	r3, r9
 802215a:	f7de fa25 	bl	80005a8 <__aeabi_dmul>
 802215e:	4602      	mov	r2, r0
 8022160:	460b      	mov	r3, r1
 8022162:	4630      	mov	r0, r6
 8022164:	4639      	mov	r1, r7
 8022166:	f7de f867 	bl	8000238 <__aeabi_dsub>
 802216a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 802216e:	f7de fa1b 	bl	80005a8 <__aeabi_dmul>
 8022172:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8022176:	e9cd 0108 	strd	r0, r1, [sp, #32]
 802217a:	4610      	mov	r0, r2
 802217c:	4619      	mov	r1, r3
 802217e:	f7de fa13 	bl	80005a8 <__aeabi_dmul>
 8022182:	a37b      	add	r3, pc, #492	; (adr r3, 8022370 <__ieee754_pow+0x6e0>)
 8022184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022188:	4604      	mov	r4, r0
 802218a:	460d      	mov	r5, r1
 802218c:	f7de fa0c 	bl	80005a8 <__aeabi_dmul>
 8022190:	a379      	add	r3, pc, #484	; (adr r3, 8022378 <__ieee754_pow+0x6e8>)
 8022192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022196:	f7de f851 	bl	800023c <__adddf3>
 802219a:	4622      	mov	r2, r4
 802219c:	462b      	mov	r3, r5
 802219e:	f7de fa03 	bl	80005a8 <__aeabi_dmul>
 80221a2:	a377      	add	r3, pc, #476	; (adr r3, 8022380 <__ieee754_pow+0x6f0>)
 80221a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80221a8:	f7de f848 	bl	800023c <__adddf3>
 80221ac:	4622      	mov	r2, r4
 80221ae:	462b      	mov	r3, r5
 80221b0:	f7de f9fa 	bl	80005a8 <__aeabi_dmul>
 80221b4:	a374      	add	r3, pc, #464	; (adr r3, 8022388 <__ieee754_pow+0x6f8>)
 80221b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80221ba:	f7de f83f 	bl	800023c <__adddf3>
 80221be:	4622      	mov	r2, r4
 80221c0:	462b      	mov	r3, r5
 80221c2:	f7de f9f1 	bl	80005a8 <__aeabi_dmul>
 80221c6:	a372      	add	r3, pc, #456	; (adr r3, 8022390 <__ieee754_pow+0x700>)
 80221c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80221cc:	f7de f836 	bl	800023c <__adddf3>
 80221d0:	4622      	mov	r2, r4
 80221d2:	462b      	mov	r3, r5
 80221d4:	f7de f9e8 	bl	80005a8 <__aeabi_dmul>
 80221d8:	a36f      	add	r3, pc, #444	; (adr r3, 8022398 <__ieee754_pow+0x708>)
 80221da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80221de:	f7de f82d 	bl	800023c <__adddf3>
 80221e2:	4622      	mov	r2, r4
 80221e4:	4606      	mov	r6, r0
 80221e6:	460f      	mov	r7, r1
 80221e8:	462b      	mov	r3, r5
 80221ea:	4620      	mov	r0, r4
 80221ec:	4629      	mov	r1, r5
 80221ee:	f7de f9db 	bl	80005a8 <__aeabi_dmul>
 80221f2:	4602      	mov	r2, r0
 80221f4:	460b      	mov	r3, r1
 80221f6:	4630      	mov	r0, r6
 80221f8:	4639      	mov	r1, r7
 80221fa:	f7de f9d5 	bl	80005a8 <__aeabi_dmul>
 80221fe:	4642      	mov	r2, r8
 8022200:	4604      	mov	r4, r0
 8022202:	460d      	mov	r5, r1
 8022204:	464b      	mov	r3, r9
 8022206:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 802220a:	f7de f817 	bl	800023c <__adddf3>
 802220e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8022212:	f7de f9c9 	bl	80005a8 <__aeabi_dmul>
 8022216:	4622      	mov	r2, r4
 8022218:	462b      	mov	r3, r5
 802221a:	f7de f80f 	bl	800023c <__adddf3>
 802221e:	4642      	mov	r2, r8
 8022220:	4606      	mov	r6, r0
 8022222:	460f      	mov	r7, r1
 8022224:	464b      	mov	r3, r9
 8022226:	4640      	mov	r0, r8
 8022228:	4649      	mov	r1, r9
 802222a:	f7de f9bd 	bl	80005a8 <__aeabi_dmul>
 802222e:	4b68      	ldr	r3, [pc, #416]	; (80223d0 <__ieee754_pow+0x740>)
 8022230:	2200      	movs	r2, #0
 8022232:	4682      	mov	sl, r0
 8022234:	468b      	mov	fp, r1
 8022236:	f7de f801 	bl	800023c <__adddf3>
 802223a:	4632      	mov	r2, r6
 802223c:	463b      	mov	r3, r7
 802223e:	f7dd fffd 	bl	800023c <__adddf3>
 8022242:	9c04      	ldr	r4, [sp, #16]
 8022244:	460d      	mov	r5, r1
 8022246:	4622      	mov	r2, r4
 8022248:	460b      	mov	r3, r1
 802224a:	4640      	mov	r0, r8
 802224c:	4649      	mov	r1, r9
 802224e:	f7de f9ab 	bl	80005a8 <__aeabi_dmul>
 8022252:	4b5f      	ldr	r3, [pc, #380]	; (80223d0 <__ieee754_pow+0x740>)
 8022254:	4680      	mov	r8, r0
 8022256:	4689      	mov	r9, r1
 8022258:	2200      	movs	r2, #0
 802225a:	4620      	mov	r0, r4
 802225c:	4629      	mov	r1, r5
 802225e:	f7dd ffeb 	bl	8000238 <__aeabi_dsub>
 8022262:	4652      	mov	r2, sl
 8022264:	465b      	mov	r3, fp
 8022266:	f7dd ffe7 	bl	8000238 <__aeabi_dsub>
 802226a:	4602      	mov	r2, r0
 802226c:	460b      	mov	r3, r1
 802226e:	4630      	mov	r0, r6
 8022270:	4639      	mov	r1, r7
 8022272:	f7dd ffe1 	bl	8000238 <__aeabi_dsub>
 8022276:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 802227a:	f7de f995 	bl	80005a8 <__aeabi_dmul>
 802227e:	4622      	mov	r2, r4
 8022280:	4606      	mov	r6, r0
 8022282:	460f      	mov	r7, r1
 8022284:	462b      	mov	r3, r5
 8022286:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 802228a:	f7de f98d 	bl	80005a8 <__aeabi_dmul>
 802228e:	4602      	mov	r2, r0
 8022290:	460b      	mov	r3, r1
 8022292:	4630      	mov	r0, r6
 8022294:	4639      	mov	r1, r7
 8022296:	f7dd ffd1 	bl	800023c <__adddf3>
 802229a:	4606      	mov	r6, r0
 802229c:	460f      	mov	r7, r1
 802229e:	4602      	mov	r2, r0
 80222a0:	460b      	mov	r3, r1
 80222a2:	4640      	mov	r0, r8
 80222a4:	4649      	mov	r1, r9
 80222a6:	f7dd ffc9 	bl	800023c <__adddf3>
 80222aa:	9c04      	ldr	r4, [sp, #16]
 80222ac:	a33c      	add	r3, pc, #240	; (adr r3, 80223a0 <__ieee754_pow+0x710>)
 80222ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80222b2:	4620      	mov	r0, r4
 80222b4:	460d      	mov	r5, r1
 80222b6:	f7de f977 	bl	80005a8 <__aeabi_dmul>
 80222ba:	4642      	mov	r2, r8
 80222bc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80222c0:	464b      	mov	r3, r9
 80222c2:	4620      	mov	r0, r4
 80222c4:	4629      	mov	r1, r5
 80222c6:	f7dd ffb7 	bl	8000238 <__aeabi_dsub>
 80222ca:	4602      	mov	r2, r0
 80222cc:	460b      	mov	r3, r1
 80222ce:	4630      	mov	r0, r6
 80222d0:	4639      	mov	r1, r7
 80222d2:	f7dd ffb1 	bl	8000238 <__aeabi_dsub>
 80222d6:	a334      	add	r3, pc, #208	; (adr r3, 80223a8 <__ieee754_pow+0x718>)
 80222d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80222dc:	f7de f964 	bl	80005a8 <__aeabi_dmul>
 80222e0:	a333      	add	r3, pc, #204	; (adr r3, 80223b0 <__ieee754_pow+0x720>)
 80222e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80222e6:	4606      	mov	r6, r0
 80222e8:	460f      	mov	r7, r1
 80222ea:	4620      	mov	r0, r4
 80222ec:	4629      	mov	r1, r5
 80222ee:	f7de f95b 	bl	80005a8 <__aeabi_dmul>
 80222f2:	4602      	mov	r2, r0
 80222f4:	460b      	mov	r3, r1
 80222f6:	4630      	mov	r0, r6
 80222f8:	4639      	mov	r1, r7
 80222fa:	f7dd ff9f 	bl	800023c <__adddf3>
 80222fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8022300:	4b34      	ldr	r3, [pc, #208]	; (80223d4 <__ieee754_pow+0x744>)
 8022302:	4413      	add	r3, r2
 8022304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022308:	f7dd ff98 	bl	800023c <__adddf3>
 802230c:	4680      	mov	r8, r0
 802230e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8022310:	4689      	mov	r9, r1
 8022312:	f7de f8df 	bl	80004d4 <__aeabi_i2d>
 8022316:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8022318:	4b2f      	ldr	r3, [pc, #188]	; (80223d8 <__ieee754_pow+0x748>)
 802231a:	4413      	add	r3, r2
 802231c:	e9d3 6700 	ldrd	r6, r7, [r3]
 8022320:	4604      	mov	r4, r0
 8022322:	460d      	mov	r5, r1
 8022324:	4642      	mov	r2, r8
 8022326:	464b      	mov	r3, r9
 8022328:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 802232c:	f7dd ff86 	bl	800023c <__adddf3>
 8022330:	4632      	mov	r2, r6
 8022332:	463b      	mov	r3, r7
 8022334:	f7dd ff82 	bl	800023c <__adddf3>
 8022338:	4622      	mov	r2, r4
 802233a:	462b      	mov	r3, r5
 802233c:	f7dd ff7e 	bl	800023c <__adddf3>
 8022340:	f8dd a010 	ldr.w	sl, [sp, #16]
 8022344:	4622      	mov	r2, r4
 8022346:	462b      	mov	r3, r5
 8022348:	4650      	mov	r0, sl
 802234a:	468b      	mov	fp, r1
 802234c:	f7dd ff74 	bl	8000238 <__aeabi_dsub>
 8022350:	4632      	mov	r2, r6
 8022352:	463b      	mov	r3, r7
 8022354:	f7dd ff70 	bl	8000238 <__aeabi_dsub>
 8022358:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 802235c:	f7dd ff6c 	bl	8000238 <__aeabi_dsub>
 8022360:	4602      	mov	r2, r0
 8022362:	460b      	mov	r3, r1
 8022364:	4640      	mov	r0, r8
 8022366:	4649      	mov	r1, r9
 8022368:	e608      	b.n	8021f7c <__ieee754_pow+0x2ec>
 802236a:	bf00      	nop
 802236c:	f3af 8000 	nop.w
 8022370:	4a454eef 	.word	0x4a454eef
 8022374:	3fca7e28 	.word	0x3fca7e28
 8022378:	93c9db65 	.word	0x93c9db65
 802237c:	3fcd864a 	.word	0x3fcd864a
 8022380:	a91d4101 	.word	0xa91d4101
 8022384:	3fd17460 	.word	0x3fd17460
 8022388:	518f264d 	.word	0x518f264d
 802238c:	3fd55555 	.word	0x3fd55555
 8022390:	db6fabff 	.word	0xdb6fabff
 8022394:	3fdb6db6 	.word	0x3fdb6db6
 8022398:	33333303 	.word	0x33333303
 802239c:	3fe33333 	.word	0x3fe33333
 80223a0:	e0000000 	.word	0xe0000000
 80223a4:	3feec709 	.word	0x3feec709
 80223a8:	dc3a03fd 	.word	0xdc3a03fd
 80223ac:	3feec709 	.word	0x3feec709
 80223b0:	145b01f5 	.word	0x145b01f5
 80223b4:	be3e2fe0 	.word	0xbe3e2fe0
 80223b8:	7ff00000 	.word	0x7ff00000
 80223bc:	43400000 	.word	0x43400000
 80223c0:	0003988e 	.word	0x0003988e
 80223c4:	000bb679 	.word	0x000bb679
 80223c8:	08026850 	.word	0x08026850
 80223cc:	3ff00000 	.word	0x3ff00000
 80223d0:	40080000 	.word	0x40080000
 80223d4:	08026870 	.word	0x08026870
 80223d8:	08026860 	.word	0x08026860
 80223dc:	2601      	movs	r6, #1
 80223de:	e667      	b.n	80220b0 <__ieee754_pow+0x420>
 80223e0:	a39d      	add	r3, pc, #628	; (adr r3, 8022658 <__ieee754_pow+0x9c8>)
 80223e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80223e6:	4640      	mov	r0, r8
 80223e8:	4649      	mov	r1, r9
 80223ea:	f7dd ff27 	bl	800023c <__adddf3>
 80223ee:	4622      	mov	r2, r4
 80223f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80223f4:	462b      	mov	r3, r5
 80223f6:	4650      	mov	r0, sl
 80223f8:	4639      	mov	r1, r7
 80223fa:	f7dd ff1d 	bl	8000238 <__aeabi_dsub>
 80223fe:	4602      	mov	r2, r0
 8022400:	460b      	mov	r3, r1
 8022402:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8022406:	f7de fb5f 	bl	8000ac8 <__aeabi_dcmpgt>
 802240a:	2800      	cmp	r0, #0
 802240c:	f47f adff 	bne.w	802200e <__ieee754_pow+0x37e>
 8022410:	4aa5      	ldr	r2, [pc, #660]	; (80226a8 <__ieee754_pow+0xa18>)
 8022412:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8022416:	4293      	cmp	r3, r2
 8022418:	f340 8103 	ble.w	8022622 <__ieee754_pow+0x992>
 802241c:	151b      	asrs	r3, r3, #20
 802241e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8022422:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8022426:	fa4a f303 	asr.w	r3, sl, r3
 802242a:	4433      	add	r3, r6
 802242c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8022430:	4f9e      	ldr	r7, [pc, #632]	; (80226ac <__ieee754_pow+0xa1c>)
 8022432:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8022436:	4117      	asrs	r7, r2
 8022438:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 802243c:	2000      	movs	r0, #0
 802243e:	ea23 0107 	bic.w	r1, r3, r7
 8022442:	f1c2 0214 	rsb	r2, r2, #20
 8022446:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 802244a:	fa4a fa02 	asr.w	sl, sl, r2
 802244e:	2e00      	cmp	r6, #0
 8022450:	4602      	mov	r2, r0
 8022452:	460b      	mov	r3, r1
 8022454:	4620      	mov	r0, r4
 8022456:	4629      	mov	r1, r5
 8022458:	bfb8      	it	lt
 802245a:	f1ca 0a00 	rsblt	sl, sl, #0
 802245e:	f7dd feeb 	bl	8000238 <__aeabi_dsub>
 8022462:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8022466:	4642      	mov	r2, r8
 8022468:	464b      	mov	r3, r9
 802246a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802246e:	f7dd fee5 	bl	800023c <__adddf3>
 8022472:	2400      	movs	r4, #0
 8022474:	a37a      	add	r3, pc, #488	; (adr r3, 8022660 <__ieee754_pow+0x9d0>)
 8022476:	e9d3 2300 	ldrd	r2, r3, [r3]
 802247a:	4620      	mov	r0, r4
 802247c:	460d      	mov	r5, r1
 802247e:	f7de f893 	bl	80005a8 <__aeabi_dmul>
 8022482:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8022486:	4606      	mov	r6, r0
 8022488:	460f      	mov	r7, r1
 802248a:	4620      	mov	r0, r4
 802248c:	4629      	mov	r1, r5
 802248e:	f7dd fed3 	bl	8000238 <__aeabi_dsub>
 8022492:	4602      	mov	r2, r0
 8022494:	460b      	mov	r3, r1
 8022496:	4640      	mov	r0, r8
 8022498:	4649      	mov	r1, r9
 802249a:	f7dd fecd 	bl	8000238 <__aeabi_dsub>
 802249e:	a372      	add	r3, pc, #456	; (adr r3, 8022668 <__ieee754_pow+0x9d8>)
 80224a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80224a4:	f7de f880 	bl	80005a8 <__aeabi_dmul>
 80224a8:	a371      	add	r3, pc, #452	; (adr r3, 8022670 <__ieee754_pow+0x9e0>)
 80224aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80224ae:	4680      	mov	r8, r0
 80224b0:	4689      	mov	r9, r1
 80224b2:	4620      	mov	r0, r4
 80224b4:	4629      	mov	r1, r5
 80224b6:	f7de f877 	bl	80005a8 <__aeabi_dmul>
 80224ba:	4602      	mov	r2, r0
 80224bc:	460b      	mov	r3, r1
 80224be:	4640      	mov	r0, r8
 80224c0:	4649      	mov	r1, r9
 80224c2:	f7dd febb 	bl	800023c <__adddf3>
 80224c6:	4604      	mov	r4, r0
 80224c8:	460d      	mov	r5, r1
 80224ca:	4602      	mov	r2, r0
 80224cc:	460b      	mov	r3, r1
 80224ce:	4630      	mov	r0, r6
 80224d0:	4639      	mov	r1, r7
 80224d2:	f7dd feb3 	bl	800023c <__adddf3>
 80224d6:	4632      	mov	r2, r6
 80224d8:	463b      	mov	r3, r7
 80224da:	4680      	mov	r8, r0
 80224dc:	4689      	mov	r9, r1
 80224de:	f7dd feab 	bl	8000238 <__aeabi_dsub>
 80224e2:	4602      	mov	r2, r0
 80224e4:	460b      	mov	r3, r1
 80224e6:	4620      	mov	r0, r4
 80224e8:	4629      	mov	r1, r5
 80224ea:	f7dd fea5 	bl	8000238 <__aeabi_dsub>
 80224ee:	4642      	mov	r2, r8
 80224f0:	4606      	mov	r6, r0
 80224f2:	460f      	mov	r7, r1
 80224f4:	464b      	mov	r3, r9
 80224f6:	4640      	mov	r0, r8
 80224f8:	4649      	mov	r1, r9
 80224fa:	f7de f855 	bl	80005a8 <__aeabi_dmul>
 80224fe:	a35e      	add	r3, pc, #376	; (adr r3, 8022678 <__ieee754_pow+0x9e8>)
 8022500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022504:	4604      	mov	r4, r0
 8022506:	460d      	mov	r5, r1
 8022508:	f7de f84e 	bl	80005a8 <__aeabi_dmul>
 802250c:	a35c      	add	r3, pc, #368	; (adr r3, 8022680 <__ieee754_pow+0x9f0>)
 802250e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022512:	f7dd fe91 	bl	8000238 <__aeabi_dsub>
 8022516:	4622      	mov	r2, r4
 8022518:	462b      	mov	r3, r5
 802251a:	f7de f845 	bl	80005a8 <__aeabi_dmul>
 802251e:	a35a      	add	r3, pc, #360	; (adr r3, 8022688 <__ieee754_pow+0x9f8>)
 8022520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022524:	f7dd fe8a 	bl	800023c <__adddf3>
 8022528:	4622      	mov	r2, r4
 802252a:	462b      	mov	r3, r5
 802252c:	f7de f83c 	bl	80005a8 <__aeabi_dmul>
 8022530:	a357      	add	r3, pc, #348	; (adr r3, 8022690 <__ieee754_pow+0xa00>)
 8022532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022536:	f7dd fe7f 	bl	8000238 <__aeabi_dsub>
 802253a:	4622      	mov	r2, r4
 802253c:	462b      	mov	r3, r5
 802253e:	f7de f833 	bl	80005a8 <__aeabi_dmul>
 8022542:	a355      	add	r3, pc, #340	; (adr r3, 8022698 <__ieee754_pow+0xa08>)
 8022544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022548:	f7dd fe78 	bl	800023c <__adddf3>
 802254c:	4622      	mov	r2, r4
 802254e:	462b      	mov	r3, r5
 8022550:	f7de f82a 	bl	80005a8 <__aeabi_dmul>
 8022554:	4602      	mov	r2, r0
 8022556:	460b      	mov	r3, r1
 8022558:	4640      	mov	r0, r8
 802255a:	4649      	mov	r1, r9
 802255c:	f7dd fe6c 	bl	8000238 <__aeabi_dsub>
 8022560:	4604      	mov	r4, r0
 8022562:	460d      	mov	r5, r1
 8022564:	4602      	mov	r2, r0
 8022566:	460b      	mov	r3, r1
 8022568:	4640      	mov	r0, r8
 802256a:	4649      	mov	r1, r9
 802256c:	f7de f81c 	bl	80005a8 <__aeabi_dmul>
 8022570:	2200      	movs	r2, #0
 8022572:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8022576:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 802257a:	4620      	mov	r0, r4
 802257c:	4629      	mov	r1, r5
 802257e:	f7dd fe5b 	bl	8000238 <__aeabi_dsub>
 8022582:	4602      	mov	r2, r0
 8022584:	460b      	mov	r3, r1
 8022586:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802258a:	f7de f937 	bl	80007fc <__aeabi_ddiv>
 802258e:	4632      	mov	r2, r6
 8022590:	4604      	mov	r4, r0
 8022592:	460d      	mov	r5, r1
 8022594:	463b      	mov	r3, r7
 8022596:	4640      	mov	r0, r8
 8022598:	4649      	mov	r1, r9
 802259a:	f7de f805 	bl	80005a8 <__aeabi_dmul>
 802259e:	4632      	mov	r2, r6
 80225a0:	463b      	mov	r3, r7
 80225a2:	f7dd fe4b 	bl	800023c <__adddf3>
 80225a6:	4602      	mov	r2, r0
 80225a8:	460b      	mov	r3, r1
 80225aa:	4620      	mov	r0, r4
 80225ac:	4629      	mov	r1, r5
 80225ae:	f7dd fe43 	bl	8000238 <__aeabi_dsub>
 80225b2:	4642      	mov	r2, r8
 80225b4:	464b      	mov	r3, r9
 80225b6:	f7dd fe3f 	bl	8000238 <__aeabi_dsub>
 80225ba:	4602      	mov	r2, r0
 80225bc:	460b      	mov	r3, r1
 80225be:	2000      	movs	r0, #0
 80225c0:	493b      	ldr	r1, [pc, #236]	; (80226b0 <__ieee754_pow+0xa20>)
 80225c2:	f7dd fe39 	bl	8000238 <__aeabi_dsub>
 80225c6:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80225ca:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80225ce:	da2b      	bge.n	8022628 <__ieee754_pow+0x998>
 80225d0:	4652      	mov	r2, sl
 80225d2:	f001 fe49 	bl	8024268 <scalbn>
 80225d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80225da:	f7ff bbf2 	b.w	8021dc2 <__ieee754_pow+0x132>
 80225de:	4b35      	ldr	r3, [pc, #212]	; (80226b4 <__ieee754_pow+0xa24>)
 80225e0:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 80225e4:	429f      	cmp	r7, r3
 80225e6:	f77f af13 	ble.w	8022410 <__ieee754_pow+0x780>
 80225ea:	4b33      	ldr	r3, [pc, #204]	; (80226b8 <__ieee754_pow+0xa28>)
 80225ec:	440b      	add	r3, r1
 80225ee:	4303      	orrs	r3, r0
 80225f0:	d00b      	beq.n	802260a <__ieee754_pow+0x97a>
 80225f2:	a32b      	add	r3, pc, #172	; (adr r3, 80226a0 <__ieee754_pow+0xa10>)
 80225f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80225f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80225fc:	f7dd ffd4 	bl	80005a8 <__aeabi_dmul>
 8022600:	a327      	add	r3, pc, #156	; (adr r3, 80226a0 <__ieee754_pow+0xa10>)
 8022602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022606:	f7ff bbdc 	b.w	8021dc2 <__ieee754_pow+0x132>
 802260a:	4622      	mov	r2, r4
 802260c:	462b      	mov	r3, r5
 802260e:	f7dd fe13 	bl	8000238 <__aeabi_dsub>
 8022612:	4642      	mov	r2, r8
 8022614:	464b      	mov	r3, r9
 8022616:	f7de fa4d 	bl	8000ab4 <__aeabi_dcmpge>
 802261a:	2800      	cmp	r0, #0
 802261c:	f43f aef8 	beq.w	8022410 <__ieee754_pow+0x780>
 8022620:	e7e7      	b.n	80225f2 <__ieee754_pow+0x962>
 8022622:	f04f 0a00 	mov.w	sl, #0
 8022626:	e71e      	b.n	8022466 <__ieee754_pow+0x7d6>
 8022628:	4621      	mov	r1, r4
 802262a:	e7d4      	b.n	80225d6 <__ieee754_pow+0x946>
 802262c:	f8df c080 	ldr.w	ip, [pc, #128]	; 80226b0 <__ieee754_pow+0xa20>
 8022630:	f04f 0b00 	mov.w	fp, #0
 8022634:	f7ff bbb0 	b.w	8021d98 <__ieee754_pow+0x108>
 8022638:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 802263c:	f7ff bbac 	b.w	8021d98 <__ieee754_pow+0x108>
 8022640:	4638      	mov	r0, r7
 8022642:	4641      	mov	r1, r8
 8022644:	f7ff bbbf 	b.w	8021dc6 <__ieee754_pow+0x136>
 8022648:	9200      	str	r2, [sp, #0]
 802264a:	f7ff bb7f 	b.w	8021d4c <__ieee754_pow+0xbc>
 802264e:	2300      	movs	r3, #0
 8022650:	f7ff bb69 	b.w	8021d26 <__ieee754_pow+0x96>
 8022654:	f3af 8000 	nop.w
 8022658:	652b82fe 	.word	0x652b82fe
 802265c:	3c971547 	.word	0x3c971547
 8022660:	00000000 	.word	0x00000000
 8022664:	3fe62e43 	.word	0x3fe62e43
 8022668:	fefa39ef 	.word	0xfefa39ef
 802266c:	3fe62e42 	.word	0x3fe62e42
 8022670:	0ca86c39 	.word	0x0ca86c39
 8022674:	be205c61 	.word	0xbe205c61
 8022678:	72bea4d0 	.word	0x72bea4d0
 802267c:	3e663769 	.word	0x3e663769
 8022680:	c5d26bf1 	.word	0xc5d26bf1
 8022684:	3ebbbd41 	.word	0x3ebbbd41
 8022688:	af25de2c 	.word	0xaf25de2c
 802268c:	3f11566a 	.word	0x3f11566a
 8022690:	16bebd93 	.word	0x16bebd93
 8022694:	3f66c16c 	.word	0x3f66c16c
 8022698:	5555553e 	.word	0x5555553e
 802269c:	3fc55555 	.word	0x3fc55555
 80226a0:	c2f8f359 	.word	0xc2f8f359
 80226a4:	01a56e1f 	.word	0x01a56e1f
 80226a8:	3fe00000 	.word	0x3fe00000
 80226ac:	000fffff 	.word	0x000fffff
 80226b0:	3ff00000 	.word	0x3ff00000
 80226b4:	4090cbff 	.word	0x4090cbff
 80226b8:	3f6f3400 	.word	0x3f6f3400
 80226bc:	00000000 	.word	0x00000000

080226c0 <__ieee754_rem_pio2>:
 80226c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80226c4:	4614      	mov	r4, r2
 80226c6:	4ac4      	ldr	r2, [pc, #784]	; (80229d8 <__ieee754_rem_pio2+0x318>)
 80226c8:	b08d      	sub	sp, #52	; 0x34
 80226ca:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 80226ce:	4592      	cmp	sl, r2
 80226d0:	9104      	str	r1, [sp, #16]
 80226d2:	dc07      	bgt.n	80226e4 <__ieee754_rem_pio2+0x24>
 80226d4:	2200      	movs	r2, #0
 80226d6:	2300      	movs	r3, #0
 80226d8:	e9c4 0100 	strd	r0, r1, [r4]
 80226dc:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80226e0:	2500      	movs	r5, #0
 80226e2:	e024      	b.n	802272e <__ieee754_rem_pio2+0x6e>
 80226e4:	4abd      	ldr	r2, [pc, #756]	; (80229dc <__ieee754_rem_pio2+0x31c>)
 80226e6:	4592      	cmp	sl, r2
 80226e8:	dc72      	bgt.n	80227d0 <__ieee754_rem_pio2+0x110>
 80226ea:	9b04      	ldr	r3, [sp, #16]
 80226ec:	4dbc      	ldr	r5, [pc, #752]	; (80229e0 <__ieee754_rem_pio2+0x320>)
 80226ee:	2b00      	cmp	r3, #0
 80226f0:	a3ab      	add	r3, pc, #684	; (adr r3, 80229a0 <__ieee754_rem_pio2+0x2e0>)
 80226f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80226f6:	dd36      	ble.n	8022766 <__ieee754_rem_pio2+0xa6>
 80226f8:	f7dd fd9e 	bl	8000238 <__aeabi_dsub>
 80226fc:	45aa      	cmp	sl, r5
 80226fe:	4606      	mov	r6, r0
 8022700:	460f      	mov	r7, r1
 8022702:	d018      	beq.n	8022736 <__ieee754_rem_pio2+0x76>
 8022704:	a3a8      	add	r3, pc, #672	; (adr r3, 80229a8 <__ieee754_rem_pio2+0x2e8>)
 8022706:	e9d3 2300 	ldrd	r2, r3, [r3]
 802270a:	f7dd fd95 	bl	8000238 <__aeabi_dsub>
 802270e:	4602      	mov	r2, r0
 8022710:	460b      	mov	r3, r1
 8022712:	e9c4 2300 	strd	r2, r3, [r4]
 8022716:	4630      	mov	r0, r6
 8022718:	4639      	mov	r1, r7
 802271a:	f7dd fd8d 	bl	8000238 <__aeabi_dsub>
 802271e:	a3a2      	add	r3, pc, #648	; (adr r3, 80229a8 <__ieee754_rem_pio2+0x2e8>)
 8022720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022724:	f7dd fd88 	bl	8000238 <__aeabi_dsub>
 8022728:	e9c4 0102 	strd	r0, r1, [r4, #8]
 802272c:	2501      	movs	r5, #1
 802272e:	4628      	mov	r0, r5
 8022730:	b00d      	add	sp, #52	; 0x34
 8022732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022736:	a39e      	add	r3, pc, #632	; (adr r3, 80229b0 <__ieee754_rem_pio2+0x2f0>)
 8022738:	e9d3 2300 	ldrd	r2, r3, [r3]
 802273c:	f7dd fd7c 	bl	8000238 <__aeabi_dsub>
 8022740:	a39d      	add	r3, pc, #628	; (adr r3, 80229b8 <__ieee754_rem_pio2+0x2f8>)
 8022742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022746:	4606      	mov	r6, r0
 8022748:	460f      	mov	r7, r1
 802274a:	f7dd fd75 	bl	8000238 <__aeabi_dsub>
 802274e:	4602      	mov	r2, r0
 8022750:	460b      	mov	r3, r1
 8022752:	e9c4 2300 	strd	r2, r3, [r4]
 8022756:	4630      	mov	r0, r6
 8022758:	4639      	mov	r1, r7
 802275a:	f7dd fd6d 	bl	8000238 <__aeabi_dsub>
 802275e:	a396      	add	r3, pc, #600	; (adr r3, 80229b8 <__ieee754_rem_pio2+0x2f8>)
 8022760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022764:	e7de      	b.n	8022724 <__ieee754_rem_pio2+0x64>
 8022766:	f7dd fd69 	bl	800023c <__adddf3>
 802276a:	45aa      	cmp	sl, r5
 802276c:	4606      	mov	r6, r0
 802276e:	460f      	mov	r7, r1
 8022770:	d016      	beq.n	80227a0 <__ieee754_rem_pio2+0xe0>
 8022772:	a38d      	add	r3, pc, #564	; (adr r3, 80229a8 <__ieee754_rem_pio2+0x2e8>)
 8022774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022778:	f7dd fd60 	bl	800023c <__adddf3>
 802277c:	4602      	mov	r2, r0
 802277e:	460b      	mov	r3, r1
 8022780:	e9c4 2300 	strd	r2, r3, [r4]
 8022784:	4630      	mov	r0, r6
 8022786:	4639      	mov	r1, r7
 8022788:	f7dd fd56 	bl	8000238 <__aeabi_dsub>
 802278c:	a386      	add	r3, pc, #536	; (adr r3, 80229a8 <__ieee754_rem_pio2+0x2e8>)
 802278e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022792:	f7dd fd53 	bl	800023c <__adddf3>
 8022796:	f04f 35ff 	mov.w	r5, #4294967295
 802279a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 802279e:	e7c6      	b.n	802272e <__ieee754_rem_pio2+0x6e>
 80227a0:	a383      	add	r3, pc, #524	; (adr r3, 80229b0 <__ieee754_rem_pio2+0x2f0>)
 80227a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80227a6:	f7dd fd49 	bl	800023c <__adddf3>
 80227aa:	a383      	add	r3, pc, #524	; (adr r3, 80229b8 <__ieee754_rem_pio2+0x2f8>)
 80227ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80227b0:	4606      	mov	r6, r0
 80227b2:	460f      	mov	r7, r1
 80227b4:	f7dd fd42 	bl	800023c <__adddf3>
 80227b8:	4602      	mov	r2, r0
 80227ba:	460b      	mov	r3, r1
 80227bc:	e9c4 2300 	strd	r2, r3, [r4]
 80227c0:	4630      	mov	r0, r6
 80227c2:	4639      	mov	r1, r7
 80227c4:	f7dd fd38 	bl	8000238 <__aeabi_dsub>
 80227c8:	a37b      	add	r3, pc, #492	; (adr r3, 80229b8 <__ieee754_rem_pio2+0x2f8>)
 80227ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80227ce:	e7e0      	b.n	8022792 <__ieee754_rem_pio2+0xd2>
 80227d0:	4a84      	ldr	r2, [pc, #528]	; (80229e4 <__ieee754_rem_pio2+0x324>)
 80227d2:	4592      	cmp	sl, r2
 80227d4:	f300 80d5 	bgt.w	8022982 <__ieee754_rem_pio2+0x2c2>
 80227d8:	f001 fcac 	bl	8024134 <fabs>
 80227dc:	a378      	add	r3, pc, #480	; (adr r3, 80229c0 <__ieee754_rem_pio2+0x300>)
 80227de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80227e2:	4606      	mov	r6, r0
 80227e4:	460f      	mov	r7, r1
 80227e6:	f7dd fedf 	bl	80005a8 <__aeabi_dmul>
 80227ea:	4b7f      	ldr	r3, [pc, #508]	; (80229e8 <__ieee754_rem_pio2+0x328>)
 80227ec:	2200      	movs	r2, #0
 80227ee:	f7dd fd25 	bl	800023c <__adddf3>
 80227f2:	f7de f989 	bl	8000b08 <__aeabi_d2iz>
 80227f6:	4605      	mov	r5, r0
 80227f8:	f7dd fe6c 	bl	80004d4 <__aeabi_i2d>
 80227fc:	4602      	mov	r2, r0
 80227fe:	460b      	mov	r3, r1
 8022800:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8022804:	a366      	add	r3, pc, #408	; (adr r3, 80229a0 <__ieee754_rem_pio2+0x2e0>)
 8022806:	e9d3 2300 	ldrd	r2, r3, [r3]
 802280a:	f7dd fecd 	bl	80005a8 <__aeabi_dmul>
 802280e:	4602      	mov	r2, r0
 8022810:	460b      	mov	r3, r1
 8022812:	4630      	mov	r0, r6
 8022814:	4639      	mov	r1, r7
 8022816:	f7dd fd0f 	bl	8000238 <__aeabi_dsub>
 802281a:	a363      	add	r3, pc, #396	; (adr r3, 80229a8 <__ieee754_rem_pio2+0x2e8>)
 802281c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022820:	4680      	mov	r8, r0
 8022822:	4689      	mov	r9, r1
 8022824:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8022828:	f7dd febe 	bl	80005a8 <__aeabi_dmul>
 802282c:	2d1f      	cmp	r5, #31
 802282e:	4606      	mov	r6, r0
 8022830:	460f      	mov	r7, r1
 8022832:	dc0e      	bgt.n	8022852 <__ieee754_rem_pio2+0x192>
 8022834:	4b6d      	ldr	r3, [pc, #436]	; (80229ec <__ieee754_rem_pio2+0x32c>)
 8022836:	1e6a      	subs	r2, r5, #1
 8022838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802283c:	4553      	cmp	r3, sl
 802283e:	d008      	beq.n	8022852 <__ieee754_rem_pio2+0x192>
 8022840:	4632      	mov	r2, r6
 8022842:	463b      	mov	r3, r7
 8022844:	4640      	mov	r0, r8
 8022846:	4649      	mov	r1, r9
 8022848:	f7dd fcf6 	bl	8000238 <__aeabi_dsub>
 802284c:	e9c4 0100 	strd	r0, r1, [r4]
 8022850:	e013      	b.n	802287a <__ieee754_rem_pio2+0x1ba>
 8022852:	463b      	mov	r3, r7
 8022854:	4632      	mov	r2, r6
 8022856:	4640      	mov	r0, r8
 8022858:	4649      	mov	r1, r9
 802285a:	f7dd fced 	bl	8000238 <__aeabi_dsub>
 802285e:	ea4f 532a 	mov.w	r3, sl, asr #20
 8022862:	9305      	str	r3, [sp, #20]
 8022864:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8022868:	ebc3 5a1a 	rsb	sl, r3, sl, lsr #20
 802286c:	f1ba 0f10 	cmp.w	sl, #16
 8022870:	dc1f      	bgt.n	80228b2 <__ieee754_rem_pio2+0x1f2>
 8022872:	4602      	mov	r2, r0
 8022874:	460b      	mov	r3, r1
 8022876:	e9c4 2300 	strd	r2, r3, [r4]
 802287a:	e9d4 2a00 	ldrd	r2, sl, [r4]
 802287e:	4640      	mov	r0, r8
 8022880:	4653      	mov	r3, sl
 8022882:	4649      	mov	r1, r9
 8022884:	f7dd fcd8 	bl	8000238 <__aeabi_dsub>
 8022888:	4632      	mov	r2, r6
 802288a:	463b      	mov	r3, r7
 802288c:	f7dd fcd4 	bl	8000238 <__aeabi_dsub>
 8022890:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8022894:	460b      	mov	r3, r1
 8022896:	9904      	ldr	r1, [sp, #16]
 8022898:	2900      	cmp	r1, #0
 802289a:	4602      	mov	r2, r0
 802289c:	f6bf af47 	bge.w	802272e <__ieee754_rem_pio2+0x6e>
 80228a0:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 80228a4:	e9c4 1201 	strd	r1, r2, [r4, #4]
 80228a8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80228ac:	60e3      	str	r3, [r4, #12]
 80228ae:	426d      	negs	r5, r5
 80228b0:	e73d      	b.n	802272e <__ieee754_rem_pio2+0x6e>
 80228b2:	a33f      	add	r3, pc, #252	; (adr r3, 80229b0 <__ieee754_rem_pio2+0x2f0>)
 80228b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80228b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80228bc:	f7dd fe74 	bl	80005a8 <__aeabi_dmul>
 80228c0:	4606      	mov	r6, r0
 80228c2:	460f      	mov	r7, r1
 80228c4:	4602      	mov	r2, r0
 80228c6:	460b      	mov	r3, r1
 80228c8:	4640      	mov	r0, r8
 80228ca:	4649      	mov	r1, r9
 80228cc:	f7dd fcb4 	bl	8000238 <__aeabi_dsub>
 80228d0:	4602      	mov	r2, r0
 80228d2:	460b      	mov	r3, r1
 80228d4:	4682      	mov	sl, r0
 80228d6:	468b      	mov	fp, r1
 80228d8:	4640      	mov	r0, r8
 80228da:	4649      	mov	r1, r9
 80228dc:	f7dd fcac 	bl	8000238 <__aeabi_dsub>
 80228e0:	4632      	mov	r2, r6
 80228e2:	463b      	mov	r3, r7
 80228e4:	f7dd fca8 	bl	8000238 <__aeabi_dsub>
 80228e8:	a333      	add	r3, pc, #204	; (adr r3, 80229b8 <__ieee754_rem_pio2+0x2f8>)
 80228ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80228ee:	4606      	mov	r6, r0
 80228f0:	460f      	mov	r7, r1
 80228f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80228f6:	f7dd fe57 	bl	80005a8 <__aeabi_dmul>
 80228fa:	4632      	mov	r2, r6
 80228fc:	463b      	mov	r3, r7
 80228fe:	f7dd fc9b 	bl	8000238 <__aeabi_dsub>
 8022902:	4602      	mov	r2, r0
 8022904:	460b      	mov	r3, r1
 8022906:	4606      	mov	r6, r0
 8022908:	460f      	mov	r7, r1
 802290a:	4650      	mov	r0, sl
 802290c:	4659      	mov	r1, fp
 802290e:	f7dd fc93 	bl	8000238 <__aeabi_dsub>
 8022912:	9a05      	ldr	r2, [sp, #20]
 8022914:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8022918:	1ad3      	subs	r3, r2, r3
 802291a:	2b31      	cmp	r3, #49	; 0x31
 802291c:	dc06      	bgt.n	802292c <__ieee754_rem_pio2+0x26c>
 802291e:	4602      	mov	r2, r0
 8022920:	460b      	mov	r3, r1
 8022922:	e9c4 2300 	strd	r2, r3, [r4]
 8022926:	46d0      	mov	r8, sl
 8022928:	46d9      	mov	r9, fp
 802292a:	e7a6      	b.n	802287a <__ieee754_rem_pio2+0x1ba>
 802292c:	a326      	add	r3, pc, #152	; (adr r3, 80229c8 <__ieee754_rem_pio2+0x308>)
 802292e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022932:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8022936:	f7dd fe37 	bl	80005a8 <__aeabi_dmul>
 802293a:	4606      	mov	r6, r0
 802293c:	460f      	mov	r7, r1
 802293e:	4602      	mov	r2, r0
 8022940:	460b      	mov	r3, r1
 8022942:	4650      	mov	r0, sl
 8022944:	4659      	mov	r1, fp
 8022946:	f7dd fc77 	bl	8000238 <__aeabi_dsub>
 802294a:	4602      	mov	r2, r0
 802294c:	460b      	mov	r3, r1
 802294e:	4680      	mov	r8, r0
 8022950:	4689      	mov	r9, r1
 8022952:	4650      	mov	r0, sl
 8022954:	4659      	mov	r1, fp
 8022956:	f7dd fc6f 	bl	8000238 <__aeabi_dsub>
 802295a:	4632      	mov	r2, r6
 802295c:	463b      	mov	r3, r7
 802295e:	f7dd fc6b 	bl	8000238 <__aeabi_dsub>
 8022962:	a31b      	add	r3, pc, #108	; (adr r3, 80229d0 <__ieee754_rem_pio2+0x310>)
 8022964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022968:	4606      	mov	r6, r0
 802296a:	460f      	mov	r7, r1
 802296c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8022970:	f7dd fe1a 	bl	80005a8 <__aeabi_dmul>
 8022974:	4632      	mov	r2, r6
 8022976:	463b      	mov	r3, r7
 8022978:	f7dd fc5e 	bl	8000238 <__aeabi_dsub>
 802297c:	4606      	mov	r6, r0
 802297e:	460f      	mov	r7, r1
 8022980:	e75e      	b.n	8022840 <__ieee754_rem_pio2+0x180>
 8022982:	4a1b      	ldr	r2, [pc, #108]	; (80229f0 <__ieee754_rem_pio2+0x330>)
 8022984:	4592      	cmp	sl, r2
 8022986:	dd35      	ble.n	80229f4 <__ieee754_rem_pio2+0x334>
 8022988:	4602      	mov	r2, r0
 802298a:	460b      	mov	r3, r1
 802298c:	f7dd fc54 	bl	8000238 <__aeabi_dsub>
 8022990:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8022994:	e9c4 0100 	strd	r0, r1, [r4]
 8022998:	e6a2      	b.n	80226e0 <__ieee754_rem_pio2+0x20>
 802299a:	bf00      	nop
 802299c:	f3af 8000 	nop.w
 80229a0:	54400000 	.word	0x54400000
 80229a4:	3ff921fb 	.word	0x3ff921fb
 80229a8:	1a626331 	.word	0x1a626331
 80229ac:	3dd0b461 	.word	0x3dd0b461
 80229b0:	1a600000 	.word	0x1a600000
 80229b4:	3dd0b461 	.word	0x3dd0b461
 80229b8:	2e037073 	.word	0x2e037073
 80229bc:	3ba3198a 	.word	0x3ba3198a
 80229c0:	6dc9c883 	.word	0x6dc9c883
 80229c4:	3fe45f30 	.word	0x3fe45f30
 80229c8:	2e000000 	.word	0x2e000000
 80229cc:	3ba3198a 	.word	0x3ba3198a
 80229d0:	252049c1 	.word	0x252049c1
 80229d4:	397b839a 	.word	0x397b839a
 80229d8:	3fe921fb 	.word	0x3fe921fb
 80229dc:	4002d97b 	.word	0x4002d97b
 80229e0:	3ff921fb 	.word	0x3ff921fb
 80229e4:	413921fb 	.word	0x413921fb
 80229e8:	3fe00000 	.word	0x3fe00000
 80229ec:	08026880 	.word	0x08026880
 80229f0:	7fefffff 	.word	0x7fefffff
 80229f4:	ea4f 552a 	mov.w	r5, sl, asr #20
 80229f8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 80229fc:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8022a00:	460f      	mov	r7, r1
 8022a02:	4606      	mov	r6, r0
 8022a04:	f7de f880 	bl	8000b08 <__aeabi_d2iz>
 8022a08:	f7dd fd64 	bl	80004d4 <__aeabi_i2d>
 8022a0c:	4602      	mov	r2, r0
 8022a0e:	460b      	mov	r3, r1
 8022a10:	4630      	mov	r0, r6
 8022a12:	4639      	mov	r1, r7
 8022a14:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8022a18:	f7dd fc0e 	bl	8000238 <__aeabi_dsub>
 8022a1c:	4b1e      	ldr	r3, [pc, #120]	; (8022a98 <__ieee754_rem_pio2+0x3d8>)
 8022a1e:	2200      	movs	r2, #0
 8022a20:	f7dd fdc2 	bl	80005a8 <__aeabi_dmul>
 8022a24:	460f      	mov	r7, r1
 8022a26:	4606      	mov	r6, r0
 8022a28:	f7de f86e 	bl	8000b08 <__aeabi_d2iz>
 8022a2c:	f7dd fd52 	bl	80004d4 <__aeabi_i2d>
 8022a30:	4602      	mov	r2, r0
 8022a32:	460b      	mov	r3, r1
 8022a34:	4630      	mov	r0, r6
 8022a36:	4639      	mov	r1, r7
 8022a38:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8022a3c:	f7dd fbfc 	bl	8000238 <__aeabi_dsub>
 8022a40:	4b15      	ldr	r3, [pc, #84]	; (8022a98 <__ieee754_rem_pio2+0x3d8>)
 8022a42:	2200      	movs	r2, #0
 8022a44:	f7dd fdb0 	bl	80005a8 <__aeabi_dmul>
 8022a48:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8022a4c:	f10d 0928 	add.w	r9, sp, #40	; 0x28
 8022a50:	f04f 0803 	mov.w	r8, #3
 8022a54:	2600      	movs	r6, #0
 8022a56:	2700      	movs	r7, #0
 8022a58:	e879 0102 	ldrd	r0, r1, [r9], #-8
 8022a5c:	4632      	mov	r2, r6
 8022a5e:	463b      	mov	r3, r7
 8022a60:	46c2      	mov	sl, r8
 8022a62:	f108 38ff 	add.w	r8, r8, #4294967295
 8022a66:	f7de f807 	bl	8000a78 <__aeabi_dcmpeq>
 8022a6a:	2800      	cmp	r0, #0
 8022a6c:	d1f4      	bne.n	8022a58 <__ieee754_rem_pio2+0x398>
 8022a6e:	4b0b      	ldr	r3, [pc, #44]	; (8022a9c <__ieee754_rem_pio2+0x3dc>)
 8022a70:	9301      	str	r3, [sp, #4]
 8022a72:	2302      	movs	r3, #2
 8022a74:	9300      	str	r3, [sp, #0]
 8022a76:	462a      	mov	r2, r5
 8022a78:	4653      	mov	r3, sl
 8022a7a:	4621      	mov	r1, r4
 8022a7c:	a806      	add	r0, sp, #24
 8022a7e:	f000 fbad 	bl	80231dc <__kernel_rem_pio2>
 8022a82:	9b04      	ldr	r3, [sp, #16]
 8022a84:	2b00      	cmp	r3, #0
 8022a86:	4605      	mov	r5, r0
 8022a88:	f6bf ae51 	bge.w	802272e <__ieee754_rem_pio2+0x6e>
 8022a8c:	6863      	ldr	r3, [r4, #4]
 8022a8e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8022a92:	6063      	str	r3, [r4, #4]
 8022a94:	68e3      	ldr	r3, [r4, #12]
 8022a96:	e707      	b.n	80228a8 <__ieee754_rem_pio2+0x1e8>
 8022a98:	41700000 	.word	0x41700000
 8022a9c:	08026900 	.word	0x08026900

08022aa0 <__ieee754_sqrt>:
 8022aa0:	f8df c150 	ldr.w	ip, [pc, #336]	; 8022bf4 <__ieee754_sqrt+0x154>
 8022aa4:	ea3c 0c01 	bics.w	ip, ip, r1
 8022aa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022aac:	460b      	mov	r3, r1
 8022aae:	4606      	mov	r6, r0
 8022ab0:	460d      	mov	r5, r1
 8022ab2:	460a      	mov	r2, r1
 8022ab4:	4607      	mov	r7, r0
 8022ab6:	4604      	mov	r4, r0
 8022ab8:	d10e      	bne.n	8022ad8 <__ieee754_sqrt+0x38>
 8022aba:	4602      	mov	r2, r0
 8022abc:	f7dd fd74 	bl	80005a8 <__aeabi_dmul>
 8022ac0:	4602      	mov	r2, r0
 8022ac2:	460b      	mov	r3, r1
 8022ac4:	4630      	mov	r0, r6
 8022ac6:	4629      	mov	r1, r5
 8022ac8:	f7dd fbb8 	bl	800023c <__adddf3>
 8022acc:	4606      	mov	r6, r0
 8022ace:	460d      	mov	r5, r1
 8022ad0:	4630      	mov	r0, r6
 8022ad2:	4629      	mov	r1, r5
 8022ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8022ad8:	2900      	cmp	r1, #0
 8022ada:	dc0d      	bgt.n	8022af8 <__ieee754_sqrt+0x58>
 8022adc:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8022ae0:	ea5c 0707 	orrs.w	r7, ip, r7
 8022ae4:	d0f4      	beq.n	8022ad0 <__ieee754_sqrt+0x30>
 8022ae6:	b139      	cbz	r1, 8022af8 <__ieee754_sqrt+0x58>
 8022ae8:	4602      	mov	r2, r0
 8022aea:	f7dd fba5 	bl	8000238 <__aeabi_dsub>
 8022aee:	4602      	mov	r2, r0
 8022af0:	460b      	mov	r3, r1
 8022af2:	f7dd fe83 	bl	80007fc <__aeabi_ddiv>
 8022af6:	e7e9      	b.n	8022acc <__ieee754_sqrt+0x2c>
 8022af8:	1512      	asrs	r2, r2, #20
 8022afa:	d074      	beq.n	8022be6 <__ieee754_sqrt+0x146>
 8022afc:	07d5      	lsls	r5, r2, #31
 8022afe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8022b02:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 8022b06:	bf5e      	ittt	pl
 8022b08:	0fe3      	lsrpl	r3, r4, #31
 8022b0a:	0064      	lslpl	r4, r4, #1
 8022b0c:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 8022b10:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8022b14:	0fe3      	lsrs	r3, r4, #31
 8022b16:	2000      	movs	r0, #0
 8022b18:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8022b1c:	1076      	asrs	r6, r6, #1
 8022b1e:	0064      	lsls	r4, r4, #1
 8022b20:	2516      	movs	r5, #22
 8022b22:	4601      	mov	r1, r0
 8022b24:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8022b28:	188f      	adds	r7, r1, r2
 8022b2a:	429f      	cmp	r7, r3
 8022b2c:	bfde      	ittt	le
 8022b2e:	1bdb      	suble	r3, r3, r7
 8022b30:	18b9      	addle	r1, r7, r2
 8022b32:	1880      	addle	r0, r0, r2
 8022b34:	005b      	lsls	r3, r3, #1
 8022b36:	3d01      	subs	r5, #1
 8022b38:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8022b3c:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8022b40:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8022b44:	d1f0      	bne.n	8022b28 <__ieee754_sqrt+0x88>
 8022b46:	462a      	mov	r2, r5
 8022b48:	f04f 0e20 	mov.w	lr, #32
 8022b4c:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8022b50:	428b      	cmp	r3, r1
 8022b52:	eb07 0c05 	add.w	ip, r7, r5
 8022b56:	dc02      	bgt.n	8022b5e <__ieee754_sqrt+0xbe>
 8022b58:	d113      	bne.n	8022b82 <__ieee754_sqrt+0xe2>
 8022b5a:	45a4      	cmp	ip, r4
 8022b5c:	d811      	bhi.n	8022b82 <__ieee754_sqrt+0xe2>
 8022b5e:	f1bc 0f00 	cmp.w	ip, #0
 8022b62:	eb0c 0507 	add.w	r5, ip, r7
 8022b66:	da43      	bge.n	8022bf0 <__ieee754_sqrt+0x150>
 8022b68:	2d00      	cmp	r5, #0
 8022b6a:	db41      	blt.n	8022bf0 <__ieee754_sqrt+0x150>
 8022b6c:	f101 0801 	add.w	r8, r1, #1
 8022b70:	1a5b      	subs	r3, r3, r1
 8022b72:	45a4      	cmp	ip, r4
 8022b74:	bf88      	it	hi
 8022b76:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8022b7a:	eba4 040c 	sub.w	r4, r4, ip
 8022b7e:	443a      	add	r2, r7
 8022b80:	4641      	mov	r1, r8
 8022b82:	005b      	lsls	r3, r3, #1
 8022b84:	f1be 0e01 	subs.w	lr, lr, #1
 8022b88:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8022b8c:	ea4f 0757 	mov.w	r7, r7, lsr #1
 8022b90:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8022b94:	d1dc      	bne.n	8022b50 <__ieee754_sqrt+0xb0>
 8022b96:	4323      	orrs	r3, r4
 8022b98:	d006      	beq.n	8022ba8 <__ieee754_sqrt+0x108>
 8022b9a:	1c54      	adds	r4, r2, #1
 8022b9c:	bf13      	iteet	ne
 8022b9e:	3201      	addne	r2, #1
 8022ba0:	3001      	addeq	r0, #1
 8022ba2:	4672      	moveq	r2, lr
 8022ba4:	f022 0201 	bicne.w	r2, r2, #1
 8022ba8:	1043      	asrs	r3, r0, #1
 8022baa:	07c1      	lsls	r1, r0, #31
 8022bac:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8022bb0:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8022bb4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8022bb8:	bf48      	it	mi
 8022bba:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8022bbe:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8022bc2:	4610      	mov	r0, r2
 8022bc4:	e782      	b.n	8022acc <__ieee754_sqrt+0x2c>
 8022bc6:	0ae3      	lsrs	r3, r4, #11
 8022bc8:	3915      	subs	r1, #21
 8022bca:	0564      	lsls	r4, r4, #21
 8022bcc:	2b00      	cmp	r3, #0
 8022bce:	d0fa      	beq.n	8022bc6 <__ieee754_sqrt+0x126>
 8022bd0:	02de      	lsls	r6, r3, #11
 8022bd2:	d50a      	bpl.n	8022bea <__ieee754_sqrt+0x14a>
 8022bd4:	f1c2 0020 	rsb	r0, r2, #32
 8022bd8:	fa24 f000 	lsr.w	r0, r4, r0
 8022bdc:	1e55      	subs	r5, r2, #1
 8022bde:	4094      	lsls	r4, r2
 8022be0:	4303      	orrs	r3, r0
 8022be2:	1b4a      	subs	r2, r1, r5
 8022be4:	e78a      	b.n	8022afc <__ieee754_sqrt+0x5c>
 8022be6:	4611      	mov	r1, r2
 8022be8:	e7f0      	b.n	8022bcc <__ieee754_sqrt+0x12c>
 8022bea:	005b      	lsls	r3, r3, #1
 8022bec:	3201      	adds	r2, #1
 8022bee:	e7ef      	b.n	8022bd0 <__ieee754_sqrt+0x130>
 8022bf0:	4688      	mov	r8, r1
 8022bf2:	e7bd      	b.n	8022b70 <__ieee754_sqrt+0xd0>
 8022bf4:	7ff00000 	.word	0x7ff00000

08022bf8 <__ieee754_atan2f>:
 8022bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022bfa:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8022bfe:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8022c02:	4603      	mov	r3, r0
 8022c04:	dc05      	bgt.n	8022c12 <__ieee754_atan2f+0x1a>
 8022c06:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8022c0a:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8022c0e:	4607      	mov	r7, r0
 8022c10:	dd04      	ble.n	8022c1c <__ieee754_atan2f+0x24>
 8022c12:	4618      	mov	r0, r3
 8022c14:	f7dd fff6 	bl	8000c04 <__addsf3>
 8022c18:	4603      	mov	r3, r0
 8022c1a:	e011      	b.n	8022c40 <__ieee754_atan2f+0x48>
 8022c1c:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 8022c20:	d103      	bne.n	8022c2a <__ieee754_atan2f+0x32>
 8022c22:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8022c26:	f001 bba5 	b.w	8024374 <atanf>
 8022c2a:	178c      	asrs	r4, r1, #30
 8022c2c:	f004 0402 	and.w	r4, r4, #2
 8022c30:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8022c34:	b932      	cbnz	r2, 8022c44 <__ieee754_atan2f+0x4c>
 8022c36:	2c02      	cmp	r4, #2
 8022c38:	d04c      	beq.n	8022cd4 <__ieee754_atan2f+0xdc>
 8022c3a:	2c03      	cmp	r4, #3
 8022c3c:	d100      	bne.n	8022c40 <__ieee754_atan2f+0x48>
 8022c3e:	4b29      	ldr	r3, [pc, #164]	; (8022ce4 <__ieee754_atan2f+0xec>)
 8022c40:	4618      	mov	r0, r3
 8022c42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8022c44:	b91e      	cbnz	r6, 8022c4e <__ieee754_atan2f+0x56>
 8022c46:	2f00      	cmp	r7, #0
 8022c48:	da4a      	bge.n	8022ce0 <__ieee754_atan2f+0xe8>
 8022c4a:	4b27      	ldr	r3, [pc, #156]	; (8022ce8 <__ieee754_atan2f+0xf0>)
 8022c4c:	e7f8      	b.n	8022c40 <__ieee754_atan2f+0x48>
 8022c4e:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8022c52:	d10e      	bne.n	8022c72 <__ieee754_atan2f+0x7a>
 8022c54:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8022c58:	f104 34ff 	add.w	r4, r4, #4294967295
 8022c5c:	d105      	bne.n	8022c6a <__ieee754_atan2f+0x72>
 8022c5e:	2c02      	cmp	r4, #2
 8022c60:	d83a      	bhi.n	8022cd8 <__ieee754_atan2f+0xe0>
 8022c62:	4b22      	ldr	r3, [pc, #136]	; (8022cec <__ieee754_atan2f+0xf4>)
 8022c64:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8022c68:	e7ea      	b.n	8022c40 <__ieee754_atan2f+0x48>
 8022c6a:	2c02      	cmp	r4, #2
 8022c6c:	d836      	bhi.n	8022cdc <__ieee754_atan2f+0xe4>
 8022c6e:	4b20      	ldr	r3, [pc, #128]	; (8022cf0 <__ieee754_atan2f+0xf8>)
 8022c70:	e7f8      	b.n	8022c64 <__ieee754_atan2f+0x6c>
 8022c72:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8022c76:	d0e6      	beq.n	8022c46 <__ieee754_atan2f+0x4e>
 8022c78:	1b92      	subs	r2, r2, r6
 8022c7a:	f1b2 5ff4 	cmp.w	r2, #511705088	; 0x1e800000
 8022c7e:	ea4f 50e2 	mov.w	r0, r2, asr #23
 8022c82:	da17      	bge.n	8022cb4 <__ieee754_atan2f+0xbc>
 8022c84:	2900      	cmp	r1, #0
 8022c86:	da01      	bge.n	8022c8c <__ieee754_atan2f+0x94>
 8022c88:	303c      	adds	r0, #60	; 0x3c
 8022c8a:	db15      	blt.n	8022cb8 <__ieee754_atan2f+0xc0>
 8022c8c:	4618      	mov	r0, r3
 8022c8e:	f7de f975 	bl	8000f7c <__aeabi_fdiv>
 8022c92:	f001 fc7b 	bl	802458c <fabsf>
 8022c96:	f001 fb6d 	bl	8024374 <atanf>
 8022c9a:	4603      	mov	r3, r0
 8022c9c:	2c01      	cmp	r4, #1
 8022c9e:	d00d      	beq.n	8022cbc <__ieee754_atan2f+0xc4>
 8022ca0:	2c02      	cmp	r4, #2
 8022ca2:	d00e      	beq.n	8022cc2 <__ieee754_atan2f+0xca>
 8022ca4:	2c00      	cmp	r4, #0
 8022ca6:	d0cb      	beq.n	8022c40 <__ieee754_atan2f+0x48>
 8022ca8:	4912      	ldr	r1, [pc, #72]	; (8022cf4 <__ieee754_atan2f+0xfc>)
 8022caa:	4618      	mov	r0, r3
 8022cac:	f7dd ffaa 	bl	8000c04 <__addsf3>
 8022cb0:	4911      	ldr	r1, [pc, #68]	; (8022cf8 <__ieee754_atan2f+0x100>)
 8022cb2:	e00c      	b.n	8022cce <__ieee754_atan2f+0xd6>
 8022cb4:	4b11      	ldr	r3, [pc, #68]	; (8022cfc <__ieee754_atan2f+0x104>)
 8022cb6:	e7f1      	b.n	8022c9c <__ieee754_atan2f+0xa4>
 8022cb8:	2300      	movs	r3, #0
 8022cba:	e7ef      	b.n	8022c9c <__ieee754_atan2f+0xa4>
 8022cbc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8022cc0:	e7be      	b.n	8022c40 <__ieee754_atan2f+0x48>
 8022cc2:	490c      	ldr	r1, [pc, #48]	; (8022cf4 <__ieee754_atan2f+0xfc>)
 8022cc4:	4618      	mov	r0, r3
 8022cc6:	f7dd ff9d 	bl	8000c04 <__addsf3>
 8022cca:	4601      	mov	r1, r0
 8022ccc:	480a      	ldr	r0, [pc, #40]	; (8022cf8 <__ieee754_atan2f+0x100>)
 8022cce:	f7dd ff97 	bl	8000c00 <__aeabi_fsub>
 8022cd2:	e7a1      	b.n	8022c18 <__ieee754_atan2f+0x20>
 8022cd4:	4b08      	ldr	r3, [pc, #32]	; (8022cf8 <__ieee754_atan2f+0x100>)
 8022cd6:	e7b3      	b.n	8022c40 <__ieee754_atan2f+0x48>
 8022cd8:	4b09      	ldr	r3, [pc, #36]	; (8022d00 <__ieee754_atan2f+0x108>)
 8022cda:	e7b1      	b.n	8022c40 <__ieee754_atan2f+0x48>
 8022cdc:	2300      	movs	r3, #0
 8022cde:	e7af      	b.n	8022c40 <__ieee754_atan2f+0x48>
 8022ce0:	4b06      	ldr	r3, [pc, #24]	; (8022cfc <__ieee754_atan2f+0x104>)
 8022ce2:	e7ad      	b.n	8022c40 <__ieee754_atan2f+0x48>
 8022ce4:	c0490fdb 	.word	0xc0490fdb
 8022ce8:	bfc90fdb 	.word	0xbfc90fdb
 8022cec:	08026a08 	.word	0x08026a08
 8022cf0:	08026a14 	.word	0x08026a14
 8022cf4:	33bbbd2e 	.word	0x33bbbd2e
 8022cf8:	40490fdb 	.word	0x40490fdb
 8022cfc:	3fc90fdb 	.word	0x3fc90fdb
 8022d00:	3f490fdb 	.word	0x3f490fdb

08022d04 <__ieee754_rem_pio2f>:
 8022d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022d08:	4aa0      	ldr	r2, [pc, #640]	; (8022f8c <__ieee754_rem_pio2f+0x288>)
 8022d0a:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8022d0e:	4296      	cmp	r6, r2
 8022d10:	b087      	sub	sp, #28
 8022d12:	460c      	mov	r4, r1
 8022d14:	4682      	mov	sl, r0
 8022d16:	dc04      	bgt.n	8022d22 <__ieee754_rem_pio2f+0x1e>
 8022d18:	2300      	movs	r3, #0
 8022d1a:	6008      	str	r0, [r1, #0]
 8022d1c:	604b      	str	r3, [r1, #4]
 8022d1e:	2500      	movs	r5, #0
 8022d20:	e01a      	b.n	8022d58 <__ieee754_rem_pio2f+0x54>
 8022d22:	4a9b      	ldr	r2, [pc, #620]	; (8022f90 <__ieee754_rem_pio2f+0x28c>)
 8022d24:	4296      	cmp	r6, r2
 8022d26:	dc4b      	bgt.n	8022dc0 <__ieee754_rem_pio2f+0xbc>
 8022d28:	2800      	cmp	r0, #0
 8022d2a:	499a      	ldr	r1, [pc, #616]	; (8022f94 <__ieee754_rem_pio2f+0x290>)
 8022d2c:	4f9a      	ldr	r7, [pc, #616]	; (8022f98 <__ieee754_rem_pio2f+0x294>)
 8022d2e:	f026 060f 	bic.w	r6, r6, #15
 8022d32:	dd23      	ble.n	8022d7c <__ieee754_rem_pio2f+0x78>
 8022d34:	f7dd ff64 	bl	8000c00 <__aeabi_fsub>
 8022d38:	42be      	cmp	r6, r7
 8022d3a:	4605      	mov	r5, r0
 8022d3c:	d010      	beq.n	8022d60 <__ieee754_rem_pio2f+0x5c>
 8022d3e:	4997      	ldr	r1, [pc, #604]	; (8022f9c <__ieee754_rem_pio2f+0x298>)
 8022d40:	f7dd ff5e 	bl	8000c00 <__aeabi_fsub>
 8022d44:	4601      	mov	r1, r0
 8022d46:	6020      	str	r0, [r4, #0]
 8022d48:	4628      	mov	r0, r5
 8022d4a:	f7dd ff59 	bl	8000c00 <__aeabi_fsub>
 8022d4e:	4993      	ldr	r1, [pc, #588]	; (8022f9c <__ieee754_rem_pio2f+0x298>)
 8022d50:	f7dd ff56 	bl	8000c00 <__aeabi_fsub>
 8022d54:	2501      	movs	r5, #1
 8022d56:	6060      	str	r0, [r4, #4]
 8022d58:	4628      	mov	r0, r5
 8022d5a:	b007      	add	sp, #28
 8022d5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022d60:	498f      	ldr	r1, [pc, #572]	; (8022fa0 <__ieee754_rem_pio2f+0x29c>)
 8022d62:	f7dd ff4d 	bl	8000c00 <__aeabi_fsub>
 8022d66:	498f      	ldr	r1, [pc, #572]	; (8022fa4 <__ieee754_rem_pio2f+0x2a0>)
 8022d68:	4605      	mov	r5, r0
 8022d6a:	f7dd ff49 	bl	8000c00 <__aeabi_fsub>
 8022d6e:	4601      	mov	r1, r0
 8022d70:	6020      	str	r0, [r4, #0]
 8022d72:	4628      	mov	r0, r5
 8022d74:	f7dd ff44 	bl	8000c00 <__aeabi_fsub>
 8022d78:	498a      	ldr	r1, [pc, #552]	; (8022fa4 <__ieee754_rem_pio2f+0x2a0>)
 8022d7a:	e7e9      	b.n	8022d50 <__ieee754_rem_pio2f+0x4c>
 8022d7c:	f7dd ff42 	bl	8000c04 <__addsf3>
 8022d80:	42be      	cmp	r6, r7
 8022d82:	4605      	mov	r5, r0
 8022d84:	d00e      	beq.n	8022da4 <__ieee754_rem_pio2f+0xa0>
 8022d86:	4985      	ldr	r1, [pc, #532]	; (8022f9c <__ieee754_rem_pio2f+0x298>)
 8022d88:	f7dd ff3c 	bl	8000c04 <__addsf3>
 8022d8c:	4601      	mov	r1, r0
 8022d8e:	6020      	str	r0, [r4, #0]
 8022d90:	4628      	mov	r0, r5
 8022d92:	f7dd ff35 	bl	8000c00 <__aeabi_fsub>
 8022d96:	4981      	ldr	r1, [pc, #516]	; (8022f9c <__ieee754_rem_pio2f+0x298>)
 8022d98:	f7dd ff34 	bl	8000c04 <__addsf3>
 8022d9c:	f04f 35ff 	mov.w	r5, #4294967295
 8022da0:	6060      	str	r0, [r4, #4]
 8022da2:	e7d9      	b.n	8022d58 <__ieee754_rem_pio2f+0x54>
 8022da4:	497e      	ldr	r1, [pc, #504]	; (8022fa0 <__ieee754_rem_pio2f+0x29c>)
 8022da6:	f7dd ff2d 	bl	8000c04 <__addsf3>
 8022daa:	497e      	ldr	r1, [pc, #504]	; (8022fa4 <__ieee754_rem_pio2f+0x2a0>)
 8022dac:	4605      	mov	r5, r0
 8022dae:	f7dd ff29 	bl	8000c04 <__addsf3>
 8022db2:	4601      	mov	r1, r0
 8022db4:	6020      	str	r0, [r4, #0]
 8022db6:	4628      	mov	r0, r5
 8022db8:	f7dd ff22 	bl	8000c00 <__aeabi_fsub>
 8022dbc:	4979      	ldr	r1, [pc, #484]	; (8022fa4 <__ieee754_rem_pio2f+0x2a0>)
 8022dbe:	e7eb      	b.n	8022d98 <__ieee754_rem_pio2f+0x94>
 8022dc0:	4a79      	ldr	r2, [pc, #484]	; (8022fa8 <__ieee754_rem_pio2f+0x2a4>)
 8022dc2:	4296      	cmp	r6, r2
 8022dc4:	f300 8091 	bgt.w	8022eea <__ieee754_rem_pio2f+0x1e6>
 8022dc8:	f001 fbe0 	bl	802458c <fabsf>
 8022dcc:	4977      	ldr	r1, [pc, #476]	; (8022fac <__ieee754_rem_pio2f+0x2a8>)
 8022dce:	4607      	mov	r7, r0
 8022dd0:	f7de f820 	bl	8000e14 <__aeabi_fmul>
 8022dd4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8022dd8:	f7dd ff14 	bl	8000c04 <__addsf3>
 8022ddc:	f7de f9f6 	bl	80011cc <__aeabi_f2iz>
 8022de0:	4605      	mov	r5, r0
 8022de2:	f7dd ffc3 	bl	8000d6c <__aeabi_i2f>
 8022de6:	496b      	ldr	r1, [pc, #428]	; (8022f94 <__ieee754_rem_pio2f+0x290>)
 8022de8:	4681      	mov	r9, r0
 8022dea:	f7de f813 	bl	8000e14 <__aeabi_fmul>
 8022dee:	4601      	mov	r1, r0
 8022df0:	4638      	mov	r0, r7
 8022df2:	f7dd ff05 	bl	8000c00 <__aeabi_fsub>
 8022df6:	4969      	ldr	r1, [pc, #420]	; (8022f9c <__ieee754_rem_pio2f+0x298>)
 8022df8:	4680      	mov	r8, r0
 8022dfa:	4648      	mov	r0, r9
 8022dfc:	f7de f80a 	bl	8000e14 <__aeabi_fmul>
 8022e00:	2d1f      	cmp	r5, #31
 8022e02:	4607      	mov	r7, r0
 8022e04:	dc0c      	bgt.n	8022e20 <__ieee754_rem_pio2f+0x11c>
 8022e06:	4a6a      	ldr	r2, [pc, #424]	; (8022fb0 <__ieee754_rem_pio2f+0x2ac>)
 8022e08:	1e69      	subs	r1, r5, #1
 8022e0a:	f026 03ff 	bic.w	r3, r6, #255	; 0xff
 8022e0e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8022e12:	4293      	cmp	r3, r2
 8022e14:	d004      	beq.n	8022e20 <__ieee754_rem_pio2f+0x11c>
 8022e16:	4639      	mov	r1, r7
 8022e18:	4640      	mov	r0, r8
 8022e1a:	f7dd fef1 	bl	8000c00 <__aeabi_fsub>
 8022e1e:	e00b      	b.n	8022e38 <__ieee754_rem_pio2f+0x134>
 8022e20:	4639      	mov	r1, r7
 8022e22:	4640      	mov	r0, r8
 8022e24:	f7dd feec 	bl	8000c00 <__aeabi_fsub>
 8022e28:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8022e2c:	ea4f 5be6 	mov.w	fp, r6, asr #23
 8022e30:	ebc3 56d6 	rsb	r6, r3, r6, lsr #23
 8022e34:	2e08      	cmp	r6, #8
 8022e36:	dc01      	bgt.n	8022e3c <__ieee754_rem_pio2f+0x138>
 8022e38:	6020      	str	r0, [r4, #0]
 8022e3a:	e026      	b.n	8022e8a <__ieee754_rem_pio2f+0x186>
 8022e3c:	4958      	ldr	r1, [pc, #352]	; (8022fa0 <__ieee754_rem_pio2f+0x29c>)
 8022e3e:	4648      	mov	r0, r9
 8022e40:	f7dd ffe8 	bl	8000e14 <__aeabi_fmul>
 8022e44:	4607      	mov	r7, r0
 8022e46:	4601      	mov	r1, r0
 8022e48:	4640      	mov	r0, r8
 8022e4a:	f7dd fed9 	bl	8000c00 <__aeabi_fsub>
 8022e4e:	4601      	mov	r1, r0
 8022e50:	4606      	mov	r6, r0
 8022e52:	4640      	mov	r0, r8
 8022e54:	f7dd fed4 	bl	8000c00 <__aeabi_fsub>
 8022e58:	4639      	mov	r1, r7
 8022e5a:	f7dd fed1 	bl	8000c00 <__aeabi_fsub>
 8022e5e:	4951      	ldr	r1, [pc, #324]	; (8022fa4 <__ieee754_rem_pio2f+0x2a0>)
 8022e60:	4607      	mov	r7, r0
 8022e62:	4648      	mov	r0, r9
 8022e64:	f7dd ffd6 	bl	8000e14 <__aeabi_fmul>
 8022e68:	4639      	mov	r1, r7
 8022e6a:	f7dd fec9 	bl	8000c00 <__aeabi_fsub>
 8022e6e:	4601      	mov	r1, r0
 8022e70:	4607      	mov	r7, r0
 8022e72:	4630      	mov	r0, r6
 8022e74:	f7dd fec4 	bl	8000c00 <__aeabi_fsub>
 8022e78:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8022e7c:	ebab 0b03 	sub.w	fp, fp, r3
 8022e80:	f1bb 0f19 	cmp.w	fp, #25
 8022e84:	dc16      	bgt.n	8022eb4 <__ieee754_rem_pio2f+0x1b0>
 8022e86:	6020      	str	r0, [r4, #0]
 8022e88:	46b0      	mov	r8, r6
 8022e8a:	6826      	ldr	r6, [r4, #0]
 8022e8c:	4640      	mov	r0, r8
 8022e8e:	4631      	mov	r1, r6
 8022e90:	f7dd feb6 	bl	8000c00 <__aeabi_fsub>
 8022e94:	4639      	mov	r1, r7
 8022e96:	f7dd feb3 	bl	8000c00 <__aeabi_fsub>
 8022e9a:	f1ba 0f00 	cmp.w	sl, #0
 8022e9e:	6060      	str	r0, [r4, #4]
 8022ea0:	f6bf af5a 	bge.w	8022d58 <__ieee754_rem_pio2f+0x54>
 8022ea4:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8022ea8:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8022eac:	6026      	str	r6, [r4, #0]
 8022eae:	6060      	str	r0, [r4, #4]
 8022eb0:	426d      	negs	r5, r5
 8022eb2:	e751      	b.n	8022d58 <__ieee754_rem_pio2f+0x54>
 8022eb4:	493f      	ldr	r1, [pc, #252]	; (8022fb4 <__ieee754_rem_pio2f+0x2b0>)
 8022eb6:	4648      	mov	r0, r9
 8022eb8:	f7dd ffac 	bl	8000e14 <__aeabi_fmul>
 8022ebc:	4607      	mov	r7, r0
 8022ebe:	4601      	mov	r1, r0
 8022ec0:	4630      	mov	r0, r6
 8022ec2:	f7dd fe9d 	bl	8000c00 <__aeabi_fsub>
 8022ec6:	4601      	mov	r1, r0
 8022ec8:	4680      	mov	r8, r0
 8022eca:	4630      	mov	r0, r6
 8022ecc:	f7dd fe98 	bl	8000c00 <__aeabi_fsub>
 8022ed0:	4639      	mov	r1, r7
 8022ed2:	f7dd fe95 	bl	8000c00 <__aeabi_fsub>
 8022ed6:	4938      	ldr	r1, [pc, #224]	; (8022fb8 <__ieee754_rem_pio2f+0x2b4>)
 8022ed8:	4606      	mov	r6, r0
 8022eda:	4648      	mov	r0, r9
 8022edc:	f7dd ff9a 	bl	8000e14 <__aeabi_fmul>
 8022ee0:	4631      	mov	r1, r6
 8022ee2:	f7dd fe8d 	bl	8000c00 <__aeabi_fsub>
 8022ee6:	4607      	mov	r7, r0
 8022ee8:	e795      	b.n	8022e16 <__ieee754_rem_pio2f+0x112>
 8022eea:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8022eee:	db05      	blt.n	8022efc <__ieee754_rem_pio2f+0x1f8>
 8022ef0:	4601      	mov	r1, r0
 8022ef2:	f7dd fe85 	bl	8000c00 <__aeabi_fsub>
 8022ef6:	6060      	str	r0, [r4, #4]
 8022ef8:	6020      	str	r0, [r4, #0]
 8022efa:	e710      	b.n	8022d1e <__ieee754_rem_pio2f+0x1a>
 8022efc:	15f7      	asrs	r7, r6, #23
 8022efe:	3f86      	subs	r7, #134	; 0x86
 8022f00:	eba6 56c7 	sub.w	r6, r6, r7, lsl #23
 8022f04:	4630      	mov	r0, r6
 8022f06:	f7de f961 	bl	80011cc <__aeabi_f2iz>
 8022f0a:	f7dd ff2f 	bl	8000d6c <__aeabi_i2f>
 8022f0e:	4601      	mov	r1, r0
 8022f10:	9003      	str	r0, [sp, #12]
 8022f12:	4630      	mov	r0, r6
 8022f14:	f7dd fe74 	bl	8000c00 <__aeabi_fsub>
 8022f18:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8022f1c:	f7dd ff7a 	bl	8000e14 <__aeabi_fmul>
 8022f20:	4606      	mov	r6, r0
 8022f22:	f7de f953 	bl	80011cc <__aeabi_f2iz>
 8022f26:	f7dd ff21 	bl	8000d6c <__aeabi_i2f>
 8022f2a:	4601      	mov	r1, r0
 8022f2c:	9004      	str	r0, [sp, #16]
 8022f2e:	4605      	mov	r5, r0
 8022f30:	4630      	mov	r0, r6
 8022f32:	f7dd fe65 	bl	8000c00 <__aeabi_fsub>
 8022f36:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8022f3a:	f7dd ff6b 	bl	8000e14 <__aeabi_fmul>
 8022f3e:	2100      	movs	r1, #0
 8022f40:	9005      	str	r0, [sp, #20]
 8022f42:	f7de f8fb 	bl	800113c <__aeabi_fcmpeq>
 8022f46:	b1f0      	cbz	r0, 8022f86 <__ieee754_rem_pio2f+0x282>
 8022f48:	2100      	movs	r1, #0
 8022f4a:	4628      	mov	r0, r5
 8022f4c:	f7de f8f6 	bl	800113c <__aeabi_fcmpeq>
 8022f50:	2800      	cmp	r0, #0
 8022f52:	bf14      	ite	ne
 8022f54:	2301      	movne	r3, #1
 8022f56:	2302      	moveq	r3, #2
 8022f58:	4a18      	ldr	r2, [pc, #96]	; (8022fbc <__ieee754_rem_pio2f+0x2b8>)
 8022f5a:	9201      	str	r2, [sp, #4]
 8022f5c:	2202      	movs	r2, #2
 8022f5e:	9200      	str	r2, [sp, #0]
 8022f60:	4621      	mov	r1, r4
 8022f62:	463a      	mov	r2, r7
 8022f64:	a803      	add	r0, sp, #12
 8022f66:	f000 fdb9 	bl	8023adc <__kernel_rem_pio2f>
 8022f6a:	f1ba 0f00 	cmp.w	sl, #0
 8022f6e:	4605      	mov	r5, r0
 8022f70:	f6bf aef2 	bge.w	8022d58 <__ieee754_rem_pio2f+0x54>
 8022f74:	6823      	ldr	r3, [r4, #0]
 8022f76:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8022f7a:	6023      	str	r3, [r4, #0]
 8022f7c:	6863      	ldr	r3, [r4, #4]
 8022f7e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8022f82:	6063      	str	r3, [r4, #4]
 8022f84:	e794      	b.n	8022eb0 <__ieee754_rem_pio2f+0x1ac>
 8022f86:	2303      	movs	r3, #3
 8022f88:	e7e6      	b.n	8022f58 <__ieee754_rem_pio2f+0x254>
 8022f8a:	bf00      	nop
 8022f8c:	3f490fd8 	.word	0x3f490fd8
 8022f90:	4016cbe3 	.word	0x4016cbe3
 8022f94:	3fc90f80 	.word	0x3fc90f80
 8022f98:	3fc90fd0 	.word	0x3fc90fd0
 8022f9c:	37354443 	.word	0x37354443
 8022fa0:	37354400 	.word	0x37354400
 8022fa4:	2e85a308 	.word	0x2e85a308
 8022fa8:	43490f80 	.word	0x43490f80
 8022fac:	3f22f984 	.word	0x3f22f984
 8022fb0:	08026a20 	.word	0x08026a20
 8022fb4:	2e85a300 	.word	0x2e85a300
 8022fb8:	248d3132 	.word	0x248d3132
 8022fbc:	08026aa0 	.word	0x08026aa0

08022fc0 <__ieee754_sqrtf>:
 8022fc0:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8022fc4:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8022fc8:	b570      	push	{r4, r5, r6, lr}
 8022fca:	4603      	mov	r3, r0
 8022fcc:	4604      	mov	r4, r0
 8022fce:	d309      	bcc.n	8022fe4 <__ieee754_sqrtf+0x24>
 8022fd0:	4601      	mov	r1, r0
 8022fd2:	f7dd ff1f 	bl	8000e14 <__aeabi_fmul>
 8022fd6:	4601      	mov	r1, r0
 8022fd8:	4620      	mov	r0, r4
 8022fda:	f7dd fe13 	bl	8000c04 <__addsf3>
 8022fde:	4604      	mov	r4, r0
 8022fe0:	4620      	mov	r0, r4
 8022fe2:	bd70      	pop	{r4, r5, r6, pc}
 8022fe4:	2a00      	cmp	r2, #0
 8022fe6:	d0fb      	beq.n	8022fe0 <__ieee754_sqrtf+0x20>
 8022fe8:	2800      	cmp	r0, #0
 8022fea:	da06      	bge.n	8022ffa <__ieee754_sqrtf+0x3a>
 8022fec:	4601      	mov	r1, r0
 8022fee:	f7dd fe07 	bl	8000c00 <__aeabi_fsub>
 8022ff2:	4601      	mov	r1, r0
 8022ff4:	f7dd ffc2 	bl	8000f7c <__aeabi_fdiv>
 8022ff8:	e7f1      	b.n	8022fde <__ieee754_sqrtf+0x1e>
 8022ffa:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 8022ffe:	ea4f 51e0 	mov.w	r1, r0, asr #23
 8023002:	d027      	beq.n	8023054 <__ieee754_sqrtf+0x94>
 8023004:	f3c3 0216 	ubfx	r2, r3, #0, #23
 8023008:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 802300c:	07cb      	lsls	r3, r1, #31
 802300e:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 8023012:	bf58      	it	pl
 8023014:	0052      	lslpl	r2, r2, #1
 8023016:	2300      	movs	r3, #0
 8023018:	1040      	asrs	r0, r0, #1
 802301a:	0052      	lsls	r2, r2, #1
 802301c:	2419      	movs	r4, #25
 802301e:	461e      	mov	r6, r3
 8023020:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8023024:	1875      	adds	r5, r6, r1
 8023026:	4295      	cmp	r5, r2
 8023028:	bfde      	ittt	le
 802302a:	186e      	addle	r6, r5, r1
 802302c:	1b52      	suble	r2, r2, r5
 802302e:	185b      	addle	r3, r3, r1
 8023030:	3c01      	subs	r4, #1
 8023032:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8023036:	ea4f 0151 	mov.w	r1, r1, lsr #1
 802303a:	d1f3      	bne.n	8023024 <__ieee754_sqrtf+0x64>
 802303c:	b112      	cbz	r2, 8023044 <__ieee754_sqrtf+0x84>
 802303e:	3301      	adds	r3, #1
 8023040:	f023 0301 	bic.w	r3, r3, #1
 8023044:	105c      	asrs	r4, r3, #1
 8023046:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 802304a:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 802304e:	e7c7      	b.n	8022fe0 <__ieee754_sqrtf+0x20>
 8023050:	005b      	lsls	r3, r3, #1
 8023052:	3201      	adds	r2, #1
 8023054:	0218      	lsls	r0, r3, #8
 8023056:	d5fb      	bpl.n	8023050 <__ieee754_sqrtf+0x90>
 8023058:	3a01      	subs	r2, #1
 802305a:	1a89      	subs	r1, r1, r2
 802305c:	e7d2      	b.n	8023004 <__ieee754_sqrtf+0x44>
	...

08023060 <__kernel_cos>:
 8023060:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023064:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8023068:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 802306c:	e9cd 2300 	strd	r2, r3, [sp]
 8023070:	4680      	mov	r8, r0
 8023072:	460f      	mov	r7, r1
 8023074:	da04      	bge.n	8023080 <__kernel_cos+0x20>
 8023076:	f7dd fd47 	bl	8000b08 <__aeabi_d2iz>
 802307a:	2800      	cmp	r0, #0
 802307c:	f000 8086 	beq.w	802318c <__kernel_cos+0x12c>
 8023080:	4642      	mov	r2, r8
 8023082:	463b      	mov	r3, r7
 8023084:	4640      	mov	r0, r8
 8023086:	4639      	mov	r1, r7
 8023088:	f7dd fa8e 	bl	80005a8 <__aeabi_dmul>
 802308c:	4b4e      	ldr	r3, [pc, #312]	; (80231c8 <__kernel_cos+0x168>)
 802308e:	2200      	movs	r2, #0
 8023090:	4604      	mov	r4, r0
 8023092:	460d      	mov	r5, r1
 8023094:	f7dd fa88 	bl	80005a8 <__aeabi_dmul>
 8023098:	a33f      	add	r3, pc, #252	; (adr r3, 8023198 <__kernel_cos+0x138>)
 802309a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802309e:	4682      	mov	sl, r0
 80230a0:	468b      	mov	fp, r1
 80230a2:	4620      	mov	r0, r4
 80230a4:	4629      	mov	r1, r5
 80230a6:	f7dd fa7f 	bl	80005a8 <__aeabi_dmul>
 80230aa:	a33d      	add	r3, pc, #244	; (adr r3, 80231a0 <__kernel_cos+0x140>)
 80230ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80230b0:	f7dd f8c4 	bl	800023c <__adddf3>
 80230b4:	4622      	mov	r2, r4
 80230b6:	462b      	mov	r3, r5
 80230b8:	f7dd fa76 	bl	80005a8 <__aeabi_dmul>
 80230bc:	a33a      	add	r3, pc, #232	; (adr r3, 80231a8 <__kernel_cos+0x148>)
 80230be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80230c2:	f7dd f8b9 	bl	8000238 <__aeabi_dsub>
 80230c6:	4622      	mov	r2, r4
 80230c8:	462b      	mov	r3, r5
 80230ca:	f7dd fa6d 	bl	80005a8 <__aeabi_dmul>
 80230ce:	a338      	add	r3, pc, #224	; (adr r3, 80231b0 <__kernel_cos+0x150>)
 80230d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80230d4:	f7dd f8b2 	bl	800023c <__adddf3>
 80230d8:	4622      	mov	r2, r4
 80230da:	462b      	mov	r3, r5
 80230dc:	f7dd fa64 	bl	80005a8 <__aeabi_dmul>
 80230e0:	a335      	add	r3, pc, #212	; (adr r3, 80231b8 <__kernel_cos+0x158>)
 80230e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80230e6:	f7dd f8a7 	bl	8000238 <__aeabi_dsub>
 80230ea:	4622      	mov	r2, r4
 80230ec:	462b      	mov	r3, r5
 80230ee:	f7dd fa5b 	bl	80005a8 <__aeabi_dmul>
 80230f2:	a333      	add	r3, pc, #204	; (adr r3, 80231c0 <__kernel_cos+0x160>)
 80230f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80230f8:	f7dd f8a0 	bl	800023c <__adddf3>
 80230fc:	4622      	mov	r2, r4
 80230fe:	462b      	mov	r3, r5
 8023100:	f7dd fa52 	bl	80005a8 <__aeabi_dmul>
 8023104:	4622      	mov	r2, r4
 8023106:	462b      	mov	r3, r5
 8023108:	f7dd fa4e 	bl	80005a8 <__aeabi_dmul>
 802310c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8023110:	4604      	mov	r4, r0
 8023112:	460d      	mov	r5, r1
 8023114:	4640      	mov	r0, r8
 8023116:	4639      	mov	r1, r7
 8023118:	f7dd fa46 	bl	80005a8 <__aeabi_dmul>
 802311c:	460b      	mov	r3, r1
 802311e:	4602      	mov	r2, r0
 8023120:	4629      	mov	r1, r5
 8023122:	4620      	mov	r0, r4
 8023124:	f7dd f888 	bl	8000238 <__aeabi_dsub>
 8023128:	4b28      	ldr	r3, [pc, #160]	; (80231cc <__kernel_cos+0x16c>)
 802312a:	429e      	cmp	r6, r3
 802312c:	4680      	mov	r8, r0
 802312e:	4689      	mov	r9, r1
 8023130:	dc0e      	bgt.n	8023150 <__kernel_cos+0xf0>
 8023132:	4602      	mov	r2, r0
 8023134:	460b      	mov	r3, r1
 8023136:	4650      	mov	r0, sl
 8023138:	4659      	mov	r1, fp
 802313a:	f7dd f87d 	bl	8000238 <__aeabi_dsub>
 802313e:	460b      	mov	r3, r1
 8023140:	4923      	ldr	r1, [pc, #140]	; (80231d0 <__kernel_cos+0x170>)
 8023142:	4602      	mov	r2, r0
 8023144:	2000      	movs	r0, #0
 8023146:	f7dd f877 	bl	8000238 <__aeabi_dsub>
 802314a:	b003      	add	sp, #12
 802314c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023150:	4b20      	ldr	r3, [pc, #128]	; (80231d4 <__kernel_cos+0x174>)
 8023152:	491f      	ldr	r1, [pc, #124]	; (80231d0 <__kernel_cos+0x170>)
 8023154:	429e      	cmp	r6, r3
 8023156:	bfcc      	ite	gt
 8023158:	4d1f      	ldrgt	r5, [pc, #124]	; (80231d8 <__kernel_cos+0x178>)
 802315a:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 802315e:	2400      	movs	r4, #0
 8023160:	4622      	mov	r2, r4
 8023162:	462b      	mov	r3, r5
 8023164:	2000      	movs	r0, #0
 8023166:	f7dd f867 	bl	8000238 <__aeabi_dsub>
 802316a:	4622      	mov	r2, r4
 802316c:	4606      	mov	r6, r0
 802316e:	460f      	mov	r7, r1
 8023170:	462b      	mov	r3, r5
 8023172:	4650      	mov	r0, sl
 8023174:	4659      	mov	r1, fp
 8023176:	f7dd f85f 	bl	8000238 <__aeabi_dsub>
 802317a:	4642      	mov	r2, r8
 802317c:	464b      	mov	r3, r9
 802317e:	f7dd f85b 	bl	8000238 <__aeabi_dsub>
 8023182:	4602      	mov	r2, r0
 8023184:	460b      	mov	r3, r1
 8023186:	4630      	mov	r0, r6
 8023188:	4639      	mov	r1, r7
 802318a:	e7dc      	b.n	8023146 <__kernel_cos+0xe6>
 802318c:	4910      	ldr	r1, [pc, #64]	; (80231d0 <__kernel_cos+0x170>)
 802318e:	2000      	movs	r0, #0
 8023190:	e7db      	b.n	802314a <__kernel_cos+0xea>
 8023192:	bf00      	nop
 8023194:	f3af 8000 	nop.w
 8023198:	be8838d4 	.word	0xbe8838d4
 802319c:	bda8fae9 	.word	0xbda8fae9
 80231a0:	bdb4b1c4 	.word	0xbdb4b1c4
 80231a4:	3e21ee9e 	.word	0x3e21ee9e
 80231a8:	809c52ad 	.word	0x809c52ad
 80231ac:	3e927e4f 	.word	0x3e927e4f
 80231b0:	19cb1590 	.word	0x19cb1590
 80231b4:	3efa01a0 	.word	0x3efa01a0
 80231b8:	16c15177 	.word	0x16c15177
 80231bc:	3f56c16c 	.word	0x3f56c16c
 80231c0:	5555554c 	.word	0x5555554c
 80231c4:	3fa55555 	.word	0x3fa55555
 80231c8:	3fe00000 	.word	0x3fe00000
 80231cc:	3fd33332 	.word	0x3fd33332
 80231d0:	3ff00000 	.word	0x3ff00000
 80231d4:	3fe90000 	.word	0x3fe90000
 80231d8:	3fd20000 	.word	0x3fd20000

080231dc <__kernel_rem_pio2>:
 80231dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80231e0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80231e4:	f112 0f14 	cmn.w	r2, #20
 80231e8:	9308      	str	r3, [sp, #32]
 80231ea:	9101      	str	r1, [sp, #4]
 80231ec:	4bbf      	ldr	r3, [pc, #764]	; (80234ec <__kernel_rem_pio2+0x310>)
 80231ee:	99a2      	ldr	r1, [sp, #648]	; 0x288
 80231f0:	9009      	str	r0, [sp, #36]	; 0x24
 80231f2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80231f6:	9304      	str	r3, [sp, #16]
 80231f8:	9b08      	ldr	r3, [sp, #32]
 80231fa:	f103 33ff 	add.w	r3, r3, #4294967295
 80231fe:	bfa8      	it	ge
 8023200:	1ed4      	subge	r4, r2, #3
 8023202:	9306      	str	r3, [sp, #24]
 8023204:	bfb2      	itee	lt
 8023206:	2400      	movlt	r4, #0
 8023208:	2318      	movge	r3, #24
 802320a:	fb94 f4f3 	sdivge	r4, r4, r3
 802320e:	f06f 0317 	mvn.w	r3, #23
 8023212:	fb04 3303 	mla	r3, r4, r3, r3
 8023216:	eb03 0a02 	add.w	sl, r3, r2
 802321a:	9a06      	ldr	r2, [sp, #24]
 802321c:	9b04      	ldr	r3, [sp, #16]
 802321e:	eb03 0802 	add.w	r8, r3, r2
 8023222:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8023224:	1aa7      	subs	r7, r4, r2
 8023226:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 802322a:	ae20      	add	r6, sp, #128	; 0x80
 802322c:	2500      	movs	r5, #0
 802322e:	2200      	movs	r2, #0
 8023230:	2300      	movs	r3, #0
 8023232:	4545      	cmp	r5, r8
 8023234:	dd19      	ble.n	802326a <__kernel_rem_pio2+0x8e>
 8023236:	9b08      	ldr	r3, [sp, #32]
 8023238:	f8dd 8018 	ldr.w	r8, [sp, #24]
 802323c:	aa20      	add	r2, sp, #128	; 0x80
 802323e:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8023242:	f1c3 0301 	rsb	r3, r3, #1
 8023246:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 802324a:	9307      	str	r3, [sp, #28]
 802324c:	9b07      	ldr	r3, [sp, #28]
 802324e:	9a04      	ldr	r2, [sp, #16]
 8023250:	4443      	add	r3, r8
 8023252:	429a      	cmp	r2, r3
 8023254:	db36      	blt.n	80232c4 <__kernel_rem_pio2+0xe8>
 8023256:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8023258:	2200      	movs	r2, #0
 802325a:	f1a3 0908 	sub.w	r9, r3, #8
 802325e:	2300      	movs	r3, #0
 8023260:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8023264:	462f      	mov	r7, r5
 8023266:	2600      	movs	r6, #0
 8023268:	e01f      	b.n	80232aa <__kernel_rem_pio2+0xce>
 802326a:	42ef      	cmn	r7, r5
 802326c:	d40b      	bmi.n	8023286 <__kernel_rem_pio2+0xaa>
 802326e:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8023272:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8023276:	f7dd f92d 	bl	80004d4 <__aeabi_i2d>
 802327a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 802327e:	e8e6 0102 	strd	r0, r1, [r6], #8
 8023282:	3501      	adds	r5, #1
 8023284:	e7d5      	b.n	8023232 <__kernel_rem_pio2+0x56>
 8023286:	4610      	mov	r0, r2
 8023288:	4619      	mov	r1, r3
 802328a:	e7f8      	b.n	802327e <__kernel_rem_pio2+0xa2>
 802328c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8023290:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8023294:	f7dd f988 	bl	80005a8 <__aeabi_dmul>
 8023298:	4602      	mov	r2, r0
 802329a:	460b      	mov	r3, r1
 802329c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80232a0:	f7dc ffcc 	bl	800023c <__adddf3>
 80232a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80232a8:	3601      	adds	r6, #1
 80232aa:	9b06      	ldr	r3, [sp, #24]
 80232ac:	429e      	cmp	r6, r3
 80232ae:	f1a7 0708 	sub.w	r7, r7, #8
 80232b2:	ddeb      	ble.n	802328c <__kernel_rem_pio2+0xb0>
 80232b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80232b8:	3508      	adds	r5, #8
 80232ba:	e8eb 2302 	strd	r2, r3, [fp], #8
 80232be:	f108 0801 	add.w	r8, r8, #1
 80232c2:	e7c3      	b.n	802324c <__kernel_rem_pio2+0x70>
 80232c4:	9b04      	ldr	r3, [sp, #16]
 80232c6:	9f04      	ldr	r7, [sp, #16]
 80232c8:	aa0c      	add	r2, sp, #48	; 0x30
 80232ca:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80232ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80232d0:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80232d2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80232d6:	930a      	str	r3, [sp, #40]	; 0x28
 80232d8:	ab98      	add	r3, sp, #608	; 0x260
 80232da:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80232de:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 80232e2:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 80232e6:	f8cd b008 	str.w	fp, [sp, #8]
 80232ea:	463e      	mov	r6, r7
 80232ec:	2e00      	cmp	r6, #0
 80232ee:	dc71      	bgt.n	80233d4 <__kernel_rem_pio2+0x1f8>
 80232f0:	4652      	mov	r2, sl
 80232f2:	4620      	mov	r0, r4
 80232f4:	4629      	mov	r1, r5
 80232f6:	f000 ffb7 	bl	8024268 <scalbn>
 80232fa:	2200      	movs	r2, #0
 80232fc:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8023300:	4604      	mov	r4, r0
 8023302:	460d      	mov	r5, r1
 8023304:	f7dd f950 	bl	80005a8 <__aeabi_dmul>
 8023308:	f7fe faf6 	bl	80218f8 <floor>
 802330c:	4b78      	ldr	r3, [pc, #480]	; (80234f0 <__kernel_rem_pio2+0x314>)
 802330e:	2200      	movs	r2, #0
 8023310:	f7dd f94a 	bl	80005a8 <__aeabi_dmul>
 8023314:	4602      	mov	r2, r0
 8023316:	460b      	mov	r3, r1
 8023318:	4620      	mov	r0, r4
 802331a:	4629      	mov	r1, r5
 802331c:	f7dc ff8c 	bl	8000238 <__aeabi_dsub>
 8023320:	460d      	mov	r5, r1
 8023322:	4604      	mov	r4, r0
 8023324:	f7dd fbf0 	bl	8000b08 <__aeabi_d2iz>
 8023328:	9007      	str	r0, [sp, #28]
 802332a:	f7dd f8d3 	bl	80004d4 <__aeabi_i2d>
 802332e:	4602      	mov	r2, r0
 8023330:	460b      	mov	r3, r1
 8023332:	4620      	mov	r0, r4
 8023334:	4629      	mov	r1, r5
 8023336:	f7dc ff7f 	bl	8000238 <__aeabi_dsub>
 802333a:	f1ba 0f00 	cmp.w	sl, #0
 802333e:	4680      	mov	r8, r0
 8023340:	4689      	mov	r9, r1
 8023342:	dd70      	ble.n	8023426 <__kernel_rem_pio2+0x24a>
 8023344:	1e7a      	subs	r2, r7, #1
 8023346:	ab0c      	add	r3, sp, #48	; 0x30
 8023348:	9c07      	ldr	r4, [sp, #28]
 802334a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 802334e:	f1ca 0118 	rsb	r1, sl, #24
 8023352:	fa40 f301 	asr.w	r3, r0, r1
 8023356:	441c      	add	r4, r3
 8023358:	408b      	lsls	r3, r1
 802335a:	1ac0      	subs	r0, r0, r3
 802335c:	ab0c      	add	r3, sp, #48	; 0x30
 802335e:	9407      	str	r4, [sp, #28]
 8023360:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8023364:	f1ca 0317 	rsb	r3, sl, #23
 8023368:	fa40 f303 	asr.w	r3, r0, r3
 802336c:	9302      	str	r3, [sp, #8]
 802336e:	9b02      	ldr	r3, [sp, #8]
 8023370:	2b00      	cmp	r3, #0
 8023372:	dd66      	ble.n	8023442 <__kernel_rem_pio2+0x266>
 8023374:	9b07      	ldr	r3, [sp, #28]
 8023376:	2200      	movs	r2, #0
 8023378:	3301      	adds	r3, #1
 802337a:	9307      	str	r3, [sp, #28]
 802337c:	4614      	mov	r4, r2
 802337e:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8023382:	4297      	cmp	r7, r2
 8023384:	f300 809f 	bgt.w	80234c6 <__kernel_rem_pio2+0x2ea>
 8023388:	f1ba 0f00 	cmp.w	sl, #0
 802338c:	dd07      	ble.n	802339e <__kernel_rem_pio2+0x1c2>
 802338e:	f1ba 0f01 	cmp.w	sl, #1
 8023392:	f000 80b9 	beq.w	8023508 <__kernel_rem_pio2+0x32c>
 8023396:	f1ba 0f02 	cmp.w	sl, #2
 802339a:	f000 80bf 	beq.w	802351c <__kernel_rem_pio2+0x340>
 802339e:	9b02      	ldr	r3, [sp, #8]
 80233a0:	2b02      	cmp	r3, #2
 80233a2:	d14e      	bne.n	8023442 <__kernel_rem_pio2+0x266>
 80233a4:	4642      	mov	r2, r8
 80233a6:	464b      	mov	r3, r9
 80233a8:	4952      	ldr	r1, [pc, #328]	; (80234f4 <__kernel_rem_pio2+0x318>)
 80233aa:	2000      	movs	r0, #0
 80233ac:	f7dc ff44 	bl	8000238 <__aeabi_dsub>
 80233b0:	4680      	mov	r8, r0
 80233b2:	4689      	mov	r9, r1
 80233b4:	2c00      	cmp	r4, #0
 80233b6:	d044      	beq.n	8023442 <__kernel_rem_pio2+0x266>
 80233b8:	4652      	mov	r2, sl
 80233ba:	494e      	ldr	r1, [pc, #312]	; (80234f4 <__kernel_rem_pio2+0x318>)
 80233bc:	2000      	movs	r0, #0
 80233be:	f000 ff53 	bl	8024268 <scalbn>
 80233c2:	4602      	mov	r2, r0
 80233c4:	460b      	mov	r3, r1
 80233c6:	4640      	mov	r0, r8
 80233c8:	4649      	mov	r1, r9
 80233ca:	f7dc ff35 	bl	8000238 <__aeabi_dsub>
 80233ce:	4680      	mov	r8, r0
 80233d0:	4689      	mov	r9, r1
 80233d2:	e036      	b.n	8023442 <__kernel_rem_pio2+0x266>
 80233d4:	4b48      	ldr	r3, [pc, #288]	; (80234f8 <__kernel_rem_pio2+0x31c>)
 80233d6:	2200      	movs	r2, #0
 80233d8:	4620      	mov	r0, r4
 80233da:	4629      	mov	r1, r5
 80233dc:	f7dd f8e4 	bl	80005a8 <__aeabi_dmul>
 80233e0:	f7dd fb92 	bl	8000b08 <__aeabi_d2iz>
 80233e4:	f7dd f876 	bl	80004d4 <__aeabi_i2d>
 80233e8:	4b44      	ldr	r3, [pc, #272]	; (80234fc <__kernel_rem_pio2+0x320>)
 80233ea:	2200      	movs	r2, #0
 80233ec:	4680      	mov	r8, r0
 80233ee:	4689      	mov	r9, r1
 80233f0:	f7dd f8da 	bl	80005a8 <__aeabi_dmul>
 80233f4:	4602      	mov	r2, r0
 80233f6:	460b      	mov	r3, r1
 80233f8:	4620      	mov	r0, r4
 80233fa:	4629      	mov	r1, r5
 80233fc:	f7dc ff1c 	bl	8000238 <__aeabi_dsub>
 8023400:	f7dd fb82 	bl	8000b08 <__aeabi_d2iz>
 8023404:	9b02      	ldr	r3, [sp, #8]
 8023406:	f843 0b04 	str.w	r0, [r3], #4
 802340a:	3e01      	subs	r6, #1
 802340c:	9302      	str	r3, [sp, #8]
 802340e:	ab70      	add	r3, sp, #448	; 0x1c0
 8023410:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8023414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023418:	4640      	mov	r0, r8
 802341a:	4649      	mov	r1, r9
 802341c:	f7dc ff0e 	bl	800023c <__adddf3>
 8023420:	4604      	mov	r4, r0
 8023422:	460d      	mov	r5, r1
 8023424:	e762      	b.n	80232ec <__kernel_rem_pio2+0x110>
 8023426:	d105      	bne.n	8023434 <__kernel_rem_pio2+0x258>
 8023428:	1e7b      	subs	r3, r7, #1
 802342a:	aa0c      	add	r2, sp, #48	; 0x30
 802342c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8023430:	15c3      	asrs	r3, r0, #23
 8023432:	e79b      	b.n	802336c <__kernel_rem_pio2+0x190>
 8023434:	4b32      	ldr	r3, [pc, #200]	; (8023500 <__kernel_rem_pio2+0x324>)
 8023436:	2200      	movs	r2, #0
 8023438:	f7dd fb3c 	bl	8000ab4 <__aeabi_dcmpge>
 802343c:	2800      	cmp	r0, #0
 802343e:	d13f      	bne.n	80234c0 <__kernel_rem_pio2+0x2e4>
 8023440:	9002      	str	r0, [sp, #8]
 8023442:	2200      	movs	r2, #0
 8023444:	2300      	movs	r3, #0
 8023446:	4640      	mov	r0, r8
 8023448:	4649      	mov	r1, r9
 802344a:	f7dd fb15 	bl	8000a78 <__aeabi_dcmpeq>
 802344e:	2800      	cmp	r0, #0
 8023450:	f000 80b5 	beq.w	80235be <__kernel_rem_pio2+0x3e2>
 8023454:	1e7c      	subs	r4, r7, #1
 8023456:	4623      	mov	r3, r4
 8023458:	2200      	movs	r2, #0
 802345a:	9904      	ldr	r1, [sp, #16]
 802345c:	428b      	cmp	r3, r1
 802345e:	da64      	bge.n	802352a <__kernel_rem_pio2+0x34e>
 8023460:	2a00      	cmp	r2, #0
 8023462:	d078      	beq.n	8023556 <__kernel_rem_pio2+0x37a>
 8023464:	ab0c      	add	r3, sp, #48	; 0x30
 8023466:	f1aa 0a18 	sub.w	sl, sl, #24
 802346a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 802346e:	2b00      	cmp	r3, #0
 8023470:	f000 80a3 	beq.w	80235ba <__kernel_rem_pio2+0x3de>
 8023474:	4652      	mov	r2, sl
 8023476:	491f      	ldr	r1, [pc, #124]	; (80234f4 <__kernel_rem_pio2+0x318>)
 8023478:	f8df 907c 	ldr.w	r9, [pc, #124]	; 80234f8 <__kernel_rem_pio2+0x31c>
 802347c:	2000      	movs	r0, #0
 802347e:	f000 fef3 	bl	8024268 <scalbn>
 8023482:	00e3      	lsls	r3, r4, #3
 8023484:	9306      	str	r3, [sp, #24]
 8023486:	ab70      	add	r3, sp, #448	; 0x1c0
 8023488:	4606      	mov	r6, r0
 802348a:	460f      	mov	r7, r1
 802348c:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 8023490:	46a2      	mov	sl, r4
 8023492:	f04f 0800 	mov.w	r8, #0
 8023496:	f1ba 0f00 	cmp.w	sl, #0
 802349a:	f280 80c6 	bge.w	802362a <__kernel_rem_pio2+0x44e>
 802349e:	4627      	mov	r7, r4
 80234a0:	f04f 0800 	mov.w	r8, #0
 80234a4:	2f00      	cmp	r7, #0
 80234a6:	f2c0 80f3 	blt.w	8023690 <__kernel_rem_pio2+0x4b4>
 80234aa:	4b16      	ldr	r3, [pc, #88]	; (8023504 <__kernel_rem_pio2+0x328>)
 80234ac:	461d      	mov	r5, r3
 80234ae:	ab70      	add	r3, sp, #448	; 0x1c0
 80234b0:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 80234b4:	f04f 0a00 	mov.w	sl, #0
 80234b8:	f04f 0b00 	mov.w	fp, #0
 80234bc:	2600      	movs	r6, #0
 80234be:	e0d9      	b.n	8023674 <__kernel_rem_pio2+0x498>
 80234c0:	2302      	movs	r3, #2
 80234c2:	9302      	str	r3, [sp, #8]
 80234c4:	e756      	b.n	8023374 <__kernel_rem_pio2+0x198>
 80234c6:	f8db 3000 	ldr.w	r3, [fp]
 80234ca:	b954      	cbnz	r4, 80234e2 <__kernel_rem_pio2+0x306>
 80234cc:	b123      	cbz	r3, 80234d8 <__kernel_rem_pio2+0x2fc>
 80234ce:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80234d2:	f8cb 3000 	str.w	r3, [fp]
 80234d6:	2301      	movs	r3, #1
 80234d8:	3201      	adds	r2, #1
 80234da:	f10b 0b04 	add.w	fp, fp, #4
 80234de:	461c      	mov	r4, r3
 80234e0:	e74f      	b.n	8023382 <__kernel_rem_pio2+0x1a6>
 80234e2:	1acb      	subs	r3, r1, r3
 80234e4:	f8cb 3000 	str.w	r3, [fp]
 80234e8:	4623      	mov	r3, r4
 80234ea:	e7f5      	b.n	80234d8 <__kernel_rem_pio2+0x2fc>
 80234ec:	08026df8 	.word	0x08026df8
 80234f0:	40200000 	.word	0x40200000
 80234f4:	3ff00000 	.word	0x3ff00000
 80234f8:	3e700000 	.word	0x3e700000
 80234fc:	41700000 	.word	0x41700000
 8023500:	3fe00000 	.word	0x3fe00000
 8023504:	08026db8 	.word	0x08026db8
 8023508:	1e7a      	subs	r2, r7, #1
 802350a:	ab0c      	add	r3, sp, #48	; 0x30
 802350c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8023510:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8023514:	a90c      	add	r1, sp, #48	; 0x30
 8023516:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 802351a:	e740      	b.n	802339e <__kernel_rem_pio2+0x1c2>
 802351c:	1e7a      	subs	r2, r7, #1
 802351e:	ab0c      	add	r3, sp, #48	; 0x30
 8023520:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8023524:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8023528:	e7f4      	b.n	8023514 <__kernel_rem_pio2+0x338>
 802352a:	a90c      	add	r1, sp, #48	; 0x30
 802352c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8023530:	3b01      	subs	r3, #1
 8023532:	430a      	orrs	r2, r1
 8023534:	e791      	b.n	802345a <__kernel_rem_pio2+0x27e>
 8023536:	3401      	adds	r4, #1
 8023538:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 802353c:	2a00      	cmp	r2, #0
 802353e:	d0fa      	beq.n	8023536 <__kernel_rem_pio2+0x35a>
 8023540:	9b08      	ldr	r3, [sp, #32]
 8023542:	18fd      	adds	r5, r7, r3
 8023544:	ab20      	add	r3, sp, #128	; 0x80
 8023546:	1c7e      	adds	r6, r7, #1
 8023548:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 802354c:	443c      	add	r4, r7
 802354e:	42b4      	cmp	r4, r6
 8023550:	da04      	bge.n	802355c <__kernel_rem_pio2+0x380>
 8023552:	4627      	mov	r7, r4
 8023554:	e6c0      	b.n	80232d8 <__kernel_rem_pio2+0xfc>
 8023556:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8023558:	2401      	movs	r4, #1
 802355a:	e7ed      	b.n	8023538 <__kernel_rem_pio2+0x35c>
 802355c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802355e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8023562:	f7dc ffb7 	bl	80004d4 <__aeabi_i2d>
 8023566:	462f      	mov	r7, r5
 8023568:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802356a:	e8e7 0102 	strd	r0, r1, [r7], #8
 802356e:	3b08      	subs	r3, #8
 8023570:	9302      	str	r3, [sp, #8]
 8023572:	f04f 0b00 	mov.w	fp, #0
 8023576:	f04f 0800 	mov.w	r8, #0
 802357a:	f04f 0900 	mov.w	r9, #0
 802357e:	9b06      	ldr	r3, [sp, #24]
 8023580:	459b      	cmp	fp, r3
 8023582:	dd07      	ble.n	8023594 <__kernel_rem_pio2+0x3b8>
 8023584:	ab70      	add	r3, sp, #448	; 0x1c0
 8023586:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 802358a:	e9c3 8900 	strd	r8, r9, [r3]
 802358e:	3601      	adds	r6, #1
 8023590:	463d      	mov	r5, r7
 8023592:	e7dc      	b.n	802354e <__kernel_rem_pio2+0x372>
 8023594:	9902      	ldr	r1, [sp, #8]
 8023596:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 802359a:	9102      	str	r1, [sp, #8]
 802359c:	e875 0102 	ldrd	r0, r1, [r5], #-8
 80235a0:	f7dd f802 	bl	80005a8 <__aeabi_dmul>
 80235a4:	4602      	mov	r2, r0
 80235a6:	460b      	mov	r3, r1
 80235a8:	4640      	mov	r0, r8
 80235aa:	4649      	mov	r1, r9
 80235ac:	f7dc fe46 	bl	800023c <__adddf3>
 80235b0:	f10b 0b01 	add.w	fp, fp, #1
 80235b4:	4680      	mov	r8, r0
 80235b6:	4689      	mov	r9, r1
 80235b8:	e7e1      	b.n	802357e <__kernel_rem_pio2+0x3a2>
 80235ba:	3c01      	subs	r4, #1
 80235bc:	e752      	b.n	8023464 <__kernel_rem_pio2+0x288>
 80235be:	f1ca 0200 	rsb	r2, sl, #0
 80235c2:	4640      	mov	r0, r8
 80235c4:	4649      	mov	r1, r9
 80235c6:	f000 fe4f 	bl	8024268 <scalbn>
 80235ca:	4ba6      	ldr	r3, [pc, #664]	; (8023864 <__kernel_rem_pio2+0x688>)
 80235cc:	2200      	movs	r2, #0
 80235ce:	4604      	mov	r4, r0
 80235d0:	460d      	mov	r5, r1
 80235d2:	f7dd fa6f 	bl	8000ab4 <__aeabi_dcmpge>
 80235d6:	b1f8      	cbz	r0, 8023618 <__kernel_rem_pio2+0x43c>
 80235d8:	4ba3      	ldr	r3, [pc, #652]	; (8023868 <__kernel_rem_pio2+0x68c>)
 80235da:	2200      	movs	r2, #0
 80235dc:	4620      	mov	r0, r4
 80235de:	4629      	mov	r1, r5
 80235e0:	f7dc ffe2 	bl	80005a8 <__aeabi_dmul>
 80235e4:	f7dd fa90 	bl	8000b08 <__aeabi_d2iz>
 80235e8:	4606      	mov	r6, r0
 80235ea:	f7dc ff73 	bl	80004d4 <__aeabi_i2d>
 80235ee:	4b9d      	ldr	r3, [pc, #628]	; (8023864 <__kernel_rem_pio2+0x688>)
 80235f0:	2200      	movs	r2, #0
 80235f2:	f7dc ffd9 	bl	80005a8 <__aeabi_dmul>
 80235f6:	460b      	mov	r3, r1
 80235f8:	4602      	mov	r2, r0
 80235fa:	4629      	mov	r1, r5
 80235fc:	4620      	mov	r0, r4
 80235fe:	f7dc fe1b 	bl	8000238 <__aeabi_dsub>
 8023602:	f7dd fa81 	bl	8000b08 <__aeabi_d2iz>
 8023606:	1c7c      	adds	r4, r7, #1
 8023608:	ab0c      	add	r3, sp, #48	; 0x30
 802360a:	f10a 0a18 	add.w	sl, sl, #24
 802360e:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8023612:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 8023616:	e72d      	b.n	8023474 <__kernel_rem_pio2+0x298>
 8023618:	4620      	mov	r0, r4
 802361a:	4629      	mov	r1, r5
 802361c:	f7dd fa74 	bl	8000b08 <__aeabi_d2iz>
 8023620:	ab0c      	add	r3, sp, #48	; 0x30
 8023622:	463c      	mov	r4, r7
 8023624:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8023628:	e724      	b.n	8023474 <__kernel_rem_pio2+0x298>
 802362a:	ab0c      	add	r3, sp, #48	; 0x30
 802362c:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8023630:	f7dc ff50 	bl	80004d4 <__aeabi_i2d>
 8023634:	4632      	mov	r2, r6
 8023636:	463b      	mov	r3, r7
 8023638:	f7dc ffb6 	bl	80005a8 <__aeabi_dmul>
 802363c:	4642      	mov	r2, r8
 802363e:	e86b 0102 	strd	r0, r1, [fp], #-8
 8023642:	464b      	mov	r3, r9
 8023644:	4630      	mov	r0, r6
 8023646:	4639      	mov	r1, r7
 8023648:	f7dc ffae 	bl	80005a8 <__aeabi_dmul>
 802364c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8023650:	4606      	mov	r6, r0
 8023652:	460f      	mov	r7, r1
 8023654:	e71f      	b.n	8023496 <__kernel_rem_pio2+0x2ba>
 8023656:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 802365a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 802365e:	f7dc ffa3 	bl	80005a8 <__aeabi_dmul>
 8023662:	4602      	mov	r2, r0
 8023664:	460b      	mov	r3, r1
 8023666:	4650      	mov	r0, sl
 8023668:	4659      	mov	r1, fp
 802366a:	f7dc fde7 	bl	800023c <__adddf3>
 802366e:	3601      	adds	r6, #1
 8023670:	4682      	mov	sl, r0
 8023672:	468b      	mov	fp, r1
 8023674:	9b04      	ldr	r3, [sp, #16]
 8023676:	429e      	cmp	r6, r3
 8023678:	dc01      	bgt.n	802367e <__kernel_rem_pio2+0x4a2>
 802367a:	45b0      	cmp	r8, r6
 802367c:	daeb      	bge.n	8023656 <__kernel_rem_pio2+0x47a>
 802367e:	ab48      	add	r3, sp, #288	; 0x120
 8023680:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8023684:	e9c3 ab00 	strd	sl, fp, [r3]
 8023688:	3f01      	subs	r7, #1
 802368a:	f108 0801 	add.w	r8, r8, #1
 802368e:	e709      	b.n	80234a4 <__kernel_rem_pio2+0x2c8>
 8023690:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8023692:	2b02      	cmp	r3, #2
 8023694:	dc09      	bgt.n	80236aa <__kernel_rem_pio2+0x4ce>
 8023696:	2b00      	cmp	r3, #0
 8023698:	dc34      	bgt.n	8023704 <__kernel_rem_pio2+0x528>
 802369a:	d05e      	beq.n	802375a <__kernel_rem_pio2+0x57e>
 802369c:	9b07      	ldr	r3, [sp, #28]
 802369e:	f003 0007 	and.w	r0, r3, #7
 80236a2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80236a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80236aa:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 80236ac:	2b03      	cmp	r3, #3
 80236ae:	d1f5      	bne.n	802369c <__kernel_rem_pio2+0x4c0>
 80236b0:	9a06      	ldr	r2, [sp, #24]
 80236b2:	ab48      	add	r3, sp, #288	; 0x120
 80236b4:	441a      	add	r2, r3
 80236b6:	4615      	mov	r5, r2
 80236b8:	4692      	mov	sl, r2
 80236ba:	46a3      	mov	fp, r4
 80236bc:	f1bb 0f00 	cmp.w	fp, #0
 80236c0:	dc7a      	bgt.n	80237b8 <__kernel_rem_pio2+0x5dc>
 80236c2:	46aa      	mov	sl, r5
 80236c4:	46a3      	mov	fp, r4
 80236c6:	f1bb 0f01 	cmp.w	fp, #1
 80236ca:	f300 8094 	bgt.w	80237f6 <__kernel_rem_pio2+0x61a>
 80236ce:	2700      	movs	r7, #0
 80236d0:	463e      	mov	r6, r7
 80236d2:	2c01      	cmp	r4, #1
 80236d4:	f300 80ae 	bgt.w	8023834 <__kernel_rem_pio2+0x658>
 80236d8:	9b02      	ldr	r3, [sp, #8]
 80236da:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 80236de:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 80236e2:	2b00      	cmp	r3, #0
 80236e4:	f040 80b0 	bne.w	8023848 <__kernel_rem_pio2+0x66c>
 80236e8:	4603      	mov	r3, r0
 80236ea:	9801      	ldr	r0, [sp, #4]
 80236ec:	462a      	mov	r2, r5
 80236ee:	e9c0 2300 	strd	r2, r3, [r0]
 80236f2:	4622      	mov	r2, r4
 80236f4:	460b      	mov	r3, r1
 80236f6:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80236fa:	463a      	mov	r2, r7
 80236fc:	4633      	mov	r3, r6
 80236fe:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8023702:	e7cb      	b.n	802369c <__kernel_rem_pio2+0x4c0>
 8023704:	9a06      	ldr	r2, [sp, #24]
 8023706:	ab48      	add	r3, sp, #288	; 0x120
 8023708:	441a      	add	r2, r3
 802370a:	2000      	movs	r0, #0
 802370c:	4615      	mov	r5, r2
 802370e:	46a0      	mov	r8, r4
 8023710:	4601      	mov	r1, r0
 8023712:	f1b8 0f00 	cmp.w	r8, #0
 8023716:	da3c      	bge.n	8023792 <__kernel_rem_pio2+0x5b6>
 8023718:	9b02      	ldr	r3, [sp, #8]
 802371a:	2b00      	cmp	r3, #0
 802371c:	d040      	beq.n	80237a0 <__kernel_rem_pio2+0x5c4>
 802371e:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 8023722:	462b      	mov	r3, r5
 8023724:	9d01      	ldr	r5, [sp, #4]
 8023726:	4602      	mov	r2, r0
 8023728:	e9c5 2300 	strd	r2, r3, [r5]
 802372c:	460b      	mov	r3, r1
 802372e:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8023732:	f7dc fd81 	bl	8000238 <__aeabi_dsub>
 8023736:	ad48      	add	r5, sp, #288	; 0x120
 8023738:	4684      	mov	ip, r0
 802373a:	460f      	mov	r7, r1
 802373c:	2601      	movs	r6, #1
 802373e:	42b4      	cmp	r4, r6
 8023740:	f105 0508 	add.w	r5, r5, #8
 8023744:	da2e      	bge.n	80237a4 <__kernel_rem_pio2+0x5c8>
 8023746:	9b02      	ldr	r3, [sp, #8]
 8023748:	b10b      	cbz	r3, 802374e <__kernel_rem_pio2+0x572>
 802374a:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 802374e:	9901      	ldr	r1, [sp, #4]
 8023750:	4662      	mov	r2, ip
 8023752:	463b      	mov	r3, r7
 8023754:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8023758:	e7a0      	b.n	802369c <__kernel_rem_pio2+0x4c0>
 802375a:	9a06      	ldr	r2, [sp, #24]
 802375c:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 802375e:	ab48      	add	r3, sp, #288	; 0x120
 8023760:	441a      	add	r2, r3
 8023762:	4615      	mov	r5, r2
 8023764:	4637      	mov	r7, r6
 8023766:	2c00      	cmp	r4, #0
 8023768:	da09      	bge.n	802377e <__kernel_rem_pio2+0x5a2>
 802376a:	9b02      	ldr	r3, [sp, #8]
 802376c:	b10b      	cbz	r3, 8023772 <__kernel_rem_pio2+0x596>
 802376e:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8023772:	9901      	ldr	r1, [sp, #4]
 8023774:	4632      	mov	r2, r6
 8023776:	463b      	mov	r3, r7
 8023778:	e9c1 2300 	strd	r2, r3, [r1]
 802377c:	e78e      	b.n	802369c <__kernel_rem_pio2+0x4c0>
 802377e:	4630      	mov	r0, r6
 8023780:	4639      	mov	r1, r7
 8023782:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8023786:	f7dc fd59 	bl	800023c <__adddf3>
 802378a:	3c01      	subs	r4, #1
 802378c:	4606      	mov	r6, r0
 802378e:	460f      	mov	r7, r1
 8023790:	e7e9      	b.n	8023766 <__kernel_rem_pio2+0x58a>
 8023792:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8023796:	f7dc fd51 	bl	800023c <__adddf3>
 802379a:	f108 38ff 	add.w	r8, r8, #4294967295
 802379e:	e7b8      	b.n	8023712 <__kernel_rem_pio2+0x536>
 80237a0:	460d      	mov	r5, r1
 80237a2:	e7be      	b.n	8023722 <__kernel_rem_pio2+0x546>
 80237a4:	4660      	mov	r0, ip
 80237a6:	4639      	mov	r1, r7
 80237a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80237ac:	f7dc fd46 	bl	800023c <__adddf3>
 80237b0:	3601      	adds	r6, #1
 80237b2:	4684      	mov	ip, r0
 80237b4:	460f      	mov	r7, r1
 80237b6:	e7c2      	b.n	802373e <__kernel_rem_pio2+0x562>
 80237b8:	e9da 6700 	ldrd	r6, r7, [sl]
 80237bc:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 80237c0:	4632      	mov	r2, r6
 80237c2:	463b      	mov	r3, r7
 80237c4:	4640      	mov	r0, r8
 80237c6:	4649      	mov	r1, r9
 80237c8:	f7dc fd38 	bl	800023c <__adddf3>
 80237cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80237d0:	4602      	mov	r2, r0
 80237d2:	460b      	mov	r3, r1
 80237d4:	4640      	mov	r0, r8
 80237d6:	4649      	mov	r1, r9
 80237d8:	f7dc fd2e 	bl	8000238 <__aeabi_dsub>
 80237dc:	4632      	mov	r2, r6
 80237de:	463b      	mov	r3, r7
 80237e0:	f7dc fd2c 	bl	800023c <__adddf3>
 80237e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80237e8:	e86a 0102 	strd	r0, r1, [sl], #-8
 80237ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 80237f0:	e9ca 2300 	strd	r2, r3, [sl]
 80237f4:	e762      	b.n	80236bc <__kernel_rem_pio2+0x4e0>
 80237f6:	e9da 8900 	ldrd	r8, r9, [sl]
 80237fa:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 80237fe:	4642      	mov	r2, r8
 8023800:	464b      	mov	r3, r9
 8023802:	4630      	mov	r0, r6
 8023804:	4639      	mov	r1, r7
 8023806:	f7dc fd19 	bl	800023c <__adddf3>
 802380a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 802380e:	4602      	mov	r2, r0
 8023810:	460b      	mov	r3, r1
 8023812:	4630      	mov	r0, r6
 8023814:	4639      	mov	r1, r7
 8023816:	f7dc fd0f 	bl	8000238 <__aeabi_dsub>
 802381a:	4642      	mov	r2, r8
 802381c:	464b      	mov	r3, r9
 802381e:	f7dc fd0d 	bl	800023c <__adddf3>
 8023822:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8023826:	e86a 0102 	strd	r0, r1, [sl], #-8
 802382a:	f10b 3bff 	add.w	fp, fp, #4294967295
 802382e:	e9ca 2300 	strd	r2, r3, [sl]
 8023832:	e748      	b.n	80236c6 <__kernel_rem_pio2+0x4ea>
 8023834:	4638      	mov	r0, r7
 8023836:	4631      	mov	r1, r6
 8023838:	e875 2302 	ldrd	r2, r3, [r5], #-8
 802383c:	f7dc fcfe 	bl	800023c <__adddf3>
 8023840:	3c01      	subs	r4, #1
 8023842:	4607      	mov	r7, r0
 8023844:	460e      	mov	r6, r1
 8023846:	e744      	b.n	80236d2 <__kernel_rem_pio2+0x4f6>
 8023848:	9b01      	ldr	r3, [sp, #4]
 802384a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 802384e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8023852:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8023856:	e9c3 0401 	strd	r0, r4, [r3, #4]
 802385a:	e9c3 1703 	strd	r1, r7, [r3, #12]
 802385e:	601d      	str	r5, [r3, #0]
 8023860:	615e      	str	r6, [r3, #20]
 8023862:	e71b      	b.n	802369c <__kernel_rem_pio2+0x4c0>
 8023864:	41700000 	.word	0x41700000
 8023868:	3e700000 	.word	0x3e700000
 802386c:	00000000 	.word	0x00000000

08023870 <__kernel_sin>:
 8023870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8023874:	b086      	sub	sp, #24
 8023876:	e9cd 2300 	strd	r2, r3, [sp]
 802387a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 802387e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8023882:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8023884:	4682      	mov	sl, r0
 8023886:	460c      	mov	r4, r1
 8023888:	da03      	bge.n	8023892 <__kernel_sin+0x22>
 802388a:	f7dd f93d 	bl	8000b08 <__aeabi_d2iz>
 802388e:	2800      	cmp	r0, #0
 8023890:	d050      	beq.n	8023934 <__kernel_sin+0xc4>
 8023892:	4652      	mov	r2, sl
 8023894:	4623      	mov	r3, r4
 8023896:	4650      	mov	r0, sl
 8023898:	4621      	mov	r1, r4
 802389a:	f7dc fe85 	bl	80005a8 <__aeabi_dmul>
 802389e:	4606      	mov	r6, r0
 80238a0:	460f      	mov	r7, r1
 80238a2:	4602      	mov	r2, r0
 80238a4:	460b      	mov	r3, r1
 80238a6:	4650      	mov	r0, sl
 80238a8:	4621      	mov	r1, r4
 80238aa:	f7dc fe7d 	bl	80005a8 <__aeabi_dmul>
 80238ae:	a33e      	add	r3, pc, #248	; (adr r3, 80239a8 <__kernel_sin+0x138>)
 80238b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80238b4:	4680      	mov	r8, r0
 80238b6:	4689      	mov	r9, r1
 80238b8:	4630      	mov	r0, r6
 80238ba:	4639      	mov	r1, r7
 80238bc:	f7dc fe74 	bl	80005a8 <__aeabi_dmul>
 80238c0:	a33b      	add	r3, pc, #236	; (adr r3, 80239b0 <__kernel_sin+0x140>)
 80238c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80238c6:	f7dc fcb7 	bl	8000238 <__aeabi_dsub>
 80238ca:	4632      	mov	r2, r6
 80238cc:	463b      	mov	r3, r7
 80238ce:	f7dc fe6b 	bl	80005a8 <__aeabi_dmul>
 80238d2:	a339      	add	r3, pc, #228	; (adr r3, 80239b8 <__kernel_sin+0x148>)
 80238d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80238d8:	f7dc fcb0 	bl	800023c <__adddf3>
 80238dc:	4632      	mov	r2, r6
 80238de:	463b      	mov	r3, r7
 80238e0:	f7dc fe62 	bl	80005a8 <__aeabi_dmul>
 80238e4:	a336      	add	r3, pc, #216	; (adr r3, 80239c0 <__kernel_sin+0x150>)
 80238e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80238ea:	f7dc fca5 	bl	8000238 <__aeabi_dsub>
 80238ee:	4632      	mov	r2, r6
 80238f0:	463b      	mov	r3, r7
 80238f2:	f7dc fe59 	bl	80005a8 <__aeabi_dmul>
 80238f6:	a334      	add	r3, pc, #208	; (adr r3, 80239c8 <__kernel_sin+0x158>)
 80238f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80238fc:	f7dc fc9e 	bl	800023c <__adddf3>
 8023900:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8023904:	b9dd      	cbnz	r5, 802393e <__kernel_sin+0xce>
 8023906:	4602      	mov	r2, r0
 8023908:	460b      	mov	r3, r1
 802390a:	4630      	mov	r0, r6
 802390c:	4639      	mov	r1, r7
 802390e:	f7dc fe4b 	bl	80005a8 <__aeabi_dmul>
 8023912:	a32f      	add	r3, pc, #188	; (adr r3, 80239d0 <__kernel_sin+0x160>)
 8023914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023918:	f7dc fc8e 	bl	8000238 <__aeabi_dsub>
 802391c:	4642      	mov	r2, r8
 802391e:	464b      	mov	r3, r9
 8023920:	f7dc fe42 	bl	80005a8 <__aeabi_dmul>
 8023924:	4602      	mov	r2, r0
 8023926:	460b      	mov	r3, r1
 8023928:	4650      	mov	r0, sl
 802392a:	4621      	mov	r1, r4
 802392c:	f7dc fc86 	bl	800023c <__adddf3>
 8023930:	4682      	mov	sl, r0
 8023932:	460c      	mov	r4, r1
 8023934:	4650      	mov	r0, sl
 8023936:	4621      	mov	r1, r4
 8023938:	b006      	add	sp, #24
 802393a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802393e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8023942:	4b25      	ldr	r3, [pc, #148]	; (80239d8 <__kernel_sin+0x168>)
 8023944:	2200      	movs	r2, #0
 8023946:	f7dc fe2f 	bl	80005a8 <__aeabi_dmul>
 802394a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 802394e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8023952:	4640      	mov	r0, r8
 8023954:	4649      	mov	r1, r9
 8023956:	f7dc fe27 	bl	80005a8 <__aeabi_dmul>
 802395a:	4602      	mov	r2, r0
 802395c:	460b      	mov	r3, r1
 802395e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8023962:	f7dc fc69 	bl	8000238 <__aeabi_dsub>
 8023966:	4632      	mov	r2, r6
 8023968:	463b      	mov	r3, r7
 802396a:	f7dc fe1d 	bl	80005a8 <__aeabi_dmul>
 802396e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8023972:	f7dc fc61 	bl	8000238 <__aeabi_dsub>
 8023976:	a316      	add	r3, pc, #88	; (adr r3, 80239d0 <__kernel_sin+0x160>)
 8023978:	e9d3 2300 	ldrd	r2, r3, [r3]
 802397c:	4606      	mov	r6, r0
 802397e:	460f      	mov	r7, r1
 8023980:	4640      	mov	r0, r8
 8023982:	4649      	mov	r1, r9
 8023984:	f7dc fe10 	bl	80005a8 <__aeabi_dmul>
 8023988:	4602      	mov	r2, r0
 802398a:	460b      	mov	r3, r1
 802398c:	4630      	mov	r0, r6
 802398e:	4639      	mov	r1, r7
 8023990:	f7dc fc54 	bl	800023c <__adddf3>
 8023994:	4602      	mov	r2, r0
 8023996:	460b      	mov	r3, r1
 8023998:	4650      	mov	r0, sl
 802399a:	4621      	mov	r1, r4
 802399c:	f7dc fc4c 	bl	8000238 <__aeabi_dsub>
 80239a0:	e7c6      	b.n	8023930 <__kernel_sin+0xc0>
 80239a2:	bf00      	nop
 80239a4:	f3af 8000 	nop.w
 80239a8:	5acfd57c 	.word	0x5acfd57c
 80239ac:	3de5d93a 	.word	0x3de5d93a
 80239b0:	8a2b9ceb 	.word	0x8a2b9ceb
 80239b4:	3e5ae5e6 	.word	0x3e5ae5e6
 80239b8:	57b1fe7d 	.word	0x57b1fe7d
 80239bc:	3ec71de3 	.word	0x3ec71de3
 80239c0:	19c161d5 	.word	0x19c161d5
 80239c4:	3f2a01a0 	.word	0x3f2a01a0
 80239c8:	1110f8a6 	.word	0x1110f8a6
 80239cc:	3f811111 	.word	0x3f811111
 80239d0:	55555549 	.word	0x55555549
 80239d4:	3fc55555 	.word	0x3fc55555
 80239d8:	3fe00000 	.word	0x3fe00000

080239dc <__kernel_cosf>:
 80239dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80239e0:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 80239e4:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 80239e8:	4606      	mov	r6, r0
 80239ea:	4688      	mov	r8, r1
 80239ec:	da03      	bge.n	80239f6 <__kernel_cosf+0x1a>
 80239ee:	f7dd fbed 	bl	80011cc <__aeabi_f2iz>
 80239f2:	2800      	cmp	r0, #0
 80239f4:	d05c      	beq.n	8023ab0 <__kernel_cosf+0xd4>
 80239f6:	4631      	mov	r1, r6
 80239f8:	4630      	mov	r0, r6
 80239fa:	f7dd fa0b 	bl	8000e14 <__aeabi_fmul>
 80239fe:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8023a02:	4605      	mov	r5, r0
 8023a04:	f7dd fa06 	bl	8000e14 <__aeabi_fmul>
 8023a08:	492b      	ldr	r1, [pc, #172]	; (8023ab8 <__kernel_cosf+0xdc>)
 8023a0a:	4607      	mov	r7, r0
 8023a0c:	4628      	mov	r0, r5
 8023a0e:	f7dd fa01 	bl	8000e14 <__aeabi_fmul>
 8023a12:	492a      	ldr	r1, [pc, #168]	; (8023abc <__kernel_cosf+0xe0>)
 8023a14:	f7dd f8f6 	bl	8000c04 <__addsf3>
 8023a18:	4629      	mov	r1, r5
 8023a1a:	f7dd f9fb 	bl	8000e14 <__aeabi_fmul>
 8023a1e:	4928      	ldr	r1, [pc, #160]	; (8023ac0 <__kernel_cosf+0xe4>)
 8023a20:	f7dd f8ee 	bl	8000c00 <__aeabi_fsub>
 8023a24:	4629      	mov	r1, r5
 8023a26:	f7dd f9f5 	bl	8000e14 <__aeabi_fmul>
 8023a2a:	4926      	ldr	r1, [pc, #152]	; (8023ac4 <__kernel_cosf+0xe8>)
 8023a2c:	f7dd f8ea 	bl	8000c04 <__addsf3>
 8023a30:	4629      	mov	r1, r5
 8023a32:	f7dd f9ef 	bl	8000e14 <__aeabi_fmul>
 8023a36:	4924      	ldr	r1, [pc, #144]	; (8023ac8 <__kernel_cosf+0xec>)
 8023a38:	f7dd f8e2 	bl	8000c00 <__aeabi_fsub>
 8023a3c:	4629      	mov	r1, r5
 8023a3e:	f7dd f9e9 	bl	8000e14 <__aeabi_fmul>
 8023a42:	4922      	ldr	r1, [pc, #136]	; (8023acc <__kernel_cosf+0xf0>)
 8023a44:	f7dd f8de 	bl	8000c04 <__addsf3>
 8023a48:	4629      	mov	r1, r5
 8023a4a:	f7dd f9e3 	bl	8000e14 <__aeabi_fmul>
 8023a4e:	4629      	mov	r1, r5
 8023a50:	f7dd f9e0 	bl	8000e14 <__aeabi_fmul>
 8023a54:	4641      	mov	r1, r8
 8023a56:	4605      	mov	r5, r0
 8023a58:	4630      	mov	r0, r6
 8023a5a:	f7dd f9db 	bl	8000e14 <__aeabi_fmul>
 8023a5e:	4601      	mov	r1, r0
 8023a60:	4628      	mov	r0, r5
 8023a62:	f7dd f8cd 	bl	8000c00 <__aeabi_fsub>
 8023a66:	4b1a      	ldr	r3, [pc, #104]	; (8023ad0 <__kernel_cosf+0xf4>)
 8023a68:	429c      	cmp	r4, r3
 8023a6a:	4605      	mov	r5, r0
 8023a6c:	dc0a      	bgt.n	8023a84 <__kernel_cosf+0xa8>
 8023a6e:	4601      	mov	r1, r0
 8023a70:	4638      	mov	r0, r7
 8023a72:	f7dd f8c5 	bl	8000c00 <__aeabi_fsub>
 8023a76:	4601      	mov	r1, r0
 8023a78:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8023a7c:	f7dd f8c0 	bl	8000c00 <__aeabi_fsub>
 8023a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8023a84:	4b13      	ldr	r3, [pc, #76]	; (8023ad4 <__kernel_cosf+0xf8>)
 8023a86:	429c      	cmp	r4, r3
 8023a88:	bfcc      	ite	gt
 8023a8a:	4c13      	ldrgt	r4, [pc, #76]	; (8023ad8 <__kernel_cosf+0xfc>)
 8023a8c:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 8023a90:	4621      	mov	r1, r4
 8023a92:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8023a96:	f7dd f8b3 	bl	8000c00 <__aeabi_fsub>
 8023a9a:	4621      	mov	r1, r4
 8023a9c:	4606      	mov	r6, r0
 8023a9e:	4638      	mov	r0, r7
 8023aa0:	f7dd f8ae 	bl	8000c00 <__aeabi_fsub>
 8023aa4:	4629      	mov	r1, r5
 8023aa6:	f7dd f8ab 	bl	8000c00 <__aeabi_fsub>
 8023aaa:	4601      	mov	r1, r0
 8023aac:	4630      	mov	r0, r6
 8023aae:	e7e5      	b.n	8023a7c <__kernel_cosf+0xa0>
 8023ab0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8023ab4:	e7e4      	b.n	8023a80 <__kernel_cosf+0xa4>
 8023ab6:	bf00      	nop
 8023ab8:	ad47d74e 	.word	0xad47d74e
 8023abc:	310f74f6 	.word	0x310f74f6
 8023ac0:	3493f27c 	.word	0x3493f27c
 8023ac4:	37d00d01 	.word	0x37d00d01
 8023ac8:	3ab60b61 	.word	0x3ab60b61
 8023acc:	3d2aaaab 	.word	0x3d2aaaab
 8023ad0:	3e999999 	.word	0x3e999999
 8023ad4:	3f480000 	.word	0x3f480000
 8023ad8:	3e900000 	.word	0x3e900000

08023adc <__kernel_rem_pio2f>:
 8023adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023ae0:	b0db      	sub	sp, #364	; 0x16c
 8023ae2:	9202      	str	r2, [sp, #8]
 8023ae4:	9304      	str	r3, [sp, #16]
 8023ae6:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8023ae8:	4bc5      	ldr	r3, [pc, #788]	; (8023e00 <__kernel_rem_pio2f+0x324>)
 8023aea:	9005      	str	r0, [sp, #20]
 8023aec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8023af0:	9301      	str	r3, [sp, #4]
 8023af2:	9b04      	ldr	r3, [sp, #16]
 8023af4:	9100      	str	r1, [sp, #0]
 8023af6:	3b01      	subs	r3, #1
 8023af8:	9303      	str	r3, [sp, #12]
 8023afa:	9b02      	ldr	r3, [sp, #8]
 8023afc:	1d1a      	adds	r2, r3, #4
 8023afe:	f2c0 809b 	blt.w	8023c38 <__kernel_rem_pio2f+0x15c>
 8023b02:	1edc      	subs	r4, r3, #3
 8023b04:	bf48      	it	mi
 8023b06:	1d1c      	addmi	r4, r3, #4
 8023b08:	10e4      	asrs	r4, r4, #3
 8023b0a:	1c67      	adds	r7, r4, #1
 8023b0c:	00fb      	lsls	r3, r7, #3
 8023b0e:	9306      	str	r3, [sp, #24]
 8023b10:	9b02      	ldr	r3, [sp, #8]
 8023b12:	9a03      	ldr	r2, [sp, #12]
 8023b14:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 8023b18:	9b01      	ldr	r3, [sp, #4]
 8023b1a:	eb03 0802 	add.w	r8, r3, r2
 8023b1e:	9b65      	ldr	r3, [sp, #404]	; 0x194
 8023b20:	1aa6      	subs	r6, r4, r2
 8023b22:	eb03 0986 	add.w	r9, r3, r6, lsl #2
 8023b26:	2500      	movs	r5, #0
 8023b28:	f04f 0a00 	mov.w	sl, #0
 8023b2c:	f10d 0b78 	add.w	fp, sp, #120	; 0x78
 8023b30:	4545      	cmp	r5, r8
 8023b32:	f340 8083 	ble.w	8023c3c <__kernel_rem_pio2f+0x160>
 8023b36:	9b04      	ldr	r3, [sp, #16]
 8023b38:	aa1e      	add	r2, sp, #120	; 0x78
 8023b3a:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8023b3e:	f04f 0800 	mov.w	r8, #0
 8023b42:	f04f 0b00 	mov.w	fp, #0
 8023b46:	ab46      	add	r3, sp, #280	; 0x118
 8023b48:	9a01      	ldr	r2, [sp, #4]
 8023b4a:	4590      	cmp	r8, r2
 8023b4c:	f340 809c 	ble.w	8023c88 <__kernel_rem_pio2f+0x1ac>
 8023b50:	4613      	mov	r3, r2
 8023b52:	aa0a      	add	r2, sp, #40	; 0x28
 8023b54:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8023b58:	9308      	str	r3, [sp, #32]
 8023b5a:	9b65      	ldr	r3, [sp, #404]	; 0x194
 8023b5c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8023b60:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8023b64:	9307      	str	r3, [sp, #28]
 8023b66:	ab5a      	add	r3, sp, #360	; 0x168
 8023b68:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 8023b6c:	ad0a      	add	r5, sp, #40	; 0x28
 8023b6e:	f853 4c50 	ldr.w	r4, [r3, #-80]
 8023b72:	462e      	mov	r6, r5
 8023b74:	46c3      	mov	fp, r8
 8023b76:	f04f 4987 	mov.w	r9, #1132462080	; 0x43800000
 8023b7a:	f50d 7a8c 	add.w	sl, sp, #280	; 0x118
 8023b7e:	f1bb 0f00 	cmp.w	fp, #0
 8023b82:	f300 8086 	bgt.w	8023c92 <__kernel_rem_pio2f+0x1b6>
 8023b86:	4639      	mov	r1, r7
 8023b88:	4620      	mov	r0, r4
 8023b8a:	f000 fd45 	bl	8024618 <scalbnf>
 8023b8e:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 8023b92:	4604      	mov	r4, r0
 8023b94:	f7dd f93e 	bl	8000e14 <__aeabi_fmul>
 8023b98:	f000 fcfc 	bl	8024594 <floorf>
 8023b9c:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8023ba0:	f7dd f938 	bl	8000e14 <__aeabi_fmul>
 8023ba4:	4601      	mov	r1, r0
 8023ba6:	4620      	mov	r0, r4
 8023ba8:	f7dd f82a 	bl	8000c00 <__aeabi_fsub>
 8023bac:	4604      	mov	r4, r0
 8023bae:	f7dd fb0d 	bl	80011cc <__aeabi_f2iz>
 8023bb2:	4606      	mov	r6, r0
 8023bb4:	f7dd f8da 	bl	8000d6c <__aeabi_i2f>
 8023bb8:	4601      	mov	r1, r0
 8023bba:	4620      	mov	r0, r4
 8023bbc:	f7dd f820 	bl	8000c00 <__aeabi_fsub>
 8023bc0:	2f00      	cmp	r7, #0
 8023bc2:	4681      	mov	r9, r0
 8023bc4:	f340 8084 	ble.w	8023cd0 <__kernel_rem_pio2f+0x1f4>
 8023bc8:	f108 32ff 	add.w	r2, r8, #4294967295
 8023bcc:	ab0a      	add	r3, sp, #40	; 0x28
 8023bce:	f1c7 0108 	rsb	r1, r7, #8
 8023bd2:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 8023bd6:	fa44 f301 	asr.w	r3, r4, r1
 8023bda:	441e      	add	r6, r3
 8023bdc:	408b      	lsls	r3, r1
 8023bde:	1ae4      	subs	r4, r4, r3
 8023be0:	ab0a      	add	r3, sp, #40	; 0x28
 8023be2:	f1c7 0007 	rsb	r0, r7, #7
 8023be6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8023bea:	4104      	asrs	r4, r0
 8023bec:	2c00      	cmp	r4, #0
 8023bee:	dd7e      	ble.n	8023cee <__kernel_rem_pio2f+0x212>
 8023bf0:	2200      	movs	r2, #0
 8023bf2:	3601      	adds	r6, #1
 8023bf4:	4692      	mov	sl, r2
 8023bf6:	4590      	cmp	r8, r2
 8023bf8:	f300 80b0 	bgt.w	8023d5c <__kernel_rem_pio2f+0x280>
 8023bfc:	2f00      	cmp	r7, #0
 8023bfe:	dd05      	ble.n	8023c0c <__kernel_rem_pio2f+0x130>
 8023c00:	2f01      	cmp	r7, #1
 8023c02:	f000 80bd 	beq.w	8023d80 <__kernel_rem_pio2f+0x2a4>
 8023c06:	2f02      	cmp	r7, #2
 8023c08:	f000 80c5 	beq.w	8023d96 <__kernel_rem_pio2f+0x2ba>
 8023c0c:	2c02      	cmp	r4, #2
 8023c0e:	d16e      	bne.n	8023cee <__kernel_rem_pio2f+0x212>
 8023c10:	4649      	mov	r1, r9
 8023c12:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8023c16:	f7dc fff3 	bl	8000c00 <__aeabi_fsub>
 8023c1a:	4681      	mov	r9, r0
 8023c1c:	f1ba 0f00 	cmp.w	sl, #0
 8023c20:	d065      	beq.n	8023cee <__kernel_rem_pio2f+0x212>
 8023c22:	4639      	mov	r1, r7
 8023c24:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8023c28:	f000 fcf6 	bl	8024618 <scalbnf>
 8023c2c:	4601      	mov	r1, r0
 8023c2e:	4648      	mov	r0, r9
 8023c30:	f7dc ffe6 	bl	8000c00 <__aeabi_fsub>
 8023c34:	4681      	mov	r9, r0
 8023c36:	e05a      	b.n	8023cee <__kernel_rem_pio2f+0x212>
 8023c38:	2400      	movs	r4, #0
 8023c3a:	e766      	b.n	8023b0a <__kernel_rem_pio2f+0x2e>
 8023c3c:	42ee      	cmn	r6, r5
 8023c3e:	d407      	bmi.n	8023c50 <__kernel_rem_pio2f+0x174>
 8023c40:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8023c44:	f7dd f892 	bl	8000d6c <__aeabi_i2f>
 8023c48:	f84b 0025 	str.w	r0, [fp, r5, lsl #2]
 8023c4c:	3501      	adds	r5, #1
 8023c4e:	e76f      	b.n	8023b30 <__kernel_rem_pio2f+0x54>
 8023c50:	4650      	mov	r0, sl
 8023c52:	e7f9      	b.n	8023c48 <__kernel_rem_pio2f+0x16c>
 8023c54:	9b05      	ldr	r3, [sp, #20]
 8023c56:	f8da 1000 	ldr.w	r1, [sl]
 8023c5a:	f853 0029 	ldr.w	r0, [r3, r9, lsl #2]
 8023c5e:	f7dd f8d9 	bl	8000e14 <__aeabi_fmul>
 8023c62:	4601      	mov	r1, r0
 8023c64:	4630      	mov	r0, r6
 8023c66:	f7dc ffcd 	bl	8000c04 <__addsf3>
 8023c6a:	f109 0901 	add.w	r9, r9, #1
 8023c6e:	4606      	mov	r6, r0
 8023c70:	ab46      	add	r3, sp, #280	; 0x118
 8023c72:	9a03      	ldr	r2, [sp, #12]
 8023c74:	4591      	cmp	r9, r2
 8023c76:	f1aa 0a04 	sub.w	sl, sl, #4
 8023c7a:	ddeb      	ble.n	8023c54 <__kernel_rem_pio2f+0x178>
 8023c7c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8023c80:	3504      	adds	r5, #4
 8023c82:	f108 0801 	add.w	r8, r8, #1
 8023c86:	e75f      	b.n	8023b48 <__kernel_rem_pio2f+0x6c>
 8023c88:	46aa      	mov	sl, r5
 8023c8a:	465e      	mov	r6, fp
 8023c8c:	f04f 0900 	mov.w	r9, #0
 8023c90:	e7ef      	b.n	8023c72 <__kernel_rem_pio2f+0x196>
 8023c92:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8023c96:	4620      	mov	r0, r4
 8023c98:	f7dd f8bc 	bl	8000e14 <__aeabi_fmul>
 8023c9c:	f7dd fa96 	bl	80011cc <__aeabi_f2iz>
 8023ca0:	f7dd f864 	bl	8000d6c <__aeabi_i2f>
 8023ca4:	4649      	mov	r1, r9
 8023ca6:	9009      	str	r0, [sp, #36]	; 0x24
 8023ca8:	f7dd f8b4 	bl	8000e14 <__aeabi_fmul>
 8023cac:	4601      	mov	r1, r0
 8023cae:	4620      	mov	r0, r4
 8023cb0:	f7dc ffa6 	bl	8000c00 <__aeabi_fsub>
 8023cb4:	f7dd fa8a 	bl	80011cc <__aeabi_f2iz>
 8023cb8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8023cbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8023cbe:	f846 0b04 	str.w	r0, [r6], #4
 8023cc2:	f85a 102b 	ldr.w	r1, [sl, fp, lsl #2]
 8023cc6:	4618      	mov	r0, r3
 8023cc8:	f7dc ff9c 	bl	8000c04 <__addsf3>
 8023ccc:	4604      	mov	r4, r0
 8023cce:	e756      	b.n	8023b7e <__kernel_rem_pio2f+0xa2>
 8023cd0:	d106      	bne.n	8023ce0 <__kernel_rem_pio2f+0x204>
 8023cd2:	f108 33ff 	add.w	r3, r8, #4294967295
 8023cd6:	aa0a      	add	r2, sp, #40	; 0x28
 8023cd8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8023cdc:	1224      	asrs	r4, r4, #8
 8023cde:	e785      	b.n	8023bec <__kernel_rem_pio2f+0x110>
 8023ce0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8023ce4:	f7dd fa48 	bl	8001178 <__aeabi_fcmpge>
 8023ce8:	4604      	mov	r4, r0
 8023cea:	2800      	cmp	r0, #0
 8023cec:	d134      	bne.n	8023d58 <__kernel_rem_pio2f+0x27c>
 8023cee:	2100      	movs	r1, #0
 8023cf0:	4648      	mov	r0, r9
 8023cf2:	f7dd fa23 	bl	800113c <__aeabi_fcmpeq>
 8023cf6:	2800      	cmp	r0, #0
 8023cf8:	f000 809a 	beq.w	8023e30 <__kernel_rem_pio2f+0x354>
 8023cfc:	f108 35ff 	add.w	r5, r8, #4294967295
 8023d00:	462b      	mov	r3, r5
 8023d02:	2200      	movs	r2, #0
 8023d04:	9901      	ldr	r1, [sp, #4]
 8023d06:	428b      	cmp	r3, r1
 8023d08:	da4d      	bge.n	8023da6 <__kernel_rem_pio2f+0x2ca>
 8023d0a:	2a00      	cmp	r2, #0
 8023d0c:	d07c      	beq.n	8023e08 <__kernel_rem_pio2f+0x32c>
 8023d0e:	ab0a      	add	r3, sp, #40	; 0x28
 8023d10:	3f08      	subs	r7, #8
 8023d12:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8023d16:	2b00      	cmp	r3, #0
 8023d18:	f000 8088 	beq.w	8023e2c <__kernel_rem_pio2f+0x350>
 8023d1c:	4639      	mov	r1, r7
 8023d1e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8023d22:	f000 fc79 	bl	8024618 <scalbnf>
 8023d26:	46aa      	mov	sl, r5
 8023d28:	4681      	mov	r9, r0
 8023d2a:	af46      	add	r7, sp, #280	; 0x118
 8023d2c:	f04f 586e 	mov.w	r8, #998244352	; 0x3b800000
 8023d30:	f1ba 0f00 	cmp.w	sl, #0
 8023d34:	f280 80b1 	bge.w	8023e9a <__kernel_rem_pio2f+0x3be>
 8023d38:	46a9      	mov	r9, r5
 8023d3a:	f04f 0a00 	mov.w	sl, #0
 8023d3e:	2200      	movs	r2, #0
 8023d40:	f1b9 0f00 	cmp.w	r9, #0
 8023d44:	f2c0 80db 	blt.w	8023efe <__kernel_rem_pio2f+0x422>
 8023d48:	a946      	add	r1, sp, #280	; 0x118
 8023d4a:	4b2e      	ldr	r3, [pc, #184]	; (8023e04 <__kernel_rem_pio2f+0x328>)
 8023d4c:	eb01 0b89 	add.w	fp, r1, r9, lsl #2
 8023d50:	4617      	mov	r7, r2
 8023d52:	f04f 0800 	mov.w	r8, #0
 8023d56:	e0c3      	b.n	8023ee0 <__kernel_rem_pio2f+0x404>
 8023d58:	2402      	movs	r4, #2
 8023d5a:	e749      	b.n	8023bf0 <__kernel_rem_pio2f+0x114>
 8023d5c:	682b      	ldr	r3, [r5, #0]
 8023d5e:	f1ba 0f00 	cmp.w	sl, #0
 8023d62:	d108      	bne.n	8023d76 <__kernel_rem_pio2f+0x29a>
 8023d64:	b11b      	cbz	r3, 8023d6e <__kernel_rem_pio2f+0x292>
 8023d66:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8023d6a:	602b      	str	r3, [r5, #0]
 8023d6c:	2301      	movs	r3, #1
 8023d6e:	3201      	adds	r2, #1
 8023d70:	3504      	adds	r5, #4
 8023d72:	469a      	mov	sl, r3
 8023d74:	e73f      	b.n	8023bf6 <__kernel_rem_pio2f+0x11a>
 8023d76:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8023d7a:	602b      	str	r3, [r5, #0]
 8023d7c:	4653      	mov	r3, sl
 8023d7e:	e7f6      	b.n	8023d6e <__kernel_rem_pio2f+0x292>
 8023d80:	f108 32ff 	add.w	r2, r8, #4294967295
 8023d84:	ab0a      	add	r3, sp, #40	; 0x28
 8023d86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8023d8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8023d8e:	a90a      	add	r1, sp, #40	; 0x28
 8023d90:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8023d94:	e73a      	b.n	8023c0c <__kernel_rem_pio2f+0x130>
 8023d96:	f108 32ff 	add.w	r2, r8, #4294967295
 8023d9a:	ab0a      	add	r3, sp, #40	; 0x28
 8023d9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8023da0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8023da4:	e7f3      	b.n	8023d8e <__kernel_rem_pio2f+0x2b2>
 8023da6:	a90a      	add	r1, sp, #40	; 0x28
 8023da8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8023dac:	3b01      	subs	r3, #1
 8023dae:	430a      	orrs	r2, r1
 8023db0:	e7a8      	b.n	8023d04 <__kernel_rem_pio2f+0x228>
 8023db2:	3301      	adds	r3, #1
 8023db4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8023db8:	2900      	cmp	r1, #0
 8023dba:	d0fa      	beq.n	8023db2 <__kernel_rem_pio2f+0x2d6>
 8023dbc:	9a04      	ldr	r2, [sp, #16]
 8023dbe:	eb08 0402 	add.w	r4, r8, r2
 8023dc2:	aa1e      	add	r2, sp, #120	; 0x78
 8023dc4:	f108 0501 	add.w	r5, r8, #1
 8023dc8:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8023dcc:	4498      	add	r8, r3
 8023dce:	f50d 798c 	add.w	r9, sp, #280	; 0x118
 8023dd2:	45a8      	cmp	r8, r5
 8023dd4:	f6ff aec7 	blt.w	8023b66 <__kernel_rem_pio2f+0x8a>
 8023dd8:	9b07      	ldr	r3, [sp, #28]
 8023dda:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8023dde:	f7dc ffc5 	bl	8000d6c <__aeabi_i2f>
 8023de2:	46a3      	mov	fp, r4
 8023de4:	f04f 0a00 	mov.w	sl, #0
 8023de8:	f84b 0b04 	str.w	r0, [fp], #4
 8023dec:	2600      	movs	r6, #0
 8023dee:	9b03      	ldr	r3, [sp, #12]
 8023df0:	459a      	cmp	sl, r3
 8023df2:	dd0c      	ble.n	8023e0e <__kernel_rem_pio2f+0x332>
 8023df4:	f849 6025 	str.w	r6, [r9, r5, lsl #2]
 8023df8:	465c      	mov	r4, fp
 8023dfa:	3501      	adds	r5, #1
 8023dfc:	e7e9      	b.n	8023dd2 <__kernel_rem_pio2f+0x2f6>
 8023dfe:	bf00      	nop
 8023e00:	08026e34 	.word	0x08026e34
 8023e04:	08026e08 	.word	0x08026e08
 8023e08:	9a08      	ldr	r2, [sp, #32]
 8023e0a:	2301      	movs	r3, #1
 8023e0c:	e7d2      	b.n	8023db4 <__kernel_rem_pio2f+0x2d8>
 8023e0e:	9b05      	ldr	r3, [sp, #20]
 8023e10:	f854 0904 	ldr.w	r0, [r4], #-4
 8023e14:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 8023e18:	f7dc fffc 	bl	8000e14 <__aeabi_fmul>
 8023e1c:	4601      	mov	r1, r0
 8023e1e:	4630      	mov	r0, r6
 8023e20:	f7dc fef0 	bl	8000c04 <__addsf3>
 8023e24:	f10a 0a01 	add.w	sl, sl, #1
 8023e28:	4606      	mov	r6, r0
 8023e2a:	e7e0      	b.n	8023dee <__kernel_rem_pio2f+0x312>
 8023e2c:	3d01      	subs	r5, #1
 8023e2e:	e76e      	b.n	8023d0e <__kernel_rem_pio2f+0x232>
 8023e30:	9b06      	ldr	r3, [sp, #24]
 8023e32:	9a02      	ldr	r2, [sp, #8]
 8023e34:	4648      	mov	r0, r9
 8023e36:	1a99      	subs	r1, r3, r2
 8023e38:	f000 fbee 	bl	8024618 <scalbnf>
 8023e3c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8023e40:	4605      	mov	r5, r0
 8023e42:	f7dd f999 	bl	8001178 <__aeabi_fcmpge>
 8023e46:	b300      	cbz	r0, 8023e8a <__kernel_rem_pio2f+0x3ae>
 8023e48:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8023e4c:	4628      	mov	r0, r5
 8023e4e:	f7dc ffe1 	bl	8000e14 <__aeabi_fmul>
 8023e52:	f7dd f9bb 	bl	80011cc <__aeabi_f2iz>
 8023e56:	f7dc ff89 	bl	8000d6c <__aeabi_i2f>
 8023e5a:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8023e5e:	4681      	mov	r9, r0
 8023e60:	f7dc ffd8 	bl	8000e14 <__aeabi_fmul>
 8023e64:	4601      	mov	r1, r0
 8023e66:	4628      	mov	r0, r5
 8023e68:	f7dc feca 	bl	8000c00 <__aeabi_fsub>
 8023e6c:	f7dd f9ae 	bl	80011cc <__aeabi_f2iz>
 8023e70:	ab0a      	add	r3, sp, #40	; 0x28
 8023e72:	f108 0501 	add.w	r5, r8, #1
 8023e76:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8023e7a:	4648      	mov	r0, r9
 8023e7c:	f7dd f9a6 	bl	80011cc <__aeabi_f2iz>
 8023e80:	ab0a      	add	r3, sp, #40	; 0x28
 8023e82:	3708      	adds	r7, #8
 8023e84:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8023e88:	e748      	b.n	8023d1c <__kernel_rem_pio2f+0x240>
 8023e8a:	4628      	mov	r0, r5
 8023e8c:	f7dd f99e 	bl	80011cc <__aeabi_f2iz>
 8023e90:	ab0a      	add	r3, sp, #40	; 0x28
 8023e92:	4645      	mov	r5, r8
 8023e94:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8023e98:	e740      	b.n	8023d1c <__kernel_rem_pio2f+0x240>
 8023e9a:	ab0a      	add	r3, sp, #40	; 0x28
 8023e9c:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8023ea0:	f7dc ff64 	bl	8000d6c <__aeabi_i2f>
 8023ea4:	4649      	mov	r1, r9
 8023ea6:	f7dc ffb5 	bl	8000e14 <__aeabi_fmul>
 8023eaa:	4641      	mov	r1, r8
 8023eac:	f847 002a 	str.w	r0, [r7, sl, lsl #2]
 8023eb0:	4648      	mov	r0, r9
 8023eb2:	f7dc ffaf 	bl	8000e14 <__aeabi_fmul>
 8023eb6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8023eba:	4681      	mov	r9, r0
 8023ebc:	e738      	b.n	8023d30 <__kernel_rem_pio2f+0x254>
 8023ebe:	f853 0b04 	ldr.w	r0, [r3], #4
 8023ec2:	f85b 1b04 	ldr.w	r1, [fp], #4
 8023ec6:	9203      	str	r2, [sp, #12]
 8023ec8:	9302      	str	r3, [sp, #8]
 8023eca:	f7dc ffa3 	bl	8000e14 <__aeabi_fmul>
 8023ece:	4601      	mov	r1, r0
 8023ed0:	4638      	mov	r0, r7
 8023ed2:	f7dc fe97 	bl	8000c04 <__addsf3>
 8023ed6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8023eda:	4607      	mov	r7, r0
 8023edc:	f108 0801 	add.w	r8, r8, #1
 8023ee0:	9901      	ldr	r1, [sp, #4]
 8023ee2:	4588      	cmp	r8, r1
 8023ee4:	dc01      	bgt.n	8023eea <__kernel_rem_pio2f+0x40e>
 8023ee6:	45c2      	cmp	sl, r8
 8023ee8:	dae9      	bge.n	8023ebe <__kernel_rem_pio2f+0x3e2>
 8023eea:	ab5a      	add	r3, sp, #360	; 0x168
 8023eec:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8023ef0:	f109 39ff 	add.w	r9, r9, #4294967295
 8023ef4:	f843 7ca0 	str.w	r7, [r3, #-160]
 8023ef8:	f10a 0a01 	add.w	sl, sl, #1
 8023efc:	e720      	b.n	8023d40 <__kernel_rem_pio2f+0x264>
 8023efe:	9b64      	ldr	r3, [sp, #400]	; 0x190
 8023f00:	2b02      	cmp	r3, #2
 8023f02:	dc07      	bgt.n	8023f14 <__kernel_rem_pio2f+0x438>
 8023f04:	2b00      	cmp	r3, #0
 8023f06:	dc4d      	bgt.n	8023fa4 <__kernel_rem_pio2f+0x4c8>
 8023f08:	d02e      	beq.n	8023f68 <__kernel_rem_pio2f+0x48c>
 8023f0a:	f006 0007 	and.w	r0, r6, #7
 8023f0e:	b05b      	add	sp, #364	; 0x16c
 8023f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023f14:	9b64      	ldr	r3, [sp, #400]	; 0x190
 8023f16:	2b03      	cmp	r3, #3
 8023f18:	d1f7      	bne.n	8023f0a <__kernel_rem_pio2f+0x42e>
 8023f1a:	f10d 0bc8 	add.w	fp, sp, #200	; 0xc8
 8023f1e:	eb0b 0785 	add.w	r7, fp, r5, lsl #2
 8023f22:	46b8      	mov	r8, r7
 8023f24:	46aa      	mov	sl, r5
 8023f26:	f1ba 0f00 	cmp.w	sl, #0
 8023f2a:	dc48      	bgt.n	8023fbe <__kernel_rem_pio2f+0x4e2>
 8023f2c:	46a9      	mov	r9, r5
 8023f2e:	f1b9 0f01 	cmp.w	r9, #1
 8023f32:	dc5f      	bgt.n	8023ff4 <__kernel_rem_pio2f+0x518>
 8023f34:	2000      	movs	r0, #0
 8023f36:	2d01      	cmp	r5, #1
 8023f38:	dc75      	bgt.n	8024026 <__kernel_rem_pio2f+0x54a>
 8023f3a:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 8023f3c:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 8023f3e:	2c00      	cmp	r4, #0
 8023f40:	d177      	bne.n	8024032 <__kernel_rem_pio2f+0x556>
 8023f42:	9900      	ldr	r1, [sp, #0]
 8023f44:	600a      	str	r2, [r1, #0]
 8023f46:	604b      	str	r3, [r1, #4]
 8023f48:	460a      	mov	r2, r1
 8023f4a:	6090      	str	r0, [r2, #8]
 8023f4c:	e7dd      	b.n	8023f0a <__kernel_rem_pio2f+0x42e>
 8023f4e:	f857 1025 	ldr.w	r1, [r7, r5, lsl #2]
 8023f52:	f7dc fe57 	bl	8000c04 <__addsf3>
 8023f56:	3d01      	subs	r5, #1
 8023f58:	2d00      	cmp	r5, #0
 8023f5a:	daf8      	bge.n	8023f4e <__kernel_rem_pio2f+0x472>
 8023f5c:	b10c      	cbz	r4, 8023f62 <__kernel_rem_pio2f+0x486>
 8023f5e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8023f62:	9b00      	ldr	r3, [sp, #0]
 8023f64:	6018      	str	r0, [r3, #0]
 8023f66:	e7d0      	b.n	8023f0a <__kernel_rem_pio2f+0x42e>
 8023f68:	2000      	movs	r0, #0
 8023f6a:	af32      	add	r7, sp, #200	; 0xc8
 8023f6c:	e7f4      	b.n	8023f58 <__kernel_rem_pio2f+0x47c>
 8023f6e:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 8023f72:	f7dc fe47 	bl	8000c04 <__addsf3>
 8023f76:	3f01      	subs	r7, #1
 8023f78:	2f00      	cmp	r7, #0
 8023f7a:	daf8      	bge.n	8023f6e <__kernel_rem_pio2f+0x492>
 8023f7c:	b1bc      	cbz	r4, 8023fae <__kernel_rem_pio2f+0x4d2>
 8023f7e:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 8023f82:	9a00      	ldr	r2, [sp, #0]
 8023f84:	4601      	mov	r1, r0
 8023f86:	6013      	str	r3, [r2, #0]
 8023f88:	9832      	ldr	r0, [sp, #200]	; 0xc8
 8023f8a:	f7dc fe39 	bl	8000c00 <__aeabi_fsub>
 8023f8e:	2701      	movs	r7, #1
 8023f90:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 8023f94:	42bd      	cmp	r5, r7
 8023f96:	da0c      	bge.n	8023fb2 <__kernel_rem_pio2f+0x4d6>
 8023f98:	b10c      	cbz	r4, 8023f9e <__kernel_rem_pio2f+0x4c2>
 8023f9a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8023f9e:	9b00      	ldr	r3, [sp, #0]
 8023fa0:	6058      	str	r0, [r3, #4]
 8023fa2:	e7b2      	b.n	8023f0a <__kernel_rem_pio2f+0x42e>
 8023fa4:	462f      	mov	r7, r5
 8023fa6:	2000      	movs	r0, #0
 8023fa8:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 8023fac:	e7e4      	b.n	8023f78 <__kernel_rem_pio2f+0x49c>
 8023fae:	4603      	mov	r3, r0
 8023fb0:	e7e7      	b.n	8023f82 <__kernel_rem_pio2f+0x4a6>
 8023fb2:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 8023fb6:	f7dc fe25 	bl	8000c04 <__addsf3>
 8023fba:	3701      	adds	r7, #1
 8023fbc:	e7ea      	b.n	8023f94 <__kernel_rem_pio2f+0x4b8>
 8023fbe:	f8d8 3000 	ldr.w	r3, [r8]
 8023fc2:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8023fc6:	9302      	str	r3, [sp, #8]
 8023fc8:	4619      	mov	r1, r3
 8023fca:	4610      	mov	r0, r2
 8023fcc:	9201      	str	r2, [sp, #4]
 8023fce:	f7dc fe19 	bl	8000c04 <__addsf3>
 8023fd2:	9a01      	ldr	r2, [sp, #4]
 8023fd4:	4601      	mov	r1, r0
 8023fd6:	4681      	mov	r9, r0
 8023fd8:	4610      	mov	r0, r2
 8023fda:	f7dc fe11 	bl	8000c00 <__aeabi_fsub>
 8023fde:	9b02      	ldr	r3, [sp, #8]
 8023fe0:	4619      	mov	r1, r3
 8023fe2:	f7dc fe0f 	bl	8000c04 <__addsf3>
 8023fe6:	f848 0904 	str.w	r0, [r8], #-4
 8023fea:	f10a 3aff 	add.w	sl, sl, #4294967295
 8023fee:	f8c8 9000 	str.w	r9, [r8]
 8023ff2:	e798      	b.n	8023f26 <__kernel_rem_pio2f+0x44a>
 8023ff4:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8023ff8:	f8d7 a000 	ldr.w	sl, [r7]
 8023ffc:	9301      	str	r3, [sp, #4]
 8023ffe:	4651      	mov	r1, sl
 8024000:	4618      	mov	r0, r3
 8024002:	f7dc fdff 	bl	8000c04 <__addsf3>
 8024006:	9b01      	ldr	r3, [sp, #4]
 8024008:	4601      	mov	r1, r0
 802400a:	4680      	mov	r8, r0
 802400c:	4618      	mov	r0, r3
 802400e:	f7dc fdf7 	bl	8000c00 <__aeabi_fsub>
 8024012:	4651      	mov	r1, sl
 8024014:	f7dc fdf6 	bl	8000c04 <__addsf3>
 8024018:	f847 0904 	str.w	r0, [r7], #-4
 802401c:	f109 39ff 	add.w	r9, r9, #4294967295
 8024020:	f8c7 8000 	str.w	r8, [r7]
 8024024:	e783      	b.n	8023f2e <__kernel_rem_pio2f+0x452>
 8024026:	f85b 1025 	ldr.w	r1, [fp, r5, lsl #2]
 802402a:	f7dc fdeb 	bl	8000c04 <__addsf3>
 802402e:	3d01      	subs	r5, #1
 8024030:	e781      	b.n	8023f36 <__kernel_rem_pio2f+0x45a>
 8024032:	9900      	ldr	r1, [sp, #0]
 8024034:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 8024038:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 802403c:	600a      	str	r2, [r1, #0]
 802403e:	604b      	str	r3, [r1, #4]
 8024040:	460a      	mov	r2, r1
 8024042:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8024046:	e780      	b.n	8023f4a <__kernel_rem_pio2f+0x46e>

08024048 <__kernel_sinf>:
 8024048:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802404c:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8024050:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8024054:	4604      	mov	r4, r0
 8024056:	460f      	mov	r7, r1
 8024058:	4691      	mov	r9, r2
 802405a:	da03      	bge.n	8024064 <__kernel_sinf+0x1c>
 802405c:	f7dd f8b6 	bl	80011cc <__aeabi_f2iz>
 8024060:	2800      	cmp	r0, #0
 8024062:	d035      	beq.n	80240d0 <__kernel_sinf+0x88>
 8024064:	4621      	mov	r1, r4
 8024066:	4620      	mov	r0, r4
 8024068:	f7dc fed4 	bl	8000e14 <__aeabi_fmul>
 802406c:	4605      	mov	r5, r0
 802406e:	4601      	mov	r1, r0
 8024070:	4620      	mov	r0, r4
 8024072:	f7dc fecf 	bl	8000e14 <__aeabi_fmul>
 8024076:	4929      	ldr	r1, [pc, #164]	; (802411c <__kernel_sinf+0xd4>)
 8024078:	4606      	mov	r6, r0
 802407a:	4628      	mov	r0, r5
 802407c:	f7dc feca 	bl	8000e14 <__aeabi_fmul>
 8024080:	4927      	ldr	r1, [pc, #156]	; (8024120 <__kernel_sinf+0xd8>)
 8024082:	f7dc fdbd 	bl	8000c00 <__aeabi_fsub>
 8024086:	4629      	mov	r1, r5
 8024088:	f7dc fec4 	bl	8000e14 <__aeabi_fmul>
 802408c:	4925      	ldr	r1, [pc, #148]	; (8024124 <__kernel_sinf+0xdc>)
 802408e:	f7dc fdb9 	bl	8000c04 <__addsf3>
 8024092:	4629      	mov	r1, r5
 8024094:	f7dc febe 	bl	8000e14 <__aeabi_fmul>
 8024098:	4923      	ldr	r1, [pc, #140]	; (8024128 <__kernel_sinf+0xe0>)
 802409a:	f7dc fdb1 	bl	8000c00 <__aeabi_fsub>
 802409e:	4629      	mov	r1, r5
 80240a0:	f7dc feb8 	bl	8000e14 <__aeabi_fmul>
 80240a4:	4921      	ldr	r1, [pc, #132]	; (802412c <__kernel_sinf+0xe4>)
 80240a6:	f7dc fdad 	bl	8000c04 <__addsf3>
 80240aa:	4680      	mov	r8, r0
 80240ac:	f1b9 0f00 	cmp.w	r9, #0
 80240b0:	d111      	bne.n	80240d6 <__kernel_sinf+0x8e>
 80240b2:	4601      	mov	r1, r0
 80240b4:	4628      	mov	r0, r5
 80240b6:	f7dc fead 	bl	8000e14 <__aeabi_fmul>
 80240ba:	491d      	ldr	r1, [pc, #116]	; (8024130 <__kernel_sinf+0xe8>)
 80240bc:	f7dc fda0 	bl	8000c00 <__aeabi_fsub>
 80240c0:	4631      	mov	r1, r6
 80240c2:	f7dc fea7 	bl	8000e14 <__aeabi_fmul>
 80240c6:	4601      	mov	r1, r0
 80240c8:	4620      	mov	r0, r4
 80240ca:	f7dc fd9b 	bl	8000c04 <__addsf3>
 80240ce:	4604      	mov	r4, r0
 80240d0:	4620      	mov	r0, r4
 80240d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80240d6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80240da:	4638      	mov	r0, r7
 80240dc:	f7dc fe9a 	bl	8000e14 <__aeabi_fmul>
 80240e0:	4641      	mov	r1, r8
 80240e2:	4681      	mov	r9, r0
 80240e4:	4630      	mov	r0, r6
 80240e6:	f7dc fe95 	bl	8000e14 <__aeabi_fmul>
 80240ea:	4601      	mov	r1, r0
 80240ec:	4648      	mov	r0, r9
 80240ee:	f7dc fd87 	bl	8000c00 <__aeabi_fsub>
 80240f2:	4629      	mov	r1, r5
 80240f4:	f7dc fe8e 	bl	8000e14 <__aeabi_fmul>
 80240f8:	4639      	mov	r1, r7
 80240fa:	f7dc fd81 	bl	8000c00 <__aeabi_fsub>
 80240fe:	490c      	ldr	r1, [pc, #48]	; (8024130 <__kernel_sinf+0xe8>)
 8024100:	4605      	mov	r5, r0
 8024102:	4630      	mov	r0, r6
 8024104:	f7dc fe86 	bl	8000e14 <__aeabi_fmul>
 8024108:	4601      	mov	r1, r0
 802410a:	4628      	mov	r0, r5
 802410c:	f7dc fd7a 	bl	8000c04 <__addsf3>
 8024110:	4601      	mov	r1, r0
 8024112:	4620      	mov	r0, r4
 8024114:	f7dc fd74 	bl	8000c00 <__aeabi_fsub>
 8024118:	e7d9      	b.n	80240ce <__kernel_sinf+0x86>
 802411a:	bf00      	nop
 802411c:	2f2ec9d3 	.word	0x2f2ec9d3
 8024120:	32d72f34 	.word	0x32d72f34
 8024124:	3638ef1b 	.word	0x3638ef1b
 8024128:	39500d01 	.word	0x39500d01
 802412c:	3c088889 	.word	0x3c088889
 8024130:	3e2aaaab 	.word	0x3e2aaaab

08024134 <fabs>:
 8024134:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8024138:	4770      	bx	lr

0802413a <finite>:
 802413a:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 802413e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8024142:	0fc0      	lsrs	r0, r0, #31
 8024144:	4770      	bx	lr
	...

08024148 <nan>:
 8024148:	4901      	ldr	r1, [pc, #4]	; (8024150 <nan+0x8>)
 802414a:	2000      	movs	r0, #0
 802414c:	4770      	bx	lr
 802414e:	bf00      	nop
 8024150:	7ff80000 	.word	0x7ff80000

08024154 <rint>:
 8024154:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 8024158:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 802415a:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 802415e:	2f13      	cmp	r7, #19
 8024160:	4602      	mov	r2, r0
 8024162:	460b      	mov	r3, r1
 8024164:	460c      	mov	r4, r1
 8024166:	4605      	mov	r5, r0
 8024168:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 802416c:	dc59      	bgt.n	8024222 <rint+0xce>
 802416e:	2f00      	cmp	r7, #0
 8024170:	da2a      	bge.n	80241c8 <rint+0x74>
 8024172:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8024176:	4301      	orrs	r1, r0
 8024178:	d022      	beq.n	80241c0 <rint+0x6c>
 802417a:	f3c3 0113 	ubfx	r1, r3, #0, #20
 802417e:	4301      	orrs	r1, r0
 8024180:	424d      	negs	r5, r1
 8024182:	430d      	orrs	r5, r1
 8024184:	4936      	ldr	r1, [pc, #216]	; (8024260 <rint+0x10c>)
 8024186:	0c5c      	lsrs	r4, r3, #17
 8024188:	0b2d      	lsrs	r5, r5, #12
 802418a:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 802418e:	0464      	lsls	r4, r4, #17
 8024190:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8024194:	ea45 0304 	orr.w	r3, r5, r4
 8024198:	e9d1 4500 	ldrd	r4, r5, [r1]
 802419c:	4620      	mov	r0, r4
 802419e:	4629      	mov	r1, r5
 80241a0:	f7dc f84c 	bl	800023c <__adddf3>
 80241a4:	e9cd 0100 	strd	r0, r1, [sp]
 80241a8:	462b      	mov	r3, r5
 80241aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80241ae:	4622      	mov	r2, r4
 80241b0:	f7dc f842 	bl	8000238 <__aeabi_dsub>
 80241b4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80241b8:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 80241bc:	4602      	mov	r2, r0
 80241be:	460b      	mov	r3, r1
 80241c0:	4610      	mov	r0, r2
 80241c2:	4619      	mov	r1, r3
 80241c4:	b003      	add	sp, #12
 80241c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80241c8:	4926      	ldr	r1, [pc, #152]	; (8024264 <rint+0x110>)
 80241ca:	4139      	asrs	r1, r7
 80241cc:	ea03 0001 	and.w	r0, r3, r1
 80241d0:	4310      	orrs	r0, r2
 80241d2:	d0f5      	beq.n	80241c0 <rint+0x6c>
 80241d4:	084b      	lsrs	r3, r1, #1
 80241d6:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 80241da:	ea52 0501 	orrs.w	r5, r2, r1
 80241de:	d00c      	beq.n	80241fa <rint+0xa6>
 80241e0:	ea24 0303 	bic.w	r3, r4, r3
 80241e4:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 80241e8:	2f13      	cmp	r7, #19
 80241ea:	fa44 f707 	asr.w	r7, r4, r7
 80241ee:	bf0c      	ite	eq
 80241f0:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 80241f4:	2500      	movne	r5, #0
 80241f6:	ea43 0407 	orr.w	r4, r3, r7
 80241fa:	4919      	ldr	r1, [pc, #100]	; (8024260 <rint+0x10c>)
 80241fc:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 8024200:	4623      	mov	r3, r4
 8024202:	462a      	mov	r2, r5
 8024204:	e9d6 4500 	ldrd	r4, r5, [r6]
 8024208:	4620      	mov	r0, r4
 802420a:	4629      	mov	r1, r5
 802420c:	f7dc f816 	bl	800023c <__adddf3>
 8024210:	e9cd 0100 	strd	r0, r1, [sp]
 8024214:	e9dd 0100 	ldrd	r0, r1, [sp]
 8024218:	4622      	mov	r2, r4
 802421a:	462b      	mov	r3, r5
 802421c:	f7dc f80c 	bl	8000238 <__aeabi_dsub>
 8024220:	e7cc      	b.n	80241bc <rint+0x68>
 8024222:	2f33      	cmp	r7, #51	; 0x33
 8024224:	dd05      	ble.n	8024232 <rint+0xde>
 8024226:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 802422a:	d1c9      	bne.n	80241c0 <rint+0x6c>
 802422c:	f7dc f806 	bl	800023c <__adddf3>
 8024230:	e7c4      	b.n	80241bc <rint+0x68>
 8024232:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 8024236:	f04f 31ff 	mov.w	r1, #4294967295
 802423a:	fa21 f10c 	lsr.w	r1, r1, ip
 802423e:	4208      	tst	r0, r1
 8024240:	d0be      	beq.n	80241c0 <rint+0x6c>
 8024242:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 8024246:	ea4f 0351 	mov.w	r3, r1, lsr #1
 802424a:	bf1f      	itttt	ne
 802424c:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 8024250:	ea20 0303 	bicne.w	r3, r0, r3
 8024254:	fa45 fc0c 	asrne.w	ip, r5, ip
 8024258:	ea43 050c 	orrne.w	r5, r3, ip
 802425c:	e7cd      	b.n	80241fa <rint+0xa6>
 802425e:	bf00      	nop
 8024260:	08026e40 	.word	0x08026e40
 8024264:	000fffff 	.word	0x000fffff

08024268 <scalbn>:
 8024268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802426a:	f3c1 560a 	ubfx	r6, r1, #20, #11
 802426e:	4604      	mov	r4, r0
 8024270:	460d      	mov	r5, r1
 8024272:	4617      	mov	r7, r2
 8024274:	460b      	mov	r3, r1
 8024276:	b996      	cbnz	r6, 802429e <scalbn+0x36>
 8024278:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 802427c:	4303      	orrs	r3, r0
 802427e:	d039      	beq.n	80242f4 <scalbn+0x8c>
 8024280:	4b35      	ldr	r3, [pc, #212]	; (8024358 <scalbn+0xf0>)
 8024282:	2200      	movs	r2, #0
 8024284:	f7dc f990 	bl	80005a8 <__aeabi_dmul>
 8024288:	4b34      	ldr	r3, [pc, #208]	; (802435c <scalbn+0xf4>)
 802428a:	429f      	cmp	r7, r3
 802428c:	4604      	mov	r4, r0
 802428e:	460d      	mov	r5, r1
 8024290:	da0f      	bge.n	80242b2 <scalbn+0x4a>
 8024292:	a32d      	add	r3, pc, #180	; (adr r3, 8024348 <scalbn+0xe0>)
 8024294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024298:	f7dc f986 	bl	80005a8 <__aeabi_dmul>
 802429c:	e006      	b.n	80242ac <scalbn+0x44>
 802429e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80242a2:	4296      	cmp	r6, r2
 80242a4:	d10a      	bne.n	80242bc <scalbn+0x54>
 80242a6:	4602      	mov	r2, r0
 80242a8:	f7db ffc8 	bl	800023c <__adddf3>
 80242ac:	4604      	mov	r4, r0
 80242ae:	460d      	mov	r5, r1
 80242b0:	e020      	b.n	80242f4 <scalbn+0x8c>
 80242b2:	460b      	mov	r3, r1
 80242b4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80242b8:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 80242bc:	19b9      	adds	r1, r7, r6
 80242be:	f240 72fe 	movw	r2, #2046	; 0x7fe
 80242c2:	4291      	cmp	r1, r2
 80242c4:	dd0e      	ble.n	80242e4 <scalbn+0x7c>
 80242c6:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 80242ca:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 80242ce:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 80242d2:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 80242d6:	a31e      	add	r3, pc, #120	; (adr r3, 8024350 <scalbn+0xe8>)
 80242d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80242dc:	4820      	ldr	r0, [pc, #128]	; (8024360 <scalbn+0xf8>)
 80242de:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 80242e2:	e7d9      	b.n	8024298 <scalbn+0x30>
 80242e4:	2900      	cmp	r1, #0
 80242e6:	dd08      	ble.n	80242fa <scalbn+0x92>
 80242e8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80242ec:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80242f0:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 80242f4:	4620      	mov	r0, r4
 80242f6:	4629      	mov	r1, r5
 80242f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80242fa:	f111 0f35 	cmn.w	r1, #53	; 0x35
 80242fe:	da16      	bge.n	802432e <scalbn+0xc6>
 8024300:	f24c 3350 	movw	r3, #50000	; 0xc350
 8024304:	429f      	cmp	r7, r3
 8024306:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 802430a:	dd08      	ble.n	802431e <scalbn+0xb6>
 802430c:	4c15      	ldr	r4, [pc, #84]	; (8024364 <scalbn+0xfc>)
 802430e:	4814      	ldr	r0, [pc, #80]	; (8024360 <scalbn+0xf8>)
 8024310:	f363 74df 	bfi	r4, r3, #31, #1
 8024314:	a30e      	add	r3, pc, #56	; (adr r3, 8024350 <scalbn+0xe8>)
 8024316:	e9d3 2300 	ldrd	r2, r3, [r3]
 802431a:	4621      	mov	r1, r4
 802431c:	e7bc      	b.n	8024298 <scalbn+0x30>
 802431e:	4c12      	ldr	r4, [pc, #72]	; (8024368 <scalbn+0x100>)
 8024320:	4812      	ldr	r0, [pc, #72]	; (802436c <scalbn+0x104>)
 8024322:	f363 74df 	bfi	r4, r3, #31, #1
 8024326:	a308      	add	r3, pc, #32	; (adr r3, 8024348 <scalbn+0xe0>)
 8024328:	e9d3 2300 	ldrd	r2, r3, [r3]
 802432c:	e7f5      	b.n	802431a <scalbn+0xb2>
 802432e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8024332:	3136      	adds	r1, #54	; 0x36
 8024334:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8024338:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 802433c:	4620      	mov	r0, r4
 802433e:	4b0c      	ldr	r3, [pc, #48]	; (8024370 <scalbn+0x108>)
 8024340:	4629      	mov	r1, r5
 8024342:	2200      	movs	r2, #0
 8024344:	e7a8      	b.n	8024298 <scalbn+0x30>
 8024346:	bf00      	nop
 8024348:	c2f8f359 	.word	0xc2f8f359
 802434c:	01a56e1f 	.word	0x01a56e1f
 8024350:	8800759c 	.word	0x8800759c
 8024354:	7e37e43c 	.word	0x7e37e43c
 8024358:	43500000 	.word	0x43500000
 802435c:	ffff3cb0 	.word	0xffff3cb0
 8024360:	8800759c 	.word	0x8800759c
 8024364:	7e37e43c 	.word	0x7e37e43c
 8024368:	01a56e1f 	.word	0x01a56e1f
 802436c:	c2f8f359 	.word	0xc2f8f359
 8024370:	3c900000 	.word	0x3c900000

08024374 <atanf>:
 8024374:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8024378:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 802437c:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 8024380:	4604      	mov	r4, r0
 8024382:	4680      	mov	r8, r0
 8024384:	db0e      	blt.n	80243a4 <atanf+0x30>
 8024386:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 802438a:	dd04      	ble.n	8024396 <atanf+0x22>
 802438c:	4601      	mov	r1, r0
 802438e:	f7dc fc39 	bl	8000c04 <__addsf3>
 8024392:	4604      	mov	r4, r0
 8024394:	e003      	b.n	802439e <atanf+0x2a>
 8024396:	2800      	cmp	r0, #0
 8024398:	f300 80ce 	bgt.w	8024538 <atanf+0x1c4>
 802439c:	4c67      	ldr	r4, [pc, #412]	; (802453c <atanf+0x1c8>)
 802439e:	4620      	mov	r0, r4
 80243a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80243a4:	4b66      	ldr	r3, [pc, #408]	; (8024540 <atanf+0x1cc>)
 80243a6:	429d      	cmp	r5, r3
 80243a8:	dc0e      	bgt.n	80243c8 <atanf+0x54>
 80243aa:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 80243ae:	da08      	bge.n	80243c2 <atanf+0x4e>
 80243b0:	4964      	ldr	r1, [pc, #400]	; (8024544 <atanf+0x1d0>)
 80243b2:	f7dc fc27 	bl	8000c04 <__addsf3>
 80243b6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80243ba:	f7dc fee7 	bl	800118c <__aeabi_fcmpgt>
 80243be:	2800      	cmp	r0, #0
 80243c0:	d1ed      	bne.n	802439e <atanf+0x2a>
 80243c2:	f04f 36ff 	mov.w	r6, #4294967295
 80243c6:	e01c      	b.n	8024402 <atanf+0x8e>
 80243c8:	f000 f8e0 	bl	802458c <fabsf>
 80243cc:	4b5e      	ldr	r3, [pc, #376]	; (8024548 <atanf+0x1d4>)
 80243ce:	429d      	cmp	r5, r3
 80243d0:	4604      	mov	r4, r0
 80243d2:	dc7c      	bgt.n	80244ce <atanf+0x15a>
 80243d4:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 80243d8:	429d      	cmp	r5, r3
 80243da:	dc67      	bgt.n	80244ac <atanf+0x138>
 80243dc:	4601      	mov	r1, r0
 80243de:	f7dc fc11 	bl	8000c04 <__addsf3>
 80243e2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80243e6:	f7dc fc0b 	bl	8000c00 <__aeabi_fsub>
 80243ea:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80243ee:	4605      	mov	r5, r0
 80243f0:	4620      	mov	r0, r4
 80243f2:	f7dc fc07 	bl	8000c04 <__addsf3>
 80243f6:	4601      	mov	r1, r0
 80243f8:	4628      	mov	r0, r5
 80243fa:	f7dc fdbf 	bl	8000f7c <__aeabi_fdiv>
 80243fe:	2600      	movs	r6, #0
 8024400:	4604      	mov	r4, r0
 8024402:	4621      	mov	r1, r4
 8024404:	4620      	mov	r0, r4
 8024406:	f7dc fd05 	bl	8000e14 <__aeabi_fmul>
 802440a:	4601      	mov	r1, r0
 802440c:	4607      	mov	r7, r0
 802440e:	f7dc fd01 	bl	8000e14 <__aeabi_fmul>
 8024412:	494e      	ldr	r1, [pc, #312]	; (802454c <atanf+0x1d8>)
 8024414:	4605      	mov	r5, r0
 8024416:	f7dc fcfd 	bl	8000e14 <__aeabi_fmul>
 802441a:	494d      	ldr	r1, [pc, #308]	; (8024550 <atanf+0x1dc>)
 802441c:	f7dc fbf2 	bl	8000c04 <__addsf3>
 8024420:	4629      	mov	r1, r5
 8024422:	f7dc fcf7 	bl	8000e14 <__aeabi_fmul>
 8024426:	494b      	ldr	r1, [pc, #300]	; (8024554 <atanf+0x1e0>)
 8024428:	f7dc fbec 	bl	8000c04 <__addsf3>
 802442c:	4629      	mov	r1, r5
 802442e:	f7dc fcf1 	bl	8000e14 <__aeabi_fmul>
 8024432:	4949      	ldr	r1, [pc, #292]	; (8024558 <atanf+0x1e4>)
 8024434:	f7dc fbe6 	bl	8000c04 <__addsf3>
 8024438:	4629      	mov	r1, r5
 802443a:	f7dc fceb 	bl	8000e14 <__aeabi_fmul>
 802443e:	4947      	ldr	r1, [pc, #284]	; (802455c <atanf+0x1e8>)
 8024440:	f7dc fbe0 	bl	8000c04 <__addsf3>
 8024444:	4629      	mov	r1, r5
 8024446:	f7dc fce5 	bl	8000e14 <__aeabi_fmul>
 802444a:	4945      	ldr	r1, [pc, #276]	; (8024560 <atanf+0x1ec>)
 802444c:	f7dc fbda 	bl	8000c04 <__addsf3>
 8024450:	4639      	mov	r1, r7
 8024452:	f7dc fcdf 	bl	8000e14 <__aeabi_fmul>
 8024456:	4943      	ldr	r1, [pc, #268]	; (8024564 <atanf+0x1f0>)
 8024458:	4607      	mov	r7, r0
 802445a:	4628      	mov	r0, r5
 802445c:	f7dc fcda 	bl	8000e14 <__aeabi_fmul>
 8024460:	4941      	ldr	r1, [pc, #260]	; (8024568 <atanf+0x1f4>)
 8024462:	f7dc fbcd 	bl	8000c00 <__aeabi_fsub>
 8024466:	4629      	mov	r1, r5
 8024468:	f7dc fcd4 	bl	8000e14 <__aeabi_fmul>
 802446c:	493f      	ldr	r1, [pc, #252]	; (802456c <atanf+0x1f8>)
 802446e:	f7dc fbc7 	bl	8000c00 <__aeabi_fsub>
 8024472:	4629      	mov	r1, r5
 8024474:	f7dc fcce 	bl	8000e14 <__aeabi_fmul>
 8024478:	493d      	ldr	r1, [pc, #244]	; (8024570 <atanf+0x1fc>)
 802447a:	f7dc fbc1 	bl	8000c00 <__aeabi_fsub>
 802447e:	4629      	mov	r1, r5
 8024480:	f7dc fcc8 	bl	8000e14 <__aeabi_fmul>
 8024484:	493b      	ldr	r1, [pc, #236]	; (8024574 <atanf+0x200>)
 8024486:	f7dc fbbb 	bl	8000c00 <__aeabi_fsub>
 802448a:	4629      	mov	r1, r5
 802448c:	f7dc fcc2 	bl	8000e14 <__aeabi_fmul>
 8024490:	4601      	mov	r1, r0
 8024492:	4638      	mov	r0, r7
 8024494:	f7dc fbb6 	bl	8000c04 <__addsf3>
 8024498:	4621      	mov	r1, r4
 802449a:	f7dc fcbb 	bl	8000e14 <__aeabi_fmul>
 802449e:	1c73      	adds	r3, r6, #1
 80244a0:	4601      	mov	r1, r0
 80244a2:	d133      	bne.n	802450c <atanf+0x198>
 80244a4:	4620      	mov	r0, r4
 80244a6:	f7dc fbab 	bl	8000c00 <__aeabi_fsub>
 80244aa:	e772      	b.n	8024392 <atanf+0x1e>
 80244ac:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80244b0:	f7dc fba6 	bl	8000c00 <__aeabi_fsub>
 80244b4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80244b8:	4605      	mov	r5, r0
 80244ba:	4620      	mov	r0, r4
 80244bc:	f7dc fba2 	bl	8000c04 <__addsf3>
 80244c0:	4601      	mov	r1, r0
 80244c2:	4628      	mov	r0, r5
 80244c4:	f7dc fd5a 	bl	8000f7c <__aeabi_fdiv>
 80244c8:	2601      	movs	r6, #1
 80244ca:	4604      	mov	r4, r0
 80244cc:	e799      	b.n	8024402 <atanf+0x8e>
 80244ce:	4b2a      	ldr	r3, [pc, #168]	; (8024578 <atanf+0x204>)
 80244d0:	429d      	cmp	r5, r3
 80244d2:	dc14      	bgt.n	80244fe <atanf+0x18a>
 80244d4:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 80244d8:	f7dc fb92 	bl	8000c00 <__aeabi_fsub>
 80244dc:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 80244e0:	4605      	mov	r5, r0
 80244e2:	4620      	mov	r0, r4
 80244e4:	f7dc fc96 	bl	8000e14 <__aeabi_fmul>
 80244e8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80244ec:	f7dc fb8a 	bl	8000c04 <__addsf3>
 80244f0:	4601      	mov	r1, r0
 80244f2:	4628      	mov	r0, r5
 80244f4:	f7dc fd42 	bl	8000f7c <__aeabi_fdiv>
 80244f8:	2602      	movs	r6, #2
 80244fa:	4604      	mov	r4, r0
 80244fc:	e781      	b.n	8024402 <atanf+0x8e>
 80244fe:	4601      	mov	r1, r0
 8024500:	481e      	ldr	r0, [pc, #120]	; (802457c <atanf+0x208>)
 8024502:	f7dc fd3b 	bl	8000f7c <__aeabi_fdiv>
 8024506:	2603      	movs	r6, #3
 8024508:	4604      	mov	r4, r0
 802450a:	e77a      	b.n	8024402 <atanf+0x8e>
 802450c:	4b1c      	ldr	r3, [pc, #112]	; (8024580 <atanf+0x20c>)
 802450e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8024512:	f7dc fb75 	bl	8000c00 <__aeabi_fsub>
 8024516:	4621      	mov	r1, r4
 8024518:	f7dc fb72 	bl	8000c00 <__aeabi_fsub>
 802451c:	4b19      	ldr	r3, [pc, #100]	; (8024584 <atanf+0x210>)
 802451e:	4601      	mov	r1, r0
 8024520:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8024524:	f7dc fb6c 	bl	8000c00 <__aeabi_fsub>
 8024528:	f1b8 0f00 	cmp.w	r8, #0
 802452c:	4604      	mov	r4, r0
 802452e:	f6bf af36 	bge.w	802439e <atanf+0x2a>
 8024532:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8024536:	e72c      	b.n	8024392 <atanf+0x1e>
 8024538:	4c13      	ldr	r4, [pc, #76]	; (8024588 <atanf+0x214>)
 802453a:	e730      	b.n	802439e <atanf+0x2a>
 802453c:	bfc90fdb 	.word	0xbfc90fdb
 8024540:	3edfffff 	.word	0x3edfffff
 8024544:	7149f2ca 	.word	0x7149f2ca
 8024548:	3f97ffff 	.word	0x3f97ffff
 802454c:	3c8569d7 	.word	0x3c8569d7
 8024550:	3d4bda59 	.word	0x3d4bda59
 8024554:	3d886b35 	.word	0x3d886b35
 8024558:	3dba2e6e 	.word	0x3dba2e6e
 802455c:	3e124925 	.word	0x3e124925
 8024560:	3eaaaaab 	.word	0x3eaaaaab
 8024564:	bd15a221 	.word	0xbd15a221
 8024568:	3d6ef16b 	.word	0x3d6ef16b
 802456c:	3d9d8795 	.word	0x3d9d8795
 8024570:	3de38e38 	.word	0x3de38e38
 8024574:	3e4ccccd 	.word	0x3e4ccccd
 8024578:	401bffff 	.word	0x401bffff
 802457c:	bf800000 	.word	0xbf800000
 8024580:	08026e60 	.word	0x08026e60
 8024584:	08026e50 	.word	0x08026e50
 8024588:	3fc90fdb 	.word	0x3fc90fdb

0802458c <fabsf>:
 802458c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8024590:	4770      	bx	lr
	...

08024594 <floorf>:
 8024594:	b570      	push	{r4, r5, r6, lr}
 8024596:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 802459a:	3d7f      	subs	r5, #127	; 0x7f
 802459c:	2d16      	cmp	r5, #22
 802459e:	4601      	mov	r1, r0
 80245a0:	4604      	mov	r4, r0
 80245a2:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 80245a6:	dc26      	bgt.n	80245f6 <floorf+0x62>
 80245a8:	2d00      	cmp	r5, #0
 80245aa:	da0e      	bge.n	80245ca <floorf+0x36>
 80245ac:	4917      	ldr	r1, [pc, #92]	; (802460c <floorf+0x78>)
 80245ae:	f7dc fb29 	bl	8000c04 <__addsf3>
 80245b2:	2100      	movs	r1, #0
 80245b4:	f7dc fdea 	bl	800118c <__aeabi_fcmpgt>
 80245b8:	b128      	cbz	r0, 80245c6 <floorf+0x32>
 80245ba:	2c00      	cmp	r4, #0
 80245bc:	da23      	bge.n	8024606 <floorf+0x72>
 80245be:	4b14      	ldr	r3, [pc, #80]	; (8024610 <floorf+0x7c>)
 80245c0:	2e00      	cmp	r6, #0
 80245c2:	bf18      	it	ne
 80245c4:	461c      	movne	r4, r3
 80245c6:	4621      	mov	r1, r4
 80245c8:	e01b      	b.n	8024602 <floorf+0x6e>
 80245ca:	4e12      	ldr	r6, [pc, #72]	; (8024614 <floorf+0x80>)
 80245cc:	412e      	asrs	r6, r5
 80245ce:	4230      	tst	r0, r6
 80245d0:	d017      	beq.n	8024602 <floorf+0x6e>
 80245d2:	490e      	ldr	r1, [pc, #56]	; (802460c <floorf+0x78>)
 80245d4:	f7dc fb16 	bl	8000c04 <__addsf3>
 80245d8:	2100      	movs	r1, #0
 80245da:	f7dc fdd7 	bl	800118c <__aeabi_fcmpgt>
 80245de:	2800      	cmp	r0, #0
 80245e0:	d0f1      	beq.n	80245c6 <floorf+0x32>
 80245e2:	2c00      	cmp	r4, #0
 80245e4:	bfbe      	ittt	lt
 80245e6:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 80245ea:	fa43 f505 	asrlt.w	r5, r3, r5
 80245ee:	1964      	addlt	r4, r4, r5
 80245f0:	ea24 0406 	bic.w	r4, r4, r6
 80245f4:	e7e7      	b.n	80245c6 <floorf+0x32>
 80245f6:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 80245fa:	d302      	bcc.n	8024602 <floorf+0x6e>
 80245fc:	f7dc fb02 	bl	8000c04 <__addsf3>
 8024600:	4601      	mov	r1, r0
 8024602:	4608      	mov	r0, r1
 8024604:	bd70      	pop	{r4, r5, r6, pc}
 8024606:	2400      	movs	r4, #0
 8024608:	e7dd      	b.n	80245c6 <floorf+0x32>
 802460a:	bf00      	nop
 802460c:	7149f2ca 	.word	0x7149f2ca
 8024610:	bf800000 	.word	0xbf800000
 8024614:	007fffff 	.word	0x007fffff

08024618 <scalbnf>:
 8024618:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 802461c:	b538      	push	{r3, r4, r5, lr}
 802461e:	4603      	mov	r3, r0
 8024620:	460d      	mov	r5, r1
 8024622:	4604      	mov	r4, r0
 8024624:	d02a      	beq.n	802467c <scalbnf+0x64>
 8024626:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 802462a:	d304      	bcc.n	8024636 <scalbnf+0x1e>
 802462c:	4601      	mov	r1, r0
 802462e:	f7dc fae9 	bl	8000c04 <__addsf3>
 8024632:	4603      	mov	r3, r0
 8024634:	e022      	b.n	802467c <scalbnf+0x64>
 8024636:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 802463a:	d117      	bne.n	802466c <scalbnf+0x54>
 802463c:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 8024640:	f7dc fbe8 	bl	8000e14 <__aeabi_fmul>
 8024644:	4a17      	ldr	r2, [pc, #92]	; (80246a4 <scalbnf+0x8c>)
 8024646:	4295      	cmp	r5, r2
 8024648:	4603      	mov	r3, r0
 802464a:	db0b      	blt.n	8024664 <scalbnf+0x4c>
 802464c:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8024650:	4604      	mov	r4, r0
 8024652:	3a19      	subs	r2, #25
 8024654:	442a      	add	r2, r5
 8024656:	2afe      	cmp	r2, #254	; 0xfe
 8024658:	dd0a      	ble.n	8024670 <scalbnf+0x58>
 802465a:	4913      	ldr	r1, [pc, #76]	; (80246a8 <scalbnf+0x90>)
 802465c:	4618      	mov	r0, r3
 802465e:	f361 001e 	bfi	r0, r1, #0, #31
 8024662:	e000      	b.n	8024666 <scalbnf+0x4e>
 8024664:	4911      	ldr	r1, [pc, #68]	; (80246ac <scalbnf+0x94>)
 8024666:	f7dc fbd5 	bl	8000e14 <__aeabi_fmul>
 802466a:	e7e2      	b.n	8024632 <scalbnf+0x1a>
 802466c:	0dd2      	lsrs	r2, r2, #23
 802466e:	e7f1      	b.n	8024654 <scalbnf+0x3c>
 8024670:	2a00      	cmp	r2, #0
 8024672:	dd05      	ble.n	8024680 <scalbnf+0x68>
 8024674:	f024 40ff 	bic.w	r0, r4, #2139095040	; 0x7f800000
 8024678:	ea40 53c2 	orr.w	r3, r0, r2, lsl #23
 802467c:	4618      	mov	r0, r3
 802467e:	bd38      	pop	{r3, r4, r5, pc}
 8024680:	f112 0f16 	cmn.w	r2, #22
 8024684:	da05      	bge.n	8024692 <scalbnf+0x7a>
 8024686:	f24c 3250 	movw	r2, #50000	; 0xc350
 802468a:	4295      	cmp	r5, r2
 802468c:	dce5      	bgt.n	802465a <scalbnf+0x42>
 802468e:	4907      	ldr	r1, [pc, #28]	; (80246ac <scalbnf+0x94>)
 8024690:	e7e4      	b.n	802465c <scalbnf+0x44>
 8024692:	3219      	adds	r2, #25
 8024694:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 8024698:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 802469c:	ea44 50c2 	orr.w	r0, r4, r2, lsl #23
 80246a0:	e7e1      	b.n	8024666 <scalbnf+0x4e>
 80246a2:	bf00      	nop
 80246a4:	ffff3cb0 	.word	0xffff3cb0
 80246a8:	7149f2ca 	.word	0x7149f2ca
 80246ac:	0da24260 	.word	0x0da24260

080246b0 <__errno>:
 80246b0:	4b01      	ldr	r3, [pc, #4]	; (80246b8 <__errno+0x8>)
 80246b2:	6818      	ldr	r0, [r3, #0]
 80246b4:	4770      	bx	lr
 80246b6:	bf00      	nop
 80246b8:	200001d0 	.word	0x200001d0

080246bc <__libc_init_array>:
 80246bc:	b570      	push	{r4, r5, r6, lr}
 80246be:	4d0d      	ldr	r5, [pc, #52]	; (80246f4 <__libc_init_array+0x38>)
 80246c0:	4c0d      	ldr	r4, [pc, #52]	; (80246f8 <__libc_init_array+0x3c>)
 80246c2:	1b64      	subs	r4, r4, r5
 80246c4:	10a4      	asrs	r4, r4, #2
 80246c6:	2600      	movs	r6, #0
 80246c8:	42a6      	cmp	r6, r4
 80246ca:	d109      	bne.n	80246e0 <__libc_init_array+0x24>
 80246cc:	4d0b      	ldr	r5, [pc, #44]	; (80246fc <__libc_init_array+0x40>)
 80246ce:	4c0c      	ldr	r4, [pc, #48]	; (8024700 <__libc_init_array+0x44>)
 80246d0:	f001 f842 	bl	8025758 <_init>
 80246d4:	1b64      	subs	r4, r4, r5
 80246d6:	10a4      	asrs	r4, r4, #2
 80246d8:	2600      	movs	r6, #0
 80246da:	42a6      	cmp	r6, r4
 80246dc:	d105      	bne.n	80246ea <__libc_init_array+0x2e>
 80246de:	bd70      	pop	{r4, r5, r6, pc}
 80246e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80246e4:	4798      	blx	r3
 80246e6:	3601      	adds	r6, #1
 80246e8:	e7ee      	b.n	80246c8 <__libc_init_array+0xc>
 80246ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80246ee:	4798      	blx	r3
 80246f0:	3601      	adds	r6, #1
 80246f2:	e7f2      	b.n	80246da <__libc_init_array+0x1e>
 80246f4:	0802702c 	.word	0x0802702c
 80246f8:	0802702c 	.word	0x0802702c
 80246fc:	0802702c 	.word	0x0802702c
 8024700:	08027034 	.word	0x08027034

08024704 <memset>:
 8024704:	4402      	add	r2, r0
 8024706:	4603      	mov	r3, r0
 8024708:	4293      	cmp	r3, r2
 802470a:	d100      	bne.n	802470e <memset+0xa>
 802470c:	4770      	bx	lr
 802470e:	f803 1b01 	strb.w	r1, [r3], #1
 8024712:	e7f9      	b.n	8024708 <memset+0x4>

08024714 <iprintf>:
 8024714:	b40f      	push	{r0, r1, r2, r3}
 8024716:	4b0a      	ldr	r3, [pc, #40]	; (8024740 <iprintf+0x2c>)
 8024718:	b513      	push	{r0, r1, r4, lr}
 802471a:	681c      	ldr	r4, [r3, #0]
 802471c:	b124      	cbz	r4, 8024728 <iprintf+0x14>
 802471e:	69a3      	ldr	r3, [r4, #24]
 8024720:	b913      	cbnz	r3, 8024728 <iprintf+0x14>
 8024722:	4620      	mov	r0, r4
 8024724:	f000 fa5e 	bl	8024be4 <__sinit>
 8024728:	ab05      	add	r3, sp, #20
 802472a:	9a04      	ldr	r2, [sp, #16]
 802472c:	68a1      	ldr	r1, [r4, #8]
 802472e:	9301      	str	r3, [sp, #4]
 8024730:	4620      	mov	r0, r4
 8024732:	f000 fc2b 	bl	8024f8c <_vfiprintf_r>
 8024736:	b002      	add	sp, #8
 8024738:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802473c:	b004      	add	sp, #16
 802473e:	4770      	bx	lr
 8024740:	200001d0 	.word	0x200001d0

08024744 <_puts_r>:
 8024744:	b570      	push	{r4, r5, r6, lr}
 8024746:	460e      	mov	r6, r1
 8024748:	4605      	mov	r5, r0
 802474a:	b118      	cbz	r0, 8024754 <_puts_r+0x10>
 802474c:	6983      	ldr	r3, [r0, #24]
 802474e:	b90b      	cbnz	r3, 8024754 <_puts_r+0x10>
 8024750:	f000 fa48 	bl	8024be4 <__sinit>
 8024754:	69ab      	ldr	r3, [r5, #24]
 8024756:	68ac      	ldr	r4, [r5, #8]
 8024758:	b913      	cbnz	r3, 8024760 <_puts_r+0x1c>
 802475a:	4628      	mov	r0, r5
 802475c:	f000 fa42 	bl	8024be4 <__sinit>
 8024760:	4b2c      	ldr	r3, [pc, #176]	; (8024814 <_puts_r+0xd0>)
 8024762:	429c      	cmp	r4, r3
 8024764:	d120      	bne.n	80247a8 <_puts_r+0x64>
 8024766:	686c      	ldr	r4, [r5, #4]
 8024768:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802476a:	07db      	lsls	r3, r3, #31
 802476c:	d405      	bmi.n	802477a <_puts_r+0x36>
 802476e:	89a3      	ldrh	r3, [r4, #12]
 8024770:	0598      	lsls	r0, r3, #22
 8024772:	d402      	bmi.n	802477a <_puts_r+0x36>
 8024774:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8024776:	f000 fad3 	bl	8024d20 <__retarget_lock_acquire_recursive>
 802477a:	89a3      	ldrh	r3, [r4, #12]
 802477c:	0719      	lsls	r1, r3, #28
 802477e:	d51d      	bpl.n	80247bc <_puts_r+0x78>
 8024780:	6923      	ldr	r3, [r4, #16]
 8024782:	b1db      	cbz	r3, 80247bc <_puts_r+0x78>
 8024784:	3e01      	subs	r6, #1
 8024786:	68a3      	ldr	r3, [r4, #8]
 8024788:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 802478c:	3b01      	subs	r3, #1
 802478e:	60a3      	str	r3, [r4, #8]
 8024790:	bb39      	cbnz	r1, 80247e2 <_puts_r+0x9e>
 8024792:	2b00      	cmp	r3, #0
 8024794:	da38      	bge.n	8024808 <_puts_r+0xc4>
 8024796:	4622      	mov	r2, r4
 8024798:	210a      	movs	r1, #10
 802479a:	4628      	mov	r0, r5
 802479c:	f000 f848 	bl	8024830 <__swbuf_r>
 80247a0:	3001      	adds	r0, #1
 80247a2:	d011      	beq.n	80247c8 <_puts_r+0x84>
 80247a4:	250a      	movs	r5, #10
 80247a6:	e011      	b.n	80247cc <_puts_r+0x88>
 80247a8:	4b1b      	ldr	r3, [pc, #108]	; (8024818 <_puts_r+0xd4>)
 80247aa:	429c      	cmp	r4, r3
 80247ac:	d101      	bne.n	80247b2 <_puts_r+0x6e>
 80247ae:	68ac      	ldr	r4, [r5, #8]
 80247b0:	e7da      	b.n	8024768 <_puts_r+0x24>
 80247b2:	4b1a      	ldr	r3, [pc, #104]	; (802481c <_puts_r+0xd8>)
 80247b4:	429c      	cmp	r4, r3
 80247b6:	bf08      	it	eq
 80247b8:	68ec      	ldreq	r4, [r5, #12]
 80247ba:	e7d5      	b.n	8024768 <_puts_r+0x24>
 80247bc:	4621      	mov	r1, r4
 80247be:	4628      	mov	r0, r5
 80247c0:	f000 f888 	bl	80248d4 <__swsetup_r>
 80247c4:	2800      	cmp	r0, #0
 80247c6:	d0dd      	beq.n	8024784 <_puts_r+0x40>
 80247c8:	f04f 35ff 	mov.w	r5, #4294967295
 80247cc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80247ce:	07da      	lsls	r2, r3, #31
 80247d0:	d405      	bmi.n	80247de <_puts_r+0x9a>
 80247d2:	89a3      	ldrh	r3, [r4, #12]
 80247d4:	059b      	lsls	r3, r3, #22
 80247d6:	d402      	bmi.n	80247de <_puts_r+0x9a>
 80247d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80247da:	f000 faa2 	bl	8024d22 <__retarget_lock_release_recursive>
 80247de:	4628      	mov	r0, r5
 80247e0:	bd70      	pop	{r4, r5, r6, pc}
 80247e2:	2b00      	cmp	r3, #0
 80247e4:	da04      	bge.n	80247f0 <_puts_r+0xac>
 80247e6:	69a2      	ldr	r2, [r4, #24]
 80247e8:	429a      	cmp	r2, r3
 80247ea:	dc06      	bgt.n	80247fa <_puts_r+0xb6>
 80247ec:	290a      	cmp	r1, #10
 80247ee:	d004      	beq.n	80247fa <_puts_r+0xb6>
 80247f0:	6823      	ldr	r3, [r4, #0]
 80247f2:	1c5a      	adds	r2, r3, #1
 80247f4:	6022      	str	r2, [r4, #0]
 80247f6:	7019      	strb	r1, [r3, #0]
 80247f8:	e7c5      	b.n	8024786 <_puts_r+0x42>
 80247fa:	4622      	mov	r2, r4
 80247fc:	4628      	mov	r0, r5
 80247fe:	f000 f817 	bl	8024830 <__swbuf_r>
 8024802:	3001      	adds	r0, #1
 8024804:	d1bf      	bne.n	8024786 <_puts_r+0x42>
 8024806:	e7df      	b.n	80247c8 <_puts_r+0x84>
 8024808:	6823      	ldr	r3, [r4, #0]
 802480a:	250a      	movs	r5, #10
 802480c:	1c5a      	adds	r2, r3, #1
 802480e:	6022      	str	r2, [r4, #0]
 8024810:	701d      	strb	r5, [r3, #0]
 8024812:	e7db      	b.n	80247cc <_puts_r+0x88>
 8024814:	08026e94 	.word	0x08026e94
 8024818:	08026eb4 	.word	0x08026eb4
 802481c:	08026e74 	.word	0x08026e74

08024820 <puts>:
 8024820:	4b02      	ldr	r3, [pc, #8]	; (802482c <puts+0xc>)
 8024822:	4601      	mov	r1, r0
 8024824:	6818      	ldr	r0, [r3, #0]
 8024826:	f7ff bf8d 	b.w	8024744 <_puts_r>
 802482a:	bf00      	nop
 802482c:	200001d0 	.word	0x200001d0

08024830 <__swbuf_r>:
 8024830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024832:	460e      	mov	r6, r1
 8024834:	4614      	mov	r4, r2
 8024836:	4605      	mov	r5, r0
 8024838:	b118      	cbz	r0, 8024842 <__swbuf_r+0x12>
 802483a:	6983      	ldr	r3, [r0, #24]
 802483c:	b90b      	cbnz	r3, 8024842 <__swbuf_r+0x12>
 802483e:	f000 f9d1 	bl	8024be4 <__sinit>
 8024842:	4b21      	ldr	r3, [pc, #132]	; (80248c8 <__swbuf_r+0x98>)
 8024844:	429c      	cmp	r4, r3
 8024846:	d12b      	bne.n	80248a0 <__swbuf_r+0x70>
 8024848:	686c      	ldr	r4, [r5, #4]
 802484a:	69a3      	ldr	r3, [r4, #24]
 802484c:	60a3      	str	r3, [r4, #8]
 802484e:	89a3      	ldrh	r3, [r4, #12]
 8024850:	071a      	lsls	r2, r3, #28
 8024852:	d52f      	bpl.n	80248b4 <__swbuf_r+0x84>
 8024854:	6923      	ldr	r3, [r4, #16]
 8024856:	b36b      	cbz	r3, 80248b4 <__swbuf_r+0x84>
 8024858:	6923      	ldr	r3, [r4, #16]
 802485a:	6820      	ldr	r0, [r4, #0]
 802485c:	1ac0      	subs	r0, r0, r3
 802485e:	6963      	ldr	r3, [r4, #20]
 8024860:	b2f6      	uxtb	r6, r6
 8024862:	4283      	cmp	r3, r0
 8024864:	4637      	mov	r7, r6
 8024866:	dc04      	bgt.n	8024872 <__swbuf_r+0x42>
 8024868:	4621      	mov	r1, r4
 802486a:	4628      	mov	r0, r5
 802486c:	f000 f926 	bl	8024abc <_fflush_r>
 8024870:	bb30      	cbnz	r0, 80248c0 <__swbuf_r+0x90>
 8024872:	68a3      	ldr	r3, [r4, #8]
 8024874:	3b01      	subs	r3, #1
 8024876:	60a3      	str	r3, [r4, #8]
 8024878:	6823      	ldr	r3, [r4, #0]
 802487a:	1c5a      	adds	r2, r3, #1
 802487c:	6022      	str	r2, [r4, #0]
 802487e:	701e      	strb	r6, [r3, #0]
 8024880:	6963      	ldr	r3, [r4, #20]
 8024882:	3001      	adds	r0, #1
 8024884:	4283      	cmp	r3, r0
 8024886:	d004      	beq.n	8024892 <__swbuf_r+0x62>
 8024888:	89a3      	ldrh	r3, [r4, #12]
 802488a:	07db      	lsls	r3, r3, #31
 802488c:	d506      	bpl.n	802489c <__swbuf_r+0x6c>
 802488e:	2e0a      	cmp	r6, #10
 8024890:	d104      	bne.n	802489c <__swbuf_r+0x6c>
 8024892:	4621      	mov	r1, r4
 8024894:	4628      	mov	r0, r5
 8024896:	f000 f911 	bl	8024abc <_fflush_r>
 802489a:	b988      	cbnz	r0, 80248c0 <__swbuf_r+0x90>
 802489c:	4638      	mov	r0, r7
 802489e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80248a0:	4b0a      	ldr	r3, [pc, #40]	; (80248cc <__swbuf_r+0x9c>)
 80248a2:	429c      	cmp	r4, r3
 80248a4:	d101      	bne.n	80248aa <__swbuf_r+0x7a>
 80248a6:	68ac      	ldr	r4, [r5, #8]
 80248a8:	e7cf      	b.n	802484a <__swbuf_r+0x1a>
 80248aa:	4b09      	ldr	r3, [pc, #36]	; (80248d0 <__swbuf_r+0xa0>)
 80248ac:	429c      	cmp	r4, r3
 80248ae:	bf08      	it	eq
 80248b0:	68ec      	ldreq	r4, [r5, #12]
 80248b2:	e7ca      	b.n	802484a <__swbuf_r+0x1a>
 80248b4:	4621      	mov	r1, r4
 80248b6:	4628      	mov	r0, r5
 80248b8:	f000 f80c 	bl	80248d4 <__swsetup_r>
 80248bc:	2800      	cmp	r0, #0
 80248be:	d0cb      	beq.n	8024858 <__swbuf_r+0x28>
 80248c0:	f04f 37ff 	mov.w	r7, #4294967295
 80248c4:	e7ea      	b.n	802489c <__swbuf_r+0x6c>
 80248c6:	bf00      	nop
 80248c8:	08026e94 	.word	0x08026e94
 80248cc:	08026eb4 	.word	0x08026eb4
 80248d0:	08026e74 	.word	0x08026e74

080248d4 <__swsetup_r>:
 80248d4:	4b32      	ldr	r3, [pc, #200]	; (80249a0 <__swsetup_r+0xcc>)
 80248d6:	b570      	push	{r4, r5, r6, lr}
 80248d8:	681d      	ldr	r5, [r3, #0]
 80248da:	4606      	mov	r6, r0
 80248dc:	460c      	mov	r4, r1
 80248de:	b125      	cbz	r5, 80248ea <__swsetup_r+0x16>
 80248e0:	69ab      	ldr	r3, [r5, #24]
 80248e2:	b913      	cbnz	r3, 80248ea <__swsetup_r+0x16>
 80248e4:	4628      	mov	r0, r5
 80248e6:	f000 f97d 	bl	8024be4 <__sinit>
 80248ea:	4b2e      	ldr	r3, [pc, #184]	; (80249a4 <__swsetup_r+0xd0>)
 80248ec:	429c      	cmp	r4, r3
 80248ee:	d10f      	bne.n	8024910 <__swsetup_r+0x3c>
 80248f0:	686c      	ldr	r4, [r5, #4]
 80248f2:	89a3      	ldrh	r3, [r4, #12]
 80248f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80248f8:	0719      	lsls	r1, r3, #28
 80248fa:	d42c      	bmi.n	8024956 <__swsetup_r+0x82>
 80248fc:	06dd      	lsls	r5, r3, #27
 80248fe:	d411      	bmi.n	8024924 <__swsetup_r+0x50>
 8024900:	2309      	movs	r3, #9
 8024902:	6033      	str	r3, [r6, #0]
 8024904:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8024908:	81a3      	strh	r3, [r4, #12]
 802490a:	f04f 30ff 	mov.w	r0, #4294967295
 802490e:	e03e      	b.n	802498e <__swsetup_r+0xba>
 8024910:	4b25      	ldr	r3, [pc, #148]	; (80249a8 <__swsetup_r+0xd4>)
 8024912:	429c      	cmp	r4, r3
 8024914:	d101      	bne.n	802491a <__swsetup_r+0x46>
 8024916:	68ac      	ldr	r4, [r5, #8]
 8024918:	e7eb      	b.n	80248f2 <__swsetup_r+0x1e>
 802491a:	4b24      	ldr	r3, [pc, #144]	; (80249ac <__swsetup_r+0xd8>)
 802491c:	429c      	cmp	r4, r3
 802491e:	bf08      	it	eq
 8024920:	68ec      	ldreq	r4, [r5, #12]
 8024922:	e7e6      	b.n	80248f2 <__swsetup_r+0x1e>
 8024924:	0758      	lsls	r0, r3, #29
 8024926:	d512      	bpl.n	802494e <__swsetup_r+0x7a>
 8024928:	6b61      	ldr	r1, [r4, #52]	; 0x34
 802492a:	b141      	cbz	r1, 802493e <__swsetup_r+0x6a>
 802492c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8024930:	4299      	cmp	r1, r3
 8024932:	d002      	beq.n	802493a <__swsetup_r+0x66>
 8024934:	4630      	mov	r0, r6
 8024936:	f000 fa59 	bl	8024dec <_free_r>
 802493a:	2300      	movs	r3, #0
 802493c:	6363      	str	r3, [r4, #52]	; 0x34
 802493e:	89a3      	ldrh	r3, [r4, #12]
 8024940:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8024944:	81a3      	strh	r3, [r4, #12]
 8024946:	2300      	movs	r3, #0
 8024948:	6063      	str	r3, [r4, #4]
 802494a:	6923      	ldr	r3, [r4, #16]
 802494c:	6023      	str	r3, [r4, #0]
 802494e:	89a3      	ldrh	r3, [r4, #12]
 8024950:	f043 0308 	orr.w	r3, r3, #8
 8024954:	81a3      	strh	r3, [r4, #12]
 8024956:	6923      	ldr	r3, [r4, #16]
 8024958:	b94b      	cbnz	r3, 802496e <__swsetup_r+0x9a>
 802495a:	89a3      	ldrh	r3, [r4, #12]
 802495c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8024960:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8024964:	d003      	beq.n	802496e <__swsetup_r+0x9a>
 8024966:	4621      	mov	r1, r4
 8024968:	4630      	mov	r0, r6
 802496a:	f000 f9ff 	bl	8024d6c <__smakebuf_r>
 802496e:	89a0      	ldrh	r0, [r4, #12]
 8024970:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8024974:	f010 0301 	ands.w	r3, r0, #1
 8024978:	d00a      	beq.n	8024990 <__swsetup_r+0xbc>
 802497a:	2300      	movs	r3, #0
 802497c:	60a3      	str	r3, [r4, #8]
 802497e:	6963      	ldr	r3, [r4, #20]
 8024980:	425b      	negs	r3, r3
 8024982:	61a3      	str	r3, [r4, #24]
 8024984:	6923      	ldr	r3, [r4, #16]
 8024986:	b943      	cbnz	r3, 802499a <__swsetup_r+0xc6>
 8024988:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 802498c:	d1ba      	bne.n	8024904 <__swsetup_r+0x30>
 802498e:	bd70      	pop	{r4, r5, r6, pc}
 8024990:	0781      	lsls	r1, r0, #30
 8024992:	bf58      	it	pl
 8024994:	6963      	ldrpl	r3, [r4, #20]
 8024996:	60a3      	str	r3, [r4, #8]
 8024998:	e7f4      	b.n	8024984 <__swsetup_r+0xb0>
 802499a:	2000      	movs	r0, #0
 802499c:	e7f7      	b.n	802498e <__swsetup_r+0xba>
 802499e:	bf00      	nop
 80249a0:	200001d0 	.word	0x200001d0
 80249a4:	08026e94 	.word	0x08026e94
 80249a8:	08026eb4 	.word	0x08026eb4
 80249ac:	08026e74 	.word	0x08026e74

080249b0 <__sflush_r>:
 80249b0:	898a      	ldrh	r2, [r1, #12]
 80249b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80249b6:	4605      	mov	r5, r0
 80249b8:	0710      	lsls	r0, r2, #28
 80249ba:	460c      	mov	r4, r1
 80249bc:	d458      	bmi.n	8024a70 <__sflush_r+0xc0>
 80249be:	684b      	ldr	r3, [r1, #4]
 80249c0:	2b00      	cmp	r3, #0
 80249c2:	dc05      	bgt.n	80249d0 <__sflush_r+0x20>
 80249c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80249c6:	2b00      	cmp	r3, #0
 80249c8:	dc02      	bgt.n	80249d0 <__sflush_r+0x20>
 80249ca:	2000      	movs	r0, #0
 80249cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80249d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80249d2:	2e00      	cmp	r6, #0
 80249d4:	d0f9      	beq.n	80249ca <__sflush_r+0x1a>
 80249d6:	2300      	movs	r3, #0
 80249d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80249dc:	682f      	ldr	r7, [r5, #0]
 80249de:	602b      	str	r3, [r5, #0]
 80249e0:	d032      	beq.n	8024a48 <__sflush_r+0x98>
 80249e2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80249e4:	89a3      	ldrh	r3, [r4, #12]
 80249e6:	075a      	lsls	r2, r3, #29
 80249e8:	d505      	bpl.n	80249f6 <__sflush_r+0x46>
 80249ea:	6863      	ldr	r3, [r4, #4]
 80249ec:	1ac0      	subs	r0, r0, r3
 80249ee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80249f0:	b10b      	cbz	r3, 80249f6 <__sflush_r+0x46>
 80249f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80249f4:	1ac0      	subs	r0, r0, r3
 80249f6:	2300      	movs	r3, #0
 80249f8:	4602      	mov	r2, r0
 80249fa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80249fc:	6a21      	ldr	r1, [r4, #32]
 80249fe:	4628      	mov	r0, r5
 8024a00:	47b0      	blx	r6
 8024a02:	1c43      	adds	r3, r0, #1
 8024a04:	89a3      	ldrh	r3, [r4, #12]
 8024a06:	d106      	bne.n	8024a16 <__sflush_r+0x66>
 8024a08:	6829      	ldr	r1, [r5, #0]
 8024a0a:	291d      	cmp	r1, #29
 8024a0c:	d82c      	bhi.n	8024a68 <__sflush_r+0xb8>
 8024a0e:	4a2a      	ldr	r2, [pc, #168]	; (8024ab8 <__sflush_r+0x108>)
 8024a10:	40ca      	lsrs	r2, r1
 8024a12:	07d6      	lsls	r6, r2, #31
 8024a14:	d528      	bpl.n	8024a68 <__sflush_r+0xb8>
 8024a16:	2200      	movs	r2, #0
 8024a18:	6062      	str	r2, [r4, #4]
 8024a1a:	04d9      	lsls	r1, r3, #19
 8024a1c:	6922      	ldr	r2, [r4, #16]
 8024a1e:	6022      	str	r2, [r4, #0]
 8024a20:	d504      	bpl.n	8024a2c <__sflush_r+0x7c>
 8024a22:	1c42      	adds	r2, r0, #1
 8024a24:	d101      	bne.n	8024a2a <__sflush_r+0x7a>
 8024a26:	682b      	ldr	r3, [r5, #0]
 8024a28:	b903      	cbnz	r3, 8024a2c <__sflush_r+0x7c>
 8024a2a:	6560      	str	r0, [r4, #84]	; 0x54
 8024a2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8024a2e:	602f      	str	r7, [r5, #0]
 8024a30:	2900      	cmp	r1, #0
 8024a32:	d0ca      	beq.n	80249ca <__sflush_r+0x1a>
 8024a34:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8024a38:	4299      	cmp	r1, r3
 8024a3a:	d002      	beq.n	8024a42 <__sflush_r+0x92>
 8024a3c:	4628      	mov	r0, r5
 8024a3e:	f000 f9d5 	bl	8024dec <_free_r>
 8024a42:	2000      	movs	r0, #0
 8024a44:	6360      	str	r0, [r4, #52]	; 0x34
 8024a46:	e7c1      	b.n	80249cc <__sflush_r+0x1c>
 8024a48:	6a21      	ldr	r1, [r4, #32]
 8024a4a:	2301      	movs	r3, #1
 8024a4c:	4628      	mov	r0, r5
 8024a4e:	47b0      	blx	r6
 8024a50:	1c41      	adds	r1, r0, #1
 8024a52:	d1c7      	bne.n	80249e4 <__sflush_r+0x34>
 8024a54:	682b      	ldr	r3, [r5, #0]
 8024a56:	2b00      	cmp	r3, #0
 8024a58:	d0c4      	beq.n	80249e4 <__sflush_r+0x34>
 8024a5a:	2b1d      	cmp	r3, #29
 8024a5c:	d001      	beq.n	8024a62 <__sflush_r+0xb2>
 8024a5e:	2b16      	cmp	r3, #22
 8024a60:	d101      	bne.n	8024a66 <__sflush_r+0xb6>
 8024a62:	602f      	str	r7, [r5, #0]
 8024a64:	e7b1      	b.n	80249ca <__sflush_r+0x1a>
 8024a66:	89a3      	ldrh	r3, [r4, #12]
 8024a68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8024a6c:	81a3      	strh	r3, [r4, #12]
 8024a6e:	e7ad      	b.n	80249cc <__sflush_r+0x1c>
 8024a70:	690f      	ldr	r7, [r1, #16]
 8024a72:	2f00      	cmp	r7, #0
 8024a74:	d0a9      	beq.n	80249ca <__sflush_r+0x1a>
 8024a76:	0793      	lsls	r3, r2, #30
 8024a78:	680e      	ldr	r6, [r1, #0]
 8024a7a:	bf08      	it	eq
 8024a7c:	694b      	ldreq	r3, [r1, #20]
 8024a7e:	600f      	str	r7, [r1, #0]
 8024a80:	bf18      	it	ne
 8024a82:	2300      	movne	r3, #0
 8024a84:	eba6 0807 	sub.w	r8, r6, r7
 8024a88:	608b      	str	r3, [r1, #8]
 8024a8a:	f1b8 0f00 	cmp.w	r8, #0
 8024a8e:	dd9c      	ble.n	80249ca <__sflush_r+0x1a>
 8024a90:	6a21      	ldr	r1, [r4, #32]
 8024a92:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8024a94:	4643      	mov	r3, r8
 8024a96:	463a      	mov	r2, r7
 8024a98:	4628      	mov	r0, r5
 8024a9a:	47b0      	blx	r6
 8024a9c:	2800      	cmp	r0, #0
 8024a9e:	dc06      	bgt.n	8024aae <__sflush_r+0xfe>
 8024aa0:	89a3      	ldrh	r3, [r4, #12]
 8024aa2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8024aa6:	81a3      	strh	r3, [r4, #12]
 8024aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8024aac:	e78e      	b.n	80249cc <__sflush_r+0x1c>
 8024aae:	4407      	add	r7, r0
 8024ab0:	eba8 0800 	sub.w	r8, r8, r0
 8024ab4:	e7e9      	b.n	8024a8a <__sflush_r+0xda>
 8024ab6:	bf00      	nop
 8024ab8:	20400001 	.word	0x20400001

08024abc <_fflush_r>:
 8024abc:	b538      	push	{r3, r4, r5, lr}
 8024abe:	690b      	ldr	r3, [r1, #16]
 8024ac0:	4605      	mov	r5, r0
 8024ac2:	460c      	mov	r4, r1
 8024ac4:	b913      	cbnz	r3, 8024acc <_fflush_r+0x10>
 8024ac6:	2500      	movs	r5, #0
 8024ac8:	4628      	mov	r0, r5
 8024aca:	bd38      	pop	{r3, r4, r5, pc}
 8024acc:	b118      	cbz	r0, 8024ad6 <_fflush_r+0x1a>
 8024ace:	6983      	ldr	r3, [r0, #24]
 8024ad0:	b90b      	cbnz	r3, 8024ad6 <_fflush_r+0x1a>
 8024ad2:	f000 f887 	bl	8024be4 <__sinit>
 8024ad6:	4b14      	ldr	r3, [pc, #80]	; (8024b28 <_fflush_r+0x6c>)
 8024ad8:	429c      	cmp	r4, r3
 8024ada:	d11b      	bne.n	8024b14 <_fflush_r+0x58>
 8024adc:	686c      	ldr	r4, [r5, #4]
 8024ade:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8024ae2:	2b00      	cmp	r3, #0
 8024ae4:	d0ef      	beq.n	8024ac6 <_fflush_r+0xa>
 8024ae6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8024ae8:	07d0      	lsls	r0, r2, #31
 8024aea:	d404      	bmi.n	8024af6 <_fflush_r+0x3a>
 8024aec:	0599      	lsls	r1, r3, #22
 8024aee:	d402      	bmi.n	8024af6 <_fflush_r+0x3a>
 8024af0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8024af2:	f000 f915 	bl	8024d20 <__retarget_lock_acquire_recursive>
 8024af6:	4628      	mov	r0, r5
 8024af8:	4621      	mov	r1, r4
 8024afa:	f7ff ff59 	bl	80249b0 <__sflush_r>
 8024afe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8024b00:	07da      	lsls	r2, r3, #31
 8024b02:	4605      	mov	r5, r0
 8024b04:	d4e0      	bmi.n	8024ac8 <_fflush_r+0xc>
 8024b06:	89a3      	ldrh	r3, [r4, #12]
 8024b08:	059b      	lsls	r3, r3, #22
 8024b0a:	d4dd      	bmi.n	8024ac8 <_fflush_r+0xc>
 8024b0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8024b0e:	f000 f908 	bl	8024d22 <__retarget_lock_release_recursive>
 8024b12:	e7d9      	b.n	8024ac8 <_fflush_r+0xc>
 8024b14:	4b05      	ldr	r3, [pc, #20]	; (8024b2c <_fflush_r+0x70>)
 8024b16:	429c      	cmp	r4, r3
 8024b18:	d101      	bne.n	8024b1e <_fflush_r+0x62>
 8024b1a:	68ac      	ldr	r4, [r5, #8]
 8024b1c:	e7df      	b.n	8024ade <_fflush_r+0x22>
 8024b1e:	4b04      	ldr	r3, [pc, #16]	; (8024b30 <_fflush_r+0x74>)
 8024b20:	429c      	cmp	r4, r3
 8024b22:	bf08      	it	eq
 8024b24:	68ec      	ldreq	r4, [r5, #12]
 8024b26:	e7da      	b.n	8024ade <_fflush_r+0x22>
 8024b28:	08026e94 	.word	0x08026e94
 8024b2c:	08026eb4 	.word	0x08026eb4
 8024b30:	08026e74 	.word	0x08026e74

08024b34 <std>:
 8024b34:	2300      	movs	r3, #0
 8024b36:	b510      	push	{r4, lr}
 8024b38:	4604      	mov	r4, r0
 8024b3a:	e9c0 3300 	strd	r3, r3, [r0]
 8024b3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8024b42:	6083      	str	r3, [r0, #8]
 8024b44:	8181      	strh	r1, [r0, #12]
 8024b46:	6643      	str	r3, [r0, #100]	; 0x64
 8024b48:	81c2      	strh	r2, [r0, #14]
 8024b4a:	6183      	str	r3, [r0, #24]
 8024b4c:	4619      	mov	r1, r3
 8024b4e:	2208      	movs	r2, #8
 8024b50:	305c      	adds	r0, #92	; 0x5c
 8024b52:	f7ff fdd7 	bl	8024704 <memset>
 8024b56:	4b05      	ldr	r3, [pc, #20]	; (8024b6c <std+0x38>)
 8024b58:	6263      	str	r3, [r4, #36]	; 0x24
 8024b5a:	4b05      	ldr	r3, [pc, #20]	; (8024b70 <std+0x3c>)
 8024b5c:	62a3      	str	r3, [r4, #40]	; 0x28
 8024b5e:	4b05      	ldr	r3, [pc, #20]	; (8024b74 <std+0x40>)
 8024b60:	62e3      	str	r3, [r4, #44]	; 0x2c
 8024b62:	4b05      	ldr	r3, [pc, #20]	; (8024b78 <std+0x44>)
 8024b64:	6224      	str	r4, [r4, #32]
 8024b66:	6323      	str	r3, [r4, #48]	; 0x30
 8024b68:	bd10      	pop	{r4, pc}
 8024b6a:	bf00      	nop
 8024b6c:	08025535 	.word	0x08025535
 8024b70:	08025557 	.word	0x08025557
 8024b74:	0802558f 	.word	0x0802558f
 8024b78:	080255b3 	.word	0x080255b3

08024b7c <_cleanup_r>:
 8024b7c:	4901      	ldr	r1, [pc, #4]	; (8024b84 <_cleanup_r+0x8>)
 8024b7e:	f000 b8af 	b.w	8024ce0 <_fwalk_reent>
 8024b82:	bf00      	nop
 8024b84:	08024abd 	.word	0x08024abd

08024b88 <__sfmoreglue>:
 8024b88:	b570      	push	{r4, r5, r6, lr}
 8024b8a:	1e4a      	subs	r2, r1, #1
 8024b8c:	2568      	movs	r5, #104	; 0x68
 8024b8e:	4355      	muls	r5, r2
 8024b90:	460e      	mov	r6, r1
 8024b92:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8024b96:	f000 f977 	bl	8024e88 <_malloc_r>
 8024b9a:	4604      	mov	r4, r0
 8024b9c:	b140      	cbz	r0, 8024bb0 <__sfmoreglue+0x28>
 8024b9e:	2100      	movs	r1, #0
 8024ba0:	e9c0 1600 	strd	r1, r6, [r0]
 8024ba4:	300c      	adds	r0, #12
 8024ba6:	60a0      	str	r0, [r4, #8]
 8024ba8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8024bac:	f7ff fdaa 	bl	8024704 <memset>
 8024bb0:	4620      	mov	r0, r4
 8024bb2:	bd70      	pop	{r4, r5, r6, pc}

08024bb4 <__sfp_lock_acquire>:
 8024bb4:	4801      	ldr	r0, [pc, #4]	; (8024bbc <__sfp_lock_acquire+0x8>)
 8024bb6:	f000 b8b3 	b.w	8024d20 <__retarget_lock_acquire_recursive>
 8024bba:	bf00      	nop
 8024bbc:	20001e98 	.word	0x20001e98

08024bc0 <__sfp_lock_release>:
 8024bc0:	4801      	ldr	r0, [pc, #4]	; (8024bc8 <__sfp_lock_release+0x8>)
 8024bc2:	f000 b8ae 	b.w	8024d22 <__retarget_lock_release_recursive>
 8024bc6:	bf00      	nop
 8024bc8:	20001e98 	.word	0x20001e98

08024bcc <__sinit_lock_acquire>:
 8024bcc:	4801      	ldr	r0, [pc, #4]	; (8024bd4 <__sinit_lock_acquire+0x8>)
 8024bce:	f000 b8a7 	b.w	8024d20 <__retarget_lock_acquire_recursive>
 8024bd2:	bf00      	nop
 8024bd4:	20001e93 	.word	0x20001e93

08024bd8 <__sinit_lock_release>:
 8024bd8:	4801      	ldr	r0, [pc, #4]	; (8024be0 <__sinit_lock_release+0x8>)
 8024bda:	f000 b8a2 	b.w	8024d22 <__retarget_lock_release_recursive>
 8024bde:	bf00      	nop
 8024be0:	20001e93 	.word	0x20001e93

08024be4 <__sinit>:
 8024be4:	b510      	push	{r4, lr}
 8024be6:	4604      	mov	r4, r0
 8024be8:	f7ff fff0 	bl	8024bcc <__sinit_lock_acquire>
 8024bec:	69a3      	ldr	r3, [r4, #24]
 8024bee:	b11b      	cbz	r3, 8024bf8 <__sinit+0x14>
 8024bf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8024bf4:	f7ff bff0 	b.w	8024bd8 <__sinit_lock_release>
 8024bf8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8024bfc:	6523      	str	r3, [r4, #80]	; 0x50
 8024bfe:	4b13      	ldr	r3, [pc, #76]	; (8024c4c <__sinit+0x68>)
 8024c00:	4a13      	ldr	r2, [pc, #76]	; (8024c50 <__sinit+0x6c>)
 8024c02:	681b      	ldr	r3, [r3, #0]
 8024c04:	62a2      	str	r2, [r4, #40]	; 0x28
 8024c06:	42a3      	cmp	r3, r4
 8024c08:	bf04      	itt	eq
 8024c0a:	2301      	moveq	r3, #1
 8024c0c:	61a3      	streq	r3, [r4, #24]
 8024c0e:	4620      	mov	r0, r4
 8024c10:	f000 f820 	bl	8024c54 <__sfp>
 8024c14:	6060      	str	r0, [r4, #4]
 8024c16:	4620      	mov	r0, r4
 8024c18:	f000 f81c 	bl	8024c54 <__sfp>
 8024c1c:	60a0      	str	r0, [r4, #8]
 8024c1e:	4620      	mov	r0, r4
 8024c20:	f000 f818 	bl	8024c54 <__sfp>
 8024c24:	2200      	movs	r2, #0
 8024c26:	60e0      	str	r0, [r4, #12]
 8024c28:	2104      	movs	r1, #4
 8024c2a:	6860      	ldr	r0, [r4, #4]
 8024c2c:	f7ff ff82 	bl	8024b34 <std>
 8024c30:	68a0      	ldr	r0, [r4, #8]
 8024c32:	2201      	movs	r2, #1
 8024c34:	2109      	movs	r1, #9
 8024c36:	f7ff ff7d 	bl	8024b34 <std>
 8024c3a:	68e0      	ldr	r0, [r4, #12]
 8024c3c:	2202      	movs	r2, #2
 8024c3e:	2112      	movs	r1, #18
 8024c40:	f7ff ff78 	bl	8024b34 <std>
 8024c44:	2301      	movs	r3, #1
 8024c46:	61a3      	str	r3, [r4, #24]
 8024c48:	e7d2      	b.n	8024bf0 <__sinit+0xc>
 8024c4a:	bf00      	nop
 8024c4c:	08026e70 	.word	0x08026e70
 8024c50:	08024b7d 	.word	0x08024b7d

08024c54 <__sfp>:
 8024c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024c56:	4607      	mov	r7, r0
 8024c58:	f7ff ffac 	bl	8024bb4 <__sfp_lock_acquire>
 8024c5c:	4b1e      	ldr	r3, [pc, #120]	; (8024cd8 <__sfp+0x84>)
 8024c5e:	681e      	ldr	r6, [r3, #0]
 8024c60:	69b3      	ldr	r3, [r6, #24]
 8024c62:	b913      	cbnz	r3, 8024c6a <__sfp+0x16>
 8024c64:	4630      	mov	r0, r6
 8024c66:	f7ff ffbd 	bl	8024be4 <__sinit>
 8024c6a:	3648      	adds	r6, #72	; 0x48
 8024c6c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8024c70:	3b01      	subs	r3, #1
 8024c72:	d503      	bpl.n	8024c7c <__sfp+0x28>
 8024c74:	6833      	ldr	r3, [r6, #0]
 8024c76:	b30b      	cbz	r3, 8024cbc <__sfp+0x68>
 8024c78:	6836      	ldr	r6, [r6, #0]
 8024c7a:	e7f7      	b.n	8024c6c <__sfp+0x18>
 8024c7c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8024c80:	b9d5      	cbnz	r5, 8024cb8 <__sfp+0x64>
 8024c82:	4b16      	ldr	r3, [pc, #88]	; (8024cdc <__sfp+0x88>)
 8024c84:	60e3      	str	r3, [r4, #12]
 8024c86:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8024c8a:	6665      	str	r5, [r4, #100]	; 0x64
 8024c8c:	f000 f847 	bl	8024d1e <__retarget_lock_init_recursive>
 8024c90:	f7ff ff96 	bl	8024bc0 <__sfp_lock_release>
 8024c94:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8024c98:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8024c9c:	6025      	str	r5, [r4, #0]
 8024c9e:	61a5      	str	r5, [r4, #24]
 8024ca0:	2208      	movs	r2, #8
 8024ca2:	4629      	mov	r1, r5
 8024ca4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8024ca8:	f7ff fd2c 	bl	8024704 <memset>
 8024cac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8024cb0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8024cb4:	4620      	mov	r0, r4
 8024cb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8024cb8:	3468      	adds	r4, #104	; 0x68
 8024cba:	e7d9      	b.n	8024c70 <__sfp+0x1c>
 8024cbc:	2104      	movs	r1, #4
 8024cbe:	4638      	mov	r0, r7
 8024cc0:	f7ff ff62 	bl	8024b88 <__sfmoreglue>
 8024cc4:	4604      	mov	r4, r0
 8024cc6:	6030      	str	r0, [r6, #0]
 8024cc8:	2800      	cmp	r0, #0
 8024cca:	d1d5      	bne.n	8024c78 <__sfp+0x24>
 8024ccc:	f7ff ff78 	bl	8024bc0 <__sfp_lock_release>
 8024cd0:	230c      	movs	r3, #12
 8024cd2:	603b      	str	r3, [r7, #0]
 8024cd4:	e7ee      	b.n	8024cb4 <__sfp+0x60>
 8024cd6:	bf00      	nop
 8024cd8:	08026e70 	.word	0x08026e70
 8024cdc:	ffff0001 	.word	0xffff0001

08024ce0 <_fwalk_reent>:
 8024ce0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8024ce4:	4606      	mov	r6, r0
 8024ce6:	4688      	mov	r8, r1
 8024ce8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8024cec:	2700      	movs	r7, #0
 8024cee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8024cf2:	f1b9 0901 	subs.w	r9, r9, #1
 8024cf6:	d505      	bpl.n	8024d04 <_fwalk_reent+0x24>
 8024cf8:	6824      	ldr	r4, [r4, #0]
 8024cfa:	2c00      	cmp	r4, #0
 8024cfc:	d1f7      	bne.n	8024cee <_fwalk_reent+0xe>
 8024cfe:	4638      	mov	r0, r7
 8024d00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8024d04:	89ab      	ldrh	r3, [r5, #12]
 8024d06:	2b01      	cmp	r3, #1
 8024d08:	d907      	bls.n	8024d1a <_fwalk_reent+0x3a>
 8024d0a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8024d0e:	3301      	adds	r3, #1
 8024d10:	d003      	beq.n	8024d1a <_fwalk_reent+0x3a>
 8024d12:	4629      	mov	r1, r5
 8024d14:	4630      	mov	r0, r6
 8024d16:	47c0      	blx	r8
 8024d18:	4307      	orrs	r7, r0
 8024d1a:	3568      	adds	r5, #104	; 0x68
 8024d1c:	e7e9      	b.n	8024cf2 <_fwalk_reent+0x12>

08024d1e <__retarget_lock_init_recursive>:
 8024d1e:	4770      	bx	lr

08024d20 <__retarget_lock_acquire_recursive>:
 8024d20:	4770      	bx	lr

08024d22 <__retarget_lock_release_recursive>:
 8024d22:	4770      	bx	lr

08024d24 <__swhatbuf_r>:
 8024d24:	b570      	push	{r4, r5, r6, lr}
 8024d26:	460e      	mov	r6, r1
 8024d28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8024d2c:	2900      	cmp	r1, #0
 8024d2e:	b096      	sub	sp, #88	; 0x58
 8024d30:	4614      	mov	r4, r2
 8024d32:	461d      	mov	r5, r3
 8024d34:	da07      	bge.n	8024d46 <__swhatbuf_r+0x22>
 8024d36:	2300      	movs	r3, #0
 8024d38:	602b      	str	r3, [r5, #0]
 8024d3a:	89b3      	ldrh	r3, [r6, #12]
 8024d3c:	061a      	lsls	r2, r3, #24
 8024d3e:	d410      	bmi.n	8024d62 <__swhatbuf_r+0x3e>
 8024d40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8024d44:	e00e      	b.n	8024d64 <__swhatbuf_r+0x40>
 8024d46:	466a      	mov	r2, sp
 8024d48:	f000 fc5a 	bl	8025600 <_fstat_r>
 8024d4c:	2800      	cmp	r0, #0
 8024d4e:	dbf2      	blt.n	8024d36 <__swhatbuf_r+0x12>
 8024d50:	9a01      	ldr	r2, [sp, #4]
 8024d52:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8024d56:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8024d5a:	425a      	negs	r2, r3
 8024d5c:	415a      	adcs	r2, r3
 8024d5e:	602a      	str	r2, [r5, #0]
 8024d60:	e7ee      	b.n	8024d40 <__swhatbuf_r+0x1c>
 8024d62:	2340      	movs	r3, #64	; 0x40
 8024d64:	2000      	movs	r0, #0
 8024d66:	6023      	str	r3, [r4, #0]
 8024d68:	b016      	add	sp, #88	; 0x58
 8024d6a:	bd70      	pop	{r4, r5, r6, pc}

08024d6c <__smakebuf_r>:
 8024d6c:	898b      	ldrh	r3, [r1, #12]
 8024d6e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8024d70:	079d      	lsls	r5, r3, #30
 8024d72:	4606      	mov	r6, r0
 8024d74:	460c      	mov	r4, r1
 8024d76:	d507      	bpl.n	8024d88 <__smakebuf_r+0x1c>
 8024d78:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8024d7c:	6023      	str	r3, [r4, #0]
 8024d7e:	6123      	str	r3, [r4, #16]
 8024d80:	2301      	movs	r3, #1
 8024d82:	6163      	str	r3, [r4, #20]
 8024d84:	b002      	add	sp, #8
 8024d86:	bd70      	pop	{r4, r5, r6, pc}
 8024d88:	ab01      	add	r3, sp, #4
 8024d8a:	466a      	mov	r2, sp
 8024d8c:	f7ff ffca 	bl	8024d24 <__swhatbuf_r>
 8024d90:	9900      	ldr	r1, [sp, #0]
 8024d92:	4605      	mov	r5, r0
 8024d94:	4630      	mov	r0, r6
 8024d96:	f000 f877 	bl	8024e88 <_malloc_r>
 8024d9a:	b948      	cbnz	r0, 8024db0 <__smakebuf_r+0x44>
 8024d9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8024da0:	059a      	lsls	r2, r3, #22
 8024da2:	d4ef      	bmi.n	8024d84 <__smakebuf_r+0x18>
 8024da4:	f023 0303 	bic.w	r3, r3, #3
 8024da8:	f043 0302 	orr.w	r3, r3, #2
 8024dac:	81a3      	strh	r3, [r4, #12]
 8024dae:	e7e3      	b.n	8024d78 <__smakebuf_r+0xc>
 8024db0:	4b0d      	ldr	r3, [pc, #52]	; (8024de8 <__smakebuf_r+0x7c>)
 8024db2:	62b3      	str	r3, [r6, #40]	; 0x28
 8024db4:	89a3      	ldrh	r3, [r4, #12]
 8024db6:	6020      	str	r0, [r4, #0]
 8024db8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8024dbc:	81a3      	strh	r3, [r4, #12]
 8024dbe:	9b00      	ldr	r3, [sp, #0]
 8024dc0:	6163      	str	r3, [r4, #20]
 8024dc2:	9b01      	ldr	r3, [sp, #4]
 8024dc4:	6120      	str	r0, [r4, #16]
 8024dc6:	b15b      	cbz	r3, 8024de0 <__smakebuf_r+0x74>
 8024dc8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8024dcc:	4630      	mov	r0, r6
 8024dce:	f000 fc29 	bl	8025624 <_isatty_r>
 8024dd2:	b128      	cbz	r0, 8024de0 <__smakebuf_r+0x74>
 8024dd4:	89a3      	ldrh	r3, [r4, #12]
 8024dd6:	f023 0303 	bic.w	r3, r3, #3
 8024dda:	f043 0301 	orr.w	r3, r3, #1
 8024dde:	81a3      	strh	r3, [r4, #12]
 8024de0:	89a0      	ldrh	r0, [r4, #12]
 8024de2:	4305      	orrs	r5, r0
 8024de4:	81a5      	strh	r5, [r4, #12]
 8024de6:	e7cd      	b.n	8024d84 <__smakebuf_r+0x18>
 8024de8:	08024b7d 	.word	0x08024b7d

08024dec <_free_r>:
 8024dec:	b538      	push	{r3, r4, r5, lr}
 8024dee:	4605      	mov	r5, r0
 8024df0:	2900      	cmp	r1, #0
 8024df2:	d045      	beq.n	8024e80 <_free_r+0x94>
 8024df4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8024df8:	1f0c      	subs	r4, r1, #4
 8024dfa:	2b00      	cmp	r3, #0
 8024dfc:	bfb8      	it	lt
 8024dfe:	18e4      	addlt	r4, r4, r3
 8024e00:	f000 fc40 	bl	8025684 <__malloc_lock>
 8024e04:	4a1f      	ldr	r2, [pc, #124]	; (8024e84 <_free_r+0x98>)
 8024e06:	6813      	ldr	r3, [r2, #0]
 8024e08:	4610      	mov	r0, r2
 8024e0a:	b933      	cbnz	r3, 8024e1a <_free_r+0x2e>
 8024e0c:	6063      	str	r3, [r4, #4]
 8024e0e:	6014      	str	r4, [r2, #0]
 8024e10:	4628      	mov	r0, r5
 8024e12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8024e16:	f000 bc3b 	b.w	8025690 <__malloc_unlock>
 8024e1a:	42a3      	cmp	r3, r4
 8024e1c:	d90b      	bls.n	8024e36 <_free_r+0x4a>
 8024e1e:	6821      	ldr	r1, [r4, #0]
 8024e20:	1862      	adds	r2, r4, r1
 8024e22:	4293      	cmp	r3, r2
 8024e24:	bf04      	itt	eq
 8024e26:	681a      	ldreq	r2, [r3, #0]
 8024e28:	685b      	ldreq	r3, [r3, #4]
 8024e2a:	6063      	str	r3, [r4, #4]
 8024e2c:	bf04      	itt	eq
 8024e2e:	1852      	addeq	r2, r2, r1
 8024e30:	6022      	streq	r2, [r4, #0]
 8024e32:	6004      	str	r4, [r0, #0]
 8024e34:	e7ec      	b.n	8024e10 <_free_r+0x24>
 8024e36:	461a      	mov	r2, r3
 8024e38:	685b      	ldr	r3, [r3, #4]
 8024e3a:	b10b      	cbz	r3, 8024e40 <_free_r+0x54>
 8024e3c:	42a3      	cmp	r3, r4
 8024e3e:	d9fa      	bls.n	8024e36 <_free_r+0x4a>
 8024e40:	6811      	ldr	r1, [r2, #0]
 8024e42:	1850      	adds	r0, r2, r1
 8024e44:	42a0      	cmp	r0, r4
 8024e46:	d10b      	bne.n	8024e60 <_free_r+0x74>
 8024e48:	6820      	ldr	r0, [r4, #0]
 8024e4a:	4401      	add	r1, r0
 8024e4c:	1850      	adds	r0, r2, r1
 8024e4e:	4283      	cmp	r3, r0
 8024e50:	6011      	str	r1, [r2, #0]
 8024e52:	d1dd      	bne.n	8024e10 <_free_r+0x24>
 8024e54:	6818      	ldr	r0, [r3, #0]
 8024e56:	685b      	ldr	r3, [r3, #4]
 8024e58:	6053      	str	r3, [r2, #4]
 8024e5a:	4401      	add	r1, r0
 8024e5c:	6011      	str	r1, [r2, #0]
 8024e5e:	e7d7      	b.n	8024e10 <_free_r+0x24>
 8024e60:	d902      	bls.n	8024e68 <_free_r+0x7c>
 8024e62:	230c      	movs	r3, #12
 8024e64:	602b      	str	r3, [r5, #0]
 8024e66:	e7d3      	b.n	8024e10 <_free_r+0x24>
 8024e68:	6820      	ldr	r0, [r4, #0]
 8024e6a:	1821      	adds	r1, r4, r0
 8024e6c:	428b      	cmp	r3, r1
 8024e6e:	bf04      	itt	eq
 8024e70:	6819      	ldreq	r1, [r3, #0]
 8024e72:	685b      	ldreq	r3, [r3, #4]
 8024e74:	6063      	str	r3, [r4, #4]
 8024e76:	bf04      	itt	eq
 8024e78:	1809      	addeq	r1, r1, r0
 8024e7a:	6021      	streq	r1, [r4, #0]
 8024e7c:	6054      	str	r4, [r2, #4]
 8024e7e:	e7c7      	b.n	8024e10 <_free_r+0x24>
 8024e80:	bd38      	pop	{r3, r4, r5, pc}
 8024e82:	bf00      	nop
 8024e84:	20001b28 	.word	0x20001b28

08024e88 <_malloc_r>:
 8024e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024e8a:	1ccd      	adds	r5, r1, #3
 8024e8c:	f025 0503 	bic.w	r5, r5, #3
 8024e90:	3508      	adds	r5, #8
 8024e92:	2d0c      	cmp	r5, #12
 8024e94:	bf38      	it	cc
 8024e96:	250c      	movcc	r5, #12
 8024e98:	2d00      	cmp	r5, #0
 8024e9a:	4606      	mov	r6, r0
 8024e9c:	db01      	blt.n	8024ea2 <_malloc_r+0x1a>
 8024e9e:	42a9      	cmp	r1, r5
 8024ea0:	d903      	bls.n	8024eaa <_malloc_r+0x22>
 8024ea2:	230c      	movs	r3, #12
 8024ea4:	6033      	str	r3, [r6, #0]
 8024ea6:	2000      	movs	r0, #0
 8024ea8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8024eaa:	f000 fbeb 	bl	8025684 <__malloc_lock>
 8024eae:	4921      	ldr	r1, [pc, #132]	; (8024f34 <_malloc_r+0xac>)
 8024eb0:	680a      	ldr	r2, [r1, #0]
 8024eb2:	4614      	mov	r4, r2
 8024eb4:	b99c      	cbnz	r4, 8024ede <_malloc_r+0x56>
 8024eb6:	4f20      	ldr	r7, [pc, #128]	; (8024f38 <_malloc_r+0xb0>)
 8024eb8:	683b      	ldr	r3, [r7, #0]
 8024eba:	b923      	cbnz	r3, 8024ec6 <_malloc_r+0x3e>
 8024ebc:	4621      	mov	r1, r4
 8024ebe:	4630      	mov	r0, r6
 8024ec0:	f000 fb28 	bl	8025514 <_sbrk_r>
 8024ec4:	6038      	str	r0, [r7, #0]
 8024ec6:	4629      	mov	r1, r5
 8024ec8:	4630      	mov	r0, r6
 8024eca:	f000 fb23 	bl	8025514 <_sbrk_r>
 8024ece:	1c43      	adds	r3, r0, #1
 8024ed0:	d123      	bne.n	8024f1a <_malloc_r+0x92>
 8024ed2:	230c      	movs	r3, #12
 8024ed4:	6033      	str	r3, [r6, #0]
 8024ed6:	4630      	mov	r0, r6
 8024ed8:	f000 fbda 	bl	8025690 <__malloc_unlock>
 8024edc:	e7e3      	b.n	8024ea6 <_malloc_r+0x1e>
 8024ede:	6823      	ldr	r3, [r4, #0]
 8024ee0:	1b5b      	subs	r3, r3, r5
 8024ee2:	d417      	bmi.n	8024f14 <_malloc_r+0x8c>
 8024ee4:	2b0b      	cmp	r3, #11
 8024ee6:	d903      	bls.n	8024ef0 <_malloc_r+0x68>
 8024ee8:	6023      	str	r3, [r4, #0]
 8024eea:	441c      	add	r4, r3
 8024eec:	6025      	str	r5, [r4, #0]
 8024eee:	e004      	b.n	8024efa <_malloc_r+0x72>
 8024ef0:	6863      	ldr	r3, [r4, #4]
 8024ef2:	42a2      	cmp	r2, r4
 8024ef4:	bf0c      	ite	eq
 8024ef6:	600b      	streq	r3, [r1, #0]
 8024ef8:	6053      	strne	r3, [r2, #4]
 8024efa:	4630      	mov	r0, r6
 8024efc:	f000 fbc8 	bl	8025690 <__malloc_unlock>
 8024f00:	f104 000b 	add.w	r0, r4, #11
 8024f04:	1d23      	adds	r3, r4, #4
 8024f06:	f020 0007 	bic.w	r0, r0, #7
 8024f0a:	1ac2      	subs	r2, r0, r3
 8024f0c:	d0cc      	beq.n	8024ea8 <_malloc_r+0x20>
 8024f0e:	1a1b      	subs	r3, r3, r0
 8024f10:	50a3      	str	r3, [r4, r2]
 8024f12:	e7c9      	b.n	8024ea8 <_malloc_r+0x20>
 8024f14:	4622      	mov	r2, r4
 8024f16:	6864      	ldr	r4, [r4, #4]
 8024f18:	e7cc      	b.n	8024eb4 <_malloc_r+0x2c>
 8024f1a:	1cc4      	adds	r4, r0, #3
 8024f1c:	f024 0403 	bic.w	r4, r4, #3
 8024f20:	42a0      	cmp	r0, r4
 8024f22:	d0e3      	beq.n	8024eec <_malloc_r+0x64>
 8024f24:	1a21      	subs	r1, r4, r0
 8024f26:	4630      	mov	r0, r6
 8024f28:	f000 faf4 	bl	8025514 <_sbrk_r>
 8024f2c:	3001      	adds	r0, #1
 8024f2e:	d1dd      	bne.n	8024eec <_malloc_r+0x64>
 8024f30:	e7cf      	b.n	8024ed2 <_malloc_r+0x4a>
 8024f32:	bf00      	nop
 8024f34:	20001b28 	.word	0x20001b28
 8024f38:	20001b2c 	.word	0x20001b2c

08024f3c <__sfputc_r>:
 8024f3c:	6893      	ldr	r3, [r2, #8]
 8024f3e:	3b01      	subs	r3, #1
 8024f40:	2b00      	cmp	r3, #0
 8024f42:	b410      	push	{r4}
 8024f44:	6093      	str	r3, [r2, #8]
 8024f46:	da07      	bge.n	8024f58 <__sfputc_r+0x1c>
 8024f48:	6994      	ldr	r4, [r2, #24]
 8024f4a:	42a3      	cmp	r3, r4
 8024f4c:	db01      	blt.n	8024f52 <__sfputc_r+0x16>
 8024f4e:	290a      	cmp	r1, #10
 8024f50:	d102      	bne.n	8024f58 <__sfputc_r+0x1c>
 8024f52:	bc10      	pop	{r4}
 8024f54:	f7ff bc6c 	b.w	8024830 <__swbuf_r>
 8024f58:	6813      	ldr	r3, [r2, #0]
 8024f5a:	1c58      	adds	r0, r3, #1
 8024f5c:	6010      	str	r0, [r2, #0]
 8024f5e:	7019      	strb	r1, [r3, #0]
 8024f60:	4608      	mov	r0, r1
 8024f62:	bc10      	pop	{r4}
 8024f64:	4770      	bx	lr

08024f66 <__sfputs_r>:
 8024f66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024f68:	4606      	mov	r6, r0
 8024f6a:	460f      	mov	r7, r1
 8024f6c:	4614      	mov	r4, r2
 8024f6e:	18d5      	adds	r5, r2, r3
 8024f70:	42ac      	cmp	r4, r5
 8024f72:	d101      	bne.n	8024f78 <__sfputs_r+0x12>
 8024f74:	2000      	movs	r0, #0
 8024f76:	e007      	b.n	8024f88 <__sfputs_r+0x22>
 8024f78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8024f7c:	463a      	mov	r2, r7
 8024f7e:	4630      	mov	r0, r6
 8024f80:	f7ff ffdc 	bl	8024f3c <__sfputc_r>
 8024f84:	1c43      	adds	r3, r0, #1
 8024f86:	d1f3      	bne.n	8024f70 <__sfputs_r+0xa>
 8024f88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08024f8c <_vfiprintf_r>:
 8024f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024f90:	460d      	mov	r5, r1
 8024f92:	b09d      	sub	sp, #116	; 0x74
 8024f94:	4614      	mov	r4, r2
 8024f96:	4698      	mov	r8, r3
 8024f98:	4606      	mov	r6, r0
 8024f9a:	b118      	cbz	r0, 8024fa4 <_vfiprintf_r+0x18>
 8024f9c:	6983      	ldr	r3, [r0, #24]
 8024f9e:	b90b      	cbnz	r3, 8024fa4 <_vfiprintf_r+0x18>
 8024fa0:	f7ff fe20 	bl	8024be4 <__sinit>
 8024fa4:	4b89      	ldr	r3, [pc, #548]	; (80251cc <_vfiprintf_r+0x240>)
 8024fa6:	429d      	cmp	r5, r3
 8024fa8:	d11b      	bne.n	8024fe2 <_vfiprintf_r+0x56>
 8024faa:	6875      	ldr	r5, [r6, #4]
 8024fac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8024fae:	07d9      	lsls	r1, r3, #31
 8024fb0:	d405      	bmi.n	8024fbe <_vfiprintf_r+0x32>
 8024fb2:	89ab      	ldrh	r3, [r5, #12]
 8024fb4:	059a      	lsls	r2, r3, #22
 8024fb6:	d402      	bmi.n	8024fbe <_vfiprintf_r+0x32>
 8024fb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8024fba:	f7ff feb1 	bl	8024d20 <__retarget_lock_acquire_recursive>
 8024fbe:	89ab      	ldrh	r3, [r5, #12]
 8024fc0:	071b      	lsls	r3, r3, #28
 8024fc2:	d501      	bpl.n	8024fc8 <_vfiprintf_r+0x3c>
 8024fc4:	692b      	ldr	r3, [r5, #16]
 8024fc6:	b9eb      	cbnz	r3, 8025004 <_vfiprintf_r+0x78>
 8024fc8:	4629      	mov	r1, r5
 8024fca:	4630      	mov	r0, r6
 8024fcc:	f7ff fc82 	bl	80248d4 <__swsetup_r>
 8024fd0:	b1c0      	cbz	r0, 8025004 <_vfiprintf_r+0x78>
 8024fd2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8024fd4:	07dc      	lsls	r4, r3, #31
 8024fd6:	d50e      	bpl.n	8024ff6 <_vfiprintf_r+0x6a>
 8024fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8024fdc:	b01d      	add	sp, #116	; 0x74
 8024fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024fe2:	4b7b      	ldr	r3, [pc, #492]	; (80251d0 <_vfiprintf_r+0x244>)
 8024fe4:	429d      	cmp	r5, r3
 8024fe6:	d101      	bne.n	8024fec <_vfiprintf_r+0x60>
 8024fe8:	68b5      	ldr	r5, [r6, #8]
 8024fea:	e7df      	b.n	8024fac <_vfiprintf_r+0x20>
 8024fec:	4b79      	ldr	r3, [pc, #484]	; (80251d4 <_vfiprintf_r+0x248>)
 8024fee:	429d      	cmp	r5, r3
 8024ff0:	bf08      	it	eq
 8024ff2:	68f5      	ldreq	r5, [r6, #12]
 8024ff4:	e7da      	b.n	8024fac <_vfiprintf_r+0x20>
 8024ff6:	89ab      	ldrh	r3, [r5, #12]
 8024ff8:	0598      	lsls	r0, r3, #22
 8024ffa:	d4ed      	bmi.n	8024fd8 <_vfiprintf_r+0x4c>
 8024ffc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8024ffe:	f7ff fe90 	bl	8024d22 <__retarget_lock_release_recursive>
 8025002:	e7e9      	b.n	8024fd8 <_vfiprintf_r+0x4c>
 8025004:	2300      	movs	r3, #0
 8025006:	9309      	str	r3, [sp, #36]	; 0x24
 8025008:	2320      	movs	r3, #32
 802500a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 802500e:	f8cd 800c 	str.w	r8, [sp, #12]
 8025012:	2330      	movs	r3, #48	; 0x30
 8025014:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80251d8 <_vfiprintf_r+0x24c>
 8025018:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 802501c:	f04f 0901 	mov.w	r9, #1
 8025020:	4623      	mov	r3, r4
 8025022:	469a      	mov	sl, r3
 8025024:	f813 2b01 	ldrb.w	r2, [r3], #1
 8025028:	b10a      	cbz	r2, 802502e <_vfiprintf_r+0xa2>
 802502a:	2a25      	cmp	r2, #37	; 0x25
 802502c:	d1f9      	bne.n	8025022 <_vfiprintf_r+0x96>
 802502e:	ebba 0b04 	subs.w	fp, sl, r4
 8025032:	d00b      	beq.n	802504c <_vfiprintf_r+0xc0>
 8025034:	465b      	mov	r3, fp
 8025036:	4622      	mov	r2, r4
 8025038:	4629      	mov	r1, r5
 802503a:	4630      	mov	r0, r6
 802503c:	f7ff ff93 	bl	8024f66 <__sfputs_r>
 8025040:	3001      	adds	r0, #1
 8025042:	f000 80aa 	beq.w	802519a <_vfiprintf_r+0x20e>
 8025046:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8025048:	445a      	add	r2, fp
 802504a:	9209      	str	r2, [sp, #36]	; 0x24
 802504c:	f89a 3000 	ldrb.w	r3, [sl]
 8025050:	2b00      	cmp	r3, #0
 8025052:	f000 80a2 	beq.w	802519a <_vfiprintf_r+0x20e>
 8025056:	2300      	movs	r3, #0
 8025058:	f04f 32ff 	mov.w	r2, #4294967295
 802505c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8025060:	f10a 0a01 	add.w	sl, sl, #1
 8025064:	9304      	str	r3, [sp, #16]
 8025066:	9307      	str	r3, [sp, #28]
 8025068:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 802506c:	931a      	str	r3, [sp, #104]	; 0x68
 802506e:	4654      	mov	r4, sl
 8025070:	2205      	movs	r2, #5
 8025072:	f814 1b01 	ldrb.w	r1, [r4], #1
 8025076:	4858      	ldr	r0, [pc, #352]	; (80251d8 <_vfiprintf_r+0x24c>)
 8025078:	f7db f88a 	bl	8000190 <memchr>
 802507c:	9a04      	ldr	r2, [sp, #16]
 802507e:	b9d8      	cbnz	r0, 80250b8 <_vfiprintf_r+0x12c>
 8025080:	06d1      	lsls	r1, r2, #27
 8025082:	bf44      	itt	mi
 8025084:	2320      	movmi	r3, #32
 8025086:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 802508a:	0713      	lsls	r3, r2, #28
 802508c:	bf44      	itt	mi
 802508e:	232b      	movmi	r3, #43	; 0x2b
 8025090:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8025094:	f89a 3000 	ldrb.w	r3, [sl]
 8025098:	2b2a      	cmp	r3, #42	; 0x2a
 802509a:	d015      	beq.n	80250c8 <_vfiprintf_r+0x13c>
 802509c:	9a07      	ldr	r2, [sp, #28]
 802509e:	4654      	mov	r4, sl
 80250a0:	2000      	movs	r0, #0
 80250a2:	f04f 0c0a 	mov.w	ip, #10
 80250a6:	4621      	mov	r1, r4
 80250a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80250ac:	3b30      	subs	r3, #48	; 0x30
 80250ae:	2b09      	cmp	r3, #9
 80250b0:	d94e      	bls.n	8025150 <_vfiprintf_r+0x1c4>
 80250b2:	b1b0      	cbz	r0, 80250e2 <_vfiprintf_r+0x156>
 80250b4:	9207      	str	r2, [sp, #28]
 80250b6:	e014      	b.n	80250e2 <_vfiprintf_r+0x156>
 80250b8:	eba0 0308 	sub.w	r3, r0, r8
 80250bc:	fa09 f303 	lsl.w	r3, r9, r3
 80250c0:	4313      	orrs	r3, r2
 80250c2:	9304      	str	r3, [sp, #16]
 80250c4:	46a2      	mov	sl, r4
 80250c6:	e7d2      	b.n	802506e <_vfiprintf_r+0xe2>
 80250c8:	9b03      	ldr	r3, [sp, #12]
 80250ca:	1d19      	adds	r1, r3, #4
 80250cc:	681b      	ldr	r3, [r3, #0]
 80250ce:	9103      	str	r1, [sp, #12]
 80250d0:	2b00      	cmp	r3, #0
 80250d2:	bfbb      	ittet	lt
 80250d4:	425b      	neglt	r3, r3
 80250d6:	f042 0202 	orrlt.w	r2, r2, #2
 80250da:	9307      	strge	r3, [sp, #28]
 80250dc:	9307      	strlt	r3, [sp, #28]
 80250de:	bfb8      	it	lt
 80250e0:	9204      	strlt	r2, [sp, #16]
 80250e2:	7823      	ldrb	r3, [r4, #0]
 80250e4:	2b2e      	cmp	r3, #46	; 0x2e
 80250e6:	d10c      	bne.n	8025102 <_vfiprintf_r+0x176>
 80250e8:	7863      	ldrb	r3, [r4, #1]
 80250ea:	2b2a      	cmp	r3, #42	; 0x2a
 80250ec:	d135      	bne.n	802515a <_vfiprintf_r+0x1ce>
 80250ee:	9b03      	ldr	r3, [sp, #12]
 80250f0:	1d1a      	adds	r2, r3, #4
 80250f2:	681b      	ldr	r3, [r3, #0]
 80250f4:	9203      	str	r2, [sp, #12]
 80250f6:	2b00      	cmp	r3, #0
 80250f8:	bfb8      	it	lt
 80250fa:	f04f 33ff 	movlt.w	r3, #4294967295
 80250fe:	3402      	adds	r4, #2
 8025100:	9305      	str	r3, [sp, #20]
 8025102:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80251e8 <_vfiprintf_r+0x25c>
 8025106:	7821      	ldrb	r1, [r4, #0]
 8025108:	2203      	movs	r2, #3
 802510a:	4650      	mov	r0, sl
 802510c:	f7db f840 	bl	8000190 <memchr>
 8025110:	b140      	cbz	r0, 8025124 <_vfiprintf_r+0x198>
 8025112:	2340      	movs	r3, #64	; 0x40
 8025114:	eba0 000a 	sub.w	r0, r0, sl
 8025118:	fa03 f000 	lsl.w	r0, r3, r0
 802511c:	9b04      	ldr	r3, [sp, #16]
 802511e:	4303      	orrs	r3, r0
 8025120:	3401      	adds	r4, #1
 8025122:	9304      	str	r3, [sp, #16]
 8025124:	f814 1b01 	ldrb.w	r1, [r4], #1
 8025128:	482c      	ldr	r0, [pc, #176]	; (80251dc <_vfiprintf_r+0x250>)
 802512a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 802512e:	2206      	movs	r2, #6
 8025130:	f7db f82e 	bl	8000190 <memchr>
 8025134:	2800      	cmp	r0, #0
 8025136:	d03f      	beq.n	80251b8 <_vfiprintf_r+0x22c>
 8025138:	4b29      	ldr	r3, [pc, #164]	; (80251e0 <_vfiprintf_r+0x254>)
 802513a:	bb1b      	cbnz	r3, 8025184 <_vfiprintf_r+0x1f8>
 802513c:	9b03      	ldr	r3, [sp, #12]
 802513e:	3307      	adds	r3, #7
 8025140:	f023 0307 	bic.w	r3, r3, #7
 8025144:	3308      	adds	r3, #8
 8025146:	9303      	str	r3, [sp, #12]
 8025148:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802514a:	443b      	add	r3, r7
 802514c:	9309      	str	r3, [sp, #36]	; 0x24
 802514e:	e767      	b.n	8025020 <_vfiprintf_r+0x94>
 8025150:	fb0c 3202 	mla	r2, ip, r2, r3
 8025154:	460c      	mov	r4, r1
 8025156:	2001      	movs	r0, #1
 8025158:	e7a5      	b.n	80250a6 <_vfiprintf_r+0x11a>
 802515a:	2300      	movs	r3, #0
 802515c:	3401      	adds	r4, #1
 802515e:	9305      	str	r3, [sp, #20]
 8025160:	4619      	mov	r1, r3
 8025162:	f04f 0c0a 	mov.w	ip, #10
 8025166:	4620      	mov	r0, r4
 8025168:	f810 2b01 	ldrb.w	r2, [r0], #1
 802516c:	3a30      	subs	r2, #48	; 0x30
 802516e:	2a09      	cmp	r2, #9
 8025170:	d903      	bls.n	802517a <_vfiprintf_r+0x1ee>
 8025172:	2b00      	cmp	r3, #0
 8025174:	d0c5      	beq.n	8025102 <_vfiprintf_r+0x176>
 8025176:	9105      	str	r1, [sp, #20]
 8025178:	e7c3      	b.n	8025102 <_vfiprintf_r+0x176>
 802517a:	fb0c 2101 	mla	r1, ip, r1, r2
 802517e:	4604      	mov	r4, r0
 8025180:	2301      	movs	r3, #1
 8025182:	e7f0      	b.n	8025166 <_vfiprintf_r+0x1da>
 8025184:	ab03      	add	r3, sp, #12
 8025186:	9300      	str	r3, [sp, #0]
 8025188:	462a      	mov	r2, r5
 802518a:	4b16      	ldr	r3, [pc, #88]	; (80251e4 <_vfiprintf_r+0x258>)
 802518c:	a904      	add	r1, sp, #16
 802518e:	4630      	mov	r0, r6
 8025190:	f3af 8000 	nop.w
 8025194:	4607      	mov	r7, r0
 8025196:	1c78      	adds	r0, r7, #1
 8025198:	d1d6      	bne.n	8025148 <_vfiprintf_r+0x1bc>
 802519a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 802519c:	07d9      	lsls	r1, r3, #31
 802519e:	d405      	bmi.n	80251ac <_vfiprintf_r+0x220>
 80251a0:	89ab      	ldrh	r3, [r5, #12]
 80251a2:	059a      	lsls	r2, r3, #22
 80251a4:	d402      	bmi.n	80251ac <_vfiprintf_r+0x220>
 80251a6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80251a8:	f7ff fdbb 	bl	8024d22 <__retarget_lock_release_recursive>
 80251ac:	89ab      	ldrh	r3, [r5, #12]
 80251ae:	065b      	lsls	r3, r3, #25
 80251b0:	f53f af12 	bmi.w	8024fd8 <_vfiprintf_r+0x4c>
 80251b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80251b6:	e711      	b.n	8024fdc <_vfiprintf_r+0x50>
 80251b8:	ab03      	add	r3, sp, #12
 80251ba:	9300      	str	r3, [sp, #0]
 80251bc:	462a      	mov	r2, r5
 80251be:	4b09      	ldr	r3, [pc, #36]	; (80251e4 <_vfiprintf_r+0x258>)
 80251c0:	a904      	add	r1, sp, #16
 80251c2:	4630      	mov	r0, r6
 80251c4:	f000 f880 	bl	80252c8 <_printf_i>
 80251c8:	e7e4      	b.n	8025194 <_vfiprintf_r+0x208>
 80251ca:	bf00      	nop
 80251cc:	08026e94 	.word	0x08026e94
 80251d0:	08026eb4 	.word	0x08026eb4
 80251d4:	08026e74 	.word	0x08026e74
 80251d8:	08026ed4 	.word	0x08026ed4
 80251dc:	08026ede 	.word	0x08026ede
 80251e0:	00000000 	.word	0x00000000
 80251e4:	08024f67 	.word	0x08024f67
 80251e8:	08026eda 	.word	0x08026eda

080251ec <_printf_common>:
 80251ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80251f0:	4616      	mov	r6, r2
 80251f2:	4699      	mov	r9, r3
 80251f4:	688a      	ldr	r2, [r1, #8]
 80251f6:	690b      	ldr	r3, [r1, #16]
 80251f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80251fc:	4293      	cmp	r3, r2
 80251fe:	bfb8      	it	lt
 8025200:	4613      	movlt	r3, r2
 8025202:	6033      	str	r3, [r6, #0]
 8025204:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8025208:	4607      	mov	r7, r0
 802520a:	460c      	mov	r4, r1
 802520c:	b10a      	cbz	r2, 8025212 <_printf_common+0x26>
 802520e:	3301      	adds	r3, #1
 8025210:	6033      	str	r3, [r6, #0]
 8025212:	6823      	ldr	r3, [r4, #0]
 8025214:	0699      	lsls	r1, r3, #26
 8025216:	bf42      	ittt	mi
 8025218:	6833      	ldrmi	r3, [r6, #0]
 802521a:	3302      	addmi	r3, #2
 802521c:	6033      	strmi	r3, [r6, #0]
 802521e:	6825      	ldr	r5, [r4, #0]
 8025220:	f015 0506 	ands.w	r5, r5, #6
 8025224:	d106      	bne.n	8025234 <_printf_common+0x48>
 8025226:	f104 0a19 	add.w	sl, r4, #25
 802522a:	68e3      	ldr	r3, [r4, #12]
 802522c:	6832      	ldr	r2, [r6, #0]
 802522e:	1a9b      	subs	r3, r3, r2
 8025230:	42ab      	cmp	r3, r5
 8025232:	dc26      	bgt.n	8025282 <_printf_common+0x96>
 8025234:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8025238:	1e13      	subs	r3, r2, #0
 802523a:	6822      	ldr	r2, [r4, #0]
 802523c:	bf18      	it	ne
 802523e:	2301      	movne	r3, #1
 8025240:	0692      	lsls	r2, r2, #26
 8025242:	d42b      	bmi.n	802529c <_printf_common+0xb0>
 8025244:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8025248:	4649      	mov	r1, r9
 802524a:	4638      	mov	r0, r7
 802524c:	47c0      	blx	r8
 802524e:	3001      	adds	r0, #1
 8025250:	d01e      	beq.n	8025290 <_printf_common+0xa4>
 8025252:	6823      	ldr	r3, [r4, #0]
 8025254:	68e5      	ldr	r5, [r4, #12]
 8025256:	6832      	ldr	r2, [r6, #0]
 8025258:	f003 0306 	and.w	r3, r3, #6
 802525c:	2b04      	cmp	r3, #4
 802525e:	bf08      	it	eq
 8025260:	1aad      	subeq	r5, r5, r2
 8025262:	68a3      	ldr	r3, [r4, #8]
 8025264:	6922      	ldr	r2, [r4, #16]
 8025266:	bf0c      	ite	eq
 8025268:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 802526c:	2500      	movne	r5, #0
 802526e:	4293      	cmp	r3, r2
 8025270:	bfc4      	itt	gt
 8025272:	1a9b      	subgt	r3, r3, r2
 8025274:	18ed      	addgt	r5, r5, r3
 8025276:	2600      	movs	r6, #0
 8025278:	341a      	adds	r4, #26
 802527a:	42b5      	cmp	r5, r6
 802527c:	d11a      	bne.n	80252b4 <_printf_common+0xc8>
 802527e:	2000      	movs	r0, #0
 8025280:	e008      	b.n	8025294 <_printf_common+0xa8>
 8025282:	2301      	movs	r3, #1
 8025284:	4652      	mov	r2, sl
 8025286:	4649      	mov	r1, r9
 8025288:	4638      	mov	r0, r7
 802528a:	47c0      	blx	r8
 802528c:	3001      	adds	r0, #1
 802528e:	d103      	bne.n	8025298 <_printf_common+0xac>
 8025290:	f04f 30ff 	mov.w	r0, #4294967295
 8025294:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8025298:	3501      	adds	r5, #1
 802529a:	e7c6      	b.n	802522a <_printf_common+0x3e>
 802529c:	18e1      	adds	r1, r4, r3
 802529e:	1c5a      	adds	r2, r3, #1
 80252a0:	2030      	movs	r0, #48	; 0x30
 80252a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80252a6:	4422      	add	r2, r4
 80252a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80252ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80252b0:	3302      	adds	r3, #2
 80252b2:	e7c7      	b.n	8025244 <_printf_common+0x58>
 80252b4:	2301      	movs	r3, #1
 80252b6:	4622      	mov	r2, r4
 80252b8:	4649      	mov	r1, r9
 80252ba:	4638      	mov	r0, r7
 80252bc:	47c0      	blx	r8
 80252be:	3001      	adds	r0, #1
 80252c0:	d0e6      	beq.n	8025290 <_printf_common+0xa4>
 80252c2:	3601      	adds	r6, #1
 80252c4:	e7d9      	b.n	802527a <_printf_common+0x8e>
	...

080252c8 <_printf_i>:
 80252c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80252cc:	460c      	mov	r4, r1
 80252ce:	4691      	mov	r9, r2
 80252d0:	7e27      	ldrb	r7, [r4, #24]
 80252d2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80252d4:	2f78      	cmp	r7, #120	; 0x78
 80252d6:	4680      	mov	r8, r0
 80252d8:	469a      	mov	sl, r3
 80252da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80252de:	d807      	bhi.n	80252f0 <_printf_i+0x28>
 80252e0:	2f62      	cmp	r7, #98	; 0x62
 80252e2:	d80a      	bhi.n	80252fa <_printf_i+0x32>
 80252e4:	2f00      	cmp	r7, #0
 80252e6:	f000 80d8 	beq.w	802549a <_printf_i+0x1d2>
 80252ea:	2f58      	cmp	r7, #88	; 0x58
 80252ec:	f000 80a3 	beq.w	8025436 <_printf_i+0x16e>
 80252f0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80252f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80252f8:	e03a      	b.n	8025370 <_printf_i+0xa8>
 80252fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80252fe:	2b15      	cmp	r3, #21
 8025300:	d8f6      	bhi.n	80252f0 <_printf_i+0x28>
 8025302:	a001      	add	r0, pc, #4	; (adr r0, 8025308 <_printf_i+0x40>)
 8025304:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8025308:	08025361 	.word	0x08025361
 802530c:	08025375 	.word	0x08025375
 8025310:	080252f1 	.word	0x080252f1
 8025314:	080252f1 	.word	0x080252f1
 8025318:	080252f1 	.word	0x080252f1
 802531c:	080252f1 	.word	0x080252f1
 8025320:	08025375 	.word	0x08025375
 8025324:	080252f1 	.word	0x080252f1
 8025328:	080252f1 	.word	0x080252f1
 802532c:	080252f1 	.word	0x080252f1
 8025330:	080252f1 	.word	0x080252f1
 8025334:	08025481 	.word	0x08025481
 8025338:	080253a5 	.word	0x080253a5
 802533c:	08025463 	.word	0x08025463
 8025340:	080252f1 	.word	0x080252f1
 8025344:	080252f1 	.word	0x080252f1
 8025348:	080254a3 	.word	0x080254a3
 802534c:	080252f1 	.word	0x080252f1
 8025350:	080253a5 	.word	0x080253a5
 8025354:	080252f1 	.word	0x080252f1
 8025358:	080252f1 	.word	0x080252f1
 802535c:	0802546b 	.word	0x0802546b
 8025360:	680b      	ldr	r3, [r1, #0]
 8025362:	1d1a      	adds	r2, r3, #4
 8025364:	681b      	ldr	r3, [r3, #0]
 8025366:	600a      	str	r2, [r1, #0]
 8025368:	f104 0642 	add.w	r6, r4, #66	; 0x42
 802536c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8025370:	2301      	movs	r3, #1
 8025372:	e0a3      	b.n	80254bc <_printf_i+0x1f4>
 8025374:	6825      	ldr	r5, [r4, #0]
 8025376:	6808      	ldr	r0, [r1, #0]
 8025378:	062e      	lsls	r6, r5, #24
 802537a:	f100 0304 	add.w	r3, r0, #4
 802537e:	d50a      	bpl.n	8025396 <_printf_i+0xce>
 8025380:	6805      	ldr	r5, [r0, #0]
 8025382:	600b      	str	r3, [r1, #0]
 8025384:	2d00      	cmp	r5, #0
 8025386:	da03      	bge.n	8025390 <_printf_i+0xc8>
 8025388:	232d      	movs	r3, #45	; 0x2d
 802538a:	426d      	negs	r5, r5
 802538c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8025390:	485e      	ldr	r0, [pc, #376]	; (802550c <_printf_i+0x244>)
 8025392:	230a      	movs	r3, #10
 8025394:	e019      	b.n	80253ca <_printf_i+0x102>
 8025396:	f015 0f40 	tst.w	r5, #64	; 0x40
 802539a:	6805      	ldr	r5, [r0, #0]
 802539c:	600b      	str	r3, [r1, #0]
 802539e:	bf18      	it	ne
 80253a0:	b22d      	sxthne	r5, r5
 80253a2:	e7ef      	b.n	8025384 <_printf_i+0xbc>
 80253a4:	680b      	ldr	r3, [r1, #0]
 80253a6:	6825      	ldr	r5, [r4, #0]
 80253a8:	1d18      	adds	r0, r3, #4
 80253aa:	6008      	str	r0, [r1, #0]
 80253ac:	0628      	lsls	r0, r5, #24
 80253ae:	d501      	bpl.n	80253b4 <_printf_i+0xec>
 80253b0:	681d      	ldr	r5, [r3, #0]
 80253b2:	e002      	b.n	80253ba <_printf_i+0xf2>
 80253b4:	0669      	lsls	r1, r5, #25
 80253b6:	d5fb      	bpl.n	80253b0 <_printf_i+0xe8>
 80253b8:	881d      	ldrh	r5, [r3, #0]
 80253ba:	4854      	ldr	r0, [pc, #336]	; (802550c <_printf_i+0x244>)
 80253bc:	2f6f      	cmp	r7, #111	; 0x6f
 80253be:	bf0c      	ite	eq
 80253c0:	2308      	moveq	r3, #8
 80253c2:	230a      	movne	r3, #10
 80253c4:	2100      	movs	r1, #0
 80253c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80253ca:	6866      	ldr	r6, [r4, #4]
 80253cc:	60a6      	str	r6, [r4, #8]
 80253ce:	2e00      	cmp	r6, #0
 80253d0:	bfa2      	ittt	ge
 80253d2:	6821      	ldrge	r1, [r4, #0]
 80253d4:	f021 0104 	bicge.w	r1, r1, #4
 80253d8:	6021      	strge	r1, [r4, #0]
 80253da:	b90d      	cbnz	r5, 80253e0 <_printf_i+0x118>
 80253dc:	2e00      	cmp	r6, #0
 80253de:	d04d      	beq.n	802547c <_printf_i+0x1b4>
 80253e0:	4616      	mov	r6, r2
 80253e2:	fbb5 f1f3 	udiv	r1, r5, r3
 80253e6:	fb03 5711 	mls	r7, r3, r1, r5
 80253ea:	5dc7      	ldrb	r7, [r0, r7]
 80253ec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80253f0:	462f      	mov	r7, r5
 80253f2:	42bb      	cmp	r3, r7
 80253f4:	460d      	mov	r5, r1
 80253f6:	d9f4      	bls.n	80253e2 <_printf_i+0x11a>
 80253f8:	2b08      	cmp	r3, #8
 80253fa:	d10b      	bne.n	8025414 <_printf_i+0x14c>
 80253fc:	6823      	ldr	r3, [r4, #0]
 80253fe:	07df      	lsls	r7, r3, #31
 8025400:	d508      	bpl.n	8025414 <_printf_i+0x14c>
 8025402:	6923      	ldr	r3, [r4, #16]
 8025404:	6861      	ldr	r1, [r4, #4]
 8025406:	4299      	cmp	r1, r3
 8025408:	bfde      	ittt	le
 802540a:	2330      	movle	r3, #48	; 0x30
 802540c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8025410:	f106 36ff 	addle.w	r6, r6, #4294967295
 8025414:	1b92      	subs	r2, r2, r6
 8025416:	6122      	str	r2, [r4, #16]
 8025418:	f8cd a000 	str.w	sl, [sp]
 802541c:	464b      	mov	r3, r9
 802541e:	aa03      	add	r2, sp, #12
 8025420:	4621      	mov	r1, r4
 8025422:	4640      	mov	r0, r8
 8025424:	f7ff fee2 	bl	80251ec <_printf_common>
 8025428:	3001      	adds	r0, #1
 802542a:	d14c      	bne.n	80254c6 <_printf_i+0x1fe>
 802542c:	f04f 30ff 	mov.w	r0, #4294967295
 8025430:	b004      	add	sp, #16
 8025432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8025436:	4835      	ldr	r0, [pc, #212]	; (802550c <_printf_i+0x244>)
 8025438:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 802543c:	6823      	ldr	r3, [r4, #0]
 802543e:	680e      	ldr	r6, [r1, #0]
 8025440:	061f      	lsls	r7, r3, #24
 8025442:	f856 5b04 	ldr.w	r5, [r6], #4
 8025446:	600e      	str	r6, [r1, #0]
 8025448:	d514      	bpl.n	8025474 <_printf_i+0x1ac>
 802544a:	07d9      	lsls	r1, r3, #31
 802544c:	bf44      	itt	mi
 802544e:	f043 0320 	orrmi.w	r3, r3, #32
 8025452:	6023      	strmi	r3, [r4, #0]
 8025454:	b91d      	cbnz	r5, 802545e <_printf_i+0x196>
 8025456:	6823      	ldr	r3, [r4, #0]
 8025458:	f023 0320 	bic.w	r3, r3, #32
 802545c:	6023      	str	r3, [r4, #0]
 802545e:	2310      	movs	r3, #16
 8025460:	e7b0      	b.n	80253c4 <_printf_i+0xfc>
 8025462:	6823      	ldr	r3, [r4, #0]
 8025464:	f043 0320 	orr.w	r3, r3, #32
 8025468:	6023      	str	r3, [r4, #0]
 802546a:	2378      	movs	r3, #120	; 0x78
 802546c:	4828      	ldr	r0, [pc, #160]	; (8025510 <_printf_i+0x248>)
 802546e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8025472:	e7e3      	b.n	802543c <_printf_i+0x174>
 8025474:	065e      	lsls	r6, r3, #25
 8025476:	bf48      	it	mi
 8025478:	b2ad      	uxthmi	r5, r5
 802547a:	e7e6      	b.n	802544a <_printf_i+0x182>
 802547c:	4616      	mov	r6, r2
 802547e:	e7bb      	b.n	80253f8 <_printf_i+0x130>
 8025480:	680b      	ldr	r3, [r1, #0]
 8025482:	6826      	ldr	r6, [r4, #0]
 8025484:	6960      	ldr	r0, [r4, #20]
 8025486:	1d1d      	adds	r5, r3, #4
 8025488:	600d      	str	r5, [r1, #0]
 802548a:	0635      	lsls	r5, r6, #24
 802548c:	681b      	ldr	r3, [r3, #0]
 802548e:	d501      	bpl.n	8025494 <_printf_i+0x1cc>
 8025490:	6018      	str	r0, [r3, #0]
 8025492:	e002      	b.n	802549a <_printf_i+0x1d2>
 8025494:	0671      	lsls	r1, r6, #25
 8025496:	d5fb      	bpl.n	8025490 <_printf_i+0x1c8>
 8025498:	8018      	strh	r0, [r3, #0]
 802549a:	2300      	movs	r3, #0
 802549c:	6123      	str	r3, [r4, #16]
 802549e:	4616      	mov	r6, r2
 80254a0:	e7ba      	b.n	8025418 <_printf_i+0x150>
 80254a2:	680b      	ldr	r3, [r1, #0]
 80254a4:	1d1a      	adds	r2, r3, #4
 80254a6:	600a      	str	r2, [r1, #0]
 80254a8:	681e      	ldr	r6, [r3, #0]
 80254aa:	6862      	ldr	r2, [r4, #4]
 80254ac:	2100      	movs	r1, #0
 80254ae:	4630      	mov	r0, r6
 80254b0:	f7da fe6e 	bl	8000190 <memchr>
 80254b4:	b108      	cbz	r0, 80254ba <_printf_i+0x1f2>
 80254b6:	1b80      	subs	r0, r0, r6
 80254b8:	6060      	str	r0, [r4, #4]
 80254ba:	6863      	ldr	r3, [r4, #4]
 80254bc:	6123      	str	r3, [r4, #16]
 80254be:	2300      	movs	r3, #0
 80254c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80254c4:	e7a8      	b.n	8025418 <_printf_i+0x150>
 80254c6:	6923      	ldr	r3, [r4, #16]
 80254c8:	4632      	mov	r2, r6
 80254ca:	4649      	mov	r1, r9
 80254cc:	4640      	mov	r0, r8
 80254ce:	47d0      	blx	sl
 80254d0:	3001      	adds	r0, #1
 80254d2:	d0ab      	beq.n	802542c <_printf_i+0x164>
 80254d4:	6823      	ldr	r3, [r4, #0]
 80254d6:	079b      	lsls	r3, r3, #30
 80254d8:	d413      	bmi.n	8025502 <_printf_i+0x23a>
 80254da:	68e0      	ldr	r0, [r4, #12]
 80254dc:	9b03      	ldr	r3, [sp, #12]
 80254de:	4298      	cmp	r0, r3
 80254e0:	bfb8      	it	lt
 80254e2:	4618      	movlt	r0, r3
 80254e4:	e7a4      	b.n	8025430 <_printf_i+0x168>
 80254e6:	2301      	movs	r3, #1
 80254e8:	4632      	mov	r2, r6
 80254ea:	4649      	mov	r1, r9
 80254ec:	4640      	mov	r0, r8
 80254ee:	47d0      	blx	sl
 80254f0:	3001      	adds	r0, #1
 80254f2:	d09b      	beq.n	802542c <_printf_i+0x164>
 80254f4:	3501      	adds	r5, #1
 80254f6:	68e3      	ldr	r3, [r4, #12]
 80254f8:	9903      	ldr	r1, [sp, #12]
 80254fa:	1a5b      	subs	r3, r3, r1
 80254fc:	42ab      	cmp	r3, r5
 80254fe:	dcf2      	bgt.n	80254e6 <_printf_i+0x21e>
 8025500:	e7eb      	b.n	80254da <_printf_i+0x212>
 8025502:	2500      	movs	r5, #0
 8025504:	f104 0619 	add.w	r6, r4, #25
 8025508:	e7f5      	b.n	80254f6 <_printf_i+0x22e>
 802550a:	bf00      	nop
 802550c:	08026ee5 	.word	0x08026ee5
 8025510:	08026ef6 	.word	0x08026ef6

08025514 <_sbrk_r>:
 8025514:	b538      	push	{r3, r4, r5, lr}
 8025516:	4d06      	ldr	r5, [pc, #24]	; (8025530 <_sbrk_r+0x1c>)
 8025518:	2300      	movs	r3, #0
 802551a:	4604      	mov	r4, r0
 802551c:	4608      	mov	r0, r1
 802551e:	602b      	str	r3, [r5, #0]
 8025520:	f7e0 ffe0 	bl	80064e4 <_sbrk>
 8025524:	1c43      	adds	r3, r0, #1
 8025526:	d102      	bne.n	802552e <_sbrk_r+0x1a>
 8025528:	682b      	ldr	r3, [r5, #0]
 802552a:	b103      	cbz	r3, 802552e <_sbrk_r+0x1a>
 802552c:	6023      	str	r3, [r4, #0]
 802552e:	bd38      	pop	{r3, r4, r5, pc}
 8025530:	20001e9c 	.word	0x20001e9c

08025534 <__sread>:
 8025534:	b510      	push	{r4, lr}
 8025536:	460c      	mov	r4, r1
 8025538:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802553c:	f000 f8ae 	bl	802569c <_read_r>
 8025540:	2800      	cmp	r0, #0
 8025542:	bfab      	itete	ge
 8025544:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8025546:	89a3      	ldrhlt	r3, [r4, #12]
 8025548:	181b      	addge	r3, r3, r0
 802554a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 802554e:	bfac      	ite	ge
 8025550:	6563      	strge	r3, [r4, #84]	; 0x54
 8025552:	81a3      	strhlt	r3, [r4, #12]
 8025554:	bd10      	pop	{r4, pc}

08025556 <__swrite>:
 8025556:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802555a:	461f      	mov	r7, r3
 802555c:	898b      	ldrh	r3, [r1, #12]
 802555e:	05db      	lsls	r3, r3, #23
 8025560:	4605      	mov	r5, r0
 8025562:	460c      	mov	r4, r1
 8025564:	4616      	mov	r6, r2
 8025566:	d505      	bpl.n	8025574 <__swrite+0x1e>
 8025568:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802556c:	2302      	movs	r3, #2
 802556e:	2200      	movs	r2, #0
 8025570:	f000 f868 	bl	8025644 <_lseek_r>
 8025574:	89a3      	ldrh	r3, [r4, #12]
 8025576:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802557a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 802557e:	81a3      	strh	r3, [r4, #12]
 8025580:	4632      	mov	r2, r6
 8025582:	463b      	mov	r3, r7
 8025584:	4628      	mov	r0, r5
 8025586:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802558a:	f000 b817 	b.w	80255bc <_write_r>

0802558e <__sseek>:
 802558e:	b510      	push	{r4, lr}
 8025590:	460c      	mov	r4, r1
 8025592:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8025596:	f000 f855 	bl	8025644 <_lseek_r>
 802559a:	1c43      	adds	r3, r0, #1
 802559c:	89a3      	ldrh	r3, [r4, #12]
 802559e:	bf15      	itete	ne
 80255a0:	6560      	strne	r0, [r4, #84]	; 0x54
 80255a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80255a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80255aa:	81a3      	strheq	r3, [r4, #12]
 80255ac:	bf18      	it	ne
 80255ae:	81a3      	strhne	r3, [r4, #12]
 80255b0:	bd10      	pop	{r4, pc}

080255b2 <__sclose>:
 80255b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80255b6:	f000 b813 	b.w	80255e0 <_close_r>
	...

080255bc <_write_r>:
 80255bc:	b538      	push	{r3, r4, r5, lr}
 80255be:	4d07      	ldr	r5, [pc, #28]	; (80255dc <_write_r+0x20>)
 80255c0:	4604      	mov	r4, r0
 80255c2:	4608      	mov	r0, r1
 80255c4:	4611      	mov	r1, r2
 80255c6:	2200      	movs	r2, #0
 80255c8:	602a      	str	r2, [r5, #0]
 80255ca:	461a      	mov	r2, r3
 80255cc:	f7e0 ff3e 	bl	800644c <_write>
 80255d0:	1c43      	adds	r3, r0, #1
 80255d2:	d102      	bne.n	80255da <_write_r+0x1e>
 80255d4:	682b      	ldr	r3, [r5, #0]
 80255d6:	b103      	cbz	r3, 80255da <_write_r+0x1e>
 80255d8:	6023      	str	r3, [r4, #0]
 80255da:	bd38      	pop	{r3, r4, r5, pc}
 80255dc:	20001e9c 	.word	0x20001e9c

080255e0 <_close_r>:
 80255e0:	b538      	push	{r3, r4, r5, lr}
 80255e2:	4d06      	ldr	r5, [pc, #24]	; (80255fc <_close_r+0x1c>)
 80255e4:	2300      	movs	r3, #0
 80255e6:	4604      	mov	r4, r0
 80255e8:	4608      	mov	r0, r1
 80255ea:	602b      	str	r3, [r5, #0]
 80255ec:	f7e0 ff4a 	bl	8006484 <_close>
 80255f0:	1c43      	adds	r3, r0, #1
 80255f2:	d102      	bne.n	80255fa <_close_r+0x1a>
 80255f4:	682b      	ldr	r3, [r5, #0]
 80255f6:	b103      	cbz	r3, 80255fa <_close_r+0x1a>
 80255f8:	6023      	str	r3, [r4, #0]
 80255fa:	bd38      	pop	{r3, r4, r5, pc}
 80255fc:	20001e9c 	.word	0x20001e9c

08025600 <_fstat_r>:
 8025600:	b538      	push	{r3, r4, r5, lr}
 8025602:	4d07      	ldr	r5, [pc, #28]	; (8025620 <_fstat_r+0x20>)
 8025604:	2300      	movs	r3, #0
 8025606:	4604      	mov	r4, r0
 8025608:	4608      	mov	r0, r1
 802560a:	4611      	mov	r1, r2
 802560c:	602b      	str	r3, [r5, #0]
 802560e:	f7e0 ff44 	bl	800649a <_fstat>
 8025612:	1c43      	adds	r3, r0, #1
 8025614:	d102      	bne.n	802561c <_fstat_r+0x1c>
 8025616:	682b      	ldr	r3, [r5, #0]
 8025618:	b103      	cbz	r3, 802561c <_fstat_r+0x1c>
 802561a:	6023      	str	r3, [r4, #0]
 802561c:	bd38      	pop	{r3, r4, r5, pc}
 802561e:	bf00      	nop
 8025620:	20001e9c 	.word	0x20001e9c

08025624 <_isatty_r>:
 8025624:	b538      	push	{r3, r4, r5, lr}
 8025626:	4d06      	ldr	r5, [pc, #24]	; (8025640 <_isatty_r+0x1c>)
 8025628:	2300      	movs	r3, #0
 802562a:	4604      	mov	r4, r0
 802562c:	4608      	mov	r0, r1
 802562e:	602b      	str	r3, [r5, #0]
 8025630:	f7e0 ff42 	bl	80064b8 <_isatty>
 8025634:	1c43      	adds	r3, r0, #1
 8025636:	d102      	bne.n	802563e <_isatty_r+0x1a>
 8025638:	682b      	ldr	r3, [r5, #0]
 802563a:	b103      	cbz	r3, 802563e <_isatty_r+0x1a>
 802563c:	6023      	str	r3, [r4, #0]
 802563e:	bd38      	pop	{r3, r4, r5, pc}
 8025640:	20001e9c 	.word	0x20001e9c

08025644 <_lseek_r>:
 8025644:	b538      	push	{r3, r4, r5, lr}
 8025646:	4d07      	ldr	r5, [pc, #28]	; (8025664 <_lseek_r+0x20>)
 8025648:	4604      	mov	r4, r0
 802564a:	4608      	mov	r0, r1
 802564c:	4611      	mov	r1, r2
 802564e:	2200      	movs	r2, #0
 8025650:	602a      	str	r2, [r5, #0]
 8025652:	461a      	mov	r2, r3
 8025654:	f7e0 ff3a 	bl	80064cc <_lseek>
 8025658:	1c43      	adds	r3, r0, #1
 802565a:	d102      	bne.n	8025662 <_lseek_r+0x1e>
 802565c:	682b      	ldr	r3, [r5, #0]
 802565e:	b103      	cbz	r3, 8025662 <_lseek_r+0x1e>
 8025660:	6023      	str	r3, [r4, #0]
 8025662:	bd38      	pop	{r3, r4, r5, pc}
 8025664:	20001e9c 	.word	0x20001e9c

08025668 <memcpy>:
 8025668:	440a      	add	r2, r1
 802566a:	4291      	cmp	r1, r2
 802566c:	f100 33ff 	add.w	r3, r0, #4294967295
 8025670:	d100      	bne.n	8025674 <memcpy+0xc>
 8025672:	4770      	bx	lr
 8025674:	b510      	push	{r4, lr}
 8025676:	f811 4b01 	ldrb.w	r4, [r1], #1
 802567a:	f803 4f01 	strb.w	r4, [r3, #1]!
 802567e:	4291      	cmp	r1, r2
 8025680:	d1f9      	bne.n	8025676 <memcpy+0xe>
 8025682:	bd10      	pop	{r4, pc}

08025684 <__malloc_lock>:
 8025684:	4801      	ldr	r0, [pc, #4]	; (802568c <__malloc_lock+0x8>)
 8025686:	f7ff bb4b 	b.w	8024d20 <__retarget_lock_acquire_recursive>
 802568a:	bf00      	nop
 802568c:	20001e94 	.word	0x20001e94

08025690 <__malloc_unlock>:
 8025690:	4801      	ldr	r0, [pc, #4]	; (8025698 <__malloc_unlock+0x8>)
 8025692:	f7ff bb46 	b.w	8024d22 <__retarget_lock_release_recursive>
 8025696:	bf00      	nop
 8025698:	20001e94 	.word	0x20001e94

0802569c <_read_r>:
 802569c:	b538      	push	{r3, r4, r5, lr}
 802569e:	4d07      	ldr	r5, [pc, #28]	; (80256bc <_read_r+0x20>)
 80256a0:	4604      	mov	r4, r0
 80256a2:	4608      	mov	r0, r1
 80256a4:	4611      	mov	r1, r2
 80256a6:	2200      	movs	r2, #0
 80256a8:	602a      	str	r2, [r5, #0]
 80256aa:	461a      	mov	r2, r3
 80256ac:	f7e0 feb1 	bl	8006412 <_read>
 80256b0:	1c43      	adds	r3, r0, #1
 80256b2:	d102      	bne.n	80256ba <_read_r+0x1e>
 80256b4:	682b      	ldr	r3, [r5, #0]
 80256b6:	b103      	cbz	r3, 80256ba <_read_r+0x1e>
 80256b8:	6023      	str	r3, [r4, #0]
 80256ba:	bd38      	pop	{r3, r4, r5, pc}
 80256bc:	20001e9c 	.word	0x20001e9c

080256c0 <abort>:
 80256c0:	b508      	push	{r3, lr}
 80256c2:	2006      	movs	r0, #6
 80256c4:	f000 f82c 	bl	8025720 <raise>
 80256c8:	2001      	movs	r0, #1
 80256ca:	f7e0 fe98 	bl	80063fe <_exit>

080256ce <_raise_r>:
 80256ce:	291f      	cmp	r1, #31
 80256d0:	b538      	push	{r3, r4, r5, lr}
 80256d2:	4604      	mov	r4, r0
 80256d4:	460d      	mov	r5, r1
 80256d6:	d904      	bls.n	80256e2 <_raise_r+0x14>
 80256d8:	2316      	movs	r3, #22
 80256da:	6003      	str	r3, [r0, #0]
 80256dc:	f04f 30ff 	mov.w	r0, #4294967295
 80256e0:	bd38      	pop	{r3, r4, r5, pc}
 80256e2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80256e4:	b112      	cbz	r2, 80256ec <_raise_r+0x1e>
 80256e6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80256ea:	b94b      	cbnz	r3, 8025700 <_raise_r+0x32>
 80256ec:	4620      	mov	r0, r4
 80256ee:	f000 f831 	bl	8025754 <_getpid_r>
 80256f2:	462a      	mov	r2, r5
 80256f4:	4601      	mov	r1, r0
 80256f6:	4620      	mov	r0, r4
 80256f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80256fc:	f000 b818 	b.w	8025730 <_kill_r>
 8025700:	2b01      	cmp	r3, #1
 8025702:	d00a      	beq.n	802571a <_raise_r+0x4c>
 8025704:	1c59      	adds	r1, r3, #1
 8025706:	d103      	bne.n	8025710 <_raise_r+0x42>
 8025708:	2316      	movs	r3, #22
 802570a:	6003      	str	r3, [r0, #0]
 802570c:	2001      	movs	r0, #1
 802570e:	e7e7      	b.n	80256e0 <_raise_r+0x12>
 8025710:	2400      	movs	r4, #0
 8025712:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8025716:	4628      	mov	r0, r5
 8025718:	4798      	blx	r3
 802571a:	2000      	movs	r0, #0
 802571c:	e7e0      	b.n	80256e0 <_raise_r+0x12>
	...

08025720 <raise>:
 8025720:	4b02      	ldr	r3, [pc, #8]	; (802572c <raise+0xc>)
 8025722:	4601      	mov	r1, r0
 8025724:	6818      	ldr	r0, [r3, #0]
 8025726:	f7ff bfd2 	b.w	80256ce <_raise_r>
 802572a:	bf00      	nop
 802572c:	200001d0 	.word	0x200001d0

08025730 <_kill_r>:
 8025730:	b538      	push	{r3, r4, r5, lr}
 8025732:	4d07      	ldr	r5, [pc, #28]	; (8025750 <_kill_r+0x20>)
 8025734:	2300      	movs	r3, #0
 8025736:	4604      	mov	r4, r0
 8025738:	4608      	mov	r0, r1
 802573a:	4611      	mov	r1, r2
 802573c:	602b      	str	r3, [r5, #0]
 802573e:	f7e0 fe4e 	bl	80063de <_kill>
 8025742:	1c43      	adds	r3, r0, #1
 8025744:	d102      	bne.n	802574c <_kill_r+0x1c>
 8025746:	682b      	ldr	r3, [r5, #0]
 8025748:	b103      	cbz	r3, 802574c <_kill_r+0x1c>
 802574a:	6023      	str	r3, [r4, #0]
 802574c:	bd38      	pop	{r3, r4, r5, pc}
 802574e:	bf00      	nop
 8025750:	20001e9c 	.word	0x20001e9c

08025754 <_getpid_r>:
 8025754:	f7e0 be3c 	b.w	80063d0 <_getpid>

08025758 <_init>:
 8025758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802575a:	bf00      	nop
 802575c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802575e:	bc08      	pop	{r3}
 8025760:	469e      	mov	lr, r3
 8025762:	4770      	bx	lr

08025764 <_fini>:
 8025764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8025766:	bf00      	nop
 8025768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802576a:	bc08      	pop	{r3}
 802576c:	469e      	mov	lr, r3
 802576e:	4770      	bx	lr
