Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May 26 18:11:55 2021
| Host         : LAPTOP-6M4VV673 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dig_clock_timing_summary_routed.rpt -pb dig_clock_timing_summary_routed.pb -rpx dig_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : dig_clock
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: CLKEN/clk_flag_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Start/diffe_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Start/diffe_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.506        0.000                      0                  126        0.176        0.000                      0                  126       19.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        34.506        0.000                      0                  126        0.176        0.000                      0                  126       19.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       34.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.506ns  (required time - arrival time)
  Source:                 Min_Sec/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Min_Sec/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.811ns (37.926%)  route 2.964ns (62.074%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 44.855 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.610     5.158    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  Min_Sec/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  Min_Sec/cnt_reg[4]/Q
                         net (fo=2, routed)           1.100     6.714    Min_Sec/cnt_reg[4]
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.124     6.838 r  Min_Sec/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.838    Min_Sec/cnt1_carry_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.388 r  Min_Sec/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    Min_Sec/cnt1_carry_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  Min_Sec/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.502    Min_Sec/cnt1_carry__0_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.730 r  Min_Sec/cnt1_carry__1/CO[2]
                         net (fo=3, routed)           0.758     8.488    c_s_sinal/CO[0]
    SLICE_X2Y69          LUT3 (Prop_lut3_I1_O)        0.339     8.827 r  c_s_sinal/cnt[0]_i_1/O
                         net (fo=32, routed)          1.106     9.933    Min_Sec/con_reg
    SLICE_X4Y74          FDRE                                         r  Min_Sec/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.487    44.855    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  Min_Sec/cnt_reg[28]/C
                         clock pessimism              0.272    45.127    
                         clock uncertainty           -0.035    45.092    
    SLICE_X4Y74          FDRE (Setup_fdre_C_R)       -0.653    44.439    Min_Sec/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         44.439    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 34.506    

Slack (MET) :             34.506ns  (required time - arrival time)
  Source:                 Min_Sec/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Min_Sec/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.811ns (37.926%)  route 2.964ns (62.074%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 44.855 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.610     5.158    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  Min_Sec/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  Min_Sec/cnt_reg[4]/Q
                         net (fo=2, routed)           1.100     6.714    Min_Sec/cnt_reg[4]
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.124     6.838 r  Min_Sec/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.838    Min_Sec/cnt1_carry_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.388 r  Min_Sec/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    Min_Sec/cnt1_carry_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  Min_Sec/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.502    Min_Sec/cnt1_carry__0_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.730 r  Min_Sec/cnt1_carry__1/CO[2]
                         net (fo=3, routed)           0.758     8.488    c_s_sinal/CO[0]
    SLICE_X2Y69          LUT3 (Prop_lut3_I1_O)        0.339     8.827 r  c_s_sinal/cnt[0]_i_1/O
                         net (fo=32, routed)          1.106     9.933    Min_Sec/con_reg
    SLICE_X4Y74          FDRE                                         r  Min_Sec/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.487    44.855    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  Min_Sec/cnt_reg[29]/C
                         clock pessimism              0.272    45.127    
                         clock uncertainty           -0.035    45.092    
    SLICE_X4Y74          FDRE (Setup_fdre_C_R)       -0.653    44.439    Min_Sec/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         44.439    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 34.506    

Slack (MET) :             34.506ns  (required time - arrival time)
  Source:                 Min_Sec/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Min_Sec/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.811ns (37.926%)  route 2.964ns (62.074%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 44.855 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.610     5.158    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  Min_Sec/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  Min_Sec/cnt_reg[4]/Q
                         net (fo=2, routed)           1.100     6.714    Min_Sec/cnt_reg[4]
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.124     6.838 r  Min_Sec/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.838    Min_Sec/cnt1_carry_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.388 r  Min_Sec/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    Min_Sec/cnt1_carry_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  Min_Sec/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.502    Min_Sec/cnt1_carry__0_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.730 r  Min_Sec/cnt1_carry__1/CO[2]
                         net (fo=3, routed)           0.758     8.488    c_s_sinal/CO[0]
    SLICE_X2Y69          LUT3 (Prop_lut3_I1_O)        0.339     8.827 r  c_s_sinal/cnt[0]_i_1/O
                         net (fo=32, routed)          1.106     9.933    Min_Sec/con_reg
    SLICE_X4Y74          FDRE                                         r  Min_Sec/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.487    44.855    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  Min_Sec/cnt_reg[30]/C
                         clock pessimism              0.272    45.127    
                         clock uncertainty           -0.035    45.092    
    SLICE_X4Y74          FDRE (Setup_fdre_C_R)       -0.653    44.439    Min_Sec/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         44.439    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 34.506    

Slack (MET) :             34.506ns  (required time - arrival time)
  Source:                 Min_Sec/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Min_Sec/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.811ns (37.926%)  route 2.964ns (62.074%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 44.855 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.610     5.158    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  Min_Sec/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  Min_Sec/cnt_reg[4]/Q
                         net (fo=2, routed)           1.100     6.714    Min_Sec/cnt_reg[4]
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.124     6.838 r  Min_Sec/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.838    Min_Sec/cnt1_carry_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.388 r  Min_Sec/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    Min_Sec/cnt1_carry_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  Min_Sec/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.502    Min_Sec/cnt1_carry__0_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.730 r  Min_Sec/cnt1_carry__1/CO[2]
                         net (fo=3, routed)           0.758     8.488    c_s_sinal/CO[0]
    SLICE_X2Y69          LUT3 (Prop_lut3_I1_O)        0.339     8.827 r  c_s_sinal/cnt[0]_i_1/O
                         net (fo=32, routed)          1.106     9.933    Min_Sec/con_reg
    SLICE_X4Y74          FDRE                                         r  Min_Sec/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.487    44.855    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  Min_Sec/cnt_reg[31]/C
                         clock pessimism              0.272    45.127    
                         clock uncertainty           -0.035    45.092    
    SLICE_X4Y74          FDRE (Setup_fdre_C_R)       -0.653    44.439    Min_Sec/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         44.439    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 34.506    

Slack (MET) :             34.646ns  (required time - arrival time)
  Source:                 Min_Sec/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Min_Sec/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.811ns (39.058%)  route 2.826ns (60.942%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 44.857 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.610     5.158    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  Min_Sec/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  Min_Sec/cnt_reg[4]/Q
                         net (fo=2, routed)           1.100     6.714    Min_Sec/cnt_reg[4]
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.124     6.838 r  Min_Sec/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.838    Min_Sec/cnt1_carry_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.388 r  Min_Sec/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    Min_Sec/cnt1_carry_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  Min_Sec/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.502    Min_Sec/cnt1_carry__0_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.730 r  Min_Sec/cnt1_carry__1/CO[2]
                         net (fo=3, routed)           0.758     8.488    c_s_sinal/CO[0]
    SLICE_X2Y69          LUT3 (Prop_lut3_I1_O)        0.339     8.827 r  c_s_sinal/cnt[0]_i_1/O
                         net (fo=32, routed)          0.967     9.795    Min_Sec/con_reg
    SLICE_X4Y73          FDRE                                         r  Min_Sec/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.489    44.857    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  Min_Sec/cnt_reg[24]/C
                         clock pessimism              0.272    45.129    
                         clock uncertainty           -0.035    45.094    
    SLICE_X4Y73          FDRE (Setup_fdre_C_R)       -0.653    44.441    Min_Sec/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         44.441    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                 34.646    

Slack (MET) :             34.646ns  (required time - arrival time)
  Source:                 Min_Sec/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Min_Sec/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.811ns (39.058%)  route 2.826ns (60.942%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 44.857 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.610     5.158    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  Min_Sec/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  Min_Sec/cnt_reg[4]/Q
                         net (fo=2, routed)           1.100     6.714    Min_Sec/cnt_reg[4]
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.124     6.838 r  Min_Sec/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.838    Min_Sec/cnt1_carry_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.388 r  Min_Sec/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    Min_Sec/cnt1_carry_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  Min_Sec/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.502    Min_Sec/cnt1_carry__0_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.730 r  Min_Sec/cnt1_carry__1/CO[2]
                         net (fo=3, routed)           0.758     8.488    c_s_sinal/CO[0]
    SLICE_X2Y69          LUT3 (Prop_lut3_I1_O)        0.339     8.827 r  c_s_sinal/cnt[0]_i_1/O
                         net (fo=32, routed)          0.967     9.795    Min_Sec/con_reg
    SLICE_X4Y73          FDRE                                         r  Min_Sec/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.489    44.857    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  Min_Sec/cnt_reg[25]/C
                         clock pessimism              0.272    45.129    
                         clock uncertainty           -0.035    45.094    
    SLICE_X4Y73          FDRE (Setup_fdre_C_R)       -0.653    44.441    Min_Sec/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         44.441    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                 34.646    

Slack (MET) :             34.646ns  (required time - arrival time)
  Source:                 Min_Sec/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Min_Sec/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.811ns (39.058%)  route 2.826ns (60.942%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 44.857 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.610     5.158    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  Min_Sec/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  Min_Sec/cnt_reg[4]/Q
                         net (fo=2, routed)           1.100     6.714    Min_Sec/cnt_reg[4]
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.124     6.838 r  Min_Sec/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.838    Min_Sec/cnt1_carry_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.388 r  Min_Sec/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    Min_Sec/cnt1_carry_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  Min_Sec/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.502    Min_Sec/cnt1_carry__0_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.730 r  Min_Sec/cnt1_carry__1/CO[2]
                         net (fo=3, routed)           0.758     8.488    c_s_sinal/CO[0]
    SLICE_X2Y69          LUT3 (Prop_lut3_I1_O)        0.339     8.827 r  c_s_sinal/cnt[0]_i_1/O
                         net (fo=32, routed)          0.967     9.795    Min_Sec/con_reg
    SLICE_X4Y73          FDRE                                         r  Min_Sec/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.489    44.857    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  Min_Sec/cnt_reg[26]/C
                         clock pessimism              0.272    45.129    
                         clock uncertainty           -0.035    45.094    
    SLICE_X4Y73          FDRE (Setup_fdre_C_R)       -0.653    44.441    Min_Sec/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         44.441    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                 34.646    

Slack (MET) :             34.646ns  (required time - arrival time)
  Source:                 Min_Sec/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Min_Sec/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.811ns (39.058%)  route 2.826ns (60.942%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 44.857 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.610     5.158    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  Min_Sec/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  Min_Sec/cnt_reg[4]/Q
                         net (fo=2, routed)           1.100     6.714    Min_Sec/cnt_reg[4]
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.124     6.838 r  Min_Sec/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.838    Min_Sec/cnt1_carry_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.388 r  Min_Sec/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    Min_Sec/cnt1_carry_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  Min_Sec/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.502    Min_Sec/cnt1_carry__0_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.730 r  Min_Sec/cnt1_carry__1/CO[2]
                         net (fo=3, routed)           0.758     8.488    c_s_sinal/CO[0]
    SLICE_X2Y69          LUT3 (Prop_lut3_I1_O)        0.339     8.827 r  c_s_sinal/cnt[0]_i_1/O
                         net (fo=32, routed)          0.967     9.795    Min_Sec/con_reg
    SLICE_X4Y73          FDRE                                         r  Min_Sec/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.489    44.857    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  Min_Sec/cnt_reg[27]/C
                         clock pessimism              0.272    45.129    
                         clock uncertainty           -0.035    45.094    
    SLICE_X4Y73          FDRE (Setup_fdre_C_R)       -0.653    44.441    Min_Sec/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         44.441    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                 34.646    

Slack (MET) :             34.795ns  (required time - arrival time)
  Source:                 Min_Sec/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Min_Sec/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 1.811ns (40.349%)  route 2.677ns (59.651%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 44.858 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.610     5.158    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  Min_Sec/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  Min_Sec/cnt_reg[4]/Q
                         net (fo=2, routed)           1.100     6.714    Min_Sec/cnt_reg[4]
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.124     6.838 r  Min_Sec/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.838    Min_Sec/cnt1_carry_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.388 r  Min_Sec/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    Min_Sec/cnt1_carry_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  Min_Sec/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.502    Min_Sec/cnt1_carry__0_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.730 r  Min_Sec/cnt1_carry__1/CO[2]
                         net (fo=3, routed)           0.758     8.488    c_s_sinal/CO[0]
    SLICE_X2Y69          LUT3 (Prop_lut3_I1_O)        0.339     8.827 r  c_s_sinal/cnt[0]_i_1/O
                         net (fo=32, routed)          0.819     9.646    Min_Sec/con_reg
    SLICE_X4Y72          FDRE                                         r  Min_Sec/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.490    44.858    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  Min_Sec/cnt_reg[20]/C
                         clock pessimism              0.272    45.130    
                         clock uncertainty           -0.035    45.095    
    SLICE_X4Y72          FDRE (Setup_fdre_C_R)       -0.653    44.442    Min_Sec/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         44.442    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                 34.795    

Slack (MET) :             34.795ns  (required time - arrival time)
  Source:                 Min_Sec/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Min_Sec/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 1.811ns (40.349%)  route 2.677ns (59.651%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 44.858 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.610     5.158    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  Min_Sec/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  Min_Sec/cnt_reg[4]/Q
                         net (fo=2, routed)           1.100     6.714    Min_Sec/cnt_reg[4]
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.124     6.838 r  Min_Sec/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.838    Min_Sec/cnt1_carry_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.388 r  Min_Sec/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    Min_Sec/cnt1_carry_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  Min_Sec/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.502    Min_Sec/cnt1_carry__0_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.730 r  Min_Sec/cnt1_carry__1/CO[2]
                         net (fo=3, routed)           0.758     8.488    c_s_sinal/CO[0]
    SLICE_X2Y69          LUT3 (Prop_lut3_I1_O)        0.339     8.827 r  c_s_sinal/cnt[0]_i_1/O
                         net (fo=32, routed)          0.819     9.646    Min_Sec/con_reg
    SLICE_X4Y72          FDRE                                         r  Min_Sec/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.490    44.858    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  Min_Sec/cnt_reg[21]/C
                         clock pessimism              0.272    45.130    
                         clock uncertainty           -0.035    45.095    
    SLICE_X4Y72          FDRE (Setup_fdre_C_R)       -0.653    44.442    Min_Sec/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         44.442    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                 34.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Min_Sec/sec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Min_Sec/sec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.581     1.491    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  Min_Sec/sec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  Min_Sec/sec_reg[7]/Q
                         net (fo=9, routed)           0.123     1.755    Min_Sec/Q[7]
    SLICE_X2Y71          LUT5 (Prop_lut5_I1_O)        0.045     1.800 r  Min_Sec/sec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.800    Min_Sec/sec[0]
    SLICE_X2Y71          FDRE                                         r  Min_Sec/sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.850     2.004    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  Min_Sec/sec_reg[0]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.120     1.624    Min_Sec/sec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Min_Sec/sec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Min_Sec/sec_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.581     1.491    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  Min_Sec/sec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  Min_Sec/sec_reg[4]/Q
                         net (fo=9, routed)           0.149     1.804    Min_Sec/Q[4]
    SLICE_X2Y72          LUT6 (Prop_lut6_I1_O)        0.045     1.849 r  Min_Sec/sec[4]_i_1/O
                         net (fo=1, routed)           0.000     1.849    Min_Sec/sec[4]
    SLICE_X2Y72          FDRE                                         r  Min_Sec/sec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.849     2.003    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  Min_Sec/sec_reg[4]/C
                         clock pessimism             -0.512     1.491    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.121     1.612    Min_Sec/sec_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLKEN/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLKEN/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.585     1.495    CLKEN/sys_clk_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  CLKEN/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  CLKEN/cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     1.804    CLKEN/cnt[0]
    SLICE_X5Y64          LUT1 (Prop_lut1_I0_O)        0.045     1.849 r  CLKEN/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.849    CLKEN/cnt_0[0]
    SLICE_X5Y64          FDRE                                         r  CLKEN/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.855     2.009    CLKEN/sys_clk_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  CLKEN/cnt_reg[0]/C
                         clock pessimism             -0.514     1.495    
    SLICE_X5Y64          FDRE (Hold_fdre_C_D)         0.091     1.586    CLKEN/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Min_Sec/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Min_Sec/sec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.581     1.491    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  Min_Sec/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  Min_Sec/sec_reg[0]/Q
                         net (fo=16, routed)          0.187     1.843    Min_Sec/Q[0]
    SLICE_X2Y71          LUT5 (Prop_lut5_I3_O)        0.043     1.886 r  Min_Sec/sec[3]_i_1/O
                         net (fo=1, routed)           0.000     1.886    Min_Sec/sec[3]
    SLICE_X2Y71          FDRE                                         r  Min_Sec/sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.850     2.004    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  Min_Sec/sec_reg[3]/C
                         clock pessimism             -0.513     1.491    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.131     1.622    Min_Sec/sec_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Min_Sec/sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Min_Sec/sec_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.326%)  route 0.190ns (47.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.581     1.491    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  Min_Sec/sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  Min_Sec/sec_reg[2]/Q
                         net (fo=11, routed)          0.190     1.846    Min_Sec/Q[2]
    SLICE_X2Y72          LUT6 (Prop_lut6_I4_O)        0.045     1.891 r  Min_Sec/sec[5]_i_1/O
                         net (fo=1, routed)           0.000     1.891    Min_Sec/sec[5]
    SLICE_X2Y72          FDRE                                         r  Min_Sec/sec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.849     2.003    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  Min_Sec/sec_reg[5]/C
                         clock pessimism             -0.499     1.504    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.121     1.625    Min_Sec/sec_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Min_Sec/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Min_Sec/sec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.581     1.491    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  Min_Sec/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  Min_Sec/sec_reg[0]/Q
                         net (fo=16, routed)          0.187     1.843    Min_Sec/Q[0]
    SLICE_X2Y71          LUT4 (Prop_lut4_I2_O)        0.045     1.888 r  Min_Sec/sec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.888    Min_Sec/sec[2]
    SLICE_X2Y71          FDRE                                         r  Min_Sec/sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.850     2.004    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  Min_Sec/sec_reg[2]/C
                         clock pessimism             -0.513     1.491    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.121     1.612    Min_Sec/sec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Min_Sec/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Min_Sec/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.583     1.493    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  Min_Sec/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  Min_Sec/cnt_reg[2]/Q
                         net (fo=2, routed)           0.134     1.768    Min_Sec/cnt_reg[2]
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.879 r  Min_Sec/cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.879    Min_Sec/cnt_reg[0]_i_2_n_5
    SLICE_X4Y67          FDRE                                         r  Min_Sec/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.852     2.006    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  Min_Sec/cnt_reg[2]/C
                         clock pessimism             -0.513     1.493    
    SLICE_X4Y67          FDRE (Hold_fdre_C_D)         0.105     1.598    Min_Sec/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Min_Sec/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Min_Sec/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.581     1.491    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  Min_Sec/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  Min_Sec/cnt_reg[10]/Q
                         net (fo=2, routed)           0.134     1.766    Min_Sec/cnt_reg[10]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.877 r  Min_Sec/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    Min_Sec/cnt_reg[8]_i_1_n_5
    SLICE_X4Y69          FDRE                                         r  Min_Sec/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.850     2.004    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  Min_Sec/cnt_reg[10]/C
                         clock pessimism             -0.513     1.491    
    SLICE_X4Y69          FDRE (Hold_fdre_C_D)         0.105     1.596    Min_Sec/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Min_Sec/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Min_Sec/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.579     1.489    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  Min_Sec/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  Min_Sec/cnt_reg[18]/Q
                         net (fo=2, routed)           0.134     1.764    Min_Sec/cnt_reg[18]
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.875 r  Min_Sec/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    Min_Sec/cnt_reg[16]_i_1_n_5
    SLICE_X4Y71          FDRE                                         r  Min_Sec/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.848     2.002    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  Min_Sec/cnt_reg[18]/C
                         clock pessimism             -0.513     1.489    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.105     1.594    Min_Sec/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Min_Sec/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Min_Sec/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.577     1.487    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  Min_Sec/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  Min_Sec/cnt_reg[26]/Q
                         net (fo=2, routed)           0.134     1.762    Min_Sec/cnt_reg[26]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.873 r  Min_Sec/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    Min_Sec/cnt_reg[24]_i_1_n_5
    SLICE_X4Y73          FDRE                                         r  Min_Sec/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.845     1.999    Min_Sec/sys_clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  Min_Sec/cnt_reg[26]/C
                         clock pessimism             -0.512     1.487    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.105     1.592    Min_Sec/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X5Y71     CLKEN/clk_flag_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X7Y66     CLKEN/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X7Y67     CLKEN/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X7Y67     CLKEN/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X5Y67     CLKEN/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X5Y67     CLKEN/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X5Y67     CLKEN/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X7Y68     CLKEN/cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X7Y68     CLKEN/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X5Y71     CLKEN/clk_flag_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y66     CLKEN/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y68     CLKEN/cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y68     CLKEN/cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y68     CLKEN/cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y64     CLKEN/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X5Y68     CLKEN/cnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y70     CLKEN/cnt_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y70     CLKEN/cnt_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y70     CLKEN/cnt_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y68     CLKEN/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y68     CLKEN/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y68     CLKEN/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y64     CLKEN/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X5Y68     CLKEN/cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y70     CLKEN/cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y70     CLKEN/cnt_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y70     CLKEN/cnt_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y64     CLKEN/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y64     CLKEN/cnt_reg[3]/C



