// Seed: 368229463
module module_0 (
    output tri1 id_0
);
  wire id_2;
  ;
  wire id_3, id_4;
  logic id_5 = id_2, id_6;
  wire id_7;
endmodule
module module_1 (
    output tri id_0,
    output wire id_1,
    input tri id_2,
    input supply1 id_3,
    input wand id_4,
    input wor id_5,
    input wor id_6,
    output supply1 id_7,
    output uwire id_8,
    input tri1 id_9,
    input wor id_10
);
  logic id_12 = id_3;
  module_0 modCall_1 (id_8);
  assign id_8 = id_3;
endmodule
