$date
	Fri Apr 10 20:53:27 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module counter_tb $end
$scope module counter1 $end
$var wire 1 ! clk $end
$var wire 1 " enable $end
$var wire 1 # reset $end
$var reg 8 $ out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
0#
0"
0!
$end
#500
1!
#1000
0!
#1500
1!
#1600
1#
#2000
0!
#2500
b0 $
1!
#3000
0!
#3400
0#
#3500
1!
#4000
0!
#4400
1"
#4500
b1 $
1!
#5000
0!
#5500
b10 $
1!
#6000
0!
#6500
b11 $
1!
#7000
0!
#7500
b100 $
1!
#8000
0!
#8500
b101 $
1!
#9000
0!
#9500
b110 $
1!
#10000
0!
#10500
b111 $
1!
#11000
0!
#11500
b1000 $
1!
#12000
0!
#12500
b1001 $
1!
#13000
0!
#13500
b1010 $
1!
#14000
0!
#14400
