library ieee;
use ieee.std_logic_1164.all;

entity demux4_1 is
	Port(
		ent: in std_logic_vector(10 downTo 0);
		s:	in std_logic_vector(1 downTo 0);
		En0, En1: out std_logic_vector(10 downTo 0));
end demux4_1;

Architecture sol of demux4_1 is
begin
	En0 <= ent when s = "0" else "00000000000";
	En1 <= ent when s = "1" else "00000000000";
end sol;