{
  "problemBankGridLines": null,
  "projectGridLines": [
    {
      "stationId": 5866,
      "stationName": "ARM",
      "stationCity": null,
      "businessDomain": "Others",
      "problemBankId": 1363,
      "projectId": 2351,
      "semesterId": 1,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Title: For CE-Technology team",
      "description": "<p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Title: </strong><span style=\"color: rgb(0, 0, 0);\">For CE-Technology team</span></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Description: </strong><span style=\"color: rgb(0, 0, 0);\">11 months internship</span></p><p><strong style=\"color: rgb(0, 0, 0);\">Skill sets: </strong><span style=\"color: rgb(0, 0, 0);\">Interest and experience in&nbsp;</span><strong style=\"color: rgb(0, 0, 0);\">deep&nbsp;learning/machine learning</strong><span style=\"color: rgb(0, 0, 0);\">&nbsp;(through project-work or summer internships)</span></p><p><strong style=\"color: rgb(0, 0, 0);\">Traits expectation: </strong><span style=\"color: rgb(0, 0, 0);\">Bachelors/ Masters in Electronics &amp; Communication Engineering / Electrical Engineering / Computer science / Information Technology from a reputed college / university, due to graduate in 2025. Overall, 70% in academics.</span></p><p><span style=\"background-color: rgb(255, 255, 255); color: rgb(0, 0, 0);\">Knowledge of digital electronics, VLSI, microprocessor architecture is a plus.</span></p><p><br></p><p><br></p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 45000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 45000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "manoj.kakade@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    }
  ]
}