
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/CICC/filter/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top top -part xc7z010clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31116 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 469.156 ; gain = 96.230
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/lenovo/Desktop/CICC/CICC/CICC.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'microphone' [C:/Users/lenovo/Desktop/CICC/CICC/CICC.srcs/sources_1/new/microphone.v:23]
	Parameter sample_bits bound to: 24 - type: integer 
WARNING: [Synth 8-3848] Net sound_right in module/entity microphone does not have driver. [C:/Users/lenovo/Desktop/CICC/CICC/CICC.srcs/sources_1/new/microphone.v:31]
INFO: [Synth 8-6155] done synthesizing module 'microphone' (1#1) [C:/Users/lenovo/Desktop/CICC/CICC/CICC.srcs/sources_1/new/microphone.v:23]
WARNING: [Synth 8-350] instance 'microphone_inst' of module 'microphone' requires 7 connections, but only 6 given [C:/Users/lenovo/Desktop/CICC/CICC/CICC.srcs/sources_1/new/top.v:53]
INFO: [Synth 8-6157] synthesizing module 'predeal_0' [C:/Users/lenovo/Desktop/CICC/CICC/CICC.runs/synth_1/.Xil/Vivado-38248-LAPTOP-IP0GL19C/realtime/predeal_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'predeal_0' (2#1) [C:/Users/lenovo/Desktop/CICC/CICC/CICC.runs/synth_1/.Xil/Vivado-38248-LAPTOP-IP0GL19C/realtime/predeal_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'I2S_fifo' [C:/Users/lenovo/Desktop/CICC/CICC/CICC.runs/synth_1/.Xil/Vivado-38248-LAPTOP-IP0GL19C/realtime/I2S_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'I2S_fifo' (3#1) [C:/Users/lenovo/Desktop/CICC/CICC/CICC.runs/synth_1/.Xil/Vivado-38248-LAPTOP-IP0GL19C/realtime/I2S_fifo_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'dout' does not match port width (24) of module 'I2S_fifo' [C:/Users/lenovo/Desktop/CICC/CICC/CICC.srcs/sources_1/new/top.v:83]
INFO: [Synth 8-6157] synthesizing module 'sound_out' [C:/Users/lenovo/Desktop/CICC/CICC/CICC.srcs/sources_1/new/sound_out.v:23]
	Parameter sample_bits bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sound_out' (4#1) [C:/Users/lenovo/Desktop/CICC/CICC/CICC.srcs/sources_1/new/sound_out.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (5#1) [C:/Users/lenovo/Desktop/CICC/CICC/CICC.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[23]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[22]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[21]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[20]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[19]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[18]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[17]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[16]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[15]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[14]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[13]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[12]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[11]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[10]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[9]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[8]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[7]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[6]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[5]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[4]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[3]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[2]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[1]
WARNING: [Synth 8-3331] design sound_out has unconnected port parallel_dat[0]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[23]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[22]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[21]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[20]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[19]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[18]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[17]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[16]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[15]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[14]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[13]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[12]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[11]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[10]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[9]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[8]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[7]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[6]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[5]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[4]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[3]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[2]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[1]
WARNING: [Synth 8-3331] design microphone has unconnected port sound_right[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 525.383 ; gain = 152.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 525.383 ; gain = 152.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 525.383 ; gain = 152.457
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/lenovo/Desktop/CICC/CICC/CICC.srcs/sources_1/ip/I2S_fifo/I2S_fifo/I2S_fifo_in_context.xdc] for cell 'I2S_fifo_inst'
Finished Parsing XDC File [c:/Users/lenovo/Desktop/CICC/CICC/CICC.srcs/sources_1/ip/I2S_fifo/I2S_fifo/I2S_fifo_in_context.xdc] for cell 'I2S_fifo_inst'
Parsing XDC File [c:/Users/lenovo/Desktop/CICC/CICC/CICC.srcs/sources_1/ip/predeal_0/predeal_0/predeal_0_in_context.xdc] for cell 'predeal_0_inst'
Finished Parsing XDC File [c:/Users/lenovo/Desktop/CICC/CICC/CICC.srcs/sources_1/ip/predeal_0/predeal_0/predeal_0_in_context.xdc] for cell 'predeal_0_inst'
Parsing XDC File [C:/Users/lenovo/Desktop/CICC/CICC/CICC.srcs/constrs_1/new/top.xdc]
WARNING: [Vivado 12-507] No nets matched 'lrck'. [C:/Users/lenovo/Desktop/CICC/CICC/CICC.srcs/constrs_1/new/top.xdc:3]
Finished Parsing XDC File [C:/Users/lenovo/Desktop/CICC/CICC/CICC.srcs/constrs_1/new/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/lenovo/Desktop/CICC/CICC/CICC.srcs/constrs_1/new/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lenovo/Desktop/CICC/CICC/CICC.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 846.281 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 846.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 846.281 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 846.281 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 846.281 ; gain = 473.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 846.281 ; gain = 473.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for I2S_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for predeal_0_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 846.281 ; gain = 473.355
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'sound_left' [C:/Users/lenovo/Desktop/CICC/CICC/CICC.srcs/sources_1/new/microphone.v:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 846.281 ; gain = 473.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module microphone 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module sound_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
INFO: [Synth 8-3886] merging instance 'sound_out_inst/para_dat_reg[2]' (FDE) to 'sound_out_inst/para_dat_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
INFO: [Synth 8-3886] merging instance 'sound_out_inst/para_dat_reg[3]' (FDE) to 'sound_out_inst/para_dat_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
INFO: [Synth 8-3886] merging instance 'sound_out_inst/para_dat_reg[4]' (FDE) to 'sound_out_inst/para_dat_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
INFO: [Synth 8-3886] merging instance 'sound_out_inst/para_dat_reg[5]' (FDE) to 'sound_out_inst/para_dat_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
INFO: [Synth 8-3886] merging instance 'sound_out_inst/para_dat_reg[6]' (FDE) to 'sound_out_inst/para_dat_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
INFO: [Synth 8-3886] merging instance 'sound_out_inst/para_dat_reg[7]' (FDE) to 'sound_out_inst/para_dat_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
INFO: [Synth 8-3886] merging instance 'sound_out_inst/para_dat_reg[8]' (FDE) to 'sound_out_inst/para_dat_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
INFO: [Synth 8-3886] merging instance 'sound_out_inst/para_dat_reg[9]' (FDE) to 'sound_out_inst/para_dat_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
INFO: [Synth 8-3886] merging instance 'sound_out_inst/para_dat_reg[10]' (FDE) to 'sound_out_inst/para_dat_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
INFO: [Synth 8-3886] merging instance 'sound_out_inst/para_dat_reg[11]' (FDE) to 'sound_out_inst/para_dat_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
INFO: [Synth 8-3886] merging instance 'sound_out_inst/para_dat_reg[12]' (FDE) to 'sound_out_inst/para_dat_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
INFO: [Synth 8-3886] merging instance 'sound_out_inst/para_dat_reg[13]' (FDE) to 'sound_out_inst/para_dat_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
INFO: [Synth 8-3886] merging instance 'sound_out_inst/para_dat_reg[14]' (FDE) to 'sound_out_inst/para_dat_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
INFO: [Synth 8-3886] merging instance 'sound_out_inst/para_dat_reg[15]' (FDE) to 'sound_out_inst/para_dat_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
INFO: [Synth 8-3886] merging instance 'sound_out_inst/para_dat_reg[16]' (FDE) to 'sound_out_inst/para_dat_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
INFO: [Synth 8-3886] merging instance 'sound_out_inst/para_dat_reg[17]' (FDE) to 'sound_out_inst/para_dat_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
INFO: [Synth 8-3886] merging instance 'sound_out_inst/para_dat_reg[18]' (FDE) to 'sound_out_inst/para_dat_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
INFO: [Synth 8-3886] merging instance 'sound_out_inst/para_dat_reg[19]' (FDE) to 'sound_out_inst/para_dat_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
INFO: [Synth 8-3886] merging instance 'sound_out_inst/para_dat_reg[20]' (FDE) to 'sound_out_inst/para_dat_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
INFO: [Synth 8-3886] merging instance 'sound_out_inst/para_dat_reg[21]' (FDE) to 'sound_out_inst/para_dat_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
INFO: [Synth 8-3886] merging instance 'sound_out_inst/para_dat_reg[22]' (FDE) to 'sound_out_inst/para_dat_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
INFO: [Synth 8-3886] merging instance 'sound_out_inst/para_dat_reg[23]' (FDE) to 'sound_out_inst/para_dat_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
INFO: [Synth 8-3886] merging instance 'sound_out_inst/sdat_reg' (FDE) to 'sound_out_inst/para_dat_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_out_inst/para_dat_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 846.281 ; gain = 473.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 855.164 ; gain = 482.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 855.238 ; gain = 482.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 865.301 ; gain = 492.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 865.301 ; gain = 492.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 865.301 ; gain = 492.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 865.301 ; gain = 492.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 865.301 ; gain = 492.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 865.301 ; gain = 492.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 865.301 ; gain = 492.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |predeal_0     |         1|
|2     |I2S_fifo      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |I2S_fifo  |     1|
|2     |predeal_0 |     1|
|3     |BUFG      |     2|
|4     |LUT1      |     1|
|5     |LUT2      |    28|
|6     |LUT3      |     1|
|7     |LUT4      |     1|
|8     |LUT5      |     1|
|9     |LUT6      |     3|
|10    |FDCE      |    29|
|11    |FDRE      |     3|
|12    |LD        |    24|
|13    |IBUF      |     4|
|14    |OBUF      |     5|
+------+----------+------+

Report Instance Areas: 
+------+------------------+-----------+------+
|      |Instance          |Module     |Cells |
+------+------------------+-----------+------+
|1     |top               |           |   152|
|2     |  microphone_inst |microphone |    86|
|3     |  sound_out_inst  |sound_out  |     2|
+------+------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 865.301 ; gain = 492.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 865.301 ; gain = 171.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 865.301 ; gain = 492.375
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 876.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  LD => LDCE: 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 876.582 ; gain = 515.180
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 876.582 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenovo/Desktop/CICC/CICC/CICC.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 27 16:20:01 2023...
