<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Slow Model Setup: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[1]&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>From Node</TH>
<TH>To Node</TH>
<TH>Launch Clock</TH>
<TH>Latch Clock</TH>
<TH>Relationship</TH>
<TH>Clock Skew</TH>
<TH>Data Delay</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >19.629</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >7.915</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.729</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.007</TD>
<TD >7.818</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.795</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >7.750</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.886</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >-0.006</TD>
<TD >7.648</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.149</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >7.396</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.230</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.007</TD>
<TD >7.317</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.240</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >-0.006</TD>
<TD >7.294</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.372</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >7.172</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.595</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.007</TD>
<TD >6.952</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.938</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.007</TD>
<TD >6.609</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.012</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.011</TD>
<TD >6.539</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.137</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.011</TD>
<TD >6.414</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.167</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.007</TD>
<TD >6.380</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.215</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.007</TD>
<TD >6.332</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.237</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.011</TD>
<TD >6.314</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.480</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.011</TD>
<TD >6.071</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.555</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.008</TD>
<TD >5.993</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.556</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.008</TD>
<TD >5.992</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.872</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >5.672</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.890</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.011</TD>
<TD >5.661</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.909</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.008</TD>
<TD >5.639</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.910</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.008</TD>
<TD >5.638</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.938</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.011</TD>
<TD >5.613</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >22.175</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >5.369</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >22.223</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >5.321</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >22.226</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >5.318</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >22.307</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PDS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.007</TD>
<TD >5.240</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >22.419</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.008</TD>
<TD >5.129</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >22.467</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.008</TD>
<TD >5.081</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >22.661</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PDS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.007</TD>
<TD >4.886</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >22.700</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >4.844</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >22.748</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >4.796</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.541</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >4.003</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.589</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >3.955</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.977</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.007</TD>
<TD >3.570</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >24.333</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.007</TD>
<TD >3.214</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >28.238</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.007</TD>
<TD >6.795</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >28.552</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.004</TD>
<TD >6.484</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >28.584</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.006</TD>
<TD >6.450</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >28.668</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.007</TD>
<TD >6.365</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >28.878</TD>
<TD >CPU_SM:u_CPU_SM|DREQ_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.002</TD>
<TD >6.164</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >28.982</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.004</TD>
<TD >6.054</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >29.023</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.006</TD>
<TD >6.011</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.198</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.006</TD>
<TD >5.848</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >29.796</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.000</TD>
<TD >10.244</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.845</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.002</TD>
<TD >5.197</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >29.885</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.004</TD>
<TD >10.151</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.927</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.000</TD>
<TD >10.113</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >29.975</TD>
<TD >CPU_SM:u_CPU_SM|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.006</TD>
<TD >5.071</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.996</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >5.044</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.183</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.011</TD>
<TD >9.846</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.193</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.004</TD>
<TD >9.843</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.272</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.013</TD>
<TD >9.755</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.272</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >4.768</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.277</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.001</TD>
<TD >9.762</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.279</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.006</TD>
<TD >9.767</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.287</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.000</TD>
<TD >9.753</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.381</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.001</TD>
<TD >9.658</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.463</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.000</TD>
<TD >9.577</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.466</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.004</TD>
<TD >9.570</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.469</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.003</TD>
<TD >9.568</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.495</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.004</TD>
<TD >9.549</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.531</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.010</TD>
<TD >9.499</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.552</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.004</TD>
<TD >9.484</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.620</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.014</TD>
<TD >9.406</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.705</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.017</TD>
<TD >9.318</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.818</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.002</TD>
<TD >9.224</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.831</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.004</TD>
<TD >9.205</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.927</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.007</TD>
<TD >9.106</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.944</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.001</TD>
<TD >9.095</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.960</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.004</TD>
<TD >9.076</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.965</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.006</TD>
<TD >9.069</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.980</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.007</TD>
<TD >9.067</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.059</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.000</TD>
<TD >8.981</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.074</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.001</TD>
<TD >8.965</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.124</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.003</TD>
<TD >8.913</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.136</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.003</TD>
<TD >8.901</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.178</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.002</TD>
<TD >8.860</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.183</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.002</TD>
<TD >8.859</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.230</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.007</TD>
<TD >8.803</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.238</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.003</TD>
<TD >8.799</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.264</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.000</TD>
<TD >8.776</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.312</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.002</TD>
<TD >8.730</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.373</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.000</TD>
<TD >8.667</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.378</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.017</TD>
<TD >8.645</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.396</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.003</TD>
<TD >8.647</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.422</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.006</TD>
<TD >3.624</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.424</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.000</TD>
<TD >8.616</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.434</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >3.606</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.469</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.000</TD>
<TD >8.571</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.473</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.003</TD>
<TD >8.570</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.491</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >3.549</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.503</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.000</TD>
<TD >8.537</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.508</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.007</TD>
<TD >8.525</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.516</TD>
<TD >CPU_SM:u_CPU_SM|DREQ_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >3.524</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.558</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.004</TD>
<TD >8.478</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.567</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.007</TD>
<TD >8.466</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.579</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.006</TD>
<TD >8.455</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.585</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.001</TD>
<TD >8.456</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.594</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.007</TD>
<TD >8.439</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
