
   `undef X2P_AXI_AW
   `undef X2P_AXI_SIDW
   `undef X2P_AXI_DW
   `undef X2P_AXI_BLW
   `undef X2P_AXI_ENDIANNESS
   `undef X2P_APB_ADDR_WIDTH
   `undef X2P_APB_DATA_WIDTH
   `undef X2P_NUM_APB_SLAVES
   `undef X2P_CLK_MODE
   `undef X2P_DUAL_CLK_SYNC_DEPTH
   `undef X2P_MAX_PENDTRANS_READ
   `undef X2P_MAX_PENDTRANS_WRITE
   `undef X2P_LOWPWR_HS_IF
   `undef X2P_LOWPWR_LEGACY_IF
   `undef X2P_LOWPWR_NOPX_CNT
   `undef X2P_LOG2_LOWPWR_NOPX_CNT
   `undef X2P_CMD_QUEUE_DEPTH
   `undef X2P_WRITE_BUFFER_DEPTH
   `undef X2P_WRITE_RESP_BUFFER_DEPTH
   `undef X2P_READ_BUFFER_DEPTH
   `undef X2P_START_PADDR_S0
   `undef X2P_END_PADDR_S0
   `undef X2P_IS_APB3_S0
   `undef X2P_START_PADDR_S1
   `undef X2P_END_PADDR_S1
   `undef X2P_IS_APB3_S1
   `undef X2P_START_PADDR_S2
   `undef X2P_END_PADDR_S2
   `undef X2P_IS_APB3_S2
   `undef X2P_START_PADDR_S3
   `undef X2P_END_PADDR_S3
   `undef X2P_IS_APB3_S3
   `undef X2P_START_PADDR_S4
   `undef X2P_END_PADDR_S4
   `undef X2P_IS_APB3_S4
   `undef X2P_START_PADDR_S5
   `undef X2P_END_PADDR_S5
   `undef X2P_IS_APB3_S5
   `undef X2P_START_PADDR_S6
   `undef X2P_END_PADDR_S6
   `undef X2P_IS_APB3_S6
   `undef X2P_START_PADDR_S7
   `undef X2P_END_PADDR_S7
   `undef X2P_IS_APB3_S7
   `undef X2P_START_PADDR_S8
   `undef X2P_END_PADDR_S8
   `undef X2P_IS_APB3_S8
   `undef X2P_START_PADDR_S9
   `undef X2P_END_PADDR_S9
   `undef X2P_IS_APB3_S9
   `undef X2P_START_PADDR_S10
   `undef X2P_END_PADDR_S10
   `undef X2P_IS_APB3_S10
   `undef X2P_START_PADDR_S11
   `undef X2P_END_PADDR_S11
   `undef X2P_IS_APB3_S11
   `undef X2P_START_PADDR_S12
   `undef X2P_END_PADDR_S12
   `undef X2P_IS_APB3_S12
   `undef X2P_START_PADDR_S13
   `undef X2P_END_PADDR_S13
   `undef X2P_IS_APB3_S13
   `undef X2P_START_PADDR_S14
   `undef X2P_END_PADDR_S14
   `undef X2P_IS_APB3_S14
   `undef X2P_START_PADDR_S15
   `undef X2P_END_PADDR_S15
   `undef X2P_IS_APB3_S15
   `undef X2P_AXI_START_ADDR
   `undef X2P_AXI_END_ADDR
   `undef X2P_START_PADDR_32_S0
   `undef X2P_END_PADDR_32_S0
   `undef X2P_START_PADDR_32_S1
   `undef X2P_END_PADDR_32_S1
   `undef X2P_START_PADDR_32_S2
   `undef X2P_END_PADDR_32_S2
   `undef X2P_START_PADDR_32_S3
   `undef X2P_END_PADDR_32_S3
   `undef X2P_START_PADDR_32_S4
   `undef X2P_END_PADDR_32_S4
   `undef X2P_START_PADDR_32_S5
   `undef X2P_END_PADDR_32_S5
   `undef X2P_START_PADDR_32_S6
   `undef X2P_END_PADDR_32_S6
   `undef X2P_START_PADDR_32_S7
   `undef X2P_END_PADDR_32_S7
   `undef X2P_START_PADDR_32_S8
   `undef X2P_END_PADDR_32_S8
   `undef X2P_START_PADDR_32_S9
   `undef X2P_END_PADDR_32_S9
   `undef X2P_START_PADDR_32_S10
   `undef X2P_END_PADDR_32_S10
   `undef X2P_START_PADDR_32_S11
   `undef X2P_END_PADDR_32_S11
   `undef X2P_START_PADDR_32_S12
   `undef X2P_END_PADDR_32_S12
   `undef X2P_START_PADDR_32_S13
   `undef X2P_END_PADDR_32_S13
   `undef X2P_START_PADDR_32_S14
   `undef X2P_END_PADDR_32_S14
   `undef X2P_START_PADDR_32_S15
   `undef X2P_END_PADDR_32_S15
   `undef SIM_A_CLK_PERIOD
   `undef SIM_B_CLK_PERIOD
   `undef SIM_DEBUG_LEVEL
   `undef SIM_USE_VARIABLE_SEED
   `undef SIM_RAND_SEED
   `undef SIM_USE_CC_RAND_SEED
   `undef USE_FOUNDATION
   `undef SIM_A_TTICK_CLK_CYCLES
   `undef SIM_B_TTICK_CLK_CYCLES
   `undef SIM_A_START_ADDR_S1
   `undef SIM_A_END_ADDR_S1
   `undef SIM_A_START_ADDR_S2
   `undef SIM_A_END_ADDR_S2
   `undef SIM_A_START_ADDR_S3
   `undef SIM_A_END_ADDR_S3
   `undef SIM_B_START_ADDR_S1
   `undef SIM_B_END_ADDR_S1
   `undef SIM_B_START_ADDR_S3
   `undef SIM_B_END_ADDR_S3
   `undef SIM_B_START_ADDR_S2
   `undef SIM_B_END_ADDR_S2
   `undef AXI_TEST_RAND_XACTNS
   `undef AXI_TEST_INACTIVE_SIGNALS
   `undef MAX_X2P_AXI_DATA_WIDTH
   `undef MAX_X2P_AXI_ADDR_WIDTH
   `undef MAX_X2P_AXI_ID_WIDTH
   `undef RM_BCM05
   `undef RM_BCM06
   `undef RM_BCM07
   `undef RM_BCM21
   `undef RM_BCM57
   `undef RM_ENDIAN
   `undef X2P_AXI_WSTRB_WIDTH
   `undef X2P_APB_WSTRB_WIDTH
   `undef X2P_AXI_WDFIFO_WIDTH
   `undef LEN_WIDTH
   `undef X2P_CMD_ADDR_WIDTH
   `undef X2P_CMD_QUEUE_WIDTH
   `undef X2P_MAX_AXI_SIZE
   `undef X2P_APB_SIZE
   `undef APB_BUS_SIZE

