verilog work "/home/gilgamesh/code/fpga/SevenSeg/SevenSeg.srcs/sources_1/new/SevenSeg.v"
verilog work "/home/gilgamesh/code/fpga/SevenSeg/SevenSeg.srcs/sources_1/new/top.v"
