

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix'
================================================================
* Date:           Fri Dec 27 12:09:13 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.988|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|    16|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|    28|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|        11|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 4 
6 --> 7 
7 --> 8 17 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 6 
17 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 32, [4 x i8]* @p_str3, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind" [../layers_c/pointwise_conv2d.cpp:11]   --->   Operation 18 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 32, [4 x i8]* @p_str25, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind" [../layers_c/pointwise_conv2d.cpp:12]   --->   Operation 19 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:16]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 21 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %add_ln16, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:16]   --->   Operation 22 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i14 %phi_mul to i15" [../layers_c/pointwise_conv2d.cpp:16]   --->   Operation 23 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.81ns)   --->   "%add_ln16 = add i14 %phi_mul, 784" [../layers_c/pointwise_conv2d.cpp:16]   --->   Operation 24 'add' 'add_ln16' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.36ns)   --->   "%icmp_ln16 = icmp eq i5 %out_d_0, -16" [../layers_c/pointwise_conv2d.cpp:16]   --->   Operation 25 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:16]   --->   Operation 27 'add' 'out_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %6, label %.preheader4.preheader" [../layers_c/pointwise_conv2d.cpp:16]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i5 %out_d_0 to i64" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 29 'zext' 'zext_ln19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_b_1 = getelementptr [16 x i13]* @SeparableConv2D_0_b_s, i64 0, i64 %zext_ln19" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 30 'getelementptr' 'SeparableConv2D_0_b_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (3.25ns)   --->   "%buffer = load i13* %SeparableConv2D_0_b_1, align 2" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 31 'load' 'buffer' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 32 'ret' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i5 %out_d_0 to i17" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 33 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (3.25ns)   --->   "%buffer = load i13* %SeparableConv2D_0_b_1, align 2" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 34 'load' 'buffer' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i13 %buffer to i16" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 35 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.76ns)   --->   "br label %.preheader4" [../layers_c/pointwise_conv2d.cpp:17]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %.preheader4.preheader ], [ %out_h, %.preheader4.loopexit ]"   --->   Operation 37 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.36ns)   --->   "%icmp_ln17 = icmp eq i5 %out_h_0, -4" [../layers_c/pointwise_conv2d.cpp:17]   --->   Operation 38 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 39 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:17]   --->   Operation 40 'add' 'out_h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %.loopexit.loopexit, label %.preheader.preheader" [../layers_c/pointwise_conv2d.cpp:17]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 42 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i10 %shl_ln to i11" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 43 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln23_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 44 'bitconcatenate' 'shl_ln23_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i7 %shl_ln23_1 to i11" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 45 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.73ns)   --->   "%sub_ln23 = sub i11 %zext_ln23_2, %zext_ln23_3" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 46 'sub' 'sub_ln23' <Predicate = (!icmp_ln17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 47 'br' <Predicate = (!icmp_ln17)> <Delay = 1.76>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 48 'br' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.78>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ %out_w, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 49 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.36ns)   --->   "%icmp_ln18 = icmp eq i5 %out_w_0, -4" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 50 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 51 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.78ns)   --->   "%out_w = add i5 %out_w_0, 1" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 52 'add' 'out_w' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %.preheader4.loopexit, label %1" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i5 %out_w_0 to i11" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 54 'zext' 'zext_ln23_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.63ns)   --->   "%add_ln23 = add i11 %sub_ln23, %zext_ln23_4" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 55 'add' 'add_ln23' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i11 %add_ln23 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 56 'sext' 'sext_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.76ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 57 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 58 'br' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 11.2>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%buffer_0_0 = phi i16 [ %sext_ln19, %1 ], [ %add_ln23_48, %4 ]" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 59 'phi' 'buffer_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%in_d_0_0 = phi i16 [ 0, %1 ], [ %add_ln20, %4 ]" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 60 'phi' 'in_d_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (2.42ns)   --->   "%icmp_ln20 = icmp eq i16 %in_d_0_0, 1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 61 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (1.76ns)   --->   "br i1 %icmp_ln20, label %5, label %3" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 62 'br' <Predicate = true> <Delay = 1.76>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i16 %in_d_0_0 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 63 'zext' 'zext_ln23_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i16 %in_d_0_0 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 64 'zext' 'zext_ln23_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (5.58ns)   --->   "%mul_ln23 = mul i27 %zext_ln23_6, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 65 'mul' 'mul_ln23' <Predicate = (!icmp_ln20)> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (2.40ns)   --->   "%add_ln23_1 = add i27 %mul_ln23, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 66 'add' 'add_ln23_1' <Predicate = (!icmp_ln20)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i27 %add_ln23_1 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 67 'sext' 'sext_ln23_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i32 %sext_ln23_1 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 68 'zext' 'zext_ln23_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_7" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 69 'getelementptr' 'input_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 70 'load' 'input_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 71 [1/1] (2.07ns)   --->   "%add_ln23_2 = add i17 %zext_ln30_1, %zext_ln23_5" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 71 'add' 'add_ln23_2' <Predicate = (!icmp_ln20)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i17 %add_ln23_2 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 72 'zext' 'zext_ln23_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_1 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_8" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 73 'getelementptr' 'SeparableConv2D_0_w_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 74 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_2 = load i15* %SeparableConv2D_0_w_1, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 74 'load' 'SeparableConv2D_0_w_2' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>

State 7 <SV = 6> <Delay = 11.2>
ST_7 : Operation 75 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 75 'load' 'input_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln23_2 = sext i16 %input_load to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 76 'sext' 'sext_ln23_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 77 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_2 = load i15* %SeparableConv2D_0_w_1, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 77 'load' 'SeparableConv2D_0_w_2' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln23_3 = sext i15 %SeparableConv2D_0_w_2 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 78 'sext' 'sext_ln23_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (5.58ns)   --->   "%mul_ln23_1 = mul i30 %sext_ln23_2, %sext_ln23_3" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 79 'mul' 'mul_ln23_1' <Predicate = (!icmp_ln20)> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_1, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 80 'partselect' 'trunc_ln' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (2.07ns)   --->   "%add_ln23_3 = add i16 %buffer_0_0, %trunc_ln" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 81 'add' 'add_ln23_3' <Predicate = (!icmp_ln20)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%or_ln20 = or i16 %in_d_0_0, 1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 82 'or' 'or_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (2.42ns)   --->   "%icmp_ln20_1 = icmp eq i16 %or_ln20, 1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 83 'icmp' 'icmp_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (1.76ns)   --->   "br i1 %icmp_ln20_1, label %5, label %4" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 84 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i16 %or_ln20 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 85 'zext' 'zext_ln23_9' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln23_10 = zext i16 %or_ln20 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 86 'zext' 'zext_ln23_10' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (5.58ns)   --->   "%mul_ln23_2 = mul i27 %zext_ln23_10, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 87 'mul' 'mul_ln23_2' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (2.40ns)   --->   "%add_ln23_4 = add i27 %mul_ln23_2, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 88 'add' 'add_ln23_4' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln23_4 = sext i27 %add_ln23_4 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 89 'sext' 'sext_ln23_4' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln23_11 = zext i32 %sext_ln23_4 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 90 'zext' 'zext_ln23_11' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%input_addr_49 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_11" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 91 'getelementptr' 'input_addr_49' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 0.00>
ST_7 : Operation 92 [2/2] (3.25ns)   --->   "%input_load_1 = load i16* %input_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 92 'load' 'input_load_1' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 93 [1/1] (2.07ns)   --->   "%add_ln23_5 = add i17 %zext_ln30_1, %zext_ln23_9" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 93 'add' 'add_ln23_5' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln23_12 = zext i17 %add_ln23_5 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 94 'zext' 'zext_ln23_12' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_3 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_12" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 95 'getelementptr' 'SeparableConv2D_0_w_3' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 0.00>
ST_7 : Operation 96 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_4 = load i15* %SeparableConv2D_0_w_3, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 96 'load' 'SeparableConv2D_0_w_4' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i11 %add_ln23 to i15" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 97 'sext' 'sext_ln30' <Predicate = (icmp_ln20_1) | (icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.81ns)   --->   "%add_ln30 = add i15 %sext_ln30, %zext_ln16" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 98 'add' 'add_ln30' <Predicate = (icmp_ln20_1) | (icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 11.2>
ST_8 : Operation 99 [1/2] (3.25ns)   --->   "%input_load_1 = load i16* %input_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 99 'load' 'input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln23_5 = sext i16 %input_load_1 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 100 'sext' 'sext_ln23_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_4 = load i15* %SeparableConv2D_0_w_3, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 101 'load' 'SeparableConv2D_0_w_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln23_6 = sext i15 %SeparableConv2D_0_w_4 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 102 'sext' 'sext_ln23_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (5.58ns)   --->   "%mul_ln23_3 = mul i30 %sext_ln23_5, %sext_ln23_6" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 103 'mul' 'mul_ln23_3' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_3, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 104 'partselect' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln20_1 = or i16 %in_d_0_0, 2" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 105 'or' 'or_ln20_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln23_13 = zext i16 %or_ln20_1 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 106 'zext' 'zext_ln23_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln23_14 = zext i16 %or_ln20_1 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 107 'zext' 'zext_ln23_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (5.58ns)   --->   "%mul_ln23_4 = mul i27 %zext_ln23_14, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 108 'mul' 'mul_ln23_4' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (2.40ns)   --->   "%add_ln23_6 = add i27 %mul_ln23_4, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 109 'add' 'add_ln23_6' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln23_7 = sext i27 %add_ln23_6 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 110 'sext' 'sext_ln23_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln23_15 = zext i32 %sext_ln23_7 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 111 'zext' 'zext_ln23_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%input_addr_50 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_15" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 112 'getelementptr' 'input_addr_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [2/2] (3.25ns)   --->   "%input_load_2 = load i16* %input_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 113 'load' 'input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 114 [1/1] (2.07ns)   --->   "%add_ln23_7 = add i17 %zext_ln30_1, %zext_ln23_13" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 114 'add' 'add_ln23_7' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln23_16 = zext i17 %add_ln23_7 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 115 'zext' 'zext_ln23_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_5 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 116 'getelementptr' 'SeparableConv2D_0_w_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_6 = load i15* %SeparableConv2D_0_w_5, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 117 'load' 'SeparableConv2D_0_w_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln20_2 = or i16 %in_d_0_0, 3" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 118 'or' 'or_ln20_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln23_17 = zext i16 %or_ln20_2 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 119 'zext' 'zext_ln23_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln23_18 = zext i16 %or_ln20_2 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 120 'zext' 'zext_ln23_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (5.58ns)   --->   "%mul_ln23_6 = mul i27 %zext_ln23_18, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 121 'mul' 'mul_ln23_6' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (2.40ns)   --->   "%add_ln23_8 = add i27 %mul_ln23_6, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 122 'add' 'add_ln23_8' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln23_10 = sext i27 %add_ln23_8 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 123 'sext' 'sext_ln23_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln23_19 = zext i32 %sext_ln23_10 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 124 'zext' 'zext_ln23_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%input_addr_51 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_19" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 125 'getelementptr' 'input_addr_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [2/2] (3.25ns)   --->   "%input_load_3 = load i16* %input_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 126 'load' 'input_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 127 [1/1] (2.07ns)   --->   "%add_ln23_9 = add i17 %zext_ln30_1, %zext_ln23_17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 127 'add' 'add_ln23_9' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln23_20 = zext i17 %add_ln23_9 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 128 'zext' 'zext_ln23_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_7 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_20" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 129 'getelementptr' 'SeparableConv2D_0_w_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_8 = load i15* %SeparableConv2D_0_w_7, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 130 'load' 'SeparableConv2D_0_w_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_8 : Operation 131 [1/1] (2.07ns)   --->   "%add_ln23_34 = add i16 %add_ln23_3, %trunc_ln23_1" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 131 'add' 'add_ln23_34' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 12.9>
ST_9 : Operation 132 [1/2] (3.25ns)   --->   "%input_load_2 = load i16* %input_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 132 'load' 'input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln23_8 = sext i16 %input_load_2 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 133 'sext' 'sext_ln23_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_6 = load i15* %SeparableConv2D_0_w_5, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 134 'load' 'SeparableConv2D_0_w_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln23_9 = sext i15 %SeparableConv2D_0_w_6 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 135 'sext' 'sext_ln23_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (5.58ns)   --->   "%mul_ln23_5 = mul i30 %sext_ln23_8, %sext_ln23_9" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 136 'mul' 'mul_ln23_5' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_5, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 137 'partselect' 'trunc_ln23_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/2] (3.25ns)   --->   "%input_load_3 = load i16* %input_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 138 'load' 'input_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln23_11 = sext i16 %input_load_3 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 139 'sext' 'sext_ln23_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_8 = load i15* %SeparableConv2D_0_w_7, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 140 'load' 'SeparableConv2D_0_w_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln23_12 = sext i15 %SeparableConv2D_0_w_8 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 141 'sext' 'sext_ln23_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (5.58ns)   --->   "%mul_ln23_7 = mul i30 %sext_ln23_11, %sext_ln23_12" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 142 'mul' 'mul_ln23_7' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln23_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_7, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 143 'partselect' 'trunc_ln23_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln20_3 = or i16 %in_d_0_0, 4" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 144 'or' 'or_ln20_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln23_21 = zext i16 %or_ln20_3 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 145 'zext' 'zext_ln23_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln23_22 = zext i16 %or_ln20_3 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 146 'zext' 'zext_ln23_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (5.58ns)   --->   "%mul_ln23_8 = mul i27 %zext_ln23_22, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 147 'mul' 'mul_ln23_8' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (2.40ns)   --->   "%add_ln23_10 = add i27 %mul_ln23_8, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 148 'add' 'add_ln23_10' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln23_13 = sext i27 %add_ln23_10 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 149 'sext' 'sext_ln23_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln23_23 = zext i32 %sext_ln23_13 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 150 'zext' 'zext_ln23_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%input_addr_52 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 151 'getelementptr' 'input_addr_52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [2/2] (3.25ns)   --->   "%input_load_4 = load i16* %input_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 152 'load' 'input_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 153 [1/1] (2.07ns)   --->   "%add_ln23_11 = add i17 %zext_ln30_1, %zext_ln23_21" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 153 'add' 'add_ln23_11' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln23_24 = zext i17 %add_ln23_11 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 154 'zext' 'zext_ln23_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_9 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_24" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 155 'getelementptr' 'SeparableConv2D_0_w_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_10 = load i15* %SeparableConv2D_0_w_9, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 156 'load' 'SeparableConv2D_0_w_10' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%or_ln20_4 = or i16 %in_d_0_0, 5" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 157 'or' 'or_ln20_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln23_25 = zext i16 %or_ln20_4 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 158 'zext' 'zext_ln23_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln23_26 = zext i16 %or_ln20_4 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 159 'zext' 'zext_ln23_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (5.58ns)   --->   "%mul_ln23_10 = mul i27 %zext_ln23_26, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 160 'mul' 'mul_ln23_10' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (2.40ns)   --->   "%add_ln23_12 = add i27 %mul_ln23_10, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 161 'add' 'add_ln23_12' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln23_16 = sext i27 %add_ln23_12 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 162 'sext' 'sext_ln23_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln23_27 = zext i32 %sext_ln23_16 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 163 'zext' 'zext_ln23_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%input_addr_53 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 164 'getelementptr' 'input_addr_53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [2/2] (3.25ns)   --->   "%input_load_5 = load i16* %input_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 165 'load' 'input_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 166 [1/1] (2.07ns)   --->   "%add_ln23_13 = add i17 %zext_ln30_1, %zext_ln23_25" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 166 'add' 'add_ln23_13' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln23_28 = zext i17 %add_ln23_13 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 167 'zext' 'zext_ln23_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_11 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 168 'getelementptr' 'SeparableConv2D_0_w_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_12 = load i15* %SeparableConv2D_0_w_11, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 169 'load' 'SeparableConv2D_0_w_12' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_9 : Operation 170 [1/1] (2.07ns)   --->   "%add_ln23_35 = add i16 %trunc_ln23_2, %trunc_ln23_3" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 170 'add' 'add_ln23_35' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (2.07ns)   --->   "%add_ln23_36 = add i16 %add_ln23_35, %add_ln23_34" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 171 'add' 'add_ln23_36' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 11.2>
ST_10 : Operation 172 [1/2] (3.25ns)   --->   "%input_load_4 = load i16* %input_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 172 'load' 'input_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln23_14 = sext i16 %input_load_4 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 173 'sext' 'sext_ln23_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_10 = load i15* %SeparableConv2D_0_w_9, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 174 'load' 'SeparableConv2D_0_w_10' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln23_15 = sext i15 %SeparableConv2D_0_w_10 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 175 'sext' 'sext_ln23_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (5.58ns)   --->   "%mul_ln23_9 = mul i30 %sext_ln23_14, %sext_ln23_15" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 176 'mul' 'mul_ln23_9' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln23_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_9, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 177 'partselect' 'trunc_ln23_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/2] (3.25ns)   --->   "%input_load_5 = load i16* %input_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 178 'load' 'input_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln23_17 = sext i16 %input_load_5 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 179 'sext' 'sext_ln23_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_12 = load i15* %SeparableConv2D_0_w_11, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 180 'load' 'SeparableConv2D_0_w_12' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln23_18 = sext i15 %SeparableConv2D_0_w_12 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 181 'sext' 'sext_ln23_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (5.58ns)   --->   "%mul_ln23_11 = mul i30 %sext_ln23_17, %sext_ln23_18" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 182 'mul' 'mul_ln23_11' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln23_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_11, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 183 'partselect' 'trunc_ln23_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%or_ln20_5 = or i16 %in_d_0_0, 6" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 184 'or' 'or_ln20_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln23_29 = zext i16 %or_ln20_5 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 185 'zext' 'zext_ln23_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln23_30 = zext i16 %or_ln20_5 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 186 'zext' 'zext_ln23_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (5.58ns)   --->   "%mul_ln23_12 = mul i27 %zext_ln23_30, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 187 'mul' 'mul_ln23_12' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (2.40ns)   --->   "%add_ln23_14 = add i27 %mul_ln23_12, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 188 'add' 'add_ln23_14' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln23_19 = sext i27 %add_ln23_14 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 189 'sext' 'sext_ln23_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln23_31 = zext i32 %sext_ln23_19 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 190 'zext' 'zext_ln23_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%input_addr_54 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_31" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 191 'getelementptr' 'input_addr_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 192 [2/2] (3.25ns)   --->   "%input_load_6 = load i16* %input_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 192 'load' 'input_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 193 [1/1] (2.07ns)   --->   "%add_ln23_15 = add i17 %zext_ln30_1, %zext_ln23_29" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 193 'add' 'add_ln23_15' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln23_32 = zext i17 %add_ln23_15 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 194 'zext' 'zext_ln23_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_13 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 195 'getelementptr' 'SeparableConv2D_0_w_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_14 = load i15* %SeparableConv2D_0_w_13, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 196 'load' 'SeparableConv2D_0_w_14' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%or_ln20_6 = or i16 %in_d_0_0, 7" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 197 'or' 'or_ln20_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln23_51 = zext i16 %or_ln20_6 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 198 'zext' 'zext_ln23_51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln23_52 = zext i16 %or_ln20_6 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 199 'zext' 'zext_ln23_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (5.58ns)   --->   "%mul_ln23_14 = mul i27 %zext_ln23_52, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 200 'mul' 'mul_ln23_14' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (2.40ns)   --->   "%add_ln23_16 = add i27 %mul_ln23_14, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 201 'add' 'add_ln23_16' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln23_22 = sext i27 %add_ln23_16 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 202 'sext' 'sext_ln23_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln23_33 = zext i32 %sext_ln23_22 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 203 'zext' 'zext_ln23_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%input_addr_55 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_33" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 204 'getelementptr' 'input_addr_55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 205 [2/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 205 'load' 'input_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 206 [1/1] (2.07ns)   --->   "%add_ln23_17 = add i17 %zext_ln30_1, %zext_ln23_51" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 206 'add' 'add_ln23_17' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln23_34 = zext i17 %add_ln23_17 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 207 'zext' 'zext_ln23_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_15 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_34" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 208 'getelementptr' 'SeparableConv2D_0_w_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_16 = load i15* %SeparableConv2D_0_w_15, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 209 'load' 'SeparableConv2D_0_w_16' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_10 : Operation 210 [1/1] (2.07ns)   --->   "%add_ln23_37 = add i16 %trunc_ln23_4, %trunc_ln23_5" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 210 'add' 'add_ln23_37' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.9>
ST_11 : Operation 211 [1/2] (3.25ns)   --->   "%input_load_6 = load i16* %input_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 211 'load' 'input_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln23_20 = sext i16 %input_load_6 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 212 'sext' 'sext_ln23_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_14 = load i15* %SeparableConv2D_0_w_13, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 213 'load' 'SeparableConv2D_0_w_14' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln23_21 = sext i15 %SeparableConv2D_0_w_14 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 214 'sext' 'sext_ln23_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (5.58ns)   --->   "%mul_ln23_13 = mul i30 %sext_ln23_20, %sext_ln23_21" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 215 'mul' 'mul_ln23_13' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln23_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_13, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 216 'partselect' 'trunc_ln23_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 217 [1/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 217 'load' 'input_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln23_23 = sext i16 %input_load_7 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 218 'sext' 'sext_ln23_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 219 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_16 = load i15* %SeparableConv2D_0_w_15, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 219 'load' 'SeparableConv2D_0_w_16' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln23_24 = sext i15 %SeparableConv2D_0_w_16 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 220 'sext' 'sext_ln23_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (5.58ns)   --->   "%mul_ln23_15 = mul i30 %sext_ln23_23, %sext_ln23_24" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 221 'mul' 'mul_ln23_15' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln23_7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_15, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 222 'partselect' 'trunc_ln23_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%or_ln20_7 = or i16 %in_d_0_0, 8" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 223 'or' 'or_ln20_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln23_53 = zext i16 %or_ln20_7 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 224 'zext' 'zext_ln23_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln23_54 = zext i16 %or_ln20_7 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 225 'zext' 'zext_ln23_54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (5.58ns)   --->   "%mul_ln23_16 = mul i27 %zext_ln23_54, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 226 'mul' 'mul_ln23_16' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [1/1] (2.40ns)   --->   "%add_ln23_18 = add i27 %mul_ln23_16, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 227 'add' 'add_ln23_18' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln23_25 = sext i27 %add_ln23_18 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 228 'sext' 'sext_ln23_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln23_35 = zext i32 %sext_ln23_25 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 229 'zext' 'zext_ln23_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%input_addr_56 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_35" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 230 'getelementptr' 'input_addr_56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 231 [2/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 231 'load' 'input_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 232 [1/1] (2.07ns)   --->   "%add_ln23_19 = add i17 %zext_ln30_1, %zext_ln23_53" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 232 'add' 'add_ln23_19' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln23_36 = zext i17 %add_ln23_19 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 233 'zext' 'zext_ln23_36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_17 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_36" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 234 'getelementptr' 'SeparableConv2D_0_w_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 235 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_18 = load i15* %SeparableConv2D_0_w_17, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 235 'load' 'SeparableConv2D_0_w_18' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%or_ln20_8 = or i16 %in_d_0_0, 9" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 236 'or' 'or_ln20_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln23_55 = zext i16 %or_ln20_8 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 237 'zext' 'zext_ln23_55' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln23_56 = zext i16 %or_ln20_8 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 238 'zext' 'zext_ln23_56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (5.58ns)   --->   "%mul_ln23_18 = mul i27 %zext_ln23_56, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 239 'mul' 'mul_ln23_18' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [1/1] (2.40ns)   --->   "%add_ln23_20 = add i27 %mul_ln23_18, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 240 'add' 'add_ln23_20' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln23_28 = sext i27 %add_ln23_20 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 241 'sext' 'sext_ln23_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln23_37 = zext i32 %sext_ln23_28 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 242 'zext' 'zext_ln23_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%input_addr_57 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_37" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 243 'getelementptr' 'input_addr_57' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 244 [2/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 244 'load' 'input_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 245 [1/1] (2.07ns)   --->   "%add_ln23_21 = add i17 %zext_ln30_1, %zext_ln23_55" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 245 'add' 'add_ln23_21' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln23_38 = zext i17 %add_ln23_21 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 246 'zext' 'zext_ln23_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_19 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_38" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 247 'getelementptr' 'SeparableConv2D_0_w_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 248 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_20 = load i15* %SeparableConv2D_0_w_19, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 248 'load' 'SeparableConv2D_0_w_20' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_11 : Operation 249 [1/1] (2.07ns)   --->   "%add_ln23_38 = add i16 %trunc_ln23_6, %trunc_ln23_7" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 249 'add' 'add_ln23_38' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 250 [1/1] (2.07ns)   --->   "%add_ln23_39 = add i16 %add_ln23_38, %add_ln23_37" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 250 'add' 'add_ln23_39' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 11.2>
ST_12 : Operation 251 [1/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 251 'load' 'input_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln23_26 = sext i16 %input_load_8 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 252 'sext' 'sext_ln23_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 253 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_18 = load i15* %SeparableConv2D_0_w_17, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 253 'load' 'SeparableConv2D_0_w_18' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln23_27 = sext i15 %SeparableConv2D_0_w_18 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 254 'sext' 'sext_ln23_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (5.58ns)   --->   "%mul_ln23_17 = mul i30 %sext_ln23_26, %sext_ln23_27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 255 'mul' 'mul_ln23_17' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln23_8 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_17, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 256 'partselect' 'trunc_ln23_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 257 [1/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 257 'load' 'input_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln23_29 = sext i16 %input_load_9 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 258 'sext' 'sext_ln23_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 259 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_20 = load i15* %SeparableConv2D_0_w_19, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 259 'load' 'SeparableConv2D_0_w_20' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln23_30 = sext i15 %SeparableConv2D_0_w_20 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 260 'sext' 'sext_ln23_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 261 [1/1] (5.58ns)   --->   "%mul_ln23_19 = mul i30 %sext_ln23_29, %sext_ln23_30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 261 'mul' 'mul_ln23_19' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln23_9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_19, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 262 'partselect' 'trunc_ln23_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 263 [1/1] (0.00ns)   --->   "%or_ln20_9 = or i16 %in_d_0_0, 10" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 263 'or' 'or_ln20_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln23_57 = zext i16 %or_ln20_9 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 264 'zext' 'zext_ln23_57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln23_58 = zext i16 %or_ln20_9 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 265 'zext' 'zext_ln23_58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 266 [1/1] (5.58ns)   --->   "%mul_ln23_20 = mul i27 %zext_ln23_58, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 266 'mul' 'mul_ln23_20' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 267 [1/1] (2.40ns)   --->   "%add_ln23_22 = add i27 %mul_ln23_20, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 267 'add' 'add_ln23_22' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln23_31 = sext i27 %add_ln23_22 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 268 'sext' 'sext_ln23_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln23_39 = zext i32 %sext_ln23_31 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 269 'zext' 'zext_ln23_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 270 [1/1] (0.00ns)   --->   "%input_addr_58 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_39" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 270 'getelementptr' 'input_addr_58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 271 [2/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 271 'load' 'input_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 272 [1/1] (2.07ns)   --->   "%add_ln23_23 = add i17 %zext_ln30_1, %zext_ln23_57" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 272 'add' 'add_ln23_23' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln23_40 = zext i17 %add_ln23_23 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 273 'zext' 'zext_ln23_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_21 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_40" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 274 'getelementptr' 'SeparableConv2D_0_w_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 275 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_22 = load i15* %SeparableConv2D_0_w_21, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 275 'load' 'SeparableConv2D_0_w_22' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "%or_ln20_10 = or i16 %in_d_0_0, 11" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 276 'or' 'or_ln20_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln23_59 = zext i16 %or_ln20_10 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 277 'zext' 'zext_ln23_59' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln23_60 = zext i16 %or_ln20_10 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 278 'zext' 'zext_ln23_60' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 279 [1/1] (5.58ns)   --->   "%mul_ln23_22 = mul i27 %zext_ln23_60, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 279 'mul' 'mul_ln23_22' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 280 [1/1] (2.40ns)   --->   "%add_ln23_24 = add i27 %mul_ln23_22, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 280 'add' 'add_ln23_24' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln23_34 = sext i27 %add_ln23_24 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 281 'sext' 'sext_ln23_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln23_41 = zext i32 %sext_ln23_34 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 282 'zext' 'zext_ln23_41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%input_addr_59 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_41" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 283 'getelementptr' 'input_addr_59' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 284 [2/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 284 'load' 'input_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 285 [1/1] (2.07ns)   --->   "%add_ln23_25 = add i17 %zext_ln30_1, %zext_ln23_59" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 285 'add' 'add_ln23_25' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln23_42 = zext i17 %add_ln23_25 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 286 'zext' 'zext_ln23_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_23 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_42" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 287 'getelementptr' 'SeparableConv2D_0_w_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 288 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_24 = load i15* %SeparableConv2D_0_w_23, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 288 'load' 'SeparableConv2D_0_w_24' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_12 : Operation 289 [1/1] (2.07ns)   --->   "%add_ln23_40 = add i16 %add_ln23_39, %add_ln23_36" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 289 'add' 'add_ln23_40' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 290 [1/1] (2.07ns)   --->   "%add_ln23_41 = add i16 %trunc_ln23_8, %trunc_ln23_9" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 290 'add' 'add_ln23_41' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.9>
ST_13 : Operation 291 [1/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 291 'load' 'input_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln23_32 = sext i16 %input_load_10 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 292 'sext' 'sext_ln23_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 293 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_22 = load i15* %SeparableConv2D_0_w_21, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 293 'load' 'SeparableConv2D_0_w_22' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_13 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln23_33 = sext i15 %SeparableConv2D_0_w_22 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 294 'sext' 'sext_ln23_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 295 [1/1] (5.58ns)   --->   "%mul_ln23_21 = mul i30 %sext_ln23_32, %sext_ln23_33" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 295 'mul' 'mul_ln23_21' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln23_10 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_21, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 296 'partselect' 'trunc_ln23_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 297 [1/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 297 'load' 'input_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln23_35 = sext i16 %input_load_11 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 298 'sext' 'sext_ln23_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 299 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_24 = load i15* %SeparableConv2D_0_w_23, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 299 'load' 'SeparableConv2D_0_w_24' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_13 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln23_36 = sext i15 %SeparableConv2D_0_w_24 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 300 'sext' 'sext_ln23_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 301 [1/1] (5.58ns)   --->   "%mul_ln23_23 = mul i30 %sext_ln23_35, %sext_ln23_36" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 301 'mul' 'mul_ln23_23' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln23_11 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_23, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 302 'partselect' 'trunc_ln23_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 303 [1/1] (0.00ns)   --->   "%or_ln20_11 = or i16 %in_d_0_0, 12" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 303 'or' 'or_ln20_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln23_61 = zext i16 %or_ln20_11 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 304 'zext' 'zext_ln23_61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln23_62 = zext i16 %or_ln20_11 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 305 'zext' 'zext_ln23_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 306 [1/1] (5.58ns)   --->   "%mul_ln23_24 = mul i27 %zext_ln23_62, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 306 'mul' 'mul_ln23_24' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 307 [1/1] (2.40ns)   --->   "%add_ln23_26 = add i27 %mul_ln23_24, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 307 'add' 'add_ln23_26' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln23_37 = sext i27 %add_ln23_26 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 308 'sext' 'sext_ln23_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln23_43 = zext i32 %sext_ln23_37 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 309 'zext' 'zext_ln23_43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 310 [1/1] (0.00ns)   --->   "%input_addr_60 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_43" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 310 'getelementptr' 'input_addr_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 311 [2/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 311 'load' 'input_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 312 [1/1] (2.07ns)   --->   "%add_ln23_27 = add i17 %zext_ln30_1, %zext_ln23_61" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 312 'add' 'add_ln23_27' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln23_44 = zext i17 %add_ln23_27 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 313 'zext' 'zext_ln23_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 314 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_25 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_44" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 314 'getelementptr' 'SeparableConv2D_0_w_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 315 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_26 = load i15* %SeparableConv2D_0_w_25, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 315 'load' 'SeparableConv2D_0_w_26' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_13 : Operation 316 [1/1] (0.00ns)   --->   "%or_ln20_12 = or i16 %in_d_0_0, 13" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 316 'or' 'or_ln20_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln23_63 = zext i16 %or_ln20_12 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 317 'zext' 'zext_ln23_63' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln23_64 = zext i16 %or_ln20_12 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 318 'zext' 'zext_ln23_64' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 319 [1/1] (5.58ns)   --->   "%mul_ln23_26 = mul i27 %zext_ln23_64, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 319 'mul' 'mul_ln23_26' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 320 [1/1] (2.40ns)   --->   "%add_ln23_28 = add i27 %mul_ln23_26, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 320 'add' 'add_ln23_28' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln23_40 = sext i27 %add_ln23_28 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 321 'sext' 'sext_ln23_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln23_45 = zext i32 %sext_ln23_40 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 322 'zext' 'zext_ln23_45' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 323 [1/1] (0.00ns)   --->   "%input_addr_61 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_45" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 323 'getelementptr' 'input_addr_61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 324 [2/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 324 'load' 'input_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 325 [1/1] (2.07ns)   --->   "%add_ln23_29 = add i17 %zext_ln30_1, %zext_ln23_63" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 325 'add' 'add_ln23_29' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln23_46 = zext i17 %add_ln23_29 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 326 'zext' 'zext_ln23_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_27 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_46" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 327 'getelementptr' 'SeparableConv2D_0_w_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 328 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_28 = load i15* %SeparableConv2D_0_w_27, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 328 'load' 'SeparableConv2D_0_w_28' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_13 : Operation 329 [1/1] (2.07ns)   --->   "%add_ln23_42 = add i16 %trunc_ln23_10, %trunc_ln23_11" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 329 'add' 'add_ln23_42' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 330 [1/1] (2.07ns)   --->   "%add_ln23_43 = add i16 %add_ln23_42, %add_ln23_41" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 330 'add' 'add_ln23_43' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 11.2>
ST_14 : Operation 331 [1/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 331 'load' 'input_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_14 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln23_38 = sext i16 %input_load_12 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 332 'sext' 'sext_ln23_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 333 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_26 = load i15* %SeparableConv2D_0_w_25, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 333 'load' 'SeparableConv2D_0_w_26' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_14 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln23_39 = sext i15 %SeparableConv2D_0_w_26 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 334 'sext' 'sext_ln23_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 335 [1/1] (5.58ns)   --->   "%mul_ln23_25 = mul i30 %sext_ln23_38, %sext_ln23_39" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 335 'mul' 'mul_ln23_25' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln23_12 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_25, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 336 'partselect' 'trunc_ln23_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 337 [1/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 337 'load' 'input_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_14 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln23_41 = sext i16 %input_load_13 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 338 'sext' 'sext_ln23_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 339 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_28 = load i15* %SeparableConv2D_0_w_27, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 339 'load' 'SeparableConv2D_0_w_28' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_14 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln23_42 = sext i15 %SeparableConv2D_0_w_28 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 340 'sext' 'sext_ln23_42' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 341 [1/1] (5.58ns)   --->   "%mul_ln23_27 = mul i30 %sext_ln23_41, %sext_ln23_42" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 341 'mul' 'mul_ln23_27' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln23_13 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_27, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 342 'partselect' 'trunc_ln23_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 343 [1/1] (0.00ns)   --->   "%or_ln20_13 = or i16 %in_d_0_0, 14" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 343 'or' 'or_ln20_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln23_65 = zext i16 %or_ln20_13 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 344 'zext' 'zext_ln23_65' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln23_66 = zext i16 %or_ln20_13 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 345 'zext' 'zext_ln23_66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 346 [1/1] (5.58ns)   --->   "%mul_ln23_28 = mul i27 %zext_ln23_66, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 346 'mul' 'mul_ln23_28' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 347 [1/1] (2.40ns)   --->   "%add_ln23_30 = add i27 %mul_ln23_28, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 347 'add' 'add_ln23_30' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln23_43 = sext i27 %add_ln23_30 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 348 'sext' 'sext_ln23_43' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln23_47 = zext i32 %sext_ln23_43 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 349 'zext' 'zext_ln23_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 350 [1/1] (0.00ns)   --->   "%input_addr_62 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_47" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 350 'getelementptr' 'input_addr_62' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 351 [2/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 351 'load' 'input_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_14 : Operation 352 [1/1] (2.07ns)   --->   "%add_ln23_31 = add i17 %zext_ln30_1, %zext_ln23_65" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 352 'add' 'add_ln23_31' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln23_48 = zext i17 %add_ln23_31 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 353 'zext' 'zext_ln23_48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 354 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_29 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_48" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 354 'getelementptr' 'SeparableConv2D_0_w_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 355 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_30 = load i15* %SeparableConv2D_0_w_29, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 355 'load' 'SeparableConv2D_0_w_30' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%or_ln20_14 = or i16 %in_d_0_0, 15" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 356 'or' 'or_ln20_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln23_67 = zext i16 %or_ln20_14 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 357 'zext' 'zext_ln23_67' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln23_68 = zext i16 %or_ln20_14 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 358 'zext' 'zext_ln23_68' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 359 [1/1] (5.58ns)   --->   "%mul_ln23_30 = mul i27 %zext_ln23_68, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 359 'mul' 'mul_ln23_30' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 360 [1/1] (2.40ns)   --->   "%add_ln23_32 = add i27 %mul_ln23_30, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 360 'add' 'add_ln23_32' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln23_46 = sext i27 %add_ln23_32 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 361 'sext' 'sext_ln23_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln23_49 = zext i32 %sext_ln23_46 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 362 'zext' 'zext_ln23_49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (0.00ns)   --->   "%input_addr_63 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_49" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 363 'getelementptr' 'input_addr_63' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 364 [2/2] (3.25ns)   --->   "%input_load_15 = load i16* %input_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 364 'load' 'input_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_14 : Operation 365 [1/1] (2.07ns)   --->   "%add_ln23_33 = add i17 %zext_ln30_1, %zext_ln23_67" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 365 'add' 'add_ln23_33' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln23_50 = zext i17 %add_ln23_33 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 366 'zext' 'zext_ln23_50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 367 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_31 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_50" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 367 'getelementptr' 'SeparableConv2D_0_w_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 368 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_32 = load i15* %SeparableConv2D_0_w_31, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 368 'load' 'SeparableConv2D_0_w_32' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_14 : Operation 369 [1/1] (2.07ns)   --->   "%add_ln23_44 = add i16 %trunc_ln23_12, %trunc_ln23_13" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 369 'add' 'add_ln23_44' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 370 [1/1] (2.07ns)   --->   "%add_ln20 = add i16 %in_d_0_0, 16" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 370 'add' 'add_ln20' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 12.9>
ST_15 : Operation 371 [1/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 371 'load' 'input_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_15 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln23_44 = sext i16 %input_load_14 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 372 'sext' 'sext_ln23_44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 373 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_30 = load i15* %SeparableConv2D_0_w_29, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 373 'load' 'SeparableConv2D_0_w_30' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_15 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln23_45 = sext i15 %SeparableConv2D_0_w_30 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 374 'sext' 'sext_ln23_45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 375 [1/1] (5.58ns)   --->   "%mul_ln23_29 = mul i30 %sext_ln23_44, %sext_ln23_45" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 375 'mul' 'mul_ln23_29' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln23_14 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_29, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 376 'partselect' 'trunc_ln23_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 377 [1/2] (3.25ns)   --->   "%input_load_15 = load i16* %input_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 377 'load' 'input_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_15 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln23_47 = sext i16 %input_load_15 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 378 'sext' 'sext_ln23_47' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 379 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_32 = load i15* %SeparableConv2D_0_w_31, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 379 'load' 'SeparableConv2D_0_w_32' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_15 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln23_48 = sext i15 %SeparableConv2D_0_w_32 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 380 'sext' 'sext_ln23_48' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 381 [1/1] (5.58ns)   --->   "%mul_ln23_31 = mul i30 %sext_ln23_47, %sext_ln23_48" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 381 'mul' 'mul_ln23_31' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln23_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_31, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 382 'partselect' 'trunc_ln23_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 383 [1/1] (2.07ns)   --->   "%add_ln23_45 = add i16 %trunc_ln23_14, %trunc_ln23_s" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 383 'add' 'add_ln23_45' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 384 [1/1] (2.07ns)   --->   "%add_ln23_46 = add i16 %add_ln23_45, %add_ln23_44" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 384 'add' 'add_ln23_46' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.15>
ST_16 : Operation 385 [1/1] (2.07ns)   --->   "%add_ln23_47 = add i16 %add_ln23_46, %add_ln23_43" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 385 'add' 'add_ln23_47' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 386 [1/1] (2.07ns)   --->   "%add_ln23_48 = add i16 %add_ln23_47, %add_ln23_40" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 386 'add' 'add_ln23_48' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 387 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 387 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 7> <Delay = 4.00>
ST_17 : Operation 388 [1/1] (0.00ns)   --->   "%buffer_0_lcssa = phi i16 [ %buffer_0_0, %2 ], [ %add_ln23_3, %3 ]" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 388 'phi' 'buffer_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i16 %buffer_0_lcssa to i15" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 389 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 390 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %buffer_0_lcssa, i32 15)" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 390 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 391 [1/1] (0.75ns)   --->   "%select_ln27 = select i1 %tmp, i15 0, i15 %trunc_ln27" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 391 'select' 'select_ln27' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i15 %select_ln27 to i16" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 392 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i15 %add_ln30 to i32" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 393 'sext' 'sext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %sext_ln30_1 to i64" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 394 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 395 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln30" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 395 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 396 [1/1] (3.25ns)   --->   "store i16 %zext_ln27, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 396 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_17 : Operation 397 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 397 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_d') with incoming values : ('out_d', ../layers_c/pointwise_conv2d.cpp:16) [9]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('out_d') with incoming values : ('out_d', ../layers_c/pointwise_conv2d.cpp:16) [9]  (0 ns)
	'getelementptr' operation ('SeparableConv2D_0_b_1', ../layers_c/pointwise_conv2d.cpp:19) [19]  (0 ns)
	'load' operation ('buffer', ../layers_c/pointwise_conv2d.cpp:19) on array 'SeparableConv2D_0_b_s' [21]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('buffer', ../layers_c/pointwise_conv2d.cpp:19) on array 'SeparableConv2D_0_b_s' [21]  (3.25 ns)

 <State 4>: 1.78ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h', ../layers_c/pointwise_conv2d.cpp:17) [25]  (0 ns)
	'add' operation ('out_h', ../layers_c/pointwise_conv2d.cpp:17) [28]  (1.78 ns)

 <State 5>: 1.78ns
The critical path consists of the following:
	'phi' operation ('out_w') with incoming values : ('out_w', ../layers_c/pointwise_conv2d.cpp:18) [38]  (0 ns)
	'add' operation ('out_w', ../layers_c/pointwise_conv2d.cpp:18) [41]  (1.78 ns)

 <State 6>: 11.2ns
The critical path consists of the following:
	'phi' operation ('in_d_0_0', ../layers_c/pointwise_conv2d.cpp:20) with incoming values : ('add_ln20', ../layers_c/pointwise_conv2d.cpp:20) [50]  (0 ns)
	'mul' operation ('mul_ln23', ../layers_c/pointwise_conv2d.cpp:23) [56]  (5.58 ns)
	'add' operation ('add_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [57]  (2.4 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:23) [60]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [61]  (3.25 ns)

 <State 7>: 11.2ns
The critical path consists of the following:
	'or' operation ('or_ln20', ../layers_c/pointwise_conv2d.cpp:20) [71]  (0 ns)
	'mul' operation ('mul_ln23_2', ../layers_c/pointwise_conv2d.cpp:23) [77]  (5.58 ns)
	'add' operation ('add_ln23_4', ../layers_c/pointwise_conv2d.cpp:23) [78]  (2.4 ns)
	'getelementptr' operation ('input_addr_49', ../layers_c/pointwise_conv2d.cpp:23) [81]  (0 ns)
	'load' operation ('input_load_1', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [82]  (3.25 ns)

 <State 8>: 11.2ns
The critical path consists of the following:
	'or' operation ('or_ln20_1', ../layers_c/pointwise_conv2d.cpp:20) [91]  (0 ns)
	'mul' operation ('mul_ln23_4', ../layers_c/pointwise_conv2d.cpp:23) [94]  (5.58 ns)
	'add' operation ('add_ln23_6', ../layers_c/pointwise_conv2d.cpp:23) [95]  (2.4 ns)
	'getelementptr' operation ('input_addr_50', ../layers_c/pointwise_conv2d.cpp:23) [98]  (0 ns)
	'load' operation ('input_load_2', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [99]  (3.25 ns)

 <State 9>: 13ns
The critical path consists of the following:
	'load' operation ('input_load_2', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [99]  (3.25 ns)
	'mul' operation ('mul_ln23_5', ../layers_c/pointwise_conv2d.cpp:23) [106]  (5.58 ns)
	'add' operation ('add_ln23_35', ../layers_c/pointwise_conv2d.cpp:23) [330]  (2.08 ns)
	'add' operation ('add_ln23_36', ../layers_c/pointwise_conv2d.cpp:23) [331]  (2.08 ns)

 <State 10>: 11.2ns
The critical path consists of the following:
	'or' operation ('or_ln20_5', ../layers_c/pointwise_conv2d.cpp:20) [159]  (0 ns)
	'mul' operation ('mul_ln23_12', ../layers_c/pointwise_conv2d.cpp:23) [162]  (5.58 ns)
	'add' operation ('add_ln23_14', ../layers_c/pointwise_conv2d.cpp:23) [163]  (2.4 ns)
	'getelementptr' operation ('input_addr_54', ../layers_c/pointwise_conv2d.cpp:23) [166]  (0 ns)
	'load' operation ('input_load_6', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [167]  (3.25 ns)

 <State 11>: 13ns
The critical path consists of the following:
	'load' operation ('input_load_6', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [167]  (3.25 ns)
	'mul' operation ('mul_ln23_13', ../layers_c/pointwise_conv2d.cpp:23) [174]  (5.58 ns)
	'add' operation ('add_ln23_38', ../layers_c/pointwise_conv2d.cpp:23) [333]  (2.08 ns)
	'add' operation ('add_ln23_39', ../layers_c/pointwise_conv2d.cpp:23) [334]  (2.08 ns)

 <State 12>: 11.2ns
The critical path consists of the following:
	'or' operation ('or_ln20_9', ../layers_c/pointwise_conv2d.cpp:20) [227]  (0 ns)
	'mul' operation ('mul_ln23_20', ../layers_c/pointwise_conv2d.cpp:23) [230]  (5.58 ns)
	'add' operation ('add_ln23_22', ../layers_c/pointwise_conv2d.cpp:23) [231]  (2.4 ns)
	'getelementptr' operation ('input_addr_58', ../layers_c/pointwise_conv2d.cpp:23) [234]  (0 ns)
	'load' operation ('input_load_10', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [235]  (3.25 ns)

 <State 13>: 13ns
The critical path consists of the following:
	'load' operation ('input_load_10', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [235]  (3.25 ns)
	'mul' operation ('mul_ln23_21', ../layers_c/pointwise_conv2d.cpp:23) [242]  (5.58 ns)
	'add' operation ('add_ln23_42', ../layers_c/pointwise_conv2d.cpp:23) [337]  (2.08 ns)
	'add' operation ('add_ln23_43', ../layers_c/pointwise_conv2d.cpp:23) [338]  (2.08 ns)

 <State 14>: 11.2ns
The critical path consists of the following:
	'or' operation ('or_ln20_13', ../layers_c/pointwise_conv2d.cpp:20) [295]  (0 ns)
	'mul' operation ('mul_ln23_28', ../layers_c/pointwise_conv2d.cpp:23) [298]  (5.58 ns)
	'add' operation ('add_ln23_30', ../layers_c/pointwise_conv2d.cpp:23) [299]  (2.4 ns)
	'getelementptr' operation ('input_addr_62', ../layers_c/pointwise_conv2d.cpp:23) [302]  (0 ns)
	'load' operation ('input_load_14', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [303]  (3.25 ns)

 <State 15>: 13ns
The critical path consists of the following:
	'load' operation ('input_load_14', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [303]  (3.25 ns)
	'mul' operation ('mul_ln23_29', ../layers_c/pointwise_conv2d.cpp:23) [310]  (5.58 ns)
	'add' operation ('add_ln23_45', ../layers_c/pointwise_conv2d.cpp:23) [340]  (2.08 ns)
	'add' operation ('add_ln23_46', ../layers_c/pointwise_conv2d.cpp:23) [341]  (2.08 ns)

 <State 16>: 4.15ns
The critical path consists of the following:
	'add' operation ('add_ln23_47', ../layers_c/pointwise_conv2d.cpp:23) [342]  (2.08 ns)
	'add' operation ('add_ln23_48', ../layers_c/pointwise_conv2d.cpp:23) [343]  (2.08 ns)

 <State 17>: 4.01ns
The critical path consists of the following:
	'phi' operation ('buffer_0_lcssa', ../layers_c/pointwise_conv2d.cpp:19) with incoming values : ('sext_ln19', ../layers_c/pointwise_conv2d.cpp:19) ('add_ln23_3', ../layers_c/pointwise_conv2d.cpp:23) ('add_ln23_48', ../layers_c/pointwise_conv2d.cpp:23) [347]  (0 ns)
	'select' operation ('select_ln27', ../layers_c/pointwise_conv2d.cpp:27) [350]  (0.754 ns)
	'store' operation ('store_ln30', ../layers_c/pointwise_conv2d.cpp:30) of variable 'zext_ln27', ../layers_c/pointwise_conv2d.cpp:27 on array 'output_r' [357]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
