                  TJA1046
                  Dual high-speed CAN transceiver with Standby mode
                  Rev. 3 ‚Äî 6 September 2017                                           Product data sheet
1. General description
              The TJA1046 is a dual high-speed CAN transceiver that provides two interfaces between
              a Controller Area Network (CAN) protocol controller and the physical two-wire CAN-bus. It
              is composed of two fully independent TJA1044GT transceivers. The transceivers are
              designed for high-speed CAN applications in the automotive industry, providing the
              differential transmit and receive capability to (a microcontroller with) a CAN protocol
              controller. The TJA1046 guarantees robust communication at data rates up to 5 Mbit/s as
              used in, for example, CAN FD networks
              The TJA1046 offers a feature set optimized for 12 V automotive applications and excellent
              ElectroMagnetic Compatibility (EMC) performance.
               Additionally, the TJA1046 features:
                ‚Ä¢ Ideal passive behavior to the CAN-bus when the supply voltage is off
                ‚Ä¢ A very low-current Standby mode with bus wake-up capability
                ‚Ä¢ Excellent EMC performance at speeds up to 500 kbit/s, even without a common mode
                   choke
              The HVSON package allows for more than 70 % PCB space saving compared with
              traditional SO packages. These features make the TJA1046 an excellent choice for
              networks containing more than one HS-CAN interface requiring a low-power mode with
              wake-up capability via the CAN-bus, especially for body and gateway control units.
              The TJA1046 implements the CAN physical layer as defined in ISO 11898-2:2016 and
              SAE J2284-1 to SAE J2284-5. Additional timing parameters defining loop delay symmetry
              are specified. This implementation enables reliable communication in the CAN FD fast
              phase at data rates up to 5 Mbit/s.
2. Features and benefits
          2.1 General
              ÔÅÆ Two fully independent TJA1044GT HS-CAN transceivers combined in a single
                  package
              ÔÅÆ Fully ISO 11898-2:2016 and SAE J2284-1 to SAE J2284-5 compliant
              ÔÅÆ Timing guaranteed for data rates up to 5 Mbit/s
              ÔÅÆ Improved TXD to RXD propagation delay of 210 ns
              ÔÅÆ Very low-current Standby mode with host and bus wake-up capability
              ÔÅÆ Optimized for use in 12 V automotive systems
              ÔÅÆ EMC performance satisfies 'Hardware Requirements for LIN, CAN and FlexRay
                  Interfaces in Automotive Applications‚Äô, Version 1.3, May 2012.


NXP Semiconductors                                                                                                                   TJA1046
                                                                               Dual high-speed CAN transceiver with Standby mode
                           ÔÅÆ Leadless HVSON14 package (3.0 mm ÔÇ¥ 4.5 mm) with improved Automated Optical
                               Inspection (AOI) capability
                           ÔÅÆ Can interface with 3.3 V and 5 V-supplied microcontrollers, provided the
                               microcontroller I/Os are 5 V tolerant.
                           ÔÅÆ AEC-Q100 qualified
                           ÔÅÆ Dark green product (halogen free and Restriction of Hazardous Substances (RoHS)
                               compliant)
                   2.2 Predictable and fail-safe behavior
                           ÔÅÆ   Functional behavior predictable under all supply conditions
                           ÔÅÆ   Transceivers disengage from bus when not powered (zero load)
                           ÔÅÆ   Transmit Data (TXD) and bus dominant time-out functions
                           ÔÅÆ   Internal biasing of TXDx and STBx input pins
                   2.3 Protection
                           ÔÅÆ   High ESD handling capability on the bus pins (8 kV IEC and HBM)
                           ÔÅÆ   Bus pins protected against transients in automotive environments
                           ÔÅÆ   Undervoltage detection on VCCx pins
                           ÔÅÆ   Thermally protected
3. Quick reference data
Table 1.    Quick reference data
 Symbol        Parameter                                      Conditions                                                 Min        Typ        Max            Unit
 VCC           supply voltage                                 on pins VCC1 and VCC2                                      4.75       -          5.25           V
 Vuvd(stb)     standby undervoltage detection                 on pins VCC1 and VCC2                                      3.5        4          4.3            V
               voltage
 ICC           supply current                                 per transceiver:
                                                                  Standby mode                                           -          10         15             ÔÅ≠A
                                                                  Normal mode; bus recessive                             2          5          10             mA
                                                                  Normal mode; bus dominant                              20         45         70             mA
 VESD          electrostatic discharge voltage                IEC 61000-4-2 on pins CANH1, CANH2,                        ÔÄ≠8         -          +8             kV
                                                              CANL1 and CANL2
 VCANH         voltage on pin CANH                            pins CANH1 and CANH2; limiting value                       ÔÄ≠42        -          +42            V
                                                              according to IEC60134
 VCANL         voltage on pin CANL                            pins CANL1 and CANL2; limiting value                       ÔÄ≠42        -          +42            V
                                                              according to IEC60134
 Tvj           virtual junction temperature                                                                              ÔÄ≠40        -          +150           ÔÇ∞C
TJA1046                                     All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                       Rev. 3 ‚Äî 6 September 2017                                                                              2 of 25


NXP Semiconductors                                                                                                                          TJA1046
                                                                             Dual high-speed CAN transceiver with Standby mode
4. Ordering information
Table 2.    Ordering information
 Type number        Package
                    Name           Description                                                                                                       Version
 TJA1046TK          HVSON14        plastic, thermal enhanced very thin small outline package; no leads;                                              SOT1086-2
                                   14 terminals; body 3 ÔÇ¥ 4.5 ÔÇ¥ 0.85 mm
5. Block diagram
                                                               9&&              9&&
                                                                                     
                                                                                                                     7-$
                              9&&                                                                        9&&
                                      7(03(5$785(
                                       3527(&7,21
                                                                               6/23(
                 7;'                         7,0(287
                                                                              &21752/                                            
                                                                                 $1'                                                     &$1+
                              9&&
                                                                               '5,9(5                                             
                                                                                                                                         &$1/
                                                02'(
                 67%                        &21752/
                                        08;$1'
                 5;'
                                           '5,9(5                             :$.(83
                                                                                ),/7(5
                              9&&                                                                        9&&
                                      7(03(5$785(
                                       3527(&7,21
                                                                               6/23(
                 7;'                         7,0(287
                                                                              &21752/                                            
                                                                                 $1'                                                     &$1+
                              9&&
                                                                               '5,9(5                                              
                                                                                                                                         &$1/
                                                02'(
                 67%                        &21752/
                                        08;$1'
                 5;'
                                           '5,9(5                             :$.(83
                                                                                ),/7(5
                                                                                      
                                                                                                                          DDD
                                                               *1'              *1'
  Fig 1.  Block diagram
TJA1046                                   All information provided in this document is subject to legal disclaimers.           ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                     Rev. 3 ‚Äî 6 September 2017                                                                                        3 of 25


NXP Semiconductors                                                                                                                            TJA1046
                                                                             Dual high-speed CAN transceiver with Standby mode
6. Pinning information
                   6.1 Pinning
                                                              WHUPLQDO
                                                              LQGH[DUHD
                                                                         7;'                                             67%
                                                                       *1'                                               &$1+
                                                                         9&&                                             &$1/
                                                                        5;'                      7-$                  67%
                                                                         7;'                                             &$1+
                                                                       *1'                                                 &$1/
                                                                         9&&                                               5;'
                                                                                                                   DDD
                                                                                          7UDQVSDUHQWWRSYLHZ
                         Fig 2.   Pin configuration diagram
                   6.2 Pin description
                       Table 3.     Pin description
                        Symbol        Pin      Description
                        TXD1          1        transmit data input 1
                        GND1[1]       2        transceiver ground 1
                        VCC1          3        transceiver supply voltage 1
                        RXD1          4        receive data output 1; reads out data from the bus lines 1
                        TXD2          5        transmit data input 2
                        GND2[1]       6        transceiver ground 2
                        VCC2          7        transceiver supply voltage 2
                        RXD2          8        receive data output 2; reads out data from the bus lines 2
                        CANL2         9        LOW-level CAN-bus line 2
                        CANH2         10       HIGH-level CAN-bus line 2
                        STB2          11       Standby mode control input 2
                        CANL1         12       LOW-level CAN-bus line 1
                        CANH1         13       HIGH-level CAN-bus line 1
                        STB1          14       Standby mode control input 1
                       [1]  HVSON14 package die supply ground is connected to both the GNDx pins and the exposed center pad.
                            The GNDx pins must be connected together externally in the application and soldered to board ground. For
                            enhanced thermal and electrical performance, it is recommended that the exposed center pad also be
                            soldered to board ground.
TJA1046                                   All information provided in this document is subject to legal disclaimers.             ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                     Rev. 3 ‚Äî 6 September 2017                                                                                          4 of 25


NXP Semiconductors                                                                                                                       TJA1046
                                                                                Dual high-speed CAN transceiver with Standby mode
7. Functional description
                   7.1 Operating modes
                       The TJA1046 supports two operating modes per transceiver, Normal and Standby. The
                       operating mode is selected independently for each transceiver via pins STB1 and STB2.
                       See Table 4 for a description of the operating modes under normal supply conditions.
                       Table 4.       Operating modes
                        Mode        Inputs                                                          Outputs
                                    Pin STB1/STB2 Pin TXD1/TXD2 CAN driver                                              Pin RXD1/RXD2
                        Normal      LOW                            LOW                              dominant            LOW
                                                                   HIGH                             recessive           LOW when bus dominant
                                                                                                                        HIGH when bus recessive
                        Standby HIGH                               x[1]                             biased to ground follows BUS when wake-up
                                                                                                                        detected
                                                                                                                        HIGH when no wake-up detected
                       [1]   ‚Äòx‚Äô = don‚Äôt care
                7.1.1 Normal mode
                       A LOW level on pin STBx selects Normal mode. In this mode, the enabled transceiver can
                       transmit and receive data via the bus lines CANHx and CANLx (see Figure 1 for the block
                       diagram). The differential receiver converts the analog data on the bus lines into digital
                       data which is output on pin RXDx. The slopes of the output signals on the bus lines are
                       controlled internally and are optimized in a way that guarantees the lowest possible EME.
                7.1.2 Standby mode
                       A HIGH level on pin STBx selects Standby mode. In Standby mode, the enabled
                       transceiver cannot transmit or correctly receive data via the bus lines. The transmitter and
                       Normal-mode receiver blocks are switched off to reduce supply current, and only a
                       low-power differential receiver monitors the bus lines for activity.
                       In Standby mode, the bus lines are biased to ground to minimize the system supply
                       current. The low-power receiver is supplied from VCCX and is able to detect CAN-bus
                       activity. Pin RXDx follows the bus after a wake-up request has been detected. A transition
                       to Normal mode is triggered when STBx is forced LOW.
                   7.2 Remote wake-up (via the CAN-bus)
                       The CAN transceivers contain separate wake-up circuits that operate independently of
                       each other. When a dedicated wake-up pattern (specified in ISO 11898-2: 2016) is
                       detected on the bus, the associated transceiver wakes up from Standby mode. This
                       filtering helps avoid spurious wake-up events. A spurious wake-up sequence could be
                       triggered by, for example, a dominant clamped bus or by dominant phases generated by
                       noise or spikes on the bus.
                       The wake-up pattern consists of:
                          ‚Ä¢ a dominant phase of at least twake(busdom) followed by
                          ‚Ä¢ a recessive phase of at least twake(busrec) followed by
TJA1046                                      All information provided in this document is subject to legal disclaimers.     ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                        Rev. 3 ‚Äî 6 September 2017                                                                                  5 of 25


NXP Semiconductors                                                                                                                                  TJA1046
                                                                                     Dual high-speed CAN transceiver with Standby mode
                                ‚Ä¢ a dominant phase of at least twake(busdom)
                             Dominant or recessive bits inserted between these phases that are shorter than
                             twake(busdom) and twake(busrec), respectively, are ignored
                             The complete dominant-recessive-dominant pattern must be received within tto(wake)bus to
                             be recognized as a valid wake-up pattern (see Figure 3). Otherwise, the internal wake-up
                             logic is reset. The complete wake-up pattern will then need to be retransmitted to trigger a
                             wake-up event. Pin RXDx remains HIGH until the wake-up event has been triggered.
                             After a wake-up sequence has been detected, the transceiver will remain in Standby
                             mode with the bus signals reflected on RXDx. Note that dominant or recessive phases
                             lasting less than tfltr(wake)bus will not be detected by the low-power differential receiver and
                             will not be reflected on RXDx in Standby mode.
                             A wake-up event is not flagged on RXDx if any of the following events occurs while a valid
                             wake-up pattern is being received:
                                ‚Ä¢ The transceiver switches to Normal mode
                                ‚Ä¢ The complete wake-up pattern was not received within tto(wake)bus
                                ‚Ä¢ A VCC undervoltage is detected (VCC < Vuvd(stb); see Section 7.3.3)
                             If any of these events occur while a wake sequence is being received, the internal
                             wake-up logic is reset. The complete wake-up sequence will then need to be
                             retransmitted to trigger a wake-up event.
    &$1+
               92 GLI
     &$1/
          WZDNH EXVGRP   WZDNH EXVUHF  WZDNH EXVGRP            WIOWU ZDNH EXV          WIOWU ZDNH EXV       WWIOWU ZDNH EXV WIOWU ZDNH EXV     WWIOWU ZDNH EXV
      5;'
                        ¬îWWR ZDNH EXV                                                                                                                               DDD
  Fig 3.    Wake-up timing
                      7.3 Fail-safe features
                   7.3.1 TXD dominant time-out function
                             A 'TXD dominant time-out' timer is started when pin TXDx goes LOW. If the LOW state on
                             this pin persists for longer than tto(dom)TXD, the transmitter is disabled, releasing the bus
                             lines to recessive state. This function prevents a hardware and/or software application
                             failure from driving the bus lines to a permanent dominant state (blocking all network
                             communications). The TXD dominant time-out timer is reset when pin TXDx is set HIGH.
TJA1046                                           All information provided in this document is subject to legal disclaimers.          ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                             Rev. 3 ‚Äî 6 September 2017                                                                                       6 of 25


NXP Semiconductors                                                                                                              TJA1046
                                                                           Dual high-speed CAN transceiver with Standby mode
                      The TXD dominant time-out time also defines the minimum possible bit rate of
                      approximately 25 kbit/s. Each of the transceivers in the TJA1046 has its own TXD
                      dominant time-out timer. The two timers operate independently of each other.
                7.3.2 Internal biasing of TXDx and STBx input pins
                      Pins TXDx and STBx have internal pull-ups to VCCx to ensure a safe, defined state in case
                      they are left floating. Pull-up currents flow in these pins in all states; both pins should be
                      held HIGH in Standby mode to minimize supply current.
                7.3.3 Undervoltage detection on pins VCCx
                      The TJA1046 features two fully independent supply voltages. If VCCx drops below the
                      standby undervoltage detection level, Vuvd(stb), the transceiver switches to Standby mode.
                      The logic state of pin STBx is ignored until VCCx has recovered. A LOW level on TXDx is
                      also ignored. This precaution prevents the bus being driven dominant while VCCx is
                      recovering. TXDx will continue to be ignored until a HIGH level (bus recessive) is
                      detected.
                      If VCCx drops below the switch-off undervoltage detection level, Vuvd(swoff), the transceiver
                      switches off and disengages from the bus (zero load; bus pins floating) until VCCx has
                      recovered.
                      Each of the transceivers in the TJA1046 has its own undervoltage protection circuit. The
                      two circuits operate independently of each other.
                7.3.4 Overtemperature protection
                      The output drivers are protected against overtemperature conditions. If the virtual junction
                      temperature exceeds the shutdown junction temperature, Tj(sd), both output drivers are
                      disabled. When the virtual junction temperature drops below Tj(sd) again, the output
                      drivers recover independently once TXDx has been reset to HIGH. Including the TXDx
                      condition prevents output driver oscillation due to small variations in temperature. Each of
                      the transceivers in the TJA1046 has its own temperature protection circuit. The two
                      circuits operate independently of each other.
TJA1046                                 All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                   Rev. 3 ‚Äî 6 September 2017                                                                              7 of 25


NXP Semiconductors                                                                                                                            TJA1046
                                                                                      Dual high-speed CAN transceiver with Standby mode
8. Limiting values
Table 5.       Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages are referenced to GND.
 Symbol           Parameter                                Conditions                                                              Min            Max                     Unit
 Vx               voltage on pin   x[1]                    on pins CANH1, CANL1, CANH2, CANL2                                      ÔÄ≠42            +42                     V
                                                           on pins VCC1, VCC2                                                      ÔÄ≠0.3           +7                      V
                                                           on any other pin                                                   [2]  ÔÄ≠0.3           VCC + 0.3               V
 V(CANH-CANL) voltage between pin CANH                                                                                             ÔÄ≠27            +27                     V
                  and pin CANL
 Vtrt             transient voltage                        on pins CANH1, CANL1, CANH2, CANL2                                 [3]
                                                              pulse 1                                                              ÔÄ≠100           -                       V
                                                              pulse 2a                                                             -              75                      V
                                                              pulse 3a                                                             ÔÄ≠150           -                       V
                                                              pulse 3b                                                             -              100                     V
 VESD             electrostatic discharge                  IEC 61000-4-2 (150 pF, 330 ÔÅó)                                      [4]
                  voltage                                     on pins CANH1, CANL1, CANH2, CANL2                                   ÔÄ≠8             +8                      kV
                                                           Human Body Model (HBM); 100 pF, 1.5 kÔÅó                             [5]
                                                              on pins CANH1, CANL1, CANH2, CANL2                                   ÔÄ≠8             +8                      kV
                                                              on any other pin                                                     ÔÄ≠4             +4                      kV
                                                           Machine Model (MM); 200 pF, 0.75 ÔÅ≠H, 10 ÔÅó                          [6]
                                                              on any pin                                                           ÔÄ≠200           +200                    V
                                                           Charged Device Model (CDM); field Induced                          [7]
                                                           charge; 4 pF
                                                              on corner pins                                                       ÔÄ≠750           +750                    V
                                                              on any other pin                                                     ÔÄ≠500           +500                    V
 Tvj              virtual junction temperature                                                                                [8]  ÔÄ≠40            +150                    ÔÇ∞C
 Tstg             storage temperature                                                                                              ÔÄ≠55            +150                    ÔÇ∞C
[1]   The device can sustain voltages up to the specified values over the product lifetime, provided applied voltages (including transients)
      never exceed these values.
[2]   Maximum voltage should never exceed 7 V.
[3]   According to IEC TS 62228 (2007), Section 4.2.4; parameters for standard pulses defined in ISO7637 part 2: 2004-06.
[4]   According to IEC TS 62228 (2007), Section 4.3; DIN EN 61000-4-2.
[5]   According to AEC-Q100-002.
[6]   According to AEC-Q100-003.
[7]   According to AEC-Q100-011 Rev-C1. The classification level is C4B.
[8]   In accordance with IEC 60747-1. An alternative definition of virtual junction temperature is: Tvj = Tamb + P ÔÇ¥ Rth(vj-a), where Rth(vj-a) is a
      fixed value to be used for the calculation of Tvj. The rating for Tvj limits the allowable combinations of power dissipation (P) and ambient
      temperature (Tamb).
TJA1046                                            All information provided in this document is subject to legal disclaimers.    ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                              Rev. 3 ‚Äî 6 September 2017                                                                                 8 of 25


NXP Semiconductors                                                                                                                               TJA1046
                                                                                   Dual high-speed CAN transceiver with Standby mode
9. Thermal characteristics
Table 6.       Thermal characteristics
 Symbol         Parameter                                                             Conditions                                                     Value                 Unit
 Rth(j-a)       thermal resistance from junction to ambient                           dual-layer board                                         [1]   76                    K/W
                                                                                      four-layer board                                         [2]   46                    K/W
[1]   According to JEDEC JESD51-2, JESD51-3 and JESD51-5 at natural convection on 1s board with thermal via array under the exposed
      pad connected to the second copper layer.
[2]   According to JEDEC JESD51-2, JESD51-5 and JESD51-7 at natural convection on 2s2p board. Board with two inner copper layers
      (thickness: 35 ÔÅ≠m) and thermal via array under the exposed pad connected to the first inner copper layer.
10. Static characteristics
Table 7.       Static characteristics
Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; VCC = 4.75 V to 5.25 V; RL = 60 ÔÅó; CL = 100 pF unless specified otherwise; All voltages are defined
with respect to ground. Positive currents flow into the IC.[1]
 Symbol             Parameter                    Conditions                                                                    Min        Typ           Max                   Unit
 Supply; pins VCC1 and VCC2
 VCC                supply voltage                                                                                             4.75       -             5.25                  V
 Vuvd(stb)          standby undervoltage                                                                                       3.5        4             4.3                   V
                    detection voltage
 Vuvd(swoff)        switch-off undervoltage                                                                                    1.3        2.4           3.4                   V
                    detection voltage
 ICC                supply current               per transceiver:
                                                       Standby mode; VTXDx = VCC                                               -          10            15                    ÔÅ≠A
                                                       Normal mode; recessive; VTXDx = VCC                                     2          5             10                    mA
                                                       Normal mode; dominant; VTXDx = 0 V                                      20         45            70                    mA
                                                       Normal mode; dominant; VTXDx = 0 V;                                     2          80            110                   mA
                                                       short circuit on bus lines;
                                                       ÔÄ≠3 V ÔÄºÔÄ†ÔÄ®VCANH = VCANL) ÔÄº +18 V
 Standby mode control input; pins STB1 and STB2
 VIH                HIGH-level input voltage                                                                                   2          -             VCC + 0.3 V
 VIL                LOW-level input voltage                                                                                    ÔÄ≠0.3       -             0.8                   V
 IIH                HIGH-level input current     per transceiver; VSTBx = VCC                                                  ÔÄ≠1         -             +1                    ÔÅ≠A
 IIL                LOW-level input current      per transceiver; VSTBx = 0 V                                                  ÔÄ≠15        -             ÔÄ≠1                    ÔÅ≠A
 CAN transmit data input; pins TXD1 and TXD2
 VIH                HIGH-level input voltage                                                                                   2          -             VCC + 0.3 V
 VIL                LOW-level input voltage                                                                                    ÔÄ≠0.3       -             0.8                   V
 IIH                HIGH-level input current     per transceiver; VTXDx = VCCx                                                 ÔÄ≠5         -             +5                    ÔÅ≠A
 IIL                LOW-level input current      per transceiver; VTXDx = 0 V                                                  ÔÄ≠260       ÔÄ≠150          ÔÄ≠70                   ÔÅ≠A
 Ci                 input capacitance                                                                                      [2] -          5             10                    pF
 CAN receive data output; pins RXD1 and RXD2
 IOH                HIGH-level output            per transceiver; VRXDx = VCCx ÔÄ≠ 0.4 V                                         ÔÄ≠8         ÔÄ≠3            ÔÄ≠1                    mA
                    current
TJA1046                                         All information provided in this document is subject to legal disclaimers.          ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                           Rev. 3 ‚Äî 6 September 2017                                                                                       9 of 25


NXP Semiconductors                                                                                                                            TJA1046
                                                                                Dual high-speed CAN transceiver with Standby mode
Table 7.     Static characteristics ‚Ä¶continued
Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; VCC = 4.75 V to 5.25 V; RL = 60 ÔÅó; CL = 100 pF unless specified otherwise; All voltages are defined
with respect to ground. Positive currents flow into the IC.[1]
 Symbol          Parameter                    Conditions                                                                    Min        Typ           Max                   Unit
 IOL             LOW-level output current per transceiver; VRXDx = 0.4 V; bus                                               1          -             12                    mA
                                              dominant
 Bus lines; pins CANH1, CANL1, CANH2 and CANL2
 VO(dom)         dominant output voltage      VTXDx = 0 V; t < tto(dom)TXD
                                                    pin CANHx; RL = 50 ÔÅó to 65 ÔÅó                                            2.75       3.5           4.5                   V
                                                    pin CANLx; RL = 50 ÔÅó to 65 ÔÅó                                            0.5        1.5           2.25                  V
 Vdom(TX)sym     transmitter dominant         Vdom(TX)sym = VCCx ÔÄ≠ VCANHx ÔÄ≠ VCANLx                                          ÔÄ≠400       -             +400                  mV
                 voltage symmetry
 VTXsym          transmitter voltage          VTXsym = VCANHx + VCANLx;                                                 [2] 0.9VCC -                 1.1VCC                V
                 symmetry                     fTXD = 250 kHz, 1 MHz and 2.5 MHz;                                        [3]
                                              CSPLIT = 4.7 nF
 VO(dif)         differential output voltage dominant; Normal mode;
                                              VTXDx = 0 V; t < tto(dom)TXD
                                                    RL = 50 ÔÅóÔÄ†to 65 ÔÅó                                                       1.5        -             3                     V
                                                    RL = 45 ÔÅóÔÄ†to 70 ÔÅó                                                       1.4        -             3.3                   V
                                                    RL = 2240 ÔÅó                                                             1.5        -             5                     V
                                              recessive; no load
                                                    Normal mode: VTXDx = VCCx                                               ÔÄ≠50        -             +50                   mV
                                                    Standby mode                                                            ÔÄ≠0.2       -             +0.2                  V
 VO(rec)         recessive output voltage     Normal mode; VTXDx = VCC; no load                                             2          0.5VCC 3                            V
                                              Standby mode; no load                                                         ÔÄ≠0.1       -             +0.1                  V
 Vth(RX)dif      differential receiver        ÔÄ≠12 V ÔÇ£ VCANLx ÔÇ£ +12 V;
                 threshold voltage            ÔÄ≠12 V ÔÇ£ VCANHx ÔÇ£ +12 V
                                                    Normal mode                                                             0.5        -             0.9                   V
                                                    Standby mode                                                            0.4        -             1.15                  V
 Vrec(RX)        receiver recessive           ÔÄ≠12 V ÔÇ£ VCANL ÔÇ£ +12 V;
                 voltage                      ÔÄ≠12 V ÔÇ£ VCANH ÔÇ£ +12 V
                                                    Normal mode                                                             ÔÄ≠4         -             0.5                   V
                                                    Standby mode                                                            ÔÄ≠4         -             0.4                   V
 Vdom(RX)        receiver dominant            ÔÄ≠12 V ÔÇ£ VCANL ÔÇ£ +12 V;
                 voltage                      ÔÄ≠12 V ÔÇ£ VCANH ÔÇ£ +12 V
                                                    Normal mode                                                             0.9        -             9.0                   V
                                                    Standby mode                                                            1.15       -             9.0                   V
 Vhys(RX)dif     differential receiver        ÔÄ≠12 V ÔÇ£ VCANL ÔÇ£ +12 V;                                                        50         -             300                   mV
                 hysteresis voltage           ÔÄ≠12 V ÔÇ£ VCANH ÔÇ£ +12 V; Normal mode
 IO(sc)dom       dominant short-circuit       per transceiver; VTXDx = 0 V;
                 output current               t < tto(dom)TXD; VCC = 5 V
                                                    pin CANHx; VCANHx = ÔÄ≠15 V to +40 V                                      ÔÄ≠100       ÔÄ≠70           ÔÄ≠40                   mA
                                                    pin CANLx; VCANLx = ÔÄ≠15 V to +40 V                                      40         70            100                   mA
 IO(sc)rec       recessive short-circuit      per transceiver; Normal mode;                                                 ÔÄ≠5         -             +5                    mA
                 output current               VCANHx = VCANLx = ÔÄ≠27 V to +32 V;
                                              VTXDx = VCC;
TJA1046                                      All information provided in this document is subject to legal disclaimers.          ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                        Rev. 3 ‚Äî 6 September 2017                                                                                     10 of 25


NXP Semiconductors                                                                                                                               TJA1046
                                                                                    Dual high-speed CAN transceiver with Standby mode
Table 7.       Static characteristics ‚Ä¶continued
Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; VCC = 4.75 V to 5.25 V; RL = 60 ÔÅó; CL = 100 pF unless specified otherwise; All voltages are defined
with respect to ground. Positive currents flow into the IC.[1]
 Symbol             Parameter                     Conditions                                                                    Min       Typ           Max                   Unit
 IL                 leakage current               per transceiver; VCC = 0 V or VCC                                             ÔÄ≠5        -             +5                    ÔÅ≠A
                                                  shorted to GND via 47 kÔÅó;
                                                  VCANHx = VCANLx = 5 V
 Ri                 input resistance              ÔÄ≠2 V ÔÇ£ VCANL ÔÇ£ +7 V;                                                      [2] 9         15            28                    kÔÅó
                                                  ÔÄ≠2 V ÔÇ£ VCANH ÔÇ£ +7 V
 ÔÅÑRi                input resistance              0 V ÔÇ£ VCANL ÔÇ£ +5 V;                                                       [2] ÔÄ≠3        -             +3                    %
                    deviation                     0 V ÔÇ£ VCANH ÔÇ£ +5 V
 Ri(dif)            differential input            ÔÄ≠2 V ÔÇ£ VCANL ÔÇ£ +7 V;                                                      [2] 19        30            52                    kÔÅó
                    resistance                    ÔÄ≠2 V ÔÇ£ VCANH ÔÇ£ +7 V
 Ci(cm)             common-mode input                                                                                       [2] -         -             20                    pF
                    capacitance
 Ci(dif)            differential input                                                                                      [2] -         -             10                    pF
                    capacitance
 Temperature detection
 Tj(sd)             shutdown junction                                                                                       [2] -         185           -                     ÔÇ∞C
                    temperature
[1]   All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to
      cover the specified temperature and power supply voltage range.
[2]   Not tested in production; guaranteed by design.
[3]   The test circuit used to measure the bus output voltage symmetry (which includes CSPLIT) is shown in Figure 8.
TJA1046                                          All information provided in this document is subject to legal disclaimers.         ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                            Rev. 3 ‚Äî 6 September 2017                                                                                    11 of 25


NXP Semiconductors                                                                                                                             TJA1046
                                                                                      Dual high-speed CAN transceiver with Standby mode
11. Dynamic characteristics
Table 8.         Dynamic characteristics
Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; VCC = 4.75 V to 5.25 V; RL = 60 ÔÅó; CL = 100 pF unless specified otherwise. All voltages are defined
with respect to ground. All values are specified per transceiver.[1]
 Symbol              Parameter                                              Conditions                                            Min        Typ          Max               Unit
 Transceiver timing; pins CANH1, CANH2, CANL1, CANL2, TXD1, TXD2, RXD1 and RXD2; see Figure 7 and Figure 4
 td(TXD-busdom)      delay time from TXD to bus dominant                    Normal mode                                           -          65           -                 ns
 td(TXD-busrec)      delay time from TXD to bus recessive                   Normal mode                                           -          90           -                 ns
 td(busdom-RXD) delay time from bus dominant to RXD                         Normal mode                                           -          60           -                 ns
 td(busrec-RXD)      delay time from bus recessive to RXD                   Normal mode                                           -          65           -                 ns
 td(TXDL-RXDL)       delay time from TXD LOW to RXD                         Normal mode                                           50         -            210               ns
                     LOW                                                    Normal mode; RL = 120 ÔÅó;                          [2] -          -            300               ns
                                                                            CL = 200 pF
 td(TXDH-RXDH)       delay time from TXD HIGH to RXD                        Normal mode                                           50         -            210               ns
                     HIGH                                                   Normal mode; RL = 120 ÔÅó;                          [2] -          -            300               ns
                                                                            CL = 200 pF
 tbit(bus)           transmitted recessive bit width                        tbit(TXD) = 500 ns                                [3] 435        -            530               ns
                                                                            tbit(TXD) = 200 ns                                [3] 155        -            210               ns
 tbit(RXD)           bit time on pin RXD                                    tbit(TXD) = 500 ns                                [3] 400        -            550               ns
                                                                            tbit(TXD) = 200 ns                                [3] 120        -            220               ns
 ÔÅÑtrec               receiver timing symmetry                               tbit(TXD) = 500 ns                                    ÔÄ≠65        -            +40               ns
                                                                            tbit(TXD) = 200 ns                                    ÔÄ≠45        -            +15               ns
 tto(dom)TXD         TXD dominant time-out time                             VTXDx = 0 V; Normal mode                              0.8        3            6.5               ms
 td(stb-norm)        standby to normal mode delay time                                                                            7          25           47                ÔÅ≠s
 twake(busdom)       bus dominant wake-up time                              Standby mode                                          0.5        -            3                 ÔÅ≠s
 twake(busrec)       bus recessive wake-up time                             Standby mode                                          0.5        -            3                 ÔÅ≠s
 tto(wake)bus        bus wake-up time-out time                              Standby mode                                          0.8        3            6.5               ms
 tfltr(wake)bus      bus wake-up filter time                                Standby mode                                          0.5        1            3                 ÔÅ≠s
[1]     All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to
        cover the specified temperature and power supply voltage range.
[2]     Not tested in production; guaranteed by design.
[3]     See Figure 5.
TJA1046                                            All information provided in this document is subject to legal disclaimers.     ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                              Rev. 3 ‚Äî 6 September 2017                                                                                12 of 25


NXP Semiconductors                                                                                                                         TJA1046
                                                                         Dual high-speed CAN transceiver with Standby mode
                                                                                                                                                         +,*+
                                                                                                                 
                     7;'
                                                
                                                                                                                                                         /2:
                     &$1+
                     &$1/
                                                                                                                                                         GRPLQDQW
                                                                                                                                  9
                     92 GLI
                                                                                                                               9
                                                                                                                                                         UHFHVVLYH
                                                                                                                                                         +,*+
                                                                                                                                           
                     5;'
                                                                            
                                                                                                                                                         /2:
                        WG 7;'EXVGRP                                                         WG 7;'EXVUHF
                                                                            WG EXVGRP5;'                                                  WG EXVUHF5;'
                                                WG 7;'/5;'/                                                      WG 7;'+5;'+
                                                                                                                                                        DDD
                   Fig 4.     CAN transceiver timing diagram
                                                                                                                 
                    7;'[
                                                                                                                                     
                                                                             [WELW 7;'
                                                                                                                           WELW 7;'
                    92 GLI                                                                                                                     9
                                                                                                                       9
                                                                                                                                  WELW EXV
                                                                                                                                   
                    5;'[
                                                                                                                                                             
                                                                                                                                              WELW 5;'
                                                                                                                                                          DDD
                   Fig 5.     CAN FD timing definitions according to ISO 11898-2:2016
TJA1046                               All information provided in this document is subject to legal disclaimers.           ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                 Rev. 3 ‚Äî 6 September 2017                                                                                      13 of 25


NXP Semiconductors                                                                                                                    TJA1046
                                                                         Dual high-speed CAN transceiver with Standby mode
12. Application information
                12.1 Application diagram
                             %$7                    9
                                                                         
                                                                                         9&&                  9&&
                                                              &$1+
                                                                                                                    67%                  9''
                                                                                                                              3[[
                                                                                                                    67%
                                                                                                                              3\\
                                                                                                                    7;'
                                                                                                                              7;         0,&52
                                                                                                                    5;'             &21752//(5
                                                                                                                              5;
                                                              &$1/
                                                                                          7-$                   7;'
                                                                                                                              7;
                                                              &$1+                                                 5;'
                                                                                                                              5;
                                                                                                                                         *1'
                                                                                                                    *1'
                                                                                                                    *1'
                                                              &$1/
                                                                                                                                              DDD
                           (1) Optional, depends on regulator.
                      Fig 6.   Typical application with a 5 V microcontroller.
                12.2 Application hints
                     Further information on the application of the TJA1046 can be found in NXP application
                     hints AH1308 ‚ÄòApplication Hints - Standalone high speed CAN transceivers Mantis
                     TJA1044/TJA1057 and Dual-Mantis TJA1046‚Äô.
TJA1046                               All information provided in this document is subject to legal disclaimers.         ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                 Rev. 3 ‚Äî 6 September 2017                                                                                    14 of 25


NXP Semiconductors                                                                                                                         TJA1046
                                                                          Dual high-speed CAN transceiver with Standby mode
13. Test information
                                        9
                                                         ¬ó)          Q)
                                                                                   9&&          9&&
                                                                                                                  &$1+
                                                       7;'
                                                                                                                           5/           &/
                                                       7;'                                                                »ç         S)
                                                                                                                  &$1/
                                                      5;'                     7-$
                                                                                                                  &$1+
                                                     S)
                                                                                                                           5/           &/
                                                      5;'                                                                 »ç         S)
                                                                                                                  &$1/
                                                     S)
                                                                      *1'          *1'         67%         67%
                                                                                                                           DDD
                       Fig 7.  CAN transceiver timing test circuit
                                                                                                       9&&[
                                                                                                   
                                                                  7;'[                                                    &$1+[
                                                                                                                 
                                    I N+]                                                                                              »ç
                                        0+]RU
                                         0+]
                                                                                              7-$
                                                                                                                            &63/,7
                                                                                                                              Q)
                                                                                                                                              »ç
                                                                  5;'[                                                    &$1/[
                                                                                                                  
                                                                                                   
                                                                                                       *1'[
                                                                                                                                      DDD
                       Fig 8.  Test circuit for measuring transceiver driver symmetry
                13.1 Quality information
                     This product has been qualified in accordance with the Automotive Electronics Council
                     (AEC) standard Q100 Rev-G - Failure mechanism based stress test qualification for
                     integrated circuits, and is suitable for use in automotive applications.
TJA1046                                All information provided in this document is subject to legal disclaimers.             ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                  Rev. 3 ‚Äî 6 September 2017                                                                                        15 of 25


NXP Semiconductors                                                                                                                                 TJA1046
                                                                                   Dual high-speed CAN transceiver with Standby mode
14. Package outline
   +9621SODVWLFWKHUPDOHQKDQFHGYHU\WKLQVPDOORXWOLQHSDFNDJHQROHDGV
   WHUPLQDOVERG\[[PP                                                                                                                           627
                            ;
                                              '                                     %     $
                                                                                          (                      $
                                                                                                                       $
                                                                                                                                                                F
                   WHUPLQDO
                   LQGH[DUHD
                                                                                                                                  GHWDLO;
                                              H
                   WHUPLQDO                                                                                                                   &
                   LQGH[DUHD                                                          Y       & $ %
                                    H                            E
                                                                                       Z       &                            \ &                     \
                                                                       
                           /
                                                                                     N
                          (K
                                                                      
                                             'K
                                                                                                                   PP
     'LPHQVLRQV                                                                    VFDOH
         8QLW        $    $   E      F  '    'K        (       (K         H        H       N         /         Y        Z   \   \
            PD[                                           
       PP   QRP                                                  
            PLQ                                                   
                                                                                                                                                                     VRW
          2XWOLQH                                        5HIHUHQFHV                                                             (XURSHDQ
                                                                                                                                                            ,VVXHGDWH
          YHUVLRQ              ,(&            -('(&                          -(,7$                                               SURMHFWLRQ
                                                                                                                                                             
        627                        02                           
                                                                                                                                                             
Fig 9.     Package outline SOT1086-2 (HVSON14)
TJA1046                                         All information provided in this document is subject to legal disclaimers.            ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                           Rev. 3 ‚Äî 6 September 2017                                                                                       16 of 25


NXP Semiconductors                                                                                                             TJA1046
                                                                          Dual high-speed CAN transceiver with Standby mode
15. Handling information
                     All input and output pins are protected against ElectroStatic Discharge (ESD) under
                     normal handling. When handling ensure that the appropriate precautions are taken as
                     described in JESD625-A or equivalent standards.
16. Soldering of SMD packages
                     This text provides a very brief insight into a complex technology. A more in-depth account
                     of soldering ICs can be found in Application Note AN10365 ‚ÄúSurface mount reflow
                     soldering description‚Äù.
                16.1 Introduction to soldering
                     Soldering is one of the most common methods through which packages are attached to
                     Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both
                     the mechanical and the electrical connection. There is no single soldering method that is
                     ideal for all IC packages. Wave soldering is often preferred when through-hole and
                     Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not
                     suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high
                     densities that come with increased miniaturization.
                16.2 Wave and reflow soldering
                     Wave soldering is a joining technology in which the joints are made by solder coming from
                     a standing wave of liquid solder. The wave soldering process is suitable for the following:
                       ‚Ä¢ Through-hole components
                       ‚Ä¢ Leaded or leadless SMDs, which are glued to the surface of the printed circuit board
                     Not all SMDs can be wave soldered. Packages with solder balls, and some leadless
                     packages which have solder lands underneath the body, cannot be wave soldered. Also,
                     leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered,
                     due to an increased probability of bridging.
                     The reflow soldering process involves applying solder paste to a board, followed by
                     component placement and exposure to a temperature profile. Leaded packages,
                     packages with solder balls, and leadless packages are all reflow solderable.
                     Key characteristics in both wave and reflow soldering are:
                       ‚Ä¢  Board specifications, including the board finish, solder masks and vias
                       ‚Ä¢  Package footprints, including solder thieves and orientation
                       ‚Ä¢  The moisture sensitivity level of the packages
                       ‚Ä¢  Package placement
                       ‚Ä¢  Inspection and repair
                       ‚Ä¢  Lead-free soldering versus SnPb soldering
                16.3 Wave soldering
                     Key characteristics in wave soldering are:
TJA1046                                All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                  Rev. 3 ‚Äî 6 September 2017                                                                            17 of 25


NXP Semiconductors                                                                                                                    TJA1046
                                                                          Dual high-speed CAN transceiver with Standby mode
                       ‚Ä¢ Process issues, such as application of adhesive and flux, clinching of leads, board
                          transport, the solder wave parameters, and the time during which components are
                          exposed to the wave
                       ‚Ä¢ Solder bath specifications, including temperature and impurities
                16.4 Reflow soldering
                     Key characteristics in reflow soldering are:
                       ‚Ä¢ Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to
                          higher minimum peak temperatures (see Figure 10) than a SnPb process, thus
                          reducing the process window
                       ‚Ä¢ Solder paste printing issues including smearing, release, and adjusting the process
                          window for a mix of large and small components on one board
                       ‚Ä¢ Reflow temperature profile; this profile includes preheat, reflow (in which the board is
                          heated to the peak temperature) and cooling down. It is imperative that the peak
                          temperature is high enough for the solder to make reliable solder joints (a solder paste
                          characteristic). In addition, the peak temperature must be low enough that the
                          packages and/or boards are not damaged. The peak temperature of the package
                          depends on package thickness and volume and is classified in accordance with
                          Table 9 and 10
                     Table 9.    SnPb eutectic process (from J-STD-020D)
                      Package thickness (mm)                   Package reflow temperature (ÔÇ∞C)
                                                               Volume (mm3)
                                                               < 350                                                 ÔÇ≥ 350
                      < 2.5                                    235                                                   220
                      ÔÇ≥ 2.5                                    220                                                   220
                     Table 10.   Lead-free process (from J-STD-020D)
                      Package thickness (mm)                   Package reflow temperature (ÔÇ∞C)
                                                               Volume (mm3)
                                                               < 350                                       350 to 2000             > 2000
                      < 1.6                                    260                                         260                     260
                      1.6 to 2.5                               260                                         250                     245
                      > 2.5                                    250                                         245                     245
                     Moisture sensitivity precautions, as indicated on the packing, must be respected at all
                     times.
                     Studies have shown that small packages reach higher temperatures during reflow
                     soldering, see Figure 10.
TJA1046                                All information provided in this document is subject to legal disclaimers.        ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                  Rev. 3 ‚Äî 6 September 2017                                                                                   18 of 25


NXP Semiconductors                                                                                                           TJA1046
                                                                        Dual high-speed CAN transceiver with Standby mode
                                                                 maximum peak temperature
                            temperature                              = MSL limit, damage level
                                                                  minimum peak temperature
                                                        = minimum soldering temperature
                                                                                                                    peak
                                                                                                                 temperature
                                                                                                                                           time
                                                                                                                                   001aac844
                              MSL: Moisture Sensitivity Level
                    Fig 10. Temperature profiles for large and small components
                   For further information on temperature profiles, refer to Application Note AN10365
                   ‚ÄúSurface mount reflow soldering description‚Äù.
TJA1046                              All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                Rev. 3 ‚Äî 6 September 2017                                                                            19 of 25


NXP Semiconductors                                                                                                                         TJA1046
                                                                                Dual high-speed CAN transceiver with Standby mode
17. Appendix: ISO 11898-2:2016 parameter cross-reference list
Table 11.     ISO 11898-2:2016 to NXP data sheet parameter conversion
 ISO 11898-2:2016                                                                                       NXP data sheet
 Parameter                                                                        Notation              Symbol          Parameter
 HS-PMA dominant output characteristics
 Single ended voltage on CAN_H                                                    VCAN_H                VO(dom)         dominant output voltage
 Single ended voltage on CAN_L                                                    VCAN_L
 Differential voltage on normal bus load                                          VDiff                 VO(dif)         differential output voltage
 Differential voltage on effective resistance during arbitration
 Optional: Differential voltage on extended bus load range
 HS-PMA driver symmetry
 Driver symmetry                                                                  VSYM                  VTXsym          transmitter voltage symmetry
 Maximum HS-PMA driver output current
 Absolute current on CAN_H                                                        ICAN_H                IO(sc)dom       dominant short-circuit output
 Absolute current on CAN_L                                                        ICAN_L                                current
 HS-PMA recessive output characteristics, bus biasing active/inactive
 Single ended output voltage on CAN_H                                             VCAN_H                VO(rec)         recessive output voltage
 Single ended output voltage on CAN_L                                             VCAN_L
 Differential output voltage                                                      VDiff                 VO(dif)         differential output voltage
 Optional HS-PMA transmit dominant timeout
 Transmit dominant timeout, long                                                  tdom                  tto(dom)TXD     TXD dominant time-out time
 Transmit dominant timeout, short
 HS-PMA static receiver input characteristics, bus biasing active/inactive
 Recessive state differential input voltage range                                 VDiff                 Vth(RX)dif      differential receiver threshold
 Dominant state differential input voltage range                                                                        voltage
                                                                                                        Vrec(RX)        receiver recessive voltage
                                                                                                        Vdom(RX)        receiver dominant voltage
 HS-PMA receiver input resistance (matching)
 Differential internal resistance                                                 RDiff                 Ri(dif)         differential input resistance
 Single ended internal resistance                                                 RCAN_H                Ri              input resistance
                                                                                  RCAN_L
 Matching of internal resistance                                                  MR                    ÔÅÑRi             input resistance deviation
 HS-PMA implementation loop delay requirement
 Loop delay                                                                       tLoop                 td(TXDH-RXDH)   delay time from TXD HIGH to
                                                                                                                        RXD HIGH
                                                                                                        td(TXDL-RXDL)   delay time from TXD LOW to RXD
                                                                                                                        LOW
 Optional HS-PMA implementation data signal timing requirements for use with bit rates above 1 Mbit/s up to
 2 Mbit/s and above 2 Mbit/s up to 5 Mbit/s
 Transmitted recessive bit width @ 2 Mbit/s / @ 5 Mbit/s,                         tBit(Bus)             tbit(bus)       transmitted recessive bit width
 intended
 Received recessive bit width @ 2 Mbit/s / @ 5 Mbit/s                             tBit(RXD)             tbit(RXD)       bit time on pin RXD
 Receiver timing symmetry @ 2 Mbit/s / @ 5 Mbit/s                                 ÔÅÑtRec                 ÔÅÑtrec           receiver timing symmetry
TJA1046                                      All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                        Rev. 3 ‚Äî 6 September 2017                                                                                  20 of 25


NXP Semiconductors                                                                                                                                   TJA1046
                                                                                          Dual high-speed CAN transceiver with Standby mode
Table 11.         ISO 11898-2:2016 to NXP data sheet parameter conversion
 ISO 11898-2:2016                                                                                                 NXP data sheet
 Parameter                                                                                  Notation              Symbol           Parameter
 HS-PMA maximum ratings of VCAN_H, VCAN_L and VDiff
 Maximum rating VDiff                                                                       VDiff                 V(CANH-CANL)     voltage between pin CANH and
                                                                                                                                   pin CANL
 General maximum rating VCAN_H and VCAN_L                                                   VCAN_H                Vx               voltage on pin x
 Optional: Extended maximum rating VCAN_H and VCAN_L VCAN_L
 HS-PMA maximum leakage currents on CAN_H and CAN_L, unpowered
 Leakage current on CAN_H, CAN_L                                                            ICAN_H                IL               leakage current
                                                                                            ICAN_L
 HS-PMA bus biasing control timings
 CAN activity filter time, long                                                             tFilter               twake(busdom)[1] bus dominant wake-up time
 CAN activity filter time, short                                                                                  twake(busrec)[1] bus recessive wake-up time
 Wake-up timeout, short                                                                     tWake                 tto(wake)bus     bus wake-up time-out time
 Wake-up timeout, long
 Timeout for bus inactivity                                                                 tSilence              tto(silence)     bus silence time-out time
 Bus Bias reaction time                                                                     tBias                 td(busact-bias)  delay time from bus active to bias
[1]   tfltr(wake)bus - bus wake-up filter time, in devices with basic wake-up functionality
TJA1046                                                All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                  Rev. 3 ‚Äî 6 September 2017                                                                                  21 of 25


NXP Semiconductors                                                                                                                     TJA1046
                                                                              Dual high-speed CAN transceiver with Standby mode
18. Revision history
Table 12.    Revision history
 Document ID          Release date                  Data sheet status                                       Change notice     Supersedes
 TJA1046 v.3          20170906                      Product data sheet                                      -                 TJA1046 v.2.01
 Modifications:         ‚Ä¢  Updated to comply with ISO 11898-2:2016 and SAE J22884-1 through SAE J2284-5
                           specifications:
                           ‚Äì Section 1: text amended (last paragraph)
                           ‚Äì Section 2.1: text amended (2nd entry)
                           ‚Äì Section 7.2: text amended (1st paragraph)
                           ‚Äì Table 7: conditions added to parameters Ri, ÔÅÑRi and Ri(dif); values/conditions changed for
                              parameters ICC, Vrec(RX), Vdom(RX), IO(sc)dom
                           ‚Äì   Table 7: Additional measurements taken at fTXD = 1 MHz and 2.5 MHz for parameter VTXsym;
                              see Figure 8
                           ‚Äì Figure 5: title changed
                        ‚Ä¢  Table 5, Table note 2 added
                        ‚Ä¢  Amended Figure 4, Figure 6, Figure 7 and Figure 8
                        ‚Ä¢  Section 12.2: reference updated
 TJA1046 v.2.01       20160523                      Product data sheet                                      -                 TJA1046 v.1
 TJA1046 v.1          20150528                      Product data sheet                                      -                 -
TJA1046                                    All information provided in this document is subject to legal disclaimers.     ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                      Rev. 3 ‚Äî 6 September 2017                                                                                22 of 25


NXP Semiconductors                                                                                                                                                 TJA1046
                                                                                                      Dual high-speed CAN transceiver with Standby mode
19. Legal information
19.1 Data sheet status
 Document status[1][2]                   Product status[3]                    Definition
 Objective [short] data sheet            Development                          This document contains data from the objective specification for product development.
 Preliminary [short] data sheet          Qualification                        This document contains data from the preliminary specification.
 Product [short] data sheet              Production                           This document contains the product specification.
[1]    Please consult the most recently issued document before initiating or completing a design.
[2]    The term ‚Äòshort data sheet‚Äô is explained in section ‚ÄúDefinitions‚Äù.
[3]    The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
       information is available on the Internet at URL http://www.nxp.com.
19.2 Definitions                                                                                           Suitability for use in automotive applications ‚Äî This NXP
                                                                                                           Semiconductors product has been qualified for use in automotive
                                                                                                           applications. Unless otherwise agreed in writing, the product is not designed,
Draft ‚Äî The document is a draft version only. The content is still under
                                                                                                           authorized or warranted to be suitable for use in life support, life-critical or
internal review and subject to formal approval, which may result in
                                                                                                           safety-critical systems or equipment, nor in applications where failure or
modifications or additions. NXP Semiconductors does not give any
                                                                                                           malfunction of an NXP Semiconductors product can reasonably be expected
representations or warranties as to the accuracy or completeness of
                                                                                                           to result in personal injury, death or severe property or environmental
information included herein and shall have no liability for the consequences of
                                                                                                           damage. NXP Semiconductors and its suppliers accept no liability for
use of such information.
                                                                                                           inclusion and/or use of NXP Semiconductors products in such equipment or
Short data sheet ‚Äî A short data sheet is an extract from a full data sheet                                 applications and therefore such inclusion and/or use is at the customer's own
with the same product type number(s) and title. A short data sheet is intended                             risk.
for quick reference only and should not be relied upon to contain detailed and
                                                                                                           Applications ‚Äî Applications that are described herein for any of these
full information. For detailed and full information see the relevant full data
                                                                                                           products are for illustrative purposes only. NXP Semiconductors makes no
sheet, which is available on request via the local NXP Semiconductors sales
                                                                                                           representation or warranty that such applications will be suitable for the
office. In case of any inconsistency or conflict with the short data sheet, the
                                                                                                           specified use without further testing or modification.
full data sheet shall prevail.
                                                                                                           Customers are responsible for the design and operation of their applications
Product specification ‚Äî The information and data provided in a Product                                     and products using NXP Semiconductors products, and NXP Semiconductors
data sheet shall define the specification of the product as agreed between                                 accepts no liability for any assistance with applications or customer product
NXP Semiconductors and its customer, unless NXP Semiconductors and                                         design. It is customer‚Äôs sole responsibility to determine whether the NXP
customer have explicitly agreed otherwise in writing. In no event however,                                 Semiconductors product is suitable and fit for the customer‚Äôs applications and
shall an agreement be valid in which the NXP Semiconductors product is                                     products planned, as well as for the planned application and use of
deemed to offer functions and qualities beyond those described in the                                      customer‚Äôs third party customer(s). Customers should provide appropriate
Product data sheet.                                                                                        design and operating safeguards to minimize the risks associated with their
                                                                                                           applications and products.
19.3 Disclaimers                                                                                           NXP Semiconductors does not accept any liability related to any default,
                                                                                                           damage, costs or problem which is based on any weakness or default in the
                                                                                                           customer‚Äôs applications or products, or the application or use by customer‚Äôs
Limited warranty and liability ‚Äî Information in this document is believed to
                                                                                                           third party customer(s). Customer is responsible for doing all necessary
be accurate and reliable. However, NXP Semiconductors does not give any
                                                                                                           testing for the customer‚Äôs applications and products using NXP
representations or warranties, expressed or implied, as to the accuracy or
                                                                                                           Semiconductors products in order to avoid a default of the applications and
completeness of such information and shall have no liability for the
                                                                                                           the products or of the application or use by customer‚Äôs third party
consequences of use of such information. NXP Semiconductors takes no
                                                                                                           customer(s). NXP does not accept any liability in this respect.
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.                                                                      Limiting values ‚Äî Stress above one or more limiting values (as defined in
                                                                                                           the Absolute Maximum Ratings System of IEC 60134) will cause permanent
In no event shall NXP Semiconductors be liable for any indirect, incidental,
                                                                                                           damage to the device. Limiting values are stress ratings only and (proper)
punitive, special or consequential damages (including - without limitation - lost
                                                                                                           operation of the device at these or any other conditions above those given in
profits, lost savings, business interruption, costs related to the removal or
                                                                                                           the Recommended operating conditions section (if present) or the
replacement of any products or rework charges) whether or not such
                                                                                                           Characteristics sections of this document is not warranted. Constant or
damages are based on tort (including negligence), warranty, breach of
                                                                                                           repeated exposure to limiting values will permanently and irreversibly affect
contract or any other legal theory.
                                                                                                           the quality and reliability of the device.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors‚Äô aggregate and cumulative liability towards                                 Terms and conditions of commercial sale ‚Äî NXP Semiconductors
customer for the products described herein shall be limited in accordance                                  products are sold subject to the general terms and conditions of commercial
with the Terms and conditions of commercial sale of NXP Semiconductors.                                    sale, as published at http://www.nxp.com/profile/terms, unless otherwise
                                                                                                           agreed in a valid written individual agreement. In case an individual
Right to make changes ‚Äî NXP Semiconductors reserves the right to make                                      agreement is concluded only the terms and conditions of the respective
changes to information published in this document, including without                                       agreement shall apply. NXP Semiconductors hereby expressly objects to
limitation specifications and product descriptions, at any time and without                                applying the customer‚Äôs general terms and conditions with regard to the
notice. This document supersedes and replaces all information supplied prior                               purchase of NXP Semiconductors products by customer.
to the publication hereof.
TJA1046                                                            All information provided in this document is subject to legal disclaimers.         ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                              Rev. 3 ‚Äî 6 September 2017                                                                                    23 of 25


NXP Semiconductors                                                                                                                                     TJA1046
                                                                                             Dual high-speed CAN transceiver with Standby mode
No offer to sell or license ‚Äî Nothing in this document may be interpreted or                      Translations ‚Äî A non-English (translated) version of a document is for
construed as an offer to sell products that is open for acceptance or the grant,                  reference only. The English version shall prevail in case of any discrepancy
conveyance or implication of any license under any copyrights, patents or                         between the translated and English versions.
other industrial or intellectual property rights.
Export control ‚Äî This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
                                                                                                  19.4 Trademarks
authorization from competent authorities.                                                         Notice: All referenced brands, product names, service names and trademarks
Quick reference data ‚Äî The Quick reference data is an extract of the                              are the property of their respective owners.
product data given in the Limiting values and Characteristics sections of this                    Mantis ‚Äî is a trademark of NXP B.V.
document, and as such is not complete, exhaustive or legally binding.
20. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
TJA1046                                                   All information provided in this document is subject to legal disclaimers.     ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                     Rev. 3 ‚Äî 6 September 2017                                                                                24 of 25


NXP Semiconductors                                                                                                                           TJA1046
                                                                                Dual high-speed CAN transceiver with Standby mode
21. Contents
1     General description . . . . . . . . . . . . . . . . . . . . . . 1           19.4             Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . 24
2     Features and benefits . . . . . . . . . . . . . . . . . . . . 1             20            Contact information . . . . . . . . . . . . . . . . . . . . 24
2.1     General . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1   21            Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
2.2     Predictable and fail-safe behavior . . . . . . . . . . 2
2.3     Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
3     Quick reference data . . . . . . . . . . . . . . . . . . . . . 2
4     Ordering information . . . . . . . . . . . . . . . . . . . . . 3
5     Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3
6     Pinning information . . . . . . . . . . . . . . . . . . . . . . 4
6.1     Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
6.2     Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4
7     Functional description . . . . . . . . . . . . . . . . . . . 5
7.1     Operating modes . . . . . . . . . . . . . . . . . . . . . . . 5
7.1.1   Normal mode . . . . . . . . . . . . . . . . . . . . . . . . . . 5
7.1.2   Standby mode. . . . . . . . . . . . . . . . . . . . . . . . . . 5
7.2     Remote wake-up (via the CAN-bus) . . . . . . . . . 5
7.3     Fail-safe features . . . . . . . . . . . . . . . . . . . . . . . 6
7.3.1   TXD dominant time-out function . . . . . . . . . . . . 6
7.3.2   Internal biasing of TXDx and STBx input pins . 7
7.3.3   Undervoltage detection on pins VCCx . . . . . . . . 7
7.3.4   Overtemperature protection . . . . . . . . . . . . . . . 7
8     Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 8
9     Thermal characteristics . . . . . . . . . . . . . . . . . . 9
10    Static characteristics. . . . . . . . . . . . . . . . . . . . . 9
11    Dynamic characteristics . . . . . . . . . . . . . . . . . 12
12    Application information. . . . . . . . . . . . . . . . . . 14
12.1    Application diagram . . . . . . . . . . . . . . . . . . . . 14
12.2    Application hints . . . . . . . . . . . . . . . . . . . . . . . 14
13    Test information . . . . . . . . . . . . . . . . . . . . . . . . 15
13.1    Quality information . . . . . . . . . . . . . . . . . . . . . 15
14    Package outline . . . . . . . . . . . . . . . . . . . . . . . . 16
15    Handling information. . . . . . . . . . . . . . . . . . . . 17
16    Soldering of SMD packages . . . . . . . . . . . . . . 17
16.1    Introduction to soldering . . . . . . . . . . . . . . . . . 17
16.2    Wave and reflow soldering . . . . . . . . . . . . . . . 17
16.3    Wave soldering . . . . . . . . . . . . . . . . . . . . . . . . 17
16.4    Reflow soldering . . . . . . . . . . . . . . . . . . . . . . . 18
17    Appendix: ISO 11898-2:2016 parameter
      cross-reference list . . . . . . . . . . . . . . . . . . . . . 20
18    Revision history . . . . . . . . . . . . . . . . . . . . . . . . 22
19    Legal information. . . . . . . . . . . . . . . . . . . . . . . 23
19.1    Data sheet status . . . . . . . . . . . . . . . . . . . . . . 23
19.2    Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
19.3    Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
                                                                                  Please be aware that important notices concerning this document and the product(s)
                                                                                  described herein, have been included in section ‚ÄòLegal information‚Äô.
                                                                                  ¬© NXP Semiconductors N.V. 2017.                                 All rights reserved.
                                                                                  For more information, please visit: http://www.nxp.com
                                                                                  For sales office addresses, please send an email to: salesaddresses@nxp.com
                                                                                                                                       Date of release: 6 September 2017
                                                                                                                                            Document identifier: TJA1046


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
NXP:
 TJA1046TKZ
