;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN 12, <10
	SUB #12, @5
	JMZ -207, @-120
	SUB @112, -32
	SUB @112, -32
	JMP <-127, 100
	ADD 129, -321
	ADD <-10, 9
	ADD <392, @-820
	SUB <0, @2
	DJN -1, @-20
	SUB @0, @842
	ADD <392, @-820
	ADD <392, @-820
	SPL @110, 90
	ADD <-10, 9
	ADD -201, <-10
	SUB @112, -32
	SUB @112, -32
	CMP -207, <-126
	CMP -207, <-126
	SLT -201, <-10
	SLT -201, <-10
	CMP -277, <-826
	MOV @-127, 100
	SLT -201, <-10
	ADD 10, 30
	DAT #10, <909
	SPL -700, -600
	MOV @-127, 100
	ADD @-1, 0
	DJN 20, <12
	JMP <-339, @-82
	SUB @112, -32
	SUB @112, -32
	SPL 0, <402
	JMZ 300, -72
	ADD 129, -320
	CMP 20, @12
	JMP 0, #2
	JMP @20, <12
	MOV @121, 106
	JMP 0, #20
	ADD 3, 21
	SUB #72, @260
	MOV -1, <-26
	MOV -7, <-20
