Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Nov 27 20:19:22 2019
| Host         : acer running 64-bit Linux Mint 19.1 Tessa
| Command      : report_timing_summary -max_paths 10 -file top_bip_timing_summary_routed.rpt -pb top_bip_timing_summary_routed.pb -rpx top_bip_timing_summary_routed.rpx -warn_on_violation
| Design       : top_bip
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.757      -40.115                     40                   42        0.284        0.000                      0                   42        3.750        0.000                       0                   342  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.757      -40.115                     40                   42        0.284        0.000                      0                   42        3.750        0.000                       0                   342  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           40  Failing Endpoints,  Worst Slack       -1.757ns,  Total Violation      -40.115ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.757ns  (required time - arrival time)
  Source:                 u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_control/program_counter/r_reg_reg[5]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.504ns  (logic 3.002ns (46.153%)  route 3.502ns (53.847%))
  Logic Levels:           6  (CARRY4=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns = ( 10.091 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.570    10.091    u_bip/program_memory/array_reg_reg_960_1023_12_14/WCLK
    SLICE_X8Y0           RAMD64E                                      r  u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.320    11.411 r  u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/O
                         net (fo=1, routed)           0.942    12.353    u_bip/program_memory/array_reg_reg_960_1023_12_14_n_2
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  u_bip/program_memory/i__i_55/O
                         net (fo=1, routed)           0.000    12.477    u_bip/program_memory/i__i_55_n_0
    SLICE_X5Y2           MUXF7 (Prop_muxf7_I1_O)      0.245    12.722 r  u_bip/program_memory/i__i_20/O
                         net (fo=1, routed)           1.134    13.856    u_bip/program_memory/i__i_20_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.298    14.154 r  u_bip/program_memory/i__i_4/O
                         net (fo=2, routed)           0.648    14.802    u_bip/program_memory/p_0_in[1]
    SLICE_X4Y3           LUT6 (Prop_lut6_I2_O)        0.124    14.926 r  u_bip/program_memory/r_next0_carry_i_5/O
                         net (fo=1, routed)           0.585    15.512    u_bip/u_control/program_counter/S[0]
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.168 r  u_bip/u_control/program_counter/r_next0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.168    u_bip/u_control/program_counter/r_next0_carry_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.403 r  u_bip/u_control/program_counter/r_next0_carry__0/O[0]
                         net (fo=3, routed)           0.193    16.596    u_bip/u_control/program_counter/r_next0_carry__0_n_7
    SLICE_X5Y5           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.517    14.858    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[5]_rep/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y5           FDCE (Setup_fdce_C_D)       -0.244    14.839    u_bip/u_control/program_counter/r_reg_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -16.596    
  -------------------------------------------------------------------
                         slack                                 -1.757    

Slack (VIOLATED) :        -1.745ns  (required time - arrival time)
  Source:                 u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_control/program_counter/r_reg_reg[5]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.504ns  (logic 3.002ns (46.153%)  route 3.502ns (53.847%))
  Logic Levels:           6  (CARRY4=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns = ( 10.091 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.570    10.091    u_bip/program_memory/array_reg_reg_960_1023_12_14/WCLK
    SLICE_X8Y0           RAMD64E                                      r  u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.320    11.411 r  u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/O
                         net (fo=1, routed)           0.942    12.353    u_bip/program_memory/array_reg_reg_960_1023_12_14_n_2
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  u_bip/program_memory/i__i_55/O
                         net (fo=1, routed)           0.000    12.477    u_bip/program_memory/i__i_55_n_0
    SLICE_X5Y2           MUXF7 (Prop_muxf7_I1_O)      0.245    12.722 r  u_bip/program_memory/i__i_20/O
                         net (fo=1, routed)           1.134    13.856    u_bip/program_memory/i__i_20_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.298    14.154 r  u_bip/program_memory/i__i_4/O
                         net (fo=2, routed)           0.648    14.802    u_bip/program_memory/p_0_in[1]
    SLICE_X4Y3           LUT6 (Prop_lut6_I2_O)        0.124    14.926 r  u_bip/program_memory/r_next0_carry_i_5/O
                         net (fo=1, routed)           0.585    15.512    u_bip/u_control/program_counter/S[0]
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.168 r  u_bip/u_control/program_counter/r_next0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.168    u_bip/u_control/program_counter/r_next0_carry_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.403 r  u_bip/u_control/program_counter/r_next0_carry__0/O[0]
                         net (fo=3, routed)           0.193    16.596    u_bip/u_control/program_counter/r_next0_carry__0_n_7
    SLICE_X5Y5           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.517    14.858    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[5]_rep__0/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y5           FDCE (Setup_fdce_C_D)       -0.232    14.851    u_bip/u_control/program_counter/r_reg_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -16.596    
  -------------------------------------------------------------------
                         slack                                 -1.745    

Slack (VIOLATED) :        -1.598ns  (required time - arrival time)
  Source:                 u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_control/program_counter/r_reg_reg[4]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.346ns  (logic 2.841ns (44.770%)  route 3.505ns (55.230%))
  Logic Levels:           5  (CARRY4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns = ( 10.091 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.570    10.091    u_bip/program_memory/array_reg_reg_960_1023_12_14/WCLK
    SLICE_X8Y0           RAMD64E                                      r  u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.320    11.411 r  u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/O
                         net (fo=1, routed)           0.942    12.353    u_bip/program_memory/array_reg_reg_960_1023_12_14_n_2
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  u_bip/program_memory/i__i_55/O
                         net (fo=1, routed)           0.000    12.477    u_bip/program_memory/i__i_55_n_0
    SLICE_X5Y2           MUXF7 (Prop_muxf7_I1_O)      0.245    12.722 r  u_bip/program_memory/i__i_20/O
                         net (fo=1, routed)           1.134    13.856    u_bip/program_memory/i__i_20_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.298    14.154 r  u_bip/program_memory/i__i_4/O
                         net (fo=2, routed)           0.648    14.802    u_bip/program_memory/p_0_in[1]
    SLICE_X4Y3           LUT6 (Prop_lut6_I2_O)        0.124    14.926 r  u_bip/program_memory/r_next0_carry_i_5/O
                         net (fo=1, routed)           0.585    15.512    u_bip/u_control/program_counter/S[0]
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    16.242 r  u_bip/u_control/program_counter/r_next0_carry/O[3]
                         net (fo=2, routed)           0.196    16.437    u_bip/u_control/program_counter/r_next0_carry_n_4
    SLICE_X5Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.517    14.858    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[4]_rep/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y4           FDCE (Setup_fdce_C_D)       -0.244    14.839    u_bip/u_control/program_counter/r_reg_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -16.437    
  -------------------------------------------------------------------
                         slack                                 -1.598    

Slack (VIOLATED) :        -1.546ns  (required time - arrival time)
  Source:                 u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_control/program_counter/r_reg_reg[3]_rep_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.284ns  (logic 2.782ns (44.269%)  route 3.502ns (55.731%))
  Logic Levels:           5  (CARRY4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns = ( 10.091 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.570    10.091    u_bip/program_memory/array_reg_reg_960_1023_12_14/WCLK
    SLICE_X8Y0           RAMD64E                                      r  u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.320    11.411 r  u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/O
                         net (fo=1, routed)           0.942    12.353    u_bip/program_memory/array_reg_reg_960_1023_12_14_n_2
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  u_bip/program_memory/i__i_55/O
                         net (fo=1, routed)           0.000    12.477    u_bip/program_memory/i__i_55_n_0
    SLICE_X5Y2           MUXF7 (Prop_muxf7_I1_O)      0.245    12.722 r  u_bip/program_memory/i__i_20/O
                         net (fo=1, routed)           1.134    13.856    u_bip/program_memory/i__i_20_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.298    14.154 r  u_bip/program_memory/i__i_4/O
                         net (fo=2, routed)           0.648    14.802    u_bip/program_memory/p_0_in[1]
    SLICE_X4Y3           LUT6 (Prop_lut6_I2_O)        0.124    14.926 r  u_bip/program_memory/r_next0_carry_i_5/O
                         net (fo=1, routed)           0.585    15.512    u_bip/u_control/program_counter/S[0]
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    16.183 r  u_bip/u_control/program_counter/r_next0_carry/O[2]
                         net (fo=3, routed)           0.193    16.376    u_bip/u_control/program_counter/r_next0_carry_n_5
    SLICE_X5Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[3]_rep_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.517    14.858    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[3]_rep_lopt_replica/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y4           FDCE (Setup_fdce_C_D)       -0.253    14.830    u_bip/u_control/program_counter/r_reg_reg[3]_rep_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -16.376    
  -------------------------------------------------------------------
                         slack                                 -1.546    

Slack (VIOLATED) :        -1.544ns  (required time - arrival time)
  Source:                 u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_control/program_counter/r_reg_reg[2]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.314ns  (logic 2.659ns (42.114%)  route 3.655ns (57.886%))
  Logic Levels:           5  (CARRY4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns = ( 10.091 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.570    10.091    u_bip/program_memory/array_reg_reg_960_1023_12_14/WCLK
    SLICE_X8Y0           RAMD64E                                      r  u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.320    11.411 r  u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/O
                         net (fo=1, routed)           0.942    12.353    u_bip/program_memory/array_reg_reg_960_1023_12_14_n_2
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  u_bip/program_memory/i__i_55/O
                         net (fo=1, routed)           0.000    12.477    u_bip/program_memory/i__i_55_n_0
    SLICE_X5Y2           MUXF7 (Prop_muxf7_I1_O)      0.245    12.722 r  u_bip/program_memory/i__i_20/O
                         net (fo=1, routed)           1.134    13.856    u_bip/program_memory/i__i_20_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.298    14.154 r  u_bip/program_memory/i__i_4/O
                         net (fo=2, routed)           0.648    14.802    u_bip/program_memory/p_0_in[1]
    SLICE_X4Y3           LUT6 (Prop_lut6_I2_O)        0.124    14.926 r  u_bip/program_memory/r_next0_carry_i_5/O
                         net (fo=1, routed)           0.585    15.512    u_bip/u_control/program_counter/S[0]
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    16.060 r  u_bip/u_control/program_counter/r_next0_carry/O[1]
                         net (fo=4, routed)           0.346    16.405    u_bip/u_control/program_counter/r_next0_carry_n_6
    SLICE_X7Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.517    14.858    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X7Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[2]_rep__0/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y4           FDCE (Setup_fdce_C_D)       -0.222    14.861    u_bip/u_control/program_counter/r_reg_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -16.405    
  -------------------------------------------------------------------
                         slack                                 -1.544    

Slack (VIOLATED) :        -1.534ns  (required time - arrival time)
  Source:                 u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_control/program_counter/r_reg_reg[3]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.284ns  (logic 2.782ns (44.269%)  route 3.502ns (55.731%))
  Logic Levels:           5  (CARRY4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns = ( 10.091 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.570    10.091    u_bip/program_memory/array_reg_reg_960_1023_12_14/WCLK
    SLICE_X8Y0           RAMD64E                                      r  u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.320    11.411 r  u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/O
                         net (fo=1, routed)           0.942    12.353    u_bip/program_memory/array_reg_reg_960_1023_12_14_n_2
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  u_bip/program_memory/i__i_55/O
                         net (fo=1, routed)           0.000    12.477    u_bip/program_memory/i__i_55_n_0
    SLICE_X5Y2           MUXF7 (Prop_muxf7_I1_O)      0.245    12.722 r  u_bip/program_memory/i__i_20/O
                         net (fo=1, routed)           1.134    13.856    u_bip/program_memory/i__i_20_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.298    14.154 r  u_bip/program_memory/i__i_4/O
                         net (fo=2, routed)           0.648    14.802    u_bip/program_memory/p_0_in[1]
    SLICE_X4Y3           LUT6 (Prop_lut6_I2_O)        0.124    14.926 r  u_bip/program_memory/r_next0_carry_i_5/O
                         net (fo=1, routed)           0.585    15.512    u_bip/u_control/program_counter/S[0]
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    16.183 r  u_bip/u_control/program_counter/r_next0_carry/O[2]
                         net (fo=3, routed)           0.193    16.376    u_bip/u_control/program_counter/r_next0_carry_n_5
    SLICE_X5Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.517    14.858    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[3]_rep/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y4           FDCE (Setup_fdce_C_D)       -0.241    14.842    u_bip/u_control/program_counter/r_reg_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -16.376    
  -------------------------------------------------------------------
                         slack                                 -1.534    

Slack (VIOLATED) :        -1.471ns  (required time - arrival time)
  Source:                 u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_control/program_counter/r_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.524ns  (logic 3.215ns (49.277%)  route 3.309ns (50.723%))
  Logic Levels:           7  (CARRY4=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns = ( 10.091 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.570    10.091    u_bip/program_memory/array_reg_reg_960_1023_12_14/WCLK
    SLICE_X8Y0           RAMD64E                                      r  u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.320    11.411 r  u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/O
                         net (fo=1, routed)           0.942    12.353    u_bip/program_memory/array_reg_reg_960_1023_12_14_n_2
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  u_bip/program_memory/i__i_55/O
                         net (fo=1, routed)           0.000    12.477    u_bip/program_memory/i__i_55_n_0
    SLICE_X5Y2           MUXF7 (Prop_muxf7_I1_O)      0.245    12.722 r  u_bip/program_memory/i__i_20/O
                         net (fo=1, routed)           1.134    13.856    u_bip/program_memory/i__i_20_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.298    14.154 r  u_bip/program_memory/i__i_4/O
                         net (fo=2, routed)           0.648    14.802    u_bip/program_memory/p_0_in[1]
    SLICE_X4Y3           LUT6 (Prop_lut6_I2_O)        0.124    14.926 r  u_bip/program_memory/r_next0_carry_i_5/O
                         net (fo=1, routed)           0.585    15.512    u_bip/u_control/program_counter/S[0]
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.168 r  u_bip/u_control/program_counter/r_next0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.168    u_bip/u_control/program_counter/r_next0_carry_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  u_bip/u_control/program_counter/r_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.282    u_bip/u_control/program_counter/r_next0_carry__0_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.616 r  u_bip/u_control/program_counter/r_next0_carry__1/O[1]
                         net (fo=1, routed)           0.000    16.616    u_bip/u_control/program_counter/r_next0_carry__1_n_6
    SLICE_X4Y6           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.517    14.858    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[10]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y6           FDCE (Setup_fdce_C_D)        0.062    15.145    u_bip/u_control/program_counter/r_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -16.616    
  -------------------------------------------------------------------
                         slack                                 -1.471    

Slack (VIOLATED) :        -1.435ns  (required time - arrival time)
  Source:                 u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_control/program_counter/r_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.182ns  (logic 2.659ns (43.012%)  route 3.523ns (56.988%))
  Logic Levels:           5  (CARRY4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns = ( 10.091 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.570    10.091    u_bip/program_memory/array_reg_reg_960_1023_12_14/WCLK
    SLICE_X8Y0           RAMD64E                                      r  u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.320    11.411 r  u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/O
                         net (fo=1, routed)           0.942    12.353    u_bip/program_memory/array_reg_reg_960_1023_12_14_n_2
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  u_bip/program_memory/i__i_55/O
                         net (fo=1, routed)           0.000    12.477    u_bip/program_memory/i__i_55_n_0
    SLICE_X5Y2           MUXF7 (Prop_muxf7_I1_O)      0.245    12.722 r  u_bip/program_memory/i__i_20/O
                         net (fo=1, routed)           1.134    13.856    u_bip/program_memory/i__i_20_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.298    14.154 r  u_bip/program_memory/i__i_4/O
                         net (fo=2, routed)           0.648    14.802    u_bip/program_memory/p_0_in[1]
    SLICE_X4Y3           LUT6 (Prop_lut6_I2_O)        0.124    14.926 r  u_bip/program_memory/r_next0_carry_i_5/O
                         net (fo=1, routed)           0.585    15.512    u_bip/u_control/program_counter/S[0]
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    16.060 r  u_bip/u_control/program_counter/r_next0_carry/O[1]
                         net (fo=4, routed)           0.214    16.273    u_bip/u_control/program_counter/r_next0_carry_n_6
    SLICE_X5Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.517    14.858    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[2]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y4           FDCE (Setup_fdce_C_D)       -0.245    14.838    u_bip/u_control/program_counter/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -16.273    
  -------------------------------------------------------------------
                         slack                                 -1.435    

Slack (VIOLATED) :        -1.423ns  (required time - arrival time)
  Source:                 u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_control/program_counter/r_reg_reg[2]_rep__0_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.182ns  (logic 2.659ns (43.012%)  route 3.523ns (56.988%))
  Logic Levels:           5  (CARRY4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns = ( 10.091 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.570    10.091    u_bip/program_memory/array_reg_reg_960_1023_12_14/WCLK
    SLICE_X8Y0           RAMD64E                                      r  u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.320    11.411 r  u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/O
                         net (fo=1, routed)           0.942    12.353    u_bip/program_memory/array_reg_reg_960_1023_12_14_n_2
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  u_bip/program_memory/i__i_55/O
                         net (fo=1, routed)           0.000    12.477    u_bip/program_memory/i__i_55_n_0
    SLICE_X5Y2           MUXF7 (Prop_muxf7_I1_O)      0.245    12.722 r  u_bip/program_memory/i__i_20/O
                         net (fo=1, routed)           1.134    13.856    u_bip/program_memory/i__i_20_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.298    14.154 r  u_bip/program_memory/i__i_4/O
                         net (fo=2, routed)           0.648    14.802    u_bip/program_memory/p_0_in[1]
    SLICE_X4Y3           LUT6 (Prop_lut6_I2_O)        0.124    14.926 r  u_bip/program_memory/r_next0_carry_i_5/O
                         net (fo=1, routed)           0.585    15.512    u_bip/u_control/program_counter/S[0]
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    16.060 r  u_bip/u_control/program_counter/r_next0_carry/O[1]
                         net (fo=4, routed)           0.214    16.273    u_bip/u_control/program_counter/r_next0_carry_n_6
    SLICE_X5Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[2]_rep__0_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.517    14.858    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[2]_rep__0_lopt_replica/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y4           FDCE (Setup_fdce_C_D)       -0.233    14.850    u_bip/u_control/program_counter/r_reg_reg[2]_rep__0_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -16.273    
  -------------------------------------------------------------------
                         slack                                 -1.423    

Slack (VIOLATED) :        -1.360ns  (required time - arrival time)
  Source:                 u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_control/program_counter/r_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.413ns  (logic 3.104ns (48.399%)  route 3.309ns (51.601%))
  Logic Levels:           7  (CARRY4=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns = ( 10.091 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.570    10.091    u_bip/program_memory/array_reg_reg_960_1023_12_14/WCLK
    SLICE_X8Y0           RAMD64E                                      r  u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.320    11.411 r  u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/O
                         net (fo=1, routed)           0.942    12.353    u_bip/program_memory/array_reg_reg_960_1023_12_14_n_2
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  u_bip/program_memory/i__i_55/O
                         net (fo=1, routed)           0.000    12.477    u_bip/program_memory/i__i_55_n_0
    SLICE_X5Y2           MUXF7 (Prop_muxf7_I1_O)      0.245    12.722 r  u_bip/program_memory/i__i_20/O
                         net (fo=1, routed)           1.134    13.856    u_bip/program_memory/i__i_20_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.298    14.154 r  u_bip/program_memory/i__i_4/O
                         net (fo=2, routed)           0.648    14.802    u_bip/program_memory/p_0_in[1]
    SLICE_X4Y3           LUT6 (Prop_lut6_I2_O)        0.124    14.926 r  u_bip/program_memory/r_next0_carry_i_5/O
                         net (fo=1, routed)           0.585    15.512    u_bip/u_control/program_counter/S[0]
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.168 r  u_bip/u_control/program_counter/r_next0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.168    u_bip/u_control/program_counter/r_next0_carry_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  u_bip/u_control/program_counter/r_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.282    u_bip/u_control/program_counter/r_next0_carry__0_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.505 r  u_bip/u_control/program_counter/r_next0_carry__1/O[0]
                         net (fo=1, routed)           0.000    16.505    u_bip/u_control/program_counter/r_next0_carry__1_n_7
    SLICE_X4Y6           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.517    14.858    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[9]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y6           FDCE (Setup_fdce_C_D)        0.062    15.145    u_bip/u_control/program_counter/r_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -16.505    
  -------------------------------------------------------------------
                         slack                                 -1.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 u_bip/u_control/program_counter/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_control/program_counter/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.252ns (63.114%)  route 0.147ns (36.886%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.593     1.476    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_bip/u_control/program_counter/r_reg_reg[2]/Q
                         net (fo=123, routed)         0.147     1.764    u_bip/u_control/program_counter/DI[1]
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.045     1.809 r  u_bip/u_control/program_counter/r_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.809    u_bip/u_control/program_counter/r_next0_carry_i_3_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.875 r  u_bip/u_control/program_counter/r_next0_carry/O[2]
                         net (fo=3, routed)           0.000     1.875    u_bip/u_control/program_counter/r_next0_carry_n_5
    SLICE_X4Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.864     1.991    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X4Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[3]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X4Y4           FDCE (Hold_fdce_C_D)         0.102     1.591    u_bip/u_control/program_counter/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 u_bip/u_control/program_counter/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_control/program_counter/r_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.285ns (65.930%)  route 0.147ns (34.070%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.593     1.476    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_bip/u_control/program_counter/r_reg_reg[2]/Q
                         net (fo=123, routed)         0.147     1.764    u_bip/u_control/program_counter/DI[1]
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.045     1.809 r  u_bip/u_control/program_counter/r_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.809    u_bip/u_control/program_counter/r_next0_carry_i_3_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.908 r  u_bip/u_control/program_counter/r_next0_carry/O[3]
                         net (fo=2, routed)           0.000     1.908    u_bip/u_control/program_counter/r_next0_carry_n_4
    SLICE_X4Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.864     1.991    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X4Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[4]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X4Y4           FDCE (Hold_fdce_C_D)         0.102     1.591    u_bip/u_control/program_counter/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 u_bip/u_control/program_counter/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_control/program_counter/r_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.251ns (57.571%)  route 0.185ns (42.429%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.593     1.476    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_bip/u_control/program_counter/r_reg_reg[5]/Q
                         net (fo=36, routed)          0.185     1.802    u_bip/u_control/program_counter/r_reg_reg[8]_0[1]
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.045     1.847 r  u_bip/u_control/program_counter/r_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.847    u_bip/u_control/program_counter/r_next0_carry__0_i_3_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.912 r  u_bip/u_control/program_counter/r_next0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.912    u_bip/u_control/program_counter/r_next0_carry__0_n_6
    SLICE_X4Y5           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.864     1.991    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[6]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y5           FDCE (Hold_fdce_C_D)         0.105     1.581    u_bip/u_control/program_counter/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 u_bip/u_control/program_counter/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_control/program_counter/r_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.249ns (55.780%)  route 0.197ns (44.220%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.593     1.476    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_bip/u_control/program_counter/r_reg_reg[8]/Q
                         net (fo=24, routed)          0.197     1.815    u_bip/u_control/program_counter/r_reg_reg[10]_0[0]
    SLICE_X4Y5           LUT2 (Prop_lut2_I1_O)        0.045     1.860 r  u_bip/u_control/program_counter/r_next0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.860    u_bip/u_control/program_counter/r_next0_carry__0_i_1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.923 r  u_bip/u_control/program_counter/r_next0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.923    u_bip/u_control/program_counter/r_next0_carry__0_n_4
    SLICE_X4Y5           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.864     1.991    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[8]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y5           FDCE (Hold_fdce_C_D)         0.105     1.581    u_bip/u_control/program_counter/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 u_bip/u_control/program_counter/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_control/program_counter/r_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.256ns (56.650%)  route 0.196ns (43.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.593     1.476    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_bip/u_control/program_counter/r_reg_reg[5]/Q
                         net (fo=36, routed)          0.196     1.813    u_bip/u_control/program_counter/r_reg_reg[8]_0[1]
    SLICE_X4Y5           LUT2 (Prop_lut2_I1_O)        0.045     1.858 r  u_bip/u_control/program_counter/r_next0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.858    u_bip/u_control/program_counter/r_next0_carry__0_i_4_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.928 r  u_bip/u_control/program_counter/r_next0_carry__0/O[0]
                         net (fo=3, routed)           0.000     1.928    u_bip/u_control/program_counter/r_next0_carry__0_n_7
    SLICE_X4Y5           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.864     1.991    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[5]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y5           FDCE (Hold_fdce_C_D)         0.102     1.578    u_bip/u_control/program_counter/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 u_bip/u_control/program_counter/r_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_control/program_counter/r_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.251ns (54.370%)  route 0.211ns (45.630%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.593     1.476    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_bip/u_control/program_counter/r_reg_reg[9]/Q
                         net (fo=8, routed)           0.211     1.828    u_bip/u_control/program_counter/r_reg_reg[10]_1
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.045     1.873 r  u_bip/u_control/program_counter/r_next0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.873    u_bip/u_control/program_counter/r_next0_carry__1_i_1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.938 r  u_bip/u_control/program_counter/r_next0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.938    u_bip/u_control/program_counter/r_next0_carry__1_n_6
    SLICE_X4Y6           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.864     1.991    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[10]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y6           FDCE (Hold_fdce_C_D)         0.105     1.581    u_bip/u_control/program_counter/r_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 u_bip/u_control/program_counter/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_control/program_counter/r_reg_reg[2]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.251ns (54.535%)  route 0.209ns (45.465%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.593     1.476    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X4Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_bip/u_control/program_counter/r_reg_reg[1]/Q
                         net (fo=115, routed)         0.209     1.826    u_bip/u_control/program_counter/DI[0]
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.045     1.871 r  u_bip/u_control/program_counter/r_next0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.871    u_bip/u_control/program_counter/r_next0_carry_i_4_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.936 r  u_bip/u_control/program_counter/r_next0_carry/O[1]
                         net (fo=4, routed)           0.000     1.936    u_bip/u_control/program_counter/r_next0_carry_n_6
    SLICE_X4Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.864     1.991    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X4Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[2]_rep/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y4           FDCE (Hold_fdce_C_D)         0.102     1.578    u_bip/u_control/program_counter/r_reg_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 u_bip/u_control/program_counter/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_control/program_counter/r_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.323ns (66.197%)  route 0.165ns (33.803%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.593     1.476    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_bip/u_control/program_counter/r_reg_reg[2]/Q
                         net (fo=123, routed)         0.165     1.782    u_bip/u_control/program_counter/DI[1]
    SLICE_X4Y4           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.899 r  u_bip/u_control/program_counter/r_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.899    u_bip/u_control/program_counter/r_next0_carry_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.964 r  u_bip/u_control/program_counter/r_next0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.964    u_bip/u_control/program_counter/r_next0_carry__0_n_5
    SLICE_X4Y5           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.864     1.991    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[7]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X4Y5           FDCE (Hold_fdce_C_D)         0.105     1.597    u_bip/u_control/program_counter/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 u_bip/u_control/program_counter/r_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_control/program_counter/r_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.604%)  route 0.222ns (46.396%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.593     1.476    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_bip/u_control/program_counter/r_reg_reg[9]/Q
                         net (fo=8, routed)           0.222     1.839    u_bip/u_control/program_counter/r_reg_reg[10]_1
    SLICE_X4Y6           LUT2 (Prop_lut2_I1_O)        0.045     1.884 r  u_bip/u_control/program_counter/r_next0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.884    u_bip/u_control/program_counter/r_next0_carry__1_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.954 r  u_bip/u_control/program_counter/r_next0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.954    u_bip/u_control/program_counter/r_next0_carry__1_n_7
    SLICE_X4Y6           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.864     1.991    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[9]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y6           FDCE (Hold_fdce_C_D)         0.105     1.581    u_bip/u_control/program_counter/r_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 u_bip/u_control/program_counter/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_control/program_counter/r_reg_reg[3]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.252ns (54.995%)  route 0.206ns (45.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.593     1.476    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_bip/u_control/program_counter/r_reg_reg[2]/Q
                         net (fo=123, routed)         0.147     1.764    u_bip/u_control/program_counter/DI[1]
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.045     1.809 r  u_bip/u_control/program_counter/r_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.809    u_bip/u_control/program_counter/r_next0_carry_i_3_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.875 r  u_bip/u_control/program_counter/r_next0_carry/O[2]
                         net (fo=3, routed)           0.059     1.934    u_bip/u_control/program_counter/r_next0_carry_n_5
    SLICE_X5Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.864     1.991    u_bip/u_control/program_counter/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  u_bip/u_control/program_counter/r_reg_reg[3]_rep/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y4           FDCE (Hold_fdce_C_D)         0.008     1.484    u_bip/u_control/program_counter/r_reg_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.450    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y5     u_bip/u_control/program_counter/r_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y5     u_bip/u_control/program_counter/r_reg_reg[0]_rep/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y6     u_bip/u_control/program_counter/r_reg_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y4     u_bip/u_control/program_counter/r_reg_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y4     u_bip/u_control/program_counter/r_reg_reg[1]_rep/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y4     u_bip/u_control/program_counter/r_reg_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y4     u_bip/u_control/program_counter/r_reg_reg[2]_rep/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X7Y4     u_bip/u_control/program_counter/r_reg_reg[2]_rep__0/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y4     u_bip/u_control/program_counter/r_reg_reg[2]_rep__0_lopt_replica/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y4    u_bip/program_memory/array_reg_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y4    u_bip/program_memory/array_reg_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y4    u_bip/program_memory/array_reg_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y4    u_bip/program_memory/array_reg_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y2     u_bip/program_memory/array_reg_reg_1216_1279_15_15/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y2     u_bip/program_memory/array_reg_reg_1216_1279_15_15/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y7    u_bip/program_memory/array_reg_reg_128_191_9_11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y7    u_bip/program_memory/array_reg_reg_128_191_9_11/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y7    u_bip/program_memory/array_reg_reg_128_191_9_11/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y7    u_bip/program_memory/array_reg_reg_128_191_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y12   u_bip/program_memory/array_reg_reg_1088_1151_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y12   u_bip/program_memory/array_reg_reg_1088_1151_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y11    u_bip/program_memory/array_reg_reg_1216_1279_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y11    u_bip/program_memory/array_reg_reg_1216_1279_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y11    u_bip/program_memory/array_reg_reg_1216_1279_9_11/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y11    u_bip/program_memory/array_reg_reg_1216_1279_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y13    u_bip/program_memory/array_reg_reg_1408_1471_9_11/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y13    u_bip/program_memory/array_reg_reg_1408_1471_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y11   u_bip/program_memory/array_reg_reg_576_639_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y11   u_bip/program_memory/array_reg_reg_576_639_9_11/RAMB/CLK



