$date
	Thu Nov 24 22:24:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fib_tb $end
$var wire 13 ! value [12:0] $end
$var wire 1 " ready $end
$var reg 1 # clock $end
$var reg 5 $ n [4:0] $end
$var reg 1 % reset $end
$scope module fib $end
$var wire 1 # clock $end
$var wire 5 & n [4:0] $end
$var wire 1 % reset $end
$var wire 13 ' value [12:0] $end
$var reg 13 ( counter [12:0] $end
$var reg 13 ) current [12:0] $end
$var reg 13 * previous [12:0] $end
$var reg 1 " ready $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
b1 )
b1 (
b0 '
b10100 &
1%
b10100 $
0#
0"
b0 !
$end
#10
b1 !
b1 '
b1 *
b10 (
1#
#20
0#
#30
b10 )
b11 (
1#
#40
0#
0%
#50
b10 !
b10 '
b10 *
b11 )
b100 (
1#
#60
0#
#70
b11 !
b11 '
b11 *
b101 )
b101 (
1#
#80
0#
#90
b101 !
b101 '
b101 *
b1000 )
b110 (
1#
#100
0#
#110
b1000 !
b1000 '
b1000 *
b1101 )
b111 (
1#
#120
0#
#130
b1101 !
b1101 '
b1101 *
b10101 )
b1000 (
1#
#140
0#
#150
b10101 !
b10101 '
b10101 *
b100010 )
b1001 (
1#
#160
0#
#170
b100010 !
b100010 '
b100010 *
b110111 )
b1010 (
1#
#180
0#
#190
b110111 !
b110111 '
b110111 *
b1011001 )
b1011 (
1#
#200
0#
#210
b1011001 !
b1011001 '
b1011001 *
b10010000 )
b1100 (
1#
#220
0#
#230
b10010000 !
b10010000 '
b10010000 *
b11101001 )
b1101 (
1#
#240
0#
#250
b11101001 !
b11101001 '
b11101001 *
b101111001 )
b1110 (
1#
#260
0#
#270
b101111001 !
b101111001 '
b101111001 *
b1001100010 )
b1111 (
1#
#280
0#
#290
b1001100010 !
b1001100010 '
b1001100010 *
b1111011011 )
b10000 (
1#
#300
0#
#310
b1111011011 !
b1111011011 '
b1111011011 *
b11000111101 )
b10001 (
1#
#320
0#
#330
b11000111101 !
b11000111101 '
b11000111101 *
b101000011000 )
b10010 (
1#
#340
0#
#350
b101000011000 !
b101000011000 '
b101000011000 *
b1000001010101 )
b10011 (
1#
#360
0#
#370
b1000001010101 !
b1000001010101 '
b1000001010101 *
b1101001101101 )
b10100 (
1#
#380
0#
#390
1"
1#
#400
0#
#410
1#
#420
0#
#430
1#
#440
0#
#450
1#
#460
0#
