make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
 CC       isr.o
 CC       sdram.o
 CC       main.o
 CC       boot-helper-lm32.o
 CC       boot.o
 CC       dataflow.o
make -C ../../software/libcompiler-rt
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make -C ../../software/libbase
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
 CC       system.o
 CC       id.o
 CC       uart.o
 CC       time.o
 CC       spiflash.o
 AR       libbase.a
 AR       libbase-nofloat.a
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
make -C ../../software/libnet
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
 CC       microudp.o
 CC       tftp.o
 AR       libnet.a
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
 LD       bios.elf
chmod -x bios.elf
 OBJCOPY  bios.bin
chmod -x bios.bin
../../mkmscimg.py bios.bin
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "opsis_hdmi2usb-hdmi2usbsoc-opsis.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32

---- Target Parameters
Output File Name                   : "opsis_hdmi2usb-hdmi2usbsoc-opsis.ngc"
Target Device                      : xc6slx45t-fgg484-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/cpld_det' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/ieee_proposed' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unimacro' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unisim' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/xilinxcorelib' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HeaderRAM.v" into library work
Parsing module <HeaderRam>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAMZ.vhd" into library work
Parsing entity <RAMZ>.
Parsing architecture <RTL> of entity <ramz>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/MDCT_PKG.vhd" into library work
Parsing package <MDCT_PKG>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DCT2D.vhd" into library work
Parsing entity <DCT2D>.
Parsing architecture <RTL> of entity <dct2d>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROMR.vhd" into library work
Parsing entity <ROMR>.
Parsing architecture <RTL> of entity <romr>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DCT1D.vhd" into library work
Parsing entity <DCT1D>.
Parsing architecture <RTL> of entity <dct1d>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JPEG_PKG.vhd" into library work
Parsing package <JPEG_PKG>.
Parsing package body <JPEG_PKG>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ByteStuffer.vhd" into library work
Parsing entity <ByteStuffer>.
Parsing architecture <RTL> of entity <bytestuffer>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd" into library work
Parsing entity <RAMF>.
Parsing architecture <RTL> of entity <ramf>.
Parsing entity <FIFO>.
Parsing architecture <RTL> of entity <fifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" into library work
Parsing entity <DoubleFifo>.
Parsing architecture <RTL> of entity <doublefifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAM.vhd" into library work
Parsing entity <RAM>.
Parsing architecture <RTL> of entity <ram>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DBUFCTL.vhd" into library work
Parsing entity <DBUFCTL>.
Parsing architecture <RTL> of entity <dbufctl>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROME.vhd" into library work
Parsing entity <ROME>.
Parsing architecture <RTL> of entity <rome>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROMO.vhd" into library work
Parsing entity <ROMO>.
Parsing architecture <RTL> of entity <romo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/MDCT.vhd" into library work
Parsing entity <MDCT>.
Parsing architecture <RTL> of entity <mdct>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" into library work
Parsing entity <zigzag>.
Parsing architecture <rtl> of entity <zigzag>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZZ_TOP.vhd" into library work
Parsing entity <ZZ_TOP>.
Parsing architecture <RTL> of entity <zz_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" into library work
Parsing entity <RleDoubleFifo>.
Parsing architecture <RTL> of entity <rledoublefifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/AC_ROM.vhd" into library work
Parsing entity <AC_ROM>.
Parsing architecture <RTL> of entity <ac_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/AC_CR_ROM.vhd" into library work
Parsing entity <AC_CR_ROM>.
Parsing architecture <RTL> of entity <ac_cr_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/SUB_RAMZ.vhd" into library work
Parsing entity <SUB_RAMZ>.
Parsing architecture <RTL> of entity <sub_ramz>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/SingleSM.vhd" into library work
Parsing entity <SingleSM>.
Parsing architecture <SingleSM_rtl> of entity <singlesm>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DC_ROM.vhd" into library work
Parsing entity <DC_ROM>.
Parsing architecture <RTL> of entity <dc_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DC_CR_ROM.vhd" into library work
Parsing entity <DC_CR_ROM>.
Parsing architecture <RTL> of entity <dc_cr_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd" into library work
Parsing entity <Huffman>.
Parsing architecture <RTL> of entity <huffman>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/r_divider.vhd" into library work
Parsing entity <r_divider>.
Parsing architecture <rtl> of entity <r_divider>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/QUANTIZER.vhd" into library work
Parsing entity <quantizer>.
Parsing architecture <rtl> of entity <quantizer>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/QUANT_TOP.vhd" into library work
Parsing entity <QUANT_TOP>.
Parsing architecture <RTL> of entity <quant_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HostIF.vhd" into library work
Parsing entity <HostIF>.
Parsing architecture <RTL> of entity <hostif>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" into library work
Parsing entity <CtrlSM>.
Parsing architecture <RTL> of entity <ctrlsm>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" into library work
Parsing entity <FDCT>.
Parsing architecture <RTL> of entity <fdct>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE.vhd" into library work
Parsing entity <rle>.
Parsing architecture <rtl> of entity <rle>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE_TOP.vhd" into library work
Parsing entity <RLE_TOP>.
Parsing architecture <RTL> of entity <rle_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JFIFGen.vhd" into library work
Parsing entity <JFIFGen>.
Parsing architecture <RTL> of entity <jfifgen>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/OutMux.vhd" into library work
Parsing entity <OutMux>.
Parsing architecture <RTL> of entity <outmux>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd" into library work
Parsing entity <JpegEnc>.
Parsing architecture <RTL> of entity <jpegenc>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" into library work
Parsing entity <fx2_jpeg_streamer>.
Parsing architecture <rtl> of entity <fx2_jpeg_streamer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23099: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23192: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23201: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23267: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23303: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23421: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23452: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23480: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23511: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23539: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23570: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23598: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23629: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23657: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23688: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23716: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23747: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23775: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23806: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23834: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23865: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23893: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23924: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23952: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23983: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24011: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24042: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24070: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24101: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24129: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24160: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24188: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24219: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24247: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24278: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24306: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24337: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24365: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24391: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24609: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24677: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24696: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24715: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24739: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24764: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24783: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24802: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24826: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24851: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24870: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24889: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24913: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25033: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25101: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25120: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25139: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25163: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25188: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25207: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25226: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25250: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25275: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25294: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25313: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25337: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25458: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25478: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25545: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25577: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25614: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25646: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25683: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25715: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25792: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25823: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25855: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25892: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25924: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25961: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25993: Port OQ is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 113: Using initial value of hdmi2usbsoc_hdmi2usbsoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 126: Using initial value of hdmi2usbsoc_hdmi2usbsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 145: Using initial value of hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 206: Using initial value of hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 229: Using initial value of hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 253: Using initial value of hdmi2usbsoc_hdmi2usbsoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 281: Using initial value of hdmi2usbsoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 287: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 318: Using initial value of hdmi2usbsoc_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 333: Using initial value of hdmi2usbsoc_half_rate_phy_dfi_p0_wrdata_en since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 666: Using initial value of hdmi2usbsoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 682: Using initial value of hdmi2usbsoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 698: Using initial value of hdmi2usbsoc_sdram_phaseinjector2_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 714: Using initial value of hdmi2usbsoc_sdram_phaseinjector3_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 877: Using initial value of hdmi2usbsoc_sdram_bankmachine0_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 916: Using initial value of hdmi2usbsoc_sdram_bankmachine1_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 955: Using initial value of hdmi2usbsoc_sdram_bankmachine2_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 994: Using initial value of hdmi2usbsoc_sdram_bankmachine3_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1033: Using initial value of hdmi2usbsoc_sdram_bankmachine4_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1072: Using initial value of hdmi2usbsoc_sdram_bankmachine5_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1111: Using initial value of hdmi2usbsoc_sdram_bankmachine6_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1150: Using initial value of hdmi2usbsoc_sdram_bankmachine7_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1170: Using initial value of hdmi2usbsoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1187: Using initial value of hdmi2usbsoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1202: Using initial value of hdmi2usbsoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1203: Using initial value of hdmi2usbsoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1204: Using initial value of hdmi2usbsoc_sdram_nop_cas_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1205: Using initial value of hdmi2usbsoc_sdram_nop_ras_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1206: Using initial value of hdmi2usbsoc_sdram_nop_we_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1322: Using initial value of hdmi_in0_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1325: Using initial value of hdmi_in0_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1348: Using initial value of hdmi_in0_datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1353: Using initial value of hdmi_in0_datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1439: Using initial value of hdmi_in0_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1467: Using initial value of hdmi_in0_datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1472: Using initial value of hdmi_in0_datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1558: Using initial value of hdmi_in0_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1586: Using initial value of hdmi_in0_datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1591: Using initial value of hdmi_in0_datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1677: Using initial value of hdmi_in0_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1814: Using initial value of hdmi_in0_frame_rgb2ycbcr_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2084: Using initial value of hdmi_in0_dma_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2150: Using initial value of hdmi_in1_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2153: Using initial value of hdmi_in1_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2176: Using initial value of hdmi_in1_datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2181: Using initial value of hdmi_in1_datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2267: Using initial value of hdmi_in1_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2295: Using initial value of hdmi_in1_datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2300: Using initial value of hdmi_in1_datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2386: Using initial value of hdmi_in1_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2414: Using initial value of hdmi_in1_datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2419: Using initial value of hdmi_in1_datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2505: Using initial value of hdmi_in1_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2642: Using initial value of hdmi_in1_frame_rgb2ycbcr_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2912: Using initial value of hdmi_in1_dma_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2928: Using initial value of interface2_lasmi_master_dat_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2929: Using initial value of interface2_lasmi_master_dat_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3011: Using initial value of hdmi_out0_reader_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3202: Using initial value of hdmi_out0_clocking_send_cmd_data_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3205: Using initial value of hdmi_out0_clocking_send_go_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3220: Using initial value of hdmi_out0_clocking_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3223: Using initial value of hdmi_out0_clocking_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3253: Using initial value of hdmi_out0_chroma_upsampler_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3470: Using initial value of hdmi_out0_compositeactor_abstractactor2_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3488: Using initial value of interface3_lasmi_master_dat_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3489: Using initial value of interface3_lasmi_master_dat_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3571: Using initial value of hdmi_out1_reader_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3768: Using initial value of hdmi_out1_chroma_upsampler_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3994: Using initial value of hdmi_out1_compositeactor_abstractactor2_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 4003: Using initial value of lasmi_master_dat_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 4004: Using initial value of lasmi_master_dat_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 4020: Using initial value of start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 4040: Using initial value of replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 4112: Using initial value of encoder_chroma_upsampler_sink_sop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 4113: Using initial value of encoder_chroma_upsampler_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 4155: Using initial value of encoder_output_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 4169: Using initial value of encoder_nbytes_clear_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 4226: Using initial value of update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 4229: Using initial value of data_width_status since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23140: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23344: Signal <mem_2> in initial block is partially initialized.
Reading initialization file \"edid_mem.init\".
Reading initialization file \"edid_mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 5751: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 5994: Assignment to hdmi2usbsoc_half_rate_phy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 5995: Assignment to hdmi2usbsoc_half_rate_phy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 5998: Assignment to hdmi2usbsoc_half_rate_phy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 5999: Assignment to hdmi2usbsoc_half_rate_phy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 6021: Assignment to hdmi2usbsoc_dfi_dfi_p0_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 6051: Assignment to hdmi2usbsoc_dfi_dfi_p2_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 6066: Assignment to hdmi2usbsoc_dfi_dfi_p3_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 6085: Assignment to hdmi2usbsoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 6100: Assignment to hdmi2usbsoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 6115: Assignment to hdmi2usbsoc_sdram_dfi_p2_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 6130: Assignment to hdmi2usbsoc_sdram_dfi_p3_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 7970: Assignment to interface2_lasmi_master_dat_w_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 7971: Assignment to interface3_lasmi_master_dat_w_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 7972: Assignment to lasmi_master_dat_w_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 7974: Assignment to interface0_lasmi_master_dat_r_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 7975: Assignment to interface1_lasmi_master_dat_r_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8072: Assignment to interface0_lasmi_master_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8073: Assignment to interface1_lasmi_master_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8128: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8133: Assignment to hdmi2usbsoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8203: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8294: Assignment to hdmi_in0_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8295: Assignment to hdmi_in0_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8297: Assignment to hdmi_in0_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8298: Assignment to hdmi_in0_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8314: Assignment to hdmi_in0_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8316: Assignment to hdmi_in0_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8672: Assignment to hdmi_in0_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8697: Assignment to hdmi_in0_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8703: Assignment to hdmi_in0_frame_rgb2ycbcr_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8705: Assignment to hdmi_in0_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8718: Assignment to hdmi_in0_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8719: Assignment to hdmi_in0_frame_chroma_downsampler_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8720: Assignment to hdmi_in0_frame_chroma_downsampler_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8775: Result of 1024-bit expression is truncated to fit in 128-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8789: Assignment to hdmi_in0_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8814: Assignment to hdmi_in0_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8973: Assignment to hdmi_in1_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8974: Assignment to hdmi_in1_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8976: Assignment to hdmi_in1_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8977: Assignment to hdmi_in1_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8993: Assignment to hdmi_in1_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8995: Assignment to hdmi_in1_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9351: Assignment to hdmi_in1_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9376: Assignment to hdmi_in1_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9382: Assignment to hdmi_in1_frame_rgb2ycbcr_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9384: Assignment to hdmi_in1_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9397: Assignment to hdmi_in1_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9398: Assignment to hdmi_in1_frame_chroma_downsampler_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9399: Assignment to hdmi_in1_frame_chroma_downsampler_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9454: Result of 1024-bit expression is truncated to fit in 128-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9468: Assignment to hdmi_in1_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9493: Assignment to hdmi_in1_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9622: Assignment to hdmi_out0_abstractactor_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9623: Assignment to hdmi_out0_compositeactor_busy0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9624: Assignment to hdmi_out0_dma_out_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9625: Assignment to hdmi_out0_compositeactor_busy1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9662: Result of 28-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9663: Result of 28-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9934: Assignment to hdmi_out0_chroma_upsampler_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9936: Assignment to hdmi_out0_chroma_upsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9948: Assignment to hdmi_out0_ycbcr2rgb_source_stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9949: Assignment to hdmi_out0_ycbcr2rgb_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9950: Assignment to hdmi_out0_ycbcr2rgb_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9951: Assignment to hdmi_out0_ycbcr2rgb_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10010: Assignment to hdmi_out1_dma_out_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10011: Assignment to hdmi_out1_abstractactor_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10012: Assignment to hdmi_out1_compositeactor_busy0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10013: Assignment to hdmi_out1_compositeactor_busy1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10063: Result of 28-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10064: Result of 28-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10321: Assignment to hdmi_out1_chroma_upsampler_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10323: Assignment to hdmi_out1_chroma_upsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10335: Assignment to hdmi_out1_ycbcr2rgb_source_stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10336: Assignment to hdmi_out1_ycbcr2rgb_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10337: Assignment to hdmi_out1_ycbcr2rgb_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10338: Assignment to hdmi_out1_ycbcr2rgb_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10401: Result of 28-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10407: Assignment to busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10644: Assignment to encoder_chroma_upsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10645: Assignment to encoder_chroma_upsampler_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10646: Assignment to encoder_chroma_upsampler_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10654: Assignment to encoder_output_fifo_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10740: Assignment to hdmi2usbsoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10741: Assignment to hdmi2usbsoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10745: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10779: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10780: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10782: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10783: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10784: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10790: Assignment to hdmi2usbsoc_hdmi2usbsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10791: Assignment to hdmi2usbsoc_hdmi2usbsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10794: Assignment to hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10797: Assignment to hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10798: Assignment to hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10804: Assignment to hdmi2usbsoc_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10805: Assignment to hdmi2usbsoc_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10818: Assignment to encoder_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10819: Assignment to encoder_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10830: Assignment to hdmi2usbsoc_bank0_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10831: Assignment to hdmi2usbsoc_bank0_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10832: Assignment to hdmi2usbsoc_bank0_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10833: Assignment to hdmi2usbsoc_bank0_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10834: Assignment to hdmi2usbsoc_bank0_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10835: Assignment to hdmi2usbsoc_bank0_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10836: Assignment to hdmi2usbsoc_bank0_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10837: Assignment to hdmi2usbsoc_bank0_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10838: Assignment to hdmi2usbsoc_bank0_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10839: Assignment to hdmi2usbsoc_bank0_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10840: Assignment to hdmi2usbsoc_bank0_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10841: Assignment to hdmi2usbsoc_bank0_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10842: Assignment to hdmi2usbsoc_bank0_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10843: Assignment to hdmi2usbsoc_bank0_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10844: Assignment to hdmi2usbsoc_bank0_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10845: Assignment to hdmi2usbsoc_bank0_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10857: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10858: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10859: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10860: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10861: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10862: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10863: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10864: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10888: Assignment to hdmi2usbsoc_bank2_done_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10889: Assignment to hdmi2usbsoc_bank2_done_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10920: Assignment to hdmi2usbsoc_bank3_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10921: Assignment to hdmi2usbsoc_bank3_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10926: Assignment to hdmi2usbsoc_bank3_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10927: Assignment to hdmi2usbsoc_bank3_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10930: Assignment to hdmi2usbsoc_bank3_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10931: Assignment to hdmi2usbsoc_bank3_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10932: Assignment to hdmi2usbsoc_bank3_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10933: Assignment to hdmi2usbsoc_bank3_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10938: Assignment to hdmi_in0_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10940: Assignment to hdmi_in0_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10942: Assignment to hdmi2usbsoc_bank3_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10943: Assignment to hdmi2usbsoc_bank3_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10946: Assignment to hdmi2usbsoc_bank3_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10947: Assignment to hdmi2usbsoc_bank3_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10948: Assignment to hdmi2usbsoc_bank3_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10949: Assignment to hdmi2usbsoc_bank3_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10950: Assignment to hdmi_in0_datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10952: Assignment to hdmi2usbsoc_bank3_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10953: Assignment to hdmi2usbsoc_bank3_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10954: Assignment to hdmi2usbsoc_bank3_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10955: Assignment to hdmi2usbsoc_bank3_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10956: Assignment to hdmi_in0_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10958: Assignment to hdmi2usbsoc_bank3_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10959: Assignment to hdmi2usbsoc_bank3_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10960: Assignment to hdmi2usbsoc_bank3_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10961: Assignment to hdmi2usbsoc_bank3_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10962: Assignment to hdmi2usbsoc_bank3_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10963: Assignment to hdmi2usbsoc_bank3_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10966: Assignment to hdmi2usbsoc_bank3_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10967: Assignment to hdmi2usbsoc_bank3_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10968: Assignment to hdmi2usbsoc_bank3_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10969: Assignment to hdmi2usbsoc_bank3_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10970: Assignment to hdmi_in0_datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10972: Assignment to hdmi2usbsoc_bank3_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10973: Assignment to hdmi2usbsoc_bank3_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10974: Assignment to hdmi2usbsoc_bank3_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10975: Assignment to hdmi2usbsoc_bank3_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10976: Assignment to hdmi_in0_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10978: Assignment to hdmi2usbsoc_bank3_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10979: Assignment to hdmi2usbsoc_bank3_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10980: Assignment to hdmi2usbsoc_bank3_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10981: Assignment to hdmi2usbsoc_bank3_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10982: Assignment to hdmi2usbsoc_bank3_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10983: Assignment to hdmi2usbsoc_bank3_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10986: Assignment to hdmi2usbsoc_bank3_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10987: Assignment to hdmi2usbsoc_bank3_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10988: Assignment to hdmi2usbsoc_bank3_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10989: Assignment to hdmi2usbsoc_bank3_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10990: Assignment to hdmi_in0_datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10992: Assignment to hdmi2usbsoc_bank3_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10993: Assignment to hdmi2usbsoc_bank3_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10994: Assignment to hdmi2usbsoc_bank3_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10995: Assignment to hdmi2usbsoc_bank3_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10996: Assignment to hdmi_in0_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10998: Assignment to hdmi2usbsoc_bank3_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10999: Assignment to hdmi2usbsoc_bank3_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11000: Assignment to hdmi2usbsoc_bank3_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11001: Assignment to hdmi2usbsoc_bank3_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11002: Assignment to hdmi2usbsoc_bank3_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11003: Assignment to hdmi2usbsoc_bank3_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11004: Assignment to hdmi2usbsoc_bank3_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11005: Assignment to hdmi2usbsoc_bank3_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11006: Assignment to hdmi2usbsoc_bank3_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11007: Assignment to hdmi2usbsoc_bank3_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11008: Assignment to hdmi2usbsoc_bank3_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11009: Assignment to hdmi2usbsoc_bank3_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11010: Assignment to hdmi2usbsoc_bank3_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11011: Assignment to hdmi2usbsoc_bank3_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11012: Assignment to hdmi2usbsoc_bank3_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11013: Assignment to hdmi2usbsoc_bank3_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11014: Assignment to hdmi_in0_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11044: Assignment to hdmi_in0_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11045: Assignment to hdmi_in0_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11129: Assignment to hdmi2usbsoc_bank4_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11130: Assignment to hdmi2usbsoc_bank4_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11135: Assignment to hdmi2usbsoc_bank4_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11136: Assignment to hdmi2usbsoc_bank4_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11139: Assignment to hdmi2usbsoc_bank4_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11140: Assignment to hdmi2usbsoc_bank4_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11141: Assignment to hdmi2usbsoc_bank4_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11142: Assignment to hdmi2usbsoc_bank4_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11147: Assignment to hdmi_in1_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11149: Assignment to hdmi_in1_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11151: Assignment to hdmi2usbsoc_bank4_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11152: Assignment to hdmi2usbsoc_bank4_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11155: Assignment to hdmi2usbsoc_bank4_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11156: Assignment to hdmi2usbsoc_bank4_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11157: Assignment to hdmi2usbsoc_bank4_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11158: Assignment to hdmi2usbsoc_bank4_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11159: Assignment to hdmi_in1_datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11161: Assignment to hdmi2usbsoc_bank4_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11162: Assignment to hdmi2usbsoc_bank4_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11163: Assignment to hdmi2usbsoc_bank4_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11164: Assignment to hdmi2usbsoc_bank4_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11165: Assignment to hdmi_in1_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11167: Assignment to hdmi2usbsoc_bank4_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11168: Assignment to hdmi2usbsoc_bank4_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11169: Assignment to hdmi2usbsoc_bank4_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11170: Assignment to hdmi2usbsoc_bank4_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11171: Assignment to hdmi2usbsoc_bank4_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11172: Assignment to hdmi2usbsoc_bank4_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11175: Assignment to hdmi2usbsoc_bank4_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11176: Assignment to hdmi2usbsoc_bank4_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11177: Assignment to hdmi2usbsoc_bank4_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11178: Assignment to hdmi2usbsoc_bank4_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11179: Assignment to hdmi_in1_datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11181: Assignment to hdmi2usbsoc_bank4_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11182: Assignment to hdmi2usbsoc_bank4_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11183: Assignment to hdmi2usbsoc_bank4_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11184: Assignment to hdmi2usbsoc_bank4_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11185: Assignment to hdmi_in1_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11187: Assignment to hdmi2usbsoc_bank4_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11188: Assignment to hdmi2usbsoc_bank4_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11189: Assignment to hdmi2usbsoc_bank4_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11190: Assignment to hdmi2usbsoc_bank4_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11191: Assignment to hdmi2usbsoc_bank4_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11192: Assignment to hdmi2usbsoc_bank4_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11195: Assignment to hdmi2usbsoc_bank4_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11196: Assignment to hdmi2usbsoc_bank4_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11197: Assignment to hdmi2usbsoc_bank4_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11198: Assignment to hdmi2usbsoc_bank4_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11199: Assignment to hdmi_in1_datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11201: Assignment to hdmi2usbsoc_bank4_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11202: Assignment to hdmi2usbsoc_bank4_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11203: Assignment to hdmi2usbsoc_bank4_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11204: Assignment to hdmi2usbsoc_bank4_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11205: Assignment to hdmi_in1_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11207: Assignment to hdmi2usbsoc_bank4_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11208: Assignment to hdmi2usbsoc_bank4_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11209: Assignment to hdmi2usbsoc_bank4_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11210: Assignment to hdmi2usbsoc_bank4_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11211: Assignment to hdmi2usbsoc_bank4_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11212: Assignment to hdmi2usbsoc_bank4_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11213: Assignment to hdmi2usbsoc_bank4_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11214: Assignment to hdmi2usbsoc_bank4_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11215: Assignment to hdmi2usbsoc_bank4_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11216: Assignment to hdmi2usbsoc_bank4_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11217: Assignment to hdmi2usbsoc_bank4_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11218: Assignment to hdmi2usbsoc_bank4_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11219: Assignment to hdmi2usbsoc_bank4_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11220: Assignment to hdmi2usbsoc_bank4_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11221: Assignment to hdmi2usbsoc_bank4_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11222: Assignment to hdmi2usbsoc_bank4_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11223: Assignment to hdmi_in1_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11253: Assignment to hdmi_in1_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11254: Assignment to hdmi_in1_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11375: Assignment to hdmi_out0_clocking_send_cmd_data_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11377: Assignment to hdmi_out0_clocking_send_go_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11379: Assignment to hdmi2usbsoc_bank5_driver_clocking_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11380: Assignment to hdmi2usbsoc_bank5_driver_clocking_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11385: Assignment to hdmi2usbsoc_bank5_driver_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11386: Assignment to hdmi2usbsoc_bank5_driver_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11387: Assignment to hdmi2usbsoc_bank5_driver_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11388: Assignment to hdmi2usbsoc_bank5_driver_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11393: Assignment to hdmi_out0_clocking_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11395: Assignment to hdmi_out0_clocking_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11397: Assignment to hdmi2usbsoc_bank5_driver_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11398: Assignment to hdmi2usbsoc_bank5_driver_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11403: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11406: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11409: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11412: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11504: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11507: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11510: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11513: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11537: Assignment to hdmi2usbsoc_bank7_sysid1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11538: Assignment to hdmi2usbsoc_bank7_sysid1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11539: Assignment to hdmi2usbsoc_bank7_sysid0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11540: Assignment to hdmi2usbsoc_bank7_sysid0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11541: Assignment to hdmi2usbsoc_bank7_revision3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11542: Assignment to hdmi2usbsoc_bank7_revision3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11543: Assignment to hdmi2usbsoc_bank7_revision2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11544: Assignment to hdmi2usbsoc_bank7_revision2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11545: Assignment to hdmi2usbsoc_bank7_revision1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11546: Assignment to hdmi2usbsoc_bank7_revision1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11547: Assignment to hdmi2usbsoc_bank7_revision0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11548: Assignment to hdmi2usbsoc_bank7_revision0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11549: Assignment to hdmi2usbsoc_bank7_frequency3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11550: Assignment to hdmi2usbsoc_bank7_frequency3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11551: Assignment to hdmi2usbsoc_bank7_frequency2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11552: Assignment to hdmi2usbsoc_bank7_frequency2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11553: Assignment to hdmi2usbsoc_bank7_frequency1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11554: Assignment to hdmi2usbsoc_bank7_frequency1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11555: Assignment to hdmi2usbsoc_bank7_frequency0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11556: Assignment to hdmi2usbsoc_bank7_frequency0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11572: Assignment to hdmi2usbsoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11588: Assignment to hdmi2usbsoc_bank8_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11589: Assignment to hdmi2usbsoc_bank8_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11590: Assignment to hdmi2usbsoc_bank8_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11591: Assignment to hdmi2usbsoc_bank8_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11592: Assignment to hdmi2usbsoc_bank8_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11593: Assignment to hdmi2usbsoc_bank8_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11594: Assignment to hdmi2usbsoc_bank8_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11595: Assignment to hdmi2usbsoc_bank8_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11598: Assignment to hdmi2usbsoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11614: Assignment to hdmi2usbsoc_bank8_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11615: Assignment to hdmi2usbsoc_bank8_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11616: Assignment to hdmi2usbsoc_bank8_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11617: Assignment to hdmi2usbsoc_bank8_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11618: Assignment to hdmi2usbsoc_bank8_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11619: Assignment to hdmi2usbsoc_bank8_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11620: Assignment to hdmi2usbsoc_bank8_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11621: Assignment to hdmi2usbsoc_bank8_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11624: Assignment to hdmi2usbsoc_sdram_phaseinjector2_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11640: Assignment to hdmi2usbsoc_bank8_dfii_pi2_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11641: Assignment to hdmi2usbsoc_bank8_dfii_pi2_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11642: Assignment to hdmi2usbsoc_bank8_dfii_pi2_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11643: Assignment to hdmi2usbsoc_bank8_dfii_pi2_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11644: Assignment to hdmi2usbsoc_bank8_dfii_pi2_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11645: Assignment to hdmi2usbsoc_bank8_dfii_pi2_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11646: Assignment to hdmi2usbsoc_bank8_dfii_pi2_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11647: Assignment to hdmi2usbsoc_bank8_dfii_pi2_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11650: Assignment to hdmi2usbsoc_sdram_phaseinjector3_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11666: Assignment to hdmi2usbsoc_bank8_dfii_pi3_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11667: Assignment to hdmi2usbsoc_bank8_dfii_pi3_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11668: Assignment to hdmi2usbsoc_bank8_dfii_pi3_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11669: Assignment to hdmi2usbsoc_bank8_dfii_pi3_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11670: Assignment to hdmi2usbsoc_bank8_dfii_pi3_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11671: Assignment to hdmi2usbsoc_bank8_dfii_pi3_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11672: Assignment to hdmi2usbsoc_bank8_dfii_pi3_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11673: Assignment to hdmi2usbsoc_bank8_dfii_pi3_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11674: Assignment to update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11676: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11677: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11678: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11679: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11680: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11681: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11682: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11683: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11684: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11685: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11686: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11687: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11688: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11689: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11782: Assignment to hdmi2usbsoc_hdmi2usbsoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11784: Assignment to hdmi2usbsoc_bank9_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11785: Assignment to hdmi2usbsoc_bank9_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11786: Assignment to hdmi2usbsoc_bank9_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11787: Assignment to hdmi2usbsoc_bank9_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11788: Assignment to hdmi2usbsoc_bank9_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11789: Assignment to hdmi2usbsoc_bank9_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11790: Assignment to hdmi2usbsoc_bank9_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11791: Assignment to hdmi2usbsoc_bank9_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11792: Assignment to hdmi2usbsoc_hdmi2usbsoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11793: Assignment to hdmi2usbsoc_hdmi2usbsoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11819: Assignment to hdmi2usbsoc_bank10_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11820: Assignment to hdmi2usbsoc_bank10_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11821: Assignment to hdmi2usbsoc_bank10_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11822: Assignment to hdmi2usbsoc_bank10_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11823: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11824: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 15004: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 15103: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 15202: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 15466: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 15482: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 15491: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 15500: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 14735: Assignment to hdmi_in0_frame_rgb2ycbcr_record7_rgb_n_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 16071: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 16170: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 16269: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 16533: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 16549: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 16558: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 16567: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 15802: Assignment to hdmi_in1_frame_rgb2ycbcr_record7_rgb_n_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17009: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17010: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17011: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17018: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17027: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17036: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 16869: Assignment to hdmi_out0_chroma_upsampler_record1_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17334: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17335: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17336: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17343: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17352: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17361: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17194: Assignment to hdmi_out1_chroma_upsampler_record1_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17596: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17597: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17529: Assignment to hdmi2usbsoc_half_rate_phy_record0_cs_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 18282: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 18283: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 18427: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 20390: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 20648: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17601: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_phy_re ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23170: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23184: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=1'b1,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=1'b1,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=2'b10,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=230.0,CLKOUT3_DIVIDE=2'b10,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=210.0,CLKOUT4_DIVIDE=3'b100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23235: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23238: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=1.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24428: Assignment to hdmi2usbsoc_sdram_bankmachine0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24442: Assignment to hdmi2usbsoc_sdram_bankmachine1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24456: Assignment to hdmi2usbsoc_sdram_bankmachine2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24470: Assignment to hdmi2usbsoc_sdram_bankmachine3_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24484: Assignment to hdmi2usbsoc_sdram_bankmachine4_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24498: Assignment to hdmi2usbsoc_sdram_bankmachine5_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24512: Assignment to hdmi2usbsoc_sdram_bankmachine6_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24526: Assignment to hdmi2usbsoc_sdram_bankmachine7_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFDS>.

Elaborating module <PLL_ADV(CLKFBOUT_MULT=4'b1010,CLKOUT0_DIVIDE=1'b1,CLKOUT1_DIVIDE=3'b101,CLKOUT2_DIVIDE=4'b1010,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=3'b101)>.

Elaborating module <FDCE>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="MASTER")>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="WRAPAROUND",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="SLAVE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="MASTER")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24943: Assignment to hdmi_in0_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24957: Assignment to hdmi_in0_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24971: Assignment to hdmi_in0_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24987: Assignment to hdmi_in0_frame_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25001: Assignment to hdmi_in0_dma_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25367: Assignment to hdmi_in1_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25381: Assignment to hdmi_in1_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25395: Assignment to hdmi_in1_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25411: Assignment to hdmi_in1_frame_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25425: Assignment to hdmi_in1_dma_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25439: Assignment to hdmi_out0_reader_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25455: Assignment to hdmi_out0_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=1.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=20.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="MASTER")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25763: Assignment to hdmi_out1_reader_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25779: Assignment to hdmi_out1_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 26041: Assignment to wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 26055: Assignment to write_port_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 26069: Assignment to encoder_output_fifo_wrport_dat_r ignored, since the identifier is never used
Going to vhdl side to elaborate module JpegEnc

Elaborating entity <JpegEnc> (architecture <RTL>) from library <work>.

Elaborating entity <HostIF> (architecture <RTL>) from library <work>.

Elaborating entity <CtrlSM> (architecture <RTL>) from library <work>.

Elaborating entity <SingleSM> (architecture <SingleSM_rtl>) from library <work>.
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/SingleSM.vhd" Line 139. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" Line 339. Case statement is complete. others clause is never selected

Elaborating entity <FDCT> (architecture <RTL>) from library <work>.

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" Line 209: Assignment to fram1_q_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" Line 228: Assignment to rd_en_d1 ignored, since the identifier is never used

Elaborating entity <MDCT> (architecture <RTL>) from library <work>.

Elaborating entity <DCT1D> (architecture <RTL>) from library <work>.

Elaborating entity <DCT2D> (architecture <RTL>) from library <work>.

Elaborating entity <RAM> (architecture <RTL>) from library <work>.

Elaborating entity <DBUFCTL> (architecture <RTL>) from library <work>.

Elaborating entity <ROME> (architecture <RTL>) from library <work>.

Elaborating entity <ROMO> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd" Line 171: Assignment to ramenr ignored, since the identifier is never used

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.

Elaborating entity <ZZ_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <zigzag> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.

Elaborating entity <QUANT_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <quantizer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.

Elaborating entity <r_divider> (architecture <rtl>) from library <work>.

Elaborating entity <ROMR> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RLE_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <rle> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE.vhd" Line 120: Assignment to wr_cnt_d1 ignored, since the identifier is never used

Elaborating entity <RleDoubleFifo> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE_TOP.vhd" Line 239: Assignment to huf_dval_p0 ignored, since the identifier is never used

Elaborating entity <Huffman> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 167: Assignment to vlc_vld ignored, since the identifier is never used

Elaborating entity <DC_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <AC_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <DC_CR_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <AC_CR_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <DoubleFifo> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" Line 180: clk should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 342: Assignment to vli_d ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 537. Case statement is complete. others clause is never selected

Elaborating entity <ByteStuffer> (architecture <RTL>) from library <work>.

Elaborating entity <JFIFGen> (architecture <RTL>) from library <work>.
Going to verilog side to elaborate module HeaderRam

Elaborating module <HeaderRam>.
Reading initialization file \"header.hex\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HeaderRAM.v" Line 41: Signal <mem> in initial block is partially initialized.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JFIFGen.vhd" Line 245: Assignment to rd_cnt_d2 ignored, since the identifier is never used

Elaborating entity <OutMux> (architecture <RTL>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 26074: Size mismatch in connection of port <OPB_ABus>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 26104: Assignment to asyncfifo_wrport_dat_r ignored, since the identifier is never used
Going to vhdl side to elaborate module fx2_jpeg_streamer

Elaborating entity <fx2_jpeg_streamer> (architecture <rtl>) from library <work>.
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" Line 155. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" Line 83: Assignment to packet_sent ignored, since the identifier is never used
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 26114: Size mismatch in connection of port <fx2_data>. Formal port size is 8-bit while actual signal size is 16-bit.

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 26203: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 4165: Net <encoder[1]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v".
    Set property "register_balancing = no" for signal <hdmi_in0_frame_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_in0_frame_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_in1_frame_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_in1_frame_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <asyncfifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <asyncfifo_graycounter1_q>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs1>.
    Set property "KEEP = TRUE" for signal <sys_clk>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs1>.
WARNING:Xst:647 - Input <record2_hdmi_out_scl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <record2_hdmi_out_sda> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <record2_hdmi_out_hpd_notif> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <record3_hdmi_out_scl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <record3_hdmi_out_sda> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <record3_hdmi_out_hpd_notif> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fx2_flaga> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" line 23101: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" line 23101: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" line 23101: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" line 23101: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" line 23101: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" line 23101: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" line 26072: Output port <ram_wraddr> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" line 26072: Output port <frame_size> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" line 26072: Output port <OPB_retry> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" line 26072: Output port <OPB_toutSup> of the instance <JpegEnc> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'encoder', unconnected in block 'top', is tied to its initial value (00).
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 1024x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x8-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x8-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_2>, simulation mismatch.
    Found 10240x32-bit dual-port RAM <Mram_mem_2> for signal <mem_2>.
    Found 8x22-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x22-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x22-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x22-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x22-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x22-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x22-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x22-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 2x128-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 2x32-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Found 8x11-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 8x11-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 8x11-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 512x129-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_14>, simulation mismatch.
    Found 12x128-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Found 8x11-bit dual-port RAM <Mram_storage_15> for signal <storage_15>.
    Found 8x11-bit dual-port RAM <Mram_storage_16> for signal <storage_16>.
    Found 8x11-bit dual-port RAM <Mram_storage_17> for signal <storage_17>.
    Found 512x129-bit dual-port RAM <Mram_storage_18> for signal <storage_18>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_19>, simulation mismatch.
    Found 12x128-bit dual-port RAM <Mram_storage_19> for signal <storage_19>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_20>, simulation mismatch.
    Found 15x128-bit dual-port RAM <Mram_storage_20> for signal <storage_20>.
    Found 512x131-bit dual-port RAM <Mram_storage_21> for signal <storage_21>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_22>, simulation mismatch.
    Found 15x128-bit dual-port RAM <Mram_storage_22> for signal <storage_22>.
    Found 512x131-bit dual-port RAM <Mram_storage_23> for signal <storage_23>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_24>, simulation mismatch.
    Found 15x128-bit dual-port RAM <Mram_storage_24> for signal <storage_24>.
    Found 16x128-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
    Found 1024x8-bit dual-port RAM <Mram_storage_25> for signal <storage_25>.
    Found 4x8-bit dual-port RAM <Mram_storage_26> for signal <storage_26>.
    Register <hdmi_in0_frame_next_vsync0> equivalent to <hdmi_in0_resdetection_vsync_r> has been removed
    Register <hdmi2usbsoc_half_rate_phy_record1_odt> equivalent to <hdmi2usbsoc_half_rate_phy_record0_odt> has been removed
    Register <hdmi_out0_hdmi_phy_es2_new_de0> equivalent to <hdmi_out0_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out0_hdmi_phy_es1_new_de0> equivalent to <hdmi_out0_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out0_next_de0> equivalent to <hdmi_out0_de_r> has been removed
    Register <hdmi2usbsoc_dfi_dfi_p3_rddata_valid> equivalent to <hdmi2usbsoc_dfi_dfi_p2_rddata_valid> has been removed
    Register <memadr_20> equivalent to <memadr_14> has been removed
    Register <hdmi_in0_frame_next_de0> equivalent to <hdmi_in0_resdetection_de_r> has been removed
    Register <hdmi_in0_frame_de_r> equivalent to <hdmi_in0_resdetection_de_r> has been removed
    Register <hdmi2usbsoc_half_rate_phy_record1_reset_n> equivalent to <hdmi2usbsoc_half_rate_phy_record0_reset_n> has been removed
    Register <memadr_13<0>> equivalent to <memadr_12<0>> has been removed
    Register <hdmi_out1_next_de0> equivalent to <hdmi_out1_de_r> has been removed
    Register <hdmi_in1_frame_next_de0> equivalent to <hdmi_in1_resdetection_de_r> has been removed
    Register <hdmi_in1_frame_de_r> equivalent to <hdmi_in1_resdetection_de_r> has been removed
    Register <hdmi_in1_frame_next_vsync0> equivalent to <hdmi_in1_resdetection_vsync_r> has been removed
    Register <hdmi2usbsoc_half_rate_phy_record1_cke> equivalent to <hdmi2usbsoc_half_rate_phy_record0_cke> has been removed
    Register <n_controller_selected_wl2> equivalent to <n_controller_selected_wl0> has been removed
    Register <n_controller_selected_wl1> equivalent to <n_controller_selected_wl0> has been removed
    Register <hdmi_out1_hdmi_phy_es2_new_de0> equivalent to <hdmi_out1_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out1_hdmi_phy_es1_new_de0> equivalent to <hdmi_out1_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out0_hdmi_phy_es1_new_de1> equivalent to <hdmi_out0_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out0_hdmi_phy_es2_new_de1> equivalent to <hdmi_out0_hdmi_phy_es0_new_de1> has been removed
    Register <n_controller_selected_wl8> equivalent to <n_controller_selected_wl6> has been removed
    Register <n_controller_selected_wl7> equivalent to <n_controller_selected_wl6> has been removed
    Register <hdmi_out1_hdmi_phy_es1_new_de1> equivalent to <hdmi_out1_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out1_hdmi_phy_es2_new_de1> equivalent to <hdmi_out1_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out0_hdmi_phy_es2_new_de2> equivalent to <hdmi_out0_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out0_hdmi_phy_es1_new_de2> equivalent to <hdmi_out0_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out1_hdmi_phy_es2_new_de2> equivalent to <hdmi_out1_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out1_hdmi_phy_es1_new_de2> equivalent to <hdmi_out1_hdmi_phy_es0_new_de2> has been removed
    Found 1-bit register for signal <hdmi_in0_charsync0_synced>.
    Found 10-bit register for signal <hdmi_in0_charsync0_data>.
    Found 10-bit register for signal <hdmi_in0_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync0_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync0_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync0_control_counter>.
    Found 4-bit register for signal <hdmi_in0_charsync0_previous_control_position>.
    Found 4-bit register for signal <hdmi_in0_charsync0_word_sel>.
    Found 9-bit register for signal <hdmi_in0_wer0_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer0_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer0_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer0_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer0_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer0_period_done>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in0_wer0_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in0_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding0_valid_o>.
    Found 8-bit register for signal <hdmi_in0_decoding0_output_d>.
    Found 2-bit register for signal <hdmi_in0_decoding0_output_c>.
    Found 1-bit register for signal <hdmi_in0_decoding0_output_de>.
    Found 10-bit register for signal <hdmi_in0_datacapture1_d>.
    Found 1-bit register for signal <hdmi_in0_charsync1_synced>.
    Found 10-bit register for signal <hdmi_in0_charsync1_data>.
    Found 10-bit register for signal <hdmi_in0_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync1_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync1_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync1_control_counter>.
    Found 4-bit register for signal <hdmi_in0_charsync1_previous_control_position>.
    Found 4-bit register for signal <hdmi_in0_charsync1_word_sel>.
    Found 9-bit register for signal <hdmi_in0_wer1_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer1_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer1_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer1_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer1_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer1_period_done>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in0_wer1_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in0_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding1_valid_o>.
    Found 8-bit register for signal <hdmi_in0_decoding1_output_d>.
    Found 2-bit register for signal <hdmi_in0_decoding1_output_c>.
    Found 1-bit register for signal <hdmi_in0_decoding1_output_de>.
    Found 10-bit register for signal <hdmi_in0_datacapture2_d>.
    Found 1-bit register for signal <hdmi_in0_charsync2_synced>.
    Found 10-bit register for signal <hdmi_in0_charsync2_data>.
    Found 10-bit register for signal <hdmi_in0_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync2_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync2_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync2_control_counter>.
    Found 4-bit register for signal <hdmi_in0_charsync2_previous_control_position>.
    Found 4-bit register for signal <hdmi_in0_charsync2_word_sel>.
    Found 9-bit register for signal <hdmi_in0_wer2_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer2_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer2_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer2_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer2_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer2_period_done>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in0_wer2_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in0_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding2_valid_o>.
    Found 8-bit register for signal <hdmi_in0_decoding2_output_d>.
    Found 2-bit register for signal <hdmi_in0_decoding2_output_c>.
    Found 1-bit register for signal <hdmi_in0_decoding2_output_de>.
    Found 1-bit register for signal <hdmi_in0_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi_in0_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi_in0_syncpol_r>.
    Found 8-bit register for signal <hdmi_in0_syncpol_g>.
    Found 8-bit register for signal <hdmi_in0_syncpol_b>.
    Found 1-bit register for signal <hdmi_in0_syncpol_de_r>.
    Found 2-bit register for signal <hdmi_in0_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi_in0_syncpol_c_out>.
    Found 1-bit register for signal <hdmi_in0_resdetection_de_r>.
    Found 11-bit register for signal <hdmi_in0_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi_in0_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi_in0_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi_in0_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi_in0_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n7>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n2>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n3>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n4>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n5>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n6>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n7>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cr>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_source_cb_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi_in0_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi_in0_frame_chroma_downsampler_cr_sum>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de1>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync1>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de2>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync2>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de3>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync3>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de4>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync4>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de5>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync5>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de6>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync6>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de7>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync7>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de8>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync8>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de9>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync9>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de10>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync10>.
    Found 1-bit register for signal <hdmi_in0_frame_vsync_r>.
    Found 128-bit register for signal <hdmi_in0_frame_cur_word>.
    Found 1-bit register for signal <hdmi_in0_frame_cur_word_valid>.
    Found 3-bit register for signal <hdmi_in0_frame_pack_counter>.
    Found 1-bit register for signal <hdmi_in0_frame_asyncfifo_din_sof>.
    Found 10-bit register for signal <hdmi_in0_frame_graycounter0_q>.
    Found 10-bit register for signal <hdmi_in0_frame_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi_in0_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <xilinxmultiregimpl47_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl47_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl49_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl49_regs1>.
    Found 8-bit register for signal <hdmi_in0_datacapture0_lateness>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in0_datacapture0_dsr>.
    Found 8-bit register for signal <hdmi_in0_datacapture1_lateness>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in0_datacapture1_dsr>.
    Found 8-bit register for signal <hdmi_in0_datacapture2_lateness>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in0_datacapture2_dsr>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl19_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl19_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl22_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl22_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl32_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl32_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl34_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl34_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl35_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl35_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs1>.
    Found 10-bit register for signal <hdmi_in1_datacapture0_d>.
    Found 1-bit register for signal <hdmi_in1_charsync0_synced>.
    Found 10-bit register for signal <hdmi_in1_charsync0_data>.
    Found 10-bit register for signal <hdmi_in1_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync0_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync0_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync0_control_counter>.
    Found 4-bit register for signal <hdmi_in1_charsync0_previous_control_position>.
    Found 4-bit register for signal <hdmi_in1_charsync0_word_sel>.
    Found 9-bit register for signal <hdmi_in1_wer0_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer0_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer0_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer0_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer0_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer0_period_done>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in1_wer0_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in1_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding0_valid_o>.
    Found 8-bit register for signal <hdmi_in1_decoding0_output_d>.
    Found 2-bit register for signal <hdmi_in1_decoding0_output_c>.
    Found 1-bit register for signal <hdmi_in1_decoding0_output_de>.
    Found 10-bit register for signal <hdmi_in1_datacapture1_d>.
    Found 1-bit register for signal <hdmi_in1_charsync1_synced>.
    Found 10-bit register for signal <hdmi_in1_charsync1_data>.
    Found 10-bit register for signal <hdmi_in1_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync1_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync1_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync1_control_counter>.
    Found 4-bit register for signal <hdmi_in1_charsync1_previous_control_position>.
    Found 4-bit register for signal <hdmi_in1_charsync1_word_sel>.
    Found 9-bit register for signal <hdmi_in1_wer1_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer1_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer1_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer1_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer1_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer1_period_done>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in1_wer1_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in1_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding1_valid_o>.
    Found 8-bit register for signal <hdmi_in1_decoding1_output_d>.
    Found 2-bit register for signal <hdmi_in1_decoding1_output_c>.
    Found 1-bit register for signal <hdmi_in1_decoding1_output_de>.
    Found 10-bit register for signal <hdmi_in1_datacapture2_d>.
    Found 1-bit register for signal <hdmi_in1_charsync2_synced>.
    Found 10-bit register for signal <hdmi_in1_charsync2_data>.
    Found 10-bit register for signal <hdmi_in1_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync2_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync2_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync2_control_counter>.
    Found 4-bit register for signal <hdmi_in1_charsync2_previous_control_position>.
    Found 4-bit register for signal <hdmi_in1_charsync2_word_sel>.
    Found 9-bit register for signal <hdmi_in1_wer2_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer2_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer2_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer2_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer2_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer2_period_done>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in1_wer2_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in1_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding2_valid_o>.
    Found 8-bit register for signal <hdmi_in1_decoding2_output_d>.
    Found 2-bit register for signal <hdmi_in1_decoding2_output_c>.
    Found 1-bit register for signal <hdmi_in1_decoding2_output_de>.
    Found 1-bit register for signal <hdmi_in1_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi_in1_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi_in1_syncpol_r>.
    Found 8-bit register for signal <hdmi_in1_syncpol_g>.
    Found 8-bit register for signal <hdmi_in1_syncpol_b>.
    Found 1-bit register for signal <hdmi_in1_syncpol_de_r>.
    Found 2-bit register for signal <hdmi_in1_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi_in1_syncpol_c_out>.
    Found 1-bit register for signal <hdmi_in1_resdetection_de_r>.
    Found 11-bit register for signal <hdmi_in1_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi_in1_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi_in1_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi_in1_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi_in1_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n7>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n2>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n3>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n4>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n5>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n6>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n7>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cr>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_source_cb_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi_in1_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi_in1_frame_chroma_downsampler_cr_sum>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de1>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync1>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de2>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync2>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de3>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync3>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de4>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync4>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de5>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync5>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de6>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync6>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de7>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync7>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de8>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync8>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de9>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync9>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de10>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync10>.
    Found 1-bit register for signal <hdmi_in1_frame_vsync_r>.
    Found 128-bit register for signal <hdmi_in1_frame_cur_word>.
    Found 1-bit register for signal <hdmi_in1_frame_cur_word_valid>.
    Found 3-bit register for signal <hdmi_in1_frame_pack_counter>.
    Found 1-bit register for signal <hdmi_in1_frame_asyncfifo_din_sof>.
    Found 10-bit register for signal <hdmi_in1_frame_graycounter0_q>.
    Found 10-bit register for signal <hdmi_in1_frame_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi_in1_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <xilinxmultiregimpl97_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl97_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl99_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl99_regs1>.
    Found 8-bit register for signal <hdmi_in1_datacapture0_lateness>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in1_datacapture0_dsr>.
    Found 8-bit register for signal <hdmi_in1_datacapture1_lateness>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in1_datacapture1_dsr>.
    Found 8-bit register for signal <hdmi_in1_datacapture2_lateness>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in1_datacapture2_dsr>.
    Found 1-bit register for signal <xilinxmultiregimpl56_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl56_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl57_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl57_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl61_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl61_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl69_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl69_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl71_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl71_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl73_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl73_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl76_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl76_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl82_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl82_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl84_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl84_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl86_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl86_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl89_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl89_regs1>.
    Found 1-bit register for signal <hdmi_out0_de_r>.
    Found 1-bit register for signal <hdmi_out0_next_vsync0>.
    Found 1-bit register for signal <hdmi_out0_next_hsync0>.
    Found 1-bit register for signal <hdmi_out0_next_de1>.
    Found 1-bit register for signal <hdmi_out0_next_vsync1>.
    Found 1-bit register for signal <hdmi_out0_next_hsync1>.
    Found 1-bit register for signal <hdmi_out0_next_de2>.
    Found 1-bit register for signal <hdmi_out0_next_vsync2>.
    Found 1-bit register for signal <hdmi_out0_next_hsync2>.
    Found 1-bit register for signal <hdmi_out0_next_de3>.
    Found 1-bit register for signal <hdmi_out0_next_vsync3>.
    Found 1-bit register for signal <hdmi_out0_next_hsync3>.
    Found 1-bit register for signal <hdmi_out0_next_de4>.
    Found 1-bit register for signal <hdmi_out0_next_vsync4>.
    Found 1-bit register for signal <hdmi_out0_next_hsync4>.
    Found 1-bit register for signal <hdmi_out0_next_de5>.
    Found 1-bit register for signal <hdmi_out0_next_vsync5>.
    Found 1-bit register for signal <hdmi_out0_next_hsync5>.
    Found 3-bit register for signal <hdmi_out0_fifo_unpack_counter>.
    Found 1-bit register for signal <hdmi_out0_fifo_pix_hsync>.
    Found 1-bit register for signal <hdmi_out0_fifo_pix_vsync>.
    Found 1-bit register for signal <hdmi_out0_fifo_pix_de>.
    Found 8-bit register for signal <hdmi_out0_fifo_pix_y>.
    Found 8-bit register for signal <hdmi_out0_fifo_pix_cb_cr>.
    Found 10-bit register for signal <hdmi_out0_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi_out0_fifo_graycounter1_q>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_record0_ycbcr_n_cb_cr>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_record1_ycbcr_n_cb_cr>.
    Found 1-bit register for signal <hdmi_out0_chroma_upsampler_parity>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_source_y>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_source_cb>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_source_cr>.
    Found 8-bit register for signal <hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi_out0_ycbcr2rgb_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi_out0_ycbcr2rgb_r>.
    Found 12-bit register for signal <hdmi_out0_ycbcr2rgb_g>.
    Found 12-bit register for signal <hdmi_out0_ycbcr2rgb_b>.
    Found 8-bit register for signal <hdmi_out0_ycbcr2rgb_source_r>.
    Found 8-bit register for signal <hdmi_out0_ycbcr2rgb_source_g>.
    Found 8-bit register for signal <hdmi_out0_ycbcr2rgb_source_b>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi_out0_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi_out0_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi_out0_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi_out0_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi_out0_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi_out0_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi_out0_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi_out0_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi_out0_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi_out0_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi_out0_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi_out0_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi_out0_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi_out0_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi_out0_hdmi_phy_es2_cnt>.
    Found 10-bit register for signal <xilinxmultiregimpl101_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl101_regs1>.
    Found 5-bit register for signal <hdmi_out0_hdmi_phy_es0_ed_2x>.
    Found 5-bit register for signal <hdmi_out0_hdmi_phy_es1_ed_2x>.
    Found 5-bit register for signal <hdmi_out0_hdmi_phy_es2_ed_2x>.
    Found 1-bit register for signal <hdmi_out1_de_r>.
    Found 1-bit register for signal <hdmi_out1_next_vsync0>.
    Found 1-bit register for signal <hdmi_out1_next_hsync0>.
    Found 1-bit register for signal <hdmi_out1_next_de1>.
    Found 1-bit register for signal <hdmi_out1_next_vsync1>.
    Found 1-bit register for signal <hdmi_out1_next_hsync1>.
    Found 1-bit register for signal <hdmi_out1_next_de2>.
    Found 1-bit register for signal <hdmi_out1_next_vsync2>.
    Found 1-bit register for signal <hdmi_out1_next_hsync2>.
    Found 1-bit register for signal <hdmi_out1_next_de3>.
    Found 1-bit register for signal <hdmi_out1_next_vsync3>.
    Found 1-bit register for signal <hdmi_out1_next_hsync3>.
    Found 1-bit register for signal <hdmi_out1_next_de4>.
    Found 1-bit register for signal <hdmi_out1_next_vsync4>.
    Found 1-bit register for signal <hdmi_out1_next_hsync4>.
    Found 1-bit register for signal <hdmi_out1_next_de5>.
    Found 1-bit register for signal <hdmi_out1_next_vsync5>.
    Found 1-bit register for signal <hdmi_out1_next_hsync5>.
    Found 3-bit register for signal <hdmi_out1_fifo_unpack_counter>.
    Found 1-bit register for signal <hdmi_out1_fifo_pix_hsync>.
    Found 1-bit register for signal <hdmi_out1_fifo_pix_vsync>.
    Found 1-bit register for signal <hdmi_out1_fifo_pix_de>.
    Found 8-bit register for signal <hdmi_out1_fifo_pix_y>.
    Found 8-bit register for signal <hdmi_out1_fifo_pix_cb_cr>.
    Found 10-bit register for signal <hdmi_out1_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi_out1_fifo_graycounter1_q>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_record0_ycbcr_n_cb_cr>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_record1_ycbcr_n_cb_cr>.
    Found 1-bit register for signal <hdmi_out1_chroma_upsampler_parity>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_source_y>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_source_cb>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_source_cr>.
    Found 8-bit register for signal <hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi_out1_ycbcr2rgb_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi_out1_ycbcr2rgb_r>.
    Found 12-bit register for signal <hdmi_out1_ycbcr2rgb_g>.
    Found 12-bit register for signal <hdmi_out1_ycbcr2rgb_b>.
    Found 8-bit register for signal <hdmi_out1_ycbcr2rgb_source_r>.
    Found 8-bit register for signal <hdmi_out1_ycbcr2rgb_source_g>.
    Found 8-bit register for signal <hdmi_out1_ycbcr2rgb_source_b>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi_out1_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi_out1_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi_out1_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi_out1_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi_out1_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi_out1_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi_out1_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi_out1_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi_out1_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi_out1_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi_out1_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi_out1_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi_out1_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi_out1_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi_out1_hdmi_phy_es2_cnt>.
    Found 10-bit register for signal <xilinxmultiregimpl104_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl104_regs1>.
    Found 5-bit register for signal <hdmi_out1_hdmi_phy_es0_ed_2x>.
    Found 5-bit register for signal <hdmi_out1_hdmi_phy_es1_ed_2x>.
    Found 5-bit register for signal <hdmi_out1_hdmi_phy_es2_ed_2x>.
    Found 11-bit register for signal <hdmi2usbsoc_por>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_phase_sel>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_phase_half>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_record0_reset_n>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_record0_odt>.
    Found 15-bit register for signal <hdmi2usbsoc_half_rate_phy_record0_address>.
    Found 3-bit register for signal <hdmi2usbsoc_half_rate_phy_record0_bank>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_record0_cke>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_record0_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_record0_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_record0_we_n>.
    Found 15-bit register for signal <hdmi2usbsoc_half_rate_phy_record1_address>.
    Found 3-bit register for signal <hdmi2usbsoc_half_rate_phy_record1_bank>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_record1_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_record1_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_record1_we_n>.
    Found 15-bit register for signal <hdmi2usbsoc_ddram_a>.
    Found 3-bit register for signal <hdmi2usbsoc_ddram_ba>.
    Found 1-bit register for signal <hdmi2usbsoc_ddram_cke>.
    Found 1-bit register for signal <hdmi2usbsoc_ddram_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddram_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddram_we_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddram_reset_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddram_odt>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_postamble>.
    Found 5-bit register for signal <hdmi2usbsoc_half_rate_phy_r_drive_dq>.
    Found 6-bit register for signal <hdmi2usbsoc_half_rate_phy_r_dfi_wrdata_en>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_rom_bus_ack>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_sram_bus_ack>.
    Found 14-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_interface_we>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_ack>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_serial_tx>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_sink_ack>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_uart_clk_txen>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_phase_accumulator_tx>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_busy>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_payload_data>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_stb>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_uart_clk_rxen>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_reg>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_busy>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_old_trigger>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_storage_full>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_en_storage_full>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_value_status>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_zero_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_zero_old_trigger>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_eventmanager_storage_full>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_value>.
    Found 57-bit register for signal <hdmi2usbsoc_status>.
    Found 7-bit register for signal <hdmi2usbsoc_cnt>.
    Found 1-bit register for signal <hdmi2usbsoc_bus_ack>.
    Found 32-bit register for signal <hdmi2usbsoc_dfi_dfi_p0_rddata>.
    Found 1-bit register for signal <hdmi2usbsoc_dfi_dfi_p0_rddata_valid>.
    Found 32-bit register for signal <hdmi2usbsoc_dfi_dfi_p1_rddata>.
    Found 1-bit register for signal <hdmi2usbsoc_dfi_dfi_p1_rddata_valid>.
    Found 32-bit register for signal <hdmi2usbsoc_dfi_dfi_p2_rddata>.
    Found 1-bit register for signal <hdmi2usbsoc_dfi_dfi_p2_rddata_valid>.
    Found 32-bit register for signal <hdmi2usbsoc_dfi_dfi_p3_rddata>.
    Found 1-bit register for signal <hdmi2usbsoc_phase_sys>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_storage_full>.
    Found 6-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 32-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_status>.
    Found 6-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 32-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_status>.
    Found 6-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_command_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<0>>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_baddress_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<0>>.
    Found 32-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_status>.
    Found 6-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_command_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<0>>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_baddress_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<0>>.
    Found 32-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_status>.
    Found 14-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_address>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_bank>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_rddata_en>.
    Found 14-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_address>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_bank>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_rddata_en>.
    Found 14-bit register for signal <hdmi2usbsoc_sdram_a>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_we_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_seq_done>.
    Found 5-bit register for signal <hdmi2usbsoc_sdram_counter0>.
    Found 8-bit register for signal <hdmi2usbsoc_sdram_counter1>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_start>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_has_openrow>.
    Found 14-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_has_openrow>.
    Found 14-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_has_openrow>.
    Found 14-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_has_openrow>.
    Found 14-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_has_openrow>.
    Found 14-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_has_openrow>.
    Found 14-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_has_openrow>.
    Found 14-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_has_openrow>.
    Found 14-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_unsafe_precharge_count>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_choose_req_grant>.
    Found 5-bit register for signal <hdmi2usbsoc_sdram_time0>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_time1>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_state>.
    Found 2-bit register for signal <hdmi2usbsoc_adr_offset_r>.
    Found 1-bit register for signal <record0_hdmi_in_hpd_en>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_i>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_drv_reg>.
    Found 1-bit register for signal <hdmi_in0_edid_scl_i>.
    Found 6-bit register for signal <hdmi_in0_edid_samp_count>.
    Found 1-bit register for signal <hdmi_in0_edid_samp_carry>.
    Found 1-bit register for signal <hdmi_in0_edid_scl_r>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_r>.
    Found 8-bit register for signal <hdmi_in0_edid_din>.
    Found 4-bit register for signal <hdmi_in0_edid_counter>.
    Found 1-bit register for signal <hdmi_in0_edid_is_read>.
    Found 7-bit register for signal <hdmi_in0_edid_offset_counter>.
    Found 1-bit register for signal <hdmi_in0_edid_data_bit>.
    Found 1-bit register for signal <hdmi_in0_edid_data_drv>.
    Found 1-bit register for signal <hdmi_in0_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_in0_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_in0_pll_drdy_status>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer0_status>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in0_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer1_status>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in0_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer2_status>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in0_wer2_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in0_frame_graycounter1_q>.
    Found 10-bit register for signal <hdmi_in0_frame_graycounter1_q_binary>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_ack_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_mask>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<27>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<4>>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_slot0_status_storage_full>.
    Found 28-bit register for signal <hdmi_in0_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_slot1_status_storage_full>.
    Found 28-bit register for signal <hdmi_in0_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_storage_full>.
    Found 1-bit register for signal <hdmi_in0_dma_slot_array_current_slot>.
    Found 24-bit register for signal <hdmi_in0_dma_current_address>.
    Found 24-bit register for signal <hdmi_in0_dma_mwords_remaining>.
    Found 4-bit register for signal <hdmi_in0_dma_level>.
    Found 4-bit register for signal <hdmi_in0_dma_produce>.
    Found 4-bit register for signal <hdmi_in0_dma_consume>.
    Found 1-bit register for signal <record1_hdmi_in_hpd_en>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_i>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_drv_reg>.
    Found 1-bit register for signal <hdmi_in1_edid_scl_i>.
    Found 6-bit register for signal <hdmi_in1_edid_samp_count>.
    Found 1-bit register for signal <hdmi_in1_edid_samp_carry>.
    Found 1-bit register for signal <hdmi_in1_edid_scl_r>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_r>.
    Found 8-bit register for signal <hdmi_in1_edid_din>.
    Found 4-bit register for signal <hdmi_in1_edid_counter>.
    Found 1-bit register for signal <hdmi_in1_edid_is_read>.
    Found 7-bit register for signal <hdmi_in1_edid_offset_counter>.
    Found 1-bit register for signal <hdmi_in1_edid_data_bit>.
    Found 1-bit register for signal <hdmi_in1_edid_data_drv>.
    Found 1-bit register for signal <hdmi_in1_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_in1_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_in1_pll_drdy_status>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer0_status>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in1_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer1_status>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in1_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer2_status>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in1_wer2_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in1_frame_graycounter1_q>.
    Found 10-bit register for signal <hdmi_in1_frame_graycounter1_q_binary>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_ack_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_mask>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<27>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<4>>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_slot0_status_storage_full>.
    Found 28-bit register for signal <hdmi_in1_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_slot1_status_storage_full>.
    Found 28-bit register for signal <hdmi_in1_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_storage_full>.
    Found 1-bit register for signal <hdmi_in1_dma_slot_array_current_slot>.
    Found 24-bit register for signal <hdmi_in1_dma_current_address>.
    Found 24-bit register for signal <hdmi_in1_dma_mwords_remaining>.
    Found 4-bit register for signal <hdmi_in1_dma_level>.
    Found 4-bit register for signal <hdmi_in1_dma_produce>.
    Found 4-bit register for signal <hdmi_in1_dma_consume>.
    Found 9-bit register for signal <hdmi_out0_fi_source_payload_hres>.
    Found 9-bit register for signal <hdmi_out0_fi_source_payload_hsync_start>.
    Found 9-bit register for signal <hdmi_out0_fi_source_payload_hsync_end>.
    Found 9-bit register for signal <hdmi_out0_fi_source_payload_hscan>.
    Found 12-bit register for signal <hdmi_out0_fi_source_payload_vres>.
    Found 12-bit register for signal <hdmi_out0_fi_source_payload_vsync_start>.
    Found 12-bit register for signal <hdmi_out0_fi_source_payload_vsync_end>.
    Found 12-bit register for signal <hdmi_out0_fi_source_payload_vscan>.
    Found 28-bit register for signal <hdmi_out0_fi_source_payload_length>.
    Found 28-bit register for signal <hdmi_out0_fi_source_payload_base0>.
    Found 1-bit register for signal <hdmi_out0_fi_source_stb>.
    Found 1-bit register for signal <hdmi_out0_fi_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage0_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage1_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage2_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage3_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage4_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage5_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage6_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage7_storage_full>.
    Found 32-bit register for signal <hdmi_out0_fi_csrstorage8_storage_full>.
    Found 32-bit register for signal <hdmi_out0_fi_csrstorage9_storage_full>.
    Found 24-bit register for signal <hdmi_out0_intseq_maximum>.
    Found 24-bit register for signal <hdmi_out0_intseq_offset>.
    Found 24-bit register for signal <hdmi_out0_intseq_counter>.
    Found 4-bit register for signal <hdmi_out0_reader_rsv_level>.
    Found 4-bit register for signal <hdmi_out0_reader_level>.
    Found 4-bit register for signal <hdmi_out0_reader_produce>.
    Found 4-bit register for signal <hdmi_out0_reader_consume>.
    Found 1-bit register for signal <hdmi_out0_vtg_phy_payload_hsync>.
    Found 1-bit register for signal <hdmi_out0_vtg_phy_payload_vsync>.
    Found 1-bit register for signal <hdmi_out0_vtg_hactive>.
    Found 1-bit register for signal <hdmi_out0_vtg_vactive>.
    Found 9-bit register for signal <hdmi_out0_vtg_hcounter>.
    Found 12-bit register for signal <hdmi_out0_vtg_vcounter>.
    Found 9-bit register for signal <hdmi_out0_vtg_tr_hres>.
    Found 9-bit register for signal <hdmi_out0_vtg_tr_hsync_start>.
    Found 9-bit register for signal <hdmi_out0_vtg_tr_hsync_end>.
    Found 9-bit register for signal <hdmi_out0_vtg_tr_hscan>.
    Found 12-bit register for signal <hdmi_out0_vtg_tr_vres>.
    Found 12-bit register for signal <hdmi_out0_vtg_tr_vsync_start>.
    Found 12-bit register for signal <hdmi_out0_vtg_tr_vsync_end>.
    Found 12-bit register for signal <hdmi_out0_vtg_tr_vscan>.
    Found 1-bit register for signal <hdmi_out0_vtg_generate_frame_done>.
    Found 10-bit register for signal <hdmi_out0_fifo_graycounter0_q>.
    Found 10-bit register for signal <hdmi_out0_fifo_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_out0_clocking_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_drdy_status>.
    Found 4-bit register for signal <hdmi_out0_clocking_remaining_bits>.
    Found 10-bit register for signal <hdmi_out0_clocking_sr>.
    Found 4-bit register for signal <hdmi_out0_clocking_busy_counter>.
    Found 24-bit register for signal <hdmi_out0_compositeactor_abstractactor1_q_payload_value>.
    Found 1-bit register for signal <hdmi_out0_compositeactor_abstractactor1_valid_n>.
    Found 2-bit register for signal <hdmi_out0_compositeactor_abstractactor2_already_acked>.
    Found 128-bit register for signal <hdmi_out0_compositeactor_abstractactor0_q_payload_d>.
    Found 1-bit register for signal <hdmi_out0_compositeactor_abstractactor0_valid_n>.
    Found 9-bit register for signal <hdmi_out1_fi_source_payload_hres>.
    Found 9-bit register for signal <hdmi_out1_fi_source_payload_hsync_start>.
    Found 9-bit register for signal <hdmi_out1_fi_source_payload_hsync_end>.
    Found 9-bit register for signal <hdmi_out1_fi_source_payload_hscan>.
    Found 12-bit register for signal <hdmi_out1_fi_source_payload_vres>.
    Found 12-bit register for signal <hdmi_out1_fi_source_payload_vsync_start>.
    Found 12-bit register for signal <hdmi_out1_fi_source_payload_vsync_end>.
    Found 12-bit register for signal <hdmi_out1_fi_source_payload_vscan>.
    Found 28-bit register for signal <hdmi_out1_fi_source_payload_length>.
    Found 28-bit register for signal <hdmi_out1_fi_source_payload_base0>.
    Found 1-bit register for signal <hdmi_out1_fi_source_stb>.
    Found 1-bit register for signal <hdmi_out1_fi_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage0_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage1_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage2_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage3_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage4_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage5_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage6_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage7_storage_full>.
    Found 32-bit register for signal <hdmi_out1_fi_csrstorage8_storage_full>.
    Found 32-bit register for signal <hdmi_out1_fi_csrstorage9_storage_full>.
    Found 24-bit register for signal <hdmi_out1_intseq_maximum>.
    Found 24-bit register for signal <hdmi_out1_intseq_offset>.
    Found 24-bit register for signal <hdmi_out1_intseq_counter>.
    Found 4-bit register for signal <hdmi_out1_reader_rsv_level>.
    Found 4-bit register for signal <hdmi_out1_reader_level>.
    Found 4-bit register for signal <hdmi_out1_reader_produce>.
    Found 4-bit register for signal <hdmi_out1_reader_consume>.
    Found 1-bit register for signal <hdmi_out1_vtg_phy_payload_hsync>.
    Found 1-bit register for signal <hdmi_out1_vtg_phy_payload_vsync>.
    Found 1-bit register for signal <hdmi_out1_vtg_hactive>.
    Found 1-bit register for signal <hdmi_out1_vtg_vactive>.
    Found 9-bit register for signal <hdmi_out1_vtg_hcounter>.
    Found 12-bit register for signal <hdmi_out1_vtg_vcounter>.
    Found 9-bit register for signal <hdmi_out1_vtg_tr_hres>.
    Found 9-bit register for signal <hdmi_out1_vtg_tr_hsync_start>.
    Found 9-bit register for signal <hdmi_out1_vtg_tr_hsync_end>.
    Found 9-bit register for signal <hdmi_out1_vtg_tr_hscan>.
    Found 12-bit register for signal <hdmi_out1_vtg_tr_vres>.
    Found 12-bit register for signal <hdmi_out1_vtg_tr_vsync_start>.
    Found 12-bit register for signal <hdmi_out1_vtg_tr_vsync_end>.
    Found 12-bit register for signal <hdmi_out1_vtg_tr_vscan>.
    Found 1-bit register for signal <hdmi_out1_vtg_generate_frame_done>.
    Found 10-bit register for signal <hdmi_out1_fifo_graycounter0_q>.
    Found 10-bit register for signal <hdmi_out1_fifo_graycounter0_q_binary>.
    Found 128-bit register for signal <hdmi_out1_compositeactor_abstractactor0_q_payload_d>.
    Found 1-bit register for signal <hdmi_out1_compositeactor_abstractactor0_valid_n>.
    Found 24-bit register for signal <hdmi_out1_compositeactor_abstractactor1_q_payload_value>.
    Found 1-bit register for signal <hdmi_out1_compositeactor_abstractactor1_valid_n>.
    Found 2-bit register for signal <hdmi_out1_compositeactor_abstractactor2_already_acked>.
    Found 1-bit register for signal <base_storage_full<31>>.
    Found 1-bit register for signal <base_storage_full<30>>.
    Found 1-bit register for signal <base_storage_full<29>>.
    Found 1-bit register for signal <base_storage_full<28>>.
    Found 1-bit register for signal <base_storage_full<27>>.
    Found 1-bit register for signal <base_storage_full<26>>.
    Found 1-bit register for signal <base_storage_full<25>>.
    Found 1-bit register for signal <base_storage_full<24>>.
    Found 1-bit register for signal <base_storage_full<23>>.
    Found 1-bit register for signal <base_storage_full<22>>.
    Found 1-bit register for signal <base_storage_full<21>>.
    Found 1-bit register for signal <base_storage_full<20>>.
    Found 1-bit register for signal <base_storage_full<19>>.
    Found 1-bit register for signal <base_storage_full<18>>.
    Found 1-bit register for signal <base_storage_full<17>>.
    Found 1-bit register for signal <base_storage_full<16>>.
    Found 1-bit register for signal <base_storage_full<15>>.
    Found 1-bit register for signal <base_storage_full<14>>.
    Found 1-bit register for signal <base_storage_full<13>>.
    Found 1-bit register for signal <base_storage_full<12>>.
    Found 1-bit register for signal <base_storage_full<11>>.
    Found 1-bit register for signal <base_storage_full<10>>.
    Found 1-bit register for signal <base_storage_full<9>>.
    Found 1-bit register for signal <base_storage_full<8>>.
    Found 1-bit register for signal <base_storage_full<7>>.
    Found 1-bit register for signal <base_storage_full<6>>.
    Found 1-bit register for signal <base_storage_full<5>>.
    Found 1-bit register for signal <base_storage_full<4>>.
    Found 1-bit register for signal <base_storage_full<3>>.
    Found 1-bit register for signal <base_storage_full<2>>.
    Found 1-bit register for signal <base_storage_full<1>>.
    Found 1-bit register for signal <base_storage_full<0>>.
    Found 1-bit register for signal <h_width_storage_full<15>>.
    Found 1-bit register for signal <h_width_storage_full<14>>.
    Found 1-bit register for signal <h_width_storage_full<13>>.
    Found 1-bit register for signal <h_width_storage_full<12>>.
    Found 1-bit register for signal <h_width_storage_full<11>>.
    Found 1-bit register for signal <h_width_storage_full<10>>.
    Found 1-bit register for signal <h_width_storage_full<9>>.
    Found 1-bit register for signal <h_width_storage_full<8>>.
    Found 1-bit register for signal <h_width_storage_full<7>>.
    Found 1-bit register for signal <h_width_storage_full<6>>.
    Found 1-bit register for signal <h_width_storage_full<5>>.
    Found 1-bit register for signal <h_width_storage_full<4>>.
    Found 1-bit register for signal <h_width_storage_full<3>>.
    Found 1-bit register for signal <h_width_storage_full<2>>.
    Found 1-bit register for signal <h_width_storage_full<1>>.
    Found 1-bit register for signal <h_width_storage_full<0>>.
    Found 1-bit register for signal <v_width_storage_full<15>>.
    Found 1-bit register for signal <v_width_storage_full<14>>.
    Found 1-bit register for signal <v_width_storage_full<13>>.
    Found 1-bit register for signal <v_width_storage_full<12>>.
    Found 1-bit register for signal <v_width_storage_full<11>>.
    Found 1-bit register for signal <v_width_storage_full<10>>.
    Found 1-bit register for signal <v_width_storage_full<9>>.
    Found 1-bit register for signal <v_width_storage_full<8>>.
    Found 1-bit register for signal <v_width_storage_full<7>>.
    Found 1-bit register for signal <v_width_storage_full<6>>.
    Found 1-bit register for signal <v_width_storage_full<5>>.
    Found 1-bit register for signal <v_width_storage_full<4>>.
    Found 1-bit register for signal <v_width_storage_full<3>>.
    Found 1-bit register for signal <v_width_storage_full<2>>.
    Found 1-bit register for signal <v_width_storage_full<1>>.
    Found 1-bit register for signal <v_width_storage_full<0>>.
    Found 4-bit register for signal <rsv_level>.
    Found 4-bit register for signal <level>.
    Found 4-bit register for signal <produce>.
    Found 4-bit register for signal <consume>.
    Found 16-bit register for signal <h>.
    Found 16-bit register for signal <v>.
    Found 1-bit register for signal <write_sel>.
    Found 1-bit register for signal <read_sel>.
    Found 3-bit register for signal <v_write>.
    Found 3-bit register for signal <h_read>.
    Found 3-bit register for signal <v_read>.
    Found 1-bit register for signal <encoder_chroma_upsampler_valid_n0>.
    Found 1-bit register for signal <encoder_chroma_upsampler_valid_n1>.
    Found 8-bit register for signal <encoder_chroma_upsampler_source_y>.
    Found 8-bit register for signal <encoder_chroma_upsampler_source_cb>.
    Found 8-bit register for signal <encoder_chroma_upsampler_source_cr>.
    Found 8-bit register for signal <encoder_chroma_upsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <encoder_chroma_upsampler_record0_ycbcr_n_cb_cr>.
    Found 8-bit register for signal <encoder_chroma_upsampler_record1_ycbcr_n_cb_cr>.
    Found 1-bit register for signal <encoder_chroma_upsampler_parity>.
    Found 11-bit register for signal <encoder_output_fifo_level>.
    Found 10-bit register for signal <encoder_output_fifo_produce>.
    Found 10-bit register for signal <encoder_output_fifo_consume>.
    Found 32-bit register for signal <encoder_status>.
    Found 3-bit register for signal <asyncfifo_graycounter0_q>.
    Found 3-bit register for signal <asyncfifo_graycounter0_q_binary>.
    Found 2-bit register for signal <refresher_state>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 3-bit register for signal <bankmachine4_state>.
    Found 3-bit register for signal <bankmachine5_state>.
    Found 3-bit register for signal <bankmachine6_state>.
    Found 3-bit register for signal <bankmachine7_state>.
    Found 24-bit register for signal <nreads_status>.
    Found 24-bit register for signal <nwrites_status>.
    Found 1-bit register for signal <cmd_stb>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <cmd_is_read>.
    Found 1-bit register for signal <cmd_is_write>.
    Found 24-bit register for signal <counter>.
    Found 1-bit register for signal <period>.
    Found 24-bit register for signal <nreads>.
    Found 24-bit register for signal <nwrites>.
    Found 24-bit register for signal <nreads_r>.
    Found 24-bit register for signal <nwrites_r>.
    Found 3-bit register for signal <roundrobin0_grant>.
    Found 3-bit register for signal <roundrobin1_grant>.
    Found 3-bit register for signal <roundrobin2_grant>.
    Found 3-bit register for signal <roundrobin3_grant>.
    Found 3-bit register for signal <roundrobin4_grant>.
    Found 3-bit register for signal <roundrobin5_grant>.
    Found 3-bit register for signal <roundrobin6_grant>.
    Found 3-bit register for signal <roundrobin7_grant>.
    Found 1-bit register for signal <new_master_dat_w_ack0>.
    Found 1-bit register for signal <new_master_dat_w_ack1>.
    Found 1-bit register for signal <new_master_dat_w_ack2>.
    Found 1-bit register for signal <new_master_dat_w_ack3>.
    Found 1-bit register for signal <new_master_dat_w_ack4>.
    Found 1-bit register for signal <new_master_dat_w_ack5>.
    Found 1-bit register for signal <new_master_dat_r_ack0>.
    Found 1-bit register for signal <new_master_dat_r_ack1>.
    Found 1-bit register for signal <new_master_dat_r_ack2>.
    Found 1-bit register for signal <new_master_dat_r_ack3>.
    Found 1-bit register for signal <new_master_dat_r_ack4>.
    Found 1-bit register for signal <new_master_dat_r_ack15>.
    Found 1-bit register for signal <new_master_dat_r_ack16>.
    Found 1-bit register for signal <new_master_dat_r_ack17>.
    Found 1-bit register for signal <new_master_dat_r_ack18>.
    Found 1-bit register for signal <new_master_dat_r_ack19>.
    Found 1-bit register for signal <new_master_dat_r_ack20>.
    Found 1-bit register for signal <new_master_dat_r_ack21>.
    Found 1-bit register for signal <new_master_dat_r_ack22>.
    Found 1-bit register for signal <new_master_dat_r_ack23>.
    Found 1-bit register for signal <new_master_dat_r_ack24>.
    Found 1-bit register for signal <new_master_dat_r_ack25>.
    Found 1-bit register for signal <new_master_dat_r_ack26>.
    Found 1-bit register for signal <new_master_dat_r_ack27>.
    Found 1-bit register for signal <new_master_dat_r_ack28>.
    Found 1-bit register for signal <new_master_dat_r_ack29>.
    Found 1-bit register for signal <n_controller_selected_wl0>.
    Found 1-bit register for signal <n_controller_selected_wl6>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <wb2lasmi_state>.
    Found 4-bit register for signal <edid0_state>.
    Found 2-bit register for signal <dma0_state>.
    Found 4-bit register for signal <edid1_state>.
    Found 2-bit register for signal <dma1_state>.
    Found 1-bit register for signal <hdmi_out0_vtg_busy>.
    Found 1-bit register for signal <hdmi_out0_intseq_source_stb>.
    Found 1-bit register for signal <hdmi_out1_intseq_source_stb>.
    Found 1-bit register for signal <hdmi_out1_vtg_busy>.
    Found 1-bit register for signal <address_stb>.
    Found 1-bit register for signal <sink_ack>.
    Found 1-bit register for signal <source_stb>.
    Found 1-bit register for signal <hdmi2usbsoc_grant>.
    Found 6-bit register for signal <hdmi2usbsoc_slave_sel_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface0_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface1_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface2_dat_r>.
    Found 1-bit register for signal <hdmi2usbsoc_sram0_sel_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface4_dat_r>.
    Found 1-bit register for signal <hdmi2usbsoc_sram1_sel_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface6_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface7_dat_r>.
    Found 4-bit register for signal <hdmi2usbsoc_bank5_fi_hres_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank5_fi_hsync_start_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank5_fi_hsync_end_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank5_fi_hscan_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank5_fi_vres_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank5_fi_vsync_start_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank5_fi_vsync_end_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank5_fi_vscan_backstore>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<0>>.
    Found 8-bit register for signal <hdmi2usbsoc_interface8_dat_r>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_hres_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_hsync_start_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_hsync_end_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_hscan_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_vres_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_vsync_start_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_vsync_end_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_vscan_backstore>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<0>>.
    Found 8-bit register for signal <hdmi2usbsoc_interface9_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface10_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface11_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface12_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface13_dat_r>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl12_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl12_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl15_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl15_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl16_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl16_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl25_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl25_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl28_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl28_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl29_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl29_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl31_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl31_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl38_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl38_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl41_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl41_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl42_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl42_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl44_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl44_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl45_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl45_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl46_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl46_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl48_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl48_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl50_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl50_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl51_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl51_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl52_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl52_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl53_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl53_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl54_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl54_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl55_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl55_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl62_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl62_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl65_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl65_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl66_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl66_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl68_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl68_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl75_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl75_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl78_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl78_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl79_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl79_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl81_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl81_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl88_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl88_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl91_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl91_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl92_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl92_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl94_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl94_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl95_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl95_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl96_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl96_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl98_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl98_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl100_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl100_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl102_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl102_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl103_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl103_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl105_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl105_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl107_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl107_regs1>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_phase_sys>.
    Found 4-bit register for signal <hdmi2usbsoc_half_rate_phy_bitslip_cnt>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_bitslip_inc>.
    Found 32-bit register for signal <hdmi2usbsoc_half_rate_phy_record2_wrdata>.
    Found 4-bit register for signal <hdmi2usbsoc_half_rate_phy_record2_wrdata_mask>.
    Found 32-bit register for signal <hdmi2usbsoc_half_rate_phy_record3_wrdata>.
    Found 4-bit register for signal <hdmi2usbsoc_half_rate_phy_record3_wrdata_mask>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_drive_dq_n1>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_wrdata_en_d>.
    Found 6-bit register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr>.
    Found 1-bit register for signal <hdmi2usbsoc_phase_sel>.
    Found 1-bit register for signal <hdmi2usbsoc_phase_sys2x>.
    Found 1-bit register for signal <hdmi2usbsoc_wr_data_en_d>.
    Found 32-bit register for signal <hdmi2usbsoc_rddata0>.
    Found 32-bit register for signal <hdmi2usbsoc_rddata1>.
    Found 2-bit register for signal <hdmi2usbsoc_rddata_valid>.
    Found 3-bit register for signal <asyncfifo_graycounter1_q>.
    Found 3-bit register for signal <asyncfifo_graycounter1_q_binary>.
    Found 3-bit register for signal <xilinxmultiregimpl106_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl106_regs1>.
    Found 32-bit register for signal <memdat>.
    Found 10-bit register for signal <memadr>.
    Found 14-bit register for signal <memadr_3>.
    Found 1-bit register for signal <memadr_12>.
    Found 8-bit register for signal <memdat_1>.
    Found 7-bit register for signal <memadr_14>.
    Found 129-bit register for signal <memdat_2>.
    Found 8-bit register for signal <memdat_3>.
    Found 129-bit register for signal <memdat_4>.
    Found 131-bit register for signal <memdat_5>.
    Found 131-bit register for signal <memdat_6>.
    Found 8-bit register for signal <memdat_7>.
    Found 10-bit register for signal <hdmi_in0_datacapture0_d>.
    Found finite state machine <FSM_0> for signal <hdmi2usbsoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 2048                                           |
    | Inputs             | 17                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <hdmi2usbsoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 2048                                           |
    | Inputs             | 17                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <roundrobin0_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <roundrobin1_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <roundrobin2_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <roundrobin3_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <roundrobin4_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <roundrobin5_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <roundrobin6_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <roundrobin7_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_21> for signal <wb2lasmi_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_22> for signal <edid0_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_23> for signal <dma0_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_24> for signal <edid1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_25> for signal <dma1_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <hdmi2usbsoc_sdram_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 57                                             |
    | Inputs             | 13                                             |
    | Outputs            | 6                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <h_width_storage[15]_GND_1_o_sub_2103_OUT> created at line 10461.
    Found 16-bit subtractor for signal <v_width_storage[15]_GND_1_o_sub_2105_OUT> created at line 10464.
    Found 9-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_4076_OUT> created at line 15461.
    Found 9-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_4077_OUT> created at line 15462.
    Found 12-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4082_OUT> created at line 15467.
    Found 12-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4083_OUT> created at line 15468.
    Found 8-bit subtractor for signal <hdmi_in0_datacapture0_lateness[7]_GND_1_o_sub_4348_OUT> created at line 15618.
    Found 8-bit subtractor for signal <hdmi_in0_datacapture1_lateness[7]_GND_1_o_sub_4354_OUT> created at line 15666.
    Found 8-bit subtractor for signal <hdmi_in0_datacapture2_lateness[7]_GND_1_o_sub_4360_OUT> created at line 15714.
    Found 9-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_4706_OUT> created at line 16528.
    Found 9-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_4707_OUT> created at line 16529.
    Found 12-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4712_OUT> created at line 16534.
    Found 12-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4713_OUT> created at line 16535.
    Found 8-bit subtractor for signal <hdmi_in1_datacapture0_lateness[7]_GND_1_o_sub_4978_OUT> created at line 16685.
    Found 8-bit subtractor for signal <hdmi_in1_datacapture1_lateness[7]_GND_1_o_sub_4984_OUT> created at line 16733.
    Found 8-bit subtractor for signal <hdmi_in1_datacapture2_lateness[7]_GND_1_o_sub_4990_OUT> created at line 16781.
    Found 9-bit subtractor for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_mux_5077_OUT> created at line 17002.
    Found 9-bit subtractor for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_mux_5078_OUT> created at line 17003.
    Found 9-bit subtractor for signal <hdmi_out0_ycbcr2rgb_y_minus_yoffset[8]_GND_1_o_mux_5079_OUT> created at line 17004.
    Found 9-bit subtractor for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_mux_5410_OUT> created at line 17327.
    Found 9-bit subtractor for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_mux_5411_OUT> created at line 17328.
    Found 9-bit subtractor for signal <hdmi_out1_ycbcr2rgb_y_minus_yoffset[8]_GND_1_o_mux_5412_OUT> created at line 17329.
    Found 11-bit subtractor for signal <hdmi2usbsoc_por[10]_GND_1_o_sub_5676_OUT> created at line 17524.
    Found 5-bit subtractor for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level[4]_GND_1_o_sub_5734_OUT> created at line 18387.
    Found 5-bit subtractor for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level[4]_GND_1_o_sub_5743_OUT> created at line 18402.
    Found 32-bit subtractor for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_value[31]_GND_1_o_sub_5747_OUT> created at line 18409.
    Found 8-bit subtractor for signal <hdmi2usbsoc_sdram_counter1[7]_GND_1_o_sub_5770_OUT> created at line 18488.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine0_unsafe_precharge_count[1]_GND_1_o_sub_5773_OUT> created at line 18502.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine0_level[3]_GND_1_o_sub_5782_OUT> created at line 18517.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine1_unsafe_precharge_count[1]_GND_1_o_sub_5786_OUT> created at line 18532.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine1_level[3]_GND_1_o_sub_5795_OUT> created at line 18547.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine2_unsafe_precharge_count[1]_GND_1_o_sub_5799_OUT> created at line 18562.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine2_level[3]_GND_1_o_sub_5808_OUT> created at line 18577.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine3_unsafe_precharge_count[1]_GND_1_o_sub_5812_OUT> created at line 18592.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine3_level[3]_GND_1_o_sub_5821_OUT> created at line 18607.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine4_unsafe_precharge_count[1]_GND_1_o_sub_5825_OUT> created at line 18622.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine4_level[3]_GND_1_o_sub_5834_OUT> created at line 18637.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine5_unsafe_precharge_count[1]_GND_1_o_sub_5838_OUT> created at line 18652.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine5_level[3]_GND_1_o_sub_5847_OUT> created at line 18667.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine6_unsafe_precharge_count[1]_GND_1_o_sub_5851_OUT> created at line 18682.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine6_level[3]_GND_1_o_sub_5860_OUT> created at line 18697.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine7_unsafe_precharge_count[1]_GND_1_o_sub_5864_OUT> created at line 18712.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine7_level[3]_GND_1_o_sub_5873_OUT> created at line 18727.
    Found 5-bit subtractor for signal <hdmi2usbsoc_sdram_time0[4]_GND_1_o_sub_5876_OUT> created at line 18735.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_time1[3]_GND_1_o_sub_5879_OUT> created at line 18742.
    Found 24-bit subtractor for signal <hdmi_in0_dma_mwords_remaining[23]_GND_1_o_sub_6390_OUT> created at line 20590.
    Found 4-bit subtractor for signal <hdmi_in0_dma_level[3]_GND_1_o_sub_6405_OUT> created at line 20621.
    Found 24-bit subtractor for signal <hdmi_in1_dma_mwords_remaining[23]_GND_1_o_sub_6435_OUT> created at line 20848.
    Found 4-bit subtractor for signal <hdmi_in1_dma_level[3]_GND_1_o_sub_6450_OUT> created at line 20879.
    Found 4-bit subtractor for signal <hdmi_out0_clocking_remaining_bits[3]_GND_1_o_sub_6498_OUT> created at line 20997.
    Found 4-bit subtractor for signal <hdmi_out0_clocking_busy_counter[3]_GND_1_o_sub_6503_OUT> created at line 21005.
    Found 4-bit subtractor for signal <hdmi_out0_reader_rsv_level[3]_GND_1_o_sub_6508_OUT> created at line 21021.
    Found 4-bit subtractor for signal <hdmi_out0_reader_level[3]_GND_1_o_sub_6521_OUT> created at line 21044.
    Found 4-bit subtractor for signal <hdmi_out1_reader_rsv_level[3]_GND_1_o_sub_6573_OUT> created at line 21174.
    Found 4-bit subtractor for signal <hdmi_out1_reader_level[3]_GND_1_o_sub_6586_OUT> created at line 21197.
    Found 16-bit subtractor for signal <v[15]_GND_1_o_sub_6593_OUT> created at line 21219.
    Found 4-bit subtractor for signal <rsv_level[3]_GND_1_o_sub_6599_OUT> created at line 21229.
    Found 4-bit subtractor for signal <level[3]_GND_1_o_sub_6612_OUT> created at line 21252.
    Found 11-bit subtractor for signal <encoder_output_fifo_level[10]_GND_1_o_sub_6639_OUT> created at line 21331.
    Found 10-bit adder for signal <hdmi_in0_frame_graycounter0_q_binary[9]_GND_1_o_add_1536_OUT> created at line 8746.
    Found 10-bit adder for signal <hdmi_in0_frame_graycounter1_q_binary[9]_GND_1_o_add_1539_OUT> created at line 8762.
    Found 10-bit adder for signal <hdmi_in1_frame_graycounter0_q_binary[9]_GND_1_o_add_1713_OUT> created at line 9425.
    Found 10-bit adder for signal <hdmi_in1_frame_graycounter1_q_binary[9]_GND_1_o_add_1716_OUT> created at line 9441.
    Found 24-bit adder for signal <hdmi_out0_intseq_source_payload_value> created at line 9810.
    Found 10-bit adder for signal <hdmi_out0_fifo_graycounter0_q_binary[9]_GND_1_o_add_1878_OUT> created at line 9903.
    Found 10-bit adder for signal <hdmi_out0_fifo_graycounter1_q_binary[9]_GND_1_o_add_1881_OUT> created at line 9919.
    Found 24-bit adder for signal <hdmi_out1_intseq_source_payload_value> created at line 10097.
    Found 10-bit adder for signal <hdmi_out1_fifo_graycounter0_q_binary[9]_GND_1_o_add_2042_OUT> created at line 10295.
    Found 10-bit adder for signal <hdmi_out1_fifo_graycounter1_q_binary[9]_GND_1_o_add_2045_OUT> created at line 10311.
    Found 16-bit adder for signal <h_next> created at line 10399.
    Found 28-bit adder for signal <read_address> created at line 10400.
    Found 28-bit adder for signal <n13454> created at line 10401.
    Found 3-bit adder for signal <asyncfifo_graycounter0_q_binary[2]_GND_1_o_add_2146_OUT> created at line 10709.
    Found 3-bit adder for signal <asyncfifo_graycounter1_q_binary[2]_GND_1_o_add_2149_OUT> created at line 10725.
    Found 3-bit adder for signal <hdmi_in0_charsync0_control_counter[2]_GND_1_o_add_3800_OUT> created at line 14998.
    Found 2-bit adder for signal <n17459[1:0]> created at line 15006.
    Found 2-bit adder for signal <n17462[1:0]> created at line 15006.
    Found 3-bit adder for signal <n17465[2:0]> created at line 15006.
    Found 2-bit adder for signal <n17468[1:0]> created at line 15006.
    Found 2-bit adder for signal <n17471[1:0]> created at line 15006.
    Found 3-bit adder for signal <n17474[2:0]> created at line 15006.
    Found 4-bit adder for signal <n16691> created at line 15006.
    Found 25-bit adder for signal <n17479> created at line 15009.
    Found 24-bit adder for signal <hdmi_in0_wer0_wer_counter[23]_GND_1_o_add_3817_OUT> created at line 15016.
    Found 3-bit adder for signal <hdmi_in0_charsync1_control_counter[2]_GND_1_o_add_3881_OUT> created at line 15097.
    Found 2-bit adder for signal <n17486[1:0]> created at line 15105.
    Found 2-bit adder for signal <n17489[1:0]> created at line 15105.
    Found 3-bit adder for signal <n17492[2:0]> created at line 15105.
    Found 2-bit adder for signal <n17495[1:0]> created at line 15105.
    Found 2-bit adder for signal <n17498[1:0]> created at line 15105.
    Found 3-bit adder for signal <n17501[2:0]> created at line 15105.
    Found 4-bit adder for signal <n16693> created at line 15105.
    Found 25-bit adder for signal <n17506> created at line 15108.
    Found 24-bit adder for signal <hdmi_in0_wer1_wer_counter[23]_GND_1_o_add_3898_OUT> created at line 15115.
    Found 3-bit adder for signal <hdmi_in0_charsync2_control_counter[2]_GND_1_o_add_3962_OUT> created at line 15196.
    Found 2-bit adder for signal <n17513[1:0]> created at line 15204.
    Found 2-bit adder for signal <n17516[1:0]> created at line 15204.
    Found 3-bit adder for signal <n17519[2:0]> created at line 15204.
    Found 2-bit adder for signal <n17522[1:0]> created at line 15204.
    Found 2-bit adder for signal <n17525[1:0]> created at line 15204.
    Found 3-bit adder for signal <n17528[2:0]> created at line 15204.
    Found 4-bit adder for signal <n16695> created at line 15204.
    Found 25-bit adder for signal <n17533> created at line 15207.
    Found 24-bit adder for signal <hdmi_in0_wer2_wer_counter[23]_GND_1_o_add_3979_OUT> created at line 15214.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer0_produce[2]_GND_1_o_add_3991_OUT> created at line 15257.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer0_consume[2]_GND_1_o_add_3992_OUT> created at line 15259.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer1_produce[2]_GND_1_o_add_3994_OUT> created at line 15261.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer1_consume[2]_GND_1_o_add_3995_OUT> created at line 15263.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer2_produce[2]_GND_1_o_add_3997_OUT> created at line 15265.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer2_consume[2]_GND_1_o_add_3998_OUT> created at line 15267.
    Found 11-bit adder for signal <hdmi_in0_resdetection_hcounter[10]_GND_1_o_add_4003_OUT> created at line 15282.
    Found 11-bit adder for signal <hdmi_in0_resdetection_vcounter[10]_GND_1_o_add_4007_OUT> created at line 15298.
    Found 3-bit adder for signal <hdmi_in0_frame_pack_counter[2]_GND_1_o_add_4022_OUT> created at line 15363.
    Found 18-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4031_OUT> created at line 15465.
    Found 17-bit adder for signal <n14314> created at line 15466.
    Found 11-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_y[10]_hdmi_in0_frame_rgb2ycbcr_yraw_r1[10]_mux_4088_OUT> created at line 15473.
    Found 12-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_cb[11]_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_4089_OUT> created at line 15474.
    Found 12-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_cr[11]_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_4090_OUT> created at line 15475.
    Found 9-bit adder for signal <n16689> created at line 15541.
    Found 9-bit adder for signal <n16690> created at line 15542.
    Found 8-bit adder for signal <hdmi_in0_datacapture0_lateness[7]_GND_1_o_add_4349_OUT> created at line 15621.
    Found 8-bit adder for signal <hdmi_in0_datacapture1_lateness[7]_GND_1_o_add_4355_OUT> created at line 15669.
    Found 8-bit adder for signal <hdmi_in0_datacapture2_lateness[7]_GND_1_o_add_4361_OUT> created at line 15717.
    Found 3-bit adder for signal <hdmi_in1_charsync0_control_counter[2]_GND_1_o_add_4430_OUT> created at line 16065.
    Found 2-bit adder for signal <n17582[1:0]> created at line 16073.
    Found 2-bit adder for signal <n17585[1:0]> created at line 16073.
    Found 3-bit adder for signal <n17588[2:0]> created at line 16073.
    Found 2-bit adder for signal <n17591[1:0]> created at line 16073.
    Found 2-bit adder for signal <n17594[1:0]> created at line 16073.
    Found 3-bit adder for signal <n17597[2:0]> created at line 16073.
    Found 4-bit adder for signal <n16747> created at line 16073.
    Found 25-bit adder for signal <n17602> created at line 16076.
    Found 24-bit adder for signal <hdmi_in1_wer0_wer_counter[23]_GND_1_o_add_4447_OUT> created at line 16083.
    Found 3-bit adder for signal <hdmi_in1_charsync1_control_counter[2]_GND_1_o_add_4511_OUT> created at line 16164.
    Found 2-bit adder for signal <n17609[1:0]> created at line 16172.
    Found 2-bit adder for signal <n17612[1:0]> created at line 16172.
    Found 3-bit adder for signal <n17615[2:0]> created at line 16172.
    Found 2-bit adder for signal <n17618[1:0]> created at line 16172.
    Found 2-bit adder for signal <n17621[1:0]> created at line 16172.
    Found 3-bit adder for signal <n17624[2:0]> created at line 16172.
    Found 4-bit adder for signal <n16749> created at line 16172.
    Found 25-bit adder for signal <n17629> created at line 16175.
    Found 24-bit adder for signal <hdmi_in1_wer1_wer_counter[23]_GND_1_o_add_4528_OUT> created at line 16182.
    Found 3-bit adder for signal <hdmi_in1_charsync2_control_counter[2]_GND_1_o_add_4592_OUT> created at line 16263.
    Found 2-bit adder for signal <n17636[1:0]> created at line 16271.
    Found 2-bit adder for signal <n17639[1:0]> created at line 16271.
    Found 3-bit adder for signal <n17642[2:0]> created at line 16271.
    Found 2-bit adder for signal <n17645[1:0]> created at line 16271.
    Found 2-bit adder for signal <n17648[1:0]> created at line 16271.
    Found 3-bit adder for signal <n17651[2:0]> created at line 16271.
    Found 4-bit adder for signal <n16751> created at line 16271.
    Found 25-bit adder for signal <n17656> created at line 16274.
    Found 24-bit adder for signal <hdmi_in1_wer2_wer_counter[23]_GND_1_o_add_4609_OUT> created at line 16281.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer0_produce[2]_GND_1_o_add_4621_OUT> created at line 16324.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer0_consume[2]_GND_1_o_add_4622_OUT> created at line 16326.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer1_produce[2]_GND_1_o_add_4624_OUT> created at line 16328.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer1_consume[2]_GND_1_o_add_4625_OUT> created at line 16330.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer2_produce[2]_GND_1_o_add_4627_OUT> created at line 16332.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer2_consume[2]_GND_1_o_add_4628_OUT> created at line 16334.
    Found 11-bit adder for signal <hdmi_in1_resdetection_hcounter[10]_GND_1_o_add_4633_OUT> created at line 16349.
    Found 11-bit adder for signal <hdmi_in1_resdetection_vcounter[10]_GND_1_o_add_4637_OUT> created at line 16365.
    Found 3-bit adder for signal <hdmi_in1_frame_pack_counter[2]_GND_1_o_add_4652_OUT> created at line 16430.
    Found 18-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_4661_OUT> created at line 16532.
    Found 17-bit adder for signal <n14619> created at line 16533.
    Found 11-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_y[10]_hdmi_in1_frame_rgb2ycbcr_yraw_r1[10]_mux_4718_OUT> created at line 16540.
    Found 12-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_cb[11]_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_4719_OUT> created at line 16541.
    Found 12-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_cr[11]_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_4720_OUT> created at line 16542.
    Found 9-bit adder for signal <n16745> created at line 16608.
    Found 9-bit adder for signal <n16746> created at line 16609.
    Found 8-bit adder for signal <hdmi_in1_datacapture0_lateness[7]_GND_1_o_add_4979_OUT> created at line 16688.
    Found 8-bit adder for signal <hdmi_in1_datacapture1_lateness[7]_GND_1_o_add_4985_OUT> created at line 16736.
    Found 8-bit adder for signal <hdmi_in1_datacapture2_lateness[7]_GND_1_o_add_4991_OUT> created at line 16784.
    Found 3-bit adder for signal <hdmi_out0_fifo_unpack_counter[2]_GND_1_o_add_5008_OUT> created at line 16889.
    Found 14-bit adder for signal <n14829> created at line 17009.
    Found 14-bit adder for signal <n17709> created at line 17010.
    Found 14-bit adder for signal <n14831> created at line 17010.
    Found 14-bit adder for signal <n14832> created at line 17011.
    Found 2-bit adder for signal <n17717[1:0]> created at line 17040.
    Found 2-bit adder for signal <n17720[1:0]> created at line 17040.
    Found 3-bit adder for signal <n17723[2:0]> created at line 17040.
    Found 2-bit adder for signal <n17726[1:0]> created at line 17040.
    Found 2-bit adder for signal <n17729[1:0]> created at line 17040.
    Found 3-bit adder for signal <n17732[2:0]> created at line 17040.
    Found 4-bit adder for signal <n16889> created at line 17040.
    Found 4-bit adder for signal <n17742> created at line 17051.
    Found 4-bit adder for signal <n17743> created at line 17051.
    Found 4-bit adder for signal <n17754> created at line 17051.
    Found 4-bit adder for signal <n17751> created at line 17051.
    Found 4-bit adder for signal <n17752> created at line 17051.
    Found 4-bit adder for signal <n17755> created at line 17051.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5111_OUT> created at line 17051.
    Found 2-bit adder for signal <n17759[1:0]> created at line 17052.
    Found 2-bit adder for signal <n17762[1:0]> created at line 17052.
    Found 3-bit adder for signal <n17765[2:0]> created at line 17052.
    Found 2-bit adder for signal <n17768[1:0]> created at line 17052.
    Found 2-bit adder for signal <n17771[1:0]> created at line 17052.
    Found 3-bit adder for signal <n17774[2:0]> created at line 17052.
    Found 4-bit adder for signal <n16891> created at line 17052.
    Found 2-bit adder for signal <n17795[1:0]> created at line 17088.
    Found 2-bit adder for signal <n17798[1:0]> created at line 17088.
    Found 3-bit adder for signal <n17801[2:0]> created at line 17088.
    Found 2-bit adder for signal <n17804[1:0]> created at line 17088.
    Found 2-bit adder for signal <n17807[1:0]> created at line 17088.
    Found 3-bit adder for signal <n17810[2:0]> created at line 17088.
    Found 4-bit adder for signal <n16892> created at line 17088.
    Found 4-bit adder for signal <n17820> created at line 17099.
    Found 4-bit adder for signal <n17821> created at line 17099.
    Found 4-bit adder for signal <n17832> created at line 17099.
    Found 4-bit adder for signal <n17829> created at line 17099.
    Found 4-bit adder for signal <n17830> created at line 17099.
    Found 4-bit adder for signal <n17833> created at line 17099.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5168_OUT> created at line 17099.
    Found 2-bit adder for signal <n17837[1:0]> created at line 17100.
    Found 2-bit adder for signal <n17840[1:0]> created at line 17100.
    Found 3-bit adder for signal <n17843[2:0]> created at line 17100.
    Found 2-bit adder for signal <n17846[1:0]> created at line 17100.
    Found 2-bit adder for signal <n17849[1:0]> created at line 17100.
    Found 3-bit adder for signal <n17852[2:0]> created at line 17100.
    Found 4-bit adder for signal <n16894> created at line 17100.
    Found 2-bit adder for signal <n17873[1:0]> created at line 17136.
    Found 2-bit adder for signal <n17876[1:0]> created at line 17136.
    Found 3-bit adder for signal <n17879[2:0]> created at line 17136.
    Found 2-bit adder for signal <n17882[1:0]> created at line 17136.
    Found 2-bit adder for signal <n17885[1:0]> created at line 17136.
    Found 3-bit adder for signal <n17888[2:0]> created at line 17136.
    Found 4-bit adder for signal <n16895> created at line 17136.
    Found 4-bit adder for signal <n17898> created at line 17147.
    Found 4-bit adder for signal <n17899> created at line 17147.
    Found 4-bit adder for signal <n17910> created at line 17147.
    Found 4-bit adder for signal <n17907> created at line 17147.
    Found 4-bit adder for signal <n17908> created at line 17147.
    Found 4-bit adder for signal <n17911> created at line 17147.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5225_OUT> created at line 17147.
    Found 2-bit adder for signal <n17915[1:0]> created at line 17148.
    Found 2-bit adder for signal <n17918[1:0]> created at line 17148.
    Found 3-bit adder for signal <n17921[2:0]> created at line 17148.
    Found 2-bit adder for signal <n17924[1:0]> created at line 17148.
    Found 2-bit adder for signal <n17927[1:0]> created at line 17148.
    Found 3-bit adder for signal <n17930[2:0]> created at line 17148.
    Found 4-bit adder for signal <n16897> created at line 17148.
    Found 3-bit adder for signal <hdmi_out1_fifo_unpack_counter[2]_GND_1_o_add_5341_OUT> created at line 17214.
    Found 14-bit adder for signal <n15038> created at line 17334.
    Found 14-bit adder for signal <n17957> created at line 17335.
    Found 14-bit adder for signal <n15040> created at line 17335.
    Found 14-bit adder for signal <n15041> created at line 17336.
    Found 2-bit adder for signal <n17965[1:0]> created at line 17365.
    Found 2-bit adder for signal <n17968[1:0]> created at line 17365.
    Found 3-bit adder for signal <n17971[2:0]> created at line 17365.
    Found 2-bit adder for signal <n17974[1:0]> created at line 17365.
    Found 2-bit adder for signal <n17977[1:0]> created at line 17365.
    Found 3-bit adder for signal <n17980[2:0]> created at line 17365.
    Found 4-bit adder for signal <n17031> created at line 17365.
    Found 4-bit adder for signal <n17990> created at line 17376.
    Found 4-bit adder for signal <n17991> created at line 17376.
    Found 4-bit adder for signal <n18002> created at line 17376.
    Found 4-bit adder for signal <n17999> created at line 17376.
    Found 4-bit adder for signal <n18000> created at line 17376.
    Found 4-bit adder for signal <n18003> created at line 17376.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5444_OUT> created at line 17376.
    Found 2-bit adder for signal <n18007[1:0]> created at line 17377.
    Found 2-bit adder for signal <n18010[1:0]> created at line 17377.
    Found 3-bit adder for signal <n18013[2:0]> created at line 17377.
    Found 2-bit adder for signal <n18016[1:0]> created at line 17377.
    Found 2-bit adder for signal <n18019[1:0]> created at line 17377.
    Found 3-bit adder for signal <n18022[2:0]> created at line 17377.
    Found 4-bit adder for signal <n17033> created at line 17377.
    Found 2-bit adder for signal <n18043[1:0]> created at line 17413.
    Found 2-bit adder for signal <n18046[1:0]> created at line 17413.
    Found 3-bit adder for signal <n18049[2:0]> created at line 17413.
    Found 2-bit adder for signal <n18052[1:0]> created at line 17413.
    Found 2-bit adder for signal <n18055[1:0]> created at line 17413.
    Found 3-bit adder for signal <n18058[2:0]> created at line 17413.
    Found 4-bit adder for signal <n17034> created at line 17413.
    Found 4-bit adder for signal <n18068> created at line 17424.
    Found 4-bit adder for signal <n18069> created at line 17424.
    Found 4-bit adder for signal <n18080> created at line 17424.
    Found 4-bit adder for signal <n18077> created at line 17424.
    Found 4-bit adder for signal <n18078> created at line 17424.
    Found 4-bit adder for signal <n18081> created at line 17424.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5501_OUT> created at line 17424.
    Found 2-bit adder for signal <n18085[1:0]> created at line 17425.
    Found 2-bit adder for signal <n18088[1:0]> created at line 17425.
    Found 3-bit adder for signal <n18091[2:0]> created at line 17425.
    Found 2-bit adder for signal <n18094[1:0]> created at line 17425.
    Found 2-bit adder for signal <n18097[1:0]> created at line 17425.
    Found 3-bit adder for signal <n18100[2:0]> created at line 17425.
    Found 4-bit adder for signal <n17036> created at line 17425.
    Found 2-bit adder for signal <n18121[1:0]> created at line 17461.
    Found 2-bit adder for signal <n18124[1:0]> created at line 17461.
    Found 3-bit adder for signal <n18127[2:0]> created at line 17461.
    Found 2-bit adder for signal <n18130[1:0]> created at line 17461.
    Found 2-bit adder for signal <n18133[1:0]> created at line 17461.
    Found 3-bit adder for signal <n18136[2:0]> created at line 17461.
    Found 4-bit adder for signal <n17037> created at line 17461.
    Found 4-bit adder for signal <n18146> created at line 17472.
    Found 4-bit adder for signal <n18147> created at line 17472.
    Found 4-bit adder for signal <n18158> created at line 17472.
    Found 4-bit adder for signal <n18155> created at line 17472.
    Found 4-bit adder for signal <n18156> created at line 17472.
    Found 4-bit adder for signal <n18159> created at line 17472.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5558_OUT> created at line 17472.
    Found 2-bit adder for signal <n18163[1:0]> created at line 17473.
    Found 2-bit adder for signal <n18166[1:0]> created at line 17473.
    Found 3-bit adder for signal <n18169[2:0]> created at line 17473.
    Found 2-bit adder for signal <n18172[1:0]> created at line 17473.
    Found 2-bit adder for signal <n18175[1:0]> created at line 17473.
    Found 3-bit adder for signal <n18178[2:0]> created at line 17473.
    Found 4-bit adder for signal <n17039> created at line 17473.
    Found 1-bit adder for signal <hdmi2usbsoc_half_rate_phy_phase_sel_PWR_1_o_add_5681_OUT<0>> created at line 17566.
    Found 1-bit adder for signal <hdmi2usbsoc_half_rate_phy_phase_half_PWR_1_o_add_5682_OUT<0>> created at line 17568.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_counter[1]_GND_1_o_add_5696_OUT> created at line 18295.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount[3]_GND_1_o_add_5699_OUT> created at line 18309.
    Found 33-bit adder for signal <n18207> created at line 18325.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount[3]_GND_1_o_add_5711_OUT> created at line 18338.
    Found 33-bit adder for signal <n18212> created at line 18357.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce[3]_GND_1_o_add_5727_OUT> created at line 18376.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume[3]_GND_1_o_add_5729_OUT> created at line 18379.
    Found 5-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level[4]_GND_1_o_add_5731_OUT> created at line 18383.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce[3]_GND_1_o_add_5736_OUT> created at line 18391.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume[3]_GND_1_o_add_5738_OUT> created at line 18394.
    Found 5-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level[4]_GND_1_o_add_5740_OUT> created at line 18398.
    Found 7-bit adder for signal <hdmi2usbsoc_cnt[6]_GND_1_o_add_5751_OUT> created at line 18425.
    Found 5-bit adder for signal <hdmi2usbsoc_sdram_counter0[4]_GND_1_o_add_5764_OUT> created at line 18476.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine0_produce[2]_GND_1_o_add_5775_OUT> created at line 18506.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine0_consume[2]_GND_1_o_add_5777_OUT> created at line 18509.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine0_level[3]_GND_1_o_add_5779_OUT> created at line 18513.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine1_produce[2]_GND_1_o_add_5788_OUT> created at line 18536.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine1_consume[2]_GND_1_o_add_5790_OUT> created at line 18539.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine1_level[3]_GND_1_o_add_5792_OUT> created at line 18543.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine2_produce[2]_GND_1_o_add_5801_OUT> created at line 18566.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine2_consume[2]_GND_1_o_add_5803_OUT> created at line 18569.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine2_level[3]_GND_1_o_add_5805_OUT> created at line 18573.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine3_produce[2]_GND_1_o_add_5814_OUT> created at line 18596.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine3_consume[2]_GND_1_o_add_5816_OUT> created at line 18599.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine3_level[3]_GND_1_o_add_5818_OUT> created at line 18603.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine4_produce[2]_GND_1_o_add_5827_OUT> created at line 18626.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine4_consume[2]_GND_1_o_add_5829_OUT> created at line 18629.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine4_level[3]_GND_1_o_add_5831_OUT> created at line 18633.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine5_produce[2]_GND_1_o_add_5840_OUT> created at line 18656.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine5_consume[2]_GND_1_o_add_5842_OUT> created at line 18659.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine5_level[3]_GND_1_o_add_5844_OUT> created at line 18663.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine6_produce[2]_GND_1_o_add_5853_OUT> created at line 18686.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine6_consume[2]_GND_1_o_add_5855_OUT> created at line 18689.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine6_level[3]_GND_1_o_add_5857_OUT> created at line 18693.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine7_produce[2]_GND_1_o_add_5866_OUT> created at line 18716.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine7_consume[2]_GND_1_o_add_5868_OUT> created at line 18719.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine7_level[3]_GND_1_o_add_5870_OUT> created at line 18723.
    Found 25-bit adder for signal <n18278> created at line 19250.
    Found 24-bit adder for signal <nreads[23]_GND_1_o_add_5998_OUT> created at line 19259.
    Found 24-bit adder for signal <nwrites[23]_GND_1_o_add_6000_OUT> created at line 19262.
    Found 7-bit adder for signal <n18284> created at line 20368.
    Found 4-bit adder for signal <hdmi_in0_edid_counter[3]_GND_1_o_add_6365_OUT> created at line 20382.
    Found 7-bit adder for signal <hdmi_in0_edid_offset_counter[6]_GND_1_o_add_6370_OUT> created at line 20393.
    Found 24-bit adder for signal <hdmi_in0_dma_current_address[23]_GND_1_o_add_6388_OUT> created at line 20589.
    Found 4-bit adder for signal <hdmi_in0_dma_produce[3]_GND_1_o_add_6395_OUT> created at line 20605.
    Found 4-bit adder for signal <hdmi_in0_dma_consume[3]_GND_1_o_add_6399_OUT> created at line 20612.
    Found 4-bit adder for signal <hdmi_in0_dma_level[3]_GND_1_o_add_6402_OUT> created at line 20617.
    Found 7-bit adder for signal <n18298> created at line 20626.
    Found 4-bit adder for signal <hdmi_in1_edid_counter[3]_GND_1_o_add_6410_OUT> created at line 20640.
    Found 7-bit adder for signal <hdmi_in1_edid_offset_counter[6]_GND_1_o_add_6415_OUT> created at line 20651.
    Found 24-bit adder for signal <hdmi_in1_dma_current_address[23]_GND_1_o_add_6433_OUT> created at line 20847.
    Found 4-bit adder for signal <hdmi_in1_dma_produce[3]_GND_1_o_add_6440_OUT> created at line 20863.
    Found 4-bit adder for signal <hdmi_in1_dma_consume[3]_GND_1_o_add_6444_OUT> created at line 20870.
    Found 4-bit adder for signal <hdmi_in1_dma_level[3]_GND_1_o_add_6447_OUT> created at line 20875.
    Found 9-bit adder for signal <hdmi_out0_vtg_hcounter[8]_GND_1_o_add_6461_OUT> created at line 20901.
    Found 12-bit adder for signal <hdmi_out0_vtg_vcounter[11]_GND_1_o_add_6468_OUT> created at line 20920.
    Found 24-bit adder for signal <hdmi_out0_intseq_counter[23]_GND_1_o_add_6491_OUT> created at line 20985.
    Found 4-bit adder for signal <hdmi_out0_reader_rsv_level[3]_GND_1_o_add_6505_OUT> created at line 21017.
    Found 4-bit adder for signal <hdmi_out0_reader_produce[3]_GND_1_o_add_6511_OUT> created at line 21028.
    Found 4-bit adder for signal <hdmi_out0_reader_consume[3]_GND_1_o_add_6515_OUT> created at line 21035.
    Found 4-bit adder for signal <hdmi_out0_reader_level[3]_GND_1_o_add_6518_OUT> created at line 21040.
    Found 24-bit adder for signal <hdmi_out1_intseq_counter[23]_GND_1_o_add_6535_OUT> created at line 21101.
    Found 9-bit adder for signal <hdmi_out1_vtg_hcounter[8]_GND_1_o_add_6550_OUT> created at line 21124.
    Found 12-bit adder for signal <hdmi_out1_vtg_vcounter[11]_GND_1_o_add_6557_OUT> created at line 21143.
    Found 4-bit adder for signal <hdmi_out1_reader_rsv_level[3]_GND_1_o_add_6570_OUT> created at line 21170.
    Found 4-bit adder for signal <hdmi_out1_reader_produce[3]_GND_1_o_add_6576_OUT> created at line 21181.
    Found 4-bit adder for signal <hdmi_out1_reader_consume[3]_GND_1_o_add_6580_OUT> created at line 21188.
    Found 4-bit adder for signal <hdmi_out1_reader_level[3]_GND_1_o_add_6583_OUT> created at line 21193.
    Found 16-bit adder for signal <v[15]_GND_1_o_add_6591_OUT> created at line 21216.
    Found 4-bit adder for signal <rsv_level[3]_GND_1_o_add_6596_OUT> created at line 21225.
    Found 4-bit adder for signal <produce[3]_GND_1_o_add_6602_OUT> created at line 21236.
    Found 4-bit adder for signal <consume[3]_GND_1_o_add_6606_OUT> created at line 21243.
    Found 4-bit adder for signal <level[3]_GND_1_o_add_6609_OUT> created at line 21248.
    Found 3-bit adder for signal <v_write[2]_GND_1_o_add_6614_OUT> created at line 21266.
    Found 3-bit adder for signal <h_read[2]_GND_1_o_add_6617_OUT> created at line 21273.
    Found 3-bit adder for signal <v_read[2]_GND_1_o_add_6620_OUT> created at line 21280.
    Found 10-bit adder for signal <encoder_output_fifo_produce[9]_GND_1_o_add_6632_OUT> created at line 21320.
    Found 10-bit adder for signal <encoder_output_fifo_consume[9]_GND_1_o_add_6634_OUT> created at line 21323.
    Found 11-bit adder for signal <encoder_output_fifo_level[10]_GND_1_o_add_6636_OUT> created at line 21327.
    Found 32-bit adder for signal <encoder_status[31]_GND_1_o_add_6641_OUT> created at line 21338.
    Found 4-bit adder for signal <hdmi2usbsoc_half_rate_phy_bitslip_cnt[3]_GND_1_o_add_7423_OUT> created at line 23074.
    Found 6-bit subtractor for signal <_n23752> created at line 17394.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5461_OUT> created at line 17394.
    Found 6-bit subtractor for signal <_n23754> created at line 17391.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5458_OUT> created at line 17391.
    Found 6-bit subtractor for signal <_n23756> created at line 17406.
    Found 6-bit subtractor for signal <_n23757> created at line 17406.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5476_OUT> created at line 17406.
    Found 6-bit subtractor for signal <_n23759> created at line 17401.
    Found 6-bit adder for signal <_n23760> created at line 17401.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5473_OUT> created at line 17401.
    Found 6-bit subtractor for signal <_n23762> created at line 17172.
    Found 6-bit adder for signal <_n23763> created at line 17172.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5254_OUT> created at line 17172.
    Found 6-bit subtractor for signal <_n23765> created at line 17165.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5242_OUT> created at line 17165.
    Found 6-bit subtractor for signal <_n23767> created at line 17117.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5185_OUT> created at line 17117.
    Found 6-bit subtractor for signal <_n23769> created at line 17114.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5182_OUT> created at line 17114.
    Found 6-bit subtractor for signal <_n23771> created at line 17081.
    Found 6-bit subtractor for signal <_n23772> created at line 17081.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5143_OUT> created at line 17081.
    Found 6-bit subtractor for signal <_n23774> created at line 17076.
    Found 6-bit adder for signal <_n23775> created at line 17076.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5140_OUT> created at line 17076.
    Found 6-bit subtractor for signal <_n23777> created at line 17162.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5239_OUT> created at line 17162.
    Found 6-bit subtractor for signal <_n23779> created at line 17177.
    Found 6-bit subtractor for signal <_n23780> created at line 17177.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5257_OUT> created at line 17177.
    Found 6-bit subtractor for signal <_n23782> created at line 17490.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5575_OUT> created at line 17490.
    Found 6-bit subtractor for signal <_n23786> created at line 17502.
    Found 6-bit subtractor for signal <_n23787> created at line 17502.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5590_OUT> created at line 17502.
    Found 6-bit subtractor for signal <_n23805> created at line 17069.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5128_OUT> created at line 17069.
    Found 6-bit subtractor for signal <_n23818> created at line 17442.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5518_OUT> created at line 17442.
    Found 6-bit subtractor for signal <_n23838> created at line 17497.
    Found 6-bit adder for signal <_n23839> created at line 17497.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5587_OUT> created at line 17497.
    Found 6-bit subtractor for signal <_n23841> created at line 17129.
    Found 6-bit subtractor for signal <_n23842> created at line 17129.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5200_OUT> created at line 17129.
    Found 6-bit subtractor for signal <_n23844> created at line 17124.
    Found 6-bit adder for signal <_n23845> created at line 17124.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5197_OUT> created at line 17124.
    Found 6-bit subtractor for signal <_n23847> created at line 17487.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5572_OUT> created at line 17487.
    Found 6-bit subtractor for signal <_n23851> created at line 17449.
    Found 6-bit adder for signal <_n23852> created at line 17449.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5530_OUT> created at line 17449.
    Found 6-bit subtractor for signal <_n23854> created at line 17439.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5515_OUT> created at line 17439.
    Found 6-bit subtractor for signal <_n23857> created at line 17066.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5125_OUT> created at line 17066.
    Found 6-bit subtractor for signal <_n23859> created at line 17454.
    Found 6-bit subtractor for signal <_n23860> created at line 17454.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5533_OUT> created at line 17454.
    Found 16x16-bit multiplier for signal <n14160> created at line 10400.
    Found 20-bit shifter logical right for signal <n14202> created at line 15004
    Found 20-bit shifter logical right for signal <n14234> created at line 15103
    Found 20-bit shifter logical right for signal <n14266> created at line 15202
    Found 9x7-bit multiplier for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4029_OUT> created at line 15463.
    Found 9x5-bit multiplier for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4030_OUT> created at line 15464.
    Found 12x9-bit multiplier for signal <n14317> created at line 15470.
    Found 12x9-bit multiplier for signal <n14318> created at line 15471.
    Found 20-bit shifter logical right for signal <n14507> created at line 16071
    Found 20-bit shifter logical right for signal <n14539> created at line 16170
    Found 20-bit shifter logical right for signal <n14571> created at line 16269
    Found 9x7-bit multiplier for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4659_OUT> created at line 16530.
    Found 9x5-bit multiplier for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4660_OUT> created at line 16531.
    Found 12x9-bit multiplier for signal <n14622> created at line 16537.
    Found 12x9-bit multiplier for signal <n14623> created at line 16538.
    Found 9x8-bit multiplier for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5045_OUT> created at line 17005.
    Found 9x5-bit multiplier for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_PWR_1_o_MuLt_5046_OUT> created at line 17006.
    Found 9x6-bit multiplier for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5047_OUT> created at line 17007.
    Found 9x8-bit multiplier for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5048_OUT> created at line 17008.
    Found 9x8-bit multiplier for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5378_OUT> created at line 17330.
    Found 9x5-bit multiplier for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_PWR_1_o_MuLt_5379_OUT> created at line 17331.
    Found 9x6-bit multiplier for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5380_OUT> created at line 17332.
    Found 9x8-bit multiplier for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5381_OUT> created at line 17333.
    Found 4x10-bit Read Only RAM for signal <array_muxed0>
    Found 4x10-bit Read Only RAM for signal <array_muxed39>
    Found 16x8-bit Read Only RAM for signal <hdmi2usbsoc_interface9_adr[3]_GND_1_o_wide_mux_6711_OUT>
    Found 128x8-bit dual-port RAM <Mram_edid_mem> for signal <edid_mem>.
    Found 128x8-bit dual-port RAM <Mram_edid_mem_1> for signal <edid_mem_1>.
    Found 32-bit 4-to-1 multiplexer for signal <hdmi2usbsoc_interface0_wb_sdram_dat_r> created at line 8106.
    Found 1-bit 3-to-1 multiplexer for signal <hdmi2usbsoc_interface_ack> created at line 8229.
    Found 16-bit 8-to-1 multiplexer for signal <source_payload_data> created at line 10526.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed0> created at line 11968.
    Found 14-bit 8-to-1 multiplexer for signal <rhs_array_muxed1> created at line 12004.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed3> created at line 12076.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed4> created at line 12112.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed0> created at line 12184.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed1> created at line 12220.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed2> created at line 12256.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed6> created at line 12292.
    Found 14-bit 8-to-1 multiplexer for signal <rhs_array_muxed7> created at line 12328.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed9> created at line 12400.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed10> created at line 12436.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed3> created at line 12508.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed4> created at line 12544.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed5> created at line 12580.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed14> created at line 12676.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed17> created at line 12766.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed20> created at line 12856.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed23> created at line 12946.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed26> created at line 13036.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed29> created at line 13126.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed32> created at line 13216.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed35> created at line 13306.
    Found 14-bit 4-to-1 multiplexer for signal <array_muxed3> created at line 13744.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed4> created at line 13768.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed5> created at line 13792.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed6> created at line 13816.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed7> created at line 13840.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 13864.
    Found 14-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 13912.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 13936.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 13960.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 13984.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed14> created at line 14008.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 14032.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 14056.
    Found 8-bit 8-to-1 multiplexer for signal <hdmi2usbsoc_interface0_adr[2]_hdmi2usbsoc_bank0_id0_w[7]_wide_mux_6644_OUT> created at line 21362.
    Found 8-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_interface1_adr[2]_GND_1_o_wide_mux_6646_OUT> created at line 21391.
    Found 8-bit 12-to-1 multiplexer for signal <hdmi2usbsoc_interface2_adr[3]_GND_1_o_wide_mux_6648_OUT> created at line 21411.
    Found 8-bit 41-to-1 multiplexer for signal <hdmi2usbsoc_interface7_adr[5]_GND_1_o_wide_mux_6670_OUT> created at line 22039.
    Found 8-bit 28-to-1 multiplexer for signal <hdmi2usbsoc_interface8_adr[4]_GND_1_o_wide_mux_6691_OUT> created at line 22269.
    Found 8-bit 63-to-1 multiplexer for signal <hdmi2usbsoc_interface10_adr[5]_GND_1_o_wide_mux_6713_OUT> created at line 22470.
    Found 8-bit 21-to-1 multiplexer for signal <hdmi2usbsoc_interface11_adr[4]_GND_1_o_wide_mux_6724_OUT> created at line 22774.
    Found 8-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_interface12_adr[2]_GND_1_o_wide_mux_6726_OUT> created at line 22864.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2usbsoc_interface13_adr[1]_hdmi2usbsoc_bank11_tuning_word0_w[7]_wide_mux_6729_OUT> created at line 22891.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine2_wrport_dat_w> created at line 961.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine4_wrport_dat_w> created at line 1039.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine7_wrport_dat_w> created at line 1156.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine3_wrport_dat_w> created at line 1000.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine0_wrport_dat_w> created at line 883.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine5_wrport_dat_w> created at line 1078.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine1_wrport_dat_w> created at line 922.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine6_wrport_dat_w> created at line 1117.
    Found 8-bit 8-to-1 multiplexer for signal <hdmi_out0_fifo_pix_y[7]_hdmi_out0_fifo_asyncfifo_dout_p7_y[7]_mux_5031_OUT> created at line 16921.
    Found 8-bit 8-to-1 multiplexer for signal <hdmi_out0_fifo_pix_cb_cr[7]_hdmi_out0_fifo_asyncfifo_dout_p7_cb_cr[7]_mux_5032_OUT> created at line 16921.
    Found 8-bit 8-to-1 multiplexer for signal <hdmi_out1_fifo_pix_y[7]_hdmi_out1_fifo_asyncfifo_dout_p7_y[7]_mux_5364_OUT> created at line 17246.
    Found 8-bit 8-to-1 multiplexer for signal <hdmi_out1_fifo_pix_cb_cr[7]_hdmi_out1_fifo_asyncfifo_dout_p7_cb_cr[7]_mux_5365_OUT> created at line 17246.
    Found 1-bit 8-to-1 multiplexer for signal <_n23803> created at line 20662.
    Found 1-bit 8-to-1 multiplexer for signal <_n23834> created at line 20404.
    Found 1-bit tristate buffer for signal <record0_hdmi_in_sda> created at line 24600
    Found 1-bit tristate buffer for signal <record1_hdmi_in_sda> created at line 25024
    Found 14-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine0_hit> created at line 6502
    Found 14-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine1_hit> created at line 6632
    Found 14-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine2_hit> created at line 6762
    Found 14-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine3_hit> created at line 6892
    Found 14-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine4_hit> created at line 7022
    Found 14-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine5_hit> created at line 7152
    Found 14-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine6_hit> created at line 7282
    Found 14-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine7_hit> created at line 7412
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine0_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_432_o> created at line 7626
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine0_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_433_o> created at line 7626
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine1_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_434_o> created at line 7627
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine1_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_435_o> created at line 7627
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine2_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_436_o> created at line 7628
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine2_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_437_o> created at line 7628
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine3_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_438_o> created at line 7629
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine3_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_439_o> created at line 7629
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine4_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_440_o> created at line 7630
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine4_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_441_o> created at line 7630
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine5_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_442_o> created at line 7631
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine5_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_443_o> created at line 7631
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine6_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_444_o> created at line 7632
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine6_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_445_o> created at line 7632
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine7_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_446_o> created at line 7633
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine7_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_447_o> created at line 7633
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_choose_req_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_450_o> created at line 7683
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_choose_req_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_451_o> created at line 7683
    Found 31-bit comparator equal for signal <hdmi2usbsoc_tag_do_tag[30]_GND_1_o_equal_1368_o> created at line 8148
    Found 1-bit comparator equal for signal <hdmi_in0_frame_graycounter0_q[9]_hdmi_in0_frame_consume_wdomain[9]_equal_1529_o> created at line 8732
    Found 1-bit comparator equal for signal <hdmi_in0_frame_graycounter0_q[8]_hdmi_in0_frame_consume_wdomain[8]_equal_1530_o> created at line 8732
    Found 8-bit comparator not equal for signal <n1652> created at line 8732
    Found 10-bit comparator equal for signal <n1655> created at line 8733
    Found 1-bit comparator equal for signal <hdmi_in1_frame_graycounter0_q[9]_hdmi_in1_frame_consume_wdomain[9]_equal_1706_o> created at line 9411
    Found 1-bit comparator equal for signal <hdmi_in1_frame_graycounter0_q[8]_hdmi_in1_frame_consume_wdomain[8]_equal_1707_o> created at line 9411
    Found 8-bit comparator not equal for signal <n2034> created at line 9411
    Found 10-bit comparator equal for signal <n2037> created at line 9412
    Found 24-bit comparator equal for signal <hdmi_out0_intseq_last> created at line 9809
    Found 1-bit comparator equal for signal <hdmi_out0_fifo_graycounter0_q[9]_hdmi_out0_fifo_consume_wdomain[9]_equal_1871_o> created at line 9889
    Found 1-bit comparator equal for signal <hdmi_out0_fifo_graycounter0_q[8]_hdmi_out0_fifo_consume_wdomain[8]_equal_1872_o> created at line 9889
    Found 8-bit comparator not equal for signal <n2297> created at line 9889
    Found 10-bit comparator not equal for signal <n2300> created at line 9890
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_hdmi_phy_es0_n1d[3]_LessThan_1905_o> created at line 9968
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_hdmi_phy_es1_n1d[3]_LessThan_1907_o> created at line 9969
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_hdmi_phy_es2_n1d[3]_LessThan_1909_o> created at line 9970
    Found 24-bit comparator equal for signal <hdmi_out1_intseq_last> created at line 10096
    Found 1-bit comparator equal for signal <hdmi_out1_fifo_graycounter0_q[9]_hdmi_out1_fifo_consume_wdomain[9]_equal_2035_o> created at line 10281
    Found 1-bit comparator equal for signal <hdmi_out1_fifo_graycounter0_q[8]_hdmi_out1_fifo_consume_wdomain[8]_equal_2036_o> created at line 10281
    Found 8-bit comparator not equal for signal <n2570> created at line 10281
    Found 10-bit comparator not equal for signal <n2573> created at line 10282
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_hdmi_phy_es0_n1d[3]_LessThan_2066_o> created at line 10355
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_hdmi_phy_es1_n1d[3]_LessThan_2068_o> created at line 10356
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_hdmi_phy_es2_n1d[3]_LessThan_2070_o> created at line 10357
    Found 16-bit comparator greater for signal <h_width_storage[15]_INV_353_o> created at line 10461
    Found 16-bit comparator greater for signal <n2682> created at line 10464
    Found 1-bit comparator equal for signal <n2727> created at line 10581
    Found 11-bit comparator greater for signal <encoder_output_fifo_almost_full> created at line 10636
    Found 1-bit comparator equal for signal <asyncfifo_graycounter0_q[2]_asyncfifo_consume_wdomain[2]_equal_2139_o> created at line 10695
    Found 1-bit comparator equal for signal <asyncfifo_graycounter0_q[1]_asyncfifo_consume_wdomain[1]_equal_2140_o> created at line 10695
    Found 1-bit comparator not equal for signal <n2804> created at line 10695
    Found 3-bit comparator not equal for signal <n2807> created at line 10696
    Found 4-bit comparator equal for signal <hdmi_in0_charsync0_control_position[3]_hdmi_in0_charsync0_previous_control_position[3]_equal_3799_o> created at line 14992
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer0_transition_count[3]_LessThan_3816_o> created at line 15008
    Found 4-bit comparator equal for signal <hdmi_in0_charsync1_control_position[3]_hdmi_in0_charsync1_previous_control_position[3]_equal_3880_o> created at line 15091
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer1_transition_count[3]_LessThan_3897_o> created at line 15107
    Found 4-bit comparator equal for signal <hdmi_in0_charsync2_control_position[3]_hdmi_in0_charsync2_previous_control_position[3]_equal_3961_o> created at line 15190
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer2_transition_count[3]_LessThan_3978_o> created at line 15206
    Found 11-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_4041_o> created at line 15476
    Found 11-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_y[10]_LessThan_4042_o> created at line 15479
    Found 12-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_4045_o> created at line 15485
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_cb[11]_LessThan_4046_o> created at line 15488
    Found 12-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_4049_o> created at line 15494
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_cr[11]_LessThan_4050_o> created at line 15497
    Found 4-bit comparator equal for signal <hdmi_in1_charsync0_control_position[3]_hdmi_in1_charsync0_previous_control_position[3]_equal_4429_o> created at line 16059
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer0_transition_count[3]_LessThan_4446_o> created at line 16075
    Found 4-bit comparator equal for signal <hdmi_in1_charsync1_control_position[3]_hdmi_in1_charsync1_previous_control_position[3]_equal_4510_o> created at line 16158
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer1_transition_count[3]_LessThan_4527_o> created at line 16174
    Found 4-bit comparator equal for signal <hdmi_in1_charsync2_control_position[3]_hdmi_in1_charsync2_previous_control_position[3]_equal_4591_o> created at line 16257
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer2_transition_count[3]_LessThan_4608_o> created at line 16273
    Found 11-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_4671_o> created at line 16543
    Found 11-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_y[10]_LessThan_4672_o> created at line 16546
    Found 12-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_4675_o> created at line 16552
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_cb[11]_LessThan_4676_o> created at line 16555
    Found 12-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_4679_o> created at line 16561
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_cr[11]_LessThan_4680_o> created at line 16564
    Found 12-bit comparator greater for signal <hdmi_out0_ycbcr2rgb_r[11]_GND_1_o_LessThan_5054_o> created at line 17012
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_ycbcr2rgb_r[11]_LessThan_5055_o> created at line 17015
    Found 12-bit comparator greater for signal <hdmi_out0_ycbcr2rgb_g[11]_GND_1_o_LessThan_5058_o> created at line 17021
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_ycbcr2rgb_g[11]_LessThan_5059_o> created at line 17024
    Found 12-bit comparator greater for signal <hdmi_out0_ycbcr2rgb_b[11]_GND_1_o_LessThan_5062_o> created at line 17030
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_ycbcr2rgb_b[11]_LessThan_5063_o> created at line 17033
    Found 4-bit comparator equal for signal <hdmi_out0_hdmi_phy_es0_n1q_m[3]_hdmi_out0_hdmi_phy_es0_n0q_m[3]_equal_5121_o> created at line 17061
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es0_n0q_m[3]_hdmi_out0_hdmi_phy_es0_n1q_m[3]_LessThan_5131_o> created at line 17072
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es0_n1q_m[3]_hdmi_out0_hdmi_phy_es0_n0q_m[3]_LessThan_5133_o> created at line 17072
    Found 4-bit comparator equal for signal <hdmi_out0_hdmi_phy_es1_n1q_m[3]_hdmi_out0_hdmi_phy_es1_n0q_m[3]_equal_5178_o> created at line 17109
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es1_n0q_m[3]_hdmi_out0_hdmi_phy_es1_n1q_m[3]_LessThan_5188_o> created at line 17120
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es1_n1q_m[3]_hdmi_out0_hdmi_phy_es1_n0q_m[3]_LessThan_5190_o> created at line 17120
    Found 4-bit comparator equal for signal <hdmi_out0_hdmi_phy_es2_n1q_m[3]_hdmi_out0_hdmi_phy_es2_n0q_m[3]_equal_5235_o> created at line 17157
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es2_n0q_m[3]_hdmi_out0_hdmi_phy_es2_n1q_m[3]_LessThan_5245_o> created at line 17168
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es2_n1q_m[3]_hdmi_out0_hdmi_phy_es2_n0q_m[3]_LessThan_5247_o> created at line 17168
    Found 12-bit comparator greater for signal <hdmi_out1_ycbcr2rgb_r[11]_GND_1_o_LessThan_5387_o> created at line 17337
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_ycbcr2rgb_r[11]_LessThan_5388_o> created at line 17340
    Found 12-bit comparator greater for signal <hdmi_out1_ycbcr2rgb_g[11]_GND_1_o_LessThan_5391_o> created at line 17346
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_ycbcr2rgb_g[11]_LessThan_5392_o> created at line 17349
    Found 12-bit comparator greater for signal <hdmi_out1_ycbcr2rgb_b[11]_GND_1_o_LessThan_5395_o> created at line 17355
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_ycbcr2rgb_b[11]_LessThan_5396_o> created at line 17358
    Found 4-bit comparator equal for signal <hdmi_out1_hdmi_phy_es0_n1q_m[3]_hdmi_out1_hdmi_phy_es0_n0q_m[3]_equal_5454_o> created at line 17386
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es0_n0q_m[3]_hdmi_out1_hdmi_phy_es0_n1q_m[3]_LessThan_5464_o> created at line 17397
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es0_n1q_m[3]_hdmi_out1_hdmi_phy_es0_n0q_m[3]_LessThan_5466_o> created at line 17397
    Found 4-bit comparator equal for signal <hdmi_out1_hdmi_phy_es1_n1q_m[3]_hdmi_out1_hdmi_phy_es1_n0q_m[3]_equal_5511_o> created at line 17434
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es1_n0q_m[3]_hdmi_out1_hdmi_phy_es1_n1q_m[3]_LessThan_5521_o> created at line 17445
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es1_n1q_m[3]_hdmi_out1_hdmi_phy_es1_n0q_m[3]_LessThan_5523_o> created at line 17445
    Found 4-bit comparator equal for signal <hdmi_out1_hdmi_phy_es2_n1q_m[3]_hdmi_out1_hdmi_phy_es2_n0q_m[3]_equal_5568_o> created at line 17482
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es2_n0q_m[3]_hdmi_out1_hdmi_phy_es2_n1q_m[3]_LessThan_5578_o> created at line 17493
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es2_n1q_m[3]_hdmi_out1_hdmi_phy_es2_n0q_m[3]_LessThan_5580_o> created at line 17493
    Found 1-bit comparator equal for signal <hdmi2usbsoc_half_rate_phy_phase_half_hdmi2usbsoc_half_rate_phy_phase_sys_equal_5681_o> created at line 17563
    Found 7-bit comparator greater for signal <hdmi2usbsoc_cnt[6]_PWR_1_o_LessThan_5751_o> created at line 18424
    Found 9-bit comparator not equal for signal <hdmi_out0_vtg_hcounter[8]_hdmi_out0_vtg_tr_hres[8]_equal_6464_o> created at line 20905
    Found 9-bit comparator equal for signal <hdmi_out0_vtg_hcounter[8]_hdmi_out0_vtg_tr_hsync_start[8]_equal_6465_o> created at line 20908
    Found 9-bit comparator not equal for signal <hdmi_out0_vtg_hcounter[8]_hdmi_out0_vtg_tr_hsync_end[8]_equal_6466_o> created at line 20911
    Found 9-bit comparator equal for signal <hdmi_out0_vtg_hcounter[8]_hdmi_out0_vtg_tr_hscan[8]_equal_6467_o> created at line 20914
    Found 12-bit comparator equal for signal <hdmi_out0_vtg_vcounter[11]_hdmi_out0_vtg_tr_vscan[11]_equal_6468_o> created at line 20916
    Found 12-bit comparator not equal for signal <hdmi_out0_vtg_vcounter[11]_hdmi_out0_vtg_tr_vres[11]_equal_6474_o> created at line 20926
    Found 12-bit comparator equal for signal <hdmi_out0_vtg_vcounter[11]_hdmi_out0_vtg_tr_vsync_start[11]_equal_6475_o> created at line 20929
    Found 12-bit comparator not equal for signal <hdmi_out0_vtg_vcounter[11]_hdmi_out0_vtg_tr_vsync_end[11]_equal_6476_o> created at line 20932
    Found 9-bit comparator not equal for signal <hdmi_out1_vtg_hcounter[8]_hdmi_out1_vtg_tr_hres[8]_equal_6553_o> created at line 21128
    Found 9-bit comparator equal for signal <hdmi_out1_vtg_hcounter[8]_hdmi_out1_vtg_tr_hsync_start[8]_equal_6554_o> created at line 21131
    Found 9-bit comparator not equal for signal <hdmi_out1_vtg_hcounter[8]_hdmi_out1_vtg_tr_hsync_end[8]_equal_6555_o> created at line 21134
    Found 9-bit comparator equal for signal <hdmi_out1_vtg_hcounter[8]_hdmi_out1_vtg_tr_hscan[8]_equal_6556_o> created at line 21137
    Found 12-bit comparator equal for signal <hdmi_out1_vtg_vcounter[11]_hdmi_out1_vtg_tr_vscan[11]_equal_6557_o> created at line 21139
    Found 12-bit comparator not equal for signal <hdmi_out1_vtg_vcounter[11]_hdmi_out1_vtg_tr_vres[11]_equal_6563_o> created at line 21149
    Found 12-bit comparator equal for signal <hdmi_out1_vtg_vcounter[11]_hdmi_out1_vtg_tr_vsync_start[11]_equal_6564_o> created at line 21152
    Found 12-bit comparator not equal for signal <hdmi_out1_vtg_vcounter[11]_hdmi_out1_vtg_tr_vsync_end[11]_equal_6565_o> created at line 21155
    Found 1-bit comparator equal for signal <hdmi2usbsoc_phase_sys2x_hdmi2usbsoc_phase_sys_equal_7422_o> created at line 23059
    Found 7-bit comparator greater for signal <hdmi2usbsoc_cnt[6]_GND_1_o_LessThan_7502_o> created at line 23322
    Found 11-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_por[10]_LessThan_7854_o> created at line 26152
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p2_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p3_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p2_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p3_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p2_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p3_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p2_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p3_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p2_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p3_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p2_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p3_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal sys_clk may hinder XST clustering optimizations.
    Summary:
	inferred  40 RAM(s).
	inferred  17 Multiplier(s).
	inferred 389 Adder/Subtractor(s).
	inferred 8883 D-type flip-flop(s).
	inferred 134 Comparator(s).
	inferred 1922 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
	inferred   2 Tristate(s).
	inferred  26 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_9_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_10_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_10_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_26> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_11_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_11_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_15_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_27> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_16_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_16_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_18_o_GND_18_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_28> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_23_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

Synthesizing Unit <JpegEnc>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 231: Output port <bs_sm_settings_x_cnt> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 231: Output port <bs_sm_settings_y_cnt> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 231: Output port <bs_sm_settings_cmp_idx> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <JpegEnc> synthesized.

Synthesizing Unit <HostIF>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HostIF.vhd".
    Found 1-bit register for signal <qwren>.
    Found 1-bit register for signal <write_ack>.
    Found 1-bit register for signal <sof>.
    Found 1-bit register for signal <img_size_wr>.
    Found 1-bit register for signal <read_ack>.
    Found 32-bit register for signal <OPB_DBus_out>.
    Found 32-bit register for signal <enc_start_reg>.
    Found 32-bit register for signal <image_size_reg>.
    Found 32-bit register for signal <image_ram_access_reg>.
    Found 32-bit register for signal <enc_sts_reg>.
    Found 32-bit register for signal <cod_data_addr_reg>.
    Found 8-bit register for signal <qdata>.
    Found 7-bit register for signal <qaddr>.
    Found 32-bit 7-to-1 multiplexer for signal <_n0148> created at line 145.
    Summary:
	inferred 212 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <HostIF> synthesized.

Synthesizing Unit <CtrlSM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[1].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[2].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[3].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[4].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[5].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[6].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <start_o> of the instance <G_S_CTRL_SM[6].U_S_CTRL_SM> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <start<1>>.
    Found 1-bit register for signal <start1_d>.
    Found 1-bit register for signal <jpeg_ready>.
    Found 1-bit register for signal <jpeg_busy>.
    Found 1-bit register for signal <out_mux_ctrl_s>.
    Found 1-bit register for signal <out_mux_ctrl_s2>.
    Found 1-bit register for signal <jfif_eoi>.
    Found 1-bit register for signal <out_mux_ctrl>.
    Found 1-bit register for signal <jfif_start>.
    Found 16-bit register for signal <Reg[1]_y_cnt>.
    Found 16-bit register for signal <Reg[2]_x_cnt>.
    Found 16-bit register for signal <Reg[2]_y_cnt>.
    Found 16-bit register for signal <Reg[3]_x_cnt>.
    Found 16-bit register for signal <Reg[3]_y_cnt>.
    Found 16-bit register for signal <Reg[4]_x_cnt>.
    Found 16-bit register for signal <Reg[4]_y_cnt>.
    Found 16-bit register for signal <Reg[5]_x_cnt>.
    Found 16-bit register for signal <Reg[5]_y_cnt>.
    Found 16-bit register for signal <Reg[6]_x_cnt>.
    Found 16-bit register for signal <Reg[6]_y_cnt>.
    Found 16-bit register for signal <RSM_x_cnt>.
    Found 16-bit register for signal <RSM_y_cnt>.
    Found 16-bit register for signal <Reg[1]_x_cnt>.
    Found 3-bit register for signal <Reg[1]_cmp_idx>.
    Found 3-bit register for signal <Reg[2]_cmp_idx>.
    Found 3-bit register for signal <Reg[3]_cmp_idx>.
    Found 3-bit register for signal <Reg[4]_cmp_idx>.
    Found 3-bit register for signal <Reg[5]_cmp_idx>.
    Found 3-bit register for signal <Reg[6]_cmp_idx>.
    Found 3-bit register for signal <main_state>.
    Found 3-bit register for signal <RSM_cmp_idx>.
    Found finite state machine <FSM_29> for signal <main_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idles                                          |
    | Power Up State     | idles                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <RSM_x_cnt[15]_GND_58_o_add_62_OUT> created at line 1241.
    Found 16-bit adder for signal <RSM_y_cnt[15]_GND_58_o_add_71_OUT> created at line 1241.
    Found 3-bit adder for signal <RSM_cmp_idx[2]_GND_58_o_add_87_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_58_o_GND_58_o_sub_70_OUT<15:0>> created at line 1308.
    Found 16-bit comparator greater for signal <RSM_x_cnt[15]_img_size_x[15]_LessThan_59_o> created at line 289
    Found 3-bit comparator greater for signal <RSM_cmp_idx[2]_PWR_66_o_LessThan_62_o> created at line 301
    Found 16-bit comparator greater for signal <RSM_y_cnt[15]_GND_58_o_LessThan_71_o> created at line 314
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 254 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CtrlSM> synthesized.

Synthesizing Unit <SingleSM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/SingleSM.vhd".
    Found 1-bit register for signal <start_o>.
    Found 1-bit register for signal <pb_start_o>.
    Found 1-bit register for signal <idle_o>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_30> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_X_52_o_Mux_13_o> created at line 110.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SingleSM> synthesized.

Synthesizing Unit <FDCT>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd".
WARNING:Xst:647 - Input <fdct_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fdct_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fdct_sm_settings_cmp_idx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zz_rden> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" line 404: Output port <dcto1> of the instance <U_MDCT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" line 404: Output port <odv1> of the instance <U_MDCT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" line 455: Output port <fullo> of the instance <U_FIFO1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <eoi_fdct>.
    Found 1-bit register for signal <start_int>.
    Found 1-bit register for signal <bf_fifo_rd_s>.
    Found 1-bit register for signal <fram1_rd>.
    Found 1-bit register for signal <fifo1_rd>.
    Found 1-bit register for signal <fifo_rd_arm>.
    Found 1-bit register for signal <fifo1_q_dval>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <writing_en>.
    Found 16-bit register for signal <x_pixel_cnt>.
    Found 16-bit register for signal <y_line_cnt>.
    Found 7-bit register for signal <input_rd_cnt>.
    Found 7-bit register for signal <fram1_raddr>.
    Found 7-bit register for signal <fram1_waddr>.
    Found 3-bit register for signal <cmp_idx>.
    Found 3-bit register for signal <cur_cmp_idx>.
    Found 3-bit register for signal <cur_cmp_idx_d1>.
    Found 3-bit register for signal <cur_cmp_idx_d2>.
    Found 3-bit register for signal <cur_cmp_idx_d3>.
    Found 3-bit register for signal <cur_cmp_idx_d4>.
    Found 3-bit register for signal <cur_cmp_idx_d5>.
    Found 3-bit register for signal <cur_cmp_idx_d6>.
    Found 3-bit register for signal <cur_cmp_idx_d7>.
    Found 3-bit register for signal <cur_cmp_idx_d8>.
    Found 3-bit register for signal <fram1_line_cnt>.
    Found 3-bit register for signal <fram1_pix_cnt>.
    Found 3-bit register for signal <xw_cnt>.
    Found 3-bit register for signal <yw_cnt>.
    Found 8-bit register for signal <fram1_rd_d<7:0>>.
    Found 8-bit register for signal <mdct_data_in>.
    Found 5-bit register for signal <start_int_d>.
    Found 6-bit register for signal <fifo1_rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 1-bit register for signal <rd_started>.
    Found 8-bit register for signal <Y_8bit>.
    Found 8-bit register for signal <Cb_8bit>.
    Found 8-bit register for signal <Cr_8bit>.
    Found 7-bit adder for signal <fram1_waddr[6]_GND_60_o_add_2_OUT> created at line 1241.
    Found 16-bit adder for signal <y_line_cnt[15]_GND_60_o_add_10_OUT> created at line 1241.
    Found 16-bit adder for signal <x_pixel_cnt[15]_GND_60_o_add_12_OUT> created at line 1241.
    Found 3-bit adder for signal <cmp_idx[2]_GND_60_o_add_15_OUT> created at line 1241.
    Found 7-bit adder for signal <input_rd_cnt[6]_GND_60_o_add_29_OUT> created at line 1241.
    Found 3-bit adder for signal <fram1_pix_cnt[2]_GND_60_o_add_37_OUT> created at line 1241.
    Found 7-bit adder for signal <fram1_raddr[6]_GND_60_o_add_40_OUT> created at line 1241.
    Found 3-bit adder for signal <fram1_line_cnt[2]_GND_60_o_add_44_OUT> created at line 1241.
    Found 7-bit adder for signal <fram1_raddr[6]_GND_60_o_add_46_OUT> created at line 1241.
    Found 6-bit adder for signal <fifo1_rd_cnt[5]_GND_60_o_add_85_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_60_o_add_94_OUT> created at line 1241.
    Found 3-bit adder for signal <xw_cnt[2]_GND_60_o_add_97_OUT> created at line 1241.
    Found 3-bit adder for signal <yw_cnt[2]_GND_60_o_add_98_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_60_o_GND_60_o_sub_7_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_60_o_GND_60_o_sub_9_OUT<15:0>> created at line 1308.
    Found 16-bit comparator equal for signal <x_pixel_cnt[15]_GND_60_o_equal_8_o> created at line 283
    Found 16-bit comparator equal for signal <y_line_cnt[15]_GND_60_o_equal_10_o> created at line 286
    Found 3-bit comparator greater for signal <GND_60_o_cur_cmp_idx[2]_LessThan_25_o> created at line 307
    Found 10-bit comparator greater for signal <fifo1_count[9]_GND_60_o_LessThan_26_o> created at line 318
    Found 3-bit comparator greater for signal <cur_cmp_idx[2]_GND_60_o_LessThan_28_o> created at line 321
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred 163 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  47 Multiplexer(s).
Unit <FDCT> synthesized.

Synthesizing Unit <RAMZ_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 24
    Found 128x24-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_1> synthesized.

Synthesizing Unit <MDCT>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/MDCT.vhd".
    Summary:
	inferred   3 Multiplexer(s).
Unit <MDCT> synthesized.

Synthesizing Unit <DCT1D>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DCT1D.vhd".
WARNING:Xst:653 - Signal <dcto> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <odv> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 6-bit register for signal <stage2_cnt_reg>.
    Found 9-bit register for signal <latchbuf_reg<7>>.
    Found 9-bit register for signal <latchbuf_reg<6>>.
    Found 9-bit register for signal <latchbuf_reg<5>>.
    Found 9-bit register for signal <latchbuf_reg<4>>.
    Found 9-bit register for signal <latchbuf_reg<3>>.
    Found 9-bit register for signal <latchbuf_reg<2>>.
    Found 9-bit register for signal <latchbuf_reg<1>>.
    Found 9-bit register for signal <databuf_reg<7>>.
    Found 9-bit register for signal <databuf_reg<6>>.
    Found 9-bit register for signal <databuf_reg<5>>.
    Found 9-bit register for signal <databuf_reg<4>>.
    Found 9-bit register for signal <databuf_reg<3>>.
    Found 9-bit register for signal <databuf_reg<2>>.
    Found 9-bit register for signal <databuf_reg<1>>.
    Found 9-bit register for signal <databuf_reg<0>>.
    Found 6-bit register for signal <ramwaddro_s>.
    Found 6-bit register for signal <ramwaddro_d1>.
    Found 6-bit register for signal <ramwaddro_d2>.
    Found 6-bit register for signal <ramwaddro_d3>.
    Found 6-bit register for signal <ramwaddro_d4>.
    Found 6-bit register for signal <romeaddro<0>>.
    Found 6-bit register for signal <romeaddro<1>>.
    Found 6-bit register for signal <romeaddro<2>>.
    Found 6-bit register for signal <romeaddro<3>>.
    Found 6-bit register for signal <romeaddro<4>>.
    Found 6-bit register for signal <romeaddro<5>>.
    Found 6-bit register for signal <romeaddro<6>>.
    Found 6-bit register for signal <romeaddro<7>>.
    Found 6-bit register for signal <romeaddro<8>>.
    Found 6-bit register for signal <romoaddro<0>>.
    Found 6-bit register for signal <romoaddro<1>>.
    Found 6-bit register for signal <romoaddro<2>>.
    Found 6-bit register for signal <romoaddro<3>>.
    Found 6-bit register for signal <romoaddro<4>>.
    Found 6-bit register for signal <romoaddro<5>>.
    Found 6-bit register for signal <romoaddro<6>>.
    Found 6-bit register for signal <romoaddro<7>>.
    Found 6-bit register for signal <romoaddro<8>>.
    Found 3-bit register for signal <col_reg>.
    Found 3-bit register for signal <row_reg>.
    Found 3-bit register for signal <col_2_reg>.
    Found 3-bit register for signal <inpcnt_reg>.
    Found 22-bit register for signal <dcto_1>.
    Found 22-bit register for signal <dcto_2>.
    Found 22-bit register for signal <dcto_3>.
    Found 10-bit register for signal <dcto_4<21:12>>.
    Found 14-bit register for signal <romedatao_d1<3>>.
    Found 14-bit register for signal <romedatao_d1<4>>.
    Found 14-bit register for signal <romedatao_d1<5>>.
    Found 14-bit register for signal <romedatao_d1<6>>.
    Found 14-bit register for signal <romedatao_d1<7>>.
    Found 14-bit register for signal <romedatao_d1<8>>.
    Found 14-bit register for signal <romodatao_d1<3>>.
    Found 14-bit register for signal <romodatao_d1<4>>.
    Found 14-bit register for signal <romodatao_d1<5>>.
    Found 14-bit register for signal <romodatao_d1<6>>.
    Found 14-bit register for signal <romodatao_d1<7>>.
    Found 14-bit register for signal <romodatao_d1<8>>.
    Found 14-bit register for signal <romedatao_d2<5>>.
    Found 14-bit register for signal <romedatao_d2<6>>.
    Found 14-bit register for signal <romedatao_d2<7>>.
    Found 14-bit register for signal <romedatao_d2<8>>.
    Found 14-bit register for signal <romodatao_d2<5>>.
    Found 14-bit register for signal <romodatao_d2<6>>.
    Found 14-bit register for signal <romodatao_d2<7>>.
    Found 14-bit register for signal <romodatao_d2<8>>.
    Found 14-bit register for signal <romedatao_d3<7>>.
    Found 14-bit register for signal <romedatao_d3<8>>.
    Found 14-bit register for signal <romodatao_d3<7>>.
    Found 14-bit register for signal <romodatao_d3<8>>.
    Found 1-bit register for signal <stage2_reg>.
    Found 1-bit register for signal <ramwe_s>.
    Found 1-bit register for signal <wmemsel_reg>.
    Found 1-bit register for signal <even_not_odd>.
    Found 1-bit register for signal <even_not_odd_d1>.
    Found 1-bit register for signal <even_not_odd_d2>.
    Found 1-bit register for signal <even_not_odd_d3>.
    Found 1-bit register for signal <ramwe_d1>.
    Found 1-bit register for signal <ramwe_d2>.
    Found 1-bit register for signal <ramwe_d3>.
    Found 1-bit register for signal <ramwe_d4>.
    Found 1-bit register for signal <wmemsel_d1>.
    Found 1-bit register for signal <wmemsel_d2>.
    Found 1-bit register for signal <wmemsel_d3>.
    Found 1-bit register for signal <wmemsel_d4>.
    Found 3-bit adder for signal <inpcnt_reg[2]_GND_64_o_add_2_OUT> created at line 1241.
    Found 9-bit adder for signal <latchbuf_reg[1][8]_GND_64_o_add_6_OUT> created at line 181.
    Found 9-bit adder for signal <latchbuf_reg[2][8]_latchbuf_reg[7][8]_add_7_OUT> created at line 182.
    Found 9-bit adder for signal <latchbuf_reg[3][8]_latchbuf_reg[6][8]_add_8_OUT> created at line 183.
    Found 9-bit adder for signal <latchbuf_reg[4][8]_latchbuf_reg[5][8]_add_9_OUT> created at line 184.
    Found 6-bit adder for signal <stage2_cnt_reg[5]_GND_64_o_add_41_OUT> created at line 1241.
    Found 3-bit adder for signal <col_reg[2]_GND_64_o_add_42_OUT> created at line 1241.
    Found 3-bit adder for signal <col_2_reg[2]_GND_64_o_add_43_OUT> created at line 1241.
    Found 3-bit adder for signal <row_reg[2]_GND_64_o_add_45_OUT> created at line 1241.
    Found 22-bit adder for signal <n0477> created at line 276.
    Found 22-bit adder for signal <romedatao[0][13]_romedatao[2][13]_add_81_OUT> created at line 276.
    Found 22-bit adder for signal <n0483> created at line 282.
    Found 22-bit adder for signal <romodatao[0][13]_romodatao[2][13]_add_83_OUT> created at line 282.
    Found 22-bit adder for signal <n0489> created at line 290.
    Found 22-bit adder for signal <dcto_1[21]_romedatao_d1[4][13]_add_86_OUT> created at line 290.
    Found 22-bit adder for signal <n0495> created at line 296.
    Found 22-bit adder for signal <dcto_1[21]_romodatao_d1[4][13]_add_88_OUT> created at line 296.
    Found 22-bit adder for signal <n0501> created at line 304.
    Found 22-bit adder for signal <dcto_2[21]_romedatao_d2[6][13]_add_91_OUT> created at line 304.
    Found 22-bit adder for signal <n0507> created at line 310.
    Found 22-bit adder for signal <dcto_2[21]_romodatao_d2[6][13]_add_93_OUT> created at line 310.
    Found 22-bit adder for signal <dcto_3[21]_romedatao_d3[7][13]_add_95_OUT> created at line 318.
    Found 22-bit adder for signal <dcto_3[21]_romodatao_d3[7][13]_add_97_OUT> created at line 324.
    Found 9-bit subtractor for signal <n0455> created at line 0.
    Found 9-bit subtractor for signal <latchbuf_reg[1][8]_GND_64_o_sub_12_OUT<8:0>> created at line 185.
    Found 9-bit subtractor for signal <latchbuf_reg[2][8]_latchbuf_reg[7][8]_sub_13_OUT<8:0>> created at line 186.
    Found 9-bit subtractor for signal <latchbuf_reg[3][8]_latchbuf_reg[6][8]_sub_14_OUT<8:0>> created at line 187.
    Found 9-bit subtractor for signal <latchbuf_reg[4][8]_latchbuf_reg[5][8]_sub_15_OUT<8:0>> created at line 188.
    Found 22-bit subtractor for signal <dcto_3[21]_romedatao_d3[8][13]_sub_97_OUT<21:0>> created at line 318.
    Found 22-bit subtractor for signal <dcto_3[21]_romodatao_d3[8][13]_sub_99_OUT<21:0>> created at line 324.
    Found 6-bit comparator greater for signal <stage2_cnt_reg[5]_GND_64_o_LessThan_41_o> created at line 197
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred 718 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <DCT1D> synthesized.

Synthesizing Unit <DCT2D>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DCT2D.vhd".
    Found 6-bit register for signal <stage2_cnt_reg>.
    Found 3-bit register for signal <colram_reg>.
    Found 3-bit register for signal <rowram_reg>.
    Found 3-bit register for signal <col_reg>.
    Found 3-bit register for signal <colr_reg>.
    Found 3-bit register for signal <rowr_reg>.
    Found 11-bit register for signal <latchbuf_reg<7>>.
    Found 11-bit register for signal <latchbuf_reg<6>>.
    Found 11-bit register for signal <latchbuf_reg<5>>.
    Found 11-bit register for signal <latchbuf_reg<4>>.
    Found 11-bit register for signal <latchbuf_reg<3>>.
    Found 11-bit register for signal <latchbuf_reg<2>>.
    Found 11-bit register for signal <latchbuf_reg<1>>.
    Found 11-bit register for signal <databuf_reg<7>>.
    Found 11-bit register for signal <databuf_reg<6>>.
    Found 11-bit register for signal <databuf_reg<5>>.
    Found 11-bit register for signal <databuf_reg<4>>.
    Found 11-bit register for signal <databuf_reg<3>>.
    Found 11-bit register for signal <databuf_reg<2>>.
    Found 11-bit register for signal <databuf_reg<1>>.
    Found 11-bit register for signal <databuf_reg<0>>.
    Found 24-bit register for signal <dcto_1>.
    Found 24-bit register for signal <dcto_2>.
    Found 24-bit register for signal <dcto_3>.
    Found 24-bit register for signal <dcto_4>.
    Found 12-bit register for signal <dcto_5<23:12>>.
    Found 6-bit register for signal <romeaddro<0>>.
    Found 6-bit register for signal <romeaddro<1>>.
    Found 6-bit register for signal <romeaddro<2>>.
    Found 6-bit register for signal <romeaddro<3>>.
    Found 6-bit register for signal <romeaddro<4>>.
    Found 6-bit register for signal <romeaddro<5>>.
    Found 6-bit register for signal <romeaddro<6>>.
    Found 6-bit register for signal <romeaddro<7>>.
    Found 6-bit register for signal <romeaddro<8>>.
    Found 6-bit register for signal <romeaddro<9>>.
    Found 6-bit register for signal <romeaddro<10>>.
    Found 6-bit register for signal <romoaddro<0>>.
    Found 6-bit register for signal <romoaddro<1>>.
    Found 6-bit register for signal <romoaddro<2>>.
    Found 6-bit register for signal <romoaddro<3>>.
    Found 6-bit register for signal <romoaddro<4>>.
    Found 6-bit register for signal <romoaddro<5>>.
    Found 6-bit register for signal <romoaddro<6>>.
    Found 6-bit register for signal <romoaddro<7>>.
    Found 6-bit register for signal <romoaddro<8>>.
    Found 6-bit register for signal <romoaddro<9>>.
    Found 6-bit register for signal <romoaddro<10>>.
    Found 14-bit register for signal <romedatao_d1<3>>.
    Found 14-bit register for signal <romedatao_d1<4>>.
    Found 14-bit register for signal <romedatao_d1<5>>.
    Found 14-bit register for signal <romedatao_d1<6>>.
    Found 14-bit register for signal <romedatao_d1<7>>.
    Found 14-bit register for signal <romedatao_d1<8>>.
    Found 14-bit register for signal <romedatao_d1<9>>.
    Found 14-bit register for signal <romedatao_d1<10>>.
    Found 14-bit register for signal <romodatao_d1<3>>.
    Found 14-bit register for signal <romodatao_d1<4>>.
    Found 14-bit register for signal <romodatao_d1<5>>.
    Found 14-bit register for signal <romodatao_d1<6>>.
    Found 14-bit register for signal <romodatao_d1<7>>.
    Found 14-bit register for signal <romodatao_d1<8>>.
    Found 14-bit register for signal <romodatao_d1<9>>.
    Found 14-bit register for signal <romodatao_d1<10>>.
    Found 14-bit register for signal <romedatao_d2<5>>.
    Found 14-bit register for signal <romedatao_d2<6>>.
    Found 14-bit register for signal <romedatao_d2<7>>.
    Found 14-bit register for signal <romedatao_d2<8>>.
    Found 14-bit register for signal <romedatao_d2<9>>.
    Found 14-bit register for signal <romedatao_d2<10>>.
    Found 14-bit register for signal <romodatao_d2<5>>.
    Found 14-bit register for signal <romodatao_d2<6>>.
    Found 14-bit register for signal <romodatao_d2<7>>.
    Found 14-bit register for signal <romodatao_d2<8>>.
    Found 14-bit register for signal <romodatao_d2<9>>.
    Found 14-bit register for signal <romodatao_d2<10>>.
    Found 14-bit register for signal <romedatao_d3<7>>.
    Found 14-bit register for signal <romedatao_d3<8>>.
    Found 14-bit register for signal <romedatao_d3<9>>.
    Found 14-bit register for signal <romedatao_d3<10>>.
    Found 14-bit register for signal <romodatao_d3<7>>.
    Found 14-bit register for signal <romodatao_d3<8>>.
    Found 14-bit register for signal <romodatao_d3<9>>.
    Found 14-bit register for signal <romodatao_d3<10>>.
    Found 14-bit register for signal <romedatao_d4<9>>.
    Found 14-bit register for signal <romedatao_d4<10>>.
    Found 14-bit register for signal <romodatao_d4<9>>.
    Found 14-bit register for signal <romodatao_d4<10>>.
    Found 1-bit register for signal <rmemsel_reg>.
    Found 1-bit register for signal <stage1_reg>.
    Found 1-bit register for signal <stage2_reg>.
    Found 1-bit register for signal <odv_d0>.
    Found 1-bit register for signal <dataready_2_reg>.
    Found 1-bit register for signal <even_not_odd>.
    Found 1-bit register for signal <even_not_odd_d1>.
    Found 1-bit register for signal <even_not_odd_d2>.
    Found 1-bit register for signal <even_not_odd_d3>.
    Found 1-bit register for signal <even_not_odd_d4>.
    Found 1-bit register for signal <odv_d1>.
    Found 1-bit register for signal <odv_d2>.
    Found 1-bit register for signal <odv_d3>.
    Found 1-bit register for signal <odv_d4>.
    Found 1-bit register for signal <odv_d5>.
    Found 1-bit register for signal <datareadyack>.
    Found 3-bit adder for signal <colram_reg[2]_GND_66_o_add_1_OUT> created at line 1241.
    Found 3-bit adder for signal <colr_reg[2]_GND_66_o_add_2_OUT> created at line 1241.
    Found 3-bit adder for signal <rowr_reg[2]_GND_66_o_add_4_OUT> created at line 1241.
    Found 3-bit adder for signal <rowram_reg[2]_GND_66_o_add_7_OUT> created at line 1241.
    Found 11-bit adder for signal <latchbuf_reg[1][10]_ramdatao[9]_add_10_OUT> created at line 180.
    Found 11-bit adder for signal <latchbuf_reg[2][10]_latchbuf_reg[7][10]_add_11_OUT> created at line 181.
    Found 11-bit adder for signal <latchbuf_reg[3][10]_latchbuf_reg[6][10]_add_12_OUT> created at line 182.
    Found 11-bit adder for signal <latchbuf_reg[4][10]_latchbuf_reg[5][10]_add_13_OUT> created at line 183.
    Found 6-bit adder for signal <stage2_cnt_reg[5]_GND_66_o_add_49_OUT> created at line 1241.
    Found 3-bit adder for signal <col_reg[2]_GND_66_o_add_50_OUT> created at line 1241.
    Found 24-bit adder for signal <n0578> created at line 268.
    Found 24-bit adder for signal <romedatao[0][13]_romedatao[2][13]_add_85_OUT> created at line 268.
    Found 24-bit adder for signal <n0584> created at line 274.
    Found 24-bit adder for signal <romodatao[0][13]_romodatao[2][13]_add_87_OUT> created at line 274.
    Found 24-bit adder for signal <n0590> created at line 282.
    Found 24-bit adder for signal <dcto_1[23]_romedatao_d1[4][13]_add_90_OUT> created at line 282.
    Found 24-bit adder for signal <n0596> created at line 288.
    Found 24-bit adder for signal <dcto_1[23]_romodatao_d1[4][13]_add_92_OUT> created at line 288.
    Found 24-bit adder for signal <n0602> created at line 296.
    Found 24-bit adder for signal <dcto_2[23]_romedatao_d2[6][13]_add_95_OUT> created at line 296.
    Found 24-bit adder for signal <n0608> created at line 302.
    Found 24-bit adder for signal <dcto_2[23]_romodatao_d2[6][13]_add_97_OUT> created at line 302.
    Found 24-bit adder for signal <n0614> created at line 310.
    Found 24-bit adder for signal <dcto_3[23]_romedatao_d3[8][13]_add_100_OUT> created at line 310.
    Found 24-bit adder for signal <n0620> created at line 316.
    Found 24-bit adder for signal <dcto_3[23]_romodatao_d3[8][13]_add_102_OUT> created at line 316.
    Found 24-bit adder for signal <dcto_4[23]_romedatao_d4[9][13]_add_104_OUT> created at line 324.
    Found 24-bit adder for signal <dcto_4[23]_romodatao_d4[9][13]_add_106_OUT> created at line 330.
    Found 11-bit subtractor for signal <latchbuf_reg[1][10]_ramdatao[9]_sub_15_OUT<10:0>> created at line 184.
    Found 11-bit subtractor for signal <latchbuf_reg[2][10]_latchbuf_reg[7][10]_sub_16_OUT<10:0>> created at line 185.
    Found 11-bit subtractor for signal <latchbuf_reg[3][10]_latchbuf_reg[6][10]_sub_17_OUT<10:0>> created at line 186.
    Found 11-bit subtractor for signal <latchbuf_reg[4][10]_latchbuf_reg[5][10]_sub_18_OUT<10:0>> created at line 187.
    Found 24-bit subtractor for signal <dcto_4[23]_romedatao_d4[10][13]_sub_106_OUT<23:0>> created at line 324.
    Found 24-bit subtractor for signal <dcto_4[23]_romodatao_d4[10][13]_sub_108_OUT<23:0>> created at line 330.
    Found 6-bit comparator greater for signal <stage2_cnt_reg[5]_GND_66_o_LessThan_49_o> created at line 197
    Summary:
	inferred  24 Adder/Subtractor(s).
	inferred 1002 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <DCT2D> synthesized.

Synthesizing Unit <RAM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAM.vhd".
    Found 64x10-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAM> synthesized.

Synthesizing Unit <DBUFCTL>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DBUFCTL.vhd".
    Found 1-bit register for signal <dataready>.
    Found 1-bit register for signal <memswitchwr_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <DBUFCTL> synthesized.

Synthesizing Unit <ROME>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROME.vhd".
    Found 14-bit register for signal <datao>.
    Found 64x14-bit Read Only RAM for signal <addr[5]_GND_70_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
Unit <ROME> synthesized.

Synthesizing Unit <ROMO>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROMO.vhd".
    Found 14-bit register for signal <datao>.
    Found 64x14-bit Read Only RAM for signal <addr[5]_PWR_81_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
Unit <ROMO> synthesized.

Synthesizing Unit <FIFO_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 12
        ADDR_WIDTH = 9
    Found 1-bit register for signal <full_reg>.
    Found 9-bit register for signal <raddr_reg>.
    Found 9-bit register for signal <waddr_reg>.
    Found 10-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 9-bit adder for signal <raddr_reg[8]_GND_72_o_add_9_OUT> created at line 224.
    Found 9-bit adder for signal <waddr_reg[8]_GND_72_o_add_13_OUT> created at line 237.
    Found 10-bit adder for signal <count_reg[9]_GND_72_o_add_18_OUT> created at line 253.
    Found 10-bit subtractor for signal <GND_72_o_GND_72_o_sub_18_OUT<9:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
Unit <FIFO_1> synthesized.

Synthesizing Unit <RAMF_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 12
        RAMA_W = 9
    Found 512x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 9-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <RAMF_1> synthesized.

Synthesizing Unit <RAMZ_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 12
    Found 128x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_2> synthesized.

Synthesizing Unit <ZZ_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZZ_TOP.vhd".
WARNING:Xst:647 - Input <zig_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zig_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zig_sm_settings_cmp_idx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <fdct_buf_sel_s>.
    Found 1-bit register for signal <fifo_rden>.
    Found 5-bit register for signal <rd_en_d>.
    Found 6-bit register for signal <rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_75_o_add_7_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_75_o_add_14_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <ZZ_TOP> synthesized.

Synthesizing Unit <zigzag>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZIGZAG.vhd".
        RAMADDR_W = 6
        RAMDATA_W = 12
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" line 110: Output port <count> of the instance <U_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" line 110: Output port <fullo> of the instance <U_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <dovalid>.
    Found 6-bit register for signal <zz_rd_addr>.
    Found 64x6-bit Read Only RAM for signal <rd_addr[5]_PWR_86_o_wide_mux_2_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <zigzag> synthesized.

Synthesizing Unit <FIFO_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 12
        ADDR_WIDTH = 6
    Found 1-bit register for signal <full_reg>.
    Found 6-bit register for signal <raddr_reg>.
    Found 6-bit register for signal <waddr_reg>.
    Found 7-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 6-bit adder for signal <raddr_reg[5]_GND_77_o_add_9_OUT> created at line 224.
    Found 6-bit adder for signal <waddr_reg[5]_GND_77_o_add_13_OUT> created at line 237.
    Found 7-bit adder for signal <count_reg[6]_GND_77_o_add_18_OUT> created at line 253.
    Found 7-bit subtractor for signal <GND_77_o_GND_77_o_sub_18_OUT<6:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <FIFO_2> synthesized.

Synthesizing Unit <RAMF_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 12
        RAMA_W = 6
    Found 64x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAMF_2> synthesized.

Synthesizing Unit <QUANT_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/QUANT_TOP.vhd".
WARNING:Xst:647 - Input <qua_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qua_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <zig_buf_sel_s>.
    Found 1-bit register for signal <rd_en>.
    Found 5-bit register for signal <rd_en_d<4:0>>.
    Found 6-bit register for signal <rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_79_o_add_7_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_79_o_add_14_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <QUANT_TOP> synthesized.

Synthesizing Unit <quantizer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/QUANTIZER.vhd".
        SIZE_C = 12
        RAMQADDR_W = 7
        RAMQDATA_W = 8
    Found 6-bit register for signal <romaddr_s>.
    Found 5-bit register for signal <pipeline_reg>.
    Found 12-bit register for signal <di_d1>.
    Found 1-bit register for signal <table_select>.
    Found 6-bit adder for signal <romaddr_s[5]_GND_80_o_add_5_OUT> created at line 169.
    Found 3-bit comparator lessequal for signal <cmp_idx[2]_GND_80_o_LessThan_5_o> created at line 146
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <quantizer> synthesized.

Synthesizing Unit <RAMZ_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 8
    Found 128x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_3> synthesized.

Synthesizing Unit <r_divider>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/r_divider.vhd".
    Found 12-bit register for signal <mult_out_s>.
    Found 12-bit register for signal <dividend_d1>.
    Found 12-bit register for signal <q>.
    Found 28-bit register for signal <mult_out>.
    Found 1-bit register for signal <signbit_d1>.
    Found 1-bit register for signal <signbit_d2>.
    Found 1-bit register for signal <signbit_d3>.
    Found 1-bit register for signal <round>.
    Found 12-bit adder for signal <mult_out_s[11]_GND_82_o_add_8_OUT> created at line 1253.
    Found 12-bit subtractor for signal <mult_out_s[11]_GND_82_o_sub_11_OUT<11:0>> created at line 1320.
    Found 12-bit subtractor for signal <GND_82_o_dividend[11]_sub_4_OUT<11:0>> created at line 1326.
    Found 12-bit subtractor for signal <GND_82_o_mult_out[27]_sub_7_OUT<11:0>> created at line 1326.
    Found 12x16-bit multiplier for signal <dividend_d1[11]_reciprocal[15]_MuLt_5_OUT> created at line 125.
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <r_divider> synthesized.

Synthesizing Unit <ROMR>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROMR.vhd".
        ROMADDR_W = 8
        ROMDATA_W = 16
    Found 8-bit register for signal <addr_reg>.
    Found 256x16-bit Read Only RAM for signal <datao>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <ROMR> synthesized.

Synthesizing Unit <RLE_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE_TOP.vhd".
    Found 1-bit register for signal <qua_buf_sel_s>.
    Found 1-bit register for signal <ready_pb>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <wr_cnt[5]_GND_85_o_add_8_OUT> created at line 1241.
    Found 6-bit adder for signal <n0060> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_85_o_add_10_OUT> created at line 206.
    Found 6-bit adder for signal <wr_cnt[5]_GND_85_o_add_14_OUT> created at line 213.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <RLE_TOP> synthesized.

Synthesizing Unit <rle>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE.vhd".
        RAMADDR_W = 6
        RAMDATA_W = 12
WARNING:Xst:647 - Input <rle_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rle_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <prev_dc_reg_0>.
    Found 12-bit register for signal <prev_dc_reg_1>.
    Found 12-bit register for signal <prev_dc_reg_2>.
    Found 12-bit register for signal <ampli_vli_reg<11:0>>.
    Found 13-bit register for signal <acc_reg>.
    Found 4-bit register for signal <runlength_reg>.
    Found 4-bit register for signal <runlength>.
    Found 4-bit register for signal <size_reg>.
    Found 6-bit register for signal <zero_cnt>.
    Found 6-bit register for signal <rd_cnt>.
    Found 1-bit register for signal <dovalid_reg>.
    Found 1-bit register for signal <dovalid>.
    Found 1-bit register for signal <zrl_proc>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <divalid_en>.
    Found 1-bit register for signal <divalid>.
    Found 6-bit register for signal <wr_cnt>.
    Found 12-bit register for signal <zrl_di>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_86_o_add_6_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_86_o_add_9_OUT> created at line 1241.
    Found 6-bit adder for signal <zero_cnt[5]_GND_86_o_add_20_OUT> created at line 1241.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_0[11]_sub_12_OUT<12:0>> created at line 175.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_1[11]_sub_13_OUT<12:0>> created at line 178.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_2[11]_sub_14_OUT<12:0>> created at line 181.
    Found 6-bit subtractor for signal <GND_86_o_GND_86_o_sub_25_OUT<5:0>> created at line 1308.
    Found 13-bit subtractor for signal <acc_reg[12]_GND_86_o_sub_86_OUT<12:0>> created at line 282.
    Found 6-bit comparator greater for signal <n0028> created at line 204
    Found 13-bit comparator lessequal for signal <n0108> created at line 279
    Found 13-bit comparator greater for signal <PWR_96_o_acc_reg[12]_LessThan_89_o> created at line 288
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_96_o_LessThan_90_o> created at line 288
    Found 13-bit comparator greater for signal <PWR_96_o_acc_reg[12]_LessThan_91_o> created at line 290
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_96_o_LessThan_92_o> created at line 290
    Found 13-bit comparator greater for signal <PWR_96_o_acc_reg[12]_LessThan_93_o> created at line 292
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_96_o_LessThan_94_o> created at line 292
    Found 13-bit comparator greater for signal <PWR_96_o_acc_reg[12]_LessThan_95_o> created at line 294
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_96_o_LessThan_96_o> created at line 294
    Found 13-bit comparator greater for signal <PWR_96_o_acc_reg[12]_LessThan_97_o> created at line 296
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_96_o_LessThan_98_o> created at line 296
    Found 13-bit comparator greater for signal <PWR_96_o_acc_reg[12]_LessThan_99_o> created at line 298
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_96_o_LessThan_100_o> created at line 298
    Found 13-bit comparator greater for signal <PWR_96_o_acc_reg[12]_LessThan_101_o> created at line 300
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_96_o_LessThan_102_o> created at line 300
    Found 13-bit comparator greater for signal <PWR_96_o_acc_reg[12]_LessThan_103_o> created at line 302
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_96_o_LessThan_104_o> created at line 302
    Found 13-bit comparator greater for signal <PWR_96_o_acc_reg[12]_LessThan_105_o> created at line 304
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_96_o_LessThan_106_o> created at line 304
    Found 13-bit comparator greater for signal <PWR_96_o_acc_reg[12]_LessThan_107_o> created at line 306
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_96_o_LessThan_108_o> created at line 306
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_86_o_LessThan_121_o> created at line 314
    Found 13-bit comparator greater for signal <GND_86_o_acc_reg[12]_LessThan_122_o> created at line 314
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_86_o_LessThan_123_o> created at line 316
    Found 13-bit comparator greater for signal <GND_86_o_acc_reg[12]_LessThan_124_o> created at line 316
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_86_o_LessThan_125_o> created at line 318
    Found 13-bit comparator greater for signal <GND_86_o_acc_reg[12]_LessThan_126_o> created at line 318
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_86_o_LessThan_127_o> created at line 320
    Found 13-bit comparator greater for signal <GND_86_o_acc_reg[12]_LessThan_128_o> created at line 320
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_86_o_LessThan_129_o> created at line 322
    Found 13-bit comparator greater for signal <GND_86_o_acc_reg[12]_LessThan_130_o> created at line 322
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_86_o_LessThan_131_o> created at line 324
    Found 13-bit comparator greater for signal <GND_86_o_acc_reg[12]_LessThan_132_o> created at line 324
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_86_o_LessThan_133_o> created at line 326
    Found 13-bit comparator greater for signal <GND_86_o_acc_reg[12]_LessThan_134_o> created at line 326
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_86_o_LessThan_135_o> created at line 328
    Found 13-bit comparator greater for signal <GND_86_o_acc_reg[12]_LessThan_136_o> created at line 328
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_86_o_LessThan_137_o> created at line 330
    Found 13-bit comparator greater for signal <GND_86_o_acc_reg[12]_LessThan_138_o> created at line 330
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_86_o_LessThan_139_o> created at line 332
    Found 13-bit comparator greater for signal <GND_86_o_acc_reg[12]_LessThan_140_o> created at line 332
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 109 D-type flip-flop(s).
	inferred  42 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <rle> synthesized.

Synthesizing Unit <RleDoubleFifo>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 117: Output port <count> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 117: Output port <fullo> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 140: Output port <count> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 140: Output port <fullo> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr>.
    Found 1-bit register for signal <fifo1_wr>.
    Found 20-bit register for signal <fifo_data_in>.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <RleDoubleFifo> synthesized.

Synthesizing Unit <FIFO_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 20
        ADDR_WIDTH = 6
    Found 1-bit register for signal <full_reg>.
    Found 6-bit register for signal <raddr_reg>.
    Found 6-bit register for signal <waddr_reg>.
    Found 7-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 6-bit adder for signal <raddr_reg[5]_GND_88_o_add_9_OUT> created at line 224.
    Found 6-bit adder for signal <waddr_reg[5]_GND_88_o_add_13_OUT> created at line 237.
    Found 7-bit adder for signal <count_reg[6]_GND_88_o_add_18_OUT> created at line 253.
    Found 7-bit subtractor for signal <GND_88_o_GND_88_o_sub_18_OUT<6:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <FIFO_3> synthesized.

Synthesizing Unit <RAMF_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 20
        RAMA_W = 6
    Found 64x20-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAMF_3> synthesized.

Synthesizing Unit <Huffman>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd".
WARNING:Xst:647 - Input <huf_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <huf_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rle_buf_sel_s>.
    Found 1-bit register for signal <last_block>.
    Found 1-bit register for signal <ready_HFW>.
    Found 1-bit register for signal <fifo_wren>.
    Found 1-bit register for signal <rd_en_s>.
    Found 1-bit register for signal <start_pb_d1>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <first_rle_word>.
    Found 1-bit register for signal <HFW_running>.
    Found 1-bit register for signal <pad_reg>.
    Found 12-bit register for signal <VLI_r>.
    Found 5-bit register for signal <VLC_size>.
    Found 5-bit register for signal <bit_ptr>.
    Found 16-bit register for signal <VLC>.
    Found 32-bit register for signal <image_area_size>.
    Found 2-bit register for signal <fifo_wrt_cnt>.
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <fifo_wbyte>.
    Found 8-bit register for signal <pad_byte>.
    Found 23-bit register for signal <word_reg>.
    Found 4-bit register for signal <VLI_size_r>.
    Found 28-bit register for signal <block_cnt>.
    Found 12-bit register for signal <VLI_d1>.
    Found 4-bit register for signal <VLI_size_d1>.
    Found 1-bit register for signal <d_val_d1>.
    Found finite state machine <FSM_31> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_90_o_GND_90_o_sub_45_OUT> created at line 452.
    Found 6-bit subtractor for signal <GND_90_o_GND_90_o_sub_241_OUT> created at line 478.
    Found 6-bit subtractor for signal <GND_90_o_GND_90_o_sub_244_OUT> created at line 477.
    Found 28-bit adder for signal <block_cnt[27]_GND_90_o_add_15_OUT> created at line 1241.
    Found 5-bit adder for signal <bit_ptr[4]_VLC_size[4]_add_227_OUT> created at line 455.
    Found 5-bit adder for signal <bit_ptr[4]_VLI_ext_size[4]_add_423_OUT> created at line 482.
    Found 2-bit adder for signal <fifo_wrt_cnt[1]_GND_90_o_add_448_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_182_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_190_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_198_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_206_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_214_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_222_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_102_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_110_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_118_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_126_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_134_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_142_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_150_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_158_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_166_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_378_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_253_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_386_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_261_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_394_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_269_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_402_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_277_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_410_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_285_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_418_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_293_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_298_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_301_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_306_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_309_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_314_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_317_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_322_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_325_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_330_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_333_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_338_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_341_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_346_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_349_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_354_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_357_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_90_o_GND_90_o_sub_362_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_365_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_373_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_381_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_389_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_397_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_405_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_413_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_421_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_430_OUT<4:0>> created at line 499.
    Found 16x16-bit multiplier for signal <img_size_x[15]_img_size_y[15]_MuLt_14_OUT> created at line 319.
    Found 23-bit shifter logical left for signal <word_reg[22]_num_fifo_wrs[1]_shift_left_427_OUT> created at line 2955
    Found 8-bit 3-to-1 multiplexer for signal <fifo_wrt_cnt[1]_GND_90_o_wide_mux_37_OUT> created at line 402.
    Found 1-bit 16-to-1 multiplexer for signal <GND_90_o_VLC[15]_Mux_46_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_90_o_VLC[15]_Mux_54_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_90_o_VLC[15]_Mux_62_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_90_o_VLC[15]_Mux_70_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_90_o_VLC[15]_Mux_78_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_90_o_VLC[15]_Mux_86_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_90_o_VLC[15]_Mux_94_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_90_o_VLC[15]_Mux_102_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_90_o_VLC[15]_Mux_110_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_90_o_VLC[15]_Mux_118_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_90_o_VLC[15]_Mux_126_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_90_o_VLC[15]_Mux_134_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_90_o_VLC[15]_Mux_142_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_90_o_VLC[15]_Mux_150_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_90_o_VLC[15]_Mux_158_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_90_o_VLC[15]_Mux_166_o> created at line 452.
    Found 1-bit 13-to-1 multiplexer for signal <GND_90_o_VLI_ext[15]_Mux_242_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_90_o_VLI_ext[15]_Mux_250_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_90_o_VLI_ext[15]_Mux_258_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_90_o_VLI_ext[15]_Mux_266_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_90_o_VLI_ext[15]_Mux_274_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_90_o_VLI_ext[15]_Mux_282_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_90_o_VLI_ext[15]_Mux_290_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_90_o_VLI_ext[15]_Mux_298_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_90_o_VLI_ext[15]_Mux_306_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_90_o_VLI_ext[15]_Mux_314_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_90_o_VLI_ext[15]_Mux_322_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_90_o_VLI_ext[15]_Mux_330_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_90_o_VLI_ext[15]_Mux_338_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_90_o_VLI_ext[15]_Mux_346_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_90_o_VLI_ext[15]_Mux_354_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_90_o_VLI_ext[15]_Mux_362_o> created at line 478.
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_HFW_running_Mux_460_o> created at line 438.
    Found 3-bit comparator greater for signal <huf_sm_settings_cmp_idx[2]_GND_90_o_LessThan_8_o> created at line 298
    Found 28-bit comparator equal for signal <block_cnt[27]_GND_90_o_equal_19_o> created at line 327
    Found 5-bit comparator greater for signal <GND_90_o_VLC_size[4]_LessThan_52_o> created at line 451
    Found 5-bit comparator greater for signal <GND_90_o_VLC_size[4]_LessThan_60_o> created at line 451
    Found 5-bit comparator greater for signal <GND_90_o_VLC_size[4]_LessThan_68_o> created at line 451
    Found 5-bit comparator greater for signal <GND_90_o_VLC_size[4]_LessThan_76_o> created at line 451
    Found 5-bit comparator greater for signal <GND_90_o_VLC_size[4]_LessThan_84_o> created at line 451
    Found 5-bit comparator greater for signal <GND_90_o_VLC_size[4]_LessThan_92_o> created at line 451
    Found 5-bit comparator greater for signal <GND_90_o_VLC_size[4]_LessThan_100_o> created at line 451
    Found 5-bit comparator greater for signal <GND_90_o_VLC_size[4]_LessThan_108_o> created at line 451
    Found 5-bit comparator greater for signal <GND_90_o_VLC_size[4]_LessThan_116_o> created at line 451
    Found 5-bit comparator greater for signal <GND_90_o_VLC_size[4]_LessThan_124_o> created at line 451
    Found 5-bit comparator greater for signal <GND_90_o_VLC_size[4]_LessThan_132_o> created at line 451
    Found 5-bit comparator greater for signal <GND_90_o_VLC_size[4]_LessThan_140_o> created at line 451
    Found 5-bit comparator greater for signal <GND_90_o_VLC_size[4]_LessThan_148_o> created at line 451
    Found 5-bit comparator greater for signal <GND_90_o_VLC_size[4]_LessThan_156_o> created at line 451
    Found 5-bit comparator greater for signal <GND_90_o_VLC_size[4]_LessThan_164_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_102_o_VLC_size[4]_LessThan_172_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_102_o_VLC_size[4]_LessThan_180_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_102_o_VLC_size[4]_LessThan_188_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_102_o_VLC_size[4]_LessThan_196_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_102_o_VLC_size[4]_LessThan_204_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_102_o_VLC_size[4]_LessThan_212_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_102_o_VLC_size[4]_LessThan_220_o> created at line 451
    Found 5-bit comparator greater for signal <GND_90_o_VLI_ext_size[4]_LessThan_248_o> created at line 476
    Found 5-bit comparator greater for signal <GND_90_o_VLI_ext_size[4]_LessThan_256_o> created at line 476
    Found 5-bit comparator greater for signal <GND_90_o_VLI_ext_size[4]_LessThan_264_o> created at line 476
    Found 5-bit comparator greater for signal <GND_90_o_VLI_ext_size[4]_LessThan_272_o> created at line 476
    Found 5-bit comparator greater for signal <GND_90_o_VLI_ext_size[4]_LessThan_280_o> created at line 476
    Found 5-bit comparator greater for signal <GND_90_o_VLI_ext_size[4]_LessThan_288_o> created at line 476
    Found 5-bit comparator greater for signal <GND_90_o_VLI_ext_size[4]_LessThan_296_o> created at line 476
    Found 5-bit comparator greater for signal <GND_90_o_VLI_ext_size[4]_LessThan_304_o> created at line 476
    Found 5-bit comparator greater for signal <GND_90_o_VLI_ext_size[4]_LessThan_312_o> created at line 476
    Found 5-bit comparator greater for signal <GND_90_o_VLI_ext_size[4]_LessThan_320_o> created at line 476
    Found 5-bit comparator greater for signal <GND_90_o_VLI_ext_size[4]_LessThan_328_o> created at line 476
    Found 5-bit comparator greater for signal <GND_90_o_VLI_ext_size[4]_LessThan_336_o> created at line 476
    Found 5-bit comparator greater for signal <GND_90_o_VLI_ext_size[4]_LessThan_344_o> created at line 476
    Found 5-bit comparator greater for signal <GND_90_o_VLI_ext_size[4]_LessThan_352_o> created at line 476
    Found 5-bit comparator greater for signal <GND_90_o_VLI_ext_size[4]_LessThan_360_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_102_o_VLI_ext_size[4]_LessThan_368_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_102_o_VLI_ext_size[4]_LessThan_376_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_102_o_VLI_ext_size[4]_LessThan_384_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_102_o_VLI_ext_size[4]_LessThan_392_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_102_o_VLI_ext_size[4]_LessThan_400_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_102_o_VLI_ext_size[4]_LessThan_408_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_102_o_VLI_ext_size[4]_LessThan_416_o> created at line 476
    Found 5-bit comparator greater for signal <GND_90_o_bit_ptr[4]_LessThan_441_o> created at line 515
    Found 5-bit comparator greater for signal <GND_90_o_bit_ptr[4]_LessThan_442_o> created at line 515
    Found 5-bit comparator greater for signal <GND_90_o_bit_ptr[4]_LessThan_443_o> created at line 515
    Found 5-bit comparator greater for signal <GND_90_o_bit_ptr[4]_LessThan_444_o> created at line 515
    Found 5-bit comparator greater for signal <GND_90_o_bit_ptr[4]_LessThan_445_o> created at line 515
    Found 5-bit comparator greater for signal <GND_90_o_bit_ptr[4]_LessThan_446_o> created at line 515
    Found 5-bit comparator greater for signal <GND_90_o_bit_ptr[4]_LessThan_447_o> created at line 515
    Found 2-bit comparator equal for signal <fifo_wrt_cnt[1]_num_fifo_wrs[1]_equal_33_o> created at line 528
    Summary:
	inferred   1 Multiplier(s).
	inferred  60 Adder/Subtractor(s).
	inferred 170 D-type flip-flop(s).
	inferred  54 Comparator(s).
	inferred 1175 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <Huffman> synthesized.

Synthesizing Unit <DC_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DC_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <VLC_DC>.
    Found 4-bit register for signal <VLC_DC_size>.
    Found 16x13-bit Read Only RAM for signal <_n0025>
    Summary:
	inferred   1 RAM(s).
	inferred  13 D-type flip-flop(s).
Unit <DC_ROM> synthesized.

Synthesizing Unit <AC_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/AC_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <VLC_AC>.
    Found 5-bit register for signal <VLC_AC_size>.
    Found 256x21-bit Read Only RAM for signal <_n0269>
    Summary:
	inferred   1 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <AC_ROM> synthesized.

Synthesizing Unit <DC_CR_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DC_CR_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit register for signal <VLC_DC>.
    Found 4-bit register for signal <VLC_DC_size>.
    Found 16x4-bit Read Only RAM for signal <VLI_size[3]_GND_93_o_wide_mux_0_OUT>
    Found 16x11-bit Read Only RAM for signal <VLI_size[3]_GND_93_o_wide_mux_1_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred  15 D-type flip-flop(s).
Unit <DC_CR_ROM> synthesized.

Synthesizing Unit <AC_CR_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/AC_CR_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <VLC_AC>.
    Found 5-bit register for signal <VLC_AC_size>.
    Found 256x5-bit Read Only RAM for signal <rom_addr[7]_GND_94_o_wide_mux_1_OUT>
    Found 256x16-bit Read Only RAM for signal <rom_addr[7]_GND_94_o_wide_mux_2_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <AC_CR_ROM> synthesized.

Synthesizing Unit <DoubleFifo>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 117: Output port <count> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 117: Output port <fullo> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 140: Output port <count> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 140: Output port <fullo> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr>.
    Found 1-bit register for signal <fifo1_rd>.
    Found 1-bit register for signal <fifo2_rd>.
    Found 1-bit register for signal <fifo_empty>.
    Found 1-bit register for signal <fifo1_wr>.
    Found 8-bit register for signal <fifo_data_in>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <DoubleFifo> synthesized.

Synthesizing Unit <FIFO_4>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 8
        ADDR_WIDTH = 7
    Found 1-bit register for signal <full_reg>.
    Found 7-bit register for signal <raddr_reg>.
    Found 7-bit register for signal <waddr_reg>.
    Found 8-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 7-bit adder for signal <raddr_reg[6]_GND_96_o_add_9_OUT> created at line 224.
    Found 7-bit adder for signal <waddr_reg[6]_GND_96_o_add_13_OUT> created at line 237.
    Found 8-bit adder for signal <count_reg[7]_GND_96_o_add_18_OUT> created at line 253.
    Found 8-bit subtractor for signal <GND_96_o_GND_96_o_sub_18_OUT<7:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <FIFO_4> synthesized.

Synthesizing Unit <RAMF_4>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 8
        RAMA_W = 7
    Found 128x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMF_4> synthesized.

Synthesizing Unit <ByteStuffer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ByteStuffer.vhd".
WARNING:Xst:647 - Input <outram_base_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <huf_rd_req_s>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <rd_en_d1>.
    Found 1-bit register for signal <ram_wren>.
    Found 1-bit register for signal <wait_for_ndata>.
    Found 1-bit register for signal <data_valid>.
    Found 1-bit register for signal <huf_buf_sel_s>.
    Found 3-bit register for signal <huf_data_val>.
    Found 16-bit register for signal <wdata_reg>.
    Found 24-bit register for signal <wraddr>.
    Found 24-bit register for signal <ram_wraddr>.
    Found 24-bit register for signal <num_enc_bytes>.
    Found 8-bit register for signal <ram_byte>.
    Found 8-bit register for signal <latch_byte>.
    Found 2-bit register for signal <wr_n_cnt>.
    Found 24-bit adder for signal <wraddr[23]_GND_98_o_add_8_OUT> created at line 1241.
    Found 24-bit adder for signal <wraddr[23]_GND_98_o_add_23_OUT> created at line 1241.
    Found 2-bit subtractor for signal <GND_98_o_GND_98_o_sub_8_OUT<1:0>> created at line 1308.
    Found 2-bit comparator greater for signal <GND_98_o_wr_n_cnt[1]_LessThan_7_o> created at line 196
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 117 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <ByteStuffer> synthesized.

Synthesizing Unit <JFIFGen>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JFIFGen.vhd".
    Found 1-bit register for signal <size_wr>.
    Found 1-bit register for signal <hr_we>.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <rd_en_d1>.
    Found 1-bit register for signal <eoi_wr>.
    Found 1-bit register for signal <ram_wren>.
    Found 1-bit register for signal <reading_header>.
    Found 8-bit register for signal <hr_data>.
    Found 8-bit register for signal <ram_byte>.
    Found 10-bit register for signal <hr_waddr>.
    Found 10-bit register for signal <rd_cnt>.
    Found 10-bit register for signal <rd_cnt_d1>.
    Found 2-bit register for signal <eoi_cnt>.
    Found 24-bit register for signal <ram_wraddr>.
    Found 3-bit register for signal <size_wr_cnt>.
    Found 3-bit adder for signal <size_wr_cnt[2]_GND_99_o_add_3_OUT> created at line 1241.
    Found 10-bit adder for signal <GND_99_o_GND_99_o_add_9_OUT> created at line 227.
    Found 10-bit adder for signal <GND_99_o_GND_99_o_add_10_OUT> created at line 232.
    Found 10-bit adder for signal <rd_cnt[9]_GND_99_o_add_24_OUT> created at line 1241.
    Found 2-bit adder for signal <eoi_cnt[1]_GND_99_o_add_29_OUT> created at line 1241.
    Found 24-bit adder for signal <num_enc_bytes[23]_GND_99_o_add_32_OUT> created at line 315.
    Found 24-bit 3-to-1 multiplexer for signal <GND_99_o_GND_99_o_mux_39_OUT> created at line 303.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
Unit <JFIFGen> synthesized.

Synthesizing Unit <HeaderRam>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HeaderRAM.v".
    Set property "syn_ramstyle = block_ram" for signal <mem>.
    Found 1024x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <HeaderRam> synthesized.

Synthesizing Unit <OutMux>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/OutMux.vhd".
    Found 1-bit register for signal <ram_wren>.
    Found 8-bit register for signal <ram_byte>.
    Found 24-bit register for signal <ram_wraddr>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <OutMux> synthesized.

Synthesizing Unit <fx2_jpeg_streamer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd".
WARNING:Xst:647 - Input <fx2_empty_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <fx2_pktend_n>.
    Found 1-bit register for signal <fx2_wr_n>.
    Found 12-bit register for signal <packet_counter>.
    Found 8-bit register for signal <sink_data_d>.
    Found 2-bit register for signal <fsm_state>.
    Found 1-bit register for signal <packet_fid>.
    Found 8-bit register for signal <fx2_data>.
    Found finite state machine <FSM_32> for signal <fsm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (falling_edge)                             |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_reset                                        |
    | Power Up State     | s_reset                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <packet_counter[11]_GND_103_o_add_2_OUT> created at line 1241.
    Found 12-bit comparator greater for signal <n0009> created at line 133
    Found 12-bit comparator greater for signal <packet_counter[11]_GND_103_o_LessThan_47_o> created at line 163
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fx2_jpeg_streamer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 108
 10240x32-bit dual-port RAM                            : 1
 1024x32-bit dual-port RAM                             : 3
 1024x8-bit dual-port RAM                              : 2
 128x12-bit dual-port RAM                              : 3
 128x24-bit dual-port RAM                              : 1
 128x8-bit dual-port RAM                               : 7
 12x128-bit dual-port RAM                              : 2
 15x128-bit dual-port RAM                              : 3
 16x11-bit single-port Read Only RAM                   : 1
 16x128-bit dual-port RAM                              : 1
 16x13-bit single-port Read Only RAM                   : 1
 16x4-bit single-port Read Only RAM                    : 1
 16x8-bit dual-port RAM                                : 2
 16x8-bit single-port Read Only RAM                    : 1
 256x16-bit single-port Read Only RAM                  : 2
 256x21-bit dual-port RAM                              : 2
 256x21-bit single-port Read Only RAM                  : 1
 256x5-bit single-port Read Only RAM                   : 1
 2x128-bit dual-port RAM                               : 1
 2x32-bit dual-port RAM                                : 1
 32x32-bit dual-port RAM                               : 2
 4x10-bit single-port Read Only RAM                    : 2
 4x8-bit dual-port RAM                                 : 1
 512x12-bit dual-port RAM                              : 1
 512x129-bit dual-port RAM                             : 2
 512x131-bit dual-port RAM                             : 2
 64x10-bit dual-port RAM                               : 2
 64x12-bit dual-port RAM                               : 1
 64x14-bit single-port Read Only RAM                   : 40
 64x20-bit dual-port RAM                               : 2
 64x6-bit single-port Read Only RAM                    : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x11-bit dual-port RAM                                : 6
 8x22-bit dual-port RAM                                : 8
# Multipliers                                          : 20
 12x9-bit multiplier                                   : 4
 16x12-bit multiplier                                  : 1
 16x16-bit multiplier                                  : 2
 32x32-bit multiplier                                  : 1
 9x5-bit multiplier                                    : 4
 9x6-bit multiplier                                    : 2
 9x7-bit multiplier                                    : 2
 9x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 572
 1-bit adder                                           : 2
 10-bit adder                                          : 12
 10-bit addsub                                         : 1
 11-bit adder                                          : 10
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 5
 12-bit adder                                          : 7
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 6
 13-bit subtractor                                     : 2
 14-bit adder                                          : 8
 16-bit adder                                          : 5
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 5
 17-bit adder                                          : 2
 18-bit adder                                          : 2
 2-bit adder                                           : 79
 2-bit subtractor                                      : 9
 22-bit adder                                          : 7
 22-bit subtractor                                     : 1
 24-bit adder                                          : 26
 24-bit subtractor                                     : 3
 25-bit adder                                          : 7
 28-bit adder                                          : 3
 3-bit adder                                           : 95
 30-bit adder                                          : 2
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 79
 4-bit addsub                                          : 16
 4-bit subtractor                                      : 33
 5-bit adder                                           : 3
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 24
 6-bit adder                                           : 27
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 17
 7-bit adder                                           : 12
 7-bit addsub                                          : 3
 8-bit addsub                                          : 8
 8-bit subtractor                                      : 3
 9-bit adder                                           : 12
 9-bit subtractor                                      : 15
# Registers                                            : 2201
 1-bit register                                        : 1062
 10-bit register                                       : 62
 11-bit register                                       : 42
 12-bit register                                       : 61
 128-bit register                                      : 4
 129-bit register                                      : 2
 13-bit register                                       : 2
 131-bit register                                      : 2
 14-bit register                                       : 117
 15-bit register                                       : 3
 16-bit register                                       : 21
 17-bit register                                       : 4
 2-bit register                                        : 58
 20-bit register                                       : 19
 21-bit register                                       : 1
 22-bit register                                       : 3
 23-bit register                                       : 2
 24-bit register                                       : 52
 25-bit register                                       : 9
 28-bit register                                       : 10
 3-bit register                                        : 94
 30-bit register                                       : 10
 32-bit register                                       : 55
 4-bit register                                        : 120
 5-bit register                                        : 24
 57-bit register                                       : 1
 6-bit register                                        : 84
 7-bit register                                        : 24
 8-bit register                                        : 185
 9-bit register                                        : 68
# Comparators                                          : 255
 1-bit comparator equal                                : 32
 1-bit comparator not equal                            : 1
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 1
 10-bit comparator not equal                           : 2
 11-bit comparator greater                             : 6
 12-bit comparator equal                               : 4
 12-bit comparator greater                             : 22
 12-bit comparator not equal                           : 4
 13-bit comparator greater                             : 40
 13-bit comparator lessequal                           : 1
 14-bit comparator equal                               : 8
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 4
 2-bit comparator equal                                : 1
 2-bit comparator greater                              : 1
 21-bit comparator equal                               : 2
 24-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 3-bit comparator greater                              : 4
 3-bit comparator lessequal                            : 1
 3-bit comparator not equal                            : 1
 31-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator greater                              : 51
 6-bit comparator greater                              : 3
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 4
 9-bit comparator equal                                : 4
 9-bit comparator not equal                            : 4
# Multiplexers                                         : 3529
 1-bit 13-to-1 multiplexer                             : 16
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 2686
 1-bit 3-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 41
 1-bit 7-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 15
 10-bit 2-to-1 multiplexer                             : 19
 12-bit 2-to-1 multiplexer                             : 14
 128-bit 2-to-1 multiplexer                            : 6
 13-bit 2-to-1 multiplexer                             : 8
 14-bit 2-to-1 multiplexer                             : 10
 14-bit 4-to-1 multiplexer                             : 2
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 18
 16-bit 8-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 23
 20-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 9
 22-bit 7-to-1 multiplexer                             : 8
 23-bit 2-to-1 multiplexer                             : 49
 24-bit 2-to-1 multiplexer                             : 26
 24-bit 3-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 43
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 60
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 93
 5-bit 2-to-1 multiplexer                              : 19
 6-bit 2-to-1 multiplexer                              : 71
 7-bit 2-to-1 multiplexer                              : 15
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 203
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 28-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 41-to-1 multiplexer                             : 1
 8-bit 63-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 5
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 8
 20-bit shifter logical right                          : 6
 23-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# FSMs                                                 : 38
# Xors                                                 : 299
 1-bit xor2                                            : 287
 10-bit xor2                                           : 8
 2-bit xor2                                            : 2
 3-bit xor2                                            : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <AC_CR_ROM>.
INFO:Xst:3226 - The RAM <Mram_rom_addr[7]_GND_94_o_wide_mux_1_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC_size>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 5-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <VLC_AC_size>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_rom_addr[7]_GND_94_o_wide_mux_2_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <VLC_AC>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <AC_CR_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <AC_ROM>.
INFO:Xst:3226 - The RAM <Mram__n0269> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC_size_VLC_AC>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <AC_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <ByteStuffer>.
The following registers are absorbed into counter <wraddr>: 1 register on signal <wraddr>.
The following registers are absorbed into counter <wr_n_cnt>: 1 register on signal <wr_n_cnt>.
Unit <ByteStuffer> synthesized (advanced).

Synthesizing (advanced) Unit <CtrlSM>.
The following registers are absorbed into counter <RSM_cmp_idx>: 1 register on signal <RSM_cmp_idx>.
Unit <CtrlSM> synthesized (advanced).

Synthesizing (advanced) Unit <DCT1D>.
The following registers are absorbed into counter <row_reg>: 1 register on signal <row_reg>.
The following registers are absorbed into counter <col_2_reg>: 1 register on signal <col_2_reg>.
The following registers are absorbed into counter <inpcnt_reg>: 1 register on signal <inpcnt_reg>.
Unit <DCT1D> synthesized (advanced).

Synthesizing (advanced) Unit <DCT2D>.
The following registers are absorbed into counter <colram_reg>: 1 register on signal <colram_reg>.
The following registers are absorbed into counter <rowram_reg>: 1 register on signal <rowram_reg>.
The following registers are absorbed into counter <col_reg>: 1 register on signal <col_reg>.
The following registers are absorbed into counter <rowr_reg>: 1 register on signal <rowr_reg>.
Unit <DCT2D> synthesized (advanced).

Synthesizing (advanced) Unit <DC_CR_ROM>.
INFO:Xst:3231 - The small RAM <Mram_VLI_size[3]_GND_93_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_VLI_size[3]_GND_93_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 11-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DC_CR_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <DC_ROM>.
INFO:Xst:3231 - The small RAM <Mram__n0025> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 13-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DC_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <FDCT>.
The following registers are absorbed into counter <fram1_waddr>: 1 register on signal <fram1_waddr>.
The following registers are absorbed into counter <cmp_idx>: 1 register on signal <cmp_idx>.
Unit <FDCT> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_1>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_1> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_2>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_2> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_3>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_3> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_4>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_4> synthesized (advanced).

Synthesizing (advanced) Unit <HeaderRam>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <HeaderRam> synthesized (advanced).

Synthesizing (advanced) Unit <Huffman>.
The following registers are absorbed into counter <block_cnt>: 1 register on signal <block_cnt>.
Unit <Huffman> synthesized (advanced).

Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 10-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 10-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 12-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMF_1> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_2>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 12-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 12-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMF_2> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_3>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMF_3> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_4>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMF_4> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 24-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 24-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_1> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_2> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_3>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_3> synthesized (advanced).

Synthesizing (advanced) Unit <ROME>.
INFO:Xst:3231 - The small RAM <Mram_addr[5]_GND_70_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROME> synthesized (advanced).

Synthesizing (advanced) Unit <ROMO>.
INFO:Xst:3231 - The small RAM <Mram_addr[5]_PWR_81_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROMO> synthesized (advanced).

Synthesizing (advanced) Unit <ROMR>.
INFO:Xst:3226 - The RAM <Mram_datao> will be implemented as a BLOCK RAM, absorbing the following register(s): <addr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <datao>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ROMR> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <quantizer>.
The following registers are absorbed into counter <romaddr_s>: 1 register on signal <romaddr_s>.
Unit <quantizer> synthesized (advanced).

Synthesizing (advanced) Unit <rle>.
The following registers are absorbed into counter <wr_cnt>: 1 register on signal <wr_cnt>.
Unit <rle> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <hdmi_out0_hdmi_phy_es1_cnt>: 1 register on signal <hdmi_out0_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_hdmi_phy_es1_cnt>: 1 register on signal <hdmi_out1_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi_out0_hdmi_phy_es0_cnt>: 1 register on signal <hdmi_out0_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_hdmi_phy_es0_cnt>: 1 register on signal <hdmi_out1_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi_out0_hdmi_phy_es2_cnt>: 1 register on signal <hdmi_out0_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_hdmi_phy_es2_cnt>: 1 register on signal <hdmi_out1_hdmi_phy_es2_cnt>.
The following registers are absorbed into counter <hdmi_out0_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_out0_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_out1_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_out1_fifo_graycounter1_q_binary>.
The following registers are absorbed into accumulator <v>: 1 register on signal <v>.
The following registers are absorbed into counter <asyncfifo_graycounter1_q_binary>: 1 register on signal <asyncfifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_in0_frame_graycounter1_q_binary>: 1 register on signal <hdmi_in0_frame_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_in1_frame_graycounter1_q_binary>: 1 register on signal <hdmi_in1_frame_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_por>: 1 register on signal <hdmi2usbsoc_por>.
The following registers are absorbed into counter <hdmi_in0_datacapture1_lateness>: 1 register on signal <hdmi_in0_datacapture1_lateness>.
The following registers are absorbed into counter <hdmi_in0_datacapture0_lateness>: 1 register on signal <hdmi_in0_datacapture0_lateness>.
The following registers are absorbed into counter <hdmi_in0_datacapture2_lateness>: 1 register on signal <hdmi_in0_datacapture2_lateness>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer1_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer0_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer2_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi_in0_frame_graycounter0_q_binary>: 1 register on signal <hdmi_in0_frame_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_in0_charsync0_control_counter>: 1 register on signal <hdmi_in0_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi_in0_charsync1_control_counter>: 1 register on signal <hdmi_in0_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi_in0_charsync2_control_counter>: 1 register on signal <hdmi_in0_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi_in0_resdetection_hcounter>: 1 register on signal <hdmi_in0_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer0_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer1_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer2_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi_in0_wer0_wer_counter>: 1 register on signal <hdmi_in0_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_wer1_wer_counter>: 1 register on signal <hdmi_in0_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_wer2_wer_counter>: 1 register on signal <hdmi_in0_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_resdetection_vcounter>: 1 register on signal <hdmi_in0_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi_in0_frame_pack_counter>: 1 register on signal <hdmi_in0_frame_pack_counter>.
The following registers are absorbed into counter <hdmi_in1_datacapture0_lateness>: 1 register on signal <hdmi_in1_datacapture0_lateness>.
The following registers are absorbed into counter <hdmi_in1_datacapture1_lateness>: 1 register on signal <hdmi_in1_datacapture1_lateness>.
The following registers are absorbed into counter <hdmi_in1_datacapture2_lateness>: 1 register on signal <hdmi_in1_datacapture2_lateness>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer0_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer1_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer2_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi_in1_frame_graycounter0_q_binary>: 1 register on signal <hdmi_in1_frame_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_in1_charsync0_control_counter>: 1 register on signal <hdmi_in1_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi_in1_charsync1_control_counter>: 1 register on signal <hdmi_in1_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi_in1_charsync2_control_counter>: 1 register on signal <hdmi_in1_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi_in1_resdetection_hcounter>: 1 register on signal <hdmi_in1_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer0_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer1_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer2_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi_in1_wer1_wer_counter>: 1 register on signal <hdmi_in1_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_wer0_wer_counter>: 1 register on signal <hdmi_in1_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_wer2_wer_counter>: 1 register on signal <hdmi_in1_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_resdetection_vcounter>: 1 register on signal <hdmi_in1_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi_in1_frame_pack_counter>: 1 register on signal <hdmi_in1_frame_pack_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_half_rate_phy_phase_half>: 1 register on signal <hdmi2usbsoc_half_rate_phy_phase_half>.
The following registers are absorbed into counter <hdmi2usbsoc_half_rate_phy_phase_sel>: 1 register on signal <hdmi2usbsoc_half_rate_phy_phase_sel>.
The following registers are absorbed into counter <hdmi2usbsoc_half_rate_phy_bitslip_cnt>: 1 register on signal <hdmi2usbsoc_half_rate_phy_bitslip_cnt>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_counter1>: 1 register on signal <hdmi2usbsoc_sdram_counter1>.
The following registers are absorbed into counter <hdmi_out0_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_out0_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_out1_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_out1_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <asyncfifo_graycounter0_q_binary>: 1 register on signal <asyncfifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_counter>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_cnt>: 1 register on signal <hdmi2usbsoc_cnt>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_consume>.
The following registers are absorbed into counter <hdmi_in0_edid_offset_counter>: 1 register on signal <hdmi_in0_edid_offset_counter>.
The following registers are absorbed into counter <hdmi_in0_dma_current_address>: 1 register on signal <hdmi_in0_dma_current_address>.
The following registers are absorbed into counter <hdmi_in0_dma_mwords_remaining>: 1 register on signal <hdmi_in0_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi_in0_dma_level>: 1 register on signal <hdmi_in0_dma_level>.
The following registers are absorbed into counter <hdmi_in0_dma_produce>: 1 register on signal <hdmi_in0_dma_produce>.
The following registers are absorbed into counter <hdmi_in0_dma_consume>: 1 register on signal <hdmi_in0_dma_consume>.
The following registers are absorbed into counter <hdmi_in1_edid_offset_counter>: 1 register on signal <hdmi_in1_edid_offset_counter>.
The following registers are absorbed into counter <hdmi_in1_dma_current_address>: 1 register on signal <hdmi_in1_dma_current_address>.
The following registers are absorbed into counter <hdmi_in1_dma_mwords_remaining>: 1 register on signal <hdmi_in1_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi_in1_dma_level>: 1 register on signal <hdmi_in1_dma_level>.
The following registers are absorbed into counter <hdmi_in1_dma_produce>: 1 register on signal <hdmi_in1_dma_produce>.
The following registers are absorbed into counter <hdmi_in1_dma_consume>: 1 register on signal <hdmi_in1_dma_consume>.
The following registers are absorbed into counter <hdmi_out0_reader_level>: 1 register on signal <hdmi_out0_reader_level>.
The following registers are absorbed into counter <hdmi_out0_reader_rsv_level>: 1 register on signal <hdmi_out0_reader_rsv_level>.
The following registers are absorbed into counter <hdmi_out0_reader_produce>: 1 register on signal <hdmi_out0_reader_produce>.
The following registers are absorbed into counter <hdmi_out0_reader_consume>: 1 register on signal <hdmi_out0_reader_consume>.
The following registers are absorbed into counter <hdmi_out0_vtg_hcounter>: 1 register on signal <hdmi_out0_vtg_hcounter>.
The following registers are absorbed into counter <hdmi_out0_vtg_vcounter>: 1 register on signal <hdmi_out0_vtg_vcounter>.
The following registers are absorbed into counter <hdmi_out0_clocking_remaining_bits>: 1 register on signal <hdmi_out0_clocking_remaining_bits>.
The following registers are absorbed into counter <hdmi_out0_clocking_busy_counter>: 1 register on signal <hdmi_out0_clocking_busy_counter>.
The following registers are absorbed into counter <hdmi_out1_reader_rsv_level>: 1 register on signal <hdmi_out1_reader_rsv_level>.
The following registers are absorbed into counter <hdmi_out1_reader_level>: 1 register on signal <hdmi_out1_reader_level>.
The following registers are absorbed into counter <hdmi_out1_reader_produce>: 1 register on signal <hdmi_out1_reader_produce>.
The following registers are absorbed into counter <hdmi_out1_reader_consume>: 1 register on signal <hdmi_out1_reader_consume>.
The following registers are absorbed into counter <hdmi_out1_vtg_hcounter>: 1 register on signal <hdmi_out1_vtg_hcounter>.
The following registers are absorbed into counter <hdmi_out1_vtg_vcounter>: 1 register on signal <hdmi_out1_vtg_vcounter>.
The following registers are absorbed into counter <rsv_level>: 1 register on signal <rsv_level>.
The following registers are absorbed into counter <level>: 1 register on signal <level>.
The following registers are absorbed into counter <produce>: 1 register on signal <produce>.
The following registers are absorbed into counter <consume>: 1 register on signal <consume>.
The following registers are absorbed into counter <v_write>: 1 register on signal <v_write>.
The following registers are absorbed into counter <h_read>: 1 register on signal <h_read>.
The following registers are absorbed into counter <v_read>: 1 register on signal <v_read>.
The following registers are absorbed into counter <encoder_output_fifo_level>: 1 register on signal <encoder_output_fifo_level>.
The following registers are absorbed into counter <encoder_output_fifo_produce>: 1 register on signal <encoder_output_fifo_produce>.
The following registers are absorbed into counter <encoder_output_fifo_consume>: 1 register on signal <encoder_output_fifo_consume>.
The following registers are absorbed into counter <encoder_status>: 1 register on signal <encoder_status>.
The following registers are absorbed into counter <nreads>: 1 register on signal <nreads>.
The following registers are absorbed into counter <nwrites>: 1 register on signal <nwrites>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_time0>: 1 register on signal <hdmi2usbsoc_sdram_time0>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_time1>: 1 register on signal <hdmi2usbsoc_sdram_time1>.
The following registers are absorbed into counter <hdmi_out0_fifo_unpack_counter>: 1 register on signal <hdmi_out0_fifo_unpack_counter>.
The following registers are absorbed into counter <hdmi_out1_fifo_unpack_counter>: 1 register on signal <hdmi_out1_fifo_unpack_counter>.
	The following adders/subtractors are grouped into adder tree <Madd_n168941> :
 	<Madd_n17840[1:0]> in block <top>, 	<Madd_n17843[2:0]_Madd> in block <top>, 	<Madd_n17849[1:0]> in block <top>, 	<Madd_n17852[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n170361> :
 	<Madd_n18088[1:0]> in block <top>, 	<Madd_n18091[2:0]_Madd> in block <top>, 	<Madd_n18094[1:0]> in block <top>, 	<Madd_n18100[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n168911> :
 	<Madd_n17762[1:0]> in block <top>, 	<Madd_n17765[2:0]_Madd> in block <top>, 	<Madd_n17771[1:0]> in block <top>, 	<Madd_n17774[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n170331> :
 	<Madd_n18010[1:0]> in block <top>, 	<Madd_n18013[2:0]_Madd> in block <top>, 	<Madd_n18019[1:0]> in block <top>, 	<Madd_n18022[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n168971> :
 	<Madd_n17918[1:0]> in block <top>, 	<Madd_n17921[2:0]_Madd> in block <top>, 	<Madd_n17927[1:0]> in block <top>, 	<Madd_n17930[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n170391> :
 	<Madd_n18166[1:0]> in block <top>, 	<Madd_n18169[2:0]_Madd> in block <top>, 	<Madd_n18175[1:0]> in block <top>, 	<Madd_n18178[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n168921> :
 	<Madd_n17798[1:0]> in block <top>, 	<Madd_n17801[2:0]_Madd> in block <top>, 	<Madd_n17807[1:0]> in block <top>, 	<Madd_n17810[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n170341> :
 	<Madd_n18046[1:0]> in block <top>, 	<Madd_n18049[2:0]_Madd> in block <top>, 	<Madd_n18055[1:0]> in block <top>, 	<Madd_n18058[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n168891> :
 	<Madd_n17720[1:0]> in block <top>, 	<Madd_n17723[2:0]_Madd> in block <top>, 	<Madd_n17729[1:0]> in block <top>, 	<Madd_n17732[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n170311> :
 	<Madd_n17968[1:0]> in block <top>, 	<Madd_n17971[2:0]_Madd> in block <top>, 	<Madd_n17977[1:0]> in block <top>, 	<Madd_n17980[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n168951> :
 	<Madd_n17876[1:0]> in block <top>, 	<Madd_n17879[2:0]_Madd> in block <top>, 	<Madd_n17885[1:0]> in block <top>, 	<Madd_n17888[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n170371> :
 	<Madd_n18124[1:0]> in block <top>, 	<Madd_n18127[2:0]_Madd> in block <top>, 	<Madd_n18133[1:0]> in block <top>, 	<Madd_n18136[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n166911> :
 	<Madd_n17462[1:0]> in block <top>, 	<Madd_n17465[2:0]_Madd> in block <top>, 	<Madd_n17471[1:0]> in block <top>, 	<Madd_n17474[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n166951> :
 	<Madd_n17516[1:0]> in block <top>, 	<Madd_n17519[2:0]_Madd> in block <top>, 	<Madd_n17525[1:0]> in block <top>, 	<Madd_n17528[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n166931> :
 	<Madd_n17486[1:0]> in block <top>, 	<Madd_n17492[2:0]_Madd> in block <top>, 	<Madd_n17498[1:0]> in block <top>, 	<Madd_n17501[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n167471> :
 	<Madd_n17582[1:0]> in block <top>, 	<Madd_n17588[2:0]_Madd> in block <top>, 	<Madd_n17594[1:0]> in block <top>, 	<Madd_n17597[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n167491> :
 	<Madd_n17612[1:0]> in block <top>, 	<Madd_n17615[2:0]_Madd> in block <top>, 	<Madd_n17621[1:0]> in block <top>, 	<Madd_n17624[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n167511> :
 	<Madd_n17639[1:0]> in block <top>, 	<Madd_n17642[2:0]_Madd> in block <top>, 	<Madd_n17648[1:0]> in block <top>, 	<Madd_n17651[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5111_OUT1> :
 	<Madd_n17742> in block <top>, 	<Madd_n17743> in block <top>, 	<Madd_n17751> in block <top>, 	<Madd_n17752> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5168_OUT1> :
 	<Madd_n17820> in block <top>, 	<Madd_n17821> in block <top>, 	<Madd_n17829> in block <top>, 	<Madd_n17830> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5225_OUT1> :
 	<Madd_n17898> in block <top>, 	<Madd_n17899> in block <top>, 	<Madd_n17907> in block <top>, 	<Madd_n17908> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5444_OUT1> :
 	<Madd_n17990> in block <top>, 	<Madd_n17991> in block <top>, 	<Madd_n17999> in block <top>, 	<Madd_n18000> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5501_OUT1> :
 	<Madd_n18068> in block <top>, 	<Madd_n18069> in block <top>, 	<Madd_n18077> in block <top>, 	<Madd_n18078> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5558_OUT1> :
 	<Madd_n18146> in block <top>, 	<Madd_n18147> in block <top>, 	<Madd_n18155> in block <top>, 	<Madd_n18156> in block <top>.
	Multiplier <Mmult_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4029_OUT> in block <top> and adder/subtractor <Madd_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4031_OUT> in block <top> are combined into a MAC<Maddsub_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4029_OUT>.
	The following registers are also absorbed by the MAC: <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4659_OUT> in block <top> and adder/subtractor <Madd_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_4661_OUT> in block <top> are combined into a MAC<Maddsub_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4659_OUT>.
	The following registers are also absorbed by the MAC: <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_n14160> in block <top> and adder/subtractor <Madd_read_address_Madd> in block <top> are combined into a MAC<Maddsub_n14160>.
	The following registers are also absorbed by the MAC: <h> in block <top>.
	Found pipelined multiplier on signal <n14317>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n14318>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n14622>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n14623>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_PWR_1_o_MuLt_5046_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5048_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_PWR_1_o_MuLt_5379_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5381_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5045_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5047_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5378_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5380_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4030_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4660_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Adder/Subtractor <Msub_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4082_OUT> in block <top> and  <Mmult_n14317> in block <top> are combined into a MULT with pre-adder <Mmult_n143171>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4083_OUT> in block <top> and  <Mmult_n14318> in block <top> are combined into a MULT with pre-adder <Mmult_n143181>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4712_OUT> in block <top> and  <Mmult_n14622> in block <top> are combined into a MULT with pre-adder <Mmult_n146221>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4713_OUT> in block <top> and  <Mmult_n14623> in block <top> are combined into a MULT with pre-adder <Mmult_n146231>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
INFO:Xst:3226 - The RAM <Mram_storage_13> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 129-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_in0_frame_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_in0_frame_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <(hdmi_in0_frame_cur_word,hdmi_in0_frame_asyncfifo_din_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 129-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in0_frame_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_2>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_18> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_4>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 129-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_in1_frame_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_in1_frame_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <(hdmi_in1_frame_cur_word,hdmi_in1_frame_asyncfifo_din_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 129-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in1_frame_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_4>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_array_muxed0> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi_out0_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <array_muxed0>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_array_muxed39> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi_out1_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <array_muxed39> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_26> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <asyncfifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <asyncfifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <encoder_output_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <asyncfifo_graycounter1_q_next_binary<1:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_21> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_5>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out0_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out0_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <(hdmi_out0_vtg_phy_payload_p7_y,hdmi_out0_vtg_phy_payload_p7_cb_cr,hdmi_out0_vtg_phy_payload_p6_y,hdmi_out0_vtg_phy_payload_p6_cb_cr,hdmi_out0_vtg_phy_payload_p5_y,hdmi_out0_vtg_phy_payload_p5_cb_cr,hdmi_out0_vtg_phy_payload_p4_y,hdmi_out0_vtg_phy_payload_p4_cb_cr,hdmi_out0_vtg_phy_payload_p3_y,hdmi_out0_vtg_phy_payload_p3_cb_cr,hdmi_out0_vtg_phy_payload_p2_y,hdmi_out0_vtg_phy_payload_p2_cb_cr,hdmi_out0_vtg_phy_payload_p1_y,hdmi_out0_vtg_phy_payload_p1_cb_cr,hdmi_out0_vtg_phy_payload_p0_y,hdmi_out0_vtg_phy_payload_p0_cb_cr,hdmi_out0_vtg_active,hdmi_out0_vtg_phy_payload_vsync,hdmi_out0_vtg_phy_payload_hsync)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     addrB          | connected to signal <hdmi_out0_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_5>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_23> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_6>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out1_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out1_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <(hdmi_out1_vtg_phy_payload_p7_y,hdmi_out1_vtg_phy_payload_p7_cb_cr,hdmi_out1_vtg_phy_payload_p6_y,hdmi_out1_vtg_phy_payload_p6_cb_cr,hdmi_out1_vtg_phy_payload_p5_y,hdmi_out1_vtg_phy_payload_p5_cb_cr,hdmi_out1_vtg_phy_payload_p4_y,hdmi_out1_vtg_phy_payload_p4_cb_cr,hdmi_out1_vtg_phy_payload_p3_y,hdmi_out1_vtg_phy_payload_p3_cb_cr,hdmi_out1_vtg_phy_payload_p2_y,hdmi_out1_vtg_phy_payload_p2_cb_cr,hdmi_out1_vtg_phy_payload_p1_y,hdmi_out1_vtg_phy_payload_p1_cb_cr,hdmi_out1_vtg_phy_payload_p0_y,hdmi_out1_vtg_phy_payload_p0_cb_cr,hdmi_out1_vtg_active,hdmi_out1_vtg_phy_payload_vsync,hdmi_out1_vtg_phy_payload_hsync)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     addrB          | connected to signal <hdmi_out1_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_6>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_20> will be implemented as a BLOCK RAM, absorbing the following register(s): <hdmi_out0_compositeactor_abstractactor0_q_payload_d>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 15-word x 128-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out0_reader_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_reader_produce> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_sdram_slave_p3_rddata,hdmi2usbsoc_sdram_slave_p2_rddata,hdmi2usbsoc_sdram_slave_p1_rddata,hdmi2usbsoc_sdram_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 15-word x 128-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     enB            | connected to signal <hdmi_out0_compositeactor_abstractactor0_pipe_ce_0> | high     |
    |     addrB          | connected to signal <hdmi_out0_reader_consume> |          |
    |     doB            | connected to signal <hdmi_out0_compositeactor_abstractactor0_q_payload_d> |          |
    |     dorstB         | connected to signal <sys_rst>       | high     |
    | reset value        | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000|
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_22> will be implemented as a BLOCK RAM, absorbing the following register(s): <hdmi_out1_compositeactor_abstractactor0_q_payload_d>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 15-word x 128-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out1_reader_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_reader_produce> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_sdram_slave_p3_rddata,hdmi2usbsoc_sdram_slave_p2_rddata,hdmi2usbsoc_sdram_slave_p1_rddata,hdmi2usbsoc_sdram_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 15-word x 128-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     enB            | connected to signal <hdmi_out1_compositeactor_abstractactor0_pipe_ce_0> | high     |
    |     addrB          | connected to signal <hdmi_out1_reader_consume> |          |
    |     doB            | connected to signal <hdmi_out1_compositeactor_abstractactor0_q_payload_d> |          |
    |     dorstB         | connected to signal <sys_rst>       | high     |
    | reset value        | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000|
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sram0_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in0_edid_offset_counter> |          |
    |     doB            | connected to signal <memdat_1>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sram1_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in1_edid_offset_counter> |          |
    |     doB            | connected to signal <memdat_3>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_tag_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 32-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_tag_port_we> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<2>> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_tag_di_dirty,"0000",rhs_array_muxed48<29:3>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 32-bit                     |          |
    |     addrB          | connected to signal <memadr_12>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_14>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sram0_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    |     doA            | connected to signal <hdmi2usbsoc_sram0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_14>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sram1_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    |     doA            | connected to signal <hdmi2usbsoc_sram1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<9:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49> |          |
    |     doA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10240-word x 32-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <hdmi2usbsoc_we<3>> | high     |
    |     weA<2>         | connected to signal <hdmi2usbsoc_we<2>> | high     |
    |     weA<1>         | connected to signal <hdmi2usbsoc_we<1>> | high     |
    |     weA<0>         | connected to signal <hdmi2usbsoc_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<13:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49> |          |
    |     doA            | connected to signal <hdmi2usbsoc_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_data_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 128-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<2>> |          |
    |     diA            | connected to signal
<(_n18908,_n18907,_n18906,_n18905,_n18904,_n18903,_n18902,_n18901,_n18900,_n18899,_n18898,_n18897,_n18896,_n18895,_n18894,_n18893,_n18892,_n18891,_n18890,_n18889,_n18888,_n18887,_n18886,_n18885,_n18884,_n18883,_n18882,_n18881,_n18880,_n18879,_n18878,_n18877,_n18876,_n18875,_n18874,_n18873,_n18872,_n18871,_n18870,_n18869,_n18868,_n18867,_n18866,_n18865,_n18864,_n18863,_n18862,_n18861,_n18860,_n18859,_n18858,_n18857,_n18856,_n18855,_n18854,_n18853,_n18852,_n18851,_n18850,_n18849,_n18848,_n18847,_n18846,_n18845,_n18844,_n18843,_n18842,_n18841,_n18840,_n18839,_n18838,_n18837,_n18836,_n18835,_n18834,_n18833,_n18832,_n18831,_n18830,_n18829,_n18828,_n18827,_n18826,_n18825,_n18824,_n18823,_n18822,_n18821,_n18820,_n18819,_n18818,_n18817,_n18816,_n18815,_n18814,_n18813,_n18812,_n18811,_n18810,_n18809,_n18808,_n18807,_n18806,_n18805,_n18804,_n18803,_n18802,_n18801,_n18800,_n18799,_n18798,_n18797,_n18796,_n18795,_n18794,_n18793,_n18792,_n18791,_n18790,_n18789,_n18788,_n18787,_n18786,_n18785,_n18784,_n18783,_n18782,_n1878
1)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 128-bit                    |          |
    |     addrB          | connected to signal <memadr_12>     |          |
    |     doB            | connected to signal <hdmi2usbsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_hdmi2usbsoc_interface9_adr[3]_GND_1_o_wide_mux_6711_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <memdat>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding0_output_de,hdmi_in0_decoding0_output_c,hdmi_in0_decoding0_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer0_consume> |          |
    |     doB            | connected to signal <hdmi_in0_chansync_syncbuffer0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_11> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding1_output_de,hdmi_in0_decoding1_output_c,hdmi_in0_decoding1_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer1_consume> |          |
    |     doB            | connected to signal <hdmi_in0_chansync_syncbuffer1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_12> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding2_output_de,hdmi_in0_decoding2_output_c,hdmi_in0_decoding2_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer2_consume> |          |
    |     doB            | connected to signal <hdmi_in0_chansync_syncbuffer2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding0_output_de,hdmi_in1_decoding0_output_c,hdmi_in1_decoding0_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer0_consume> |          |
    |     doB            | connected to signal <hdmi_in1_chansync_syncbuffer0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_16> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding1_output_de,hdmi_in1_decoding1_output_c,hdmi_in1_decoding1_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer1_consume> |          |
    |     doB            | connected to signal <hdmi_in1_chansync_syncbuffer1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_17> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding2_output_de,hdmi_in1_decoding2_output_c,hdmi_in1_decoding2_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer2_consume> |          |
    |     doB            | connected to signal <hdmi_in1_chansync_syncbuffer2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_payload_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine0_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine0_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine0_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine0_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine1_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine1_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine1_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine1_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine2_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine2_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine2_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine2_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine3_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine3_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine3_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine3_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine4_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine4_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine4_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine4_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine5_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine5_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine5_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine5_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine6_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine6_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine6_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine6_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine7_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine7_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine7_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine7_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 12-word x 128-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_in0_dma_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_in0_dma_produce> |          |
    |     diA            | connected to signal <memdat_2<128:1>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 12-word x 128-bit                   |          |
    |     addrB          | connected to signal <hdmi_in0_dma_consume> |          |
    |     doB            | connected to signal <hdmi_in0_dma_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_19> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 12-word x 128-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_in1_dma_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_in1_dma_produce> |          |
    |     diA            | connected to signal <memdat_4<128:1>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 12-word x 128-bit                   |          |
    |     addrB          | connected to signal <hdmi_in1_dma_consume> |          |
    |     doB            | connected to signal <hdmi_in1_dma_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_24> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 15-word x 128-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <wrport_we>     | high     |
    |     addrA          | connected to signal <produce>       |          |
    |     diA            | connected to signal <(hdmi2usbsoc_sdram_slave_p3_rddata,hdmi2usbsoc_sdram_slave_p2_rddata,hdmi2usbsoc_sdram_slave_p1_rddata,hdmi2usbsoc_sdram_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 15-word x 128-bit                   |          |
    |     addrB          | connected to signal <consume>       |          |
    |     doB            | connected to signal <syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <write_port_we> | high     |
    |     addrA          | connected to signal <(write_sel,v_write)> |          |
    |     diA            | connected to signal <syncfifo_dout> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     addrB          | connected to signal <(read_sel,v_read)> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_25> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <encoder_output_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <encoder_output_fifo_produce> |          |
    |     diA            | connected to signal <encoder_output_fifo_sink_payload_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     addrB          | connected to signal <encoder_output_fifo_consume> |          |
    |     doB            | connected to signal <encoder_output_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n14317 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n14318 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n14622 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n14623 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_PWR_1_o_MuLt_5046_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5048_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_PWR_1_o_MuLt_5379_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5381_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5045_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5047_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5378_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5380_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4030_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4660_OUT by adding 1 register level(s).
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <zigzag>.
INFO:Xst:3231 - The small RAM <Mram_rd_addr[5]_PWR_86_o_wide_mux_2_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rd_addr>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <zigzag> synthesized (advanced).
WARNING:Xst:2677 - Node <rd_en_d_2> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_3> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_4> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_1> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_2> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_3> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_4> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <mult_out_0> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_1> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_2> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_3> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_4> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_5> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_6> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_7> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_8> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_9> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_10> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_11> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_12> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_13> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_14> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <image_area_size_0> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_1> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_2> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_3> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_4> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <huf_data_val_2> of sequential type is unconnected in block <ByteStuffer>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi2usbsoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi2usbsoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage9_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage9_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage9_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage9_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage9_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage9_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage9_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage9_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage0_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage0_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage0_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage1_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage1_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage1_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage2_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage2_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage2_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage3_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage3_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage3_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage8_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage8_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage8_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage8_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage0_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage0_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage0_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage1_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage1_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage1_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage2_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage2_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage2_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage3_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage3_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage3_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage8_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage8_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage8_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage8_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_length_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_length_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_length_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_length_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_base0_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_base0_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_base0_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_base0_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_length_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_length_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_length_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_length_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_base0_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_base0_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_base0_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_base0_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 108
 10240x32-bit single-port block RAM                    : 1
 1024x32-bit dual-port block RAM                       : 2
 1024x32-bit single-port block RAM                     : 1
 1024x8-bit dual-port block RAM                        : 1
 1024x8-bit dual-port distributed RAM                  : 1
 128x12-bit dual-port block RAM                        : 3
 128x24-bit dual-port block RAM                        : 1
 128x8-bit dual-port block RAM                         : 5
 128x8-bit single-port block RAM                       : 2
 12x128-bit dual-port distributed RAM                  : 2
 15x128-bit dual-port block RAM                        : 2
 15x128-bit dual-port distributed RAM                  : 1
 16x11-bit single-port distributed Read Only RAM       : 1
 16x128-bit dual-port distributed RAM                  : 1
 16x13-bit single-port distributed Read Only RAM       : 1
 16x4-bit single-port distributed Read Only RAM        : 1
 16x8-bit dual-port distributed RAM                    : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 256x16-bit single-port block Read Only RAM            : 2
 256x21-bit dual-port block RAM                        : 2
 256x21-bit single-port block Read Only RAM            : 1
 256x5-bit single-port block Read Only RAM             : 1
 2x128-bit dual-port distributed RAM                   : 1
 2x32-bit dual-port distributed RAM                    : 1
 32x32-bit dual-port distributed RAM                   : 2
 4x10-bit single-port distributed Read Only RAM        : 2
 4x8-bit dual-port distributed RAM                     : 1
 512x12-bit dual-port block RAM                        : 1
 512x129-bit dual-port block RAM                       : 2
 512x131-bit dual-port block RAM                       : 2
 64x10-bit dual-port distributed RAM                   : 2
 64x12-bit dual-port distributed RAM                   : 1
 64x14-bit single-port distributed Read Only RAM       : 40
 64x20-bit dual-port distributed RAM                   : 2
 64x6-bit single-port distributed Read Only RAM        : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x11-bit dual-port distributed RAM                    : 6
 8x22-bit dual-port distributed RAM                    : 8
# MACs                                                 : 7
 16x16-to-27-bit MAC                                   : 1
 9x12-to-21-bit Mult with pre-adder                    : 4
 9x7-to-18-bit MAC                                     : 2
# Multipliers                                          : 13
 16x12-bit multiplier                                  : 1
 16x16-bit multiplier                                  : 1
 32x32-bit registered multiplier                       : 1
 9x5-bit registered multiplier                         : 4
 9x6-bit registered multiplier                         : 2
 9x8-bit registered multiplier                         : 4
# Adders/Subtractors                                   : 225
 10-bit adder                                          : 10
 11-bit adder                                          : 8
 11-bit subtractor                                     : 4
 12-bit adder                                          : 13
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 2
 13-bit subtractor                                     : 2
 16-bit adder                                          : 5
 16-bit subtractor                                     : 5
 2-bit adder                                           : 6
 22-bit adder                                          : 7
 22-bit subtractor                                     : 1
 24-bit adder                                          : 16
 24-bit subtractor                                     : 1
 25-bit adder                                          : 7
 3-bit adder                                           : 9
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 2
 4-bit subtractor                                      : 32
 5-bit adder                                           : 3
 5-bit subtractor                                      : 24
 6-bit adder                                           : 13
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 13
 7-bit adder                                           : 4
 9-bit adder                                           : 8
 9-bit subtractor                                      : 15
# Adder Trees                                          : 24
 4-bit / 6-inputs adder tree                           : 18
 4-bit / 8-inputs adder tree                           : 6
# Counters                                             : 173
 1-bit up counter                                      : 2
 10-bit up counter                                     : 10
 10-bit updown counter                                 : 1
 11-bit down counter                                   : 1
 11-bit up counter                                     : 4
 11-bit updown counter                                 : 1
 12-bit up counter                                     : 2
 2-bit down counter                                    : 9
 2-bit up counter                                      : 1
 24-bit down counter                                   : 2
 24-bit up counter                                     : 11
 28-bit up counter                                     : 1
 3-bit up counter                                      : 52
 32-bit up counter                                     : 2
 4-bit down counter                                    : 3
 4-bit up counter                                      : 17
 4-bit updown counter                                  : 16
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 6-bit down counter                                    : 1
 6-bit up counter                                      : 8
 7-bit up counter                                      : 8
 7-bit updown counter                                  : 3
 8-bit down counter                                    : 3
 8-bit updown counter                                  : 8
 9-bit up counter                                      : 4
# Accumulators                                         : 7
 16-bit updown loadable accumulator                    : 1
 6-bit up accumulator                                  : 6
# Registers                                            : 11411
 Flip-Flops                                            : 11411
# Comparators                                          : 255
 1-bit comparator equal                                : 32
 1-bit comparator not equal                            : 1
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 1
 10-bit comparator not equal                           : 2
 11-bit comparator greater                             : 6
 12-bit comparator equal                               : 4
 12-bit comparator greater                             : 22
 12-bit comparator not equal                           : 4
 13-bit comparator greater                             : 40
 13-bit comparator lessequal                           : 1
 14-bit comparator equal                               : 8
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 4
 2-bit comparator equal                                : 1
 2-bit comparator greater                              : 1
 21-bit comparator equal                               : 2
 24-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 3-bit comparator greater                              : 4
 3-bit comparator lessequal                            : 1
 3-bit comparator not equal                            : 1
 31-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator greater                              : 51
 6-bit comparator greater                              : 3
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 4
 9-bit comparator equal                                : 4
 9-bit comparator not equal                            : 4
# Multiplexers                                         : 3972
 1-bit 13-to-1 multiplexer                             : 16
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 3153
 1-bit 3-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 69
 1-bit 63-to-1 multiplexer                             : 8
 1-bit 7-to-1 multiplexer                              : 40
 1-bit 8-to-1 multiplexer                              : 23
 10-bit 2-to-1 multiplexer                             : 18
 12-bit 2-to-1 multiplexer                             : 10
 128-bit 2-to-1 multiplexer                            : 6
 13-bit 2-to-1 multiplexer                             : 8
 14-bit 2-to-1 multiplexer                             : 8
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 17
 16-bit 8-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 21
 20-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 9
 22-bit 7-to-1 multiplexer                             : 8
 23-bit 2-to-1 multiplexer                             : 49
 24-bit 2-to-1 multiplexer                             : 19
 24-bit 3-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 25
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 47
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 79
 5-bit 2-to-1 multiplexer                              : 19
 6-bit 2-to-1 multiplexer                              : 70
 7-bit 2-to-1 multiplexer                              : 13
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 178
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 28-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 41-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 4
# Logic shifters                                       : 8
 20-bit shifter logical right                          : 6
 23-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 38
# Xors                                                 : 299
 1-bit xor2                                            : 287
 10-bit xor2                                           : 8
 2-bit xor2                                            : 2
 3-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_4> in Unit <DCT1D> is equivalent to the following 17 FFs/Latches, which will be removed : <romeaddro_1_4> <romeaddro_2_4> <romeaddro_3_4> <romeaddro_4_4> <romeaddro_5_4> <romeaddro_6_4> <romeaddro_7_4> <romeaddro_8_4> <romoaddro_0_4> <romoaddro_1_4> <romoaddro_4_4> <romoaddro_2_4> <romoaddro_3_4> <romoaddro_5_4> <romoaddro_6_4> <romoaddro_7_4> <romoaddro_8_4> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_5> in Unit <DCT1D> is equivalent to the following 17 FFs/Latches, which will be removed : <romeaddro_1_5> <romeaddro_2_5> <romeaddro_3_5> <romeaddro_4_5> <romeaddro_5_5> <romeaddro_6_5> <romeaddro_7_5> <romeaddro_8_5> <romoaddro_0_5> <romoaddro_1_5> <romoaddro_4_5> <romoaddro_2_5> <romoaddro_3_5> <romoaddro_5_5> <romoaddro_6_5> <romoaddro_7_5> <romoaddro_8_5> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_4> in Unit <DCT2D> is equivalent to the following 21 FFs/Latches, which will be removed : <romeaddro_1_4> <romeaddro_2_4> <romeaddro_3_4> <romeaddro_4_4> <romeaddro_5_4> <romeaddro_8_4> <romeaddro_6_4> <romeaddro_7_4> <romeaddro_9_4> <romeaddro_10_4> <romoaddro_0_4> <romoaddro_1_4> <romoaddro_2_4> <romoaddro_3_4> <romoaddro_6_4> <romoaddro_4_4> <romoaddro_5_4> <romoaddro_7_4> <romoaddro_8_4> <romoaddro_9_4> <romoaddro_10_4> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_5> in Unit <DCT2D> is equivalent to the following 21 FFs/Latches, which will be removed : <romeaddro_1_5> <romeaddro_2_5> <romeaddro_3_5> <romeaddro_4_5> <romeaddro_5_5> <romeaddro_8_5> <romeaddro_6_5> <romeaddro_7_5> <romeaddro_9_5> <romeaddro_10_5> <romoaddro_0_5> <romoaddro_1_5> <romoaddro_2_5> <romoaddro_3_5> <romoaddro_6_5> <romoaddro_4_5> <romoaddro_5_5> <romoaddro_7_5> <romoaddro_8_5> <romoaddro_9_5> <romoaddro_10_5> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_7_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_7_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_6_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_6_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_5_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_5_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_4_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_4_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_3_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_3_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_2_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_2_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_1_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_1_10> 
INFO:Xst:2261 - The FF/Latch <data_valid> in Unit <ByteStuffer> is equivalent to the following FF/Latch, which will be removed : <huf_data_val_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi2usbsoc_interface_adr_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_adr_offset_r_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi2usbsoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_adr_offset_r_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_rddata_valid_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_rddata_valid_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_dfi_dfi_p0_rddata_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_dfi_dfi_p1_rddata_valid> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_0> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_0> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_1> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_1> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_2> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_2> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_3> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_3> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_4> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_4> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_5> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_5> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_22> on signal <edid0_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_24> on signal <edid1_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_21> on signal <wb2lasmi_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <hdmi2usbsoc_sdram_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 010   | 010
 110   | 110
 100   | 100
 101   | 101
 001   | 001
 111   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
INFO:Xst:2146 - In block <top>, Counter <hdmi_in0_chansync_syncbuffer1_produce> <hdmi_in0_chansync_syncbuffer0_produce> <hdmi_in0_chansync_syncbuffer2_produce> are equivalent, XST will keep only <hdmi_in0_chansync_syncbuffer1_produce>.
INFO:Xst:2146 - In block <top>, Counter <hdmi_in1_chansync_syncbuffer1_produce> <hdmi_in1_chansync_syncbuffer0_produce> <hdmi_in1_chansync_syncbuffer2_produce> are equivalent, XST will keep only <hdmi_in1_chansync_syncbuffer1_produce>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_23> on signal <dma0_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_25> on signal <dma1_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <roundrobin0_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <roundrobin3_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <roundrobin1_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <roundrobin2_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <roundrobin6_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <roundrobin4_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <roundrobin5_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <roundrobin7_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_20> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <bankmachine4_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <bankmachine5_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <bankmachine6_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <bankmachine7_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <hdmi2usbsoc_sdram_choose_cmd_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 111   | 111
 110   | 110
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <hdmi2usbsoc_sdram_choose_req_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 111   | 111
 110   | 110
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fx2_jpeg_streamer/FSM_32> on signal <fsm_state[1:2]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 s_reset      | 00
 s_wait       | 01
 s_packet_end | 10
 s_send_data  | 11
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_26> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_27> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_28> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/FSM_29> on signal <main_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 idles | 000
 jfif  | 001
 horiz | 010
 comp  | 011
 vert  | 100
 eoi   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[1].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[2].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[3].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[4].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[5].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[6].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 idle              | 00
 wait_for_blk_rdy  | 01
 wait_for_blk_idle | 10
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_Huffman/FSM_31> on signal <state[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 run_vlc | 01
 run_vli | 11
 pad     | 10
---------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:1710 - FF/Latch <datao_0> (without init value) has a constant value of 0 in block <ROME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_1> (without init value) has a constant value of 0 in block <ROME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi_in0_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1116> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1117> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_169> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1610> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_179> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1710> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_pixel_cnt_0> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_1> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_3> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_0> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_1> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RSM_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hr_waddr_8> has a constant value of 0 in block <JFIFGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hr_waddr_9> has a constant value of 0 in block <JFIFGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_half_rate_phy_record0_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_half_rate_phy_record1_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi2usbsoc_ddram_a_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi_in0_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_159> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <asyncfifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_ycbcr2rgb_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_ycbcr2rgb_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_ycbcr2rgb_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_ycbcr2rgb_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_ycbcr2rgb_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_ycbcr2rgb_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_ycbcr2rgb_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_ycbcr2rgb_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1_4> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_7_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_7_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_6_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_6_8> 
INFO:Xst:2261 - The FF/Latch <VLC_DC_3> in Unit <DC_ROM> is equivalent to the following FF/Latch, which will be removed : <VLC_DC_size_2> 
INFO:Xst:2261 - The FF/Latch <VLC_DC_7> in Unit <DC_CR_ROM> is equivalent to the following FF/Latch, which will be removed : <VLC_DC_size_3> 
INFO:Xst:2261 - The FF/Latch <wdata_reg_8> in Unit <ByteStuffer> is equivalent to the following 7 FFs/Latches, which will be removed : <wdata_reg_9> <wdata_reg_10> <wdata_reg_11> <wdata_reg_12> <wdata_reg_13> <wdata_reg_14> <wdata_reg_15> 
INFO:Xst:2261 - The FF/Latch <ram_wraddr_0> in Unit <ByteStuffer> is equivalent to the following FF/Latch, which will be removed : <num_enc_bytes_0> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_5_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_5_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_4_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_4_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_3_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_3_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_2_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_2_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_1_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_1_8> 

Optimizing unit <JpegEnc> ...

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_half_rate_phy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <hdmi2usbsoc_half_rate_phy_record2_wrdata_mask_1> <hdmi2usbsoc_half_rate_phy_record2_wrdata_mask_2> <hdmi2usbsoc_half_rate_phy_record2_wrdata_mask_3> <hdmi2usbsoc_half_rate_phy_record3_wrdata_mask_0> <hdmi2usbsoc_half_rate_phy_record3_wrdata_mask_1> <hdmi2usbsoc_half_rate_phy_record3_wrdata_mask_2> <hdmi2usbsoc_half_rate_phy_record3_wrdata_mask_3> 
WARNING:Xst:1293 - FF/Latch <h_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <h_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <h_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es1_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es2_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es2_n1q_m_0> 

Optimizing unit <fx2_jpeg_streamer> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...

Optimizing unit <HostIF> ...
WARNING:Xst:1710 - FF/Latch <enc_sts_reg_31> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_30> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_29> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_28> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_27> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_26> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_25> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_24> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_23> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_22> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_21> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_20> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_19> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_18> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_17> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_16> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_15> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_14> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_13> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_12> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_11> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_10> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_9> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_8> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_7> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_6> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_5> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_4> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_3> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_2> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <FDCT> ...
WARNING:Xst:1293 - FF/Latch <input_rd_cnt_6> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_idx_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d1_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d2_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d3_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d4_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d5_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d6_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d7_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d8_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MDCT> ...

Optimizing unit <DCT1D> ...

Optimizing unit <DCT2D> ...

Optimizing unit <ROME> ...

Optimizing unit <ROMO> ...

Optimizing unit <FIFO_1> ...

Optimizing unit <CtrlSM> ...

Optimizing unit <SingleSM> ...

Optimizing unit <ZZ_TOP> ...

Optimizing unit <zigzag> ...

Optimizing unit <FIFO_2> ...

Optimizing unit <QUANT_TOP> ...

Optimizing unit <quantizer> ...

Optimizing unit <r_divider> ...

Optimizing unit <RLE_TOP> ...

Optimizing unit <rle> ...

Optimizing unit <RleDoubleFifo> ...

Optimizing unit <Huffman> ...

Optimizing unit <DC_ROM> ...

Optimizing unit <DC_CR_ROM> ...

Optimizing unit <DoubleFifo> ...

Optimizing unit <FIFO_4> ...

Optimizing unit <ByteStuffer> ...

Optimizing unit <JFIFGen> ...

Optimizing unit <OutMux> ...
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_4_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_4_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_3_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_3_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_4_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lm32_cpu/data_bus_error_seen> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lm32_cpu/instruction_unit/bus_error_f> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_3_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_4_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_3_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/data_bus_error_exception_m> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/instruction_unit/bus_error_d> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_cmp_idx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/G_S_CTRL_SM[6].U_S_CTRL_SM/start_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_2> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_half_rate_phy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_half_rate_phy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_half_rate_phy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_half_rate_phy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_half_rate_phy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out1_hdmi_phy_es1_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out0_hdmi_phy_es1_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out0_hdmi_phy_es0_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out0_hdmi_phy_es2_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out1_hdmi_phy_es0_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out1_hdmi_phy_es2_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_10> <hdmi_in0_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_11> <hdmi_in0_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_12> <hdmi_in0_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_done> <hdmi_in0_wer2_period_done> <hdmi_in0_chansync_syncbuffer1_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_ycbcr2rgb_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_ycbcr2rgb_g_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_13> <hdmi_in0_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_14> <hdmi_in0_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_15> <hdmi_in0_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_20> <hdmi_in0_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_16> <hdmi_in0_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_21> <hdmi_in0_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_17> <hdmi_in0_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_22> <hdmi_in0_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_18> <hdmi_in0_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_7_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_3_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_23> <hdmi_in0_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_19> <hdmi_in0_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_carry> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <hdmi_in1_edid_samp_carry> <period> <hdmi2usbsoc_sdram_counter1_0> <lm32_cpu/cc_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es2_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es2_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es1_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es0_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_0> <hdmi_in0_wer2_period_counter_0> <hdmi_in0_chansync_syncbuffer1_produce_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_1> <hdmi_in0_wer2_period_counter_1> <hdmi_in0_chansync_syncbuffer1_produce_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_2> <hdmi_in0_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_3> <hdmi_in0_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_4> <hdmi_in0_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_5> <hdmi_in0_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_6> <hdmi_in0_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_toggle_i> <hdmi_in0_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_7> <hdmi_in0_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_8> <hdmi_in0_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_9> <hdmi_in0_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_wer_counter_r_updated> <hdmi_in0_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_21> <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_20> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_23> <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_22> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_4_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_0_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_9> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter0_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_output_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_2> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter0_q_binary_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_output_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_5> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <n_controller_selected_wl0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_sdram_a_10> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/stage2_cnt_reg_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/stage2_cnt_reg_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_0> <hdmi_in1_wer2_period_counter_0> <hdmi_in1_chansync_syncbuffer1_produce_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_1> <hdmi_in1_wer2_period_counter_1> <hdmi_in1_chansync_syncbuffer1_produce_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_2> <hdmi_in1_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es2_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es2_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_3> <hdmi_in1_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_4> <hdmi_in1_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_5> <hdmi_in1_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_6> <hdmi_in1_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_7> <hdmi_in1_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_8> <hdmi_in1_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_ycbcr2rgb_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_ycbcr2rgb_g_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_9> <hdmi_in1_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es1_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_5_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_1_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es0_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_12> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_13> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_14> 
INFO:Xst:2261 - The FF/Latch <counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_15> 
INFO:Xst:2261 - The FF/Latch <counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_21> 
INFO:Xst:2261 - The FF/Latch <counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_17> 
INFO:Xst:2261 - The FF/Latch <counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_18> 
INFO:Xst:2261 - The FF/Latch <counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_23> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_output_fifo_consume_2> 
INFO:Xst:2261 - The FF/Latch <counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_19> 
INFO:Xst:2261 - The FF/Latch <counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_20> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_4_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_0_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_done> <hdmi_in1_wer2_period_done> <hdmi_in1_chansync_syncbuffer1_produce_0> 
INFO:Xst:2261 - The FF/Latch <counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_6> 
INFO:Xst:2261 - The FF/Latch <counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_7> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_6_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_2_0> 
INFO:Xst:2261 - The FF/Latch <counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_8> 
INFO:Xst:2261 - The FF/Latch <counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_9> 
INFO:Xst:2261 - The FF/Latch <counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_10> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_1_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_1_21> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_7> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_5_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_1_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_8> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_edid_samp_count_0> <counter_0> <lm32_cpu/cc_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_7_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_3_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_edid_samp_count_1> <counter_1> <lm32_cpu/cc_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_2> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_edid_samp_count_2> <counter_2> <lm32_cpu/cc_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_3> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_edid_samp_count_3> <counter_3> <lm32_cpu/cc_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_4> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_edid_samp_count_4> <counter_4> <lm32_cpu/cc_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_edid_samp_count_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_10> <hdmi_in1_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_11> <hdmi_in1_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_12> <hdmi_in1_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_13> <hdmi_in1_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_14> <hdmi_in1_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_15> <hdmi_in1_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_20> <hdmi_in1_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_16> <hdmi_in1_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <asyncfifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_21> <hdmi_in1_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_17> <hdmi_in1_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_22> <hdmi_in1_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_18> <hdmi_in1_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_23> <hdmi_in1_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_19> <hdmi_in1_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_6_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_2_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_toggle_i> <hdmi_in1_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_2_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_2_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_wer_counter_r_updated> <hdmi_in1_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_fifo_graycounter0_q_binary_9> 
INFO:Xst:3203 - The FF/Latch <hdmi2usbsoc_sdram_dfi_p1_wrdata_en> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <hdmi2usbsoc_sdram_dfi_p1_cas_n> 
INFO:Xst:3203 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/col_reg_0> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_0> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl16_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl29_regs0> <xilinxmultiregimpl42_regs0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl66_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl79_regs0> <xilinxmultiregimpl92_regs0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl16_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl29_regs1> <xilinxmultiregimpl42_regs1> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl66_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl79_regs1> <xilinxmultiregimpl92_regs1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_toggle_o_r> <hdmi_in0_wer2_toggle_o_r> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_toggle_o_r> <hdmi_in1_wer2_toggle_o_r> 
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 90.
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es2_q_m_8_BRB1> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_0 Mmux_hdmi2usbsoc_interface7_adr[5]_GND_1_o_wide_mux_6670_OUT2731_FRB has(ve) been forward balanced into : _n2585311_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_0 hdmi2usbsoc_hdmi2usbsoc_interface_adr_2 hdmi2usbsoc_hdmi2usbsoc_interface_adr_1 has(ve) been forward balanced into : SF27921_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_0 hdmi2usbsoc_hdmi2usbsoc_interface_adr_6 hdmi2usbsoc_hdmi2usbsoc_interface_adr_3 hdmi2usbsoc_hdmi2usbsoc_interface_adr_5 Mmux_hdmi2usbsoc_interface8_adr[4]_GND_1_o_wide_mux_6691_OUT2111_FRB has(ve) been forward balanced into : _n257611_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_1 hdmi2usbsoc_hdmi2usbsoc_interface_adr_0 hdmi2usbsoc_hdmi2usbsoc_interface_adr_2 has(ve) been forward balanced into : Mmux_GND_1_o_hdmi2usbsoc_interface4_adr[6]_mux_6651_OUT71131_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_1 hdmi2usbsoc_hdmi2usbsoc_interface_adr_0 hdmi2usbsoc_hdmi2usbsoc_interface_adr_3 has(ve) been forward balanced into : Mmux_hdmi2usbsoc_interface2_adr[3]_GND_1_o_wide_mux_6648_OUT211_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_1 hdmi2usbsoc_hdmi2usbsoc_interface_adr_2 hdmi2usbsoc_hdmi2usbsoc_interface_adr_3 has(ve) been forward balanced into : Mmux_hdmi2usbsoc_interface7_adr[5]_GND_1_o_wide_mux_6670_OUT2731_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_1 hdmi2usbsoc_hdmi2usbsoc_interface_adr_3 hdmi2usbsoc_hdmi2usbsoc_interface_adr_0 has(ve) been forward balanced into : hdmi2usbsoc_bank6_fi_length3_re11_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_11 hdmi2usbsoc_hdmi2usbsoc_interface_adr_12 hdmi2usbsoc_hdmi2usbsoc_interface_adr_13 hdmi2usbsoc_hdmi2usbsoc_interface_adr_10 hdmi2usbsoc_hdmi2usbsoc_interface_adr_9 has(ve) been forward balanced into : hdmi2usbsoc_bank8_sel<13>1_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_3 SF27921_FRB has(ve) been forward balanced into : _n2582311_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_3 hdmi2usbsoc_hdmi2usbsoc_interface_adr_0 Mmux_hdmi2usbsoc_interface8_adr[4]_GND_1_o_wide_mux_6691_OUT2111_FRB has(ve) been forward balanced into : _n2591511_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_4 hdmi2usbsoc_hdmi2usbsoc_interface_adr_2 hdmi2usbsoc_hdmi2usbsoc_interface_adr_1 has(ve) been forward balanced into : Mmux_hdmi2usbsoc_interface8_adr[4]_GND_1_o_wide_mux_6691_OUT2111_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_4 hdmi2usbsoc_hdmi2usbsoc_interface_adr_5 hdmi2usbsoc_hdmi2usbsoc_interface_adr_6 has(ve) been forward balanced into : _n25747<6>11_FRB.
	Register(s) JpegEnc/U_CtrlSM/jpeg_busy has(ve) been backward balanced into : JpegEnc/U_CtrlSM/jpeg_busy_BRB0 JpegEnc/U_CtrlSM/jpeg_busy_BRB1 JpegEnc/U_CtrlSM/jpeg_busy_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_0_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_0_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_1_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_1_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_2_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_2_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_3_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_3_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_4_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_4_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_5_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_5_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_6_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_6_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB0 JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_0_BRB1 JpegEnc/U_Huffman/VLI_r_0_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_1_BRB1 JpegEnc/U_Huffman/VLI_r_1_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_10 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_10_BRB1 JpegEnc/U_Huffman/VLI_r_10_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_11 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_11_BRB0 JpegEnc/U_Huffman/VLI_r_11_BRB1 JpegEnc/U_Huffman/VLI_r_11_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_2_BRB1 JpegEnc/U_Huffman/VLI_r_2_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_3_BRB1 JpegEnc/U_Huffman/VLI_r_3_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_4_BRB1 JpegEnc/U_Huffman/VLI_r_4_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_5_BRB1 JpegEnc/U_Huffman/VLI_r_5_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_6_BRB1 JpegEnc/U_Huffman/VLI_r_6_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_7_BRB1 JpegEnc/U_Huffman/VLI_r_7_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_8 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_8_BRB1 JpegEnc/U_Huffman/VLI_r_8_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_9 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_9_BRB1 JpegEnc/U_Huffman/VLI_r_9_BRB2.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_0_BRB3 JpegEnc/U_Huffman/fifo_wbyte_0_BRB4 JpegEnc/U_Huffman/fifo_wbyte_0_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_1_BRB3 JpegEnc/U_Huffman/fifo_wbyte_1_BRB4 JpegEnc/U_Huffman/fifo_wbyte_1_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_2_BRB3 JpegEnc/U_Huffman/fifo_wbyte_2_BRB4 JpegEnc/U_Huffman/fifo_wbyte_2_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_3_BRB3 JpegEnc/U_Huffman/fifo_wbyte_3_BRB4 JpegEnc/U_Huffman/fifo_wbyte_3_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_4_BRB3 JpegEnc/U_Huffman/fifo_wbyte_4_BRB4 JpegEnc/U_Huffman/fifo_wbyte_4_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_5_BRB3 JpegEnc/U_Huffman/fifo_wbyte_5_BRB4 JpegEnc/U_Huffman/fifo_wbyte_5_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_6_BRB3 JpegEnc/U_Huffman/fifo_wbyte_6_BRB4 JpegEnc/U_Huffman/fifo_wbyte_6_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_7_BRB0 JpegEnc/U_Huffman/fifo_wbyte_7_BRB1 JpegEnc/U_Huffman/fifo_wbyte_7_BRB2 JpegEnc/U_Huffman/fifo_wbyte_7_BRB3 JpegEnc/U_Huffman/fifo_wbyte_7_BRB4 JpegEnc/U_Huffman/fifo_wbyte_7_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_0_BRB0 JpegEnc/U_Huffman/pad_byte_0_BRB1 JpegEnc/U_Huffman/pad_byte_0_BRB2.
	Register(s) JpegEnc/U_Huffman/pad_byte_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_1_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_2_BRB2 JpegEnc/U_Huffman/pad_byte_2_BRB4.
	Register(s) JpegEnc/U_Huffman/pad_byte_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_3_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_4_BRB0 JpegEnc/U_Huffman/pad_byte_4_BRB1 JpegEnc/U_Huffman/pad_byte_4_BRB2 JpegEnc/U_Huffman/pad_byte_4_BRB3.
	Register(s) JpegEnc/U_Huffman/pad_byte_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_5_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_6_BRB0 JpegEnc/U_Huffman/pad_byte_6_BRB1 .
	Register(s) JpegEnc/U_Huffman/pad_byte_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_7_BRB3 JpegEnc/U_Huffman/pad_byte_7_BRB5.
	Register(s) JpegEnc/U_RLE_TOP/U_rle/dovalid_reg has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB0 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB1 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB2 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB3 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB4.
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_0 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_0_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_1 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_1_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_2 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_2_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB1 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB2 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB4 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB5.
	Register(s) fx2_jpeg_streamer/fx2_data_0 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_0_BRB3 fx2_jpeg_streamer/fx2_data_0_BRB5.
	Register(s) fx2_jpeg_streamer/fx2_data_1 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_1_BRB0 .
	Register(s) fx2_jpeg_streamer/fx2_data_2 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_2_BRB2 .
	Register(s) fx2_jpeg_streamer/fx2_data_3 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_3_BRB2 .
	Register(s) fx2_jpeg_streamer/fx2_data_4 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_4_BRB0 .
	Register(s) fx2_jpeg_streamer/fx2_data_5 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_5_BRB0 .
	Register(s) fx2_jpeg_streamer/fx2_data_6 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_6_BRB0 fx2_jpeg_streamer/fx2_data_6_BRB1 fx2_jpeg_streamer/fx2_data_6_BRB2 fx2_jpeg_streamer/fx2_data_6_BRB3.
	Register(s) fx2_jpeg_streamer/fx2_data_7 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_7_BRB3 fx2_jpeg_streamer/fx2_data_7_BRB4.
	Register(s) fx2_jpeg_streamer/sink_data_d_3 has(ve) been backward balanced into : fx2_jpeg_streamer/sink_data_d_3_BRB2 fx2_jpeg_streamer/sink_data_d_3_BRB3.
	Register(s) fx2_jpeg_streamer/sink_data_d_4 has(ve) been backward balanced into : fx2_jpeg_streamer/sink_data_d_4_BRB2 fx2_jpeg_streamer/sink_data_d_4_BRB3.
	Register(s) fx2_jpeg_streamer/sink_data_d_5 has(ve) been backward balanced into : fx2_jpeg_streamer/sink_data_d_5_BRB2 fx2_jpeg_streamer/sink_data_d_5_BRB3.
	Register(s) fx2_jpeg_streamer/sink_data_d_6 has(ve) been backward balanced into : fx2_jpeg_streamer/sink_data_d_6_BRB2 fx2_jpeg_streamer/sink_data_d_6_BRB3.
	Register(s) fx2_jpeg_streamer/sink_data_d_7 has(ve) been backward balanced into : fx2_jpeg_streamer/sink_data_d_7_BRB0 fx2_jpeg_streamer/sink_data_d_7_BRB1 fx2_jpeg_streamer/sink_data_d_7_BRB2 fx2_jpeg_streamer/sink_data_d_7_BRB3.
	Register(s) hdmi2usbsoc_ddram_cas_n has(ve) been backward balanced into : hdmi2usbsoc_ddram_cas_n_BRB4 hdmi2usbsoc_ddram_cas_n_BRB5 hdmi2usbsoc_ddram_cas_n_BRB7 hdmi2usbsoc_ddram_cas_n_BRB8 hdmi2usbsoc_ddram_cas_n_BRB9 hdmi2usbsoc_ddram_cas_n_BRB10 hdmi2usbsoc_ddram_cas_n_BRB11.
	Register(s) hdmi2usbsoc_ddram_ras_n has(ve) been backward balanced into : hdmi2usbsoc_ddram_ras_n_BRB0 hdmi2usbsoc_ddram_ras_n_BRB2 hdmi2usbsoc_ddram_ras_n_BRB3 hdmi2usbsoc_ddram_ras_n_BRB4 hdmi2usbsoc_ddram_ras_n_BRB5 hdmi2usbsoc_ddram_ras_n_BRB6 hdmi2usbsoc_ddram_ras_n_BRB7.
	Register(s) hdmi2usbsoc_ddram_we_n has(ve) been backward balanced into : hdmi2usbsoc_ddram_we_n_BRB2 hdmi2usbsoc_ddram_we_n_BRB4 hdmi2usbsoc_ddram_we_n_BRB5 .
	Register(s) hdmi2usbsoc_half_rate_phy_drive_dq_n1 has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_drive_dq_n1_BRB0.
	Register(s) hdmi2usbsoc_half_rate_phy_rddata_sr_1 has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_rddata_sr_1_BRB0 hdmi2usbsoc_half_rate_phy_rddata_sr_1_BRB1 hdmi2usbsoc_half_rate_phy_rddata_sr_1_BRB2 hdmi2usbsoc_half_rate_phy_rddata_sr_1_BRB3 hdmi2usbsoc_half_rate_phy_rddata_sr_1_BRB4 hdmi2usbsoc_half_rate_phy_rddata_sr_1_BRB5.
	Register(s) hdmi2usbsoc_half_rate_phy_rddata_sr_2 has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB0 hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB2 hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB3 hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB4 hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB5 hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB6 hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB7 hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB8 hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB9 hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB10 hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB11.
	Register(s) hdmi2usbsoc_half_rate_phy_rddata_sr_3 has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB0 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB1 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB2 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB3 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB4 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB5 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB6 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB7 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB9 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB10 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB11 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB12 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB13 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB15 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB16.
	Register(s) hdmi2usbsoc_half_rate_phy_rddata_sr_4 has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB0 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB1 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB2 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB3 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB4 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB5 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB6 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB7 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB9 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB10 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB11 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB12 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB13 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB15 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB16.
	Register(s) hdmi2usbsoc_half_rate_phy_rddata_sr_5 has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB0 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB1 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB2 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB3 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB4 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB5 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB6 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB7 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB9 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB10 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB11 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB12 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB13 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB15 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB16.
	Register(s) hdmi2usbsoc_half_rate_phy_record0_cas_n has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_record0_cas_n_BRB1 hdmi2usbsoc_half_rate_phy_record0_cas_n_BRB2 hdmi2usbsoc_half_rate_phy_record0_cas_n_BRB4.
	Register(s) hdmi2usbsoc_half_rate_phy_record0_cke has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_record0_cke_BRB0 .
	Register(s) hdmi2usbsoc_half_rate_phy_record0_odt has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_record0_odt_BRB0 .
	Register(s) hdmi2usbsoc_half_rate_phy_record0_ras_n has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_record0_ras_n_BRB1 hdmi2usbsoc_half_rate_phy_record0_ras_n_BRB2 hdmi2usbsoc_half_rate_phy_record0_ras_n_BRB4.
	Register(s) hdmi2usbsoc_half_rate_phy_record0_reset_n has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_record0_reset_n_BRB0 hdmi2usbsoc_half_rate_phy_record0_reset_n_BRB1.
	Register(s) hdmi2usbsoc_half_rate_phy_record0_we_n has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_record0_we_n_BRB0 hdmi2usbsoc_half_rate_phy_record0_we_n_BRB2 hdmi2usbsoc_half_rate_phy_record0_we_n_BRB5 hdmi2usbsoc_half_rate_phy_record0_we_n_BRB6 hdmi2usbsoc_half_rate_phy_record0_we_n_BRB7 hdmi2usbsoc_half_rate_phy_record0_we_n_BRB9 hdmi2usbsoc_half_rate_phy_record0_we_n_BRB10 hdmi2usbsoc_half_rate_phy_record0_we_n_BRB11 hdmi2usbsoc_half_rate_phy_record0_we_n_BRB12.
	Register(s) hdmi2usbsoc_half_rate_phy_record1_cas_n has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_record1_cas_n_BRB1 hdmi2usbsoc_half_rate_phy_record1_cas_n_BRB2 hdmi2usbsoc_half_rate_phy_record1_cas_n_BRB3 hdmi2usbsoc_half_rate_phy_record1_cas_n_BRB4 hdmi2usbsoc_half_rate_phy_record1_cas_n_BRB7 hdmi2usbsoc_half_rate_phy_record1_cas_n_BRB8 hdmi2usbsoc_half_rate_phy_record1_cas_n_BRB10.
	Register(s) hdmi2usbsoc_half_rate_phy_record1_ras_n has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_record1_ras_n_BRB1 hdmi2usbsoc_half_rate_phy_record1_ras_n_BRB2 hdmi2usbsoc_half_rate_phy_record1_ras_n_BRB3 hdmi2usbsoc_half_rate_phy_record1_ras_n_BRB4.
	Register(s) hdmi2usbsoc_half_rate_phy_record1_we_n has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_record1_we_n_BRB2 hdmi2usbsoc_half_rate_phy_record1_we_n_BRB3 .
	Register(s) hdmi2usbsoc_interface4_dat_r_0 has(ve) been backward balanced into : hdmi2usbsoc_interface4_dat_r_0_BRB0 hdmi2usbsoc_interface4_dat_r_0_BRB2 hdmi2usbsoc_interface4_dat_r_0_BRB3 hdmi2usbsoc_interface4_dat_r_0_BRB4 hdmi2usbsoc_interface4_dat_r_0_BRB5.
	Register(s) hdmi2usbsoc_interface4_dat_r_1 has(ve) been backward balanced into : hdmi2usbsoc_interface4_dat_r_1_BRB1 hdmi2usbsoc_interface4_dat_r_1_BRB2 hdmi2usbsoc_interface4_dat_r_1_BRB3 hdmi2usbsoc_interface4_dat_r_1_BRB4 hdmi2usbsoc_interface4_dat_r_1_BRB5.
	Register(s) hdmi2usbsoc_interface4_dat_r_3 has(ve) been backward balanced into : hdmi2usbsoc_interface4_dat_r_3_BRB0 hdmi2usbsoc_interface4_dat_r_3_BRB1 hdmi2usbsoc_interface4_dat_r_3_BRB2 hdmi2usbsoc_interface4_dat_r_3_BRB3.
	Register(s) hdmi2usbsoc_interface6_dat_r_0 has(ve) been backward balanced into : hdmi2usbsoc_interface6_dat_r_0_BRB2 hdmi2usbsoc_interface6_dat_r_0_BRB4 hdmi2usbsoc_interface6_dat_r_0_BRB5.
	Register(s) hdmi2usbsoc_interface6_dat_r_1 has(ve) been backward balanced into : hdmi2usbsoc_interface6_dat_r_1_BRB0 hdmi2usbsoc_interface6_dat_r_1_BRB1 hdmi2usbsoc_interface6_dat_r_1_BRB3 hdmi2usbsoc_interface6_dat_r_1_BRB4 hdmi2usbsoc_interface6_dat_r_1_BRB5.
	Register(s) hdmi2usbsoc_interface6_dat_r_3 has(ve) been backward balanced into : hdmi2usbsoc_interface6_dat_r_3_BRB0 hdmi2usbsoc_interface6_dat_r_3_BRB1 hdmi2usbsoc_interface6_dat_r_3_BRB3 hdmi2usbsoc_interface6_dat_r_3_BRB4.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n0 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n0_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n0_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n0_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n1 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n1_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n1_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n1_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n2 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n2_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n2_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n2_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n3 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n3_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n3_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n3_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n4_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n4_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n4_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n5_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n5_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n5_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB1 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB2 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB3 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB5 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB6 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB7 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB11.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_1_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_2_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_3_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB1 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_10 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_10_BRB0 hdmi_in0_frame_rgb2ycbcr_y_10_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_5_BRB0 hdmi_in0_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_6_BRB0 hdmi_in0_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_7_BRB0 hdmi_in0_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_8_BRB0 hdmi_in0_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_9_BRB0 hdmi_in0_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n0 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n0_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n0_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n0_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n1 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n1_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n1_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n1_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n2 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n2_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n2_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n2_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n3 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n3_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n3_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n3_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n4_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n4_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n4_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n5_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n5_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n5_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB1 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB2 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB3 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB5 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB6 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB7 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB11.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_1_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_2_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_3_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB1 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_10 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_10_BRB0 hdmi_in1_frame_rgb2ycbcr_y_10_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_5_BRB0 hdmi_in1_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_6_BRB0 hdmi_in1_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_7_BRB0 hdmi_in1_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_8_BRB0 hdmi_in1_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_9_BRB0 hdmi_in1_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi_out0_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi_out0_hdmi_phy_es0_q_m_8_BRB0 hdmi_out0_hdmi_phy_es0_q_m_8_BRB2 hdmi_out0_hdmi_phy_es0_q_m_8_BRB3 hdmi_out0_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi_out0_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi_out0_hdmi_phy_es1_q_m_8_BRB0 hdmi_out0_hdmi_phy_es1_q_m_8_BRB2 hdmi_out0_hdmi_phy_es1_q_m_8_BRB3 hdmi_out0_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi_out0_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi_out0_hdmi_phy_es2_q_m_8_BRB0 hdmi_out0_hdmi_phy_es2_q_m_8_BRB2 hdmi_out0_hdmi_phy_es2_q_m_8_BRB3 hdmi_out0_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) hdmi_out1_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi_out1_hdmi_phy_es0_q_m_8_BRB0 hdmi_out1_hdmi_phy_es0_q_m_8_BRB2 hdmi_out1_hdmi_phy_es0_q_m_8_BRB3 hdmi_out1_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi_out1_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi_out1_hdmi_phy_es1_q_m_8_BRB0 hdmi_out1_hdmi_phy_es1_q_m_8_BRB2 hdmi_out1_hdmi_phy_es1_q_m_8_BRB3 hdmi_out1_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi_out1_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi_out1_hdmi_phy_es2_q_m_8_BRB0 hdmi_out1_hdmi_phy_es2_q_m_8_BRB2 hdmi_out1_hdmi_phy_es2_q_m_8_BRB3 hdmi_out1_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_load_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_load_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB2.
	Register(s) new_master_dat_r_ack0 has(ve) been backward balanced into : new_master_dat_r_ack0_BRB0 new_master_dat_r_ack0_BRB1 new_master_dat_r_ack0_BRB2 new_master_dat_r_ack0_BRB3 new_master_dat_r_ack0_BRB5 new_master_dat_r_ack0_BRB7 new_master_dat_r_ack0_BRB8 new_master_dat_r_ack0_BRB9 new_master_dat_r_ack0_BRB10 new_master_dat_r_ack0_BRB11 new_master_dat_r_ack0_BRB12 new_master_dat_r_ack0_BRB13 new_master_dat_r_ack0_BRB14 new_master_dat_r_ack0_BRB15 new_master_dat_r_ack0_BRB17 new_master_dat_r_ack0_BRB18 new_master_dat_r_ack0_BRB19 new_master_dat_r_ack0_BRB20 new_master_dat_r_ack0_BRB21 new_master_dat_r_ack0_BRB22 new_master_dat_r_ack0_BRB23 new_master_dat_r_ack0_BRB24 new_master_dat_r_ack0_BRB25 new_master_dat_r_ack0_BRB26 new_master_dat_r_ack0_BRB27 new_master_dat_r_ack0_BRB28 new_master_dat_r_ack0_BRB29 new_master_dat_r_ack0_BRB30 new_master_dat_r_ack0_BRB32 new_master_dat_r_ack0_BRB34 new_master_dat_r_ack0_BRB36 .
	Register(s) new_master_dat_r_ack1 has(ve) been backward balanced into : new_master_dat_r_ack1_BRB0 new_master_dat_r_ack1_BRB1 new_master_dat_r_ack1_BRB2 new_master_dat_r_ack1_BRB3 new_master_dat_r_ack1_BRB5 new_master_dat_r_ack1_BRB7 new_master_dat_r_ack1_BRB8 new_master_dat_r_ack1_BRB9 new_master_dat_r_ack1_BRB10 new_master_dat_r_ack1_BRB11 new_master_dat_r_ack1_BRB12 new_master_dat_r_ack1_BRB13 new_master_dat_r_ack1_BRB14 new_master_dat_r_ack1_BRB15 new_master_dat_r_ack1_BRB17 new_master_dat_r_ack1_BRB18 new_master_dat_r_ack1_BRB19 new_master_dat_r_ack1_BRB20 new_master_dat_r_ack1_BRB21 new_master_dat_r_ack1_BRB22 new_master_dat_r_ack1_BRB23 new_master_dat_r_ack1_BRB24 new_master_dat_r_ack1_BRB25 new_master_dat_r_ack1_BRB26 new_master_dat_r_ack1_BRB27 new_master_dat_r_ack1_BRB28 new_master_dat_r_ack1_BRB29 new_master_dat_r_ack1_BRB30 new_master_dat_r_ack1_BRB32 new_master_dat_r_ack1_BRB34 new_master_dat_r_ack1_BRB36 .
	Register(s) new_master_dat_r_ack15 has(ve) been backward balanced into : new_master_dat_r_ack15_BRB0 new_master_dat_r_ack15_BRB1 new_master_dat_r_ack15_BRB2 new_master_dat_r_ack15_BRB3 new_master_dat_r_ack15_BRB4 new_master_dat_r_ack15_BRB5 new_master_dat_r_ack15_BRB6 new_master_dat_r_ack15_BRB7 new_master_dat_r_ack15_BRB8 new_master_dat_r_ack15_BRB9 new_master_dat_r_ack15_BRB10 new_master_dat_r_ack15_BRB11 new_master_dat_r_ack15_BRB12 new_master_dat_r_ack15_BRB13 new_master_dat_r_ack15_BRB14 new_master_dat_r_ack15_BRB15 new_master_dat_r_ack15_BRB16 new_master_dat_r_ack15_BRB18 new_master_dat_r_ack15_BRB19 new_master_dat_r_ack15_BRB20 new_master_dat_r_ack15_BRB21 new_master_dat_r_ack15_BRB23 new_master_dat_r_ack15_BRB24 new_master_dat_r_ack15_BRB25 new_master_dat_r_ack15_BRB26 new_master_dat_r_ack15_BRB27 new_master_dat_r_ack15_BRB29 new_master_dat_r_ack15_BRB33 new_master_dat_r_ack15_BRB37.
	Register(s) new_master_dat_r_ack16 has(ve) been backward balanced into : new_master_dat_r_ack16_BRB0 new_master_dat_r_ack16_BRB1 new_master_dat_r_ack16_BRB2 new_master_dat_r_ack16_BRB3 new_master_dat_r_ack16_BRB4 new_master_dat_r_ack16_BRB5 new_master_dat_r_ack16_BRB6 new_master_dat_r_ack16_BRB7 new_master_dat_r_ack16_BRB8 new_master_dat_r_ack16_BRB9 new_master_dat_r_ack16_BRB10 new_master_dat_r_ack16_BRB11 new_master_dat_r_ack16_BRB12 new_master_dat_r_ack16_BRB13 new_master_dat_r_ack16_BRB14 new_master_dat_r_ack16_BRB15 new_master_dat_r_ack16_BRB16 new_master_dat_r_ack16_BRB18 new_master_dat_r_ack16_BRB19 new_master_dat_r_ack16_BRB20 new_master_dat_r_ack16_BRB21 new_master_dat_r_ack16_BRB23 new_master_dat_r_ack16_BRB24 new_master_dat_r_ack16_BRB25 new_master_dat_r_ack16_BRB26 new_master_dat_r_ack16_BRB27 new_master_dat_r_ack16_BRB29 new_master_dat_r_ack16_BRB33 new_master_dat_r_ack16_BRB37.
	Register(s) new_master_dat_r_ack17 has(ve) been backward balanced into : new_master_dat_r_ack17_BRB0 new_master_dat_r_ack17_BRB1 new_master_dat_r_ack17_BRB2 new_master_dat_r_ack17_BRB5 new_master_dat_r_ack17_BRB6 new_master_dat_r_ack17_BRB7 new_master_dat_r_ack17_BRB8 new_master_dat_r_ack17_BRB9 new_master_dat_r_ack17_BRB10 new_master_dat_r_ack17_BRB11 new_master_dat_r_ack17_BRB12 new_master_dat_r_ack17_BRB13 new_master_dat_r_ack17_BRB14 new_master_dat_r_ack17_BRB15 new_master_dat_r_ack17_BRB16 new_master_dat_r_ack17_BRB18 new_master_dat_r_ack17_BRB19 new_master_dat_r_ack17_BRB20 new_master_dat_r_ack17_BRB21 new_master_dat_r_ack17_BRB23 new_master_dat_r_ack17_BRB24 new_master_dat_r_ack17_BRB25 new_master_dat_r_ack17_BRB26 new_master_dat_r_ack17_BRB27 new_master_dat_r_ack17_BRB28.
	Register(s) new_master_dat_r_ack18 has(ve) been backward balanced into : new_master_dat_r_ack18_BRB0 new_master_dat_r_ack18_BRB1 new_master_dat_r_ack18_BRB2 new_master_dat_r_ack18_BRB3 new_master_dat_r_ack18_BRB4.
	Register(s) new_master_dat_r_ack2 has(ve) been backward balanced into : new_master_dat_r_ack2_BRB0 new_master_dat_r_ack2_BRB1 new_master_dat_r_ack2_BRB2 new_master_dat_r_ack2_BRB3 new_master_dat_r_ack2_BRB5 new_master_dat_r_ack2_BRB6 new_master_dat_r_ack2_BRB7 new_master_dat_r_ack2_BRB8 new_master_dat_r_ack2_BRB9 new_master_dat_r_ack2_BRB10 new_master_dat_r_ack2_BRB11 new_master_dat_r_ack2_BRB12 new_master_dat_r_ack2_BRB13 new_master_dat_r_ack2_BRB14 new_master_dat_r_ack2_BRB15 new_master_dat_r_ack2_BRB16 new_master_dat_r_ack2_BRB17 new_master_dat_r_ack2_BRB18 new_master_dat_r_ack2_BRB19 new_master_dat_r_ack2_BRB20 new_master_dat_r_ack2_BRB21 new_master_dat_r_ack2_BRB22 new_master_dat_r_ack2_BRB23 new_master_dat_r_ack2_BRB24 new_master_dat_r_ack2_BRB25 new_master_dat_r_ack2_BRB26 new_master_dat_r_ack2_BRB27 new_master_dat_r_ack2_BRB28 new_master_dat_r_ack2_BRB29 new_master_dat_r_ack2_BRB30.
	Register(s) new_master_dat_r_ack20 has(ve) been backward balanced into : new_master_dat_r_ack20_BRB0 new_master_dat_r_ack20_BRB1 new_master_dat_r_ack20_BRB2 new_master_dat_r_ack20_BRB4 new_master_dat_r_ack20_BRB5 new_master_dat_r_ack20_BRB14 new_master_dat_r_ack20_BRB17 new_master_dat_r_ack20_BRB19 new_master_dat_r_ack20_BRB22 new_master_dat_r_ack20_BRB24 new_master_dat_r_ack20_BRB27 new_master_dat_r_ack20_BRB28.
	Register(s) new_master_dat_r_ack21 has(ve) been backward balanced into : new_master_dat_r_ack21_BRB0 new_master_dat_r_ack21_BRB1 new_master_dat_r_ack21_BRB2 new_master_dat_r_ack21_BRB4 new_master_dat_r_ack21_BRB5 new_master_dat_r_ack21_BRB14 new_master_dat_r_ack21_BRB17 new_master_dat_r_ack21_BRB19 new_master_dat_r_ack21_BRB22 new_master_dat_r_ack21_BRB24 new_master_dat_r_ack21_BRB27 new_master_dat_r_ack21_BRB28.
	Register(s) new_master_dat_r_ack22 has(ve) been backward balanced into : new_master_dat_r_ack22_BRB0 new_master_dat_r_ack22_BRB1 new_master_dat_r_ack22_BRB2 new_master_dat_r_ack22_BRB3 new_master_dat_r_ack22_BRB5 new_master_dat_r_ack22_BRB14 new_master_dat_r_ack22_BRB17 new_master_dat_r_ack22_BRB19 new_master_dat_r_ack22_BRB22 new_master_dat_r_ack22_BRB24 new_master_dat_r_ack22_BRB27 new_master_dat_r_ack22_BRB28.
	Register(s) new_master_dat_r_ack23 has(ve) been backward balanced into : new_master_dat_r_ack23_BRB0 new_master_dat_r_ack23_BRB1 new_master_dat_r_ack23_BRB2 new_master_dat_r_ack23_BRB3 new_master_dat_r_ack23_BRB4.
	Register(s) new_master_dat_r_ack27 has(ve) been backward balanced into : new_master_dat_r_ack27_BRB18 new_master_dat_r_ack27_BRB23 new_master_dat_r_ack27_BRB28.
	Register(s) new_master_dat_r_ack28 has(ve) been backward balanced into : new_master_dat_r_ack28_BRB0 new_master_dat_r_ack28_BRB1 new_master_dat_r_ack28_BRB2 new_master_dat_r_ack28_BRB3 new_master_dat_r_ack28_BRB4.
	Register(s) new_master_dat_r_ack3 has(ve) been backward balanced into : new_master_dat_r_ack3_BRB0 new_master_dat_r_ack3_BRB1 new_master_dat_r_ack3_BRB2 new_master_dat_r_ack3_BRB3 new_master_dat_r_ack3_BRB4.
	Register(s) new_master_dat_w_ack0 has(ve) been backward balanced into : new_master_dat_w_ack0_BRB0 new_master_dat_w_ack0_BRB1 new_master_dat_w_ack0_BRB2 new_master_dat_w_ack0_BRB3 new_master_dat_w_ack0_BRB4.
	Register(s) new_master_dat_w_ack2 has(ve) been backward balanced into : new_master_dat_w_ack2_BRB0 new_master_dat_w_ack2_BRB1 new_master_dat_w_ack2_BRB2 new_master_dat_w_ack2_BRB3 new_master_dat_w_ack2_BRB4 new_master_dat_w_ack2_BRB5.
	Register(s) new_master_dat_w_ack4 has(ve) been backward balanced into : new_master_dat_w_ack4_BRB0 new_master_dat_w_ack4_BRB1 new_master_dat_w_ack4_BRB2 new_master_dat_w_ack4_BRB3 new_master_dat_w_ack4_BRB4.
Unit <top> processed.
FlipFlop hdmi2usbsoc_hdmi2usbsoc_interface_adr_5 has been replicated 1 time(s)
FlipFlop hdmi2usbsoc_phase_sel has been replicated 1 time(s)
FlipFlop hdmi2usbsoc_sdram_storage_full_0 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 4-bit shift register for signal <hdmi2usbsoc_half_rate_phy_r_drive_dq_4>.
	Found 6-bit shift register for signal <hdmi2usbsoc_half_rate_phy_r_dfi_wrdata_en_5>.
	Found 8-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n7>.
	Found 8-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n7>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_0>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_1>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_2>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_3>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_4>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_5>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_6>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_7>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_0>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_1>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_2>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_3>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_4>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_5>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_6>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_7>.
	Found 2-bit shift register for signal <hdmi_out0_ycbcr2rgb_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <hdmi_out0_ycbcr2rgb_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <hdmi_out0_ycbcr2rgb_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <hdmi_out0_ycbcr2rgb_y_minus_yoffset_3>.
	Found 2-bit shift register for signal <hdmi_out1_ycbcr2rgb_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <hdmi_out1_ycbcr2rgb_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <hdmi_out1_ycbcr2rgb_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <hdmi_out1_ycbcr2rgb_y_minus_yoffset_3>.
	Found 10-bit shift register for signal <hdmi_out0_hdmi_phy_es0_new_c2_0>.
	Found 10-bit shift register for signal <hdmi_out0_hdmi_phy_es0_new_c2_1>.
	Found 8-bit shift register for signal <hdmi_out0_hdmi_phy_es0_new_de2>.
	Found 10-bit shift register for signal <hdmi_out1_hdmi_phy_es0_new_c2_0>.
	Found 10-bit shift register for signal <hdmi_out1_hdmi_phy_es0_new_c2_1>.
	Found 8-bit shift register for signal <hdmi_out1_hdmi_phy_es0_new_de2>.
	Found 10-bit shift register for signal <hdmi_in0_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi_in1_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi_in0_frame_next_vsync10>.
	Found 10-bit shift register for signal <hdmi_in1_frame_next_vsync10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d8_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d4_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d4_0>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/start_int_d_4>.
	Found 6-bit shift register for signal <JpegEnc/U_FDCT/fram1_rd_d_4>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwe_d4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/wmemsel_d4>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_2>.
	Found 5-bit shift register for signal <JpegEnc/U_QUANT_TOP/U_quantizer/pipeline_reg_4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_ddram_ras_n_BRB5>.
	Found 2-bit shift register for signal <hdmi2usbsoc_ddram_cas_n_BRB4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_ddram_we_n_BRB4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_ddram_cas_n_BRB9>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB6>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB7>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB9>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB10>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB11>.
	Found 2-bit shift register for signal <new_master_dat_r_ack1_BRB18>.
	Found 2-bit shift register for signal <new_master_dat_r_ack1_BRB19>.
	Found 2-bit shift register for signal <new_master_dat_r_ack1_BRB21>.
	Found 2-bit shift register for signal <new_master_dat_r_ack1_BRB24>.
	Found 2-bit shift register for signal <new_master_dat_r_ack1_BRB25>.
	Found 2-bit shift register for signal <new_master_dat_r_ack1_BRB26>.
	Found 2-bit shift register for signal <new_master_dat_r_ack1_BRB29>.
	Found 2-bit shift register for signal <new_master_dat_r_ack1_BRB30>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB26>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB27>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB7>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB7>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB11>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB11>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB8>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB12>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB13>.
	Found 5-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_1_BRB0>.
	Found 5-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_1_BRB2>.
	Found 5-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_1_BRB3>.
	Found 5-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_1_BRB4>.
	Found 5-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_1_BRB5>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB8>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB9>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB10>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB13>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB14>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB15>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB20>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB22>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB23>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB27>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB28>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB14>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB15>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB16>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB19>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB20>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB21>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB24>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB25>.
	Found 3-bit shift register for signal <new_master_dat_r_ack22_BRB17>.
	Found 3-bit shift register for signal <new_master_dat_r_ack22_BRB22>.
	Found 3-bit shift register for signal <new_master_dat_r_ack22_BRB27>.
	Found 3-bit shift register for signal <new_master_dat_r_ack22_BRB28>.
	Found 3-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB9>.
	Found 2-bit shift register for signal <new_master_dat_r_ack1_BRB32>.
	Found 2-bit shift register for signal <new_master_dat_r_ack1_BRB34>.
	Found 2-bit shift register for signal <new_master_dat_r_ack1_BRB11>.
	Found 2-bit shift register for signal <new_master_dat_r_ack1_BRB36>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB4>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB29>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB33>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB37>.
	Found 4-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB7>.
	Found 4-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB10>.
	Found 4-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB11>.
	Found 3-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB1>.
	Found 3-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB12>.
	Found 7-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB1>.
	Found 7-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB2>.
	Found 7-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB1>.
	Found 7-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB2>.
	Found 3-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB6>.
	Found 3-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB13>.
	Found 3-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB15>.
	Found 3-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB16>.
INFO:Xst:741 - HDL ADVISOR - A 7-bit shift register was found for signal <hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB0> and currently occupies 7 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 7-bit shift register was found for signal <hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB0> and currently occupies 7 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 11561
 Flip-Flops                                            : 11561
# Shift Registers                                      : 185
 10-bit shift register                                 : 8
 2-bit shift register                                  : 59
 3-bit shift register                                  : 33
 4-bit shift register                                  : 66
 5-bit shift register                                  : 9
 6-bit shift register                                  : 2
 7-bit shift register                                  : 4
 8-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : opsis_hdmi2usb-hdmi2usbsoc-opsis.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 18419
#      GND                         : 1
#      INV                         : 319
#      LUT1                        : 608
#      LUT2                        : 1594
#      LUT3                        : 2295
#      LUT4                        : 1439
#      LUT5                        : 2344
#      LUT6                        : 5673
#      MULT_AND                    : 42
#      MUXCY                       : 1981
#      MUXF7                       : 216
#      MUXF8                       : 16
#      VCC                         : 1
#      XORCY                       : 1890
# FlipFlops/Latches                : 11851
#      FD                          : 1867
#      FD_1                        : 6
#      FDC                         : 1275
#      FDC_1                       : 24
#      FDCE                        : 905
#      FDE                         : 379
#      FDE_1                       : 13
#      FDP                         : 9
#      FDP_1                       : 2
#      FDPE                        : 13
#      FDR                         : 2437
#      FDRE                        : 4686
#      FDS                         : 63
#      FDSE                        : 165
#      ODDR2                       : 7
# RAMS                             : 1213
#      RAM128X1D                   : 64
#      RAM16X1D                    : 928
#      RAM32X1D                    : 64
#      RAM64X1D                    : 72
#      RAMB16BWER                  : 59
#      RAMB8BWER                   : 26
# Shift Registers                  : 185
#      SRLC16E                     : 185
# Clock Buffers                    : 13
#      BUFG                        : 13
# IO Buffers                       : 89
#      BUFIO2                      : 1
#      IBUF                        : 6
#      IBUFDS                      : 8
#      IBUFG                       : 1
#      IOBUF                       : 18
#      OBUF                        : 44
#      OBUFDS                      : 9
#      OBUFTDS                     : 2
# DCMs                             : 2
#      DCM_CLKGEN                  : 2
# DSPs                             : 22
#      DSP48A1                     : 22
# Others                           : 80
#      BUFPLL                      : 5
#      DNA_PORT                    : 1
#      IODELAY2                    : 12
#      ISERDES2                    : 28
#      OSERDES2                    : 30
#      PLL_ADV                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:           11851  out of  54576    21%  
 Number of Slice LUTs:                16841  out of  27288    61%  
    Number used as Logic:             14272  out of  27288    52%  
    Number used as Memory:             2569  out of   6408    40%  
       Number used as RAM:             2384
       Number used as SRL:              185

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  21908
   Number with an unused Flip Flop:   10057  out of  21908    45%  
   Number with an unused LUT:          5067  out of  21908    23%  
   Number of fully used LUT-FF pairs:  6784  out of  21908    30%  
   Number of unique control sets:       468

IO Utilization: 
 Number of IOs:                         123
 Number of bonded IOBs:                 107  out of    296    36%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               72  out of    116    62%  
    Number using Block RAM only:         72
 Number of BUFG/BUFGCTRLs:               13  out of     16    81%  
 Number of DSP48A1s:                     22  out of     58    37%  
 Number of PLL_ADVs:                      4  out of      4   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+------------------------+-------+
Clock Signal                         | Clock buffer(FF name)  | Load  |
-------------------------------------+------------------------+-------+
clk100                               | PLL_ADV:CLKOUT5        | 9927  |
clk100                               | PLL_ADV:CLKOUT2        | 119   |
clk100                               | PLL_ADV:CLKOUT4        | 180   |
fx2_ifclk                            | IBUF                   | 64    |
record0_hdmi_in_clk_p                | PLL_ADV:CLKOUT1        | 135   |
record0_hdmi_in_clk_p                | PLL_ADV:CLKOUT2        | 987   |
record1_hdmi_in_clk_p                | PLL_ADV:CLKOUT1        | 135   |
record1_hdmi_in_clk_p                | PLL_ADV:CLKOUT2        | 987   |
hdmi_out0_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT2        | 724   |
hdmi_out0_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT1        | 30    |
base50_clk                           | BUFG                   | 2     |
clk100                               | PLL_ADV:CLKOUT3        | 2     |
-------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.536ns (Maximum Frequency: 94.915MHz)
   Minimum input arrival time before clock: 6.011ns
   Maximum output required time after clock: 5.714ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 9.778ns (frequency: 102.267MHz)
  Total number of paths / destination ports: 4357875 / 33427
-------------------------------------------------------------------------
Delay:               19.557ns (Levels of Logic = 20)
  Source:            JpegEnc/U_Huffman/bit_ptr_1 (FF)
  Destination:       JpegEnc/U_Huffman/word_reg_22 (FF)
  Source Clock:      clk100 rising 0.5X
  Destination Clock: clk100 rising 0.5X

  Data Path: JpegEnc/U_Huffman/bit_ptr_1 to JpegEnc/U_Huffman/word_reg_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           238   0.447   2.291  JpegEnc/U_Huffman/bit_ptr_1 (JpegEnc/U_Huffman/bit_ptr_1)
     LUT4:I1->O          343   0.205   2.075  JpegEnc/U_Huffman/Msub_GND_90_o_GND_90_o_sub_244_OUT_Madd_xor<3>11 (JpegEnc/U_Huffman/Msub_GND_90_o_GND_90_o_sub_309_OUT<4:0>_cy<3>)
     LUT6:I5->O            4   0.205   0.684  JpegEnc/U_Huffman/GND_90_o_Decoder_253_OUT<18>1 (JpegEnc/U_Huffman/GND_90_o_Decoder_253_OUT<18>)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1067 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1066)
     LUT4:I3->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1068_SW0 (N4629)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1068 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1067)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1069_SW0 (N4491)
     LUT5:I4->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1069 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1068)
     LUT4:I3->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1071_SW0 (N4171)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1071 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1070)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1072_SW0 (N4399)
     LUT5:I4->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1072 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1071)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1074_SW0 (N4077)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1074 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1073)
     LUT4:I3->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1075_SW0 (N4309)
     LUT5:I4->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1075 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1074)
     LUT4:I3->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1077_SW0 (N4031)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1077 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1076)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1078_SW0 (N4263)
     LUT5:I4->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1078 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1077)
     LUT6:I5->O            1   0.205   0.000  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1079 (JpegEnc/U_Huffman/state[1]_word_reg[22]_wide_mux_457_OUT<18>)
     FDCE:D                    0.102          JpegEnc/U_Huffman/word_reg_18
    ----------------------------------------
    Total                     19.557ns (4.649ns logic, 14.908ns route)
                                       (23.8% logic, 76.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2_ifclk'
  Clock period: 10.536ns (frequency: 94.915MHz)
  Total number of paths / destination ports: 2019 / 74
-------------------------------------------------------------------------
Delay:               5.268ns (Levels of Logic = 4)
  Source:            fx2_jpeg_streamer/packet_counter_7 (FF)
  Destination:       memdat_7_0 (FF)
  Source Clock:      fx2_ifclk falling
  Destination Clock: fx2_ifclk rising

  Data Path: fx2_jpeg_streamer/packet_counter_7 to memdat_7_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            5   0.447   1.059  fx2_jpeg_streamer/packet_counter_7 (fx2_jpeg_streamer/packet_counter_7)
     LUT5:I0->O            2   0.203   0.721  fx2_jpeg_streamer/n00091_SW0 (N2240)
     LUT6:I4->O            5   0.203   0.715  fx2_jpeg_streamer/Mmux_sink_ack12 (asyncfifo_source_ack)
     LUT3:I2->O            9   0.205   0.829  Mcount_asyncfifo_graycounter1_q_binary1 (Mcount_asyncfifo_graycounter1_q_binary)
     RAM16X1D:DPRA0->DPO    1   0.205   0.579  Mram_storage_261 (_n18930<0>)
     FD:D                      0.102          memdat_7_0
    ----------------------------------------
    Total                      5.268ns (1.365ns logic, 3.903ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_out0_clocking_clk_pix_unbuffered'
  Clock period: 8.216ns (frequency: 121.716MHz)
  Total number of paths / destination ports: 28833 / 1118
-------------------------------------------------------------------------
Delay:               8.216ns (Levels of Logic = 8)
  Source:            hdmi_out0_hdmi_phy_es0_n1q_m_3 (FF)
  Destination:       hdmi_out0_hdmi_phy_es0_cnt_5 (FF)
  Source Clock:      hdmi_out0_clocking_clk_pix_unbuffered rising
  Destination Clock: hdmi_out0_clocking_clk_pix_unbuffered rising

  Data Path: hdmi_out0_hdmi_phy_es0_n1q_m_3 to hdmi_out0_hdmi_phy_es0_cnt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   1.031  hdmi_out0_hdmi_phy_es0_n1q_m_3 (hdmi_out0_hdmi_phy_es0_n1q_m_3)
     LUT4:I1->O            4   0.205   0.931  GND_1_o_GND_1_o_or_5121_OUT<0>2 (GND_1_o_GND_1_o_or_5121_OUT<0>2)
     LUT4:I0->O           19   0.203   1.436  GND_1_o_GND_1_o_or_5121_OUT<0>3 (GND_1_o_GND_1_o_or_5121_OUT<0>)
     LUT6:I0->O            2   0.203   0.981  Mmux_hdmi_out0_hdmi_phy_es0_cnt[5]_hdmi_out0_hdmi_phy_es0_cnt[5]_mux_5144_OUT_B_A3 (Mmux_hdmi_out0_hdmi_phy_es0_cnt[5]_hdmi_out0_hdmi_phy_es0_cnt[5]_mux_5144_OUT_B_rs_A<2>)
     LUT6:I0->O            2   0.203   0.961  Mmux_hdmi_out0_hdmi_phy_es0_cnt[5]_hdmi_out0_hdmi_phy_es0_cnt[5]_mux_5144_OUT_B_rs_lut<2> (Mmux_hdmi_out0_hdmi_phy_es0_cnt[5]_hdmi_out0_hdmi_phy_es0_cnt[5]_mux_5144_OUT_B_rs_lut<2>)
     LUT5:I0->O            3   0.203   0.755  Mmux_hdmi_out0_hdmi_phy_es0_cnt[5]_hdmi_out0_hdmi_phy_es0_cnt[5]_mux_5144_OUT_B_rs_cy<2>12 (Mmux_hdmi_out0_hdmi_phy_es0_cnt[5]_hdmi_out0_hdmi_phy_es0_cnt[5]_mux_5144_OUT_B_rs_cy<2>)
     LUT5:I3->O            1   0.203   0.000  Maccum_hdmi_out0_hdmi_phy_es0_cnt_lut<4> (Maccum_hdmi_out0_hdmi_phy_es0_cnt_lut<4>)
     MUXCY:S->O            0   0.172   0.000  Maccum_hdmi_out0_hdmi_phy_es0_cnt_cy<4> (Maccum_hdmi_out0_hdmi_phy_es0_cnt_cy<4>)
     XORCY:CI->O           1   0.180   0.000  Maccum_hdmi_out0_hdmi_phy_es0_cnt_xor<5> (Result<5>21)
     FDR:D                     0.102          hdmi_out0_hdmi_phy_es0_cnt_5
    ----------------------------------------
    Total                      8.216ns (2.121ns logic, 6.095ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'record0_hdmi_in_clk_p'
  Clock period: 8.943ns (frequency: 111.821MHz)
  Total number of paths / destination ports: 13416 / 2955
-------------------------------------------------------------------------
Delay:               4.471ns (Levels of Logic = 1)
  Source:            FDCE_1 (FF)
  Destination:       hdmi_in0_datacapture0_do_delay_master_cal_toggle_o_r (FF)
  Source Clock:      record0_hdmi_in_clk_p rising
  Destination Clock: record0_hdmi_in_clk_p rising 2.0X

  Data Path: FDCE_1 to hdmi_in0_datacapture0_do_delay_master_cal_toggle_o_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             27   0.447   1.220  FDCE_1 (hdmi_in0_new_pix_rst_n1)
     INV:I->O            840   0.206   2.168  hdmi_in0_new_pix_rst_n1_inv2141_INV_0 (hdmi_in0_new_pix_rst_n1_inv)
     FDR:R                     0.430          hdmi_in0_datacapture0_do_delay_master_cal_toggle_o_r
    ----------------------------------------
    Total                      4.471ns (1.083ns logic, 3.388ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'record1_hdmi_in_clk_p'
  Clock period: 8.943ns (frequency: 111.821MHz)
  Total number of paths / destination ports: 13209 / 2955
-------------------------------------------------------------------------
Delay:               4.471ns (Levels of Logic = 1)
  Source:            FDCE_3 (FF)
  Destination:       hdmi_in1_datacapture0_do_delay_master_cal_toggle_o_r (FF)
  Source Clock:      record1_hdmi_in_clk_p rising
  Destination Clock: record1_hdmi_in_clk_p rising 2.0X

  Data Path: FDCE_3 to hdmi_in1_datacapture0_do_delay_master_cal_toggle_o_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             27   0.447   1.220  FDCE_3 (hdmi_in1_new_pix_rst_n1)
     INV:I->O            840   0.206   2.168  hdmi_in1_new_pix_rst_n1_inv2141_INV_0 (hdmi_in1_new_pix_rst_n1_inv)
     FDR:R                     0.430          hdmi_in1_datacapture0_do_delay_master_cal_toggle_o_r
    ----------------------------------------
    Total                      4.471ns (1.083ns logic, 3.388ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_6 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_6 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_6 (rst13)
     FDPE:D                    0.102          FDPE_7
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 157 / 157
-------------------------------------------------------------------------
Offset:              5.125ns (Levels of Logic = 4)
  Source:            fx2_flagb (PAD)
  Destination:       Mram_storage_261 (RAM)
  Destination Clock: clk100 rising 0.5X

  Data Path: fx2_flagb to Mram_storage_261
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  fx2_flagb_IBUF (fx2_flagb_IBUF)
     LUT6:I0->O            1   0.203   0.580  fx2_jpeg_streamer/Mmux_sink_ack12_SW0 (N2486)
     LUT6:I5->O            5   0.205   0.715  fx2_jpeg_streamer/Mmux_sink_ack12 (asyncfifo_source_ack)
     LUT3:I2->O            9   0.205   0.829  Mcount_asyncfifo_graycounter1_q_binary1 (Mcount_asyncfifo_graycounter1_q_binary)
     RAM16X1D:DPRA0            0.000          Mram_storage_261
    ----------------------------------------
    Total                      5.125ns (1.835ns logic, 3.290ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2_ifclk'
  Total number of paths / destination ports: 54 / 46
-------------------------------------------------------------------------
Offset:              6.011ns (Levels of Logic = 5)
  Source:            fx2_flagb (PAD)
  Destination:       memdat_7_0 (FF)
  Destination Clock: fx2_ifclk rising

  Data Path: fx2_flagb to memdat_7_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  fx2_flagb_IBUF (fx2_flagb_IBUF)
     LUT6:I0->O            1   0.203   0.580  fx2_jpeg_streamer/Mmux_sink_ack12_SW0 (N2486)
     LUT6:I5->O            5   0.205   0.715  fx2_jpeg_streamer/Mmux_sink_ack12 (asyncfifo_source_ack)
     LUT3:I2->O            9   0.205   0.829  Mcount_asyncfifo_graycounter1_q_binary1 (Mcount_asyncfifo_graycounter1_q_binary)
     RAM16X1D:DPRA0->DPO    1   0.205   0.579  Mram_storage_261 (_n18930<0>)
     FD:D                      0.102          memdat_7_0
    ----------------------------------------
    Total                      6.011ns (2.142ns logic, 3.869ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'record0_hdmi_in_clk_p'
  Total number of paths / destination ports: 365 / 74
-------------------------------------------------------------------------
Offset:              3.232ns (Levels of Logic = 2)
  Source:            IODELAY2_3:BUSY (PAD)
  Destination:       hdmi_in0_datacapture1_lateness_3 (FF)
  Destination Clock: record0_hdmi_in_clk_p rising 2.0X

  Data Path: IODELAY2_3:BUSY to hdmi_in0_datacapture1_lateness_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:BUSY          4   0.000   0.788  IODELAY2_3 (hdmi_in0_datacapture1_delay_slave_busy)
     LUT2:I0->O            1   0.203   0.944  _n25514_inv_SW0_SW0 (N2826)
     LUT6:I0->O            7   0.203   0.773  _n25514_inv (_n25514_inv)
     FDRE:CE                   0.322          hdmi_in0_datacapture1_lateness_3
    ----------------------------------------
    Total                      3.232ns (0.728ns logic, 2.504ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'record1_hdmi_in_clk_p'
  Total number of paths / destination ports: 365 / 74
-------------------------------------------------------------------------
Offset:              3.232ns (Levels of Logic = 2)
  Source:            IODELAY2_9:BUSY (PAD)
  Destination:       hdmi_in1_datacapture1_lateness_3 (FF)
  Destination Clock: record1_hdmi_in_clk_p rising 2.0X

  Data Path: IODELAY2_9:BUSY to hdmi_in1_datacapture1_lateness_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:BUSY          4   0.000   0.788  IODELAY2_9 (hdmi_in1_datacapture1_delay_slave_busy)
     LUT2:I0->O            1   0.203   0.944  _n25538_inv_SW0_SW0 (N2832)
     LUT6:I0->O            7   0.203   0.773  _n25538_inv (_n25538_inv)
     FDRE:CE                   0.322          hdmi_in1_datacapture1_lateness_3
    ----------------------------------------
    Total                      3.232ns (0.728ns logic, 2.504ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            DCM_CLKGEN:LOCKED (PAD)
  Destination:       FDPE_7 (FF)
  Destination Clock: base50_clk rising

  Data Path: DCM_CLKGEN:LOCKED to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  DCM_CLKGEN (hdmi2usbsoc_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  sys_rst_hdmi2usbsoc_dcm_base50_locked_OR_2134_o1 (sys_rst_hdmi2usbsoc_dcm_base50_locked_OR_2134_o)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 231 / 187
-------------------------------------------------------------------------
Offset:              5.714ns (Levels of Logic = 3)
  Source:            hdmi2usbsoc_ddram_ras_n_BRB3 (FF)
  Destination:       hdmi2usbsoc_ddram_ras_n (PAD)
  Source Clock:      clk100 rising 2.0X +230

  Data Path: hdmi2usbsoc_ddram_ras_n_BRB3 to hdmi2usbsoc_ddram_ras_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   1.028  hdmi2usbsoc_ddram_ras_n_BRB3 (hdmi2usbsoc_ddram_ras_n_BRB3)
     LUT5:I0->O            1   0.203   0.684  hdmi2usbsoc_half_rate_phy_record0_ras_n_glue_set (N2522)
     LUT3:I1->O            1   0.203   0.579  Mmux_array_muxed3411 (hdmi2usbsoc_ddram_ras_n_OBUF)
     OBUF:I->O                 2.571          hdmi2usbsoc_ddram_ras_n_OBUF (hdmi2usbsoc_ddram_ras_n)
    ----------------------------------------
    Total                      5.714ns (3.424ns logic, 2.290ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2_ifclk'
  Total number of paths / destination ports: 39 / 10
-------------------------------------------------------------------------
Offset:              4.966ns (Levels of Logic = 2)
  Source:            fx2_jpeg_streamer/fx2_data_6_BRB1 (FF)
  Destination:       fx2_data<0> (PAD)
  Source Clock:      fx2_ifclk falling

  Data Path: fx2_jpeg_streamer/fx2_data_6_BRB1 to fx2_data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            8   0.447   1.167  fx2_jpeg_streamer/fx2_data_6_BRB1 (fx2_jpeg_streamer/fx2_data_6_BRB1)
     LUT6:I0->O            1   0.203   0.579  fx2_jpeg_streamer/Mmux_fsm_state[1]_fx2_data[7]_wide_mux_34_OUT11 (fx2_jpeg_streamer/fx2_data_0)
     OBUF:I->O                 2.571          fx2_data_0_OBUF (fx2_data<0>)
    ----------------------------------------
    Total                      4.966ns (3.221ns logic, 1.745ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'record0_hdmi_in_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.214ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl10_regs1 (FF)
  Destination:       IODELAY2:CE (PAD)
  Source Clock:      record0_hdmi_in_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl10_regs1 to IODELAY2:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  xilinxmultiregimpl10_regs1 (xilinxmultiregimpl10_regs1)
     LUT4:I1->O            4   0.205   0.683  hdmi_in0_datacapture0_delay_ce1 (hdmi_in0_datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2
    ----------------------------------------
    Total                      2.214ns (0.652ns logic, 1.562ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'record1_hdmi_in_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.214ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl60_regs1 (FF)
  Destination:       IODELAY2_6:CE (PAD)
  Source Clock:      record1_hdmi_in_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl60_regs1 to IODELAY2_6:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  xilinxmultiregimpl60_regs1 (xilinxmultiregimpl60_regs1)
     LUT4:I1->O            4   0.205   0.683  hdmi_in1_datacapture0_delay_ce1 (hdmi_in1_datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2_6
    ----------------------------------------
    Total                      2.214ns (0.652ns logic, 1.562ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_out0_clocking_clk_pix_unbuffered'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            hdmi_out0_hdmi_phy_es0_ed_2x_4 (FF)
  Destination:       OSERDES2_18:D1 (PAD)
  Source Clock:      hdmi_out0_clocking_clk_pix_unbuffered rising 2.0X

  Data Path: hdmi_out0_hdmi_phy_es0_ed_2x_4 to OSERDES2_18:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  hdmi_out0_hdmi_phy_es0_ed_2x_4 (hdmi_out0_hdmi_phy_es0_ed_2x_4)
    OSERDES2:D1                0.000          OSERDES2_18
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 268 / 240
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       hdmi2usbsoc_ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to hdmi2usbsoc_ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (hdmi2usbsoc_half_rate_phy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (hdmi2usbsoc_ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    5.438|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
clk100                               |   19.557|         |    1.919|         |
fx2_ifclk                            |    5.608|    4.382|         |         |
hdmi_out0_clocking_clk_pix_unbuffered|    1.263|         |         |         |
record0_hdmi_in_clk_p                |    2.418|         |         |         |
record1_hdmi_in_clk_p                |    2.418|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fx2_ifclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    4.616|         |    6.009|         |
fx2_ifclk      |    6.494|    5.268|    6.984|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_out0_clocking_clk_pix_unbuffered
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
clk100                               |    1.232|         |         |         |
hdmi_out0_clocking_clk_pix_unbuffered|    8.216|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock record0_hdmi_in_clk_p
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clk100               |    1.232|         |         |         |
record0_hdmi_in_clk_p|    7.671|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock record1_hdmi_in_clk_p
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clk100               |    1.232|         |         |         |
record1_hdmi_in_clk_p|    7.671|         |         |         |
---------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 271.00 secs
Total CPU time to Xst completion: 269.58 secs
 
--> 


Total memory usage is 922728 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1355 (   0 filtered)
Number of infos    :  336 (   0 filtered)

Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line:
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -uc
opsis_hdmi2usb-hdmi2usbsoc-opsis.ucf opsis_hdmi2usb-hdmi2usbsoc-opsis.ngc
opsis_hdmi2usb-hdmi2usbsoc-opsis.ngd

Reading NGO file
"/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/op
sis_hdmi2usb-hdmi2usbsoc-opsis.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"opsis_hdmi2usb-hdmi2usbsoc-opsis.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_1' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_2' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_3' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - TNM : GRPsys_clk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC "TSise_sucks7" = FROM "GRPpix0_clk" TO "GRPsys_clk" TIG;>
   [opsis_hdmi2usb-hdmi2usbsoc-opsis.ucf(143)]
   <TIMESPEC "TSise_sucks8" = FROM "GRPsys_clk" TO "GRPpix0_clk" TIG;>
   [opsis_hdmi2usb-hdmi2usbsoc-opsis.ucf(144)]
   <TIMESPEC "TSise_sucks9" = FROM "GRPpix1_clk" TO "GRPsys_clk" TIG;>
   [opsis_hdmi2usb-hdmi2usbsoc-opsis.ucf(145)]
   <TIMESPEC "TSise_sucks10" = FROM "GRPsys_clk" TO "GRPpix1_clk" TIG;>
   [opsis_hdmi2usb-hdmi2usbsoc-opsis.ucf(146)]
   <TIMESPEC "TSise_sucks11" = FROM "GRPusb_clk" TO "GRPsys_clk" TIG;>
   [opsis_hdmi2usb-hdmi2usbsoc-opsis.ucf(151)]
   <TIMESPEC "TSise_sucks12" = FROM "GRPsys_clk" TO "GRPusb_clk" TIG;>
   [opsis_hdmi2usb-hdmi2usbsoc-opsis.ucf(152)]

INFO:ConstraintSystem:178 - TNM 'GRPbase50_clk', used in period specification
   'TSbase50_clk', was traced into DCM_CLKGEN instance DCM_CLKGEN_1. The
   following new TNM groups and period specifications were generated at the
   DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC TS_hdmi_out0_clocking_clk_pix_unbuffered = PERIOD
   "hdmi_out0_clocking_clk_pix_unbuffered" TSbase50_clk HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPclk100', used in period specification
   'TSclk100', was traced into BUFIO2 instance BUFIO2. The following new TNM
   groups and period specifications were generated at the BUFIO2 output(s): 
   DIVCLK: <TIMESPEC TS_hdmi2usbsoc_clk100b = PERIOD "hdmi2usbsoc_clk100b"
   TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPclk100', used in period specification
   'TSclk100', was traced into DCM_CLKGEN instance DCM_CLKGEN. The following new
   TNM groups and period specifications were generated at the DCM_CLKGEN
   output(s): 
   CLKFX: <TIMESPEC TS_base50_clk = PERIOD "base50_clk" TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord0_hdmi_in_clk_p', used in period
   specification 'TSrecord0_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_1. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_in0_pll_clk1 = PERIOD "hdmi_in0_pll_clk1"
   TSrecord0_hdmi_in_clk_p / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord0_hdmi_in_clk_p', used in period
   specification 'TSrecord0_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_1. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_in0_pll_clk0 = PERIOD "hdmi_in0_pll_clk0"
   TSrecord0_hdmi_in_clk_p / 10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord0_hdmi_in_clk_p', used in period
   specification 'TSrecord0_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_1. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_in0_pll_clk2 = PERIOD "hdmi_in0_pll_clk2"
   TSrecord0_hdmi_in_clk_p HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord1_hdmi_in_clk_p', used in period
   specification 'TSrecord1_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_2. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_in1_pll_clk1 = PERIOD "hdmi_in1_pll_clk1"
   TSrecord1_hdmi_in_clk_p / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord1_hdmi_in_clk_p', used in period
   specification 'TSrecord1_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_2. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_in1_pll_clk0 = PERIOD "hdmi_in1_pll_clk0"
   TSrecord1_hdmi_in_clk_p / 10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord1_hdmi_in_clk_p', used in period
   specification 'TSrecord1_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_2. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_in1_pll_clk2 = PERIOD "hdmi_in1_pll_clk2"
   TSrecord1_hdmi_in_clk_p HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered', used in
   period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered', was traced
   into PLL_ADV instance PLL_ADV_3. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_out0_clocking_pll_clk1 = PERIOD
   "hdmi_out0_clocking_pll_clk1" TS_hdmi_out0_clocking_clk_pix_unbuffered / 2
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered', used in
   period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered', was traced
   into PLL_ADV instance PLL_ADV_3. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_out0_clocking_pll_clk0 = PERIOD
   "hdmi_out0_clocking_pll_clk0" TS_hdmi_out0_clocking_clk_pix_unbuffered / 10
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered', used in
   period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered', was traced
   into PLL_ADV instance PLL_ADV_3. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_out0_clocking_pll_clk2 = PERIOD
   "hdmi_out0_clocking_pll_clk2" TS_hdmi_out0_clocking_clk_pix_unbuffered HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'hdmi2usbsoc_clk100b', used in period
   specification 'TS_hdmi2usbsoc_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_hdmi2usbsoc_pll_3_ = PERIOD "hdmi2usbsoc_pll_3_"
   TS_hdmi2usbsoc_clk100b / 2 PHASE 2.916666667 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi2usbsoc_clk100b', used in period
   specification 'TS_hdmi2usbsoc_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT5: <TIMESPEC TS_hdmi2usbsoc_pll_5_ = PERIOD "hdmi2usbsoc_pll_5_"
   TS_hdmi2usbsoc_clk100b / 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi2usbsoc_clk100b', used in period
   specification 'TS_hdmi2usbsoc_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi2usbsoc_pll_0_ = PERIOD "hdmi2usbsoc_pll_0_"
   TS_hdmi2usbsoc_clk100b / 4 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi2usbsoc_clk100b', used in period
   specification 'TS_hdmi2usbsoc_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_hdmi2usbsoc_pll_4_ = PERIOD "hdmi2usbsoc_pll_4_"
   TS_hdmi2usbsoc_clk100b HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi2usbsoc_clk100b', used in period
   specification 'TS_hdmi2usbsoc_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi2usbsoc_pll_2_ = PERIOD "hdmi2usbsoc_pll_2_"
   TS_hdmi2usbsoc_clk100b / 2 PHASE 3.194444444 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'base50_clk', used in period specification
   'TS_base50_clk', was traced into DCM_CLKGEN instance DCM_CLKGEN_1. The
   following new TNM groups and period specifications were generated at the
   DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC TS_hdmi_out0_clocking_clk_pix_unbuffered_0 = PERIOD
   "hdmi_out0_clocking_clk_pix_unbuffered_0" TS_base50_clk HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered_0', used
   in period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered_0', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_out0_clocking_pll_clk1_0 = PERIOD
   "hdmi_out0_clocking_pll_clk1_0" TS_hdmi_out0_clocking_clk_pix_unbuffered_0 /
   2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered_0', used
   in period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered_0', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_out0_clocking_pll_clk0_0 = PERIOD
   "hdmi_out0_clocking_pll_clk0_0" TS_hdmi_out0_clocking_clk_pix_unbuffered_0 /
   10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered_0', used
   in period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered_0', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_out0_clocking_pll_clk2_0 = PERIOD
   "hdmi_out0_clocking_pll_clk2_0" TS_hdmi_out0_clocking_clk_pix_unbuffered_0
   HIGH 50%>

Done...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_1 to 12.000000 ns based on the period specification
   (<TIMESPEC "TSrecord0_hdmi_in_clk_p" = PERIOD "GRPrecord0_hdmi_in_clk_p" 12
   ns HIGH 50%;> [opsis_hdmi2usb-hdmi2usbsoc-opsis.ucf(159)]).
INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_2 to 12.000000 ns based on the period specification
   (<TIMESPEC "TSrecord1_hdmi_in_clk_p" = PERIOD "GRPrecord1_hdmi_in_clk_p" 12
   ns HIGH 50%;> [opsis_hdmi2usb-hdmi2usbsoc-opsis.ucf(162)]).
WARNING:NgdBuild:1212 - User specified non-default attribute value (20.000000)
   was detected for the CLKIN_PERIOD attribute on DCM "DCM_CLKGEN_1".  This does
   not match the PERIOD constraint value (10 ns.).  The uncertainty calculation
   will use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_3 to 20.000000 ns based on the period specification
   (<TIMESPEC TS_hdmi_out0_clocking_clk_pix_unbuffered = PERIOD
   "hdmi_out0_clocking_clk_pix_unbuffered" TSbase50_clk HIGH 50%>).
WARNING:NgdBuild:1440 - User specified non-default attribute value (20.000000)
   was detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV_3".  This does
   not match the PERIOD constraint value (10 ns.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'FDPE_7' has unconnected output pin
WARNING:NgdBuild:470 - bidirect pad net 'fx2_data<15>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'fx2_data<14>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'fx2_data<13>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'fx2_data<12>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'fx2_data<11>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'fx2_data<10>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'fx2_data<9>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'fx2_data<8>' has no legal driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  15

Writing NGD file "opsis_hdmi2usb-hdmi2usbsoc-opsis.ngd" ...
Total REAL time to NGDBUILD completion:  26 sec
Total CPU time to NGDBUILD completion:   26 sec

Writing NGDBUILD log file "opsis_hdmi2usb-hdmi2usbsoc-opsis.bld"...

NGDBUILD done.
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "6slx45tfgg484-3".
Mapping design into LUTs...
Writing file opsis_hdmi2usb-hdmi2usbsoc-opsis_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3159 - The DCM, DCM_CLKGEN_1, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 4 secs 
Total CPU  time at the beginning of Placer: 1 mins 4 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:6c0de5e1) REAL time: 1 mins 8 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <hdmi_out_pix_bufg>, driving the net,
   <hdmi_out0_pix_clk>, that is driving the following (first 30) non-clock load
   pins.
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es0_out[9]_hdmi_out0_hdmi_phy_es0_out[4]_mux_5334_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es0_out[9]_hdmi_out0_hdmi_phy_es0_out[4]_mux_5334_OUT
   31.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es2_out[9]_hdmi_out0_hdmi_phy_es2_out[4]_mux_5336_OUT
   51.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es1_out[9]_hdmi_out0_hdmi_phy_es1_out[4]_mux_5335_OUT
   51.A4; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es2_out[9]_hdmi_out0_hdmi_phy_es2_out[4]_mux_5336_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es2_out[9]_hdmi_out0_hdmi_phy_es2_out[4]_mux_5336_OUT
   31.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es1_out[9]_hdmi_out0_hdmi_phy_es1_out[4]_mux_5335_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es1_out[9]_hdmi_out0_hdmi_phy_es1_out[4]_mux_5335_OUT
   31.A3; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <hdmi_out_pix_bufg.O> allowing your design to continue. This constraint
   disables all clock placer rules related to the specified COMP.PIN.
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <hdmi_out_pix_bufg_1>, driving the net,
   <hdmi_out1_pix_clk>, that is driving the following (first 30) non-clock load
   pins.
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es0_out[9]_hdmi_out1_hdmi_phy_es0_out[4]_mux_5667_OUT
   51.A4; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es1_out[9]_hdmi_out1_hdmi_phy_es1_out[4]_mux_5668_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es1_out[9]_hdmi_out1_hdmi_phy_es1_out[4]_mux_5668_OUT
   31.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es2_out[9]_hdmi_out1_hdmi_phy_es2_out[4]_mux_5669_OUT
   51.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es0_out[9]_hdmi_out1_hdmi_phy_es0_out[4]_mux_5667_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es0_out[9]_hdmi_out1_hdmi_phy_es0_out[4]_mux_5667_OUT
   31.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es2_out[9]_hdmi_out1_hdmi_phy_es2_out[4]_mux_5669_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es2_out[9]_hdmi_out1_hdmi_phy_es2_out[4]_mux_5669_OUT
   31.A3; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <hdmi_out_pix_bufg_1.O> allowing your design to continue. This constraint
   disables all clock placer rules related to the specified COMP.PIN.
Phase 2.7  Design Feasibility Check (Checksum:6c0de5e1) REAL time: 1 mins 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e5368e41) REAL time: 1 mins 11 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:7d14c55e) REAL time: 2 mins 1 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:7d14c55e) REAL time: 2 mins 1 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:7d14c55e) REAL time: 2 mins 1 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:7d14c55e) REAL time: 2 mins 1 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:7d14c55e) REAL time: 2 mins 2 secs 

Phase 9.8  Global Placement
.........................
.......................................................................
.....................................................................................
..........................................................................................................................
.............................
Phase 9.8  Global Placement (Checksum:33bd2a6c) REAL time: 7 mins 29 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:33bd2a6c) REAL time: 7 mins 30 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:df1f3358) REAL time: 8 mins 32 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:df1f3358) REAL time: 8 mins 33 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:50cf74a4) REAL time: 8 mins 34 secs 

Total REAL time to Placer completion: 8 mins 37 secs 
Total CPU  time to Placer completion: 8 mins 37 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    5
Slice Logic Utilization:
  Number of Slice Registers:                11,843 out of  54,576   21%
    Number used as Flip Flops:              11,840
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                     13,943 out of  27,288   51%
    Number used as logic:                   12,032 out of  27,288   44%
      Number using O6 output only:           8,876
      Number using O5 output only:             591
      Number using O5 and O6:                2,565
      Number used as ROM:                        0
    Number used as Memory:                   1,544 out of   6,408   24%
      Number used as Dual Port RAM:          1,418
        Number using O6 output only:           410
        Number using O5 output only:            42
        Number using O5 and O6:                966
      Number used as Single Port RAM:            0
      Number used as Shift Register:           126
        Number using O6 output only:            67
        Number using O5 output only:             0
        Number using O5 and O6:                 59
    Number used exclusively as route-thrus:    367
      Number with same-slice register load:    327
      Number with same-slice carry load:        40
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 5,270 out of   6,822   77%
  Number of MUXCYs used:                     2,324 out of  13,644   17%
  Number of LUT Flip Flop pairs used:       16,935
    Number with an unused Flip Flop:         6,183 out of  16,935   36%
    Number with an unused LUT:               2,992 out of  16,935   17%
    Number of fully used LUT-FF pairs:       7,760 out of  16,935   45%
    Number of unique control sets:             491
    Number of slice register sites lost
      to control set restrictions:           1,391 out of  54,576    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       123 out of     296   41%
    Number of LOCed IOBs:                      123 out of     123  100%
    IOB Flip Flops:                             12
    IOB Master Pads:                             8
    IOB Slave Pads:                              8

Specific Feature Utilization:
  Number of RAMB16BWERs:                        59 out of     116   50%
  Number of RAMB8BWERs:                         26 out of     232   11%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                      13 out of      16   81%
    Number used as BUFGs:                       13
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of       8   25%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  2
  Number of ILOGIC2/ISERDES2s:                  28 out of     376    7%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   28
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        12 out of     376    3%
    Number used as IODELAY2s:                   12
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  38 out of     376   10%
    Number used as OLOGIC2s:                     8
    Number used as OSERDES2s:                   30
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             5 out of       8   62%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           22 out of      58   37%
  Number of GTPA1_DUALs:                         0 out of       2    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            4 out of       4  100%
    Number of LOCed PLL_ADVs:                    1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.78

Peak Memory Usage:  1189 MB
Total REAL time to MAP completion:  8 mins 56 secs 
Total CPU time to MAP completion:   8 mins 56 secs 

Mapping completed.
See MAP report file "opsis_hdmi2usb-hdmi2usbsoc-opsis_map.mrp" for details.
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: opsis_hdmi2usb-hdmi2usbsoc-opsis.pcf.
Loading device for application Rf_Device from file '6slx45t.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                11,843 out of  54,576   21%
    Number used as Flip Flops:              11,840
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                     13,943 out of  27,288   51%
    Number used as logic:                   12,032 out of  27,288   44%
      Number using O6 output only:           8,876
      Number using O5 output only:             591
      Number using O5 and O6:                2,565
      Number used as ROM:                        0
    Number used as Memory:                   1,544 out of   6,408   24%
      Number used as Dual Port RAM:          1,418
        Number using O6 output only:           410
        Number using O5 output only:            42
        Number using O5 and O6:                966
      Number used as Single Port RAM:            0
      Number used as Shift Register:           126
        Number using O6 output only:            67
        Number using O5 output only:             0
        Number using O5 and O6:                 59
    Number used exclusively as route-thrus:    367
      Number with same-slice register load:    327
      Number with same-slice carry load:        40
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 5,270 out of   6,822   77%
  Number of MUXCYs used:                     2,324 out of  13,644   17%
  Number of LUT Flip Flop pairs used:       16,935
    Number with an unused Flip Flop:         6,183 out of  16,935   36%
    Number with an unused LUT:               2,992 out of  16,935   17%
    Number of fully used LUT-FF pairs:       7,760 out of  16,935   45%
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       123 out of     296   41%
    Number of LOCed IOBs:                      123 out of     123  100%
    IOB Flip Flops:                             12
    IOB Master Pads:                             8
    IOB Slave Pads:                              8

Specific Feature Utilization:
  Number of RAMB16BWERs:                        59 out of     116   50%
  Number of RAMB8BWERs:                         26 out of     232   11%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                      13 out of      16   81%
    Number used as BUFGs:                       13
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of       8   25%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  2
  Number of ILOGIC2/ISERDES2s:                  28 out of     376    7%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   28
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        12 out of     376    3%
    Number used as IODELAY2s:                   12
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  38 out of     376   10%
    Number used as OLOGIC2s:                     8
    Number used as OSERDES2s:                   30
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             5 out of       8   62%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           22 out of      58   37%
  Number of GTPA1_DUALs:                         0 out of       2    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            4 out of       4  100%
    Number of LOCed PLL_ADVs:                    1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3159 - The DCM, DCM_CLKGEN_1, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 26 secs 
Finished initial Timing Analysis.  REAL time: 27 secs 

WARNING:Par:288 - The signal fx2_flaga_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fx2_flagc_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal record3_hdmi_out_sda_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal record3_hdmi_out_scl_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fx2_data<8>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fx2_data<9>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal record3_hdmi_out_hpd_notif_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal record2_hdmi_out_sda_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal record2_hdmi_out_scl_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fx2_data<10>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fx2_data<11>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fx2_data<12>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fx2_data<13>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fx2_data<14>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fx2_data<15>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal record2_hdmi_out_hpd_notif_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 95940 unrouted;      REAL time: 29 secs 

Phase  2  : 81672 unrouted;      REAL time: 34 secs 

Phase  3  : 41129 unrouted;      REAL time: 1 mins 47 secs 

Phase  4  : 41135 unrouted; (Setup:0, Hold:13105, Component Switching Limit:0)     REAL time: 1 mins 55 secs 

Updating file: opsis_hdmi2usb-hdmi2usbsoc-opsis.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:13386, Component Switching Limit:0)     REAL time: 5 mins 33 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:13386, Component Switching Limit:0)     REAL time: 5 mins 33 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:13386, Component Switching Limit:0)     REAL time: 5 mins 33 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:13386, Component Switching Limit:0)     REAL time: 5 mins 33 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 5 mins 36 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 5 mins 44 secs 
Total REAL time to Router completion: 5 mins 44 secs 
Total CPU time to Router completion: 5 mins 58 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             sys_clk |  BUFGMUX_X2Y3| No   | 3094 |  0.069     |  1.280      |
+---------------------+--------------+------+------+------------+-------------+
|   hdmi_out1_pix_clk |  BUFGMUX_X2Y2| No   |  126 |  0.555     |  1.766      |
+---------------------+--------------+------+------+------------+-------------+
|    hdmi_in1_pix_clk | BUFGMUX_X2Y10| No   |  296 |  0.061     |  1.277      |
+---------------------+--------------+------+------+------------+-------------+
|   hdmi_out0_pix_clk |  BUFGMUX_X2Y4| No   |  126 |  0.553     |  1.786      |
+---------------------+--------------+------+------+------------+-------------+
|    hdmi_in0_pix_clk |  BUFGMUX_X2Y9| No   |  294 |  0.062     |  1.273      |
+---------------------+--------------+------+------+------------+-------------+
|      sdram_half_clk | BUFGMUX_X3Y16| No   |   40 |  0.504     |  1.743      |
+---------------------+--------------+------+------+------------+-------------+
|  hdmi_in1_pix2x_clk | BUFGMUX_X3Y14| No   |   60 |  0.179     |  1.397      |
+---------------------+--------------+------+------+------------+-------------+
|  hdmi_in0_pix2x_clk | BUFGMUX_X3Y15| No   |   69 |  0.181     |  1.396      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_out1_pix2x_clk |  BUFGMUX_X2Y1| No   |   10 |  0.246     |  1.473      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_out0_pix2x_clk | BUFGMUX_X2Y12| No   |   10 |  0.229     |  1.473      |
+---------------------+--------------+------+------+------------+-------------+
|           sys2x_clk | BUFGMUX_X2Y11| No   |   97 |  0.144     |  1.381      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi2usbsoc_clk_sdra |              |      |      |            |             |
|      m_half_shifted |  BUFGMUX_X3Y8| No   |    4 |  0.000     |  1.774      |
+---------------------+--------------+------+------+------------+-------------+
|  hdmi2usbsoc_cnt<0> |         Local|      |    6 |  0.000     |  2.360      |
+---------------------+--------------+------+------+------------+-------------+
|      fx2_ifclk_IBUF |         Local|      |   28 |  2.962     |  5.053      |
+---------------------+--------------+------+------+------------+-------------+
|   sdram_full_wr_clk |         Local|      |   34 |  0.028     |  1.533      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out0_pix10x_clk |              |      |      |            |             |
|                     |         Local|      |    6 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out1_pix10x_clk |              |      |      |            |             |
|                     |         Local|      |    6 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_in1_pix10x_clk |         Local|      |   12 |  0.029     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_in0_pix10x_clk |         Local|      |   12 |  0.038     |  1.552      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 16

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_clk_pix_unbuffered_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  0 = PERIOD TIMEGRP         "hdmi_out0_clo |             |            |            |        |            
  cking_clk_pix_unbuffered_0" TS_base50_clk |             |            |            |        |            
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_pll_5_ = PERIOD TIMEGRP "h | SETUP       |     0.088ns|    19.912ns|       0|           0
  dmi2usbsoc_pll_5_"         TS_hdmi2usbsoc | HOLD        |     0.122ns|            |       0|           0
  _clk100b / 0.5 HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_pll_2_ = PERIOD TIMEGRP "h | SETUP       |     0.125ns|     4.804ns|       0|           0
  dmi2usbsoc_pll_2_"         TS_hdmi2usbsoc | HOLD        |     0.475ns|            |       0|           0
  _clk100b / 2 PHASE 3.19444444 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in1_pll_clk1 = PERIOD TIMEGRP "hd | SETUP       |     0.208ns|     5.792ns|       0|           0
  mi_in1_pll_clk1"         TSrecord1_hdmi_i | HOLD        |     0.379ns|            |       0|           0
  n_clk_p / 2 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSrecord0_hdmi_in_clk_p = PERIOD TIMEGRP  | MINLOWPULSE |     7.000ns|     5.000ns|       0|           0
  "GRPrecord0_hdmi_in_clk_p" 12 ns HIGH     |             |            |            |        |            
       50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSrecord1_hdmi_in_clk_p = PERIOD TIMEGRP  | MINLOWPULSE |     7.000ns|     5.000ns|       0|           0
  "GRPrecord1_hdmi_in_clk_p" 12 ns HIGH     |             |            |            |        |            
       50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_pll_4_ = PERIOD TIMEGRP "h | SETUP       |     0.431ns|     8.478ns|       0|           0
  dmi2usbsoc_pll_4_"         TS_hdmi2usbsoc | HOLD        |     0.045ns|            |       0|           0
  _clk100b HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in0_pll_clk1 = PERIOD TIMEGRP "hd | SETUP       |     0.588ns|     5.412ns|       0|           0
  mi_in0_pll_clk1"         TSrecord0_hdmi_i | HOLD        |     0.404ns|            |       0|           0
  n_clk_p / 2 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_clk_pix_unbuffered  | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  = PERIOD TIMEGRP         "hdmi_out0_clock |             |            |            |        |            
  ing_clk_pix_unbuffered" TSbase50_clk HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in1_pll_clk2 = PERIOD TIMEGRP "hd | SETUP       |     1.341ns|    10.659ns|       0|           0
  mi_in1_pll_clk2"         TSrecord1_hdmi_i | HOLD        |     0.164ns|            |       0|           0
  n_clk_p HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_clk100b = PERIOD TIMEGRP " | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  hdmi2usbsoc_clk100b" TSclk100 HIGH        |             |            |            |        |            
    50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk1_0 = PERIOD | SETUP       |     2.337ns|     2.663ns|       0|           0
   TIMEGRP         "hdmi_out0_clocking_pll_ | HOLD        |     0.065ns|            |       0|           0
  clk1_0"         TS_hdmi_out0_clocking_clk |             |            |            |        |            
  _pix_unbuffered_0 / 2 HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk2_0 = PERIOD | SETUP       |     2.786ns|     7.214ns|       0|           0
   TIMEGRP         "hdmi_out0_clocking_pll_ | HOLD        |     0.201ns|            |       0|           0
  clk2_0"         TS_hdmi_out0_clocking_clk |             |            |            |        |            
  _pix_unbuffered_0 HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_pll_3_ = PERIOD TIMEGRP "h | MINPERIOD   |     3.270ns|     1.730ns|       0|           0
  dmi2usbsoc_pll_3_"         TS_hdmi2usbsoc |             |            |            |        |            
  _clk100b / 2 PHASE 2.91666667 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in0_pll_clk2 = PERIOD TIMEGRP "hd | SETUP       |     3.488ns|     8.512ns|       0|           0
  mi_in0_pll_clk2"         TSrecord0_hdmi_i | HOLD        |     0.133ns|            |       0|           0
  n_clk_p HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_base50_clk = PERIOD TIMEGRP "base50_cl | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
  k" TSclk100 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSclk100 = PERIOD TIMEGRP "GRPclk100" 10  | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
  ns HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSfx2_ifclk = PERIOD TIMEGRP "GRPfx2_ifcl | SETUP       |     5.141ns|    10.518ns|       0|           0
  k" 20.8 ns HIGH 50%                       | HOLD        |     0.185ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk1 = PERIOD T | MINPERIOD   |     8.270ns|     1.730ns|       0|           0
  IMEGRP "hdmi_out0_clocking_pll_clk1"      |             |            |            |        |            
      TS_hdmi_out0_clocking_clk_pix_unbuffe |             |            |            |        |            
  red / 2 HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSbase50_clk = PERIOD TIMEGRP "GRPbase50_ | MINLOWPULSE |    12.000ns|     8.000ns|       0|           0
  clk" 20 ns HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk2 = PERIOD T | MINPERIOD   |    16.876ns|     3.124ns|       0|           0
  IMEGRP "hdmi_out0_clocking_pll_clk2"      |             |            |            |        |            
      TS_hdmi_out0_clocking_clk_pix_unbuffe |             |            |            |        |            
  red HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk0_0 = PERIOD | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP         "hdmi_out0_clocking_pll_ |             |            |            |        |            
  clk0_0"         TS_hdmi_out0_clocking_clk |             |            |            |        |            
  _pix_unbuffered_0 / 10 HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks7_path" TIG              | SETUP       |         N/A|     8.580ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks8_path" TIG              | SETUP       |         N/A|    -1.687ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks9_path" TIG              | SETUP       |         N/A|     7.787ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks10_path" TIG             | SETUP       |         N/A|    -1.825ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_pll_0_ = PERIOD TIMEGRP "h | N/A         |         N/A|         N/A|     N/A|         N/A
  dmi2usbsoc_pll_0_"         TS_hdmi2usbsoc |             |            |            |        |            
  _clk100b / 4 HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks11_path" TIG             | MAXDELAY    |         N/A|     5.131ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks12_path" TIG             | SETUP       |         N/A|    12.442ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk0 = PERIOD T | N/A         |         N/A|         N/A|     N/A|         N/A
  IMEGRP "hdmi_out0_clocking_pll_clk0"      |             |            |            |        |            
      TS_hdmi_out0_clocking_clk_pix_unbuffe |             |            |            |        |            
  red / 10 HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in1_pll_clk0 = PERIOD TIMEGRP "hd | N/A         |         N/A|         N/A|     N/A|         N/A
  mi_in1_pll_clk0"         TSrecord1_hdmi_i |             |            |            |        |            
  n_clk_p / 10 HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in0_pll_clk0 = PERIOD TIMEGRP "hd | N/A         |         N/A|         N/A|     N/A|         N/A
  mi_in0_pll_clk0"         TSrecord0_hdmi_i |             |            |            |        |            
  n_clk_p / 10 HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TSbase50_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSbase50_clk                   |     20.000ns|      8.000ns|      5.000ns|            0|            0|            0|            0|
| TS_hdmi_out0_clocking_clk_pix_|     20.000ns|      5.000ns|      3.460ns|            0|            0|            0|            0|
| unbuffered                    |             |             |             |             |             |             |             |
|  TS_hdmi_out0_clocking_pll_clk|     10.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  1                            |             |             |             |             |             |             |             |
|  TS_hdmi_out0_clocking_pll_clk|      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  0                            |             |             |             |             |             |             |             |
|  TS_hdmi_out0_clocking_pll_clk|     20.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  2                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TSclk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSclk100                       |     10.000ns|      5.340ns|      9.956ns|            0|            0|            0|      4853107|
| TS_hdmi2usbsoc_clk100b        |     10.000ns|      3.334ns|      9.956ns|            0|            0|            0|      4824278|
|  TS_hdmi2usbsoc_pll_3_        |      5.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  TS_hdmi2usbsoc_pll_5_        |     20.000ns|     19.912ns|          N/A|            0|            0|      4821170|            0|
|  TS_hdmi2usbsoc_pll_0_        |      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_hdmi2usbsoc_pll_4_        |     10.000ns|      8.478ns|          N/A|            0|            0|         2753|            0|
|  TS_hdmi2usbsoc_pll_2_        |      5.000ns|      4.804ns|          N/A|            0|            0|          355|            0|
| TS_base50_clk                 |     10.000ns|      5.340ns|      7.214ns|            0|            0|            0|        28829|
|  TS_hdmi_out0_clocking_clk_pix|     10.000ns|      3.334ns|      7.214ns|            0|            0|            0|        28829|
|  _unbuffered_0                |             |             |             |             |             |             |             |
|   TS_hdmi_out0_clocking_pll_cl|      5.000ns|      2.663ns|          N/A|            0|            0|           30|            0|
|   k1_0                        |             |             |             |             |             |             |             |
|   TS_hdmi_out0_clocking_pll_cl|      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
|   k0_0                        |             |             |             |             |             |             |             |
|   TS_hdmi_out0_clocking_pll_cl|     10.000ns|      7.214ns|          N/A|            0|            0|        28799|            0|
|   k2_0                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TSrecord0_hdmi_in_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSrecord0_hdmi_in_clk_p        |     12.000ns|      5.000ns|     10.824ns|            0|            0|            0|        13834|
| TS_hdmi_in0_pll_clk1          |      6.000ns|      5.412ns|          N/A|            0|            0|         1698|            0|
| TS_hdmi_in0_pll_clk0          |      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_hdmi_in0_pll_clk2          |     12.000ns|      8.512ns|          N/A|            0|            0|        12136|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TSrecord1_hdmi_in_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSrecord1_hdmi_in_clk_p        |     12.000ns|      5.000ns|     11.584ns|            0|            0|            0|        13627|
| TS_hdmi_in1_pll_clk1          |      6.000ns|      5.792ns|          N/A|            0|            0|         1698|            0|
| TS_hdmi_in1_pll_clk0          |      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_hdmi_in1_pll_clk2          |     12.000ns|     10.659ns|          N/A|            0|            0|        11929|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 16 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 5 mins 52 secs 
Total CPU time to PAR completion: 6 mins 6 secs 

Peak Memory Usage:  1050 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 1

Writing design to file opsis_hdmi2usb-hdmi2usbsoc-opsis.ncd



PAR done!
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx45t.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3
Opened constraints file opsis_hdmi2usb-hdmi2usbsoc-opsis.pcf.

Sun Nov 15 13:47:46 2015

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "opsis_hdmi2usb-hdmi2usbsoc-opsis.bit".
Saving bit stream in "opsis_hdmi2usb-hdmi2usbsoc-opsis.bin".
Bitstream generation is complete.
                __  ___  _   ____     _____
               /  |/  / (_) / __/__  / ___/
              / /|_/ / / / _\ \/ _ \/ /__
             /_/  /_/ /_/ /___/\___/\___/

a high performance and small footprint SoC based on Migen

====== Building for: ======
Platform:  opsis
Target:    opsis_hdmi2usb
Subtarget: HDMI2USBSoC
CPU type:  lm32
===========================
