Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jul 12 13:22:55 2021
| Host         : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu2cgsfvc784-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 12931 |     0 |     47232 | 27.38 |
|   LUT as Logic             | 12568 |     0 |     47232 | 26.61 |
|   LUT as Memory            |   363 |     0 |     28800 |  1.26 |
|     LUT as Distributed RAM |    64 |     0 |           |       |
|     LUT as Shift Register  |   299 |     0 |           |       |
| CLB Registers              | 15674 |     0 |     94464 | 16.59 |
|   Register as Flip Flop    | 15674 |     0 |     94464 | 16.59 |
|   Register as Latch        |     0 |     0 |     94464 |  0.00 |
| CARRY8                     |   524 |     0 |      8820 |  5.94 |
| F7 Muxes                   |   114 |     0 |     35280 |  0.32 |
| F8 Muxes                   |    33 |     0 |     17640 |  0.19 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 83    |          Yes |           - |          Set |
| 222   |          Yes |           - |        Reset |
| 276   |          Yes |         Set |            - |
| 15093 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  2924 |     0 |      8820 | 33.15 |
|   CLBL                                     |  1834 |     0 |           |       |
|   CLBM                                     |  1090 |     0 |           |       |
| LUT as Logic                               | 12568 |     0 |     47232 | 26.61 |
|   using O5 output only                     |   311 |       |           |       |
|   using O6 output only                     |  9396 |       |           |       |
|   using O5 and O6                          |  2861 |       |           |       |
| LUT as Memory                              |   363 |     0 |     28800 |  1.26 |
|   LUT as Distributed RAM                   |    64 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |    64 |       |           |       |
|   LUT as Shift Register                    |   299 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   182 |       |           |       |
|     using O5 and O6                        |   117 |       |           |       |
| CLB Registers                              | 15674 |     0 |     94464 | 16.59 |
|   Register driven from within the CLB      |  7876 |       |           |       |
|   Register driven from outside the CLB     |  7798 |       |           |       |
|     LUT in front of the register is unused |  5197 |       |           |       |
|     LUT in front of the register is used   |  2601 |       |           |       |
| Unique Control Sets                        |   788 |       |     17640 |  4.47 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   54 |     0 |       150 | 36.00 |
|   RAMB36/FIFO*    |   44 |     0 |       150 | 29.33 |
|     RAMB36E2 only |   44 |       |           |       |
|   RAMB18          |   20 |     0 |       300 |  6.67 |
|     RAMB18E2 only |   20 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   15 |     0 |       240 |  6.25 |
|   DSP48E2 only |   15 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    9 |     9 |       252 |  3.57 |
| HPIOB_M          |    3 |     3 |        72 |  4.17 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    3 |     3 |        72 |  4.17 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    1 |     1 |        48 |  2.08 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HDIOB_S          |    2 |     2 |        48 |  4.17 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    2 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    3 |     3 |        72 |  4.17 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    1 |     0 |        24 |  4.17 |
| BITSLICE_RX_TX   |    3 |     3 |       156 |  1.92 |
|   RX_BITSLICE    |    3 |     3 |           |       |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |       196 |  2.55 |
|   BUFGCE             |    3 |     0 |        88 |  3.41 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    2 |     0 |        72 |  2.78 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    1 |     0 |         6 | 16.67 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 15093 |            Register |
| LUT6             |  4709 |                 CLB |
| LUT2             |  2859 |                 CLB |
| LUT3             |  2557 |                 CLB |
| LUT5             |  2484 |                 CLB |
| LUT4             |  2397 |                 CLB |
| CARRY8           |   524 |                 CLB |
| LUT1             |   423 |                 CLB |
| SRL16E           |   335 |                 CLB |
| FDSE             |   276 |            Register |
| FDCE             |   222 |            Register |
| MUXF7            |   114 |                 CLB |
| RAMD32           |   112 |                 CLB |
| FDPE             |    83 |            Register |
| SRLC32E          |    81 |                 CLB |
| RAMB36E2         |    44 |           Block Ram |
| MUXF8            |    33 |                 CLB |
| RAMB18E2         |    20 |           Block Ram |
| RAMS32           |    16 |                 CLB |
| DSP48E2          |    15 |          Arithmetic |
| IBUFCTRL         |     6 |              Others |
| RX_BITSLICE      |     3 |                 I/O |
| OBUFT            |     3 |                 I/O |
| INBUF            |     3 |                 I/O |
| DPHY_DIFFINBUF   |     3 |              Others |
| BUFGCE           |     3 |               Clock |
| BUFG_PS          |     2 |               Clock |
| PS8              |     1 |            Advanced |
| PLLE4_ADV        |     1 |               Clock |
| BITSLICE_CONTROL |     1 |                 I/O |
+------------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0       |    1 |
| design_1_xbar_0                    |    1 |
| design_1_v_gamma_lut_0_0           |    1 |
| design_1_v_demosaic_0_0            |    1 |
| design_1_proc_sys_reset_150M_0     |    1 |
| design_1_mipi_csi2_rx_subsyst_0_0  |    1 |
| design_1_edge_canny_detector_0_0   |    1 |
| design_1_cpu_reg_v1_0_0_0          |    1 |
| design_1_axis_subset_converter_0_1 |    1 |
| design_1_axis_subset_converter_0_0 |    1 |
| design_1_axi_vdma_0_0              |    1 |
| design_1_auto_us_0                 |    1 |
| design_1_auto_pc_0                 |    1 |
| bd_d10d_xbar_0                     |    1 |
| bd_d10d_vfb_0_0                    |    1 |
| bd_d10d_rx_0                       |    1 |
| bd_d10d_r_sync_0                   |    1 |
| bd_d10d_phy_0                      |    1 |
+------------------------------------+------+


