Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 27 19:41:19 2019
| Host         : DESKTOP-S201MJR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mlp_control_sets_placed.rpt
| Design       : mlp
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   664 |
| Unused register locations in slices containing registers |   542 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |           14 |
|     10 |            4 |
|     14 |            2 |
|    16+ |          644 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           16724 |         2095 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2952 |          693 |
| Yes          | No                    | No                     |          123868 |        18489 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           17890 |         2625 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                                       Enable Signal                                                      |                          Set/Reset Signal                          | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
|  ap_clk      | sigmoid_activation_L_1_U0/reg_3988                                                                                       |                                                                    |                4 |              8 |
|  ap_clk      | sigmoid_activation_L_1_U0/reg_3989                                                                                       |                                                                    |                4 |              8 |
|  ap_clk      | sigmoid_activation_L_1_U0/reg_3982                                                                                       |                                                                    |                4 |              8 |
|  ap_clk      | mvprod_layer_2_U0/m1_reg_12840                                                                                           | mvprod_layer_2_U0/m1_reg_1284                                      |                1 |              8 |
|  ap_clk      | sigmoid_activation_L_1_U0/reg_3983                                                                                       |                                                                    |                4 |              8 |
|  ap_clk      | sigmoid_activation_L_1_U0/reg_3985                                                                                       |                                                                    |                4 |              8 |
|  ap_clk      | tmp_U/E[0]                                                                                                               | ap_rst                                                             |                3 |              8 |
|  ap_clk      | sigmoid_activation_L_1_U0/reg_39810                                                                                      |                                                                    |                3 |              8 |
|  ap_clk      | sigmoid_activation_L_1_U0/reg_39811                                                                                      |                                                                    |                4 |              8 |
|  ap_clk      | sigmoid_activation_L_1_U0/reg_3986                                                                                       |                                                                    |                4 |              8 |
|  ap_clk      | sigmoid_activation_L_1_U0/reg_39812                                                                                      |                                                                    |                3 |              8 |
|  ap_clk      | sigmoid_activation_L_1_U0/reg_3987                                                                                       |                                                                    |                4 |              8 |
|  ap_clk      | classify_U0/ap_return_preg[3]_i_1_n_0                                                                                    | ap_rst                                                             |                1 |              8 |
|  ap_clk      | sigmoid_activation_L_1_U0/reg_3984                                                                                       |                                                                    |                3 |              8 |
|  ap_clk      | classify_U0/ap_enable_reg_pp0_iter1_i_1__1_n_0                                                                           | ap_rst                                                             |                1 |             10 |
|  ap_clk      | mvprod_layer_1_U0/m_reg_462480                                                                                           |                                                                    |                1 |             10 |
|  ap_clk      | mvprod_layer_1_U0/m1_reg_128130                                                                                          | mvprod_layer_1_U0/m1_reg_12813                                     |                1 |             10 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage25                                                                                  | ap_rst                                                             |                1 |             10 |
|  ap_clk      | mvprod_layer_2_U0/phi_mul_reg_5500                                                                                       | mvprod_layer_2_U0/phi_mul_reg_550                                  |                1 |             14 |
|  ap_clk      | mvprod_layer_2_U0/next_mul_reg_37070                                                                                     |                                                                    |                1 |             14 |
|  ap_clk      | tmp_U/U_fifo_w4_d2_A_ram/shiftReg_ce                                                                                     |                                                                    |                1 |             16 |
|  ap_clk      | classify_U0/shiftReg_ce                                                                                                  |                                                                    |                3 |             16 |
|  ap_clk      |                                                                                                                          | sigmoid_activation_L_U0/ap_sync_reg_channel_write_L2_out_activ_9_V |                5 |             20 |
|  ap_clk      | sigmoid_activation_L_1_U0/E[0]                                                                                           |                                                                    |                6 |             34 |
|  ap_clk      | mvprod_layer_1_U0/reg_197400                                                                                             |                                                                    |                5 |             34 |
|  ap_clk      | mvprod_layer_1_U0/p_Val2_16_399_reg_461330                                                                               |                                                                    |                4 |             34 |
|  ap_clk      | mvprod_layer_1_U0/p_0_in                                                                                                 |                                                                    |                5 |             34 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage13                                                                          | sigmoid_activation_L_1_U0/p_Val2_12_16_reg_3209                    |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage7_repN                                                                      |                                                                    |                5 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage12                                                                          | sigmoid_activation_L_1_U0/p_Val2_12_13_reg_3134                    |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage12                                                                          | sigmoid_activation_L_1_U0/p_Val2_12_14_reg_3140                    |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage7_repN_5                                                                    | sigmoid_activation_L_1_U0/p_Val2_12_4_reg_2764                     |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage8                                                                           | sigmoid_activation_L_1_U0/p_Val2_12_6_reg_2838                     |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage8                                                                           | sigmoid_activation_L_1_U0/p_Val2_12_7_reg_2844                     |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/p_1_in                                                                                         |                                                                    |                6 |             36 |
|  ap_clk      | L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/buf_ce1[0]_4                   |                                                                    |               10 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage7_repN_2                                                                    | sigmoid_activation_L_1_U0/p_Val2_12_5_reg_2770                     |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/p_Val2_12_17_reg_32670                                                                         | sigmoid_activation_L_1_U0/p_Val2_12_18_reg_3273                    |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/reg_3980                                                                                       |                                                                    |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/p_Val2_12_17_reg_32670                                                                         | sigmoid_activation_L_1_U0/p_Val2_12_17_reg_3267                    |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage9_repN_3                                                                    | sigmoid_activation_L_1_U0/p_Val2_12_9_reg_2918                     |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage9_repN_1                                                                    |                                                                    |                7 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage9_repN_4                                                                    |                                                                    |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage9_repN_2                                                                    | sigmoid_activation_L_1_U0/p_Val2_12_8_reg_2912                     |                6 |             36 |
|  ap_clk      | mvprod_layer_1_U0/input_0_0_V_read4_1_reg_67981                                                                          |                                                                    |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage10_repN_1                                                                   |                                                                    |                8 |             36 |
|  ap_clk      | mvprod_layer_1_U0/phi_mul2_reg_67660                                                                                     | mvprod_layer_1_U0/phi_mul2_reg_6766                                |                5 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage10_repN                                                                     |                                                                    |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage10_repN                                                                     | sigmoid_activation_L_1_U0/p_Val2_12_10_reg_2992                    |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage10_repN_5                                                                   | sigmoid_activation_L_1_U0/p_Val2_12_s_reg_2986                     |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage6_repN_4                                                                    | sigmoid_activation_L_1_U0/p_Val2_12_2_reg_2690                     |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage6_repN                                                                      |                                                                    |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage6_repN                                                                      | sigmoid_activation_L_1_U0/p_Val2_12_3_reg_2696                     |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage6_repN_2                                                                    |                                                                    |                5 |             36 |
|  ap_clk      | sigmoid_activation_L_U0/ap_CS_fsm_pp0_stage3                                                                             | sigmoid_activation_L_U0/p_Val2_6_8_reg_1441                        |                5 |             36 |
|  ap_clk      | mvprod_layer_2_U0/E[0]                                                                                                   |                                                                    |               12 |             36 |
|  ap_clk      | mvprod_layer_2_U0/q0_reg[17][0]                                                                                          |                                                                    |               11 |             36 |
|  ap_clk      | sigmoid_activation_L_U0/ap_CS_fsm_pp0_stage1                                                                             | sigmoid_activation_L_U0/p_Val2_6_5_reg_1383                        |                5 |             36 |
|  ap_clk      | sigmoid_activation_L_U0/ap_CS_fsm_pp0_stage1                                                                             | sigmoid_activation_L_U0/p_Val2_6_4_reg_1377                        |                5 |             36 |
|  ap_clk      | sigmoid_activation_L_U0/ap_CS_fsm_pp0_stage3                                                                             | sigmoid_activation_L_U0/p_Val2_6_9_reg_1447                        |                5 |             36 |
|  ap_clk      | sigmoid_activation_L_U0/ap_block_pp0_stage5_11001                                                                        | sigmoid_activation_L_U0/p_Val2_6_1_reg_1255                        |                5 |             36 |
|  ap_clk      | sigmoid_activation_L_U0/ap_block_pp0_stage5_11001                                                                        | sigmoid_activation_L_U0/p_Val2_6_reg_1249                          |                5 |             36 |
|  ap_clk      | sigmoid_activation_L_U0/ap_CS_fsm_pp0_stage2                                                                             | sigmoid_activation_L_U0/p_Val2_6_6_reg_1409                        |                5 |             36 |
|  ap_clk      | sigmoid_activation_L_U0/ap_CS_fsm_pp0_stage2                                                                             | sigmoid_activation_L_U0/p_Val2_6_7_reg_1415                        |                5 |             36 |
|  ap_clk      | sigmoid_activation_L_U0/p_Val2_6_2_reg_13230                                                                             | sigmoid_activation_L_U0/p_Val2_6_2_reg_1323                        |                5 |             36 |
|  ap_clk      | sigmoid_activation_L_U0/p_Val2_6_2_reg_13230                                                                             | sigmoid_activation_L_U0/p_Val2_6_3_reg_1329                        |                5 |             36 |
|  ap_clk      | sigmoid_activation_L_U0/q1_reg[17]_0[0]                                                                                  |                                                                    |                5 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_NS_fsm[6]                                                                                   | sigmoid_activation_L_1_U0/p_Val2_12_1_reg_2622                     |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_NS_fsm[6]                                                                                   | sigmoid_activation_L_1_U0/p_Val2_3_reg_2616                        |                6 |             36 |
|  ap_clk      | L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q1[17]_i_1__0_n_0              |                                                                    |                8 |             36 |
|  ap_clk      | L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/buf_ce0[1]_2                   |                                                                    |                9 |             36 |
|  ap_clk      | L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/buf_ce0[0]_3                   |                                                                    |               10 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage11_repN_2                                                                   |                                                                    |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage11                                                                          | sigmoid_activation_L_1_U0/p_Val2_12_11_reg_3060                    |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_U0/q1_reg[17][0]                                                                                    |                                                                    |                5 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage11_repN_2                                                                   | sigmoid_activation_L_1_U0/p_Val2_12_12_reg_3066                    |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage1                                                                           | sigmoid_activation_L_1_U0/p_Val2_12_19_reg_3310                    |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage1                                                                           | sigmoid_activation_L_1_U0/p_Val2_12_20_reg_3316                    |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage11_repN_1                                                                   |                                                                    |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage2                                                                           | sigmoid_activation_L_1_U0/p_Val2_12_21_reg_3342                    |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage2                                                                           | sigmoid_activation_L_1_U0/p_Val2_12_22_reg_3348                    |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage3                                                                           | sigmoid_activation_L_1_U0/p_Val2_12_23_reg_3369                    |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage7_repN_3                                                                    |                                                                    |                6 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage13                                                                          | sigmoid_activation_L_1_U0/p_Val2_12_15_reg_3203                    |                6 |             36 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage12                                                                                  |                                                                    |                6 |             38 |
|  ap_clk      | mvprod_layer_2_U0/p_Val2_14_15_reg_36770                                                                                 |                                                                    |                4 |             38 |
|  ap_clk      |                                                                                                                          | sigmoid_activation_L_1_U0/ap_sync_reg_channel_write_L1_activ_9_V   |               16 |             50 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage1                                                                                   |                                                                    |                6 |             50 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage0                                                                                   |                                                                    |               10 |             50 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage8                                                                                   |                                                                    |               11 |             50 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage2                                                                                   |                                                                    |                6 |             50 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage9                                                                                   |                                                                    |                7 |             50 |
|  ap_clk      |                                                                                                                          | add_bias_pre_L2_U0/ap_sync_reg_channel_write_L2_bias_added_9_V     |               16 |             50 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm[7]_i_1_n_0                                                                                   |                                                                    |                7 |             50 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage7                                                                                   |                                                                    |                7 |             50 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage6                                                                                   |                                                                    |                9 |             50 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage11                                                                                  |                                                                    |                7 |             52 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage4                                                                                   |                                                                    |               10 |             52 |
|  ap_clk      | sigmoid_activation_L_1_U0/reg_4220                                                                                       |                                                                    |                9 |             56 |
|  ap_clk      | sigmoid_activation_L_1_U0/reg_4140                                                                                       |                                                                    |                8 |             56 |
|  ap_clk      | sigmoid_activation_L_1_U0/reg_4020                                                                                       |                                                                    |                9 |             56 |
|  ap_clk      | sigmoid_activation_L_1_U0/reg_4300                                                                                       |                                                                    |               10 |             56 |
|  ap_clk      | sigmoid_activation_L_U0/reg_2314                                                                                         |                                                                    |               11 |             64 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage10                                                                                  |                                                                    |                9 |             66 |
|  ap_clk      | sigmoid_activation_L_U0/reg_2313                                                                                         |                                                                    |                9 |             68 |
|  ap_clk      | sigmoid_activation_L_U0/reg_2312                                                                                         |                                                                    |               12 |             68 |
|  ap_clk      | sigmoid_activation_L_U0/reg_23146_out                                                                                    |                                                                    |               11 |             68 |
|  ap_clk      | sigmoid_activation_L_U0/sigmoid_activation_L_U0_ap_ready                                                                 |                                                                    |               11 |             68 |
|  ap_clk      | bias_added_0_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_0_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_0_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_0_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_0_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               19 |             72 |
|  ap_clk      | bias_added_0_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_0_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_0_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_0_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_0_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_0_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_0_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_0_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |                9 |             72 |
|  ap_clk      | bias_added_0_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_0_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_0_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_0_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_0_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_10_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_10_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_10_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_10_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_10_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_10_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_10_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |                8 |             72 |
|  ap_clk      | bias_added_10_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_10_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               15 |             72 |
|  ap_clk      | bias_added_10_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_10_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_10_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_10_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_10_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_10_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_10_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               14 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[0]                                                                                              |                                                                    |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[17]                                                                                             |                                                                    |                5 |             72 |
|  ap_clk      | L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__0_i_1__0_n_0 |                                                                    |                5 |             72 |
|  ap_clk      | L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0_i_2__0_n_0    |                                                                    |                5 |             72 |
|  ap_clk      | bias_added_9_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               10 |             72 |
|  ap_clk      | mvprod_layer_2_U0/p_0_in_1                                                                                               |                                                                    |                5 |             72 |
|  ap_clk      | mvprod_layer_2_U0/p_0_in                                                                                                 |                                                                    |                5 |             72 |
|  ap_clk      | sigmoid_activation_L_U0/ap_CS_fsm_pp0_stage1                                                                             |                                                                    |               13 |             72 |
|  ap_clk      | sigmoid_activation_L_U0/ap_CS_fsm_pp0_stage3                                                                             |                                                                    |               12 |             72 |
|  ap_clk      | sigmoid_activation_L_U0/ap_CS_fsm_pp0_stage2                                                                             |                                                                    |               13 |             72 |
|  ap_clk      | sigmoid_activation_L_U0/p_Val2_6_2_reg_13230                                                                             |                                                                    |               14 |             72 |
|  ap_clk      | sigmoid_activation_L_U0/shiftReg_ce_7                                                                                    |                                                                    |               10 |             72 |
|  ap_clk      | sigmoid_activation_L_U0/shiftReg_ce_8                                                                                    |                                                                    |               12 |             72 |
|  ap_clk      | sigmoid_activation_L_U0/shiftReg_ce_0                                                                                    |                                                                    |               11 |             72 |
|  ap_clk      | sigmoid_activation_L_U0/shiftReg_ce_5                                                                                    |                                                                    |                8 |             72 |
|  ap_clk      | sigmoid_activation_L_U0/shiftReg_ce                                                                                      |                                                                    |                8 |             72 |
|  ap_clk      | sigmoid_activation_L_U0/shiftReg_ce_1                                                                                    |                                                                    |                9 |             72 |
|  ap_clk      | sigmoid_activation_L_U0/shiftReg_ce_2                                                                                    |                                                                    |                8 |             72 |
|  ap_clk      | sigmoid_activation_L_U0/shiftReg_ce_3                                                                                    |                                                                    |               11 |             72 |
|  ap_clk      | sigmoid_activation_L_U0/shiftReg_ce_4                                                                                    |                                                                    |                9 |             72 |
|  ap_clk      | sigmoid_activation_L_U0/shiftReg_ce_6                                                                                    |                                                                    |               11 |             72 |
|  ap_clk      | sigmoid_activation_L_U0/tmp_4_reg_1187_reg_i_1_n_0                                                                       |                                                                    |               10 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage1                                                                           |                                                                    |               12 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage2                                                                           |                                                                    |               13 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage3                                                                           |                                                                    |               12 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage13                                                                          |                                                                    |               12 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage12                                                                          |                                                                    |               11 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage8                                                                           |                                                                    |               13 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/p_Val2_12_17_reg_32670                                                                         |                                                                    |               11 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_22[0]                                                                        |                                                                    |               10 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_23[0]                                                                        |                                                                    |               13 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_17[0]                                                                        |                                                                    |                7 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0][0]                                                                           |                                                                    |               14 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_10[0]                                                                        |                                                                    |               14 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_12[0]                                                                        |                                                                    |               11 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_14[0]                                                                        |                                                                    |               12 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_16[0]                                                                        |                                                                    |               10 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_19[0]                                                                        |                                                                    |                9 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_2[0]                                                                         |                                                                    |                7 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_13[0]                                                                        |                                                                    |               12 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_1[0]                                                                         |                                                                    |                8 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_20[0]                                                                        |                                                                    |               11 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_21[0]                                                                        |                                                                    |               14 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_15[0]                                                                        |                                                                    |                7 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_18[0]                                                                        |                                                                    |                8 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_11[0]                                                                        |                                                                    |                7 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_5[0]                                                                         |                                                                    |               12 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_9[0]                                                                         |                                                                    |               10 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_8[0]                                                                         |                                                                    |               11 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_24[0]                                                                        |                                                                    |               19 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_4[0]                                                                         |                                                                    |               12 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_7[0]                                                                         |                                                                    |               12 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_3[0]                                                                         |                                                                    |               13 |             72 |
|  ap_clk      | sigmoid_activation_L_1_U0/SRL_SIG_reg[1][0]_6[0]                                                                         |                                                                    |               19 |             72 |
|  ap_clk      | bias_added_10_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_10_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               15 |             72 |
|  ap_clk      | bias_added_10_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_10_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               17 |             72 |
|  ap_clk      | bias_added_10_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_12_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_12_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_12_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |                7 |             72 |
|  ap_clk      | bias_added_12_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_12_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_12_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_12_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               16 |             72 |
|  ap_clk      | bias_added_12_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_12_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_2_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_1_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |                8 |             72 |
|  ap_clk      | bias_added_1_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_1_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_1_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_1_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_1_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_1_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_2_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               13 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/E[0]                                                                                                  |                                                                    |               10 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/SRL_SIG_reg[1][0]_8[0]                                                                                |                                                                    |               16 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/SRL_SIG_reg[1][0]_7[0]                                                                                |                                                                    |               11 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/SRL_SIG_reg[1][0][0]                                                                                  |                                                                    |               10 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/SRL_SIG_reg[1][0]_2[0]                                                                                |                                                                    |               11 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/SRL_SIG_reg[1][0]_5[0]                                                                                |                                                                    |               12 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/SRL_SIG_reg[1][0]_0[0]                                                                                |                                                                    |               12 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/SRL_SIG_reg[1][0]_3[0]                                                                                |                                                                    |               13 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/SRL_SIG_reg[1][0]_6[0]                                                                                |                                                                    |               11 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/SRL_SIG_reg[1][0]_9[0]                                                                                |                                                                    |               11 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/SRL_SIG_reg[1][0]_1[0]                                                                                |                                                                    |               13 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/SRL_SIG_reg[1][0]_4[0]                                                                                |                                                                    |               15 |             72 |
|  ap_clk      | bias_added_10_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               13 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/E[0]                                                                                                  |                                                                    |               10 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_2[0]                                                                                |                                                                    |                9 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_4[0]                                                                                |                                                                    |               11 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_7[0]                                                                                |                                                                    |               16 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_1[0]                                                                                |                                                                    |                9 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_12[0]                                                                               |                                                                    |               10 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_22[0]                                                                               |                                                                    |               13 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_6[0]                                                                                |                                                                    |               11 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_14[0]                                                                               |                                                                    |                9 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_3[0]                                                                                |                                                                    |               10 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_15[0]                                                                               |                                                                    |               14 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_0[0]                                                                                |                                                                    |               10 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_11[0]                                                                               |                                                                    |               12 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_16[0]                                                                               |                                                                    |                9 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_17[0]                                                                               |                                                                    |               13 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_13[0]                                                                               |                                                                    |               10 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_19[0]                                                                               |                                                                    |               10 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_21[0]                                                                               |                                                                    |               12 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_18[0]                                                                               |                                                                    |               10 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_23[0]                                                                               |                                                                    |               15 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_10[0]                                                                               |                                                                    |               10 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_5[0]                                                                                |                                                                    |               15 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_8[0]                                                                                |                                                                    |                9 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_9[0]                                                                                |                                                                    |               13 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/SRL_SIG_reg[1][0]_20[0]                                                                               |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_11_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_11_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_11_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_11_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_11_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_11_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_11_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               15 |             72 |
|  ap_clk      | bias_added_11_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_11_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               15 |             72 |
|  ap_clk      | bias_added_11_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_11_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_11_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_12_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_12_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_12_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_11_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_11_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_11_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_11_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_11_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_10_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_10_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_10_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_10_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |                8 |             72 |
|  ap_clk      | bias_added_12_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_12_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_12_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_12_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_12_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_12_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               15 |             72 |
|  ap_clk      | bias_added_12_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               15 |             72 |
|  ap_clk      | bias_added_12_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_12_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_11_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               15 |             72 |
|  ap_clk      | bias_added_11_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_11_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_11_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_11_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_11_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_11_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_11_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_11_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_14_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_14_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_14_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_14_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_14_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |                9 |             72 |
|  ap_clk      | bias_added_14_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_12_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_12_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |                9 |             72 |
|  ap_clk      | bias_added_12_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_12_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_12_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               15 |             72 |
|  ap_clk      | bias_added_13_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               15 |             72 |
|  ap_clk      | bias_added_13_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_13_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_13_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_13_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_13_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_13_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_13_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_13_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_8_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_8_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_8_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_8_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_8_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_8_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_8_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |                9 |             72 |
|  ap_clk      | bias_added_8_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_8_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_13_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_13_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_13_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               15 |             72 |
|  ap_clk      | bias_added_13_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_13_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_13_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_13_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_13_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               17 |             72 |
|  ap_clk      | bias_added_1_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_1_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               15 |             72 |
|  ap_clk      | bias_added_1_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_1_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_1_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_13_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_13_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_13_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_13_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_13_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_13_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_13_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_13_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_14_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_14_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_14_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_14_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_14_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_14_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |                9 |             72 |
|  ap_clk      | bias_added_14_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_1_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_1_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_1_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |                6 |             72 |
|  ap_clk      | bias_added_1_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_1_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_1_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_1_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |                5 |             72 |
|  ap_clk      | bias_added_1_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_1_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_1_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_1_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_1_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               16 |             72 |
|  ap_clk      | bias_added_15_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_15_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_15_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_15_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_1_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_1_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_14_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_14_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               15 |             72 |
|  ap_clk      | bias_added_15_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_15_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                     |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_15_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_15_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_15_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_15_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_15_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_4_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_4_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_4_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_4_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_4_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_5_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |                9 |             72 |
|  ap_clk      | bias_added_4_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_4_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_4_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_5_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_4_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_4_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_4_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_4_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               15 |             72 |
|  ap_clk      | bias_added_4_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_4_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_4_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_4_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               15 |             72 |
|  ap_clk      | bias_added_4_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_3_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_3_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_3_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_3_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_3_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_3_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_3_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_3_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_3_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_3_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_3_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_3_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_3_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_3_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_3_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_3_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_3_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_3_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_3_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_3_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_3_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_3_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_3_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_2_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_2_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_2_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_2_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_2_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_2_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_2_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_2_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_2_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_2_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_2_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_2_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_2_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_2_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |                9 |             72 |
|  ap_clk      | bias_added_2_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_2_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_2_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_2_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_2_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_2_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_2_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_2_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_2_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_2_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_3_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_3_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_3_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_4_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               15 |             72 |
|  ap_clk      | bias_added_4_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_4_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_4_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_4_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_4_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_4_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_4_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_4_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_8_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_8_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_8_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_8_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_8_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_8_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |                9 |             72 |
|  ap_clk      | bias_added_8_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_8_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_8_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_8_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_8_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_8_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_8_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_8_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_7_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_7_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_7_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_8_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_7_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |                9 |             72 |
|  ap_clk      | bias_added_8_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_7_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_7_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_7_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |                9 |             72 |
|  ap_clk      | bias_added_7_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_7_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_7_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_7_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_7_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_7_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_7_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |                9 |             72 |
|  ap_clk      | bias_added_7_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_7_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_7_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_6_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_6_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_6_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |                9 |             72 |
|  ap_clk      | bias_added_7_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_7_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               15 |             72 |
|  ap_clk      | bias_added_7_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               16 |             72 |
|  ap_clk      | bias_added_7_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_7_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_7_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_6_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_7_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_7_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_7_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_5_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_5_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               17 |             72 |
|  ap_clk      | bias_added_5_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_5_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               15 |             72 |
|  ap_clk      | bias_added_5_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_5_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_5_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_5_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_5_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_5_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_5_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |                9 |             72 |
|  ap_clk      | bias_added_5_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_5_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_5_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_5_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               20 |             72 |
|  ap_clk      | bias_added_5_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_5_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_5_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               16 |             72 |
|  ap_clk      | bias_added_5_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               18 |             72 |
|  ap_clk      | bias_added_5_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_5_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_5_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_5_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_6_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_5_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_6_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_6_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_6_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_6_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |                9 |             72 |
|  ap_clk      | bias_added_6_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_6_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_6_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_6_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_6_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_6_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_6_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               20 |             72 |
|  ap_clk      | bias_added_6_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_6_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_6_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_6_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               16 |             72 |
|  ap_clk      | bias_added_6_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_6_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_6_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               18 |             72 |
|  ap_clk      | bias_added_6_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_6_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_8_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_9_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_9_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_9_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_9_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_9_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_9_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_9_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_9_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_9_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |                9 |             72 |
|  ap_clk      | bias_added_9_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_9_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |                9 |             72 |
|  ap_clk      | bias_added_9_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_6_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_9_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               14 |             72 |
|  ap_clk      | bias_added_9_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_9_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_9_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_9_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_9_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_9_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_9_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |                9 |             72 |
|  ap_clk      | bias_added_9_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_9_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_9_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               13 |             72 |
|  ap_clk      | bias_added_9_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_9_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                       |                                                                    |               12 |             72 |
|  ap_clk      | bias_added_0_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               10 |             72 |
|  ap_clk      | bias_added_0_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |                6 |             72 |
|  ap_clk      | bias_added_0_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               11 |             72 |
|  ap_clk      | bias_added_0_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               15 |             72 |
|  ap_clk      | bias_added_0_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |                9 |             72 |
|  ap_clk      | bias_added_0_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               15 |             72 |
|  ap_clk      | bias_added_0_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                                      |                                                                    |               12 |             72 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage3                                                                                   |                                                                    |               15 |             86 |
|  ap_clk      | sigmoid_activation_L_U0/ap_return_0_preg_reg[17]_0                                                                       | ap_rst                                                             |               55 |            360 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage2                                                                                   |                                                                    |               57 |            374 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_75_reg_43104_reg[19]                 |                                                                    |               56 |            476 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_73_reg_42909_reg[19]                 |                                                                    |               48 |            476 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_278_reg_44344_reg[19]                |                                                                    |               61 |            544 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_347_reg_45349_reg[19]                |                                                                    |               50 |            544 |
|  ap_clk      | mvprod_layer_1_U0/ap_enable_reg_pp0_iter1_reg_fret__0_n_0                                                                |                                                                    |               58 |            544 |
|  ap_clk      | mvprod_layer_1_U0/ap_enable_reg_pp0_iter1_reg_fret_n_0                                                                   |                                                                    |               53 |            544 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_211_reg_43349_reg[19]                |                                                                    |               64 |            544 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_255_reg_44064_reg[19]                |                                                                    |               60 |            544 |
|  ap_clk      | mvprod_layer_1_U0/p_Val2_16_319_reg_450440                                                                               |                                                                    |               64 |            544 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_223_reg_43574_reg[19]                |                                                                    |               75 |            544 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_252_reg_43884_reg[19]                |                                                                    |               65 |            544 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_310_reg_44834_reg[19]                |                                                                    |               58 |            544 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_293_reg_44584_reg[19]                |                                                                    |               57 |            544 |
|  ap_clk      | mvprod_layer_1_U0/reg_196760                                                                                             |                                                                    |              127 |            576 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/next_mul3_reg_45534_reg[0]                     |                                                                    |               75 |            580 |
|  ap_clk      | classify_U0/ap_enable_reg_pp0_iter1_i_1__1_n_0                                                                           |                                                                    |              103 |            746 |
|  ap_clk      |                                                                                                                          | add_bias_pre_L1_U0/ap_sync_reg_channel_write_bias_added_9_9_V      |              210 |            800 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_return_0_preg[17]_i_1__0_n_0                                                                | ap_rst                                                             |              120 |            866 |
|  ap_clk      | add_bias_pre_L2_U0/add_bias_pre_L2_U0_ap_ready                                                                           | ap_rst                                                             |              155 |            900 |
|  ap_clk      | mvprod_layer_2_U0/input_0_V_read3_rew_reg_5821                                                                           |                                                                    |              139 |            902 |
|  ap_clk      | mvprod_layer_2_U0/mlp_mul_18s_18s_3dEe_U508/mlp_mul_18s_18s_3dEe_MulnS_1_U/input_0_V_read3_phi_reg_9720                  |                                                                    |              129 |            902 |
|  ap_clk      | mvprod_layer_2_U0/mlp_mul_18s_18s_3dEe_U508/mlp_mul_18s_18s_3dEe_MulnS_1_U/ap_condition_220                              |                                                                    |              187 |            902 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage13                                                                                  |                                                                    |              110 |            968 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage14                                                                                  |                                                                    |              113 |            968 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage15                                                                                  |                                                                    |              111 |            968 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage12                                                                                  |                                                                    |              102 |            968 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_69_reg_42299_reg[19]                 |                                                                    |              178 |            980 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_65_reg_41379_reg[19]                 |                                                                    |              154 |            980 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_63_reg_40914_reg[19]                 |                                                                    |              160 |            980 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_71_reg_42604_reg[19]                 |                                                                    |              154 |            980 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_67_reg_41844_reg[19]                 |                                                                    |              161 |            980 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_61_reg_40449_reg[19]                 |                                                                    |              167 |            980 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_59_reg_39984_reg[19]                 |                                                                    |              173 |            980 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage11                                                                                  |                                                                    |              114 |            986 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage10                                                                                  |                                                                    |              106 |            986 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage5                                                                                   |                                                                    |              112 |            986 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage7                                                                                   |                                                                    |              108 |            986 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage6                                                                                   |                                                                    |              108 |            986 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage9                                                                                   |                                                                    |              105 |            986 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage8                                                                                   |                                                                    |              110 |            986 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage3                                                                                   |                                                                    |              131 |           1018 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage4                                                                                   |                                                                    |              122 |           1024 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_57_reg_39509_reg[19]                 |                                                                    |              174 |           1052 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U20/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_51_reg_38054_reg[19]                 |                                                                    |              175 |           1052 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_55_reg_39034_reg[19]                 |                                                                    |              190 |           1052 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U20/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_53_reg_38549_reg[19]                 |                                                                    |              192 |           1052 |
|  ap_clk      | add_bias_pre_L1_U0/input_0_V_load_4_reg_66520                                                                            |                                                                    |              196 |           1152 |
|  ap_clk      | add_bias_pre_L1_U0/input_0_V_load_2_reg_63320                                                                            |                                                                    |              199 |           1152 |
|  ap_clk      | add_bias_pre_L1_U0/input_0_V_load_10_reg_76120                                                                           |                                                                    |              205 |           1152 |
|  ap_clk      | add_bias_pre_L1_U0/input_0_V_load_20_reg_92120                                                                           |                                                                    |              204 |           1152 |
|  ap_clk      | add_bias_pre_L1_U0/input_0_V_load_18_reg_88920                                                                           |                                                                    |              219 |           1152 |
|  ap_clk      | add_bias_pre_L1_U0/input_0_V_load_16_reg_85720                                                                           |                                                                    |              223 |           1152 |
|  ap_clk      | add_bias_pre_L1_U0/input_0_V_load_14_reg_82520                                                                           |                                                                    |              185 |           1152 |
|  ap_clk      | add_bias_pre_L1_U0/input_0_V_load_6_reg_69720                                                                            |                                                                    |              194 |           1152 |
|  ap_clk      | add_bias_pre_L1_U0/add_bias_pre_L1_U0_ap_ready                                                                           |                                                                    |              217 |           1152 |
|  ap_clk      | add_bias_pre_L1_U0/input_0_V_load_8_reg_72920                                                                            |                                                                    |              188 |           1152 |
|  ap_clk      | add_bias_pre_L1_U0/input_0_V_load_12_reg_79320                                                                           |                                                                    |              214 |           1152 |
|  ap_clk      | add_bias_pre_L1_U0/input_0_V_load_1_reg_60170                                                                            |                                                                    |              186 |           1152 |
|  ap_clk      | mvprod_layer_1_U0/ap_block_pp0_stage23_11001                                                                             |                                                                    |              117 |           1340 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage24                                                                                  |                                                                    |              115 |           1340 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage22                                                                                  |                                                                    |              115 |           1340 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage25                                                                                  |                                                                    |              120 |           1366 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage20                                                                                  |                                                                    |              120 |           1376 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage17                                                                                  |                                                                    |              118 |           1376 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage16                                                                                  |                                                                    |              120 |           1376 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage21                                                                                  |                                                                    |              122 |           1376 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage19                                                                                  |                                                                    |              120 |           1376 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage18                                                                                  |                                                                    |              122 |           1376 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage1                                                                                   |                                                                    |              129 |           1394 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage0                                                                                   |                                                                    |              132 |           1394 |
|  ap_clk      |                                                                                                                          | ap_rst                                                             |              446 |           2032 |
|  ap_clk      | add_bias_pre_L1_U0/ap_done_reg1                                                                                          | ap_rst                                                             |             2081 |          14400 |
|  ap_clk      | mvprod_layer_1_U0/ap_condition_2270                                                                                      |                                                                    |             2596 |          14976 |
|  ap_clk      | mvprod_layer_1_U0/input_0_0_V_read4_s_reg_128280                                                                         |                                                                    |             1804 |          15012 |
|  ap_clk      |                                                                                                                          |                                                                    |             2095 |          16724 |
+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+


