// Library - processor8_nn, Cell - regram_dp, View - cmos_sch
// LAST TIME SAVED: Aug 21 07:31:31 2020
// NETLIST TIME: Aug 21 08:42:26 2020
`timescale 1ns / 1ns 

module regram_dp ( r1, r2, w, read1, read1b, read2, read2b, write,
     writeb );

inout  r1, r2, w;

input  read1, read1b, read2, read2b, write, writeb;


specify 
    specparam CDS_LIBNAME  = "processor8_nn";
    specparam CDS_CELLNAME = "regram_dp";
    specparam CDS_VIEWNAME = "cmos_sch";
endspecify

