{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631878993946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631878993947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 17 16:43:13 2021 " "Processing started: Fri Sep 17 16:43:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631878993947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631878993947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off device -c device " "Command: quartus_map --read_settings_files=on --write_settings_files=off device -c device" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631878993948 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lvds_buf.qip " "Tcl Script File lvds_buf.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lvds_buf.qip " "set_global_assignment -name QIP_FILE lvds_buf.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1631878994173 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1631878994173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631878994500 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631878994500 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "qsys.qsys " "Elaborating Platform Designer system entity \"qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879018046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:45 Progress: Loading eFPGA_eth/qsys.qsys " "2021.09.17.16:43:45 Progress: Loading eFPGA_eth/qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879025269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:45 Progress: Reading input file " "2021.09.17.16:43:45 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879025935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:46 Progress: Adding clk_0 \[clock_source 20.1\] " "2021.09.17.16:43:46 Progress: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879026109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:47 Progress: Parameterizing module clk_0 " "2021.09.17.16:43:47 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879027880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:47 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 20.1\] " "2021.09.17.16:43:47 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879027883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:48 Progress: Parameterizing module jtag_uart_0 " "2021.09.17.16:43:48 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879028302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:48 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 20.1\] " "2021.09.17.16:43:48 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879028314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:48 Progress: Parameterizing module new_sdram_controller_0 " "2021.09.17.16:43:48 Progress: Parameterizing module new_sdram_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879028402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:48 Progress: Adding nios2_qsys_0 \[altera_nios2_gen2 20.1\] " "2021.09.17.16:43:48 Progress: Adding nios2_qsys_0 \[altera_nios2_gen2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879028415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:49 Progress: Parameterizing module nios2_qsys_0 " "2021.09.17.16:43:49 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879029016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:49 Progress: Adding pio_0 \[altera_avalon_pio 20.1\] " "2021.09.17.16:43:49 Progress: Adding pio_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879029040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:49 Progress: Parameterizing module pio_0 " "2021.09.17.16:43:49 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879029078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:49 Progress: Adding pio_1 \[altera_avalon_pio 20.1\] " "2021.09.17.16:43:49 Progress: Adding pio_1 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879029087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:49 Progress: Parameterizing module pio_1 " "2021.09.17.16:43:49 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879029088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:49 Progress: Adding pio_2 \[altera_avalon_pio 20.1\] " "2021.09.17.16:43:49 Progress: Adding pio_2 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879029089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:49 Progress: Parameterizing module pio_2 " "2021.09.17.16:43:49 Progress: Parameterizing module pio_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879029093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:49 Progress: Adding spi_0 \[altera_avalon_spi 20.1\] " "2021.09.17.16:43:49 Progress: Adding spi_0 \[altera_avalon_spi 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879029095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:49 Progress: Parameterizing module spi_0 " "2021.09.17.16:43:49 Progress: Parameterizing module spi_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879029156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:49 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 20.1\] " "2021.09.17.16:43:49 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879029163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:50 Progress: Parameterizing module sysid_qsys_0 " "2021.09.17.16:43:50 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879030264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:50 Progress: Adding timer_0 \[altera_avalon_timer 20.1\] " "2021.09.17.16:43:50 Progress: Adding timer_0 \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879030287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:50 Progress: Parameterizing module timer_0 " "2021.09.17.16:43:50 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879030368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:50 Progress: Adding timer_1 \[altera_avalon_timer 20.1\] " "2021.09.17.16:43:50 Progress: Adding timer_1 \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879030373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:50 Progress: Parameterizing module timer_1 " "2021.09.17.16:43:50 Progress: Parameterizing module timer_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879030374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:50 Progress: Building connections " "2021.09.17.16:43:50 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879030379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:50 Progress: Parameterizing connections " "2021.09.17.16:43:50 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879030540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:50 Progress: Validating " "2021.09.17.16:43:50 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879030562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.17.16:43:53 Progress: Done reading input file " "2021.09.17.16:43:53 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879033889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879034899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879034899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879034900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879034904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879034905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Generating qsys \"qsys\" for QUARTUS_SYNTH " "Qsys: Generating qsys \"qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879037288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'qsys_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'qsys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879044609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_jtag_uart_0 --dir=/tmp/alt8887_7099055514780223634.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0002_jtag_uart_0_gen//qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_jtag_uart_0 --dir=/tmp/alt8887_7099055514780223634.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0002_jtag_uart_0_gen//qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879044610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'qsys_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'qsys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879045245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879045245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Starting RTL generation for module 'qsys_new_sdram_controller_0' " "New_sdram_controller_0: Starting RTL generation for module 'qsys_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879045287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_new_sdram_controller_0 --dir=/tmp/alt8887_7099055514780223634.dir/0003_new_sdram_controller_0_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0003_new_sdram_controller_0_gen//qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \] " "New_sdram_controller_0:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_new_sdram_controller_0 --dir=/tmp/alt8887_7099055514780223634.dir/0003_new_sdram_controller_0_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0003_new_sdram_controller_0_gen//qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879045288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Done RTL generation for module 'qsys_new_sdram_controller_0' " "New_sdram_controller_0: Done RTL generation for module 'qsys_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879045749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: \"qsys\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\" " "New_sdram_controller_0: \"qsys\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879045751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"qsys\" instantiated altera_nios2_gen2 \"nios2_qsys_0\" " "Nios2_qsys_0: \"qsys\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879045850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'qsys_pio_0' " "Pio_0: Starting RTL generation for module 'qsys_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879045898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_pio_0 --dir=/tmp/alt8887_7099055514780223634.dir/0004_pio_0_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0004_pio_0_gen//qsys_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_pio_0 --dir=/tmp/alt8887_7099055514780223634.dir/0004_pio_0_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0004_pio_0_gen//qsys_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879045901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'qsys_pio_0' " "Pio_0: Done RTL generation for module 'qsys_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879046151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"qsys\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"qsys\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879046151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Starting RTL generation for module 'qsys_pio_1' " "Pio_1: Starting RTL generation for module 'qsys_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879046209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_pio_1 --dir=/tmp/alt8887_7099055514780223634.dir/0005_pio_1_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0005_pio_1_gen//qsys_pio_1_component_configuration.pl  --do_build_sim=0  \] " "Pio_1:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_pio_1 --dir=/tmp/alt8887_7099055514780223634.dir/0005_pio_1_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0005_pio_1_gen//qsys_pio_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879046210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Done RTL generation for module 'qsys_pio_1' " "Pio_1: Done RTL generation for module 'qsys_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879046526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: \"qsys\" instantiated altera_avalon_pio \"pio_1\" " "Pio_1: \"qsys\" instantiated altera_avalon_pio \"pio_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879046528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2: Starting RTL generation for module 'qsys_pio_2' " "Pio_2: Starting RTL generation for module 'qsys_pio_2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879046577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_pio_2 --dir=/tmp/alt8887_7099055514780223634.dir/0006_pio_2_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0006_pio_2_gen//qsys_pio_2_component_configuration.pl  --do_build_sim=0  \] " "Pio_2:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_pio_2 --dir=/tmp/alt8887_7099055514780223634.dir/0006_pio_2_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0006_pio_2_gen//qsys_pio_2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879046577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2: Done RTL generation for module 'qsys_pio_2' " "Pio_2: Done RTL generation for module 'qsys_pio_2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879046843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2: \"qsys\" instantiated altera_avalon_pio \"pio_2\" " "Pio_2: \"qsys\" instantiated altera_avalon_pio \"pio_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879046844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: Starting RTL generation for module 'qsys_spi_0' " "Spi_0: Starting RTL generation for module 'qsys_spi_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879046899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=qsys_spi_0 --dir=/tmp/alt8887_7099055514780223634.dir/0007_spi_0_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0007_spi_0_gen//qsys_spi_0_component_configuration.pl  --do_build_sim=0  \] " "Spi_0:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=qsys_spi_0 --dir=/tmp/alt8887_7099055514780223634.dir/0007_spi_0_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0007_spi_0_gen//qsys_spi_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879046899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: Done RTL generation for module 'qsys_spi_0' " "Spi_0: Done RTL generation for module 'qsys_spi_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879047297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: \"qsys\" instantiated altera_avalon_spi \"spi_0\" " "Spi_0: \"qsys\" instantiated altera_avalon_spi \"spi_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879047297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879047311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'qsys_timer_0' " "Timer_0: Starting RTL generation for module 'qsys_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879047321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_timer_0 --dir=/tmp/alt8887_7099055514780223634.dir/0009_timer_0_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0009_timer_0_gen//qsys_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_timer_0 --dir=/tmp/alt8887_7099055514780223634.dir/0009_timer_0_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0009_timer_0_gen//qsys_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879047322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'qsys_timer_0' " "Timer_0: Done RTL generation for module 'qsys_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879047644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"qsys\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"qsys\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879047647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_1: Starting RTL generation for module 'qsys_timer_1' " "Timer_1: Starting RTL generation for module 'qsys_timer_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879047649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_1:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_timer_1 --dir=/tmp/alt8887_7099055514780223634.dir/0010_timer_1_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0010_timer_1_gen//qsys_timer_1_component_configuration.pl  --do_build_sim=0  \] " "Timer_1:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_timer_1 --dir=/tmp/alt8887_7099055514780223634.dir/0010_timer_1_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8887_7099055514780223634.dir/0010_timer_1_gen//qsys_timer_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879047649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_1: Done RTL generation for module 'qsys_timer_1' " "Timer_1: Done RTL generation for module 'qsys_timer_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879047936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_1: \"qsys\" instantiated altera_avalon_timer \"timer_1\" " "Timer_1: \"qsys\" instantiated altera_avalon_timer \"timer_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879047939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879049165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879049279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879049388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879049507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879049618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879049733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879049808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879049885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879049969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879050059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879051281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879051301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879051320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'qsys_nios2_qsys_0_cpu' " "Cpu: Starting RTL generation for module 'qsys_nios2_qsys_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879051362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=qsys_nios2_qsys_0_cpu --dir=/tmp/alt8887_7099055514780223634.dir/0013_cpu_gen/ --quartus_bindir=/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt8887_7099055514780223634.dir/0013_cpu_gen//qsys_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=qsys_nios2_qsys_0_cpu --dir=/tmp/alt8887_7099055514780223634.dir/0013_cpu_gen/ --quartus_bindir=/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt8887_7099055514780223634.dir/0013_cpu_gen//qsys_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879051363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.09.17 16:44:12 (*) Starting Nios II generation " "Cpu: # 2021.09.17 16:44:12 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.09.17 16:44:12 (*)   Elaborating CPU configuration settings " "Cpu: # 2021.09.17 16:44:12 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.09.17 16:44:12 (*)   Creating all objects for CPU " "Cpu: # 2021.09.17 16:44:12 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.09.17 16:44:13 (*)   Generating RTL from CPU objects " "Cpu: # 2021.09.17 16:44:13 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.09.17 16:44:13 (*)   Creating plain-text RTL " "Cpu: # 2021.09.17 16:44:13 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.09.17 16:44:14 (*) Done Nios II generation " "Cpu: # 2021.09.17 16:44:14 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'qsys_nios2_qsys_0_cpu' " "Cpu: Done RTL generation for module 'qsys_nios2_qsys_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\" " "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\" " "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"new_sdram_controller_0_s1_burst_adapter\" " "New_sdram_controller_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"new_sdram_controller_0_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"new_sdram_controller_0_s1_rsp_width_adapter\" " "New_sdram_controller_0_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"new_sdram_controller_0_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\" " "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Done \"qsys\" with 38 modules, 59 files " "Qsys: Done \"qsys\" with 38 modules, 59 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879054858 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "qsys.qsys " "Finished elaborating Platform Designer system entity \"qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879056493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/device.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/device.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 device-dev_bhv " "Found design unit 1: device-dev_bhv" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057691 ""} { "Info" "ISGN_ENTITY_NAME" "1 device " "Found entity 1: device" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/7Seg/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/7Seg/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-multiplexer_behav " "Found design unit 1: multiplexer-multiplexer_behav" {  } { { "vhdl/7Seg/multiplexer.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/multiplexer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057693 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "vhdl/7Seg/multiplexer.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/multiplexer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/7Seg/divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/7Seg/divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-divider_behav " "Found design unit 1: divider-divider_behav" {  } { { "vhdl/7Seg/divider.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/divider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057695 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "vhdl/7Seg/divider.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/divider.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/7Seg/disp_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/7Seg/disp_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_7_seg-disp_7_seg_struct " "Found design unit 1: disp_7_seg-disp_7_seg_struct" {  } { { "vhdl/7Seg/disp_7_seg.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/disp_7_seg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057696 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp_7_seg " "Found entity 1: disp_7_seg" {  } { { "vhdl/7Seg/disp_7_seg.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/disp_7_seg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/7Seg/digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/7Seg/digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit-digit_behav " "Found design unit 1: digit-digit_behav" {  } { { "vhdl/7Seg/digit.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/digit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057698 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit " "Found entity 1: digit" {  } { { "vhdl/7Seg/digit.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/digit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/7Seg/bin_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/7Seg/bin_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_bcd-bin_to_bcd_behav " "Found design unit 1: bin_to_bcd-bin_to_bcd_behav" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057699 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057699 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "device.vhd " "Can't analyze file -- file device.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631879057700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys " "Found entity 1: qsys" {  } { { "db/ip/qsys/qsys.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/qsys/submodules/altera_default_burst_converter.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/qsys/submodules/altera_incr_burst_converter.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057717 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057724 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057724 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057724 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057724 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631879057731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/qsys/submodules/altera_merlin_master_agent.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/qsys/submodules/altera_merlin_master_translator.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631879057756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_irq_mapper " "Found entity 1: qsys_irq_mapper" {  } { { "db/ip/qsys/submodules/qsys_irq_mapper.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: qsys_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057761 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_jtag_uart_0_scfifo_w " "Found entity 2: qsys_jtag_uart_0_scfifo_w" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057761 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: qsys_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057761 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_jtag_uart_0_scfifo_r " "Found entity 4: qsys_jtag_uart_0_scfifo_r" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057761 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_jtag_uart_0 " "Found entity 5: qsys_jtag_uart_0" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0 " "Found entity 1: qsys_mm_interconnect_0" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: qsys_mm_interconnect_0_avalon_st_adapter_003" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: qsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: qsys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: qsys_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631879057791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631879057791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057793 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router " "Found entity 2: qsys_mm_interconnect_0_router" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057793 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631879057794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631879057794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057795 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router_001 " "Found entity 2: qsys_mm_interconnect_0_router_001" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631879057796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631879057796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057797 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router_002 " "Found entity 2: qsys_mm_interconnect_0_router_002" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631879057798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631879057798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_004_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057799 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router_004 " "Found entity 2: qsys_mm_interconnect_0_router_004" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631879057800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631879057800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_005_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057801 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router_005 " "Found entity 2: qsys_mm_interconnect_0_router_005" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: qsys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_new_sdram_controller_0_input_efifo_module " "Found entity 1: qsys_new_sdram_controller_0_input_efifo_module" {  } { { "db/ip/qsys/submodules/qsys_new_sdram_controller_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057811 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_new_sdram_controller_0 " "Found entity 2: qsys_new_sdram_controller_0" {  } { { "db/ip/qsys/submodules/qsys_new_sdram_controller_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_qsys_0 " "Found entity 1: qsys_nios2_qsys_0" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_qsys_0_cpu_register_bank_a_module " "Found entity 1: qsys_nios2_qsys_0_cpu_register_bank_a_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057834 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_nios2_qsys_0_cpu_register_bank_b_module " "Found entity 2: qsys_nios2_qsys_0_cpu_register_bank_b_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057834 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_nios2_qsys_0_cpu_nios2_oci_debug " "Found entity 3: qsys_nios2_qsys_0_cpu_nios2_oci_debug" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057834 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_nios2_qsys_0_cpu_nios2_oci_break " "Found entity 4: qsys_nios2_qsys_0_cpu_nios2_oci_break" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057834 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_nios2_qsys_0_cpu_nios2_oci_xbrk " "Found entity 5: qsys_nios2_qsys_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057834 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsys_nios2_qsys_0_cpu_nios2_oci_dbrk " "Found entity 6: qsys_nios2_qsys_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057834 ""} { "Info" "ISGN_ENTITY_NAME" "7 qsys_nios2_qsys_0_cpu_nios2_oci_itrace " "Found entity 7: qsys_nios2_qsys_0_cpu_nios2_oci_itrace" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057834 ""} { "Info" "ISGN_ENTITY_NAME" "8 qsys_nios2_qsys_0_cpu_nios2_oci_td_mode " "Found entity 8: qsys_nios2_qsys_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057834 ""} { "Info" "ISGN_ENTITY_NAME" "9 qsys_nios2_qsys_0_cpu_nios2_oci_dtrace " "Found entity 9: qsys_nios2_qsys_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057834 ""} { "Info" "ISGN_ENTITY_NAME" "10 qsys_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: qsys_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057834 ""} { "Info" "ISGN_ENTITY_NAME" "11 qsys_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: qsys_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057834 ""} { "Info" "ISGN_ENTITY_NAME" "12 qsys_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: qsys_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057834 ""} { "Info" "ISGN_ENTITY_NAME" "13 qsys_nios2_qsys_0_cpu_nios2_oci_fifo " "Found entity 13: qsys_nios2_qsys_0_cpu_nios2_oci_fifo" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057834 ""} { "Info" "ISGN_ENTITY_NAME" "14 qsys_nios2_qsys_0_cpu_nios2_oci_pib " "Found entity 14: qsys_nios2_qsys_0_cpu_nios2_oci_pib" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057834 ""} { "Info" "ISGN_ENTITY_NAME" "15 qsys_nios2_qsys_0_cpu_nios2_oci_im " "Found entity 15: qsys_nios2_qsys_0_cpu_nios2_oci_im" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057834 ""} { "Info" "ISGN_ENTITY_NAME" "16 qsys_nios2_qsys_0_cpu_nios2_performance_monitors " "Found entity 16: qsys_nios2_qsys_0_cpu_nios2_performance_monitors" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057834 ""} { "Info" "ISGN_ENTITY_NAME" "17 qsys_nios2_qsys_0_cpu_nios2_avalon_reg " "Found entity 17: qsys_nios2_qsys_0_cpu_nios2_avalon_reg" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057834 ""} { "Info" "ISGN_ENTITY_NAME" "18 qsys_nios2_qsys_0_cpu_ociram_sp_ram_module " "Found entity 18: qsys_nios2_qsys_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057834 ""} { "Info" "ISGN_ENTITY_NAME" "19 qsys_nios2_qsys_0_cpu_nios2_ocimem " "Found entity 19: qsys_nios2_qsys_0_cpu_nios2_ocimem" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057834 ""} { "Info" "ISGN_ENTITY_NAME" "20 qsys_nios2_qsys_0_cpu_nios2_oci " "Found entity 20: qsys_nios2_qsys_0_cpu_nios2_oci" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057834 ""} { "Info" "ISGN_ENTITY_NAME" "21 qsys_nios2_qsys_0_cpu " "Found entity 21: qsys_nios2_qsys_0_cpu" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_qsys_0_cpu_debug_slave_sysclk " "Found entity 1: qsys_nios2_qsys_0_cpu_debug_slave_sysclk" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_sysclk.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_qsys_0_cpu_debug_slave_tck " "Found entity 1: qsys_nios2_qsys_0_cpu_debug_slave_tck" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_tck.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_qsys_0_cpu_debug_slave_wrapper " "Found entity 1: qsys_nios2_qsys_0_cpu_debug_slave_wrapper" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_qsys_0_cpu_test_bench " "Found entity 1: qsys_nios2_qsys_0_cpu_test_bench" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_test_bench.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_pio_0 " "Found entity 1: qsys_pio_0" {  } { { "db/ip/qsys/submodules/qsys_pio_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_pio_1 " "Found entity 1: qsys_pio_1" {  } { { "db/ip/qsys/submodules/qsys_pio_1.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_pio_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_pio_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_pio_2 " "Found entity 1: qsys_pio_2" {  } { { "db/ip/qsys/submodules/qsys_pio_2.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_pio_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_spi_0 " "Found entity 1: qsys_spi_0" {  } { { "db/ip/qsys/submodules/qsys_spi_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_sysid_qsys_0 " "Found entity 1: qsys_sysid_qsys_0" {  } { { "db/ip/qsys/submodules/qsys_sysid_qsys_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_0 " "Found entity 1: qsys_timer_0" {  } { { "db/ip/qsys/submodules/qsys_timer_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_timer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_timer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_1 " "Found entity 1: qsys_timer_1" {  } { { "db/ip/qsys/submodules/qsys_timer_1.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_timer_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879057855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879057855 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at qsys_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_new_sdram_controller_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1631879057861 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at qsys_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_new_sdram_controller_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1631879057861 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at qsys_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_new_sdram_controller_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1631879057861 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_new_sdram_controller_0.v(678) " "Verilog HDL or VHDL warning at qsys_new_sdram_controller_0.v(678): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_new_sdram_controller_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_new_sdram_controller_0.v" 678 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1631879057864 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_spi_0.v(402) " "Verilog HDL or VHDL warning at qsys_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_spi_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1631879057891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "device " "Elaborating entity \"device\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631879058120 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "buzzer device.vhd(29) " "VHDL Signal Declaration warning at device.vhd(29): used explicit default value for signal \"buzzer\" because signal was never assigned a value" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1631879058125 "|device"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "uart_tx device.vhd(31) " "VHDL Signal Declaration warning at device.vhd(31): used explicit default value for signal \"uart_tx\" because signal was never assigned a value" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1631879058125 "|device"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_hsync device.vhd(45) " "VHDL Signal Declaration warning at device.vhd(45): used explicit default value for signal \"vga_hsync\" because signal was never assigned a value" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1631879058126 "|device"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_vsync device.vhd(46) " "VHDL Signal Declaration warning at device.vhd(46): used explicit default value for signal \"vga_vsync\" because signal was never assigned a value" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1631879058126 "|device"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_r device.vhd(47) " "VHDL Signal Declaration warning at device.vhd(47): used explicit default value for signal \"vga_r\" because signal was never assigned a value" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1631879058126 "|device"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_g device.vhd(48) " "VHDL Signal Declaration warning at device.vhd(48): used explicit default value for signal \"vga_g\" because signal was never assigned a value" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1631879058126 "|device"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_b device.vhd(49) " "VHDL Signal Declaration warning at device.vhd(49): used explicit default value for signal \"vga_b\" because signal was never assigned a value" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1631879058126 "|device"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys qsys:qsys_unit " "Elaborating entity \"qsys\" for hierarchy \"qsys:qsys_unit\"" {  } { { "vhdl/device.vhd" "qsys_unit" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879058288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_jtag_uart_0 qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"qsys_jtag_uart_0\" for hierarchy \"qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/qsys/qsys.v" "jtag_uart_0" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879058337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_jtag_uart_0_scfifo_w qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w " "Elaborating entity \"qsys_jtag_uart_0_scfifo_w\" for hierarchy \"qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "the_qsys_jtag_uart_0_scfifo_w" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879058352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "wfifo" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879059696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879059703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879059703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879059703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879059703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879059703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879059703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879059703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879059703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879059703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879059703 ""}  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631879059703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879059783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879059783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879059784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879059793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879059793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879059794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879059803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879059803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879059805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879059874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879059874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879059876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879060078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879060078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879060079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879060214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879060214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879060215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_jtag_uart_0_scfifo_r qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r " "Elaborating entity \"qsys_jtag_uart_0_scfifo_r\" for hierarchy \"qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "the_qsys_jtag_uart_0_scfifo_r" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879060226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "qsys_jtag_uart_0_alt_jtag_atlantic" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879060813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879060860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879060860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879060860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879060860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879060860 ""}  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631879060860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879061233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys:qsys_unit\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879061613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_new_sdram_controller_0 qsys:qsys_unit\|qsys_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"qsys_new_sdram_controller_0\" for hierarchy \"qsys:qsys_unit\|qsys_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "db/ip/qsys/qsys.v" "new_sdram_controller_0" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879061725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_new_sdram_controller_0_input_efifo_module qsys:qsys_unit\|qsys_new_sdram_controller_0:new_sdram_controller_0\|qsys_new_sdram_controller_0_input_efifo_module:the_qsys_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"qsys_new_sdram_controller_0_input_efifo_module\" for hierarchy \"qsys:qsys_unit\|qsys_new_sdram_controller_0:new_sdram_controller_0\|qsys_new_sdram_controller_0_input_efifo_module:the_qsys_new_sdram_controller_0_input_efifo_module\"" {  } { { "db/ip/qsys/submodules/qsys_new_sdram_controller_0.v" "the_qsys_new_sdram_controller_0_input_efifo_module" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879061883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0 qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"qsys_nios2_qsys_0\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\"" {  } { { "db/ip/qsys/qsys.v" "nios2_qsys_0" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879061904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu " "Elaborating entity \"qsys_nios2_qsys_0_cpu\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0.v" "cpu" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879061918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu_test_bench qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_test_bench:the_qsys_nios2_qsys_0_cpu_test_bench " "Elaborating entity \"qsys_nios2_qsys_0_cpu_test_bench\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_test_bench:the_qsys_nios2_qsys_0_cpu_test_bench\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "the_qsys_nios2_qsys_0_cpu_test_bench" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu_register_bank_a_module qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a " "Elaborating entity \"qsys_nios2_qsys_0_cpu_register_bank_a_module\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "qsys_nios2_qsys_0_cpu_register_bank_a" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879062288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879062288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879062288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879062288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879062288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879062288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879062288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879062288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879062288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879062288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879062288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879062288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879062288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879062288 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631879062288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879062365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879062365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu_register_bank_b_module qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_register_bank_b_module:qsys_nios2_qsys_0_cpu_register_bank_b " "Elaborating entity \"qsys_nios2_qsys_0_cpu_register_bank_b_module\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_register_bank_b_module:qsys_nios2_qsys_0_cpu_register_bank_b\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "qsys_nios2_qsys_0_cpu_register_bank_b" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu_nios2_oci qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci " "Elaborating entity \"qsys_nios2_qsys_0_cpu_nios2_oci\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "the_qsys_nios2_qsys_0_cpu_nios2_oci" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu_nios2_oci_debug qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_qsys_0_cpu_nios2_oci_debug " "Elaborating entity \"qsys_nios2_qsys_0_cpu_nios2_oci_debug\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_qsys_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "the_qsys_nios2_qsys_0_cpu_nios2_oci_debug" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879062495 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631879062495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu_nios2_oci_break qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_break:the_qsys_nios2_qsys_0_cpu_nios2_oci_break " "Elaborating entity \"qsys_nios2_qsys_0_cpu_nios2_oci_break\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_break:the_qsys_nios2_qsys_0_cpu_nios2_oci_break\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "the_qsys_nios2_qsys_0_cpu_nios2_oci_break" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu_nios2_oci_xbrk qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_xbrk:the_qsys_nios2_qsys_0_cpu_nios2_oci_xbrk " "Elaborating entity \"qsys_nios2_qsys_0_cpu_nios2_oci_xbrk\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_xbrk:the_qsys_nios2_qsys_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "the_qsys_nios2_qsys_0_cpu_nios2_oci_xbrk" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu_nios2_oci_dbrk qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_dbrk:the_qsys_nios2_qsys_0_cpu_nios2_oci_dbrk " "Elaborating entity \"qsys_nios2_qsys_0_cpu_nios2_oci_dbrk\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_dbrk:the_qsys_nios2_qsys_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "the_qsys_nios2_qsys_0_cpu_nios2_oci_dbrk" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu_nios2_oci_itrace qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_itrace:the_qsys_nios2_qsys_0_cpu_nios2_oci_itrace " "Elaborating entity \"qsys_nios2_qsys_0_cpu_nios2_oci_itrace\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_itrace:the_qsys_nios2_qsys_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "the_qsys_nios2_qsys_0_cpu_nios2_oci_itrace" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu_nios2_oci_dtrace qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_dtrace:the_qsys_nios2_qsys_0_cpu_nios2_oci_dtrace " "Elaborating entity \"qsys_nios2_qsys_0_cpu_nios2_oci_dtrace\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_dtrace:the_qsys_nios2_qsys_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "the_qsys_nios2_qsys_0_cpu_nios2_oci_dtrace" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu_nios2_oci_td_mode qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_dtrace:the_qsys_nios2_qsys_0_cpu_nios2_oci_dtrace\|qsys_nios2_qsys_0_cpu_nios2_oci_td_mode:qsys_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"qsys_nios2_qsys_0_cpu_nios2_oci_td_mode\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_dtrace:the_qsys_nios2_qsys_0_cpu_nios2_oci_dtrace\|qsys_nios2_qsys_0_cpu_nios2_oci_td_mode:qsys_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "qsys_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu_nios2_oci_fifo qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_fifo:the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo " "Elaborating entity \"qsys_nios2_qsys_0_cpu_nios2_oci_fifo\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_fifo:the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_fifo:the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo\|qsys_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"qsys_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_fifo:the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo\|qsys_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "the_qsys_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_fifo:the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo\|qsys_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"qsys_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_fifo:the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo\|qsys_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_fifo:the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo\|qsys_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"qsys_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_fifo:the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo\|qsys_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "the_qsys_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu_nios2_oci_pib qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_pib:the_qsys_nios2_qsys_0_cpu_nios2_oci_pib " "Elaborating entity \"qsys_nios2_qsys_0_cpu_nios2_oci_pib\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_pib:the_qsys_nios2_qsys_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "the_qsys_nios2_qsys_0_cpu_nios2_oci_pib" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu_nios2_oci_im qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_im:the_qsys_nios2_qsys_0_cpu_nios2_oci_im " "Elaborating entity \"qsys_nios2_qsys_0_cpu_nios2_oci_im\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_oci_im:the_qsys_nios2_qsys_0_cpu_nios2_oci_im\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "the_qsys_nios2_qsys_0_cpu_nios2_oci_im" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu_nios2_avalon_reg qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg " "Elaborating entity \"qsys_nios2_qsys_0_cpu_nios2_avalon_reg\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "the_qsys_nios2_qsys_0_cpu_nios2_avalon_reg" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu_nios2_ocimem qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem " "Elaborating entity \"qsys_nios2_qsys_0_cpu_nios2_ocimem\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "the_qsys_nios2_qsys_0_cpu_nios2_ocimem" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu_ociram_sp_ram_module qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram " "Elaborating entity \"qsys_nios2_qsys_0_cpu_ociram_sp_ram_module\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "qsys_nios2_qsys_0_cpu_ociram_sp_ram" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879062968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879063019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879063034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879063034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879063034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879063034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879063034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879063034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879063034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879063034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879063034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879063034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879063034 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631879063034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879063111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879063111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879063113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu_debug_slave_wrapper qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper " "Elaborating entity \"qsys_nios2_qsys_0_cpu_debug_slave_wrapper\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879063140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu_debug_slave_tck qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper\|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck " "Elaborating entity \"qsys_nios2_qsys_0_cpu_debug_slave_tck\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper\|qsys_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_qsys_0_cpu_debug_slave_tck\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_qsys_nios2_qsys_0_cpu_debug_slave_tck" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879063152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_qsys_0_cpu_debug_slave_sysclk qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper\|qsys_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk " "Elaborating entity \"qsys_nios2_qsys_0_cpu_debug_slave_sysclk\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper\|qsys_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_qsys_nios2_qsys_0_cpu_debug_slave_sysclk" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879063244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v" "qsys_nios2_qsys_0_cpu_debug_slave_phy" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879063351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879063358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy " "Instantiated megafunction \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879063358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879063358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879063358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879063358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879063358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879063358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879063358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879063358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879063358 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631879063358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879063361 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879063368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879063370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys:qsys_unit\|qsys_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_qsys_0_cpu:cpu\|qsys_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879063379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_pio_0 qsys:qsys_unit\|qsys_pio_0:pio_0 " "Elaborating entity \"qsys_pio_0\" for hierarchy \"qsys:qsys_unit\|qsys_pio_0:pio_0\"" {  } { { "db/ip/qsys/qsys.v" "pio_0" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879063390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_pio_1 qsys:qsys_unit\|qsys_pio_1:pio_1 " "Elaborating entity \"qsys_pio_1\" for hierarchy \"qsys:qsys_unit\|qsys_pio_1:pio_1\"" {  } { { "db/ip/qsys/qsys.v" "pio_1" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879063397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_pio_2 qsys:qsys_unit\|qsys_pio_2:pio_2 " "Elaborating entity \"qsys_pio_2\" for hierarchy \"qsys:qsys_unit\|qsys_pio_2:pio_2\"" {  } { { "db/ip/qsys/qsys.v" "pio_2" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879063414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_spi_0 qsys:qsys_unit\|qsys_spi_0:spi_0 " "Elaborating entity \"qsys_spi_0\" for hierarchy \"qsys:qsys_unit\|qsys_spi_0:spi_0\"" {  } { { "db/ip/qsys/qsys.v" "spi_0" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879063423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_sysid_qsys_0 qsys:qsys_unit\|qsys_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"qsys_sysid_qsys_0\" for hierarchy \"qsys:qsys_unit\|qsys_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/qsys/qsys.v" "sysid_qsys_0" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879063452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_timer_0 qsys:qsys_unit\|qsys_timer_0:timer_0 " "Elaborating entity \"qsys_timer_0\" for hierarchy \"qsys:qsys_unit\|qsys_timer_0:timer_0\"" {  } { { "db/ip/qsys/qsys.v" "timer_0" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879063457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_timer_1 qsys:qsys_unit\|qsys_timer_1:timer_1 " "Elaborating entity \"qsys_timer_1\" for hierarchy \"qsys:qsys_unit\|qsys_timer_1:timer_1\"" {  } { { "db/ip/qsys/qsys.v" "timer_1" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879063485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0 qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_mm_interconnect_0\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/qsys/qsys.v" "mm_interconnect_0" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879063513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_qsys_0_debug_mem_slave_translator" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "pio_0_s1_translator" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "timer_0_s1_translator" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rdata_fifo" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router " "Elaborating entity \"qsys_mm_interconnect_0_router\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_default_decode qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router\|qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router\|qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_001 qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"qsys_mm_interconnect_0_router_001\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router_001" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_001_default_decode qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001\|qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001\|qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_002 qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"qsys_mm_interconnect_0_router_002\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router_002" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_002_default_decode qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002\|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002\|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_004 qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"qsys_mm_interconnect_0_router_004\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router_004" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_004_default_decode qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_004:router_004\|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_004:router_004\|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_005 qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"qsys_mm_interconnect_0_router_005\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router_005" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_005_default_decode qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_005:router_005\|qsys_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_005_default_decode\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_005:router_005\|qsys_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "new_sdram_controller_0_s1_burst_adapter" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_demux qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_demux" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_demux_001 qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_mux qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_mux" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_mux_002 qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"qsys_mm_interconnect_0_cmd_mux_002\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_rsp_demux qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_demux" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879064997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_rsp_mux qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_mux" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879065016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879065102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879065109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_rsp_mux_001 qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879065115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879065136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "new_sdram_controller_0_s1_rsp_width_adapter" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879065144 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631879065164 "|device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631879065166 "|device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631879065166 "|device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "new_sdram_controller_0_s1_cmd_width_adapter" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879065229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_avalon_st_adapter qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879065285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879065293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_avalon_st_adapter_003 qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003 " "Elaborating entity \"qsys_mm_interconnect_0_avalon_st_adapter_003\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "avalon_st_adapter_003" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 4008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879065303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|qsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|qsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_003.v" "error_adapter_0" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_003.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879065310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_irq_mapper qsys:qsys_unit\|qsys_irq_mapper:irq_mapper " "Elaborating entity \"qsys_irq_mapper\" for hierarchy \"qsys:qsys_unit\|qsys_irq_mapper:irq_mapper\"" {  } { { "db/ip/qsys/qsys.v" "irq_mapper" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879065330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys:qsys_unit\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys:qsys_unit\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/qsys/qsys.v" "rst_controller" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/qsys.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879065334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys:qsys_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys:qsys_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879065345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys:qsys_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys:qsys_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879065351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_7_seg disp_7_seg:disp_7_seg_unit " "Elaborating entity \"disp_7_seg\" for hierarchy \"disp_7_seg:disp_7_seg_unit\"" {  } { { "vhdl/device.vhd" "disp_7_seg_unit" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879065356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_bcd disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd " "Elaborating entity \"bin_to_bcd\" for hierarchy \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\"" {  } { { "vhdl/7Seg/disp_7_seg.vhd" "bin2bcd" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/disp_7_seg.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879065364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit disp_7_seg:disp_7_seg_unit\|digit:digit_1 " "Elaborating entity \"digit\" for hierarchy \"disp_7_seg:disp_7_seg_unit\|digit:digit_1\"" {  } { { "vhdl/7Seg/disp_7_seg.vhd" "digit_1" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/disp_7_seg.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879065369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer disp_7_seg:disp_7_seg_unit\|multiplexer:mult " "Elaborating entity \"multiplexer\" for hierarchy \"disp_7_seg:disp_7_seg_unit\|multiplexer:mult\"" {  } { { "vhdl/7Seg/disp_7_seg.vhd" "mult" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/disp_7_seg.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879065376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider disp_7_seg:disp_7_seg_unit\|divider:div " "Elaborating entity \"divider\" for hierarchy \"disp_7_seg:disp_7_seg_unit\|divider:div\"" {  } { { "vhdl/7Seg/disp_7_seg.vhd" "div" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/disp_7_seg.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879065383 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1631879068882 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.09.17.16:44:34 Progress: Loading sld841b482d/alt_sld_fab_wrapper_hw.tcl " "2021.09.17.16:44:34 Progress: Loading sld841b482d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879074725 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879078103 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879078347 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879080285 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879080672 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879080993 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879081348 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879081373 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879081376 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1631879082056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld841b482d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld841b482d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld841b482d/alt_sld_fab.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/sld841b482d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879082670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879082670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879082929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879082929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879082931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879082931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879083143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879083143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879083466 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879083466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879083466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879083686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879083686 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem " "RAM logic \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/qsys/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1631879089870 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1631879089870 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Div0\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "Div0" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631879092791 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Mod0\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "Mod0" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631879092791 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Mod1\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "Mod1" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631879092791 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Div2\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "Div2" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631879092791 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Mod2\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "Mod2" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631879092791 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Div1\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "Div1" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631879092791 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1631879092791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div0\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879092972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div0 " "Instantiated megafunction \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879092973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879092973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879092973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879092973 ""}  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631879092973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bkm " "Found entity 1: lpm_divide_bkm" {  } { { "db/lpm_divide_bkm.tdf" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/lpm_divide_bkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879093052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879093052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/sign_div_unsign_3nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879093061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879093061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q9f " "Found entity 1: alt_u_div_q9f" {  } { { "db/alt_u_div_q9f.tdf" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/alt_u_div_q9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879093084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879093084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879093202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879093202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879093272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879093272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod0\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879093360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod0 " "Instantiated megafunction \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879093360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879093360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879093360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879093360 ""}  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631879093360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gcm " "Found entity 1: lpm_divide_gcm" {  } { { "db/lpm_divide_gcm.tdf" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/lpm_divide_gcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879093427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879093427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879093438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879093438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/alt_u_div_u9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879093463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879093463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod1\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879093519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod1 " "Instantiated megafunction \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879093519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879093519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879093519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879093519 ""}  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631879093519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div2\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879093588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div2 " "Instantiated megafunction \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879093588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879093588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879093588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879093588 ""}  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631879093588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/lpm_divide_uim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879093655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879093655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879093665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879093665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879093683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879093683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod2\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879093726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod2 " "Instantiated megafunction \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879093726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879093726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879093726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879093726 ""}  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631879093726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div1\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879093804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div1 " "Instantiated megafunction \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879093804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879093804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879093804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631879093804 ""}  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/7Seg/bin_to_bcd.vhd" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631879093804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/lpm_divide_1jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879093871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879093871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879093880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879093880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/alt_u_div_67f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631879093901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879093901 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1631879095550 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "scl " "bidirectional pin \"scl\" has no driver" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1631879095808 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sda " "bidirectional pin \"sda\" has no driver" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1631879095808 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "i2c_scl " "bidirectional pin \"i2c_scl\" has no driver" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1631879095808 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "i2c_sda " "bidirectional pin \"i2c_sda\" has no driver" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1631879095808 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1631879095808 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/qsys/submodules/qsys_new_sdram_controller_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_new_sdram_controller_0.v" 442 -1 0 } } { "db/ip/qsys/submodules/qsys_spi_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_spi_0.v" 243 -1 0 } } { "db/ip/qsys/submodules/qsys_spi_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_spi_0.v" 132 -1 0 } } { "db/ip/qsys/submodules/qsys_new_sdram_controller_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_new_sdram_controller_0.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/qsys/submodules/qsys_spi_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_spi_0.v" 253 -1 0 } } { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2878 -1 0 } } { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 3896 -1 0 } } { "db/ip/qsys/submodules/qsys_new_sdram_controller_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_new_sdram_controller_0.v" 306 -1 0 } } { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 3500 -1 0 } } { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 398 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_nios2_qsys_0_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/qsys/submodules/qsys_timer_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_timer_0.v" 167 -1 0 } } { "db/ip/qsys/submodules/qsys_timer_0.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_timer_0.v" 176 -1 0 } } { "db/ip/qsys/submodules/qsys_timer_1.v" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/db/ip/qsys/submodules/qsys_timer_1.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1631879095867 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1631879095868 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_cke VCC " "Pin \"ram_cke\" is stuck at VCC" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631879106119 "|device|ram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "buzzer GND " "Pin \"buzzer\" is stuck at GND" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631879106119 "|device|buzzer"} { "Warning" "WMLS_MLS_STUCK_PIN" "uart_tx GND " "Pin \"uart_tx\" is stuck at GND" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631879106119 "|device|uart_tx"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_hsync GND " "Pin \"vga_hsync\" is stuck at GND" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631879106119 "|device|vga_hsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_vsync GND " "Pin \"vga_vsync\" is stuck at GND" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631879106119 "|device|vga_vsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r GND " "Pin \"vga_r\" is stuck at GND" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631879106119 "|device|vga_r"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g GND " "Pin \"vga_g\" is stuck at GND" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631879106119 "|device|vga_g"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b GND " "Pin \"vga_b\" is stuck at GND" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631879106119 "|device|vga_b"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1631879106119 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879106696 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "332 " "332 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631879111620 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1631879111920 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1631879111920 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879112209 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/efesxzc/projects/fpga/eFPGA_eth/output_files/device.map.smsg " "Generated suppressed messages file /home/efesxzc/projects/fpga/eFPGA_eth/output_files/device.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879114061 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631879116862 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631879116862 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631879118343 "|device|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631879118343 "|device|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631879118343 "|device|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631879118343 "|device|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rx " "No output dependent on input pin \"uart_rx\"" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631879118343 "|device|uart_rx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps_clock " "No output dependent on input pin \"ps_clock\"" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631879118343 "|device|ps_clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps_data " "No output dependent on input pin \"ps_data\"" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631879118343 "|device|ps_data"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir " "No output dependent on input pin \"ir\"" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/eFPGA_eth/vhdl/device.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631879118343 "|device|ir"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1631879118343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4426 " "Implemented 4426 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631879118346 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631879118346 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1631879118346 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4224 " "Implemented 4224 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631879118346 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1631879118346 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631879118346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "532 " "Peak virtual memory: 532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631879118431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 17 16:45:18 2021 " "Processing ended: Fri Sep 17 16:45:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631879118431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:05 " "Elapsed time: 00:02:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631879118431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:21 " "Total CPU time (on all processors): 00:02:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631879118431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631879118431 ""}
