```VHDL
architecture synth of mux2 is
begin
y <= d1 when s else d0;
end;
```