[0m[[0m[0mdebug[0m] [0m[0mInvalidating /localtmp/ec9hc/TEMP/freedom/rocket-chip/chisel3/target/scala-2.12/chisel3_2.12-3.2-SNAPSHOT.jar: class chisel3.core.Aggregate now provided by /localtmp/ec9hc/freedom/rocket-chip/chisel3/target/scala-2.12/chisel3_2.12-3.2-SNAPSHOT.jar[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.blocks.devices.spi.HasPeripherySPIFlashModuleImp has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(qspi,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.blocks.devices.spi.HasPeripherySPIFlashModuleImp: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.blocks.devices.spi.HasPeripherySPIFlashModuleImp.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.artyshell.ArtyShell: Set(UsedName(qspi,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.amba.axi4.AXI4AdapterNode has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.amba.axi4.AXI4AdapterNode: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.amba.axi4.AXI4AdapterNode.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.diplomacy.AddressSet has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(enumerateBits,[Default]), UsedName(enumerateMask,[Default]), UsedName(subtract,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.diplomacy.AddressSet: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.diplomacy.AddressSet.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Params. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.microsemi.verashell.HasPFEvalKitChipLink. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGPads. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxua280mig.HasMemoryXilinxUA280MIGModuleImp. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.microsemi.polarfirepcierootport.PolarFirePCIeX4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGPads. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr4.HasMemoryPolarFireEvalKitDDR4ModuleImp. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Params. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGPads. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.ChipLinkOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGPads. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr3.HasMemoryPolarFireEvalKitDDR3ModuleImp. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu110mig.HasMemoryXilinxVCU110MIGModuleImp. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGParams. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxzcu102mig.HasMemoryXilinxZCU102MIGModuleImp. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGParams. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Island. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.vc707axi_to_pcie_x1.VC707AXIToPCIeX1. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707mig.HasMemoryXilinxVC707MIGModuleImp. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.vc707shell.HasVC707ChipLink. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Pads. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Pads. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGPads. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGParams. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGParams. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGParams. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.DDRVC707Overlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.microsemi.polarfireevalkitshell.HasPFEvalKitChipLink. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu118mig.HasMemoryXilinxVCU118MIGModuleImp. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Island. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.blocks.devices.chiplink.ChipLink has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(io,[Default]), UsedName(module,[Default]), UsedName(ioNode,[Default]), UsedName(fpga_reset,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.blocks.devices.chiplink.ChipLink: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.blocks.devices.chiplink.ChipLink.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.ChipLinkOverlay: Set(UsedName(module,[Default]), UsedName(ioNode,[Default]), UsedName(io,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.diplomacy.BundleBridgeSink has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(location,[Default]), UsedName(bundle,[Default]), UsedName(flexes,[Default]), UsedName(io,[Default]), UsedName(description,[Default]), UsedName(makeIO,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.diplomacy.BundleBridgeSink: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.diplomacy.BundleBridgeSink.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.LEDOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.ChipLinkOverlay: Set(UsedName(io,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.PCIeVC707Overlay: Set(UsedName(io,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.LEDXilinxOverlay: Set(UsedName(io,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.SwitchOverlay: Set(UsedName(io,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.DDRVC707Overlay: Set(UsedName(io,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe Chisel.package$Vec$ source file declares a macro.[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) Chisel.package$Vec$: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) Chisel.package$Vec$.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following member ref dependencies of Chisel.package$Vec$ are invalidated:[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.microsemi.polarfireevalkitshell.PolarFireEvalKitShell[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.artyshell.ArtyShell[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.ua280shell.UA280Shell[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.vc707shell.VC707Shell[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.vcu110shell.VCU110Shell[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.vcu118shell.VCU118Shell[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.zcu102shell.ZCU102Shell[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.blocks.devices.uart.HasPeripheryUARTModuleImp has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(uart,[Default]), UsedName(tieoffUARTs,[Default]), UsedName(tieoffUARTs$default$1,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.blocks.devices.uart.HasPeripheryUARTModuleImp: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.blocks.devices.uart.HasPeripheryUARTModuleImp.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.vc707shell.VC707Shell: Set(UsedName(uart,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.vcu110shell.VCU110Shell: Set(UsedName(uart,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.ua280shell.UA280Shell: Set(UsedName(uart,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.artyshell.ArtyShell: Set(UsedName(uart,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.microsemi.polarfireevalkitshell.PolarFireEvalKitShell: Set(UsedName(uart,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.vcu118shell.VCU118Shell: Set(UsedName(uart,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.zcu102shell.ZCU102Shell: Set(UsedName(uart,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.amba.axi4.AXI4ToTLNode has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.amba.axi4.AXI4ToTLNode: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.amba.axi4.AXI4ToTLNode.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.tilelink.TLToAPBNode has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.tilelink.TLToAPBNode: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.tilelink.TLToAPBNode.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.diplomacy.BundleBridgeSource has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(location,[Default]), UsedName(bundle,[Default]), UsedName(flexes,[Default]), UsedName(makeSink,[Default]), UsedName(description,[Default]), UsedName(sink,[Default]), UsedName(makeIO,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.diplomacy.BundleBridgeSource: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.diplomacy.BundleBridgeSource.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.SwitchXilinxOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.LEDOverlay: Set(UsedName(sink,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.ChipLinkOverlay: Set(UsedName(sink,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.PCIeVC707Overlay: Set(UsedName(sink,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.SwitchOverlay: Set(UsedName(sink,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.DDRVC707Overlay: Set(UsedName(sink,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.tilelink.package$ has the following implicit definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(TLClockDomainCrossing,[Default, Implicit]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.tilelink.package$: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.tilelink.package$.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following member ref dependencies of freechips.rocketchip.tilelink.package$ are invalidated:[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireddr3.HasMemoryPolarFireEvalKitDDR3[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireddr4.HasMemoryPolarFireEvalKitDDR4[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.HasSystemPolarFireEvalKitPCIeX4[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxua280mig.HasMemoryXilinxUA280MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707mig.HasMemoryXilinxVC707MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.HasSystemXilinxVC707PCIeX1[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvcu110mig.HasMemoryXilinxVCU110MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvcu118mig.HasMemoryXilinxVCU118MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxzcu102mig.HasMemoryXilinxZCU102MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.ChipLinkOverlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.ChipLinkOverlayKey[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.DDROverlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.DDROverlayKey[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.PCIeOverlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.PCIeOverlayKey[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.DDRVC707Overlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.PCIeVC707Overlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.VC707Shell[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.subsystem.AsynchronousCrossing$ has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(productPrefix,[Default]), UsedName(notifyAll,[Default]), UsedName(notify,[Default]), UsedName(AsynchronousCrossing,[Default]), UsedName(productElement,[Default]), UsedName(depth,[Default]), UsedName(toString,[Default]), UsedName(asInstanceOf,[Default]), UsedName(finalize,[Default]), UsedName(wait,[Default]), UsedName(freechips;rocketchip;subsystem;AsynchronousCrossing;init;,[Default]), UsedName(productArity,[Default]), UsedName(clone,[Default]), UsedName($isInstanceOf,[Default]), UsedName(==,[Default]), UsedName(copy,[Default]), UsedName(isInstanceOf,[Default]), UsedName(getClass,[Default]), UsedName(equals,[Default]), UsedName(copy$default$1,[Default]), UsedName(!=,[Default]), UsedName(hashCode,[Default]), UsedName(ne,[Default]), UsedName(eq,[Default]), UsedName(copy$default$2,[Default]), UsedName($asInstanceOf,[Default]), UsedName(synchronized,[Default]), UsedName(sync,[Default]), UsedName(sameClock,[Default]), UsedName(productIterator,[Default]), UsedName($init$,[Default]), UsedName(canEqual,[Default]), UsedName(##,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.subsystem.AsynchronousCrossing$: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.subsystem.AsynchronousCrossing$.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIG: Set(UsedName(AsynchronousCrossing,[Default]), UsedName(depth,[Default]), UsedName(asInstanceOf,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGIsland: Set(UsedName(AsynchronousCrossing,[Default]), UsedName(depth,[Default]), UsedName(==,[Default]), UsedName(ne,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1: Set(UsedName(AsynchronousCrossing,[Default]), UsedName(asInstanceOf,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Island: Set(UsedName(AsynchronousCrossing,[Default]), UsedName(depth,[Default]), UsedName(==,[Default]), UsedName(ne,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGIsland: Set(UsedName(AsynchronousCrossing,[Default]), UsedName(depth,[Default]), UsedName(==,[Default]), UsedName(ne,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.VC707AXIToPCIeRefClk: Set(UsedName(AsynchronousCrossing,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGIsland: Set(UsedName(AsynchronousCrossing,[Default]), UsedName(depth,[Default]), UsedName(==,[Default]), UsedName(ne,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Island: Set(UsedName(AsynchronousCrossing,[Default]), UsedName(depth,[Default]), UsedName(==,[Default]), UsedName(ne,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGIsland: Set(UsedName(AsynchronousCrossing,[Default]), UsedName(depth,[Default]), UsedName(==,[Default]), UsedName(ne,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGIsland: Set(UsedName(AsynchronousCrossing,[Default]), UsedName(depth,[Default]), UsedName(==,[Default]), UsedName(ne,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.interrupts.IntSyncSourceNode has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.interrupts.IntSyncSourceNode: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.interrupts.IntSyncSourceNode.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.devices.debug.HasPeripheryDebugModuleImp has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(connectDebug,[Default]), UsedName(HasPeripheryDebugModuleImp,[Default]), UsedName(connectDebug$default$6,[Default]), UsedName(connectDebug$default$5,[Default]), UsedName(connectDebug$default$4,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.devices.debug.HasPeripheryDebugModuleImp: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.devices.debug.HasPeripheryDebugModuleImp.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.vcu110shell.VCU110Shell: Set(UsedName(HasPeripheryDebugModuleImp,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.artyshell.ArtyShell: Set(UsedName(HasPeripheryDebugModuleImp,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.vcu118shell.VCU118Shell: Set(UsedName(HasPeripheryDebugModuleImp,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.zcu102shell.ZCU102Shell: Set(UsedName(HasPeripheryDebugModuleImp,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.diplomacy.LazyScope has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(apply,[Default]), UsedName(toString,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.diplomacy.LazyScope: Set(sifive.fpgashells.shell.Shell); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from sifive.fpgashells.shell.Shell...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set(sifive.fpgashells.shell.Shell)[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding sifive.fpgashells.shell.IOShell by sifive.fpgashells.shell.Shell[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding sifive.fpgashells.shell.xilinx.XilinxShell by sifive.fpgashells.shell.IOShell[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding sifive.fpgashells.shell.xilinx.Series7Shell by sifive.fpgashells.shell.xilinx.XilinxShell[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding sifive.fpgashells.shell.xilinx.VC707Shell by sifive.fpgashells.shell.xilinx.Series7Shell[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(sifive.fpgashells.shell.Shell, sifive.fpgashells.shell.xilinx.VC707Shell, sifive.fpgashells.shell.xilinx.XilinxShell, sifive.fpgashells.shell.xilinx.Series7Shell, sifive.fpgashells.shell.IOShell)[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.VC707Shell: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.Series7Shell: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.IOShell. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.SwitchXilinxOverlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.ChipLinkXilinxOverlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.VC707Shell: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.PCIeVC707Overlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.LEDXilinxOverlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.LVDSClockInputXilinxOverlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.SysClockVC707Overlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.DDRVC707Overlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.ChipLinkVC707Overlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.VC707Shell: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.LEDOverlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.ChipLinkOverlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.XilinxShell. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.SwitchOverlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.Series7Shell: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.clocks.PLLFactory: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.LVDSClockInputOverlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.diplomacy.LazyScope.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.Shell: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.SwitchXilinxOverlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.ChipLinkXilinxOverlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.LEDOverlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.ChipLinkOverlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.PCIeVC707Overlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.LEDXilinxOverlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.SwitchOverlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.LVDSClockInputXilinxOverlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.SysClockVC707Overlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.clocks.PLLFactory: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.IOOverlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.DDRVC707Overlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.LVDSClockInputOverlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.ChipLinkVC707Overlay: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4: Set(UsedName(apply,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.tilelink.TLEdgeOut has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(inFlight,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.tilelink.TLEdgeOut: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.tilelink.TLEdgeOut.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.VC707Shell. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr4.HasMemoryPolarFireEvalKitDDR4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.ChipLinkOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu110mig.HasMemoryXilinxVCU110MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.PCIeVC707Overlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.HasSystemXilinxVC707PCIeX1. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.PCIeOverlayKey. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr3.HasMemoryPolarFireEvalKitDDR3. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.HasSystemPolarFireEvalKitPCIeX4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxua280mig.HasMemoryXilinxUA280MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.ChipLinkOverlayKey. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707mig.HasMemoryXilinxVC707MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.PCIeOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxzcu102mig.HasMemoryXilinxZCU102MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu118mig.HasMemoryXilinxVCU118MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.tilelink.TLEdgeIn has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(inFlight,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.tilelink.TLEdgeIn: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.tilelink.TLEdgeIn.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.VC707Shell. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr4.HasMemoryPolarFireEvalKitDDR4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.ChipLinkOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu110mig.HasMemoryXilinxVCU110MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.PCIeVC707Overlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.HasSystemXilinxVC707PCIeX1. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.PCIeOverlayKey. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.DDROverlayKey. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr3.HasMemoryPolarFireEvalKitDDR3. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.HasSystemPolarFireEvalKitPCIeX4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxua280mig.HasMemoryXilinxUA280MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.ChipLinkOverlayKey. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707mig.HasMemoryXilinxVC707MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.PCIeOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.DDRVC707Overlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.DDROverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxzcu102mig.HasMemoryXilinxZCU102MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu118mig.HasMemoryXilinxVCU118MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.tilelink.TLIdentityNode$ has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.tilelink.TLIdentityNode$: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.tilelink.TLIdentityNode$.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.PCIeVC707Overlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.amba.apb.APBSlaveNode$ has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.amba.apb.APBSlaveNode$: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.amba.apb.APBSlaveNode$.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.microsemi.polarfirepcierootport.PolarFirePCIeX4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.subsystem.SynchronousCrossing$ has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(SynchronousCrossing,[Default]), UsedName(productPrefix,[Default]), UsedName(notifyAll,[Default]), UsedName(notify,[Default]), UsedName(productElement,[Default]), UsedName(freechips;rocketchip;subsystem;SynchronousCrossing;init;,[Default]), UsedName(toString,[Default]), UsedName(asInstanceOf,[Default]), UsedName(finalize,[Default]), UsedName(wait,[Default]), UsedName(productArity,[Default]), UsedName(clone,[Default]), UsedName($isInstanceOf,[Default]), UsedName(==,[Default]), UsedName(copy,[Default]), UsedName(isInstanceOf,[Default]), UsedName(getClass,[Default]), UsedName(equals,[Default]), UsedName(copy$default$1,[Default]), UsedName(!=,[Default]), UsedName(hashCode,[Default]), UsedName(ne,[Default]), UsedName(eq,[Default]), UsedName($asInstanceOf,[Default]), UsedName(synchronized,[Default]), UsedName(sameClock,[Default]), UsedName(productIterator,[Default]), UsedName($init$,[Default]), UsedName(canEqual,[Default]), UsedName(params,[Default]), UsedName(##,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.subsystem.SynchronousCrossing$: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.subsystem.SynchronousCrossing$.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeRefClk: Set(UsedName(SynchronousCrossing,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4: Set(UsedName(SynchronousCrossing,[Default]), UsedName(asInstanceOf,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.macros.ValNameImpl source file declares a macro.[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.macros.ValNameImpl: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.macros.ValNameImpl.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following member ref dependencies of freechips.rocketchip.macros.ValNameImpl are invalidated:[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.clocks.ClockGroup[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.clocks.ResetWrangler[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireddr3.HasMemoryPolarFireEvalKitDDR3[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Island[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireddr4.HasMemoryPolarFireEvalKitDDR4[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Island[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.HasSystemPolarFireEvalKitPCIeX4[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxua280mig.HasMemoryXilinxUA280MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGIsland[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707mig.HasMemoryXilinxVC707MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGIsland[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.HasSystemXilinxVC707PCIeX1[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvcu110mig.HasMemoryXilinxVCU110MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGIsland[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvcu118mig.HasMemoryXilinxVCU118MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGIsland[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxzcu102mig.HasMemoryXilinxZCU102MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGIsland[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.microsemi.polarfirepcierootport.PolarFirePCIeX4[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.xilinx.vc707axi_to_pcie_x1.VC707AXIToPCIeX1[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.ChipLinkOverlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.LEDOverlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.SwitchOverlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.DDRVC707Overlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.PCIeVC707Overlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.VC707Shell[0m
[0m[[0m[0mdebug[0m] [0m[0mThe chisel3.package$experimental$ source file declares a macro.[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) chisel3.package$experimental$: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) chisel3.package$experimental$.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following member ref dependencies of chisel3.package$experimental$ are invalidated:[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.clocks.ResetWrangler[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Island[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Params[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Island[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Params[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGIsland[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGParams[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGIsland[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGParams[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGIsland[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGParams[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGIsland[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGParams[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGIsland[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGParams[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.microsemi.CLKINT[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.microsemi.corejtagdebug.CoreJtagDebugIOJTAGPads[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.microsemi.polarfire_oscillator.PolarFireOscillatorIOPads[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.microsemi.polarfireccc.PolarFireCCCIOPads[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.microsemi.polarfireclockdivider.PolarFireClockDividerIOPads[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.microsemi.polarfireddr3.PolarFireEvalKitDDR3IODDR[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.microsemi.polarfireddr4.PolarFireEvalKitDDR4IODDR[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.microsemi.polarfiredll.PolarFireDLLIOPads[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.microsemi.polarfireglitchlessmux.PolarFireGlitchlessMuxIOPads[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.microsemi.polarfireinitmonitor.PolarFireInitMonitorIOPads[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.microsemi.polarfirereset.PolarFireResetIOPads[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.microsemi.polarfiretxpll.PolarFireTxPLLIOPads[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.microsemi.polarfirexcvrrefclk.PolarFireTransceiverRefClkIOPads[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.xilinx.IBUFDS[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.xilinx.IBUFDS_GTE2[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.xilinx.IDDR[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.xilinx.IDELAYCTRL[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.xilinx.IDELAYE2[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.xilinx.IOBUF[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.xilinx.ODDR[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.xilinx.ODELAYE2[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.xilinx.PULLUP[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.xilinx.booleanToVerilogStringParam[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.xilinx.booleanToVerilogVectorParam[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.xilinx.mmcm[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.xilinx.sdio_spi_bridge[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.xilinx.ua280mig.UA280MIGIODDR[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.xilinx.vc707mig.VC707MIGIODDR[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.xilinx.vcu110mig.VCU110MIGIODDR[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.xilinx.vcu118mig.VCU118MIGIODDR[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.ip.xilinx.zcu102mig.ZCU102MIGIODDR[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.IOOverlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.IOPin[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.microsemi.polarfireevalkitshell.HasDDR3[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.microsemi.polarfireevalkitshell.PolarFireEvalKitShell[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.microsemi.verashell.HasDDR3[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.microsemi.verashell.VeraShell[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.ChipLinkVC707Overlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.SysClockVC707Overlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.artyshell.ArtyShell[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.ua280shell.HasDDR3[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.ua280shell.UA280Shell[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.vc707shell.HasDDR3[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.vc707shell.VC707Shell[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.vcu110shell.HasDDR3[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.vcu110shell.VCU110Shell[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.vcu118shell.HasDDR3[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.vcu118shell.VCU118Shell[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.zcu102shell.HasDDR3[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.zcu102shell.ZCU102Shell[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.amba.axi4.AXI4MasterNode$ has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.amba.axi4.AXI4MasterNode$: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.amba.axi4.AXI4MasterNode$.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.microsemi.polarfirepcierootport.PolarFirePCIeX4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.vc707axi_to_pcie_x1.VC707AXIToPCIeX1. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.blocks.devices.spi.SPIParamsBase has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(sampleDelayBits,[Default]), UsedName(fineDelayBits,[Default]), UsedName(sampleDelay,[Default]), UsedName(defaultSampleDel,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.blocks.devices.spi.SPIParamsBase: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.blocks.devices.spi.SPIParamsBase.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.artyshell.ArtyShell: Set(UsedName(sampleDelay,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe chisel3.package$ has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(SeqMem,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) chisel3.package$: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) chisel3.package$.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.vcu110mig.VCU110MIGIODDR. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Params. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.vc707shell.VC707Shell. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.microsemi.polarfireccc.PolarFireCCC. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.zcu102mig.ZCU102MIGIODDR. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.vcu110shell.VCU110Shell. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.microsemi.CLKINT. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.clocks.ResetWrangler. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.vcu110shell.HasDDR3. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.SwitchXilinxOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.BUFG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.microsemi.polarfire_oscillator.PolarFireOscillatorIOPads. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.microsemi.polarfiredll.PolarFireDLLIOPads. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.ODDR. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.ChipLinkXilinxOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.microsemi.polarfireddr3.PolarFireEvalKitDDR3IODDR. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Params. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.microsemi.polarfiretxpll.PolarFireTxPLLIOPads. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.LEDOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.artyshell.ArtyShell. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.microsemi.polarfireevalkitshell.PolarFireEvalKitShell. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.IBUFDS. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.VC707Shell. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.vc707shell.HasDDR3. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.IDELAYCTRL. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.zcu102shell.HasDDR3. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.ChipLinkOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.PCIeVC707Overlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.vc707mig.VC707MIGIODDR. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.LEDXilinxOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.microsemi.polarfirereset.PolarFireResetIOPads. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.SwitchOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.microsemi.polarfireevalkitshell.HasDDR3. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.vcu118shell.VCU118Shell. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.IOPin. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.LEDOverlayKey. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGParams. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.LVDSClockInputXilinxOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.SysClockVC707Overlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.booleanToVerilogStringParam. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.booleanToVerilogVectorParam. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.LVDSClock. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.microsemi.corejtagdebug.CoreJtagDebugIOJTAGPads. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.microsemi.polarfireddr4.PolarFireEvalKitDDR4IODDR. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.Series7MMCM. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.mmcm. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.zcu102shell.ZCU102Shell. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGParams. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.ua280shell.HasDDR3. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Island. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.IBUF. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.PULLUP. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.IOBUF. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.microsemi.polarfireclockdivider.PolarFireClockDividerIOPads. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.Series7Shell. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.microsemi.polarfireglitchlessmux.PolarFireGlitchlessMuxIOPads. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.SwitchOverlayKey. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.clocks.PLLInstance. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.clocks.PLLFactory. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.IBUFG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.ODELAYE2. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.IOOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.microsemi.verashell.HasDDR3. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGParams. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGParams. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.microsemi.polarfireccc.PolarFireCCCIOPads. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGParams. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.PCIeOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.DDRVC707Overlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.microsemi.polarfirexcvrrefclk.PolarFireTransceiverRefClkIOPads. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.IDDR. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.IBUFDS_GTE2. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.microsemi.polarfireinitmonitor.PolarFireInitMonitorIOPads. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.DDROverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.sdio_spi_bridge. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.vcu118shell.HasDDR3. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.LVDSClockInputOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.ChipLinkVC707Overlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.IDELAYE2. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.vcu118mig.VCU118MIGIODDR. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Island. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.ua280mig.UA280MIGIODDR. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.package. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.amba.axi4.package$ has the following implicit definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(AXI4ClockDomainCrossing,[Default, Implicit]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.amba.axi4.package$: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.amba.axi4.package$.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following member ref dependencies of freechips.rocketchip.amba.axi4.package$ are invalidated:[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIG[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.interrupts.IntSyncSinkNode has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.interrupts.IntSyncSinkNode: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.interrupts.IntSyncSinkNode.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.blocks.devices.spi.SPIFlashParams has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(copy$default$12,[Default]), UsedName(copy$default$5,[Default]), UsedName(sampleDelay,[Default]), UsedName(copy$default$3,[Default]), UsedName(defaultSampleDel,[Default]), UsedName(copy,[Default]), UsedName(fineDelayBits,[Default]), UsedName(sampleDelayBits,[Default]), UsedName(crossingType,[Default]), UsedName(fBufferDepth,[Default]), UsedName(sifive;blocks;devices;spi;SPIFlashParams;init;,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.blocks.devices.spi.SPIFlashParams: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.blocks.devices.spi.SPIFlashParams.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.artyshell.ArtyShell: Set(UsedName(sampleDelay,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.amba.axi4.AXI4SlaveNode$ has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.amba.axi4.AXI4SlaveNode$: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.amba.axi4.AXI4SlaveNode$.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.microsemi.polarfirepcierootport.PolarFirePCIeX4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Island. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.vc707axi_to_pcie_x1.VC707AXIToPCIeX1. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Island. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.diplomacy.BaseNode has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.diplomacy.BaseNode: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.diplomacy.BaseNode.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.microsemi.polarfirepcierootport.PolarFirePCIeX4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Island. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.vc707axi_to_pcie_x1.VC707AXIToPCIeX1. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.clocks.PLLFactory. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Island. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.subsystem.BaseSubsystem has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(nMemoryChannels,[Default]), UsedName(mbus,[Default]), UsedName(memBuses,[Default]), UsedName(nBanksPerChannel,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.subsystem.BaseSubsystem: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.subsystem.BaseSubsystem.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr4.MemoryMicrosemiDDR4Key. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu110mig.MemoryXilinxDDRKey. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu118mig.MemoryXilinxDDRKey. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.microsemi.polarfireddr4.HasMemoryPolarFireEvalKitDDR4: Set(UsedName(nMemoryChannels,[Default]), UsedName(memBuses,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr3.MemoryMicrosemiDDR3Key. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxvcu110mig.HasMemoryXilinxVCU110MIG: Set(UsedName(nMemoryChannels,[Default]), UsedName(memBuses,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxua280mig.MemoryXilinxDDRKey. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxzcu102mig.MemoryXilinxDDRKey. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.HasSystemXilinxVC707PCIeX1. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.microsemi.polarfireddr3.HasMemoryPolarFireEvalKitDDR3: Set(UsedName(nMemoryChannels,[Default]), UsedName(memBuses,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.HasSystemPolarFireEvalKitPCIeX4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxua280mig.HasMemoryXilinxUA280MIG: Set(UsedName(nMemoryChannels,[Default]), UsedName(memBuses,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707mig.MemoryXilinxDDRKey. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxvc707mig.HasMemoryXilinxVC707MIG: Set(UsedName(nMemoryChannels,[Default]), UsedName(memBuses,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxzcu102mig.HasMemoryXilinxZCU102MIG: Set(UsedName(nMemoryChannels,[Default]), UsedName(memBuses,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxvcu118mig.HasMemoryXilinxVCU118MIG: Set(UsedName(nMemoryChannels,[Default]), UsedName(memBuses,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.subsystem.MemoryBus has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(from,[Default]), UsedName(toVariableWidthSlave$default$2,[Default]), UsedName(toFixedWidthSlave$default$1,[Default]), UsedName(toFixedWidthSlave,[Default]), UsedName(toVariableWidthSlave,[Default]), UsedName(inwardNode,[Default]), UsedName(toVariableWidthSlaveNode$default$2,[Default]), UsedName(toFixedWidthSingleBeatSlaveNode$default$2,[Default]), UsedName(toFixedWidthPort$default$1,[Default]), UsedName(toString,[Default]), UsedName(toFixedWidthSlaveNode$default$1,[Default]), UsedName(fragmentTo,[Default]), UsedName(fromCoherenceManager,[Default]), UsedName(toSlave$default$1,[Default]), UsedName(outwardNode,[Default]), UsedName(toFixedWidthSingleBeatSlaveNode,[Default]), UsedName(toFixedWidthPort,[Default]), UsedName(toFixedWidthSingleBeatSlave$default$4,[Default]), UsedName(toVariableWidthSlave$default$1,[Default]), UsedName(toSlave,[Default]), UsedName(toDRAMController$default$3,[Default]), UsedName(fromCoherenceManager$default$1,[Default]), UsedName(toFixedWidthSingleBeatSlave$default$2,[Default]), UsedName(fixFrom,[Default]), UsedName(beatBytes,[Default]), UsedName(fromCoherenceManager$default$2,[Default]), UsedName(bufferTo,[Default]), UsedName(toSlave$default$2,[Default]), UsedName(toFixedWidthPort$default$3,[Default]), UsedName(toFixedWidthSlave$default$3,[Default]), UsedName(to,[Default]), UsedName(toFixedWidthSingleBeatSlave$default$3,[Default]), UsedName(delayNode,[Default]), UsedName(toVariableWidthSlaveNodeOption,[Default]), UsedName(toVariableWidthSlaveNode,[Default]), UsedName(blockBytes,[Default]), UsedName(toFixedWidthPort$default$2,[Default]), UsedName(toLargeBurstSlave$default$3,[Default]), UsedName(toLargeBurstSlave$default$2,[Default]), UsedName(MemoryBus,[Default]), UsedName(toFixedWidthSingleBeatSlave,[Default]), UsedName(toSlave$default$3,[Default]), UsedName(toVariableWidthSlaveNode$default$1,[Default]), UsedName(toVariableWidthSlave$default$3,[Default]), UsedName(coupleFrom,[Default]), UsedName(toFixedWidthSlaveNode,[Default]), UsedName(toVariableWidthSlaveNodeOption$default$2,[Default]), UsedName(coupleTo,[Default]), UsedName(fixedWidthTo,[Default]), UsedName(toVariableWidthSlaveNodeOption$default$1,[Default]), UsedName(toFixedWidthSlaveNode$default$2,[Default]), UsedName(toLargeBurstSlave$default$4,[Default]), UsedName(bufferFrom,[Default]), UsedName(toFixedWidthSingleBeatSlaveNode$default$3,[Default]), UsedName(toLargeBurstSlave,[Default]), UsedName(toFixedWidthSlave$default$2,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.subsystem.MemoryBus: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.subsystem.MemoryBus.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.microsemi.polarfireddr4.HasMemoryPolarFireEvalKitDDR4: Set(UsedName(toDRAMController$default$3,[Default]), UsedName(MemoryBus,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxvcu110mig.HasMemoryXilinxVCU110MIG: Set(UsedName(toDRAMController$default$3,[Default]), UsedName(MemoryBus,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.microsemi.polarfireddr3.HasMemoryPolarFireEvalKitDDR3: Set(UsedName(toDRAMController$default$3,[Default]), UsedName(MemoryBus,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxua280mig.HasMemoryXilinxUA280MIG: Set(UsedName(toDRAMController$default$3,[Default]), UsedName(MemoryBus,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxvc707mig.HasMemoryXilinxVC707MIG: Set(UsedName(toDRAMController$default$3,[Default]), UsedName(MemoryBus,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxzcu102mig.HasMemoryXilinxZCU102MIG: Set(UsedName(toDRAMController$default$3,[Default]), UsedName(MemoryBus,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxvcu118mig.HasMemoryXilinxVCU118MIG: Set(UsedName(toDRAMController$default$3,[Default]), UsedName(MemoryBus,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.interrupts.IntSourceNode$ has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.interrupts.IntSourceNode$: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.interrupts.IntSourceNode$.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.microsemi.polarfirepcierootport.PolarFirePCIeX4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.vc707axi_to_pcie_x1.VC707AXIToPCIeX1. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe chisel3.package$Vec$ source file declares a macro.[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) chisel3.package$Vec$: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) chisel3.package$Vec$.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following member ref dependencies of chisel3.package$Vec$ are invalidated:[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.SwitchXilinxOverlay[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.subsystem.HasCrossing has the following implicit definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(p,[Implicit]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.subsystem.HasCrossing: Set(sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGIsland, sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1, sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Island, sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGIsland, sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGIsland, sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4, sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Island, sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGIsland, sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGIsland); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGIsland...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set(sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGIsland)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGIsland)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set(sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Island...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set(sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Island)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Island)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGIsland...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set(sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGIsland)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGIsland)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGIsland...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set(sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGIsland)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGIsland)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set(sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Island...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set(sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Island)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Island)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGIsland...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set(sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGIsland)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGIsland)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGIsland...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set(sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGIsland)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGIsland)[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following member ref dependencies of sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1 are invalidated:[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.HasSystemXilinxVC707PCIeX1[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.HasSystemXilinxVC707PCIeX1ModuleImp[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.PCIeVC707Overlay[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following member ref dependencies of sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4 are invalidated:[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.HasSystemPolarFireEvalKitPCIeX4[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.HasSystemPolarFireEvalKitPCIeX4ModuleImp[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.subsystem.HasCrossing.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following member ref dependencies of freechips.rocketchip.subsystem.HasCrossing are invalidated:[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Island[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Island[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.HasSystemPolarFireEvalKitPCIeX4[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeRefClk[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGIsland[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGIsland[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.HasSystemXilinxVC707PCIeX1[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.VC707AXIToPCIeRefClk[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGIsland[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGIsland[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGIsland[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.PCIeVC707Overlay[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.blocks.devices.chiplink.ChipLinkParams has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(fpgaReset,[Default]), UsedName(copy$default$6,[Default]), UsedName(copy,[Default]), UsedName(sifive;blocks;devices;chiplink;ChipLinkParams;init;,[Default]), UsedName(crossing,[Default]), UsedName(crossingDepth,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.blocks.devices.chiplink.ChipLinkParams: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.blocks.devices.chiplink.ChipLinkParams.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.microsemi.verashell.HasPFEvalKitChipLink. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.ChipLinkOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.ChipLinkOverlayParams. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.vc707shell.HasVC707ChipLink. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.microsemi.polarfireevalkitshell.HasPFEvalKitChipLink. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.diplomacy.MixedNexusNode has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.diplomacy.MixedNexusNode: Set(sifive.fpgashells.clocks.ClockGroupNode, sifive.fpgashells.clocks.PLLNode); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from sifive.fpgashells.clocks.ClockGroupNode...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set(sifive.fpgashells.clocks.ClockGroupNode)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(sifive.fpgashells.clocks.ClockGroupNode)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from sifive.fpgashells.clocks.PLLNode...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set(sifive.fpgashells.clocks.PLLNode)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(sifive.fpgashells.clocks.PLLNode)[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.ChipLinkOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.ChipLinkOverlayParams. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.ChipLinkOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.diplomacy.MixedNexusNode.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.clocks.ClockGroupNode. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.clocks.PLLNode. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.blocks.devices.spi.HasPeripherySPIModuleImp has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(spi,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.blocks.devices.spi.HasPeripherySPIModuleImp: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.blocks.devices.spi.HasPeripherySPIModuleImp.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.vc707shell.VC707Shell: Set(UsedName(spi,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.vcu110shell.VCU110Shell: Set(UsedName(spi,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.ua280shell.UA280Shell: Set(UsedName(spi,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.microsemi.polarfireevalkitshell.PolarFireEvalKitShell: Set(UsedName(spi,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.vcu118shell.VCU118Shell: Set(UsedName(spi,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.zcu102shell.ZCU102Shell: Set(UsedName(spi,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.tilelink.TLToAXI4Node has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.tilelink.TLToAXI4Node: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.tilelink.TLToAXI4Node.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.tilelink.TLFragmenter$ has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(expandTransfer,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.tilelink.TLFragmenter$: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.tilelink.TLFragmenter$.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.subsystem.SystemBus has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(from,[Default]), UsedName(toMemoryBus,[Default]), UsedName(toSlaveBus,[Default]), UsedName(toVariableWidthSlave$default$2,[Default]), UsedName(toFixedWidthSlave$default$1,[Default]), UsedName(toFixedWidthSlave,[Default]), UsedName(toVariableWidthSlave,[Default]), UsedName(inwardNode,[Default]), UsedName(fromMaster,[Default]), UsedName(toVariableWidthSlaveNode$default$2,[Default]), UsedName(toFixedWidthSingleBeatSlaveNode$default$2,[Default]), UsedName(SystemBus,[Default]), UsedName(toFixedWidthPort$default$1,[Default]), UsedName(toString,[Default]), UsedName(toFixedWidthSlaveNode$default$1,[Default]), UsedName(fragmentTo,[Default]), UsedName(toSlave$default$1,[Default]), UsedName(toSplitSlave$default$2,[Default]), UsedName(outwardNode,[Default]), UsedName(toFixedWidthSingleBeatSlaveNode,[Default]), UsedName(toFixedWidthPort,[Default]), UsedName(fromMaster$default$3,[Default]), UsedName(fromPort,[Default]), UsedName(fromPort$default$2,[Default]), UsedName(toFixedWidthSingleBeatSlave$default$4,[Default]), UsedName(toVariableWidthSlave$default$1,[Default]), UsedName(toSlave,[Default]), UsedName(toFixedWidthSingleBeatSlave$default$2,[Default]), UsedName(fixFrom,[Default]), UsedName(beatBytes,[Default]), UsedName(bufferTo,[Default]), UsedName(fromCoherentMaster$default$1,[Default]), UsedName(toSlave$default$2,[Default]), UsedName(toFixedWidthPort$default$3,[Default]), UsedName(toFixedWidthSlave$default$3,[Default]), UsedName(fromTile,[Default]), UsedName(to,[Default]), UsedName(toFixedWidthSingleBeatSlave$default$3,[Default]), UsedName(delayNode,[Default]), UsedName(toVariableWidthSlaveNodeOption,[Default]), UsedName(toVariableWidthSlaveNode,[Default]), UsedName(fromMasterNode$default$2,[Default]), UsedName(fromFrontBus,[Default]), UsedName(fromMaster$default$1,[Default]), UsedName(blockBytes,[Default]), UsedName(fromCoherentMaster$default$3,[Default]), UsedName(toFixedWidthPort$default$2,[Default]), UsedName(toLargeBurstSlave$default$3,[Default]), UsedName(toLargeBurstSlave$default$2,[Default]), UsedName(toFixedWidthSingleBeatSlave,[Default]), UsedName(toSlave$default$3,[Default]), UsedName(toVariableWidthSlaveNode$default$1,[Default]), UsedName(toPeripheryBus,[Default]), UsedName(fromCoherentMaster,[Default]), UsedName(toVariableWidthSlave$default$3,[Default]), UsedName(fromMaster$default$2,[Default]), UsedName(coupleFrom,[Default]), UsedName(toFixedWidthSlaveNode,[Default]), UsedName(toVariableWidthSlaveNodeOption$default$2,[Default]), UsedName(coupleTo,[Default]), UsedName(fromMasterBus,[Default]), UsedName(fromPort$default$3,[Default]), UsedName(fixedWidthTo,[Default]), UsedName(fromCoherentMaster$default$2,[Default]), UsedName(toVariableWidthSlaveNodeOption$default$1,[Default]), UsedName(toFixedWidthSlaveNode$default$2,[Default]), UsedName(fromPort$default$1,[Default]), UsedName(toLargeBurstSlave$default$4,[Default]), UsedName(bufferFrom,[Default]), UsedName(fromMasterNode$default$1,[Default]), UsedName(toFixedWidthSingleBeatSlaveNode$default$3,[Default]), UsedName(toLargeBurstSlave,[Default]), UsedName(fromMasterNode,[Default]), UsedName(toFixedWidthSlave$default$2,[Default]), UsedName(fixFromThenSplit,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.subsystem.SystemBus: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.subsystem.SystemBus.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.HasSystemXilinxVC707PCIeX1: Set(UsedName(toFixedWidthSlave,[Default]), UsedName(fromMaster,[Default]), UsedName(SystemBus,[Default]), UsedName(fromMaster$default$2,[Default]), UsedName(toFixedWidthSlave$default$2,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.HasSystemPolarFireEvalKitPCIeX4: Set(UsedName(toFixedWidthSlave,[Default]), UsedName(fromMaster,[Default]), UsedName(SystemBus,[Default]), UsedName(fromMaster$default$2,[Default]), UsedName(toFixedWidthSlave$default$2,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe sifive.blocks.devices.uart.UARTParams has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(copy$default$9,[Default]), UsedName(sifive;blocks;devices;uart;UARTParams;init;,[Default]), UsedName(copy$default$10,[Default]), UsedName(copy,[Default]), UsedName(crossingType,[Default]), UsedName(divisorInit,[Default]), UsedName(oversampleFactor,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) sifive.blocks.devices.uart.UARTParams: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) sifive.blocks.devices.uart.UARTParams.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.vc707shell.VC707Shell. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.vcu110shell.VCU110Shell. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.ua280shell.UA280Shell. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.artyshell.ArtyShell. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.microsemi.polarfireevalkitshell.PolarFireEvalKitShell. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.vcu118shell.VCU118Shell. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.zcu102shell.ZCU102Shell. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.subsystem.SubsystemClockCrossing has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(notifyAll,[Default]), UsedName(notify,[Default]), UsedName(toString,[Default]), UsedName(asInstanceOf,[Default]), UsedName(finalize,[Default]), UsedName(wait,[Default]), UsedName(clone,[Default]), UsedName($isInstanceOf,[Default]), UsedName(==,[Default]), UsedName(isInstanceOf,[Default]), UsedName(getClass,[Default]), UsedName(equals,[Default]), UsedName(!=,[Default]), UsedName(SubsystemClockCrossing,[Default]), UsedName(hashCode,[Default]), UsedName(ne,[Default]), UsedName(eq,[Default]), UsedName($asInstanceOf,[Default]), UsedName(synchronized,[Default]), UsedName(sameClock,[Default]), UsedName($init$,[Default]), UsedName(##,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.subsystem.SubsystemClockCrossing: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.subsystem.SubsystemClockCrossing.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIG: Set(UsedName(asInstanceOf,[Default]), UsedName(SubsystemClockCrossing,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.PCIeVC707Overlay: Set(UsedName(asInstanceOf,[Default]), UsedName(SubsystemClockCrossing,[Default]), UsedName(ne,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.HasSystemXilinxVC707PCIeX1: Set(UsedName(SubsystemClockCrossing,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1: Set(UsedName(asInstanceOf,[Default]), UsedName(SubsystemClockCrossing,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGIsland: Set(UsedName(==,[Default]), UsedName(SubsystemClockCrossing,[Default]), UsedName(ne,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxvc707mig.HasMemoryXilinxVC707MIG: Set(UsedName(==,[Default]), UsedName(SubsystemClockCrossing,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.shell.xilinx.DDRVC707Overlay: Set(UsedName(asInstanceOf,[Default]), UsedName(SubsystemClockCrossing,[Default]), UsedName(ne,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.VC707AXIToPCIeRefClk: Set(UsedName(SubsystemClockCrossing,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.diplomacy.AdapterNode has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.diplomacy.AdapterNode: Set(sifive.fpgashells.clocks.ClockGroupAdapterNode, sifive.fpgashells.clocks.ClockAdapterNode); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from sifive.fpgashells.clocks.ClockGroupAdapterNode...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set(sifive.fpgashells.clocks.ClockGroupAdapterNode)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(sifive.fpgashells.clocks.ClockGroupAdapterNode)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from sifive.fpgashells.clocks.ClockAdapterNode...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set(sifive.fpgashells.clocks.ClockAdapterNode)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(sifive.fpgashells.clocks.ClockAdapterNode)[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.clocks.ResetWrangler. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.ChipLinkOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.PCIeVC707Overlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.PCIeOverlayParams. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.DDROverlayParams. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.ChipLinkOverlayParams. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.DDRVC707Overlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.diplomacy.AdapterNode.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.clocks.ClockGroupAdapterNode. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.clocks.ClockAdapterNode. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.diplomacy.SinkNode has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.diplomacy.SinkNode: Set(sifive.fpgashells.clocks.ClockSinkNode); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from sifive.fpgashells.clocks.ClockSinkNode...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set(sifive.fpgashells.clocks.ClockSinkNode)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(sifive.fpgashells.clocks.ClockSinkNode)[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.ChipLinkXilinxOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.ChipLinkOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.PCIeVC707Overlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.ChipLinkOverlayParams. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.DDRVC707Overlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.ClockOutputOverlayKey. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.diplomacy.SinkNode.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.clocks.ClockSinkNode. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.tilelink.TLBufferNode has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.tilelink.TLBufferNode: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.tilelink.TLBufferNode.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIG. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.diplomacy.SourceNode has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.diplomacy.SourceNode: Set(sifive.fpgashells.clocks.ClockSourceNode); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from sifive.fpgashells.clocks.ClockSourceNode...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set(sifive.fpgashells.clocks.ClockSourceNode)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(sifive.fpgashells.clocks.ClockSourceNode)[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.ChipLinkXilinxOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.VC707Shell. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.ChipLinkOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.PCIeVC707Overlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.LVDSClockInputXilinxOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.SysClockVC707Overlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.ClockInputOverlayKey. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.DDRVC707Overlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.LVDSClockInputOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.ChipLinkVC707Overlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.diplomacy.SourceNode.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.clocks.ClockSourceNode. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.diplomacy.BundleBridge$ has the following implicit definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(p,[Implicit]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.diplomacy.BundleBridge$: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.diplomacy.BundleBridge$.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following member ref dependencies of freechips.rocketchip.diplomacy.BundleBridge$ are invalidated:[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.ChipLinkOverlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.DDRVC707Overlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.PCIeVC707Overlay[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.diplomacy.package$ has the following implicit definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(noCrossing,[Implicit]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.diplomacy.package$: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.diplomacy.package$.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following member ref dependencies of freechips.rocketchip.diplomacy.package$ are invalidated:[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.HasSystemPolarFireEvalKitPCIeX4[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.HasSystemXilinxVC707PCIeX1[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIG[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.ChipLinkOverlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.LVDSClockInputOverlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.ChipLinkVC707Overlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.ChipLinkXilinxOverlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.DDRVC707Overlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.LEDXilinxOverlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.LVDSClockInputXilinxOverlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.PCIeVC707Overlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.SwitchXilinxOverlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.SysClockVC707Overlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.VC707Shell[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.diplomacy.Device has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(skipIndexes,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.diplomacy.Device: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.diplomacy.Device.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.microsemi.polarfirepcierootport.PolarFirePCIeX4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.vc707axi_to_pcie_x1.VC707AXIToPCIeX1. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.interrupts.package$ has the following implicit definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(IntClockDomainCrossing,[Default, Implicit]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.interrupts.package$: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.interrupts.package$.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following member ref dependencies of freechips.rocketchip.interrupts.package$ are invalidated:[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.HasSystemPolarFireEvalKitPCIeX4[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.HasSystemXilinxVC707PCIeX1[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.PCIeOverlay[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.PCIeOverlayKey[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive.fpgashells.shell.xilinx.PCIeVC707Overlay[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.diplomacy.IdentityNode has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.diplomacy.IdentityNode: Set(sifive.fpgashells.clocks.ClockIdentityNode, sifive.fpgashells.clocks.ClockGroupIdentityNode); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from sifive.fpgashells.clocks.ClockIdentityNode...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set(sifive.fpgashells.clocks.ClockIdentityNode)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(sifive.fpgashells.clocks.ClockIdentityNode)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from sifive.fpgashells.clocks.ClockGroupIdentityNode...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set(sifive.fpgashells.clocks.ClockGroupIdentityNode)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(sifive.fpgashells.clocks.ClockGroupIdentityNode)[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.ChipLinkXilinxOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.ChipLinkOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.diplomacy.IdentityNode.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.clocks.ClockIdentityNode. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.clocks.ClockGroupIdentityNode. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe freechips.rocketchip.diplomacy.MixedNode has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0mAll member reference dependencies will be considered within this context.[0m
[0m[[0m[0mdebug[0m] [0m[0mFiles invalidated by inheriting from (external) freechips.rocketchip.diplomacy.MixedNode: Set(); now invalidating by inheritance (internally).[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting direct dependencies of all classes transitively invalidated by inheritance.[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting classes that directly depend on (external) freechips.rocketchip.diplomacy.MixedNode.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.clocks.ResetWrangler. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.SwitchXilinxOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.microsemi.polarfirepcierootport.PolarFirePCIeX4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.ChipLinkXilinxOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.LEDOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.ChipLinkOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.PCIeVC707Overlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.LVDSClockInputXilinxOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.SysClockVC707Overlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Island. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.ip.xilinx.vc707axi_to_pcie_x1.VC707AXIToPCIeX1. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.clocks.ClockGroup. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.clocks.PLLFactory. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.DDRVC707Overlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.LVDSClockInputOverlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.shell.xilinx.ChipLinkVC707Overlay. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Island. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGIsland. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0m[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial source changes: [0m
[0m[[0m[0mdebug[0m] [0m[0m	removed:Set(/localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/clocks/ClockGroup.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_ddr4/PolarFireDDR4.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/ChipLinkOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/package.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/SwitchOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_ddr3/PolarFireDDR3.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIGPeriphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/ibufds_gte2/ibufds_gte2.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/VC707Shell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_init_monitor/PolarFireInitMonitor.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/Unisim.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/vc707axi_to_pcie_x1/vc707axi_to_pcie_x1.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_ddr4/MicrosemiPolarFireDDR4Periphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIG.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/clocks/Nodes.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/PCIeOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvc707pciex1/XilinxVC707PCIeX1.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_ddr4/MicrosemiPolarFireDDR4.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/ArtyShell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvc707mig/XilinxVC707MIG.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/SwitchOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/clocks/ResetWrangler.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/UA280Shell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_oscillator/PolarFireOscillator.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/microsemi/VeraShell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/ZCU102Shell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_ccc/PolarFireCCC.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/clocks/PLLFactory.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/LEDOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/vcu118mig/vcu118mig.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/Shell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/zcu102mig/zcu102mig.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvc707pciex1/XilinxVC707PCIeX1Periphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/Series7Shell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_ddr3/MicrosemiPolarFireDDR3.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/Xilinx.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/VC707NewShell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/vcu110mig/vcu110mig.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_clock_divider/PolarFireClockDivider.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/LEDOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/ChipLinkOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_pcie/PolarFireEvalKitPCIeX4Periphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxua280mig/XilinxUA280MIG.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_pcie_rootport/PolarFirePCIeRootPort.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/IOShell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxua280mig/XilinxUA280MIGPeriphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/ClockOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_glitchless_mux/PolarFireGlitchlessMux.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_tx_pll/PolarFireTxPLL.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/ua280mig/ua280mig.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/ClockOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvcu110mig/XilinxVCU110MIGPeriphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_pcie/PolarFireEvalKitPCIeX4.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxzcu102mig/XilinxZCU102MIG.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxzcu102mig/XilinxZCU102MIGPeriphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvcu110mig/XilinxVCU110MIG.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_reset/PolarFireReset.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/clocks/Bundles.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvc707mig/XilinxVC707MIGPeriphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/clocks/Parameters.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/corejtagdebug/corejtagdebug.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_ddr3/MicrosemiPolarFireDDR3Periphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/VCU110Shell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/microsemi/PolarFireEvalKitShell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/DDROverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_xcvr_refclk/PolarFireTransceiverRefClk.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/vc707mig/vc707mig.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_dll/PolarFireDLL.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/VCU118Shell.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0m	added: Set(/localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_ddr3/PolarFireDDR3.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvcu110mig/XilinxVCU110MIGPeriphery.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/xilinx/vcu110mig/vcu110mig.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/VC707NewShell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/xilinx/ibufds_gte2/ibufds_gte2.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvc707pciex1/XilinxVC707PCIeX1.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/ClockOverlay.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_pcie/PolarFireEvalKitPCIeX4.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/xilinx/vcu118mig/vcu118mig.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/xilinx/zcu102mig/zcu102mig.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/xilinx/vc707axi_to_pcie_x1/vc707axi_to_pcie_x1.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIG.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/VCU118Shell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxzcu102mig/XilinxZCU102MIG.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvc707mig/XilinxVC707MIG.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/clocks/Parameters.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/corejtagdebug/corejtagdebug.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/xilinx/Unisim.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/ChipLinkOverlay.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/ZCU102Shell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_ddr4/MicrosemiPolarFireDDR4.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxua280mig/XilinxUA280MIG.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvc707pciex1/XilinxVC707PCIeX1Periphery.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/SwitchOverlay.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_xcvr_refclk/PolarFireTransceiverRefClk.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/clocks/Bundles.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_oscillator/PolarFireOscillator.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_ddr4/MicrosemiPolarFireDDR4Periphery.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/DDROverlay.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/UA280Shell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/LEDOverlay.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/clocks/ResetWrangler.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/ChipLinkOverlay.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_ddr4/PolarFireDDR4.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/Shell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/package.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/xilinx/vc707mig/vc707mig.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/VCU110Shell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/VC707Shell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_glitchless_mux/PolarFireGlitchlessMux.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_clock_divider/PolarFireClockDivider.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/microsemi/PolarFireEvalKitShell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_tx_pll/PolarFireTxPLL.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/PCIeOverlay.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/xilinx/ua280mig/ua280mig.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_ddr3/MicrosemiPolarFireDDR3Periphery.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvcu110mig/XilinxVCU110MIG.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/IOShell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/clocks/ClockGroup.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/microsemi/VeraShell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/clocks/PLLFactory.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_dll/PolarFireDLL.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_pcie/PolarFireEvalKitPCIeX4Periphery.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_ddr3/MicrosemiPolarFireDDR3.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/ClockOverlay.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/clocks/Nodes.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/xilinx/Xilinx.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIGPeriphery.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxzcu102mig/XilinxZCU102MIGPeriphery.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/Series7Shell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_reset/PolarFireReset.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/ArtyShell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_ccc/PolarFireCCC.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxua280mig/XilinxUA280MIGPeriphery.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvc707mig/XilinxVC707MIGPeriphery.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_pcie_rootport/PolarFirePCIeRootPort.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/SwitchOverlay.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_init_monitor/PolarFireInitMonitor.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/LEDOverlay.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0m	modified: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated products: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mExternal API changes: API Changes: Set(NamesChange(sifive.blocks.devices.spi.HasPeripherySPIFlashModuleImp,ModifiedNames(changes = UsedName(qspi,[Default]))), NamesChange(freechips.rocketchip.amba.axi4.AXI4AdapterNode,ModifiedNames(changes = UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]))), NamesChange(freechips.rocketchip.diplomacy.AddressSet,ModifiedNames(changes = UsedName(enumerateBits,[Default]), UsedName(enumerateMask,[Default]), UsedName(subtract,[Default]))), NamesChange(sifive.blocks.devices.chiplink.ChipLink,ModifiedNames(changes = UsedName(io,[Default]), UsedName(module,[Default]), UsedName(ioNode,[Default]), UsedName(fpga_reset,[Default]))), NamesChange(freechips.rocketchip.diplomacy.BundleBridgeSink,ModifiedNames(changes = UsedName(location,[Default]), UsedName(bundle,[Default]), UsedName(flexes,[Default]), UsedName(io,[Default]), UsedName(description,[Default]), UsedName(makeIO,[Default]))), APIChangeDueToMacroDefinition(Chisel.package$Vec$), NamesChange(sifive.blocks.devices.uart.HasPeripheryUARTModuleImp,ModifiedNames(changes = UsedName(uart,[Default]), UsedName(tieoffUARTs,[Default]), UsedName(tieoffUARTs$default$1,[Default]))), NamesChange(freechips.rocketchip.amba.axi4.AXI4ToTLNode,ModifiedNames(changes = UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]))), NamesChange(freechips.rocketchip.tilelink.TLToAPBNode,ModifiedNames(changes = UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]))), NamesChange(freechips.rocketchip.diplomacy.BundleBridgeSource,ModifiedNames(changes = UsedName(location,[Default]), UsedName(bundle,[Default]), UsedName(flexes,[Default]), UsedName(makeSink,[Default]), UsedName(description,[Default]), UsedName(sink,[Default]), UsedName(makeIO,[Default]))), NamesChange(freechips.rocketchip.tilelink.package$,ModifiedNames(changes = UsedName(TLClockDomainCrossing,[Default, Implicit]))), NamesChange(freechips.rocketchip.subsystem.AsynchronousCrossing$,ModifiedNames(changes = UsedName(productPrefix,[Default]), UsedName(notifyAll,[Default]), UsedName(notify,[Default]), UsedName(AsynchronousCrossing,[Default]), UsedName(productElement,[Default]), UsedName(depth,[Default]), UsedName(toString,[Default]), UsedName(asInstanceOf,[Default]), UsedName(finalize,[Default]), UsedName(wait,[Default]), UsedName(freechips;rocketchip;subsystem;AsynchronousCrossing;init;,[Default]), UsedName(productArity,[Default]), UsedName(clone,[Default]), UsedName($isInstanceOf,[Default]), UsedName(==,[Default]), UsedName(copy,[Default]), UsedName(isInstanceOf,[Default]), UsedName(getClass,[Default]), UsedName(equals,[Default]), UsedName(copy$default$1,[Default]), UsedName(!=,[Default]), UsedName(hashCode,[Default]), UsedName(ne,[Default]), UsedName(eq,[Default]), UsedName(copy$default$2,[Default]), UsedName($asInstanceOf,[Default]), UsedName(synchronized,[Default]), UsedName(sync,[Default]), UsedName(sameClock,[Default]), UsedName(productIterator,[Default]), UsedName($init$,[Default]), UsedName(canEqual,[Default]), UsedName(##,[Default]))), NamesChange(freechips.rocketchip.interrupts.IntSyncSourceNode,ModifiedNames(changes = UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]))), NamesChange(freechips.rocketchip.devices.debug.HasPeripheryDebugModuleImp,ModifiedNames(changes = UsedName(connectDebug,[Default]), UsedName(HasPeripheryDebugModuleImp,[Default]), UsedName(connectDebug$default$6,[Default]), UsedName(connectDebug$default$5,[Default]), UsedName(connectDebug$default$4,[Default]))), NamesChange(freechips.rocketchip.diplomacy.LazyScope,ModifiedNames(changes = UsedName(apply,[Default]), UsedName(toString,[Default]))), NamesChange(freechips.rocketchip.tilelink.TLEdgeOut,ModifiedNames(changes = UsedName(inFlight,[Default]))), NamesChange(freechips.rocketchip.tilelink.TLEdgeIn,ModifiedNames(changes = UsedName(inFlight,[Default]))), NamesChange(freechips.rocketchip.tilelink.TLIdentityNode$,ModifiedNames(changes = UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]))), NamesChange(freechips.rocketchip.amba.apb.APBSlaveNode$,ModifiedNames(changes = UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]))), NamesChange(freechips.rocketchip.subsystem.SynchronousCrossing$,ModifiedNames(changes = UsedName(SynchronousCrossing,[Default]), UsedName(productPrefix,[Default]), UsedName(notifyAll,[Default]), UsedName(notify,[Default]), UsedName(productElement,[Default]), UsedName(freechips;rocketchip;subsystem;SynchronousCrossing;init;,[Default]), UsedName(toString,[Default]), UsedName(asInstanceOf,[Default]), UsedName(finalize,[Default]), UsedName(wait,[Default]), UsedName(productArity,[Default]), UsedName(clone,[Default]), UsedName($isInstanceOf,[Default]), UsedName(==,[Default]), UsedName(copy,[Default]), UsedName(isInstanceOf,[Default]), UsedName(getClass,[Default]), UsedName(equals,[Default]), UsedName(copy$default$1,[Default]), UsedName(!=,[Default]), UsedName(hashCode,[Default]), UsedName(ne,[Default]), UsedName(eq,[Default]), UsedName($asInstanceOf,[Default]), UsedName(synchronized,[Default]), UsedName(sameClock,[Default]), UsedName(productIterator,[Default]), UsedName($init$,[Default]), UsedName(canEqual,[Default]), UsedName(params,[Default]), UsedName(##,[Default]))), APIChangeDueToMacroDefinition(freechips.rocketchip.macros.ValNameImpl), APIChangeDueToMacroDefinition(chisel3.package$experimental$), NamesChange(freechips.rocketchip.amba.axi4.AXI4MasterNode$,ModifiedNames(changes = UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]))), NamesChange(sifive.blocks.devices.spi.SPIParamsBase,ModifiedNames(changes = UsedName(sampleDelayBits,[Default]), UsedName(fineDelayBits,[Default]), UsedName(sampleDelay,[Default]), UsedName(defaultSampleDel,[Default]))), NamesChange(chisel3.package$,ModifiedNames(changes = UsedName(SeqMem,[Default]))), NamesChange(freechips.rocketchip.amba.axi4.package$,ModifiedNames(changes = UsedName(AXI4ClockDomainCrossing,[Default, Implicit]))), NamesChange(freechips.rocketchip.interrupts.IntSyncSinkNode,ModifiedNames(changes = UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]))), NamesChange(sifive.blocks.devices.spi.SPIFlashParams,ModifiedNames(changes = UsedName(copy$default$12,[Default]), UsedName(copy$default$5,[Default]), UsedName(sampleDelay,[Default]), UsedName(copy$default$3,[Default]), UsedName(defaultSampleDel,[Default]), UsedName(copy,[Default]), UsedName(fineDelayBits,[Default]), UsedName(sampleDelayBits,[Default]), UsedName(crossingType,[Default]), UsedName(fBufferDepth,[Default]), UsedName(sifive;blocks;devices;spi;SPIFlashParams;init;,[Default]))), NamesChange(freechips.rocketchip.amba.axi4.AXI4SlaveNode$,ModifiedNames(changes = UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]))), NamesChange(freechips.rocketchip.diplomacy.BaseNode,ModifiedNames(changes = UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]))), NamesChange(freechips.rocketchip.subsystem.BaseSubsystem,ModifiedNames(changes = UsedName(nMemoryChannels,[Default]), UsedName(mbus,[Default]), UsedName(memBuses,[Default]), UsedName(nBanksPerChannel,[Default]))), NamesChange(freechips.rocketchip.subsystem.MemoryBus,ModifiedNames(changes = UsedName(from,[Default]), UsedName(toVariableWidthSlave$default$2,[Default]), UsedName(toFixedWidthSlave$default$1,[Default]), UsedName(toFixedWidthSlave,[Default]), UsedName(toVariableWidthSlave,[Default]), UsedName(inwardNode,[Default]), UsedName(toVariableWidthSlaveNode$default$2,[Default]), UsedName(toFixedWidthSingleBeatSlaveNode$default$2,[Default]), UsedName(toFixedWidthPort$default$1,[Default]), UsedName(toString,[Default]), UsedName(toFixedWidthSlaveNode$default$1,[Default]), UsedName(fragmentTo,[Default]), UsedName(fromCoherenceManager,[Default]), UsedName(toSlave$default$1,[Default]), UsedName(outwardNode,[Default]), UsedName(toFixedWidthSingleBeatSlaveNode,[Default]), UsedName(toFixedWidthPort,[Default]), UsedName(toFixedWidthSingleBeatSlave$default$4,[Default]), UsedName(toVariableWidthSlave$default$1,[Default]), UsedName(toSlave,[Default]), UsedName(toDRAMController$default$3,[Default]), UsedName(fromCoherenceManager$default$1,[Default]), UsedName(toFixedWidthSingleBeatSlave$default$2,[Default]), UsedName(fixFrom,[Default]), UsedName(beatBytes,[Default]), UsedName(fromCoherenceManager$default$2,[Default]), UsedName(bufferTo,[Default]), UsedName(toSlave$default$2,[Default]), UsedName(toFixedWidthPort$default$3,[Default]), UsedName(toFixedWidthSlave$default$3,[Default]), UsedName(to,[Default]), UsedName(toFixedWidthSingleBeatSlave$default$3,[Default]), UsedName(delayNode,[Default]), UsedName(toVariableWidthSlaveNodeOption,[Default]), UsedName(toVariableWidthSlaveNode,[Default]), UsedName(blockBytes,[Default]), UsedName(toFixedWidthPort$default$2,[Default]), UsedName(toLargeBurstSlave$default$3,[Default]), UsedName(toLargeBurstSlave$default$2,[Default]), UsedName(MemoryBus,[Default]), UsedName(toFixedWidthSingleBeatSlave,[Default]), UsedName(toSlave$default$3,[Default]), UsedName(toVariableWidthSlaveNode$default$1,[Default]), UsedName(toVariableWidthSlave$default$3,[Default]), UsedName(coupleFrom,[Default]), UsedName(toFixedWidthSlaveNode,[Default]), UsedName(toVariableWidthSlaveNodeOption$default$2,[Default]), UsedName(coupleTo,[Default]), UsedName(fixedWidthTo,[Default]), UsedName(toVariableWidthSlaveNodeOption$default$1,[Default]), UsedName(toFixedWidthSlaveNode$default$2,[Default]), UsedName(toLargeBurstSlave$default$4,[Default]), UsedName(bufferFrom,[Default]), UsedName(toFixedWidthSingleBeatSlaveNode$default$3,[Default]), UsedName(toLargeBurstSlave,[Default]), UsedName(toFixedWidthSlave$default$2,[Default]))), NamesChange(freechips.rocketchip.interrupts.IntSourceNode$,ModifiedNames(changes = UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]))), APIChangeDueToMacroDefinition(chisel3.package$Vec$), NamesChange(freechips.rocketchip.subsystem.HasCrossing,ModifiedNames(changes = UsedName(crossTLSyncInOut,[Default]), UsedName(crossAXI4AsyncInOut$default$3,[Default]), UsedName(crossAXI4AsyncOut,[Default]), UsedName(graphML,[Default]), UsedName(HasCrossing,[Default]), UsedName(crossAXI4In,[Default]), UsedName(crossIntAsyncIn$default$2,[Default]), UsedName(crossAXI4AsyncOut$default$1,[Default]), UsedName(crossTLRationalIn,[Default]), UsedName(crossAXI4AsyncInOut,[Default]), UsedName(nodeIterator,[Default]), UsedName(toString,[Default]), UsedName(suggestName,[Default]), UsedName(crossAXI4AsyncInOut$default$2,[Default]), UsedName(crossTLOut,[Default]), UsedName(line,[Default]), UsedName(instanceName,[Default]), UsedName(className,[Default]), UsedName(crossTLAsyncOut,[Default]), UsedName(crossTLAsyncOut$default$2,[Default]), UsedName(crossTLAsyncIn$default$2,[Default]), UsedName(crossTLIn,[Default]), UsedName(crossTLRationalOut,[Default]), UsedName(nodes,[Default]), UsedName(crossIntSyncOut$default$1,[Default]), UsedName(crossAXI4AsyncIn$default$1,[Default]), UsedName(crossIntAsyncInOut,[Default]), UsedName(crossIntRationalOut,[Default]), UsedName(crossIntOut,[Default]), UsedName(info,[Default]), UsedName(crossTLSyncIn$default$1,[Default]), UsedName(crossIntSyncIn$default$1,[Default]), UsedName(crossAXI4SyncInOut$default$2,[Default]), UsedName(crossAXI4AsyncIn$default$2,[Default]), UsedName(crossTLAsyncInOut$default$3,[Default]), UsedName(crossAXI4AsyncIn,[Default]), UsedName(crossIntRationalIn$default$1,[Default]), UsedName(suggestedName,[Default]), UsedName(crossIntAsyncInOut$default$3,[Default]), UsedName(crossIntSyncOut,[Default]), UsedName(children,[Default]), UsedName(crossIntAsyncIn,[Default]), UsedName(crossAXI4Out,[Default]), UsedName(crossAXI4SyncInOut,[Default]), UsedName(crossTLAsyncInOut$default$2,[Default]), UsedName(module,[Default]), UsedName(crossTLAsyncInOut,[Default]), UsedName(crossTLSyncOut$default$1,[Default]), UsedName(crossAXI4SyncOut$default$1,[Default]), UsedName(crossTLSyncInOut$default$2,[Default]), UsedName(omitGraphML,[Default]), UsedName(crossIntAsyncOut$default$2,[Default]), UsedName(desiredName,[Default]), UsedName(crossing,[Default]), UsedName(pathName,[Default]), UsedName(crossIntSyncInOut$default$2,[Default]), UsedName(crossTLAsyncIn$default$1,[Default]), UsedName(crossIntIn,[Default]), UsedName(crossTLSyncIn,[Default]), UsedName(parents,[Default]), UsedName(crossAXI4SyncOut,[Default]), UsedName(crossIntSyncInOut,[Default]), UsedName(p,[Implicit]), UsedName(crossAXI4AsyncOut$default$2,[Default]), UsedName(crossIntAsyncIn$default$1,[Default]), UsedName(crossTLSyncOut,[Default]), UsedName(crossIntAsyncOut,[Default]), UsedName(crossAXI4SyncIn$default$1,[Default]), UsedName(crossAXI4SyncIn,[Default]), UsedName(crossTLAsyncOut$default$1,[Default]), UsedName(inModuleBody,[Default]), UsedName(name,[Default]), UsedName(crossIntRationalInOut$default$2,[Default]), UsedName(crossTLAsyncIn,[Default]), UsedName(crossIntRationalIn,[Default]), UsedName(crossIntRationalInOut,[Default]), UsedName(getChildren,[Default]), UsedName(parent,[Default]), UsedName(crossIntAsyncOut$default$1,[Default]), UsedName(crossIntAsyncInOut$default$2,[Default]), UsedName(crossIntRationalOut$default$1,[Default]), UsedName(moduleName,[Default]), UsedName(crossTLRationalInOut,[Default]), UsedName(crossIntSyncIn,[Default]))), NamesChange(sifive.blocks.devices.chiplink.ChipLinkParams,ModifiedNames(changes = UsedName(fpgaReset,[Default]), UsedName(copy$default$6,[Default]), UsedName(copy,[Default]), UsedName(sifive;blocks;devices;chiplink;ChipLinkParams;init;,[Default]), UsedName(crossing,[Default]), UsedName(crossingDepth,[Default]))), NamesChange(freechips.rocketchip.diplomacy.MixedNexusNode,ModifiedNames(changes = UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]))), NamesChange(sifive.blocks.devices.spi.HasPeripherySPIModuleImp,ModifiedNames(changes = UsedName(spi,[Default]))), NamesChange(freechips.rocketchip.tilelink.TLToAXI4Node,ModifiedNames(changes = UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]))), NamesChange(freechips.rocketchip.tilelink.TLFragmenter$,ModifiedNames(changes = UsedName(expandTransfer,[Default]))), NamesChange(freechips.rocketchip.subsystem.SystemBus,ModifiedNames(changes = UsedName(from,[Default]), UsedName(toMemoryBus,[Default]), UsedName(toSlaveBus,[Default]), UsedName(toVariableWidthSlave$default$2,[Default]), UsedName(toFixedWidthSlave$default$1,[Default]), UsedName(toFixedWidthSlave,[Default]), UsedName(toVariableWidthSlave,[Default]), UsedName(inwardNode,[Default]), UsedName(fromMaster,[Default]), UsedName(toVariableWidthSlaveNode$default$2,[Default]), UsedName(toFixedWidthSingleBeatSlaveNode$default$2,[Default]), UsedName(SystemBus,[Default]), UsedName(toFixedWidthPort$default$1,[Default]), UsedName(toString,[Default]), UsedName(toFixedWidthSlaveNode$default$1,[Default]), UsedName(fragmentTo,[Default]), UsedName(toSlave$default$1,[Default]), UsedName(toSplitSlave$default$2,[Default]), UsedName(outwardNode,[Default]), UsedName(toFixedWidthSingleBeatSlaveNode,[Default]), UsedName(toFixedWidthPort,[Default]), UsedName(fromMaster$default$3,[Default]), UsedName(fromPort,[Default]), UsedName(fromPort$default$2,[Default]), UsedName(toFixedWidthSingleBeatSlave$default$4,[Default]), UsedName(toVariableWidthSlave$default$1,[Default]), UsedName(toSlave,[Default]), UsedName(toFixedWidthSingleBeatSlave$default$2,[Default]), UsedName(fixFrom,[Default]), UsedName(beatBytes,[Default]), UsedName(bufferTo,[Default]), UsedName(fromCoherentMaster$default$1,[Default]), UsedName(toSlave$default$2,[Default]), UsedName(toFixedWidthPort$default$3,[Default]), UsedName(toFixedWidthSlave$default$3,[Default]), UsedName(fromTile,[Default]), UsedName(to,[Default]), UsedName(toFixedWidthSingleBeatSlave$default$3,[Default]), UsedName(delayNode,[Default]), UsedName(toVariableWidthSlaveNodeOption,[Default]), UsedName(toVariableWidthSlaveNode,[Default]), UsedName(fromMasterNode$default$2,[Default]), UsedName(fromFrontBus,[Default]), UsedName(fromMaster$default$1,[Default]), UsedName(blockBytes,[Default]), UsedName(fromCoherentMaster$default$3,[Default]), UsedName(toFixedWidthPort$default$2,[Default]), UsedName(toLargeBurstSlave$default$3,[Default]), UsedName(toLargeBurstSlave$default$2,[Default]), UsedName(toFixedWidthSingleBeatSlave,[Default]), UsedName(toSlave$default$3,[Default]), UsedName(toVariableWidthSlaveNode$default$1,[Default]), UsedName(toPeripheryBus,[Default]), UsedName(fromCoherentMaster,[Default]), UsedName(toVariableWidthSlave$default$3,[Default]), UsedName(fromMaster$default$2,[Default]), UsedName(coupleFrom,[Default]), UsedName(toFixedWidthSlaveNode,[Default]), UsedName(toVariableWidthSlaveNodeOption$default$2,[Default]), UsedName(coupleTo,[Default]), UsedName(fromMasterBus,[Default]), UsedName(fromPort$default$3,[Default]), UsedName(fixedWidthTo,[Default]), UsedName(fromCoherentMaster$default$2,[Default]), UsedName(toVariableWidthSlaveNodeOption$default$1,[Default]), UsedName(toFixedWidthSlaveNode$default$2,[Default]), UsedName(fromPort$default$1,[Default]), UsedName(toLargeBurstSlave$default$4,[Default]), UsedName(bufferFrom,[Default]), UsedName(fromMasterNode$default$1,[Default]), UsedName(toFixedWidthSingleBeatSlaveNode$default$3,[Default]), UsedName(toLargeBurstSlave,[Default]), UsedName(fromMasterNode,[Default]), UsedName(toFixedWidthSlave$default$2,[Default]), UsedName(fixFromThenSplit,[Default]))), NamesChange(sifive.blocks.devices.uart.UARTParams,ModifiedNames(changes = UsedName(copy$default$9,[Default]), UsedName(sifive;blocks;devices;uart;UARTParams;init;,[Default]), UsedName(copy$default$10,[Default]), UsedName(copy,[Default]), UsedName(crossingType,[Default]), UsedName(divisorInit,[Default]), UsedName(oversampleFactor,[Default]))), NamesChange(freechips.rocketchip.subsystem.SubsystemClockCrossing,ModifiedNames(changes = UsedName(notifyAll,[Default]), UsedName(notify,[Default]), UsedName(toString,[Default]), UsedName(asInstanceOf,[Default]), UsedName(finalize,[Default]), UsedName(wait,[Default]), UsedName(clone,[Default]), UsedName($isInstanceOf,[Default]), UsedName(==,[Default]), UsedName(isInstanceOf,[Default]), UsedName(getClass,[Default]), UsedName(equals,[Default]), UsedName(!=,[Default]), UsedName(SubsystemClockCrossing,[Default]), UsedName(hashCode,[Default]), UsedName(ne,[Default]), UsedName(eq,[Default]), UsedName($asInstanceOf,[Default]), UsedName(synchronized,[Default]), UsedName(sameClock,[Default]), UsedName($init$,[Default]), UsedName(##,[Default]))), NamesChange(freechips.rocketchip.diplomacy.AdapterNode,ModifiedNames(changes = UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]))), NamesChange(freechips.rocketchip.diplomacy.SinkNode,ModifiedNames(changes = UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]))), NamesChange(freechips.rocketchip.tilelink.TLBufferNode,ModifiedNames(changes = UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]))), NamesChange(freechips.rocketchip.diplomacy.SourceNode,ModifiedNames(changes = UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]))), NamesChange(freechips.rocketchip.diplomacy.BundleBridge$,ModifiedNames(changes = UsedName(graphML,[Default]), UsedName(notifyAll,[Default]), UsedName(notify,[Default]), UsedName(nodeIterator,[Default]), UsedName(toString,[Default]), UsedName(suggestName,[Default]), UsedName(asInstanceOf,[Default]), UsedName(line,[Default]), UsedName(finalize,[Default]), UsedName(instanceName,[Default]), UsedName(className,[Default]), UsedName(BundleBridge,[Default]), UsedName(wait,[Default]), UsedName(child,[Default]), UsedName(nodes,[Default]), UsedName(freechips;rocketchip;diplomacy;BundleBridge;init;,[Default]), UsedName(info,[Default]), UsedName(clone,[Default]), UsedName($isInstanceOf,[Default]), UsedName(==,[Default]), UsedName(apply,[Default]), UsedName(suggestedName,[Default]), UsedName(children,[Default]), UsedName(isInstanceOf,[Default]), UsedName(getClass,[Default]), UsedName(equals,[Default]), UsedName(!=,[Default]), UsedName(module,[Default]), UsedName(omitGraphML,[Default]), UsedName(hashCode,[Default]), UsedName(ne,[Default]), UsedName(ioNode,[Default]), UsedName(desiredName,[Default]), UsedName(eq,[Default]), UsedName(pathName,[Default]), UsedName($asInstanceOf,[Default]), UsedName(parents,[Default]), UsedName(synchronized,[Default]), UsedName(p,[Implicit]), UsedName(io,[Default]), UsedName(inModuleBody,[Default]), UsedName(name,[Default]), UsedName(getChildren,[Default]), UsedName(parent,[Default]), UsedName(moduleName,[Default]), UsedName(##,[Default]))), NamesChange(freechips.rocketchip.diplomacy.package$,ModifiedNames(changes = UsedName(noCrossing,[Implicit]))), NamesChange(freechips.rocketchip.diplomacy.Device,ModifiedNames(changes = UsedName(skipIndexes,[Default]))), NamesChange(freechips.rocketchip.interrupts.package$,ModifiedNames(changes = UsedName(IntClockDomainCrossing,[Default, Implicit]))), NamesChange(freechips.rocketchip.diplomacy.IdentityNode,ModifiedNames(changes = UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]))), NamesChange(freechips.rocketchip.diplomacy.MixedNode,ModifiedNames(changes = UsedName(location,[Default]), UsedName(description,[Default]), UsedName(flexes,[Default]))))[0m
[0m[[0m[0mdebug[0m] [0m[0mModified binary dependencies: Set(/localtmp/ec9hc/TEMP/freedom/rocket-chip/chisel3/target/scala-2.12/chisel3_2.12-3.2-SNAPSHOT.jar)[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial directly invalidated classes: Set(sifive.fpgashells.devices.xilinx.xilinxua280mig.HasMemoryXilinxUA280MIGBundle, sifive.fpgashells.ip.microsemi.polarfirepcierootport.PolarFirePCIeIODebug, sifive.fpgashells.ip.xilinx.vcu110mig.VCU110MIGIODDR, sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Params, sifive.fpgashells.ip.microsemi.polarfireclockdivider.PolarFireClockDivider, sifive.fpgashells.shell.xilinx.vc707shell.VC707Shell, sifive.fpgashells.ip.microsemi.polarfireccc.PolarFireCCC, sifive.fpgashells.shell.ClockInputOverlayParams, sifive.fpgashells.shell.microsemi.verashell.VeraShell, sifive.fpgashells.ip.xilinx.zcu102mig.ZCU102MIGIODDR, sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGIO, sifive.fpgashells.shell.xilinx.vcu110shell.VCU110Shell, sifive.fpgashells.ip.xilinx.ua280mig.ua280mig, sifive.fpgashells.shell.microsemi.verashell.HasPFEvalKitChipLink, sifive.fpgashells.devices.xilinx.xilinxvcu118mig.HasMemoryXilinxVCU118MIGBundle, sifive.fpgashells.clocks.ClockGroupNode, sifive.fpgashells.clocks.ClockEdgeParameters, sifive.fpgashells.ip.microsemi.CLKINT, sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGIO, sifive.fpgashells.clocks.ClockSinkNode, sifive.fpgashells.ip.xilinx.vcu110_sys_clock_mmcm0, sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGPads, sifive.fpgashells.clocks.ResetWrangler, sifive.fpgashells.shell.Shell, sifive.fpgashells.shell.xilinx.vcu110shell.HasDDR3, sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.HasSystemXilinxVC707PCIeX1Bundle, sifive.fpgashells.shell.xilinx.SwitchXilinxOverlay, sifive.fpgashells.devices.xilinx.xilinxua280mig.HasMemoryXilinxUA280MIGModuleImp, sifive.fpgashells.ip.xilinx.ua280_sys_clock_mmcm0, sifive.fpgashells.ip.xilinx.BUFG, sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeRefClk, sifive.fpgashells.shell.microsemi.polarfireevalkitshell.HasDDR4, sifive.fpgashells.clocks.ClockImp, sifive.fpgashells.ip.microsemi.corejtagdebug.CoreJtagDebugBlock, sifive.fpgashells.ip.xilinx.vc707axi_to_pcie_x1.vc707axi_to_pcie_x1, sifive.fpgashells.ip.microsemi.polarfire_oscillator.PolarFireOscillatorIOPads, sifive.fpgashells.devices.microsemi.polarfireddr4.MemoryMicrosemiDDR4Key, sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIG, sifive.fpgashells.ip.microsemi.polarfirepcierootport.PolarFirePCIeX4, sifive.fpgashells.ip.microsemi.polarfiredll.PolarFireDLLIOPads, sifive.fpgashells.ip.microsemi.polarfiredll.PolarFireDLL, sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIG, sifive.fpgashells.ip.xilinx.zcu102mig.zcu102mig, sifive.fpgashells.devices.microsemi.polarfireddr4.HasMemoryPolarFireEvalKitDDR4Bundle, sifive.fpgashells.ip.xilinx.ODDR, sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGPads, sifive.fpgashells.ip.xilinx.reset_mig, sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGIsland, sifive.fpgashells.shell.xilinx.ChipLinkXilinxOverlay, sifive.fpgashells.devices.microsemi.polarfireddr4.HasMemoryPolarFireEvalKitDDR4ModuleImp, sifive.fpgashells.devices.xilinx.xilinxvcu110mig.MemoryXilinxDDRKey, sifive.fpgashells.devices.xilinx.xilinxvcu118mig.MemoryXilinxDDRKey, sifive.fpgashells.ip.xilinx.zcu102_sys_clock_mmcm0, sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIG, sifive.fpgashells.ip.microsemi.polarfireddr3.PolarFireEvalKitDDR3IODDR, sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGIO, sifive.fpgashells.shell.Overlay, sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIG, sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Params, sifive.fpgashells.ip.xilinx.zcu102mig.ZCU102MIGIOClocksReset, sifive.fpgashells.clocks.ClockGroupSinkParameters, sifive.fpgashells.ip.microsemi.polarfiretxpll.PolarFireTxPLLIOPads, sifive.fpgashells.shell.xilinx.ua280shell.UA280Shell, sifive.fpgashells.shell.LEDOverlay, sifive.fpgashells.shell.xilinx.artyshell.ArtyShell, sifive.fpgashells.shell.microsemi.polarfireevalkitshell.HasPCIe, sifive.fpgashells.shell.microsemi.polarfireevalkitshell.PolarFireEvalKitShell, sifive.fpgashells.ip.xilinx.IBUFDS, sifive.fpgashells.shell.xilinx.VC707Shell, sifive.fpgashells.devices.microsemi.polarfireddr4.HasMemoryPolarFireEvalKitDDR4, sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGIO, sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.HasSystemXilinxVC707PCIeX1ModuleImp, sifive.fpgashells.ip.microsemi.ICB_CLKINT, sifive.fpgashells.shell.xilinx.vc707shell.HasDDR3, sifive.fpgashells.shell.xilinx.LEDVC707Overlay, sifive.fpgashells.ip.xilinx.IDELAYCTRL, sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGPads, sifive.fpgashells.shell.xilinx.zcu102shell.HasDDR3, sifive.fpgashells.clocks.PLLOutClockParameters, sifive.fpgashells.shell.ChipLinkOverlay, sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGPads, sifive.fpgashells.ip.xilinx.vc707mig.VC707MIGIOClocksReset, sifive.fpgashells.ip.microsemi.corejtagdebug.CoreJtagDebugIOTarget, sifive.fpgashells.devices.microsemi.polarfireddr3.MemoryMicrosemiDDR3Key, sifive.fpgashells.devices.xilinx.xilinxvcu110mig.HasMemoryXilinxVCU110MIG, sifive.fpgashells.shell.xilinx.PCIeVC707Overlay, sifive.fpgashells.devices.xilinx.xilinxvc707mig.HasMemoryXilinxVC707MIGBundle, sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3IO, sifive.fpgashells.ip.microsemi.polarfirereset.PolarFireReset, sifive.fpgashells.ip.xilinx.vc707mig.VC707MIGIODDR, sifive.fpgashells.devices.xilinx.xilinxua280mig.MemoryXilinxDDRKey, sifive.fpgashells.devices.xilinx.xilinxzcu102mig.MemoryXilinxDDRKey, sifive.fpgashells.clocks.PLLInClockParameters, sifive.fpgashells.devices.microsemi.polarfireddr3.HasMemoryPolarFireEvalKitDDR3ModuleImp, sifive.fpgashells.clocks.ClockSourceNode, sifive.fpgashells.clocks.PLLParameters, sifive.fpgashells.devices.xilinx.xilinxvcu110mig.HasMemoryXilinxVCU110MIGModuleImp, sifive.fpgashells.shell.xilinx.LEDXilinxOverlay, sifive.fpgashells.ip.microsemi.polarfirereset.PolarFireResetIOPads, sifive.fpgashells.shell.xilinx.XilinxShell, sifive.fpgashells.shell.SwitchOverlay, sifive.fpgashells.shell.microsemi.polarfireevalkitshell.HasDDR3, sifive.fpgashells.shell.xilinx.vcu118shell.VCU118Shell, sifive.fpgashells.shell.SwitchOverlayParams, sifive.fpgashells.shell.IOPin, sifive.fpgashells.shell.LEDOverlayKey, sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.HasSystemXilinxVC707PCIeX1, sifive.fpgashells.shell.PCIeOverlayParams, sifive.fpgashells.shell.ClockOutputOverlayParams, sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGParams, sifive.fpgashells.ip.xilinx.vcu110_sys_clock_mmcm1, sifive.fpgashells.ip.microsemi.polarfireinitmonitor.PolarFireInitMonitor, sifive.fpgashells.ip.microsemi.polarfirepcierootport.PolarFirePCIeIOSerial, sifive.fpgashells.shell.xilinx.LVDSClockInputXilinxOverlay, sifive.fpgashells.shell.xilinx.SysClockVC707Overlay, sifive.fpgashells.clocks.ClockGroupAdapterNode, sifive.fpgashells.ip.xilinx.booleanToVerilogStringParam, sifive.fpgashells.shell.DDROverlayParams, sifive.fpgashells.devices.xilinx.xilinxzcu102mig.HasMemoryXilinxZCU102MIGModuleImp, sifive.fpgashells.ip.xilinx.booleanToVerilogVectorParam, sifive.fpgashells.ip.microsemi.polarfire_oscillator.PolarFireOscillator, sifive.fpgashells.ip.xilinx.vcu110mig.vcu110mig, sifive.fpgashells.ip.microsemi.polarfirexcvrrefclk.PolarFireTransceiverRefClk, sifive.fpgashells.shell.LVDSClock, sifive.fpgashells.ip.microsemi.corejtagdebug.CoreJtagDebugIOJTAGPads, sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1IO, sifive.fpgashells.ip.xilinx.zcu102_sys_clock_mmcm1, sifive.fpgashells.ip.microsemi.polarfireddr4.PolarFireEvalKitDDR4IODDR, sifive.fpgashells.ip.xilinx.Series7MMCM, sifive.fpgashells.shell.microsemi.verashell.HasPCIe, sifive.fpgashells.ip.xilinx.mmcm, sifive.fpgashells.ip.microsemi.polarfireddr3.PolarFireEvalKitDDR3IOClocksReset, sifive.fpgashells.shell.xilinx.zcu102shell.ZCU102Shell, sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGParams, sifive.fpgashells.ip.xilinx.vcu110reset, sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIG, sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1, sifive.fpgashells.clocks.PLLFactoryKey, sifive.fpgashells.devices.xilinx.xilinxzcu102mig.HasMemoryXilinxZCU102MIGBundle, sifive.fpgashells.shell.PCIeOverlayKey, sifive.fpgashells.shell.xilinx.ua280shell.HasDDR3, sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Island, sifive.fpgashells.ip.xilinx.IBUF, sifive.fpgashells.ip.xilinx.PULLUP, sifive.fpgashells.shell.DDROverlayKey, sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1Pads, sifive.fpgashells.ip.xilinx.vc707axi_to_pcie_x1.VC707AXIToPCIeX1, sifive.fpgashells.devices.xilinx.xilinxvc707mig.HasMemoryXilinxVC707MIGModuleImp, sifive.fpgashells.shell.DesignKey, sifive.fpgashells.shell.ChipLinkOverlayParams, sifive.fpgashells.shell.ClockInputOverlayKey, sifive.fpgashells.ip.xilinx.IOBUF, sifive.fpgashells.devices.microsemi.polarfireddr3.HasMemoryPolarFireEvalKitDDR3, sifive.fpgashells.ip.microsemi.polarfireclockdivider.PolarFireClockDividerIOPads, sifive.fpgashells.ip.xilinx.vcu118mig.VCU118MIGIOClocksReset, sifive.fpgashells.shell.xilinx.Series7Shell, sifive.fpgashells.ip.xilinx.ua280reset, sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGIO, sifive.fpgashells.ip.microsemi.polarfirepcierootport.PolarFirePCIeIOClocksReset, sifive.fpgashells.shell.LEDOverlayParams, sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4, sifive.fpgashells.shell.xilinx.SwitchVC707Overlay, sifive.fpgashells.ip.microsemi.polarfirepcierootport.polarfire_pcie_rp, sifive.fpgashells.ip.xilinx.vc707axi_to_pcie_x1.VC707AXIToPCIeX1IOClocksReset, sifive.fpgashells.shell.IOShell, sifive.fpgashells.clocks.ClockGroupEdgeParameters, sifive.fpgashells.ip.microsemi.polarfireglitchlessmux.PolarFireGlitchlessMuxIOPads, sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGIsland, sifive.fpgashells.shell.SwitchOverlayKey, sifive.fpgashells.ip.xilinx.vc707reset, sifive.fpgashells.shell.xilinx.vc707shell.HasVC707ChipLink, sifive.fpgashells.shell.SDC, sifive.fpgashells.ip.xilinx.zcu102reset, sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.HasSystemPolarFireEvalKitPCIeX4, sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Pads, sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.HasSystemPolarFireEvalKitPCIeX4ModuleImp, sifive.fpgashells.shell.xilinx.XDC, sifive.fpgashells.clocks.ClockAdapterNode, sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Pads, sifive.fpgashells.shell.microsemi.verashell.HasDDR4, sifive.fpgashells.ip.microsemi.polarfireddr3.DDR3_Subsys, sifive.fpgashells.clocks.PLLInstance, sifive.fpgashells.shell.IOTiming, sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4Pads, sifive.fpgashells.clocks.ClockGroup, sifive.fpgashells.devices.xilinx.xilinxua280mig.HasMemoryXilinxUA280MIG, sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3, sifive.fpgashells.ip.xilinx.ua280mig.UA280MIGIOClocksReset, sifive.fpgashells.clocks.ClockBundle, sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGPads, sifive.fpgashells.clocks.PLLFactory, sifive.fpgashells.shell.ChipLinkOverlayKey, sifive.fpgashells.devices.xilinx.xilinxvc707mig.MemoryXilinxDDRKey, sifive.fpgashells.ip.xilinx.IBUFG, sifive.fpgashells.devices.xilinx.xilinxvc707mig.HasMemoryXilinxVC707MIG, sifive.fpgashells.ip.xilinx.ODELAYE2, sifive.fpgashells.ip.xilinx.vcu118mig.vcu118mig, sifive.fpgashells.ip.microsemi.polarfireglitchlessmux.PolarFireGlitchlessMux, sifive.fpgashells.ip.xilinx.ua280_sys_clock_mmcm1, sifive.fpgashells.shell.IOOverlay, sifive.fpgashells.shell.microsemi.verashell.HasDDR3, sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGParams, sifive.fpgashells.ip.microsemi.polarfireddr4.DDR4_Subsys, sifive.fpgashells.clocks.ClockIdentityNode, sifive.fpgashells.clocks.ClockParameters, sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGParams, sifive.fpgashells.ip.microsemi.polarfireccc.PolarFireCCCIOPads, sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGParams, sifive.fpgashells.shell.PCIeOverlay, sifive.fpgashells.devices.xilinx.xilinxvcu110mig.HasMemoryXilinxVCU110MIGBundle, sifive.fpgashells.shell.xilinx.DDRVC707Overlay, sifive.fpgashells.ip.microsemi.polarfirexcvrrefclk.PolarFireTransceiverRefClkIOPads, sifive.fpgashells.clocks.ClockBundleParameters, sifive.fpgashells.shell.xilinx.VC707DDRSize, sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.VC707AXIToPCIeRefClk, sifive.fpgashells.shell.microsemi.polarfireevalkitshell.HasPFEvalKitChipLink, sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGIsland, sifive.fpgashells.clocks.ClockGroupBundleParameters, sifive.fpgashells.ip.xilinx.IDDR, sifive.fpgashells.ip.xilinx.IBUFDS_GTE2, sifive.fpgashells.shell.DesignOverlay, sifive.fpgashells.devices.xilinx.xilinxvcu118mig.HasMemoryXilinxVCU118MIGModuleImp, sifive.fpgashells.clocks.PLLNode, sifive.fpgashells.ip.xilinx.ibufds_gte2.IBUFDS_GTE2, sifive.fpgashells.ip.microsemi.polarfireinitmonitor.PolarFireInitMonitorIOPads, sifive.fpgashells.shell.ClockOutputOverlayKey, sifive.fpgashells.shell.DDROverlay, sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.HasSystemPolarFireEvalKitPCIeX4Bundle, sifive.fpgashells.ip.xilinx.sdio_spi_bridge, sifive.fpgashells.ip.microsemi.polarfiretxpll.PolarFireTxPLL, sifive.fpgashells.shell.xilinx.vcu118shell.HasDDR3, sifive.fpgashells.shell.LVDSClockInputOverlay, sifive.fpgashells.clocks.ClockGroupImp, sifive.fpgashells.shell.xilinx.ChipLinkVC707Overlay, sifive.fpgashells.ip.xilinx.PowerOnResetFPGAOnly, sifive.fpgashells.clocks.ClockSourceParameters, sifive.fpgashells.ip.xilinx.IDELAYE2, sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4, sifive.fpgashells.ip.microsemi.polarfireddr4.PolarFireEvalKitDDR4IOClocksReset, sifive.fpgashells.devices.xilinx.xilinxzcu102mig.HasMemoryXilinxZCU102MIG, sifive.fpgashells.devices.microsemi.polarfireddr3.HasMemoryPolarFireEvalKitDDR3Bundle, sifive.fpgashells.ip.xilinx.vcu118mig.VCU118MIGIODDR, sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Island, sifive.fpgashells.clocks.ClockGroupSourceParameters, sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGIsland, sifive.fpgashells.ip.xilinx.vc707axi_to_pcie_x1.VC707AXIToPCIeX1IOSerial, sifive.fpgashells.ip.xilinx.ua280mig.UA280MIGIODDR, sifive.fpgashells.ip.xilinx.vcu118_sys_clock_mmcm1, sifive.fpgashells.devices.xilinx.xilinxvcu118mig.HasMemoryXilinxVCU118MIG, sifive.fpgashells.ip.xilinx.vcu110mig.VCU110MIGIOClocksReset, sifive.fpgashells.shell.package, sifive.fpgashells.ip.xilinx.reset_sys, sifive.fpgashells.ip.xilinx.vcu118_sys_clock_mmcm0, sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4IO, sifive.fpgashells.ip.xilinx.vc707mig.vc707mig, sifive.fpgashells.clocks.ClockGroupBundle, sifive.fpgashells.clocks.ClockSinkParameters, sifive.fpgashells.clocks.ClockGroupIdentityNode, sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4IO, sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGIsland, sifive.fpgashells.ip.xilinx.vcu118reset)[0m
[0m[[0m[0mdebug[0m] [0m[0m[0m
[0m[[0m[0mdebug[0m] [0m[0mSources indirectly invalidated by:[0m
[0m[[0m[0mdebug[0m] [0m[0m	product: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	binary dep: Set(/localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/clocks/ClockGroup.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_ddr4/PolarFireDDR4.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/ChipLinkOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/package.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/SwitchOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_ddr3/PolarFireDDR3.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIGPeriphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/ibufds_gte2/ibufds_gte2.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/VC707Shell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_init_monitor/PolarFireInitMonitor.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/Unisim.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/vc707axi_to_pcie_x1/vc707axi_to_pcie_x1.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_ddr4/MicrosemiPolarFireDDR4Periphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIG.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/clocks/Nodes.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/PCIeOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvc707pciex1/XilinxVC707PCIeX1.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_ddr4/MicrosemiPolarFireDDR4.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/ArtyShell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvc707mig/XilinxVC707MIG.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/SwitchOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/clocks/ResetWrangler.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/UA280Shell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_oscillator/PolarFireOscillator.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/microsemi/VeraShell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/ZCU102Shell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_ccc/PolarFireCCC.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/clocks/PLLFactory.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/LEDOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/vcu118mig/vcu118mig.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/zcu102mig/zcu102mig.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvc707pciex1/XilinxVC707PCIeX1Periphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/Series7Shell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_ddr3/MicrosemiPolarFireDDR3.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/Xilinx.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/VC707NewShell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/vcu110mig/vcu110mig.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_clock_divider/PolarFireClockDivider.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/LEDOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/ChipLinkOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_pcie/PolarFireEvalKitPCIeX4Periphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxua280mig/XilinxUA280MIG.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_pcie_rootport/PolarFirePCIeRootPort.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/IOShell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxua280mig/XilinxUA280MIGPeriphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/ClockOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_glitchless_mux/PolarFireGlitchlessMux.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_tx_pll/PolarFireTxPLL.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/ua280mig/ua280mig.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/ClockOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvcu110mig/XilinxVCU110MIGPeriphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_pcie/PolarFireEvalKitPCIeX4.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxzcu102mig/XilinxZCU102MIG.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxzcu102mig/XilinxZCU102MIGPeriphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvcu110mig/XilinxVCU110MIG.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_reset/PolarFireReset.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/clocks/Bundles.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvc707mig/XilinxVC707MIGPeriphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/clocks/Parameters.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/corejtagdebug/corejtagdebug.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_ddr3/MicrosemiPolarFireDDR3Periphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/VCU110Shell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/microsemi/PolarFireEvalKitShell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/DDROverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_xcvr_refclk/PolarFireTransceiverRefClk.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/vc707mig/vc707mig.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_dll/PolarFireDLL.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/VCU118Shell.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0m	external source: Set(sifive.fpgashells.ip.xilinx.vcu110mig.VCU110MIGIODDR, sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Params, sifive.fpgashells.shell.xilinx.vc707shell.VC707Shell, sifive.fpgashells.shell.microsemi.verashell.VeraShell, sifive.fpgashells.ip.xilinx.zcu102mig.ZCU102MIGIODDR, sifive.fpgashells.shell.xilinx.vcu110shell.VCU110Shell, sifive.fpgashells.clocks.ClockGroupNode, sifive.fpgashells.ip.microsemi.CLKINT, sifive.fpgashells.clocks.ClockSinkNode, sifive.fpgashells.clocks.ResetWrangler, sifive.fpgashells.shell.Shell, sifive.fpgashells.shell.xilinx.vcu110shell.HasDDR3, sifive.fpgashells.shell.xilinx.SwitchXilinxOverlay, sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeRefClk, sifive.fpgashells.ip.microsemi.polarfire_oscillator.PolarFireOscillatorIOPads, sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIG, sifive.fpgashells.ip.microsemi.polarfirepcierootport.PolarFirePCIeX4, sifive.fpgashells.ip.microsemi.polarfiredll.PolarFireDLLIOPads, sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIG, sifive.fpgashells.ip.xilinx.ODDR, sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGIsland, sifive.fpgashells.shell.xilinx.ChipLinkXilinxOverlay, sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIG, sifive.fpgashells.ip.microsemi.polarfireddr3.PolarFireEvalKitDDR3IODDR, sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIG, sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Params, sifive.fpgashells.ip.microsemi.polarfiretxpll.PolarFireTxPLLIOPads, sifive.fpgashells.shell.xilinx.ua280shell.UA280Shell, sifive.fpgashells.shell.LEDOverlay, sifive.fpgashells.shell.xilinx.artyshell.ArtyShell, sifive.fpgashells.shell.microsemi.polarfireevalkitshell.PolarFireEvalKitShell, sifive.fpgashells.ip.xilinx.IBUFDS, sifive.fpgashells.shell.xilinx.VC707Shell, sifive.fpgashells.devices.microsemi.polarfireddr4.HasMemoryPolarFireEvalKitDDR4, sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.HasSystemXilinxVC707PCIeX1ModuleImp, sifive.fpgashells.shell.xilinx.vc707shell.HasDDR3, sifive.fpgashells.ip.xilinx.IDELAYCTRL, sifive.fpgashells.shell.xilinx.zcu102shell.HasDDR3, sifive.fpgashells.shell.ChipLinkOverlay, sifive.fpgashells.devices.xilinx.xilinxvcu110mig.HasMemoryXilinxVCU110MIG, sifive.fpgashells.shell.xilinx.PCIeVC707Overlay, sifive.fpgashells.ip.xilinx.vc707mig.VC707MIGIODDR, sifive.fpgashells.clocks.ClockSourceNode, sifive.fpgashells.shell.xilinx.LEDXilinxOverlay, sifive.fpgashells.ip.microsemi.polarfirereset.PolarFireResetIOPads, sifive.fpgashells.shell.xilinx.XilinxShell, sifive.fpgashells.shell.SwitchOverlay, sifive.fpgashells.shell.microsemi.polarfireevalkitshell.HasDDR3, sifive.fpgashells.shell.xilinx.vcu118shell.VCU118Shell, sifive.fpgashells.shell.IOPin, sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.HasSystemXilinxVC707PCIeX1, sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGParams, sifive.fpgashells.shell.xilinx.LVDSClockInputXilinxOverlay, sifive.fpgashells.shell.xilinx.SysClockVC707Overlay, sifive.fpgashells.clocks.ClockGroupAdapterNode, sifive.fpgashells.ip.xilinx.booleanToVerilogStringParam, sifive.fpgashells.ip.xilinx.booleanToVerilogVectorParam, sifive.fpgashells.ip.microsemi.corejtagdebug.CoreJtagDebugIOJTAGPads, sifive.fpgashells.ip.microsemi.polarfireddr4.PolarFireEvalKitDDR4IODDR, sifive.fpgashells.ip.xilinx.mmcm, sifive.fpgashells.shell.xilinx.zcu102shell.ZCU102Shell, sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGParams, sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIG, sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1, sifive.fpgashells.shell.PCIeOverlayKey, sifive.fpgashells.shell.xilinx.ua280shell.HasDDR3, sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Island, sifive.fpgashells.ip.xilinx.PULLUP, sifive.fpgashells.shell.DDROverlayKey, sifive.fpgashells.ip.xilinx.vc707axi_to_pcie_x1.VC707AXIToPCIeX1, sifive.fpgashells.ip.xilinx.IOBUF, sifive.fpgashells.devices.microsemi.polarfireddr3.HasMemoryPolarFireEvalKitDDR3, sifive.fpgashells.ip.microsemi.polarfireclockdivider.PolarFireClockDividerIOPads, sifive.fpgashells.shell.xilinx.Series7Shell, sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4, sifive.fpgashells.shell.IOShell, sifive.fpgashells.ip.microsemi.polarfireglitchlessmux.PolarFireGlitchlessMuxIOPads, sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGIsland, sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.HasSystemPolarFireEvalKitPCIeX4, sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.HasSystemPolarFireEvalKitPCIeX4ModuleImp, sifive.fpgashells.clocks.ClockAdapterNode, sifive.fpgashells.clocks.ClockGroup, sifive.fpgashells.devices.xilinx.xilinxua280mig.HasMemoryXilinxUA280MIG, sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3, sifive.fpgashells.clocks.PLLFactory, sifive.fpgashells.shell.ChipLinkOverlayKey, sifive.fpgashells.devices.xilinx.xilinxvc707mig.HasMemoryXilinxVC707MIG, sifive.fpgashells.ip.xilinx.ODELAYE2, sifive.fpgashells.shell.IOOverlay, sifive.fpgashells.shell.microsemi.verashell.HasDDR3, sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGParams, sifive.fpgashells.clocks.ClockIdentityNode, sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGParams, sifive.fpgashells.ip.microsemi.polarfireccc.PolarFireCCCIOPads, sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGParams, sifive.fpgashells.shell.PCIeOverlay, sifive.fpgashells.shell.xilinx.DDRVC707Overlay, sifive.fpgashells.ip.microsemi.polarfirexcvrrefclk.PolarFireTransceiverRefClkIOPads, sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.VC707AXIToPCIeRefClk, sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGIsland, sifive.fpgashells.ip.xilinx.IDDR, sifive.fpgashells.ip.xilinx.IBUFDS_GTE2, sifive.fpgashells.clocks.PLLNode, sifive.fpgashells.ip.microsemi.polarfireinitmonitor.PolarFireInitMonitorIOPads, sifive.fpgashells.shell.DDROverlay, sifive.fpgashells.ip.xilinx.sdio_spi_bridge, sifive.fpgashells.shell.xilinx.vcu118shell.HasDDR3, sifive.fpgashells.shell.LVDSClockInputOverlay, sifive.fpgashells.shell.xilinx.ChipLinkVC707Overlay, sifive.fpgashells.ip.xilinx.IDELAYE2, sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4, sifive.fpgashells.devices.xilinx.xilinxzcu102mig.HasMemoryXilinxZCU102MIG, sifive.fpgashells.ip.xilinx.vcu118mig.VCU118MIGIODDR, sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Island, sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGIsland, sifive.fpgashells.ip.xilinx.ua280mig.UA280MIGIODDR, sifive.fpgashells.devices.xilinx.xilinxvcu118mig.HasMemoryXilinxVCU118MIG, sifive.fpgashells.clocks.ClockGroupIdentityNode, sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGIsland)[0m
[0m[[0m[0mdebug[0m] [0m[0mAll initially invalidated classes: Set(sifive.fpgashells.devices.xilinx.xilinxua280mig.HasMemoryXilinxUA280MIGBundle, sifive.fpgashells.ip.microsemi.polarfirepcierootport.PolarFirePCIeIODebug, sifive.fpgashells.ip.xilinx.vcu110mig.VCU110MIGIODDR, sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Params, sifive.fpgashells.ip.microsemi.polarfireclockdivider.PolarFireClockDivider, sifive.fpgashells.shell.xilinx.vc707shell.VC707Shell, sifive.fpgashells.ip.microsemi.polarfireccc.PolarFireCCC, sifive.fpgashells.shell.ClockInputOverlayParams, sifive.fpgashells.shell.microsemi.verashell.VeraShell, sifive.fpgashells.ip.xilinx.zcu102mig.ZCU102MIGIODDR, sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGIO, sifive.fpgashells.shell.xilinx.vcu110shell.VCU110Shell, sifive.fpgashells.ip.xilinx.ua280mig.ua280mig, sifive.fpgashells.shell.microsemi.verashell.HasPFEvalKitChipLink, sifive.fpgashells.devices.xilinx.xilinxvcu118mig.HasMemoryXilinxVCU118MIGBundle, sifive.fpgashells.clocks.ClockGroupNode, sifive.fpgashells.clocks.ClockEdgeParameters, sifive.fpgashells.ip.microsemi.CLKINT, sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGIO, sifive.fpgashells.clocks.ClockSinkNode, sifive.fpgashells.ip.xilinx.vcu110_sys_clock_mmcm0, sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGPads, sifive.fpgashells.clocks.ResetWrangler, sifive.fpgashells.shell.Shell, sifive.fpgashells.shell.xilinx.vcu110shell.HasDDR3, sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.HasSystemXilinxVC707PCIeX1Bundle, sifive.fpgashells.shell.xilinx.SwitchXilinxOverlay, sifive.fpgashells.devices.xilinx.xilinxua280mig.HasMemoryXilinxUA280MIGModuleImp, sifive.fpgashells.ip.xilinx.ua280_sys_clock_mmcm0, sifive.fpgashells.ip.xilinx.BUFG, sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeRefClk, sifive.fpgashells.shell.microsemi.polarfireevalkitshell.HasDDR4, sifive.fpgashells.clocks.ClockImp, sifive.fpgashells.ip.microsemi.corejtagdebug.CoreJtagDebugBlock, sifive.fpgashells.ip.xilinx.vc707axi_to_pcie_x1.vc707axi_to_pcie_x1, sifive.fpgashells.ip.microsemi.polarfire_oscillator.PolarFireOscillatorIOPads, sifive.fpgashells.devices.microsemi.polarfireddr4.MemoryMicrosemiDDR4Key, sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIG, sifive.fpgashells.ip.microsemi.polarfirepcierootport.PolarFirePCIeX4, sifive.fpgashells.ip.microsemi.polarfiredll.PolarFireDLLIOPads, sifive.fpgashells.ip.microsemi.polarfiredll.PolarFireDLL, sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIG, sifive.fpgashells.ip.xilinx.zcu102mig.zcu102mig, sifive.fpgashells.devices.microsemi.polarfireddr4.HasMemoryPolarFireEvalKitDDR4Bundle, sifive.fpgashells.ip.xilinx.ODDR, sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGPads, sifive.fpgashells.ip.xilinx.reset_mig, sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGIsland, sifive.fpgashells.shell.xilinx.ChipLinkXilinxOverlay, sifive.fpgashells.devices.microsemi.polarfireddr4.HasMemoryPolarFireEvalKitDDR4ModuleImp, sifive.fpgashells.devices.xilinx.xilinxvcu110mig.MemoryXilinxDDRKey, sifive.fpgashells.devices.xilinx.xilinxvcu118mig.MemoryXilinxDDRKey, sifive.fpgashells.ip.xilinx.zcu102_sys_clock_mmcm0, sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIG, sifive.fpgashells.ip.microsemi.polarfireddr3.PolarFireEvalKitDDR3IODDR, sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGIO, sifive.fpgashells.shell.Overlay, sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIG, sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Params, sifive.fpgashells.ip.xilinx.zcu102mig.ZCU102MIGIOClocksReset, sifive.fpgashells.clocks.ClockGroupSinkParameters, sifive.fpgashells.ip.microsemi.polarfiretxpll.PolarFireTxPLLIOPads, sifive.fpgashells.shell.xilinx.ua280shell.UA280Shell, sifive.fpgashells.shell.LEDOverlay, sifive.fpgashells.shell.xilinx.artyshell.ArtyShell, sifive.fpgashells.shell.microsemi.polarfireevalkitshell.HasPCIe, sifive.fpgashells.shell.microsemi.polarfireevalkitshell.PolarFireEvalKitShell, sifive.fpgashells.ip.xilinx.IBUFDS, sifive.fpgashells.shell.xilinx.VC707Shell, sifive.fpgashells.devices.microsemi.polarfireddr4.HasMemoryPolarFireEvalKitDDR4, sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGIO, sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.HasSystemXilinxVC707PCIeX1ModuleImp, sifive.fpgashells.ip.microsemi.ICB_CLKINT, sifive.fpgashells.shell.xilinx.vc707shell.HasDDR3, sifive.fpgashells.shell.xilinx.LEDVC707Overlay, sifive.fpgashells.ip.xilinx.IDELAYCTRL, sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGPads, sifive.fpgashells.shell.xilinx.zcu102shell.HasDDR3, sifive.fpgashells.clocks.PLLOutClockParameters, sifive.fpgashells.shell.ChipLinkOverlay, sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGPads, sifive.fpgashells.ip.xilinx.vc707mig.VC707MIGIOClocksReset, sifive.fpgashells.ip.microsemi.corejtagdebug.CoreJtagDebugIOTarget, sifive.fpgashells.devices.microsemi.polarfireddr3.MemoryMicrosemiDDR3Key, sifive.fpgashells.devices.xilinx.xilinxvcu110mig.HasMemoryXilinxVCU110MIG, sifive.fpgashells.shell.xilinx.PCIeVC707Overlay, sifive.fpgashells.devices.xilinx.xilinxvc707mig.HasMemoryXilinxVC707MIGBundle, sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3IO, sifive.fpgashells.ip.microsemi.polarfirereset.PolarFireReset, sifive.fpgashells.ip.xilinx.vc707mig.VC707MIGIODDR, sifive.fpgashells.devices.xilinx.xilinxua280mig.MemoryXilinxDDRKey, sifive.fpgashells.devices.xilinx.xilinxzcu102mig.MemoryXilinxDDRKey, sifive.fpgashells.clocks.PLLInClockParameters, sifive.fpgashells.devices.microsemi.polarfireddr3.HasMemoryPolarFireEvalKitDDR3ModuleImp, sifive.fpgashells.clocks.ClockSourceNode, sifive.fpgashells.clocks.PLLParameters, sifive.fpgashells.devices.xilinx.xilinxvcu110mig.HasMemoryXilinxVCU110MIGModuleImp, sifive.fpgashells.shell.xilinx.LEDXilinxOverlay, sifive.fpgashells.ip.microsemi.polarfirereset.PolarFireResetIOPads, sifive.fpgashells.shell.xilinx.XilinxShell, sifive.fpgashells.shell.SwitchOverlay, sifive.fpgashells.shell.microsemi.polarfireevalkitshell.HasDDR3, sifive.fpgashells.shell.xilinx.vcu118shell.VCU118Shell, sifive.fpgashells.shell.SwitchOverlayParams, sifive.fpgashells.shell.IOPin, sifive.fpgashells.shell.LEDOverlayKey, sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.HasSystemXilinxVC707PCIeX1, sifive.fpgashells.shell.PCIeOverlayParams, sifive.fpgashells.shell.ClockOutputOverlayParams, sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGParams, sifive.fpgashells.ip.xilinx.vcu110_sys_clock_mmcm1, sifive.fpgashells.ip.microsemi.polarfireinitmonitor.PolarFireInitMonitor, sifive.fpgashells.ip.microsemi.polarfirepcierootport.PolarFirePCIeIOSerial, sifive.fpgashells.shell.xilinx.LVDSClockInputXilinxOverlay, sifive.fpgashells.shell.xilinx.SysClockVC707Overlay, sifive.fpgashells.clocks.ClockGroupAdapterNode, sifive.fpgashells.ip.xilinx.booleanToVerilogStringParam, sifive.fpgashells.shell.DDROverlayParams, sifive.fpgashells.devices.xilinx.xilinxzcu102mig.HasMemoryXilinxZCU102MIGModuleImp, sifive.fpgashells.ip.xilinx.booleanToVerilogVectorParam, sifive.fpgashells.ip.microsemi.polarfire_oscillator.PolarFireOscillator, sifive.fpgashells.ip.xilinx.vcu110mig.vcu110mig, sifive.fpgashells.ip.microsemi.polarfirexcvrrefclk.PolarFireTransceiverRefClk, sifive.fpgashells.shell.LVDSClock, sifive.fpgashells.ip.microsemi.corejtagdebug.CoreJtagDebugIOJTAGPads, sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1IO, sifive.fpgashells.ip.xilinx.zcu102_sys_clock_mmcm1, sifive.fpgashells.ip.microsemi.polarfireddr4.PolarFireEvalKitDDR4IODDR, sifive.fpgashells.ip.xilinx.Series7MMCM, sifive.fpgashells.shell.microsemi.verashell.HasPCIe, sifive.fpgashells.ip.xilinx.mmcm, sifive.fpgashells.ip.microsemi.polarfireddr3.PolarFireEvalKitDDR3IOClocksReset, sifive.fpgashells.shell.xilinx.zcu102shell.ZCU102Shell, sifive.fpgashells.devices.xilinx.xilinxua280mig.XilinxUA280MIGParams, sifive.fpgashells.ip.xilinx.vcu110reset, sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIG, sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1, sifive.fpgashells.clocks.PLLFactoryKey, sifive.fpgashells.devices.xilinx.xilinxzcu102mig.HasMemoryXilinxZCU102MIGBundle, sifive.fpgashells.shell.PCIeOverlayKey, sifive.fpgashells.shell.xilinx.ua280shell.HasDDR3, sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Island, sifive.fpgashells.ip.xilinx.IBUF, sifive.fpgashells.ip.xilinx.PULLUP, sifive.fpgashells.shell.DDROverlayKey, sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.XilinxVC707PCIeX1Pads, sifive.fpgashells.ip.xilinx.vc707axi_to_pcie_x1.VC707AXIToPCIeX1, sifive.fpgashells.devices.xilinx.xilinxvc707mig.HasMemoryXilinxVC707MIGModuleImp, sifive.fpgashells.shell.DesignKey, sifive.fpgashells.shell.ChipLinkOverlayParams, sifive.fpgashells.shell.ClockInputOverlayKey, sifive.fpgashells.ip.xilinx.IOBUF, sifive.fpgashells.devices.microsemi.polarfireddr3.HasMemoryPolarFireEvalKitDDR3, sifive.fpgashells.ip.microsemi.polarfireclockdivider.PolarFireClockDividerIOPads, sifive.fpgashells.ip.xilinx.vcu118mig.VCU118MIGIOClocksReset, sifive.fpgashells.shell.xilinx.Series7Shell, sifive.fpgashells.ip.xilinx.ua280reset, sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGIO, sifive.fpgashells.ip.microsemi.polarfirepcierootport.PolarFirePCIeIOClocksReset, sifive.fpgashells.shell.LEDOverlayParams, sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4, sifive.fpgashells.shell.xilinx.SwitchVC707Overlay, sifive.fpgashells.ip.microsemi.polarfirepcierootport.polarfire_pcie_rp, sifive.fpgashells.ip.xilinx.vc707axi_to_pcie_x1.VC707AXIToPCIeX1IOClocksReset, sifive.fpgashells.shell.IOShell, sifive.fpgashells.clocks.ClockGroupEdgeParameters, sifive.fpgashells.ip.microsemi.polarfireglitchlessmux.PolarFireGlitchlessMuxIOPads, sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGIsland, sifive.fpgashells.shell.SwitchOverlayKey, sifive.fpgashells.ip.xilinx.vc707reset, sifive.fpgashells.shell.xilinx.vc707shell.HasVC707ChipLink, sifive.fpgashells.shell.SDC, sifive.fpgashells.ip.xilinx.zcu102reset, sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.HasSystemPolarFireEvalKitPCIeX4, sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Pads, sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.HasSystemPolarFireEvalKitPCIeX4ModuleImp, sifive.fpgashells.shell.xilinx.XDC, sifive.fpgashells.clocks.ClockAdapterNode, sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4Pads, sifive.fpgashells.shell.microsemi.verashell.HasDDR4, sifive.fpgashells.ip.microsemi.polarfireddr3.DDR3_Subsys, sifive.fpgashells.clocks.PLLInstance, sifive.fpgashells.shell.IOTiming, sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4Pads, sifive.fpgashells.clocks.ClockGroup, sifive.fpgashells.devices.xilinx.xilinxua280mig.HasMemoryXilinxUA280MIG, sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3, sifive.fpgashells.ip.xilinx.ua280mig.UA280MIGIOClocksReset, sifive.fpgashells.clocks.ClockBundle, sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGPads, sifive.fpgashells.clocks.PLLFactory, sifive.fpgashells.shell.ChipLinkOverlayKey, sifive.fpgashells.devices.xilinx.xilinxvc707mig.MemoryXilinxDDRKey, sifive.fpgashells.ip.xilinx.IBUFG, sifive.fpgashells.devices.xilinx.xilinxvc707mig.HasMemoryXilinxVC707MIG, sifive.fpgashells.ip.xilinx.ODELAYE2, sifive.fpgashells.ip.xilinx.vcu118mig.vcu118mig, sifive.fpgashells.ip.microsemi.polarfireglitchlessmux.PolarFireGlitchlessMux, sifive.fpgashells.ip.xilinx.ua280_sys_clock_mmcm1, sifive.fpgashells.shell.IOOverlay, sifive.fpgashells.shell.microsemi.verashell.HasDDR3, sifive.fpgashells.devices.xilinx.xilinxvc707mig.XilinxVC707MIGParams, sifive.fpgashells.ip.microsemi.polarfireddr4.DDR4_Subsys, sifive.fpgashells.clocks.ClockIdentityNode, sifive.fpgashells.clocks.ClockParameters, sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGParams, sifive.fpgashells.ip.microsemi.polarfireccc.PolarFireCCCIOPads, sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGParams, sifive.fpgashells.shell.PCIeOverlay, sifive.fpgashells.devices.xilinx.xilinxvcu110mig.HasMemoryXilinxVCU110MIGBundle, sifive.fpgashells.shell.xilinx.DDRVC707Overlay, sifive.fpgashells.ip.microsemi.polarfirexcvrrefclk.PolarFireTransceiverRefClkIOPads, sifive.fpgashells.clocks.ClockBundleParameters, sifive.fpgashells.shell.xilinx.VC707DDRSize, sifive.fpgashells.devices.xilinx.xilinxvc707pciex1.VC707AXIToPCIeRefClk, sifive.fpgashells.shell.microsemi.polarfireevalkitshell.HasPFEvalKitChipLink, sifive.fpgashells.devices.xilinx.xilinxvcu110mig.XilinxVCU110MIGIsland, sifive.fpgashells.clocks.ClockGroupBundleParameters, sifive.fpgashells.ip.xilinx.IDDR, sifive.fpgashells.ip.xilinx.IBUFDS_GTE2, sifive.fpgashells.shell.DesignOverlay, sifive.fpgashells.devices.xilinx.xilinxvcu118mig.HasMemoryXilinxVCU118MIGModuleImp, sifive.fpgashells.clocks.PLLNode, sifive.fpgashells.ip.xilinx.ibufds_gte2.IBUFDS_GTE2, sifive.fpgashells.ip.microsemi.polarfireinitmonitor.PolarFireInitMonitorIOPads, sifive.fpgashells.shell.ClockOutputOverlayKey, sifive.fpgashells.shell.DDROverlay, sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.HasSystemPolarFireEvalKitPCIeX4Bundle, sifive.fpgashells.ip.xilinx.sdio_spi_bridge, sifive.fpgashells.ip.microsemi.polarfiretxpll.PolarFireTxPLL, sifive.fpgashells.shell.xilinx.vcu118shell.HasDDR3, sifive.fpgashells.shell.LVDSClockInputOverlay, sifive.fpgashells.clocks.ClockGroupImp, sifive.fpgashells.shell.xilinx.ChipLinkVC707Overlay, sifive.fpgashells.ip.xilinx.PowerOnResetFPGAOnly, sifive.fpgashells.clocks.ClockSourceParameters, sifive.fpgashells.ip.xilinx.IDELAYE2, sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4, sifive.fpgashells.ip.microsemi.polarfireddr4.PolarFireEvalKitDDR4IOClocksReset, sifive.fpgashells.devices.xilinx.xilinxzcu102mig.HasMemoryXilinxZCU102MIG, sifive.fpgashells.devices.microsemi.polarfireddr3.HasMemoryPolarFireEvalKitDDR3Bundle, sifive.fpgashells.ip.xilinx.vcu118mig.VCU118MIGIODDR, sifive.fpgashells.devices.microsemi.polarfireddr3.PolarFireEvalKitDDR3Island, sifive.fpgashells.clocks.ClockGroupSourceParameters, sifive.fpgashells.devices.xilinx.xilinxvcu118mig.XilinxVCU118MIGIsland, sifive.fpgashells.ip.xilinx.vc707axi_to_pcie_x1.VC707AXIToPCIeX1IOSerial, sifive.fpgashells.ip.xilinx.ua280mig.UA280MIGIODDR, sifive.fpgashells.ip.xilinx.vcu118_sys_clock_mmcm1, sifive.fpgashells.devices.xilinx.xilinxvcu118mig.HasMemoryXilinxVCU118MIG, sifive.fpgashells.ip.xilinx.vcu110mig.VCU110MIGIOClocksReset, sifive.fpgashells.shell.package, sifive.fpgashells.ip.xilinx.reset_sys, sifive.fpgashells.ip.xilinx.vcu118_sys_clock_mmcm0, sifive.fpgashells.devices.microsemi.polarfireevalkitpciex4.PolarFireEvalKitPCIeX4IO, sifive.fpgashells.ip.xilinx.vc707mig.vc707mig, sifive.fpgashells.clocks.ClockGroupBundle, sifive.fpgashells.clocks.ClockSinkParameters, sifive.fpgashells.clocks.ClockGroupIdentityNode, sifive.fpgashells.devices.microsemi.polarfireddr4.PolarFireEvalKitDDR4IO, sifive.fpgashells.devices.xilinx.xilinxzcu102mig.XilinxZCU102MIGIsland, sifive.fpgashells.ip.xilinx.vcu118reset)[0m
[0m[[0m[0mdebug[0m] [0m[0mAll initially invalidated sources:Set(/localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/clocks/ClockGroup.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_ddr4/PolarFireDDR4.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/ChipLinkOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/package.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_ddr3/PolarFireDDR3.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/SwitchOverlay.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvcu110mig/XilinxVCU110MIGPeriphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_ddr3/PolarFireDDR3.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/xilinx/vcu110mig/vcu110mig.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/VC707NewShell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/xilinx/ibufds_gte2/ibufds_gte2.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIGPeriphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/ibufds_gte2/ibufds_gte2.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/VC707Shell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvc707pciex1/XilinxVC707PCIeX1.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/ClockOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_init_monitor/PolarFireInitMonitor.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_pcie/PolarFireEvalKitPCIeX4.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/xilinx/vcu118mig/vcu118mig.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/xilinx/zcu102mig/zcu102mig.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/Unisim.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/vc707axi_to_pcie_x1/vc707axi_to_pcie_x1.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_ddr4/MicrosemiPolarFireDDR4Periphery.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/xilinx/vc707axi_to_pcie_x1/vc707axi_to_pcie_x1.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIG.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/clocks/Nodes.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIG.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/PCIeOverlay.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/VCU118Shell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvc707pciex1/XilinxVC707PCIeX1.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_ddr4/MicrosemiPolarFireDDR4.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/ArtyShell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxzcu102mig/XilinxZCU102MIG.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvc707mig/XilinxVC707MIG.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvc707mig/XilinxVC707MIG.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/clocks/Parameters.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/corejtagdebug/corejtagdebug.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/xilinx/Unisim.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/ChipLinkOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/SwitchOverlay.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/ZCU102Shell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_ddr4/MicrosemiPolarFireDDR4.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/clocks/ResetWrangler.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxua280mig/XilinxUA280MIG.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvc707pciex1/XilinxVC707PCIeX1Periphery.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/SwitchOverlay.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_xcvr_refclk/PolarFireTransceiverRefClk.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/clocks/Bundles.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/UA280Shell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_oscillator/PolarFireOscillator.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_oscillator/PolarFireOscillator.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_ddr4/MicrosemiPolarFireDDR4Periphery.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/DDROverlay.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/UA280Shell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/microsemi/VeraShell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/ZCU102Shell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_ccc/PolarFireCCC.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/clocks/PLLFactory.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/LEDOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/vcu118mig/vcu118mig.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/LEDOverlay.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/clocks/ResetWrangler.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/ChipLinkOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/zcu102mig/zcu102mig.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvc707pciex1/XilinxVC707PCIeX1Periphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/Series7Shell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_ddr4/PolarFireDDR4.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/Shell.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_ddr3/MicrosemiPolarFireDDR3.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/package.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/Xilinx.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/xilinx/vc707mig/vc707mig.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/VCU110Shell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/VC707Shell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_glitchless_mux/PolarFireGlitchlessMux.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/VC707NewShell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_clock_divider/PolarFireClockDivider.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/vcu110mig/vcu110mig.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_clock_divider/PolarFireClockDivider.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/LEDOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/ChipLinkOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_pcie/PolarFireEvalKitPCIeX4Periphery.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/microsemi/PolarFireEvalKitShell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_tx_pll/PolarFireTxPLL.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxua280mig/XilinxUA280MIG.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/PCIeOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_pcie_rootport/PolarFirePCIeRootPort.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/xilinx/ua280mig/ua280mig.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/IOShell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_ddr3/MicrosemiPolarFireDDR3Periphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxua280mig/XilinxUA280MIGPeriphery.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvcu110mig/XilinxVCU110MIG.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/IOShell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/clocks/ClockGroup.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/ClockOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_glitchless_mux/PolarFireGlitchlessMux.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/microsemi/VeraShell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/clocks/PLLFactory.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_dll/PolarFireDLL.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_pcie/PolarFireEvalKitPCIeX4Periphery.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_ddr3/MicrosemiPolarFireDDR3.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/ClockOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_tx_pll/PolarFireTxPLL.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/clocks/Nodes.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/ua280mig/ua280mig.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/ClockOverlay.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvcu110mig/XilinxVCU110MIGPeriphery.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/xilinx/Xilinx.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_pcie/PolarFireEvalKitPCIeX4.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxzcu102mig/XilinxZCU102MIG.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxzcu102mig/XilinxZCU102MIGPeriphery.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIGPeriphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvcu110mig/XilinxVCU110MIG.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_reset/PolarFireReset.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxzcu102mig/XilinxZCU102MIGPeriphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/clocks/Bundles.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvc707mig/XilinxVC707MIGPeriphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/clocks/Parameters.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/corejtagdebug/corejtagdebug.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/Series7Shell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_reset/PolarFireReset.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/devices/microsemi/polarfire_ddr3/MicrosemiPolarFireDDR3Periphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/VCU110Shell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/ArtyShell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_ccc/PolarFireCCC.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxua280mig/XilinxUA280MIGPeriphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/microsemi/PolarFireEvalKitShell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/devices/xilinx/xilinxvc707mig/XilinxVC707MIGPeriphery.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/DDROverlay.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_pcie_rootport/PolarFirePCIeRootPort.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_xcvr_refclk/PolarFireTransceiverRefClk.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/xilinx/vc707mig/vc707mig.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_dll/PolarFireDLL.scala, /localtmp/ec9hc/TEMP/freedom/fpga-shells/src/main/scala/shell/xilinx/VCU118Shell.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/SwitchOverlay.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/ip/microsemi/polarfire_init_monitor/PolarFireInitMonitor.scala, /localtmp/ec9hc/freedom/fpga-shells/src/main/scala/shell/xilinx/LEDOverlay.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated package objects: Set(sifive.fpgashells.shell.package)[0m
[0m[[0m[0mdebug[0m] [0m[0mRecompiling all 70 sources: invalidated sources (140) exceeded 50.0% of all sources[0m
[0m[[0m[0minfo[0m] [0m[0mCompiling 70 Scala sources to /localtmp/ec9hc/freedom/fpga-shells/target/scala-2.12/classes ...[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting org.scala-sbt:compiler-bridge_2.12:1.1.1:compile for Scala 2.12.4[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting org.scala-sbt:compiler-bridge_2.12:1.1.1:compile for Scala 2.12.4[0m
[0m[[0m[0mdebug[0m] [0m[0m[zinc] Running cached compiler 5065c7eb for Scala compiler version 2.12.4[0m
[0m[[0m[0mdebug[0m] [0m[0m[zinc] The Scala compiler is invoked with:[0m
[0m[[0m[0mdebug[0m] [0m[0m	-deprecation[0m
[0m[[0m[0mdebug[0m] [0m[0m	-feature[0m
[0m[[0m[0mdebug[0m] [0m[0m	-unchecked[0m
[0m[[0m[0mdebug[0m] [0m[0m	-Xsource:2.11[0m
[0m[[0m[0mdebug[0m] [0m[0m	-language:reflectiveCalls[0m
[0m[[0m[0mdebug[0m] [0m[0m	-bootclasspath[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/ec9hc/.sbt/boot/scala-2.12.4/lib/scala-library.jar[0m
[0m[[0m[0mdebug[0m] [0m[0m	-classpath[0m
[0m[[0m[0mdebug[0m] [0m[0m	/localtmp/ec9hc/freedom/fpga-shells/target/scala-2.12/classes:/localtmp/ec9hc/freedom/rocket-chip/target/scala-2.12/classes:/localtmp/ec9hc/freedom/rocket-chip/chisel3/target/scala-2.12/chisel3_2.12-3.2-SNAPSHOT.jar:/localtmp/ec9hc/freedom/rocket-chip/hardfloat/target/scala-2.12/classes:/localtmp/ec9hc/freedom/rocket-chip/macros/target/scala-2.12/classes:/localtmp/ec9hc/freedom/sifive-blocks/target/scala-2.12/classes:/localtmp/ec9hc/freedom/rocket-chip/lib/firrtl.jar:/home/ec9hc/.sbt/boot/scala-2.12.4/lib/scala-reflect.jar:/home/ec9hc/.ivy2/cache/com.github.scopt/scopt_2.12/jars/scopt_2.12-3.6.0.jar:/home/ec9hc/.ivy2/cache/org.json4s/json4s-jackson_2.12/jars/json4s-jackson_2.12-3.5.3.jar:/home/ec9hc/.ivy2/cache/org.json4s/json4s-core_2.12/jars/json4s-core_2.12-3.5.3.jar:/home/ec9hc/.ivy2/cache/org.json4s/json4s-ast_2.12/jars/json4s-ast_2.12-3.5.3.jar:/home/ec9hc/.ivy2/cache/org.json4s/json4s-scalap_2.12/jars/json4s-scalap_2.12-3.5.3.jar:/home/ec9hc/.ivy2/cache/com.thoughtworks.paranamer/paranamer/bundles/paranamer-2.8.jar:/home/ec9hc/.ivy2/cache/org.scala-lang.modules/scala-xml_2.12/bundles/scala-xml_2.12-1.0.6.jar:/home/ec9hc/.ivy2/cache/com.fasterxml.jackson.core/jackson-databind/bundles/jackson-databind-2.8.4.jar:/home/ec9hc/.ivy2/cache/com.fasterxml.jackson.core/jackson-annotations/bundles/jackson-annotations-2.8.0.jar:/home/ec9hc/.ivy2/cache/com.fasterxml.jackson.core/jackson-core/bundles/jackson-core-2.8.4.jar[0m
[0m[[0m[0mdebug[0m] [0m[0mCompilation failed (CompilerInterface)[0m
[0m[[0m[31merror[0m] [0m[0m(fpgaShells / Compile / [31mcompileIncremental[0m) Compilation failed[0m
