<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: fpga_pll_regs</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_fpga_pll_regs'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_fpga_pll_regs')">fpga_pll_regs</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.56</td>
<td class="s7 cl rt"><a href="mod1032.html#Line" > 76.83</a></td>
<td class="s5 cl rt"><a href="mod1032.html#Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1032.html#Toggle" > 19.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1032.html#Branch" > 64.18</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/soc_fpga_intf/config_controller/ccb/fpga_pll_regs.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/soc_fpga_intf/config_controller/ccb/fpga_pll_regs.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1032.html#inst_tag_91193"  onclick="showContent('inst_tag_91193')">config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[0].fpga_pll_regs_u</a></td>
<td class="s5 cl rt"> 52.56</td>
<td class="s7 cl rt"><a href="mod1032.html#inst_tag_91193_Line" > 76.83</a></td>
<td class="s5 cl rt"><a href="mod1032.html#inst_tag_91193_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1032.html#inst_tag_91193_Toggle" > 19.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1032.html#inst_tag_91193_Branch" > 64.18</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1032.html#inst_tag_91194"  onclick="showContent('inst_tag_91194')">config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[1].fpga_pll_regs_u</a></td>
<td class="s5 cl rt"> 52.56</td>
<td class="s7 cl rt"><a href="mod1032.html#inst_tag_91194_Line" > 76.83</a></td>
<td class="s5 cl rt"><a href="mod1032.html#inst_tag_91194_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1032.html#inst_tag_91194_Toggle" > 19.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1032.html#inst_tag_91194_Branch" > 64.18</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1032.html#inst_tag_91195"  onclick="showContent('inst_tag_91195')">config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[2].fpga_pll_regs_u</a></td>
<td class="s5 cl rt"> 52.56</td>
<td class="s7 cl rt"><a href="mod1032.html#inst_tag_91195_Line" > 76.83</a></td>
<td class="s5 cl rt"><a href="mod1032.html#inst_tag_91195_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1032.html#inst_tag_91195_Toggle" > 19.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1032.html#inst_tag_91195_Branch" > 64.18</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1032.html#inst_tag_91196"  onclick="showContent('inst_tag_91196')">config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[3].fpga_pll_regs_u</a></td>
<td class="s5 cl rt"> 52.56</td>
<td class="s7 cl rt"><a href="mod1032.html#inst_tag_91196_Line" > 76.83</a></td>
<td class="s5 cl rt"><a href="mod1032.html#inst_tag_91196_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1032.html#inst_tag_91196_Toggle" > 19.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1032.html#inst_tag_91196_Branch" > 64.18</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_91193'>
<hr>
<a name="inst_tag_91193"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_91193" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[0].fpga_pll_regs_u</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.56</td>
<td class="s7 cl rt"><a href="mod1032.html#inst_tag_91193_Line" > 76.83</a></td>
<td class="s5 cl rt"><a href="mod1032.html#inst_tag_91193_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1032.html#inst_tag_91193_Toggle" > 19.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1032.html#inst_tag_91193_Branch" > 64.18</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.56</td>
<td class="s7 cl rt"> 76.83</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 19.25</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  6.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod553.html#inst_tag_38663" >ccb_u</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_91194'>
<hr>
<a name="inst_tag_91194"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_91194" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[1].fpga_pll_regs_u</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.56</td>
<td class="s7 cl rt"><a href="mod1032.html#inst_tag_91194_Line" > 76.83</a></td>
<td class="s5 cl rt"><a href="mod1032.html#inst_tag_91194_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1032.html#inst_tag_91194_Toggle" > 19.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1032.html#inst_tag_91194_Branch" > 64.18</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.56</td>
<td class="s7 cl rt"> 76.83</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 19.25</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  6.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod553.html#inst_tag_38663" >ccb_u</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_91195'>
<hr>
<a name="inst_tag_91195"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_91195" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[2].fpga_pll_regs_u</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.56</td>
<td class="s7 cl rt"><a href="mod1032.html#inst_tag_91195_Line" > 76.83</a></td>
<td class="s5 cl rt"><a href="mod1032.html#inst_tag_91195_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1032.html#inst_tag_91195_Toggle" > 19.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1032.html#inst_tag_91195_Branch" > 64.18</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.56</td>
<td class="s7 cl rt"> 76.83</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 19.25</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  6.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod553.html#inst_tag_38663" >ccb_u</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_91196'>
<hr>
<a name="inst_tag_91196"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_91196" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[3].fpga_pll_regs_u</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.56</td>
<td class="s7 cl rt"><a href="mod1032.html#inst_tag_91196_Line" > 76.83</a></td>
<td class="s5 cl rt"><a href="mod1032.html#inst_tag_91196_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1032.html#inst_tag_91196_Toggle" > 19.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1032.html#inst_tag_91196_Branch" > 64.18</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.56</td>
<td class="s7 cl rt"> 76.83</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 19.25</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  6.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod553.html#inst_tag_38663" >ccb_u</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_fpga_pll_regs'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1032.html" >fpga_pll_regs</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>82</td><td>63</td><td>76.83</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>148</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>152</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>156</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>160</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>164</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>168</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>172</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>176</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>204</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>209</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>213</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>217</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>235</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>262</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>266</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>270</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>274</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>278</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
99                      always @(posedge clk or negedge rst_n)
100        2/2              if (!rst_n)       rg_rdat_mux_d &lt;= 32'h0;
101        <font color = "red">1/2     ==>      else if (|rreq_i) rg_rdat_mux_d &lt;= rg_rdat_mux;  </font>
                        MISSING_ELSE
102                     
103                     assign rdat_o = rg_rdat_mux_d;
104                     
105                     always @ (posedge clk, negedge rst_n)
106        2/2              if (!rst_n) rack_o &lt;= 1'b0;
107        1/1              else        rack_o &lt;= |rreq_i;
108                     
109                     
110                     always @ (posedge clk, negedge rst_n)
111        2/2              if (!rst_n) wack_o &lt;= 1'b0;
112        1/1              else        wack_o &lt;= |wreq_i;
113                     
114                     assign rerr_o = 1'h0;
115                     assign werr_o = wreq_i[4]; //RO registers
116                     //*****************************************************************************
117                     //              Register pll_config_0
118                     //              offset   
119                     //  Location    Attribute   Field Name
120                     //
121                     //  [31:28]     Rsvd             
122                     //  [27:16]     R/W         DSKEWCALIN
123                     //  [15: 9]     Rsvd    
124                     //  [8]         R/W         PLLEN
125                     //  [7]         R/W         DSMEN
126                     //  [6]         R/W         DSKEWFASTCAL
127                     //  [5]         R/W         DSKEWCALEN
128                     //  [ 4: 2]     R/W         DSKEWCALCNT
129                     //  [1]         R/W         DSKEWCALBYP
130                     //  [0]         R/W         DACEN
131                     //*****************************************************************************
132                     
133                     
134                     assign rg_pll_config_0 = {
135                                              4'h0,
136                                              dskewcalin,
137                                              7'h0,
138                                              pllen,
139                                              dsmen,
140                                              dskewfastcal,
141                                              dskewcalen,
142                                              dskewcalcnt,
143                                              dskewcalbyp,
144                                              dacen
145                                              };      
146                     
147                     always @(posedge clk or negedge rst_n)
148        2/2              if (!rst_n)                             dskewcalin  &lt;= 12'h0;
149        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[27]) dskewcalin  &lt;= wdat_i[27:16];</font>
                        MISSING_ELSE
150                     
151                     always @(posedge clk or negedge rst_n)
152        2/2              if (!rst_n)                            pllen  &lt;= 1'b1;
153        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[8]) pllen  &lt;= wdat_i[8];</font>
                        MISSING_ELSE
154                     
155                     always @(posedge clk or negedge rst_n)
156        2/2              if (!rst_n)                            dsmen  &lt;= 1'b1;
157        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[7]) dsmen  &lt;= wdat_i[7];</font>
                        MISSING_ELSE
158                                 
159                     always @(posedge clk or negedge rst_n)
160        2/2              if (!rst_n)                            dskewfastcal  &lt;= 1'b0;
161        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[6]) dskewfastcal  &lt;= wdat_i[6];</font>
                        MISSING_ELSE
162                     
163                     always @(posedge clk or negedge rst_n)
164        2/2              if (!rst_n)                            dskewcalen  &lt;= 1'b1;
165        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[5]) dskewcalen  &lt;= wdat_i[5];</font>
                        MISSING_ELSE
166                     
167                     always @(posedge clk or negedge rst_n)
168        2/2              if (!rst_n)                            dskewcalcnt  &lt;= 3'h2;
169        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[4]) dskewcalcnt  &lt;= wdat_i[4:2];</font>
                        MISSING_ELSE
170                     
171                     always @(posedge clk or negedge rst_n)
172        2/2              if (!rst_n)                            dskewcalbyp  &lt;= 1'b0;
173        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[1]) dskewcalbyp  &lt;= wdat_i[1];</font>
                        MISSING_ELSE
174                     
175                     always @(posedge clk or negedge rst_n)
176        2/2              if (!rst_n)                            dacen  &lt;= 1'b0;
177        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[0]) dacen  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
178                     
179                     //*****************************************************************************
180                     //              Register pll_config_1
181                     //              offset   
182                     //  Location    Attribute   Field Name
183                     //
184                     //  [31:22]     Rsvd         
185                     //  [21:16]     R/W         REFDIV
186                     //  [15:14]     Rsvd        
187                     //  [13]        R/W         FOUTVCOEN
188                     //  [12: 8]     R/W         FOUTVCOBYP
189                     //  [ 7: 4]     Rsvd        
190                     //  [ 3: 0]     R/W         FOUTEN
191                     //*****************************************************************************
192                     
193                     assign rg_pll_config_1 = {
194                                              10'h0,
195                                              refdiv,
196                                              2'h0,
197                                              foutvcoen,
198                                              foutvcobyp,
199                                              4'h0,
200                                              fouten
201                                              }; 
202                     
203                     always @(posedge clk or negedge rst_n)
204        2/2              if (!rst_n)                             refdiv  &lt;= 6'h1;
205        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[21]) refdiv  &lt;= wdat_i[21:16];</font>
                        MISSING_ELSE
206                     
207                     
208                     always @(posedge clk or negedge rst_n)
209        2/2              if (!rst_n)                             foutvcoen  &lt;= 1'h0;
210        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[13]) foutvcoen  &lt;= wdat_i[13];</font>
                        MISSING_ELSE
211                     
212                     always @(posedge clk or negedge rst_n)
213        2/2              if (!rst_n)                             foutvcobyp  &lt;= 5'h0;
214        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[12]) foutvcobyp  &lt;= wdat_i[12:8];</font>
                        MISSING_ELSE
215                     
216                     always @(posedge clk or negedge rst_n)
217        2/2              if (!rst_n)                            fouten  &lt;= 4'h3;
218        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[3]) fouten  &lt;= wdat_i[3:0];</font>
                        MISSING_ELSE
219                     
220                     //*****************************************************************************
221                     //              Register pll_config_2
222                     //              offset   
223                     //  Location    Attribute   Field Name
224                     //
225                     //  [31:24]     Rsvd        
226                     //  [23: 0]     R/W         FRAC
227                     //*****************************************************************************
228                     
229                     assign rg_pll_config_2 = {
230                                       8'h0,
231                                       frac
232                                       }; 
233                     
234                     always @(posedge clk or negedge rst_n)
235        2/2              if (!rst_n)                             frac  &lt;= 24'h0;
236        <font color = "red">1/2     ==>      else if (rg_pll_config_2_wreq &amp; wstr_b[23]) frac  &lt;= wdat_i[23:0];</font>
                        MISSING_ELSE
237                     
238                     
239                     //*****************************************************************************
240                     //              Register pll_config_3
241                     //              offset   
242                     //  Location    Attribute   Field Name
243                     //
244                     //  [31:28]     Rsvd         
245                     //  [27:16]     R/W         FBDIV
246                     //  [15:8]      Rsvd        
247                     //  [ 7: 4]     R/W         POSTDIV1
248                     //  [ 3: 0]     R/W         POSTDIV0
249                     //*****************************************************************************
250                     
251                     
252                     assign rg_pll_config_3 = {
253                                              4'h0,
254                                              fbdiv,
255                                              postdiv3,
256                                              postdiv2,
257                                              postdiv1,
258                                              postdiv0
259                                              }; 
260                     
261                     always @(posedge clk or negedge rst_n)
262        2/2              if (!rst_n)                             fbdiv  &lt;= 12'd80;
263        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[27]) fbdiv  &lt;= wdat_i[27:16];</font>
                        MISSING_ELSE
264                     
265                     always @(posedge clk or negedge rst_n)
266        2/2              if (!rst_n)                            postdiv3  &lt;= 4'h2;
267        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[15]) postdiv3  &lt;= wdat_i[15:12];</font>
                        MISSING_ELSE
268                     
269                     always @(posedge clk or negedge rst_n)
270        2/2              if (!rst_n)                            postdiv2  &lt;= 4'h2;
271        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[11]) postdiv2  &lt;= wdat_i[11:8];</font>
                        MISSING_ELSE
272                     
273                     always @(posedge clk or negedge rst_n)
274        2/2              if (!rst_n)                            postdiv1  &lt;= 4'h2;
275        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[7]) postdiv1  &lt;= wdat_i[7:4];</font>
                        MISSING_ELSE
276                     
277                     always @(posedge clk or negedge rst_n)
278        2/2              if (!rst_n)                            postdiv0  &lt;= 4'h3;
279        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[3]) postdiv0  &lt;= wdat_i[3:0];</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1032.html" >fpga_pll_regs</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 EXPRESSION 
 Number  Term
      1  rg_pll_config_0_rreq ? rg_pll_config_0 : (rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0)))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_status_rreq ? rg_pll_status : 32'b0)
                 ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1032.html" >fpga_pll_regs</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">374</td>
<td class="rt">72</td>
<td class="rt">19.25 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">187</td>
<td class="rt">38</td>
<td class="rt">20.32 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">187</td>
<td class="rt">34</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">374</td>
<td class="rt">72</td>
<td class="rt">19.25 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">187</td>
<td class="rt">38</td>
<td class="rt">20.32 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">187</td>
<td class="rt">34</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rack_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rerr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rreq_i[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wack_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>werr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wdat_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wstr_i[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pllen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dsmen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewfastcal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalcnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalbyp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dacen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>refdiv[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcoen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcobyp[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fouten[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frac[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcallock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1032.html" >fpga_pll_regs</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">67</td>
<td class="rt">43</td>
<td class="rt">64.18 </td>
</tr><tr class="s1">
<td>TERNARY</td>
<td class="rt">92</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">152</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">156</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">160</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">164</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">168</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">172</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">176</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">204</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">209</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">213</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">217</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">235</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">262</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">266</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">270</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">274</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92         assign rg_rdat_mux = (rg_pll_config_0_rreq)? rg_pll_config_0 :
                                                      <font color = "red">-1-</font>  
                                                      <font color = "red">==></font>  
93                              (rg_pll_config_1_rreq)? rg_pll_config_1 :
                                                      <font color = "red">-2-</font>  
                                                      <font color = "red">==></font>  
94                              (rg_pll_config_2_rreq)? rg_pll_config_2 :
                                                      <font color = "red">-3-</font>  
                                                      <font color = "red">==></font>  
95                              (rg_pll_config_3_rreq)? rg_pll_config_3 :
                                                      <font color = "red">-4-</font>  
                                                      <font color = "red">==></font>  
96                              (rg_pll_status_rreq)  ? rg_pll_status : 32'h0;
                                                      <font color = "red">-5-</font>  
                                                      <font color = "red">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100            if (!rst_n)       rg_rdat_mux_d <= 32'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
101            else if (|rreq_i) rg_rdat_mux_d <= rg_rdat_mux;  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106            if (!rst_n) rack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
107            else        rack_o <= |rreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111            if (!rst_n) wack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
112            else        wack_o <= |wreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148            if (!rst_n)                             dskewcalin  <= 12'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
149            else if (rg_pll_config_0_wreq & wstr_b[27]) dskewcalin  <= wdat_i[27:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
152            if (!rst_n)                            pllen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
153            else if (rg_pll_config_0_wreq & wstr_b[8]) pllen  <= wdat_i[8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156            if (!rst_n)                            dsmen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
157            else if (rg_pll_config_0_wreq & wstr_b[7]) dsmen  <= wdat_i[7];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
160            if (!rst_n)                            dskewfastcal  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
161            else if (rg_pll_config_0_wreq & wstr_b[6]) dskewfastcal  <= wdat_i[6];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
164            if (!rst_n)                            dskewcalen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
165            else if (rg_pll_config_0_wreq & wstr_b[5]) dskewcalen  <= wdat_i[5];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            if (!rst_n)                            dskewcalcnt  <= 3'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
169            else if (rg_pll_config_0_wreq & wstr_b[4]) dskewcalcnt  <= wdat_i[4:2];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
172            if (!rst_n)                            dskewcalbyp  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
173            else if (rg_pll_config_0_wreq & wstr_b[1]) dskewcalbyp  <= wdat_i[1];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            if (!rst_n)                            dacen  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
177            else if (rg_pll_config_0_wreq & wstr_b[0]) dacen  <= wdat_i[0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
204            if (!rst_n)                             refdiv  <= 6'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
205            else if (rg_pll_config_1_wreq & wstr_b[21]) refdiv  <= wdat_i[21:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
209            if (!rst_n)                             foutvcoen  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
210            else if (rg_pll_config_1_wreq & wstr_b[13]) foutvcoen  <= wdat_i[13];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
213            if (!rst_n)                             foutvcobyp  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
214            else if (rg_pll_config_1_wreq & wstr_b[12]) foutvcobyp  <= wdat_i[12:8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
217            if (!rst_n)                            fouten  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
218            else if (rg_pll_config_1_wreq & wstr_b[3]) fouten  <= wdat_i[3:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
235            if (!rst_n)                             frac  <= 24'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
236            else if (rg_pll_config_2_wreq & wstr_b[23]) frac  <= wdat_i[23:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
262            if (!rst_n)                             fbdiv  <= 12'd80;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
263            else if (rg_pll_config_3_wreq & wstr_b[27]) fbdiv  <= wdat_i[27:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
266            if (!rst_n)                            postdiv3  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
267            else if (rg_pll_config_3_wreq & wstr_b[15]) postdiv3  <= wdat_i[15:12];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270            if (!rst_n)                            postdiv2  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
271            else if (rg_pll_config_3_wreq & wstr_b[11]) postdiv2  <= wdat_i[11:8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
274            if (!rst_n)                            postdiv1  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
275            else if (rg_pll_config_3_wreq & wstr_b[7]) postdiv1  <= wdat_i[7:4];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
278            if (!rst_n)                            postdiv0  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
279            else if (rg_pll_config_3_wreq & wstr_b[3]) postdiv0  <= wdat_i[3:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_91193'>
<a name="inst_tag_91193_Line"></a>
<b>Line Coverage for Instance : <a href="mod1032.html#inst_tag_91193" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[0].fpga_pll_regs_u</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>82</td><td>63</td><td>76.83</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>148</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>152</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>156</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>160</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>164</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>168</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>172</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>176</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>204</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>209</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>213</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>217</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>235</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>262</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>266</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>270</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>274</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>278</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
99                      always @(posedge clk or negedge rst_n)
100        2/2              if (!rst_n)       rg_rdat_mux_d &lt;= 32'h0;
101        <font color = "red">1/2     ==>      else if (|rreq_i) rg_rdat_mux_d &lt;= rg_rdat_mux;  </font>
                        MISSING_ELSE
102                     
103                     assign rdat_o = rg_rdat_mux_d;
104                     
105                     always @ (posedge clk, negedge rst_n)
106        2/2              if (!rst_n) rack_o &lt;= 1'b0;
107        1/1              else        rack_o &lt;= |rreq_i;
108                     
109                     
110                     always @ (posedge clk, negedge rst_n)
111        2/2              if (!rst_n) wack_o &lt;= 1'b0;
112        1/1              else        wack_o &lt;= |wreq_i;
113                     
114                     assign rerr_o = 1'h0;
115                     assign werr_o = wreq_i[4]; //RO registers
116                     //*****************************************************************************
117                     //              Register pll_config_0
118                     //              offset   
119                     //  Location    Attribute   Field Name
120                     //
121                     //  [31:28]     Rsvd             
122                     //  [27:16]     R/W         DSKEWCALIN
123                     //  [15: 9]     Rsvd    
124                     //  [8]         R/W         PLLEN
125                     //  [7]         R/W         DSMEN
126                     //  [6]         R/W         DSKEWFASTCAL
127                     //  [5]         R/W         DSKEWCALEN
128                     //  [ 4: 2]     R/W         DSKEWCALCNT
129                     //  [1]         R/W         DSKEWCALBYP
130                     //  [0]         R/W         DACEN
131                     //*****************************************************************************
132                     
133                     
134                     assign rg_pll_config_0 = {
135                                              4'h0,
136                                              dskewcalin,
137                                              7'h0,
138                                              pllen,
139                                              dsmen,
140                                              dskewfastcal,
141                                              dskewcalen,
142                                              dskewcalcnt,
143                                              dskewcalbyp,
144                                              dacen
145                                              };      
146                     
147                     always @(posedge clk or negedge rst_n)
148        2/2              if (!rst_n)                             dskewcalin  &lt;= 12'h0;
149        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[27]) dskewcalin  &lt;= wdat_i[27:16];</font>
                        MISSING_ELSE
150                     
151                     always @(posedge clk or negedge rst_n)
152        2/2              if (!rst_n)                            pllen  &lt;= 1'b1;
153        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[8]) pllen  &lt;= wdat_i[8];</font>
                        MISSING_ELSE
154                     
155                     always @(posedge clk or negedge rst_n)
156        2/2              if (!rst_n)                            dsmen  &lt;= 1'b1;
157        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[7]) dsmen  &lt;= wdat_i[7];</font>
                        MISSING_ELSE
158                                 
159                     always @(posedge clk or negedge rst_n)
160        2/2              if (!rst_n)                            dskewfastcal  &lt;= 1'b0;
161        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[6]) dskewfastcal  &lt;= wdat_i[6];</font>
                        MISSING_ELSE
162                     
163                     always @(posedge clk or negedge rst_n)
164        2/2              if (!rst_n)                            dskewcalen  &lt;= 1'b1;
165        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[5]) dskewcalen  &lt;= wdat_i[5];</font>
                        MISSING_ELSE
166                     
167                     always @(posedge clk or negedge rst_n)
168        2/2              if (!rst_n)                            dskewcalcnt  &lt;= 3'h2;
169        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[4]) dskewcalcnt  &lt;= wdat_i[4:2];</font>
                        MISSING_ELSE
170                     
171                     always @(posedge clk or negedge rst_n)
172        2/2              if (!rst_n)                            dskewcalbyp  &lt;= 1'b0;
173        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[1]) dskewcalbyp  &lt;= wdat_i[1];</font>
                        MISSING_ELSE
174                     
175                     always @(posedge clk or negedge rst_n)
176        2/2              if (!rst_n)                            dacen  &lt;= 1'b0;
177        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[0]) dacen  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
178                     
179                     //*****************************************************************************
180                     //              Register pll_config_1
181                     //              offset   
182                     //  Location    Attribute   Field Name
183                     //
184                     //  [31:22]     Rsvd         
185                     //  [21:16]     R/W         REFDIV
186                     //  [15:14]     Rsvd        
187                     //  [13]        R/W         FOUTVCOEN
188                     //  [12: 8]     R/W         FOUTVCOBYP
189                     //  [ 7: 4]     Rsvd        
190                     //  [ 3: 0]     R/W         FOUTEN
191                     //*****************************************************************************
192                     
193                     assign rg_pll_config_1 = {
194                                              10'h0,
195                                              refdiv,
196                                              2'h0,
197                                              foutvcoen,
198                                              foutvcobyp,
199                                              4'h0,
200                                              fouten
201                                              }; 
202                     
203                     always @(posedge clk or negedge rst_n)
204        2/2              if (!rst_n)                             refdiv  &lt;= 6'h1;
205        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[21]) refdiv  &lt;= wdat_i[21:16];</font>
                        MISSING_ELSE
206                     
207                     
208                     always @(posedge clk or negedge rst_n)
209        2/2              if (!rst_n)                             foutvcoen  &lt;= 1'h0;
210        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[13]) foutvcoen  &lt;= wdat_i[13];</font>
                        MISSING_ELSE
211                     
212                     always @(posedge clk or negedge rst_n)
213        2/2              if (!rst_n)                             foutvcobyp  &lt;= 5'h0;
214        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[12]) foutvcobyp  &lt;= wdat_i[12:8];</font>
                        MISSING_ELSE
215                     
216                     always @(posedge clk or negedge rst_n)
217        2/2              if (!rst_n)                            fouten  &lt;= 4'h3;
218        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[3]) fouten  &lt;= wdat_i[3:0];</font>
                        MISSING_ELSE
219                     
220                     //*****************************************************************************
221                     //              Register pll_config_2
222                     //              offset   
223                     //  Location    Attribute   Field Name
224                     //
225                     //  [31:24]     Rsvd        
226                     //  [23: 0]     R/W         FRAC
227                     //*****************************************************************************
228                     
229                     assign rg_pll_config_2 = {
230                                       8'h0,
231                                       frac
232                                       }; 
233                     
234                     always @(posedge clk or negedge rst_n)
235        2/2              if (!rst_n)                             frac  &lt;= 24'h0;
236        <font color = "red">1/2     ==>      else if (rg_pll_config_2_wreq &amp; wstr_b[23]) frac  &lt;= wdat_i[23:0];</font>
                        MISSING_ELSE
237                     
238                     
239                     //*****************************************************************************
240                     //              Register pll_config_3
241                     //              offset   
242                     //  Location    Attribute   Field Name
243                     //
244                     //  [31:28]     Rsvd         
245                     //  [27:16]     R/W         FBDIV
246                     //  [15:8]      Rsvd        
247                     //  [ 7: 4]     R/W         POSTDIV1
248                     //  [ 3: 0]     R/W         POSTDIV0
249                     //*****************************************************************************
250                     
251                     
252                     assign rg_pll_config_3 = {
253                                              4'h0,
254                                              fbdiv,
255                                              postdiv3,
256                                              postdiv2,
257                                              postdiv1,
258                                              postdiv0
259                                              }; 
260                     
261                     always @(posedge clk or negedge rst_n)
262        2/2              if (!rst_n)                             fbdiv  &lt;= 12'd80;
263        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[27]) fbdiv  &lt;= wdat_i[27:16];</font>
                        MISSING_ELSE
264                     
265                     always @(posedge clk or negedge rst_n)
266        2/2              if (!rst_n)                            postdiv3  &lt;= 4'h2;
267        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[15]) postdiv3  &lt;= wdat_i[15:12];</font>
                        MISSING_ELSE
268                     
269                     always @(posedge clk or negedge rst_n)
270        2/2              if (!rst_n)                            postdiv2  &lt;= 4'h2;
271        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[11]) postdiv2  &lt;= wdat_i[11:8];</font>
                        MISSING_ELSE
272                     
273                     always @(posedge clk or negedge rst_n)
274        2/2              if (!rst_n)                            postdiv1  &lt;= 4'h2;
275        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[7]) postdiv1  &lt;= wdat_i[7:4];</font>
                        MISSING_ELSE
276                     
277                     always @(posedge clk or negedge rst_n)
278        2/2              if (!rst_n)                            postdiv0  &lt;= 4'h3;
279        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[3]) postdiv0  &lt;= wdat_i[3:0];</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_91193_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1032.html#inst_tag_91193" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[0].fpga_pll_regs_u</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 EXPRESSION 
 Number  Term
      1  rg_pll_config_0_rreq ? rg_pll_config_0 : (rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0)))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_status_rreq ? rg_pll_status : 32'b0)
                 ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_91193_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1032.html#inst_tag_91193" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[0].fpga_pll_regs_u</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">374</td>
<td class="rt">72</td>
<td class="rt">19.25 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">187</td>
<td class="rt">38</td>
<td class="rt">20.32 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">187</td>
<td class="rt">34</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">374</td>
<td class="rt">72</td>
<td class="rt">19.25 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">187</td>
<td class="rt">38</td>
<td class="rt">20.32 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">187</td>
<td class="rt">34</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rack_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rerr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rreq_i[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wack_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>werr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wdat_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wstr_i[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pllen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dsmen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewfastcal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalcnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalbyp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dacen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>refdiv[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcoen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcobyp[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fouten[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frac[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcallock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_91193_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1032.html#inst_tag_91193" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[0].fpga_pll_regs_u</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">67</td>
<td class="rt">43</td>
<td class="rt">64.18 </td>
</tr><tr class="s1">
<td>TERNARY</td>
<td class="rt">92</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">152</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">156</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">160</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">164</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">168</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">172</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">176</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">204</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">209</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">213</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">217</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">235</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">262</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">266</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">270</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">274</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92         assign rg_rdat_mux = (rg_pll_config_0_rreq)? rg_pll_config_0 :
                                                      <font color = "red">-1-</font>  
                                                      <font color = "red">==></font>  
93                              (rg_pll_config_1_rreq)? rg_pll_config_1 :
                                                      <font color = "red">-2-</font>  
                                                      <font color = "red">==></font>  
94                              (rg_pll_config_2_rreq)? rg_pll_config_2 :
                                                      <font color = "red">-3-</font>  
                                                      <font color = "red">==></font>  
95                              (rg_pll_config_3_rreq)? rg_pll_config_3 :
                                                      <font color = "red">-4-</font>  
                                                      <font color = "red">==></font>  
96                              (rg_pll_status_rreq)  ? rg_pll_status : 32'h0;
                                                      <font color = "red">-5-</font>  
                                                      <font color = "red">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100            if (!rst_n)       rg_rdat_mux_d <= 32'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
101            else if (|rreq_i) rg_rdat_mux_d <= rg_rdat_mux;  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106            if (!rst_n) rack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
107            else        rack_o <= |rreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111            if (!rst_n) wack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
112            else        wack_o <= |wreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148            if (!rst_n)                             dskewcalin  <= 12'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
149            else if (rg_pll_config_0_wreq & wstr_b[27]) dskewcalin  <= wdat_i[27:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
152            if (!rst_n)                            pllen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
153            else if (rg_pll_config_0_wreq & wstr_b[8]) pllen  <= wdat_i[8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156            if (!rst_n)                            dsmen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
157            else if (rg_pll_config_0_wreq & wstr_b[7]) dsmen  <= wdat_i[7];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
160            if (!rst_n)                            dskewfastcal  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
161            else if (rg_pll_config_0_wreq & wstr_b[6]) dskewfastcal  <= wdat_i[6];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
164            if (!rst_n)                            dskewcalen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
165            else if (rg_pll_config_0_wreq & wstr_b[5]) dskewcalen  <= wdat_i[5];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            if (!rst_n)                            dskewcalcnt  <= 3'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
169            else if (rg_pll_config_0_wreq & wstr_b[4]) dskewcalcnt  <= wdat_i[4:2];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
172            if (!rst_n)                            dskewcalbyp  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
173            else if (rg_pll_config_0_wreq & wstr_b[1]) dskewcalbyp  <= wdat_i[1];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            if (!rst_n)                            dacen  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
177            else if (rg_pll_config_0_wreq & wstr_b[0]) dacen  <= wdat_i[0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
204            if (!rst_n)                             refdiv  <= 6'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
205            else if (rg_pll_config_1_wreq & wstr_b[21]) refdiv  <= wdat_i[21:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
209            if (!rst_n)                             foutvcoen  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
210            else if (rg_pll_config_1_wreq & wstr_b[13]) foutvcoen  <= wdat_i[13];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
213            if (!rst_n)                             foutvcobyp  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
214            else if (rg_pll_config_1_wreq & wstr_b[12]) foutvcobyp  <= wdat_i[12:8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
217            if (!rst_n)                            fouten  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
218            else if (rg_pll_config_1_wreq & wstr_b[3]) fouten  <= wdat_i[3:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
235            if (!rst_n)                             frac  <= 24'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
236            else if (rg_pll_config_2_wreq & wstr_b[23]) frac  <= wdat_i[23:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
262            if (!rst_n)                             fbdiv  <= 12'd80;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
263            else if (rg_pll_config_3_wreq & wstr_b[27]) fbdiv  <= wdat_i[27:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
266            if (!rst_n)                            postdiv3  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
267            else if (rg_pll_config_3_wreq & wstr_b[15]) postdiv3  <= wdat_i[15:12];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270            if (!rst_n)                            postdiv2  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
271            else if (rg_pll_config_3_wreq & wstr_b[11]) postdiv2  <= wdat_i[11:8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
274            if (!rst_n)                            postdiv1  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
275            else if (rg_pll_config_3_wreq & wstr_b[7]) postdiv1  <= wdat_i[7:4];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
278            if (!rst_n)                            postdiv0  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
279            else if (rg_pll_config_3_wreq & wstr_b[3]) postdiv0  <= wdat_i[3:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_91194'>
<a name="inst_tag_91194_Line"></a>
<b>Line Coverage for Instance : <a href="mod1032.html#inst_tag_91194" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[1].fpga_pll_regs_u</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>82</td><td>63</td><td>76.83</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>148</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>152</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>156</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>160</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>164</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>168</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>172</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>176</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>204</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>209</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>213</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>217</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>235</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>262</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>266</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>270</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>274</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>278</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
99                      always @(posedge clk or negedge rst_n)
100        2/2              if (!rst_n)       rg_rdat_mux_d &lt;= 32'h0;
101        <font color = "red">1/2     ==>      else if (|rreq_i) rg_rdat_mux_d &lt;= rg_rdat_mux;  </font>
                        MISSING_ELSE
102                     
103                     assign rdat_o = rg_rdat_mux_d;
104                     
105                     always @ (posedge clk, negedge rst_n)
106        2/2              if (!rst_n) rack_o &lt;= 1'b0;
107        1/1              else        rack_o &lt;= |rreq_i;
108                     
109                     
110                     always @ (posedge clk, negedge rst_n)
111        2/2              if (!rst_n) wack_o &lt;= 1'b0;
112        1/1              else        wack_o &lt;= |wreq_i;
113                     
114                     assign rerr_o = 1'h0;
115                     assign werr_o = wreq_i[4]; //RO registers
116                     //*****************************************************************************
117                     //              Register pll_config_0
118                     //              offset   
119                     //  Location    Attribute   Field Name
120                     //
121                     //  [31:28]     Rsvd             
122                     //  [27:16]     R/W         DSKEWCALIN
123                     //  [15: 9]     Rsvd    
124                     //  [8]         R/W         PLLEN
125                     //  [7]         R/W         DSMEN
126                     //  [6]         R/W         DSKEWFASTCAL
127                     //  [5]         R/W         DSKEWCALEN
128                     //  [ 4: 2]     R/W         DSKEWCALCNT
129                     //  [1]         R/W         DSKEWCALBYP
130                     //  [0]         R/W         DACEN
131                     //*****************************************************************************
132                     
133                     
134                     assign rg_pll_config_0 = {
135                                              4'h0,
136                                              dskewcalin,
137                                              7'h0,
138                                              pllen,
139                                              dsmen,
140                                              dskewfastcal,
141                                              dskewcalen,
142                                              dskewcalcnt,
143                                              dskewcalbyp,
144                                              dacen
145                                              };      
146                     
147                     always @(posedge clk or negedge rst_n)
148        2/2              if (!rst_n)                             dskewcalin  &lt;= 12'h0;
149        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[27]) dskewcalin  &lt;= wdat_i[27:16];</font>
                        MISSING_ELSE
150                     
151                     always @(posedge clk or negedge rst_n)
152        2/2              if (!rst_n)                            pllen  &lt;= 1'b1;
153        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[8]) pllen  &lt;= wdat_i[8];</font>
                        MISSING_ELSE
154                     
155                     always @(posedge clk or negedge rst_n)
156        2/2              if (!rst_n)                            dsmen  &lt;= 1'b1;
157        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[7]) dsmen  &lt;= wdat_i[7];</font>
                        MISSING_ELSE
158                                 
159                     always @(posedge clk or negedge rst_n)
160        2/2              if (!rst_n)                            dskewfastcal  &lt;= 1'b0;
161        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[6]) dskewfastcal  &lt;= wdat_i[6];</font>
                        MISSING_ELSE
162                     
163                     always @(posedge clk or negedge rst_n)
164        2/2              if (!rst_n)                            dskewcalen  &lt;= 1'b1;
165        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[5]) dskewcalen  &lt;= wdat_i[5];</font>
                        MISSING_ELSE
166                     
167                     always @(posedge clk or negedge rst_n)
168        2/2              if (!rst_n)                            dskewcalcnt  &lt;= 3'h2;
169        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[4]) dskewcalcnt  &lt;= wdat_i[4:2];</font>
                        MISSING_ELSE
170                     
171                     always @(posedge clk or negedge rst_n)
172        2/2              if (!rst_n)                            dskewcalbyp  &lt;= 1'b0;
173        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[1]) dskewcalbyp  &lt;= wdat_i[1];</font>
                        MISSING_ELSE
174                     
175                     always @(posedge clk or negedge rst_n)
176        2/2              if (!rst_n)                            dacen  &lt;= 1'b0;
177        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[0]) dacen  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
178                     
179                     //*****************************************************************************
180                     //              Register pll_config_1
181                     //              offset   
182                     //  Location    Attribute   Field Name
183                     //
184                     //  [31:22]     Rsvd         
185                     //  [21:16]     R/W         REFDIV
186                     //  [15:14]     Rsvd        
187                     //  [13]        R/W         FOUTVCOEN
188                     //  [12: 8]     R/W         FOUTVCOBYP
189                     //  [ 7: 4]     Rsvd        
190                     //  [ 3: 0]     R/W         FOUTEN
191                     //*****************************************************************************
192                     
193                     assign rg_pll_config_1 = {
194                                              10'h0,
195                                              refdiv,
196                                              2'h0,
197                                              foutvcoen,
198                                              foutvcobyp,
199                                              4'h0,
200                                              fouten
201                                              }; 
202                     
203                     always @(posedge clk or negedge rst_n)
204        2/2              if (!rst_n)                             refdiv  &lt;= 6'h1;
205        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[21]) refdiv  &lt;= wdat_i[21:16];</font>
                        MISSING_ELSE
206                     
207                     
208                     always @(posedge clk or negedge rst_n)
209        2/2              if (!rst_n)                             foutvcoen  &lt;= 1'h0;
210        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[13]) foutvcoen  &lt;= wdat_i[13];</font>
                        MISSING_ELSE
211                     
212                     always @(posedge clk or negedge rst_n)
213        2/2              if (!rst_n)                             foutvcobyp  &lt;= 5'h0;
214        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[12]) foutvcobyp  &lt;= wdat_i[12:8];</font>
                        MISSING_ELSE
215                     
216                     always @(posedge clk or negedge rst_n)
217        2/2              if (!rst_n)                            fouten  &lt;= 4'h3;
218        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[3]) fouten  &lt;= wdat_i[3:0];</font>
                        MISSING_ELSE
219                     
220                     //*****************************************************************************
221                     //              Register pll_config_2
222                     //              offset   
223                     //  Location    Attribute   Field Name
224                     //
225                     //  [31:24]     Rsvd        
226                     //  [23: 0]     R/W         FRAC
227                     //*****************************************************************************
228                     
229                     assign rg_pll_config_2 = {
230                                       8'h0,
231                                       frac
232                                       }; 
233                     
234                     always @(posedge clk or negedge rst_n)
235        2/2              if (!rst_n)                             frac  &lt;= 24'h0;
236        <font color = "red">1/2     ==>      else if (rg_pll_config_2_wreq &amp; wstr_b[23]) frac  &lt;= wdat_i[23:0];</font>
                        MISSING_ELSE
237                     
238                     
239                     //*****************************************************************************
240                     //              Register pll_config_3
241                     //              offset   
242                     //  Location    Attribute   Field Name
243                     //
244                     //  [31:28]     Rsvd         
245                     //  [27:16]     R/W         FBDIV
246                     //  [15:8]      Rsvd        
247                     //  [ 7: 4]     R/W         POSTDIV1
248                     //  [ 3: 0]     R/W         POSTDIV0
249                     //*****************************************************************************
250                     
251                     
252                     assign rg_pll_config_3 = {
253                                              4'h0,
254                                              fbdiv,
255                                              postdiv3,
256                                              postdiv2,
257                                              postdiv1,
258                                              postdiv0
259                                              }; 
260                     
261                     always @(posedge clk or negedge rst_n)
262        2/2              if (!rst_n)                             fbdiv  &lt;= 12'd80;
263        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[27]) fbdiv  &lt;= wdat_i[27:16];</font>
                        MISSING_ELSE
264                     
265                     always @(posedge clk or negedge rst_n)
266        2/2              if (!rst_n)                            postdiv3  &lt;= 4'h2;
267        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[15]) postdiv3  &lt;= wdat_i[15:12];</font>
                        MISSING_ELSE
268                     
269                     always @(posedge clk or negedge rst_n)
270        2/2              if (!rst_n)                            postdiv2  &lt;= 4'h2;
271        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[11]) postdiv2  &lt;= wdat_i[11:8];</font>
                        MISSING_ELSE
272                     
273                     always @(posedge clk or negedge rst_n)
274        2/2              if (!rst_n)                            postdiv1  &lt;= 4'h2;
275        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[7]) postdiv1  &lt;= wdat_i[7:4];</font>
                        MISSING_ELSE
276                     
277                     always @(posedge clk or negedge rst_n)
278        2/2              if (!rst_n)                            postdiv0  &lt;= 4'h3;
279        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[3]) postdiv0  &lt;= wdat_i[3:0];</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_91194_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1032.html#inst_tag_91194" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[1].fpga_pll_regs_u</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 EXPRESSION 
 Number  Term
      1  rg_pll_config_0_rreq ? rg_pll_config_0 : (rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0)))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_status_rreq ? rg_pll_status : 32'b0)
                 ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_91194_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1032.html#inst_tag_91194" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[1].fpga_pll_regs_u</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">374</td>
<td class="rt">72</td>
<td class="rt">19.25 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">187</td>
<td class="rt">38</td>
<td class="rt">20.32 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">187</td>
<td class="rt">34</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">374</td>
<td class="rt">72</td>
<td class="rt">19.25 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">187</td>
<td class="rt">38</td>
<td class="rt">20.32 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">187</td>
<td class="rt">34</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rack_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rerr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rreq_i[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wack_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>werr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wdat_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wstr_i[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pllen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dsmen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewfastcal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalcnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalbyp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dacen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>refdiv[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcoen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcobyp[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fouten[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frac[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcallock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_91194_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1032.html#inst_tag_91194" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[1].fpga_pll_regs_u</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">67</td>
<td class="rt">43</td>
<td class="rt">64.18 </td>
</tr><tr class="s1">
<td>TERNARY</td>
<td class="rt">92</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">152</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">156</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">160</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">164</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">168</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">172</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">176</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">204</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">209</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">213</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">217</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">235</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">262</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">266</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">270</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">274</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92         assign rg_rdat_mux = (rg_pll_config_0_rreq)? rg_pll_config_0 :
                                                      <font color = "red">-1-</font>  
                                                      <font color = "red">==></font>  
93                              (rg_pll_config_1_rreq)? rg_pll_config_1 :
                                                      <font color = "red">-2-</font>  
                                                      <font color = "red">==></font>  
94                              (rg_pll_config_2_rreq)? rg_pll_config_2 :
                                                      <font color = "red">-3-</font>  
                                                      <font color = "red">==></font>  
95                              (rg_pll_config_3_rreq)? rg_pll_config_3 :
                                                      <font color = "red">-4-</font>  
                                                      <font color = "red">==></font>  
96                              (rg_pll_status_rreq)  ? rg_pll_status : 32'h0;
                                                      <font color = "red">-5-</font>  
                                                      <font color = "red">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100            if (!rst_n)       rg_rdat_mux_d <= 32'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
101            else if (|rreq_i) rg_rdat_mux_d <= rg_rdat_mux;  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106            if (!rst_n) rack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
107            else        rack_o <= |rreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111            if (!rst_n) wack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
112            else        wack_o <= |wreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148            if (!rst_n)                             dskewcalin  <= 12'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
149            else if (rg_pll_config_0_wreq & wstr_b[27]) dskewcalin  <= wdat_i[27:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
152            if (!rst_n)                            pllen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
153            else if (rg_pll_config_0_wreq & wstr_b[8]) pllen  <= wdat_i[8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156            if (!rst_n)                            dsmen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
157            else if (rg_pll_config_0_wreq & wstr_b[7]) dsmen  <= wdat_i[7];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
160            if (!rst_n)                            dskewfastcal  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
161            else if (rg_pll_config_0_wreq & wstr_b[6]) dskewfastcal  <= wdat_i[6];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
164            if (!rst_n)                            dskewcalen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
165            else if (rg_pll_config_0_wreq & wstr_b[5]) dskewcalen  <= wdat_i[5];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            if (!rst_n)                            dskewcalcnt  <= 3'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
169            else if (rg_pll_config_0_wreq & wstr_b[4]) dskewcalcnt  <= wdat_i[4:2];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
172            if (!rst_n)                            dskewcalbyp  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
173            else if (rg_pll_config_0_wreq & wstr_b[1]) dskewcalbyp  <= wdat_i[1];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            if (!rst_n)                            dacen  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
177            else if (rg_pll_config_0_wreq & wstr_b[0]) dacen  <= wdat_i[0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
204            if (!rst_n)                             refdiv  <= 6'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
205            else if (rg_pll_config_1_wreq & wstr_b[21]) refdiv  <= wdat_i[21:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
209            if (!rst_n)                             foutvcoen  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
210            else if (rg_pll_config_1_wreq & wstr_b[13]) foutvcoen  <= wdat_i[13];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
213            if (!rst_n)                             foutvcobyp  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
214            else if (rg_pll_config_1_wreq & wstr_b[12]) foutvcobyp  <= wdat_i[12:8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
217            if (!rst_n)                            fouten  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
218            else if (rg_pll_config_1_wreq & wstr_b[3]) fouten  <= wdat_i[3:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
235            if (!rst_n)                             frac  <= 24'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
236            else if (rg_pll_config_2_wreq & wstr_b[23]) frac  <= wdat_i[23:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
262            if (!rst_n)                             fbdiv  <= 12'd80;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
263            else if (rg_pll_config_3_wreq & wstr_b[27]) fbdiv  <= wdat_i[27:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
266            if (!rst_n)                            postdiv3  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
267            else if (rg_pll_config_3_wreq & wstr_b[15]) postdiv3  <= wdat_i[15:12];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270            if (!rst_n)                            postdiv2  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
271            else if (rg_pll_config_3_wreq & wstr_b[11]) postdiv2  <= wdat_i[11:8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
274            if (!rst_n)                            postdiv1  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
275            else if (rg_pll_config_3_wreq & wstr_b[7]) postdiv1  <= wdat_i[7:4];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
278            if (!rst_n)                            postdiv0  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
279            else if (rg_pll_config_3_wreq & wstr_b[3]) postdiv0  <= wdat_i[3:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_91195'>
<a name="inst_tag_91195_Line"></a>
<b>Line Coverage for Instance : <a href="mod1032.html#inst_tag_91195" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[2].fpga_pll_regs_u</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>82</td><td>63</td><td>76.83</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>148</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>152</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>156</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>160</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>164</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>168</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>172</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>176</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>204</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>209</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>213</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>217</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>235</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>262</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>266</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>270</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>274</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>278</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
99                      always @(posedge clk or negedge rst_n)
100        2/2              if (!rst_n)       rg_rdat_mux_d &lt;= 32'h0;
101        <font color = "red">1/2     ==>      else if (|rreq_i) rg_rdat_mux_d &lt;= rg_rdat_mux;  </font>
                        MISSING_ELSE
102                     
103                     assign rdat_o = rg_rdat_mux_d;
104                     
105                     always @ (posedge clk, negedge rst_n)
106        2/2              if (!rst_n) rack_o &lt;= 1'b0;
107        1/1              else        rack_o &lt;= |rreq_i;
108                     
109                     
110                     always @ (posedge clk, negedge rst_n)
111        2/2              if (!rst_n) wack_o &lt;= 1'b0;
112        1/1              else        wack_o &lt;= |wreq_i;
113                     
114                     assign rerr_o = 1'h0;
115                     assign werr_o = wreq_i[4]; //RO registers
116                     //*****************************************************************************
117                     //              Register pll_config_0
118                     //              offset   
119                     //  Location    Attribute   Field Name
120                     //
121                     //  [31:28]     Rsvd             
122                     //  [27:16]     R/W         DSKEWCALIN
123                     //  [15: 9]     Rsvd    
124                     //  [8]         R/W         PLLEN
125                     //  [7]         R/W         DSMEN
126                     //  [6]         R/W         DSKEWFASTCAL
127                     //  [5]         R/W         DSKEWCALEN
128                     //  [ 4: 2]     R/W         DSKEWCALCNT
129                     //  [1]         R/W         DSKEWCALBYP
130                     //  [0]         R/W         DACEN
131                     //*****************************************************************************
132                     
133                     
134                     assign rg_pll_config_0 = {
135                                              4'h0,
136                                              dskewcalin,
137                                              7'h0,
138                                              pllen,
139                                              dsmen,
140                                              dskewfastcal,
141                                              dskewcalen,
142                                              dskewcalcnt,
143                                              dskewcalbyp,
144                                              dacen
145                                              };      
146                     
147                     always @(posedge clk or negedge rst_n)
148        2/2              if (!rst_n)                             dskewcalin  &lt;= 12'h0;
149        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[27]) dskewcalin  &lt;= wdat_i[27:16];</font>
                        MISSING_ELSE
150                     
151                     always @(posedge clk or negedge rst_n)
152        2/2              if (!rst_n)                            pllen  &lt;= 1'b1;
153        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[8]) pllen  &lt;= wdat_i[8];</font>
                        MISSING_ELSE
154                     
155                     always @(posedge clk or negedge rst_n)
156        2/2              if (!rst_n)                            dsmen  &lt;= 1'b1;
157        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[7]) dsmen  &lt;= wdat_i[7];</font>
                        MISSING_ELSE
158                                 
159                     always @(posedge clk or negedge rst_n)
160        2/2              if (!rst_n)                            dskewfastcal  &lt;= 1'b0;
161        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[6]) dskewfastcal  &lt;= wdat_i[6];</font>
                        MISSING_ELSE
162                     
163                     always @(posedge clk or negedge rst_n)
164        2/2              if (!rst_n)                            dskewcalen  &lt;= 1'b1;
165        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[5]) dskewcalen  &lt;= wdat_i[5];</font>
                        MISSING_ELSE
166                     
167                     always @(posedge clk or negedge rst_n)
168        2/2              if (!rst_n)                            dskewcalcnt  &lt;= 3'h2;
169        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[4]) dskewcalcnt  &lt;= wdat_i[4:2];</font>
                        MISSING_ELSE
170                     
171                     always @(posedge clk or negedge rst_n)
172        2/2              if (!rst_n)                            dskewcalbyp  &lt;= 1'b0;
173        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[1]) dskewcalbyp  &lt;= wdat_i[1];</font>
                        MISSING_ELSE
174                     
175                     always @(posedge clk or negedge rst_n)
176        2/2              if (!rst_n)                            dacen  &lt;= 1'b0;
177        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[0]) dacen  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
178                     
179                     //*****************************************************************************
180                     //              Register pll_config_1
181                     //              offset   
182                     //  Location    Attribute   Field Name
183                     //
184                     //  [31:22]     Rsvd         
185                     //  [21:16]     R/W         REFDIV
186                     //  [15:14]     Rsvd        
187                     //  [13]        R/W         FOUTVCOEN
188                     //  [12: 8]     R/W         FOUTVCOBYP
189                     //  [ 7: 4]     Rsvd        
190                     //  [ 3: 0]     R/W         FOUTEN
191                     //*****************************************************************************
192                     
193                     assign rg_pll_config_1 = {
194                                              10'h0,
195                                              refdiv,
196                                              2'h0,
197                                              foutvcoen,
198                                              foutvcobyp,
199                                              4'h0,
200                                              fouten
201                                              }; 
202                     
203                     always @(posedge clk or negedge rst_n)
204        2/2              if (!rst_n)                             refdiv  &lt;= 6'h1;
205        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[21]) refdiv  &lt;= wdat_i[21:16];</font>
                        MISSING_ELSE
206                     
207                     
208                     always @(posedge clk or negedge rst_n)
209        2/2              if (!rst_n)                             foutvcoen  &lt;= 1'h0;
210        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[13]) foutvcoen  &lt;= wdat_i[13];</font>
                        MISSING_ELSE
211                     
212                     always @(posedge clk or negedge rst_n)
213        2/2              if (!rst_n)                             foutvcobyp  &lt;= 5'h0;
214        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[12]) foutvcobyp  &lt;= wdat_i[12:8];</font>
                        MISSING_ELSE
215                     
216                     always @(posedge clk or negedge rst_n)
217        2/2              if (!rst_n)                            fouten  &lt;= 4'h3;
218        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[3]) fouten  &lt;= wdat_i[3:0];</font>
                        MISSING_ELSE
219                     
220                     //*****************************************************************************
221                     //              Register pll_config_2
222                     //              offset   
223                     //  Location    Attribute   Field Name
224                     //
225                     //  [31:24]     Rsvd        
226                     //  [23: 0]     R/W         FRAC
227                     //*****************************************************************************
228                     
229                     assign rg_pll_config_2 = {
230                                       8'h0,
231                                       frac
232                                       }; 
233                     
234                     always @(posedge clk or negedge rst_n)
235        2/2              if (!rst_n)                             frac  &lt;= 24'h0;
236        <font color = "red">1/2     ==>      else if (rg_pll_config_2_wreq &amp; wstr_b[23]) frac  &lt;= wdat_i[23:0];</font>
                        MISSING_ELSE
237                     
238                     
239                     //*****************************************************************************
240                     //              Register pll_config_3
241                     //              offset   
242                     //  Location    Attribute   Field Name
243                     //
244                     //  [31:28]     Rsvd         
245                     //  [27:16]     R/W         FBDIV
246                     //  [15:8]      Rsvd        
247                     //  [ 7: 4]     R/W         POSTDIV1
248                     //  [ 3: 0]     R/W         POSTDIV0
249                     //*****************************************************************************
250                     
251                     
252                     assign rg_pll_config_3 = {
253                                              4'h0,
254                                              fbdiv,
255                                              postdiv3,
256                                              postdiv2,
257                                              postdiv1,
258                                              postdiv0
259                                              }; 
260                     
261                     always @(posedge clk or negedge rst_n)
262        2/2              if (!rst_n)                             fbdiv  &lt;= 12'd80;
263        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[27]) fbdiv  &lt;= wdat_i[27:16];</font>
                        MISSING_ELSE
264                     
265                     always @(posedge clk or negedge rst_n)
266        2/2              if (!rst_n)                            postdiv3  &lt;= 4'h2;
267        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[15]) postdiv3  &lt;= wdat_i[15:12];</font>
                        MISSING_ELSE
268                     
269                     always @(posedge clk or negedge rst_n)
270        2/2              if (!rst_n)                            postdiv2  &lt;= 4'h2;
271        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[11]) postdiv2  &lt;= wdat_i[11:8];</font>
                        MISSING_ELSE
272                     
273                     always @(posedge clk or negedge rst_n)
274        2/2              if (!rst_n)                            postdiv1  &lt;= 4'h2;
275        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[7]) postdiv1  &lt;= wdat_i[7:4];</font>
                        MISSING_ELSE
276                     
277                     always @(posedge clk or negedge rst_n)
278        2/2              if (!rst_n)                            postdiv0  &lt;= 4'h3;
279        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[3]) postdiv0  &lt;= wdat_i[3:0];</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_91195_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1032.html#inst_tag_91195" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[2].fpga_pll_regs_u</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 EXPRESSION 
 Number  Term
      1  rg_pll_config_0_rreq ? rg_pll_config_0 : (rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0)))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_status_rreq ? rg_pll_status : 32'b0)
                 ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_91195_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1032.html#inst_tag_91195" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[2].fpga_pll_regs_u</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">374</td>
<td class="rt">72</td>
<td class="rt">19.25 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">187</td>
<td class="rt">38</td>
<td class="rt">20.32 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">187</td>
<td class="rt">34</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">374</td>
<td class="rt">72</td>
<td class="rt">19.25 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">187</td>
<td class="rt">38</td>
<td class="rt">20.32 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">187</td>
<td class="rt">34</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rack_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rerr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rreq_i[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wack_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>werr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wdat_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wstr_i[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pllen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dsmen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewfastcal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalcnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalbyp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dacen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>refdiv[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcoen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcobyp[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fouten[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frac[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcallock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_91195_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1032.html#inst_tag_91195" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[2].fpga_pll_regs_u</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">67</td>
<td class="rt">43</td>
<td class="rt">64.18 </td>
</tr><tr class="s1">
<td>TERNARY</td>
<td class="rt">92</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">152</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">156</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">160</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">164</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">168</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">172</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">176</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">204</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">209</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">213</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">217</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">235</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">262</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">266</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">270</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">274</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92         assign rg_rdat_mux = (rg_pll_config_0_rreq)? rg_pll_config_0 :
                                                      <font color = "red">-1-</font>  
                                                      <font color = "red">==></font>  
93                              (rg_pll_config_1_rreq)? rg_pll_config_1 :
                                                      <font color = "red">-2-</font>  
                                                      <font color = "red">==></font>  
94                              (rg_pll_config_2_rreq)? rg_pll_config_2 :
                                                      <font color = "red">-3-</font>  
                                                      <font color = "red">==></font>  
95                              (rg_pll_config_3_rreq)? rg_pll_config_3 :
                                                      <font color = "red">-4-</font>  
                                                      <font color = "red">==></font>  
96                              (rg_pll_status_rreq)  ? rg_pll_status : 32'h0;
                                                      <font color = "red">-5-</font>  
                                                      <font color = "red">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100            if (!rst_n)       rg_rdat_mux_d <= 32'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
101            else if (|rreq_i) rg_rdat_mux_d <= rg_rdat_mux;  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106            if (!rst_n) rack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
107            else        rack_o <= |rreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111            if (!rst_n) wack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
112            else        wack_o <= |wreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148            if (!rst_n)                             dskewcalin  <= 12'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
149            else if (rg_pll_config_0_wreq & wstr_b[27]) dskewcalin  <= wdat_i[27:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
152            if (!rst_n)                            pllen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
153            else if (rg_pll_config_0_wreq & wstr_b[8]) pllen  <= wdat_i[8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156            if (!rst_n)                            dsmen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
157            else if (rg_pll_config_0_wreq & wstr_b[7]) dsmen  <= wdat_i[7];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
160            if (!rst_n)                            dskewfastcal  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
161            else if (rg_pll_config_0_wreq & wstr_b[6]) dskewfastcal  <= wdat_i[6];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
164            if (!rst_n)                            dskewcalen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
165            else if (rg_pll_config_0_wreq & wstr_b[5]) dskewcalen  <= wdat_i[5];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            if (!rst_n)                            dskewcalcnt  <= 3'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
169            else if (rg_pll_config_0_wreq & wstr_b[4]) dskewcalcnt  <= wdat_i[4:2];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
172            if (!rst_n)                            dskewcalbyp  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
173            else if (rg_pll_config_0_wreq & wstr_b[1]) dskewcalbyp  <= wdat_i[1];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            if (!rst_n)                            dacen  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
177            else if (rg_pll_config_0_wreq & wstr_b[0]) dacen  <= wdat_i[0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
204            if (!rst_n)                             refdiv  <= 6'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
205            else if (rg_pll_config_1_wreq & wstr_b[21]) refdiv  <= wdat_i[21:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
209            if (!rst_n)                             foutvcoen  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
210            else if (rg_pll_config_1_wreq & wstr_b[13]) foutvcoen  <= wdat_i[13];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
213            if (!rst_n)                             foutvcobyp  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
214            else if (rg_pll_config_1_wreq & wstr_b[12]) foutvcobyp  <= wdat_i[12:8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
217            if (!rst_n)                            fouten  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
218            else if (rg_pll_config_1_wreq & wstr_b[3]) fouten  <= wdat_i[3:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
235            if (!rst_n)                             frac  <= 24'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
236            else if (rg_pll_config_2_wreq & wstr_b[23]) frac  <= wdat_i[23:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
262            if (!rst_n)                             fbdiv  <= 12'd80;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
263            else if (rg_pll_config_3_wreq & wstr_b[27]) fbdiv  <= wdat_i[27:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
266            if (!rst_n)                            postdiv3  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
267            else if (rg_pll_config_3_wreq & wstr_b[15]) postdiv3  <= wdat_i[15:12];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270            if (!rst_n)                            postdiv2  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
271            else if (rg_pll_config_3_wreq & wstr_b[11]) postdiv2  <= wdat_i[11:8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
274            if (!rst_n)                            postdiv1  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
275            else if (rg_pll_config_3_wreq & wstr_b[7]) postdiv1  <= wdat_i[7:4];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
278            if (!rst_n)                            postdiv0  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
279            else if (rg_pll_config_3_wreq & wstr_b[3]) postdiv0  <= wdat_i[3:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_91196'>
<a name="inst_tag_91196_Line"></a>
<b>Line Coverage for Instance : <a href="mod1032.html#inst_tag_91196" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[3].fpga_pll_regs_u</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>82</td><td>63</td><td>76.83</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>148</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>152</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>156</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>160</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>164</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>168</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>172</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>176</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>204</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>209</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>213</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>217</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>235</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>262</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>266</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>270</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>274</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>278</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
99                      always @(posedge clk or negedge rst_n)
100        2/2              if (!rst_n)       rg_rdat_mux_d &lt;= 32'h0;
101        <font color = "red">1/2     ==>      else if (|rreq_i) rg_rdat_mux_d &lt;= rg_rdat_mux;  </font>
                        MISSING_ELSE
102                     
103                     assign rdat_o = rg_rdat_mux_d;
104                     
105                     always @ (posedge clk, negedge rst_n)
106        2/2              if (!rst_n) rack_o &lt;= 1'b0;
107        1/1              else        rack_o &lt;= |rreq_i;
108                     
109                     
110                     always @ (posedge clk, negedge rst_n)
111        2/2              if (!rst_n) wack_o &lt;= 1'b0;
112        1/1              else        wack_o &lt;= |wreq_i;
113                     
114                     assign rerr_o = 1'h0;
115                     assign werr_o = wreq_i[4]; //RO registers
116                     //*****************************************************************************
117                     //              Register pll_config_0
118                     //              offset   
119                     //  Location    Attribute   Field Name
120                     //
121                     //  [31:28]     Rsvd             
122                     //  [27:16]     R/W         DSKEWCALIN
123                     //  [15: 9]     Rsvd    
124                     //  [8]         R/W         PLLEN
125                     //  [7]         R/W         DSMEN
126                     //  [6]         R/W         DSKEWFASTCAL
127                     //  [5]         R/W         DSKEWCALEN
128                     //  [ 4: 2]     R/W         DSKEWCALCNT
129                     //  [1]         R/W         DSKEWCALBYP
130                     //  [0]         R/W         DACEN
131                     //*****************************************************************************
132                     
133                     
134                     assign rg_pll_config_0 = {
135                                              4'h0,
136                                              dskewcalin,
137                                              7'h0,
138                                              pllen,
139                                              dsmen,
140                                              dskewfastcal,
141                                              dskewcalen,
142                                              dskewcalcnt,
143                                              dskewcalbyp,
144                                              dacen
145                                              };      
146                     
147                     always @(posedge clk or negedge rst_n)
148        2/2              if (!rst_n)                             dskewcalin  &lt;= 12'h0;
149        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[27]) dskewcalin  &lt;= wdat_i[27:16];</font>
                        MISSING_ELSE
150                     
151                     always @(posedge clk or negedge rst_n)
152        2/2              if (!rst_n)                            pllen  &lt;= 1'b1;
153        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[8]) pllen  &lt;= wdat_i[8];</font>
                        MISSING_ELSE
154                     
155                     always @(posedge clk or negedge rst_n)
156        2/2              if (!rst_n)                            dsmen  &lt;= 1'b1;
157        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[7]) dsmen  &lt;= wdat_i[7];</font>
                        MISSING_ELSE
158                                 
159                     always @(posedge clk or negedge rst_n)
160        2/2              if (!rst_n)                            dskewfastcal  &lt;= 1'b0;
161        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[6]) dskewfastcal  &lt;= wdat_i[6];</font>
                        MISSING_ELSE
162                     
163                     always @(posedge clk or negedge rst_n)
164        2/2              if (!rst_n)                            dskewcalen  &lt;= 1'b1;
165        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[5]) dskewcalen  &lt;= wdat_i[5];</font>
                        MISSING_ELSE
166                     
167                     always @(posedge clk or negedge rst_n)
168        2/2              if (!rst_n)                            dskewcalcnt  &lt;= 3'h2;
169        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[4]) dskewcalcnt  &lt;= wdat_i[4:2];</font>
                        MISSING_ELSE
170                     
171                     always @(posedge clk or negedge rst_n)
172        2/2              if (!rst_n)                            dskewcalbyp  &lt;= 1'b0;
173        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[1]) dskewcalbyp  &lt;= wdat_i[1];</font>
                        MISSING_ELSE
174                     
175                     always @(posedge clk or negedge rst_n)
176        2/2              if (!rst_n)                            dacen  &lt;= 1'b0;
177        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[0]) dacen  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
178                     
179                     //*****************************************************************************
180                     //              Register pll_config_1
181                     //              offset   
182                     //  Location    Attribute   Field Name
183                     //
184                     //  [31:22]     Rsvd         
185                     //  [21:16]     R/W         REFDIV
186                     //  [15:14]     Rsvd        
187                     //  [13]        R/W         FOUTVCOEN
188                     //  [12: 8]     R/W         FOUTVCOBYP
189                     //  [ 7: 4]     Rsvd        
190                     //  [ 3: 0]     R/W         FOUTEN
191                     //*****************************************************************************
192                     
193                     assign rg_pll_config_1 = {
194                                              10'h0,
195                                              refdiv,
196                                              2'h0,
197                                              foutvcoen,
198                                              foutvcobyp,
199                                              4'h0,
200                                              fouten
201                                              }; 
202                     
203                     always @(posedge clk or negedge rst_n)
204        2/2              if (!rst_n)                             refdiv  &lt;= 6'h1;
205        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[21]) refdiv  &lt;= wdat_i[21:16];</font>
                        MISSING_ELSE
206                     
207                     
208                     always @(posedge clk or negedge rst_n)
209        2/2              if (!rst_n)                             foutvcoen  &lt;= 1'h0;
210        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[13]) foutvcoen  &lt;= wdat_i[13];</font>
                        MISSING_ELSE
211                     
212                     always @(posedge clk or negedge rst_n)
213        2/2              if (!rst_n)                             foutvcobyp  &lt;= 5'h0;
214        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[12]) foutvcobyp  &lt;= wdat_i[12:8];</font>
                        MISSING_ELSE
215                     
216                     always @(posedge clk or negedge rst_n)
217        2/2              if (!rst_n)                            fouten  &lt;= 4'h3;
218        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[3]) fouten  &lt;= wdat_i[3:0];</font>
                        MISSING_ELSE
219                     
220                     //*****************************************************************************
221                     //              Register pll_config_2
222                     //              offset   
223                     //  Location    Attribute   Field Name
224                     //
225                     //  [31:24]     Rsvd        
226                     //  [23: 0]     R/W         FRAC
227                     //*****************************************************************************
228                     
229                     assign rg_pll_config_2 = {
230                                       8'h0,
231                                       frac
232                                       }; 
233                     
234                     always @(posedge clk or negedge rst_n)
235        2/2              if (!rst_n)                             frac  &lt;= 24'h0;
236        <font color = "red">1/2     ==>      else if (rg_pll_config_2_wreq &amp; wstr_b[23]) frac  &lt;= wdat_i[23:0];</font>
                        MISSING_ELSE
237                     
238                     
239                     //*****************************************************************************
240                     //              Register pll_config_3
241                     //              offset   
242                     //  Location    Attribute   Field Name
243                     //
244                     //  [31:28]     Rsvd         
245                     //  [27:16]     R/W         FBDIV
246                     //  [15:8]      Rsvd        
247                     //  [ 7: 4]     R/W         POSTDIV1
248                     //  [ 3: 0]     R/W         POSTDIV0
249                     //*****************************************************************************
250                     
251                     
252                     assign rg_pll_config_3 = {
253                                              4'h0,
254                                              fbdiv,
255                                              postdiv3,
256                                              postdiv2,
257                                              postdiv1,
258                                              postdiv0
259                                              }; 
260                     
261                     always @(posedge clk or negedge rst_n)
262        2/2              if (!rst_n)                             fbdiv  &lt;= 12'd80;
263        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[27]) fbdiv  &lt;= wdat_i[27:16];</font>
                        MISSING_ELSE
264                     
265                     always @(posedge clk or negedge rst_n)
266        2/2              if (!rst_n)                            postdiv3  &lt;= 4'h2;
267        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[15]) postdiv3  &lt;= wdat_i[15:12];</font>
                        MISSING_ELSE
268                     
269                     always @(posedge clk or negedge rst_n)
270        2/2              if (!rst_n)                            postdiv2  &lt;= 4'h2;
271        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[11]) postdiv2  &lt;= wdat_i[11:8];</font>
                        MISSING_ELSE
272                     
273                     always @(posedge clk or negedge rst_n)
274        2/2              if (!rst_n)                            postdiv1  &lt;= 4'h2;
275        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[7]) postdiv1  &lt;= wdat_i[7:4];</font>
                        MISSING_ELSE
276                     
277                     always @(posedge clk or negedge rst_n)
278        2/2              if (!rst_n)                            postdiv0  &lt;= 4'h3;
279        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[3]) postdiv0  &lt;= wdat_i[3:0];</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_91196_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1032.html#inst_tag_91196" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[3].fpga_pll_regs_u</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 EXPRESSION 
 Number  Term
      1  rg_pll_config_0_rreq ? rg_pll_config_0 : (rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0)))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_status_rreq ? rg_pll_status : 32'b0)
                 ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_91196_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1032.html#inst_tag_91196" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[3].fpga_pll_regs_u</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">374</td>
<td class="rt">72</td>
<td class="rt">19.25 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">187</td>
<td class="rt">38</td>
<td class="rt">20.32 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">187</td>
<td class="rt">34</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">374</td>
<td class="rt">72</td>
<td class="rt">19.25 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">187</td>
<td class="rt">38</td>
<td class="rt">20.32 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">187</td>
<td class="rt">34</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rack_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rerr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rreq_i[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wack_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>werr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wdat_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wstr_i[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pllen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dsmen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewfastcal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalcnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalbyp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dacen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>refdiv[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcoen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcobyp[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fouten[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frac[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcallock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_91196_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1032.html#inst_tag_91196" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[3].fpga_pll_regs_u</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">67</td>
<td class="rt">43</td>
<td class="rt">64.18 </td>
</tr><tr class="s1">
<td>TERNARY</td>
<td class="rt">92</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">148</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">152</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">156</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">160</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">164</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">168</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">172</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">176</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">204</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">209</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">213</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">217</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">235</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">262</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">266</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">270</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">274</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92         assign rg_rdat_mux = (rg_pll_config_0_rreq)? rg_pll_config_0 :
                                                      <font color = "red">-1-</font>  
                                                      <font color = "red">==></font>  
93                              (rg_pll_config_1_rreq)? rg_pll_config_1 :
                                                      <font color = "red">-2-</font>  
                                                      <font color = "red">==></font>  
94                              (rg_pll_config_2_rreq)? rg_pll_config_2 :
                                                      <font color = "red">-3-</font>  
                                                      <font color = "red">==></font>  
95                              (rg_pll_config_3_rreq)? rg_pll_config_3 :
                                                      <font color = "red">-4-</font>  
                                                      <font color = "red">==></font>  
96                              (rg_pll_status_rreq)  ? rg_pll_status : 32'h0;
                                                      <font color = "red">-5-</font>  
                                                      <font color = "red">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100            if (!rst_n)       rg_rdat_mux_d <= 32'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
101            else if (|rreq_i) rg_rdat_mux_d <= rg_rdat_mux;  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106            if (!rst_n) rack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
107            else        rack_o <= |rreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111            if (!rst_n) wack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
112            else        wack_o <= |wreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148            if (!rst_n)                             dskewcalin  <= 12'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
149            else if (rg_pll_config_0_wreq & wstr_b[27]) dskewcalin  <= wdat_i[27:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
152            if (!rst_n)                            pllen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
153            else if (rg_pll_config_0_wreq & wstr_b[8]) pllen  <= wdat_i[8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156            if (!rst_n)                            dsmen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
157            else if (rg_pll_config_0_wreq & wstr_b[7]) dsmen  <= wdat_i[7];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
160            if (!rst_n)                            dskewfastcal  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
161            else if (rg_pll_config_0_wreq & wstr_b[6]) dskewfastcal  <= wdat_i[6];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
164            if (!rst_n)                            dskewcalen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
165            else if (rg_pll_config_0_wreq & wstr_b[5]) dskewcalen  <= wdat_i[5];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            if (!rst_n)                            dskewcalcnt  <= 3'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
169            else if (rg_pll_config_0_wreq & wstr_b[4]) dskewcalcnt  <= wdat_i[4:2];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
172            if (!rst_n)                            dskewcalbyp  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
173            else if (rg_pll_config_0_wreq & wstr_b[1]) dskewcalbyp  <= wdat_i[1];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            if (!rst_n)                            dacen  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
177            else if (rg_pll_config_0_wreq & wstr_b[0]) dacen  <= wdat_i[0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
204            if (!rst_n)                             refdiv  <= 6'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
205            else if (rg_pll_config_1_wreq & wstr_b[21]) refdiv  <= wdat_i[21:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
209            if (!rst_n)                             foutvcoen  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
210            else if (rg_pll_config_1_wreq & wstr_b[13]) foutvcoen  <= wdat_i[13];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
213            if (!rst_n)                             foutvcobyp  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
214            else if (rg_pll_config_1_wreq & wstr_b[12]) foutvcobyp  <= wdat_i[12:8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
217            if (!rst_n)                            fouten  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
218            else if (rg_pll_config_1_wreq & wstr_b[3]) fouten  <= wdat_i[3:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
235            if (!rst_n)                             frac  <= 24'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
236            else if (rg_pll_config_2_wreq & wstr_b[23]) frac  <= wdat_i[23:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
262            if (!rst_n)                             fbdiv  <= 12'd80;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
263            else if (rg_pll_config_3_wreq & wstr_b[27]) fbdiv  <= wdat_i[27:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
266            if (!rst_n)                            postdiv3  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
267            else if (rg_pll_config_3_wreq & wstr_b[15]) postdiv3  <= wdat_i[15:12];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270            if (!rst_n)                            postdiv2  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
271            else if (rg_pll_config_3_wreq & wstr_b[11]) postdiv2  <= wdat_i[11:8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
274            if (!rst_n)                            postdiv1  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
275            else if (rg_pll_config_3_wreq & wstr_b[7]) postdiv1  <= wdat_i[7:4];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
278            if (!rst_n)                            postdiv0  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
279            else if (rg_pll_config_3_wreq & wstr_b[3]) postdiv0  <= wdat_i[3:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_91193">
    <li>
      <a href="#inst_tag_91193_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_91193_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_91193_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_91193_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_91194">
    <li>
      <a href="#inst_tag_91194_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_91194_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_91194_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_91194_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_91195">
    <li>
      <a href="#inst_tag_91195_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_91195_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_91195_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_91195_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_91196">
    <li>
      <a href="#inst_tag_91196_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_91196_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_91196_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_91196_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_fpga_pll_regs">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
