#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Jun 09 16:46:36 2018
# Process ID: 8236
# Log file: E:/Peripheral_Interface_lab/mipsfpga_test2/vivado.log
# Journal file: E:/Peripheral_Interface_lab/mipsfpga_test2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Peripheral_Interface_lab/ip_repo/vga/VGA_Controllor_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Peripheral_Interface_lab/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:01:53 ; elapsed = 00:01:27 . Memory (MB): peak = 942.449 ; gain = 309.648
open_bd_design {E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.srcs/sources_1/bd/mipsfpga_test2/mipsfpga_test2.bd}
Adding component instance block -- imgtec.org:user:MIPS_MicroAptiv_UP:1.3.1 - MIPS_MicroAptiv_UP_0
Adding component instance block -- xilinx.com:ip:ahblite_axi_bridge:3.0 - ahblite_axi_bridge_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_1
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:mig_7series:2.3 - mig_7series_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding component instance block -- xilinx.com:user:PWM_w_Int:1.1 - PWM_w_Int_1
Adding component instance block -- xilinx.com:ip:axi_tft:2.0 - axi_tft_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <mipsfpga_test2> from BD file <E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.srcs/sources_1/bd/mipsfpga_test2/mipsfpga_test2.bd>
open_bd_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 1003.090 ; gain = 57.391
ipx::create_abstraction_definition xilinx.com user VGA_interface_rtl 1.0
ipx::create_bus_definition xilinx.com user VGA_interface 1.0
set_property xml_file_name E:/Peripheral_Interface_lab/mipsfpga_test2/VGA_interface_rtl.xml [ipx::current_busabs]
set_property xml_file_name E:/Peripheral_Interface_lab/mipsfpga_test2/VGA_interface.xml [ipx::current_busdef]
set_property bus_type_vlnv xilinx.com:user:VGA_interface:1.0 [ipx::current_busabs]
ipx::save_abstraction_definition [ipx::current_busabs]
ipx::save_bus_definition [ipx::current_busdef]
set_property  ip_repo_paths  {e:/Peripheral_Interface_lab/ip_repo/vga/VGA_Controllor_1.0 e:/Peripheral_Interface_lab/ip_repo E:/Peripheral_Interface_lab/mipsfpga_test2} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Peripheral_Interface_lab/ip_repo/vga/VGA_Controllor_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Peripheral_Interface_lab/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Peripheral_Interface_lab/mipsfpga_test2'.
update_ip_catalog: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1029.527 ; gain = 26.438
ipx::add_bus_abstraction_port rgb_r [ipx::current_busabs]
set_property master_width 6 [ipx::get_bus_abstraction_ports rgb_r -of_objects [ipx::current_busabs]]
set_property display_name {VGA Interface} [ipx::current_busdef]
set_property display_name {VGA Interface} [ipx::current_busabs]
ipx::save_bus_definition [ipx::current_busdef]
ipx::save_abstraction_definition [ipx::current_busabs]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Peripheral_Interface_lab/ip_repo/vga/VGA_Controllor_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Peripheral_Interface_lab/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Peripheral_Interface_lab/mipsfpga_test2'.
update_ip_catalog: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1039.762 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:VGA_Controllor:1.0 VGA_Controllor_0
endgroup
set_property location {6 1982 1428} [get_bd_cells VGA_Controllor_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_tft_0/M_AXI_MM" Clk "Auto" }  [get_bd_intf_pins VGA_Controllor_0/S00_AXI]
delete_bd_objs: Time (s): cpu = 00:01:28 ; elapsed = 00:01:11 . Memory (MB): peak = 1212.383 ; gain = 109.918
</VGA_Controllor_0/S00_AXI/S00_AXI_reg> is being mapped into </MIPS_MicroAptiv_UP_0/ahblite> at <0x44A00000[ 64K ]>
</VGA_Controllor_0/S00_AXI/S00_AXI_reg> is being mapped into </axi_tft_0/Video_data> at <0x44A00000[ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </VGA_Controllor_0/S00_AXI/S00_AXI_reg> does not match the usage <memory> of master </axi_tft_0/Video_data> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </VGA_Controllor_0/S00_AXI/S00_AXI_reg> from </axi_tft_0/Video_data>
apply_bd_automation: Time (s): cpu = 00:01:35 ; elapsed = 00:01:18 . Memory (MB): peak = 1212.383 ; gain = 109.918
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vfifo_ctrl:2.0 axi_vfifo_ctrl_0
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vfifo_ctrl:2.0 axi_vfifo_ctrl_0'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:12.0 fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:12.0-5968] /fifo_generator_0Executing the post_config_ip from bd
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_data_fifo:2.1 axi_data_fifo_0
endgroup
wrong # args: should be "Actual_Write_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE PARAM_VALUE.OUTPUT_DATA_WIDTH"
wrong # args: should be "Actual_Write_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE PARAM_VALUE.OUTPUT_DATA_WIDTH"
wrong # args: should be "Actual_Read_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DATA_WIDTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE"
wrong # args: should be "Actual_Read_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DATA_WIDTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE"
wrong # args: should be "Actual_Write_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE PARAM_VALUE.OUTPUT_DATA_WIDTH"
wrong # args: should be "Actual_Write_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE PARAM_VALUE.OUTPUT_DATA_WIDTH"
wrong # args: should be "Actual_Read_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DATA_WIDTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE"
wrong # args: should be "Actual_Read_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DATA_WIDTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE"
wrong # args: should be "Actual_Write_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE PARAM_VALUE.OUTPUT_DATA_WIDTH"
wrong # args: should be "Actual_Write_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE PARAM_VALUE.OUTPUT_DATA_WIDTH"
wrong # args: should be "Actual_Read_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DATA_WIDTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE"
wrong # args: should be "Actual_Read_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DATA_WIDTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE"
wrong # args: should be "Actual_Write_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE PARAM_VALUE.OUTPUT_DATA_WIDTH"
wrong # args: should be "Actual_Write_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE PARAM_VALUE.OUTPUT_DATA_WIDTH"
wrong # args: should be "Actual_Read_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DATA_WIDTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE"
wrong # args: should be "Actual_Read_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DATA_WIDTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE"
wrong # args: should be "Actual_Write_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE PARAM_VALUE.OUTPUT_DATA_WIDTH"
wrong # args: should be "Actual_Write_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE PARAM_VALUE.OUTPUT_DATA_WIDTH"
wrong # args: should be "Actual_Read_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DATA_WIDTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE"
wrong # args: should be "Actual_Read_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DATA_WIDTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE"
wrong # args: should be "Actual_Write_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE PARAM_VALUE.OUTPUT_DATA_WIDTH"
wrong # args: should be "Actual_Write_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE PARAM_VALUE.OUTPUT_DATA_WIDTH"
wrong # args: should be "Actual_Read_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DATA_WIDTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE"
wrong # args: should be "Actual_Read_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DATA_WIDTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE"
startgroup
set_property -dict [list CONFIG.INTERFACE_TYPE {Native} CONFIG.Input_Data_Width {32} CONFIG.Output_Data_Width {32} CONFIG.PROTOCOL {AXI4} CONFIG.FIFO_Implementation_wach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wach {15} CONFIG.Empty_Threshold_Assert_Value_wach {14} CONFIG.FIFO_Implementation_wrch {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wrch {15} CONFIG.Empty_Threshold_Assert_Value_wrch {14} CONFIG.FIFO_Implementation_rach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_rach {15} CONFIG.Empty_Threshold_Assert_Value_rach {14}] [get_bd_cells fifo_generator_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Empty_Threshold_Assert_Value_rach' from '1022' to '14' has been ignored for IP '/fifo_generator_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Full_Threshold_Assert_Value_rach' from '1023' to '15' has been ignored for IP '/fifo_generator_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Empty_Threshold_Assert_Value_wrch' from '1022' to '14' has been ignored for IP '/fifo_generator_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Full_Threshold_Assert_Value_wrch' from '1023' to '15' has been ignored for IP '/fifo_generator_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Empty_Threshold_Assert_Value_wach' from '1022' to '14' has been ignored for IP '/fifo_generator_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Full_Threshold_Assert_Value_wach' from '1023' to '15' has been ignored for IP '/fifo_generator_0'
INFO: [xilinx.com:ip:fifo_generator:12.0-5968] /fifo_generator_0Executing the post_config_ip from bd
endgroup
delete_bd_objs [get_bd_cells axi_data_fifo_0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins rst_MIPS_MicroAptiv_UP_0_100M/ext_reset_in]
INFO: [board_rule:/rst_MIPS_MicroAptiv_UP_0_100M-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule:/rst_MIPS_MicroAptiv_UP_0_100M-100] set_property CONFIG.POLARITY  /reset_rtl
INFO: [board_rule:/rst_MIPS_MicroAptiv_UP_0_100M-100] connect_bd_net /reset_rtl /rst_MIPS_MicroAptiv_UP_0_100M/ext_reset_in
INFO: [board_rule:/rst_MIPS_MicroAptiv_UP_0_100M-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl
set_property location {6.5 2069 1482} [get_bd_cells fifo_generator_0]
wrong # args: should be "Actual_Write_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE PARAM_VALUE.OUTPUT_DATA_WIDTH"
wrong # args: should be "Actual_Write_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE PARAM_VALUE.OUTPUT_DATA_WIDTH"
wrong # args: should be "Actual_Read_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DATA_WIDTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE"
wrong # args: should be "Actual_Read_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DATA_WIDTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE"
wrong # args: should be "Actual_Write_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE PARAM_VALUE.OUTPUT_DATA_WIDTH"
wrong # args: should be "Actual_Write_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE PARAM_VALUE.OUTPUT_DATA_WIDTH"
wrong # args: should be "Actual_Read_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DATA_WIDTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE"
wrong # args: should be "Actual_Read_Depth_updated PARAM_VALUE.ENABLE_ECC PARAM_VALUE.FIFO_IMPLEMENTATION PARAM_VALUE.INPUT_DEPTH PARAM_VALUE.OUTPUT_DATA_WIDTH PARAM_VALUE.OUTPUT_DEPTH PARAM_VALUE.PERFORMANCE_OPTIONS PARAM_VALUE.ECC_PIPELINE_REG PARAM_VALUE.USE_EMBEDDED_REGISTERS PARAM_VALUE.USE_DOUT_REGISTER PARAM_VALUE.READ_CLOCK_FREQUENCY PARAM_VALUE.WRITE_CLOCK_FREQUENCY IPINST PARAM_VALUE.INPUT_DATA_WIDTH PROJECT_PARAM.ARCHITECTURE"
startgroup
set_property -dict [list CONFIG.INTERFACE_TYPE {AXI_MEMORY_MAPPED} CONFIG.Full_Threshold_Assert_Value_wach {15} CONFIG.Empty_Threshold_Assert_Value_wach {14} CONFIG.Full_Threshold_Assert_Value_wrch {15} CONFIG.Empty_Threshold_Assert_Value_wrch {14} CONFIG.Full_Threshold_Assert_Value_rach {15} CONFIG.Empty_Threshold_Assert_Value_rach {14}] [get_bd_cells fifo_generator_0]
INFO: [xilinx.com:ip:fifo_generator:12.0-5968] /fifo_generator_0Executing the post_config_ip from bd
endgroup
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M06_AXI]
connect_bd_intf_net [get_bd_intf_pins fifo_generator_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M06_AXI]
delete_bd_objs [get_bd_intf_nets S01_AXI_1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI] [get_bd_intf_pins fifo_generator_0/M_AXI]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M05_AXI]
connect_bd_intf_net [get_bd_intf_pins VGA_Controllor_0/S00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M05_AXI]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out3] [get_bd_nets axi_tft_0_tft_hsync] [get_bd_nets axi_tft_0_tft_vsync] [get_bd_nets axi_tft_0_tft_vga_r] [get_bd_nets axi_tft_0_tft_vga_g] [get_bd_nets axi_tft_0_tft_vga_b] [get_bd_cells axi_tft_0]
ipx::unload_abstraction_definition e:/Peripheral_Interface_lab/mipsfpga_test2/VGA_interface_rtl.xml
ipx::unload_bus_definition e:/Peripheral_Interface_lab/mipsfpga_test2/VGA_interface.xml
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins fifo_generator_0/s_aclk] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
set_property location {7 2384 1571} [get_bd_cells fifo_generator_0]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins fifo_generator_0/s_aresetn] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1327.992 ; gain = 0.000
create_bd_cell: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1327.992 ; gain = 0.000
endgroup
delete_bd_objs [get_bd_intf_nets S01_AXI_1]
connect_bd_intf_net [get_bd_intf_pins fifo_generator_0/M_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S00_AXI]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M05_AXI]
connect_bd_intf_net [get_bd_intf_pins VGA_Controllor_0/S00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M00_AXI]
set_property location {7.5 3000 1574} [get_bd_cells VGA_Controllor_0]
delete_bd_objs [get_bd_intf_nets fifo_generator_0_M_AXI] [get_bd_intf_nets axi_interconnect_1_M00_AXI] [get_bd_cells axi_interconnect_1]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M06_AXI] [get_bd_cells fifo_generator_0]
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 09 17:11:46 2018...
