<!--Copyright FastPath Logic (2009)-->
<!--Interface Library File v1.0, this is autogenerated by FastPath Generator-->
<CSL>
    <Interface>
        <Name>fabric_ifc</Name>
        <Port>
            <Name>addr</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>17:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>data</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>nid</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>3:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>ready</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
         <Port>
            <Name>reject</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>type</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>3:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>valid</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>cdrv_ifc</Name>
        <Port>
            <Name>cmd</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>data</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>ready</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>valid</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>sb_ifc</Name>
        <Port>
            <Name>start</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>busy</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>sber_ifc</Name>
        <Port>
            <Name>start</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>busy</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>empty</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>result</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>sbhp_ifc</Name>
        <Port>
            <Name>start</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>busy</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>hit</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>port</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>vrr_ifc</Name>
        <Port>
            <Name>valid</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>rd</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>result</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>vsr_ifc</Name>
        <Port>
            <Name>read_response_valid</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fabric_start</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>read_response</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>adrv_ifc</Name>
        <Port>
            <Name>addr</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>17:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>data</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>ready</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>valid</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>adwr_ifc</Name>
        <Port>
            <Name>addr</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>17:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>data</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>wr</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>rd</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>dw_ifc</Name>
        <Port>
            <Name>data</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>wr</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>adw_ifc</Name>
        <Port>
            <Name>addr</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>17:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>data</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>wr</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>malt_ifc</Name>
        <Port>
            <Name>busy</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>hit</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>port</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>start</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>ram_ifc</Name>
        <Port>
            <Name>address</Name>
            <Direction>INPUT</Direction>
            <BitRange>10:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>byteena</Name>
            <Direction>INPUT</Direction>
            <BitRange>3:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>clock</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>data</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>enable</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>q</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>15:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>wren</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>nios_tcm_ifc</Name>
        <Port>
            <Name>address</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>17:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>byteena</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>3:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>chipsel</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>enable</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>dout</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>wren</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>din</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>nios_cii_ifc</Name>
        <Port>
            <Name>a</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>b</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>c</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>clk_en</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>clk</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>dataa</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>datab</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>done</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>n</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>7:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>readra</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>readrb</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>reset</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>result</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>start</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>writerc</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>nios_int_ifc</Name>
        <Port>
            <Name>irq_i_to_the_interrupt_0</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>irq_i_to_the_interrupt_1</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>irq_i_to_the_interrupt_2</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>irq_i_to_the_interrupt_3</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
</CSL>