
---------- Begin Simulation Statistics ----------
final_tick                               2781846058000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 351807                       # Simulator instruction rate (inst/s)
host_mem_usage                                 732820                       # Number of bytes of host memory used
host_op_rate                                   693896                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2370.33                       # Real time elapsed on the host
host_tick_rate                             1173612206                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   833897921                       # Number of instructions simulated
sim_ops                                    1644761359                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.781846                       # Number of seconds simulated
sim_ticks                                2781846058000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.Branches                         202519368                       # Number of branches fetched
system.cpu.committedInsts                   833897921                       # Number of instructions committed
system.cpu.committedOps                    1644761359                       # Number of ops (including micro ops) committed
system.cpu.dcache.ReadReq_accesses::.cpu.data    225488680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225488680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 85930.710511                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85930.710511                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83930.710511                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83930.710511                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data    225476759                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       225476759                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1024380000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1024380000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000053                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        11921                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11921                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1000538000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1000538000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11921                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11921                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data    100168683                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    100168683                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78452.665441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78452.665441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76452.665441                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76452.665441                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    100166507                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      100166507                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    170713000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    170713000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000022                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data         2176                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2176                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    166361000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    166361000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2176                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2176                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data    325657363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    325657363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84776.406328                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84776.406328                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82776.406328                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82776.406328                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data    325643266                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        325643266                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   1195093000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1195093000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000043                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        14097                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14097                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1166899000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1166899000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000043                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000043                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        14097                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14097                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data    325657363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    325657363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 84776.406328                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84776.406328                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82776.406328                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82776.406328                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data    325643266                       # number of overall hits
system.cpu.dcache.overall_hits::total       325643266                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   1195093000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1195093000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000043                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        14097                       # number of overall misses
system.cpu.dcache.overall_misses::total         14097                       # number of overall misses
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1166899000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1166899000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000043                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000043                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14097                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14097                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2781846058000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  13073                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          774                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs          23101.182025                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        651328823                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.923494                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999925                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999925                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2781846058000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             14097                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         651328823                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.923494                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           325657363                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            218000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks         2554                       # number of writebacks
system.cpu.dcache.writebacks::total              2554                       # number of writebacks
system.cpu.dtb.rdAccesses                   225488680                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           902                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2781846058000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                   100168683                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            58                       # TLB misses on write requests
system.cpu.icache.ReadReq_accesses::.cpu.inst   1064581991                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1064581991                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78336.757991                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78336.757991                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76336.757991                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76336.757991                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst   1064579363                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1064579363                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    205869000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    205869000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         2628                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2628                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    200613000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    200613000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2628                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2628                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst   1064581991                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1064581991                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78336.757991                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78336.757991                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76336.757991                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76336.757991                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst   1064579363                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1064579363                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    205869000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    205869000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         2628                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2628                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    200613000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    200613000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2628                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2628                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst   1064581991                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1064581991                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78336.757991                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78336.757991                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76336.757991                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76336.757991                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst   1064579363                       # number of overall hits
system.cpu.icache.overall_hits::total      1064579363                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    205869000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    205869000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         2628                       # number of overall misses
system.cpu.icache.overall_misses::total          2628                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    200613000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    200613000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2628                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2781846058000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   2372                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          405092.081811                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses       2129166610                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.990129                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999961                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999961                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2781846058000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              2628                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses        2129166610                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.990129                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1064581991                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2781846058000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2781846058000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                  1064581991                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           282                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                       2781846058                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               2781846057.999000                       # Number of busy cycles
system.cpu.num_cc_register_reads            960596077                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           661112416                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    132482629                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses              135084141                       # Number of float alu accesses
system.cpu.num_fp_insts                     135084141                       # number of float instructions
system.cpu.num_fp_register_reads            150108422                       # number of times the floating registers were read
system.cpu.num_fp_register_writes           110060842                       # number of times the floating registers were written
system.cpu.num_func_calls                    60018308                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1554700762                       # Number of integer alu accesses
system.cpu.num_int_insts                   1554700762                       # number of integer instructions
system.cpu.num_int_register_reads          2845042997                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1207069355                       # number of times the integer registers were written
system.cpu.num_load_insts                   225488647                       # Number of load instructions
system.cpu.num_mem_refs                     325657320                       # number of memory refs
system.cpu.num_store_insts                  100168673                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 19694      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                1219001344     74.11%     74.12% # Class of executed instruction
system.cpu.op_class::IntMult                       37      0.00%     74.12% # Class of executed instruction
system.cpu.op_class::IntDiv                     34780      0.00%     74.12% # Class of executed instruction
system.cpu.op_class::FloatAdd                25006283      1.52%     75.64% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.64% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1360      0.00%     75.64% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.64% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.64% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.64% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.64% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.64% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6186      0.00%     75.64% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.64% # Class of executed instruction
system.cpu.op_class::SimdAlu                 20011216      1.22%     76.85% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     76.85% # Class of executed instruction
system.cpu.op_class::SimdCvt                    12096      0.00%     76.86% # Class of executed instruction
system.cpu.op_class::SimdMisc                10006589      0.61%     77.46% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdShift                   1110      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt            35003343      2.13%     79.59% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv            10000001      0.61%     80.20% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::MemRead                190465857     11.58%     91.78% # Class of executed instruction
system.cpu.op_class::MemWrite               100156267      6.09%     97.87% # Class of executed instruction
system.cpu.op_class::FloatMemRead            35022790      2.13%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              12406      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1644761359                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON    2781846058000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    59                       # Number of system calls
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7628                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        41267                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   48895                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       168192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1065664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1233856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pwrStateResidencyTicks::UNDEFINED 2781846058000                       # Cumulative time (in ticks) in various power states
system.l2bus.reqLayer0.occupancy             37278000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             7884000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            42291000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.snoopTraffic                       82176                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              24602                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015202                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.122358                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    24228     98.48%     98.48% # Request fanout histogram
system.l2bus.snoop_fanout::1                      374      1.52%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                24602                       # Request fanout histogram
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        15445                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          374                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          32170                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              374                       # Total number of snoops made to the snoop filter.
system.l2bus.snoops                              7877                       # Total snoops (count)
system.l2bus.trans_dist::ReadResp               14549                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          3838                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             19484                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2176                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2176                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          14549                       # Transaction distribution
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_misses::.writebacks          301                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          301                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_accesses::.cpu.data         2176                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2176                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 97040.639574                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 97040.639574                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 77040.639574                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 77040.639574                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          675                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              675                       # number of ReadExReq hits
system.l2cache.ReadExReq_miss_latency::.cpu.data    145658000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    145658000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.689798                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.689798                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_misses::.cpu.data         1501                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1501                       # number of ReadExReq misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    115638000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    115638000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.689798                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.689798                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1501                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1501                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2628                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        11921                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        14549                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 99818.911175                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 103184.861383                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 102622.149837                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 79818.911175                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83184.861383                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82622.149837                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          883                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         3228                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         4111                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    174184000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    896986000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1071170000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.664003                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.729217                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.717438                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1745                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         8693                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10438                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    139284000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    723126000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    862410000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.664003                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.729217                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.717438                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1745                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         8693                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10438                       # number of ReadSharedReq MSHR misses
system.l2cache.WritebackDirty_accesses::.writebacks         2554                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2554                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_hits::.writebacks         2554                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2554                       # number of WritebackDirty hits
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.demand_accesses::.cpu.inst         2628                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        14097                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           16725                       # number of demand (read+write) accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 99818.911175                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 102280.164803                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 101920.428847                       # average overall miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 79818.911175                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 82280.164803                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 81920.428847                       # average overall mshr miss latency
system.l2cache.demand_hits::.cpu.inst             883                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            3903                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                4786                       # number of demand (read+write) hits
system.l2cache.demand_miss_latency::.cpu.inst    174184000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   1042644000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1216828000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_rate::.cpu.inst     0.664003                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.723133                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.713842                       # miss rate for demand accesses
system.l2cache.demand_misses::.cpu.inst          1745                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         10194                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             11939                       # number of demand (read+write) misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    139284000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    838764000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    978048000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.664003                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.723133                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.713842                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_misses::.cpu.inst         1745                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        10194                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        11939                       # number of demand (read+write) MSHR misses
system.l2cache.overall_accesses::.cpu.inst         2628                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        14097                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          16725                       # number of overall (read+write) accesses
system.l2cache.overall_avg_miss_latency::.cpu.inst 99818.911175                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 102280.164803                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 101920.428847                       # average overall miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 79818.911175                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 82280.164803                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 81920.428847                       # average overall mshr miss latency
system.l2cache.overall_hits::.cpu.inst            883                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           3903                       # number of overall hits
system.l2cache.overall_hits::total               4786                       # number of overall hits
system.l2cache.overall_miss_latency::.cpu.inst    174184000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   1042644000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1216828000                       # number of overall miss cycles
system.l2cache.overall_miss_rate::.cpu.inst     0.664003                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.723133                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.713842                       # miss rate for overall accesses
system.l2cache.overall_misses::.cpu.inst         1745                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        10194                       # number of overall misses
system.l2cache.overall_misses::total            11939                       # number of overall misses
system.l2cache.overall_mshr_miss_latency::.cpu.inst    139284000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    838764000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    978048000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.664003                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.723133                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.713842                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_misses::.cpu.inst         1745                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        10194                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        11939                       # number of overall MSHR misses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 2781846058000                       # Cumulative time (in ticks) in various power states
system.l2cache.replacements                      7877                       # number of replacements
system.l2cache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          340                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3577                       # Occupied blocks per task id
system.l2cache.tags.avg_refs                 2.661739                       # Average number of references to valid blocks.
system.l2cache.tags.data_accesses              269333                       # Number of data accesses
system.l2cache.tags.occ_blocks::.writebacks    30.921714                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   685.667858                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3378.471329                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.007549                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.167399                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.824822                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999771                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 2781846058000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.sampled_refs                11973                       # Sample count of references to valid blocks.
system.l2cache.tags.tag_accesses               269333                       # Number of tag accesses
system.l2cache.tags.tagsinuse             4095.060901                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  31869                       # Total number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.writebacks::.writebacks           1284                       # number of writebacks
system.l2cache.writebacks::total                 1284                       # number of writebacks
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgGap                   210379335.93                       # Average gap between requests
system.mem_ctrl.avgMemAccLat                 30614.17                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgPriority_.writebacks::samples      1284.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1745.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     10171.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgQLat                      11864.17                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgRdBW                          0.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       0.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrBW                          0.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.avgWrQLen                       19.01                       # Average write queue length when enqueuing
system.mem_ctrl.busUtil                          0.00                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.00                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.bw_inst_read::.cpu.inst         40146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             40146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.inst              40146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             234526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 274672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           29540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             40146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            234526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                304212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           29540                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 29540                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bytesPerActivate::samples         5998                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     140.174725                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     97.971222                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    181.007917                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          3867     64.47%     64.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1402     23.37%     87.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          256      4.27%     92.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          122      2.03%     94.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          100      1.67%     95.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           67      1.12%     96.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           34      0.57%     97.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           42      0.70%     98.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          108      1.80%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          5998                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                  762624                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadSys                   764096                       # Total read bytes from the system interface side
system.mem_ctrl.bytesReadWrQ                     1472                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    80704                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesWrittenSys                 82176                       # Total written bytes from the system interface side
system.mem_ctrl.bytes_inst_read::.cpu.inst       111680                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         111680                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.inst          111680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          652416                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              764096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        82176                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            82176                       # Number of bytes written to this memory
system.mem_ctrl.masterReadAccesses::.cpu.inst         1745                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        10194                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28475.64                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     30911.17                       # Per-master read average memory access latency
system.mem_ctrl.masterReadBytes::.cpu.inst       111680                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       650944                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 40146.002931697811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 233997.132274096512                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadTotalLat::.cpu.inst     49690000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    315108500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteAccesses::.writebacks         1284                       # Per-master write serviced memory accesses
system.mem_ctrl.masterWriteAvgLat::.writebacks 41175470037.18                       # Per-master write average memory access latency
system.mem_ctrl.masterWriteBytes::.writebacks        80704                       # Per-master bytes write to memory
system.mem_ctrl.masterWriteRate::.writebacks 29010.951115685351                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterWriteTotalLat::.writebacks 52869303527744                       # Per-master write total memory access latency
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numReadWriteTurnArounds            71                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numStayReadState               739657                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                1193                       # Number of times bus staying in WRITE state
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.numWriteReadTurnArounds            71                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.num_reads::.cpu.inst             1745                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            10194                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                11939                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1284                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1284                       # Number of write requests responded to by this memory
system.mem_ctrl.pageHitRate                     54.31                       # Row buffer hit rate, read and write combined
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.perBankRdBursts::0                797                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                721                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                507                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                746                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                674                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                747                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                879                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                785                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                625                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                761                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               792                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               822                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               807                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               832                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               774                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               647                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 49                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 51                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 55                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 79                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                158                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               244                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               236                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               213                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               132                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                43                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.priorityMaxLatency       5.548051758500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 2781846058000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.rdPerTurnAround::samples           71                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      167.507042                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     114.348833                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     425.568691                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127             47     66.20%     66.20% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255           22     30.99%     97.18% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            1      1.41%     98.59% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1      1.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             71                       # Reads before turning the bus around for writes
system.mem_ctrl.rdQLenPdf::0                    11915                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.readBursts                      11939                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  11939                       # Read request sizes (log2)
system.mem_ctrl.readReqs                        11939                       # Number of read requests accepted
system.mem_ctrl.readRowHitRate                  51.96                       # Row buffer hit rate for reads
system.mem_ctrl.readRowHits                      6192                       # Number of row buffer hits during reads
system.mem_ctrl.servicedByWrQ                      23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.totBusLat                    59580000                       # Total ticks spent in databus transfers
system.mem_ctrl.totGap                   2781845959000                       # Total gap between requests
system.mem_ctrl.totMemAccLat                364798500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totQLat                     141373500                       # Total ticks spent queuing
system.mem_ctrl.wrPerTurnAround::samples           71                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.760563                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.748400                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.642868                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 8     11.27%     11.27% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 1      1.41%     12.68% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                62     87.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             71                       # Writes before turning the bus around for reads
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      63                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      64                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      72                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      72                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      72                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      72                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      72                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      72                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      71                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      71                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      71                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      71                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      71                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      71                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      71                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      71                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      71                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      71                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.writeBursts                      1284                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  1284                       # Write request sizes (log2)
system.mem_ctrl.writeReqs                        1284                       # Number of write requests accepted
system.mem_ctrl.writeRowHitRate                 76.09                       # Row buffer hit rate for writes
system.mem_ctrl.writeRowHits                      977                       # Number of row buffer hits during writes
system.mem_ctrl_0.actBackEnergy           42757525140                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.actEnergy                  21084420                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy                0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.averagePower             465.392938                       # Core power per rank (mW)
system.mem_ctrl_0.memoryStateTime::IDLE  2683151683500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF    92891760000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     5802614500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl_0.preBackEnergy          1032222549600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.preEnergy                  11191455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy                0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.readEnergy                 41811840                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          219596120640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            1294651509795                       # Total energy per rank (pJ)
system.mem_ctrl_0.totalIdleTime                     0                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.writeEnergy                 1226700                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy           42630568470                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.actEnergy                  21812700                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy                0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.averagePower             465.388138                       # Core power per rank (mW)
system.mem_ctrl_1.memoryStateTime::IDLE  2683431261500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF    92891760000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT     5523036500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl_1.preBackEnergy          1032329460480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.preEnergy                  11570955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy                0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.readEnergy                 43268400                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          219596120640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy            1294638157365                       # Total energy per rank (pJ)
system.mem_ctrl_1.totalIdleTime                     0                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.writeEnergy                 5355720                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        31682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        31682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  31682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       846272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       846272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  846272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 2781846058000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            24910968                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           64285000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11939                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11939    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11939                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7804                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         19743                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              10438                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1284                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6520                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1501                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1501                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10438                       # Transaction distribution

---------- End Simulation Statistics   ----------
