g:\gabriel\sherbrooke\s2\projet\input fpga\x64\debug\input fpga.exe
g:\gabriel\sherbrooke\s2\projet\input fpga\x64\debug\input fpga.ilk
g:\gabriel\sherbrooke\s2\projet\input fpga\x64\debug\input fpga.pdb
g:\gabriel\sherbrooke\s2\projet\input fpga\input fpga\x64\debug\input_fpga.obj
g:\gabriel\sherbrooke\s2\projet\input fpga\input fpga\x64\debug\main.obj
g:\gabriel\sherbrooke\s2\projet\input fpga\input fpga\x64\debug\vc141.idb
g:\gabriel\sherbrooke\s2\projet\input fpga\input fpga\x64\debug\vc141.pdb
g:\gabriel\sherbrooke\s2\projet\input fpga\input fpga\x64\debug\input fpga.tlog\cl.command.1.tlog
g:\gabriel\sherbrooke\s2\projet\input fpga\input fpga\x64\debug\input fpga.tlog\link.command.1.tlog
g:\gabriel\sherbrooke\s2\projet\input fpga\input fpga\x64\debug\input fpga.tlog\link.read.1.tlog
g:\gabriel\sherbrooke\s2\projet\input fpga\input fpga\x64\debug\input fpga.tlog\link.write.1.tlog
