Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\petry\OneDrive\projects quartus\test_hps\test_hps_system.qsys" --synthesis=VERILOG --output-directory="C:\Users\petry\OneDrive\projects quartus\test_hps\test_hps_system\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading test_hps/test_hps_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 16.0]
Progress: Parameterizing module hps_0
Progress: Adding pio_LED [altera_avalon_pio 16.0]
Progress: Parameterizing module pio_LED
Progress: Adding pio_button [altera_avalon_pio 16.0]
Progress: Parameterizing module pio_button
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: test_hps_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: test_hps_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: test_hps_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: test_hps_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: test_hps_system.pio_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: test_hps_system: Generating test_hps_system "test_hps_system" for QUARTUS_SYNTH
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "test_hps_system" instantiated altera_hps "hps_0"
Info: pio_LED: Starting RTL generation for module 'test_hps_system_pio_LED'
Info: pio_LED:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test_hps_system_pio_LED --dir=C:/Users/petry/AppData/Local/Temp/alt8341_1479554410182816294.dir/0001_pio_LED_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8341_1479554410182816294.dir/0001_pio_LED_gen//test_hps_system_pio_LED_component_configuration.pl  --do_build_sim=0  ]
Info: pio_LED: Done RTL generation for module 'test_hps_system_pio_LED'
Info: pio_LED: "test_hps_system" instantiated altera_avalon_pio "pio_LED"
Info: pio_button: Starting RTL generation for module 'test_hps_system_pio_button'
Info: pio_button:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=test_hps_system_pio_button --dir=C:/Users/petry/AppData/Local/Temp/alt8341_1479554410182816294.dir/0002_pio_button_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8341_1479554410182816294.dir/0002_pio_button_gen//test_hps_system_pio_button_component_configuration.pl  --do_build_sim=0  ]
Info: pio_button: Done RTL generation for module 'test_hps_system_pio_button'
Info: pio_button: "test_hps_system" instantiated altera_avalon_pio "pio_button"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "test_hps_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "test_hps_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: pio_LED_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "pio_LED_s1_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: pio_LED_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "pio_LED_s1_agent"
Info: pio_LED_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "pio_LED_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file C:/Users/petry/OneDrive/projects quartus/test_hps/test_hps_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: pio_LED_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "pio_LED_s1_burst_adapter"
Info: Reusing file C:/Users/petry/OneDrive/projects quartus/test_hps/test_hps_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/petry/OneDrive/projects quartus/test_hps/test_hps_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/petry/OneDrive/projects quartus/test_hps/test_hps_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: test_hps_system: Done "test_hps_system" with 23 modules, 80 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
