<html>
  <head>
    <link rel="stylesheet" href="connectivity_table_styles.css">
  </head>
  <body>
    <h3>Instance Name: <span style="font-weight:normal">instruction_cache</span>
    </h3>
    <h3>Module: <span style="font-weight:normal">instruction_cache</span>
    </h3>
    <h3>Instance Hierarchy: <span style="font-weight:normal">
        <a href="instruction_cache.html">instruction_cache</a>
      </span>
    </h3>
    <table>
      <thead>
        <tr>
          <td>Variable Name</td>
          <td>Variable Info</td>
          <td>Driver</td>
          <td>Load</td>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td rowspan="1" id="i_addr">
            <p>i_addr</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [15:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#4">src/instruction_cache.v, 4:49</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_curr_r_addr</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#i_curr_r_addr">instruction_cache.ics1_restart_m.i_curr_r_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#62">src/instruction_cache.v:62</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_valid">
            <p>i_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#5">src/instruction_cache.v, 5:49</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_curr_r_addr_valid</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#i_curr_r_addr_valid">instruction_cache.ics1_restart_m.i_curr_r_addr_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#63">src/instruction_cache.v:63</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="6" id="clk">
            <p>clk</p>
          </td>
          <td rowspan="6">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#7">src/instruction_cache.v, 7:49</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#clk">instruction_cache.ics1_restart_m.clk</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#70">src/instruction_cache.v:70</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#clk">instruction_cache.icache_stage1_m.clk</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#152">src/instruction_cache.v:152</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.tc.html#clk">instruction_cache.tc.clk</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#192">src/instruction_cache.v:192</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#clk">instruction_cache.cache_miss_handler_m.clk</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#248">src/instruction_cache.v:248</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.dac.html#clk">instruction_cache.dac.clk</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#305">src/instruction_cache.v:305</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.cmh_doa_miss_state_reg.html#clk">instruction_cache.cmh_doa_miss_state_reg.clk</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#322">src/instruction_cache.v:322</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="6" id="arst_n">
            <p>arst_n</p>
          </td>
          <td rowspan="6">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#8">src/instruction_cache.v, 8:49</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>arst_n</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#arst_n">instruction_cache.ics1_restart_m.arst_n</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#71">src/instruction_cache.v:71</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>arst_n</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#arst_n">instruction_cache.icache_stage1_m.arst_n</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#153">src/instruction_cache.v:153</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>arst_n</h4>
            <p>
              <a href="instruction_cache.tc.html#arst_n">instruction_cache.tc.arst_n</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#193">src/instruction_cache.v:193</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>arst_n</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#arst_n">instruction_cache.cache_miss_handler_m.arst_n</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#249">src/instruction_cache.v:249</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>arst_n</h4>
            <p>
              <a href="instruction_cache.dac.html#arst_n">instruction_cache.dac.arst_n</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#306">src/instruction_cache.v:306</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>arst_n</h4>
            <p>
              <a href="instruction_cache.cmh_doa_miss_state_reg.html#arst_n">instruction_cache.cmh_doa_miss_state_reg.arst_n</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#323">src/instruction_cache.v:323</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="4" id="i_halt">
            <p>i_halt</p>
          </td>
          <td rowspan="4">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#9">src/instruction_cache.v, 9:49</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_halt">instruction_cache.icache_stage1_m.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#154">src/instruction_cache.v:154</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#i_halt">instruction_cache.cache_miss_handler_m.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#250">src/instruction_cache.v:250</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_halt_all</h4>
            <p>
              <a href="instruction_cache.dac.html#i_halt_all">instruction_cache.dac.i_halt_all</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#307">src/instruction_cache.v:307</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.cmh_doa_miss_state_reg.html#i_halt">instruction_cache.cmh_doa_miss_state_reg.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#324">src/instruction_cache.v:324</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_mem_data">
            <p>i_mem_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [39:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#12">src/instruction_cache.v, 12:49</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_mem_if_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#i_mem_if_data">instruction_cache.cache_miss_handler_m.i_mem_if_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#245">src/instruction_cache.v:245</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_mem_data_valid">
            <p>i_mem_data_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#13">src/instruction_cache.v, 13:49</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_mem_if_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#i_mem_if_valid">instruction_cache.cache_miss_handler_m.i_mem_if_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#246">src/instruction_cache.v:246</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_data">
            <p>o_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [19:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#16">src/instruction_cache.v, 16:49</a>
            </p>
          </td>
          <td>
            <h4>o_cache_word</h4>
            <p>
              <a href="instruction_cache.data_out_arb_m.html#o_cache_word">instruction_cache.data_out_arb_m.o_cache_word</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#339">src/instruction_cache.v:339</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_valid">
            <p>o_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#17">src/instruction_cache.v, 17:49</a>
            </p>
          </td>
          <td>
            <h4>o_cache_word_valid</h4>
            <p>
              <a href="instruction_cache.data_out_arb_m.html#o_cache_word_valid">instruction_cache.data_out_arb_m.o_cache_word_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#340">src/instruction_cache.v:340</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_ready">
            <p>o_ready</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#18">src/instruction_cache.v, 18:49</a>
            </p>
          </td>
          <td>
            <h4>ics1r_curr_r_addr_ready</h4>
            <p>
              <a href="instruction_cache.html#ics1r_curr_r_addr_ready">instruction_cache.ics1r_curr_r_addr_ready</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#52">src/instruction_cache.v:52</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_mem_addr">
            <p>o_mem_addr</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [15:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#21">src/instruction_cache.v, 21:49</a>
            </p>
          </td>
          <td>
            <h4>o_mem_if_addr</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#o_mem_if_addr">instruction_cache.cache_miss_handler_m.o_mem_if_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#272">src/instruction_cache.v:272</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_mem_req_valid">
            <p>o_mem_req_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#22">src/instruction_cache.v, 22:49</a>
            </p>
          </td>
          <td>
            <h4>o_mem_if_req_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#o_mem_if_req_valid">instruction_cache.cache_miss_handler_m.o_mem_if_req_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#273">src/instruction_cache.v:273</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_mem_if_ready">
            <p>o_mem_if_ready</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#23">src/instruction_cache.v, 23:49</a>
            </p>
          </td>
          <td>
            <h4>o_mem_if_ready</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#o_mem_if_ready">instruction_cache.cache_miss_handler_m.o_mem_if_ready</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#274">src/instruction_cache.v:274</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="ADDR_WIDTH">
            <p>ADDR_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#27">src/instruction_cache.v, 27:16</a>
            </p>
          </td>
          <td>
            <p>32'sh10</p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#27">src/instruction_cache.v:27</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="WORD_WIDTH">
            <p>WORD_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#28">src/instruction_cache.v, 28:16</a>
            </p>
          </td>
          <td>
            <p>32'sh14</p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#28">src/instruction_cache.v:28</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="MEM_IF_DATA_WIDTH">
            <p>MEM_IF_DATA_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#29">src/instruction_cache.v, 29:16</a>
            </p>
          </td>
          <td>
            <p>32'sh28</p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#29">src/instruction_cache.v:29</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="MEM_IF_ADDR_WIDTH">
            <p>MEM_IF_ADDR_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#30">src/instruction_cache.v, 30:16</a>
            </p>
          </td>
          <td>
            <p>32'sh10</p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#30">src/instruction_cache.v:30</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="SET_BITS_WIDTH">
            <p>SET_BITS_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#32">src/instruction_cache.v, 32:16</a>
            </p>
          </td>
          <td>
            <p>32'sh4</p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#32">src/instruction_cache.v:32</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="B_OFFSET_BITS_WIDTH">
            <p>B_OFFSET_BITS_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#33">src/instruction_cache.v, 33:16</a>
            </p>
          </td>
          <td>
            <p>32'sh4</p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#33">src/instruction_cache.v:33</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="TAG_BITS_WIDTH">
            <p>TAG_BITS_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#34">src/instruction_cache.v, 34:16</a>
            </p>
          </td>
          <td>
            <p>32'sh8</p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#34">src/instruction_cache.v:34</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="NUM_WAYS">
            <p>NUM_WAYS</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#35">src/instruction_cache.v, 35:16</a>
            </p>
          </td>
          <td>
            <p>32'sh4</p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#35">src/instruction_cache.v:35</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="TA_WORD_WIDTH">
            <p>TA_WORD_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#38">src/instruction_cache.v, 38:16</a>
            </p>
          </td>
          <td>
            <p>32'sh20</p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#38">src/instruction_cache.v:38</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="SA_WORD_WIDTH">
            <p>SA_WORD_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#39">src/instruction_cache.v, 39:16</a>
            </p>
          </td>
          <td>
            <p>32'sh8</p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#39">src/instruction_cache.v:39</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="DA_WRITE_WIDTH">
            <p>DA_WRITE_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#40">src/instruction_cache.v, 40:16</a>
            </p>
          </td>
          <td>
            <p>32'sh50</p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#40">src/instruction_cache.v:40</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="tc_cache_hit">
            <p>tc_cache_hit</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#42">src/instruction_cache.v, 42:10</a>
            </p>
          </td>
          <td>
            <h4>o_cache_hit</h4>
            <p>
              <a href="instruction_cache.tc.html#o_cache_hit">instruction_cache.tc.o_cache_hit</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#197">src/instruction_cache.v:197</a>
            </p>
          </td>
          <td>
            <h4>i_cache_hit</h4>
            <p>
              <a href="instruction_cache.use_bit_updater_m.html#i_cache_hit">instruction_cache.use_bit_updater_m.i_cache_hit</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#211">src/instruction_cache.v:211</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_cache_hit</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#i_cache_hit">instruction_cache.cache_miss_handler_m.i_cache_hit</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#237">src/instruction_cache.v:237</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>glb_miss_state</h4>
            <p>
              <a href="instruction_cache.html#glb_miss_state">instruction_cache.glb_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#44">src/instruction_cache.v:44</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="4" id="cmh_miss_state">
            <p>cmh_miss_state</p>
          </td>
          <td rowspan="4">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#43">src/instruction_cache.v, 43:10</a>
            </p>
          </td>
          <td>
            <h4>o_miss_state</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#o_miss_state">instruction_cache.cache_miss_handler_m.o_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#276">src/instruction_cache.v:276</a>
            </p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.tc.html#i_halt">instruction_cache.tc.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#194">src/instruction_cache.v:194</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_stop_read_clk</h4>
            <p>
              <a href="instruction_cache.dac.html#i_stop_read_clk">instruction_cache.dac.i_stop_read_clk</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#308">src/instruction_cache.v:308</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_stop_write_clk</h4>
            <p>
              <a href="instruction_cache.dac.html#i_stop_write_clk">instruction_cache.dac.i_stop_write_clk</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#309">src/instruction_cache.v:309</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>glb_miss_state</h4>
            <p>
              <a href="instruction_cache.html#glb_miss_state">instruction_cache.glb_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#44">src/instruction_cache.v:44</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="4" id="glb_miss_state">
            <p>glb_miss_state</p>
          </td>
          <td rowspan="4">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#44">src/instruction_cache.v, 44:10</a>
            </p>
          </td>
          <td>
            <h4>tc_cache_hit</h4>
            <p>
              <a href="instruction_cache.html#tc_cache_hit">instruction_cache.tc_cache_hit</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#44">src/instruction_cache.v:44</a>
            </p>
          </td>
          <td>
            <h4>i_miss_state</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#i_miss_state">instruction_cache.ics1_restart_m.i_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#68">src/instruction_cache.v:68</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>tc_valid</h4>
            <p>
              <a href="instruction_cache.html#tc_valid">instruction_cache.tc_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#44">src/instruction_cache.v:44</a>
            </p>
          </td>
          <td>
            <h4>i_miss_state</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#i_miss_state">instruction_cache.sa_w_arb_m.i_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#107">src/instruction_cache.v:107</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>cmh_miss_state</h4>
            <p>
              <a href="instruction_cache.html#cmh_miss_state">instruction_cache.cmh_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#44">src/instruction_cache.v:44</a>
            </p>
          </td>
          <td>
            <h4>i_clear</h4>
            <p>
              <a href="instruction_cache.tc.html#i_clear">instruction_cache.tc.i_clear</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#190">src/instruction_cache.v:190</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_d</h4>
            <p>
              <a href="instruction_cache.cmh_doa_miss_state_reg.html#i_d">instruction_cache.cmh_doa_miss_state_reg.i_d</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#320">src/instruction_cache.v:320</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="ics1r_addr">
            <p>ics1r_addr</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [15:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#48">src/instruction_cache.v, 48:27</a>
            </p>
          </td>
          <td>
            <h4>o_r_addr</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#o_r_addr">instruction_cache.ics1_restart_m.o_r_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#74">src/instruction_cache.v:74</a>
            </p>
          </td>
          <td>
            <h4>w_addr_tag_bits</h4>
            <p>
              <a href="instruction_cache.html#w_addr_tag_bits">instruction_cache.w_addr_tag_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#115">src/instruction_cache.v:115</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>w_addr_set_bits</h4>
            <p>
              <a href="instruction_cache.html#w_addr_set_bits">instruction_cache.w_addr_set_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#116">src/instruction_cache.v:116</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>w_addr_block_offset_bits</h4>
            <p>
              <a href="instruction_cache.html#w_addr_block_offset_bits">instruction_cache.w_addr_block_offset_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#117">src/instruction_cache.v:117</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="ics1r_addr_valid">
            <p>ics1r_addr_valid</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#49">src/instruction_cache.v, 49:10</a>
            </p>
          </td>
          <td>
            <h4>o_r_addr_valid</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#o_r_addr_valid">instruction_cache.ics1_restart_m.o_r_addr_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#75">src/instruction_cache.v:75</a>
            </p>
          </td>
          <td>
            <h4>i_metadata_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_metadata_valid">instruction_cache.icache_stage1_m.i_metadata_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#135">src/instruction_cache.v:135</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_r_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_r_valid">instruction_cache.icache_stage1_m.i_r_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#138">src/instruction_cache.v:138</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="ics1r_curr_r_addr_ready">
            <p>ics1r_curr_r_addr_ready</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#50">src/instruction_cache.v, 50:10</a>
            </p>
          </td>
          <td>
            <h4>o_curr_r_addr_ready</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#o_curr_r_addr_ready">instruction_cache.ics1_restart_m.o_curr_r_addr_ready</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#77">src/instruction_cache.v:77</a>
            </p>
          </td>
          <td>
            <h4>o_ready</h4>
            <p>
              <a href="instruction_cache.html#o_ready">instruction_cache.o_ready</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#52">src/instruction_cache.v:52</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="ics1_addr_tag_bits">
            <p>ics1_addr_tag_bits</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#54">src/instruction_cache.v, 54:37</a>
            </p>
          </td>
          <td>
            <h4>o_metadata</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#o_metadata">instruction_cache.icache_stage1_m.o_metadata</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#162">src/instruction_cache.v:162</a>
            </p>
          </td>
          <td>
            <h4>i_prev_r_addr</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#i_prev_r_addr">instruction_cache.ics1_restart_m.i_prev_r_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#65">src/instruction_cache.v:65</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_tag_bits</h4>
            <p>
              <a href="instruction_cache.tc.html#i_tag_bits">instruction_cache.tc.i_tag_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#182">src/instruction_cache.v:182</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="ics1_addr_set_bits">
            <p>ics1_addr_set_bits</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#55">src/instruction_cache.v, 55:37</a>
            </p>
          </td>
          <td>
            <h4>o_metadata</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#o_metadata">instruction_cache.icache_stage1_m.o_metadata</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#162">src/instruction_cache.v:162</a>
            </p>
          </td>
          <td>
            <h4>i_prev_r_addr</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#i_prev_r_addr">instruction_cache.ics1_restart_m.i_prev_r_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#65">src/instruction_cache.v:65</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_set_bits</h4>
            <p>
              <a href="instruction_cache.tc.html#i_set_bits">instruction_cache.tc.i_set_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#187">src/instruction_cache.v:187</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="ics1_addr_block_offset_bits">
            <p>ics1_addr_block_offset_bits</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#56">src/instruction_cache.v, 56:37</a>
            </p>
          </td>
          <td>
            <h4>o_metadata</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#o_metadata">instruction_cache.icache_stage1_m.o_metadata</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#162">src/instruction_cache.v:162</a>
            </p>
          </td>
          <td>
            <h4>i_prev_r_addr</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#i_prev_r_addr">instruction_cache.ics1_restart_m.i_prev_r_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#65">src/instruction_cache.v:65</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_block_offset_bits</h4>
            <p>
              <a href="instruction_cache.tc.html#i_block_offset_bits">instruction_cache.tc.i_block_offset_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#188">src/instruction_cache.v:188</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="ics1_metadata_valid">
            <p>ics1_metadata_valid</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#57">src/instruction_cache.v, 57:10</a>
            </p>
          </td>
          <td>
            <h4>o_metadata_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#o_metadata_valid">instruction_cache.icache_stage1_m.o_metadata_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#163">src/instruction_cache.v:163</a>
            </p>
          </td>
          <td>
            <h4>i_prev_r_addr_valid</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#i_prev_r_addr_valid">instruction_cache.ics1_restart_m.i_prev_r_addr_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#66">src/instruction_cache.v:66</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_valid</h4>
            <p>
              <a href="instruction_cache.tc.html#i_valid">instruction_cache.tc.i_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#189">src/instruction_cache.v:189</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="ics1_ready">
            <p>ics1_ready</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#59">src/instruction_cache.v, 59:10</a>
            </p>
          </td>
          <td>
            <h4>o_ready</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#o_ready">instruction_cache.icache_stage1_m.o_ready</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#165">src/instruction_cache.v:165</a>
            </p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.ics1_restart_m.html#i_halt">instruction_cache.ics1_restart_m.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#72">src/instruction_cache.v:72</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_sa_blocks_halt</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#i_sa_blocks_halt">instruction_cache.cache_miss_handler_m.i_sa_blocks_halt</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#252">src/instruction_cache.v:252</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_ta_blocks_halt</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#i_ta_blocks_halt">instruction_cache.cache_miss_handler_m.i_ta_blocks_halt</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#253">src/instruction_cache.v:253</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="sawb_w_set_addr">
            <p>sawb_w_set_addr</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#80">src/instruction_cache.v, 80:33</a>
            </p>
          </td>
          <td>
            <h4>o_w_set_addr</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#o_w_set_addr">instruction_cache.sa_w_arb_m.o_w_set_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#109">src/instruction_cache.v:109</a>
            </p>
          </td>
          <td>
            <h4>i_w_sa_set_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_w_sa_set_addr">instruction_cache.icache_stage1_m.i_w_sa_set_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#147">src/instruction_cache.v:147</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="sawb_w_data">
            <p>sawb_w_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#81">src/instruction_cache.v, 81:33</a>
            </p>
          </td>
          <td>
            <h4>o_w_data</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#o_w_data">instruction_cache.sa_w_arb_m.o_w_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#110">src/instruction_cache.v:110</a>
            </p>
          </td>
          <td>
            <h4>i_w_sa_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_w_sa_data">instruction_cache.icache_stage1_m.i_w_sa_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#148">src/instruction_cache.v:148</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="sawb_w_mask">
            <p>sawb_w_mask</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#82">src/instruction_cache.v, 82:33</a>
            </p>
          </td>
          <td>
            <h4>o_w_mask</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#o_w_mask">instruction_cache.sa_w_arb_m.o_w_mask</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#111">src/instruction_cache.v:111</a>
            </p>
          </td>
          <td>
            <h4>i_w_sa_mask</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_w_sa_mask">instruction_cache.icache_stage1_m.i_w_sa_mask</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#149">src/instruction_cache.v:149</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="sawb_w_valid">
            <p>sawb_w_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#83">src/instruction_cache.v, 83:33</a>
            </p>
          </td>
          <td>
            <h4>o_w_valid</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#o_w_valid">instruction_cache.sa_w_arb_m.o_w_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#112">src/instruction_cache.v:112</a>
            </p>
          </td>
          <td>
            <h4>i_w_sa_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_w_sa_valid">instruction_cache.icache_stage1_m.i_w_sa_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#150">src/instruction_cache.v:150</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="cmh_w_sa_set_addr">
            <p>cmh_w_sa_set_addr</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#85">src/instruction_cache.v, 85:33</a>
            </p>
          </td>
          <td>
            <h4>o_sa_write_addr</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#o_sa_write_addr">instruction_cache.cache_miss_handler_m.o_sa_write_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#267">src/instruction_cache.v:267</a>
            </p>
          </td>
          <td>
            <h4>i_miss_write_set_addr</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#i_miss_write_set_addr">instruction_cache.sa_w_arb_m.i_miss_write_set_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#102">src/instruction_cache.v:102</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="cmh_w_sa_data">
            <p>cmh_w_sa_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#86">src/instruction_cache.v, 86:33</a>
            </p>
          </td>
          <td>
            <h4>o_sa_write_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#o_sa_write_data">instruction_cache.cache_miss_handler_m.o_sa_write_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#268">src/instruction_cache.v:268</a>
            </p>
          </td>
          <td>
            <h4>i_miss_write_data</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#i_miss_write_data">instruction_cache.sa_w_arb_m.i_miss_write_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#103">src/instruction_cache.v:103</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="cmh_w_sa_blocks_mask">
            <p>cmh_w_sa_blocks_mask</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#87">src/instruction_cache.v, 87:33</a>
            </p>
          </td>
          <td>
            <h4>o_sa_blocks_mask</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#o_sa_blocks_mask">instruction_cache.cache_miss_handler_m.o_sa_blocks_mask</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#269">src/instruction_cache.v:269</a>
            </p>
          </td>
          <td>
            <h4>i_miss_write_mask</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#i_miss_write_mask">instruction_cache.sa_w_arb_m.i_miss_write_mask</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#104">src/instruction_cache.v:104</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="cmh_w_sa_valid">
            <p>cmh_w_sa_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#88">src/instruction_cache.v, 88:33</a>
            </p>
          </td>
          <td>
            <h4>o_sa_blocks_if_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#o_sa_blocks_if_valid">instruction_cache.cache_miss_handler_m.o_sa_blocks_if_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#270">src/instruction_cache.v:270</a>
            </p>
          </td>
          <td>
            <h4>i_miss_if_valid</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#i_miss_if_valid">instruction_cache.sa_w_arb_m.i_miss_if_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#105">src/instruction_cache.v:105</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="ubu_sa_w_data">
            <p>ubu_sa_w_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#90">src/instruction_cache.v, 90:33</a>
            </p>
          </td>
          <td>
            <h4>o_sa_w_data</h4>
            <p>
              <a href="instruction_cache.use_bit_updater_m.html#o_sa_w_data">instruction_cache.use_bit_updater_m.o_sa_w_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#214">src/instruction_cache.v:214</a>
            </p>
          </td>
          <td>
            <h4>i_ubit_upd_sa_data</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#i_ubit_upd_sa_data">instruction_cache.sa_w_arb_m.i_ubit_upd_sa_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#98">src/instruction_cache.v:98</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="ubu_sa_w_mask">
            <p>ubu_sa_w_mask</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#91">src/instruction_cache.v, 91:33</a>
            </p>
          </td>
          <td>
            <h4>o_sa_w_mask</h4>
            <p>
              <a href="instruction_cache.use_bit_updater_m.html#o_sa_w_mask">instruction_cache.use_bit_updater_m.o_sa_w_mask</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#215">src/instruction_cache.v:215</a>
            </p>
          </td>
          <td>
            <h4>i_ubit_upd_sa_mask</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#i_ubit_upd_sa_mask">instruction_cache.sa_w_arb_m.i_ubit_upd_sa_mask</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#99">src/instruction_cache.v:99</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="ubu_valid">
            <p>ubu_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#92">src/instruction_cache.v, 92:33</a>
            </p>
          </td>
          <td>
            <h4>o_valid</h4>
            <p>
              <a href="instruction_cache.use_bit_updater_m.html#o_valid">instruction_cache.use_bit_updater_m.o_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#216">src/instruction_cache.v:216</a>
            </p>
          </td>
          <td>
            <h4>i_ubit_upd_sa_valid</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#i_ubit_upd_sa_valid">instruction_cache.sa_w_arb_m.i_ubit_upd_sa_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#100">src/instruction_cache.v:100</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="tc_set_bits">
            <p>tc_set_bits</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#94">src/instruction_cache.v, 94:33</a>
            </p>
          </td>
          <td>
            <h4>o_set_bits</h4>
            <p>
              <a href="instruction_cache.tc.html#o_set_bits">instruction_cache.tc.o_set_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#200">src/instruction_cache.v:200</a>
            </p>
          </td>
          <td>
            <h4>i_ubit_upd_sa_set_addr</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#i_ubit_upd_sa_set_addr">instruction_cache.sa_w_arb_m.i_ubit_upd_sa_set_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#97">src/instruction_cache.v:97</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_set_bits</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#i_set_bits">instruction_cache.cache_miss_handler_m.i_set_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#239">src/instruction_cache.v:239</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_r_set_bits</h4>
            <p>
              <a href="instruction_cache.dac.html#i_r_set_bits">instruction_cache.dac.i_r_set_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#294">src/instruction_cache.v:294</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="w_addr_tag_bits">
            <p>w_addr_tag_bits</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#115">src/instruction_cache.v, 115:37</a>
            </p>
          </td>
          <td>
            <h4>ics1r_addr</h4>
            <p>
              <a href="instruction_cache.html#ics1r_addr">instruction_cache.ics1r_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#115">src/instruction_cache.v:115</a>
            </p>
          </td>
          <td>
            <h4>i_metadata</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_metadata">instruction_cache.icache_stage1_m.i_metadata</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#134">src/instruction_cache.v:134</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>4'h8</p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#115">src/instruction_cache.v:115</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'h8</p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#115">src/instruction_cache.v:115</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="w_addr_set_bits">
            <p>w_addr_set_bits</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#116">src/instruction_cache.v, 116:37</a>
            </p>
          </td>
          <td>
            <h4>ics1r_addr</h4>
            <p>
              <a href="instruction_cache.html#ics1r_addr">instruction_cache.ics1r_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#116">src/instruction_cache.v:116</a>
            </p>
          </td>
          <td>
            <h4>i_metadata</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_metadata">instruction_cache.icache_stage1_m.i_metadata</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#134">src/instruction_cache.v:134</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>4'h4</p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#116">src/instruction_cache.v:116</a>
            </p>
          </td>
          <td>
            <h4>i_r_set_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_r_set_addr">instruction_cache.icache_stage1_m.i_r_set_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#137">src/instruction_cache.v:137</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'h4</p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#116">src/instruction_cache.v:116</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="w_addr_block_offset_bits">
            <p>w_addr_block_offset_bits</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#117">src/instruction_cache.v, 117:37</a>
            </p>
          </td>
          <td>
            <h4>ics1r_addr</h4>
            <p>
              <a href="instruction_cache.html#ics1r_addr">instruction_cache.ics1r_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#117">src/instruction_cache.v:117</a>
            </p>
          </td>
          <td>
            <h4>i_metadata</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_metadata">instruction_cache.icache_stage1_m.i_metadata</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#134">src/instruction_cache.v:134</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>4'h0</p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#117">src/instruction_cache.v:117</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'h4</p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#117">src/instruction_cache.v:117</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="ics1_ta_data">
            <p>ics1_ta_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#119">src/instruction_cache.v, 119:31</a>
            </p>
          </td>
          <td>
            <h4>o_ta_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#o_ta_data">instruction_cache.icache_stage1_m.o_ta_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#156">src/instruction_cache.v:156</a>
            </p>
          </td>
          <td>
            <h4>i_ta_data</h4>
            <p>
              <a href="instruction_cache.tc.html#i_ta_data">instruction_cache.tc.i_ta_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#184">src/instruction_cache.v:184</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="ics1_ta_valid">
            <p>ics1_ta_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#120">src/instruction_cache.v, 120:10</a>
            </p>
          </td>
          <td>
            <h4>o_ta_data_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#o_ta_data_valid">instruction_cache.icache_stage1_m.o_ta_data_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#157">src/instruction_cache.v:157</a>
            </p>
          </td>
          <td>
            <h4>i_valid</h4>
            <p>
              <a href="instruction_cache.tc.html#i_valid">instruction_cache.tc.i_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#189">src/instruction_cache.v:189</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="ics1_sa_data">
            <p>ics1_sa_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#122">src/instruction_cache.v, 122:31</a>
            </p>
          </td>
          <td>
            <h4>o_sa_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#o_sa_data">instruction_cache.icache_stage1_m.o_sa_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#159">src/instruction_cache.v:159</a>
            </p>
          </td>
          <td>
            <h4>i_status_array_data</h4>
            <p>
              <a href="instruction_cache.tc.html#i_status_array_data">instruction_cache.tc.i_status_array_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#185">src/instruction_cache.v:185</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="ics1_sa_valid">
            <p>ics1_sa_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#123">src/instruction_cache.v, 123:10</a>
            </p>
          </td>
          <td>
            <h4>o_sa_data_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#o_sa_data_valid">instruction_cache.icache_stage1_m.o_sa_data_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#160">src/instruction_cache.v:160</a>
            </p>
          </td>
          <td>
            <h4>i_valid</h4>
            <p>
              <a href="instruction_cache.tc.html#i_valid">instruction_cache.tc.i_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#189">src/instruction_cache.v:189</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="tc_ready">
            <p>tc_ready</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#125">src/instruction_cache.v, 125:10</a>
            </p>
          </td>
          <td>
            <h4>o_ready</h4>
            <p>
              <a href="instruction_cache.tc.html#o_ready">instruction_cache.tc.o_ready</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#205">src/instruction_cache.v:205</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="cmh_w_ta_set_addr">
            <p>cmh_w_ta_set_addr</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#127">src/instruction_cache.v, 127:33</a>
            </p>
          </td>
          <td>
            <h4>o_ta_write_addr</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#o_ta_write_addr">instruction_cache.cache_miss_handler_m.o_ta_write_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#262">src/instruction_cache.v:262</a>
            </p>
          </td>
          <td>
            <h4>i_w_ta_set_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_w_ta_set_addr">instruction_cache.icache_stage1_m.i_w_ta_set_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#141">src/instruction_cache.v:141</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="cmh_w_ta_data">
            <p>cmh_w_ta_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#128">src/instruction_cache.v, 128:33</a>
            </p>
          </td>
          <td>
            <h4>o_ta_write_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#o_ta_write_data">instruction_cache.cache_miss_handler_m.o_ta_write_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#263">src/instruction_cache.v:263</a>
            </p>
          </td>
          <td>
            <h4>i_w_ta_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_w_ta_data">instruction_cache.icache_stage1_m.i_w_ta_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#142">src/instruction_cache.v:142</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="cmh_w_ta_blocks_mask">
            <p>cmh_w_ta_blocks_mask</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#129">src/instruction_cache.v, 129:33</a>
            </p>
          </td>
          <td>
            <h4>o_ta_blocks_mask</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#o_ta_blocks_mask">instruction_cache.cache_miss_handler_m.o_ta_blocks_mask</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#264">src/instruction_cache.v:264</a>
            </p>
          </td>
          <td>
            <h4>i_w_ta_mask</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_w_ta_mask">instruction_cache.icache_stage1_m.i_w_ta_mask</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#143">src/instruction_cache.v:143</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="cmh_w_ta_valid">
            <p>cmh_w_ta_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#130">src/instruction_cache.v, 130:33</a>
            </p>
          </td>
          <td>
            <h4>o_ta_blocks_if_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#o_ta_blocks_if_valid">instruction_cache.cache_miss_handler_m.o_ta_blocks_if_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#265">src/instruction_cache.v:265</a>
            </p>
          </td>
          <td>
            <h4>i_w_ta_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_w_ta_valid">instruction_cache.icache_stage1_m.i_w_ta_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#144">src/instruction_cache.v:144</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="tc_tag_bits">
            <p>tc_tag_bits</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#173">src/instruction_cache.v, 173:41</a>
            </p>
          </td>
          <td>
            <h4>o_tag_bits</h4>
            <p>
              <a href="instruction_cache.tc.html#o_tag_bits">instruction_cache.tc.o_tag_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#199">src/instruction_cache.v:199</a>
            </p>
          </td>
          <td>
            <h4>i_tag_bits</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#i_tag_bits">instruction_cache.cache_miss_handler_m.i_tag_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#238">src/instruction_cache.v:238</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="tc_block_offset_bits">
            <p>tc_block_offset_bits</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#174">src/instruction_cache.v, 174:41</a>
            </p>
          </td>
          <td>
            <h4>o_block_offset_bits</h4>
            <p>
              <a href="instruction_cache.tc.html#o_block_offset_bits">instruction_cache.tc.o_block_offset_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#201">src/instruction_cache.v:201</a>
            </p>
          </td>
          <td>
            <h4>i_block_offset_bits</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#i_block_offset_bits">instruction_cache.cache_miss_handler_m.i_block_offset_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#240">src/instruction_cache.v:240</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_r_block_offset_bits</h4>
            <p>
              <a href="instruction_cache.dac.html#i_r_block_offset_bits">instruction_cache.dac.i_r_block_offset_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#296">src/instruction_cache.v:296</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="tc_hit_blocks">
            <p>tc_hit_blocks</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#175">src/instruction_cache.v, 175:41</a>
            </p>
          </td>
          <td>
            <h4>o_hit_blocks</h4>
            <p>
              <a href="instruction_cache.tc.html#o_hit_blocks">instruction_cache.tc.o_hit_blocks</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#196">src/instruction_cache.v:196</a>
            </p>
          </td>
          <td>
            <h4>i_hit_blocks</h4>
            <p>
              <a href="instruction_cache.use_bit_updater_m.html#i_hit_blocks">instruction_cache.use_bit_updater_m.i_hit_blocks</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#210">src/instruction_cache.v:210</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_onehot</h4>
            <p>
              <a href="instruction_cache.onehot4_dec.html#i_onehot">instruction_cache.onehot4_dec.i_onehot</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#286">src/instruction_cache.v:286</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="tc_sa_data">
            <p>tc_sa_data</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#176">src/instruction_cache.v, 176:41</a>
            </p>
          </td>
          <td>
            <h4>o_status_array_data</h4>
            <p>
              <a href="instruction_cache.tc.html#o_status_array_data">instruction_cache.tc.o_status_array_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#202">src/instruction_cache.v:202</a>
            </p>
          </td>
          <td>
            <h4>i_sa_data</h4>
            <p>
              <a href="instruction_cache.use_bit_updater_m.html#i_sa_data">instruction_cache.use_bit_updater_m.i_sa_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#209">src/instruction_cache.v:209</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_status_array_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#i_status_array_data">instruction_cache.cache_miss_handler_m.i_status_array_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#242">src/instruction_cache.v:242</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="4" id="tc_valid">
            <p>tc_valid</p>
          </td>
          <td rowspan="4">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#177">src/instruction_cache.v, 177:41</a>
            </p>
          </td>
          <td>
            <h4>o_valid</h4>
            <p>
              <a href="instruction_cache.tc.html#o_valid">instruction_cache.tc.o_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#204">src/instruction_cache.v:204</a>
            </p>
          </td>
          <td>
            <h4>i_valid</h4>
            <p>
              <a href="instruction_cache.use_bit_updater_m.html#i_valid">instruction_cache.use_bit_updater_m.i_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#212">src/instruction_cache.v:212</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#i_valid">instruction_cache.cache_miss_handler_m.i_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#243">src/instruction_cache.v:243</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_r_valid</h4>
            <p>
              <a href="instruction_cache.dac.html#i_r_valid">instruction_cache.dac.i_r_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#297">src/instruction_cache.v:297</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>glb_miss_state</h4>
            <p>
              <a href="instruction_cache.html#glb_miss_state">instruction_cache.glb_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#44">src/instruction_cache.v:44</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="cmh_da_set_addr">
            <p>cmh_da_set_addr</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#224">src/instruction_cache.v, 224:37</a>
            </p>
          </td>
          <td>
            <h4>o_da_set_bits</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#o_da_set_bits">instruction_cache.cache_miss_handler_m.o_da_set_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#256">src/instruction_cache.v:256</a>
            </p>
          </td>
          <td>
            <h4>i_w_set_bits</h4>
            <p>
              <a href="instruction_cache.dac.html#i_w_set_bits">instruction_cache.dac.i_w_set_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#299">src/instruction_cache.v:299</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="cmh_da_way_index">
            <p>cmh_da_way_index</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [1:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#226">src/instruction_cache.v, 226:37</a>
            </p>
          </td>
          <td>
            <h4>o_da_way_index</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#o_da_way_index">instruction_cache.cache_miss_handler_m.o_da_way_index</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#257">src/instruction_cache.v:257</a>
            </p>
          </td>
          <td>
            <h4>i_w_way_index</h4>
            <p>
              <a href="instruction_cache.dac.html#i_w_way_index">instruction_cache.dac.i_w_way_index</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#300">src/instruction_cache.v:300</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="cmh_da_block_offset_bits">
            <p>cmh_da_block_offset_bits</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [1:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#227">src/instruction_cache.v, 227:37</a>
            </p>
          </td>
          <td>
            <h4>o_da_block_offset_bits</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#o_da_block_offset_bits">instruction_cache.cache_miss_handler_m.o_da_block_offset_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#258">src/instruction_cache.v:258</a>
            </p>
          </td>
          <td>
            <h4>i_w_block_offset_bits</h4>
            <p>
              <a href="instruction_cache.dac.html#i_w_block_offset_bits">instruction_cache.dac.i_w_block_offset_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#301">src/instruction_cache.v:301</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="cmh_da_write_data">
            <p>cmh_da_write_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [79:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#228">src/instruction_cache.v, 228:37</a>
            </p>
          </td>
          <td>
            <h4>o_da_write_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#o_da_write_data">instruction_cache.cache_miss_handler_m.o_da_write_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#259">src/instruction_cache.v:259</a>
            </p>
          </td>
          <td>
            <h4>i_w_data</h4>
            <p>
              <a href="instruction_cache.dac.html#i_w_data">instruction_cache.dac.i_w_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#302">src/instruction_cache.v:302</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="cmh_da_blocks_if_valid">
            <p>cmh_da_blocks_if_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#229">src/instruction_cache.v, 229:37</a>
            </p>
          </td>
          <td>
            <h4>o_da_blocks_if_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#o_da_blocks_if_valid">instruction_cache.cache_miss_handler_m.o_da_blocks_if_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#260">src/instruction_cache.v:260</a>
            </p>
          </td>
          <td>
            <h4>i_w_valid</h4>
            <p>
              <a href="instruction_cache.dac.html#i_w_valid">instruction_cache.dac.i_w_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#303">src/instruction_cache.v:303</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="cmh_missed_word">
            <p>cmh_missed_word</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [19:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#231">src/instruction_cache.v, 231:29</a>
            </p>
          </td>
          <td>
            <h4>o_missed_word</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#o_missed_word">instruction_cache.cache_miss_handler_m.o_missed_word</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#278">src/instruction_cache.v:278</a>
            </p>
          </td>
          <td>
            <h4>i_missed_word</h4>
            <p>
              <a href="instruction_cache.data_out_arb_m.html#i_missed_word">instruction_cache.data_out_arb_m.i_missed_word</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#331">src/instruction_cache.v:331</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="cmh_missed_word_valid">
            <p>cmh_missed_word_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#232">src/instruction_cache.v, 232:29</a>
            </p>
          </td>
          <td>
            <h4>o_missed_word_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#o_missed_word_valid">instruction_cache.cache_miss_handler_m.o_missed_word_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#279">src/instruction_cache.v:279</a>
            </p>
          </td>
          <td>
            <h4>i_missed_word_valid</h4>
            <p>
              <a href="instruction_cache.data_out_arb_m.html#i_missed_word_valid">instruction_cache.data_out_arb_m.i_missed_word_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#332">src/instruction_cache.v:332</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="dac_ready">
            <p>dac_ready</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#234">src/instruction_cache.v, 234:10</a>
            </p>
          </td>
          <td>
            <h4>o_ready</h4>
            <p>
              <a href="instruction_cache.dac.html#o_ready">instruction_cache.dac.o_ready</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#314">src/instruction_cache.v:314</a>
            </p>
          </td>
          <td>
            <h4>i_da_blocks_halt</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#i_da_blocks_halt">instruction_cache.cache_miss_handler_m.i_da_blocks_halt</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#254">src/instruction_cache.v:254</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="oh4d_r_way_index">
            <p>oh4d_r_way_index</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [1:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#283">src/instruction_cache.v, 283:33</a>
            </p>
          </td>
          <td>
            <h4>o_decoded</h4>
            <p>
              <a href="instruction_cache.onehot4_dec.html#o_decoded">instruction_cache.onehot4_dec.o_decoded</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#287">src/instruction_cache.v:287</a>
            </p>
          </td>
          <td>
            <h4>i_r_way_index</h4>
            <p>
              <a href="instruction_cache.dac.html#i_r_way_index">instruction_cache.dac.i_r_way_index</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#295">src/instruction_cache.v:295</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="dac_word_data">
            <p>dac_word_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [19:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#290">src/instruction_cache.v, 290:29</a>
            </p>
          </td>
          <td>
            <h4>o_word_data</h4>
            <p>
              <a href="instruction_cache.dac.html#o_word_data">instruction_cache.dac.o_word_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#311">src/instruction_cache.v:311</a>
            </p>
          </td>
          <td>
            <h4>i_hit_word</h4>
            <p>
              <a href="instruction_cache.data_out_arb_m.html#i_hit_word">instruction_cache.data_out_arb_m.i_hit_word</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#334">src/instruction_cache.v:334</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="dac_word_data_valid">
            <p>dac_word_data_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#291">src/instruction_cache.v, 291:29</a>
            </p>
          </td>
          <td>
            <h4>o_valid</h4>
            <p>
              <a href="instruction_cache.dac.html#o_valid">instruction_cache.dac.o_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#312">src/instruction_cache.v:312</a>
            </p>
          </td>
          <td>
            <h4>i_hit_word_valid</h4>
            <p>
              <a href="instruction_cache.data_out_arb_m.html#i_hit_word_valid">instruction_cache.data_out_arb_m.i_hit_word_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#335">src/instruction_cache.v:335</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="cdmsr_miss_state">
            <p>cdmsr_miss_state</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__instruction_cache.v.html#317">src/instruction_cache.v, 317:10</a>
            </p>
          </td>
          <td>
            <h4>o_q</h4>
            <p>
              <a href="instruction_cache.cmh_doa_miss_state_reg.html#o_q">instruction_cache.cmh_doa_miss_state_reg.o_q</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#326">src/instruction_cache.v:326</a>
            </p>
          </td>
          <td>
            <h4>i_miss_state</h4>
            <p>
              <a href="instruction_cache.data_out_arb_m.html#i_miss_state">instruction_cache.data_out_arb_m.i_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#337">src/instruction_cache.v:337</a>
            </p>
          </td>
        </tr>
      </tbody>
    </table>
  </body>
  <p>
    <a href="index.html">Design Hierarchy Index</a>
  </p>
</html>