# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Bin_gray_Bin.srcs/sources_1/new/Bin_gray_bin.vhd" \
"../../../../Bin_gray_Bin.srcs/sim_1/new/sim_bin_gray_bin.vhd" \

# Do not sort compile order
nosort
