{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603196343759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603196343760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 20 19:19:03 2020 " "Processing started: Tue Oct 20 19:19:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603196343760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196343760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Half_precision_adder -c Half_precision_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Half_precision_adder -c Half_precision_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196343760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603196345326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603196345327 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "grouping.vhd " "Can't analyze file -- file grouping.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603196371544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_substractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_substractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_substractor-Structural " "Found design unit 1: adder_substractor-Structural" {  } { { "adder_substractor.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/adder_substractor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603196372620 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_substractor " "Found entity 1: adder_substractor" {  } { { "adder_substractor.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/adder_substractor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603196372620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372620 ""}
{ "Warning" "WSGN_SEARCH_FILE" "half_precision_adder.vhd 2 1 " "Using design file half_precision_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Half_precision_adder-structural " "Found design unit 1: Half_precision_adder-structural" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603196372751 ""} { "Info" "ISGN_ENTITY_NAME" "1 Half_precision_adder " "Found entity 1: Half_precision_adder" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603196372751 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603196372751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Half_precision_adder " "Elaborating entity \"Half_precision_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603196372755 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout half_precision_adder.vhd(54) " "Verilog HDL or VHDL warning at half_precision_adder.vhd(54): object \"cout\" assigned a value but never read" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603196372769 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_exp half_precision_adder.vhd(87) " "VHDL Process Statement warning at half_precision_adder.vhd(87): signal \"y_exp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372775 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_exp half_precision_adder.vhd(93) " "VHDL Process Statement warning at half_precision_adder.vhd(93): signal \"x_exp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372775 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_exp half_precision_adder.vhd(101) " "VHDL Process Statement warning at half_precision_adder.vhd(101): signal \"y_exp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372775 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_exp half_precision_adder.vhd(107) " "VHDL Process Statement warning at half_precision_adder.vhd(107): signal \"x_exp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372775 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_exp half_precision_adder.vhd(115) " "VHDL Process Statement warning at half_precision_adder.vhd(115): signal \"x_exp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372776 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_exp half_precision_adder.vhd(138) " "VHDL Process Statement warning at half_precision_adder.vhd(138): signal \"x_exp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372777 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_exp half_precision_adder.vhd(139) " "VHDL Process Statement warning at half_precision_adder.vhd(139): signal \"y_exp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372777 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_exp half_precision_adder.vhd(143) " "VHDL Process Statement warning at half_precision_adder.vhd(143): signal \"x_exp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372777 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_exp half_precision_adder.vhd(143) " "VHDL Process Statement warning at half_precision_adder.vhd(143): signal \"y_exp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372777 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_x_exp half_precision_adder.vhd(144) " "VHDL Process Statement warning at half_precision_adder.vhd(144): signal \"num_x_exp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372777 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_y_exp half_precision_adder.vhd(144) " "VHDL Process Statement warning at half_precision_adder.vhd(144): signal \"num_y_exp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372778 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_exp half_precision_adder.vhd(160) " "VHDL Process Statement warning at half_precision_adder.vhd(160): signal \"x_exp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372782 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_exp half_precision_adder.vhd(160) " "VHDL Process Statement warning at half_precision_adder.vhd(160): signal \"y_exp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372783 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_y_exp half_precision_adder.vhd(161) " "VHDL Process Statement warning at half_precision_adder.vhd(161): signal \"num_y_exp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372783 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_x_exp half_precision_adder.vhd(161) " "VHDL Process Statement warning at half_precision_adder.vhd(161): signal \"num_x_exp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372783 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_exp half_precision_adder.vhd(176) " "VHDL Process Statement warning at half_precision_adder.vhd(176): signal \"x_exp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372786 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_exp half_precision_adder.vhd(176) " "VHDL Process Statement warning at half_precision_adder.vhd(176): signal \"y_exp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372786 "|Half_precision_adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SS half_precision_adder.vhd(82) " "VHDL Process Statement warning at half_precision_adder.vhd(82): inferring latch(es) for signal or variable \"SS\", which holds its previous value in one or more paths through the process" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1603196372789 "|Half_precision_adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ES half_precision_adder.vhd(82) " "VHDL Process Statement warning at half_precision_adder.vhd(82): inferring latch(es) for signal or variable \"ES\", which holds its previous value in one or more paths through the process" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1603196372789 "|Half_precision_adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MS half_precision_adder.vhd(82) " "VHDL Process Statement warning at half_precision_adder.vhd(82): inferring latch(es) for signal or variable \"MS\", which holds its previous value in one or more paths through the process" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1603196372789 "|Half_precision_adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "norm half_precision_adder.vhd(82) " "VHDL Process Statement warning at half_precision_adder.vhd(82): inferring latch(es) for signal or variable \"norm\", which holds its previous value in one or more paths through the process" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1603196372789 "|Half_precision_adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num_x_exp half_precision_adder.vhd(82) " "VHDL Process Statement warning at half_precision_adder.vhd(82): inferring latch(es) for signal or variable \"num_x_exp\", which holds its previous value in one or more paths through the process" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1603196372789 "|Half_precision_adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num_y_exp half_precision_adder.vhd(82) " "VHDL Process Statement warning at half_precision_adder.vhd(82): inferring latch(es) for signal or variable \"num_y_exp\", which holds its previous value in one or more paths through the process" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1603196372790 "|Half_precision_adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dif_exp half_precision_adder.vhd(82) " "VHDL Process Statement warning at half_precision_adder.vhd(82): inferring latch(es) for signal or variable \"dif_exp\", which holds its previous value in one or more paths through the process" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1603196372790 "|Half_precision_adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_man_up half_precision_adder.vhd(82) " "VHDL Process Statement warning at half_precision_adder.vhd(82): inferring latch(es) for signal or variable \"x_man_up\", which holds its previous value in one or more paths through the process" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1603196372790 "|Half_precision_adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_man_up half_precision_adder.vhd(82) " "VHDL Process Statement warning at half_precision_adder.vhd(82): inferring latch(es) for signal or variable \"y_man_up\", which holds its previous value in one or more paths through the process" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1603196372790 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_man_up half_precision_adder.vhd(194) " "VHDL Process Statement warning at half_precision_adder.vhd(194): signal \"y_man_up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372791 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_man_up half_precision_adder.vhd(195) " "VHDL Process Statement warning at half_precision_adder.vhd(195): signal \"x_man_up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372791 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_man_up half_precision_adder.vhd(198) " "VHDL Process Statement warning at half_precision_adder.vhd(198): signal \"x_man_up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372791 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_man_up half_precision_adder.vhd(199) " "VHDL Process Statement warning at half_precision_adder.vhd(199): signal \"y_man_up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372791 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_man_up half_precision_adder.vhd(205) " "VHDL Process Statement warning at half_precision_adder.vhd(205): signal \"x_man_up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372792 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_man_up half_precision_adder.vhd(206) " "VHDL Process Statement warning at half_precision_adder.vhd(206): signal \"y_man_up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372792 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_man_up half_precision_adder.vhd(209) " "VHDL Process Statement warning at half_precision_adder.vhd(209): signal \"x_man_up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372792 "|Half_precision_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_man_up half_precision_adder.vhd(210) " "VHDL Process Statement warning at half_precision_adder.vhd(210): signal \"y_man_up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603196372792 "|Half_precision_adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "operator half_precision_adder.vhd(189) " "VHDL Process Statement warning at half_precision_adder.vhd(189): inferring latch(es) for signal or variable \"operator\", which holds its previous value in one or more paths through the process" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1603196372793 "|Half_precision_adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_op half_precision_adder.vhd(189) " "VHDL Process Statement warning at half_precision_adder.vhd(189): inferring latch(es) for signal or variable \"x_op\", which holds its previous value in one or more paths through the process" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1603196372793 "|Half_precision_adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_op half_precision_adder.vhd(189) " "VHDL Process Statement warning at half_precision_adder.vhd(189): inferring latch(es) for signal or variable \"y_op\", which holds its previous value in one or more paths through the process" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1603196372793 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_op\[0\] half_precision_adder.vhd(189) " "Inferred latch for \"y_op\[0\]\" at half_precision_adder.vhd(189)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372802 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_op\[1\] half_precision_adder.vhd(189) " "Inferred latch for \"y_op\[1\]\" at half_precision_adder.vhd(189)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372802 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_op\[2\] half_precision_adder.vhd(189) " "Inferred latch for \"y_op\[2\]\" at half_precision_adder.vhd(189)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372802 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_op\[3\] half_precision_adder.vhd(189) " "Inferred latch for \"y_op\[3\]\" at half_precision_adder.vhd(189)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372802 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_op\[4\] half_precision_adder.vhd(189) " "Inferred latch for \"y_op\[4\]\" at half_precision_adder.vhd(189)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372802 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_op\[5\] half_precision_adder.vhd(189) " "Inferred latch for \"y_op\[5\]\" at half_precision_adder.vhd(189)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372803 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_op\[6\] half_precision_adder.vhd(189) " "Inferred latch for \"y_op\[6\]\" at half_precision_adder.vhd(189)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372803 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_op\[7\] half_precision_adder.vhd(189) " "Inferred latch for \"y_op\[7\]\" at half_precision_adder.vhd(189)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372803 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_op\[8\] half_precision_adder.vhd(189) " "Inferred latch for \"y_op\[8\]\" at half_precision_adder.vhd(189)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372803 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_op\[9\] half_precision_adder.vhd(189) " "Inferred latch for \"y_op\[9\]\" at half_precision_adder.vhd(189)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372803 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_op\[0\] half_precision_adder.vhd(189) " "Inferred latch for \"x_op\[0\]\" at half_precision_adder.vhd(189)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372804 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_op\[1\] half_precision_adder.vhd(189) " "Inferred latch for \"x_op\[1\]\" at half_precision_adder.vhd(189)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372804 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_op\[2\] half_precision_adder.vhd(189) " "Inferred latch for \"x_op\[2\]\" at half_precision_adder.vhd(189)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372804 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_op\[3\] half_precision_adder.vhd(189) " "Inferred latch for \"x_op\[3\]\" at half_precision_adder.vhd(189)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372804 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_op\[4\] half_precision_adder.vhd(189) " "Inferred latch for \"x_op\[4\]\" at half_precision_adder.vhd(189)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372804 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_op\[5\] half_precision_adder.vhd(189) " "Inferred latch for \"x_op\[5\]\" at half_precision_adder.vhd(189)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372804 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_op\[6\] half_precision_adder.vhd(189) " "Inferred latch for \"x_op\[6\]\" at half_precision_adder.vhd(189)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372805 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_op\[7\] half_precision_adder.vhd(189) " "Inferred latch for \"x_op\[7\]\" at half_precision_adder.vhd(189)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372805 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_op\[8\] half_precision_adder.vhd(189) " "Inferred latch for \"x_op\[8\]\" at half_precision_adder.vhd(189)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372805 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_op\[9\] half_precision_adder.vhd(189) " "Inferred latch for \"x_op\[9\]\" at half_precision_adder.vhd(189)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372805 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operator half_precision_adder.vhd(189) " "Inferred latch for \"operator\" at half_precision_adder.vhd(189)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372805 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_man_up\[0\] half_precision_adder.vhd(82) " "Inferred latch for \"y_man_up\[0\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372805 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_man_up\[1\] half_precision_adder.vhd(82) " "Inferred latch for \"y_man_up\[1\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372805 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_man_up\[2\] half_precision_adder.vhd(82) " "Inferred latch for \"y_man_up\[2\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372806 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_man_up\[3\] half_precision_adder.vhd(82) " "Inferred latch for \"y_man_up\[3\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372806 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_man_up\[4\] half_precision_adder.vhd(82) " "Inferred latch for \"y_man_up\[4\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372806 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_man_up\[5\] half_precision_adder.vhd(82) " "Inferred latch for \"y_man_up\[5\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372806 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_man_up\[6\] half_precision_adder.vhd(82) " "Inferred latch for \"y_man_up\[6\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372807 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_man_up\[7\] half_precision_adder.vhd(82) " "Inferred latch for \"y_man_up\[7\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372807 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_man_up\[8\] half_precision_adder.vhd(82) " "Inferred latch for \"y_man_up\[8\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372807 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_man_up\[9\] half_precision_adder.vhd(82) " "Inferred latch for \"y_man_up\[9\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372807 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_man_up\[0\] half_precision_adder.vhd(82) " "Inferred latch for \"x_man_up\[0\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372807 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_man_up\[1\] half_precision_adder.vhd(82) " "Inferred latch for \"x_man_up\[1\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372807 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_man_up\[2\] half_precision_adder.vhd(82) " "Inferred latch for \"x_man_up\[2\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372808 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_man_up\[3\] half_precision_adder.vhd(82) " "Inferred latch for \"x_man_up\[3\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372808 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_man_up\[4\] half_precision_adder.vhd(82) " "Inferred latch for \"x_man_up\[4\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372808 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_man_up\[5\] half_precision_adder.vhd(82) " "Inferred latch for \"x_man_up\[5\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372808 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_man_up\[6\] half_precision_adder.vhd(82) " "Inferred latch for \"x_man_up\[6\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372808 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_man_up\[7\] half_precision_adder.vhd(82) " "Inferred latch for \"x_man_up\[7\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372808 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_man_up\[8\] half_precision_adder.vhd(82) " "Inferred latch for \"x_man_up\[8\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372809 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_man_up\[9\] half_precision_adder.vhd(82) " "Inferred latch for \"x_man_up\[9\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372809 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[0\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[0\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372809 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[1\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[1\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372809 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[2\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[2\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372809 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[3\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[3\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372809 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[4\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[4\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372809 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[5\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[5\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372810 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[6\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[6\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372810 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[7\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[7\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372810 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[8\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[8\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372810 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[9\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[9\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372810 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[10\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[10\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372810 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[11\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[11\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372810 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[12\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[12\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372811 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[13\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[13\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372811 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[14\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[14\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372811 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[15\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[15\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372811 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[16\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[16\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372811 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[17\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[17\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372811 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[18\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[18\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372812 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[19\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[19\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372812 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[20\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[20\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372812 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[21\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[21\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372812 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[22\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[22\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372813 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[23\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[23\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372813 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[24\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[24\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372813 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[25\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[25\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372813 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[26\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[26\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372813 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[27\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[27\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372813 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[28\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[28\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372814 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[29\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[29\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372814 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[30\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[30\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372814 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dif_exp\[31\] half_precision_adder.vhd(82) " "Inferred latch for \"dif_exp\[31\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372814 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[0\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[0\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372814 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[1\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[1\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372814 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[2\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[2\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372814 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[3\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[3\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372815 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[4\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[4\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372815 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[5\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[5\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372815 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[6\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[6\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372815 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[7\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[7\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372815 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[8\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[8\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372815 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[9\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[9\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372815 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[10\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[10\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372815 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[11\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[11\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372816 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[12\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[12\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372816 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[13\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[13\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372816 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[14\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[14\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372816 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[15\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[15\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372816 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[16\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[16\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372816 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[17\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[17\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372816 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[18\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[18\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372816 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[19\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[19\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372817 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[20\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[20\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372817 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[21\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[21\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372817 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[22\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[22\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372817 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[23\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[23\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372817 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[24\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[24\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372817 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[25\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[25\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372817 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[26\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[26\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372818 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[27\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[27\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372818 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[28\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[28\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372818 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[29\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[29\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372818 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[30\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[30\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372818 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_y_exp\[31\] half_precision_adder.vhd(82) " "Inferred latch for \"num_y_exp\[31\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372818 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[0\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[0\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372818 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[1\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[1\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372819 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[2\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[2\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372819 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[3\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[3\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372819 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[4\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[4\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372819 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[5\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[5\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372819 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[6\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[6\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372819 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[7\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[7\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372819 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[8\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[8\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372819 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[9\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[9\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372819 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[10\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[10\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372820 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[11\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[11\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372820 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[12\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[12\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372820 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[13\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[13\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372820 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[14\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[14\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372820 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[15\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[15\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372820 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[16\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[16\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372820 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[17\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[17\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372820 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[18\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[18\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372821 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[19\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[19\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372821 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[20\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[20\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372821 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[21\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[21\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372821 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[22\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[22\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372821 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[23\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[23\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372821 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[24\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[24\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372821 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[25\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[25\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372822 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[26\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[26\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372822 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[27\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[27\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372822 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[28\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[28\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372822 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[29\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[29\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372823 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[30\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[30\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372823 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_x_exp\[31\] half_precision_adder.vhd(82) " "Inferred latch for \"num_x_exp\[31\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372823 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "norm half_precision_adder.vhd(82) " "Inferred latch for \"norm\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372823 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS\[0\] half_precision_adder.vhd(82) " "Inferred latch for \"MS\[0\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372823 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS\[1\] half_precision_adder.vhd(82) " "Inferred latch for \"MS\[1\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372824 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS\[2\] half_precision_adder.vhd(82) " "Inferred latch for \"MS\[2\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372825 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS\[3\] half_precision_adder.vhd(82) " "Inferred latch for \"MS\[3\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372826 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS\[4\] half_precision_adder.vhd(82) " "Inferred latch for \"MS\[4\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372826 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS\[5\] half_precision_adder.vhd(82) " "Inferred latch for \"MS\[5\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372826 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS\[6\] half_precision_adder.vhd(82) " "Inferred latch for \"MS\[6\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372826 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS\[7\] half_precision_adder.vhd(82) " "Inferred latch for \"MS\[7\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372827 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS\[8\] half_precision_adder.vhd(82) " "Inferred latch for \"MS\[8\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372827 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS\[9\] half_precision_adder.vhd(82) " "Inferred latch for \"MS\[9\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372827 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES\[0\] half_precision_adder.vhd(82) " "Inferred latch for \"ES\[0\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372828 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES\[1\] half_precision_adder.vhd(82) " "Inferred latch for \"ES\[1\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372828 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES\[2\] half_precision_adder.vhd(82) " "Inferred latch for \"ES\[2\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372828 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES\[3\] half_precision_adder.vhd(82) " "Inferred latch for \"ES\[3\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372828 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES\[4\] half_precision_adder.vhd(82) " "Inferred latch for \"ES\[4\]\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372829 "|Half_precision_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS half_precision_adder.vhd(82) " "Inferred latch for \"SS\" at half_precision_adder.vhd(82)" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196372829 "|Half_precision_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_substractor adder_substractor:comp " "Elaborating entity \"adder_substractor\" for hierarchy \"adder_substractor:comp\"" {  } { { "half_precision_adder.vhd" "comp" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603196372995 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder_nbit.vhd 2 1 " "Using design file adder_nbit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_nbit-Structural " "Found design unit 1: adder_nbit-Structural" {  } { { "adder_nbit.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/adder_nbit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603196373012 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_nbit " "Found entity 1: adder_nbit" {  } { { "adder_nbit.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/adder_nbit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603196373012 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603196373012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nbit adder_substractor:comp\|adder_nbit:adder " "Elaborating entity \"adder_nbit\" for hierarchy \"adder_substractor:comp\|adder_nbit:adder\"" {  } { { "adder_substractor.vhd" "adder" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/adder_substractor.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603196373013 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.vhd 2 1 " "Using design file fulladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-Gate_level " "Found design unit 1: fulladder-Gate_level" {  } { { "fulladder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/fulladder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603196373023 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603196373023 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603196373023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder adder_substractor:comp\|adder_nbit:adder\|fulladder:adder_0 " "Elaborating entity \"fulladder\" for hierarchy \"adder_substractor:comp\|adder_nbit:adder\|fulladder:adder_0\"" {  } { { "adder_nbit.vhd" "adder_0" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/adder_nbit.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603196373024 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[8\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[8\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[9\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[9\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[10\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[10\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[11\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[11\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[12\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[12\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[13\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[13\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[14\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[14\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[15\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[15\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[16\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[16\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[17\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[17\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[18\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[18\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[19\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[19\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[20\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[20\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[21\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[21\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[22\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[22\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[23\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[23\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[24\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[24\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[25\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[25\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[26\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[26\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[27\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[27\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[28\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[28\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[29\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[29\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[30\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[30\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dif_exp\[31\] dif_exp\[7\] " "Duplicate LATCH primitive \"dif_exp\[31\]\" merged with LATCH primitive \"dif_exp\[7\]\"" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603196374981 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1603196374981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MS\[0\] " "Latch MS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[0\] " "Ports D and ENA on the latch are fed by the same signal x_input\[0\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374985 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE y_input\[10\] " "Ports ENA and PRE on the latch are fed by the same signal y_input\[10\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374985 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MS\[1\] " "Latch MS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[1\] " "Ports D and ENA on the latch are fed by the same signal x_input\[1\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374985 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR y_input\[10\] " "Ports ENA and CLR on the latch are fed by the same signal y_input\[10\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374985 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MS\[2\] " "Latch MS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[2\] " "Ports D and ENA on the latch are fed by the same signal x_input\[2\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374986 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR y_input\[10\] " "Ports ENA and CLR on the latch are fed by the same signal y_input\[10\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374986 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MS\[3\] " "Latch MS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[3\] " "Ports D and ENA on the latch are fed by the same signal x_input\[3\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374986 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR y_input\[10\] " "Ports ENA and CLR on the latch are fed by the same signal y_input\[10\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374986 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MS\[4\] " "Latch MS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[4\] " "Ports D and ENA on the latch are fed by the same signal x_input\[4\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374986 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR y_input\[10\] " "Ports ENA and CLR on the latch are fed by the same signal y_input\[10\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374986 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MS\[5\] " "Latch MS\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[5\] " "Ports D and ENA on the latch are fed by the same signal x_input\[5\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374987 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR y_input\[10\] " "Ports ENA and CLR on the latch are fed by the same signal y_input\[10\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374987 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MS\[6\] " "Latch MS\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[6\] " "Ports D and ENA on the latch are fed by the same signal x_input\[6\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374987 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR y_input\[10\] " "Ports ENA and CLR on the latch are fed by the same signal y_input\[10\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374987 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MS\[7\] " "Latch MS\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[7\] " "Ports D and ENA on the latch are fed by the same signal x_input\[7\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374987 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR y_input\[10\] " "Ports ENA and CLR on the latch are fed by the same signal y_input\[10\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374987 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MS\[8\] " "Latch MS\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[8\] " "Ports D and ENA on the latch are fed by the same signal x_input\[8\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374987 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR y_input\[10\] " "Ports ENA and CLR on the latch are fed by the same signal y_input\[10\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374987 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MS\[9\] " "Latch MS\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[9\] " "Ports D and ENA on the latch are fed by the same signal x_input\[9\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374988 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR y_input\[10\] " "Ports ENA and CLR on the latch are fed by the same signal y_input\[10\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374988 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ES\[0\] " "Latch ES\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[10\] " "Ports D and ENA on the latch are fed by the same signal x_input\[10\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374988 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE y_input\[10\] " "Ports ENA and PRE on the latch are fed by the same signal y_input\[10\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374988 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ES\[1\] " "Latch ES\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[11\] " "Ports D and ENA on the latch are fed by the same signal x_input\[11\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374988 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE y_input\[10\] " "Ports ENA and PRE on the latch are fed by the same signal y_input\[10\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374988 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ES\[2\] " "Latch ES\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[12\] " "Ports D and ENA on the latch are fed by the same signal x_input\[12\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374988 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE y_input\[10\] " "Ports ENA and PRE on the latch are fed by the same signal y_input\[10\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374988 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ES\[3\] " "Latch ES\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[13\] " "Ports D and ENA on the latch are fed by the same signal x_input\[13\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374989 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE y_input\[10\] " "Ports ENA and PRE on the latch are fed by the same signal y_input\[10\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374989 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ES\[4\] " "Latch ES\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[14\] " "Ports D and ENA on the latch are fed by the same signal x_input\[14\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374989 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE y_input\[10\] " "Ports ENA and PRE on the latch are fed by the same signal y_input\[10\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374989 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SS " "Latch SS has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[15\] " "Ports D and ENA on the latch are fed by the same signal x_input\[15\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374989 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_man_up\[0\] " "Latch y_man_up\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_input\[0\] " "Ports D and ENA on the latch are fed by the same signal y_input\[0\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374989 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_man_up\[0\] " "Latch x_man_up\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[0\] " "Ports D and ENA on the latch are fed by the same signal x_input\[0\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374990 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_man_up\[1\] " "Latch y_man_up\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_input\[1\] " "Ports D and ENA on the latch are fed by the same signal y_input\[1\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374990 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_man_up\[1\] " "Latch x_man_up\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[1\] " "Ports D and ENA on the latch are fed by the same signal x_input\[1\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374990 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_man_up\[2\] " "Latch y_man_up\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_input\[2\] " "Ports D and ENA on the latch are fed by the same signal y_input\[2\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374990 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_man_up\[2\] " "Latch x_man_up\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[2\] " "Ports D and ENA on the latch are fed by the same signal x_input\[2\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374990 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_man_up\[3\] " "Latch y_man_up\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_input\[3\] " "Ports D and ENA on the latch are fed by the same signal y_input\[3\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374991 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_man_up\[3\] " "Latch x_man_up\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[3\] " "Ports D and ENA on the latch are fed by the same signal x_input\[3\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374991 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_man_up\[4\] " "Latch y_man_up\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_input\[4\] " "Ports D and ENA on the latch are fed by the same signal y_input\[4\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374991 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_man_up\[4\] " "Latch x_man_up\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[4\] " "Ports D and ENA on the latch are fed by the same signal x_input\[4\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374991 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_man_up\[5\] " "Latch y_man_up\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_input\[5\] " "Ports D and ENA on the latch are fed by the same signal y_input\[5\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374991 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_man_up\[5\] " "Latch x_man_up\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[5\] " "Ports D and ENA on the latch are fed by the same signal x_input\[5\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374991 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_man_up\[6\] " "Latch y_man_up\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_input\[6\] " "Ports D and ENA on the latch are fed by the same signal y_input\[6\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374992 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_man_up\[6\] " "Latch x_man_up\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[6\] " "Ports D and ENA on the latch are fed by the same signal x_input\[6\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374993 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_man_up\[7\] " "Latch y_man_up\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_input\[7\] " "Ports D and ENA on the latch are fed by the same signal y_input\[7\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374995 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_man_up\[7\] " "Latch x_man_up\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[7\] " "Ports D and ENA on the latch are fed by the same signal x_input\[7\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374995 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_man_up\[8\] " "Latch y_man_up\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_input\[8\] " "Ports D and ENA on the latch are fed by the same signal y_input\[8\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374995 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_man_up\[8\] " "Latch x_man_up\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[8\] " "Ports D and ENA on the latch are fed by the same signal x_input\[8\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374995 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_man_up\[9\] " "Latch y_man_up\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_input\[9\] " "Ports D and ENA on the latch are fed by the same signal y_input\[9\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374996 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_man_up\[9\] " "Latch x_man_up\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[9\] " "Ports D and ENA on the latch are fed by the same signal x_input\[9\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374996 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dif_exp\[0\] " "Latch dif_exp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[14\] " "Ports D and ENA on the latch are fed by the same signal x_input\[14\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374996 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dif_exp\[1\] " "Latch dif_exp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[14\] " "Ports D and ENA on the latch are fed by the same signal x_input\[14\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374996 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dif_exp\[2\] " "Latch dif_exp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[14\] " "Ports D and ENA on the latch are fed by the same signal x_input\[14\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374996 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dif_exp\[3\] " "Latch dif_exp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[14\] " "Ports D and ENA on the latch are fed by the same signal x_input\[14\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374997 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dif_exp\[4\] " "Latch dif_exp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[14\] " "Ports D and ENA on the latch are fed by the same signal x_input\[14\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374997 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dif_exp\[5\] " "Latch dif_exp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[14\] " "Ports D and ENA on the latch are fed by the same signal x_input\[14\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374997 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dif_exp\[6\] " "Latch dif_exp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[14\] " "Ports D and ENA on the latch are fed by the same signal x_input\[14\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374997 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dif_exp\[7\] " "Latch dif_exp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[14\] " "Ports D and ENA on the latch are fed by the same signal x_input\[14\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374997 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num_x_exp\[0\] " "Latch num_x_exp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[10\] " "Ports D and ENA on the latch are fed by the same signal x_input\[10\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374998 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num_y_exp\[0\] " "Latch num_y_exp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_input\[10\] " "Ports D and ENA on the latch are fed by the same signal y_input\[10\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374998 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num_x_exp\[1\] " "Latch num_x_exp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[11\] " "Ports D and ENA on the latch are fed by the same signal x_input\[11\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374998 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num_y_exp\[1\] " "Latch num_y_exp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_input\[11\] " "Ports D and ENA on the latch are fed by the same signal y_input\[11\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374998 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num_x_exp\[2\] " "Latch num_x_exp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[12\] " "Ports D and ENA on the latch are fed by the same signal x_input\[12\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374999 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num_y_exp\[2\] " "Latch num_y_exp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_input\[12\] " "Ports D and ENA on the latch are fed by the same signal y_input\[12\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374999 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num_x_exp\[3\] " "Latch num_x_exp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[13\] " "Ports D and ENA on the latch are fed by the same signal x_input\[13\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374999 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num_y_exp\[3\] " "Latch num_y_exp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_input\[13\] " "Ports D and ENA on the latch are fed by the same signal y_input\[13\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196374999 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196374999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num_x_exp\[4\] " "Latch num_x_exp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_input\[14\] " "Ports D and ENA on the latch are fed by the same signal x_input\[14\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196375000 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196375000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num_y_exp\[4\] " "Latch num_y_exp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_input\[14\] " "Ports D and ENA on the latch are fed by the same signal y_input\[14\]" {  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603196375000 ""}  } { { "half_precision_adder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3/half_precision_adder.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603196375000 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603196375637 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603196377819 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603196377819 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "376 " "Implemented 376 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603196378440 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603196378440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "328 " "Implemented 328 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603196378440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603196378440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 166 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "658 " "Peak virtual memory: 658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603196378502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 20 19:19:38 2020 " "Processing ended: Tue Oct 20 19:19:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603196378502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603196378502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603196378502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603196378502 ""}
