#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Aug 13 11:14:13 2020
# Process ID: 12528
# Log file: e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_dma_0_example/vivado.log
# Journal file: e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_dma_0_example\vivado.jou
#-----------------------------------------------------------
start_gui
source e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0_ex.tcl
set_property file_type Verilog [get_files  e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_dma_0_example/axi_dma_0_example.srcs/sim_1/imports/simulation/axi_dma_0_exdes_tb.vhd]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property file_type VHDL [get_files  e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_dma_0_example/axi_dma_0_example.srcs/sim_1/imports/simulation/axi_dma_0_exdes_tb.vhd]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
