Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Fri Nov 29 17:34:09 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt squat_hero_test_1.twr squat_hero_test_1.udb -gui -msgset C:/Users/KetHollingsworth/Desktop/Repositories/Microps/Squat-Hero/FPGA/squat_hero/promote.xml

-----------------------------------------
Design:          vga
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 
create_generated_clock -name {vgaclk_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 46.9697%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE  |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{vgaCont/hcnt_46__i0/SR   vgaCont/hcnt_46__i1/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_46__i9/SR   vgaCont/hcnt_46__i8/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_46__i7/SR   vgaCont/hcnt_46__i6/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_46__i5/SR   vgaCont/hcnt_46__i4/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_46__i3/SR   vgaCont/hcnt_46__i2/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_45__i9/SR   vgaCont/vcnt_45__i8/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_45__i7/SR   vgaCont/vcnt_45__i6/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_45__i5/SR   vgaCont/vcnt_45__i4/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_45__i3/SR   vgaCont/vcnt_45__i2/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_45__i1/SR   vgaCont/vcnt_45__i0/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        10
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
reset                                   |                     input
clk                                     |                     input
b[0]                                    |                    output
b[1]                                    |                    output
b[2]                                    |                    output
b[3]                                    |                    output
g[0]                                    |                    output
g[1]                                    |                    output
g[2]                                    |                    output
g[3]                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "vgaclk_c"
=======================
create_generated_clock -name {vgaclk_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock vgaclk_c             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vgaclk_c                          |             Target |          39.801 ns |         25.125 MHz 
                                        | Actual (all paths) |          18.439 ns |         54.233 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock vgaclk_c             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From int_osc                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.2 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock int_osc              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vgaclk_c                          |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
videoGen/moving_box_inst/left_48__i0/SR  |   21.362 ns 
{videoGen/moving_box_inst/left_48__i1/SR   videoGen/moving_box_inst/left_48__i2/SR}              
                                         |   21.362 ns 
{videoGen/moving_box_inst/left_48__i3/SR   videoGen/moving_box_inst/left_48__i4/SR}              
                                         |   21.362 ns 
{videoGen/moving_box_inst/left_48__i5/SR   videoGen/moving_box_inst/left_48__i6/SR}              
                                         |   21.362 ns 
videoGen/moving_box_inst/right_49__i0/SR |   21.388 ns 
{videoGen/moving_box_inst/right_49__i1/SR   videoGen/moving_box_inst/right_49__i2/SR}              
                                         |   21.388 ns 
{videoGen/moving_box_inst/right_49__i3/SR   videoGen/moving_box_inst/right_49__i4/SR}              
                                         |   21.388 ns 
{videoGen/moving_box_inst/right_49__i5/SR   videoGen/moving_box_inst/right_49__i6/SR}              
                                         |   21.388 ns 
{videoGen/moving_box_inst/right_49__i7/SR   videoGen/moving_box_inst/right_49__i8/SR}              
                                         |   21.388 ns 
videoGen/moving_box_inst/right_49__i9/SR |   21.388 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : videoGen/moving_box_inst/counter_50__i11/Q  (SLICE_R19C4B)
Path End         : videoGen/moving_box_inst/left_48__i0/SR  (SLICE_R18C3A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 8
Delay Ratio      : 71.4% (route), 28.6% (logic)
Clock Skew       : -1.705 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 21.361 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  40      
vgaCont/vgaclk_c                                             NET DELAY           8.592                 14.095  40      
{videoGen/moving_box_inst/counter_50__i10/CK   videoGen/moving_box_inst/counter_50__i11/CK}
                                                             CLOCK PIN           0.000                 14.095  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
videoGen/moving_box_inst/counter_50__i11/CK->videoGen/moving_box_inst/counter_50__i11/Q
                                          SLICE_R19C4B       CLK_TO_Q1_DELAY     1.388                 15.483  2       
videoGen/moving_box_inst/counter[10]                         NET DELAY           2.353                 17.836  2       
videoGen/moving_box_inst/i3_3_lut/C->videoGen/moving_box_inst/i3_3_lut/Z
                                          SLICE_R18C4C       D0_TO_F0_DELAY      0.449                 18.285  1       
videoGen/moving_box_inst/n8_adj_111                          NET DELAY           2.168                 20.453  1       
videoGen/moving_box_inst/i125_4_lut/C->videoGen/moving_box_inst/i125_4_lut/Z
                                          SLICE_R18C5A       D1_TO_F1_DELAY      0.476                 20.929  1       
videoGen/moving_box_inst/n30                                 NET DELAY           0.304                 21.233  1       
videoGen/moving_box_inst/i4_4_lut/C->videoGen/moving_box_inst/i4_4_lut/Z
                                          SLICE_R18C5B       C0_TO_F0_DELAY      0.476                 21.709  1       
videoGen/moving_box_inst/n1968                               NET DELAY           0.304                 22.013  1       
videoGen/moving_box_inst/i9_4_lut/A->videoGen/moving_box_inst/i9_4_lut/Z
                                          SLICE_R18C5B       C1_TO_F1_DELAY      0.476                 22.489  1       
videoGen/moving_box_inst/n22                                 NET DELAY           0.304                 22.793  1       
videoGen/moving_box_inst/i11_4_lut/B->videoGen/moving_box_inst/i11_4_lut/Z
                                          SLICE_R18C5C       C0_TO_F0_DELAY      0.476                 23.269  1       
videoGen/moving_box_inst/n24                                 NET DELAY           0.304                 23.573  1       
videoGen/moving_box_inst/i12_4_lut/B->videoGen/moving_box_inst/i12_4_lut/Z
                                          SLICE_R18C5C       C1_TO_F1_DELAY      0.449                 24.022  30      
videoGen/moving_box_inst/n3                                  NET DELAY           2.551                 26.573  30      
videoGen/moving_box_inst/i699_4_lut/A->videoGen/moving_box_inst/i699_4_lut/Z
                                          SLICE_R18C5D       A1_TO_F1_DELAY      0.449                 27.022  12      
videoGen/moving_box_inst/n796                                NET DELAY           3.278                 30.300  12      
videoGen/moving_box_inst/left_48__i0/SR                      ENDPOINT            0.000                 30.300  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  40      
vgaCont/vgaclk_c                                             NET DELAY           6.887                 52.190  40      
videoGen/moving_box_inst/left_48__i0/CK                      CLOCK PIN           0.000                 52.190  1       
                                                             Uncertainty      -(0.000)                 52.190  
                                                             Setup time       -(0.529)                 51.661  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.661  
Arrival Time                                                                                        -(30.299)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   21.361  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : videoGen/moving_box_inst/counter_50__i11/Q  (SLICE_R19C4B)
Path End         : {videoGen/moving_box_inst/left_48__i1/SR   videoGen/moving_box_inst/left_48__i2/SR}  (SLICE_R18C3B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 8
Delay Ratio      : 71.4% (route), 28.6% (logic)
Clock Skew       : -1.705 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 21.361 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  40      
vgaCont/vgaclk_c                                             NET DELAY           8.592                 14.095  40      
{videoGen/moving_box_inst/counter_50__i10/CK   videoGen/moving_box_inst/counter_50__i11/CK}
                                                             CLOCK PIN           0.000                 14.095  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
videoGen/moving_box_inst/counter_50__i11/CK->videoGen/moving_box_inst/counter_50__i11/Q
                                          SLICE_R19C4B       CLK_TO_Q1_DELAY     1.388                 15.483  2       
videoGen/moving_box_inst/counter[10]                         NET DELAY           2.353                 17.836  2       
videoGen/moving_box_inst/i3_3_lut/C->videoGen/moving_box_inst/i3_3_lut/Z
                                          SLICE_R18C4C       D0_TO_F0_DELAY      0.449                 18.285  1       
videoGen/moving_box_inst/n8_adj_111                          NET DELAY           2.168                 20.453  1       
videoGen/moving_box_inst/i125_4_lut/C->videoGen/moving_box_inst/i125_4_lut/Z
                                          SLICE_R18C5A       D1_TO_F1_DELAY      0.476                 20.929  1       
videoGen/moving_box_inst/n30                                 NET DELAY           0.304                 21.233  1       
videoGen/moving_box_inst/i4_4_lut/C->videoGen/moving_box_inst/i4_4_lut/Z
                                          SLICE_R18C5B       C0_TO_F0_DELAY      0.476                 21.709  1       
videoGen/moving_box_inst/n1968                               NET DELAY           0.304                 22.013  1       
videoGen/moving_box_inst/i9_4_lut/A->videoGen/moving_box_inst/i9_4_lut/Z
                                          SLICE_R18C5B       C1_TO_F1_DELAY      0.476                 22.489  1       
videoGen/moving_box_inst/n22                                 NET DELAY           0.304                 22.793  1       
videoGen/moving_box_inst/i11_4_lut/B->videoGen/moving_box_inst/i11_4_lut/Z
                                          SLICE_R18C5C       C0_TO_F0_DELAY      0.476                 23.269  1       
videoGen/moving_box_inst/n24                                 NET DELAY           0.304                 23.573  1       
videoGen/moving_box_inst/i12_4_lut/B->videoGen/moving_box_inst/i12_4_lut/Z
                                          SLICE_R18C5C       C1_TO_F1_DELAY      0.449                 24.022  30      
videoGen/moving_box_inst/n3                                  NET DELAY           2.551                 26.573  30      
videoGen/moving_box_inst/i699_4_lut/A->videoGen/moving_box_inst/i699_4_lut/Z
                                          SLICE_R18C5D       A1_TO_F1_DELAY      0.449                 27.022  12      
videoGen/moving_box_inst/n796                                NET DELAY           3.278                 30.300  12      
{videoGen/moving_box_inst/left_48__i1/SR   videoGen/moving_box_inst/left_48__i2/SR}
                                                             ENDPOINT            0.000                 30.300  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  40      
vgaCont/vgaclk_c                                             NET DELAY           6.887                 52.190  40      
{videoGen/moving_box_inst/left_48__i1/CK   videoGen/moving_box_inst/left_48__i2/CK}
                                                             CLOCK PIN           0.000                 52.190  1       
                                                             Uncertainty      -(0.000)                 52.190  
                                                             Setup time       -(0.529)                 51.661  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.661  
Arrival Time                                                                                        -(30.299)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   21.361  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : videoGen/moving_box_inst/counter_50__i11/Q  (SLICE_R19C4B)
Path End         : {videoGen/moving_box_inst/left_48__i3/SR   videoGen/moving_box_inst/left_48__i4/SR}  (SLICE_R18C3C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 8
Delay Ratio      : 71.4% (route), 28.6% (logic)
Clock Skew       : -1.705 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 21.361 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  40      
vgaCont/vgaclk_c                                             NET DELAY           8.592                 14.095  40      
{videoGen/moving_box_inst/counter_50__i10/CK   videoGen/moving_box_inst/counter_50__i11/CK}
                                                             CLOCK PIN           0.000                 14.095  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
videoGen/moving_box_inst/counter_50__i11/CK->videoGen/moving_box_inst/counter_50__i11/Q
                                          SLICE_R19C4B       CLK_TO_Q1_DELAY     1.388                 15.483  2       
videoGen/moving_box_inst/counter[10]                         NET DELAY           2.353                 17.836  2       
videoGen/moving_box_inst/i3_3_lut/C->videoGen/moving_box_inst/i3_3_lut/Z
                                          SLICE_R18C4C       D0_TO_F0_DELAY      0.449                 18.285  1       
videoGen/moving_box_inst/n8_adj_111                          NET DELAY           2.168                 20.453  1       
videoGen/moving_box_inst/i125_4_lut/C->videoGen/moving_box_inst/i125_4_lut/Z
                                          SLICE_R18C5A       D1_TO_F1_DELAY      0.476                 20.929  1       
videoGen/moving_box_inst/n30                                 NET DELAY           0.304                 21.233  1       
videoGen/moving_box_inst/i4_4_lut/C->videoGen/moving_box_inst/i4_4_lut/Z
                                          SLICE_R18C5B       C0_TO_F0_DELAY      0.476                 21.709  1       
videoGen/moving_box_inst/n1968                               NET DELAY           0.304                 22.013  1       
videoGen/moving_box_inst/i9_4_lut/A->videoGen/moving_box_inst/i9_4_lut/Z
                                          SLICE_R18C5B       C1_TO_F1_DELAY      0.476                 22.489  1       
videoGen/moving_box_inst/n22                                 NET DELAY           0.304                 22.793  1       
videoGen/moving_box_inst/i11_4_lut/B->videoGen/moving_box_inst/i11_4_lut/Z
                                          SLICE_R18C5C       C0_TO_F0_DELAY      0.476                 23.269  1       
videoGen/moving_box_inst/n24                                 NET DELAY           0.304                 23.573  1       
videoGen/moving_box_inst/i12_4_lut/B->videoGen/moving_box_inst/i12_4_lut/Z
                                          SLICE_R18C5C       C1_TO_F1_DELAY      0.449                 24.022  30      
videoGen/moving_box_inst/n3                                  NET DELAY           2.551                 26.573  30      
videoGen/moving_box_inst/i699_4_lut/A->videoGen/moving_box_inst/i699_4_lut/Z
                                          SLICE_R18C5D       A1_TO_F1_DELAY      0.449                 27.022  12      
videoGen/moving_box_inst/n796                                NET DELAY           3.278                 30.300  12      
{videoGen/moving_box_inst/left_48__i3/SR   videoGen/moving_box_inst/left_48__i4/SR}
                                                             ENDPOINT            0.000                 30.300  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  40      
vgaCont/vgaclk_c                                             NET DELAY           6.887                 52.190  40      
{videoGen/moving_box_inst/left_48__i3/CK   videoGen/moving_box_inst/left_48__i4/CK}
                                                             CLOCK PIN           0.000                 52.190  1       
                                                             Uncertainty      -(0.000)                 52.190  
                                                             Setup time       -(0.529)                 51.661  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.661  
Arrival Time                                                                                        -(30.299)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   21.361  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : videoGen/moving_box_inst/counter_50__i11/Q  (SLICE_R19C4B)
Path End         : {videoGen/moving_box_inst/left_48__i5/SR   videoGen/moving_box_inst/left_48__i6/SR}  (SLICE_R18C3D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 8
Delay Ratio      : 71.4% (route), 28.6% (logic)
Clock Skew       : -1.705 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 21.361 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  40      
vgaCont/vgaclk_c                                             NET DELAY           8.592                 14.095  40      
{videoGen/moving_box_inst/counter_50__i10/CK   videoGen/moving_box_inst/counter_50__i11/CK}
                                                             CLOCK PIN           0.000                 14.095  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
videoGen/moving_box_inst/counter_50__i11/CK->videoGen/moving_box_inst/counter_50__i11/Q
                                          SLICE_R19C4B       CLK_TO_Q1_DELAY     1.388                 15.483  2       
videoGen/moving_box_inst/counter[10]                         NET DELAY           2.353                 17.836  2       
videoGen/moving_box_inst/i3_3_lut/C->videoGen/moving_box_inst/i3_3_lut/Z
                                          SLICE_R18C4C       D0_TO_F0_DELAY      0.449                 18.285  1       
videoGen/moving_box_inst/n8_adj_111                          NET DELAY           2.168                 20.453  1       
videoGen/moving_box_inst/i125_4_lut/C->videoGen/moving_box_inst/i125_4_lut/Z
                                          SLICE_R18C5A       D1_TO_F1_DELAY      0.476                 20.929  1       
videoGen/moving_box_inst/n30                                 NET DELAY           0.304                 21.233  1       
videoGen/moving_box_inst/i4_4_lut/C->videoGen/moving_box_inst/i4_4_lut/Z
                                          SLICE_R18C5B       C0_TO_F0_DELAY      0.476                 21.709  1       
videoGen/moving_box_inst/n1968                               NET DELAY           0.304                 22.013  1       
videoGen/moving_box_inst/i9_4_lut/A->videoGen/moving_box_inst/i9_4_lut/Z
                                          SLICE_R18C5B       C1_TO_F1_DELAY      0.476                 22.489  1       
videoGen/moving_box_inst/n22                                 NET DELAY           0.304                 22.793  1       
videoGen/moving_box_inst/i11_4_lut/B->videoGen/moving_box_inst/i11_4_lut/Z
                                          SLICE_R18C5C       C0_TO_F0_DELAY      0.476                 23.269  1       
videoGen/moving_box_inst/n24                                 NET DELAY           0.304                 23.573  1       
videoGen/moving_box_inst/i12_4_lut/B->videoGen/moving_box_inst/i12_4_lut/Z
                                          SLICE_R18C5C       C1_TO_F1_DELAY      0.449                 24.022  30      
videoGen/moving_box_inst/n3                                  NET DELAY           2.551                 26.573  30      
videoGen/moving_box_inst/i699_4_lut/A->videoGen/moving_box_inst/i699_4_lut/Z
                                          SLICE_R18C5D       A1_TO_F1_DELAY      0.449                 27.022  12      
videoGen/moving_box_inst/n796                                NET DELAY           3.278                 30.300  12      
{videoGen/moving_box_inst/left_48__i5/SR   videoGen/moving_box_inst/left_48__i6/SR}
                                                             ENDPOINT            0.000                 30.300  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  40      
vgaCont/vgaclk_c                                             NET DELAY           6.887                 52.190  40      
{videoGen/moving_box_inst/left_48__i5/CK   videoGen/moving_box_inst/left_48__i6/CK}
                                                             CLOCK PIN           0.000                 52.190  1       
                                                             Uncertainty      -(0.000)                 52.190  
                                                             Setup time       -(0.529)                 51.661  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.661  
Arrival Time                                                                                        -(30.299)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   21.361  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : videoGen/moving_box_inst/counter_50__i11/Q  (SLICE_R19C4B)
Path End         : videoGen/moving_box_inst/right_49__i0/SR  (SLICE_R16C3A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 8
Delay Ratio      : 71.3% (route), 28.7% (logic)
Clock Skew       : -1.705 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 21.387 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  40      
vgaCont/vgaclk_c                                             NET DELAY           8.592                 14.095  40      
{videoGen/moving_box_inst/counter_50__i10/CK   videoGen/moving_box_inst/counter_50__i11/CK}
                                                             CLOCK PIN           0.000                 14.095  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
videoGen/moving_box_inst/counter_50__i11/CK->videoGen/moving_box_inst/counter_50__i11/Q
                                          SLICE_R19C4B       CLK_TO_Q1_DELAY     1.388                 15.483  2       
videoGen/moving_box_inst/counter[10]                         NET DELAY           2.353                 17.836  2       
videoGen/moving_box_inst/i3_3_lut/C->videoGen/moving_box_inst/i3_3_lut/Z
                                          SLICE_R18C4C       D0_TO_F0_DELAY      0.449                 18.285  1       
videoGen/moving_box_inst/n8_adj_111                          NET DELAY           2.168                 20.453  1       
videoGen/moving_box_inst/i125_4_lut/C->videoGen/moving_box_inst/i125_4_lut/Z
                                          SLICE_R18C5A       D1_TO_F1_DELAY      0.476                 20.929  1       
videoGen/moving_box_inst/n30                                 NET DELAY           0.304                 21.233  1       
videoGen/moving_box_inst/i4_4_lut/C->videoGen/moving_box_inst/i4_4_lut/Z
                                          SLICE_R18C5B       C0_TO_F0_DELAY      0.476                 21.709  1       
videoGen/moving_box_inst/n1968                               NET DELAY           0.304                 22.013  1       
videoGen/moving_box_inst/i9_4_lut/A->videoGen/moving_box_inst/i9_4_lut/Z
                                          SLICE_R18C5B       C1_TO_F1_DELAY      0.476                 22.489  1       
videoGen/moving_box_inst/n22                                 NET DELAY           0.304                 22.793  1       
videoGen/moving_box_inst/i11_4_lut/B->videoGen/moving_box_inst/i11_4_lut/Z
                                          SLICE_R18C5C       C0_TO_F0_DELAY      0.476                 23.269  1       
videoGen/moving_box_inst/n24                                 NET DELAY           0.304                 23.573  1       
videoGen/moving_box_inst/i12_4_lut/B->videoGen/moving_box_inst/i12_4_lut/Z
                                          SLICE_R18C5C       C1_TO_F1_DELAY      0.449                 24.022  30      
videoGen/moving_box_inst/n3                                  NET DELAY           2.551                 26.573  30      
videoGen/moving_box_inst/i699_4_lut/A->videoGen/moving_box_inst/i699_4_lut/Z
                                          SLICE_R18C5D       A1_TO_F1_DELAY      0.449                 27.022  12      
videoGen/moving_box_inst/n796                                NET DELAY           3.252                 30.274  12      
videoGen/moving_box_inst/right_49__i0/SR                     ENDPOINT            0.000                 30.274  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  40      
vgaCont/vgaclk_c                                             NET DELAY           6.887                 52.190  40      
videoGen/moving_box_inst/right_49__i0/CK                     CLOCK PIN           0.000                 52.190  1       
                                                             Uncertainty      -(0.000)                 52.190  
                                                             Setup time       -(0.529)                 51.661  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.661  
Arrival Time                                                                                        -(30.273)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   21.387  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : videoGen/moving_box_inst/counter_50__i11/Q  (SLICE_R19C4B)
Path End         : {videoGen/moving_box_inst/right_49__i1/SR   videoGen/moving_box_inst/right_49__i2/SR}  (SLICE_R16C3B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 8
Delay Ratio      : 71.3% (route), 28.7% (logic)
Clock Skew       : -1.705 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 21.387 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  40      
vgaCont/vgaclk_c                                             NET DELAY           8.592                 14.095  40      
{videoGen/moving_box_inst/counter_50__i10/CK   videoGen/moving_box_inst/counter_50__i11/CK}
                                                             CLOCK PIN           0.000                 14.095  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
videoGen/moving_box_inst/counter_50__i11/CK->videoGen/moving_box_inst/counter_50__i11/Q
                                          SLICE_R19C4B       CLK_TO_Q1_DELAY     1.388                 15.483  2       
videoGen/moving_box_inst/counter[10]                         NET DELAY           2.353                 17.836  2       
videoGen/moving_box_inst/i3_3_lut/C->videoGen/moving_box_inst/i3_3_lut/Z
                                          SLICE_R18C4C       D0_TO_F0_DELAY      0.449                 18.285  1       
videoGen/moving_box_inst/n8_adj_111                          NET DELAY           2.168                 20.453  1       
videoGen/moving_box_inst/i125_4_lut/C->videoGen/moving_box_inst/i125_4_lut/Z
                                          SLICE_R18C5A       D1_TO_F1_DELAY      0.476                 20.929  1       
videoGen/moving_box_inst/n30                                 NET DELAY           0.304                 21.233  1       
videoGen/moving_box_inst/i4_4_lut/C->videoGen/moving_box_inst/i4_4_lut/Z
                                          SLICE_R18C5B       C0_TO_F0_DELAY      0.476                 21.709  1       
videoGen/moving_box_inst/n1968                               NET DELAY           0.304                 22.013  1       
videoGen/moving_box_inst/i9_4_lut/A->videoGen/moving_box_inst/i9_4_lut/Z
                                          SLICE_R18C5B       C1_TO_F1_DELAY      0.476                 22.489  1       
videoGen/moving_box_inst/n22                                 NET DELAY           0.304                 22.793  1       
videoGen/moving_box_inst/i11_4_lut/B->videoGen/moving_box_inst/i11_4_lut/Z
                                          SLICE_R18C5C       C0_TO_F0_DELAY      0.476                 23.269  1       
videoGen/moving_box_inst/n24                                 NET DELAY           0.304                 23.573  1       
videoGen/moving_box_inst/i12_4_lut/B->videoGen/moving_box_inst/i12_4_lut/Z
                                          SLICE_R18C5C       C1_TO_F1_DELAY      0.449                 24.022  30      
videoGen/moving_box_inst/n3                                  NET DELAY           2.551                 26.573  30      
videoGen/moving_box_inst/i699_4_lut/A->videoGen/moving_box_inst/i699_4_lut/Z
                                          SLICE_R18C5D       A1_TO_F1_DELAY      0.449                 27.022  12      
videoGen/moving_box_inst/n796                                NET DELAY           3.252                 30.274  12      
{videoGen/moving_box_inst/right_49__i1/SR   videoGen/moving_box_inst/right_49__i2/SR}
                                                             ENDPOINT            0.000                 30.274  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  40      
vgaCont/vgaclk_c                                             NET DELAY           6.887                 52.190  40      
{videoGen/moving_box_inst/right_49__i1/CK   videoGen/moving_box_inst/right_49__i2/CK}
                                                             CLOCK PIN           0.000                 52.190  1       
                                                             Uncertainty      -(0.000)                 52.190  
                                                             Setup time       -(0.529)                 51.661  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.661  
Arrival Time                                                                                        -(30.273)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   21.387  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : videoGen/moving_box_inst/counter_50__i11/Q  (SLICE_R19C4B)
Path End         : {videoGen/moving_box_inst/right_49__i3/SR   videoGen/moving_box_inst/right_49__i4/SR}  (SLICE_R16C3C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 8
Delay Ratio      : 71.3% (route), 28.7% (logic)
Clock Skew       : -1.705 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 21.387 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  40      
vgaCont/vgaclk_c                                             NET DELAY           8.592                 14.095  40      
{videoGen/moving_box_inst/counter_50__i10/CK   videoGen/moving_box_inst/counter_50__i11/CK}
                                                             CLOCK PIN           0.000                 14.095  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
videoGen/moving_box_inst/counter_50__i11/CK->videoGen/moving_box_inst/counter_50__i11/Q
                                          SLICE_R19C4B       CLK_TO_Q1_DELAY     1.388                 15.483  2       
videoGen/moving_box_inst/counter[10]                         NET DELAY           2.353                 17.836  2       
videoGen/moving_box_inst/i3_3_lut/C->videoGen/moving_box_inst/i3_3_lut/Z
                                          SLICE_R18C4C       D0_TO_F0_DELAY      0.449                 18.285  1       
videoGen/moving_box_inst/n8_adj_111                          NET DELAY           2.168                 20.453  1       
videoGen/moving_box_inst/i125_4_lut/C->videoGen/moving_box_inst/i125_4_lut/Z
                                          SLICE_R18C5A       D1_TO_F1_DELAY      0.476                 20.929  1       
videoGen/moving_box_inst/n30                                 NET DELAY           0.304                 21.233  1       
videoGen/moving_box_inst/i4_4_lut/C->videoGen/moving_box_inst/i4_4_lut/Z
                                          SLICE_R18C5B       C0_TO_F0_DELAY      0.476                 21.709  1       
videoGen/moving_box_inst/n1968                               NET DELAY           0.304                 22.013  1       
videoGen/moving_box_inst/i9_4_lut/A->videoGen/moving_box_inst/i9_4_lut/Z
                                          SLICE_R18C5B       C1_TO_F1_DELAY      0.476                 22.489  1       
videoGen/moving_box_inst/n22                                 NET DELAY           0.304                 22.793  1       
videoGen/moving_box_inst/i11_4_lut/B->videoGen/moving_box_inst/i11_4_lut/Z
                                          SLICE_R18C5C       C0_TO_F0_DELAY      0.476                 23.269  1       
videoGen/moving_box_inst/n24                                 NET DELAY           0.304                 23.573  1       
videoGen/moving_box_inst/i12_4_lut/B->videoGen/moving_box_inst/i12_4_lut/Z
                                          SLICE_R18C5C       C1_TO_F1_DELAY      0.449                 24.022  30      
videoGen/moving_box_inst/n3                                  NET DELAY           2.551                 26.573  30      
videoGen/moving_box_inst/i699_4_lut/A->videoGen/moving_box_inst/i699_4_lut/Z
                                          SLICE_R18C5D       A1_TO_F1_DELAY      0.449                 27.022  12      
videoGen/moving_box_inst/n796                                NET DELAY           3.252                 30.274  12      
{videoGen/moving_box_inst/right_49__i3/SR   videoGen/moving_box_inst/right_49__i4/SR}
                                                             ENDPOINT            0.000                 30.274  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  40      
vgaCont/vgaclk_c                                             NET DELAY           6.887                 52.190  40      
{videoGen/moving_box_inst/right_49__i3/CK   videoGen/moving_box_inst/right_49__i4/CK}
                                                             CLOCK PIN           0.000                 52.190  1       
                                                             Uncertainty      -(0.000)                 52.190  
                                                             Setup time       -(0.529)                 51.661  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.661  
Arrival Time                                                                                        -(30.273)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   21.387  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : videoGen/moving_box_inst/counter_50__i11/Q  (SLICE_R19C4B)
Path End         : {videoGen/moving_box_inst/right_49__i5/SR   videoGen/moving_box_inst/right_49__i6/SR}  (SLICE_R16C3D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 8
Delay Ratio      : 71.3% (route), 28.7% (logic)
Clock Skew       : -1.705 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 21.387 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  40      
vgaCont/vgaclk_c                                             NET DELAY           8.592                 14.095  40      
{videoGen/moving_box_inst/counter_50__i10/CK   videoGen/moving_box_inst/counter_50__i11/CK}
                                                             CLOCK PIN           0.000                 14.095  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
videoGen/moving_box_inst/counter_50__i11/CK->videoGen/moving_box_inst/counter_50__i11/Q
                                          SLICE_R19C4B       CLK_TO_Q1_DELAY     1.388                 15.483  2       
videoGen/moving_box_inst/counter[10]                         NET DELAY           2.353                 17.836  2       
videoGen/moving_box_inst/i3_3_lut/C->videoGen/moving_box_inst/i3_3_lut/Z
                                          SLICE_R18C4C       D0_TO_F0_DELAY      0.449                 18.285  1       
videoGen/moving_box_inst/n8_adj_111                          NET DELAY           2.168                 20.453  1       
videoGen/moving_box_inst/i125_4_lut/C->videoGen/moving_box_inst/i125_4_lut/Z
                                          SLICE_R18C5A       D1_TO_F1_DELAY      0.476                 20.929  1       
videoGen/moving_box_inst/n30                                 NET DELAY           0.304                 21.233  1       
videoGen/moving_box_inst/i4_4_lut/C->videoGen/moving_box_inst/i4_4_lut/Z
                                          SLICE_R18C5B       C0_TO_F0_DELAY      0.476                 21.709  1       
videoGen/moving_box_inst/n1968                               NET DELAY           0.304                 22.013  1       
videoGen/moving_box_inst/i9_4_lut/A->videoGen/moving_box_inst/i9_4_lut/Z
                                          SLICE_R18C5B       C1_TO_F1_DELAY      0.476                 22.489  1       
videoGen/moving_box_inst/n22                                 NET DELAY           0.304                 22.793  1       
videoGen/moving_box_inst/i11_4_lut/B->videoGen/moving_box_inst/i11_4_lut/Z
                                          SLICE_R18C5C       C0_TO_F0_DELAY      0.476                 23.269  1       
videoGen/moving_box_inst/n24                                 NET DELAY           0.304                 23.573  1       
videoGen/moving_box_inst/i12_4_lut/B->videoGen/moving_box_inst/i12_4_lut/Z
                                          SLICE_R18C5C       C1_TO_F1_DELAY      0.449                 24.022  30      
videoGen/moving_box_inst/n3                                  NET DELAY           2.551                 26.573  30      
videoGen/moving_box_inst/i699_4_lut/A->videoGen/moving_box_inst/i699_4_lut/Z
                                          SLICE_R18C5D       A1_TO_F1_DELAY      0.449                 27.022  12      
videoGen/moving_box_inst/n796                                NET DELAY           3.252                 30.274  12      
{videoGen/moving_box_inst/right_49__i5/SR   videoGen/moving_box_inst/right_49__i6/SR}
                                                             ENDPOINT            0.000                 30.274  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  40      
vgaCont/vgaclk_c                                             NET DELAY           6.887                 52.190  40      
{videoGen/moving_box_inst/right_49__i5/CK   videoGen/moving_box_inst/right_49__i6/CK}
                                                             CLOCK PIN           0.000                 52.190  1       
                                                             Uncertainty      -(0.000)                 52.190  
                                                             Setup time       -(0.529)                 51.661  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.661  
Arrival Time                                                                                        -(30.273)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   21.387  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : videoGen/moving_box_inst/counter_50__i11/Q  (SLICE_R19C4B)
Path End         : {videoGen/moving_box_inst/right_49__i7/SR   videoGen/moving_box_inst/right_49__i8/SR}  (SLICE_R16C4A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 8
Delay Ratio      : 71.3% (route), 28.7% (logic)
Clock Skew       : -1.705 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 21.387 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  40      
vgaCont/vgaclk_c                                             NET DELAY           8.592                 14.095  40      
{videoGen/moving_box_inst/counter_50__i10/CK   videoGen/moving_box_inst/counter_50__i11/CK}
                                                             CLOCK PIN           0.000                 14.095  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
videoGen/moving_box_inst/counter_50__i11/CK->videoGen/moving_box_inst/counter_50__i11/Q
                                          SLICE_R19C4B       CLK_TO_Q1_DELAY     1.388                 15.483  2       
videoGen/moving_box_inst/counter[10]                         NET DELAY           2.353                 17.836  2       
videoGen/moving_box_inst/i3_3_lut/C->videoGen/moving_box_inst/i3_3_lut/Z
                                          SLICE_R18C4C       D0_TO_F0_DELAY      0.449                 18.285  1       
videoGen/moving_box_inst/n8_adj_111                          NET DELAY           2.168                 20.453  1       
videoGen/moving_box_inst/i125_4_lut/C->videoGen/moving_box_inst/i125_4_lut/Z
                                          SLICE_R18C5A       D1_TO_F1_DELAY      0.476                 20.929  1       
videoGen/moving_box_inst/n30                                 NET DELAY           0.304                 21.233  1       
videoGen/moving_box_inst/i4_4_lut/C->videoGen/moving_box_inst/i4_4_lut/Z
                                          SLICE_R18C5B       C0_TO_F0_DELAY      0.476                 21.709  1       
videoGen/moving_box_inst/n1968                               NET DELAY           0.304                 22.013  1       
videoGen/moving_box_inst/i9_4_lut/A->videoGen/moving_box_inst/i9_4_lut/Z
                                          SLICE_R18C5B       C1_TO_F1_DELAY      0.476                 22.489  1       
videoGen/moving_box_inst/n22                                 NET DELAY           0.304                 22.793  1       
videoGen/moving_box_inst/i11_4_lut/B->videoGen/moving_box_inst/i11_4_lut/Z
                                          SLICE_R18C5C       C0_TO_F0_DELAY      0.476                 23.269  1       
videoGen/moving_box_inst/n24                                 NET DELAY           0.304                 23.573  1       
videoGen/moving_box_inst/i12_4_lut/B->videoGen/moving_box_inst/i12_4_lut/Z
                                          SLICE_R18C5C       C1_TO_F1_DELAY      0.449                 24.022  30      
videoGen/moving_box_inst/n3                                  NET DELAY           2.551                 26.573  30      
videoGen/moving_box_inst/i699_4_lut/A->videoGen/moving_box_inst/i699_4_lut/Z
                                          SLICE_R18C5D       A1_TO_F1_DELAY      0.449                 27.022  12      
videoGen/moving_box_inst/n796                                NET DELAY           3.252                 30.274  12      
{videoGen/moving_box_inst/right_49__i7/SR   videoGen/moving_box_inst/right_49__i8/SR}
                                                             ENDPOINT            0.000                 30.274  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  40      
vgaCont/vgaclk_c                                             NET DELAY           6.887                 52.190  40      
{videoGen/moving_box_inst/right_49__i7/CK   videoGen/moving_box_inst/right_49__i8/CK}
                                                             CLOCK PIN           0.000                 52.190  1       
                                                             Uncertainty      -(0.000)                 52.190  
                                                             Setup time       -(0.529)                 51.661  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.661  
Arrival Time                                                                                        -(30.273)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   21.387  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : videoGen/moving_box_inst/counter_50__i11/Q  (SLICE_R19C4B)
Path End         : videoGen/moving_box_inst/right_49__i9/SR  (SLICE_R16C4B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 8
Delay Ratio      : 71.3% (route), 28.7% (logic)
Clock Skew       : -1.705 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 21.387 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  40      
vgaCont/vgaclk_c                                             NET DELAY           8.592                 14.095  40      
{videoGen/moving_box_inst/counter_50__i10/CK   videoGen/moving_box_inst/counter_50__i11/CK}
                                                             CLOCK PIN           0.000                 14.095  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
videoGen/moving_box_inst/counter_50__i11/CK->videoGen/moving_box_inst/counter_50__i11/Q
                                          SLICE_R19C4B       CLK_TO_Q1_DELAY     1.388                 15.483  2       
videoGen/moving_box_inst/counter[10]                         NET DELAY           2.353                 17.836  2       
videoGen/moving_box_inst/i3_3_lut/C->videoGen/moving_box_inst/i3_3_lut/Z
                                          SLICE_R18C4C       D0_TO_F0_DELAY      0.449                 18.285  1       
videoGen/moving_box_inst/n8_adj_111                          NET DELAY           2.168                 20.453  1       
videoGen/moving_box_inst/i125_4_lut/C->videoGen/moving_box_inst/i125_4_lut/Z
                                          SLICE_R18C5A       D1_TO_F1_DELAY      0.476                 20.929  1       
videoGen/moving_box_inst/n30                                 NET DELAY           0.304                 21.233  1       
videoGen/moving_box_inst/i4_4_lut/C->videoGen/moving_box_inst/i4_4_lut/Z
                                          SLICE_R18C5B       C0_TO_F0_DELAY      0.476                 21.709  1       
videoGen/moving_box_inst/n1968                               NET DELAY           0.304                 22.013  1       
videoGen/moving_box_inst/i9_4_lut/A->videoGen/moving_box_inst/i9_4_lut/Z
                                          SLICE_R18C5B       C1_TO_F1_DELAY      0.476                 22.489  1       
videoGen/moving_box_inst/n22                                 NET DELAY           0.304                 22.793  1       
videoGen/moving_box_inst/i11_4_lut/B->videoGen/moving_box_inst/i11_4_lut/Z
                                          SLICE_R18C5C       C0_TO_F0_DELAY      0.476                 23.269  1       
videoGen/moving_box_inst/n24                                 NET DELAY           0.304                 23.573  1       
videoGen/moving_box_inst/i12_4_lut/B->videoGen/moving_box_inst/i12_4_lut/Z
                                          SLICE_R18C5C       C1_TO_F1_DELAY      0.449                 24.022  30      
videoGen/moving_box_inst/n3                                  NET DELAY           2.551                 26.573  30      
videoGen/moving_box_inst/i699_4_lut/A->videoGen/moving_box_inst/i699_4_lut/Z
                                          SLICE_R18C5D       A1_TO_F1_DELAY      0.449                 27.022  12      
videoGen/moving_box_inst/n796                                NET DELAY           3.252                 30.274  12      
videoGen/moving_box_inst/right_49__i9/SR                     ENDPOINT            0.000                 30.274  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  40      
vgaCont/vgaclk_c                                             NET DELAY           6.887                 52.190  40      
videoGen/moving_box_inst/right_49__i9/CK                     CLOCK PIN           0.000                 52.190  1       
                                                             Uncertainty      -(0.000)                 52.190  
                                                             Setup time       -(0.529)                 51.661  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.661  
Arrival Time                                                                                        -(30.273)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   21.387  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
videoGen/moving_box_inst/counter_50__i8/D|    1.808 ns 
videoGen/moving_box_inst/left_48__i0/D   |    1.913 ns 
videoGen/moving_box_inst/left_48__i1/D   |    1.913 ns 
videoGen/moving_box_inst/left_48__i2/D   |    1.913 ns 
videoGen/moving_box_inst/left_48__i3/D   |    1.913 ns 
videoGen/moving_box_inst/left_48__i4/D   |    1.913 ns 
videoGen/moving_box_inst/counter_50__i24/D              
                                         |    1.913 ns 
videoGen/moving_box_inst/counter_50__i25/D              
                                         |    1.913 ns 
videoGen/moving_box_inst/left_48__i5/D   |    1.913 ns 
videoGen/moving_box_inst/left_48__i6/D   |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : videoGen/moving_box_inst/counter_50__i7/Q  (SLICE_R19C3D)
Path End         : videoGen/moving_box_inst/counter_50__i8/D  (SLICE_R19C4A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 57.2% (route), 42.8% (logic)
Clock Skew       : 0.668 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.808 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name         Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY      0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY          3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                        0.000                  3.002  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150                  3.152  40      
vgaCont/vgaclk_c                                             NET DELAY          4.151                  7.303  40      
{videoGen/moving_box_inst/counter_50__i6/CK   videoGen/moving_box_inst/counter_50__i7/CK}
                                                             CLOCK PIN          0.000                  7.303  1       


Data Path
Name                                      Cell/Site Name     Delay Name         Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
videoGen/moving_box_inst/counter_50__i7/CK->videoGen/moving_box_inst/counter_50__i7/Q
                                          SLICE_R19C3D       CLK_TO_Q1_DELAY    0.779                  8.082  2       
videoGen/moving_box_inst/counter[6]                          NET DELAY          0.882                  8.964  2       
videoGen/moving_box_inst/counter_50_add_4_7/C1->videoGen/moving_box_inst/counter_50_add_4_7/CO1
                                          SLICE_R19C3D       C1_TO_COUT1_DELAY  0.029                  8.993  2       
videoGen/moving_box_inst/n1637                               NET DELAY          0.534                  9.527  2       
videoGen/moving_box_inst/counter_50_add_4_9/D0->videoGen/moving_box_inst/counter_50_add_4_9/S0
                                          SLICE_R19C4A       D0_TO_F0_DELAY     0.252                  9.779  1       
videoGen/moving_box_inst/n133[7]                             NET DELAY          0.000                  9.779  1       
videoGen/moving_box_inst/counter_50__i8/D
                                                             ENDPOINT           0.000                  9.779  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name         Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
                                                             CONSTRAINT         0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY      0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY          3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                        0.000                  3.002  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150                  3.152  40      
vgaCont/vgaclk_c                                             NET DELAY          4.819                  7.971  40      
{videoGen/moving_box_inst/counter_50__i8/CK   videoGen/moving_box_inst/counter_50__i9/CK}
                                                             CLOCK PIN          0.000                  7.971  1       
                                                             Uncertainty        0.000                  7.971  
                                                             Hold time          0.000                  7.971  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
Required Time                                                                                         -7.971  
Arrival Time                                                                                           9.779  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   1.808  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : videoGen/moving_box_inst/left_48__i0/Q  (SLICE_R18C3A)
Path End         : videoGen/moving_box_inst/left_48__i0/D  (SLICE_R18C3A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  40      
vgaCont/vgaclk_c                                             NET DELAY        3.862                  7.014  40      
videoGen/moving_box_inst/left_48__i0/CK                      CLOCK PIN        0.000                  7.014  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
videoGen/moving_box_inst/left_48__i0/CK->videoGen/moving_box_inst/left_48__i0/Q
                                          SLICE_R18C3A       CLK_TO_Q1_DELAY  0.779                  7.793  3       
videoGen/moving_box_inst/box_left[0]                         NET DELAY        0.882                  8.675  3       
videoGen/moving_box_inst/left_48_add_4_1/C1->videoGen/moving_box_inst/left_48_add_4_1/S1
                                          SLICE_R18C3A       C1_TO_F1_DELAY   0.252                  8.927  1       
videoGen/moving_box_inst/n45[0]                              NET DELAY        0.000                  8.927  1       
videoGen/moving_box_inst/left_48__i0/D                       ENDPOINT         0.000                  8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  40      
vgaCont/vgaclk_c                                             NET DELAY        3.862                  7.014  40      
videoGen/moving_box_inst/left_48__i0/CK                      CLOCK PIN        0.000                  7.014  1       
                                                             Uncertainty      0.000                  7.014  
                                                             Hold time        0.000                  7.014  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.014  
Arrival Time                                                                                         8.927  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : videoGen/moving_box_inst/left_48__i1/Q  (SLICE_R18C3B)
Path End         : videoGen/moving_box_inst/left_48__i1/D  (SLICE_R18C3B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  40      
vgaCont/vgaclk_c                                             NET DELAY        3.862                  7.014  40      
{videoGen/moving_box_inst/left_48__i1/CK   videoGen/moving_box_inst/left_48__i2/CK}
                                                             CLOCK PIN        0.000                  7.014  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
videoGen/moving_box_inst/left_48__i1/CK->videoGen/moving_box_inst/left_48__i1/Q
                                          SLICE_R18C3B       CLK_TO_Q0_DELAY  0.779                  7.793  3       
videoGen/moving_box_inst/box_left[1]                         NET DELAY        0.882                  8.675  3       
videoGen/moving_box_inst/left_48_add_4_3/C0->videoGen/moving_box_inst/left_48_add_4_3/S0
                                          SLICE_R18C3B       C0_TO_F0_DELAY   0.252                  8.927  1       
videoGen/moving_box_inst/n45[1]                              NET DELAY        0.000                  8.927  1       
videoGen/moving_box_inst/left_48__i1/D                       ENDPOINT         0.000                  8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  40      
vgaCont/vgaclk_c                                             NET DELAY        3.862                  7.014  40      
{videoGen/moving_box_inst/left_48__i1/CK   videoGen/moving_box_inst/left_48__i2/CK}
                                                             CLOCK PIN        0.000                  7.014  1       
                                                             Uncertainty      0.000                  7.014  
                                                             Hold time        0.000                  7.014  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.014  
Arrival Time                                                                                         8.927  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : videoGen/moving_box_inst/left_48__i2/Q  (SLICE_R18C3B)
Path End         : videoGen/moving_box_inst/left_48__i2/D  (SLICE_R18C3B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  40      
vgaCont/vgaclk_c                                             NET DELAY        3.862                  7.014  40      
{videoGen/moving_box_inst/left_48__i1/CK   videoGen/moving_box_inst/left_48__i2/CK}
                                                             CLOCK PIN        0.000                  7.014  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
videoGen/moving_box_inst/left_48__i2/CK->videoGen/moving_box_inst/left_48__i2/Q
                                          SLICE_R18C3B       CLK_TO_Q1_DELAY  0.779                  7.793  3       
videoGen/moving_box_inst/box_left[2]                         NET DELAY        0.882                  8.675  3       
videoGen/moving_box_inst/left_48_add_4_3/C1->videoGen/moving_box_inst/left_48_add_4_3/S1
                                          SLICE_R18C3B       C1_TO_F1_DELAY   0.252                  8.927  1       
videoGen/moving_box_inst/n45[2]                              NET DELAY        0.000                  8.927  1       
videoGen/moving_box_inst/left_48__i2/D                       ENDPOINT         0.000                  8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  40      
vgaCont/vgaclk_c                                             NET DELAY        3.862                  7.014  40      
{videoGen/moving_box_inst/left_48__i1/CK   videoGen/moving_box_inst/left_48__i2/CK}
                                                             CLOCK PIN        0.000                  7.014  1       
                                                             Uncertainty      0.000                  7.014  
                                                             Hold time        0.000                  7.014  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.014  
Arrival Time                                                                                         8.927  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : videoGen/moving_box_inst/left_48__i3/Q  (SLICE_R18C3C)
Path End         : videoGen/moving_box_inst/left_48__i3/D  (SLICE_R18C3C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  40      
vgaCont/vgaclk_c                                             NET DELAY        3.862                  7.014  40      
{videoGen/moving_box_inst/left_48__i3/CK   videoGen/moving_box_inst/left_48__i4/CK}
                                                             CLOCK PIN        0.000                  7.014  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
videoGen/moving_box_inst/left_48__i3/CK->videoGen/moving_box_inst/left_48__i3/Q
                                          SLICE_R18C3C       CLK_TO_Q0_DELAY  0.779                  7.793  3       
videoGen/moving_box_inst/box_left[3]                         NET DELAY        0.882                  8.675  3       
videoGen/moving_box_inst/left_48_add_4_5/C0->videoGen/moving_box_inst/left_48_add_4_5/S0
                                          SLICE_R18C3C       C0_TO_F0_DELAY   0.252                  8.927  1       
videoGen/moving_box_inst/n45[3]                              NET DELAY        0.000                  8.927  1       
videoGen/moving_box_inst/left_48__i3/D                       ENDPOINT         0.000                  8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  40      
vgaCont/vgaclk_c                                             NET DELAY        3.862                  7.014  40      
{videoGen/moving_box_inst/left_48__i3/CK   videoGen/moving_box_inst/left_48__i4/CK}
                                                             CLOCK PIN        0.000                  7.014  1       
                                                             Uncertainty      0.000                  7.014  
                                                             Hold time        0.000                  7.014  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.014  
Arrival Time                                                                                         8.927  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : videoGen/moving_box_inst/left_48__i4/Q  (SLICE_R18C3C)
Path End         : videoGen/moving_box_inst/left_48__i4/D  (SLICE_R18C3C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  40      
vgaCont/vgaclk_c                                             NET DELAY        3.862                  7.014  40      
{videoGen/moving_box_inst/left_48__i3/CK   videoGen/moving_box_inst/left_48__i4/CK}
                                                             CLOCK PIN        0.000                  7.014  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
videoGen/moving_box_inst/left_48__i4/CK->videoGen/moving_box_inst/left_48__i4/Q
                                          SLICE_R18C3C       CLK_TO_Q1_DELAY  0.779                  7.793  3       
videoGen/moving_box_inst/box_left[4]                         NET DELAY        0.882                  8.675  3       
videoGen/moving_box_inst/left_48_add_4_5/C1->videoGen/moving_box_inst/left_48_add_4_5/S1
                                          SLICE_R18C3C       C1_TO_F1_DELAY   0.252                  8.927  1       
videoGen/moving_box_inst/n45[4]                              NET DELAY        0.000                  8.927  1       
videoGen/moving_box_inst/left_48__i4/D                       ENDPOINT         0.000                  8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  40      
vgaCont/vgaclk_c                                             NET DELAY        3.862                  7.014  40      
{videoGen/moving_box_inst/left_48__i3/CK   videoGen/moving_box_inst/left_48__i4/CK}
                                                             CLOCK PIN        0.000                  7.014  1       
                                                             Uncertainty      0.000                  7.014  
                                                             Hold time        0.000                  7.014  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.014  
Arrival Time                                                                                         8.927  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : videoGen/moving_box_inst/counter_50__i24/Q  (SLICE_R19C6A)
Path End         : videoGen/moving_box_inst/counter_50__i24/D  (SLICE_R19C6A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  40      
vgaCont/vgaclk_c                                             NET DELAY        4.151                  7.303  40      
{videoGen/moving_box_inst/counter_50__i24/CK   videoGen/moving_box_inst/counter_50__i25/CK}
                                                             CLOCK PIN        0.000                  7.303  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
videoGen/moving_box_inst/counter_50__i24/CK->videoGen/moving_box_inst/counter_50__i24/Q
                                          SLICE_R19C6A       CLK_TO_Q0_DELAY  0.779                  8.082  2       
videoGen/moving_box_inst/counter[23]                         NET DELAY        0.882                  8.964  2       
videoGen/moving_box_inst/counter_50_add_4_25/C0->videoGen/moving_box_inst/counter_50_add_4_25/S0
                                          SLICE_R19C6A       C0_TO_F0_DELAY   0.252                  9.216  1       
videoGen/moving_box_inst/n133[23]                            NET DELAY        0.000                  9.216  1       
videoGen/moving_box_inst/counter_50__i24/D
                                                             ENDPOINT         0.000                  9.216  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  40      
vgaCont/vgaclk_c                                             NET DELAY        4.151                  7.303  40      
{videoGen/moving_box_inst/counter_50__i24/CK   videoGen/moving_box_inst/counter_50__i25/CK}
                                                             CLOCK PIN        0.000                  7.303  1       
                                                             Uncertainty      0.000                  7.303  
                                                             Hold time        0.000                  7.303  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.303  
Arrival Time                                                                                         9.216  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : videoGen/moving_box_inst/counter_50__i25/Q  (SLICE_R19C6A)
Path End         : videoGen/moving_box_inst/counter_50__i25/D  (SLICE_R19C6A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  40      
vgaCont/vgaclk_c                                             NET DELAY        4.151                  7.303  40      
{videoGen/moving_box_inst/counter_50__i24/CK   videoGen/moving_box_inst/counter_50__i25/CK}
                                                             CLOCK PIN        0.000                  7.303  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
videoGen/moving_box_inst/counter_50__i25/CK->videoGen/moving_box_inst/counter_50__i25/Q
                                          SLICE_R19C6A       CLK_TO_Q1_DELAY  0.779                  8.082  2       
videoGen/moving_box_inst/counter[24]                         NET DELAY        0.882                  8.964  2       
videoGen/moving_box_inst/counter_50_add_4_25/C1->videoGen/moving_box_inst/counter_50_add_4_25/S1
                                          SLICE_R19C6A       C1_TO_F1_DELAY   0.252                  9.216  1       
videoGen/moving_box_inst/n133[24]                            NET DELAY        0.000                  9.216  1       
videoGen/moving_box_inst/counter_50__i25/D
                                                             ENDPOINT         0.000                  9.216  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  40      
vgaCont/vgaclk_c                                             NET DELAY        4.151                  7.303  40      
{videoGen/moving_box_inst/counter_50__i24/CK   videoGen/moving_box_inst/counter_50__i25/CK}
                                                             CLOCK PIN        0.000                  7.303  1       
                                                             Uncertainty      0.000                  7.303  
                                                             Hold time        0.000                  7.303  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.303  
Arrival Time                                                                                         9.216  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : videoGen/moving_box_inst/left_48__i5/Q  (SLICE_R18C3D)
Path End         : videoGen/moving_box_inst/left_48__i5/D  (SLICE_R18C3D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  40      
vgaCont/vgaclk_c                                             NET DELAY        3.862                  7.014  40      
{videoGen/moving_box_inst/left_48__i5/CK   videoGen/moving_box_inst/left_48__i6/CK}
                                                             CLOCK PIN        0.000                  7.014  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
videoGen/moving_box_inst/left_48__i5/CK->videoGen/moving_box_inst/left_48__i5/Q
                                          SLICE_R18C3D       CLK_TO_Q0_DELAY  0.779                  7.793  3       
videoGen/moving_box_inst/box_left[5]                         NET DELAY        0.882                  8.675  3       
videoGen/moving_box_inst/left_48_add_4_7/C0->videoGen/moving_box_inst/left_48_add_4_7/S0
                                          SLICE_R18C3D       C0_TO_F0_DELAY   0.252                  8.927  1       
videoGen/moving_box_inst/n45[5]                              NET DELAY        0.000                  8.927  1       
videoGen/moving_box_inst/left_48__i5/D                       ENDPOINT         0.000                  8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  40      
vgaCont/vgaclk_c                                             NET DELAY        3.862                  7.014  40      
{videoGen/moving_box_inst/left_48__i5/CK   videoGen/moving_box_inst/left_48__i6/CK}
                                                             CLOCK PIN        0.000                  7.014  1       
                                                             Uncertainty      0.000                  7.014  
                                                             Hold time        0.000                  7.014  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.014  
Arrival Time                                                                                         8.927  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : videoGen/moving_box_inst/left_48__i6/Q  (SLICE_R18C3D)
Path End         : videoGen/moving_box_inst/left_48__i6/D  (SLICE_R18C3D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  40      
vgaCont/vgaclk_c                                             NET DELAY        3.862                  7.014  40      
{videoGen/moving_box_inst/left_48__i5/CK   videoGen/moving_box_inst/left_48__i6/CK}
                                                             CLOCK PIN        0.000                  7.014  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
videoGen/moving_box_inst/left_48__i6/CK->videoGen/moving_box_inst/left_48__i6/Q
                                          SLICE_R18C3D       CLK_TO_Q1_DELAY  0.779                  7.793  3       
videoGen/moving_box_inst/box_left[6]                         NET DELAY        0.882                  8.675  3       
videoGen/moving_box_inst/left_48_add_4_7/C1->videoGen/moving_box_inst/left_48_add_4_7/S1
                                          SLICE_R18C3D       C1_TO_F1_DELAY   0.252                  8.927  1       
videoGen/moving_box_inst/n45[6]                              NET DELAY        0.000                  8.927  1       
videoGen/moving_box_inst/left_48__i6/D                       ENDPOINT         0.000                  8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  40      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  40      
vgaCont/vgaclk_c                                             NET DELAY        3.862                  7.014  40      
{videoGen/moving_box_inst/left_48__i5/CK   videoGen/moving_box_inst/left_48__i6/CK}
                                                             CLOCK PIN        0.000                  7.014  1       
                                                             Uncertainty      0.000                  7.014  
                                                             Hold time        0.000                  7.014  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.014  
Arrival Time                                                                                         8.927  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



