{"vcs1":{"timestamp_begin":1678939204.335352070, "rt":0.44, "ut":0.18, "st":0.10}}
{"vcselab":{"timestamp_begin":1678939204.834333690, "rt":0.45, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1678939205.336855868, "rt":0.24, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678939204.024951088}
{"VCS_COMP_START_TIME": 1678939204.024951088}
{"VCS_COMP_END_TIME": 1678939205.645167802}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338976}}
{"stitch_vcselab": {"peak_mem": 238956}}
