<img alt="CHIPS Alliance Logo" src="https://chipsalliance.org/wp-content/uploads/sites/83/2019/04/chips_alliance-color.png" height=100>

 :link:&nbsp;[chipsalliance.org](https://chipsalliance.org/) | :mailbox:&nbsp;[info@chipsalliance.org](mailto:info@chipsalliance.org)

 [The CHIPS Alliance](https://chipsalliance.org/) develops high-quality, open source hardware designs relevant to silicon devices and FPGAs.

 ----

 The CHIPS Alliance hosts multiple open source "projects", similar projects are [organized into Workgroups](https://chipsalliance.org/workgroups/).

| Workgroup                                                                         | :mailbox: Mailing List                                                                | :octocat: Primary Repos | Description |
| --------------------------------------------------------------------------------- | ------------------------------------------------------------------------------------- | ----------------------- | ----------- |
| **Analog**                                                                        | :mailbox:&nbsp;[analog-wg](https://lists.chipsalliance.org/g/analog-wg)               | &nbsp;                  | The Analog workgroup works on open source Analog/Mixed-Signal design and verification. |
| **Chisel** <br> :link:&nbsp;[chisel&#8209;lang.org](https://www.chisel-lang.org/) | :mailbox:&nbsp;[chisel-wg](https://lists.chipsalliance.org/g/cores-wg)                | :octocat:&nbsp;[chisel3](https://github.com/chipsalliance/chisel3) <br> :octocat:&nbsp;[firrtl](https://github.com/chipsalliance/firrtl) | <img alt="Chisel" src="https://raw.githubusercontent.com/chipsalliance/chisel3/master/docs/src/images/chisel_logo.svg?sanitize=true" width="200"> <br><br> The Chisel Workgroup is formed around the eponymous hardware design language (HDL) but also includes [FIRRTL](https://github.com/chipsalliance/firrtl) and tools such as [Treadle](https://github.com/chipsalliance/treadle). |
| **Cores**                                                                         | :mailbox:&nbsp;[cores-wg](mailto:cores-wg@lists.chipsalliance.org)                    | :octocat:&nbsp;[Cores-VeeR-EH1](https://github.com/chipsalliance/Cores-VeeR-EH1) <br> :octocat:&nbsp;[Cores-VeeR-EH2](https://github.com/chipsalliance/Cores-VeeR-EH2) <br> :octocat:&nbsp;[Cores-VeeR-EL2](https://github.com/chipsalliance/Cores-VeeR-EL2)| The cores working group is currently **not** operating. |
| **F4PGA**  <br> :link:&nbsp;[f4pga.org](https://f4pga.org)                        | :mailbox:&nbsp;[f4pga-wg](https://lists.chipsalliance.org/g/f4pga-wg)                 | :octocat:&nbsp;[f4pga](https://github.com/chipsalliance/f4pga) <br> :octocat:&nbsp;[f4pga-examples](https://github.com/chipsalliance/f4pga-examples) <br> :octocat:&nbsp;[fasm](https://github.com/chipsalliance/fasm) | <img alt="F4PGA Logo" src="https://f4pga.org/assets/img/f4pga.svg" width="200"> <br><br> The F4PGA Workgroup was formed to drive open source tooling, IP cores and research for FPGA devices. |
| **Interconnects**                                                                 | :mailbox:&nbsp;[interconnects-wg](https://lists.chipsalliance.org/g/interconnects-wg) | &nbsp;                  | The Interconnects Workgroup focuses on OmniXtend and the AIB Chiplet standard.
| **Rocket Chip SoC Generator**                                                                        | :mailbox:&nbsp;[rocket-wg](https://lists.chipsalliance.org/g/rocket-wg)               | :octocat:&nbsp;[rocket-chip](https://github.com/chipsalliance/rocket-chip) <br> :octocat:&nbsp;[diplomacy](https://github.com/chipsalliance/diplomacy) <br> :octocat:&nbsp;[rocket-chip-blocks](https://github.com/chipsalliance/rocket-chip-blocks) <br> :octocat:&nbsp;[rocket-chip-fpga-shells](https://github.com/chipsalliance/rocket-chip-fpga-shells) <br> :octocat:&nbsp;[rocket-chip-inclusive-cache](https://github.com/chipsalliance/rocket-chip-inclusive-cache) <br> :octocat:&nbsp;[Context-Dependent Environments](https://github.com/chipsalliance/cde)| The Rocket Chip SoC Generator Workgroup covers the “Rocket” RISC-V core generator as well as a Diplomatic TileLink interconnect generator and associated IP block generators. |
| **Tools**                                                                         | :mailbox:&nbsp;[tools-wg](https://lists.chipsalliance.org/g/tools-wg)                 | &nbsp;                  | The Tools Workgroup of CHIPS Alliance covers a wide array of open source tooling for ASIC and FPGA design, mostly focusing around digital design. There are a number of subgroups of the Tools working group. |
| &#8226; RISC-V DV                                                                 | :mailbox:&nbsp;[riscv-dv-wg](mailto:riscv-dv-wg@lists.chipsalliance.org)              | :octocat:&nbsp;[riscv-dv](https://github.com/chipsalliance/riscv-dv) | Workgroup is concerned with the development of the RISC-V DV framework and related technologies. |
| &#8226; SystemVerilog                                                             | :mailbox:&nbsp;[sv-wg](https://lists.chipsalliance.org/g/sv-wg)                       | :link:&nbsp;[sv-tests-results](https://chipsalliance.github.io/sv-tests-results/) + :octocat:&nbsp;[sv-tests](https://github.com/chipsalliance/sv-tests) <br> :link:&nbsp;[verible](https://chipsalliance.github.io/verible/)+:octocat:&nbsp;[verible](https://github.com/chipsalliance/verible) <br> :octocat:&nbsp;[Surelog](https://github.com/chipsalliance/Surelog) | Gathers projects related to the SystemVerilog (SV) Hardware Description Language (HDL). |
