$date
	Mon Jul 07 11:58:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_2x1_tb $end
$var wire 1 ! y $end
$var reg 2 " i [1:0] $end
$var reg 2 # s [1:0] $end
$scope module dut $end
$var wire 2 $ i [1:0] $end
$var wire 2 % s [1:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 %
b0 $
b1 #
b0 "
0!
$end
#5
b1 "
b1 $
#10
1!
b10 "
b10 $
#15
b11 "
b11 $
#20
0!
b0 #
b0 %
b0 "
b0 $
#25
1!
b1 "
b1 $
#30
0!
b10 "
b10 $
#35
1!
b11 "
b11 $
#45
