
### Initializing Vectors
```
val reg=RegInit(VecInit(Seq.fill(4)(0.U(32.W))))
```

### Array Index

both chisel type and scala type can be array index(?)

### Generate Verilog

https://github.com/freechipsproject/chisel3/wiki/Frequently-Asked-Questions
