# A Prerequisite in a Makefile

A *prequisite* in a makefile is the name of the file that required as input to create the *target* [\[A Target in a Makefile\]](../202110182306).  The target often depends on several prerequisites.  

## Links
[\[Makefiles\]](../202110182235)

## Tags
#embeddedSystems
