$date
	Tue Mar 12 23:28:20 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ns
$end

$scope module tb_ram_mod $end
$var reg 1 ! clk $end
$var reg 1 " we $end
$var reg 4 # data [3:0] $end
$var reg 4 $ addr [3:0] $end
$var reg 1 % shift $end
$var reg 1 & weT $end
$var wire 1 ' q [3] $end
$var wire 1 ( q [2] $end
$var wire 1 ) q [1] $end
$var wire 1 * q [0] $end

$scope module duut $end
$var wire 1 + clk $end
$var wire 1 , we $end
$var wire 1 - data [3] $end
$var wire 1 . data [2] $end
$var wire 1 / data [1] $end
$var wire 1 0 data [0] $end
$var wire 1 1 addr [3] $end
$var wire 1 2 addr [2] $end
$var wire 1 3 addr [1] $end
$var wire 1 4 addr [0] $end
$var wire 1 5 shift $end
$var wire 1 6 weT $end
$var wire 1 ' q [3] $end
$var wire 1 ( q [2] $end
$var wire 1 ) q [1] $end
$var wire 1 * q [0] $end
$var reg 4 7 addr_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b1010 #
b10 $
0%
0&
bx 7
x*
x)
x(
x'
06
05
04
13
02
01
00
1/
0.
1-
0,
0+
$end
#2
1!
1+
b10 7
0*
0)
0(
0'
#4
0!
0+
#6
1!
1+
#8
0!
0+
#10
1"
1!
1,
1+
1)
1'
#12
0!
0+
#14
1!
1+
#15
0"
b1000 #
0,
0/
#16
0!
0+
#18
1!
1+
#20
0!
0+
#22
1!
1+
#24
0!
0+
#25
1&
16
#26
1!
1+
#27
0&
b101 #
06
10
1.
0-
#28
0!
0+
#30
1!
1+
#32
0!
0+
#34
1!
1+
#36
0!
0+
#37
1&
16
#38
1!
1+
#39
0&
06
#40
0!
0+
#41
1%
15
#42
1!
1+
0)
0'
#43
0%
05
#44
0!
0+
#46
1!
1+
#48
0!
0+
#50
1!
1+
#52
0!
0+
