  Stms:
    x249 = SRAMBankedRead(x207,Vector(List(Const(0))),Vector(b247),Vector(Set(b248)),Vec[Fix[TRUE,_32,_0]])
    x217 = FixSLA(b5,Const(1))
    x308 = DelayLine(3,x227)
    x301 = DelayLine(2,x210)
    x257 = UnitPipe(Set(),Block(Const(())),None)
    x228 = SRAMBankedWrite(x207,Vector(x308),Vector(List(Const(0))),Vector(x304),Vector(Set(x307, x305, x306)))
    x216 = Not(x215)
    x211 = SRAMBankedWrite(x207,Vector(b5),Vector(List(Const(0))),Vector(b5),Vector(Set(x209)))
    x253 = UnrolledForeach(Set(),x246,Block(Const(())),List(List(b247)),List(List(b248)),None)
    x238 = StreamOutNew(BurstFullDataBus())
    x221 = FixLeq(Const(16),b5)
    x243 = StreamOutBankedWrite(x237,ArrayBuffer(x241),ArrayBuffer(Set(x242)))
    x307 = DelayLine(3,x210)
    x220 = FixLst(b5,Const(24))
    x302 = DelayLine(1,x294)
    x297 = DelayLine(1,x210)
    x252 = StreamOutBankedWrite(x238,ArrayBuffer(x251),ArrayBuffer(Set(x310)))
    x225 = SRAMBankedWrite(x207,Vector(x302),Vector(List(Const(0))),Vector(x299),Vector(Set(x301, x300, x303)))
    x237 = StreamOutNew(BurstCmdBus)
    x244 = UnitPipe(Set(),Block(Const(())),None)
    x298 = DelayLine(1,x215)
    x296 = DelayLine(1,b5)
    x236 = StateMachine(Set(),Const(0),Block((b5) => x208),Block((b5) => Const(())),Block((b5) => x235),Fix[TRUE,_32,_0])
    x245 = CounterNew(Const(0),Const(32),Const(1),Const(1))
    x303 = DelayLine(2,x222)
    x208 = FixLst(b5,Const(32))
    x213 = FixLst(b5,Const(16))
    x240 = DRAMAddress(x206)
    x251 = SimpleStruct(ArrayBuffer((_1,x250), (_2,Const(true))))
    x223 = Not(x222)
    x306 = DelayLine(3,x223)
    x299 = DelayLine(2,b5)
    x241 = SimpleStruct(ArrayBuffer((offset,x240), (size,Const(128)), (isLoad,Const(false))))
    x255 = StreamInBankedRead(x239,ArrayBuffer(Set()))
    x209 = FixLst(b5,Const(8))
    x295 = DelayLine(1,x217)
    x310 = DelayLine(2,b248)
    x250 = VecApply(x249,0)
    x218 = SRAMBankedWrite(x207,Vector(x295),Vector(List(Const(0))),Vector(x296),Vector(Set(x297, x298)))
    x304 = DelayLine(3,b5)
    x258 = UnitPipe(Set(),Block(Const(())),None)
    x235 = FixAdd(x309,Const(1))
    x246 = CounterChainNew(List(x245))
    x207 = SRAMNew(List(Const(32)),SRAM1[Fix[TRUE,_32,_0]])
    x214 = FixLeq(Const(8),b5)
    x300 = DelayLine(2,x216)
    x305 = DelayLine(3,x216)
    x210 = Not(x209)
    x239 = StreamInNew(BurstAckBus)
    x242 = DRAMIsAlloc(x206)
    x294 = FixAdd(x217,b5)
    x254 = FringeDenseStore(x206,x237,x238,x239)
    x227 = FixSLA(b5,Const(2))
    x309 = DelayLine(4,b5)
    x215 = And(x213,x214)
    x222 = And(x220,x221)
  Used:
    x249 = SRAMBankedRead(x207,Vector(List(Const(0))),Vector(b247),Vector(Set(b248)),Vec[Fix[TRUE,_32,_0]]) [Made: true]
    () [Made: false]
    x217 = FixSLA(b5,Const(1)) [Made: true]
    x308 = DelayLine(3,x227) [Made: true]
    b5 [Made: true]
    b247 [Made: true]
    x301 = DelayLine(2,x210) [Made: true]
    x257 = UnitPipe(Set(),Block(Const(())),None) [Made: true]
    x228 = SRAMBankedWrite(x207,Vector(x308),Vector(List(Const(0))),Vector(x304),Vector(Set(x307, x305, x306))) [Made: true]
    x216 = Not(x215) [Made: true]
    x211 = SRAMBankedWrite(x207,Vector(b5),Vector(List(Const(0))),Vector(b5),Vector(Set(x209))) [Made: true]
    x253 = UnrolledForeach(Set(),x246,Block(Const(())),List(List(b247)),List(List(b248)),None) [Made: true]
    x238 = StreamOutNew(BurstFullDataBus()) [Made: true]
    x221 = FixLeq(Const(16),b5) [Made: true]
    x243 = StreamOutBankedWrite(x237,ArrayBuffer(x241),ArrayBuffer(Set(x242))) [Made: true]
    x206 = DRAMHostNew(List(Const(32)),Const(0)) [Made: false]
    x307 = DelayLine(3,x210) [Made: true]
    b248 [Made: true]
    x220 = FixLst(b5,Const(24)) [Made: true]
    x302 = DelayLine(1,x294) [Made: true]
    x297 = DelayLine(1,x210) [Made: true]
    x252 = StreamOutBankedWrite(x238,ArrayBuffer(x251),ArrayBuffer(Set(x310))) [Made: true]
    x225 = SRAMBankedWrite(x207,Vector(x302),Vector(List(Const(0))),Vector(x299),Vector(Set(x301, x300, x303))) [Made: true]
    x237 = StreamOutNew(BurstCmdBus) [Made: true]
    x244 = UnitPipe(Set(),Block(Const(())),None) [Made: true]
    x298 = DelayLine(1,x215) [Made: true]
    x296 = DelayLine(1,b5) [Made: true]
    x245 = CounterNew(Const(0),Const(32),Const(1),Const(1)) [Made: true]
    x303 = DelayLine(2,x222) [Made: true]
    x208 = FixLst(b5,Const(32)) [Made: true]
    x213 = FixLst(b5,Const(16)) [Made: true]
    x240 = DRAMAddress(x206) [Made: true]
    x251 = SimpleStruct(ArrayBuffer((_1,x250), (_2,Const(true)))) [Made: true]
    x223 = Not(x222) [Made: true]
    x306 = DelayLine(3,x223) [Made: true]
    x299 = DelayLine(2,b5) [Made: true]
    x241 = SimpleStruct(ArrayBuffer((offset,x240), (size,Const(128)), (isLoad,Const(false)))) [Made: true]
    x255 = StreamInBankedRead(x239,ArrayBuffer(Set())) [Made: true]
    x209 = FixLst(b5,Const(8)) [Made: true]
    x295 = DelayLine(1,x217) [Made: true]
    x310 = DelayLine(2,b248) [Made: true]
    x250 = VecApply(x249,0) [Made: true]
    x218 = SRAMBankedWrite(x207,Vector(x295),Vector(List(Const(0))),Vector(x296),Vector(Set(x297, x298))) [Made: true]
    x304 = DelayLine(3,b5) [Made: true]
    x235 = FixAdd(x309,Const(1)) [Made: true]
    x246 = CounterChainNew(List(x245)) [Made: true]
    x207 = SRAMNew(List(Const(32)),SRAM1[Fix[TRUE,_32,_0]]) [Made: true]
    x214 = FixLeq(Const(8),b5) [Made: true]
    x300 = DelayLine(2,x216) [Made: true]
    x305 = DelayLine(3,x216) [Made: true]
    x210 = Not(x209) [Made: true]
    x239 = StreamInNew(BurstAckBus) [Made: true]
    x242 = DRAMIsAlloc(x206) [Made: true]
    x294 = FixAdd(x217,b5) [Made: true]
    x254 = FringeDenseStore(x206,x237,x238,x239) [Made: true]
    x227 = FixSLA(b5,Const(2)) [Made: true]
    x309 = DelayLine(4,b5) [Made: true]
    x215 = And(x213,x214) [Made: true]
    x222 = And(x220,x221) [Made: true]
